# 1. Test Plan – High-Level Summary

| Test Plan ID      | Test Plan Name                                                                                              | Version     | Objective                                                                                                                                                                                                                                                                   | Scope                                                                                                                                                                                                                                                                                                                                                                      | Test Strategy                                                                                                                                                                                                                                                                                                                                                                                                                                             | Test Criteria                                                                                                                                                                                                                                              | Resource Requirements                                                                                                                                                                                                                                                                                                                                                                                        | Risk Analysis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
|-------------------|-------------------------------------------------------------------------------------------------------------|-------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| H1-CTP-MTP-001    | H1 Main Robotics Processing & Communications Unit – Component, Module & Safety Test Plan                   | v0.1 (Draft) | Verify that the H1 board (Jetson AGX Orin SOM carrier + S32K116 supervisor) meets its electrical, functional, performance and safety requirements before integration into the full humanoid system.                                                                        | Covers component-level blocks (24 V power tree, USB-C, CSI, Ethernet/5G, Wi-Fi/NVMe, CAN, fan, supervisor MCU) and module-level behaviour (board bring-up, Jetson boot, peripherals, safety behaviour, stress tests). PCB exists but no production units yet.                                                                      | Start with pre-hardware checks (schematic review, ERC/DRC). Then run component-level tests on first prototypes without SOM, followed by module-level tests with SOM and connected peripherals. Use black-box functional tests from Jetson OS plus white-box tests via S32K116 firmware. Prioritise power & safety, then high-speed I/O.                                                                            | Each test case has explicit pass/fail conditions (voltages within tolerance, no CRC errors, link stability, safe-state timing, etc.). Plan is considered “passed” when all P1 tests pass and no open P1/P2 defects remain.                             | Lab bench with 24 V PSU, electronic load, DMMs, oscilloscope, logic analyser, CAN analyser, ESD gun (if available), thermal probe, Jetson AGX Orin SOM + modules (Wi-Fi, NVMe, 5G), cameras, router/AP, 5G SIM, H2/H3/H4 (or simulators), engineering time from HW, FW, Test.                                                                                                                                    | Main risks: (1) power-tree or sequencing errors could damage SOM; (2) high-speed interfaces may fail SI constraints; (3) safety logic may be incomplete; (4) limited prototypes. Mitigation: staged bring-up (no SOM first), current limiting, careful monitoring, prioritised test list; safety functions tested with dummy loads first.                                                                          |
