
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
  **** SW Build 3286242 on Wed Jul 28 13:09:46 MDT 2021
  **** IP Build 3279568 on Wed Jul 28 16:48:48 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'skaram7' on host 'flubber1.crnch.gatech.edu' (Linux_x86_64 version 4.15.0-166-generic) on Sun Jan 16 16:40:29 EST 2022
INFO: [HLS 200-10] On os Ubuntu 18.04.6 LTS
INFO: [HLS 200-10] In directory '/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project -reset PNA_HLS_proj 
INFO: [HLS 200-10] Opening and resetting project '/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj'.
WARNING: [HLS 200-40] No /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/solution1.aps file found.
INFO: [HLS 200-1510] Running: add_files main.cc 
INFO: [HLS 200-10] Adding design file 'main.cc' to the project
INFO: [HLS 200-1510] Running: add_files dcl.h 
INFO: [HLS 200-10] Adding design file 'dcl.h' to the project
INFO: [HLS 200-1510] Running: add_files load_weights_graph.cc 
INFO: [HLS 200-10] Adding design file 'load_weights_graph.cc' to the project
INFO: [HLS 200-1510] Running: add_files PNA_compute.cc 
INFO: [HLS 200-10] Adding design file 'PNA_compute.cc' to the project
INFO: [HLS 200-1510] Running: add_files -tb main.cc 
INFO: [HLS 200-10] Adding test bench file 'main.cc' to the project
INFO: [HLS 200-1510] Running: add_files -tb dcl.h 
INFO: [HLS 200-10] Adding test bench file 'dcl.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb load_weights_graph.cc 
INFO: [HLS 200-10] Adding test bench file 'load_weights_graph.cc' to the project
INFO: [HLS 200-1510] Running: add_files -tb PNA_compute.cc 
INFO: [HLS 200-10] Adding test bench file 'PNA_compute.cc' to the project
INFO: [HLS 200-1510] Running: add_files -tb pna_conv_bias_dim80.bin 
INFO: [HLS 200-10] Adding test bench file 'pna_conv_bias_dim80.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb pna_conv_weights_dim80.bin 
INFO: [HLS 200-10] Adding test bench file 'pna_conv_weights_dim80.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb pna_ep1_nd_embed_dim80.bin 
INFO: [HLS 200-10] Adding test bench file 'pna_ep1_nd_embed_dim80.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb pna_ep1_noBN_dim80.weights.all.bin 
INFO: [HLS 200-10] Adding test bench file 'pna_ep1_noBN_dim80.weights.all.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb g1_edge_attr.bin 
INFO: [HLS 200-10] Adding test bench file 'g1_edge_attr.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb g1_edge_list.bin 
INFO: [HLS 200-10] Adding test bench file 'g1_edge_list.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb g1_node_feature.bin 
INFO: [HLS 200-10] Adding test bench file 'g1_node_feature.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb g1_info.txt 
INFO: [HLS 200-10] Adding test bench file 'g1_info.txt' to the project
INFO: [HLS 200-1510] Running: set_top PNA_compute_one_graph 
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vitis 
INFO: [HLS 200-10] Creating and opening solution '/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1'.
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1510] Running: create_clock -period 300MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 243.224 MB.
INFO: [HLS 200-10] Analyzing design file 'PNA_compute.cc' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses: /usr/include/x86_64-linux-gnu/gmp.h:2135:345
INFO: [HLS 207-4181] remove extraneous parentheses around the comparison to silence this warning: /usr/include/x86_64-linux-gnu/gmp.h:2135:345
INFO: [HLS 207-4182] use '=' to turn this equality comparison into an assignment: /usr/include/x86_64-linux-gnu/gmp.h:2135:345
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses: /usr/include/x86_64-linux-gnu/gmp.h:2135:383
INFO: [HLS 207-4181] remove extraneous parentheses around the comparison to silence this warning: /usr/include/x86_64-linux-gnu/gmp.h:2135:383
INFO: [HLS 207-4182] use '=' to turn this equality comparison into an assignment: /usr/include/x86_64-linux-gnu/gmp.h:2135:383
WARNING: [HLS 207-5301] unused parameter 'print': /tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
WARNING: [HLS 207-5301] unused parameter 'hout': PNA_compute.cc:245:20
WARNING: [HLS 207-5301] unused parameter 'num_of_nodes': PNA_compute.cc:438:17
INFO: [HLS 200-10] Analyzing design file 'load_weights_graph.cc' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses: /usr/include/x86_64-linux-gnu/gmp.h:2135:345
INFO: [HLS 207-4181] remove extraneous parentheses around the comparison to silence this warning: /usr/include/x86_64-linux-gnu/gmp.h:2135:345
INFO: [HLS 207-4182] use '=' to turn this equality comparison into an assignment: /usr/include/x86_64-linux-gnu/gmp.h:2135:345
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses: /usr/include/x86_64-linux-gnu/gmp.h:2135:383
INFO: [HLS 207-4181] remove extraneous parentheses around the comparison to silence this warning: /usr/include/x86_64-linux-gnu/gmp.h:2135:383
INFO: [HLS 207-4182] use '=' to turn this equality comparison into an assignment: /usr/include/x86_64-linux-gnu/gmp.h:2135:383
WARNING: [HLS 207-5301] unused parameter 'print': /tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
INFO: [HLS 200-10] Analyzing design file 'main.cc' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses: /usr/include/x86_64-linux-gnu/gmp.h:2135:345
INFO: [HLS 207-4181] remove extraneous parentheses around the comparison to silence this warning: /usr/include/x86_64-linux-gnu/gmp.h:2135:345
INFO: [HLS 207-4182] use '=' to turn this equality comparison into an assignment: /usr/include/x86_64-linux-gnu/gmp.h:2135:345
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses: /usr/include/x86_64-linux-gnu/gmp.h:2135:383
INFO: [HLS 207-4181] remove extraneous parentheses around the comparison to silence this warning: /usr/include/x86_64-linux-gnu/gmp.h:2135:383
INFO: [HLS 207-4182] use '=' to turn this equality comparison into an assignment: /usr/include/x86_64-linux-gnu/gmp.h:2135:383
WARNING: [HLS 207-5301] unused parameter 'print': /tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 122.7 seconds. CPU system time: 6.24 seconds. Elapsed time: 135.23 seconds; current allocated memory: 247.885 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_729_1' (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_log_apfixed.h:729:31) in function 'log_apfixed_reduce::log<32, 10>' completely with a factor of 32 (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_log_apfixed.h:500:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_729_1' (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_log_apfixed.h:729:31) in function 'log_apfixed_reduce::log<33, 11>' completely with a factor of 33 (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_log_apfixed.h:500:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_294_2' (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_sqrt_apfixed.h:294:27) in function 'sqrt_fixed<32, 10>' completely with a factor of 23 (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_sqrt_apfixed.h:43:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_266_1' (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_sqrt_apfixed.h:266:27) in function 'sqrt_fixed<32, 10>' completely with a factor of 5 (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_sqrt_apfixed.h:43:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> hls_internal::generic_divide<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> hls::divide<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_math.h:2657:0)
INFO: [HLS 214-178] Inlining function 'void zero_1d<500, int>(int*, int)' into 'aggr_mean(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [80], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [80], int*, int, int, int (*) [80])' (PNA_compute.cc:143:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> hls::divide<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'aggr_mean(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [80], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [80], int*, int, int, int (*) [80])' (PNA_compute.cc:143:0)
INFO: [HLS 214-178] Inlining function 'void zero_2d<500, 80, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [80], int, int)' into 'aggr_std(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [80], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [80], int (*) [80], int*, int, int)' (PNA_compute.cc:177:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> hls::sqrt<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'aggr_std(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [80], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [80], int (*) [80], int*, int, int)' (PNA_compute.cc:177:0)
INFO: [HLS 214-178] Inlining function 'void zero_2d<500, 80, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [80], int, int)' into 'aggr(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [80], int*, int, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [80], int, int (*) [80])' (PNA_compute.cc:276:0)
INFO: [HLS 214-178] Inlining function 'void log_apfixed_reduce::range_reduce<ap_fixed<44, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 38, 30>(ap_ufixed<38, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<44, 7, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<30, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<25, -12, (ap_q_mode)5, (ap_o_mode)3, 0> log_apfixed_reduce::log_traits<3>::range_reduction<38>(ap_ufixed<38, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<44, 7, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_log_apfixed.h:276:0)
INFO: [HLS 214-178] Inlining function 'void log_apfixed_reduce::range_reduce<ap_fixed<44, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 30, 25>(ap_ufixed<30, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<44, 7, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<25, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&) (.62.68.74)' into 'ap_ufixed<25, -12, (ap_q_mode)5, (ap_o_mode)3, 0> log_apfixed_reduce::log_traits<3>::range_reduction<38>(ap_ufixed<38, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<44, 7, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_log_apfixed.h:276:0)
INFO: [HLS 214-178] Inlining function 'ap_ufixed<25, -12, (ap_q_mode)5, (ap_o_mode)3, 0> log_apfixed_reduce::log_traits<3>::range_reduction<38>(ap_ufixed<38, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<44, 7, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_fixed<33, 11, (ap_q_mode)5, (ap_o_mode)3, 0> log_apfixed_reduce::log<33, 11>(ap_fixed<33, 11, (ap_q_mode)5, (ap_o_mode)3, 0>)' (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_log_apfixed.h:500:0)
INFO: [HLS 214-178] Inlining function 'ap_ufixed<25, -12, (ap_q_mode)5, (ap_o_mode)3, 0> log_apfixed_reduce::log_traits<3>::range_reduction<38>(ap_ufixed<38, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<44, 7, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> log_apfixed_reduce::log<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_log_apfixed.h:500:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<33, 11, (ap_q_mode)5, (ap_o_mode)3, 0> hls::log<33, 11>(ap_fixed<33, 11, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'scale(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [80], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [960], int, int*)' (PNA_compute.cc:245:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> hls::log<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'scale(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [80], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [960], int, int*)' (PNA_compute.cc:245:0)
INFO: [HLS 214-178] Inlining function 'void zero_2d<500, 80, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [80], int, int)' into 'message_passing(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [80], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [960], int*, int, int)' (PNA_compute.cc:316:0)
INFO: [HLS 214-178] Inlining function 'void zero_2d<500, 80, int>(int (*) [80], int, int)' into 'message_passing(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [80], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [960], int*, int, int)' (PNA_compute.cc:316:0)
INFO: [HLS 214-178] Inlining function 'void zero_1d<500, int>(int*, int)' into 'message_passing(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [80], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [960], int*, int, int)' (PNA_compute.cc:316:0)
INFO: [HLS 214-178] Inlining function 'void zero_1d<80, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' into 'GLOBAL_MEAN_POOL(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [80], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' (PNA_compute.cc:424:0)
INFO: [HLS 214-178] Inlining function 'void copy_2d<119, 80, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [80], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [80])' into 'PNA_compute_one_graph' (PNA_compute.cc:502:0)
INFO: [HLS 214-178] Inlining function 'void copy_2d<4, 80, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [80], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [80])' into 'PNA_compute_one_graph' (PNA_compute.cc:502:0)
INFO: [HLS 214-178] Inlining function 'void copy_2d<12, 80, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [80], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [80])' into 'PNA_compute_one_graph' (PNA_compute.cc:502:0)
INFO: [HLS 214-178] Inlining function 'void copy_2d<10, 80, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [80], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [80])' into 'PNA_compute_one_graph' (PNA_compute.cc:502:0)
INFO: [HLS 214-178] Inlining function 'void copy_2d<6, 80, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [80], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [80])' into 'PNA_compute_one_graph' (PNA_compute.cc:502:0)
INFO: [HLS 214-178] Inlining function 'void copy_2d<2, 80, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [80], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [80])' into 'PNA_compute_one_graph' (PNA_compute.cc:502:0)
INFO: [HLS 214-178] Inlining function 'void copy_2d<40, 80, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [80], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [80])' into 'PNA_compute_one_graph' (PNA_compute.cc:502:0)
INFO: [HLS 214-178] Inlining function 'void copy_1d<40, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'PNA_compute_one_graph' (PNA_compute.cc:502:0)
INFO: [HLS 214-178] Inlining function 'void copy_2d<20, 40, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [40], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [40])' into 'PNA_compute_one_graph' (PNA_compute.cc:502:0)
INFO: [HLS 214-178] Inlining function 'void copy_1d<20, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'PNA_compute_one_graph' (PNA_compute.cc:502:0)
INFO: [HLS 214-178] Inlining function 'void copy_2d<1, 20, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [20], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [20])' into 'PNA_compute_one_graph' (PNA_compute.cc:502:0)
INFO: [HLS 214-178] Inlining function 'void copy_1d<1, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'PNA_compute_one_graph' (PNA_compute.cc:502:0)
INFO: [HLS 214-178] Inlining function 'void copy_3d<4, 80, 960, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [80][960], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [80][960])' into 'PNA_compute_one_graph' (PNA_compute.cc:502:0)
INFO: [HLS 214-178] Inlining function 'void zero_3d<2, 500, 80, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [500][80], int, int, int)' into 'PNA_compute_one_graph' (PNA_compute.cc:502:0)
INFO: [HLS 214-241] Aggregating maxi variable 'convs_ALL_post_nn_0_bias_fixed_in' with non-compact mode in 32-bits (PNA_compute.cc:502:0)
INFO: [HLS 214-241] Aggregating maxi variable 'convs_ALL_post_nn_0_weight_fixed_in' with non-compact mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'mlp_4_bias_fixed_in' with non-compact mode in 32-bits (PNA_compute.cc:502:0)
INFO: [HLS 214-241] Aggregating maxi variable 'mlp_4_weight_fixed_in' with non-compact mode in 32-bits (PNA_compute.cc:502:0)
INFO: [HLS 214-241] Aggregating maxi variable 'mlp_2_bias_fixed_in' with non-compact mode in 32-bits (PNA_compute.cc:502:0)
INFO: [HLS 214-241] Aggregating maxi variable 'mlp_2_weight_fixed_in' with non-compact mode in 32-bits (PNA_compute.cc:502:0)
INFO: [HLS 214-241] Aggregating maxi variable 'mlp_0_bias_fixed_in' with non-compact mode in 32-bits (PNA_compute.cc:502:0)
INFO: [HLS 214-241] Aggregating maxi variable 'mlp_0_weight_fixed_in' with non-compact mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'node_emb_atom_embedding_list_8_weight_fixed_in' with non-compact mode in 32-bits (PNA_compute.cc:502:0)
INFO: [HLS 214-241] Aggregating maxi variable 'node_emb_atom_embedding_list_7_weight_fixed_in' with non-compact mode in 32-bits (PNA_compute.cc:502:0)
INFO: [HLS 214-241] Aggregating maxi variable 'node_emb_atom_embedding_list_6_weight_fixed_in' with non-compact mode in 32-bits (PNA_compute.cc:502:0)
INFO: [HLS 214-241] Aggregating maxi variable 'node_emb_atom_embedding_list_5_weight_fixed_in' with non-compact mode in 32-bits (PNA_compute.cc:502:0)
INFO: [HLS 214-241] Aggregating maxi variable 'node_emb_atom_embedding_list_4_weight_fixed_in' with non-compact mode in 32-bits (PNA_compute.cc:502:0)
INFO: [HLS 214-241] Aggregating maxi variable 'node_emb_atom_embedding_list_3_weight_fixed_in' with non-compact mode in 32-bits (PNA_compute.cc:502:0)
INFO: [HLS 214-241] Aggregating maxi variable 'node_emb_atom_embedding_list_2_weight_fixed_in' with non-compact mode in 32-bits (PNA_compute.cc:502:0)
INFO: [HLS 214-241] Aggregating maxi variable 'node_emb_atom_embedding_list_1_weight_fixed_in' with non-compact mode in 32-bits (PNA_compute.cc:502:0)
INFO: [HLS 214-241] Aggregating maxi variable 'node_emb_atom_embedding_list_0_weight_fixed_in' with non-compact mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'task' with non-compact mode in 32-bits (PNA_compute.cc:502:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 595 and bit width 512 has been inferred on port 'mem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (PNA_compute.cc:102:23)
INFO: [HLS 214-115] Multiple burst reads of length 20 and bit width 512 has been inferred on port 'mem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (PNA_compute.cc:102:23)
INFO: [HLS 214-115] Multiple burst reads of length 60 and bit width 512 has been inferred on port 'mem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (PNA_compute.cc:102:23)
INFO: [HLS 214-115] Multiple burst reads of length 60 and bit width 512 has been inferred on port 'mem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (PNA_compute.cc:102:23)
INFO: [HLS 214-115] Multiple burst reads of length 50 and bit width 512 has been inferred on port 'mem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (PNA_compute.cc:102:23)
INFO: [HLS 214-115] Multiple burst reads of length 30 and bit width 512 has been inferred on port 'mem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (PNA_compute.cc:102:23)
INFO: [HLS 214-115] Multiple burst reads of length 30 and bit width 512 has been inferred on port 'mem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (PNA_compute.cc:102:23)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 512 has been inferred on port 'mem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (PNA_compute.cc:102:23)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 512 has been inferred on port 'mem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (PNA_compute.cc:102:23)
INFO: [HLS 214-115] Multiple burst reads of length 200 and bit width 512 has been inferred on port 'mem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (PNA_compute.cc:102:23)
INFO: [HLS 214-115] Multiple burst reads of length 19200 and bit width 512 has been inferred on port 'mem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (PNA_compute.cc:111:23)
INFO: [HLS 214-115] Multiple burst reads of length 20 and bit width 512 has been inferred on port 'mem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (PNA_compute.cc:102:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixeds' into 'PNA_compute_one_graph' (PNA_compute.cc:679:13)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 13.26 seconds. CPU system time: 0.76 seconds. Elapsed time: 14.27 seconds; current allocated memory: 253.623 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 253.631 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.73 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.85 seconds; current allocated memory: 326.313 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.47 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.56 seconds; current allocated memory: 455.131 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_124_2' (PNA_compute.cc:124) in function 'scatter_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_1' (PNA_compute.cc:68) in function 'aggr_mean' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_166_3' (PNA_compute.cc:166) in function 'aggr_mean' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_2' (PNA_compute.cc:76) in function 'aggr_std' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_185_2' (PNA_compute.cc:185) in function 'aggr_std' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_192_4' (PNA_compute.cc:192) in function 'aggr_std' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_230_2' (PNA_compute.cc:230) in function 'aggr_min' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_4' (PNA_compute.cc:237) in function 'aggr_min' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_209_2' (PNA_compute.cc:209) in function 'aggr_max' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_216_4' (PNA_compute.cc:216) in function 'aggr_max' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_255_2' (PNA_compute.cc:255) in function 'scale' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_2' (PNA_compute.cc:76) in function 'aggr' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_2' (PNA_compute.cc:76) in function 'aggr' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_2' (PNA_compute.cc:76) in function 'aggr' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_2' (PNA_compute.cc:76) in function 'aggr' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_300_2' (PNA_compute.cc:300) in function 'aggr' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_2' (PNA_compute.cc:76) in function 'message_passing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_2' (PNA_compute.cc:76) in function 'message_passing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_1' (PNA_compute.cc:68) in function 'message_passing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_1' (PNA_compute.cc:68) in function 'message_passing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_341_2' (PNA_compute.cc:341) in function 'message_passing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_367_3' (PNA_compute.cc:367) in function 'Linear_relu' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_373_5' (PNA_compute.cc:373) in function 'Linear_relu' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_455_2' (PNA_compute.cc:455) in function 'MLP' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_460_3' (PNA_compute.cc:460) in function 'MLP' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_470_5' (PNA_compute.cc:470) in function 'MLP' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_1' (PNA_compute.cc:68) in function 'GLOBAL_MEAN_POOL' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_430_2' (PNA_compute.cc:430) in function 'GLOBAL_MEAN_POOL' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_103_2' (PNA_compute.cc:103) in function 'PNA_compute_one_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_103_2' (PNA_compute.cc:103) in function 'PNA_compute_one_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_103_2' (PNA_compute.cc:103) in function 'PNA_compute_one_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_103_2' (PNA_compute.cc:103) in function 'PNA_compute_one_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_103_2' (PNA_compute.cc:103) in function 'PNA_compute_one_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_103_2' (PNA_compute.cc:103) in function 'PNA_compute_one_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_103_2' (PNA_compute.cc:103) in function 'PNA_compute_one_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_103_2' (PNA_compute.cc:103) in function 'PNA_compute_one_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_103_2' (PNA_compute.cc:103) in function 'PNA_compute_one_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_103_2' (PNA_compute.cc:103) in function 'PNA_compute_one_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_95_1' (PNA_compute.cc:95) in function 'PNA_compute_one_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_103_2' (PNA_compute.cc:103) in function 'PNA_compute_one_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_95_1' (PNA_compute.cc:95) in function 'PNA_compute_one_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_103_2' (PNA_compute.cc:103) in function 'PNA_compute_one_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_113_3' (PNA_compute.cc:113) in function 'PNA_compute_one_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_103_2' (PNA_compute.cc:103) in function 'PNA_compute_one_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_586_2' (PNA_compute.cc:586) in function 'PNA_compute_one_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_591_3' (PNA_compute.cc:591) in function 'PNA_compute_one_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_86_3' (PNA_compute.cc:86) in function 'PNA_compute_one_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_604_6' (PNA_compute.cc:604) in function 'PNA_compute_one_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_652_8' (PNA_compute.cc:652) in function 'PNA_compute_one_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_660_10' (PNA_compute.cc:660) in function 'PNA_compute_one_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_667_12' (PNA_compute.cc:667) in function 'PNA_compute_one_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_674_14' (PNA_compute.cc:674) in function 'PNA_compute_one_graph' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_460_3' (PNA_compute.cc:460) in function 'MLP' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_462_4' (PNA_compute.cc:462) in function 'MLP' completely with a factor of 40.
INFO: [XFORM 203-101] Partitioning array 'h_combined.V'  in dimension 1 completely.
WARNING: [HLS 200-914] Completely partitioning array 'temp_0.V' (PNA_compute.cc:440) accessed through non-constant indices on dimension 1 (PNA_compute.cc:454:9), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
Resolution: For help on HLS 200-914 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-914.html
INFO: [XFORM 203-101] Partitioning array 'temp_0.V' (PNA_compute.cc:440) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_1.V' (PNA_compute.cc:441) in dimension 1 completely.
WARNING: [HLS 200-914] Completely partitioning array 'mlp_0_weight_fixed.V'  accessed through non-constant indices on dimension 1, which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
Resolution: For help on HLS 200-914 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-914.html
INFO: [XFORM 203-101] Partitioning array 'mlp_0_weight_fixed.V'  in dimension 1 completely.
WARNING: [HLS 200-914] Completely partitioning array 'mlp_0_bias_fixed.V'  accessed through non-constant indices on dimension 1 (PNA_compute.cc:454:27), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
Resolution: For help on HLS 200-914 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-914.html
INFO: [XFORM 203-101] Partitioning array 'mlp_0_bias_fixed.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mlp_2_weight_fixed.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mlp_2_bias_fixed.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mlp_4_weight_fixed.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mlp_4_bias_fixed.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'm_single.V'  in dimension 2 with a block factor 12.
WARNING: [HLS 200-915] Ignore complete array partition directive on 'index_buf'  in dimension 1: conflict with resource constraint assignment.
INFO: [XFORM 203-101] Partitioning array 'aggrout.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_sqrt_apfixed.h:42:44) to (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<32, 10>'... converting 208 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_log_apfixed.h:748:17) in function 'log_apfixed_reduce::log<33, 11>'... converting 34 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_log_apfixed.h:748:17) in function 'log_apfixed_reduce::log<32, 10>'... converting 33 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.40i32P0A.i6' into 'MLP' (PNA_compute.cc:454).
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<33, 11>' (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_log_apfixed.h:186:6)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<32, 10>' (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_log_apfixed.h:186:6)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PNA_compute_one_graph' (PNA_compute.cc:84:55)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 16.38 seconds. CPU system time: 0.15 seconds. Elapsed time: 16.69 seconds; current allocated memory: 602.665 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_123_1' (PNA_compute.cc:123:29) in function 'scatter_sum'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_249_1' (PNA_compute.cc:249:29) in function 'scale' the outer loop is not a perfect loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_75_1' (PNA_compute.cc:75:31) in function 'message_passing'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_75_1' (PNA_compute.cc:75:31) in function 'message_passing'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_336_1' (PNA_compute.cc:336:32) in function 'message_passing' the outer loop is not a perfect loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_75_1' (PNA_compute.cc:75:31) in function 'aggr_std'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_184_1' (PNA_compute.cc:184:32) in function 'aggr_std'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_189_3' (PNA_compute.cc:189:32) in function 'aggr_std'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_227_1' (PNA_compute.cc:227:29) in function 'aggr_min'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_234_3' (PNA_compute.cc:234:32) in function 'aggr_min'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_164_2' (PNA_compute.cc:164:32) in function 'aggr_mean'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_206_1' (PNA_compute.cc:206:29) in function 'aggr_max'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_213_3' (PNA_compute.cc:213:32) in function 'aggr_max'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_75_1' (PNA_compute.cc:75:31) in function 'aggr'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_75_1' (PNA_compute.cc:75:31) in function 'aggr'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_75_1' (PNA_compute.cc:75:31) in function 'aggr'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_75_1' (PNA_compute.cc:75:31) in function 'aggr'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_297_1' (PNA_compute.cc:297:32) in function 'aggr'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_102_1' (PNA_compute.cc:102:32) in function 'PNA_compute_one_graph'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_102_1' (PNA_compute.cc:102:32) in function 'PNA_compute_one_graph'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_102_1' (PNA_compute.cc:102:32) in function 'PNA_compute_one_graph'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_102_1' (PNA_compute.cc:102:32) in function 'PNA_compute_one_graph'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_102_1' (PNA_compute.cc:102:32) in function 'PNA_compute_one_graph'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_102_1' (PNA_compute.cc:102:32) in function 'PNA_compute_one_graph'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_102_1' (PNA_compute.cc:102:32) in function 'PNA_compute_one_graph'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_102_1' (PNA_compute.cc:102:32) in function 'PNA_compute_one_graph'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_102_1' (PNA_compute.cc:102:32) in function 'PNA_compute_one_graph'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_102_1' (PNA_compute.cc:102:32) in function 'PNA_compute_one_graph'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_102_1' (PNA_compute.cc:102:32) in function 'PNA_compute_one_graph'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_112_2' (PNA_compute.cc:112:36) in function 'PNA_compute_one_graph'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_111_1' (PNA_compute.cc:111:32) in function 'PNA_compute_one_graph'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_102_1' (PNA_compute.cc:102:32) in function 'PNA_compute_one_graph'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_585_1' (PNA_compute.cc:585:32) in function 'PNA_compute_one_graph'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_85_2' (PNA_compute.cc:85:35) in function 'PNA_compute_one_graph'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_84_1' (PNA_compute.cc:84:31) in function 'PNA_compute_one_graph'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_602_5' (PNA_compute.cc:602:36) in function 'PNA_compute_one_graph'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_601_4' (PNA_compute.cc:601:32) in function 'PNA_compute_one_graph'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_651_7' (PNA_compute.cc:651:32) in function 'PNA_compute_one_graph'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_659_9' (PNA_compute.cc:659:32) in function 'PNA_compute_one_graph'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_666_11' (PNA_compute.cc:666:33) in function 'PNA_compute_one_graph'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_673_13' (PNA_compute.cc:673:33) in function 'PNA_compute_one_graph'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_453_1' (PNA_compute.cc:453:29) in function 'MLP' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_362_2' (PNA_compute.cc:362:36) in function 'Linear_relu' the outer loop is not a perfect loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_360_1' (PNA_compute.cc:360:29) in function 'Linear_relu'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_372_4' (PNA_compute.cc:372:32) in function 'Linear_relu'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_429_1' (PNA_compute.cc:429:32) in function 'GLOBAL_MEAN_POOL' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-960.html
INFO: [HLS 200-472] Inferring partial write operation for 'out' 
INFO: [HLS 200-472] Inferring partial write operation for 'index_buf' (PNA_compute.cc:339:22)
INFO: [HLS 200-472] Inferring partial write operation for 'degree_buf' (PNA_compute.cc:340:23)
INFO: [HLS 200-472] Inferring partial write operation for 'h_5.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'message.V' (PNA_compute.cc:77:23)
INFO: [HLS 200-472] Inferring partial write operation for 'mean_index' (PNA_compute.cc:77:23)
INFO: [HLS 200-472] Inferring partial write operation for 'index_buf' (PNA_compute.cc:69:16)
INFO: [HLS 200-472] Inferring partial write operation for 'ssquare.V' (PNA_compute.cc:77:23)
INFO: [HLS 200-472] Inferring partial write operation for 'ssquare.V' (PNA_compute.cc:186:27)
INFO: [HLS 200-472] Inferring partial write operation for 'out_3.V' (PNA_compute.cc:197:23)
INFO: [HLS 200-472] Inferring partial write operation for 'out_1.V' (PNA_compute.cc:231:23)
INFO: [HLS 200-472] Inferring partial write operation for 'out_1.V' (PNA_compute.cc:240:27)
INFO: [HLS 200-472] Inferring partial write operation for 'count' (PNA_compute.cc:160:18)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (PNA_compute.cc:172:20)
INFO: [HLS 200-472] Inferring partial write operation for 'out_2.V' (PNA_compute.cc:210:25)
INFO: [HLS 200-472] Inferring partial write operation for 'out_2.V' (PNA_compute.cc:219:27)
INFO: [HLS 200-472] Inferring partial write operation for 'out_0.V' (PNA_compute.cc:77:23)
INFO: [HLS 200-472] Inferring partial write operation for 'aggrout.V.0' (PNA_compute.cc:301:28)
INFO: [HLS 200-472] Inferring partial write operation for 'aggrout.V.1' (PNA_compute.cc:302:32)
INFO: [HLS 200-472] Inferring partial write operation for 'aggrout.V.2' (PNA_compute.cc:303:32)
INFO: [HLS 200-472] Inferring partial write operation for 'aggrout.V.3' (PNA_compute.cc:304:32)
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_2_weight_fixed.V.0' (PNA_compute.cc:104:22)
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_4_weight_fixed.V.0' (PNA_compute.cc:104:22)
INFO: [HLS 200-472] Inferring partial write operation for 'node_feature' (PNA_compute.cc:587:39)
INFO: [HLS 200-472] Inferring partial write operation for 'edge_list' (PNA_compute.cc:592:22)
INFO: [HLS 200-472] Inferring partial write operation for 'l_out' (PNA_compute.cc:374:32)
INFO: [HLS 200-472] Inferring partial write operation for 'h_5.V' (PNA_compute.cc:69:16)
INFO: [HLS 200-472] Inferring partial write operation for 'm_single.V.0' (PNA_compute.cc:261:28)
INFO: [HLS 200-472] Inferring partial write operation for 'm_single.V.1' (PNA_compute.cc:262:33)
INFO: [HLS 200-472] Inferring partial write operation for 'm_single.V.2' (PNA_compute.cc:263:37)
INFO: [HLS 200-472] Inferring partial write operation for 'm_single.V.3' (PNA_compute.cc:264:37)
INFO: [HLS 200-472] Inferring partial write operation for 'm_single.V.4' (PNA_compute.cc:265:37)
INFO: [HLS 200-472] Inferring partial write operation for 'm_single.V.5' (PNA_compute.cc:266:37)
INFO: [HLS 200-472] Inferring partial write operation for 'm_single.V.6' (PNA_compute.cc:267:37)
INFO: [HLS 200-472] Inferring partial write operation for 'm_single.V.7' (PNA_compute.cc:268:37)
INFO: [HLS 200-472] Inferring partial write operation for 'm_single.V.8' (PNA_compute.cc:269:37)
INFO: [HLS 200-472] Inferring partial write operation for 'm_single.V.9' (PNA_compute.cc:270:37)
INFO: [HLS 200-472] Inferring partial write operation for 'm_single.V.10' (PNA_compute.cc:271:38)
INFO: [HLS 200-472] Inferring partial write operation for 'm_single.V.11' (PNA_compute.cc:272:38)
INFO: [HLS 200-472] Inferring partial write operation for 'mean_index' (PNA_compute.cc:342:32)
INFO: [HLS 200-472] Inferring partial write operation for 'l_out' 
INFO: [HLS 200-472] Inferring partial write operation for 'h_combined.V.0' (PNA_compute.cc:87:30)
INFO: [HLS 200-472] Inferring partial write operation for 'convs_ALL_post_nn_0_weight_fixed.V' (PNA_compute.cc:114:29)
INFO: [HLS 200-472] Inferring partial write operation for 'convs_ALL_post_nn_0_bias_fixed.V' (PNA_compute.cc:104:22)
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_0_weight_fixed.V.0' (PNA_compute.cc:104:22)
INFO: [HLS 200-472] Inferring partial write operation for 'node_emb_atom_embedding_list_8_weight_fixed.V' (PNA_compute.cc:104:22)
INFO: [HLS 200-472] Inferring partial write operation for 'node_emb_atom_embedding_list_6_weight_fixed.V' (PNA_compute.cc:104:22)
INFO: [HLS 200-472] Inferring partial write operation for 'node_emb_atom_embedding_list_4_weight_fixed.V' (PNA_compute.cc:104:22)
INFO: [HLS 200-472] Inferring partial write operation for 'node_emb_atom_embedding_list_3_weight_fixed.V' (PNA_compute.cc:104:22)
INFO: [HLS 200-472] Inferring partial write operation for 'node_emb_atom_embedding_list_0_weight_fixed.V' (PNA_compute.cc:104:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 7.45 seconds. CPU system time: 0.39 seconds. Elapsed time: 8.04 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'PNA_compute_one_graph' ...
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<32, 10>' to 'sqrt_fixed_32_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'log<33, 11>' to 'log_33_11_s'.
WARNING: [SYN 201-103] Legalizing function name 'log<32, 10>' to 'log_32_10_s'.
WARNING: [SYN 201-107] Renaming port name 'PNA_compute_one_graph/task' to 'PNA_compute_one_graph/task_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_1_VITIS_LOOP_103_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_102_1_VITIS_LOOP_103_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.95 seconds; current allocated memory: 1.309 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.309 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_210' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_1_VITIS_LOOP_103_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_102_1_VITIS_LOOP_103_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.309 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.309 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_211' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_1_VITIS_LOOP_103_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_102_1_VITIS_LOOP_103_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.310 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.310 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_212' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_1_VITIS_LOOP_103_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_102_1_VITIS_LOOP_103_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.310 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.310 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_213' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_1_VITIS_LOOP_103_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_102_1_VITIS_LOOP_103_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.310 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.311 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_1_VITIS_LOOP_103_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_102_1_VITIS_LOOP_103_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.311 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.311 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_215' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_1_VITIS_LOOP_103_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_102_1_VITIS_LOOP_103_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.311 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.311 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_216' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_1_VITIS_LOOP_103_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_102_1_VITIS_LOOP_103_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.312 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.312 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_217' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_1_VITIS_LOOP_103_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_102_1_VITIS_LOOP_103_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.312 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.312 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_218' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_1_VITIS_LOOP_103_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_102_1_VITIS_LOOP_103_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.313 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.314 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_95_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_95_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 73, loop 'VITIS_LOOP_95_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.315 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.315 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_219' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_1_VITIS_LOOP_103_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 75, loop 'VITIS_LOOP_102_1_VITIS_LOOP_103_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.316 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.317 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_95_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_95_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 73, loop 'VITIS_LOOP_95_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.317 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.318 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_103_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_103_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'VITIS_LOOP_103_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.318 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.319 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_112_2_VITIS_LOOP_113_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_111_1_VITIS_LOOP_112_2_VITIS_LOOP_113_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_111_1_VITIS_LOOP_112_2_VITIS_LOOP_113_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.319 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.319 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_221' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_1_VITIS_LOOP_103_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_102_1_VITIS_LOOP_103_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_585_1_VITIS_LOOP_586_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_585_1_VITIS_LOOP_586_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 76, loop 'VITIS_LOOP_585_1_VITIS_LOOP_586_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_591_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_591_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'VITIS_LOOP_591_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.321 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_85_2_VITIS_LOOP_86_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1_VITIS_LOOP_85_2_VITIS_LOOP_86_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_84_1_VITIS_LOOP_85_2_VITIS_LOOP_86_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'message_passing_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_1_VITIS_LOOP_76_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_75_1_VITIS_LOOP_76_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'message_passing_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_1_VITIS_LOOP_76_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_75_1_VITIS_LOOP_76_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.323 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'message_passing_Pipeline_VITIS_LOOP_68_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_68_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.323 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.323 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'message_passing_Pipeline_VITIS_LOOP_68_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_68_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.323 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.323 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'message_passing_Pipeline_VITIS_LOOP_341_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_341_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_341_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.323 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.323 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aggr_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_1_VITIS_LOOP_76_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_75_1_VITIS_LOOP_76_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.323 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.323 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aggr_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_1_VITIS_LOOP_76_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_75_1_VITIS_LOOP_76_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.323 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aggr_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_1_VITIS_LOOP_76_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_75_1_VITIS_LOOP_76_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.324 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aggr_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_1_VITIS_LOOP_76_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_75_1_VITIS_LOOP_76_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.324 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'scatter_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1_VITIS_LOOP_124_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_123_1_VITIS_LOOP_124_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.324 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.325 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aggr_mean_Pipeline_VITIS_LOOP_68_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_68_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.325 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.325 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aggr_mean_Pipeline_VITIS_LOOP_157_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_157_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 4, loop 'VITIS_LOOP_157_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.325 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.325 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aggr_mean_Pipeline_VITIS_LOOP_164_2_VITIS_LOOP_166_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_164_2_VITIS_LOOP_166_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 63, loop 'VITIS_LOOP_164_2_VITIS_LOOP_166_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.325 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.326 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aggr_mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.326 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.326 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aggr_min_Pipeline_VITIS_LOOP_227_1_VITIS_LOOP_230_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_227_1_VITIS_LOOP_230_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_227_1_VITIS_LOOP_230_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.326 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.326 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aggr_min_Pipeline_VITIS_LOOP_234_3_VITIS_LOOP_237_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_234_3_VITIS_LOOP_237_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_234_3_VITIS_LOOP_237_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.326 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.327 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aggr_min' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.327 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.327 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aggr_max_Pipeline_VITIS_LOOP_206_1_VITIS_LOOP_209_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_206_1_VITIS_LOOP_209_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_206_1_VITIS_LOOP_209_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.327 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.327 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aggr_max_Pipeline_VITIS_LOOP_213_3_VITIS_LOOP_216_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_213_3_VITIS_LOOP_216_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_213_3_VITIS_LOOP_216_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.327 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.328 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aggr_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.328 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.328 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aggr_std_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_1_VITIS_LOOP_76_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_75_1_VITIS_LOOP_76_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.328 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.328 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aggr_std_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_185_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_184_1_VITIS_LOOP_185_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_184_1_VITIS_LOOP_185_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.328 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.328 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_32_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<32, 10>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 21, function 'sqrt_fixed<32, 10>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.08 seconds; current allocated memory: 1.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.98 seconds. CPU system time: 0 seconds. Elapsed time: 1.02 seconds; current allocated memory: 1.333 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aggr_std_Pipeline_VITIS_LOOP_189_3_VITIS_LOOP_192_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_189_3_VITIS_LOOP_192_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 30, loop 'VITIS_LOOP_189_3_VITIS_LOOP_192_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.83 seconds; current allocated memory: 1.333 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.333 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aggr_std' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.48 seconds; current allocated memory: 1.333 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 1.333 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aggr_Pipeline_VITIS_LOOP_297_1_VITIS_LOOP_300_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_297_1_VITIS_LOOP_300_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_297_1_VITIS_LOOP_300_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.72 seconds; current allocated memory: 1.334 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aggr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.334 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.92 seconds. CPU system time: 0 seconds. Elapsed time: 0.94 seconds; current allocated memory: 1.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_33_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_41) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'log<33, 11>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 19, function 'log<33, 11>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.47 seconds; current allocated memory: 1.336 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.337 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_32_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_81) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'log<32, 10>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 16, function 'log<32, 10>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.97 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.04 seconds; current allocated memory: 1.339 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.341 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'scale_Pipeline_VITIS_LOOP_255_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_255_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_255_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.81 seconds; current allocated memory: 1.341 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.341 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.342 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.94 seconds. CPU system time: 0 seconds. Elapsed time: 0.96 seconds; current allocated memory: 1.342 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'message_passing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.08 seconds; current allocated memory: 1.342 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.27 seconds. CPU system time: 0 seconds. Elapsed time: 1.3 seconds; current allocated memory: 1.343 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_relu_Pipeline_VITIS_LOOP_367_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_367_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_367_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.93 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.97 seconds; current allocated memory: 1.343 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.343 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_relu_Pipeline_VITIS_LOOP_372_4_VITIS_LOOP_373_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_372_4_VITIS_LOOP_373_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_372_4_VITIS_LOOP_373_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.344 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.344 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.344 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.344 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CONV' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.344 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.3 seconds. CPU system time: 0 seconds. Elapsed time: 1.34 seconds; current allocated memory: 1.345 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_601_4_VITIS_LOOP_602_5_VITIS_LOOP_604_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_601_4_VITIS_LOOP_602_5_VITIS_LOOP_604_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_601_4_VITIS_LOOP_602_5_VITIS_LOOP_604_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.12 seconds. CPU system time: 0 seconds. Elapsed time: 3.14 seconds; current allocated memory: 1.345 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.346 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_651_7_VITIS_LOOP_652_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_651_7_VITIS_LOOP_652_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_651_7_VITIS_LOOP_652_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.346 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.346 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_659_9_VITIS_LOOP_660_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_659_9_VITIS_LOOP_660_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_659_9_VITIS_LOOP_660_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.346 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.346 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_666_11_VITIS_LOOP_667_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_666_11_VITIS_LOOP_667_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_666_11_VITIS_LOOP_667_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.346 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.347 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_673_13_VITIS_LOOP_674_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_673_13_VITIS_LOOP_674_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_673_13_VITIS_LOOP_674_14'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.347 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.347 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GLOBAL_MEAN_POOL_Pipeline_VITIS_LOOP_68_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_68_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.347 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.347 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GLOBAL_MEAN_POOL_Pipeline_VITIS_LOOP_430_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_430_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_430_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.347 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.347 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GLOBAL_MEAN_POOL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.347 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.348 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MLP_Pipeline_VITIS_LOOP_455_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_455_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_455_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.349 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.349 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MLP_Pipeline_VITIS_LOOP_460_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_460_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 24, loop 'VITIS_LOOP_460_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.96 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.02 seconds; current allocated memory: 1.353 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.81 seconds; current allocated memory: 1.360 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MLP_Pipeline_VITIS_LOOP_470_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_470_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_470_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 1.360 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.360 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MLP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.7 seconds; current allocated memory: 1.365 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.47 seconds; current allocated memory: 1.370 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PNA_compute_one_graph' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.68 seconds; current allocated memory: 1.373 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 7.89 seconds. CPU system time: 0.01 seconds. Elapsed time: 7.94 seconds; current allocated memory: 1.381 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2' pipeline 'VITIS_LOOP_102_1_VITIS_LOOP_103_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.79 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_210' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_210' pipeline 'VITIS_LOOP_102_1_VITIS_LOOP_103_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_210/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_210/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_210/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_210/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_210/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_210/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_210/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_210/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_210/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_210/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_210/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_210/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_210'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_211' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_211' pipeline 'VITIS_LOOP_102_1_VITIS_LOOP_103_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_211/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_211/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_211/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_211/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_211/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_211/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_211/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_211/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_211/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_211/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_211/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_211/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_211'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_212' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_212' pipeline 'VITIS_LOOP_102_1_VITIS_LOOP_103_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_212/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_212/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_212/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_212/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_212/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_212/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_212/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_212/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_212/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_212/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_212/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_212/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_212'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.387 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_213' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_213' pipeline 'VITIS_LOOP_102_1_VITIS_LOOP_103_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_213/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_213/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_213/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_213/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_213/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_213/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_213/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_213/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_213/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_213/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_213/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_213/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_213'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_214' pipeline 'VITIS_LOOP_102_1_VITIS_LOOP_103_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_214/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_214/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_214/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_214/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_214/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_214/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_214/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_214/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_214/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_214/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_214/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_214/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_214'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_215' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_215' pipeline 'VITIS_LOOP_102_1_VITIS_LOOP_103_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_215/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_215/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_215/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_215/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_215/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_215/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_215/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_215/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_215/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_215/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_215/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_215/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_215'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_216' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_216' pipeline 'VITIS_LOOP_102_1_VITIS_LOOP_103_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_216/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_216/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_216/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_216/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_216/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_216/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_216/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_216/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_216/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_216/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_216/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_216/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_216'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.392 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_217' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_217' pipeline 'VITIS_LOOP_102_1_VITIS_LOOP_103_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_217/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_217/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_217/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_217/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_217/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_217/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_217/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_217/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_217/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_217/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_217/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_217/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_217'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.394 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_218' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_218' pipeline 'VITIS_LOOP_102_1_VITIS_LOOP_103_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_218/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_218/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_218/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_218/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_218/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_218/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_218/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_218/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_218/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_218/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_218/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_218/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_218'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 1.396 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_95_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_95_1' pipeline 'VITIS_LOOP_95_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_95_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.401 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_219' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_219' pipeline 'VITIS_LOOP_102_1_VITIS_LOOP_103_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_219'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.407 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_95_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_95_120' pipeline 'VITIS_LOOP_95_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_95_120'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.81 seconds; current allocated memory: 1.412 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_103_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_103_2' pipeline 'VITIS_LOOP_103_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_103_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.416 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_112_2_VITIS_LOOP_113_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_112_2_VITIS_LOOP_113_3' pipeline 'VITIS_LOOP_111_1_VITIS_LOOP_112_2_VITIS_LOOP_113_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_112_2_VITIS_LOOP_113_3/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_112_2_VITIS_LOOP_113_3/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_112_2_VITIS_LOOP_113_3/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_112_2_VITIS_LOOP_113_3/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_112_2_VITIS_LOOP_113_3/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_112_2_VITIS_LOOP_113_3/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_112_2_VITIS_LOOP_113_3/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_112_2_VITIS_LOOP_113_3/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_112_2_VITIS_LOOP_113_3/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_112_2_VITIS_LOOP_113_3/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_112_2_VITIS_LOOP_113_3/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_112_2_VITIS_LOOP_113_3/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_112_2_VITIS_LOOP_113_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 1.418 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_221' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_221' pipeline 'VITIS_LOOP_102_1_VITIS_LOOP_103_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_221/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_221/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_221/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_221/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_221/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_221/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_221/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_221/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_221/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_221/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_221/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_221/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_221'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.84 seconds; current allocated memory: 1.420 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_585_1_VITIS_LOOP_586_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_585_1_VITIS_LOOP_586_2' pipeline 'VITIS_LOOP_585_1_VITIS_LOOP_586_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_585_1_VITIS_LOOP_586_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.423 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_591_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_591_3' pipeline 'VITIS_LOOP_591_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_591_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.427 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_85_2_VITIS_LOOP_86_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_85_2_VITIS_LOOP_86_3' pipeline 'VITIS_LOOP_84_1_VITIS_LOOP_85_2_VITIS_LOOP_86_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_85_2_VITIS_LOOP_86_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.429 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'message_passing_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'message_passing_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2' pipeline 'VITIS_LOOP_75_1_VITIS_LOOP_76_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'message_passing_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.430 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'message_passing_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'message_passing_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_25' pipeline 'VITIS_LOOP_75_1_VITIS_LOOP_76_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'message_passing_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.431 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'message_passing_Pipeline_VITIS_LOOP_68_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'message_passing_Pipeline_VITIS_LOOP_68_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.432 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'message_passing_Pipeline_VITIS_LOOP_68_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'message_passing_Pipeline_VITIS_LOOP_68_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.433 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'message_passing_Pipeline_VITIS_LOOP_341_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'message_passing_Pipeline_VITIS_LOOP_341_2' pipeline 'VITIS_LOOP_341_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'message_passing_Pipeline_VITIS_LOOP_341_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.433 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aggr_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aggr_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2' pipeline 'VITIS_LOOP_75_1_VITIS_LOOP_76_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aggr_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.434 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aggr_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aggr_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_27' pipeline 'VITIS_LOOP_75_1_VITIS_LOOP_76_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aggr_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.435 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aggr_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aggr_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_28' pipeline 'VITIS_LOOP_75_1_VITIS_LOOP_76_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aggr_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_28'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.436 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aggr_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aggr_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_29' pipeline 'VITIS_LOOP_75_1_VITIS_LOOP_76_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aggr_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_29'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.437 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'scatter_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'scatter_sum' pipeline 'VITIS_LOOP_123_1_VITIS_LOOP_124_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'scatter_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.438 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aggr_mean_Pipeline_VITIS_LOOP_68_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aggr_mean_Pipeline_VITIS_LOOP_68_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.440 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aggr_mean_Pipeline_VITIS_LOOP_157_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aggr_mean_Pipeline_VITIS_LOOP_157_1' pipeline 'VITIS_LOOP_157_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aggr_mean_Pipeline_VITIS_LOOP_157_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.440 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aggr_mean_Pipeline_VITIS_LOOP_164_2_VITIS_LOOP_166_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aggr_mean_Pipeline_VITIS_LOOP_164_2_VITIS_LOOP_166_3' pipeline 'VITIS_LOOP_164_2_VITIS_LOOP_166_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_54ns_32s_32_58_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aggr_mean_Pipeline_VITIS_LOOP_164_2_VITIS_LOOP_166_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aggr_mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aggr_mean'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aggr_min_Pipeline_VITIS_LOOP_227_1_VITIS_LOOP_230_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aggr_min_Pipeline_VITIS_LOOP_227_1_VITIS_LOOP_230_2' pipeline 'VITIS_LOOP_227_1_VITIS_LOOP_230_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aggr_min_Pipeline_VITIS_LOOP_227_1_VITIS_LOOP_230_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aggr_min_Pipeline_VITIS_LOOP_234_3_VITIS_LOOP_237_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aggr_min_Pipeline_VITIS_LOOP_234_3_VITIS_LOOP_237_4' pipeline 'VITIS_LOOP_234_3_VITIS_LOOP_237_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aggr_min_Pipeline_VITIS_LOOP_234_3_VITIS_LOOP_237_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aggr_min' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aggr_min'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.448 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aggr_max_Pipeline_VITIS_LOOP_206_1_VITIS_LOOP_209_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aggr_max_Pipeline_VITIS_LOOP_206_1_VITIS_LOOP_209_2' pipeline 'VITIS_LOOP_206_1_VITIS_LOOP_209_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aggr_max_Pipeline_VITIS_LOOP_206_1_VITIS_LOOP_209_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aggr_max_Pipeline_VITIS_LOOP_213_3_VITIS_LOOP_216_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aggr_max_Pipeline_VITIS_LOOP_213_3_VITIS_LOOP_216_4' pipeline 'VITIS_LOOP_213_3_VITIS_LOOP_216_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aggr_max_Pipeline_VITIS_LOOP_213_3_VITIS_LOOP_216_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.450 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aggr_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aggr_max'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aggr_std_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aggr_std_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2' pipeline 'VITIS_LOOP_75_1_VITIS_LOOP_76_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aggr_std_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aggr_std_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_185_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aggr_std_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_185_2' pipeline 'VITIS_LOOP_184_1_VITIS_LOOP_185_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aggr_std_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_185_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_32_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_32_10_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.458 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aggr_std_Pipeline_VITIS_LOOP_189_3_VITIS_LOOP_192_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aggr_std_Pipeline_VITIS_LOOP_189_3_VITIS_LOOP_192_4' pipeline 'VITIS_LOOP_189_3_VITIS_LOOP_192_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aggr_std_Pipeline_VITIS_LOOP_189_3_VITIS_LOOP_192_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.16 seconds. CPU system time: 0.04 seconds. Elapsed time: 4.26 seconds; current allocated memory: 1.469 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aggr_std' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aggr_std'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.73 seconds; current allocated memory: 1.471 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aggr_Pipeline_VITIS_LOOP_297_1_VITIS_LOOP_300_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aggr_Pipeline_VITIS_LOOP_297_1_VITIS_LOOP_300_2' pipeline 'VITIS_LOOP_297_1_VITIS_LOOP_300_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aggr_Pipeline_VITIS_LOOP_297_1_VITIS_LOOP_300_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.78 seconds. CPU system time: 0 seconds. Elapsed time: 1.82 seconds; current allocated memory: 1.472 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aggr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aggr'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.473 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_33_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_33_11_s_log_apfixed_reduce_log0_lut_table_ap_fixed_44_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V' to 'log_33_11_s_log_apfixed_reduce_log0_lut_table_ap_fixed_44_7_ap_q_mode_5_ap_o_bkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'log_33_11_s_log_apfixed_reduce_log_lut_table_ap_fixed_44_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V' to 'log_33_11_s_log_apfixed_reduce_log_lut_table_ap_fixed_44_7_ap_q_mode_5_ap_o_mcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'log_33_11_s_log_apfixed_reduce_log_lut_table_ap_fixed_44_7_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V' to 'log_33_11_s_log_apfixed_reduce_log_lut_table_ap_fixed_44_7_ap_q_mode_5_ap_o_mdEe' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'log_33_11_s' pipeline 'log<33, 11>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_30ns_6ns_36_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_38ns_4ns_42_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_45s_6ns_45_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6s_38ns_42_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_14ns_14ns_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_33_11_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.48 seconds. CPU system time: 0 seconds. Elapsed time: 2.59 seconds; current allocated memory: 1.478 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_32_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_32_10_s_log_apfixed_reduce_log0_lut_table_ap_fixed_44_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V' to 'log_32_10_s_log_apfixed_reduce_log0_lut_table_ap_fixed_44_7_ap_q_mode_5_ap_o_eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'log_32_10_s_log_apfixed_reduce_log_lut_table_ap_fixed_44_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V' to 'log_32_10_s_log_apfixed_reduce_log_lut_table_ap_fixed_44_7_ap_q_mode_5_ap_o_mfYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'log_32_10_s_log_apfixed_reduce_log_lut_table_ap_fixed_44_7_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V' to 'log_32_10_s_log_apfixed_reduce_log_lut_table_ap_fixed_44_7_ap_q_mode_5_ap_o_mg8j' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'log_32_10_s' pipeline 'log<32, 10>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_30ns_6ns_36_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_38ns_4ns_42_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_44s_6ns_44_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6s_38ns_42_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_14ns_14ns_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_32_10_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.31 seconds; current allocated memory: 1.489 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'scale_Pipeline_VITIS_LOOP_255_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'scale_Pipeline_VITIS_LOOP_255_2' pipeline 'VITIS_LOOP_255_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_31s_54_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_54_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'scale_Pipeline_VITIS_LOOP_255_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.75 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.85 seconds; current allocated memory: 1.496 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_30ns_6ns_36_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_31s_54_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_54_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_38ns_4ns_42_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_44s_6ns_44_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_45s_6ns_45_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_55s_57ns_111_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6s_38ns_42_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_48ns_32s_32_52_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'scale'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.500 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'message_passing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'message_passing'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.45 seconds; current allocated memory: 1.502 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_relu_Pipeline_VITIS_LOOP_367_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Linear_relu_Pipeline_VITIS_LOOP_367_3' pipeline 'VITIS_LOOP_367_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1264_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_relu_Pipeline_VITIS_LOOP_367_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.36 seconds; current allocated memory: 1.505 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_relu_Pipeline_VITIS_LOOP_372_4_VITIS_LOOP_373_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Linear_relu_Pipeline_VITIS_LOOP_372_4_VITIS_LOOP_373_5' pipeline 'VITIS_LOOP_372_4_VITIS_LOOP_373_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_relu_Pipeline_VITIS_LOOP_372_4_VITIS_LOOP_373_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.507 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_relu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CONV' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CONV'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 1.511 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_601_4_VITIS_LOOP_602_5_VITIS_LOOP_604_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_601_4_VITIS_LOOP_602_5_VITIS_LOOP_604_6' pipeline 'VITIS_LOOP_601_4_VITIS_LOOP_602_5_VITIS_LOOP_604_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_601_4_VITIS_LOOP_602_5_VITIS_LOOP_604_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.45 seconds; current allocated memory: 1.512 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_651_7_VITIS_LOOP_652_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_651_7_VITIS_LOOP_652_8' pipeline 'VITIS_LOOP_651_7_VITIS_LOOP_652_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_651_7_VITIS_LOOP_652_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 1.515 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_659_9_VITIS_LOOP_660_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_659_9_VITIS_LOOP_660_10' pipeline 'VITIS_LOOP_659_9_VITIS_LOOP_660_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_659_9_VITIS_LOOP_660_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.516 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_666_11_VITIS_LOOP_667_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_666_11_VITIS_LOOP_667_12' pipeline 'VITIS_LOOP_666_11_VITIS_LOOP_667_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_666_11_VITIS_LOOP_667_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.517 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_673_13_VITIS_LOOP_674_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_673_13_VITIS_LOOP_674_14' pipeline 'VITIS_LOOP_673_13_VITIS_LOOP_674_14' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_673_13_VITIS_LOOP_674_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.518 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GLOBAL_MEAN_POOL_Pipeline_VITIS_LOOP_68_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'GLOBAL_MEAN_POOL_Pipeline_VITIS_LOOP_68_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.519 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GLOBAL_MEAN_POOL_Pipeline_VITIS_LOOP_430_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GLOBAL_MEAN_POOL_Pipeline_VITIS_LOOP_430_2' pipeline 'VITIS_LOOP_430_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'GLOBAL_MEAN_POOL_Pipeline_VITIS_LOOP_430_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.520 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GLOBAL_MEAN_POOL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sdiv_32ns_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GLOBAL_MEAN_POOL'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.521 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MLP_Pipeline_VITIS_LOOP_455_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MLP_Pipeline_VITIS_LOOP_455_2' pipeline 'VITIS_LOOP_455_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_406_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MLP_Pipeline_VITIS_LOOP_455_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MLP_Pipeline_VITIS_LOOP_460_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MLP_Pipeline_VITIS_LOOP_460_3' pipeline 'VITIS_LOOP_460_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_54_2_1': 40 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_205_32_1_1': 41 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MLP_Pipeline_VITIS_LOOP_460_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.28 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.37 seconds; current allocated memory: 1.549 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MLP_Pipeline_VITIS_LOOP_470_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MLP_Pipeline_VITIS_LOOP_470_5' pipeline 'VITIS_LOOP_470_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_205_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MLP_Pipeline_VITIS_LOOP_470_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.59 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.78 seconds; current allocated memory: 1.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MLP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_54_2_1': 40 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_646_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MLP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.581 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PNA_compute_one_graph' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'PNA_compute_one_graph/mem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PNA_compute_one_graph/task_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PNA_compute_one_graph/node_feature_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PNA_compute_one_graph/edge_list_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PNA_compute_one_graph/graph_attr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PNA_compute_one_graph/node_emb_atom_embedding_list_0_weight_fixed_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PNA_compute_one_graph/node_emb_atom_embedding_list_1_weight_fixed_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PNA_compute_one_graph/node_emb_atom_embedding_list_2_weight_fixed_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PNA_compute_one_graph/node_emb_atom_embedding_list_3_weight_fixed_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PNA_compute_one_graph/node_emb_atom_embedding_list_4_weight_fixed_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PNA_compute_one_graph/node_emb_atom_embedding_list_5_weight_fixed_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PNA_compute_one_graph/node_emb_atom_embedding_list_6_weight_fixed_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PNA_compute_one_graph/node_emb_atom_embedding_list_7_weight_fixed_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PNA_compute_one_graph/node_emb_atom_embedding_list_8_weight_fixed_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PNA_compute_one_graph/mlp_0_weight_fixed_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PNA_compute_one_graph/mlp_0_bias_fixed_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PNA_compute_one_graph/mlp_2_weight_fixed_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PNA_compute_one_graph/mlp_2_bias_fixed_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PNA_compute_one_graph/mlp_4_weight_fixed_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PNA_compute_one_graph/mlp_4_bias_fixed_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PNA_compute_one_graph/convs_ALL_post_nn_0_weight_fixed_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PNA_compute_one_graph/convs_ALL_post_nn_0_bias_fixed_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'PNA_compute_one_graph' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Global array 'mlp_0_weight_fixed_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_0_weight_fixed_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_0_weight_fixed_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_0_weight_fixed_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_0_weight_fixed_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_0_weight_fixed_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_0_weight_fixed_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_0_weight_fixed_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_0_weight_fixed_V_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_0_weight_fixed_V_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_0_weight_fixed_V_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_0_weight_fixed_V_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_0_weight_fixed_V_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_0_weight_fixed_V_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_0_weight_fixed_V_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_0_weight_fixed_V_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_0_weight_fixed_V_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_0_weight_fixed_V_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_0_weight_fixed_V_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_0_weight_fixed_V_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_0_weight_fixed_V_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_0_weight_fixed_V_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_0_weight_fixed_V_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_0_weight_fixed_V_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_0_weight_fixed_V_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_0_weight_fixed_V_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_0_weight_fixed_V_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_0_weight_fixed_V_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_0_weight_fixed_V_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_0_weight_fixed_V_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_0_weight_fixed_V_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_0_weight_fixed_V_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_0_weight_fixed_V_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_0_weight_fixed_V_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_0_weight_fixed_V_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_0_weight_fixed_V_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_0_weight_fixed_V_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_0_weight_fixed_V_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_0_weight_fixed_V_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_0_weight_fixed_V_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'mlp_0_bias_fixed_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'mlp_0_bias_fixed_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'mlp_0_bias_fixed_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'mlp_0_bias_fixed_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'mlp_0_bias_fixed_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'mlp_0_bias_fixed_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'mlp_0_bias_fixed_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'mlp_0_bias_fixed_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'mlp_0_bias_fixed_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'mlp_0_bias_fixed_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'mlp_0_bias_fixed_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'mlp_0_bias_fixed_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'mlp_0_bias_fixed_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'mlp_0_bias_fixed_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'mlp_0_bias_fixed_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'mlp_0_bias_fixed_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'mlp_0_bias_fixed_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'mlp_0_bias_fixed_V_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'mlp_0_bias_fixed_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'mlp_0_bias_fixed_V_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'mlp_0_bias_fixed_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'mlp_0_bias_fixed_V_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'mlp_0_bias_fixed_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'mlp_0_bias_fixed_V_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'mlp_0_bias_fixed_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'mlp_0_bias_fixed_V_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'mlp_0_bias_fixed_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'mlp_0_bias_fixed_V_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'mlp_0_bias_fixed_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'mlp_0_bias_fixed_V_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'mlp_0_bias_fixed_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'mlp_0_bias_fixed_V_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'mlp_0_bias_fixed_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'mlp_0_bias_fixed_V_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'mlp_0_bias_fixed_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'mlp_0_bias_fixed_V_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'mlp_0_bias_fixed_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'mlp_0_bias_fixed_V_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'mlp_0_bias_fixed_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'mlp_0_bias_fixed_V_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'mlp_0_bias_fixed_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'mlp_0_bias_fixed_V_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'mlp_0_bias_fixed_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'mlp_0_bias_fixed_V_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'mlp_0_bias_fixed_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'mlp_0_bias_fixed_V_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'mlp_0_bias_fixed_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'mlp_0_bias_fixed_V_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'mlp_0_bias_fixed_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'mlp_0_bias_fixed_V_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'mlp_0_bias_fixed_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'mlp_0_bias_fixed_V_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'mlp_0_bias_fixed_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'mlp_0_bias_fixed_V_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'mlp_0_bias_fixed_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'mlp_0_bias_fixed_V_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'mlp_0_bias_fixed_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'mlp_0_bias_fixed_V_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'mlp_0_bias_fixed_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'mlp_0_bias_fixed_V_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'mlp_0_bias_fixed_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'mlp_0_bias_fixed_V_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'mlp_0_bias_fixed_V_31' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'mlp_0_bias_fixed_V_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'mlp_0_bias_fixed_V_32' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'mlp_0_bias_fixed_V_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'mlp_0_bias_fixed_V_33' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'mlp_0_bias_fixed_V_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'mlp_0_bias_fixed_V_34' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'mlp_0_bias_fixed_V_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'mlp_0_bias_fixed_V_35' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'mlp_0_bias_fixed_V_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'mlp_0_bias_fixed_V_36' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'mlp_0_bias_fixed_V_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'mlp_0_bias_fixed_V_37' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'mlp_0_bias_fixed_V_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'mlp_0_bias_fixed_V_38' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'mlp_0_bias_fixed_V_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'mlp_0_bias_fixed_V_39' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'mlp_0_bias_fixed_V_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weight_fixed_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weight_fixed_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weight_fixed_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weight_fixed_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weight_fixed_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weight_fixed_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weight_fixed_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weight_fixed_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weight_fixed_V_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weight_fixed_V_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weight_fixed_V_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weight_fixed_V_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weight_fixed_V_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weight_fixed_V_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weight_fixed_V_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weight_fixed_V_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weight_fixed_V_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weight_fixed_V_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weight_fixed_V_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_weight_fixed_V_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'mlp_2_bias_fixed_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'mlp_2_bias_fixed_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'mlp_2_bias_fixed_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'mlp_2_bias_fixed_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'mlp_2_bias_fixed_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'mlp_2_bias_fixed_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'mlp_2_bias_fixed_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'mlp_2_bias_fixed_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'mlp_2_bias_fixed_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'mlp_2_bias_fixed_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'mlp_2_bias_fixed_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'mlp_2_bias_fixed_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'mlp_2_bias_fixed_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'mlp_2_bias_fixed_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'mlp_2_bias_fixed_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'mlp_2_bias_fixed_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'mlp_2_bias_fixed_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'mlp_2_bias_fixed_V_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'mlp_2_bias_fixed_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'mlp_2_bias_fixed_V_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'mlp_2_bias_fixed_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'mlp_2_bias_fixed_V_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'mlp_2_bias_fixed_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'mlp_2_bias_fixed_V_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'mlp_2_bias_fixed_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'mlp_2_bias_fixed_V_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'mlp_2_bias_fixed_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'mlp_2_bias_fixed_V_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'mlp_2_bias_fixed_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'mlp_2_bias_fixed_V_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'mlp_2_bias_fixed_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'mlp_2_bias_fixed_V_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'mlp_2_bias_fixed_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'mlp_2_bias_fixed_V_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'mlp_2_bias_fixed_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'mlp_2_bias_fixed_V_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'mlp_2_bias_fixed_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'mlp_2_bias_fixed_V_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'mlp_2_bias_fixed_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'mlp_2_bias_fixed_V_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'mlp_4_bias_fixed_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global array 'convs_ALL_post_nn_0_weight_fixed_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'convs_ALL_post_nn_0_bias_fixed_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_feature' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_list' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'h_combined_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'h_combined_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mean_index' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'index_buf' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'degree_buf' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'out_0_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'out_1_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'out_2_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'out_3_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'ssquare_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'aggrout_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'aggrout_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'aggrout_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'aggrout_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'm_single_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'm_single_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'm_single_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'm_single_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'm_single_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'm_single_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'm_single_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'm_single_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'm_single_V_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'm_single_V_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'm_single_V_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'm_single_V_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'h_5_V' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'task_r', 'node_feature_in', 'edge_list_in', 'graph_attr', 'node_emb_atom_embedding_list_0_weight_fixed_in', 'node_emb_atom_embedding_list_1_weight_fixed_in', 'node_emb_atom_embedding_list_2_weight_fixed_in', 'node_emb_atom_embedding_list_3_weight_fixed_in', 'node_emb_atom_embedding_list_4_weight_fixed_in', 'node_emb_atom_embedding_list_5_weight_fixed_in', 'node_emb_atom_embedding_list_6_weight_fixed_in', 'node_emb_atom_embedding_list_7_weight_fixed_in', 'node_emb_atom_embedding_list_8_weight_fixed_in', 'mlp_0_weight_fixed_in', 'mlp_0_bias_fixed_in', 'mlp_2_weight_fixed_in', 'mlp_2_bias_fixed_in', 'mlp_4_weight_fixed_in', 'mlp_4_bias_fixed_in', 'convs_ALL_post_nn_0_weight_fixed_in', 'convs_ALL_post_nn_0_bias_fixed_in' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_11ns_41_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PNA_compute_one_graph'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 13.15 seconds. CPU system time: 0.27 seconds. Elapsed time: 14.8 seconds; current allocated memory: 1.627 GB.
INFO: [RTMG 210-278] Implementing memory 'PNA_compute_one_graph_aggr_mean_count_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'PNA_compute_one_graph_aggr_std_ssquare_V_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'PNA_compute_one_graph_aggr_Pipeline_VITIS_LOOP_297_1_VITIS_LOOP_300_2_aggrout_V_0_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'PNA_compute_one_graph_log_33_11_s_log_apfixed_reduce_log_inverse_lut_table_array_V' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'PNA_compute_one_graph_log_33_11_s_log_apfixed_reduce_log0_lut_table_ap_fixed_44_7_ap_q_mode_5_ap_o_bkb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'PNA_compute_one_graph_log_33_11_s_log_apfixed_reduce_log_lut_table_ap_fixed_44_7_ap_q_mode_5_ap_o_mcud' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'PNA_compute_one_graph_log_33_11_s_log_apfixed_reduce_log_lut_table_ap_fixed_44_7_ap_q_mode_5_ap_o_mdEe' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'PNA_compute_one_graph_message_passing_index_buf_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'PNA_compute_one_graph_node_emb_atom_embedding_list_0_weight_fixed_V_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'PNA_compute_one_graph_node_emb_atom_embedding_list_1_weight_fixed_V_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'PNA_compute_one_graph_node_emb_atom_embedding_list_2_weight_fixed_V_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'PNA_compute_one_graph_node_emb_atom_embedding_list_4_weight_fixed_V_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'PNA_compute_one_graph_node_emb_atom_embedding_list_5_weight_fixed_V_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'PNA_compute_one_graph_node_emb_atom_embedding_list_7_weight_fixed_V_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'PNA_compute_one_graph_mlp_0_weight_fixed_V_0_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'PNA_compute_one_graph_mlp_2_weight_fixed_V_0_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'PNA_compute_one_graph_mlp_4_weight_fixed_V_0_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'PNA_compute_one_graph_convs_ALL_post_nn_0_weight_fixed_V_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'PNA_compute_one_graph_node_feature_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'PNA_compute_one_graph_edge_list_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'PNA_compute_one_graph_h_5_V_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 16.01 seconds. CPU system time: 0.67 seconds. Elapsed time: 18.05 seconds; current allocated memory: 1.640 GB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 6.03 seconds. CPU system time: 0.11 seconds. Elapsed time: 6.25 seconds; current allocated memory: 1.660 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for PNA_compute_one_graph.
INFO: [VLOG 209-307] Generating Verilog RTL for PNA_compute_one_graph.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 411.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 331.33 seconds. CPU system time: 10.91 seconds. Elapsed time: 359.95 seconds; current allocated memory: 1.660 GB.
INFO: [HLS 200-1510] Running: cosim_design -O -trace_level all -tool xsim 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling apatb_PNA_compute_one_graph.cpp
   Compiling main.cc_pre.cc.tb.cc
   Compiling PNA_compute.cc_pre.cc.tb.cc
   Compiling load_weights_graph.cc_pre.cc.tb.cc
   Compiling apatb_PNA_compute_one_graph_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 

******* This is the golden C file for PNA model *******
Loading weights for PNA ...
********** Computing Graph g1 *************
# of nodes: 19, # of edges: 40
Loading graph ...
Computing PNA ...
-2.311705 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator v2021.1.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/reconfig/xilinx/Vitis/2021.1/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_PNA_compute_one_graph_top glbl -Oenable_linking_all_libraries -prj PNA_compute_one_graph.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_19 -L floating_point_v7_1_12 --lib ieee_proposed=./ieee_proposed -s PNA_compute_one_graph -debug wave 
Multi-threading is on. Using 38 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_MLP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_MLP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_aggr_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_28.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_aggr_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_28
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_219.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_219
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_GLOBAL_MEAN_POOL_Pipeline_VITIS_LOOP_430_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_GLOBAL_MEAN_POOL_Pipeline_VITIS_LOOP_430_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_aggr_max_Pipeline_VITIS_LOOP_213_3_VITIS_LOOP_216_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_aggr_max_Pipeline_VITIS_LOOP_213_3_VITIS_LOOP_216_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_mux_1264_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_mux_1264_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_scale.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_scale
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_MLP_Pipeline_VITIS_LOOP_455_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_MLP_Pipeline_VITIS_LOOP_455_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_mux_406_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_mux_406_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_log_33_11_s_log_apfixed_reduce_log_lut_table_ap_fixed_44_7_ap_q_mode_5_ap_o_mcud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_log_33_11_s_log_apfixed_reduce_log_lut_table_ap_fixed_44_7_ap_q_mode_5_ap_o_mcud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_scatter_sum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_scatter_sum
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_PNA_compute_one_graph_Pipeline_VITIS_LOOP_103_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_PNA_compute_one_graph_Pipeline_VITIS_LOOP_103_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_PNA_compute_one_graph_Pipeline_VITIS_LOOP_666_11_VITIS_LOOP_667_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_PNA_compute_one_graph_Pipeline_VITIS_LOOP_666_11_VITIS_LOOP_667_12
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_213.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_213
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_212.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_212
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_aggr_std.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_aggr_std
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_mux_205_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_mux_205_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_218.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_218
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_aggr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_aggr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_log_33_11_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_log_33_11_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_MLP_Pipeline_VITIS_LOOP_460_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_MLP_Pipeline_VITIS_LOOP_460_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_aggr_mean_Pipeline_VITIS_LOOP_157_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_aggr_mean_Pipeline_VITIS_LOOP_157_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_mul_45s_6ns_45_5_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_mul_45s_6ns_45_5_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_aggr_min_Pipeline_VITIS_LOOP_227_1_VITIS_LOOP_230_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_aggr_min_Pipeline_VITIS_LOOP_227_1_VITIS_LOOP_230_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_PNA_compute_one_graph_Pipeline_VITIS_LOOP_95_120.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_PNA_compute_one_graph_Pipeline_VITIS_LOOP_95_120
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_aggr_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_29.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_aggr_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_29
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/AESL_axi_master_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_message_passing_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_25.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_message_passing_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_25
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_aggr_std_ssquare_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_aggr_std_ssquare_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_edge_list.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_edge_list
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_221.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_221
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_message_passing_Pipeline_VITIS_LOOP_341_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_message_passing_Pipeline_VITIS_LOOP_341_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_log_33_11_s_log_apfixed_reduce_log0_lut_table_ap_fixed_44_7_ap_q_mode_5_ap_o_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_log_33_11_s_log_apfixed_reduce_log0_lut_table_ap_fixed_44_7_ap_q_mode_5_ap_o_bkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_scale_Pipeline_VITIS_LOOP_255_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_scale_Pipeline_VITIS_LOOP_255_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_aggr_max_Pipeline_VITIS_LOOP_206_1_VITIS_LOOP_209_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_aggr_max_Pipeline_VITIS_LOOP_206_1_VITIS_LOOP_209_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_mlp_4_weight_fixed_V_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_mlp_4_weight_fixed_V_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_aggr_std_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_185_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_aggr_std_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_185_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_PNA_compute_one_graph_Pipeline_VITIS_LOOP_591_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_PNA_compute_one_graph_Pipeline_VITIS_LOOP_591_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_sdiv_32ns_32ns_32_36_seq_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_sdiv_32ns_32ns_32_36_seq_1_divseq
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_sdiv_32ns_32ns_32_36_seq_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_mul_30ns_6ns_36_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_mul_30ns_6ns_36_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_210.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_210
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_convs_ALL_post_nn_0_weight_fixed_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_convs_ALL_post_nn_0_weight_fixed_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_aggr_min.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_aggr_min
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_GLOBAL_MEAN_POOL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_GLOBAL_MEAN_POOL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_211.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_211
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_CONV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_CONV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_sdiv_54ns_32s_32_58_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_sdiv_54ns_32s_32_58_1_divider
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_sdiv_54ns_32s_32_58_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_aggr_min_Pipeline_VITIS_LOOP_234_3_VITIS_LOOP_237_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_aggr_min_Pipeline_VITIS_LOOP_234_3_VITIS_LOOP_237_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_PNA_compute_one_graph_Pipeline_VITIS_LOOP_95_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_PNA_compute_one_graph_Pipeline_VITIS_LOOP_95_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_node_feature.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_node_feature
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_message_passing_index_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_message_passing_index_buf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_PNA_compute_one_graph_Pipeline_VITIS_LOOP_585_1_VITIS_LOOP_586_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_PNA_compute_one_graph_Pipeline_VITIS_LOOP_585_1_VITIS_LOOP_586_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_CONV_m_single_V_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_CONV_m_single_V_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_mux_646_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_mux_646_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_message_passing_Pipeline_VITIS_LOOP_68_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_message_passing_Pipeline_VITIS_LOOP_68_16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_PNA_compute_one_graph_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_log_33_11_s_log_apfixed_reduce_log_inverse_lut_table_array_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_log_33_11_s_log_apfixed_reduce_log_inverse_lut_table_array_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_PNA_compute_one_graph_Pipeline_VITIS_LOOP_673_13_VITIS_LOOP_674_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_PNA_compute_one_graph_Pipeline_VITIS_LOOP_673_13_VITIS_LOOP_674_14
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_aggr_mean_count.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_aggr_mean_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_mem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_mem_m_axi
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_mem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_mem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_mem_m_axi_buffer
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_mem_m_axi_decoder
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_mem_m_axi_throttle
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_mem_m_axi_read
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_mem_m_axi_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_mul_32ns_11ns_41_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_mul_32ns_11ns_41_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_PNA_compute_one_graph_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_85_2_VITIS_LOOP_86_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_PNA_compute_one_graph_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_85_2_VITIS_LOOP_86_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_message_passing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_message_passing
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_mlp_2_weight_fixed_V_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_mlp_2_weight_fixed_V_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_aggr_mean_Pipeline_VITIS_LOOP_68_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_aggr_mean_Pipeline_VITIS_LOOP_68_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_Linear_relu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_Linear_relu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_215.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_215
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_node_emb_atom_embedding_list_7_weight_fixed_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_node_emb_atom_embedding_list_7_weight_fixed_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_node_emb_atom_embedding_list_4_weight_fixed_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_node_emb_atom_embedding_list_4_weight_fixed_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_214.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_214
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_aggr_std_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_aggr_std_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_mul_55s_57ns_111_5_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_mul_55s_57ns_111_5_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_message_passing_Pipeline_VITIS_LOOP_68_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_message_passing_Pipeline_VITIS_LOOP_68_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_h_5_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_h_5_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_log_32_10_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_log_32_10_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_node_emb_atom_embedding_list_5_weight_fixed_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_node_emb_atom_embedding_list_5_weight_fixed_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_aggr_Pipeline_VITIS_LOOP_297_1_VITIS_LOOP_300_2_aggrout_V_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_aggr_Pipeline_VITIS_LOOP_297_1_VITIS_LOOP_300_2_aggrout_V_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_Linear_relu_Pipeline_VITIS_LOOP_372_4_VITIS_LOOP_373_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_Linear_relu_Pipeline_VITIS_LOOP_372_4_VITIS_LOOP_373_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_aggr_std_Pipeline_VITIS_LOOP_189_3_VITIS_LOOP_192_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_aggr_std_Pipeline_VITIS_LOOP_189_3_VITIS_LOOP_192_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_PNA_compute_one_graph_Pipeline_VITIS_LOOP_659_9_VITIS_LOOP_660_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_PNA_compute_one_graph_Pipeline_VITIS_LOOP_659_9_VITIS_LOOP_660_10
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_PNA_compute_one_graph_Pipeline_VITIS_LOOP_651_7_VITIS_LOOP_652_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_PNA_compute_one_graph_Pipeline_VITIS_LOOP_651_7_VITIS_LOOP_652_8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_sqrt_fixed_32_10_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_sqrt_fixed_32_10_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_aggr_Pipeline_VITIS_LOOP_297_1_VITIS_LOOP_300_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_aggr_Pipeline_VITIS_LOOP_297_1_VITIS_LOOP_300_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_mul_mul_14ns_14ns_28_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_mul_mul_14ns_14ns_28_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_mul_mul_14ns_14ns_28_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_aggr_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_27.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_aggr_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_27
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_MLP_Pipeline_VITIS_LOOP_470_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_MLP_Pipeline_VITIS_LOOP_470_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_mlp_0_weight_fixed_V_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_mlp_0_weight_fixed_V_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_216.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_216
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_node_emb_atom_embedding_list_2_weight_fixed_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_node_emb_atom_embedding_list_2_weight_fixed_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_PNA_compute_one_graph_Pipeline_VITIS_LOOP_601_4_VITIS_LOOP_602_5_VITIS_LOOP_604_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_PNA_compute_one_graph_Pipeline_VITIS_LOOP_601_4_VITIS_LOOP_602_5_VITIS_LOOP_604_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_aggr_mean_Pipeline_VITIS_LOOP_164_2_VITIS_LOOP_166_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_aggr_mean_Pipeline_VITIS_LOOP_164_2_VITIS_LOOP_166_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_mul_6s_38ns_42_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_mul_6s_38ns_42_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_mul_32s_32s_54_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_mul_32s_32s_54_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_node_emb_atom_embedding_list_1_weight_fixed_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_node_emb_atom_embedding_list_1_weight_fixed_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_217.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_217
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_PNA_compute_one_graph_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_112_2_VITIS_LOOP_113_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_PNA_compute_one_graph_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_112_2_VITIS_LOOP_113_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_aggr_max.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_aggr_max
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_sdiv_48ns_32s_32_52_seq_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_sdiv_48ns_32s_32_52_seq_1_divseq
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_sdiv_48ns_32s_32_52_seq_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_aggr_mean.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_aggr_mean
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_mul_44s_6ns_44_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_mul_44s_6ns_44_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_GLOBAL_MEAN_POOL_Pipeline_VITIS_LOOP_68_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_GLOBAL_MEAN_POOL_Pipeline_VITIS_LOOP_68_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_log_33_11_s_log_apfixed_reduce_log_lut_table_ap_fixed_44_7_ap_q_mode_5_ap_o_mdEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_log_33_11_s_log_apfixed_reduce_log_lut_table_ap_fixed_44_7_ap_q_mode_5_ap_o_mdEe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_aggr_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_aggr_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_mul_38ns_4ns_42_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_mul_38ns_4ns_42_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_message_passing_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_message_passing_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_node_emb_atom_embedding_list_0_weight_fixed_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_node_emb_atom_embedding_list_0_weight_fixed_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_Linear_relu_Pipeline_VITIS_LOOP_367_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_Linear_relu_Pipeline_VITIS_LOOP_367_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph_mul_32s_31s_54_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNA_compute_one_graph_mul_32s_31s_54_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.PNA_compute_one_graph_node_emb_a...
Compiling module xil_defaultlib.PNA_compute_one_graph_node_emb_a...
Compiling module xil_defaultlib.PNA_compute_one_graph_node_emb_a...
Compiling module xil_defaultlib.PNA_compute_one_graph_node_emb_a...
Compiling module xil_defaultlib.PNA_compute_one_graph_node_emb_a...
Compiling module xil_defaultlib.PNA_compute_one_graph_node_emb_a...
Compiling module xil_defaultlib.PNA_compute_one_graph_mlp_0_weig...
Compiling module xil_defaultlib.PNA_compute_one_graph_mlp_2_weig...
Compiling module xil_defaultlib.PNA_compute_one_graph_mlp_4_weig...
Compiling module xil_defaultlib.PNA_compute_one_graph_convs_ALL_...
Compiling module xil_defaultlib.PNA_compute_one_graph_node_featu...
Compiling module xil_defaultlib.PNA_compute_one_graph_edge_list
Compiling module xil_defaultlib.PNA_compute_one_graph_aggr_std_s...
Compiling module xil_defaultlib.PNA_compute_one_graph_h_5_V
Compiling module xil_defaultlib.PNA_compute_one_graph_flow_contr...
Compiling module xil_defaultlib.PNA_compute_one_graph_PNA_comput...
Compiling module xil_defaultlib.PNA_compute_one_graph_PNA_comput...
Compiling module xil_defaultlib.PNA_compute_one_graph_PNA_comput...
Compiling module xil_defaultlib.PNA_compute_one_graph_PNA_comput...
Compiling module xil_defaultlib.PNA_compute_one_graph_PNA_comput...
Compiling module xil_defaultlib.PNA_compute_one_graph_PNA_comput...
Compiling module xil_defaultlib.PNA_compute_one_graph_PNA_comput...
Compiling module xil_defaultlib.PNA_compute_one_graph_PNA_comput...
Compiling module xil_defaultlib.PNA_compute_one_graph_PNA_comput...
Compiling module xil_defaultlib.PNA_compute_one_graph_PNA_comput...
Compiling module xil_defaultlib.PNA_compute_one_graph_PNA_comput...
Compiling module xil_defaultlib.PNA_compute_one_graph_PNA_comput...
Compiling module xil_defaultlib.PNA_compute_one_graph_PNA_comput...
Compiling module xil_defaultlib.PNA_compute_one_graph_PNA_comput...
Compiling module xil_defaultlib.PNA_compute_one_graph_PNA_comput...
Compiling module xil_defaultlib.PNA_compute_one_graph_PNA_comput...
Compiling module xil_defaultlib.PNA_compute_one_graph_PNA_comput...
Compiling module xil_defaultlib.PNA_compute_one_graph_PNA_comput...
Compiling module xil_defaultlib.PNA_compute_one_graph_PNA_comput...
Compiling module xil_defaultlib.PNA_compute_one_graph_CONV_m_sin...
Compiling module xil_defaultlib.PNA_compute_one_graph_message_pa...
Compiling module xil_defaultlib.PNA_compute_one_graph_message_pa...
Compiling module xil_defaultlib.PNA_compute_one_graph_message_pa...
Compiling module xil_defaultlib.PNA_compute_one_graph_message_pa...
Compiling module xil_defaultlib.PNA_compute_one_graph_message_pa...
Compiling module xil_defaultlib.PNA_compute_one_graph_message_pa...
Compiling module xil_defaultlib.PNA_compute_one_graph_aggr_Pipel...
Compiling module xil_defaultlib.PNA_compute_one_graph_aggr_Pipel...
Compiling module xil_defaultlib.PNA_compute_one_graph_aggr_Pipel...
Compiling module xil_defaultlib.PNA_compute_one_graph_aggr_Pipel...
Compiling module xil_defaultlib.PNA_compute_one_graph_aggr_mean_...
Compiling module xil_defaultlib.PNA_compute_one_graph_scatter_su...
Compiling module xil_defaultlib.PNA_compute_one_graph_aggr_mean_...
Compiling module xil_defaultlib.PNA_compute_one_graph_aggr_mean_...
Compiling module xil_defaultlib.PNA_compute_one_graph_sdiv_54ns_...
Compiling module xil_defaultlib.PNA_compute_one_graph_sdiv_54ns_...
Compiling module xil_defaultlib.PNA_compute_one_graph_aggr_mean_...
Compiling module xil_defaultlib.PNA_compute_one_graph_aggr_mean
Compiling module xil_defaultlib.PNA_compute_one_graph_aggr_min_P...
Compiling module xil_defaultlib.PNA_compute_one_graph_aggr_min_P...
Compiling module xil_defaultlib.PNA_compute_one_graph_aggr_min
Compiling module xil_defaultlib.PNA_compute_one_graph_aggr_max_P...
Compiling module xil_defaultlib.PNA_compute_one_graph_aggr_max_P...
Compiling module xil_defaultlib.PNA_compute_one_graph_aggr_max
Compiling module xil_defaultlib.PNA_compute_one_graph_aggr_std_P...
Compiling module xil_defaultlib.PNA_compute_one_graph_aggr_std_P...
Compiling module xil_defaultlib.PNA_compute_one_graph_sqrt_fixed...
Compiling module xil_defaultlib.PNA_compute_one_graph_aggr_std_P...
Compiling module xil_defaultlib.PNA_compute_one_graph_mul_32s_32...
Compiling module xil_defaultlib.PNA_compute_one_graph_aggr_std
Compiling module xil_defaultlib.PNA_compute_one_graph_aggr_Pipel...
Compiling module xil_defaultlib.PNA_compute_one_graph_aggr_Pipel...
Compiling module xil_defaultlib.PNA_compute_one_graph_aggr
Compiling module xil_defaultlib.PNA_compute_one_graph_log_33_11_...
Compiling module xil_defaultlib.PNA_compute_one_graph_log_33_11_...
Compiling module xil_defaultlib.PNA_compute_one_graph_log_33_11_...
Compiling module xil_defaultlib.PNA_compute_one_graph_log_33_11_...
Compiling module xil_defaultlib.PNA_compute_one_graph_mul_mul_14...
Compiling module xil_defaultlib.PNA_compute_one_graph_mul_mul_14...
Compiling module xil_defaultlib.PNA_compute_one_graph_log_33_11_...
Compiling module xil_defaultlib.PNA_compute_one_graph_log_32_10_...
Compiling module xil_defaultlib.PNA_compute_one_graph_scale_Pipe...
Compiling module xil_defaultlib.PNA_compute_one_graph_sdiv_48ns_...
Compiling module xil_defaultlib.PNA_compute_one_graph_sdiv_48ns_...
Compiling module xil_defaultlib.PNA_compute_one_graph_mul_55s_57...
Compiling module xil_defaultlib.PNA_compute_one_graph_mul_45s_6n...
Compiling module xil_defaultlib.PNA_compute_one_graph_mul_38ns_4...
Compiling module xil_defaultlib.PNA_compute_one_graph_mul_30ns_6...
Compiling module xil_defaultlib.PNA_compute_one_graph_mul_6s_38n...
Compiling module xil_defaultlib.PNA_compute_one_graph_mul_44s_6n...
Compiling module xil_defaultlib.PNA_compute_one_graph_mul_32s_31...
Compiling module xil_defaultlib.PNA_compute_one_graph_scale
Compiling module xil_defaultlib.PNA_compute_one_graph_message_pa...
Compiling module xil_defaultlib.PNA_compute_one_graph_Linear_rel...
Compiling module xil_defaultlib.PNA_compute_one_graph_mux_1264_3...
Compiling module xil_defaultlib.PNA_compute_one_graph_Linear_rel...
Compiling module xil_defaultlib.PNA_compute_one_graph_Linear_rel...
Compiling module xil_defaultlib.PNA_compute_one_graph_CONV
Compiling module xil_defaultlib.PNA_compute_one_graph_PNA_comput...
Compiling module xil_defaultlib.PNA_compute_one_graph_PNA_comput...
Compiling module xil_defaultlib.PNA_compute_one_graph_PNA_comput...
Compiling module xil_defaultlib.PNA_compute_one_graph_PNA_comput...
Compiling module xil_defaultlib.PNA_compute_one_graph_PNA_comput...
Compiling module xil_defaultlib.PNA_compute_one_graph_GLOBAL_MEA...
Compiling module xil_defaultlib.PNA_compute_one_graph_GLOBAL_MEA...
Compiling module xil_defaultlib.PNA_compute_one_graph_sdiv_32ns_...
Compiling module xil_defaultlib.PNA_compute_one_graph_sdiv_32ns_...
Compiling module xil_defaultlib.PNA_compute_one_graph_GLOBAL_MEA...
Compiling module xil_defaultlib.PNA_compute_one_graph_mux_406_32...
Compiling module xil_defaultlib.PNA_compute_one_graph_MLP_Pipeli...
Compiling module xil_defaultlib.PNA_compute_one_graph_mux_205_32...
Compiling module xil_defaultlib.PNA_compute_one_graph_MLP_Pipeli...
Compiling module xil_defaultlib.PNA_compute_one_graph_MLP_Pipeli...
Compiling module xil_defaultlib.PNA_compute_one_graph_mux_646_32...
Compiling module xil_defaultlib.PNA_compute_one_graph_MLP
Compiling module xil_defaultlib.PNA_compute_one_graph_control_s_...
Compiling module xil_defaultlib.PNA_compute_one_graph_mem_m_axi_...
Compiling module xil_defaultlib.PNA_compute_one_graph_mem_m_axi_...
Compiling module xil_defaultlib.PNA_compute_one_graph_mem_m_axi_...
Compiling module xil_defaultlib.PNA_compute_one_graph_mem_m_axi_...
Compiling module xil_defaultlib.PNA_compute_one_graph_mem_m_axi_...
Compiling module xil_defaultlib.PNA_compute_one_graph_mem_m_axi_...
Compiling module xil_defaultlib.PNA_compute_one_graph_mem_m_axi_...
Compiling module xil_defaultlib.PNA_compute_one_graph_mem_m_axi_...
Compiling module xil_defaultlib.PNA_compute_one_graph_mem_m_axi_...
Compiling module xil_defaultlib.PNA_compute_one_graph_mem_m_axi_...
Compiling module xil_defaultlib.PNA_compute_one_graph_mem_m_axi_...
Compiling module xil_defaultlib.PNA_compute_one_graph_mem_m_axi(...
Compiling module xil_defaultlib.PNA_compute_one_graph_mul_32ns_1...
Compiling module xil_defaultlib.PNA_compute_one_graph
Compiling module xil_defaultlib.AESL_axi_master_mem
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=11)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=73)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=6)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=44)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=29)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=3)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_PNA_compute_one_graph_top
Compiling module work.glbl
Built simulation snapshot PNA_compute_one_graph

****** Webtalk v2021.1.1 (64-bit)
  **** SW Build 3286242 on Wed Jul 28 13:09:46 MDT 2021
  **** IP Build 3279568 on Wed Jul 28 16:48:48 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/xsim.dir/PNA_compute_one_graph/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jan 16 16:48:47 2022...

****** xsim v2021.1.1 (64-bit)
  **** SW Build 3286242 on Wed Jul 28 13:09:46 MDT 2021
  **** IP Build 3279568 on Wed Jul 28 16:48:48 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source xsim.dir/PNA_compute_one_graph/xsim_script.tcl
# xsim {PNA_compute_one_graph} -view {{PNA_compute_one_graph_dataflow_ana.wcfg}} -tclbatch {PNA_compute_one_graph.tcl} -protoinst {PNA_compute_one_graph.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file PNA_compute_one_graph.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph//AESL_inst_PNA_compute_one_graph_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/grp_CONV_fu_1256/grp_CONV_fu_1256_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/grp_CONV_fu_1256/grp_Linear_relu_fu_179/grp_Linear_relu_Pipeline_VITIS_LOOP_367_3_fu_152/grp_Linear_relu_Pipeline_VITIS_LOOP_367_3_fu_152_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/grp_CONV_fu_1256/grp_Linear_relu_fu_179/grp_Linear_relu_Pipeline_VITIS_LOOP_372_4_VITIS_LOOP_373_5_fu_145/grp_Linear_relu_Pipeline_VITIS_LOOP_372_4_VITIS_LOOP_373_5_fu_145_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/grp_CONV_fu_1256/grp_Linear_relu_fu_179/grp_Linear_relu_fu_179_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/grp_CONV_fu_1256/grp_message_passing_fu_108/grp_aggr_fu_245/grp_aggr_Pipeline_VITIS_LOOP_297_1_VITIS_LOOP_300_2_fu_169/grp_aggr_Pipeline_VITIS_LOOP_297_1_VITIS_LOOP_300_2_fu_169_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/grp_CONV_fu_1256/grp_message_passing_fu_108/grp_aggr_fu_245/grp_aggr_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_27_fu_91/grp_aggr_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_27_fu_91_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/grp_CONV_fu_1256/grp_message_passing_fu_108/grp_aggr_fu_245/grp_aggr_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_28_fu_98/grp_aggr_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_28_fu_98_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/grp_CONV_fu_1256/grp_message_passing_fu_108/grp_aggr_fu_245/grp_aggr_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_29_fu_105/grp_aggr_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_29_fu_105_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/grp_CONV_fu_1256/grp_message_passing_fu_108/grp_aggr_fu_245/grp_aggr_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_fu_84/grp_aggr_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_fu_84_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/grp_CONV_fu_1256/grp_message_passing_fu_108/grp_aggr_fu_245/grp_aggr_fu_245_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/grp_CONV_fu_1256/grp_message_passing_fu_108/grp_aggr_fu_245/grp_aggr_max_fu_139/grp_aggr_max_Pipeline_VITIS_LOOP_206_1_VITIS_LOOP_209_2_fu_50/grp_aggr_max_Pipeline_VITIS_LOOP_206_1_VITIS_LOOP_209_2_fu_50_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/grp_CONV_fu_1256/grp_message_passing_fu_108/grp_aggr_fu_245/grp_aggr_max_fu_139/grp_aggr_max_Pipeline_VITIS_LOOP_213_3_VITIS_LOOP_216_4_fu_57/grp_aggr_max_Pipeline_VITIS_LOOP_213_3_VITIS_LOOP_216_4_fu_57_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/grp_CONV_fu_1256/grp_message_passing_fu_108/grp_aggr_fu_245/grp_aggr_max_fu_139/grp_aggr_max_fu_139_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/grp_CONV_fu_1256/grp_message_passing_fu_108/grp_aggr_fu_245/grp_aggr_mean_fu_112/grp_aggr_mean_Pipeline_VITIS_LOOP_157_1_fu_78/grp_aggr_mean_Pipeline_VITIS_LOOP_157_1_fu_78_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/grp_CONV_fu_1256/grp_message_passing_fu_108/grp_aggr_fu_245/grp_aggr_mean_fu_112/grp_aggr_mean_Pipeline_VITIS_LOOP_164_2_VITIS_LOOP_166_3_fu_86/grp_aggr_mean_Pipeline_VITIS_LOOP_164_2_VITIS_LOOP_166_3_fu_86_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/grp_CONV_fu_1256/grp_message_passing_fu_108/grp_aggr_fu_245/grp_aggr_mean_fu_112/grp_aggr_mean_Pipeline_VITIS_LOOP_68_1_fu_72/grp_aggr_mean_Pipeline_VITIS_LOOP_68_1_fu_72_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/grp_CONV_fu_1256/grp_message_passing_fu_108/grp_aggr_fu_245/grp_aggr_mean_fu_112/grp_aggr_mean_fu_112_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/grp_CONV_fu_1256/grp_message_passing_fu_108/grp_aggr_fu_245/grp_aggr_mean_fu_112/grp_scatter_sum_fu_60/grp_scatter_sum_fu_60_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/grp_CONV_fu_1256/grp_message_passing_fu_108/grp_aggr_fu_245/grp_aggr_min_fu_127/grp_aggr_min_Pipeline_VITIS_LOOP_227_1_VITIS_LOOP_230_2_fu_50/grp_aggr_min_Pipeline_VITIS_LOOP_227_1_VITIS_LOOP_230_2_fu_50_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/grp_CONV_fu_1256/grp_message_passing_fu_108/grp_aggr_fu_245/grp_aggr_min_fu_127/grp_aggr_min_Pipeline_VITIS_LOOP_234_3_VITIS_LOOP_237_4_fu_57/grp_aggr_min_Pipeline_VITIS_LOOP_234_3_VITIS_LOOP_237_4_fu_57_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/grp_CONV_fu_1256/grp_message_passing_fu_108/grp_aggr_fu_245/grp_aggr_min_fu_127/grp_aggr_min_fu_127_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/grp_CONV_fu_1256/grp_message_passing_fu_108/grp_aggr_fu_245/grp_aggr_std_fu_151/grp_aggr_mean_fu_77/grp_aggr_mean_Pipeline_VITIS_LOOP_157_1_fu_78/grp_aggr_mean_Pipeline_VITIS_LOOP_157_1_fu_78_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/grp_CONV_fu_1256/grp_message_passing_fu_108/grp_aggr_fu_245/grp_aggr_std_fu_151/grp_aggr_mean_fu_77/grp_aggr_mean_Pipeline_VITIS_LOOP_164_2_VITIS_LOOP_166_3_fu_86/grp_aggr_mean_Pipeline_VITIS_LOOP_164_2_VITIS_LOOP_166_3_fu_86_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/grp_CONV_fu_1256/grp_message_passing_fu_108/grp_aggr_fu_245/grp_aggr_std_fu_151/grp_aggr_mean_fu_77/grp_aggr_mean_Pipeline_VITIS_LOOP_68_1_fu_72/grp_aggr_mean_Pipeline_VITIS_LOOP_68_1_fu_72_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/grp_CONV_fu_1256/grp_message_passing_fu_108/grp_aggr_fu_245/grp_aggr_std_fu_151/grp_aggr_mean_fu_77/grp_aggr_mean_fu_77_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/grp_CONV_fu_1256/grp_message_passing_fu_108/grp_aggr_fu_245/grp_aggr_std_fu_151/grp_aggr_mean_fu_77/grp_scatter_sum_fu_60/grp_scatter_sum_fu_60_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/grp_CONV_fu_1256/grp_message_passing_fu_108/grp_aggr_fu_245/grp_aggr_std_fu_151/grp_aggr_std_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_185_2_fu_68/grp_aggr_std_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_185_2_fu_68_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/grp_CONV_fu_1256/grp_message_passing_fu_108/grp_aggr_fu_245/grp_aggr_std_fu_151/grp_aggr_std_Pipeline_VITIS_LOOP_189_3_VITIS_LOOP_192_4_fu_93/grp_aggr_std_Pipeline_VITIS_LOOP_189_3_VITIS_LOOP_192_4_fu_93_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/grp_CONV_fu_1256/grp_message_passing_fu_108/grp_aggr_fu_245/grp_aggr_std_fu_151/grp_aggr_std_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_fu_62/grp_aggr_std_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_fu_62_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/grp_CONV_fu_1256/grp_message_passing_fu_108/grp_aggr_fu_245/grp_aggr_std_fu_151/grp_aggr_std_fu_151_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/grp_CONV_fu_1256/grp_message_passing_fu_108/grp_message_passing_Pipeline_VITIS_LOOP_341_2_fu_232/grp_message_passing_Pipeline_VITIS_LOOP_341_2_fu_232_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/grp_CONV_fu_1256/grp_message_passing_fu_108/grp_message_passing_Pipeline_VITIS_LOOP_68_16_fu_226/grp_message_passing_Pipeline_VITIS_LOOP_68_16_fu_226_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/grp_CONV_fu_1256/grp_message_passing_fu_108/grp_message_passing_Pipeline_VITIS_LOOP_68_1_fu_220/grp_message_passing_Pipeline_VITIS_LOOP_68_1_fu_220_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/grp_CONV_fu_1256/grp_message_passing_fu_108/grp_message_passing_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_25_fu_213/grp_message_passing_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_25_fu_213_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/grp_CONV_fu_1256/grp_message_passing_fu_108/grp_message_passing_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_fu_206/grp_message_passing_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_fu_206_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/grp_CONV_fu_1256/grp_message_passing_fu_108/grp_message_passing_fu_108_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/grp_CONV_fu_1256/grp_message_passing_fu_108/grp_scale_fu_275/grp_log_32_10_s_fu_144/grp_log_32_10_s_fu_144_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/grp_CONV_fu_1256/grp_message_passing_fu_108/grp_scale_fu_275/grp_log_33_11_s_fu_131/grp_log_33_11_s_fu_131_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/grp_CONV_fu_1256/grp_message_passing_fu_108/grp_scale_fu_275/grp_scale_Pipeline_VITIS_LOOP_255_2_fu_157/grp_scale_Pipeline_VITIS_LOOP_255_2_fu_157_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/grp_CONV_fu_1256/grp_message_passing_fu_108/grp_scale_fu_275/grp_scale_fu_275_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/grp_GLOBAL_MEAN_POOL_fu_1398/grp_GLOBAL_MEAN_POOL_Pipeline_VITIS_LOOP_430_2_fu_81/grp_GLOBAL_MEAN_POOL_Pipeline_VITIS_LOOP_430_2_fu_81_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/grp_GLOBAL_MEAN_POOL_fu_1398/grp_GLOBAL_MEAN_POOL_Pipeline_VITIS_LOOP_68_1_fu_75/grp_GLOBAL_MEAN_POOL_Pipeline_VITIS_LOOP_68_1_fu_75_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/grp_GLOBAL_MEAN_POOL_fu_1398/grp_GLOBAL_MEAN_POOL_fu_1398_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/grp_MLP_fu_1407/grp_MLP_Pipeline_VITIS_LOOP_455_2_fu_3190/grp_MLP_Pipeline_VITIS_LOOP_455_2_fu_3190_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/grp_MLP_fu_1407/grp_MLP_Pipeline_VITIS_LOOP_460_3_fu_3279/grp_MLP_Pipeline_VITIS_LOOP_460_3_fu_3279_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/grp_MLP_fu_1407/grp_MLP_Pipeline_VITIS_LOOP_470_5_fu_4203/grp_MLP_Pipeline_VITIS_LOOP_470_5_fu_4203_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/grp_MLP_fu_1407/grp_MLP_fu_1407_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/grp_PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_210_fu_853/grp_PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_210_fu_853_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/grp_PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_211_fu_862/grp_PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_211_fu_862_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/grp_PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_212_fu_871/grp_PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_212_fu_871_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/grp_PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_213_fu_880/grp_PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_213_fu_880_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/grp_PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_214_fu_889/grp_PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_214_fu_889_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/grp_PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_215_fu_898/grp_PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_215_fu_898_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/grp_PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_216_fu_907/grp_PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_216_fu_907_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/grp_PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_217_fu_916/grp_PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_217_fu_916_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/grp_PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_218_fu_925/grp_PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_218_fu_925_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/grp_PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_219_fu_1100/grp_PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_219_fu_1100_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/grp_PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_221_fu_1215/grp_PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_221_fu_1215_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/grp_PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2_fu_844/grp_PNA_compute_one_graph_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2_fu_844_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/grp_PNA_compute_one_graph_Pipeline_VITIS_LOOP_103_2_fu_1196/grp_PNA_compute_one_graph_Pipeline_VITIS_LOOP_103_2_fu_1196_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/grp_PNA_compute_one_graph_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_112_2_VITIS_LOOP_113_3_fu_1206/grp_PNA_compute_one_graph_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_112_2_VITIS_LOOP_113_3_fu_1206_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/grp_PNA_compute_one_graph_Pipeline_VITIS_LOOP_585_1_VITIS_LOOP_586_2_fu_1224/grp_PNA_compute_one_graph_Pipeline_VITIS_LOOP_585_1_VITIS_LOOP_586_2_fu_1224_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/grp_PNA_compute_one_graph_Pipeline_VITIS_LOOP_591_3_fu_1245/grp_PNA_compute_one_graph_Pipeline_VITIS_LOOP_591_3_fu_1245_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/grp_PNA_compute_one_graph_Pipeline_VITIS_LOOP_601_4_VITIS_LOOP_602_5_VITIS_LOOP_604_6_fu_1335/grp_PNA_compute_one_graph_Pipeline_VITIS_LOOP_601_4_VITIS_LOOP_602_5_VITIS_LOOP_604_6_fu_1335_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/grp_PNA_compute_one_graph_Pipeline_VITIS_LOOP_651_7_VITIS_LOOP_652_8_fu_1362/grp_PNA_compute_one_graph_Pipeline_VITIS_LOOP_651_7_VITIS_LOOP_652_8_fu_1362_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/grp_PNA_compute_one_graph_Pipeline_VITIS_LOOP_659_9_VITIS_LOOP_660_10_fu_1371/grp_PNA_compute_one_graph_Pipeline_VITIS_LOOP_659_9_VITIS_LOOP_660_10_fu_1371_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/grp_PNA_compute_one_graph_Pipeline_VITIS_LOOP_666_11_VITIS_LOOP_667_12_fu_1380/grp_PNA_compute_one_graph_Pipeline_VITIS_LOOP_666_11_VITIS_LOOP_667_12_fu_1380_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/grp_PNA_compute_one_graph_Pipeline_VITIS_LOOP_673_13_VITIS_LOOP_674_14_fu_1389/grp_PNA_compute_one_graph_Pipeline_VITIS_LOOP_673_13_VITIS_LOOP_674_14_fu_1389_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/grp_PNA_compute_one_graph_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_85_2_VITIS_LOOP_86_3_fu_1235/grp_PNA_compute_one_graph_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_85_2_VITIS_LOOP_86_3_fu_1235_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/grp_PNA_compute_one_graph_Pipeline_VITIS_LOOP_95_120_fu_1148/grp_PNA_compute_one_graph_Pipeline_VITIS_LOOP_95_120_fu_1148_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/grp_PNA_compute_one_graph_Pipeline_VITIS_LOOP_95_1_fu_1012/grp_PNA_compute_one_graph_Pipeline_VITIS_LOOP_95_1_fu_1012_activity
Time resolution is 1 ps
open_wave_config PNA_compute_one_graph_dataflow_ana.wcfg
source PNA_compute_one_graph.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set task_r__node_feature_in__edge_list_in__graph_attr__node_emb_atom_embedding_list_0_weight_fixed_in__node_emb_atom_embedding_list_1_weight_fixed_in__node_emb_atom_embedding_list_2_weight_fixed_in__node_emb_atom_embedding_list_3_weight_fixed_in__node_emb_atom_embedding_list_4_weight_fixed_in__node_emb_atom_embedding_list_5_weight_fixed_in__node_emb_atom_embedding_list_6_weight_fixed_in__node_emb_atom_embedding_list_7_weight_fixed_in__node_emb_atom_embedding_list_8_weight_fixed_in__mlp_0_weight_fixed_in__mlp_0_bias_fixed_in__mlp_2_weight_fixed_in__mlp_2_bias_fixed_in__mlp_4_weight_fixed_in__mlp_4_bias_fixed_in__convs_ALL_post_nn_0_weight_fixed_in__convs_ALL_post_nn_0_bias_fixed_in_group [add_wave_group task_r__node_feature_in__edge_list_in__graph_attr__node_emb_atom_embedding_list_0_weight_fixed_in__node_emb_atom_embedding_list_1_weight_fixed_in__node_emb_atom_embedding_list_2_weight_fixed_in__node_emb_atom_embedding_list_3_weight_fixed_in__node_emb_atom_embedding_list_4_weight_fixed_in__node_emb_atom_embedding_list_5_weight_fixed_in__node_emb_atom_embedding_list_6_weight_fixed_in__node_emb_atom_embedding_list_7_weight_fixed_in__node_emb_atom_embedding_list_8_weight_fixed_in__mlp_0_weight_fixed_in__mlp_0_bias_fixed_in__mlp_2_weight_fixed_in__mlp_2_bias_fixed_in__mlp_4_weight_fixed_in__mlp_4_bias_fixed_in__convs_ALL_post_nn_0_weight_fixed_in__convs_ALL_post_nn_0_bias_fixed_in(axi_master) -into $cinoutgroup]
## set rdata_group [add_wave_group "Read Channel" -into $task_r__node_feature_in__edge_list_in__graph_attr__node_emb_atom_embedding_list_0_weight_fixed_in__node_emb_atom_embedding_list_1_weight_fixed_in__node_emb_atom_embedding_list_2_weight_fixed_in__node_emb_atom_embedding_list_3_weight_fixed_in__node_emb_atom_embedding_list_4_weight_fixed_in__node_emb_atom_embedding_list_5_weight_fixed_in__node_emb_atom_embedding_list_6_weight_fixed_in__node_emb_atom_embedding_list_7_weight_fixed_in__node_emb_atom_embedding_list_8_weight_fixed_in__mlp_0_weight_fixed_in__mlp_0_bias_fixed_in__mlp_2_weight_fixed_in__mlp_2_bias_fixed_in__mlp_4_weight_fixed_in__mlp_4_bias_fixed_in__convs_ALL_post_nn_0_weight_fixed_in__convs_ALL_post_nn_0_bias_fixed_in_group]
## set wdata_group [add_wave_group "Write Channel" -into $task_r__node_feature_in__edge_list_in__graph_attr__node_emb_atom_embedding_list_0_weight_fixed_in__node_emb_atom_embedding_list_1_weight_fixed_in__node_emb_atom_embedding_list_2_weight_fixed_in__node_emb_atom_embedding_list_3_weight_fixed_in__node_emb_atom_embedding_list_4_weight_fixed_in__node_emb_atom_embedding_list_5_weight_fixed_in__node_emb_atom_embedding_list_6_weight_fixed_in__node_emb_atom_embedding_list_7_weight_fixed_in__node_emb_atom_embedding_list_8_weight_fixed_in__mlp_0_weight_fixed_in__mlp_0_bias_fixed_in__mlp_2_weight_fixed_in__mlp_2_bias_fixed_in__mlp_4_weight_fixed_in__mlp_4_bias_fixed_in__convs_ALL_post_nn_0_weight_fixed_in__convs_ALL_post_nn_0_bias_fixed_in_group]
## set ctrl_group [add_wave_group "Handshakes" -into $task_r__node_feature_in__edge_list_in__graph_attr__node_emb_atom_embedding_list_0_weight_fixed_in__node_emb_atom_embedding_list_1_weight_fixed_in__node_emb_atom_embedding_list_2_weight_fixed_in__node_emb_atom_embedding_list_3_weight_fixed_in__node_emb_atom_embedding_list_4_weight_fixed_in__node_emb_atom_embedding_list_5_weight_fixed_in__node_emb_atom_embedding_list_6_weight_fixed_in__node_emb_atom_embedding_list_7_weight_fixed_in__node_emb_atom_embedding_list_8_weight_fixed_in__mlp_0_weight_fixed_in__mlp_0_bias_fixed_in__mlp_2_weight_fixed_in__mlp_2_bias_fixed_in__mlp_4_weight_fixed_in__mlp_4_bias_fixed_in__convs_ALL_post_nn_0_weight_fixed_in__convs_ALL_post_nn_0_bias_fixed_in_group]
## add_wave /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/m_axi_mem_BUSER -into $wdata_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/m_axi_mem_BID -into $wdata_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/m_axi_mem_BRESP -into $wdata_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/m_axi_mem_BREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/m_axi_mem_BVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/m_axi_mem_RRESP -into $rdata_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/m_axi_mem_RUSER -into $rdata_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/m_axi_mem_RID -into $rdata_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/m_axi_mem_RLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/m_axi_mem_RDATA -into $rdata_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/m_axi_mem_RREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/m_axi_mem_RVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/m_axi_mem_ARUSER -into $rdata_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/m_axi_mem_ARREGION -into $rdata_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/m_axi_mem_ARQOS -into $rdata_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/m_axi_mem_ARPROT -into $rdata_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/m_axi_mem_ARCACHE -into $rdata_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/m_axi_mem_ARLOCK -into $rdata_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/m_axi_mem_ARBURST -into $rdata_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/m_axi_mem_ARSIZE -into $rdata_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/m_axi_mem_ARLEN -into $rdata_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/m_axi_mem_ARID -into $rdata_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/m_axi_mem_ARADDR -into $rdata_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/m_axi_mem_ARREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/m_axi_mem_ARVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/m_axi_mem_WUSER -into $wdata_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/m_axi_mem_WID -into $wdata_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/m_axi_mem_WLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/m_axi_mem_WSTRB -into $wdata_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/m_axi_mem_WDATA -into $wdata_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/m_axi_mem_WREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/m_axi_mem_WVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/m_axi_mem_AWUSER -into $wdata_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/m_axi_mem_AWREGION -into $wdata_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/m_axi_mem_AWQOS -into $wdata_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/m_axi_mem_AWPROT -into $wdata_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/m_axi_mem_AWCACHE -into $wdata_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/m_axi_mem_AWLOCK -into $wdata_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/m_axi_mem_AWBURST -into $wdata_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/m_axi_mem_AWSIZE -into $wdata_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/m_axi_mem_AWLEN -into $wdata_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/m_axi_mem_AWID -into $wdata_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/m_axi_mem_AWADDR -into $wdata_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/m_axi_mem_AWREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/m_axi_mem_AWVALID -into $ctrl_group -color #ffff00 -radix hex
## set task_r__node_feature_in__edge_list_in__graph_attr__node_emb_atom_embedding_list_0_weight_fixed_in__node_emb_atom_embedding_list_1_weight_fixed_in__node_emb_atom_embedding_list_2_weight_fixed_in__node_emb_atom_embedding_list_3_weight_fixed_in__node_emb_atom_embedding_list_4_weight_fixed_in__node_emb_atom_embedding_list_5_weight_fixed_in__node_emb_atom_embedding_list_6_weight_fixed_in__node_emb_atom_embedding_list_7_weight_fixed_in__node_emb_atom_embedding_list_8_weight_fixed_in__mlp_0_weight_fixed_in__mlp_0_bias_fixed_in__mlp_2_weight_fixed_in__mlp_2_bias_fixed_in__mlp_4_weight_fixed_in__mlp_4_bias_fixed_in__convs_ALL_post_nn_0_weight_fixed_in__convs_ALL_post_nn_0_bias_fixed_in__return_group [add_wave_group task_r__node_feature_in__edge_list_in__graph_attr__node_emb_atom_embedding_list_0_weight_fixed_in__node_emb_atom_embedding_list_1_weight_fixed_in__node_emb_atom_embedding_list_2_weight_fixed_in__node_emb_atom_embedding_list_3_weight_fixed_in__node_emb_atom_embedding_list_4_weight_fixed_in__node_emb_atom_embedding_list_5_weight_fixed_in__node_emb_atom_embedding_list_6_weight_fixed_in__node_emb_atom_embedding_list_7_weight_fixed_in__node_emb_atom_embedding_list_8_weight_fixed_in__mlp_0_weight_fixed_in__mlp_0_bias_fixed_in__mlp_2_weight_fixed_in__mlp_2_bias_fixed_in__mlp_4_weight_fixed_in__mlp_4_bias_fixed_in__convs_ALL_post_nn_0_weight_fixed_in__convs_ALL_post_nn_0_bias_fixed_in__return(axi_slave) -into $cinoutgroup]
## add_wave /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/interrupt -into $task_r__node_feature_in__edge_list_in__graph_attr__node_emb_atom_embedding_list_0_weight_fixed_in__node_emb_atom_embedding_list_1_weight_fixed_in__node_emb_atom_embedding_list_2_weight_fixed_in__node_emb_atom_embedding_list_3_weight_fixed_in__node_emb_atom_embedding_list_4_weight_fixed_in__node_emb_atom_embedding_list_5_weight_fixed_in__node_emb_atom_embedding_list_6_weight_fixed_in__node_emb_atom_embedding_list_7_weight_fixed_in__node_emb_atom_embedding_list_8_weight_fixed_in__mlp_0_weight_fixed_in__mlp_0_bias_fixed_in__mlp_2_weight_fixed_in__mlp_2_bias_fixed_in__mlp_4_weight_fixed_in__mlp_4_bias_fixed_in__convs_ALL_post_nn_0_weight_fixed_in__convs_ALL_post_nn_0_bias_fixed_in__return_group -color #ffff00 -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/s_axi_control_BRESP -into $task_r__node_feature_in__edge_list_in__graph_attr__node_emb_atom_embedding_list_0_weight_fixed_in__node_emb_atom_embedding_list_1_weight_fixed_in__node_emb_atom_embedding_list_2_weight_fixed_in__node_emb_atom_embedding_list_3_weight_fixed_in__node_emb_atom_embedding_list_4_weight_fixed_in__node_emb_atom_embedding_list_5_weight_fixed_in__node_emb_atom_embedding_list_6_weight_fixed_in__node_emb_atom_embedding_list_7_weight_fixed_in__node_emb_atom_embedding_list_8_weight_fixed_in__mlp_0_weight_fixed_in__mlp_0_bias_fixed_in__mlp_2_weight_fixed_in__mlp_2_bias_fixed_in__mlp_4_weight_fixed_in__mlp_4_bias_fixed_in__convs_ALL_post_nn_0_weight_fixed_in__convs_ALL_post_nn_0_bias_fixed_in__return_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/s_axi_control_BREADY -into $task_r__node_feature_in__edge_list_in__graph_attr__node_emb_atom_embedding_list_0_weight_fixed_in__node_emb_atom_embedding_list_1_weight_fixed_in__node_emb_atom_embedding_list_2_weight_fixed_in__node_emb_atom_embedding_list_3_weight_fixed_in__node_emb_atom_embedding_list_4_weight_fixed_in__node_emb_atom_embedding_list_5_weight_fixed_in__node_emb_atom_embedding_list_6_weight_fixed_in__node_emb_atom_embedding_list_7_weight_fixed_in__node_emb_atom_embedding_list_8_weight_fixed_in__mlp_0_weight_fixed_in__mlp_0_bias_fixed_in__mlp_2_weight_fixed_in__mlp_2_bias_fixed_in__mlp_4_weight_fixed_in__mlp_4_bias_fixed_in__convs_ALL_post_nn_0_weight_fixed_in__convs_ALL_post_nn_0_bias_fixed_in__return_group -color #ffff00 -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/s_axi_control_BVALID -into $task_r__node_feature_in__edge_list_in__graph_attr__node_emb_atom_embedding_list_0_weight_fixed_in__node_emb_atom_embedding_list_1_weight_fixed_in__node_emb_atom_embedding_list_2_weight_fixed_in__node_emb_atom_embedding_list_3_weight_fixed_in__node_emb_atom_embedding_list_4_weight_fixed_in__node_emb_atom_embedding_list_5_weight_fixed_in__node_emb_atom_embedding_list_6_weight_fixed_in__node_emb_atom_embedding_list_7_weight_fixed_in__node_emb_atom_embedding_list_8_weight_fixed_in__mlp_0_weight_fixed_in__mlp_0_bias_fixed_in__mlp_2_weight_fixed_in__mlp_2_bias_fixed_in__mlp_4_weight_fixed_in__mlp_4_bias_fixed_in__convs_ALL_post_nn_0_weight_fixed_in__convs_ALL_post_nn_0_bias_fixed_in__return_group -color #ffff00 -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/s_axi_control_RRESP -into $task_r__node_feature_in__edge_list_in__graph_attr__node_emb_atom_embedding_list_0_weight_fixed_in__node_emb_atom_embedding_list_1_weight_fixed_in__node_emb_atom_embedding_list_2_weight_fixed_in__node_emb_atom_embedding_list_3_weight_fixed_in__node_emb_atom_embedding_list_4_weight_fixed_in__node_emb_atom_embedding_list_5_weight_fixed_in__node_emb_atom_embedding_list_6_weight_fixed_in__node_emb_atom_embedding_list_7_weight_fixed_in__node_emb_atom_embedding_list_8_weight_fixed_in__mlp_0_weight_fixed_in__mlp_0_bias_fixed_in__mlp_2_weight_fixed_in__mlp_2_bias_fixed_in__mlp_4_weight_fixed_in__mlp_4_bias_fixed_in__convs_ALL_post_nn_0_weight_fixed_in__convs_ALL_post_nn_0_bias_fixed_in__return_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/s_axi_control_RDATA -into $task_r__node_feature_in__edge_list_in__graph_attr__node_emb_atom_embedding_list_0_weight_fixed_in__node_emb_atom_embedding_list_1_weight_fixed_in__node_emb_atom_embedding_list_2_weight_fixed_in__node_emb_atom_embedding_list_3_weight_fixed_in__node_emb_atom_embedding_list_4_weight_fixed_in__node_emb_atom_embedding_list_5_weight_fixed_in__node_emb_atom_embedding_list_6_weight_fixed_in__node_emb_atom_embedding_list_7_weight_fixed_in__node_emb_atom_embedding_list_8_weight_fixed_in__mlp_0_weight_fixed_in__mlp_0_bias_fixed_in__mlp_2_weight_fixed_in__mlp_2_bias_fixed_in__mlp_4_weight_fixed_in__mlp_4_bias_fixed_in__convs_ALL_post_nn_0_weight_fixed_in__convs_ALL_post_nn_0_bias_fixed_in__return_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/s_axi_control_RREADY -into $task_r__node_feature_in__edge_list_in__graph_attr__node_emb_atom_embedding_list_0_weight_fixed_in__node_emb_atom_embedding_list_1_weight_fixed_in__node_emb_atom_embedding_list_2_weight_fixed_in__node_emb_atom_embedding_list_3_weight_fixed_in__node_emb_atom_embedding_list_4_weight_fixed_in__node_emb_atom_embedding_list_5_weight_fixed_in__node_emb_atom_embedding_list_6_weight_fixed_in__node_emb_atom_embedding_list_7_weight_fixed_in__node_emb_atom_embedding_list_8_weight_fixed_in__mlp_0_weight_fixed_in__mlp_0_bias_fixed_in__mlp_2_weight_fixed_in__mlp_2_bias_fixed_in__mlp_4_weight_fixed_in__mlp_4_bias_fixed_in__convs_ALL_post_nn_0_weight_fixed_in__convs_ALL_post_nn_0_bias_fixed_in__return_group -color #ffff00 -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/s_axi_control_RVALID -into $task_r__node_feature_in__edge_list_in__graph_attr__node_emb_atom_embedding_list_0_weight_fixed_in__node_emb_atom_embedding_list_1_weight_fixed_in__node_emb_atom_embedding_list_2_weight_fixed_in__node_emb_atom_embedding_list_3_weight_fixed_in__node_emb_atom_embedding_list_4_weight_fixed_in__node_emb_atom_embedding_list_5_weight_fixed_in__node_emb_atom_embedding_list_6_weight_fixed_in__node_emb_atom_embedding_list_7_weight_fixed_in__node_emb_atom_embedding_list_8_weight_fixed_in__mlp_0_weight_fixed_in__mlp_0_bias_fixed_in__mlp_2_weight_fixed_in__mlp_2_bias_fixed_in__mlp_4_weight_fixed_in__mlp_4_bias_fixed_in__convs_ALL_post_nn_0_weight_fixed_in__convs_ALL_post_nn_0_bias_fixed_in__return_group -color #ffff00 -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/s_axi_control_ARREADY -into $task_r__node_feature_in__edge_list_in__graph_attr__node_emb_atom_embedding_list_0_weight_fixed_in__node_emb_atom_embedding_list_1_weight_fixed_in__node_emb_atom_embedding_list_2_weight_fixed_in__node_emb_atom_embedding_list_3_weight_fixed_in__node_emb_atom_embedding_list_4_weight_fixed_in__node_emb_atom_embedding_list_5_weight_fixed_in__node_emb_atom_embedding_list_6_weight_fixed_in__node_emb_atom_embedding_list_7_weight_fixed_in__node_emb_atom_embedding_list_8_weight_fixed_in__mlp_0_weight_fixed_in__mlp_0_bias_fixed_in__mlp_2_weight_fixed_in__mlp_2_bias_fixed_in__mlp_4_weight_fixed_in__mlp_4_bias_fixed_in__convs_ALL_post_nn_0_weight_fixed_in__convs_ALL_post_nn_0_bias_fixed_in__return_group -color #ffff00 -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/s_axi_control_ARVALID -into $task_r__node_feature_in__edge_list_in__graph_attr__node_emb_atom_embedding_list_0_weight_fixed_in__node_emb_atom_embedding_list_1_weight_fixed_in__node_emb_atom_embedding_list_2_weight_fixed_in__node_emb_atom_embedding_list_3_weight_fixed_in__node_emb_atom_embedding_list_4_weight_fixed_in__node_emb_atom_embedding_list_5_weight_fixed_in__node_emb_atom_embedding_list_6_weight_fixed_in__node_emb_atom_embedding_list_7_weight_fixed_in__node_emb_atom_embedding_list_8_weight_fixed_in__mlp_0_weight_fixed_in__mlp_0_bias_fixed_in__mlp_2_weight_fixed_in__mlp_2_bias_fixed_in__mlp_4_weight_fixed_in__mlp_4_bias_fixed_in__convs_ALL_post_nn_0_weight_fixed_in__convs_ALL_post_nn_0_bias_fixed_in__return_group -color #ffff00 -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/s_axi_control_ARADDR -into $task_r__node_feature_in__edge_list_in__graph_attr__node_emb_atom_embedding_list_0_weight_fixed_in__node_emb_atom_embedding_list_1_weight_fixed_in__node_emb_atom_embedding_list_2_weight_fixed_in__node_emb_atom_embedding_list_3_weight_fixed_in__node_emb_atom_embedding_list_4_weight_fixed_in__node_emb_atom_embedding_list_5_weight_fixed_in__node_emb_atom_embedding_list_6_weight_fixed_in__node_emb_atom_embedding_list_7_weight_fixed_in__node_emb_atom_embedding_list_8_weight_fixed_in__mlp_0_weight_fixed_in__mlp_0_bias_fixed_in__mlp_2_weight_fixed_in__mlp_2_bias_fixed_in__mlp_4_weight_fixed_in__mlp_4_bias_fixed_in__convs_ALL_post_nn_0_weight_fixed_in__convs_ALL_post_nn_0_bias_fixed_in__return_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/s_axi_control_WSTRB -into $task_r__node_feature_in__edge_list_in__graph_attr__node_emb_atom_embedding_list_0_weight_fixed_in__node_emb_atom_embedding_list_1_weight_fixed_in__node_emb_atom_embedding_list_2_weight_fixed_in__node_emb_atom_embedding_list_3_weight_fixed_in__node_emb_atom_embedding_list_4_weight_fixed_in__node_emb_atom_embedding_list_5_weight_fixed_in__node_emb_atom_embedding_list_6_weight_fixed_in__node_emb_atom_embedding_list_7_weight_fixed_in__node_emb_atom_embedding_list_8_weight_fixed_in__mlp_0_weight_fixed_in__mlp_0_bias_fixed_in__mlp_2_weight_fixed_in__mlp_2_bias_fixed_in__mlp_4_weight_fixed_in__mlp_4_bias_fixed_in__convs_ALL_post_nn_0_weight_fixed_in__convs_ALL_post_nn_0_bias_fixed_in__return_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/s_axi_control_WDATA -into $task_r__node_feature_in__edge_list_in__graph_attr__node_emb_atom_embedding_list_0_weight_fixed_in__node_emb_atom_embedding_list_1_weight_fixed_in__node_emb_atom_embedding_list_2_weight_fixed_in__node_emb_atom_embedding_list_3_weight_fixed_in__node_emb_atom_embedding_list_4_weight_fixed_in__node_emb_atom_embedding_list_5_weight_fixed_in__node_emb_atom_embedding_list_6_weight_fixed_in__node_emb_atom_embedding_list_7_weight_fixed_in__node_emb_atom_embedding_list_8_weight_fixed_in__mlp_0_weight_fixed_in__mlp_0_bias_fixed_in__mlp_2_weight_fixed_in__mlp_2_bias_fixed_in__mlp_4_weight_fixed_in__mlp_4_bias_fixed_in__convs_ALL_post_nn_0_weight_fixed_in__convs_ALL_post_nn_0_bias_fixed_in__return_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/s_axi_control_WREADY -into $task_r__node_feature_in__edge_list_in__graph_attr__node_emb_atom_embedding_list_0_weight_fixed_in__node_emb_atom_embedding_list_1_weight_fixed_in__node_emb_atom_embedding_list_2_weight_fixed_in__node_emb_atom_embedding_list_3_weight_fixed_in__node_emb_atom_embedding_list_4_weight_fixed_in__node_emb_atom_embedding_list_5_weight_fixed_in__node_emb_atom_embedding_list_6_weight_fixed_in__node_emb_atom_embedding_list_7_weight_fixed_in__node_emb_atom_embedding_list_8_weight_fixed_in__mlp_0_weight_fixed_in__mlp_0_bias_fixed_in__mlp_2_weight_fixed_in__mlp_2_bias_fixed_in__mlp_4_weight_fixed_in__mlp_4_bias_fixed_in__convs_ALL_post_nn_0_weight_fixed_in__convs_ALL_post_nn_0_bias_fixed_in__return_group -color #ffff00 -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/s_axi_control_WVALID -into $task_r__node_feature_in__edge_list_in__graph_attr__node_emb_atom_embedding_list_0_weight_fixed_in__node_emb_atom_embedding_list_1_weight_fixed_in__node_emb_atom_embedding_list_2_weight_fixed_in__node_emb_atom_embedding_list_3_weight_fixed_in__node_emb_atom_embedding_list_4_weight_fixed_in__node_emb_atom_embedding_list_5_weight_fixed_in__node_emb_atom_embedding_list_6_weight_fixed_in__node_emb_atom_embedding_list_7_weight_fixed_in__node_emb_atom_embedding_list_8_weight_fixed_in__mlp_0_weight_fixed_in__mlp_0_bias_fixed_in__mlp_2_weight_fixed_in__mlp_2_bias_fixed_in__mlp_4_weight_fixed_in__mlp_4_bias_fixed_in__convs_ALL_post_nn_0_weight_fixed_in__convs_ALL_post_nn_0_bias_fixed_in__return_group -color #ffff00 -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/s_axi_control_AWREADY -into $task_r__node_feature_in__edge_list_in__graph_attr__node_emb_atom_embedding_list_0_weight_fixed_in__node_emb_atom_embedding_list_1_weight_fixed_in__node_emb_atom_embedding_list_2_weight_fixed_in__node_emb_atom_embedding_list_3_weight_fixed_in__node_emb_atom_embedding_list_4_weight_fixed_in__node_emb_atom_embedding_list_5_weight_fixed_in__node_emb_atom_embedding_list_6_weight_fixed_in__node_emb_atom_embedding_list_7_weight_fixed_in__node_emb_atom_embedding_list_8_weight_fixed_in__mlp_0_weight_fixed_in__mlp_0_bias_fixed_in__mlp_2_weight_fixed_in__mlp_2_bias_fixed_in__mlp_4_weight_fixed_in__mlp_4_bias_fixed_in__convs_ALL_post_nn_0_weight_fixed_in__convs_ALL_post_nn_0_bias_fixed_in__return_group -color #ffff00 -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/s_axi_control_AWVALID -into $task_r__node_feature_in__edge_list_in__graph_attr__node_emb_atom_embedding_list_0_weight_fixed_in__node_emb_atom_embedding_list_1_weight_fixed_in__node_emb_atom_embedding_list_2_weight_fixed_in__node_emb_atom_embedding_list_3_weight_fixed_in__node_emb_atom_embedding_list_4_weight_fixed_in__node_emb_atom_embedding_list_5_weight_fixed_in__node_emb_atom_embedding_list_6_weight_fixed_in__node_emb_atom_embedding_list_7_weight_fixed_in__node_emb_atom_embedding_list_8_weight_fixed_in__mlp_0_weight_fixed_in__mlp_0_bias_fixed_in__mlp_2_weight_fixed_in__mlp_2_bias_fixed_in__mlp_4_weight_fixed_in__mlp_4_bias_fixed_in__convs_ALL_post_nn_0_weight_fixed_in__convs_ALL_post_nn_0_bias_fixed_in__return_group -color #ffff00 -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/s_axi_control_AWADDR -into $task_r__node_feature_in__edge_list_in__graph_attr__node_emb_atom_embedding_list_0_weight_fixed_in__node_emb_atom_embedding_list_1_weight_fixed_in__node_emb_atom_embedding_list_2_weight_fixed_in__node_emb_atom_embedding_list_3_weight_fixed_in__node_emb_atom_embedding_list_4_weight_fixed_in__node_emb_atom_embedding_list_5_weight_fixed_in__node_emb_atom_embedding_list_6_weight_fixed_in__node_emb_atom_embedding_list_7_weight_fixed_in__node_emb_atom_embedding_list_8_weight_fixed_in__mlp_0_weight_fixed_in__mlp_0_bias_fixed_in__mlp_2_weight_fixed_in__mlp_2_bias_fixed_in__mlp_4_weight_fixed_in__mlp_4_bias_fixed_in__convs_ALL_post_nn_0_weight_fixed_in__convs_ALL_post_nn_0_bias_fixed_in__return_group -radix hex
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_PNA_compute_one_graph_top/AESL_inst_PNA_compute_one_graph/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_PNA_compute_one_graph_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/LENGTH_mem -into $tb_portdepth_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/LENGTH_task_r -into $tb_portdepth_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/LENGTH_node_feature_in -into $tb_portdepth_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/LENGTH_edge_list_in -into $tb_portdepth_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/LENGTH_graph_attr -into $tb_portdepth_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/LENGTH_node_emb_atom_embedding_list_0_weight_fixed_in -into $tb_portdepth_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/LENGTH_node_emb_atom_embedding_list_1_weight_fixed_in -into $tb_portdepth_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/LENGTH_node_emb_atom_embedding_list_2_weight_fixed_in -into $tb_portdepth_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/LENGTH_node_emb_atom_embedding_list_3_weight_fixed_in -into $tb_portdepth_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/LENGTH_node_emb_atom_embedding_list_4_weight_fixed_in -into $tb_portdepth_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/LENGTH_node_emb_atom_embedding_list_5_weight_fixed_in -into $tb_portdepth_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/LENGTH_node_emb_atom_embedding_list_6_weight_fixed_in -into $tb_portdepth_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/LENGTH_node_emb_atom_embedding_list_7_weight_fixed_in -into $tb_portdepth_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/LENGTH_node_emb_atom_embedding_list_8_weight_fixed_in -into $tb_portdepth_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/LENGTH_mlp_0_weight_fixed_in -into $tb_portdepth_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/LENGTH_mlp_0_bias_fixed_in -into $tb_portdepth_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/LENGTH_mlp_2_weight_fixed_in -into $tb_portdepth_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/LENGTH_mlp_2_bias_fixed_in -into $tb_portdepth_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/LENGTH_mlp_4_weight_fixed_in -into $tb_portdepth_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/LENGTH_mlp_4_bias_fixed_in -into $tb_portdepth_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/LENGTH_convs_ALL_post_nn_0_weight_fixed_in -into $tb_portdepth_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/LENGTH_convs_ALL_post_nn_0_bias_fixed_in -into $tb_portdepth_group -radix hex
## set tbcinoutgroup [add_wave_group "C InOuts" -into $testbenchgroup]
## set tb_task_r__node_feature_in__edge_list_in__graph_attr__node_emb_atom_embedding_list_0_weight_fixed_in__node_emb_atom_embedding_list_1_weight_fixed_in__node_emb_atom_embedding_list_2_weight_fixed_in__node_emb_atom_embedding_list_3_weight_fixed_in__node_emb_atom_embedding_list_4_weight_fixed_in__node_emb_atom_embedding_list_5_weight_fixed_in__node_emb_atom_embedding_list_6_weight_fixed_in__node_emb_atom_embedding_list_7_weight_fixed_in__node_emb_atom_embedding_list_8_weight_fixed_in__mlp_0_weight_fixed_in__mlp_0_bias_fixed_in__mlp_2_weight_fixed_in__mlp_2_bias_fixed_in__mlp_4_weight_fixed_in__mlp_4_bias_fixed_in__convs_ALL_post_nn_0_weight_fixed_in__convs_ALL_post_nn_0_bias_fixed_in_group [add_wave_group task_r__node_feature_in__edge_list_in__graph_attr__node_emb_atom_embedding_list_0_weight_fixed_in__node_emb_atom_embedding_list_1_weight_fixed_in__node_emb_atom_embedding_list_2_weight_fixed_in__node_emb_atom_embedding_list_3_weight_fixed_in__node_emb_atom_embedding_list_4_weight_fixed_in__node_emb_atom_embedding_list_5_weight_fixed_in__node_emb_atom_embedding_list_6_weight_fixed_in__node_emb_atom_embedding_list_7_weight_fixed_in__node_emb_atom_embedding_list_8_weight_fixed_in__mlp_0_weight_fixed_in__mlp_0_bias_fixed_in__mlp_2_weight_fixed_in__mlp_2_bias_fixed_in__mlp_4_weight_fixed_in__mlp_4_bias_fixed_in__convs_ALL_post_nn_0_weight_fixed_in__convs_ALL_post_nn_0_bias_fixed_in(axi_master) -into $tbcinoutgroup]
## set rdata_group [add_wave_group "Read Channel" -into $tb_task_r__node_feature_in__edge_list_in__graph_attr__node_emb_atom_embedding_list_0_weight_fixed_in__node_emb_atom_embedding_list_1_weight_fixed_in__node_emb_atom_embedding_list_2_weight_fixed_in__node_emb_atom_embedding_list_3_weight_fixed_in__node_emb_atom_embedding_list_4_weight_fixed_in__node_emb_atom_embedding_list_5_weight_fixed_in__node_emb_atom_embedding_list_6_weight_fixed_in__node_emb_atom_embedding_list_7_weight_fixed_in__node_emb_atom_embedding_list_8_weight_fixed_in__mlp_0_weight_fixed_in__mlp_0_bias_fixed_in__mlp_2_weight_fixed_in__mlp_2_bias_fixed_in__mlp_4_weight_fixed_in__mlp_4_bias_fixed_in__convs_ALL_post_nn_0_weight_fixed_in__convs_ALL_post_nn_0_bias_fixed_in_group]
## set wdata_group [add_wave_group "Write Channel" -into $tb_task_r__node_feature_in__edge_list_in__graph_attr__node_emb_atom_embedding_list_0_weight_fixed_in__node_emb_atom_embedding_list_1_weight_fixed_in__node_emb_atom_embedding_list_2_weight_fixed_in__node_emb_atom_embedding_list_3_weight_fixed_in__node_emb_atom_embedding_list_4_weight_fixed_in__node_emb_atom_embedding_list_5_weight_fixed_in__node_emb_atom_embedding_list_6_weight_fixed_in__node_emb_atom_embedding_list_7_weight_fixed_in__node_emb_atom_embedding_list_8_weight_fixed_in__mlp_0_weight_fixed_in__mlp_0_bias_fixed_in__mlp_2_weight_fixed_in__mlp_2_bias_fixed_in__mlp_4_weight_fixed_in__mlp_4_bias_fixed_in__convs_ALL_post_nn_0_weight_fixed_in__convs_ALL_post_nn_0_bias_fixed_in_group]
## set ctrl_group [add_wave_group "Handshakes" -into $tb_task_r__node_feature_in__edge_list_in__graph_attr__node_emb_atom_embedding_list_0_weight_fixed_in__node_emb_atom_embedding_list_1_weight_fixed_in__node_emb_atom_embedding_list_2_weight_fixed_in__node_emb_atom_embedding_list_3_weight_fixed_in__node_emb_atom_embedding_list_4_weight_fixed_in__node_emb_atom_embedding_list_5_weight_fixed_in__node_emb_atom_embedding_list_6_weight_fixed_in__node_emb_atom_embedding_list_7_weight_fixed_in__node_emb_atom_embedding_list_8_weight_fixed_in__mlp_0_weight_fixed_in__mlp_0_bias_fixed_in__mlp_2_weight_fixed_in__mlp_2_bias_fixed_in__mlp_4_weight_fixed_in__mlp_4_bias_fixed_in__convs_ALL_post_nn_0_weight_fixed_in__convs_ALL_post_nn_0_bias_fixed_in_group]
## add_wave /apatb_PNA_compute_one_graph_top/mem_BUSER -into $wdata_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/mem_BID -into $wdata_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/mem_BRESP -into $wdata_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/mem_BREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/mem_BVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/mem_RRESP -into $rdata_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/mem_RUSER -into $rdata_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/mem_RID -into $rdata_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/mem_RLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/mem_RDATA -into $rdata_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/mem_RREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/mem_RVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/mem_ARUSER -into $rdata_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/mem_ARREGION -into $rdata_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/mem_ARQOS -into $rdata_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/mem_ARPROT -into $rdata_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/mem_ARCACHE -into $rdata_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/mem_ARLOCK -into $rdata_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/mem_ARBURST -into $rdata_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/mem_ARSIZE -into $rdata_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/mem_ARLEN -into $rdata_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/mem_ARID -into $rdata_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/mem_ARADDR -into $rdata_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/mem_ARREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/mem_ARVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/mem_WUSER -into $wdata_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/mem_WID -into $wdata_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/mem_WLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/mem_WSTRB -into $wdata_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/mem_WDATA -into $wdata_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/mem_WREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/mem_WVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/mem_AWUSER -into $wdata_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/mem_AWREGION -into $wdata_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/mem_AWQOS -into $wdata_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/mem_AWPROT -into $wdata_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/mem_AWCACHE -into $wdata_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/mem_AWLOCK -into $wdata_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/mem_AWBURST -into $wdata_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/mem_AWSIZE -into $wdata_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/mem_AWLEN -into $wdata_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/mem_AWID -into $wdata_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/mem_AWADDR -into $wdata_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/mem_AWREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/mem_AWVALID -into $ctrl_group -color #ffff00 -radix hex
## set tb_task_r__node_feature_in__edge_list_in__graph_attr__node_emb_atom_embedding_list_0_weight_fixed_in__node_emb_atom_embedding_list_1_weight_fixed_in__node_emb_atom_embedding_list_2_weight_fixed_in__node_emb_atom_embedding_list_3_weight_fixed_in__node_emb_atom_embedding_list_4_weight_fixed_in__node_emb_atom_embedding_list_5_weight_fixed_in__node_emb_atom_embedding_list_6_weight_fixed_in__node_emb_atom_embedding_list_7_weight_fixed_in__node_emb_atom_embedding_list_8_weight_fixed_in__mlp_0_weight_fixed_in__mlp_0_bias_fixed_in__mlp_2_weight_fixed_in__mlp_2_bias_fixed_in__mlp_4_weight_fixed_in__mlp_4_bias_fixed_in__convs_ALL_post_nn_0_weight_fixed_in__convs_ALL_post_nn_0_bias_fixed_in__return_group [add_wave_group task_r__node_feature_in__edge_list_in__graph_attr__node_emb_atom_embedding_list_0_weight_fixed_in__node_emb_atom_embedding_list_1_weight_fixed_in__node_emb_atom_embedding_list_2_weight_fixed_in__node_emb_atom_embedding_list_3_weight_fixed_in__node_emb_atom_embedding_list_4_weight_fixed_in__node_emb_atom_embedding_list_5_weight_fixed_in__node_emb_atom_embedding_list_6_weight_fixed_in__node_emb_atom_embedding_list_7_weight_fixed_in__node_emb_atom_embedding_list_8_weight_fixed_in__mlp_0_weight_fixed_in__mlp_0_bias_fixed_in__mlp_2_weight_fixed_in__mlp_2_bias_fixed_in__mlp_4_weight_fixed_in__mlp_4_bias_fixed_in__convs_ALL_post_nn_0_weight_fixed_in__convs_ALL_post_nn_0_bias_fixed_in__return(axi_slave) -into $tbcinoutgroup]
## add_wave /apatb_PNA_compute_one_graph_top/control_INTERRUPT -into $tb_task_r__node_feature_in__edge_list_in__graph_attr__node_emb_atom_embedding_list_0_weight_fixed_in__node_emb_atom_embedding_list_1_weight_fixed_in__node_emb_atom_embedding_list_2_weight_fixed_in__node_emb_atom_embedding_list_3_weight_fixed_in__node_emb_atom_embedding_list_4_weight_fixed_in__node_emb_atom_embedding_list_5_weight_fixed_in__node_emb_atom_embedding_list_6_weight_fixed_in__node_emb_atom_embedding_list_7_weight_fixed_in__node_emb_atom_embedding_list_8_weight_fixed_in__mlp_0_weight_fixed_in__mlp_0_bias_fixed_in__mlp_2_weight_fixed_in__mlp_2_bias_fixed_in__mlp_4_weight_fixed_in__mlp_4_bias_fixed_in__convs_ALL_post_nn_0_weight_fixed_in__convs_ALL_post_nn_0_bias_fixed_in__return_group -color #ffff00 -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/control_BRESP -into $tb_task_r__node_feature_in__edge_list_in__graph_attr__node_emb_atom_embedding_list_0_weight_fixed_in__node_emb_atom_embedding_list_1_weight_fixed_in__node_emb_atom_embedding_list_2_weight_fixed_in__node_emb_atom_embedding_list_3_weight_fixed_in__node_emb_atom_embedding_list_4_weight_fixed_in__node_emb_atom_embedding_list_5_weight_fixed_in__node_emb_atom_embedding_list_6_weight_fixed_in__node_emb_atom_embedding_list_7_weight_fixed_in__node_emb_atom_embedding_list_8_weight_fixed_in__mlp_0_weight_fixed_in__mlp_0_bias_fixed_in__mlp_2_weight_fixed_in__mlp_2_bias_fixed_in__mlp_4_weight_fixed_in__mlp_4_bias_fixed_in__convs_ALL_post_nn_0_weight_fixed_in__convs_ALL_post_nn_0_bias_fixed_in__return_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/control_BREADY -into $tb_task_r__node_feature_in__edge_list_in__graph_attr__node_emb_atom_embedding_list_0_weight_fixed_in__node_emb_atom_embedding_list_1_weight_fixed_in__node_emb_atom_embedding_list_2_weight_fixed_in__node_emb_atom_embedding_list_3_weight_fixed_in__node_emb_atom_embedding_list_4_weight_fixed_in__node_emb_atom_embedding_list_5_weight_fixed_in__node_emb_atom_embedding_list_6_weight_fixed_in__node_emb_atom_embedding_list_7_weight_fixed_in__node_emb_atom_embedding_list_8_weight_fixed_in__mlp_0_weight_fixed_in__mlp_0_bias_fixed_in__mlp_2_weight_fixed_in__mlp_2_bias_fixed_in__mlp_4_weight_fixed_in__mlp_4_bias_fixed_in__convs_ALL_post_nn_0_weight_fixed_in__convs_ALL_post_nn_0_bias_fixed_in__return_group -color #ffff00 -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/control_BVALID -into $tb_task_r__node_feature_in__edge_list_in__graph_attr__node_emb_atom_embedding_list_0_weight_fixed_in__node_emb_atom_embedding_list_1_weight_fixed_in__node_emb_atom_embedding_list_2_weight_fixed_in__node_emb_atom_embedding_list_3_weight_fixed_in__node_emb_atom_embedding_list_4_weight_fixed_in__node_emb_atom_embedding_list_5_weight_fixed_in__node_emb_atom_embedding_list_6_weight_fixed_in__node_emb_atom_embedding_list_7_weight_fixed_in__node_emb_atom_embedding_list_8_weight_fixed_in__mlp_0_weight_fixed_in__mlp_0_bias_fixed_in__mlp_2_weight_fixed_in__mlp_2_bias_fixed_in__mlp_4_weight_fixed_in__mlp_4_bias_fixed_in__convs_ALL_post_nn_0_weight_fixed_in__convs_ALL_post_nn_0_bias_fixed_in__return_group -color #ffff00 -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/control_RRESP -into $tb_task_r__node_feature_in__edge_list_in__graph_attr__node_emb_atom_embedding_list_0_weight_fixed_in__node_emb_atom_embedding_list_1_weight_fixed_in__node_emb_atom_embedding_list_2_weight_fixed_in__node_emb_atom_embedding_list_3_weight_fixed_in__node_emb_atom_embedding_list_4_weight_fixed_in__node_emb_atom_embedding_list_5_weight_fixed_in__node_emb_atom_embedding_list_6_weight_fixed_in__node_emb_atom_embedding_list_7_weight_fixed_in__node_emb_atom_embedding_list_8_weight_fixed_in__mlp_0_weight_fixed_in__mlp_0_bias_fixed_in__mlp_2_weight_fixed_in__mlp_2_bias_fixed_in__mlp_4_weight_fixed_in__mlp_4_bias_fixed_in__convs_ALL_post_nn_0_weight_fixed_in__convs_ALL_post_nn_0_bias_fixed_in__return_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/control_RDATA -into $tb_task_r__node_feature_in__edge_list_in__graph_attr__node_emb_atom_embedding_list_0_weight_fixed_in__node_emb_atom_embedding_list_1_weight_fixed_in__node_emb_atom_embedding_list_2_weight_fixed_in__node_emb_atom_embedding_list_3_weight_fixed_in__node_emb_atom_embedding_list_4_weight_fixed_in__node_emb_atom_embedding_list_5_weight_fixed_in__node_emb_atom_embedding_list_6_weight_fixed_in__node_emb_atom_embedding_list_7_weight_fixed_in__node_emb_atom_embedding_list_8_weight_fixed_in__mlp_0_weight_fixed_in__mlp_0_bias_fixed_in__mlp_2_weight_fixed_in__mlp_2_bias_fixed_in__mlp_4_weight_fixed_in__mlp_4_bias_fixed_in__convs_ALL_post_nn_0_weight_fixed_in__convs_ALL_post_nn_0_bias_fixed_in__return_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/control_RREADY -into $tb_task_r__node_feature_in__edge_list_in__graph_attr__node_emb_atom_embedding_list_0_weight_fixed_in__node_emb_atom_embedding_list_1_weight_fixed_in__node_emb_atom_embedding_list_2_weight_fixed_in__node_emb_atom_embedding_list_3_weight_fixed_in__node_emb_atom_embedding_list_4_weight_fixed_in__node_emb_atom_embedding_list_5_weight_fixed_in__node_emb_atom_embedding_list_6_weight_fixed_in__node_emb_atom_embedding_list_7_weight_fixed_in__node_emb_atom_embedding_list_8_weight_fixed_in__mlp_0_weight_fixed_in__mlp_0_bias_fixed_in__mlp_2_weight_fixed_in__mlp_2_bias_fixed_in__mlp_4_weight_fixed_in__mlp_4_bias_fixed_in__convs_ALL_post_nn_0_weight_fixed_in__convs_ALL_post_nn_0_bias_fixed_in__return_group -color #ffff00 -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/control_RVALID -into $tb_task_r__node_feature_in__edge_list_in__graph_attr__node_emb_atom_embedding_list_0_weight_fixed_in__node_emb_atom_embedding_list_1_weight_fixed_in__node_emb_atom_embedding_list_2_weight_fixed_in__node_emb_atom_embedding_list_3_weight_fixed_in__node_emb_atom_embedding_list_4_weight_fixed_in__node_emb_atom_embedding_list_5_weight_fixed_in__node_emb_atom_embedding_list_6_weight_fixed_in__node_emb_atom_embedding_list_7_weight_fixed_in__node_emb_atom_embedding_list_8_weight_fixed_in__mlp_0_weight_fixed_in__mlp_0_bias_fixed_in__mlp_2_weight_fixed_in__mlp_2_bias_fixed_in__mlp_4_weight_fixed_in__mlp_4_bias_fixed_in__convs_ALL_post_nn_0_weight_fixed_in__convs_ALL_post_nn_0_bias_fixed_in__return_group -color #ffff00 -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/control_ARREADY -into $tb_task_r__node_feature_in__edge_list_in__graph_attr__node_emb_atom_embedding_list_0_weight_fixed_in__node_emb_atom_embedding_list_1_weight_fixed_in__node_emb_atom_embedding_list_2_weight_fixed_in__node_emb_atom_embedding_list_3_weight_fixed_in__node_emb_atom_embedding_list_4_weight_fixed_in__node_emb_atom_embedding_list_5_weight_fixed_in__node_emb_atom_embedding_list_6_weight_fixed_in__node_emb_atom_embedding_list_7_weight_fixed_in__node_emb_atom_embedding_list_8_weight_fixed_in__mlp_0_weight_fixed_in__mlp_0_bias_fixed_in__mlp_2_weight_fixed_in__mlp_2_bias_fixed_in__mlp_4_weight_fixed_in__mlp_4_bias_fixed_in__convs_ALL_post_nn_0_weight_fixed_in__convs_ALL_post_nn_0_bias_fixed_in__return_group -color #ffff00 -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/control_ARVALID -into $tb_task_r__node_feature_in__edge_list_in__graph_attr__node_emb_atom_embedding_list_0_weight_fixed_in__node_emb_atom_embedding_list_1_weight_fixed_in__node_emb_atom_embedding_list_2_weight_fixed_in__node_emb_atom_embedding_list_3_weight_fixed_in__node_emb_atom_embedding_list_4_weight_fixed_in__node_emb_atom_embedding_list_5_weight_fixed_in__node_emb_atom_embedding_list_6_weight_fixed_in__node_emb_atom_embedding_list_7_weight_fixed_in__node_emb_atom_embedding_list_8_weight_fixed_in__mlp_0_weight_fixed_in__mlp_0_bias_fixed_in__mlp_2_weight_fixed_in__mlp_2_bias_fixed_in__mlp_4_weight_fixed_in__mlp_4_bias_fixed_in__convs_ALL_post_nn_0_weight_fixed_in__convs_ALL_post_nn_0_bias_fixed_in__return_group -color #ffff00 -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/control_ARADDR -into $tb_task_r__node_feature_in__edge_list_in__graph_attr__node_emb_atom_embedding_list_0_weight_fixed_in__node_emb_atom_embedding_list_1_weight_fixed_in__node_emb_atom_embedding_list_2_weight_fixed_in__node_emb_atom_embedding_list_3_weight_fixed_in__node_emb_atom_embedding_list_4_weight_fixed_in__node_emb_atom_embedding_list_5_weight_fixed_in__node_emb_atom_embedding_list_6_weight_fixed_in__node_emb_atom_embedding_list_7_weight_fixed_in__node_emb_atom_embedding_list_8_weight_fixed_in__mlp_0_weight_fixed_in__mlp_0_bias_fixed_in__mlp_2_weight_fixed_in__mlp_2_bias_fixed_in__mlp_4_weight_fixed_in__mlp_4_bias_fixed_in__convs_ALL_post_nn_0_weight_fixed_in__convs_ALL_post_nn_0_bias_fixed_in__return_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/control_WSTRB -into $tb_task_r__node_feature_in__edge_list_in__graph_attr__node_emb_atom_embedding_list_0_weight_fixed_in__node_emb_atom_embedding_list_1_weight_fixed_in__node_emb_atom_embedding_list_2_weight_fixed_in__node_emb_atom_embedding_list_3_weight_fixed_in__node_emb_atom_embedding_list_4_weight_fixed_in__node_emb_atom_embedding_list_5_weight_fixed_in__node_emb_atom_embedding_list_6_weight_fixed_in__node_emb_atom_embedding_list_7_weight_fixed_in__node_emb_atom_embedding_list_8_weight_fixed_in__mlp_0_weight_fixed_in__mlp_0_bias_fixed_in__mlp_2_weight_fixed_in__mlp_2_bias_fixed_in__mlp_4_weight_fixed_in__mlp_4_bias_fixed_in__convs_ALL_post_nn_0_weight_fixed_in__convs_ALL_post_nn_0_bias_fixed_in__return_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/control_WDATA -into $tb_task_r__node_feature_in__edge_list_in__graph_attr__node_emb_atom_embedding_list_0_weight_fixed_in__node_emb_atom_embedding_list_1_weight_fixed_in__node_emb_atom_embedding_list_2_weight_fixed_in__node_emb_atom_embedding_list_3_weight_fixed_in__node_emb_atom_embedding_list_4_weight_fixed_in__node_emb_atom_embedding_list_5_weight_fixed_in__node_emb_atom_embedding_list_6_weight_fixed_in__node_emb_atom_embedding_list_7_weight_fixed_in__node_emb_atom_embedding_list_8_weight_fixed_in__mlp_0_weight_fixed_in__mlp_0_bias_fixed_in__mlp_2_weight_fixed_in__mlp_2_bias_fixed_in__mlp_4_weight_fixed_in__mlp_4_bias_fixed_in__convs_ALL_post_nn_0_weight_fixed_in__convs_ALL_post_nn_0_bias_fixed_in__return_group -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/control_WREADY -into $tb_task_r__node_feature_in__edge_list_in__graph_attr__node_emb_atom_embedding_list_0_weight_fixed_in__node_emb_atom_embedding_list_1_weight_fixed_in__node_emb_atom_embedding_list_2_weight_fixed_in__node_emb_atom_embedding_list_3_weight_fixed_in__node_emb_atom_embedding_list_4_weight_fixed_in__node_emb_atom_embedding_list_5_weight_fixed_in__node_emb_atom_embedding_list_6_weight_fixed_in__node_emb_atom_embedding_list_7_weight_fixed_in__node_emb_atom_embedding_list_8_weight_fixed_in__mlp_0_weight_fixed_in__mlp_0_bias_fixed_in__mlp_2_weight_fixed_in__mlp_2_bias_fixed_in__mlp_4_weight_fixed_in__mlp_4_bias_fixed_in__convs_ALL_post_nn_0_weight_fixed_in__convs_ALL_post_nn_0_bias_fixed_in__return_group -color #ffff00 -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/control_WVALID -into $tb_task_r__node_feature_in__edge_list_in__graph_attr__node_emb_atom_embedding_list_0_weight_fixed_in__node_emb_atom_embedding_list_1_weight_fixed_in__node_emb_atom_embedding_list_2_weight_fixed_in__node_emb_atom_embedding_list_3_weight_fixed_in__node_emb_atom_embedding_list_4_weight_fixed_in__node_emb_atom_embedding_list_5_weight_fixed_in__node_emb_atom_embedding_list_6_weight_fixed_in__node_emb_atom_embedding_list_7_weight_fixed_in__node_emb_atom_embedding_list_8_weight_fixed_in__mlp_0_weight_fixed_in__mlp_0_bias_fixed_in__mlp_2_weight_fixed_in__mlp_2_bias_fixed_in__mlp_4_weight_fixed_in__mlp_4_bias_fixed_in__convs_ALL_post_nn_0_weight_fixed_in__convs_ALL_post_nn_0_bias_fixed_in__return_group -color #ffff00 -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/control_AWREADY -into $tb_task_r__node_feature_in__edge_list_in__graph_attr__node_emb_atom_embedding_list_0_weight_fixed_in__node_emb_atom_embedding_list_1_weight_fixed_in__node_emb_atom_embedding_list_2_weight_fixed_in__node_emb_atom_embedding_list_3_weight_fixed_in__node_emb_atom_embedding_list_4_weight_fixed_in__node_emb_atom_embedding_list_5_weight_fixed_in__node_emb_atom_embedding_list_6_weight_fixed_in__node_emb_atom_embedding_list_7_weight_fixed_in__node_emb_atom_embedding_list_8_weight_fixed_in__mlp_0_weight_fixed_in__mlp_0_bias_fixed_in__mlp_2_weight_fixed_in__mlp_2_bias_fixed_in__mlp_4_weight_fixed_in__mlp_4_bias_fixed_in__convs_ALL_post_nn_0_weight_fixed_in__convs_ALL_post_nn_0_bias_fixed_in__return_group -color #ffff00 -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/control_AWVALID -into $tb_task_r__node_feature_in__edge_list_in__graph_attr__node_emb_atom_embedding_list_0_weight_fixed_in__node_emb_atom_embedding_list_1_weight_fixed_in__node_emb_atom_embedding_list_2_weight_fixed_in__node_emb_atom_embedding_list_3_weight_fixed_in__node_emb_atom_embedding_list_4_weight_fixed_in__node_emb_atom_embedding_list_5_weight_fixed_in__node_emb_atom_embedding_list_6_weight_fixed_in__node_emb_atom_embedding_list_7_weight_fixed_in__node_emb_atom_embedding_list_8_weight_fixed_in__mlp_0_weight_fixed_in__mlp_0_bias_fixed_in__mlp_2_weight_fixed_in__mlp_2_bias_fixed_in__mlp_4_weight_fixed_in__mlp_4_bias_fixed_in__convs_ALL_post_nn_0_weight_fixed_in__convs_ALL_post_nn_0_bias_fixed_in__return_group -color #ffff00 -radix hex
## add_wave /apatb_PNA_compute_one_graph_top/control_AWADDR -into $tb_task_r__node_feature_in__edge_list_in__graph_attr__node_emb_atom_embedding_list_0_weight_fixed_in__node_emb_atom_embedding_list_1_weight_fixed_in__node_emb_atom_embedding_list_2_weight_fixed_in__node_emb_atom_embedding_list_3_weight_fixed_in__node_emb_atom_embedding_list_4_weight_fixed_in__node_emb_atom_embedding_list_5_weight_fixed_in__node_emb_atom_embedding_list_6_weight_fixed_in__node_emb_atom_embedding_list_7_weight_fixed_in__node_emb_atom_embedding_list_8_weight_fixed_in__mlp_0_weight_fixed_in__mlp_0_bias_fixed_in__mlp_2_weight_fixed_in__mlp_2_bias_fixed_in__mlp_4_weight_fixed_in__mlp_4_bias_fixed_in__convs_ALL_post_nn_0_weight_fixed_in__convs_ALL_post_nn_0_bias_fixed_in__return_group -radix hex
## save_wave_config PNA_compute_one_graph.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "119000"
// RTL Simulation : 1 / 1 [n/a] @ "21996881000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 21996900990 ps : File "/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_cosim/PNA_HLS_proj/solution1/sim/verilog/PNA_compute_one_graph.autotb.v" Line 521
run: Time (s): cpu = 05:00:31 ; elapsed = 05:04:17 . Memory (MB): peak = 5702.641 ; gain = 0.000 ; free physical = 165339 ; free virtual = 229756
## quit
INFO: [Common 17-206] Exiting xsim at Sun Jan 16 21:53:25 2022...
INFO: [COSIM 212-316] Starting C post checking ...

******* This is the golden C file for PNA model *******
Loading weights for PNA ...
********** Computing Graph g1 *************
# of nodes: 19, # of edges: 40
Loading graph ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 23468.4 seconds. CPU system time: 175.96 seconds. Elapsed time: 18419.5 seconds; current allocated memory: 1.669 GB.
INFO: [HLS 200-112] Total CPU user time: 23804.8 seconds. Total CPU system time: 188.45 seconds. Total elapsed time: 18784.6 seconds; peak allocated memory: 1.660 GB.
INFO: [Common 17-206] Exiting vitis_hls at Sun Jan 16 21:53:33 2022...
