Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Nov 20 20:53:31 2023
| Host         : doov running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              26 |            9 |
| No           | No                    | Yes                    |              21 |            6 |
| No           | Yes                   | No                     |              39 |            9 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------+---------------+------------------+------------------+----------------+
|            Clock Signal            | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------------------------+---------------+------------------+------------------+----------------+
|  nolabel_line62/md/regdst__0_n_0   |               |                  |                1 |              2 |
|  nolabel_line62/md/regwrite__0_n_0 |               |                  |                1 |              2 |
|  nolabel_line62/md/alusrc__0_n_0   |               |                  |                1 |              3 |
|  nolabel_line62/md/E[0]            |               |                  |                1 |              3 |
|  div/CLK                           |               |                  |                2 |              7 |
|  div/CLK                           |               | rst_IBUF         |                1 |              7 |
|  clk_IBUF_BUFG                     |               |                  |                3 |              9 |
|  clk_IBUF_BUFG                     |               | rst_IBUF         |                6 |             21 |
|  clk_IBUF_BUFG                     |               | div/clear        |                8 |             32 |
+------------------------------------+---------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     2 |
| 3      |                     2 |
| 7      |                     2 |
| 9      |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


