$date
	Mon Jul  3 09:02:00 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module test $end
$var wire 1 ! q2 $end
$var wire 1 " q1 $end
$var reg 1 # clk $end
$var reg 1 $ d $end
$var reg 1 % reset $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1%
x$
0#
0"
1!
$end
#6
0%
1$
#12
0!
1"
1#
#18
0#
#24
1#
#30
0#
#36
