---
layout:     post
title:      vMCU MLSys 2024
subtitle:   vMCU Coordinated Memory Management and Kernel Optimization for DNN Inference on MCUs
date:       2025-04-09
author:     Treaseven
header-img: img/bg2.jpg
catalog: true
tags:
    - Tensor-level Memory Management
---

### Motivation

<img width="1000" height="300" src="../img/post-vmcu-example.png"/>


### Design

<img width="500" height="260" src="../img/post-vmcu.png"/>

**Segment-level Memory Management**

**Segment-aware Kernel Design**
- kernel design for single layer
- kernel design for multiple layer

**vMCU Compiler Support**
- vector intrinsic support
- library generation

### Evaluation

<img width="500" height="300" src="../img/post-vmcu-ram-usage.png"/>


<img width="500" height="350" src="../img/post-vmcu-energy-consumption.png"/>


<img width="500" height="350" src="../img/post-vmcu-bottleneck.png"/>


<img width="500" height="350" src="../img/post-vmcu-inverted-bottlenecks.png"/>


### Reference
[vMCU: Coordinated Memory Management and Kernel Optimization for DNN Inference on MCUs](https://sizezheng.github.io/files/vMCU.pdf)