{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1684155052740 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1684155052741 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 15 20:50:52 2023 " "Processing started: Mon May 15 20:50:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1684155052741 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1684155052741 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mcu -c mcu --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off mcu -c mcu --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1684155052741 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1684155052947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/components/up_down_counter_4bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/components/up_down_counter_4bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 up_down_counter_4bits " "Found entity 1: up_down_counter_4bits" {  } { { "design/components/up_down_counter_4bits.sv" "" { Text "E:/Verilog-Homework/design/components/up_down_counter_4bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684155052972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684155052972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/components/rgy_combination.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/components/rgy_combination.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RGY_combination " "Found entity 1: RGY_combination" {  } { { "design/components/RGY_combination.sv" "" { Text "E:/Verilog-Homework/design/components/RGY_combination.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684155052973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684155052973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/rgy_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/rgy_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RGY_top " "Found entity 1: RGY_top" {  } { { "design/RGY_top.sv" "" { Text "E:/Verilog-Homework/design/RGY_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684155052974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684155052974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/components/multiplexer_4to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/components/multiplexer_4to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexer_4to1 " "Found entity 1: multiplexer_4to1" {  } { { "design/components/multiplexer_4to1.sv" "" { Text "E:/Verilog-Homework/design/components/multiplexer_4to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684155052975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684155052975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/components/decoder_3to8.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/components/decoder_3to8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_3to8 " "Found entity 1: decoder_3to8" {  } { { "design/components/decoder_3to8.sv" "" { Text "E:/Verilog-Homework/design/components/decoder_3to8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684155052976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684155052976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/components/add_sub_4bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/components/add_sub_4bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_4bits " "Found entity 1: add_sub_4bits" {  } { { "design/components/add_sub_4bits.sv" "" { Text "E:/Verilog-Homework/design/components/add_sub_4bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684155052977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684155052977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/components/counter_4bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/components/counter_4bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_4bits " "Found entity 1: counter_4bits" {  } { { "design/components/counter_4bits.sv" "" { Text "E:/Verilog-Homework/design/components/counter_4bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684155052978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684155052978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/components/counter_3bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/components/counter_3bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_3bits " "Found entity 1: counter_3bits" {  } { { "design/components/counter_3bits.sv" "" { Text "E:/Verilog-Homework/design/components/counter_3bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684155052979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684155052979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/components/counter_2bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/components/counter_2bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_2bits " "Found entity 1: counter_2bits" {  } { { "design/components/counter_2bits.sv" "" { Text "E:/Verilog-Homework/design/components/counter_2bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684155052981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684155052981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/components/dff_pos.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/components/dff_pos.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dff_pos " "Found entity 1: dff_pos" {  } { { "design/components/dff_pos.sv" "" { Text "E:/Verilog-Homework/design/components/dff_pos.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684155052981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684155052981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/components/seven_segment.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/components/seven_segment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment " "Found entity 1: seven_segment" {  } { { "design/components/seven_segment.sv" "" { Text "E:/Verilog-Homework/design/components/seven_segment.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684155052982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684155052982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/components/full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/components/full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "design/components/full_adder.sv" "" { Text "E:/Verilog-Homework/design/components/full_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684155052983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684155052983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/mcu.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/mcu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mcu " "Found entity 1: mcu" {  } { { "design/mcu.sv" "" { Text "E:/Verilog-Homework/design/mcu.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684155052985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684155052985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/tb/test_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file simulation/tb/test_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testcounter " "Found entity 1: testcounter" {  } { { "simulation/tb/test_counter.sv" "" { Text "E:/Verilog-Homework/simulation/tb/test_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684155052986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684155052986 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mcu " "Elaborating entity \"mcu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1684155053003 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 mcu.sv(13) " "Output port \"HEX1\" at mcu.sv(13) has no driver" {  } { { "design/mcu.sv" "" { Text "E:/Verilog-Homework/design/mcu.sv" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684155053010 "|mcu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 mcu.sv(14) " "Output port \"HEX2\" at mcu.sv(14) has no driver" {  } { { "design/mcu.sv" "" { Text "E:/Verilog-Homework/design/mcu.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684155053010 "|mcu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 mcu.sv(15) " "Output port \"HEX3\" at mcu.sv(15) has no driver" {  } { { "design/mcu.sv" "" { Text "E:/Verilog-Homework/design/mcu.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684155053010 "|mcu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED mcu.sv(18) " "Output port \"LED\" at mcu.sv(18) has no driver" {  } { { "design/mcu.sv" "" { Text "E:/Verilog-Homework/design/mcu.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684155053010 "|mcu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_4bits counter_4bits:counter " "Elaborating entity \"counter_4bits\" for hierarchy \"counter_4bits:counter\"" {  } { { "design/mcu.sv" "counter" { Text "E:/Verilog-Homework/design/mcu.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684155053011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_pos counter_4bits:counter\|dff_pos:dff_posA " "Elaborating entity \"dff_pos\" for hierarchy \"counter_4bits:counter\|dff_pos:dff_posA\"" {  } { { "design/components/counter_4bits.sv" "dff_posA" { Text "E:/Verilog-Homework/design/components/counter_4bits.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684155053024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment seven_segment:s7 " "Elaborating entity \"seven_segment\" for hierarchy \"seven_segment:s7\"" {  } { { "design/mcu.sv" "s7" { Text "E:/Verilog-Homework/design/mcu.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684155053034 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4605 " "Peak virtual memory: 4605 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1684155053082 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 15 20:50:53 2023 " "Processing ended: Mon May 15 20:50:53 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1684155053082 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1684155053082 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1684155053082 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1684155053082 ""}
