Release 14.7 Map P.20131013 (lin64)
Xilinx Mapping Report File for Design 'mips'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6slx9-csg324-3 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off
-pr off -lc off -power off -o mips_map.ncd mips.ngd mips.pcf 
Target Device  : xc6slx9
Target Package : csg324
Target Speed   : -3
Mapper Version : spartan6 -- $Revision: 1.55 $
<<<<<<< HEAD
Mapped Date    : Tue Oct 18 08:59:28 2022
=======
Mapped Date    : Mon Oct 17 11:06:41 2022
>>>>>>> fd4f01c5254a38cf4d991e6a65bef431036ebc3b

Design Summary
--------------
Number of errors:      0
Number of warnings:    1
Slice Logic Utilization:
<<<<<<< HEAD
  Number of Slice Registers:                 1,249 out of  11,440   10%
    Number used as Flip Flops:               1,249
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      2,759 out of   5,720   48%
    Number used as logic:                    2,178 out of   5,720   38%
      Number using O6 output only:           1,931
      Number using O5 output only:              53
      Number using O5 and O6:                  194
=======
  Number of Slice Registers:                 1,217 out of  11,440   10%
    Number used as Flip Flops:               1,216
    Number used as Latches:                      1
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      2,691 out of   5,720   47%
    Number used as logic:                    2,110 out of   5,720   36%
      Number using O6 output only:           1,903
      Number using O5 output only:              53
      Number using O5 and O6:                  154
>>>>>>> fd4f01c5254a38cf4d991e6a65bef431036ebc3b
      Number used as ROM:                        0
    Number used as Memory:                     577 out of   1,440   40%
      Number used as Dual Port RAM:            512
        Number using O6 output only:           512
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Single Port RAM:           64
        Number using O6 output only:            64
        Number using O5 output only:             0
        Number using O5 and O6:                  0
<<<<<<< HEAD
      Number used as Shift Register:             1
        Number using O6 output only:             1
        Number using O5 output only:             0
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:      4
      Number with same-slice register load:      0
=======
      Number used as Shift Register:             0
    Number used exclusively as route-thrus:      5
      Number with same-slice register load:      1
>>>>>>> fd4f01c5254a38cf4d991e6a65bef431036ebc3b
      Number with same-slice carry load:         4
      Number with other load:                    0

Slice Logic Distribution:
<<<<<<< HEAD
  Number of occupied Slices:                   891 out of   1,430   62%
  Number of MUXCYs used:                       252 out of   2,860    8%
  Number of LUT Flip Flop pairs used:        3,127
    Number with an unused Flip Flop:         1,895 out of   3,127   60%
    Number with an unused LUT:                 368 out of   3,127   11%
    Number of fully used LUT-FF pairs:         864 out of   3,127   27%
    Number of unique control sets:              68
    Number of slice register sites lost
      to control set restrictions:             110 out of  11,440    1%
=======
  Number of occupied Slices:                   812 out of   1,430   56%
  Number of MUXCYs used:                       192 out of   2,860    6%
  Number of LUT Flip Flop pairs used:        2,964
    Number with an unused Flip Flop:         1,757 out of   2,964   59%
    Number with an unused LUT:                 273 out of   2,964    9%
    Number of fully used LUT-FF pairs:         934 out of   2,964   31%
    Number of unique control sets:              62
    Number of slice register sites lost
      to control set restrictions:              87 out of  11,440    1%
>>>>>>> fd4f01c5254a38cf4d991e6a65bef431036ebc3b

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        36 out of     200   18%
    Number of LOCed IOBs:                       36 out of      36  100%

Specific Feature Utilization:
  Number of RAMB16BWERs:                         0 out of      32    0%
  Number of RAMB8BWERs:                          0 out of      64    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 0 out of      32    0%
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       3 out of      16   18%
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                   0 out of     200    0%
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     200    0%
  Number of OLOGIC2/OSERDES2s:                   0 out of     200    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of      16    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            0 out of       2    0%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

<<<<<<< HEAD
Average Fanout of Non-Clock Nets:                5.08

Peak Memory Usage:  691 MB
Total REAL time to MAP completion:  1 mins 
Total CPU time to MAP completion:   58 secs 
=======
Average Fanout of Non-Clock Nets:                5.05

Peak Memory Usage:  695 MB
Total REAL time to MAP completion:  12 secs 
Total CPU time to MAP completion:   12 secs 
>>>>>>> fd4f01c5254a38cf4d991e6a65bef431036ebc3b

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:PhysDesignRules:372 - Gated clock. Clock net reset is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.

Section 3 - Informational
-------------------------
INFO:MapLib:562 - No environment variables are currently set.
INFO:MapLib:159 - Net Timing constraints on signal clk100mhz are pushed forward
   through input buffer.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 1.140 Volts. (default - Range: 1.140 to
   1.260 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
   2 block(s) optimized away

Section 5 - Removed Logic
-------------------------

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| B                                  | IOB              | OUTPUT    | LVCMOS33             |       | 8        | FAST |              |          |          |
| G                                  | IOB              | OUTPUT    | LVCMOS33             |       | 8        | FAST |              |          |          |
| R                                  | IOB              | OUTPUT    | LVCMOS33             |       | 8        | FAST |              |          |          |
| atn                                | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| clk100mhz                          | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| hsync                              | IOB              | OUTPUT    | LVCMOS33             |       | 8        | FAST |              |          |          |
| north                              | IOB              | INPUT     | LVCMOS33             |       |          |      |              | PULLUP   |          |
| reset0                             | IOB              | INPUT     | LVCMOS33             |       |          |      |              | PULLUP   |          |
| reset1                             | IOB              | INPUT     | LVCMOS33             |       |          |      |              | PULLUP   |          |
| rx                                 | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| salida<0>                          | IOB              | OUTPUT    | LVCMOS33             |       | 8        | FAST |              |          |          |
| salida<1>                          | IOB              | OUTPUT    | LVCMOS33             |       | 8        | FAST |              |          |          |
| salida<2>                          | IOB              | OUTPUT    | LVCMOS33             |       | 8        | FAST |              |          |          |
| salida<3>                          | IOB              | OUTPUT    | LVCMOS33             |       | 8        | FAST |              |          |          |
| salida<4>                          | IOB              | OUTPUT    | LVCMOS33             |       | 8        | FAST |              |          |          |
| salida<5>                          | IOB              | OUTPUT    | LVCMOS33             |       | 8        | FAST |              |          |          |
| salida<6>                          | IOB              | OUTPUT    | LVCMOS33             |       | 8        | FAST |              |          |          |
| salida<7>                          | IOB              | OUTPUT    | LVCMOS33             |       | 8        | FAST |              |          |          |
| sevenSegment<0>                    | IOB              | OUTPUT    | LVCMOS33             |       | 8        | FAST |              |          |          |
| sevenSegment<1>                    | IOB              | OUTPUT    | LVCMOS33             |       | 8        | FAST |              |          |          |
| sevenSegment<2>                    | IOB              | OUTPUT    | LVCMOS33             |       | 8        | FAST |              |          |          |
| sevenSegment<3>                    | IOB              | OUTPUT    | LVCMOS33             |       | 8        | FAST |              |          |          |
| sevenSegment<4>                    | IOB              | OUTPUT    | LVCMOS33             |       | 8        | FAST |              |          |          |
| sevenSegment<5>                    | IOB              | OUTPUT    | LVCMOS33             |       | 8        | FAST |              |          |          |
| sevenSegment<6>                    | IOB              | OUTPUT    | LVCMOS33             |       | 8        | FAST |              |          |          |
| sevenSegment<7>                    | IOB              | OUTPUT    | LVCMOS33             |       | 8        | FAST |              |          |          |
| sevenSegmentEnable<0>              | IOB              | OUTPUT    | LVCMOS33             |       | 8        | FAST |              |          |          |
| sevenSegmentEnable<1>              | IOB              | OUTPUT    | LVCMOS33             |       | 8        | FAST |              |          |          |
| sevenSegmentEnable<2>              | IOB              | OUTPUT    | LVCMOS33             |       | 8        | FAST |              |          |          |
| south                              | IOB              | INPUT     | LVCMOS33             |       |          |      |              | PULLUP   |          |
| sw<0>                              | IOB              | INPUT     | LVCMOS33             |       |          |      |              | PULLUP   |          |
| sw<1>                              | IOB              | INPUT     | LVCMOS33             |       |          |      |              | PULLUP   |          |
| sw<2>                              | IOB              | INPUT     | LVCMOS33             |       |          |      |              | PULLUP   |          |
| sw<3>                              | IOB              | INPUT     | LVCMOS33             |       |          |      |              | PULLUP   |          |
| tx                                 | IOB              | OUTPUT    | LVCMOS33             |       | 8        | FAST |              |          |          |
| vsync                              | IOB              | OUTPUT    | LVCMOS33             |       | 8        | FAST |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
