Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/XILINX/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_behav xil_defaultlib.pipeline xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Robles/Downloads/IF_class_discussion-2/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/flopr.sv" Line 1. Module flopr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Robles/Downloads/IF_class_discussion-2/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/adder.sv" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Robles/Downloads/IF_class_discussion-2/IF_class_discussion/IF_class_discussion.srcs/sources_1/new/IDecode.sv" Line 2. Module IDecode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Robles/Downloads/IF_class_discussion-2/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/flopr.sv" Line 1. Module flopr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Robles/Downloads/IF_class_discussion-2/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/adder.sv" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Robles/Downloads/IF_class_discussion-2/IF_class_discussion/IF_class_discussion.srcs/sources_1/new/IDecode.sv" Line 2. Module IDecode doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.ifetch
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.IDecode
Compiling module xil_defaultlib.pipeline
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_behav
