
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//ionice_gcc_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401150 <.init>:
  401150:	stp	x29, x30, [sp, #-16]!
  401154:	mov	x29, sp
  401158:	bl	401cc4 <ferror@plt+0x824>
  40115c:	ldp	x29, x30, [sp], #16
  401160:	ret

Disassembly of section .plt:

0000000000401170 <memcpy@plt-0x20>:
  401170:	stp	x16, x30, [sp, #-16]!
  401174:	adrp	x16, 415000 <ferror@plt+0x13b60>
  401178:	ldr	x17, [x16, #4088]
  40117c:	add	x16, x16, #0xff8
  401180:	br	x17
  401184:	nop
  401188:	nop
  40118c:	nop

0000000000401190 <memcpy@plt>:
  401190:	adrp	x16, 416000 <ferror@plt+0x14b60>
  401194:	ldr	x17, [x16]
  401198:	add	x16, x16, #0x0
  40119c:	br	x17

00000000004011a0 <_exit@plt>:
  4011a0:	adrp	x16, 416000 <ferror@plt+0x14b60>
  4011a4:	ldr	x17, [x16, #8]
  4011a8:	add	x16, x16, #0x8
  4011ac:	br	x17

00000000004011b0 <strtoul@plt>:
  4011b0:	adrp	x16, 416000 <ferror@plt+0x14b60>
  4011b4:	ldr	x17, [x16, #16]
  4011b8:	add	x16, x16, #0x10
  4011bc:	br	x17

00000000004011c0 <strlen@plt>:
  4011c0:	adrp	x16, 416000 <ferror@plt+0x14b60>
  4011c4:	ldr	x17, [x16, #24]
  4011c8:	add	x16, x16, #0x18
  4011cc:	br	x17

00000000004011d0 <fputs@plt>:
  4011d0:	adrp	x16, 416000 <ferror@plt+0x14b60>
  4011d4:	ldr	x17, [x16, #32]
  4011d8:	add	x16, x16, #0x20
  4011dc:	br	x17

00000000004011e0 <exit@plt>:
  4011e0:	adrp	x16, 416000 <ferror@plt+0x14b60>
  4011e4:	ldr	x17, [x16, #40]
  4011e8:	add	x16, x16, #0x28
  4011ec:	br	x17

00000000004011f0 <dup@plt>:
  4011f0:	adrp	x16, 416000 <ferror@plt+0x14b60>
  4011f4:	ldr	x17, [x16, #48]
  4011f8:	add	x16, x16, #0x30
  4011fc:	br	x17

0000000000401200 <strtod@plt>:
  401200:	adrp	x16, 416000 <ferror@plt+0x14b60>
  401204:	ldr	x17, [x16, #56]
  401208:	add	x16, x16, #0x38
  40120c:	br	x17

0000000000401210 <__cxa_atexit@plt>:
  401210:	adrp	x16, 416000 <ferror@plt+0x14b60>
  401214:	ldr	x17, [x16, #64]
  401218:	add	x16, x16, #0x40
  40121c:	br	x17

0000000000401220 <fputc@plt>:
  401220:	adrp	x16, 416000 <ferror@plt+0x14b60>
  401224:	ldr	x17, [x16, #72]
  401228:	add	x16, x16, #0x48
  40122c:	br	x17

0000000000401230 <snprintf@plt>:
  401230:	adrp	x16, 416000 <ferror@plt+0x14b60>
  401234:	ldr	x17, [x16, #80]
  401238:	add	x16, x16, #0x50
  40123c:	br	x17

0000000000401240 <localeconv@plt>:
  401240:	adrp	x16, 416000 <ferror@plt+0x14b60>
  401244:	ldr	x17, [x16, #88]
  401248:	add	x16, x16, #0x58
  40124c:	br	x17

0000000000401250 <fileno@plt>:
  401250:	adrp	x16, 416000 <ferror@plt+0x14b60>
  401254:	ldr	x17, [x16, #96]
  401258:	add	x16, x16, #0x60
  40125c:	br	x17

0000000000401260 <malloc@plt>:
  401260:	adrp	x16, 416000 <ferror@plt+0x14b60>
  401264:	ldr	x17, [x16, #104]
  401268:	add	x16, x16, #0x68
  40126c:	br	x17

0000000000401270 <__strtol_internal@plt>:
  401270:	adrp	x16, 416000 <ferror@plt+0x14b60>
  401274:	ldr	x17, [x16, #112]
  401278:	add	x16, x16, #0x70
  40127c:	br	x17

0000000000401280 <strncmp@plt>:
  401280:	adrp	x16, 416000 <ferror@plt+0x14b60>
  401284:	ldr	x17, [x16, #120]
  401288:	add	x16, x16, #0x78
  40128c:	br	x17

0000000000401290 <bindtextdomain@plt>:
  401290:	adrp	x16, 416000 <ferror@plt+0x14b60>
  401294:	ldr	x17, [x16, #128]
  401298:	add	x16, x16, #0x80
  40129c:	br	x17

00000000004012a0 <__libc_start_main@plt>:
  4012a0:	adrp	x16, 416000 <ferror@plt+0x14b60>
  4012a4:	ldr	x17, [x16, #136]
  4012a8:	add	x16, x16, #0x88
  4012ac:	br	x17

00000000004012b0 <fgetc@plt>:
  4012b0:	adrp	x16, 416000 <ferror@plt+0x14b60>
  4012b4:	ldr	x17, [x16, #144]
  4012b8:	add	x16, x16, #0x90
  4012bc:	br	x17

00000000004012c0 <__strtoul_internal@plt>:
  4012c0:	adrp	x16, 416000 <ferror@plt+0x14b60>
  4012c4:	ldr	x17, [x16, #152]
  4012c8:	add	x16, x16, #0x98
  4012cc:	br	x17

00000000004012d0 <strcasecmp@plt>:
  4012d0:	adrp	x16, 416000 <ferror@plt+0x14b60>
  4012d4:	ldr	x17, [x16, #160]
  4012d8:	add	x16, x16, #0xa0
  4012dc:	br	x17

00000000004012e0 <strdup@plt>:
  4012e0:	adrp	x16, 416000 <ferror@plt+0x14b60>
  4012e4:	ldr	x17, [x16, #168]
  4012e8:	add	x16, x16, #0xa8
  4012ec:	br	x17

00000000004012f0 <close@plt>:
  4012f0:	adrp	x16, 416000 <ferror@plt+0x14b60>
  4012f4:	ldr	x17, [x16, #176]
  4012f8:	add	x16, x16, #0xb0
  4012fc:	br	x17

0000000000401300 <__gmon_start__@plt>:
  401300:	adrp	x16, 416000 <ferror@plt+0x14b60>
  401304:	ldr	x17, [x16, #184]
  401308:	add	x16, x16, #0xb8
  40130c:	br	x17

0000000000401310 <abort@plt>:
  401310:	adrp	x16, 416000 <ferror@plt+0x14b60>
  401314:	ldr	x17, [x16, #192]
  401318:	add	x16, x16, #0xc0
  40131c:	br	x17

0000000000401320 <puts@plt>:
  401320:	adrp	x16, 416000 <ferror@plt+0x14b60>
  401324:	ldr	x17, [x16, #200]
  401328:	add	x16, x16, #0xc8
  40132c:	br	x17

0000000000401330 <textdomain@plt>:
  401330:	adrp	x16, 416000 <ferror@plt+0x14b60>
  401334:	ldr	x17, [x16, #208]
  401338:	add	x16, x16, #0xd0
  40133c:	br	x17

0000000000401340 <getopt_long@plt>:
  401340:	adrp	x16, 416000 <ferror@plt+0x14b60>
  401344:	ldr	x17, [x16, #216]
  401348:	add	x16, x16, #0xd8
  40134c:	br	x17

0000000000401350 <execvp@plt>:
  401350:	adrp	x16, 416000 <ferror@plt+0x14b60>
  401354:	ldr	x17, [x16, #224]
  401358:	add	x16, x16, #0xe0
  40135c:	br	x17

0000000000401360 <strcmp@plt>:
  401360:	adrp	x16, 416000 <ferror@plt+0x14b60>
  401364:	ldr	x17, [x16, #232]
  401368:	add	x16, x16, #0xe8
  40136c:	br	x17

0000000000401370 <warn@plt>:
  401370:	adrp	x16, 416000 <ferror@plt+0x14b60>
  401374:	ldr	x17, [x16, #240]
  401378:	add	x16, x16, #0xf0
  40137c:	br	x17

0000000000401380 <__ctype_b_loc@plt>:
  401380:	adrp	x16, 416000 <ferror@plt+0x14b60>
  401384:	ldr	x17, [x16, #248]
  401388:	add	x16, x16, #0xf8
  40138c:	br	x17

0000000000401390 <strtol@plt>:
  401390:	adrp	x16, 416000 <ferror@plt+0x14b60>
  401394:	ldr	x17, [x16, #256]
  401398:	add	x16, x16, #0x100
  40139c:	br	x17

00000000004013a0 <free@plt>:
  4013a0:	adrp	x16, 416000 <ferror@plt+0x14b60>
  4013a4:	ldr	x17, [x16, #264]
  4013a8:	add	x16, x16, #0x108
  4013ac:	br	x17

00000000004013b0 <vasprintf@plt>:
  4013b0:	adrp	x16, 416000 <ferror@plt+0x14b60>
  4013b4:	ldr	x17, [x16, #272]
  4013b8:	add	x16, x16, #0x110
  4013bc:	br	x17

00000000004013c0 <strndup@plt>:
  4013c0:	adrp	x16, 416000 <ferror@plt+0x14b60>
  4013c4:	ldr	x17, [x16, #280]
  4013c8:	add	x16, x16, #0x118
  4013cc:	br	x17

00000000004013d0 <strspn@plt>:
  4013d0:	adrp	x16, 416000 <ferror@plt+0x14b60>
  4013d4:	ldr	x17, [x16, #288]
  4013d8:	add	x16, x16, #0x120
  4013dc:	br	x17

00000000004013e0 <strchr@plt>:
  4013e0:	adrp	x16, 416000 <ferror@plt+0x14b60>
  4013e4:	ldr	x17, [x16, #296]
  4013e8:	add	x16, x16, #0x128
  4013ec:	br	x17

00000000004013f0 <fflush@plt>:
  4013f0:	adrp	x16, 416000 <ferror@plt+0x14b60>
  4013f4:	ldr	x17, [x16, #304]
  4013f8:	add	x16, x16, #0x130
  4013fc:	br	x17

0000000000401400 <warnx@plt>:
  401400:	adrp	x16, 416000 <ferror@plt+0x14b60>
  401404:	ldr	x17, [x16, #312]
  401408:	add	x16, x16, #0x138
  40140c:	br	x17

0000000000401410 <dcgettext@plt>:
  401410:	adrp	x16, 416000 <ferror@plt+0x14b60>
  401414:	ldr	x17, [x16, #320]
  401418:	add	x16, x16, #0x140
  40141c:	br	x17

0000000000401420 <errx@plt>:
  401420:	adrp	x16, 416000 <ferror@plt+0x14b60>
  401424:	ldr	x17, [x16, #328]
  401428:	add	x16, x16, #0x148
  40142c:	br	x17

0000000000401430 <strcspn@plt>:
  401430:	adrp	x16, 416000 <ferror@plt+0x14b60>
  401434:	ldr	x17, [x16, #336]
  401438:	add	x16, x16, #0x150
  40143c:	br	x17

0000000000401440 <printf@plt>:
  401440:	adrp	x16, 416000 <ferror@plt+0x14b60>
  401444:	ldr	x17, [x16, #344]
  401448:	add	x16, x16, #0x158
  40144c:	br	x17

0000000000401450 <__errno_location@plt>:
  401450:	adrp	x16, 416000 <ferror@plt+0x14b60>
  401454:	ldr	x17, [x16, #352]
  401458:	add	x16, x16, #0x160
  40145c:	br	x17

0000000000401460 <syscall@plt>:
  401460:	adrp	x16, 416000 <ferror@plt+0x14b60>
  401464:	ldr	x17, [x16, #360]
  401468:	add	x16, x16, #0x168
  40146c:	br	x17

0000000000401470 <fprintf@plt>:
  401470:	adrp	x16, 416000 <ferror@plt+0x14b60>
  401474:	ldr	x17, [x16, #368]
  401478:	add	x16, x16, #0x170
  40147c:	br	x17

0000000000401480 <err@plt>:
  401480:	adrp	x16, 416000 <ferror@plt+0x14b60>
  401484:	ldr	x17, [x16, #376]
  401488:	add	x16, x16, #0x178
  40148c:	br	x17

0000000000401490 <setlocale@plt>:
  401490:	adrp	x16, 416000 <ferror@plt+0x14b60>
  401494:	ldr	x17, [x16, #384]
  401498:	add	x16, x16, #0x180
  40149c:	br	x17

00000000004014a0 <ferror@plt>:
  4014a0:	adrp	x16, 416000 <ferror@plt+0x14b60>
  4014a4:	ldr	x17, [x16, #392]
  4014a8:	add	x16, x16, #0x188
  4014ac:	br	x17

Disassembly of section .text:

00000000004014b0 <.text>:
  4014b0:	stp	x29, x30, [sp, #-112]!
  4014b4:	mov	x29, sp
  4014b8:	stp	x19, x20, [sp, #16]
  4014bc:	adrp	x19, 403000 <ferror@plt+0x1b60>
  4014c0:	add	x19, x19, #0xf88
  4014c4:	stp	x21, x22, [sp, #32]
  4014c8:	mov	w22, w0
  4014cc:	mov	x21, x1
  4014d0:	mov	w0, #0x6                   	// #6
  4014d4:	adrp	x1, 404000 <ferror@plt+0x2b60>
  4014d8:	add	x1, x1, #0xc8
  4014dc:	stp	x23, x24, [sp, #48]
  4014e0:	adrp	x20, 404000 <ferror@plt+0x2b60>
  4014e4:	stp	x25, x26, [sp, #64]
  4014e8:	add	x20, x20, #0x570
  4014ec:	adrp	x23, 404000 <ferror@plt+0x2b60>
  4014f0:	stp	x27, x28, [sp, #80]
  4014f4:	bl	401490 <setlocale@plt>
  4014f8:	adrp	x1, 403000 <ferror@plt+0x1b60>
  4014fc:	add	x1, x1, #0xf70
  401500:	mov	x0, x19
  401504:	bl	401290 <bindtextdomain@plt>
  401508:	adrp	x28, 403000 <ferror@plt+0x1b60>
  40150c:	mov	x0, x19
  401510:	add	x20, x20, #0x20
  401514:	bl	401330 <textdomain@plt>
  401518:	add	x23, x23, #0x480
  40151c:	adrp	x0, 401000 <memcpy@plt-0x190>
  401520:	add	x0, x0, #0xea0
  401524:	bl	403ed8 <ferror@plt+0x2a38>
  401528:	add	x28, x28, #0xf98
  40152c:	adrp	x0, 416000 <ferror@plt+0x14b60>
  401530:	add	x0, x0, #0x1d4
  401534:	str	x0, [sp, #104]
  401538:	mov	w0, #0x2                   	// #2
  40153c:	mov	x19, #0x0                   	// #0
  401540:	mov	w25, #0x0                   	// #0
  401544:	mov	w24, #0x0                   	// #0
  401548:	mov	w26, #0x0                   	// #0
  40154c:	str	w0, [sp, #100]
  401550:	mov	w0, #0x4                   	// #4
  401554:	str	w0, [sp, #96]
  401558:	mov	x3, x20
  40155c:	mov	x2, x23
  401560:	mov	x1, x21
  401564:	mov	w0, w22
  401568:	mov	x4, #0x0                   	// #0
  40156c:	bl	401340 <getopt_long@plt>
  401570:	cmn	w0, #0x1
  401574:	b.eq	4015fc <ferror@plt+0x15c>  // b.none
  401578:	cmp	w0, #0x6e
  40157c:	b.eq	40194c <ferror@plt+0x4ac>  // b.none
  401580:	b.gt	4016b0 <ferror@plt+0x210>
  401584:	cmp	w0, #0x56
  401588:	b.eq	40197c <ferror@plt+0x4dc>  // b.none
  40158c:	b.le	4018bc <ferror@plt+0x41c>
  401590:	cmp	w0, #0x63
  401594:	b.ne	4016f8 <ferror@plt+0x258>  // b.any
  401598:	bl	401380 <__ctype_b_loc@plt>
  40159c:	adrp	x1, 416000 <ferror@plt+0x14b60>
  4015a0:	ldr	x0, [x0]
  4015a4:	ldr	x27, [x1, #432]
  4015a8:	ldrsb	x1, [x27]
  4015ac:	ldrh	w0, [x0, x1, lsl #1]
  4015b0:	tbz	w0, #11, 4019ac <ferror@plt+0x50c>
  4015b4:	mov	w2, #0x5                   	// #5
  4015b8:	adrp	x1, 403000 <ferror@plt+0x1b60>
  4015bc:	mov	x0, #0x0                   	// #0
  4015c0:	add	x1, x1, #0xfb8
  4015c4:	orr	w26, w26, #0x2
  4015c8:	bl	401410 <dcgettext@plt>
  4015cc:	mov	x1, x0
  4015d0:	mov	x0, x27
  4015d4:	bl	402a70 <ferror@plt+0x15d0>
  4015d8:	str	w0, [sp, #100]
  4015dc:	mov	x3, x20
  4015e0:	mov	x2, x23
  4015e4:	mov	x1, x21
  4015e8:	mov	w0, w22
  4015ec:	mov	x4, #0x0                   	// #0
  4015f0:	bl	401340 <getopt_long@plt>
  4015f4:	cmn	w0, #0x1
  4015f8:	b.ne	401578 <ferror@plt+0xd8>  // b.any
  4015fc:	ldr	w0, [sp, #100]
  401600:	cmp	w0, #0x2
  401604:	b.gt	401ad4 <ferror@plt+0x634>
  401608:	cmp	w0, #0x0
  40160c:	b.gt	401a4c <ferror@plt+0x5ac>
  401610:	b.ne	401a24 <ferror@plt+0x584>  // b.any
  401614:	and	w0, w26, #0x1
  401618:	str	w0, [sp, #96]
  40161c:	tbz	w26, #0, 401a4c <ferror@plt+0x5ac>
  401620:	adrp	x0, 416000 <ferror@plt+0x14b60>
  401624:	ldr	w0, [x0, #468]
  401628:	str	w0, [sp, #96]
  40162c:	cbz	w0, 401c20 <ferror@plt+0x780>
  401630:	str	wzr, [sp, #96]
  401634:	cmp	w25, #0x0
  401638:	cset	w0, ne  // ne = any
  40163c:	cmp	w26, #0x0
  401640:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  401644:	b.eq	401ba4 <ferror@plt+0x704>  // b.none
  401648:	ldp	w2, w1, [sp, #96]
  40164c:	mov	w0, w24
  401650:	mov	w3, w25
  401654:	adrp	x20, 416000 <ferror@plt+0x14b60>
  401658:	add	x20, x20, #0x1b8
  40165c:	bl	401e40 <ferror@plt+0x9a0>
  401660:	b	401684 <ferror@plt+0x1e4>
  401664:	mov	x1, x19
  401668:	bl	402a70 <ferror@plt+0x15d0>
  40166c:	ldp	w2, w1, [sp, #96]
  401670:	mov	w3, w25
  401674:	bl	401e40 <ferror@plt+0x9a0>
  401678:	ldr	w0, [x20]
  40167c:	add	w0, w0, #0x1
  401680:	str	w0, [x20]
  401684:	ldrsw	x0, [x20]
  401688:	ldr	x0, [x21, x0, lsl #3]
  40168c:	cbnz	x0, 401664 <ferror@plt+0x1c4>
  401690:	mov	w0, #0x0                   	// #0
  401694:	ldp	x19, x20, [sp, #16]
  401698:	ldp	x21, x22, [sp, #32]
  40169c:	ldp	x23, x24, [sp, #48]
  4016a0:	ldp	x25, x26, [sp, #64]
  4016a4:	ldp	x27, x28, [sp, #80]
  4016a8:	ldp	x29, x30, [sp], #112
  4016ac:	ret
  4016b0:	cmp	w0, #0x74
  4016b4:	b.eq	40193c <ferror@plt+0x49c>  // b.none
  4016b8:	cmp	w0, #0x75
  4016bc:	b.ne	4018fc <ferror@plt+0x45c>  // b.any
  4016c0:	cbnz	w25, 401c54 <ferror@plt+0x7b4>
  4016c4:	mov	w2, #0x5                   	// #5
  4016c8:	adrp	x1, 404000 <ferror@plt+0x2b60>
  4016cc:	mov	x0, #0x0                   	// #0
  4016d0:	add	x1, x1, #0x80
  4016d4:	bl	401410 <dcgettext@plt>
  4016d8:	mov	x1, x0
  4016dc:	adrp	x2, 416000 <ferror@plt+0x14b60>
  4016e0:	mov	x19, x0
  4016e4:	mov	w25, #0x3                   	// #3
  4016e8:	ldr	x0, [x2, #432]
  4016ec:	bl	402a70 <ferror@plt+0x15d0>
  4016f0:	mov	w24, w0
  4016f4:	b	401558 <ferror@plt+0xb8>
  4016f8:	cmp	w0, #0x68
  4016fc:	b.ne	401c3c <ferror@plt+0x79c>  // b.any
  401700:	adrp	x3, 416000 <ferror@plt+0x14b60>
  401704:	mov	w2, #0x5                   	// #5
  401708:	adrp	x1, 404000 <ferror@plt+0x2b60>
  40170c:	mov	x0, #0x0                   	// #0
  401710:	ldr	x19, [x3, #448]
  401714:	add	x1, x1, #0xc0
  401718:	bl	401410 <dcgettext@plt>
  40171c:	mov	x1, x19
  401720:	bl	4011d0 <fputs@plt>
  401724:	mov	w2, #0x5                   	// #5
  401728:	adrp	x1, 404000 <ferror@plt+0x2b60>
  40172c:	mov	x0, #0x0                   	// #0
  401730:	add	x1, x1, #0xd0
  401734:	bl	401410 <dcgettext@plt>
  401738:	mov	x1, x0
  40173c:	adrp	x2, 416000 <ferror@plt+0x14b60>
  401740:	mov	x0, x19
  401744:	ldr	x2, [x2, #456]
  401748:	bl	401470 <fprintf@plt>
  40174c:	mov	x1, x19
  401750:	mov	w0, #0xa                   	// #10
  401754:	bl	401220 <fputc@plt>
  401758:	mov	w2, #0x5                   	// #5
  40175c:	adrp	x1, 404000 <ferror@plt+0x2b60>
  401760:	mov	x0, #0x0                   	// #0
  401764:	add	x1, x1, #0x140
  401768:	bl	401410 <dcgettext@plt>
  40176c:	mov	x1, x19
  401770:	bl	4011d0 <fputs@plt>
  401774:	mov	w2, #0x5                   	// #5
  401778:	adrp	x1, 404000 <ferror@plt+0x2b60>
  40177c:	mov	x0, #0x0                   	// #0
  401780:	add	x1, x1, #0x188
  401784:	bl	401410 <dcgettext@plt>
  401788:	mov	x1, x19
  40178c:	bl	4011d0 <fputs@plt>
  401790:	mov	w2, #0x5                   	// #5
  401794:	adrp	x1, 404000 <ferror@plt+0x2b60>
  401798:	mov	x0, #0x0                   	// #0
  40179c:	add	x1, x1, #0x198
  4017a0:	bl	401410 <dcgettext@plt>
  4017a4:	mov	x1, x19
  4017a8:	bl	4011d0 <fputs@plt>
  4017ac:	mov	w2, #0x5                   	// #5
  4017b0:	adrp	x1, 404000 <ferror@plt+0x2b60>
  4017b4:	mov	x0, #0x0                   	// #0
  4017b8:	add	x1, x1, #0x220
  4017bc:	bl	401410 <dcgettext@plt>
  4017c0:	mov	x1, x19
  4017c4:	bl	4011d0 <fputs@plt>
  4017c8:	mov	w2, #0x5                   	// #5
  4017cc:	adrp	x1, 404000 <ferror@plt+0x2b60>
  4017d0:	mov	x0, #0x0                   	// #0
  4017d4:	add	x1, x1, #0x2b8
  4017d8:	bl	401410 <dcgettext@plt>
  4017dc:	mov	x1, x19
  4017e0:	bl	4011d0 <fputs@plt>
  4017e4:	mov	w2, #0x5                   	// #5
  4017e8:	adrp	x1, 404000 <ferror@plt+0x2b60>
  4017ec:	mov	x0, #0x0                   	// #0
  4017f0:	add	x1, x1, #0x2f8
  4017f4:	bl	401410 <dcgettext@plt>
  4017f8:	mov	x1, x19
  4017fc:	bl	4011d0 <fputs@plt>
  401800:	mov	w2, #0x5                   	// #5
  401804:	adrp	x1, 404000 <ferror@plt+0x2b60>
  401808:	mov	x0, #0x0                   	// #0
  40180c:	add	x1, x1, #0x348
  401810:	bl	401410 <dcgettext@plt>
  401814:	mov	x1, x19
  401818:	bl	4011d0 <fputs@plt>
  40181c:	mov	w2, #0x5                   	// #5
  401820:	adrp	x1, 404000 <ferror@plt+0x2b60>
  401824:	mov	x0, #0x0                   	// #0
  401828:	add	x1, x1, #0x378
  40182c:	bl	401410 <dcgettext@plt>
  401830:	mov	x1, x19
  401834:	bl	4011d0 <fputs@plt>
  401838:	mov	x1, x19
  40183c:	mov	w0, #0xa                   	// #10
  401840:	bl	401220 <fputc@plt>
  401844:	mov	w2, #0x5                   	// #5
  401848:	adrp	x1, 404000 <ferror@plt+0x2b60>
  40184c:	mov	x0, #0x0                   	// #0
  401850:	add	x1, x1, #0x3c8
  401854:	bl	401410 <dcgettext@plt>
  401858:	mov	x19, x0
  40185c:	mov	w2, #0x5                   	// #5
  401860:	adrp	x1, 404000 <ferror@plt+0x2b60>
  401864:	mov	x0, #0x0                   	// #0
  401868:	add	x1, x1, #0x3e0
  40186c:	bl	401410 <dcgettext@plt>
  401870:	mov	x4, x0
  401874:	adrp	x3, 404000 <ferror@plt+0x2b60>
  401878:	add	x3, x3, #0x3f0
  40187c:	mov	x2, x19
  401880:	adrp	x1, 404000 <ferror@plt+0x2b60>
  401884:	adrp	x0, 404000 <ferror@plt+0x2b60>
  401888:	add	x1, x1, #0x400
  40188c:	add	x0, x0, #0x410
  401890:	bl	401440 <printf@plt>
  401894:	mov	w2, #0x5                   	// #5
  401898:	adrp	x1, 404000 <ferror@plt+0x2b60>
  40189c:	mov	x0, #0x0                   	// #0
  4018a0:	add	x1, x1, #0x428
  4018a4:	bl	401410 <dcgettext@plt>
  4018a8:	adrp	x1, 404000 <ferror@plt+0x2b60>
  4018ac:	add	x1, x1, #0x448
  4018b0:	bl	401440 <printf@plt>
  4018b4:	mov	w0, #0x0                   	// #0
  4018b8:	bl	4011e0 <exit@plt>
  4018bc:	cmp	w0, #0x50
  4018c0:	b.ne	401c3c <ferror@plt+0x79c>  // b.any
  4018c4:	cbnz	w25, 401c54 <ferror@plt+0x7b4>
  4018c8:	mov	w2, #0x5                   	// #5
  4018cc:	adrp	x1, 404000 <ferror@plt+0x2b60>
  4018d0:	mov	x0, #0x0                   	// #0
  4018d4:	add	x1, x1, #0x68
  4018d8:	bl	401410 <dcgettext@plt>
  4018dc:	mov	x1, x0
  4018e0:	adrp	x2, 416000 <ferror@plt+0x14b60>
  4018e4:	mov	x19, x0
  4018e8:	mov	w25, #0x2                   	// #2
  4018ec:	ldr	x0, [x2, #432]
  4018f0:	bl	402a70 <ferror@plt+0x15d0>
  4018f4:	mov	w24, w0
  4018f8:	b	401558 <ferror@plt+0xb8>
  4018fc:	cmp	w0, #0x70
  401900:	b.ne	401c3c <ferror@plt+0x79c>  // b.any
  401904:	cbnz	w25, 401c54 <ferror@plt+0x7b4>
  401908:	mov	w2, #0x5                   	// #5
  40190c:	adrp	x1, 404000 <ferror@plt+0x2b60>
  401910:	mov	x0, #0x0                   	// #0
  401914:	add	x1, x1, #0x50
  401918:	bl	401410 <dcgettext@plt>
  40191c:	mov	x1, x0
  401920:	adrp	x2, 416000 <ferror@plt+0x14b60>
  401924:	mov	x19, x0
  401928:	mov	w25, #0x1                   	// #1
  40192c:	ldr	x0, [x2, #432]
  401930:	bl	402a70 <ferror@plt+0x15d0>
  401934:	mov	w24, w0
  401938:	b	401558 <ferror@plt+0xb8>
  40193c:	ldr	x1, [sp, #104]
  401940:	mov	w0, #0x1                   	// #1
  401944:	str	w0, [x1]
  401948:	b	401558 <ferror@plt+0xb8>
  40194c:	adrp	x3, 416000 <ferror@plt+0x14b60>
  401950:	mov	w2, #0x5                   	// #5
  401954:	mov	x1, x28
  401958:	mov	x0, #0x0                   	// #0
  40195c:	ldr	x27, [x3, #432]
  401960:	bl	401410 <dcgettext@plt>
  401964:	orr	w26, w26, #0x1
  401968:	mov	x1, x0
  40196c:	mov	x0, x27
  401970:	bl	402a70 <ferror@plt+0x15d0>
  401974:	str	w0, [sp, #96]
  401978:	b	401558 <ferror@plt+0xb8>
  40197c:	mov	w2, #0x5                   	// #5
  401980:	adrp	x1, 404000 <ferror@plt+0x2b60>
  401984:	mov	x0, #0x0                   	// #0
  401988:	add	x1, x1, #0x98
  40198c:	bl	401410 <dcgettext@plt>
  401990:	adrp	x1, 416000 <ferror@plt+0x14b60>
  401994:	adrp	x2, 404000 <ferror@plt+0x2b60>
  401998:	add	x2, x2, #0xa8
  40199c:	ldr	x1, [x1, #456]
  4019a0:	bl	401440 <printf@plt>
  4019a4:	mov	w0, #0x0                   	// #0
  4019a8:	bl	4011e0 <exit@plt>
  4019ac:	adrp	x1, 403000 <ferror@plt+0x1b60>
  4019b0:	mov	x0, x27
  4019b4:	add	x1, x1, #0xfd0
  4019b8:	bl	4012d0 <strcasecmp@plt>
  4019bc:	cbz	w0, 401b70 <ferror@plt+0x6d0>
  4019c0:	adrp	x1, 403000 <ferror@plt+0x1b60>
  4019c4:	mov	x0, x27
  4019c8:	add	x1, x1, #0xfd8
  4019cc:	bl	4012d0 <strcasecmp@plt>
  4019d0:	cbz	w0, 401b80 <ferror@plt+0x6e0>
  4019d4:	adrp	x1, 403000 <ferror@plt+0x1b60>
  4019d8:	mov	x0, x27
  4019dc:	add	x1, x1, #0xfe8
  4019e0:	bl	4012d0 <strcasecmp@plt>
  4019e4:	cbz	w0, 401b8c <ferror@plt+0x6ec>
  4019e8:	adrp	x1, 403000 <ferror@plt+0x1b60>
  4019ec:	mov	x0, x27
  4019f0:	add	x1, x1, #0xff8
  4019f4:	bl	4012d0 <strcasecmp@plt>
  4019f8:	cbz	w0, 401b98 <ferror@plt+0x6f8>
  4019fc:	mov	w2, #0x5                   	// #5
  401a00:	adrp	x1, 404000 <ferror@plt+0x2b60>
  401a04:	mov	x0, #0x0                   	// #0
  401a08:	add	x1, x1, #0x0
  401a0c:	bl	401410 <dcgettext@plt>
  401a10:	adrp	x1, 416000 <ferror@plt+0x14b60>
  401a14:	ldr	x2, [x1, #432]
  401a18:	mov	x1, x0
  401a1c:	mov	w0, #0x1                   	// #1
  401a20:	bl	401420 <errx@plt>
  401a24:	adrp	x0, 416000 <ferror@plt+0x14b60>
  401a28:	ldr	w0, [x0, #468]
  401a2c:	cbnz	w0, 401a4c <ferror@plt+0x5ac>
  401a30:	mov	w2, #0x5                   	// #5
  401a34:	adrp	x1, 404000 <ferror@plt+0x2b60>
  401a38:	mov	x0, #0x0                   	// #0
  401a3c:	add	x1, x1, #0x4f0
  401a40:	bl	401410 <dcgettext@plt>
  401a44:	ldr	w1, [sp, #100]
  401a48:	bl	401400 <warnx@plt>
  401a4c:	orr	w0, w26, w24
  401a50:	cbnz	w0, 401b18 <ferror@plt+0x678>
  401a54:	adrp	x20, 416000 <ferror@plt+0x14b60>
  401a58:	ldr	w0, [x20, #440]
  401a5c:	cmp	w0, w22
  401a60:	b.eq	401b08 <ferror@plt+0x668>  // b.none
  401a64:	cbnz	w25, 401b2c <ferror@plt+0x68c>
  401a68:	ldrsw	x0, [x20, #440]
  401a6c:	ldr	x0, [x21, x0, lsl #3]
  401a70:	cbz	x0, 401bac <ferror@plt+0x70c>
  401a74:	ldp	w2, w1, [sp, #96]
  401a78:	mov	w3, #0x1                   	// #1
  401a7c:	mov	w0, #0x0                   	// #0
  401a80:	bl	401e40 <ferror@plt+0x9a0>
  401a84:	ldrsw	x0, [x20, #440]
  401a88:	add	x1, x21, x0, lsl #3
  401a8c:	ldr	x0, [x21, x0, lsl #3]
  401a90:	bl	401350 <execvp@plt>
  401a94:	bl	401450 <__errno_location@plt>
  401a98:	mov	x3, x0
  401a9c:	mov	w2, #0x5                   	// #5
  401aa0:	adrp	x1, 404000 <ferror@plt+0x2b60>
  401aa4:	mov	x0, #0x0                   	// #0
  401aa8:	add	x1, x1, #0x508
  401aac:	ldr	w3, [x3]
  401ab0:	cmp	w3, #0x2
  401ab4:	cset	w19, eq  // eq = none
  401ab8:	add	w19, w19, #0x7e
  401abc:	bl	401410 <dcgettext@plt>
  401ac0:	mov	x1, x0
  401ac4:	ldrsw	x2, [x20, #440]
  401ac8:	mov	w0, w19
  401acc:	ldr	x2, [x21, x2, lsl #3]
  401ad0:	bl	401480 <err@plt>
  401ad4:	ldr	w0, [sp, #100]
  401ad8:	cmp	w0, #0x3
  401adc:	b.ne	401a24 <ferror@plt+0x584>  // b.any
  401ae0:	tbz	w26, #0, 401afc <ferror@plt+0x65c>
  401ae4:	adrp	x0, 416000 <ferror@plt+0x14b60>
  401ae8:	ldr	w0, [x0, #468]
  401aec:	cbz	w0, 401bfc <ferror@plt+0x75c>
  401af0:	mov	w0, #0x7                   	// #7
  401af4:	str	w0, [sp, #96]
  401af8:	b	401634 <ferror@plt+0x194>
  401afc:	mov	w0, #0x7                   	// #7
  401b00:	str	w0, [sp, #96]
  401b04:	b	401a4c <ferror@plt+0x5ac>
  401b08:	mov	w1, #0x1                   	// #1
  401b0c:	mov	w0, #0x0                   	// #0
  401b10:	bl	401d80 <ferror@plt+0x8e0>
  401b14:	b	401690 <ferror@plt+0x1f0>
  401b18:	cmp	w25, #0x0
  401b1c:	cset	w0, ne  // ne = any
  401b20:	cmp	w26, #0x0
  401b24:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  401b28:	b.eq	40163c <ferror@plt+0x19c>  // b.none
  401b2c:	mov	w0, w24
  401b30:	mov	w1, w25
  401b34:	adrp	x20, 416000 <ferror@plt+0x14b60>
  401b38:	bl	401d80 <ferror@plt+0x8e0>
  401b3c:	add	x20, x20, #0x1b8
  401b40:	b	401b60 <ferror@plt+0x6c0>
  401b44:	mov	x1, x19
  401b48:	bl	402a70 <ferror@plt+0x15d0>
  401b4c:	mov	w1, w25
  401b50:	bl	401d80 <ferror@plt+0x8e0>
  401b54:	ldr	w0, [x20]
  401b58:	add	w0, w0, #0x1
  401b5c:	str	w0, [x20]
  401b60:	ldrsw	x0, [x20]
  401b64:	ldr	x0, [x21, x0, lsl #3]
  401b68:	cbnz	x0, 401b44 <ferror@plt+0x6a4>
  401b6c:	b	401690 <ferror@plt+0x1f0>
  401b70:	mov	x0, #0x0                   	// #0
  401b74:	str	w0, [sp, #100]
  401b78:	orr	w26, w26, #0x2
  401b7c:	b	4015dc <ferror@plt+0x13c>
  401b80:	mov	x0, #0x1                   	// #1
  401b84:	str	w0, [sp, #100]
  401b88:	b	401b78 <ferror@plt+0x6d8>
  401b8c:	mov	x0, #0x2                   	// #2
  401b90:	str	w0, [sp, #100]
  401b94:	b	401b78 <ferror@plt+0x6d8>
  401b98:	mov	x0, #0x3                   	// #3
  401b9c:	str	w0, [sp, #100]
  401ba0:	b	401b78 <ferror@plt+0x6d8>
  401ba4:	adrp	x20, 416000 <ferror@plt+0x14b60>
  401ba8:	b	401a68 <ferror@plt+0x5c8>
  401bac:	adrp	x1, 404000 <ferror@plt+0x2b60>
  401bb0:	add	x1, x1, #0x520
  401bb4:	mov	w2, #0x5                   	// #5
  401bb8:	mov	x0, #0x0                   	// #0
  401bbc:	bl	401410 <dcgettext@plt>
  401bc0:	bl	401400 <warnx@plt>
  401bc4:	adrp	x0, 416000 <ferror@plt+0x14b60>
  401bc8:	adrp	x1, 404000 <ferror@plt+0x2b60>
  401bcc:	add	x1, x1, #0x458
  401bd0:	mov	w2, #0x5                   	// #5
  401bd4:	ldr	x19, [x0, #424]
  401bd8:	mov	x0, #0x0                   	// #0
  401bdc:	bl	401410 <dcgettext@plt>
  401be0:	mov	x1, x0
  401be4:	adrp	x2, 416000 <ferror@plt+0x14b60>
  401be8:	mov	x0, x19
  401bec:	ldr	x2, [x2, #456]
  401bf0:	bl	401470 <fprintf@plt>
  401bf4:	mov	w0, #0x1                   	// #1
  401bf8:	bl	4011e0 <exit@plt>
  401bfc:	adrp	x1, 404000 <ferror@plt+0x2b60>
  401c00:	add	x1, x1, #0x4c0
  401c04:	mov	w3, #0x7                   	// #7
  401c08:	mov	w2, #0x5                   	// #5
  401c0c:	mov	x0, #0x0                   	// #0
  401c10:	str	w3, [sp, #96]
  401c14:	bl	401410 <dcgettext@plt>
  401c18:	bl	401400 <warnx@plt>
  401c1c:	b	401634 <ferror@plt+0x194>
  401c20:	adrp	x1, 404000 <ferror@plt+0x2b60>
  401c24:	add	x1, x1, #0x490
  401c28:	mov	w2, #0x5                   	// #5
  401c2c:	mov	x0, #0x0                   	// #0
  401c30:	bl	401410 <dcgettext@plt>
  401c34:	bl	401400 <warnx@plt>
  401c38:	b	401634 <ferror@plt+0x194>
  401c3c:	adrp	x0, 416000 <ferror@plt+0x14b60>
  401c40:	adrp	x1, 404000 <ferror@plt+0x2b60>
  401c44:	mov	w2, #0x5                   	// #5
  401c48:	add	x1, x1, #0x458
  401c4c:	ldr	x19, [x0, #424]
  401c50:	b	401bd8 <ferror@plt+0x738>
  401c54:	mov	w2, #0x5                   	// #5
  401c58:	adrp	x1, 404000 <ferror@plt+0x2b60>
  401c5c:	mov	x0, #0x0                   	// #0
  401c60:	add	x1, x1, #0x20
  401c64:	bl	401410 <dcgettext@plt>
  401c68:	mov	x1, x0
  401c6c:	mov	w0, #0x1                   	// #1
  401c70:	bl	401420 <errx@plt>
  401c74:	mov	x29, #0x0                   	// #0
  401c78:	mov	x30, #0x0                   	// #0
  401c7c:	mov	x5, x0
  401c80:	ldr	x1, [sp]
  401c84:	add	x2, sp, #0x8
  401c88:	mov	x6, sp
  401c8c:	movz	x0, #0x0, lsl #48
  401c90:	movk	x0, #0x0, lsl #32
  401c94:	movk	x0, #0x40, lsl #16
  401c98:	movk	x0, #0x14b0
  401c9c:	movz	x3, #0x0, lsl #48
  401ca0:	movk	x3, #0x0, lsl #32
  401ca4:	movk	x3, #0x40, lsl #16
  401ca8:	movk	x3, #0x3e50
  401cac:	movz	x4, #0x0, lsl #48
  401cb0:	movk	x4, #0x0, lsl #32
  401cb4:	movk	x4, #0x40, lsl #16
  401cb8:	movk	x4, #0x3ed0
  401cbc:	bl	4012a0 <__libc_start_main@plt>
  401cc0:	bl	401310 <abort@plt>
  401cc4:	adrp	x0, 415000 <ferror@plt+0x13b60>
  401cc8:	ldr	x0, [x0, #4064]
  401ccc:	cbz	x0, 401cd4 <ferror@plt+0x834>
  401cd0:	b	401300 <__gmon_start__@plt>
  401cd4:	ret
  401cd8:	adrp	x0, 416000 <ferror@plt+0x14b60>
  401cdc:	add	x0, x0, #0x1a8
  401ce0:	adrp	x1, 416000 <ferror@plt+0x14b60>
  401ce4:	add	x1, x1, #0x1a8
  401ce8:	cmp	x1, x0
  401cec:	b.eq	401d04 <ferror@plt+0x864>  // b.none
  401cf0:	adrp	x1, 403000 <ferror@plt+0x1b60>
  401cf4:	ldr	x1, [x1, #3848]
  401cf8:	cbz	x1, 401d04 <ferror@plt+0x864>
  401cfc:	mov	x16, x1
  401d00:	br	x16
  401d04:	ret
  401d08:	adrp	x0, 416000 <ferror@plt+0x14b60>
  401d0c:	add	x0, x0, #0x1a8
  401d10:	adrp	x1, 416000 <ferror@plt+0x14b60>
  401d14:	add	x1, x1, #0x1a8
  401d18:	sub	x1, x1, x0
  401d1c:	lsr	x2, x1, #63
  401d20:	add	x1, x2, x1, asr #3
  401d24:	cmp	xzr, x1, asr #1
  401d28:	asr	x1, x1, #1
  401d2c:	b.eq	401d44 <ferror@plt+0x8a4>  // b.none
  401d30:	adrp	x2, 403000 <ferror@plt+0x1b60>
  401d34:	ldr	x2, [x2, #3856]
  401d38:	cbz	x2, 401d44 <ferror@plt+0x8a4>
  401d3c:	mov	x16, x2
  401d40:	br	x16
  401d44:	ret
  401d48:	stp	x29, x30, [sp, #-32]!
  401d4c:	mov	x29, sp
  401d50:	str	x19, [sp, #16]
  401d54:	adrp	x19, 416000 <ferror@plt+0x14b60>
  401d58:	ldrb	w0, [x19, #464]
  401d5c:	cbnz	w0, 401d6c <ferror@plt+0x8cc>
  401d60:	bl	401cd8 <ferror@plt+0x838>
  401d64:	mov	w0, #0x1                   	// #1
  401d68:	strb	w0, [x19, #464]
  401d6c:	ldr	x19, [sp, #16]
  401d70:	ldp	x29, x30, [sp], #32
  401d74:	ret
  401d78:	b	401d08 <ferror@plt+0x868>
  401d7c:	nop
  401d80:	stp	x29, x30, [sp, #-48]!
  401d84:	mov	w2, w0
  401d88:	mov	x0, #0x1f                  	// #31
  401d8c:	mov	x29, sp
  401d90:	stp	x19, x20, [sp, #16]
  401d94:	str	x21, [sp, #32]
  401d98:	bl	401460 <syscall@plt>
  401d9c:	cmn	w0, #0x1
  401da0:	b.eq	401e1c <ferror@plt+0x97c>  // b.none
  401da4:	mov	x19, x0
  401da8:	adrp	x1, 403000 <ferror@plt+0x1b60>
  401dac:	mov	w2, #0x5                   	// #5
  401db0:	add	x1, x1, #0xf30
  401db4:	asr	w21, w19, #13
  401db8:	mov	x0, #0x0                   	// #0
  401dbc:	bl	401410 <dcgettext@plt>
  401dc0:	mov	x20, x0
  401dc4:	cmp	w21, #0x3
  401dc8:	b.hi	401df0 <ferror@plt+0x950>  // b.pmore
  401dcc:	adrp	x0, 404000 <ferror@plt+0x2b60>
  401dd0:	add	x0, x0, #0x570
  401dd4:	ldr	x20, [x0, w21, sxtw #3]
  401dd8:	b.ne	401df0 <ferror@plt+0x950>  // b.any
  401ddc:	mov	x0, x20
  401de0:	ldp	x19, x20, [sp, #16]
  401de4:	ldr	x21, [sp, #32]
  401de8:	ldp	x29, x30, [sp], #48
  401dec:	b	401320 <puts@plt>
  401df0:	mov	w2, #0x5                   	// #5
  401df4:	adrp	x1, 403000 <ferror@plt+0x1b60>
  401df8:	mov	x0, #0x0                   	// #0
  401dfc:	add	x1, x1, #0xf38
  401e00:	bl	401410 <dcgettext@plt>
  401e04:	and	x2, x19, #0x1fff
  401e08:	mov	x1, x20
  401e0c:	ldp	x19, x20, [sp, #16]
  401e10:	ldr	x21, [sp, #32]
  401e14:	ldp	x29, x30, [sp], #48
  401e18:	b	401440 <printf@plt>
  401e1c:	mov	w2, #0x5                   	// #5
  401e20:	adrp	x1, 403000 <ferror@plt+0x1b60>
  401e24:	mov	x0, #0x0                   	// #0
  401e28:	add	x1, x1, #0xf18
  401e2c:	bl	401410 <dcgettext@plt>
  401e30:	mov	x1, x0
  401e34:	mov	w0, #0x1                   	// #1
  401e38:	bl	401480 <err@plt>
  401e3c:	nop
  401e40:	mov	w5, w1
  401e44:	mov	w4, w2
  401e48:	stp	x29, x30, [sp, #-16]!
  401e4c:	mov	w1, w3
  401e50:	mov	w2, w0
  401e54:	mov	x29, sp
  401e58:	orr	w3, w4, w5, lsl #13
  401e5c:	mov	x0, #0x1e                  	// #30
  401e60:	bl	401460 <syscall@plt>
  401e64:	cmn	w0, #0x1
  401e68:	b.eq	401e74 <ferror@plt+0x9d4>  // b.none
  401e6c:	ldp	x29, x30, [sp], #16
  401e70:	ret
  401e74:	adrp	x0, 416000 <ferror@plt+0x14b60>
  401e78:	ldr	w0, [x0, #468]
  401e7c:	cbnz	w0, 401e6c <ferror@plt+0x9cc>
  401e80:	mov	w2, #0x5                   	// #5
  401e84:	adrp	x1, 403000 <ferror@plt+0x1b60>
  401e88:	mov	x0, #0x0                   	// #0
  401e8c:	add	x1, x1, #0xf48
  401e90:	bl	401410 <dcgettext@plt>
  401e94:	mov	x1, x0
  401e98:	mov	w0, #0x1                   	// #1
  401e9c:	bl	401480 <err@plt>
  401ea0:	stp	x29, x30, [sp, #-32]!
  401ea4:	adrp	x0, 416000 <ferror@plt+0x14b60>
  401ea8:	mov	x29, sp
  401eac:	stp	x19, x20, [sp, #16]
  401eb0:	ldr	x20, [x0, #448]
  401eb4:	bl	401450 <__errno_location@plt>
  401eb8:	mov	x19, x0
  401ebc:	mov	x0, x20
  401ec0:	str	wzr, [x19]
  401ec4:	bl	4014a0 <ferror@plt>
  401ec8:	cbz	w0, 401f68 <ferror@plt+0xac8>
  401ecc:	ldr	w0, [x19]
  401ed0:	cmp	w0, #0x9
  401ed4:	b.ne	401f18 <ferror@plt+0xa78>  // b.any
  401ed8:	adrp	x0, 416000 <ferror@plt+0x14b60>
  401edc:	ldr	x20, [x0, #424]
  401ee0:	str	wzr, [x19]
  401ee4:	mov	x0, x20
  401ee8:	bl	4014a0 <ferror@plt>
  401eec:	cbnz	w0, 401f00 <ferror@plt+0xa60>
  401ef0:	mov	x0, x20
  401ef4:	bl	4013f0 <fflush@plt>
  401ef8:	cbz	w0, 401f48 <ferror@plt+0xaa8>
  401efc:	nop
  401f00:	ldr	w0, [x19]
  401f04:	cmp	w0, #0x9
  401f08:	b.ne	401f40 <ferror@plt+0xaa0>  // b.any
  401f0c:	ldp	x19, x20, [sp, #16]
  401f10:	ldp	x29, x30, [sp], #32
  401f14:	ret
  401f18:	cmp	w0, #0x20
  401f1c:	b.eq	401ed8 <ferror@plt+0xa38>  // b.none
  401f20:	adrp	x1, 403000 <ferror@plt+0x1b60>
  401f24:	mov	w2, #0x5                   	// #5
  401f28:	add	x1, x1, #0xf60
  401f2c:	cbz	w0, 401f94 <ferror@plt+0xaf4>
  401f30:	mov	x0, #0x0                   	// #0
  401f34:	bl	401410 <dcgettext@plt>
  401f38:	bl	401370 <warn@plt>
  401f3c:	nop
  401f40:	mov	w0, #0x1                   	// #1
  401f44:	bl	4011a0 <_exit@plt>
  401f48:	mov	x0, x20
  401f4c:	bl	401250 <fileno@plt>
  401f50:	tbnz	w0, #31, 401f00 <ferror@plt+0xa60>
  401f54:	bl	4011f0 <dup@plt>
  401f58:	tbnz	w0, #31, 401f00 <ferror@plt+0xa60>
  401f5c:	bl	4012f0 <close@plt>
  401f60:	cbz	w0, 401f0c <ferror@plt+0xa6c>
  401f64:	b	401f00 <ferror@plt+0xa60>
  401f68:	mov	x0, x20
  401f6c:	bl	4013f0 <fflush@plt>
  401f70:	cbnz	w0, 401ecc <ferror@plt+0xa2c>
  401f74:	mov	x0, x20
  401f78:	bl	401250 <fileno@plt>
  401f7c:	tbnz	w0, #31, 401ecc <ferror@plt+0xa2c>
  401f80:	bl	4011f0 <dup@plt>
  401f84:	tbnz	w0, #31, 401ecc <ferror@plt+0xa2c>
  401f88:	bl	4012f0 <close@plt>
  401f8c:	cbz	w0, 401ed8 <ferror@plt+0xa38>
  401f90:	b	401ecc <ferror@plt+0xa2c>
  401f94:	mov	x0, #0x0                   	// #0
  401f98:	bl	401410 <dcgettext@plt>
  401f9c:	bl	401400 <warnx@plt>
  401fa0:	b	401f40 <ferror@plt+0xaa0>
  401fa4:	nop
  401fa8:	stp	x29, x30, [sp, #-32]!
  401fac:	mov	x29, sp
  401fb0:	stp	x19, x20, [sp, #16]
  401fb4:	mov	x19, x1
  401fb8:	mov	x20, x0
  401fbc:	bl	401450 <__errno_location@plt>
  401fc0:	mov	x4, x0
  401fc4:	adrp	x0, 416000 <ferror@plt+0x14b60>
  401fc8:	mov	w5, #0x22                  	// #34
  401fcc:	adrp	x1, 404000 <ferror@plt+0x2b60>
  401fd0:	mov	x3, x20
  401fd4:	ldr	w0, [x0, #416]
  401fd8:	mov	x2, x19
  401fdc:	str	w5, [x4]
  401fe0:	add	x1, x1, #0x6b0
  401fe4:	bl	401480 <err@plt>
  401fe8:	adrp	x1, 416000 <ferror@plt+0x14b60>
  401fec:	str	w0, [x1, #416]
  401ff0:	ret
  401ff4:	nop
  401ff8:	stp	x29, x30, [sp, #-128]!
  401ffc:	mov	x29, sp
  402000:	stp	x19, x20, [sp, #16]
  402004:	mov	x20, x0
  402008:	stp	x21, x22, [sp, #32]
  40200c:	mov	x22, x1
  402010:	stp	x23, x24, [sp, #48]
  402014:	mov	x23, x2
  402018:	str	xzr, [x1]
  40201c:	bl	401450 <__errno_location@plt>
  402020:	mov	x21, x0
  402024:	cbz	x20, 4022c0 <ferror@plt+0xe20>
  402028:	ldrsb	w19, [x20]
  40202c:	cbz	w19, 4022c0 <ferror@plt+0xe20>
  402030:	bl	401380 <__ctype_b_loc@plt>
  402034:	mov	x24, x0
  402038:	ldr	x0, [x0]
  40203c:	ubfiz	x1, x19, #1, #8
  402040:	ldrh	w1, [x0, x1]
  402044:	tbz	w1, #13, 402060 <ferror@plt+0xbc0>
  402048:	mov	x1, x20
  40204c:	nop
  402050:	ldrsb	w19, [x1, #1]!
  402054:	ubfiz	x2, x19, #1, #8
  402058:	ldrh	w2, [x0, x2]
  40205c:	tbnz	w2, #13, 402050 <ferror@plt+0xbb0>
  402060:	cmp	w19, #0x2d
  402064:	b.eq	4022c0 <ferror@plt+0xe20>  // b.none
  402068:	stp	x25, x26, [sp, #64]
  40206c:	mov	x0, x20
  402070:	mov	w3, #0x0                   	// #0
  402074:	stp	x27, x28, [sp, #80]
  402078:	add	x27, sp, #0x78
  40207c:	mov	x1, x27
  402080:	str	wzr, [x21]
  402084:	mov	w2, #0x0                   	// #0
  402088:	str	xzr, [sp, #120]
  40208c:	bl	4012c0 <__strtoul_internal@plt>
  402090:	mov	x25, x0
  402094:	ldr	x28, [sp, #120]
  402098:	ldr	w0, [x21]
  40209c:	cmp	x28, x20
  4020a0:	b.eq	4022b0 <ferror@plt+0xe10>  // b.none
  4020a4:	cbnz	w0, 4022e0 <ferror@plt+0xe40>
  4020a8:	cbz	x28, 402354 <ferror@plt+0xeb4>
  4020ac:	ldrsb	w0, [x28]
  4020b0:	mov	w20, #0x0                   	// #0
  4020b4:	mov	x26, #0x0                   	// #0
  4020b8:	cbz	w0, 402354 <ferror@plt+0xeb4>
  4020bc:	nop
  4020c0:	ldrsb	w0, [x28, #1]
  4020c4:	cmp	w0, #0x69
  4020c8:	b.eq	402174 <ferror@plt+0xcd4>  // b.none
  4020cc:	and	w1, w0, #0xffffffdf
  4020d0:	cmp	w1, #0x42
  4020d4:	b.ne	402344 <ferror@plt+0xea4>  // b.any
  4020d8:	ldrsb	w0, [x28, #2]
  4020dc:	cbz	w0, 40238c <ferror@plt+0xeec>
  4020e0:	bl	401240 <localeconv@plt>
  4020e4:	cbz	x0, 4022b8 <ferror@plt+0xe18>
  4020e8:	ldr	x1, [x0]
  4020ec:	cbz	x1, 4022b8 <ferror@plt+0xe18>
  4020f0:	mov	x0, x1
  4020f4:	str	x1, [sp, #104]
  4020f8:	bl	4011c0 <strlen@plt>
  4020fc:	mov	x19, x0
  402100:	cbnz	x26, 4022b8 <ferror@plt+0xe18>
  402104:	ldrsb	w0, [x28]
  402108:	cbz	w0, 4022b8 <ferror@plt+0xe18>
  40210c:	ldr	x1, [sp, #104]
  402110:	mov	x2, x19
  402114:	mov	x0, x1
  402118:	mov	x1, x28
  40211c:	bl	401280 <strncmp@plt>
  402120:	cbnz	w0, 4022b8 <ferror@plt+0xe18>
  402124:	ldrsb	w4, [x28, x19]
  402128:	add	x1, x28, x19
  40212c:	cmp	w4, #0x30
  402130:	b.ne	402368 <ferror@plt+0xec8>  // b.any
  402134:	add	w0, w20, #0x1
  402138:	mov	x19, x1
  40213c:	nop
  402140:	sub	w3, w19, w1
  402144:	ldrsb	w4, [x19, #1]!
  402148:	add	w20, w3, w0
  40214c:	cmp	w4, #0x30
  402150:	b.eq	402140 <ferror@plt+0xca0>  // b.none
  402154:	ldr	x0, [x24]
  402158:	ldrh	w0, [x0, w4, sxtw #1]
  40215c:	tbnz	w0, #11, 4022f4 <ferror@plt+0xe54>
  402160:	mov	x28, x19
  402164:	str	x19, [sp, #120]
  402168:	ldrsb	w0, [x28, #1]
  40216c:	cmp	w0, #0x69
  402170:	b.ne	4020cc <ferror@plt+0xc2c>  // b.any
  402174:	ldrsb	w0, [x28, #2]
  402178:	and	w0, w0, #0xffffffdf
  40217c:	cmp	w0, #0x42
  402180:	b.ne	4020e0 <ferror@plt+0xc40>  // b.any
  402184:	ldrsb	w0, [x28, #3]
  402188:	cbnz	w0, 4020e0 <ferror@plt+0xc40>
  40218c:	mov	x19, #0x400                 	// #1024
  402190:	ldrsb	w27, [x28]
  402194:	adrp	x24, 404000 <ferror@plt+0x2b60>
  402198:	add	x24, x24, #0x6c0
  40219c:	mov	x0, x24
  4021a0:	mov	w1, w27
  4021a4:	bl	4013e0 <strchr@plt>
  4021a8:	cbz	x0, 402394 <ferror@plt+0xef4>
  4021ac:	sub	x1, x0, x24
  4021b0:	add	w1, w1, #0x1
  4021b4:	cbz	w1, 4023b0 <ferror@plt+0xf10>
  4021b8:	umulh	x0, x25, x19
  4021bc:	cbnz	x0, 402380 <ferror@plt+0xee0>
  4021c0:	sub	w0, w1, #0x2
  4021c4:	b	4021d4 <ferror@plt+0xd34>
  4021c8:	umulh	x2, x25, x19
  4021cc:	sub	w0, w0, #0x1
  4021d0:	cbnz	x2, 402380 <ferror@plt+0xee0>
  4021d4:	mul	x25, x25, x19
  4021d8:	cmn	w0, #0x1
  4021dc:	b.ne	4021c8 <ferror@plt+0xd28>  // b.any
  4021e0:	mov	w0, #0x0                   	// #0
  4021e4:	cbz	x23, 4021ec <ferror@plt+0xd4c>
  4021e8:	str	w1, [x23]
  4021ec:	cmp	x26, #0x0
  4021f0:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  4021f4:	b.eq	40229c <ferror@plt+0xdfc>  // b.none
  4021f8:	sub	w1, w1, #0x2
  4021fc:	mov	x5, #0x1                   	// #1
  402200:	b	402210 <ferror@plt+0xd70>
  402204:	umulh	x2, x5, x19
  402208:	sub	w1, w1, #0x1
  40220c:	cbnz	x2, 40221c <ferror@plt+0xd7c>
  402210:	mul	x5, x5, x19
  402214:	cmn	w1, #0x1
  402218:	b.ne	402204 <ferror@plt+0xd64>  // b.any
  40221c:	cmp	x26, #0xa
  402220:	mov	x1, #0xa                   	// #10
  402224:	b.ls	402238 <ferror@plt+0xd98>  // b.plast
  402228:	add	x1, x1, x1, lsl #2
  40222c:	cmp	x26, x1, lsl #1
  402230:	lsl	x1, x1, #1
  402234:	b.hi	402228 <ferror@plt+0xd88>  // b.pmore
  402238:	cbz	w20, 402254 <ferror@plt+0xdb4>
  40223c:	mov	w2, #0x0                   	// #0
  402240:	add	x1, x1, x1, lsl #2
  402244:	add	w2, w2, #0x1
  402248:	cmp	w20, w2
  40224c:	lsl	x1, x1, #1
  402250:	b.ne	402240 <ferror@plt+0xda0>  // b.any
  402254:	mov	x8, #0xcccccccccccccccc    	// #-3689348814741910324
  402258:	mov	x4, #0x1                   	// #1
  40225c:	movk	x8, #0xcccd
  402260:	umulh	x6, x26, x8
  402264:	add	x7, x4, x4, lsl #2
  402268:	mov	x3, x4
  40226c:	cmp	x26, #0x9
  402270:	lsl	x4, x7, #1
  402274:	lsr	x2, x6, #3
  402278:	add	x2, x2, x2, lsl #2
  40227c:	sub	x2, x26, x2, lsl #1
  402280:	lsr	x26, x6, #3
  402284:	cbz	x2, 402298 <ferror@plt+0xdf8>
  402288:	udiv	x3, x1, x3
  40228c:	udiv	x2, x3, x2
  402290:	udiv	x2, x5, x2
  402294:	add	x25, x25, x2
  402298:	b.hi	402260 <ferror@plt+0xdc0>  // b.pmore
  40229c:	str	x25, [x22]
  4022a0:	tbnz	w0, #31, 402370 <ferror@plt+0xed0>
  4022a4:	ldp	x25, x26, [sp, #64]
  4022a8:	ldp	x27, x28, [sp, #80]
  4022ac:	b	4022cc <ferror@plt+0xe2c>
  4022b0:	cbnz	w0, 4022ec <ferror@plt+0xe4c>
  4022b4:	nop
  4022b8:	ldp	x25, x26, [sp, #64]
  4022bc:	ldp	x27, x28, [sp, #80]
  4022c0:	mov	w1, #0x16                  	// #22
  4022c4:	mov	w0, #0xffffffea            	// #-22
  4022c8:	str	w1, [x21]
  4022cc:	ldp	x19, x20, [sp, #16]
  4022d0:	ldp	x21, x22, [sp, #32]
  4022d4:	ldp	x23, x24, [sp, #48]
  4022d8:	ldp	x29, x30, [sp], #128
  4022dc:	ret
  4022e0:	sub	x1, x25, #0x1
  4022e4:	cmn	x1, #0x3
  4022e8:	b.ls	4020a8 <ferror@plt+0xc08>  // b.plast
  4022ec:	neg	w0, w0
  4022f0:	b	4022a0 <ferror@plt+0xe00>
  4022f4:	str	wzr, [x21]
  4022f8:	mov	x1, x27
  4022fc:	mov	x0, x19
  402300:	mov	w3, #0x0                   	// #0
  402304:	mov	w2, #0x0                   	// #0
  402308:	str	xzr, [sp, #120]
  40230c:	bl	4012c0 <__strtoul_internal@plt>
  402310:	mov	x26, x0
  402314:	ldr	x28, [sp, #120]
  402318:	ldr	w0, [x21]
  40231c:	cmp	x28, x19
  402320:	b.eq	4022b0 <ferror@plt+0xe10>  // b.none
  402324:	cbz	w0, 40234c <ferror@plt+0xeac>
  402328:	sub	x1, x26, #0x1
  40232c:	cmn	x1, #0x3
  402330:	b.hi	4022ec <ferror@plt+0xe4c>  // b.pmore
  402334:	cbz	x28, 4022b8 <ferror@plt+0xe18>
  402338:	ldrsb	w0, [x28]
  40233c:	cbnz	w0, 4020c0 <ferror@plt+0xc20>
  402340:	b	4022b8 <ferror@plt+0xe18>
  402344:	cbnz	w0, 4020e0 <ferror@plt+0xc40>
  402348:	b	40218c <ferror@plt+0xcec>
  40234c:	cbnz	x26, 402334 <ferror@plt+0xe94>
  402350:	b	4020c0 <ferror@plt+0xc20>
  402354:	mov	w0, #0x0                   	// #0
  402358:	ldp	x27, x28, [sp, #80]
  40235c:	str	x25, [x22]
  402360:	ldp	x25, x26, [sp, #64]
  402364:	b	4022cc <ferror@plt+0xe2c>
  402368:	mov	x19, x1
  40236c:	b	402154 <ferror@plt+0xcb4>
  402370:	neg	w1, w0
  402374:	ldp	x25, x26, [sp, #64]
  402378:	ldp	x27, x28, [sp, #80]
  40237c:	b	4022c8 <ferror@plt+0xe28>
  402380:	mov	w0, #0xffffffde            	// #-34
  402384:	cbnz	x23, 4021e8 <ferror@plt+0xd48>
  402388:	b	4021ec <ferror@plt+0xd4c>
  40238c:	mov	x19, #0x3e8                 	// #1000
  402390:	b	402190 <ferror@plt+0xcf0>
  402394:	adrp	x1, 404000 <ferror@plt+0x2b60>
  402398:	add	x24, x1, #0x6d0
  40239c:	mov	x0, x24
  4023a0:	mov	w1, w27
  4023a4:	bl	4013e0 <strchr@plt>
  4023a8:	cbnz	x0, 4021ac <ferror@plt+0xd0c>
  4023ac:	b	4022b8 <ferror@plt+0xe18>
  4023b0:	mov	w0, #0x0                   	// #0
  4023b4:	cbnz	x23, 4021e8 <ferror@plt+0xd48>
  4023b8:	ldp	x27, x28, [sp, #80]
  4023bc:	str	x25, [x22]
  4023c0:	ldp	x25, x26, [sp, #64]
  4023c4:	b	4022cc <ferror@plt+0xe2c>
  4023c8:	mov	x2, #0x0                   	// #0
  4023cc:	b	401ff8 <ferror@plt+0xb58>
  4023d0:	stp	x29, x30, [sp, #-48]!
  4023d4:	mov	x29, sp
  4023d8:	stp	x21, x22, [sp, #32]
  4023dc:	mov	x22, x1
  4023e0:	cbz	x0, 402440 <ferror@plt+0xfa0>
  4023e4:	mov	x21, x0
  4023e8:	stp	x19, x20, [sp, #16]
  4023ec:	mov	x20, x0
  4023f0:	b	40240c <ferror@plt+0xf6c>
  4023f4:	bl	401380 <__ctype_b_loc@plt>
  4023f8:	ubfiz	x19, x19, #1, #8
  4023fc:	ldr	x2, [x0]
  402400:	ldrh	w2, [x2, x19]
  402404:	tbz	w2, #11, 402414 <ferror@plt+0xf74>
  402408:	add	x20, x20, #0x1
  40240c:	ldrsb	w19, [x20]
  402410:	cbnz	w19, 4023f4 <ferror@plt+0xf54>
  402414:	cbz	x22, 40241c <ferror@plt+0xf7c>
  402418:	str	x20, [x22]
  40241c:	cmp	x20, x21
  402420:	b.ls	402458 <ferror@plt+0xfb8>  // b.plast
  402424:	ldrsb	w1, [x20]
  402428:	mov	w0, #0x1                   	// #1
  40242c:	ldp	x19, x20, [sp, #16]
  402430:	cbnz	w1, 402448 <ferror@plt+0xfa8>
  402434:	ldp	x21, x22, [sp, #32]
  402438:	ldp	x29, x30, [sp], #48
  40243c:	ret
  402440:	cbz	x1, 402448 <ferror@plt+0xfa8>
  402444:	str	xzr, [x1]
  402448:	mov	w0, #0x0                   	// #0
  40244c:	ldp	x21, x22, [sp, #32]
  402450:	ldp	x29, x30, [sp], #48
  402454:	ret
  402458:	mov	w0, #0x0                   	// #0
  40245c:	ldp	x19, x20, [sp, #16]
  402460:	b	40244c <ferror@plt+0xfac>
  402464:	nop
  402468:	stp	x29, x30, [sp, #-48]!
  40246c:	mov	x29, sp
  402470:	stp	x21, x22, [sp, #32]
  402474:	mov	x22, x1
  402478:	cbz	x0, 4024d8 <ferror@plt+0x1038>
  40247c:	mov	x21, x0
  402480:	stp	x19, x20, [sp, #16]
  402484:	mov	x20, x0
  402488:	b	4024a4 <ferror@plt+0x1004>
  40248c:	bl	401380 <__ctype_b_loc@plt>
  402490:	ubfiz	x19, x19, #1, #8
  402494:	ldr	x2, [x0]
  402498:	ldrh	w2, [x2, x19]
  40249c:	tbz	w2, #12, 4024ac <ferror@plt+0x100c>
  4024a0:	add	x20, x20, #0x1
  4024a4:	ldrsb	w19, [x20]
  4024a8:	cbnz	w19, 40248c <ferror@plt+0xfec>
  4024ac:	cbz	x22, 4024b4 <ferror@plt+0x1014>
  4024b0:	str	x20, [x22]
  4024b4:	cmp	x20, x21
  4024b8:	b.ls	4024f0 <ferror@plt+0x1050>  // b.plast
  4024bc:	ldrsb	w1, [x20]
  4024c0:	mov	w0, #0x1                   	// #1
  4024c4:	ldp	x19, x20, [sp, #16]
  4024c8:	cbnz	w1, 4024e0 <ferror@plt+0x1040>
  4024cc:	ldp	x21, x22, [sp, #32]
  4024d0:	ldp	x29, x30, [sp], #48
  4024d4:	ret
  4024d8:	cbz	x1, 4024e0 <ferror@plt+0x1040>
  4024dc:	str	xzr, [x1]
  4024e0:	mov	w0, #0x0                   	// #0
  4024e4:	ldp	x21, x22, [sp, #32]
  4024e8:	ldp	x29, x30, [sp], #48
  4024ec:	ret
  4024f0:	mov	w0, #0x0                   	// #0
  4024f4:	ldp	x19, x20, [sp, #16]
  4024f8:	b	4024e4 <ferror@plt+0x1044>
  4024fc:	nop
  402500:	stp	x29, x30, [sp, #-128]!
  402504:	mov	x29, sp
  402508:	stp	x19, x20, [sp, #16]
  40250c:	mov	x19, x0
  402510:	mov	x20, x1
  402514:	mov	w0, #0xffffffd0            	// #-48
  402518:	add	x1, sp, #0x50
  40251c:	stp	x21, x22, [sp, #32]
  402520:	add	x21, sp, #0x80
  402524:	stp	x21, x21, [sp, #48]
  402528:	str	x1, [sp, #64]
  40252c:	stp	w0, wzr, [sp, #72]
  402530:	stp	x2, x3, [sp, #80]
  402534:	stp	x4, x5, [sp, #96]
  402538:	stp	x6, x7, [sp, #112]
  40253c:	b	402584 <ferror@plt+0x10e4>
  402540:	ldr	x1, [x0]
  402544:	add	x2, x0, #0xf
  402548:	and	x2, x2, #0xfffffffffffffff8
  40254c:	str	x2, [sp, #48]
  402550:	cbz	x1, 4025d0 <ferror@plt+0x1130>
  402554:	add	x0, x2, #0xf
  402558:	and	x0, x0, #0xfffffffffffffff8
  40255c:	str	x0, [sp, #48]
  402560:	ldr	x22, [x2]
  402564:	cbz	x22, 4025d0 <ferror@plt+0x1130>
  402568:	mov	x0, x19
  40256c:	bl	401360 <strcmp@plt>
  402570:	cbz	w0, 4025f4 <ferror@plt+0x1154>
  402574:	mov	x1, x22
  402578:	mov	x0, x19
  40257c:	bl	401360 <strcmp@plt>
  402580:	cbz	w0, 4025f8 <ferror@plt+0x1158>
  402584:	ldr	w3, [sp, #72]
  402588:	ldr	x0, [sp, #48]
  40258c:	tbz	w3, #31, 402540 <ferror@plt+0x10a0>
  402590:	add	w2, w3, #0x8
  402594:	str	w2, [sp, #72]
  402598:	cmp	w2, #0x0
  40259c:	b.gt	402540 <ferror@plt+0x10a0>
  4025a0:	ldr	x1, [x21, w3, sxtw]
  4025a4:	cbz	x1, 4025d0 <ferror@plt+0x1130>
  4025a8:	cbz	w2, 402608 <ferror@plt+0x1168>
  4025ac:	add	w3, w3, #0x10
  4025b0:	str	w3, [sp, #72]
  4025b4:	cmp	w3, #0x0
  4025b8:	b.le	4025ec <ferror@plt+0x114c>
  4025bc:	add	x3, x0, #0xf
  4025c0:	mov	x2, x0
  4025c4:	and	x0, x3, #0xfffffffffffffff8
  4025c8:	str	x0, [sp, #48]
  4025cc:	b	402560 <ferror@plt+0x10c0>
  4025d0:	adrp	x0, 416000 <ferror@plt+0x14b60>
  4025d4:	adrp	x1, 404000 <ferror@plt+0x2b60>
  4025d8:	mov	x3, x19
  4025dc:	mov	x2, x20
  4025e0:	ldr	w0, [x0, #416]
  4025e4:	add	x1, x1, #0x6b0
  4025e8:	bl	401420 <errx@plt>
  4025ec:	add	x2, x21, w2, sxtw
  4025f0:	b	402560 <ferror@plt+0x10c0>
  4025f4:	mov	w0, #0x1                   	// #1
  4025f8:	ldp	x19, x20, [sp, #16]
  4025fc:	ldp	x21, x22, [sp, #32]
  402600:	ldp	x29, x30, [sp], #128
  402604:	ret
  402608:	mov	x2, x0
  40260c:	b	402554 <ferror@plt+0x10b4>
  402610:	cbz	x1, 40263c <ferror@plt+0x119c>
  402614:	add	x3, x0, x1
  402618:	sxtb	w2, w2
  40261c:	b	402630 <ferror@plt+0x1190>
  402620:	b.eq	402640 <ferror@plt+0x11a0>  // b.none
  402624:	add	x0, x0, #0x1
  402628:	cmp	x3, x0
  40262c:	b.eq	40263c <ferror@plt+0x119c>  // b.none
  402630:	ldrsb	w1, [x0]
  402634:	cmp	w2, w1
  402638:	cbnz	w1, 402620 <ferror@plt+0x1180>
  40263c:	mov	x0, #0x0                   	// #0
  402640:	ret
  402644:	nop
  402648:	stp	x29, x30, [sp, #-64]!
  40264c:	mov	x29, sp
  402650:	stp	x19, x20, [sp, #16]
  402654:	mov	x19, x0
  402658:	stp	x21, x22, [sp, #32]
  40265c:	mov	x21, x1
  402660:	adrp	x22, 416000 <ferror@plt+0x14b60>
  402664:	str	xzr, [sp, #56]
  402668:	bl	401450 <__errno_location@plt>
  40266c:	str	wzr, [x0]
  402670:	cbz	x19, 402684 <ferror@plt+0x11e4>
  402674:	mov	x20, x0
  402678:	ldrsb	w0, [x19]
  40267c:	adrp	x22, 416000 <ferror@plt+0x14b60>
  402680:	cbnz	w0, 40269c <ferror@plt+0x11fc>
  402684:	ldr	w0, [x22, #416]
  402688:	adrp	x1, 404000 <ferror@plt+0x2b60>
  40268c:	mov	x3, x19
  402690:	mov	x2, x21
  402694:	add	x1, x1, #0x6b0
  402698:	bl	401420 <errx@plt>
  40269c:	add	x1, sp, #0x38
  4026a0:	mov	x0, x19
  4026a4:	mov	w3, #0x0                   	// #0
  4026a8:	mov	w2, #0xa                   	// #10
  4026ac:	bl	4012c0 <__strtoul_internal@plt>
  4026b0:	ldr	w1, [x20]
  4026b4:	cbnz	w1, 4026f8 <ferror@plt+0x1258>
  4026b8:	ldr	x1, [sp, #56]
  4026bc:	cmp	x19, x1
  4026c0:	b.eq	402684 <ferror@plt+0x11e4>  // b.none
  4026c4:	cbz	x1, 4026d0 <ferror@plt+0x1230>
  4026c8:	ldrsb	w1, [x1]
  4026cc:	cbnz	w1, 402684 <ferror@plt+0x11e4>
  4026d0:	mov	x1, #0xffffffff            	// #4294967295
  4026d4:	cmp	x0, x1
  4026d8:	b.hi	402718 <ferror@plt+0x1278>  // b.pmore
  4026dc:	mov	x1, #0xffff                	// #65535
  4026e0:	cmp	x0, x1
  4026e4:	b.hi	402724 <ferror@plt+0x1284>  // b.pmore
  4026e8:	ldp	x19, x20, [sp, #16]
  4026ec:	ldp	x21, x22, [sp, #32]
  4026f0:	ldp	x29, x30, [sp], #64
  4026f4:	ret
  4026f8:	ldr	w0, [x22, #416]
  4026fc:	cmp	w1, #0x22
  402700:	b.ne	402684 <ferror@plt+0x11e4>  // b.any
  402704:	adrp	x1, 404000 <ferror@plt+0x2b60>
  402708:	mov	x3, x19
  40270c:	mov	x2, x21
  402710:	add	x1, x1, #0x6b0
  402714:	bl	401480 <err@plt>
  402718:	mov	x1, x21
  40271c:	mov	x0, x19
  402720:	bl	401fa8 <ferror@plt+0xb08>
  402724:	mov	x1, x21
  402728:	mov	x0, x19
  40272c:	bl	401fa8 <ferror@plt+0xb08>
  402730:	stp	x29, x30, [sp, #-64]!
  402734:	mov	x29, sp
  402738:	stp	x19, x20, [sp, #16]
  40273c:	mov	x19, x0
  402740:	stp	x21, x22, [sp, #32]
  402744:	mov	x21, x1
  402748:	adrp	x22, 416000 <ferror@plt+0x14b60>
  40274c:	str	xzr, [sp, #56]
  402750:	bl	401450 <__errno_location@plt>
  402754:	str	wzr, [x0]
  402758:	cbz	x19, 40276c <ferror@plt+0x12cc>
  40275c:	mov	x20, x0
  402760:	ldrsb	w0, [x19]
  402764:	adrp	x22, 416000 <ferror@plt+0x14b60>
  402768:	cbnz	w0, 402784 <ferror@plt+0x12e4>
  40276c:	ldr	w0, [x22, #416]
  402770:	adrp	x1, 404000 <ferror@plt+0x2b60>
  402774:	mov	x3, x19
  402778:	mov	x2, x21
  40277c:	add	x1, x1, #0x6b0
  402780:	bl	401420 <errx@plt>
  402784:	add	x1, sp, #0x38
  402788:	mov	x0, x19
  40278c:	mov	w3, #0x0                   	// #0
  402790:	mov	w2, #0x10                  	// #16
  402794:	bl	4012c0 <__strtoul_internal@plt>
  402798:	ldr	w1, [x20]
  40279c:	cbnz	w1, 4027e0 <ferror@plt+0x1340>
  4027a0:	ldr	x1, [sp, #56]
  4027a4:	cmp	x19, x1
  4027a8:	b.eq	40276c <ferror@plt+0x12cc>  // b.none
  4027ac:	cbz	x1, 4027b8 <ferror@plt+0x1318>
  4027b0:	ldrsb	w1, [x1]
  4027b4:	cbnz	w1, 40276c <ferror@plt+0x12cc>
  4027b8:	mov	x1, #0xffffffff            	// #4294967295
  4027bc:	cmp	x0, x1
  4027c0:	b.hi	402800 <ferror@plt+0x1360>  // b.pmore
  4027c4:	mov	x1, #0xffff                	// #65535
  4027c8:	cmp	x0, x1
  4027cc:	b.hi	40280c <ferror@plt+0x136c>  // b.pmore
  4027d0:	ldp	x19, x20, [sp, #16]
  4027d4:	ldp	x21, x22, [sp, #32]
  4027d8:	ldp	x29, x30, [sp], #64
  4027dc:	ret
  4027e0:	ldr	w0, [x22, #416]
  4027e4:	cmp	w1, #0x22
  4027e8:	b.ne	40276c <ferror@plt+0x12cc>  // b.any
  4027ec:	adrp	x1, 404000 <ferror@plt+0x2b60>
  4027f0:	mov	x3, x19
  4027f4:	mov	x2, x21
  4027f8:	add	x1, x1, #0x6b0
  4027fc:	bl	401480 <err@plt>
  402800:	mov	x1, x21
  402804:	mov	x0, x19
  402808:	bl	401fa8 <ferror@plt+0xb08>
  40280c:	mov	x1, x21
  402810:	mov	x0, x19
  402814:	bl	401fa8 <ferror@plt+0xb08>
  402818:	stp	x29, x30, [sp, #-64]!
  40281c:	mov	x29, sp
  402820:	stp	x19, x20, [sp, #16]
  402824:	mov	x19, x0
  402828:	stp	x21, x22, [sp, #32]
  40282c:	mov	x21, x1
  402830:	adrp	x22, 416000 <ferror@plt+0x14b60>
  402834:	str	xzr, [sp, #56]
  402838:	bl	401450 <__errno_location@plt>
  40283c:	str	wzr, [x0]
  402840:	cbz	x19, 402854 <ferror@plt+0x13b4>
  402844:	mov	x20, x0
  402848:	ldrsb	w0, [x19]
  40284c:	adrp	x22, 416000 <ferror@plt+0x14b60>
  402850:	cbnz	w0, 40286c <ferror@plt+0x13cc>
  402854:	ldr	w0, [x22, #416]
  402858:	adrp	x1, 404000 <ferror@plt+0x2b60>
  40285c:	mov	x3, x19
  402860:	mov	x2, x21
  402864:	add	x1, x1, #0x6b0
  402868:	bl	401420 <errx@plt>
  40286c:	add	x1, sp, #0x38
  402870:	mov	x0, x19
  402874:	mov	w3, #0x0                   	// #0
  402878:	mov	w2, #0xa                   	// #10
  40287c:	bl	4012c0 <__strtoul_internal@plt>
  402880:	ldr	w1, [x20]
  402884:	cbnz	w1, 4028bc <ferror@plt+0x141c>
  402888:	ldr	x1, [sp, #56]
  40288c:	cmp	x19, x1
  402890:	b.eq	402854 <ferror@plt+0x13b4>  // b.none
  402894:	cbz	x1, 4028a0 <ferror@plt+0x1400>
  402898:	ldrsb	w1, [x1]
  40289c:	cbnz	w1, 402854 <ferror@plt+0x13b4>
  4028a0:	mov	x1, #0xffffffff            	// #4294967295
  4028a4:	cmp	x0, x1
  4028a8:	b.hi	4028dc <ferror@plt+0x143c>  // b.pmore
  4028ac:	ldp	x19, x20, [sp, #16]
  4028b0:	ldp	x21, x22, [sp, #32]
  4028b4:	ldp	x29, x30, [sp], #64
  4028b8:	ret
  4028bc:	ldr	w0, [x22, #416]
  4028c0:	cmp	w1, #0x22
  4028c4:	b.ne	402854 <ferror@plt+0x13b4>  // b.any
  4028c8:	adrp	x1, 404000 <ferror@plt+0x2b60>
  4028cc:	mov	x3, x19
  4028d0:	mov	x2, x21
  4028d4:	add	x1, x1, #0x6b0
  4028d8:	bl	401480 <err@plt>
  4028dc:	mov	x1, x21
  4028e0:	mov	x0, x19
  4028e4:	bl	401fa8 <ferror@plt+0xb08>
  4028e8:	stp	x29, x30, [sp, #-64]!
  4028ec:	mov	x29, sp
  4028f0:	stp	x19, x20, [sp, #16]
  4028f4:	mov	x19, x0
  4028f8:	stp	x21, x22, [sp, #32]
  4028fc:	mov	x21, x1
  402900:	adrp	x22, 416000 <ferror@plt+0x14b60>
  402904:	str	xzr, [sp, #56]
  402908:	bl	401450 <__errno_location@plt>
  40290c:	str	wzr, [x0]
  402910:	cbz	x19, 402924 <ferror@plt+0x1484>
  402914:	mov	x20, x0
  402918:	ldrsb	w0, [x19]
  40291c:	adrp	x22, 416000 <ferror@plt+0x14b60>
  402920:	cbnz	w0, 40293c <ferror@plt+0x149c>
  402924:	ldr	w0, [x22, #416]
  402928:	adrp	x1, 404000 <ferror@plt+0x2b60>
  40292c:	mov	x3, x19
  402930:	mov	x2, x21
  402934:	add	x1, x1, #0x6b0
  402938:	bl	401420 <errx@plt>
  40293c:	add	x1, sp, #0x38
  402940:	mov	x0, x19
  402944:	mov	w3, #0x0                   	// #0
  402948:	mov	w2, #0x10                  	// #16
  40294c:	bl	4012c0 <__strtoul_internal@plt>
  402950:	ldr	w1, [x20]
  402954:	cbnz	w1, 40298c <ferror@plt+0x14ec>
  402958:	ldr	x1, [sp, #56]
  40295c:	cmp	x19, x1
  402960:	b.eq	402924 <ferror@plt+0x1484>  // b.none
  402964:	cbz	x1, 402970 <ferror@plt+0x14d0>
  402968:	ldrsb	w1, [x1]
  40296c:	cbnz	w1, 402924 <ferror@plt+0x1484>
  402970:	mov	x1, #0xffffffff            	// #4294967295
  402974:	cmp	x0, x1
  402978:	b.hi	4029ac <ferror@plt+0x150c>  // b.pmore
  40297c:	ldp	x19, x20, [sp, #16]
  402980:	ldp	x21, x22, [sp, #32]
  402984:	ldp	x29, x30, [sp], #64
  402988:	ret
  40298c:	ldr	w0, [x22, #416]
  402990:	cmp	w1, #0x22
  402994:	b.ne	402924 <ferror@plt+0x1484>  // b.any
  402998:	adrp	x1, 404000 <ferror@plt+0x2b60>
  40299c:	mov	x3, x19
  4029a0:	mov	x2, x21
  4029a4:	add	x1, x1, #0x6b0
  4029a8:	bl	401480 <err@plt>
  4029ac:	mov	x1, x21
  4029b0:	mov	x0, x19
  4029b4:	bl	401fa8 <ferror@plt+0xb08>
  4029b8:	stp	x29, x30, [sp, #-64]!
  4029bc:	mov	x29, sp
  4029c0:	stp	x19, x20, [sp, #16]
  4029c4:	mov	x19, x0
  4029c8:	stp	x21, x22, [sp, #32]
  4029cc:	mov	x21, x1
  4029d0:	adrp	x22, 416000 <ferror@plt+0x14b60>
  4029d4:	str	xzr, [sp, #56]
  4029d8:	bl	401450 <__errno_location@plt>
  4029dc:	str	wzr, [x0]
  4029e0:	cbz	x19, 4029f4 <ferror@plt+0x1554>
  4029e4:	mov	x20, x0
  4029e8:	ldrsb	w0, [x19]
  4029ec:	adrp	x22, 416000 <ferror@plt+0x14b60>
  4029f0:	cbnz	w0, 402a0c <ferror@plt+0x156c>
  4029f4:	ldr	w0, [x22, #416]
  4029f8:	adrp	x1, 404000 <ferror@plt+0x2b60>
  4029fc:	mov	x3, x19
  402a00:	mov	x2, x21
  402a04:	add	x1, x1, #0x6b0
  402a08:	bl	401420 <errx@plt>
  402a0c:	add	x1, sp, #0x38
  402a10:	mov	x0, x19
  402a14:	mov	w3, #0x0                   	// #0
  402a18:	mov	w2, #0xa                   	// #10
  402a1c:	bl	401270 <__strtol_internal@plt>
  402a20:	ldr	w1, [x20]
  402a24:	cbnz	w1, 402a50 <ferror@plt+0x15b0>
  402a28:	ldr	x1, [sp, #56]
  402a2c:	cmp	x1, x19
  402a30:	b.eq	4029f4 <ferror@plt+0x1554>  // b.none
  402a34:	cbz	x1, 402a40 <ferror@plt+0x15a0>
  402a38:	ldrsb	w1, [x1]
  402a3c:	cbnz	w1, 4029f4 <ferror@plt+0x1554>
  402a40:	ldp	x19, x20, [sp, #16]
  402a44:	ldp	x21, x22, [sp, #32]
  402a48:	ldp	x29, x30, [sp], #64
  402a4c:	ret
  402a50:	ldr	w0, [x22, #416]
  402a54:	cmp	w1, #0x22
  402a58:	b.ne	4029f4 <ferror@plt+0x1554>  // b.any
  402a5c:	adrp	x1, 404000 <ferror@plt+0x2b60>
  402a60:	mov	x3, x19
  402a64:	mov	x2, x21
  402a68:	add	x1, x1, #0x6b0
  402a6c:	bl	401480 <err@plt>
  402a70:	stp	x29, x30, [sp, #-32]!
  402a74:	mov	x29, sp
  402a78:	stp	x19, x20, [sp, #16]
  402a7c:	mov	x19, x1
  402a80:	mov	x20, x0
  402a84:	bl	4029b8 <ferror@plt+0x1518>
  402a88:	mov	x2, #0x80000000            	// #2147483648
  402a8c:	add	x2, x0, x2
  402a90:	mov	x1, #0xffffffff            	// #4294967295
  402a94:	cmp	x2, x1
  402a98:	b.hi	402aa8 <ferror@plt+0x1608>  // b.pmore
  402a9c:	ldp	x19, x20, [sp, #16]
  402aa0:	ldp	x29, x30, [sp], #32
  402aa4:	ret
  402aa8:	bl	401450 <__errno_location@plt>
  402aac:	mov	x4, x0
  402ab0:	adrp	x0, 416000 <ferror@plt+0x14b60>
  402ab4:	mov	w5, #0x22                  	// #34
  402ab8:	adrp	x1, 404000 <ferror@plt+0x2b60>
  402abc:	mov	x3, x20
  402ac0:	ldr	w0, [x0, #416]
  402ac4:	mov	x2, x19
  402ac8:	str	w5, [x4]
  402acc:	add	x1, x1, #0x6b0
  402ad0:	bl	401480 <err@plt>
  402ad4:	nop
  402ad8:	stp	x29, x30, [sp, #-32]!
  402adc:	mov	x29, sp
  402ae0:	stp	x19, x20, [sp, #16]
  402ae4:	mov	x19, x1
  402ae8:	mov	x20, x0
  402aec:	bl	402a70 <ferror@plt+0x15d0>
  402af0:	add	w2, w0, #0x8, lsl #12
  402af4:	mov	w1, #0xffff                	// #65535
  402af8:	cmp	w2, w1
  402afc:	b.hi	402b0c <ferror@plt+0x166c>  // b.pmore
  402b00:	ldp	x19, x20, [sp, #16]
  402b04:	ldp	x29, x30, [sp], #32
  402b08:	ret
  402b0c:	bl	401450 <__errno_location@plt>
  402b10:	mov	x4, x0
  402b14:	adrp	x0, 416000 <ferror@plt+0x14b60>
  402b18:	mov	w5, #0x22                  	// #34
  402b1c:	adrp	x1, 404000 <ferror@plt+0x2b60>
  402b20:	mov	x3, x20
  402b24:	ldr	w0, [x0, #416]
  402b28:	mov	x2, x19
  402b2c:	str	w5, [x4]
  402b30:	add	x1, x1, #0x6b0
  402b34:	bl	401480 <err@plt>
  402b38:	stp	x29, x30, [sp, #-64]!
  402b3c:	mov	x29, sp
  402b40:	stp	x19, x20, [sp, #16]
  402b44:	mov	x19, x0
  402b48:	stp	x21, x22, [sp, #32]
  402b4c:	mov	x21, x1
  402b50:	adrp	x22, 416000 <ferror@plt+0x14b60>
  402b54:	str	xzr, [sp, #56]
  402b58:	bl	401450 <__errno_location@plt>
  402b5c:	str	wzr, [x0]
  402b60:	cbz	x19, 402b74 <ferror@plt+0x16d4>
  402b64:	mov	x20, x0
  402b68:	ldrsb	w0, [x19]
  402b6c:	adrp	x22, 416000 <ferror@plt+0x14b60>
  402b70:	cbnz	w0, 402b8c <ferror@plt+0x16ec>
  402b74:	ldr	w0, [x22, #416]
  402b78:	adrp	x1, 404000 <ferror@plt+0x2b60>
  402b7c:	mov	x3, x19
  402b80:	mov	x2, x21
  402b84:	add	x1, x1, #0x6b0
  402b88:	bl	401420 <errx@plt>
  402b8c:	add	x1, sp, #0x38
  402b90:	mov	x0, x19
  402b94:	mov	w3, #0x0                   	// #0
  402b98:	mov	w2, #0xa                   	// #10
  402b9c:	bl	4012c0 <__strtoul_internal@plt>
  402ba0:	ldr	w1, [x20]
  402ba4:	cbnz	w1, 402bd0 <ferror@plt+0x1730>
  402ba8:	ldr	x1, [sp, #56]
  402bac:	cmp	x19, x1
  402bb0:	b.eq	402b74 <ferror@plt+0x16d4>  // b.none
  402bb4:	cbz	x1, 402bc0 <ferror@plt+0x1720>
  402bb8:	ldrsb	w1, [x1]
  402bbc:	cbnz	w1, 402b74 <ferror@plt+0x16d4>
  402bc0:	ldp	x19, x20, [sp, #16]
  402bc4:	ldp	x21, x22, [sp, #32]
  402bc8:	ldp	x29, x30, [sp], #64
  402bcc:	ret
  402bd0:	ldr	w0, [x22, #416]
  402bd4:	cmp	w1, #0x22
  402bd8:	b.ne	402b74 <ferror@plt+0x16d4>  // b.any
  402bdc:	adrp	x1, 404000 <ferror@plt+0x2b60>
  402be0:	mov	x3, x19
  402be4:	mov	x2, x21
  402be8:	add	x1, x1, #0x6b0
  402bec:	bl	401480 <err@plt>
  402bf0:	stp	x29, x30, [sp, #-64]!
  402bf4:	mov	x29, sp
  402bf8:	stp	x19, x20, [sp, #16]
  402bfc:	mov	x19, x0
  402c00:	stp	x21, x22, [sp, #32]
  402c04:	mov	x21, x1
  402c08:	adrp	x22, 416000 <ferror@plt+0x14b60>
  402c0c:	str	xzr, [sp, #56]
  402c10:	bl	401450 <__errno_location@plt>
  402c14:	str	wzr, [x0]
  402c18:	cbz	x19, 402c2c <ferror@plt+0x178c>
  402c1c:	mov	x20, x0
  402c20:	ldrsb	w0, [x19]
  402c24:	adrp	x22, 416000 <ferror@plt+0x14b60>
  402c28:	cbnz	w0, 402c44 <ferror@plt+0x17a4>
  402c2c:	ldr	w0, [x22, #416]
  402c30:	adrp	x1, 404000 <ferror@plt+0x2b60>
  402c34:	mov	x3, x19
  402c38:	mov	x2, x21
  402c3c:	add	x1, x1, #0x6b0
  402c40:	bl	401420 <errx@plt>
  402c44:	add	x1, sp, #0x38
  402c48:	mov	x0, x19
  402c4c:	mov	w3, #0x0                   	// #0
  402c50:	mov	w2, #0x10                  	// #16
  402c54:	bl	4012c0 <__strtoul_internal@plt>
  402c58:	ldr	w1, [x20]
  402c5c:	cbnz	w1, 402c88 <ferror@plt+0x17e8>
  402c60:	ldr	x1, [sp, #56]
  402c64:	cmp	x19, x1
  402c68:	b.eq	402c2c <ferror@plt+0x178c>  // b.none
  402c6c:	cbz	x1, 402c78 <ferror@plt+0x17d8>
  402c70:	ldrsb	w1, [x1]
  402c74:	cbnz	w1, 402c2c <ferror@plt+0x178c>
  402c78:	ldp	x19, x20, [sp, #16]
  402c7c:	ldp	x21, x22, [sp, #32]
  402c80:	ldp	x29, x30, [sp], #64
  402c84:	ret
  402c88:	ldr	w0, [x22, #416]
  402c8c:	cmp	w1, #0x22
  402c90:	b.ne	402c2c <ferror@plt+0x178c>  // b.any
  402c94:	adrp	x1, 404000 <ferror@plt+0x2b60>
  402c98:	mov	x3, x19
  402c9c:	mov	x2, x21
  402ca0:	add	x1, x1, #0x6b0
  402ca4:	bl	401480 <err@plt>
  402ca8:	stp	x29, x30, [sp, #-64]!
  402cac:	mov	x29, sp
  402cb0:	stp	x19, x20, [sp, #16]
  402cb4:	mov	x19, x0
  402cb8:	stp	x21, x22, [sp, #32]
  402cbc:	mov	x21, x1
  402cc0:	adrp	x22, 416000 <ferror@plt+0x14b60>
  402cc4:	str	xzr, [sp, #56]
  402cc8:	bl	401450 <__errno_location@plt>
  402ccc:	str	wzr, [x0]
  402cd0:	cbz	x19, 402ce4 <ferror@plt+0x1844>
  402cd4:	mov	x20, x0
  402cd8:	ldrsb	w0, [x19]
  402cdc:	adrp	x22, 416000 <ferror@plt+0x14b60>
  402ce0:	cbnz	w0, 402cfc <ferror@plt+0x185c>
  402ce4:	ldr	w0, [x22, #416]
  402ce8:	adrp	x1, 404000 <ferror@plt+0x2b60>
  402cec:	mov	x3, x19
  402cf0:	mov	x2, x21
  402cf4:	add	x1, x1, #0x6b0
  402cf8:	bl	401420 <errx@plt>
  402cfc:	mov	x0, x19
  402d00:	add	x1, sp, #0x38
  402d04:	bl	401200 <strtod@plt>
  402d08:	ldr	w0, [x20]
  402d0c:	cbnz	w0, 402d38 <ferror@plt+0x1898>
  402d10:	ldr	x0, [sp, #56]
  402d14:	cmp	x0, x19
  402d18:	b.eq	402ce4 <ferror@plt+0x1844>  // b.none
  402d1c:	cbz	x0, 402d28 <ferror@plt+0x1888>
  402d20:	ldrsb	w0, [x0]
  402d24:	cbnz	w0, 402ce4 <ferror@plt+0x1844>
  402d28:	ldp	x19, x20, [sp, #16]
  402d2c:	ldp	x21, x22, [sp, #32]
  402d30:	ldp	x29, x30, [sp], #64
  402d34:	ret
  402d38:	cmp	w0, #0x22
  402d3c:	ldr	w0, [x22, #416]
  402d40:	b.ne	402ce4 <ferror@plt+0x1844>  // b.any
  402d44:	adrp	x1, 404000 <ferror@plt+0x2b60>
  402d48:	mov	x3, x19
  402d4c:	mov	x2, x21
  402d50:	add	x1, x1, #0x6b0
  402d54:	bl	401480 <err@plt>
  402d58:	stp	x29, x30, [sp, #-64]!
  402d5c:	mov	x29, sp
  402d60:	stp	x19, x20, [sp, #16]
  402d64:	mov	x19, x0
  402d68:	stp	x21, x22, [sp, #32]
  402d6c:	mov	x21, x1
  402d70:	adrp	x22, 416000 <ferror@plt+0x14b60>
  402d74:	str	xzr, [sp, #56]
  402d78:	bl	401450 <__errno_location@plt>
  402d7c:	str	wzr, [x0]
  402d80:	cbz	x19, 402d94 <ferror@plt+0x18f4>
  402d84:	mov	x20, x0
  402d88:	ldrsb	w0, [x19]
  402d8c:	adrp	x22, 416000 <ferror@plt+0x14b60>
  402d90:	cbnz	w0, 402dac <ferror@plt+0x190c>
  402d94:	ldr	w0, [x22, #416]
  402d98:	adrp	x1, 404000 <ferror@plt+0x2b60>
  402d9c:	mov	x3, x19
  402da0:	mov	x2, x21
  402da4:	add	x1, x1, #0x6b0
  402da8:	bl	401420 <errx@plt>
  402dac:	add	x1, sp, #0x38
  402db0:	mov	x0, x19
  402db4:	mov	w2, #0xa                   	// #10
  402db8:	bl	401390 <strtol@plt>
  402dbc:	ldr	w1, [x20]
  402dc0:	cbnz	w1, 402dec <ferror@plt+0x194c>
  402dc4:	ldr	x1, [sp, #56]
  402dc8:	cmp	x1, x19
  402dcc:	b.eq	402d94 <ferror@plt+0x18f4>  // b.none
  402dd0:	cbz	x1, 402ddc <ferror@plt+0x193c>
  402dd4:	ldrsb	w1, [x1]
  402dd8:	cbnz	w1, 402d94 <ferror@plt+0x18f4>
  402ddc:	ldp	x19, x20, [sp, #16]
  402de0:	ldp	x21, x22, [sp, #32]
  402de4:	ldp	x29, x30, [sp], #64
  402de8:	ret
  402dec:	ldr	w0, [x22, #416]
  402df0:	cmp	w1, #0x22
  402df4:	b.ne	402d94 <ferror@plt+0x18f4>  // b.any
  402df8:	adrp	x1, 404000 <ferror@plt+0x2b60>
  402dfc:	mov	x3, x19
  402e00:	mov	x2, x21
  402e04:	add	x1, x1, #0x6b0
  402e08:	bl	401480 <err@plt>
  402e0c:	nop
  402e10:	stp	x29, x30, [sp, #-64]!
  402e14:	mov	x29, sp
  402e18:	stp	x19, x20, [sp, #16]
  402e1c:	mov	x19, x0
  402e20:	stp	x21, x22, [sp, #32]
  402e24:	mov	x21, x1
  402e28:	adrp	x22, 416000 <ferror@plt+0x14b60>
  402e2c:	str	xzr, [sp, #56]
  402e30:	bl	401450 <__errno_location@plt>
  402e34:	str	wzr, [x0]
  402e38:	cbz	x19, 402e4c <ferror@plt+0x19ac>
  402e3c:	mov	x20, x0
  402e40:	ldrsb	w0, [x19]
  402e44:	adrp	x22, 416000 <ferror@plt+0x14b60>
  402e48:	cbnz	w0, 402e64 <ferror@plt+0x19c4>
  402e4c:	ldr	w0, [x22, #416]
  402e50:	adrp	x1, 404000 <ferror@plt+0x2b60>
  402e54:	mov	x3, x19
  402e58:	mov	x2, x21
  402e5c:	add	x1, x1, #0x6b0
  402e60:	bl	401420 <errx@plt>
  402e64:	add	x1, sp, #0x38
  402e68:	mov	x0, x19
  402e6c:	mov	w2, #0xa                   	// #10
  402e70:	bl	4011b0 <strtoul@plt>
  402e74:	ldr	w1, [x20]
  402e78:	cbnz	w1, 402ea4 <ferror@plt+0x1a04>
  402e7c:	ldr	x1, [sp, #56]
  402e80:	cmp	x1, x19
  402e84:	b.eq	402e4c <ferror@plt+0x19ac>  // b.none
  402e88:	cbz	x1, 402e94 <ferror@plt+0x19f4>
  402e8c:	ldrsb	w1, [x1]
  402e90:	cbnz	w1, 402e4c <ferror@plt+0x19ac>
  402e94:	ldp	x19, x20, [sp, #16]
  402e98:	ldp	x21, x22, [sp, #32]
  402e9c:	ldp	x29, x30, [sp], #64
  402ea0:	ret
  402ea4:	ldr	w0, [x22, #416]
  402ea8:	cmp	w1, #0x22
  402eac:	b.ne	402e4c <ferror@plt+0x19ac>  // b.any
  402eb0:	adrp	x1, 404000 <ferror@plt+0x2b60>
  402eb4:	mov	x3, x19
  402eb8:	mov	x2, x21
  402ebc:	add	x1, x1, #0x6b0
  402ec0:	bl	401480 <err@plt>
  402ec4:	nop
  402ec8:	stp	x29, x30, [sp, #-48]!
  402ecc:	mov	x29, sp
  402ed0:	stp	x19, x20, [sp, #16]
  402ed4:	mov	x19, x1
  402ed8:	mov	x20, x0
  402edc:	add	x1, sp, #0x28
  402ee0:	bl	4023c8 <ferror@plt+0xf28>
  402ee4:	cbz	w0, 402f1c <ferror@plt+0x1a7c>
  402ee8:	bl	401450 <__errno_location@plt>
  402eec:	ldr	w1, [x0]
  402ef0:	adrp	x2, 416000 <ferror@plt+0x14b60>
  402ef4:	mov	x3, x20
  402ef8:	ldr	w0, [x2, #416]
  402efc:	mov	x2, x19
  402f00:	cbz	w1, 402f10 <ferror@plt+0x1a70>
  402f04:	adrp	x1, 404000 <ferror@plt+0x2b60>
  402f08:	add	x1, x1, #0x6b0
  402f0c:	bl	401480 <err@plt>
  402f10:	adrp	x1, 404000 <ferror@plt+0x2b60>
  402f14:	add	x1, x1, #0x6b0
  402f18:	bl	401420 <errx@plt>
  402f1c:	ldp	x19, x20, [sp, #16]
  402f20:	ldr	x0, [sp, #40]
  402f24:	ldp	x29, x30, [sp], #48
  402f28:	ret
  402f2c:	nop
  402f30:	stp	x29, x30, [sp, #-32]!
  402f34:	mov	x29, sp
  402f38:	str	x19, [sp, #16]
  402f3c:	mov	x19, x1
  402f40:	mov	x1, x2
  402f44:	bl	402ca8 <ferror@plt+0x1808>
  402f48:	fcvtzs	d2, d0
  402f4c:	mov	x0, #0x848000000000        	// #145685290680320
  402f50:	movk	x0, #0x412e, lsl #48
  402f54:	fmov	d1, x0
  402f58:	scvtf	d3, d2
  402f5c:	fsub	d0, d0, d3
  402f60:	fmul	d0, d0, d1
  402f64:	fcvtzs	d0, d0
  402f68:	stp	d2, d0, [x19]
  402f6c:	ldr	x19, [sp, #16]
  402f70:	ldp	x29, x30, [sp], #32
  402f74:	ret
  402f78:	mov	w2, w0
  402f7c:	mov	x0, x1
  402f80:	and	w1, w2, #0xf000
  402f84:	add	x14, x0, #0x1
  402f88:	cmp	w1, #0x4, lsl #12
  402f8c:	add	x13, x0, #0x2
  402f90:	add	x12, x0, #0x3
  402f94:	add	x11, x0, #0x4
  402f98:	add	x10, x0, #0x5
  402f9c:	add	x9, x0, #0x6
  402fa0:	add	x8, x0, #0x7
  402fa4:	add	x7, x0, #0x8
  402fa8:	add	x6, x0, #0x9
  402fac:	b.eq	403118 <ferror@plt+0x1c78>  // b.none
  402fb0:	cmp	w1, #0xa, lsl #12
  402fb4:	b.eq	40300c <ferror@plt+0x1b6c>  // b.none
  402fb8:	cmp	w1, #0x2, lsl #12
  402fbc:	b.eq	403138 <ferror@plt+0x1c98>  // b.none
  402fc0:	cmp	w1, #0x6, lsl #12
  402fc4:	b.eq	403128 <ferror@plt+0x1c88>  // b.none
  402fc8:	cmp	w1, #0xc, lsl #12
  402fcc:	b.eq	403148 <ferror@plt+0x1ca8>  // b.none
  402fd0:	cmp	w1, #0x1, lsl #12
  402fd4:	b.eq	403158 <ferror@plt+0x1cb8>  // b.none
  402fd8:	cmp	w1, #0x8, lsl #12
  402fdc:	b.eq	403168 <ferror@plt+0x1cc8>  // b.none
  402fe0:	mov	x4, x6
  402fe4:	mov	x6, x7
  402fe8:	mov	x7, x8
  402fec:	mov	x8, x9
  402ff0:	mov	x9, x10
  402ff4:	mov	x10, x11
  402ff8:	mov	x11, x12
  402ffc:	mov	x12, x13
  403000:	mov	x13, x14
  403004:	mov	x14, x0
  403008:	b	403018 <ferror@plt+0x1b78>
  40300c:	mov	x4, x0
  403010:	mov	w1, #0x6c                  	// #108
  403014:	strb	w1, [x4], #10
  403018:	tst	x2, #0x100
  40301c:	mov	w5, #0x2d                  	// #45
  403020:	mov	w3, #0x72                  	// #114
  403024:	csel	w3, w3, w5, ne  // ne = any
  403028:	tst	x2, #0x80
  40302c:	strb	w3, [x14]
  403030:	mov	w3, #0x77                  	// #119
  403034:	csel	w3, w3, w5, ne  // ne = any
  403038:	strb	w3, [x13]
  40303c:	and	w1, w2, #0x40
  403040:	tbz	w2, #11, 4030e0 <ferror@plt+0x1c40>
  403044:	cmp	w1, #0x0
  403048:	mov	w3, #0x53                  	// #83
  40304c:	mov	w1, #0x73                  	// #115
  403050:	csel	w1, w1, w3, ne  // ne = any
  403054:	tst	x2, #0x20
  403058:	strb	w1, [x12]
  40305c:	mov	w5, #0x2d                  	// #45
  403060:	mov	w3, #0x72                  	// #114
  403064:	csel	w3, w3, w5, ne  // ne = any
  403068:	tst	x2, #0x10
  40306c:	strb	w3, [x11]
  403070:	mov	w3, #0x77                  	// #119
  403074:	csel	w3, w3, w5, ne  // ne = any
  403078:	strb	w3, [x10]
  40307c:	and	w1, w2, #0x8
  403080:	tbz	w2, #10, 403108 <ferror@plt+0x1c68>
  403084:	cmp	w1, #0x0
  403088:	mov	w3, #0x53                  	// #83
  40308c:	mov	w1, #0x73                  	// #115
  403090:	csel	w1, w1, w3, ne  // ne = any
  403094:	tst	x2, #0x4
  403098:	strb	w1, [x9]
  40309c:	mov	w5, #0x2d                  	// #45
  4030a0:	mov	w3, #0x72                  	// #114
  4030a4:	csel	w3, w3, w5, ne  // ne = any
  4030a8:	tst	x2, #0x2
  4030ac:	strb	w3, [x8]
  4030b0:	mov	w3, #0x77                  	// #119
  4030b4:	csel	w3, w3, w5, ne  // ne = any
  4030b8:	strb	w3, [x7]
  4030bc:	and	w1, w2, #0x1
  4030c0:	tbz	w2, #9, 4030f0 <ferror@plt+0x1c50>
  4030c4:	cmp	w1, #0x0
  4030c8:	mov	w2, #0x54                  	// #84
  4030cc:	mov	w1, #0x74                  	// #116
  4030d0:	csel	w1, w1, w2, ne  // ne = any
  4030d4:	strb	w1, [x6]
  4030d8:	strb	wzr, [x4]
  4030dc:	ret
  4030e0:	cmp	w1, #0x0
  4030e4:	mov	w1, #0x78                  	// #120
  4030e8:	csel	w1, w1, w5, ne  // ne = any
  4030ec:	b	403054 <ferror@plt+0x1bb4>
  4030f0:	cmp	w1, #0x0
  4030f4:	mov	w1, #0x78                  	// #120
  4030f8:	csel	w1, w1, w5, ne  // ne = any
  4030fc:	strb	w1, [x6]
  403100:	strb	wzr, [x4]
  403104:	ret
  403108:	cmp	w1, #0x0
  40310c:	mov	w1, #0x78                  	// #120
  403110:	csel	w1, w1, w5, ne  // ne = any
  403114:	b	403094 <ferror@plt+0x1bf4>
  403118:	mov	x4, x0
  40311c:	mov	w1, #0x64                  	// #100
  403120:	strb	w1, [x4], #10
  403124:	b	403018 <ferror@plt+0x1b78>
  403128:	mov	x4, x0
  40312c:	mov	w1, #0x62                  	// #98
  403130:	strb	w1, [x4], #10
  403134:	b	403018 <ferror@plt+0x1b78>
  403138:	mov	x4, x0
  40313c:	mov	w1, #0x63                  	// #99
  403140:	strb	w1, [x4], #10
  403144:	b	403018 <ferror@plt+0x1b78>
  403148:	mov	x4, x0
  40314c:	mov	w1, #0x73                  	// #115
  403150:	strb	w1, [x4], #10
  403154:	b	403018 <ferror@plt+0x1b78>
  403158:	mov	x4, x0
  40315c:	mov	w1, #0x70                  	// #112
  403160:	strb	w1, [x4], #10
  403164:	b	403018 <ferror@plt+0x1b78>
  403168:	mov	x4, x0
  40316c:	mov	w1, #0x2d                  	// #45
  403170:	strb	w1, [x4], #10
  403174:	b	403018 <ferror@plt+0x1b78>
  403178:	stp	x29, x30, [sp, #-96]!
  40317c:	mov	x29, sp
  403180:	stp	x19, x20, [sp, #16]
  403184:	add	x20, sp, #0x38
  403188:	mov	x4, x20
  40318c:	stp	x21, x22, [sp, #32]
  403190:	tbz	w0, #1, 4031a0 <ferror@plt+0x1d00>
  403194:	add	x4, x20, #0x1
  403198:	mov	w2, #0x20                  	// #32
  40319c:	strb	w2, [sp, #56]
  4031a0:	cmp	x1, #0x3ff
  4031a4:	b.ls	4032ec <ferror@plt+0x1e4c>  // b.plast
  4031a8:	mov	x2, #0xfffff               	// #1048575
  4031ac:	cmp	x1, x2
  4031b0:	b.ls	403368 <ferror@plt+0x1ec8>  // b.plast
  4031b4:	mov	x2, #0x3fffffff            	// #1073741823
  4031b8:	cmp	x1, x2
  4031bc:	b.ls	403374 <ferror@plt+0x1ed4>  // b.plast
  4031c0:	mov	x2, #0xffffffffff          	// #1099511627775
  4031c4:	cmp	x1, x2
  4031c8:	b.ls	403380 <ferror@plt+0x1ee0>  // b.plast
  4031cc:	mov	x2, #0x3ffffffffffff       	// #1125899906842623
  4031d0:	cmp	x1, x2
  4031d4:	b.ls	40338c <ferror@plt+0x1eec>  // b.plast
  4031d8:	mov	x2, #0xfffffffffffffff     	// #1152921504606846975
  4031dc:	cmp	x1, x2
  4031e0:	b.ls	403398 <ferror@plt+0x1ef8>  // b.plast
  4031e4:	mov	w3, #0x3c                  	// #60
  4031e8:	mov	w6, #0x46                  	// #70
  4031ec:	mov	w7, #0xcccd                	// #52429
  4031f0:	adrp	x8, 404000 <ferror@plt+0x2b60>
  4031f4:	movk	w7, #0xcccc, lsl #16
  4031f8:	add	x8, x8, #0x6e8
  4031fc:	mov	x2, #0xffffffffffffffff    	// #-1
  403200:	lsr	x22, x1, x3
  403204:	umull	x7, w3, w7
  403208:	lsl	x2, x2, x3
  40320c:	bic	x2, x1, x2
  403210:	and	w5, w0, #0x1
  403214:	mov	w3, w22
  403218:	lsr	x7, x7, #35
  40321c:	ldrsb	w1, [x8, w7, sxtw]
  403220:	strb	w1, [x4]
  403224:	cmp	w1, #0x42
  403228:	add	x1, x4, #0x1
  40322c:	csel	w5, w5, wzr, ne  // ne = any
  403230:	cbz	w5, 403240 <ferror@plt+0x1da0>
  403234:	add	x1, x4, #0x3
  403238:	mov	w5, #0x4269                	// #17001
  40323c:	sturh	w5, [x4, #1]
  403240:	strb	wzr, [x1]
  403244:	cbz	x2, 4032f8 <ferror@plt+0x1e58>
  403248:	sub	w6, w6, #0x14
  40324c:	lsr	x2, x2, x6
  403250:	tbz	w0, #2, 40332c <ferror@plt+0x1e8c>
  403254:	add	x2, x2, #0x5
  403258:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  40325c:	movk	x0, #0xcccd
  403260:	mov	x4, #0x9999999999999999    	// #-7378697629483820647
  403264:	movk	x4, #0x1999, lsl #48
  403268:	umulh	x19, x2, x0
  40326c:	lsr	x19, x19, #3
  403270:	mul	x1, x19, x0
  403274:	umulh	x0, x19, x0
  403278:	ror	x1, x1, #1
  40327c:	lsr	x0, x0, #3
  403280:	cmp	x1, x4
  403284:	csel	x19, x19, x0, hi  // hi = pmore
  403288:	cbz	x19, 4032f8 <ferror@plt+0x1e58>
  40328c:	bl	401240 <localeconv@plt>
  403290:	cbz	x0, 40335c <ferror@plt+0x1ebc>
  403294:	ldr	x4, [x0]
  403298:	cbz	x4, 40335c <ferror@plt+0x1ebc>
  40329c:	ldrsb	w1, [x4]
  4032a0:	adrp	x0, 404000 <ferror@plt+0x2b60>
  4032a4:	add	x0, x0, #0x6e0
  4032a8:	cmp	w1, #0x0
  4032ac:	csel	x4, x0, x4, eq  // eq = none
  4032b0:	mov	x6, x20
  4032b4:	mov	x5, x19
  4032b8:	mov	w3, w22
  4032bc:	adrp	x2, 404000 <ferror@plt+0x2b60>
  4032c0:	add	x2, x2, #0x6f0
  4032c4:	add	x21, sp, #0x40
  4032c8:	mov	x1, #0x20                  	// #32
  4032cc:	mov	x0, x21
  4032d0:	bl	401230 <snprintf@plt>
  4032d4:	mov	x0, x21
  4032d8:	bl	4012e0 <strdup@plt>
  4032dc:	ldp	x19, x20, [sp, #16]
  4032e0:	ldp	x21, x22, [sp, #32]
  4032e4:	ldp	x29, x30, [sp], #96
  4032e8:	ret
  4032ec:	mov	w3, w1
  4032f0:	mov	w0, #0x42                  	// #66
  4032f4:	strh	w0, [x4]
  4032f8:	mov	x4, x20
  4032fc:	adrp	x2, 404000 <ferror@plt+0x2b60>
  403300:	add	x2, x2, #0x700
  403304:	add	x21, sp, #0x40
  403308:	mov	x1, #0x20                  	// #32
  40330c:	mov	x0, x21
  403310:	bl	401230 <snprintf@plt>
  403314:	mov	x0, x21
  403318:	bl	4012e0 <strdup@plt>
  40331c:	ldp	x19, x20, [sp, #16]
  403320:	ldp	x21, x22, [sp, #32]
  403324:	ldp	x29, x30, [sp], #96
  403328:	ret
  40332c:	add	x2, x2, #0x32
  403330:	mov	x5, #0xf5c3                	// #62915
  403334:	movk	x5, #0x5c28, lsl #16
  403338:	lsr	x19, x2, #2
  40333c:	movk	x5, #0xc28f, lsl #32
  403340:	movk	x5, #0x28f5, lsl #48
  403344:	umulh	x19, x19, x5
  403348:	lsr	x19, x19, #2
  40334c:	cmp	x19, #0xa
  403350:	b.ne	403288 <ferror@plt+0x1de8>  // b.any
  403354:	add	w3, w22, #0x1
  403358:	b	4032f8 <ferror@plt+0x1e58>
  40335c:	adrp	x4, 404000 <ferror@plt+0x2b60>
  403360:	add	x4, x4, #0x6e0
  403364:	b	4032b0 <ferror@plt+0x1e10>
  403368:	mov	w6, #0x14                  	// #20
  40336c:	sub	w3, w6, #0xa
  403370:	b	4031ec <ferror@plt+0x1d4c>
  403374:	mov	w6, #0x1e                  	// #30
  403378:	sub	w3, w6, #0xa
  40337c:	b	4031ec <ferror@plt+0x1d4c>
  403380:	mov	w6, #0x28                  	// #40
  403384:	sub	w3, w6, #0xa
  403388:	b	4031ec <ferror@plt+0x1d4c>
  40338c:	mov	w6, #0x32                  	// #50
  403390:	sub	w3, w6, #0xa
  403394:	b	4031ec <ferror@plt+0x1d4c>
  403398:	mov	w6, #0x3c                  	// #60
  40339c:	sub	w3, w6, #0xa
  4033a0:	b	4031ec <ferror@plt+0x1d4c>
  4033a4:	nop
  4033a8:	cbz	x0, 4034a4 <ferror@plt+0x2004>
  4033ac:	stp	x29, x30, [sp, #-64]!
  4033b0:	mov	x29, sp
  4033b4:	stp	x19, x20, [sp, #16]
  4033b8:	mov	x20, x0
  4033bc:	ldrsb	w4, [x0]
  4033c0:	cbz	w4, 403494 <ferror@plt+0x1ff4>
  4033c4:	cmp	x1, #0x0
  4033c8:	stp	x21, x22, [sp, #32]
  4033cc:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  4033d0:	stp	x23, x24, [sp, #48]
  4033d4:	mov	x21, x2
  4033d8:	mov	x23, x1
  4033dc:	mov	x22, x3
  4033e0:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  4033e4:	b.eq	40348c <ferror@plt+0x1fec>  // b.none
  4033e8:	mov	x19, #0x0                   	// #0
  4033ec:	nop
  4033f0:	cmp	w4, #0x2c
  4033f4:	ldrsb	w4, [x20, #1]
  4033f8:	b.eq	403424 <ferror@plt+0x1f84>  // b.none
  4033fc:	cbz	w4, 40342c <ferror@plt+0x1f8c>
  403400:	add	x20, x20, #0x1
  403404:	cmp	x21, x19
  403408:	b.hi	4033f0 <ferror@plt+0x1f50>  // b.pmore
  40340c:	mov	w0, #0xfffffffe            	// #-2
  403410:	ldp	x19, x20, [sp, #16]
  403414:	ldp	x21, x22, [sp, #32]
  403418:	ldp	x23, x24, [sp, #48]
  40341c:	ldp	x29, x30, [sp], #64
  403420:	ret
  403424:	mov	x24, x20
  403428:	cbnz	w4, 403430 <ferror@plt+0x1f90>
  40342c:	add	x24, x20, #0x1
  403430:	cmp	x0, x24
  403434:	b.cs	40348c <ferror@plt+0x1fec>  // b.hs, b.nlast
  403438:	sub	x1, x24, x0
  40343c:	blr	x22
  403440:	cmn	w0, #0x1
  403444:	b.eq	40348c <ferror@plt+0x1fec>  // b.none
  403448:	str	w0, [x23, x19, lsl #2]
  40344c:	add	x19, x19, #0x1
  403450:	ldrsb	w0, [x24]
  403454:	cbz	w0, 403474 <ferror@plt+0x1fd4>
  403458:	mov	x0, x20
  40345c:	ldrsb	w4, [x0, #1]!
  403460:	cbz	w4, 403474 <ferror@plt+0x1fd4>
  403464:	cmp	x21, x19
  403468:	b.ls	40340c <ferror@plt+0x1f6c>  // b.plast
  40346c:	mov	x20, x0
  403470:	b	4033f0 <ferror@plt+0x1f50>
  403474:	mov	w0, w19
  403478:	ldp	x19, x20, [sp, #16]
  40347c:	ldp	x21, x22, [sp, #32]
  403480:	ldp	x23, x24, [sp, #48]
  403484:	ldp	x29, x30, [sp], #64
  403488:	ret
  40348c:	ldp	x21, x22, [sp, #32]
  403490:	ldp	x23, x24, [sp, #48]
  403494:	mov	w0, #0xffffffff            	// #-1
  403498:	ldp	x19, x20, [sp, #16]
  40349c:	ldp	x29, x30, [sp], #64
  4034a0:	ret
  4034a4:	mov	w0, #0xffffffff            	// #-1
  4034a8:	ret
  4034ac:	nop
  4034b0:	cbz	x0, 40352c <ferror@plt+0x208c>
  4034b4:	stp	x29, x30, [sp, #-32]!
  4034b8:	mov	x29, sp
  4034bc:	str	x19, [sp, #16]
  4034c0:	mov	x19, x3
  4034c4:	mov	x3, x4
  4034c8:	cmp	x19, #0x0
  4034cc:	ldrsb	w4, [x0]
  4034d0:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  4034d4:	b.eq	403524 <ferror@plt+0x2084>  // b.none
  4034d8:	ldr	x5, [x19]
  4034dc:	cmp	x5, x2
  4034e0:	b.hi	403524 <ferror@plt+0x2084>  // b.pmore
  4034e4:	cmp	w4, #0x2b
  4034e8:	b.eq	403514 <ferror@plt+0x2074>  // b.none
  4034ec:	str	xzr, [x19]
  4034f0:	bl	4033a8 <ferror@plt+0x1f08>
  4034f4:	cmp	w0, #0x0
  4034f8:	b.le	403508 <ferror@plt+0x2068>
  4034fc:	ldr	x1, [x19]
  403500:	add	x1, x1, w0, sxtw
  403504:	str	x1, [x19]
  403508:	ldr	x19, [sp, #16]
  40350c:	ldp	x29, x30, [sp], #32
  403510:	ret
  403514:	add	x0, x0, #0x1
  403518:	add	x1, x1, x5, lsl #2
  40351c:	sub	x2, x2, x5
  403520:	b	4034f0 <ferror@plt+0x2050>
  403524:	mov	w0, #0xffffffff            	// #-1
  403528:	b	403508 <ferror@plt+0x2068>
  40352c:	mov	w0, #0xffffffff            	// #-1
  403530:	ret
  403534:	nop
  403538:	cmp	x2, #0x0
  40353c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  403540:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403544:	b.eq	403620 <ferror@plt+0x2180>  // b.none
  403548:	stp	x29, x30, [sp, #-64]!
  40354c:	mov	x29, sp
  403550:	stp	x19, x20, [sp, #16]
  403554:	mov	x20, x2
  403558:	mov	x19, x0
  40355c:	stp	x21, x22, [sp, #32]
  403560:	mov	w21, #0x1                   	// #1
  403564:	str	x23, [sp, #48]
  403568:	mov	x23, x1
  40356c:	ldrsb	w3, [x0]
  403570:	cbz	w3, 403608 <ferror@plt+0x2168>
  403574:	nop
  403578:	cmp	w3, #0x2c
  40357c:	ldrsb	w3, [x19, #1]
  403580:	b.eq	403598 <ferror@plt+0x20f8>  // b.none
  403584:	cbz	w3, 4035e4 <ferror@plt+0x2144>
  403588:	add	x19, x19, #0x1
  40358c:	cmp	w3, #0x2c
  403590:	ldrsb	w3, [x19, #1]
  403594:	b.ne	403584 <ferror@plt+0x20e4>  // b.any
  403598:	mov	x22, x19
  40359c:	cbz	w3, 4035e4 <ferror@plt+0x2144>
  4035a0:	cmp	x0, x22
  4035a4:	b.cs	4035f0 <ferror@plt+0x2150>  // b.hs, b.nlast
  4035a8:	sub	x1, x22, x0
  4035ac:	blr	x20
  4035b0:	tbnz	w0, #31, 4035f4 <ferror@plt+0x2154>
  4035b4:	asr	w2, w0, #3
  4035b8:	and	w0, w0, #0x7
  4035bc:	lsl	w0, w21, w0
  4035c0:	ldrb	w1, [x23, w2, sxtw]
  4035c4:	orr	w0, w0, w1
  4035c8:	strb	w0, [x23, w2, sxtw]
  4035cc:	ldrsb	w0, [x22]
  4035d0:	cbz	w0, 403608 <ferror@plt+0x2168>
  4035d4:	ldrsb	w3, [x19, #1]!
  4035d8:	cbz	w3, 403608 <ferror@plt+0x2168>
  4035dc:	mov	x0, x19
  4035e0:	b	403578 <ferror@plt+0x20d8>
  4035e4:	add	x22, x19, #0x1
  4035e8:	cmp	x0, x22
  4035ec:	b.cc	4035a8 <ferror@plt+0x2108>  // b.lo, b.ul, b.last
  4035f0:	mov	w0, #0xffffffff            	// #-1
  4035f4:	ldp	x19, x20, [sp, #16]
  4035f8:	ldp	x21, x22, [sp, #32]
  4035fc:	ldr	x23, [sp, #48]
  403600:	ldp	x29, x30, [sp], #64
  403604:	ret
  403608:	mov	w0, #0x0                   	// #0
  40360c:	ldp	x19, x20, [sp, #16]
  403610:	ldp	x21, x22, [sp, #32]
  403614:	ldr	x23, [sp, #48]
  403618:	ldp	x29, x30, [sp], #64
  40361c:	ret
  403620:	mov	w0, #0xffffffea            	// #-22
  403624:	ret
  403628:	cmp	x2, #0x0
  40362c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  403630:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403634:	b.eq	4036f4 <ferror@plt+0x2254>  // b.none
  403638:	stp	x29, x30, [sp, #-48]!
  40363c:	mov	x29, sp
  403640:	stp	x19, x20, [sp, #16]
  403644:	mov	x19, x0
  403648:	stp	x21, x22, [sp, #32]
  40364c:	mov	x21, x2
  403650:	mov	x22, x1
  403654:	ldrsb	w3, [x0]
  403658:	cbz	w3, 4036e0 <ferror@plt+0x2240>
  40365c:	nop
  403660:	cmp	w3, #0x2c
  403664:	ldrsb	w3, [x19, #1]
  403668:	b.eq	403680 <ferror@plt+0x21e0>  // b.none
  40366c:	cbz	w3, 4036c0 <ferror@plt+0x2220>
  403670:	add	x19, x19, #0x1
  403674:	cmp	w3, #0x2c
  403678:	ldrsb	w3, [x19, #1]
  40367c:	b.ne	40366c <ferror@plt+0x21cc>  // b.any
  403680:	mov	x20, x19
  403684:	cbz	w3, 4036c0 <ferror@plt+0x2220>
  403688:	cmp	x0, x20
  40368c:	b.cs	4036cc <ferror@plt+0x222c>  // b.hs, b.nlast
  403690:	sub	x1, x20, x0
  403694:	blr	x21
  403698:	tbnz	x0, #63, 4036d0 <ferror@plt+0x2230>
  40369c:	ldr	x2, [x22]
  4036a0:	orr	x0, x2, x0
  4036a4:	str	x0, [x22]
  4036a8:	ldrsb	w0, [x20]
  4036ac:	cbz	w0, 4036e0 <ferror@plt+0x2240>
  4036b0:	ldrsb	w3, [x19, #1]!
  4036b4:	cbz	w3, 4036e0 <ferror@plt+0x2240>
  4036b8:	mov	x0, x19
  4036bc:	b	403660 <ferror@plt+0x21c0>
  4036c0:	add	x20, x19, #0x1
  4036c4:	cmp	x0, x20
  4036c8:	b.cc	403690 <ferror@plt+0x21f0>  // b.lo, b.ul, b.last
  4036cc:	mov	w0, #0xffffffff            	// #-1
  4036d0:	ldp	x19, x20, [sp, #16]
  4036d4:	ldp	x21, x22, [sp, #32]
  4036d8:	ldp	x29, x30, [sp], #48
  4036dc:	ret
  4036e0:	mov	w0, #0x0                   	// #0
  4036e4:	ldp	x19, x20, [sp, #16]
  4036e8:	ldp	x21, x22, [sp, #32]
  4036ec:	ldp	x29, x30, [sp], #48
  4036f0:	ret
  4036f4:	mov	w0, #0xffffffea            	// #-22
  4036f8:	ret
  4036fc:	nop
  403700:	stp	x29, x30, [sp, #-80]!
  403704:	mov	x29, sp
  403708:	str	xzr, [sp, #72]
  40370c:	cbz	x0, 4037a0 <ferror@plt+0x2300>
  403710:	stp	x19, x20, [sp, #16]
  403714:	mov	x19, x0
  403718:	mov	x20, x2
  40371c:	stp	x21, x22, [sp, #32]
  403720:	mov	w21, w3
  403724:	stp	x23, x24, [sp, #48]
  403728:	mov	x23, x1
  40372c:	str	w3, [x1]
  403730:	str	w3, [x2]
  403734:	bl	401450 <__errno_location@plt>
  403738:	str	wzr, [x0]
  40373c:	mov	x22, x0
  403740:	ldrsb	w0, [x19]
  403744:	cmp	w0, #0x3a
  403748:	b.eq	4037ac <ferror@plt+0x230c>  // b.none
  40374c:	add	x24, sp, #0x48
  403750:	mov	x0, x19
  403754:	mov	x1, x24
  403758:	mov	w2, #0xa                   	// #10
  40375c:	bl	401390 <strtol@plt>
  403760:	str	w0, [x23]
  403764:	str	w0, [x20]
  403768:	ldr	w0, [x22]
  40376c:	cbnz	w0, 4037e4 <ferror@plt+0x2344>
  403770:	ldr	x2, [sp, #72]
  403774:	cmp	x2, #0x0
  403778:	ccmp	x2, x19, #0x4, ne  // ne = any
  40377c:	b.eq	4037e4 <ferror@plt+0x2344>  // b.none
  403780:	ldrsb	w3, [x2]
  403784:	cmp	w3, #0x3a
  403788:	b.eq	4037f8 <ferror@plt+0x2358>  // b.none
  40378c:	cmp	w3, #0x2d
  403790:	b.eq	403814 <ferror@plt+0x2374>  // b.none
  403794:	ldp	x19, x20, [sp, #16]
  403798:	ldp	x21, x22, [sp, #32]
  40379c:	ldp	x23, x24, [sp, #48]
  4037a0:	mov	w0, #0x0                   	// #0
  4037a4:	ldp	x29, x30, [sp], #80
  4037a8:	ret
  4037ac:	add	x19, x19, #0x1
  4037b0:	add	x1, sp, #0x48
  4037b4:	mov	x0, x19
  4037b8:	mov	w2, #0xa                   	// #10
  4037bc:	bl	401390 <strtol@plt>
  4037c0:	str	w0, [x20]
  4037c4:	ldr	w0, [x22]
  4037c8:	cbnz	w0, 4037e4 <ferror@plt+0x2344>
  4037cc:	ldr	x0, [sp, #72]
  4037d0:	cbz	x0, 4037e4 <ferror@plt+0x2344>
  4037d4:	ldrsb	w1, [x0]
  4037d8:	cmp	w1, #0x0
  4037dc:	ccmp	x0, x19, #0x4, eq  // eq = none
  4037e0:	b.ne	403794 <ferror@plt+0x22f4>  // b.any
  4037e4:	mov	w0, #0xffffffff            	// #-1
  4037e8:	ldp	x19, x20, [sp, #16]
  4037ec:	ldp	x21, x22, [sp, #32]
  4037f0:	ldp	x23, x24, [sp, #48]
  4037f4:	b	4037a4 <ferror@plt+0x2304>
  4037f8:	ldrsb	w1, [x2, #1]
  4037fc:	cbnz	w1, 403814 <ferror@plt+0x2374>
  403800:	ldp	x23, x24, [sp, #48]
  403804:	str	w21, [x20]
  403808:	ldp	x19, x20, [sp, #16]
  40380c:	ldp	x21, x22, [sp, #32]
  403810:	b	4037a4 <ferror@plt+0x2304>
  403814:	str	wzr, [x22]
  403818:	add	x19, x2, #0x1
  40381c:	mov	x1, x24
  403820:	mov	x0, x19
  403824:	mov	w2, #0xa                   	// #10
  403828:	str	xzr, [sp, #72]
  40382c:	bl	401390 <strtol@plt>
  403830:	str	w0, [x20]
  403834:	ldr	w0, [x22]
  403838:	cbz	w0, 4037cc <ferror@plt+0x232c>
  40383c:	b	4037e4 <ferror@plt+0x2344>
  403840:	cmp	x1, #0x0
  403844:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403848:	b.eq	4039d4 <ferror@plt+0x2534>  // b.none
  40384c:	stp	x29, x30, [sp, #-48]!
  403850:	mov	x29, sp
  403854:	stp	x19, x20, [sp, #16]
  403858:	mov	x19, x0
  40385c:	mov	x20, x1
  403860:	stp	x21, x22, [sp, #32]
  403864:	ldrsb	w0, [x19]
  403868:	cmp	w0, #0x2f
  40386c:	b.eq	403878 <ferror@plt+0x23d8>  // b.none
  403870:	b	40393c <ferror@plt+0x249c>
  403874:	add	x19, x19, #0x1
  403878:	ldrsb	w0, [x19, #1]
  40387c:	cmp	w0, #0x2f
  403880:	b.eq	403874 <ferror@plt+0x23d4>  // b.none
  403884:	ldrsb	w0, [x19, #1]
  403888:	mov	x21, #0x1                   	// #1
  40388c:	cmp	w0, #0x2f
  403890:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  403894:	b.eq	4038ac <ferror@plt+0x240c>  // b.none
  403898:	add	x21, x21, #0x1
  40389c:	ldrsb	w0, [x19, x21]
  4038a0:	cmp	w0, #0x2f
  4038a4:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4038a8:	b.ne	403898 <ferror@plt+0x23f8>  // b.any
  4038ac:	ldrsb	w0, [x20]
  4038b0:	cmp	w0, #0x2f
  4038b4:	b.eq	4038c0 <ferror@plt+0x2420>  // b.none
  4038b8:	b	403958 <ferror@plt+0x24b8>
  4038bc:	add	x20, x20, #0x1
  4038c0:	ldrsb	w0, [x20, #1]
  4038c4:	cmp	w0, #0x2f
  4038c8:	b.eq	4038bc <ferror@plt+0x241c>  // b.none
  4038cc:	ldrsb	w0, [x20, #1]
  4038d0:	cmp	w0, #0x2f
  4038d4:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4038d8:	b.eq	4039c8 <ferror@plt+0x2528>  // b.none
  4038dc:	mov	x22, #0x1                   	// #1
  4038e0:	add	x22, x22, #0x1
  4038e4:	ldrsb	w0, [x20, x22]
  4038e8:	cmp	w0, #0x2f
  4038ec:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4038f0:	b.ne	4038e0 <ferror@plt+0x2440>  // b.any
  4038f4:	add	x0, x22, x21
  4038f8:	cbz	x0, 403970 <ferror@plt+0x24d0>
  4038fc:	cmp	x0, #0x1
  403900:	b.eq	403984 <ferror@plt+0x24e4>  // b.none
  403904:	cmp	x20, #0x0
  403908:	ccmp	x21, x22, #0x0, ne  // ne = any
  40390c:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  403910:	b.eq	4039b4 <ferror@plt+0x2514>  // b.none
  403914:	mov	x2, x21
  403918:	mov	x1, x20
  40391c:	mov	x0, x19
  403920:	bl	401280 <strncmp@plt>
  403924:	cbnz	w0, 4039b4 <ferror@plt+0x2514>
  403928:	add	x19, x19, x21
  40392c:	add	x20, x20, x22
  403930:	ldrsb	w0, [x19]
  403934:	cmp	w0, #0x2f
  403938:	b.eq	403878 <ferror@plt+0x23d8>  // b.none
  40393c:	cbnz	w0, 403884 <ferror@plt+0x23e4>
  403940:	ldrsb	w0, [x20]
  403944:	mov	x21, #0x0                   	// #0
  403948:	mov	x19, #0x0                   	// #0
  40394c:	cmp	w0, #0x2f
  403950:	b.eq	4038c0 <ferror@plt+0x2420>  // b.none
  403954:	nop
  403958:	cbnz	w0, 4038cc <ferror@plt+0x242c>
  40395c:	mov	x0, x21
  403960:	mov	x22, #0x0                   	// #0
  403964:	mov	x20, #0x0                   	// #0
  403968:	cbnz	x0, 4038fc <ferror@plt+0x245c>
  40396c:	nop
  403970:	mov	w0, #0x1                   	// #1
  403974:	ldp	x19, x20, [sp, #16]
  403978:	ldp	x21, x22, [sp, #32]
  40397c:	ldp	x29, x30, [sp], #48
  403980:	ret
  403984:	cbz	x19, 403994 <ferror@plt+0x24f4>
  403988:	ldrsb	w1, [x19]
  40398c:	cmp	w1, #0x2f
  403990:	b.eq	403974 <ferror@plt+0x24d4>  // b.none
  403994:	cbz	x20, 4039b4 <ferror@plt+0x2514>
  403998:	ldrsb	w0, [x20]
  40399c:	cmp	w0, #0x2f
  4039a0:	b.eq	403970 <ferror@plt+0x24d0>  // b.none
  4039a4:	cmp	x20, #0x0
  4039a8:	ccmp	x21, x22, #0x0, ne  // ne = any
  4039ac:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  4039b0:	b.ne	403914 <ferror@plt+0x2474>  // b.any
  4039b4:	mov	w0, #0x0                   	// #0
  4039b8:	ldp	x19, x20, [sp, #16]
  4039bc:	ldp	x21, x22, [sp, #32]
  4039c0:	ldp	x29, x30, [sp], #48
  4039c4:	ret
  4039c8:	add	x0, x21, #0x1
  4039cc:	mov	x22, #0x1                   	// #1
  4039d0:	b	4038f8 <ferror@plt+0x2458>
  4039d4:	mov	w0, #0x0                   	// #0
  4039d8:	ret
  4039dc:	nop
  4039e0:	stp	x29, x30, [sp, #-64]!
  4039e4:	mov	x29, sp
  4039e8:	stp	x19, x20, [sp, #16]
  4039ec:	mov	x19, x1
  4039f0:	orr	x1, x0, x1
  4039f4:	cbz	x1, 403a74 <ferror@plt+0x25d4>
  4039f8:	stp	x21, x22, [sp, #32]
  4039fc:	mov	x20, x0
  403a00:	mov	x21, x2
  403a04:	cbz	x0, 403a88 <ferror@plt+0x25e8>
  403a08:	cbz	x19, 403aa0 <ferror@plt+0x2600>
  403a0c:	stp	x23, x24, [sp, #48]
  403a10:	bl	4011c0 <strlen@plt>
  403a14:	mov	x23, x0
  403a18:	mvn	x0, x0
  403a1c:	mov	x22, #0x0                   	// #0
  403a20:	cmp	x21, x0
  403a24:	b.hi	403a5c <ferror@plt+0x25bc>  // b.pmore
  403a28:	add	x24, x21, x23
  403a2c:	add	x0, x24, #0x1
  403a30:	bl	401260 <malloc@plt>
  403a34:	mov	x22, x0
  403a38:	cbz	x0, 403a5c <ferror@plt+0x25bc>
  403a3c:	mov	x1, x20
  403a40:	mov	x2, x23
  403a44:	bl	401190 <memcpy@plt>
  403a48:	mov	x2, x21
  403a4c:	mov	x1, x19
  403a50:	add	x0, x22, x23
  403a54:	bl	401190 <memcpy@plt>
  403a58:	strb	wzr, [x22, x24]
  403a5c:	mov	x0, x22
  403a60:	ldp	x19, x20, [sp, #16]
  403a64:	ldp	x21, x22, [sp, #32]
  403a68:	ldp	x23, x24, [sp, #48]
  403a6c:	ldp	x29, x30, [sp], #64
  403a70:	ret
  403a74:	ldp	x19, x20, [sp, #16]
  403a78:	adrp	x0, 404000 <ferror@plt+0x2b60>
  403a7c:	ldp	x29, x30, [sp], #64
  403a80:	add	x0, x0, #0xc8
  403a84:	b	4012e0 <strdup@plt>
  403a88:	mov	x0, x19
  403a8c:	mov	x1, x2
  403a90:	ldp	x19, x20, [sp, #16]
  403a94:	ldp	x21, x22, [sp, #32]
  403a98:	ldp	x29, x30, [sp], #64
  403a9c:	b	4013c0 <strndup@plt>
  403aa0:	ldp	x19, x20, [sp, #16]
  403aa4:	ldp	x21, x22, [sp, #32]
  403aa8:	ldp	x29, x30, [sp], #64
  403aac:	b	4012e0 <strdup@plt>
  403ab0:	stp	x29, x30, [sp, #-32]!
  403ab4:	mov	x2, #0x0                   	// #0
  403ab8:	mov	x29, sp
  403abc:	stp	x19, x20, [sp, #16]
  403ac0:	mov	x20, x0
  403ac4:	mov	x19, x1
  403ac8:	cbz	x1, 403ad8 <ferror@plt+0x2638>
  403acc:	mov	x0, x1
  403ad0:	bl	4011c0 <strlen@plt>
  403ad4:	mov	x2, x0
  403ad8:	mov	x1, x19
  403adc:	mov	x0, x20
  403ae0:	ldp	x19, x20, [sp, #16]
  403ae4:	ldp	x29, x30, [sp], #32
  403ae8:	b	4039e0 <ferror@plt+0x2540>
  403aec:	nop
  403af0:	stp	x29, x30, [sp, #-288]!
  403af4:	mov	w9, #0xffffffd0            	// #-48
  403af8:	mov	w8, #0xffffff80            	// #-128
  403afc:	mov	x29, sp
  403b00:	add	x10, sp, #0xf0
  403b04:	add	x11, sp, #0x120
  403b08:	stp	x11, x11, [sp, #80]
  403b0c:	str	x10, [sp, #96]
  403b10:	stp	w9, w8, [sp, #104]
  403b14:	ldp	x10, x11, [sp, #80]
  403b18:	str	x19, [sp, #16]
  403b1c:	ldp	x8, x9, [sp, #96]
  403b20:	mov	x19, x0
  403b24:	add	x0, sp, #0x48
  403b28:	stp	x10, x11, [sp, #32]
  403b2c:	stp	x8, x9, [sp, #48]
  403b30:	str	q0, [sp, #112]
  403b34:	str	q1, [sp, #128]
  403b38:	str	q2, [sp, #144]
  403b3c:	str	q3, [sp, #160]
  403b40:	str	q4, [sp, #176]
  403b44:	str	q5, [sp, #192]
  403b48:	str	q6, [sp, #208]
  403b4c:	str	q7, [sp, #224]
  403b50:	stp	x2, x3, [sp, #240]
  403b54:	add	x2, sp, #0x20
  403b58:	stp	x4, x5, [sp, #256]
  403b5c:	stp	x6, x7, [sp, #272]
  403b60:	bl	4013b0 <vasprintf@plt>
  403b64:	tbnz	w0, #31, 403b94 <ferror@plt+0x26f4>
  403b68:	ldr	x1, [sp, #72]
  403b6c:	sxtw	x2, w0
  403b70:	mov	x0, x19
  403b74:	bl	4039e0 <ferror@plt+0x2540>
  403b78:	mov	x19, x0
  403b7c:	ldr	x0, [sp, #72]
  403b80:	bl	4013a0 <free@plt>
  403b84:	mov	x0, x19
  403b88:	ldr	x19, [sp, #16]
  403b8c:	ldp	x29, x30, [sp], #288
  403b90:	ret
  403b94:	mov	x19, #0x0                   	// #0
  403b98:	mov	x0, x19
  403b9c:	ldr	x19, [sp, #16]
  403ba0:	ldp	x29, x30, [sp], #288
  403ba4:	ret
  403ba8:	stp	x29, x30, [sp, #-96]!
  403bac:	mov	x29, sp
  403bb0:	stp	x19, x20, [sp, #16]
  403bb4:	ldr	x19, [x0]
  403bb8:	stp	x21, x22, [sp, #32]
  403bbc:	stp	x23, x24, [sp, #48]
  403bc0:	mov	x23, x0
  403bc4:	ldrsb	w0, [x19]
  403bc8:	cbz	w0, 403d20 <ferror@plt+0x2880>
  403bcc:	mov	x24, x1
  403bd0:	mov	x22, x2
  403bd4:	mov	x1, x2
  403bd8:	mov	x0, x19
  403bdc:	stp	x25, x26, [sp, #64]
  403be0:	mov	w25, w3
  403be4:	bl	4013d0 <strspn@plt>
  403be8:	ldrsb	w20, [x19, x0]
  403bec:	add	x21, x19, x0
  403bf0:	cbz	w20, 403cdc <ferror@plt+0x283c>
  403bf4:	cbz	w25, 403ca8 <ferror@plt+0x2808>
  403bf8:	adrp	x0, 404000 <ferror@plt+0x2b60>
  403bfc:	mov	w1, w20
  403c00:	add	x0, x0, #0x708
  403c04:	bl	4013e0 <strchr@plt>
  403c08:	cbz	x0, 403d3c <ferror@plt+0x289c>
  403c0c:	ldrsb	w1, [x21, #1]
  403c10:	add	x25, x21, #0x1
  403c14:	strb	w20, [sp, #88]
  403c18:	add	x26, sp, #0x58
  403c1c:	strb	wzr, [sp, #89]
  403c20:	mov	w19, #0x0                   	// #0
  403c24:	cbz	w1, 403df4 <ferror@plt+0x2954>
  403c28:	cmp	w1, #0x5c
  403c2c:	b.eq	403d00 <ferror@plt+0x2860>  // b.none
  403c30:	mov	x0, x26
  403c34:	bl	4013e0 <strchr@plt>
  403c38:	cbnz	x0, 403de0 <ferror@plt+0x2940>
  403c3c:	add	w19, w19, #0x1
  403c40:	sxtw	x0, w19
  403c44:	ldrsb	w1, [x25, w19, sxtw]
  403c48:	cbnz	w1, 403c28 <ferror@plt+0x2788>
  403c4c:	add	x1, x0, #0x1
  403c50:	add	x1, x21, x1
  403c54:	str	x0, [x24]
  403c58:	ldrsb	w1, [x1]
  403c5c:	cmp	w1, #0x0
  403c60:	ccmp	w20, w1, #0x0, ne  // ne = any
  403c64:	b.ne	403cdc <ferror@plt+0x283c>  // b.any
  403c68:	add	x0, x0, #0x2
  403c6c:	add	x19, x21, x0
  403c70:	ldrsb	w1, [x21, x0]
  403c74:	cbz	w1, 403c84 <ferror@plt+0x27e4>
  403c78:	mov	x0, x22
  403c7c:	bl	4013e0 <strchr@plt>
  403c80:	cbz	x0, 403cdc <ferror@plt+0x283c>
  403c84:	mov	x21, x25
  403c88:	ldp	x25, x26, [sp, #64]
  403c8c:	str	x19, [x23]
  403c90:	mov	x0, x21
  403c94:	ldp	x19, x20, [sp, #16]
  403c98:	ldp	x21, x22, [sp, #32]
  403c9c:	ldp	x23, x24, [sp, #48]
  403ca0:	ldp	x29, x30, [sp], #96
  403ca4:	ret
  403ca8:	mov	x1, x22
  403cac:	mov	x0, x21
  403cb0:	bl	401430 <strcspn@plt>
  403cb4:	ldp	x25, x26, [sp, #64]
  403cb8:	str	x0, [x24]
  403cbc:	add	x0, x21, x0
  403cc0:	str	x0, [x23]
  403cc4:	mov	x0, x21
  403cc8:	ldp	x19, x20, [sp, #16]
  403ccc:	ldp	x21, x22, [sp, #32]
  403cd0:	ldp	x23, x24, [sp, #48]
  403cd4:	ldp	x29, x30, [sp], #96
  403cd8:	ret
  403cdc:	ldp	x25, x26, [sp, #64]
  403ce0:	str	x21, [x23]
  403ce4:	mov	x21, #0x0                   	// #0
  403ce8:	mov	x0, x21
  403cec:	ldp	x19, x20, [sp, #16]
  403cf0:	ldp	x21, x22, [sp, #32]
  403cf4:	ldp	x23, x24, [sp, #48]
  403cf8:	ldp	x29, x30, [sp], #96
  403cfc:	ret
  403d00:	add	w0, w19, #0x1
  403d04:	ldrsb	w0, [x25, w0, sxtw]
  403d08:	cbz	w0, 403de0 <ferror@plt+0x2940>
  403d0c:	add	w19, w19, #0x2
  403d10:	sxtw	x0, w19
  403d14:	ldrsb	w1, [x25, w19, sxtw]
  403d18:	cbnz	w1, 403c28 <ferror@plt+0x2788>
  403d1c:	b	403c4c <ferror@plt+0x27ac>
  403d20:	mov	x21, #0x0                   	// #0
  403d24:	mov	x0, x21
  403d28:	ldp	x19, x20, [sp, #16]
  403d2c:	ldp	x21, x22, [sp, #32]
  403d30:	ldp	x23, x24, [sp, #48]
  403d34:	ldp	x29, x30, [sp], #96
  403d38:	ret
  403d3c:	sub	x25, x21, #0x1
  403d40:	mov	w0, #0x0                   	// #0
  403d44:	add	w19, w0, #0x1
  403d48:	cmp	w20, #0x5c
  403d4c:	sxtw	x19, w19
  403d50:	sub	w26, w19, #0x1
  403d54:	b.eq	403d88 <ferror@plt+0x28e8>  // b.none
  403d58:	mov	w1, w20
  403d5c:	mov	x0, x22
  403d60:	bl	4013e0 <strchr@plt>
  403d64:	add	x1, x19, #0x1
  403d68:	cbnz	x0, 403de8 <ferror@plt+0x2948>
  403d6c:	ldrsb	w20, [x25, x1]
  403d70:	add	x26, x21, x19
  403d74:	cbz	w20, 403da8 <ferror@plt+0x2908>
  403d78:	mov	x19, x1
  403d7c:	cmp	w20, #0x5c
  403d80:	sub	w26, w19, #0x1
  403d84:	b.ne	403d58 <ferror@plt+0x28b8>  // b.any
  403d88:	ldrsb	w1, [x21, w19, sxtw]
  403d8c:	cbz	w1, 403de8 <ferror@plt+0x2948>
  403d90:	add	w0, w19, #0x1
  403d94:	sxtw	x19, w0
  403d98:	ldrsb	w20, [x21, w0, sxtw]
  403d9c:	add	x26, x21, x19
  403da0:	cbnz	w20, 403d44 <ferror@plt+0x28a4>
  403da4:	nop
  403da8:	str	x19, [x24]
  403dac:	ldrsb	w1, [x26]
  403db0:	cbz	w1, 403dc0 <ferror@plt+0x2920>
  403db4:	mov	x0, x22
  403db8:	bl	4013e0 <strchr@plt>
  403dbc:	cbz	x0, 403cdc <ferror@plt+0x283c>
  403dc0:	str	x26, [x23]
  403dc4:	mov	x0, x21
  403dc8:	ldp	x19, x20, [sp, #16]
  403dcc:	ldp	x21, x22, [sp, #32]
  403dd0:	ldp	x23, x24, [sp, #48]
  403dd4:	ldp	x25, x26, [sp, #64]
  403dd8:	ldp	x29, x30, [sp], #96
  403ddc:	ret
  403de0:	sxtw	x0, w19
  403de4:	b	403c4c <ferror@plt+0x27ac>
  403de8:	sxtw	x19, w26
  403dec:	add	x26, x21, x19
  403df0:	b	403da8 <ferror@plt+0x2908>
  403df4:	mov	x1, x25
  403df8:	mov	x0, #0x0                   	// #0
  403dfc:	b	403c54 <ferror@plt+0x27b4>
  403e00:	stp	x29, x30, [sp, #-32]!
  403e04:	mov	x29, sp
  403e08:	str	x19, [sp, #16]
  403e0c:	mov	x19, x0
  403e10:	b	403e1c <ferror@plt+0x297c>
  403e14:	cmp	w0, #0xa
  403e18:	b.eq	403e3c <ferror@plt+0x299c>  // b.none
  403e1c:	mov	x0, x19
  403e20:	bl	4012b0 <fgetc@plt>
  403e24:	cmn	w0, #0x1
  403e28:	b.ne	403e14 <ferror@plt+0x2974>  // b.any
  403e2c:	mov	w0, #0x1                   	// #1
  403e30:	ldr	x19, [sp, #16]
  403e34:	ldp	x29, x30, [sp], #32
  403e38:	ret
  403e3c:	mov	w0, #0x0                   	// #0
  403e40:	ldr	x19, [sp, #16]
  403e44:	ldp	x29, x30, [sp], #32
  403e48:	ret
  403e4c:	nop
  403e50:	stp	x29, x30, [sp, #-64]!
  403e54:	mov	x29, sp
  403e58:	stp	x19, x20, [sp, #16]
  403e5c:	adrp	x20, 415000 <ferror@plt+0x13b60>
  403e60:	add	x20, x20, #0xdf0
  403e64:	stp	x21, x22, [sp, #32]
  403e68:	adrp	x21, 415000 <ferror@plt+0x13b60>
  403e6c:	add	x21, x21, #0xde8
  403e70:	sub	x20, x20, x21
  403e74:	mov	w22, w0
  403e78:	stp	x23, x24, [sp, #48]
  403e7c:	mov	x23, x1
  403e80:	mov	x24, x2
  403e84:	bl	401150 <memcpy@plt-0x40>
  403e88:	cmp	xzr, x20, asr #3
  403e8c:	b.eq	403eb8 <ferror@plt+0x2a18>  // b.none
  403e90:	asr	x20, x20, #3
  403e94:	mov	x19, #0x0                   	// #0
  403e98:	ldr	x3, [x21, x19, lsl #3]
  403e9c:	mov	x2, x24
  403ea0:	add	x19, x19, #0x1
  403ea4:	mov	x1, x23
  403ea8:	mov	w0, w22
  403eac:	blr	x3
  403eb0:	cmp	x20, x19
  403eb4:	b.ne	403e98 <ferror@plt+0x29f8>  // b.any
  403eb8:	ldp	x19, x20, [sp, #16]
  403ebc:	ldp	x21, x22, [sp, #32]
  403ec0:	ldp	x23, x24, [sp, #48]
  403ec4:	ldp	x29, x30, [sp], #64
  403ec8:	ret
  403ecc:	nop
  403ed0:	ret
  403ed4:	nop
  403ed8:	adrp	x2, 416000 <ferror@plt+0x14b60>
  403edc:	mov	x1, #0x0                   	// #0
  403ee0:	ldr	x2, [x2, #408]
  403ee4:	b	401210 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000403ee8 <.fini>:
  403ee8:	stp	x29, x30, [sp, #-16]!
  403eec:	mov	x29, sp
  403ef0:	ldp	x29, x30, [sp], #16
  403ef4:	ret
