	abcd	ULA_Op	ULA_Src	Jump	Branch	Mem2Reg	MemWrit	RegWrit	RegSrc
0-stall	0000	00	0	0	0	0	0	0	00

1-add	0001	00	0	0	0	0	0	1	00
2-addi	0010	00	1	0	0	0	0	1	00
3-sub	0011	01	0	0	0	0	0	1	00
4-subi	0100	01	1	0	0	0	0	1	00
5-mul	0101	10	0	0	0	0	0	1	00
6-muli	0110	10	1	0	0	0	0	1	00

7-j	0111	00	0	1	0	0	0	0	00
8-beq	1000	00	0	0	1	0	0	0	00

9-move	1001	00	0	0	0	0	0	1	10
10-li	1010	00	0	0	0	0	0	1	01
11-lw	1011	00	1	0	0	1	0	1	00
12-sw	1100	00	1	0	0	0	1	0	00
