{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1755527434070 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1755527434071 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 18 11:30:34 2025 " "Processing started: Mon Aug 18 11:30:34 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1755527434071 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755527434071 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab1_FPGA_RTL -c Lab1_FPGA_RTL " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1_FPGA_RTL -c Lab1_FPGA_RTL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755527434071 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1755527434213 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1755527434218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab1_FPGA_RTL.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Lab1_FPGA_RTL.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab1_FPGA_RTL-rtl " "Found design unit 1: Lab1_FPGA_RTL-rtl" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "/home/soc/soc/22b-soc-labs-lukafig/Lab1_FPGA_RTL.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755527439271 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab1_FPGA_RTL " "Found entity 1: Lab1_FPGA_RTL" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "/home/soc/soc/22b-soc-labs-lukafig/Lab1_FPGA_RTL.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755527439271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755527439271 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab1_FPGA_RTL " "Elaborating entity \"Lab1_FPGA_RTL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1755527439295 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "led_state Lab1_FPGA_RTL.vhd(22) " "VHDL Signal Declaration warning at Lab1_FPGA_RTL.vhd(22): used explicit default value for signal \"led_state\" because signal was never assigned a value" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "/home/soc/soc/22b-soc-labs-lukafig/Lab1_FPGA_RTL.vhd" 22 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1755527439297 "|Lab1_FPGA_RTL"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "fpga_led_pio\[5\] Lab1_FPGA_RTL.vhd(66) " "Can't resolve multiple constant drivers for net \"fpga_led_pio\[5\]\" at Lab1_FPGA_RTL.vhd(66)" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "/home/soc/soc/22b-soc-labs-lukafig/Lab1_FPGA_RTL.vhd" 66 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755527439299 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "Lab1_FPGA_RTL.vhd(53) " "Constant driver at Lab1_FPGA_RTL.vhd(53)" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "/home/soc/soc/22b-soc-labs-lukafig/Lab1_FPGA_RTL.vhd" 53 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755527439299 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "fpga_led_pio\[4\] Lab1_FPGA_RTL.vhd(66) " "Can't resolve multiple constant drivers for net \"fpga_led_pio\[4\]\" at Lab1_FPGA_RTL.vhd(66)" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "/home/soc/soc/22b-soc-labs-lukafig/Lab1_FPGA_RTL.vhd" 66 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755527439299 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "fpga_led_pio\[3\] Lab1_FPGA_RTL.vhd(66) " "Can't resolve multiple constant drivers for net \"fpga_led_pio\[3\]\" at Lab1_FPGA_RTL.vhd(66)" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "/home/soc/soc/22b-soc-labs-lukafig/Lab1_FPGA_RTL.vhd" 66 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755527439299 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "fpga_led_pio\[2\] Lab1_FPGA_RTL.vhd(66) " "Can't resolve multiple constant drivers for net \"fpga_led_pio\[2\]\" at Lab1_FPGA_RTL.vhd(66)" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "/home/soc/soc/22b-soc-labs-lukafig/Lab1_FPGA_RTL.vhd" 66 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755527439299 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "fpga_led_pio\[1\] Lab1_FPGA_RTL.vhd(66) " "Can't resolve multiple constant drivers for net \"fpga_led_pio\[1\]\" at Lab1_FPGA_RTL.vhd(66)" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "/home/soc/soc/22b-soc-labs-lukafig/Lab1_FPGA_RTL.vhd" 66 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755527439299 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "fpga_led_pio\[0\] Lab1_FPGA_RTL.vhd(66) " "Can't resolve multiple constant drivers for net \"fpga_led_pio\[0\]\" at Lab1_FPGA_RTL.vhd(66)" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "/home/soc/soc/22b-soc-labs-lukafig/Lab1_FPGA_RTL.vhd" 66 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755527439299 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1755527439299 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "967 " "Peak virtual memory: 967 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1755527439346 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Aug 18 11:30:39 2025 " "Processing ended: Mon Aug 18 11:30:39 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1755527439346 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1755527439346 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1755527439346 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1755527439346 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 10 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 10 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1755527439950 ""}
