0.6
2018.2
Jun 14 2018
20:41:02
F:/Study/Subject_L/COD_LAB/LAB1/Adder/ALU.v,1553172406,verilog,,F:/Study/Subject_L/COD_LAB/LAB1/Adder/Adder.srcs/sources_1/new/Adder.v,F:/Study/Subject_L/COD_LAB/LAB1/Adder/DEFINE.v,ALU,,,,,,,,
F:/Study/Subject_L/COD_LAB/LAB1/Adder/Adder.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
F:/Study/Subject_L/COD_LAB/LAB1/Adder/Adder.srcs/sim_1/new/Adder_tb.v,1553349562,verilog,,,F:/Study/Subject_L/COD_LAB/LAB1/Adder/Adder.srcs/sim_1/new/DEFINE.v,Adder_tb,,,,,,,,
F:/Study/Subject_L/COD_LAB/LAB1/Adder/Adder.srcs/sim_1/new/DEFINE.v,1553104810,verilog,,,,,,,,,,,,
F:/Study/Subject_L/COD_LAB/LAB1/Adder/Adder.srcs/sources_1/new/Adder.v,1553349339,verilog,,F:/Study/Subject_L/COD_LAB/LAB1/Adder/Adder.srcs/sim_1/new/Adder_tb.v,,Adder,,,,,,,,
F:/Study/Subject_L/COD_LAB/LAB1/Adder/DEFINE.v,1553104810,verilog,,,,,,,,,,,,
