$date
	Tue May 15 16:11:08 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mem_test $end
$var reg 1 ! clock $end
$upscope $end
$scope module mem_test $end
$var reg 32 " addr [31:0] $end
$upscope $end
$scope module mem_test $end
$var reg 32 # data_in [31:0] $end
$upscope $end
$scope module mem_test $end
$var wire 32 $ data_out [31:0] $end
$upscope $end
$scope module mem_test $end
$var reg 1 % rw $end
$upscope $end
$scope module mem_test $end
$var reg 1 & enable $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x&
x%
bx $
bx #
bx "
1!
$end
#2
0!
#4
1!
#5
1&
#6
0!
#8
1!
#10
0!
#12
1!
#14
0!
#16
1!
#18
0!
#20
b10101011110011011010101111001101 $
1!
0%
b10101011110011011010101111001101 #
b0 "
#22
0!
#24
1!
#26
0!
#28
1!
#30
0!
#32
1!
#34
0!
#36
1!
#38
0!
#40
1!
b11011110111110101101111011111010 #
b11011110111110101101111011111010 $
b100 "
#42
0!
#44
1!
#46
0!
#48
1!
#50
0!
#52
1!
#54
0!
#56
1!
#58
0!
#60
1!
#62
0!
#64
1!
#65
b10010001101000001001000110100 #
bx $
b1000 "
#66
0!
#68
b10010001101000001001000110100 $
1!
#70
0!
#72
1!
#74
0!
#76
1!
#78
0!
#80
1!
#82
0!
#84
1!
#86
0!
#88
1!
#90
0!
#92
1!
#94
0!
#95
1%
#96
1!
#98
0!
#100
1!
#102
0!
#104
1!
#106
0!
#108
1!
#110
0!
#112
1!
#114
0!
#116
1!
#118
0!
#120
1!
#122
0!
#124
1!
#126
0!
#128
1!
#130
0!
b10101011110011011010101111001101 $
b0 "
#132
1!
#134
0!
#136
1!
#138
0!
#140
1!
#142
0!
#144
1!
#146
0!
#148
1!
#150
0!
#152
1!
#154
0!
#156
1!
#158
0!
#160
1!
#162
0!
#164
1!
#166
0!
#168
1!
#170
0!
b11011110111110101101111011111010 $
b100 "
#172
1!
#174
0!
#176
1!
#178
0!
#180
1!
#182
0!
#184
1!
#186
0!
#188
1!
#190
0!
#192
1!
#194
0!
#196
1!
#198
0!
#200
1!
#202
0!
#204
1!
#206
0!
#208
1!
#210
0!
#212
1!
#214
0!
#215
b10010001101000001001000110100 $
b1000 "
#216
1!
#218
0!
#220
1!
#222
0!
#224
1!
#226
0!
#228
1!
#230
0!
#232
1!
#234
0!
#236
1!
#238
0!
#240
1!
#242
0!
#244
1!
#246
0!
#248
1!
#250
0!
#252
1!
#254
0!
#256
1!
#258
0!
#260
1!
#262
0!
#264
1!
#265
