$date
	Sat Oct 22 20:06:32 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#749928
b101 !
1"
#749930
b101 &
b101 %
1$
#749931
0"
#749934
b10000 &
b10000 %
#749938
b1000 &
b1000 %
#749942
b100 &
b100 %
#749946
b10 &
b10 %
#749950
b1 &
1#
b1 %
#749954
b0 &
b0 %
0#
0$
#1728400
b11101 !
1"
#1728402
b11101 &
b11101 %
1$
#1728403
0"
#1728406
b1011000 &
b1011000 %
#1728410
b101100 &
b101100 %
#1728414
b10110 &
b10110 %
#1728418
b1011 &
b1011 %
#1728422
b100010 &
b100010 %
#1728426
b10001 &
b10001 %
#1728430
b110100 &
b110100 %
#1728434
b11010 &
b11010 %
#1728438
b1101 &
b1101 %
#1728442
b101000 &
b101000 %
#1728446
b10100 &
b10100 %
#1728450
b1010 &
b1010 %
#1728454
b101 &
b101 %
#1728458
b10000 &
b10000 %
#1728462
b1000 &
b1000 %
#1728466
b100 &
b100 %
#1728470
b10 &
b10 %
#1728474
b1 &
b1 %
1#
#1728478
b0 &
0#
b0 %
0$
#2731808
b1110 !
1"
#2731810
b1110 &
b1110 %
1$
#2731811
0"
#2731814
b111 &
b111 %
#2731818
b10110 &
b10110 %
#2731822
b1011 &
b1011 %
#2731826
b100010 &
b100010 %
#2731830
b10001 &
b10001 %
#2731834
b110100 &
b110100 %
#2731838
b11010 &
b11010 %
#2731842
b1101 &
b1101 %
#2731846
b101000 &
b101000 %
#2731850
b10100 &
b10100 %
#2731854
b1010 &
b1010 %
#2731858
b101 &
b101 %
#2731862
b10000 &
b10000 %
#2731866
b1000 &
b1000 %
#2731870
b100 &
b100 %
#2731874
b10 &
b10 %
#2731878
b1 &
1#
b1 %
#2731882
b0 &
b0 %
0#
0$
#4500012
