RateDeMatching 2019 July 25 0733
1.When new PUSCH data coming, but input Ping/Pong buffer data have not been processed completely; 
  if the write address is equal or ahead of the read address for the corresponding Ping/Pong buffer, 
  error message will report to ARM Processor to indicate that ‘Input buffer overflow’, 
  meanwhile write address is running normally, but write enable signal should set to ‘0’.
  
  Little Risk 
  
  [Should do] 
  
  1.Generate 8 CounterRegisters to record the Differences between Data Ready Numbers and Data Process Numbers
    For each user, if E Size Data Ready, the corresponding user CounterRegister will be Self-increase 1,
    if E Size Data process complete, the corresponding user CounterRegister will be Self-reduction 1,
   
  2.Condition of Input buffer overflow Generate
    2.1 user CounterRegister <  2 ,  'Input buffer overflow' for corresponding user will stay at '0'
    2.2 user CounterRegister >= 2 
        2.2.1 Branch 1, corresponding user new PUSCH data NOT coming  
              'Input buffer overflow' for corresponding user will stay at '0'
        2.2.2 Branch 2, corresponding user new PUSCH data IS  coming  
              2.2.2.1 If E Size Data process was NOT in the Last Qm Process , 'Input buffer overflow' will set to '1'
              2.2.2.2 If E Size Data process was     in the Last Qm Process , 
                      2.2.2.2.1 if the write address is equal or ahead of the read address for the corresponding Ping/Pong buffer
                                'Input buffer overflow' will set to '1'
                      2.2.2.2.1 if the write address is less than the read address for the corresponding Ping/Pong buffer           
                                'Input buffer overflow' will stay at '0'

Data Stream Process between Low PHY and LLR 2019 July 25 1716
1. The Ratio of Data Amount between the IQ data and noise data for each user configured by software during Corresponding time slot                   
   /* This Ratio , Is it exactly an integer?  If so, it can simplifie our design */
   /* Actually, the i_user_iq_noise_rate should Multiply by 4 , 
      because one system clock noise data only use bit width of 16, 
      one system clock IQ data will use bit width of 64(RE0 and RE1, real and imaginary parts) */ 
 
2. The FIFO read control state machine whether need to wait for the corresponding user data have been sent to the LLR module complete,
   then starting the next user?
   
  /* If so, generate the o_user_start/o_user_end signals, will simplifie our design */
  /* Otherwise, We need to count the data amount exactly about the IQ and noise data */
  