5 7 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd always4.vcd -o always4.cdd -v always4.v
3 0 main main always4.v 1 20
2 1 5 270027 19 1 c 0 0 d
2 2 5 260026 19 1b 2000c 1 0 1 0 1102
2 3 5 210021 0 1 400 0 0 d
2 4 5 210027 19 38 600e 2 3
2 5 5 1e001e 19 1 c 0 0 c
2 6 5 16001c 0 2a 20000 0 0 2 0 a
2 7 5 16001e 19 28 20008 5 6 1 0 2
2 8 5 110011 19 1 c 0 0 c
2 9 5 9000f 0 2a 20000 0 0 2 0 a
2 10 5 90011 19 27 20008 8 9 1 0 2
2 11 5 9001e 33 2b 2100a 7 10 1 0 2
1 c 0 3 30004 1 0 1102
1 d 0 3 30007 1 0 1102
4 4 11 11
4 11 4 0
