 
****************************************
check_design summary:
Version:     W-2024.09-SP4-1
Date:        Tue Apr 29 11:23:06 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                   2272
    Unconnected ports (LINT-28)                                   642
    Feedthrough (LINT-29)                                         345
    Shorted outputs (LINT-31)                                     708
    Constant outputs (LINT-52)                                    577

Cells                                                             361
    Cells do not drive (LINT-1)                                    24
    Connected to power or ground (LINT-32)                        311
    Nets connected to multiple pins on same cell (LINT-33)         26

Nets                                                               45
    Unloaded nets (LINT-2)                                         45
--------------------------------------------------------------------------------

Warning: In design 'pci_wbs_wbb3_2_wbb2', cell 'C666' does not drive any nets. (LINT-1)
Warning: In design 'pci_wbw_wbr_fifos', cell 'C124' does not drive any nets. (LINT-1)
Warning: In design 'pci_wbw_wbr_fifos', cell 'C129' does not drive any nets. (LINT-1)
Warning: In design 'pci_delayed_sync', cell 'C534' does not drive any nets. (LINT-1)
Warning: In design 'pci_master32_sm_if', cell 'C1055' does not drive any nets. (LINT-1)
Warning: In design 'pci_master32_sm_if', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'pci_master32_sm', cell 'C369' does not drive any nets. (LINT-1)
Warning: In design 'pci_master32_sm', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'pci_wb_master', cell 'C1380' does not drive any nets. (LINT-1)
Warning: In design 'pci_wb_master', cell 'B_50' does not drive any nets. (LINT-1)
Warning: In design 'pci_wb_master', cell 'C1422' does not drive any nets. (LINT-1)
Warning: In design 'pci_pciw_pcir_fifos', cell 'C110' does not drive any nets. (LINT-1)
Warning: In design 'pci_pciw_pcir_fifos', cell 'C115' does not drive any nets. (LINT-1)
Warning: In design 'pci_target32_interface', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'pci_wbw_fifo_control_ADDR_LENGTH4', cell 'C246' does not drive any nets. (LINT-1)
Warning: In design 'pci_wbw_fifo_control_ADDR_LENGTH4', cell 'C251' does not drive any nets. (LINT-1)
Warning: In design 'pci_wbr_fifo_control_ADDR_LENGTH4', cell 'C205' does not drive any nets. (LINT-1)
Warning: In design 'pci_wbr_fifo_control_ADDR_LENGTH4', cell 'C209' does not drive any nets. (LINT-1)
Warning: In design 'pci_wbr_fifo_control_ADDR_LENGTH4', cell 'C221' does not drive any nets. (LINT-1)
Warning: In design 'pci_pciw_fifo_control_ADDR_LENGTH3', cell 'C256' does not drive any nets. (LINT-1)
Warning: In design 'pci_pciw_fifo_control_ADDR_LENGTH3', cell 'C261' does not drive any nets. (LINT-1)
Warning: In design 'pci_pcir_fifo_control_ADDR_LENGTH3', cell 'C215' does not drive any nets. (LINT-1)
Warning: In design 'pci_pcir_fifo_control_ADDR_LENGTH3', cell 'C219' does not drive any nets. (LINT-1)
Warning: In design 'pci_pcir_fifo_control_ADDR_LENGTH3', cell 'C231' does not drive any nets. (LINT-1)
Warning: In design 'pci_bridge32', net 'in_reg_gnt_out' driven by pin 'input_register/pci_gnt_reg_out' has no loads. (LINT-2)
Warning: In design 'pci_bridge32', net 'out_bckp_mas_ad_en_out' driven by pin 'output_backup/mas_ad_en_out' has no loads. (LINT-2)
Warning: In design 'pci_bridge32', net 'wbu_conf_data_out[0]' driven by pin 'wishbone_slave_unit/wbu_conf_data_out[0]' has no loads. (LINT-2)
Warning: In design 'pci_bridge32', net 'wbu_conf_data_out[1]' driven by pin 'wishbone_slave_unit/wbu_conf_data_out[1]' has no loads. (LINT-2)
Warning: In design 'pci_bridge32', net 'wbu_conf_data_out[2]' driven by pin 'wishbone_slave_unit/wbu_conf_data_out[2]' has no loads. (LINT-2)
Warning: In design 'pci_bridge32', net 'wbu_conf_data_out[3]' driven by pin 'wishbone_slave_unit/wbu_conf_data_out[3]' has no loads. (LINT-2)
Warning: In design 'pci_bridge32', net 'wbu_conf_data_out[4]' driven by pin 'wishbone_slave_unit/wbu_conf_data_out[4]' has no loads. (LINT-2)
Warning: In design 'pci_bridge32', net 'wbu_conf_data_out[5]' driven by pin 'wishbone_slave_unit/wbu_conf_data_out[5]' has no loads. (LINT-2)
Warning: In design 'pci_bridge32', net 'wbu_conf_data_out[6]' driven by pin 'wishbone_slave_unit/wbu_conf_data_out[6]' has no loads. (LINT-2)
Warning: In design 'pci_bridge32', net 'wbu_conf_data_out[7]' driven by pin 'wishbone_slave_unit/wbu_conf_data_out[7]' has no loads. (LINT-2)
Warning: In design 'pci_bridge32', net 'wbu_conf_data_out[8]' driven by pin 'wishbone_slave_unit/wbu_conf_data_out[8]' has no loads. (LINT-2)
Warning: In design 'pci_bridge32', net 'wbu_conf_data_out[9]' driven by pin 'wishbone_slave_unit/wbu_conf_data_out[9]' has no loads. (LINT-2)
Warning: In design 'pci_bridge32', net 'wbu_conf_data_out[10]' driven by pin 'wishbone_slave_unit/wbu_conf_data_out[10]' has no loads. (LINT-2)
Warning: In design 'pci_bridge32', net 'wbu_conf_data_out[11]' driven by pin 'wishbone_slave_unit/wbu_conf_data_out[11]' has no loads. (LINT-2)
Warning: In design 'pci_bridge32', net 'wbu_conf_data_out[12]' driven by pin 'wishbone_slave_unit/wbu_conf_data_out[12]' has no loads. (LINT-2)
Warning: In design 'pci_bridge32', net 'wbu_conf_data_out[13]' driven by pin 'wishbone_slave_unit/wbu_conf_data_out[13]' has no loads. (LINT-2)
Warning: In design 'pci_bridge32', net 'wbu_conf_data_out[14]' driven by pin 'wishbone_slave_unit/wbu_conf_data_out[14]' has no loads. (LINT-2)
Warning: In design 'pci_bridge32', net 'wbu_conf_data_out[15]' driven by pin 'wishbone_slave_unit/wbu_conf_data_out[15]' has no loads. (LINT-2)
Warning: In design 'pci_bridge32', net 'wbu_conf_data_out[16]' driven by pin 'wishbone_slave_unit/wbu_conf_data_out[16]' has no loads. (LINT-2)
Warning: In design 'pci_bridge32', net 'wbu_conf_data_out[17]' driven by pin 'wishbone_slave_unit/wbu_conf_data_out[17]' has no loads. (LINT-2)
Warning: In design 'pci_bridge32', net 'wbu_conf_data_out[18]' driven by pin 'wishbone_slave_unit/wbu_conf_data_out[18]' has no loads. (LINT-2)
Warning: In design 'pci_bridge32', net 'wbu_conf_data_out[19]' driven by pin 'wishbone_slave_unit/wbu_conf_data_out[19]' has no loads. (LINT-2)
Warning: In design 'pci_bridge32', net 'wbu_conf_data_out[20]' driven by pin 'wishbone_slave_unit/wbu_conf_data_out[20]' has no loads. (LINT-2)
Warning: In design 'pci_bridge32', net 'wbu_conf_data_out[21]' driven by pin 'wishbone_slave_unit/wbu_conf_data_out[21]' has no loads. (LINT-2)
Warning: In design 'pci_bridge32', net 'wbu_conf_data_out[22]' driven by pin 'wishbone_slave_unit/wbu_conf_data_out[22]' has no loads. (LINT-2)
Warning: In design 'pci_bridge32', net 'wbu_conf_data_out[23]' driven by pin 'wishbone_slave_unit/wbu_conf_data_out[23]' has no loads. (LINT-2)
Warning: In design 'pci_bridge32', net 'wbu_conf_data_out[24]' driven by pin 'wishbone_slave_unit/wbu_conf_data_out[24]' has no loads. (LINT-2)
Warning: In design 'pci_bridge32', net 'wbu_conf_data_out[25]' driven by pin 'wishbone_slave_unit/wbu_conf_data_out[25]' has no loads. (LINT-2)
Warning: In design 'pci_bridge32', net 'wbu_conf_data_out[26]' driven by pin 'wishbone_slave_unit/wbu_conf_data_out[26]' has no loads. (LINT-2)
Warning: In design 'pci_bridge32', net 'wbu_conf_data_out[27]' driven by pin 'wishbone_slave_unit/wbu_conf_data_out[27]' has no loads. (LINT-2)
Warning: In design 'pci_bridge32', net 'wbu_conf_data_out[28]' driven by pin 'wishbone_slave_unit/wbu_conf_data_out[28]' has no loads. (LINT-2)
Warning: In design 'pci_bridge32', net 'wbu_conf_data_out[29]' driven by pin 'wishbone_slave_unit/wbu_conf_data_out[29]' has no loads. (LINT-2)
Warning: In design 'pci_bridge32', net 'wbu_conf_data_out[30]' driven by pin 'wishbone_slave_unit/wbu_conf_data_out[30]' has no loads. (LINT-2)
Warning: In design 'pci_bridge32', net 'wbu_conf_data_out[31]' driven by pin 'wishbone_slave_unit/wbu_conf_data_out[31]' has no loads. (LINT-2)
Warning: In design 'pci_bridge32', net 'wbu_conf_wenable_out' driven by pin 'wishbone_slave_unit/wbu_conf_wenable_out' has no loads. (LINT-2)
Warning: In design 'pci_bridge32', net 'wbu_conf_be_out[0]' driven by pin 'wishbone_slave_unit/wbu_conf_be_out[0]' has no loads. (LINT-2)
Warning: In design 'pci_bridge32', net 'wbu_conf_be_out[1]' driven by pin 'wishbone_slave_unit/wbu_conf_be_out[1]' has no loads. (LINT-2)
Warning: In design 'pci_bridge32', net 'wbu_conf_be_out[2]' driven by pin 'wishbone_slave_unit/wbu_conf_be_out[2]' has no loads. (LINT-2)
Warning: In design 'pci_bridge32', net 'wbu_conf_be_out[3]' driven by pin 'wishbone_slave_unit/wbu_conf_be_out[3]' has no loads. (LINT-2)
Warning: In design 'pci_bridge32', net 'wishbone_slave_unit/wbs_sm_sample_address_out' driven by pin 'wishbone_slave_unit/wishbone_slave/sample_address_out' has no loads. (LINT-2)
Warning: In design 'pci_bridge32', net 'wishbone_slave_unit/fifos/wbr_rallow' driven by pin 'wishbone_slave_unit/fifos/wbr_fifo_ctrl/rallow_out' has no loads. (LINT-2)
Warning: In design 'pci_bridge32', net 'pci_target_unit/del_sync_we_out' driven by pin 'pci_target_unit/del_sync/we_out' has no loads. (LINT-2)
Warning: In design 'pci_bridge32', net 'parity_checker/perr' driven by pin 'parity_checker/perr_crit_gen/perr_out' has no loads. (LINT-2)
Warning: In design 'pci_bridge32', net 'wishbone_slave_unit/fifos/wbw_rallow' driven by pin 'wishbone_slave_unit/fifos/wbw_fifo_ctrl/rallow_out' has no loads. (LINT-2)
Warning: In design 'pci_bridge32', net 'pci_target_unit/fifos/pcir_rallow' driven by pin 'pci_target_unit/fifos/pcir_fifo_ctrl/rallow_out' has no loads. (LINT-2)
Warning: In design 'pci_rst_int', port 'rst_i' is not connected to any nets. (LINT-28)
Warning: In design 'pci_rst_int', port 'pci_intan_in' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave_unit', port 'wbu_map_in[0]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave_unit', port 'wbu_pref_en_in[0]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave_unit', port 'wbu_mrl_en_in[0]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave_unit', port 'wbu_ccyc_addr_in[23]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave_unit', port 'wbu_ccyc_addr_in[22]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave_unit', port 'wbu_ccyc_addr_in[21]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave_unit', port 'wbu_ccyc_addr_in[20]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave_unit', port 'wbu_ccyc_addr_in[19]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave_unit', port 'wbu_ccyc_addr_in[18]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave_unit', port 'wbu_ccyc_addr_in[17]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave_unit', port 'wbu_ccyc_addr_in[16]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave_unit', port 'wbu_ccyc_addr_in[15]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave_unit', port 'wbu_ccyc_addr_in[14]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave_unit', port 'wbu_ccyc_addr_in[13]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave_unit', port 'wbu_ccyc_addr_in[12]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave_unit', port 'wbu_ccyc_addr_in[11]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave_unit', port 'wbu_ccyc_addr_in[10]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave_unit', port 'wbu_ccyc_addr_in[9]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave_unit', port 'wbu_ccyc_addr_in[8]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave_unit', port 'wbu_ccyc_addr_in[7]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave_unit', port 'wbu_ccyc_addr_in[6]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave_unit', port 'wbu_ccyc_addr_in[5]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave_unit', port 'wbu_ccyc_addr_in[4]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave_unit', port 'wbu_ccyc_addr_in[3]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave_unit', port 'wbu_ccyc_addr_in[2]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave_unit', port 'wbu_ccyc_addr_in[1]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave_unit', port 'wbu_ccyc_addr_in[0]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_conf_space', port 'w_conf_address_in[11]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_conf_space', port 'w_conf_address_in[10]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_conf_space', port 'w_conf_address_in[1]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_conf_space', port 'w_conf_address_in[0]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_conf_space', port 'r_conf_address_in[11]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_conf_space', port 'r_conf_address_in[10]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_conf_space', port 'r_conf_address_in[9]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_conf_space', port 'r_conf_address_in[8]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_conf_space', port 'r_conf_address_in[7]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_conf_space', port 'r_conf_address_in[6]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_conf_space', port 'r_conf_address_in[5]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_conf_space', port 'r_conf_address_in[4]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_conf_space', port 'r_conf_address_in[3]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_conf_space', port 'r_conf_address_in[2]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_conf_space', port 'r_conf_address_in[1]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_conf_space', port 'r_conf_address_in[0]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_conf_space', port 'w_re' is not connected to any nets. (LINT-28)
Warning: In design 'pci_conf_space', port 'r_re' is not connected to any nets. (LINT-28)
Warning: In design 'pci_conf_space', port 'wb_error_rty_exp' is not connected to any nets. (LINT-28)
Warning: In design 'pci_conf_space', port 'isr_sys_err_int' is not connected to any nets. (LINT-28)
Warning: In design 'pci_conf_space', port 'isr_par_err_int' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave', port 'del_bc_in[3]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave', port 'del_bc_in[2]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave', port 'del_bc_in[1]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave', port 'del_bc_in[0]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave', port 'del_error_in' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave', port 'ccyc_addr_in[31]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave', port 'ccyc_addr_in[30]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave', port 'ccyc_addr_in[29]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave', port 'ccyc_addr_in[28]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave', port 'ccyc_addr_in[27]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave', port 'ccyc_addr_in[26]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave', port 'ccyc_addr_in[25]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave', port 'ccyc_addr_in[24]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave', port 'ccyc_addr_in[23]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave', port 'ccyc_addr_in[22]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave', port 'ccyc_addr_in[21]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave', port 'ccyc_addr_in[20]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave', port 'ccyc_addr_in[19]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave', port 'ccyc_addr_in[18]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave', port 'ccyc_addr_in[17]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave', port 'ccyc_addr_in[16]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave', port 'ccyc_addr_in[15]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave', port 'ccyc_addr_in[14]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave', port 'ccyc_addr_in[13]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave', port 'ccyc_addr_in[12]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave', port 'ccyc_addr_in[11]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave', port 'ccyc_addr_in[10]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave', port 'ccyc_addr_in[9]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave', port 'ccyc_addr_in[8]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave', port 'ccyc_addr_in[7]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave', port 'ccyc_addr_in[6]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave', port 'ccyc_addr_in[5]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave', port 'ccyc_addr_in[4]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave', port 'ccyc_addr_in[3]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave', port 'ccyc_addr_in[2]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave', port 'ccyc_addr_in[1]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave', port 'ccyc_addr_in[0]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave', port 'wb_conf_data_in[31]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave', port 'wb_conf_data_in[30]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave', port 'wb_conf_data_in[29]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave', port 'wb_conf_data_in[28]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave', port 'wb_conf_data_in[27]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave', port 'wb_conf_data_in[26]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave', port 'wb_conf_data_in[25]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave', port 'wb_conf_data_in[24]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave', port 'wb_conf_data_in[23]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave', port 'wb_conf_data_in[22]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave', port 'wb_conf_data_in[21]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave', port 'wb_conf_data_in[20]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave', port 'wb_conf_data_in[19]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave', port 'wb_conf_data_in[18]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave', port 'wb_conf_data_in[17]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave', port 'wb_conf_data_in[16]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave', port 'wb_conf_data_in[15]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave', port 'wb_conf_data_in[14]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave', port 'wb_conf_data_in[13]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave', port 'wb_conf_data_in[12]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave', port 'wb_conf_data_in[11]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave', port 'wb_conf_data_in[10]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave', port 'wb_conf_data_in[9]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave', port 'wb_conf_data_in[8]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave', port 'wb_conf_data_in[7]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave', port 'wb_conf_data_in[6]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave', port 'wb_conf_data_in[5]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave', port 'wb_conf_data_in[4]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave', port 'wb_conf_data_in[3]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave', port 'wb_conf_data_in[2]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave', port 'wb_conf_data_in[1]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave', port 'wb_conf_data_in[0]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave', port 'wbr_fifo_be_in[3]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave', port 'wbr_fifo_be_in[2]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave', port 'wbr_fifo_be_in[1]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave', port 'wbr_fifo_be_in[0]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave', port 'wbr_fifo_control_in[3]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_slave', port 'wbr_fifo_control_in[2]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_addr_mux', port 'bar0_in[0]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_addr_mux', port 'bar3_in[0]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_addr_mux', port 'bar4_in[0]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_addr_mux', port 'bar5_in[0]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_addr_mux', port 'am0_in[0]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_addr_mux', port 'am3_in[0]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_addr_mux', port 'am4_in[0]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_addr_mux', port 'am5_in[0]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_addr_mux', port 'ta0_in[0]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_addr_mux', port 'ta3_in[0]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_addr_mux', port 'ta4_in[0]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_addr_mux', port 'ta5_in[0]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_addr_mux', port 'at_en_in[5]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_addr_mux', port 'at_en_in[4]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_addr_mux', port 'at_en_in[3]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_addr_mux', port 'at_en_in[0]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_master32_sm_if', port 'wbw_fifo_control_in[3]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_master32_sm_if', port 'wbw_fifo_control_in[2]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_master32_sm_if', port 'wbw_fifo_control_in[1]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'status_in' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pcir_fifo_be_in[3]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pcir_fifo_be_in[2]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pcir_fifo_be_in[1]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pcir_fifo_be_in[0]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pcir_fifo_control_in[3]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pcir_fifo_control_in[2]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pcir_fifo_control_in[0]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pcir_fifo_almost_empty_in' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'mem_io_addr_space0_in' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'mem_io_addr_space2_in' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'mem_io_addr_space3_in' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'mem_io_addr_space4_in' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'mem_io_addr_space5_in' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pre_fetch_en2_in' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pre_fetch_en3_in' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pre_fetch_en4_in' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pre_fetch_en5_in' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr2_in[23]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr2_in[22]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr2_in[21]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr2_in[20]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr2_in[19]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr2_in[18]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr2_in[17]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr2_in[16]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr2_in[15]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr2_in[14]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr2_in[13]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr2_in[12]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr2_in[11]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr2_in[10]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr2_in[9]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr2_in[8]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr2_in[7]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr2_in[6]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr2_in[5]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr2_in[4]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr2_in[3]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr2_in[2]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr2_in[1]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr2_in[0]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr3_in[23]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr3_in[22]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr3_in[21]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr3_in[20]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr3_in[19]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr3_in[18]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr3_in[17]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr3_in[16]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr3_in[15]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr3_in[14]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr3_in[13]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr3_in[12]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr3_in[11]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr3_in[10]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr3_in[9]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr3_in[8]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr3_in[7]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr3_in[6]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr3_in[5]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr3_in[4]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr3_in[3]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr3_in[2]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr3_in[1]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr3_in[0]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr4_in[23]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr4_in[22]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr4_in[21]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr4_in[20]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr4_in[19]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr4_in[18]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr4_in[17]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr4_in[16]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr4_in[15]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr4_in[14]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr4_in[13]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr4_in[12]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr4_in[11]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr4_in[10]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr4_in[9]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr4_in[8]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr4_in[7]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr4_in[6]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr4_in[5]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr4_in[4]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr4_in[3]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr4_in[2]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr4_in[1]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr4_in[0]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr5_in[23]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr5_in[22]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr5_in[21]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr5_in[20]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr5_in[19]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr5_in[18]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr5_in[17]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr5_in[16]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr5_in[15]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr5_in[14]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr5_in[13]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr5_in[12]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr5_in[11]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr5_in[10]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr5_in[9]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr5_in[8]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr5_in[7]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr5_in[6]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr5_in[5]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr5_in[4]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr5_in[3]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr5_in[2]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr5_in[1]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_base_addr5_in[0]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask0_in[23]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask0_in[22]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask0_in[21]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask0_in[20]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask0_in[19]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask0_in[18]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask0_in[17]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask0_in[16]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask0_in[15]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask0_in[14]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask0_in[13]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask0_in[12]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask0_in[11]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask0_in[10]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask0_in[9]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask0_in[8]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask0_in[7]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask0_in[6]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask0_in[5]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask0_in[4]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask0_in[3]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask0_in[2]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask0_in[1]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask0_in[0]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask2_in[23]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask2_in[22]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask2_in[21]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask2_in[20]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask2_in[19]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask2_in[18]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask2_in[17]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask2_in[16]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask2_in[15]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask2_in[14]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask2_in[13]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask2_in[12]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask2_in[11]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask2_in[10]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask2_in[9]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask2_in[8]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask2_in[7]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask2_in[6]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask2_in[5]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask2_in[4]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask2_in[3]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask2_in[2]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask2_in[1]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask2_in[0]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask3_in[23]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask3_in[22]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask3_in[21]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask3_in[20]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask3_in[19]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask3_in[18]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask3_in[17]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask3_in[16]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask3_in[15]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask3_in[14]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask3_in[13]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask3_in[12]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask3_in[11]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask3_in[10]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask3_in[9]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask3_in[8]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask3_in[7]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask3_in[6]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask3_in[5]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask3_in[4]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask3_in[3]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask3_in[2]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask3_in[1]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask3_in[0]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask4_in[23]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask4_in[22]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask4_in[21]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask4_in[20]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask4_in[19]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask4_in[18]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask4_in[17]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask4_in[16]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask4_in[15]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask4_in[14]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask4_in[13]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask4_in[12]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask4_in[11]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask4_in[10]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask4_in[9]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask4_in[8]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask4_in[7]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask4_in[6]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask4_in[5]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask4_in[4]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask4_in[3]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask4_in[2]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask4_in[1]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask4_in[0]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask5_in[23]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask5_in[22]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask5_in[21]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask5_in[20]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask5_in[19]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask5_in[18]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask5_in[17]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask5_in[16]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask5_in[15]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask5_in[14]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask5_in[13]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask5_in[12]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask5_in[11]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask5_in[10]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask5_in[9]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask5_in[8]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask5_in[7]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask5_in[6]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask5_in[5]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask5_in[4]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask5_in[3]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask5_in[2]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask5_in[1]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_addr_mask5_in[0]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr0_in[23]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr0_in[22]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr0_in[21]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr0_in[20]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr0_in[19]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr0_in[18]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr0_in[17]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr0_in[16]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr0_in[15]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr0_in[14]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr0_in[13]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr0_in[12]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr0_in[11]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr0_in[10]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr0_in[9]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr0_in[8]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr0_in[7]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr0_in[6]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr0_in[5]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr0_in[4]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr0_in[3]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr0_in[2]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr0_in[1]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr0_in[0]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr2_in[23]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr2_in[22]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr2_in[21]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr2_in[20]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr2_in[19]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr2_in[18]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr2_in[17]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr2_in[16]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr2_in[15]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr2_in[14]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr2_in[13]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr2_in[12]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr2_in[11]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr2_in[10]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr2_in[9]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr2_in[8]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr2_in[7]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr2_in[6]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr2_in[5]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr2_in[4]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr2_in[3]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr2_in[2]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr2_in[1]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr2_in[0]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr3_in[23]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr3_in[22]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr3_in[21]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr3_in[20]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr3_in[19]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr3_in[18]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr3_in[17]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr3_in[16]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr3_in[15]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr3_in[14]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr3_in[13]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr3_in[12]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr3_in[11]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr3_in[10]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr3_in[9]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr3_in[8]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr3_in[7]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr3_in[6]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr3_in[5]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr3_in[4]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr3_in[3]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr3_in[2]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr3_in[1]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr3_in[0]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr4_in[23]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr4_in[22]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr4_in[21]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr4_in[20]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr4_in[19]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr4_in[18]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr4_in[17]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr4_in[16]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr4_in[15]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr4_in[14]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr4_in[13]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr4_in[12]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr4_in[11]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr4_in[10]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr4_in[9]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr4_in[8]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr4_in[7]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr4_in[6]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr4_in[5]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr4_in[4]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr4_in[3]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr4_in[2]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr4_in[1]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr4_in[0]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr5_in[23]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr5_in[22]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr5_in[21]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr5_in[20]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr5_in[19]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr5_in[18]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr5_in[17]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr5_in[16]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr5_in[15]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr5_in[14]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr5_in[13]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr5_in[12]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr5_in[11]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr5_in[10]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr5_in[9]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr5_in[8]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr5_in[7]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr5_in[6]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr5_in[5]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr5_in[4]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr5_in[3]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr5_in[2]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr5_in[1]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'pci_tran_addr5_in[0]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'addr_tran_en0_in' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'addr_tran_en2_in' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'addr_tran_en3_in' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'addr_tran_en4_in' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_interface', port 'addr_tran_en5_in' is not connected to any nets. (LINT-28)
Warning: In design 'pci_target32_sm', port 'pci_idsel_in' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_tpram_aw4_dw40', port 'rst_a' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_tpram_aw4_dw40', port 'oe_a' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_tpram_aw4_dw40', port 'rst_b' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_tpram_aw4_dw40', port 'we_b' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_tpram_aw4_dw40', port 'oe_b' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_tpram_aw4_dw40', port 'di_b[39]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_tpram_aw4_dw40', port 'di_b[38]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_tpram_aw4_dw40', port 'di_b[37]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_tpram_aw4_dw40', port 'di_b[36]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_tpram_aw4_dw40', port 'di_b[35]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_tpram_aw4_dw40', port 'di_b[34]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_tpram_aw4_dw40', port 'di_b[33]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_tpram_aw4_dw40', port 'di_b[32]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_tpram_aw4_dw40', port 'di_b[31]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_tpram_aw4_dw40', port 'di_b[30]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_tpram_aw4_dw40', port 'di_b[29]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_tpram_aw4_dw40', port 'di_b[28]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_tpram_aw4_dw40', port 'di_b[27]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_tpram_aw4_dw40', port 'di_b[26]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_tpram_aw4_dw40', port 'di_b[25]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_tpram_aw4_dw40', port 'di_b[24]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_tpram_aw4_dw40', port 'di_b[23]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_tpram_aw4_dw40', port 'di_b[22]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_tpram_aw4_dw40', port 'di_b[21]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_tpram_aw4_dw40', port 'di_b[20]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_tpram_aw4_dw40', port 'di_b[19]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_tpram_aw4_dw40', port 'di_b[18]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_tpram_aw4_dw40', port 'di_b[17]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_tpram_aw4_dw40', port 'di_b[16]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_tpram_aw4_dw40', port 'di_b[15]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_tpram_aw4_dw40', port 'di_b[14]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_tpram_aw4_dw40', port 'di_b[13]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_tpram_aw4_dw40', port 'di_b[12]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_tpram_aw4_dw40', port 'di_b[11]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_tpram_aw4_dw40', port 'di_b[10]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_tpram_aw4_dw40', port 'di_b[9]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_tpram_aw4_dw40', port 'di_b[8]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_tpram_aw4_dw40', port 'di_b[7]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_tpram_aw4_dw40', port 'di_b[6]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_tpram_aw4_dw40', port 'di_b[5]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_tpram_aw4_dw40', port 'di_b[4]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_tpram_aw4_dw40', port 'di_b[3]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_tpram_aw4_dw40', port 'di_b[2]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_tpram_aw4_dw40', port 'di_b[1]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_tpram_aw4_dw40', port 'di_b[0]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_decoder_decode_len1', port 'tran_addr[31]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_wb_decoder_decode_len1', port 'at_en' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_tpram_aw3_dw40', port 'rst_a' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_tpram_aw3_dw40', port 'oe_a' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_tpram_aw3_dw40', port 'rst_b' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_tpram_aw3_dw40', port 'we_b' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_tpram_aw3_dw40', port 'oe_b' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_tpram_aw3_dw40', port 'di_b[39]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_tpram_aw3_dw40', port 'di_b[38]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_tpram_aw3_dw40', port 'di_b[37]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_tpram_aw3_dw40', port 'di_b[36]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_tpram_aw3_dw40', port 'di_b[35]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_tpram_aw3_dw40', port 'di_b[34]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_tpram_aw3_dw40', port 'di_b[33]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_tpram_aw3_dw40', port 'di_b[32]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_tpram_aw3_dw40', port 'di_b[31]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_tpram_aw3_dw40', port 'di_b[30]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_tpram_aw3_dw40', port 'di_b[29]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_tpram_aw3_dw40', port 'di_b[28]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_tpram_aw3_dw40', port 'di_b[27]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_tpram_aw3_dw40', port 'di_b[26]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_tpram_aw3_dw40', port 'di_b[25]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_tpram_aw3_dw40', port 'di_b[24]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_tpram_aw3_dw40', port 'di_b[23]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_tpram_aw3_dw40', port 'di_b[22]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_tpram_aw3_dw40', port 'di_b[21]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_tpram_aw3_dw40', port 'di_b[20]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_tpram_aw3_dw40', port 'di_b[19]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_tpram_aw3_dw40', port 'di_b[18]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_tpram_aw3_dw40', port 'di_b[17]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_tpram_aw3_dw40', port 'di_b[16]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_tpram_aw3_dw40', port 'di_b[15]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_tpram_aw3_dw40', port 'di_b[14]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_tpram_aw3_dw40', port 'di_b[13]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_tpram_aw3_dw40', port 'di_b[12]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_tpram_aw3_dw40', port 'di_b[11]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_tpram_aw3_dw40', port 'di_b[10]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_tpram_aw3_dw40', port 'di_b[9]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_tpram_aw3_dw40', port 'di_b[8]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_tpram_aw3_dw40', port 'di_b[7]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_tpram_aw3_dw40', port 'di_b[6]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_tpram_aw3_dw40', port 'di_b[5]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_tpram_aw3_dw40', port 'di_b[4]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_tpram_aw3_dw40', port 'di_b[3]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_tpram_aw3_dw40', port 'di_b[2]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_tpram_aw3_dw40', port 'di_b[1]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_tpram_aw3_dw40', port 'di_b[0]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_decoder_decode_len20', port 'tran_addr[31]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_decoder_decode_len20', port 'tran_addr[30]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_decoder_decode_len20', port 'tran_addr[29]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_decoder_decode_len20', port 'tran_addr[28]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_decoder_decode_len20', port 'tran_addr[27]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_decoder_decode_len20', port 'tran_addr[26]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_decoder_decode_len20', port 'tran_addr[25]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_decoder_decode_len20', port 'tran_addr[24]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_decoder_decode_len20', port 'tran_addr[23]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_decoder_decode_len20', port 'tran_addr[22]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_decoder_decode_len20', port 'tran_addr[21]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_decoder_decode_len20', port 'tran_addr[20]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_decoder_decode_len20', port 'tran_addr[19]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_decoder_decode_len20', port 'tran_addr[18]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_decoder_decode_len20', port 'tran_addr[17]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_decoder_decode_len20', port 'tran_addr[16]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_decoder_decode_len20', port 'tran_addr[15]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_decoder_decode_len20', port 'tran_addr[14]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_decoder_decode_len20', port 'tran_addr[13]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_decoder_decode_len20', port 'tran_addr[12]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_decoder_decode_len20', port 'at_en' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_decoder_decode_len24', port 'tran_addr[31]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_decoder_decode_len24', port 'tran_addr[30]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_decoder_decode_len24', port 'tran_addr[29]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_decoder_decode_len24', port 'tran_addr[28]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_decoder_decode_len24', port 'tran_addr[27]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_decoder_decode_len24', port 'tran_addr[26]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_decoder_decode_len24', port 'tran_addr[25]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_decoder_decode_len24', port 'tran_addr[24]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_decoder_decode_len24', port 'tran_addr[23]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_decoder_decode_len24', port 'tran_addr[22]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_decoder_decode_len24', port 'tran_addr[21]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_decoder_decode_len24', port 'tran_addr[20]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_decoder_decode_len24', port 'tran_addr[19]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_decoder_decode_len24', port 'tran_addr[18]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_decoder_decode_len24', port 'tran_addr[17]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_decoder_decode_len24', port 'tran_addr[16]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_decoder_decode_len24', port 'tran_addr[15]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_decoder_decode_len24', port 'tran_addr[14]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_decoder_decode_len24', port 'tran_addr[13]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_decoder_decode_len24', port 'tran_addr[12]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_decoder_decode_len24', port 'tran_addr[11]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_decoder_decode_len24', port 'tran_addr[10]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_decoder_decode_len24', port 'tran_addr[9]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_decoder_decode_len24', port 'tran_addr[8]' is not connected to any nets. (LINT-28)
Warning: In design 'pci_pci_decoder_decode_len24', port 'at_en' is not connected to any nets. (LINT-28)
Warning: In design 'pci_rst_int', input port 'int_i' is connected directly to output port 'conf_isr_int_prop_out'. (LINT-29)
Warning: In design 'pci_parity_check', input port 'pci_serr_en_in' is connected directly to output port 'sig_serr_out'. (LINT-29)
Warning: In design 'pci_parity_check', input port 'pci_ad_en_in' is connected directly to output port 'pci_par_en_out'. (LINT-29)
Warning: In design 'pci_wb_slave', input port 'wb_addr_in[11]' is connected directly to output port 'wb_conf_offset_out[11]'. (LINT-29)
Warning: In design 'pci_wb_slave', input port 'wb_addr_in[10]' is connected directly to output port 'wb_conf_offset_out[10]'. (LINT-29)
Warning: In design 'pci_wb_slave', input port 'wb_addr_in[9]' is connected directly to output port 'wb_conf_offset_out[9]'. (LINT-29)
Warning: In design 'pci_wb_slave', input port 'wb_addr_in[8]' is connected directly to output port 'wb_conf_offset_out[8]'. (LINT-29)
Warning: In design 'pci_wb_slave', input port 'wb_addr_in[7]' is connected directly to output port 'wb_conf_offset_out[7]'. (LINT-29)
Warning: In design 'pci_wb_slave', input port 'wb_addr_in[6]' is connected directly to output port 'wb_conf_offset_out[6]'. (LINT-29)
Warning: In design 'pci_wb_slave', input port 'wb_addr_in[5]' is connected directly to output port 'wb_conf_offset_out[5]'. (LINT-29)
Warning: In design 'pci_wb_slave', input port 'wb_addr_in[4]' is connected directly to output port 'wb_conf_offset_out[4]'. (LINT-29)
Warning: In design 'pci_wb_slave', input port 'wb_addr_in[3]' is connected directly to output port 'wb_conf_offset_out[3]'. (LINT-29)
Warning: In design 'pci_wb_slave', input port 'wb_addr_in[2]' is connected directly to output port 'wb_conf_offset_out[2]'. (LINT-29)
Warning: In design 'pci_wb_slave', input port 'wbr_fifo_data_in[31]' is connected directly to output port 'SDATA_O[31]'. (LINT-29)
Warning: In design 'pci_wb_slave', input port 'wbr_fifo_data_in[30]' is connected directly to output port 'SDATA_O[30]'. (LINT-29)
Warning: In design 'pci_wb_slave', input port 'wbr_fifo_data_in[29]' is connected directly to output port 'SDATA_O[29]'. (LINT-29)
Warning: In design 'pci_wb_slave', input port 'wbr_fifo_data_in[28]' is connected directly to output port 'SDATA_O[28]'. (LINT-29)
Warning: In design 'pci_wb_slave', input port 'wbr_fifo_data_in[27]' is connected directly to output port 'SDATA_O[27]'. (LINT-29)
Warning: In design 'pci_wb_slave', input port 'wbr_fifo_data_in[26]' is connected directly to output port 'SDATA_O[26]'. (LINT-29)
Warning: In design 'pci_wb_slave', input port 'wbr_fifo_data_in[25]' is connected directly to output port 'SDATA_O[25]'. (LINT-29)
Warning: In design 'pci_wb_slave', input port 'wbr_fifo_data_in[24]' is connected directly to output port 'SDATA_O[24]'. (LINT-29)
Warning: In design 'pci_wb_slave', input port 'wbr_fifo_data_in[23]' is connected directly to output port 'SDATA_O[23]'. (LINT-29)
Warning: In design 'pci_wb_slave', input port 'wbr_fifo_data_in[22]' is connected directly to output port 'SDATA_O[22]'. (LINT-29)
Warning: In design 'pci_wb_slave', input port 'wbr_fifo_data_in[21]' is connected directly to output port 'SDATA_O[21]'. (LINT-29)
Warning: In design 'pci_wb_slave', input port 'wbr_fifo_data_in[20]' is connected directly to output port 'SDATA_O[20]'. (LINT-29)
Warning: In design 'pci_wb_slave', input port 'wbr_fifo_data_in[19]' is connected directly to output port 'SDATA_O[19]'. (LINT-29)
Warning: In design 'pci_wb_slave', input port 'wbr_fifo_data_in[18]' is connected directly to output port 'SDATA_O[18]'. (LINT-29)
Warning: In design 'pci_wb_slave', input port 'wbr_fifo_data_in[17]' is connected directly to output port 'SDATA_O[17]'. (LINT-29)
Warning: In design 'pci_wb_slave', input port 'wbr_fifo_data_in[16]' is connected directly to output port 'SDATA_O[16]'. (LINT-29)
Warning: In design 'pci_wb_slave', input port 'wbr_fifo_data_in[15]' is connected directly to output port 'SDATA_O[15]'. (LINT-29)
Warning: In design 'pci_wb_slave', input port 'wbr_fifo_data_in[14]' is connected directly to output port 'SDATA_O[14]'. (LINT-29)
Warning: In design 'pci_wb_slave', input port 'wbr_fifo_data_in[13]' is connected directly to output port 'SDATA_O[13]'. (LINT-29)
Warning: In design 'pci_wb_slave', input port 'wbr_fifo_data_in[12]' is connected directly to output port 'SDATA_O[12]'. (LINT-29)
Warning: In design 'pci_wb_slave', input port 'wbr_fifo_data_in[11]' is connected directly to output port 'SDATA_O[11]'. (LINT-29)
Warning: In design 'pci_wb_slave', input port 'wbr_fifo_data_in[10]' is connected directly to output port 'SDATA_O[10]'. (LINT-29)
Warning: In design 'pci_wb_slave', input port 'wbr_fifo_data_in[9]' is connected directly to output port 'SDATA_O[9]'. (LINT-29)
Warning: In design 'pci_wb_slave', input port 'wbr_fifo_data_in[8]' is connected directly to output port 'SDATA_O[8]'. (LINT-29)
Warning: In design 'pci_wb_slave', input port 'wbr_fifo_data_in[7]' is connected directly to output port 'SDATA_O[7]'. (LINT-29)
Warning: In design 'pci_wb_slave', input port 'wbr_fifo_data_in[6]' is connected directly to output port 'SDATA_O[6]'. (LINT-29)
Warning: In design 'pci_wb_slave', input port 'wbr_fifo_data_in[5]' is connected directly to output port 'SDATA_O[5]'. (LINT-29)
Warning: In design 'pci_wb_slave', input port 'wbr_fifo_data_in[4]' is connected directly to output port 'SDATA_O[4]'. (LINT-29)
Warning: In design 'pci_wb_slave', input port 'wbr_fifo_data_in[3]' is connected directly to output port 'SDATA_O[3]'. (LINT-29)
Warning: In design 'pci_wb_slave', input port 'wbr_fifo_data_in[2]' is connected directly to output port 'SDATA_O[2]'. (LINT-29)
Warning: In design 'pci_wb_slave', input port 'wbr_fifo_data_in[1]' is connected directly to output port 'SDATA_O[1]'. (LINT-29)
Warning: In design 'pci_wb_slave', input port 'wbr_fifo_data_in[0]' is connected directly to output port 'SDATA_O[0]'. (LINT-29)
Warning: In design 'pci_wb_slave', input port 'WE_I' is connected directly to output port 'del_write_out'. (LINT-29)
Warning: In design 'pci_wb_slave', input port 'SEL_I[3]' is connected directly to output port 'wb_conf_be_out[3]'. (LINT-29)
Warning: In design 'pci_wb_slave', input port 'SEL_I[2]' is connected directly to output port 'wb_conf_be_out[2]'. (LINT-29)
Warning: In design 'pci_wb_slave', input port 'SEL_I[1]' is connected directly to output port 'wb_conf_be_out[1]'. (LINT-29)
Warning: In design 'pci_wb_slave', input port 'SEL_I[0]' is connected directly to output port 'wb_conf_be_out[0]'. (LINT-29)
Warning: In design 'pci_master32_sm_if', input port 'data_in[31]' is connected directly to output port 'wbr_fifo_data_out[31]'. (LINT-29)
Warning: In design 'pci_master32_sm_if', input port 'data_in[30]' is connected directly to output port 'wbr_fifo_data_out[30]'. (LINT-29)
Warning: In design 'pci_master32_sm_if', input port 'data_in[29]' is connected directly to output port 'wbr_fifo_data_out[29]'. (LINT-29)
Warning: In design 'pci_master32_sm_if', input port 'data_in[28]' is connected directly to output port 'wbr_fifo_data_out[28]'. (LINT-29)
Warning: In design 'pci_master32_sm_if', input port 'data_in[27]' is connected directly to output port 'wbr_fifo_data_out[27]'. (LINT-29)
Warning: In design 'pci_master32_sm_if', input port 'data_in[26]' is connected directly to output port 'wbr_fifo_data_out[26]'. (LINT-29)
Warning: In design 'pci_master32_sm_if', input port 'data_in[25]' is connected directly to output port 'wbr_fifo_data_out[25]'. (LINT-29)
Warning: In design 'pci_master32_sm_if', input port 'data_in[24]' is connected directly to output port 'wbr_fifo_data_out[24]'. (LINT-29)
Warning: In design 'pci_master32_sm_if', input port 'data_in[23]' is connected directly to output port 'wbr_fifo_data_out[23]'. (LINT-29)
Warning: In design 'pci_master32_sm_if', input port 'data_in[22]' is connected directly to output port 'wbr_fifo_data_out[22]'. (LINT-29)
Warning: In design 'pci_master32_sm_if', input port 'data_in[21]' is connected directly to output port 'wbr_fifo_data_out[21]'. (LINT-29)
Warning: In design 'pci_master32_sm_if', input port 'data_in[20]' is connected directly to output port 'wbr_fifo_data_out[20]'. (LINT-29)
Warning: In design 'pci_master32_sm_if', input port 'data_in[19]' is connected directly to output port 'wbr_fifo_data_out[19]'. (LINT-29)
Warning: In design 'pci_master32_sm_if', input port 'data_in[18]' is connected directly to output port 'wbr_fifo_data_out[18]'. (LINT-29)
Warning: In design 'pci_master32_sm_if', input port 'data_in[17]' is connected directly to output port 'wbr_fifo_data_out[17]'. (LINT-29)
Warning: In design 'pci_master32_sm_if', input port 'data_in[16]' is connected directly to output port 'wbr_fifo_data_out[16]'. (LINT-29)
Warning: In design 'pci_master32_sm_if', input port 'data_in[15]' is connected directly to output port 'wbr_fifo_data_out[15]'. (LINT-29)
Warning: In design 'pci_master32_sm_if', input port 'data_in[14]' is connected directly to output port 'wbr_fifo_data_out[14]'. (LINT-29)
Warning: In design 'pci_master32_sm_if', input port 'data_in[13]' is connected directly to output port 'wbr_fifo_data_out[13]'. (LINT-29)
Warning: In design 'pci_master32_sm_if', input port 'data_in[12]' is connected directly to output port 'wbr_fifo_data_out[12]'. (LINT-29)
Warning: In design 'pci_master32_sm_if', input port 'data_in[11]' is connected directly to output port 'wbr_fifo_data_out[11]'. (LINT-29)
Warning: In design 'pci_master32_sm_if', input port 'data_in[10]' is connected directly to output port 'wbr_fifo_data_out[10]'. (LINT-29)
Warning: In design 'pci_master32_sm_if', input port 'data_in[9]' is connected directly to output port 'wbr_fifo_data_out[9]'. (LINT-29)
Warning: In design 'pci_master32_sm_if', input port 'data_in[8]' is connected directly to output port 'wbr_fifo_data_out[8]'. (LINT-29)
Warning: In design 'pci_master32_sm_if', input port 'data_in[7]' is connected directly to output port 'wbr_fifo_data_out[7]'. (LINT-29)
Warning: In design 'pci_master32_sm_if', input port 'data_in[6]' is connected directly to output port 'wbr_fifo_data_out[6]'. (LINT-29)
Warning: In design 'pci_master32_sm_if', input port 'data_in[5]' is connected directly to output port 'wbr_fifo_data_out[5]'. (LINT-29)
Warning: In design 'pci_master32_sm_if', input port 'data_in[4]' is connected directly to output port 'wbr_fifo_data_out[4]'. (LINT-29)
Warning: In design 'pci_master32_sm_if', input port 'data_in[3]' is connected directly to output port 'wbr_fifo_data_out[3]'. (LINT-29)
Warning: In design 'pci_master32_sm_if', input port 'data_in[2]' is connected directly to output port 'wbr_fifo_data_out[2]'. (LINT-29)
Warning: In design 'pci_master32_sm_if', input port 'data_in[1]' is connected directly to output port 'wbr_fifo_data_out[1]'. (LINT-29)
Warning: In design 'pci_master32_sm_if', input port 'data_in[0]' is connected directly to output port 'wbr_fifo_data_out[0]'. (LINT-29)
Warning: In design 'pci_master32_sm_if', input port 'mabort_in' is connected directly to output port 'err_source_out'. (LINT-29)
Warning: In design 'pci_master32_sm_if', input port 'mabort_in' is connected directly to output port 'mabort_received_out'. (LINT-29)
Warning: In design 'pci_master32_sm_if', input port 'del_be_in[3]' is connected directly to output port 'wbr_fifo_be_out[3]'. (LINT-29)
Warning: In design 'pci_master32_sm_if', input port 'del_be_in[2]' is connected directly to output port 'wbr_fifo_be_out[2]'. (LINT-29)
Warning: In design 'pci_master32_sm_if', input port 'del_be_in[1]' is connected directly to output port 'wbr_fifo_be_out[1]'. (LINT-29)
Warning: In design 'pci_master32_sm_if', input port 'del_be_in[0]' is connected directly to output port 'wbr_fifo_be_out[0]'. (LINT-29)
Warning: In design 'pci_master32_sm', input port 'pci_frame_en_in' is connected directly to output port 'pci_irdy_en_out'. (LINT-29)
Warning: In design 'pci_target32_interface', input port 'data_in[31]' is connected directly to output port 'conf_data_out[31]'. (LINT-29)
Warning: In design 'pci_target32_interface', input port 'data_in[30]' is connected directly to output port 'conf_data_out[30]'. (LINT-29)
Warning: In design 'pci_target32_interface', input port 'data_in[29]' is connected directly to output port 'conf_data_out[29]'. (LINT-29)
Warning: In design 'pci_target32_interface', input port 'data_in[28]' is connected directly to output port 'conf_data_out[28]'. (LINT-29)
Warning: In design 'pci_target32_interface', input port 'data_in[27]' is connected directly to output port 'conf_data_out[27]'. (LINT-29)
Warning: In design 'pci_target32_interface', input port 'data_in[26]' is connected directly to output port 'conf_data_out[26]'. (LINT-29)
Warning: In design 'pci_target32_interface', input port 'data_in[25]' is connected directly to output port 'conf_data_out[25]'. (LINT-29)
Warning: In design 'pci_target32_interface', input port 'data_in[24]' is connected directly to output port 'conf_data_out[24]'. (LINT-29)
Warning: In design 'pci_target32_interface', input port 'data_in[23]' is connected directly to output port 'conf_data_out[23]'. (LINT-29)
Warning: In design 'pci_target32_interface', input port 'data_in[22]' is connected directly to output port 'conf_data_out[22]'. (LINT-29)
Warning: In design 'pci_target32_interface', input port 'data_in[21]' is connected directly to output port 'conf_data_out[21]'. (LINT-29)
Warning: In design 'pci_target32_interface', input port 'data_in[20]' is connected directly to output port 'conf_data_out[20]'. (LINT-29)
Warning: In design 'pci_target32_interface', input port 'data_in[19]' is connected directly to output port 'conf_data_out[19]'. (LINT-29)
Warning: In design 'pci_target32_interface', input port 'data_in[18]' is connected directly to output port 'conf_data_out[18]'. (LINT-29)
Warning: In design 'pci_target32_interface', input port 'data_in[17]' is connected directly to output port 'conf_data_out[17]'. (LINT-29)
Warning: In design 'pci_target32_interface', input port 'data_in[16]' is connected directly to output port 'conf_data_out[16]'. (LINT-29)
Warning: In design 'pci_target32_interface', input port 'data_in[15]' is connected directly to output port 'conf_data_out[15]'. (LINT-29)
Warning: In design 'pci_target32_interface', input port 'data_in[14]' is connected directly to output port 'conf_data_out[14]'. (LINT-29)
Warning: In design 'pci_target32_interface', input port 'data_in[13]' is connected directly to output port 'conf_data_out[13]'. (LINT-29)
Warning: In design 'pci_target32_interface', input port 'data_in[12]' is connected directly to output port 'conf_data_out[12]'. (LINT-29)
Warning: In design 'pci_target32_interface', input port 'data_in[11]' is connected directly to output port 'conf_data_out[11]'. (LINT-29)
Warning: In design 'pci_target32_interface', input port 'data_in[10]' is connected directly to output port 'conf_data_out[10]'. (LINT-29)
Warning: In design 'pci_target32_interface', input port 'data_in[9]' is connected directly to output port 'conf_data_out[9]'. (LINT-29)
Warning: In design 'pci_target32_interface', input port 'data_in[8]' is connected directly to output port 'conf_data_out[8]'. (LINT-29)
Warning: In design 'pci_target32_interface', input port 'data_in[7]' is connected directly to output port 'conf_data_out[7]'. (LINT-29)
Warning: In design 'pci_target32_interface', input port 'data_in[6]' is connected directly to output port 'conf_data_out[6]'. (LINT-29)
Warning: In design 'pci_target32_interface', input port 'data_in[5]' is connected directly to output port 'conf_data_out[5]'. (LINT-29)
Warning: In design 'pci_target32_interface', input port 'data_in[4]' is connected directly to output port 'conf_data_out[4]'. (LINT-29)
Warning: In design 'pci_target32_interface', input port 'data_in[3]' is connected directly to output port 'conf_data_out[3]'. (LINT-29)
Warning: In design 'pci_target32_interface', input port 'data_in[2]' is connected directly to output port 'conf_data_out[2]'. (LINT-29)
Warning: In design 'pci_target32_interface', input port 'data_in[1]' is connected directly to output port 'conf_data_out[1]'. (LINT-29)
Warning: In design 'pci_target32_interface', input port 'data_in[0]' is connected directly to output port 'conf_data_out[0]'. (LINT-29)
Warning: In design 'pci_target32_interface', input port 'be_in[3]' is connected directly to output port 'conf_be_out[3]'. (LINT-29)
Warning: In design 'pci_target32_interface', input port 'be_in[3]' is connected directly to output port 'be_out[3]'. (LINT-29)
Warning: In design 'pci_target32_interface', input port 'be_in[2]' is connected directly to output port 'conf_be_out[2]'. (LINT-29)
Warning: In design 'pci_target32_interface', input port 'be_in[2]' is connected directly to output port 'be_out[2]'. (LINT-29)
Warning: In design 'pci_target32_interface', input port 'be_in[1]' is connected directly to output port 'conf_be_out[1]'. (LINT-29)
Warning: In design 'pci_target32_interface', input port 'be_in[1]' is connected directly to output port 'be_out[1]'. (LINT-29)
Warning: In design 'pci_target32_interface', input port 'be_in[0]' is connected directly to output port 'conf_be_out[0]'. (LINT-29)
Warning: In design 'pci_target32_interface', input port 'be_in[0]' is connected directly to output port 'be_out[0]'. (LINT-29)
Warning: In design 'pci_target32_interface', input port 'req_in' is connected directly to output port 'req_out'. (LINT-29)
Warning: In design 'pci_target32_interface', input port 'load_to_conf_in' is connected directly to output port 'conf_we_out'. (LINT-29)
Warning: In design 'pci_target32_interface', input port 'req_req_pending_in' is connected directly to output port 'read_processing_out'. (LINT-29)
Warning: In design 'pci_target32_interface', input port 'req_comp_pending_in' is connected directly to output port 'read_completed_out'. (LINT-29)
Warning: In design 'pci_target32_interface', input port 'wbw_fifo_empty_in' is connected directly to output port 'wbw_fifo_empty_out'. (LINT-29)
Warning: In design 'pci_target32_interface', input port 'wbu_del_read_comp_pending_in' is connected directly to output port 'wbu_del_read_comp_pending_out'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'pci_frame_reg_in' is connected directly to output port 'frame_reg_out'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'pci_ad_reg_in[31]' is connected directly to output port 'address_out[31]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'pci_ad_reg_in[31]' is connected directly to output port 'data_out[31]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'pci_ad_reg_in[30]' is connected directly to output port 'address_out[30]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'pci_ad_reg_in[30]' is connected directly to output port 'data_out[30]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'pci_ad_reg_in[29]' is connected directly to output port 'address_out[29]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'pci_ad_reg_in[29]' is connected directly to output port 'data_out[29]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'pci_ad_reg_in[28]' is connected directly to output port 'address_out[28]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'pci_ad_reg_in[28]' is connected directly to output port 'data_out[28]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'pci_ad_reg_in[27]' is connected directly to output port 'address_out[27]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'pci_ad_reg_in[27]' is connected directly to output port 'data_out[27]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'pci_ad_reg_in[26]' is connected directly to output port 'address_out[26]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'pci_ad_reg_in[26]' is connected directly to output port 'data_out[26]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'pci_ad_reg_in[25]' is connected directly to output port 'address_out[25]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'pci_ad_reg_in[25]' is connected directly to output port 'data_out[25]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'pci_ad_reg_in[24]' is connected directly to output port 'address_out[24]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'pci_ad_reg_in[24]' is connected directly to output port 'data_out[24]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'pci_ad_reg_in[23]' is connected directly to output port 'address_out[23]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'pci_ad_reg_in[23]' is connected directly to output port 'data_out[23]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'pci_ad_reg_in[22]' is connected directly to output port 'address_out[22]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'pci_ad_reg_in[22]' is connected directly to output port 'data_out[22]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'pci_ad_reg_in[21]' is connected directly to output port 'address_out[21]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'pci_ad_reg_in[21]' is connected directly to output port 'data_out[21]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'pci_ad_reg_in[20]' is connected directly to output port 'address_out[20]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'pci_ad_reg_in[20]' is connected directly to output port 'data_out[20]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'pci_ad_reg_in[19]' is connected directly to output port 'address_out[19]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'pci_ad_reg_in[19]' is connected directly to output port 'data_out[19]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'pci_ad_reg_in[18]' is connected directly to output port 'address_out[18]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'pci_ad_reg_in[18]' is connected directly to output port 'data_out[18]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'pci_ad_reg_in[17]' is connected directly to output port 'address_out[17]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'pci_ad_reg_in[17]' is connected directly to output port 'data_out[17]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'pci_ad_reg_in[16]' is connected directly to output port 'address_out[16]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'pci_ad_reg_in[16]' is connected directly to output port 'data_out[16]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'pci_ad_reg_in[15]' is connected directly to output port 'address_out[15]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'pci_ad_reg_in[15]' is connected directly to output port 'data_out[15]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'pci_ad_reg_in[14]' is connected directly to output port 'address_out[14]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'pci_ad_reg_in[14]' is connected directly to output port 'data_out[14]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'pci_ad_reg_in[13]' is connected directly to output port 'address_out[13]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'pci_ad_reg_in[13]' is connected directly to output port 'data_out[13]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'pci_ad_reg_in[12]' is connected directly to output port 'address_out[12]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'pci_ad_reg_in[12]' is connected directly to output port 'data_out[12]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'pci_ad_reg_in[11]' is connected directly to output port 'address_out[11]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'pci_ad_reg_in[11]' is connected directly to output port 'data_out[11]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'pci_ad_reg_in[10]' is connected directly to output port 'address_out[10]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'pci_ad_reg_in[10]' is connected directly to output port 'data_out[10]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'pci_ad_reg_in[9]' is connected directly to output port 'address_out[9]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'pci_ad_reg_in[9]' is connected directly to output port 'data_out[9]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'pci_ad_reg_in[8]' is connected directly to output port 'address_out[8]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'pci_ad_reg_in[8]' is connected directly to output port 'data_out[8]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'pci_ad_reg_in[7]' is connected directly to output port 'address_out[7]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'pci_ad_reg_in[7]' is connected directly to output port 'data_out[7]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'pci_ad_reg_in[6]' is connected directly to output port 'address_out[6]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'pci_ad_reg_in[6]' is connected directly to output port 'data_out[6]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'pci_ad_reg_in[5]' is connected directly to output port 'address_out[5]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'pci_ad_reg_in[5]' is connected directly to output port 'data_out[5]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'pci_ad_reg_in[4]' is connected directly to output port 'address_out[4]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'pci_ad_reg_in[4]' is connected directly to output port 'data_out[4]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'pci_ad_reg_in[3]' is connected directly to output port 'address_out[3]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'pci_ad_reg_in[3]' is connected directly to output port 'data_out[3]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'pci_ad_reg_in[2]' is connected directly to output port 'address_out[2]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'pci_ad_reg_in[2]' is connected directly to output port 'data_out[2]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'pci_ad_reg_in[1]' is connected directly to output port 'address_out[1]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'pci_ad_reg_in[1]' is connected directly to output port 'data_out[1]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'pci_ad_reg_in[0]' is connected directly to output port 'address_out[0]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'pci_ad_reg_in[0]' is connected directly to output port 'data_out[0]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'pci_cbe_reg_in[3]' is connected directly to output port 'bc_out[3]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'pci_cbe_reg_in[3]' is connected directly to output port 'be_out[3]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'pci_cbe_reg_in[2]' is connected directly to output port 'bc_out[2]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'pci_cbe_reg_in[2]' is connected directly to output port 'be_out[2]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'pci_cbe_reg_in[1]' is connected directly to output port 'bc_out[1]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'pci_cbe_reg_in[1]' is connected directly to output port 'be_out[1]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'pci_cbe_reg_in[0]' is connected directly to output port 'bc_out[0]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'pci_cbe_reg_in[0]' is connected directly to output port 'be_out[0]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'pci_cbe_in[3]' is connected directly to output port 'next_be_out[3]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'pci_cbe_in[2]' is connected directly to output port 'next_be_out[2]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'pci_cbe_in[1]' is connected directly to output port 'next_be_out[1]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'pci_cbe_in[0]' is connected directly to output port 'next_be_out[0]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'bckp_devsel_in' is connected directly to output port 'bckp_devsel_out'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'bckp_trdy_in' is connected directly to output port 'bckp_trdy_out'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'bckp_stop_in' is connected directly to output port 'bckp_stop_out'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'data_in[31]' is connected directly to output port 'pci_ad_out[31]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'data_in[30]' is connected directly to output port 'pci_ad_out[30]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'data_in[29]' is connected directly to output port 'pci_ad_out[29]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'data_in[28]' is connected directly to output port 'pci_ad_out[28]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'data_in[27]' is connected directly to output port 'pci_ad_out[27]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'data_in[26]' is connected directly to output port 'pci_ad_out[26]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'data_in[25]' is connected directly to output port 'pci_ad_out[25]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'data_in[24]' is connected directly to output port 'pci_ad_out[24]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'data_in[23]' is connected directly to output port 'pci_ad_out[23]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'data_in[22]' is connected directly to output port 'pci_ad_out[22]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'data_in[21]' is connected directly to output port 'pci_ad_out[21]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'data_in[20]' is connected directly to output port 'pci_ad_out[20]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'data_in[19]' is connected directly to output port 'pci_ad_out[19]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'data_in[18]' is connected directly to output port 'pci_ad_out[18]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'data_in[17]' is connected directly to output port 'pci_ad_out[17]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'data_in[16]' is connected directly to output port 'pci_ad_out[16]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'data_in[15]' is connected directly to output port 'pci_ad_out[15]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'data_in[14]' is connected directly to output port 'pci_ad_out[14]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'data_in[13]' is connected directly to output port 'pci_ad_out[13]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'data_in[12]' is connected directly to output port 'pci_ad_out[12]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'data_in[11]' is connected directly to output port 'pci_ad_out[11]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'data_in[10]' is connected directly to output port 'pci_ad_out[10]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'data_in[9]' is connected directly to output port 'pci_ad_out[9]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'data_in[8]' is connected directly to output port 'pci_ad_out[8]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'data_in[7]' is connected directly to output port 'pci_ad_out[7]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'data_in[6]' is connected directly to output port 'pci_ad_out[6]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'data_in[5]' is connected directly to output port 'pci_ad_out[5]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'data_in[4]' is connected directly to output port 'pci_ad_out[4]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'data_in[3]' is connected directly to output port 'pci_ad_out[3]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'data_in[2]' is connected directly to output port 'pci_ad_out[2]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'data_in[1]' is connected directly to output port 'pci_ad_out[1]'. (LINT-29)
Warning: In design 'pci_target32_sm', input port 'data_in[0]' is connected directly to output port 'pci_ad_out[0]'. (LINT-29)
Warning: In design 'pci_wbr_fifo_control_ADDR_LENGTH4', input port 'renable_in' is connected directly to output port 'rallow_out'. (LINT-29)
Warning: In design 'pci_wbr_fifo_control_ADDR_LENGTH4', input port 'wenable_in' is connected directly to output port 'wallow_out'. (LINT-29)
Warning: In design 'pci_wb_decoder_decode_len1', input port 'addr_in[31]' is connected directly to output port 'addr_out[31]'. (LINT-29)
Warning: In design 'pci_wb_decoder_decode_len1', input port 'addr_in[30]' is connected directly to output port 'addr_out[30]'. (LINT-29)
Warning: In design 'pci_wb_decoder_decode_len1', input port 'addr_in[29]' is connected directly to output port 'addr_out[29]'. (LINT-29)
Warning: In design 'pci_wb_decoder_decode_len1', input port 'addr_in[28]' is connected directly to output port 'addr_out[28]'. (LINT-29)
Warning: In design 'pci_wb_decoder_decode_len1', input port 'addr_in[27]' is connected directly to output port 'addr_out[27]'. (LINT-29)
Warning: In design 'pci_wb_decoder_decode_len1', input port 'addr_in[26]' is connected directly to output port 'addr_out[26]'. (LINT-29)
Warning: In design 'pci_wb_decoder_decode_len1', input port 'addr_in[25]' is connected directly to output port 'addr_out[25]'. (LINT-29)
Warning: In design 'pci_wb_decoder_decode_len1', input port 'addr_in[24]' is connected directly to output port 'addr_out[24]'. (LINT-29)
Warning: In design 'pci_wb_decoder_decode_len1', input port 'addr_in[23]' is connected directly to output port 'addr_out[23]'. (LINT-29)
Warning: In design 'pci_wb_decoder_decode_len1', input port 'addr_in[22]' is connected directly to output port 'addr_out[22]'. (LINT-29)
Warning: In design 'pci_wb_decoder_decode_len1', input port 'addr_in[21]' is connected directly to output port 'addr_out[21]'. (LINT-29)
Warning: In design 'pci_wb_decoder_decode_len1', input port 'addr_in[20]' is connected directly to output port 'addr_out[20]'. (LINT-29)
Warning: In design 'pci_wb_decoder_decode_len1', input port 'addr_in[19]' is connected directly to output port 'addr_out[19]'. (LINT-29)
Warning: In design 'pci_wb_decoder_decode_len1', input port 'addr_in[18]' is connected directly to output port 'addr_out[18]'. (LINT-29)
Warning: In design 'pci_wb_decoder_decode_len1', input port 'addr_in[17]' is connected directly to output port 'addr_out[17]'. (LINT-29)
Warning: In design 'pci_wb_decoder_decode_len1', input port 'addr_in[16]' is connected directly to output port 'addr_out[16]'. (LINT-29)
Warning: In design 'pci_wb_decoder_decode_len1', input port 'addr_in[15]' is connected directly to output port 'addr_out[15]'. (LINT-29)
Warning: In design 'pci_wb_decoder_decode_len1', input port 'addr_in[14]' is connected directly to output port 'addr_out[14]'. (LINT-29)
Warning: In design 'pci_wb_decoder_decode_len1', input port 'addr_in[13]' is connected directly to output port 'addr_out[13]'. (LINT-29)
Warning: In design 'pci_wb_decoder_decode_len1', input port 'addr_in[12]' is connected directly to output port 'addr_out[12]'. (LINT-29)
Warning: In design 'pci_wb_decoder_decode_len1', input port 'addr_in[11]' is connected directly to output port 'addr_out[11]'. (LINT-29)
Warning: In design 'pci_wb_decoder_decode_len1', input port 'addr_in[10]' is connected directly to output port 'addr_out[10]'. (LINT-29)
Warning: In design 'pci_wb_decoder_decode_len1', input port 'addr_in[9]' is connected directly to output port 'addr_out[9]'. (LINT-29)
Warning: In design 'pci_wb_decoder_decode_len1', input port 'addr_in[8]' is connected directly to output port 'addr_out[8]'. (LINT-29)
Warning: In design 'pci_wb_decoder_decode_len1', input port 'addr_in[7]' is connected directly to output port 'addr_out[7]'. (LINT-29)
Warning: In design 'pci_wb_decoder_decode_len1', input port 'addr_in[6]' is connected directly to output port 'addr_out[6]'. (LINT-29)
Warning: In design 'pci_wb_decoder_decode_len1', input port 'addr_in[5]' is connected directly to output port 'addr_out[5]'. (LINT-29)
Warning: In design 'pci_wb_decoder_decode_len1', input port 'addr_in[4]' is connected directly to output port 'addr_out[4]'. (LINT-29)
Warning: In design 'pci_wb_decoder_decode_len1', input port 'addr_in[3]' is connected directly to output port 'addr_out[3]'. (LINT-29)
Warning: In design 'pci_wb_decoder_decode_len1', input port 'addr_in[2]' is connected directly to output port 'addr_out[2]'. (LINT-29)
Warning: In design 'pci_wb_decoder_decode_len1', input port 'addr_in[1]' is connected directly to output port 'addr_out[1]'. (LINT-29)
Warning: In design 'pci_wb_decoder_decode_len1', input port 'addr_in[0]' is connected directly to output port 'addr_out[0]'. (LINT-29)
Warning: In design 'pci_pci_decoder_decode_len20', input port 'addr_in[31]' is connected directly to output port 'addr_out[31]'. (LINT-29)
Warning: In design 'pci_pci_decoder_decode_len20', input port 'addr_in[30]' is connected directly to output port 'addr_out[30]'. (LINT-29)
Warning: In design 'pci_pci_decoder_decode_len20', input port 'addr_in[29]' is connected directly to output port 'addr_out[29]'. (LINT-29)
Warning: In design 'pci_pci_decoder_decode_len20', input port 'addr_in[28]' is connected directly to output port 'addr_out[28]'. (LINT-29)
Warning: In design 'pci_pci_decoder_decode_len20', input port 'addr_in[27]' is connected directly to output port 'addr_out[27]'. (LINT-29)
Warning: In design 'pci_pci_decoder_decode_len20', input port 'addr_in[26]' is connected directly to output port 'addr_out[26]'. (LINT-29)
Warning: In design 'pci_pci_decoder_decode_len20', input port 'addr_in[25]' is connected directly to output port 'addr_out[25]'. (LINT-29)
Warning: In design 'pci_pci_decoder_decode_len20', input port 'addr_in[24]' is connected directly to output port 'addr_out[24]'. (LINT-29)
Warning: In design 'pci_pci_decoder_decode_len20', input port 'addr_in[23]' is connected directly to output port 'addr_out[23]'. (LINT-29)
Warning: In design 'pci_pci_decoder_decode_len20', input port 'addr_in[22]' is connected directly to output port 'addr_out[22]'. (LINT-29)
Warning: In design 'pci_pci_decoder_decode_len20', input port 'addr_in[21]' is connected directly to output port 'addr_out[21]'. (LINT-29)
Warning: In design 'pci_pci_decoder_decode_len20', input port 'addr_in[20]' is connected directly to output port 'addr_out[20]'. (LINT-29)
Warning: In design 'pci_pci_decoder_decode_len20', input port 'addr_in[19]' is connected directly to output port 'addr_out[19]'. (LINT-29)
Warning: In design 'pci_pci_decoder_decode_len20', input port 'addr_in[18]' is connected directly to output port 'addr_out[18]'. (LINT-29)
Warning: In design 'pci_pci_decoder_decode_len20', input port 'addr_in[17]' is connected directly to output port 'addr_out[17]'. (LINT-29)
Warning: In design 'pci_pci_decoder_decode_len20', input port 'addr_in[16]' is connected directly to output port 'addr_out[16]'. (LINT-29)
Warning: In design 'pci_pci_decoder_decode_len20', input port 'addr_in[15]' is connected directly to output port 'addr_out[15]'. (LINT-29)
Warning: In design 'pci_pci_decoder_decode_len20', input port 'addr_in[14]' is connected directly to output port 'addr_out[14]'. (LINT-29)
Warning: In design 'pci_pci_decoder_decode_len20', input port 'addr_in[13]' is connected directly to output port 'addr_out[13]'. (LINT-29)
Warning: In design 'pci_pci_decoder_decode_len20', input port 'addr_in[12]' is connected directly to output port 'addr_out[12]'. (LINT-29)
Warning: In design 'pci_pci_decoder_decode_len20', input port 'addr_in[11]' is connected directly to output port 'addr_out[11]'. (LINT-29)
Warning: In design 'pci_pci_decoder_decode_len20', input port 'addr_in[10]' is connected directly to output port 'addr_out[10]'. (LINT-29)
Warning: In design 'pci_pci_decoder_decode_len20', input port 'addr_in[9]' is connected directly to output port 'addr_out[9]'. (LINT-29)
Warning: In design 'pci_pci_decoder_decode_len20', input port 'addr_in[8]' is connected directly to output port 'addr_out[8]'. (LINT-29)
Warning: In design 'pci_pci_decoder_decode_len20', input port 'addr_in[7]' is connected directly to output port 'addr_out[7]'. (LINT-29)
Warning: In design 'pci_pci_decoder_decode_len20', input port 'addr_in[6]' is connected directly to output port 'addr_out[6]'. (LINT-29)
Warning: In design 'pci_pci_decoder_decode_len20', input port 'addr_in[5]' is connected directly to output port 'addr_out[5]'. (LINT-29)
Warning: In design 'pci_pci_decoder_decode_len20', input port 'addr_in[4]' is connected directly to output port 'addr_out[4]'. (LINT-29)
Warning: In design 'pci_pci_decoder_decode_len20', input port 'addr_in[3]' is connected directly to output port 'addr_out[3]'. (LINT-29)
Warning: In design 'pci_pci_decoder_decode_len20', input port 'addr_in[2]' is connected directly to output port 'addr_out[2]'. (LINT-29)
Warning: In design 'pci_pci_decoder_decode_len20', input port 'addr_in[1]' is connected directly to output port 'addr_out[1]'. (LINT-29)
Warning: In design 'pci_pci_decoder_decode_len20', input port 'addr_in[0]' is connected directly to output port 'addr_out[0]'. (LINT-29)
Warning: In design 'pci_pci_decoder_decode_len24', input port 'addr_in[31]' is connected directly to output port 'addr_out[31]'. (LINT-29)
Warning: In design 'pci_pci_decoder_decode_len24', input port 'addr_in[30]' is connected directly to output port 'addr_out[30]'. (LINT-29)
Warning: In design 'pci_pci_decoder_decode_len24', input port 'addr_in[29]' is connected directly to output port 'addr_out[29]'. (LINT-29)
Warning: In design 'pci_pci_decoder_decode_len24', input port 'addr_in[28]' is connected directly to output port 'addr_out[28]'. (LINT-29)
Warning: In design 'pci_pci_decoder_decode_len24', input port 'addr_in[27]' is connected directly to output port 'addr_out[27]'. (LINT-29)
Warning: In design 'pci_pci_decoder_decode_len24', input port 'addr_in[26]' is connected directly to output port 'addr_out[26]'. (LINT-29)
Warning: In design 'pci_pci_decoder_decode_len24', input port 'addr_in[25]' is connected directly to output port 'addr_out[25]'. (LINT-29)
Warning: In design 'pci_pci_decoder_decode_len24', input port 'addr_in[24]' is connected directly to output port 'addr_out[24]'. (LINT-29)
Warning: In design 'pci_pci_decoder_decode_len24', input port 'addr_in[23]' is connected directly to output port 'addr_out[23]'. (LINT-29)
Warning: In design 'pci_pci_decoder_decode_len24', input port 'addr_in[22]' is connected directly to output port 'addr_out[22]'. (LINT-29)
Warning: In design 'pci_pci_decoder_decode_len24', input port 'addr_in[21]' is connected directly to output port 'addr_out[21]'. (LINT-29)
Warning: In design 'pci_pci_decoder_decode_len24', input port 'addr_in[20]' is connected directly to output port 'addr_out[20]'. (LINT-29)
Warning: In design 'pci_pci_decoder_decode_len24', input port 'addr_in[19]' is connected directly to output port 'addr_out[19]'. (LINT-29)
Warning: In design 'pci_pci_decoder_decode_len24', input port 'addr_in[18]' is connected directly to output port 'addr_out[18]'. (LINT-29)
Warning: In design 'pci_pci_decoder_decode_len24', input port 'addr_in[17]' is connected directly to output port 'addr_out[17]'. (LINT-29)
Warning: In design 'pci_pci_decoder_decode_len24', input port 'addr_in[16]' is connected directly to output port 'addr_out[16]'. (LINT-29)
Warning: In design 'pci_pci_decoder_decode_len24', input port 'addr_in[15]' is connected directly to output port 'addr_out[15]'. (LINT-29)
Warning: In design 'pci_pci_decoder_decode_len24', input port 'addr_in[14]' is connected directly to output port 'addr_out[14]'. (LINT-29)
Warning: In design 'pci_pci_decoder_decode_len24', input port 'addr_in[13]' is connected directly to output port 'addr_out[13]'. (LINT-29)
Warning: In design 'pci_pci_decoder_decode_len24', input port 'addr_in[12]' is connected directly to output port 'addr_out[12]'. (LINT-29)
Warning: In design 'pci_pci_decoder_decode_len24', input port 'addr_in[11]' is connected directly to output port 'addr_out[11]'. (LINT-29)
Warning: In design 'pci_pci_decoder_decode_len24', input port 'addr_in[10]' is connected directly to output port 'addr_out[10]'. (LINT-29)
Warning: In design 'pci_pci_decoder_decode_len24', input port 'addr_in[9]' is connected directly to output port 'addr_out[9]'. (LINT-29)
Warning: In design 'pci_pci_decoder_decode_len24', input port 'addr_in[8]' is connected directly to output port 'addr_out[8]'. (LINT-29)
Warning: In design 'pci_pci_decoder_decode_len24', input port 'addr_in[7]' is connected directly to output port 'addr_out[7]'. (LINT-29)
Warning: In design 'pci_pci_decoder_decode_len24', input port 'addr_in[6]' is connected directly to output port 'addr_out[6]'. (LINT-29)
Warning: In design 'pci_pci_decoder_decode_len24', input port 'addr_in[5]' is connected directly to output port 'addr_out[5]'. (LINT-29)
Warning: In design 'pci_pci_decoder_decode_len24', input port 'addr_in[4]' is connected directly to output port 'addr_out[4]'. (LINT-29)
Warning: In design 'pci_pci_decoder_decode_len24', input port 'addr_in[3]' is connected directly to output port 'addr_out[3]'. (LINT-29)
Warning: In design 'pci_pci_decoder_decode_len24', input port 'addr_in[2]' is connected directly to output port 'addr_out[2]'. (LINT-29)
Warning: In design 'pci_pci_decoder_decode_len24', input port 'addr_in[1]' is connected directly to output port 'addr_out[1]'. (LINT-29)
Warning: In design 'pci_pci_decoder_decode_len24', input port 'addr_in[0]' is connected directly to output port 'addr_out[0]'. (LINT-29)
Warning: In design 'pci_rst_int', output port 'pci_rstn_out' is connected directly to output port 'int_o'. (LINT-31)
Warning: In design 'pci_rst_int', output port 'pci_rstn_out' is connected directly to output port 'pci_intan_out'. (LINT-31)
Warning: In design 'pci_target_unit', output port 'pciu_wbm_adr_o[31]' is connected directly to output port 'pciu_err_addr_out[31]'. (LINT-31)
Warning: In design 'pci_target_unit', output port 'pciu_wbm_adr_o[30]' is connected directly to output port 'pciu_err_addr_out[30]'. (LINT-31)
Warning: In design 'pci_target_unit', output port 'pciu_wbm_adr_o[29]' is connected directly to output port 'pciu_err_addr_out[29]'. (LINT-31)
Warning: In design 'pci_target_unit', output port 'pciu_wbm_adr_o[28]' is connected directly to output port 'pciu_err_addr_out[28]'. (LINT-31)
Warning: In design 'pci_target_unit', output port 'pciu_wbm_adr_o[27]' is connected directly to output port 'pciu_err_addr_out[27]'. (LINT-31)
Warning: In design 'pci_target_unit', output port 'pciu_wbm_adr_o[26]' is connected directly to output port 'pciu_err_addr_out[26]'. (LINT-31)
Warning: In design 'pci_target_unit', output port 'pciu_wbm_adr_o[25]' is connected directly to output port 'pciu_err_addr_out[25]'. (LINT-31)
Warning: In design 'pci_target_unit', output port 'pciu_wbm_adr_o[24]' is connected directly to output port 'pciu_err_addr_out[24]'. (LINT-31)
Warning: In design 'pci_target_unit', output port 'pciu_wbm_adr_o[23]' is connected directly to output port 'pciu_err_addr_out[23]'. (LINT-31)
Warning: In design 'pci_target_unit', output port 'pciu_wbm_adr_o[22]' is connected directly to output port 'pciu_err_addr_out[22]'. (LINT-31)
Warning: In design 'pci_target_unit', output port 'pciu_wbm_adr_o[21]' is connected directly to output port 'pciu_err_addr_out[21]'. (LINT-31)
Warning: In design 'pci_target_unit', output port 'pciu_wbm_adr_o[20]' is connected directly to output port 'pciu_err_addr_out[20]'. (LINT-31)
Warning: In design 'pci_target_unit', output port 'pciu_wbm_adr_o[19]' is connected directly to output port 'pciu_err_addr_out[19]'. (LINT-31)
Warning: In design 'pci_target_unit', output port 'pciu_wbm_adr_o[18]' is connected directly to output port 'pciu_err_addr_out[18]'. (LINT-31)
Warning: In design 'pci_target_unit', output port 'pciu_wbm_adr_o[17]' is connected directly to output port 'pciu_err_addr_out[17]'. (LINT-31)
Warning: In design 'pci_target_unit', output port 'pciu_wbm_adr_o[16]' is connected directly to output port 'pciu_err_addr_out[16]'. (LINT-31)
Warning: In design 'pci_target_unit', output port 'pciu_wbm_adr_o[15]' is connected directly to output port 'pciu_err_addr_out[15]'. (LINT-31)
Warning: In design 'pci_target_unit', output port 'pciu_wbm_adr_o[14]' is connected directly to output port 'pciu_err_addr_out[14]'. (LINT-31)
Warning: In design 'pci_target_unit', output port 'pciu_wbm_adr_o[13]' is connected directly to output port 'pciu_err_addr_out[13]'. (LINT-31)
Warning: In design 'pci_target_unit', output port 'pciu_wbm_adr_o[12]' is connected directly to output port 'pciu_err_addr_out[12]'. (LINT-31)
Warning: In design 'pci_target_unit', output port 'pciu_wbm_adr_o[11]' is connected directly to output port 'pciu_err_addr_out[11]'. (LINT-31)
Warning: In design 'pci_target_unit', output port 'pciu_wbm_adr_o[10]' is connected directly to output port 'pciu_err_addr_out[10]'. (LINT-31)
Warning: In design 'pci_target_unit', output port 'pciu_wbm_adr_o[9]' is connected directly to output port 'pciu_err_addr_out[9]'. (LINT-31)
Warning: In design 'pci_target_unit', output port 'pciu_wbm_adr_o[8]' is connected directly to output port 'pciu_err_addr_out[8]'. (LINT-31)
Warning: In design 'pci_target_unit', output port 'pciu_wbm_adr_o[7]' is connected directly to output port 'pciu_err_addr_out[7]'. (LINT-31)
Warning: In design 'pci_target_unit', output port 'pciu_wbm_adr_o[6]' is connected directly to output port 'pciu_err_addr_out[6]'. (LINT-31)
Warning: In design 'pci_target_unit', output port 'pciu_wbm_adr_o[5]' is connected directly to output port 'pciu_err_addr_out[5]'. (LINT-31)
Warning: In design 'pci_target_unit', output port 'pciu_wbm_adr_o[4]' is connected directly to output port 'pciu_err_addr_out[4]'. (LINT-31)
Warning: In design 'pci_target_unit', output port 'pciu_wbm_adr_o[3]' is connected directly to output port 'pciu_err_addr_out[3]'. (LINT-31)
Warning: In design 'pci_target_unit', output port 'pciu_wbm_adr_o[2]' is connected directly to output port 'pciu_err_addr_out[2]'. (LINT-31)
Warning: In design 'pci_target_unit', output port 'pciu_wbm_adr_o[1]' is connected directly to output port 'pciu_err_addr_out[1]'. (LINT-31)
Warning: In design 'pci_target_unit', output port 'pciu_wbm_adr_o[0]' is connected directly to output port 'pciu_err_addr_out[0]'. (LINT-31)
Warning: In design 'pci_target_unit', output port 'pciu_wbm_dat_o[31]' is connected directly to output port 'pciu_err_data_out[31]'. (LINT-31)
Warning: In design 'pci_target_unit', output port 'pciu_wbm_dat_o[30]' is connected directly to output port 'pciu_err_data_out[30]'. (LINT-31)
Warning: In design 'pci_target_unit', output port 'pciu_wbm_dat_o[29]' is connected directly to output port 'pciu_err_data_out[29]'. (LINT-31)
Warning: In design 'pci_target_unit', output port 'pciu_wbm_dat_o[28]' is connected directly to output port 'pciu_err_data_out[28]'. (LINT-31)
Warning: In design 'pci_target_unit', output port 'pciu_wbm_dat_o[27]' is connected directly to output port 'pciu_err_data_out[27]'. (LINT-31)
Warning: In design 'pci_target_unit', output port 'pciu_wbm_dat_o[26]' is connected directly to output port 'pciu_err_data_out[26]'. (LINT-31)
Warning: In design 'pci_target_unit', output port 'pciu_wbm_dat_o[25]' is connected directly to output port 'pciu_err_data_out[25]'. (LINT-31)
Warning: In design 'pci_target_unit', output port 'pciu_wbm_dat_o[24]' is connected directly to output port 'pciu_err_data_out[24]'. (LINT-31)
Warning: In design 'pci_target_unit', output port 'pciu_wbm_dat_o[23]' is connected directly to output port 'pciu_err_data_out[23]'. (LINT-31)
Warning: In design 'pci_target_unit', output port 'pciu_wbm_dat_o[22]' is connected directly to output port 'pciu_err_data_out[22]'. (LINT-31)
Warning: In design 'pci_target_unit', output port 'pciu_wbm_dat_o[21]' is connected directly to output port 'pciu_err_data_out[21]'. (LINT-31)
Warning: In design 'pci_target_unit', output port 'pciu_wbm_dat_o[20]' is connected directly to output port 'pciu_err_data_out[20]'. (LINT-31)
Warning: In design 'pci_target_unit', output port 'pciu_wbm_dat_o[19]' is connected directly to output port 'pciu_err_data_out[19]'. (LINT-31)
Warning: In design 'pci_target_unit', output port 'pciu_wbm_dat_o[18]' is connected directly to output port 'pciu_err_data_out[18]'. (LINT-31)
Warning: In design 'pci_target_unit', output port 'pciu_wbm_dat_o[17]' is connected directly to output port 'pciu_err_data_out[17]'. (LINT-31)
Warning: In design 'pci_target_unit', output port 'pciu_wbm_dat_o[16]' is connected directly to output port 'pciu_err_data_out[16]'. (LINT-31)
Warning: In design 'pci_target_unit', output port 'pciu_wbm_dat_o[15]' is connected directly to output port 'pciu_err_data_out[15]'. (LINT-31)
Warning: In design 'pci_target_unit', output port 'pciu_wbm_dat_o[14]' is connected directly to output port 'pciu_err_data_out[14]'. (LINT-31)
Warning: In design 'pci_target_unit', output port 'pciu_wbm_dat_o[13]' is connected directly to output port 'pciu_err_data_out[13]'. (LINT-31)
Warning: In design 'pci_target_unit', output port 'pciu_wbm_dat_o[12]' is connected directly to output port 'pciu_err_data_out[12]'. (LINT-31)
Warning: In design 'pci_target_unit', output port 'pciu_wbm_dat_o[11]' is connected directly to output port 'pciu_err_data_out[11]'. (LINT-31)
Warning: In design 'pci_target_unit', output port 'pciu_wbm_dat_o[10]' is connected directly to output port 'pciu_err_data_out[10]'. (LINT-31)
Warning: In design 'pci_target_unit', output port 'pciu_wbm_dat_o[9]' is connected directly to output port 'pciu_err_data_out[9]'. (LINT-31)
Warning: In design 'pci_target_unit', output port 'pciu_wbm_dat_o[8]' is connected directly to output port 'pciu_err_data_out[8]'. (LINT-31)
Warning: In design 'pci_target_unit', output port 'pciu_wbm_dat_o[7]' is connected directly to output port 'pciu_err_data_out[7]'. (LINT-31)
Warning: In design 'pci_target_unit', output port 'pciu_wbm_dat_o[6]' is connected directly to output port 'pciu_err_data_out[6]'. (LINT-31)
Warning: In design 'pci_target_unit', output port 'pciu_wbm_dat_o[5]' is connected directly to output port 'pciu_err_data_out[5]'. (LINT-31)
Warning: In design 'pci_target_unit', output port 'pciu_wbm_dat_o[4]' is connected directly to output port 'pciu_err_data_out[4]'. (LINT-31)
Warning: In design 'pci_target_unit', output port 'pciu_wbm_dat_o[3]' is connected directly to output port 'pciu_err_data_out[3]'. (LINT-31)
Warning: In design 'pci_target_unit', output port 'pciu_wbm_dat_o[2]' is connected directly to output port 'pciu_err_data_out[2]'. (LINT-31)
Warning: In design 'pci_target_unit', output port 'pciu_wbm_dat_o[1]' is connected directly to output port 'pciu_err_data_out[1]'. (LINT-31)
Warning: In design 'pci_target_unit', output port 'pciu_wbm_dat_o[0]' is connected directly to output port 'pciu_err_data_out[0]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'config_addr[0]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'config_addr[1]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'config_addr[2]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'config_addr[3]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'config_addr[4]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'config_addr[5]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'config_addr[6]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'config_addr[7]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'config_addr[8]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'config_addr[9]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'config_addr[10]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'config_addr[11]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'config_addr[12]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'config_addr[13]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'config_addr[14]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'config_addr[15]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'config_addr[16]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'config_addr[17]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'config_addr[18]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'config_addr[19]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'config_addr[20]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'config_addr[21]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'config_addr[22]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'config_addr[23]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'wb_img_ctrl5[0]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'wb_img_ctrl5[1]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'wb_img_ctrl5[2]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'wb_img_ctrl4[0]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'wb_img_ctrl4[1]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'wb_img_ctrl4[2]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'wb_img_ctrl3[0]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'wb_img_ctrl3[1]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'wb_img_ctrl3[2]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'wb_img_ctrl0[0]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'wb_img_ctrl0[1]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'wb_img_ctrl0[2]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'wb_tran_addr5[31]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'wb_tran_addr4[31]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'wb_tran_addr3[31]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'wb_tran_addr0[31]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'wb_addr_mask5[31]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'wb_addr_mask4[31]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'wb_addr_mask3[31]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'wb_memory_io5'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'wb_memory_io4'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'wb_memory_io3'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'wb_memory_io0'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'wb_base_addr5[31]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'wb_base_addr4[31]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'wb_base_addr3[31]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'wb_base_addr0[31]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_img_ctrl5[1]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_img_ctrl5[2]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_img_ctrl4[1]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_img_ctrl4[2]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_img_ctrl3[1]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_img_ctrl3[2]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_img_ctrl2[1]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_img_ctrl2[2]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_img_ctrl0[1]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_img_ctrl0[2]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr5[8]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr5[9]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr5[10]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr5[11]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr5[12]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr5[13]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr5[14]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr5[15]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr5[16]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr5[17]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr5[18]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr5[19]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr5[20]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr5[21]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr5[22]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr5[23]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr5[24]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr5[25]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr5[26]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr5[27]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr5[28]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr5[29]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr5[30]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr5[31]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr4[8]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr4[9]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr4[10]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr4[11]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr4[12]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr4[13]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr4[14]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr4[15]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr4[16]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr4[17]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr4[18]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr4[19]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr4[20]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr4[21]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr4[22]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr4[23]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr4[24]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr4[25]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr4[26]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr4[27]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr4[28]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr4[29]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr4[30]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr4[31]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr3[8]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr3[9]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr3[10]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr3[11]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr3[12]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr3[13]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr3[14]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr3[15]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr3[16]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr3[17]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr3[18]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr3[19]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr3[20]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr3[21]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr3[22]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr3[23]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr3[24]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr3[25]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr3[26]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr3[27]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr3[28]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr3[29]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr3[30]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr3[31]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr2[8]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr2[9]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr2[10]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr2[11]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr2[12]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr2[13]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr2[14]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr2[15]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr2[16]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr2[17]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr2[18]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr2[19]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr2[20]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr2[21]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr2[22]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr2[23]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr2[24]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr2[25]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr2[26]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr2[27]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr2[28]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr2[29]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr2[30]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr2[31]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr0[8]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr0[9]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr0[10]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr0[11]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr0[12]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr0[13]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr0[14]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr0[15]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr0[16]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr0[17]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr0[18]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr0[19]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr0[20]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr0[21]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr0[22]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr0[23]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr0[24]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr0[25]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr0[26]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr0[27]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr0[28]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr0[29]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr0[30]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_tran_addr0[31]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask5[8]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask5[9]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask5[10]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask5[11]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask5[12]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask5[13]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask5[14]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask5[15]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask5[16]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask5[17]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask5[18]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask5[19]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask5[20]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask5[21]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask5[22]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask5[23]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask5[24]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask5[25]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask5[26]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask5[27]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask5[28]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask5[29]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask5[30]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask5[31]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask4[8]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask4[9]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask4[10]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask4[11]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask4[12]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask4[13]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask4[14]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask4[15]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask4[16]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask4[17]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask4[18]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask4[19]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask4[20]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask4[21]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask4[22]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask4[23]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask4[24]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask4[25]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask4[26]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask4[27]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask4[28]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask4[29]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask4[30]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask4[31]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask3[8]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask3[9]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask3[10]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask3[11]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask3[12]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask3[13]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask3[14]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask3[15]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask3[16]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask3[17]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask3[18]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask3[19]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask3[20]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask3[21]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask3[22]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask3[23]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask3[24]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask3[25]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask3[26]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask3[27]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask3[28]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask3[29]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask3[30]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask3[31]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask2[8]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask2[9]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask2[10]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask2[11]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask2[12]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask2[13]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask2[14]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask2[15]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask2[16]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask2[17]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask2[18]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask2[19]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask2[20]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask2[21]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask2[22]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask2[23]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask2[24]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask2[25]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask2[26]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask2[27]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask2[28]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask2[29]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask2[30]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask2[31]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask0[8]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask0[9]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask0[10]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_addr_mask0[11]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_memory_io5'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_memory_io4'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_memory_io3'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_memory_io2'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_memory_io0'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr5[8]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr5[9]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr5[10]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr5[11]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr5[12]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr5[13]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr5[14]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr5[15]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr5[16]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr5[17]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr5[18]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr5[19]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr5[20]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr5[21]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr5[22]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr5[23]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr5[24]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr5[25]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr5[26]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr5[27]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr5[28]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr5[29]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr5[30]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr5[31]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr4[8]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr4[9]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr4[10]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr4[11]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr4[12]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr4[13]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr4[14]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr4[15]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr4[16]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr4[17]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr4[18]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr4[19]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr4[20]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr4[21]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr4[22]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr4[23]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr4[24]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr4[25]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr4[26]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr4[27]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr4[28]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr4[29]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr4[30]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr4[31]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr3[8]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr3[9]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr3[10]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr3[11]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr3[12]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr3[13]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr3[14]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr3[15]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr3[16]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr3[17]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr3[18]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr3[19]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr3[20]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr3[21]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr3[22]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr3[23]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr3[24]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr3[25]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr3[26]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr3[27]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr3[28]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr3[29]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr3[30]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr3[31]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr2[8]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr2[9]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr2[10]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr2[11]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr2[12]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr2[13]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr2[14]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr2[15]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr2[16]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr2[17]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr2[18]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr2[19]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr2[20]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr2[21]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr2[22]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr2[23]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr2[24]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr2[25]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr2[26]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr2[27]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr2[28]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr2[29]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr2[30]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'pci_base_addr2[31]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'cache_line_size_to_wb[0]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'cache_line_size_to_wb[1]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'cache_line_size_to_pci[0]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'cache_line_size_to_pci[1]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'r_conf_data_out[0]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'r_conf_data_out[1]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'r_conf_data_out[2]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'r_conf_data_out[3]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'r_conf_data_out[4]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'r_conf_data_out[5]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'r_conf_data_out[6]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'r_conf_data_out[7]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'r_conf_data_out[8]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'r_conf_data_out[9]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'r_conf_data_out[10]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'r_conf_data_out[11]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'r_conf_data_out[12]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'r_conf_data_out[13]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'r_conf_data_out[14]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'r_conf_data_out[15]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'r_conf_data_out[16]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'r_conf_data_out[17]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'r_conf_data_out[18]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'r_conf_data_out[19]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'r_conf_data_out[20]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'r_conf_data_out[21]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'r_conf_data_out[22]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'r_conf_data_out[23]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'r_conf_data_out[24]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'r_conf_data_out[25]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'r_conf_data_out[26]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'r_conf_data_out[27]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'r_conf_data_out[28]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'r_conf_data_out[29]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to output port 'r_conf_data_out[30]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'pci_memory_io1' is connected directly to output port 'wb_addr_mask0[31]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'pci_memory_io1' is connected directly to output port 'pci_addr_mask0[12]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'pci_memory_io1' is connected directly to output port 'pci_addr_mask0[13]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'pci_memory_io1' is connected directly to output port 'pci_addr_mask0[14]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'pci_memory_io1' is connected directly to output port 'pci_addr_mask0[15]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'pci_memory_io1' is connected directly to output port 'pci_addr_mask0[16]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'pci_memory_io1' is connected directly to output port 'pci_addr_mask0[17]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'pci_memory_io1' is connected directly to output port 'pci_addr_mask0[18]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'pci_memory_io1' is connected directly to output port 'pci_addr_mask0[19]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'pci_memory_io1' is connected directly to output port 'pci_addr_mask0[20]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'pci_memory_io1' is connected directly to output port 'pci_addr_mask0[21]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'pci_memory_io1' is connected directly to output port 'pci_addr_mask0[22]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'pci_memory_io1' is connected directly to output port 'pci_addr_mask0[23]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'pci_memory_io1' is connected directly to output port 'pci_addr_mask0[24]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'pci_memory_io1' is connected directly to output port 'pci_addr_mask0[25]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'pci_memory_io1' is connected directly to output port 'pci_addr_mask0[26]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'pci_memory_io1' is connected directly to output port 'pci_addr_mask0[27]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'pci_memory_io1' is connected directly to output port 'pci_addr_mask0[28]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'pci_memory_io1' is connected directly to output port 'pci_addr_mask0[29]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'pci_memory_io1' is connected directly to output port 'pci_addr_mask0[30]'. (LINT-31)
Warning: In design 'pci_conf_space', output port 'pci_memory_io1' is connected directly to output port 'pci_addr_mask0[31]'. (LINT-31)
Warning: In design 'pci_wb_slave', output port 'del_bc_out[0]' is connected directly to output port 'wbw_fifo_control_out[1]'. (LINT-31)
Warning: In design 'pci_wb_slave', output port 'del_bc_out[0]' is connected directly to output port 'wbw_fifo_control_out[2]'. (LINT-31)
Warning: In design 'pci_wb_slave', output port 'del_bc_out[0]' is connected directly to output port 'wb_conf_data_out[0]'. (LINT-31)
Warning: In design 'pci_wb_slave', output port 'del_bc_out[0]' is connected directly to output port 'wb_conf_data_out[1]'. (LINT-31)
Warning: In design 'pci_wb_slave', output port 'del_bc_out[0]' is connected directly to output port 'wb_conf_data_out[2]'. (LINT-31)
Warning: In design 'pci_wb_slave', output port 'del_bc_out[0]' is connected directly to output port 'wb_conf_data_out[3]'. (LINT-31)
Warning: In design 'pci_wb_slave', output port 'del_bc_out[0]' is connected directly to output port 'wb_conf_data_out[4]'. (LINT-31)
Warning: In design 'pci_wb_slave', output port 'del_bc_out[0]' is connected directly to output port 'wb_conf_data_out[5]'. (LINT-31)
Warning: In design 'pci_wb_slave', output port 'del_bc_out[0]' is connected directly to output port 'wb_conf_data_out[6]'. (LINT-31)
Warning: In design 'pci_wb_slave', output port 'del_bc_out[0]' is connected directly to output port 'wb_conf_data_out[7]'. (LINT-31)
Warning: In design 'pci_wb_slave', output port 'del_bc_out[0]' is connected directly to output port 'wb_conf_data_out[8]'. (LINT-31)
Warning: In design 'pci_wb_slave', output port 'del_bc_out[0]' is connected directly to output port 'wb_conf_data_out[9]'. (LINT-31)
Warning: In design 'pci_wb_slave', output port 'del_bc_out[0]' is connected directly to output port 'wb_conf_data_out[10]'. (LINT-31)
Warning: In design 'pci_wb_slave', output port 'del_bc_out[0]' is connected directly to output port 'wb_conf_data_out[11]'. (LINT-31)
Warning: In design 'pci_wb_slave', output port 'del_bc_out[0]' is connected directly to output port 'wb_conf_data_out[12]'. (LINT-31)
Warning: In design 'pci_wb_slave', output port 'del_bc_out[0]' is connected directly to output port 'wb_conf_data_out[13]'. (LINT-31)
Warning: In design 'pci_wb_slave', output port 'del_bc_out[0]' is connected directly to output port 'wb_conf_data_out[14]'. (LINT-31)
Warning: In design 'pci_wb_slave', output port 'del_bc_out[0]' is connected directly to output port 'wb_conf_data_out[15]'. (LINT-31)
Warning: In design 'pci_wb_slave', output port 'del_bc_out[0]' is connected directly to output port 'wb_conf_data_out[16]'. (LINT-31)
Warning: In design 'pci_wb_slave', output port 'del_bc_out[0]' is connected directly to output port 'wb_conf_data_out[17]'. (LINT-31)
Warning: In design 'pci_wb_slave', output port 'del_bc_out[0]' is connected directly to output port 'wb_conf_data_out[18]'. (LINT-31)
Warning: In design 'pci_wb_slave', output port 'del_bc_out[0]' is connected directly to output port 'wb_conf_data_out[19]'. (LINT-31)
Warning: In design 'pci_wb_slave', output port 'del_bc_out[0]' is connected directly to output port 'wb_conf_data_out[20]'. (LINT-31)
Warning: In design 'pci_wb_slave', output port 'del_bc_out[0]' is connected directly to output port 'wb_conf_data_out[21]'. (LINT-31)
Warning: In design 'pci_wb_slave', output port 'del_bc_out[0]' is connected directly to output port 'wb_conf_data_out[22]'. (LINT-31)
Warning: In design 'pci_wb_slave', output port 'del_bc_out[0]' is connected directly to output port 'wb_conf_data_out[23]'. (LINT-31)
Warning: In design 'pci_wb_slave', output port 'del_bc_out[0]' is connected directly to output port 'wb_conf_data_out[24]'. (LINT-31)
Warning: In design 'pci_wb_slave', output port 'del_bc_out[0]' is connected directly to output port 'wb_conf_data_out[25]'. (LINT-31)
Warning: In design 'pci_wb_slave', output port 'del_bc_out[0]' is connected directly to output port 'wb_conf_data_out[26]'. (LINT-31)
Warning: In design 'pci_wb_slave', output port 'del_bc_out[0]' is connected directly to output port 'wb_conf_data_out[27]'. (LINT-31)
Warning: In design 'pci_wb_slave', output port 'del_bc_out[0]' is connected directly to output port 'wb_conf_data_out[28]'. (LINT-31)
Warning: In design 'pci_wb_slave', output port 'del_bc_out[0]' is connected directly to output port 'wb_conf_data_out[29]'. (LINT-31)
Warning: In design 'pci_wb_slave', output port 'del_bc_out[0]' is connected directly to output port 'wb_conf_data_out[30]'. (LINT-31)
Warning: In design 'pci_wb_slave', output port 'del_bc_out[0]' is connected directly to output port 'wb_conf_data_out[31]'. (LINT-31)
Warning: In design 'pci_wb_slave', output port 'del_bc_out[0]' is connected directly to output port 'wb_conf_offset_out[0]'. (LINT-31)
Warning: In design 'pci_wb_slave', output port 'del_bc_out[0]' is connected directly to output port 'wb_conf_offset_out[1]'. (LINT-31)
Warning: In design 'pci_wb_slave', output port 'del_bc_out[0]' is connected directly to output port 'wb_conf_wenable_out'. (LINT-31)
Warning: In design 'pci_wb_addr_mux', output port 'hit_out[5]' is connected directly to output port 'hit_out[0]'. (LINT-31)
Warning: In design 'pci_wb_addr_mux', output port 'hit_out[5]' is connected directly to output port 'hit_out[3]'. (LINT-31)
Warning: In design 'pci_wb_addr_mux', output port 'hit_out[5]' is connected directly to output port 'hit_out[4]'. (LINT-31)
Warning: In design 'pci_master32_sm_if', output port 'address_out[31]' is connected directly to output port 'err_addr_out[31]'. (LINT-31)
Warning: In design 'pci_master32_sm_if', output port 'address_out[30]' is connected directly to output port 'err_addr_out[30]'. (LINT-31)
Warning: In design 'pci_master32_sm_if', output port 'address_out[29]' is connected directly to output port 'err_addr_out[29]'. (LINT-31)
Warning: In design 'pci_master32_sm_if', output port 'address_out[28]' is connected directly to output port 'err_addr_out[28]'. (LINT-31)
Warning: In design 'pci_master32_sm_if', output port 'address_out[27]' is connected directly to output port 'err_addr_out[27]'. (LINT-31)
Warning: In design 'pci_master32_sm_if', output port 'address_out[26]' is connected directly to output port 'err_addr_out[26]'. (LINT-31)
Warning: In design 'pci_master32_sm_if', output port 'address_out[25]' is connected directly to output port 'err_addr_out[25]'. (LINT-31)
Warning: In design 'pci_master32_sm_if', output port 'address_out[24]' is connected directly to output port 'err_addr_out[24]'. (LINT-31)
Warning: In design 'pci_master32_sm_if', output port 'address_out[23]' is connected directly to output port 'err_addr_out[23]'. (LINT-31)
Warning: In design 'pci_master32_sm_if', output port 'address_out[22]' is connected directly to output port 'err_addr_out[22]'. (LINT-31)
Warning: In design 'pci_master32_sm_if', output port 'address_out[21]' is connected directly to output port 'err_addr_out[21]'. (LINT-31)
Warning: In design 'pci_master32_sm_if', output port 'address_out[20]' is connected directly to output port 'err_addr_out[20]'. (LINT-31)
Warning: In design 'pci_master32_sm_if', output port 'address_out[19]' is connected directly to output port 'err_addr_out[19]'. (LINT-31)
Warning: In design 'pci_master32_sm_if', output port 'address_out[18]' is connected directly to output port 'err_addr_out[18]'. (LINT-31)
Warning: In design 'pci_master32_sm_if', output port 'address_out[17]' is connected directly to output port 'err_addr_out[17]'. (LINT-31)
Warning: In design 'pci_master32_sm_if', output port 'address_out[16]' is connected directly to output port 'err_addr_out[16]'. (LINT-31)
Warning: In design 'pci_master32_sm_if', output port 'address_out[15]' is connected directly to output port 'err_addr_out[15]'. (LINT-31)
Warning: In design 'pci_master32_sm_if', output port 'address_out[14]' is connected directly to output port 'err_addr_out[14]'. (LINT-31)
Warning: In design 'pci_master32_sm_if', output port 'address_out[13]' is connected directly to output port 'err_addr_out[13]'. (LINT-31)
Warning: In design 'pci_master32_sm_if', output port 'address_out[12]' is connected directly to output port 'err_addr_out[12]'. (LINT-31)
Warning: In design 'pci_master32_sm_if', output port 'address_out[11]' is connected directly to output port 'err_addr_out[11]'. (LINT-31)
Warning: In design 'pci_master32_sm_if', output port 'address_out[10]' is connected directly to output port 'err_addr_out[10]'. (LINT-31)
Warning: In design 'pci_master32_sm_if', output port 'address_out[9]' is connected directly to output port 'err_addr_out[9]'. (LINT-31)
Warning: In design 'pci_master32_sm_if', output port 'address_out[8]' is connected directly to output port 'err_addr_out[8]'. (LINT-31)
Warning: In design 'pci_master32_sm_if', output port 'address_out[7]' is connected directly to output port 'err_addr_out[7]'. (LINT-31)
Warning: In design 'pci_master32_sm_if', output port 'address_out[6]' is connected directly to output port 'err_addr_out[6]'. (LINT-31)
Warning: In design 'pci_master32_sm_if', output port 'address_out[5]' is connected directly to output port 'err_addr_out[5]'. (LINT-31)
Warning: In design 'pci_master32_sm_if', output port 'address_out[4]' is connected directly to output port 'err_addr_out[4]'. (LINT-31)
Warning: In design 'pci_master32_sm_if', output port 'address_out[3]' is connected directly to output port 'err_addr_out[3]'. (LINT-31)
Warning: In design 'pci_master32_sm_if', output port 'address_out[2]' is connected directly to output port 'err_addr_out[2]'. (LINT-31)
Warning: In design 'pci_master32_sm_if', output port 'address_out[1]' is connected directly to output port 'err_addr_out[1]'. (LINT-31)
Warning: In design 'pci_master32_sm_if', output port 'address_out[0]' is connected directly to output port 'err_addr_out[0]'. (LINT-31)
Warning: In design 'pci_master32_sm_if', output port 'bc_out[3]' is connected directly to output port 'err_bc_out[3]'. (LINT-31)
Warning: In design 'pci_master32_sm_if', output port 'bc_out[2]' is connected directly to output port 'err_bc_out[2]'. (LINT-31)
Warning: In design 'pci_master32_sm_if', output port 'bc_out[1]' is connected directly to output port 'err_bc_out[1]'. (LINT-31)
Warning: In design 'pci_master32_sm_if', output port 'bc_out[0]' is connected directly to output port 'err_bc_out[0]'. (LINT-31)
Warning: In design 'pci_master32_sm_if', output port 'wbr_fifo_control_out[3]' is connected directly to output port 'del_rty_exp_out'. (LINT-31)
Warning: In design 'pci_master32_sm_if', output port 'wbr_fifo_control_out[3]' is connected directly to output port 'err_rty_exp_out'. (LINT-31)
Warning: In design 'pci_master32_sm_if', output port 'wbr_fifo_control_out[3]' is connected directly to output port 'wbr_fifo_control_out[2]'. (LINT-31)
Warning: In design 'pci_master32_sm_if', output port 'err_source_out' is connected directly to output port 'mabort_received_out'. (LINT-31)
Warning: In design 'pci_wb_master', output port 'pcir_fifo_be_out[3]' is connected directly to output port 'pcir_fifo_be_out[0]'. (LINT-31)
Warning: In design 'pci_wb_master', output port 'pcir_fifo_be_out[3]' is connected directly to output port 'pcir_fifo_be_out[1]'. (LINT-31)
Warning: In design 'pci_wb_master', output port 'pcir_fifo_be_out[3]' is connected directly to output port 'pcir_fifo_be_out[2]'. (LINT-31)
Warning: In design 'pci_target32_interface', output port 'be_out[3]' is connected directly to output port 'conf_be_out[3]'. (LINT-31)
Warning: In design 'pci_target32_interface', output port 'be_out[2]' is connected directly to output port 'conf_be_out[2]'. (LINT-31)
Warning: In design 'pci_target32_interface', output port 'be_out[1]' is connected directly to output port 'conf_be_out[1]'. (LINT-31)
Warning: In design 'pci_target32_interface', output port 'be_out[0]' is connected directly to output port 'conf_be_out[0]'. (LINT-31)
Warning: In design 'pci_target32_interface', output port 'we_out' is connected directly to output port 'conf_re_out'. (LINT-31)
Warning: In design 'pci_target32_sm', output port 'pci_trdy_en_out' is connected directly to output port 'pci_devsel_en_out'. (LINT-31)
Warning: In design 'pci_target32_sm', output port 'pci_trdy_en_out' is connected directly to output port 'pci_stop_en_out'. (LINT-31)
Warning: In design 'pci_target32_sm', output port 'address_out[31]' is connected directly to output port 'data_out[31]'. (LINT-31)
Warning: In design 'pci_target32_sm', output port 'address_out[30]' is connected directly to output port 'data_out[30]'. (LINT-31)
Warning: In design 'pci_target32_sm', output port 'address_out[29]' is connected directly to output port 'data_out[29]'. (LINT-31)
Warning: In design 'pci_target32_sm', output port 'address_out[28]' is connected directly to output port 'data_out[28]'. (LINT-31)
Warning: In design 'pci_target32_sm', output port 'address_out[27]' is connected directly to output port 'data_out[27]'. (LINT-31)
Warning: In design 'pci_target32_sm', output port 'address_out[26]' is connected directly to output port 'data_out[26]'. (LINT-31)
Warning: In design 'pci_target32_sm', output port 'address_out[25]' is connected directly to output port 'data_out[25]'. (LINT-31)
Warning: In design 'pci_target32_sm', output port 'address_out[24]' is connected directly to output port 'data_out[24]'. (LINT-31)
Warning: In design 'pci_target32_sm', output port 'address_out[23]' is connected directly to output port 'data_out[23]'. (LINT-31)
Warning: In design 'pci_target32_sm', output port 'address_out[22]' is connected directly to output port 'data_out[22]'. (LINT-31)
Warning: In design 'pci_target32_sm', output port 'address_out[21]' is connected directly to output port 'data_out[21]'. (LINT-31)
Warning: In design 'pci_target32_sm', output port 'address_out[20]' is connected directly to output port 'data_out[20]'. (LINT-31)
Warning: In design 'pci_target32_sm', output port 'address_out[19]' is connected directly to output port 'data_out[19]'. (LINT-31)
Warning: In design 'pci_target32_sm', output port 'address_out[18]' is connected directly to output port 'data_out[18]'. (LINT-31)
Warning: In design 'pci_target32_sm', output port 'address_out[17]' is connected directly to output port 'data_out[17]'. (LINT-31)
Warning: In design 'pci_target32_sm', output port 'address_out[16]' is connected directly to output port 'data_out[16]'. (LINT-31)
Warning: In design 'pci_target32_sm', output port 'address_out[15]' is connected directly to output port 'data_out[15]'. (LINT-31)
Warning: In design 'pci_target32_sm', output port 'address_out[14]' is connected directly to output port 'data_out[14]'. (LINT-31)
Warning: In design 'pci_target32_sm', output port 'address_out[13]' is connected directly to output port 'data_out[13]'. (LINT-31)
Warning: In design 'pci_target32_sm', output port 'address_out[12]' is connected directly to output port 'data_out[12]'. (LINT-31)
Warning: In design 'pci_target32_sm', output port 'address_out[11]' is connected directly to output port 'data_out[11]'. (LINT-31)
Warning: In design 'pci_target32_sm', output port 'address_out[10]' is connected directly to output port 'data_out[10]'. (LINT-31)
Warning: In design 'pci_target32_sm', output port 'address_out[9]' is connected directly to output port 'data_out[9]'. (LINT-31)
Warning: In design 'pci_target32_sm', output port 'address_out[8]' is connected directly to output port 'data_out[8]'. (LINT-31)
Warning: In design 'pci_target32_sm', output port 'address_out[7]' is connected directly to output port 'data_out[7]'. (LINT-31)
Warning: In design 'pci_target32_sm', output port 'address_out[6]' is connected directly to output port 'data_out[6]'. (LINT-31)
Warning: In design 'pci_target32_sm', output port 'address_out[5]' is connected directly to output port 'data_out[5]'. (LINT-31)
Warning: In design 'pci_target32_sm', output port 'address_out[4]' is connected directly to output port 'data_out[4]'. (LINT-31)
Warning: In design 'pci_target32_sm', output port 'address_out[3]' is connected directly to output port 'data_out[3]'. (LINT-31)
Warning: In design 'pci_target32_sm', output port 'address_out[2]' is connected directly to output port 'data_out[2]'. (LINT-31)
Warning: In design 'pci_target32_sm', output port 'address_out[1]' is connected directly to output port 'data_out[1]'. (LINT-31)
Warning: In design 'pci_target32_sm', output port 'address_out[0]' is connected directly to output port 'data_out[0]'. (LINT-31)
Warning: In design 'pci_target32_sm', output port 'bc_out[3]' is connected directly to output port 'be_out[3]'. (LINT-31)
Warning: In design 'pci_target32_sm', output port 'bc_out[2]' is connected directly to output port 'be_out[2]'. (LINT-31)
Warning: In design 'pci_target32_sm', output port 'bc_out[1]' is connected directly to output port 'be_out[1]'. (LINT-31)
Warning: In design 'pci_target32_sm', output port 'bc_out[0]' is connected directly to output port 'be_out[0]'. (LINT-31)
Warning: In design 'pci_wb_tpram_aw4_dw40', output port 'do_a[39]' is connected directly to output port 'do_a[0]'. (LINT-31)
Warning: In design 'pci_wb_tpram_aw4_dw40', output port 'do_a[39]' is connected directly to output port 'do_a[1]'. (LINT-31)
Warning: In design 'pci_wb_tpram_aw4_dw40', output port 'do_a[39]' is connected directly to output port 'do_a[2]'. (LINT-31)
Warning: In design 'pci_wb_tpram_aw4_dw40', output port 'do_a[39]' is connected directly to output port 'do_a[3]'. (LINT-31)
Warning: In design 'pci_wb_tpram_aw4_dw40', output port 'do_a[39]' is connected directly to output port 'do_a[4]'. (LINT-31)
Warning: In design 'pci_wb_tpram_aw4_dw40', output port 'do_a[39]' is connected directly to output port 'do_a[5]'. (LINT-31)
Warning: In design 'pci_wb_tpram_aw4_dw40', output port 'do_a[39]' is connected directly to output port 'do_a[6]'. (LINT-31)
Warning: In design 'pci_wb_tpram_aw4_dw40', output port 'do_a[39]' is connected directly to output port 'do_a[7]'. (LINT-31)
Warning: In design 'pci_wb_tpram_aw4_dw40', output port 'do_a[39]' is connected directly to output port 'do_a[8]'. (LINT-31)
Warning: In design 'pci_wb_tpram_aw4_dw40', output port 'do_a[39]' is connected directly to output port 'do_a[9]'. (LINT-31)
Warning: In design 'pci_wb_tpram_aw4_dw40', output port 'do_a[39]' is connected directly to output port 'do_a[10]'. (LINT-31)
Warning: In design 'pci_wb_tpram_aw4_dw40', output port 'do_a[39]' is connected directly to output port 'do_a[11]'. (LINT-31)
Warning: In design 'pci_wb_tpram_aw4_dw40', output port 'do_a[39]' is connected directly to output port 'do_a[12]'. (LINT-31)
Warning: In design 'pci_wb_tpram_aw4_dw40', output port 'do_a[39]' is connected directly to output port 'do_a[13]'. (LINT-31)
Warning: In design 'pci_wb_tpram_aw4_dw40', output port 'do_a[39]' is connected directly to output port 'do_a[14]'. (LINT-31)
Warning: In design 'pci_wb_tpram_aw4_dw40', output port 'do_a[39]' is connected directly to output port 'do_a[15]'. (LINT-31)
Warning: In design 'pci_wb_tpram_aw4_dw40', output port 'do_a[39]' is connected directly to output port 'do_a[16]'. (LINT-31)
Warning: In design 'pci_wb_tpram_aw4_dw40', output port 'do_a[39]' is connected directly to output port 'do_a[17]'. (LINT-31)
Warning: In design 'pci_wb_tpram_aw4_dw40', output port 'do_a[39]' is connected directly to output port 'do_a[18]'. (LINT-31)
Warning: In design 'pci_wb_tpram_aw4_dw40', output port 'do_a[39]' is connected directly to output port 'do_a[19]'. (LINT-31)
Warning: In design 'pci_wb_tpram_aw4_dw40', output port 'do_a[39]' is connected directly to output port 'do_a[20]'. (LINT-31)
Warning: In design 'pci_wb_tpram_aw4_dw40', output port 'do_a[39]' is connected directly to output port 'do_a[21]'. (LINT-31)
Warning: In design 'pci_wb_tpram_aw4_dw40', output port 'do_a[39]' is connected directly to output port 'do_a[22]'. (LINT-31)
Warning: In design 'pci_wb_tpram_aw4_dw40', output port 'do_a[39]' is connected directly to output port 'do_a[23]'. (LINT-31)
Warning: In design 'pci_wb_tpram_aw4_dw40', output port 'do_a[39]' is connected directly to output port 'do_a[24]'. (LINT-31)
Warning: In design 'pci_wb_tpram_aw4_dw40', output port 'do_a[39]' is connected directly to output port 'do_a[25]'. (LINT-31)
Warning: In design 'pci_wb_tpram_aw4_dw40', output port 'do_a[39]' is connected directly to output port 'do_a[26]'. (LINT-31)
Warning: In design 'pci_wb_tpram_aw4_dw40', output port 'do_a[39]' is connected directly to output port 'do_a[27]'. (LINT-31)
Warning: In design 'pci_wb_tpram_aw4_dw40', output port 'do_a[39]' is connected directly to output port 'do_a[28]'. (LINT-31)
Warning: In design 'pci_wb_tpram_aw4_dw40', output port 'do_a[39]' is connected directly to output port 'do_a[29]'. (LINT-31)
Warning: In design 'pci_wb_tpram_aw4_dw40', output port 'do_a[39]' is connected directly to output port 'do_a[30]'. (LINT-31)
Warning: In design 'pci_wb_tpram_aw4_dw40', output port 'do_a[39]' is connected directly to output port 'do_a[31]'. (LINT-31)
Warning: In design 'pci_wb_tpram_aw4_dw40', output port 'do_a[39]' is connected directly to output port 'do_a[32]'. (LINT-31)
Warning: In design 'pci_wb_tpram_aw4_dw40', output port 'do_a[39]' is connected directly to output port 'do_a[33]'. (LINT-31)
Warning: In design 'pci_wb_tpram_aw4_dw40', output port 'do_a[39]' is connected directly to output port 'do_a[34]'. (LINT-31)
Warning: In design 'pci_wb_tpram_aw4_dw40', output port 'do_a[39]' is connected directly to output port 'do_a[35]'. (LINT-31)
Warning: In design 'pci_wb_tpram_aw4_dw40', output port 'do_a[39]' is connected directly to output port 'do_a[36]'. (LINT-31)
Warning: In design 'pci_wb_tpram_aw4_dw40', output port 'do_a[39]' is connected directly to output port 'do_a[37]'. (LINT-31)
Warning: In design 'pci_wb_tpram_aw4_dw40', output port 'do_a[39]' is connected directly to output port 'do_a[38]'. (LINT-31)
Warning: In design 'pci_pci_tpram_aw3_dw40', output port 'do_a[39]' is connected directly to output port 'do_a[0]'. (LINT-31)
Warning: In design 'pci_pci_tpram_aw3_dw40', output port 'do_a[39]' is connected directly to output port 'do_a[1]'. (LINT-31)
Warning: In design 'pci_pci_tpram_aw3_dw40', output port 'do_a[39]' is connected directly to output port 'do_a[2]'. (LINT-31)
Warning: In design 'pci_pci_tpram_aw3_dw40', output port 'do_a[39]' is connected directly to output port 'do_a[3]'. (LINT-31)
Warning: In design 'pci_pci_tpram_aw3_dw40', output port 'do_a[39]' is connected directly to output port 'do_a[4]'. (LINT-31)
Warning: In design 'pci_pci_tpram_aw3_dw40', output port 'do_a[39]' is connected directly to output port 'do_a[5]'. (LINT-31)
Warning: In design 'pci_pci_tpram_aw3_dw40', output port 'do_a[39]' is connected directly to output port 'do_a[6]'. (LINT-31)
Warning: In design 'pci_pci_tpram_aw3_dw40', output port 'do_a[39]' is connected directly to output port 'do_a[7]'. (LINT-31)
Warning: In design 'pci_pci_tpram_aw3_dw40', output port 'do_a[39]' is connected directly to output port 'do_a[8]'. (LINT-31)
Warning: In design 'pci_pci_tpram_aw3_dw40', output port 'do_a[39]' is connected directly to output port 'do_a[9]'. (LINT-31)
Warning: In design 'pci_pci_tpram_aw3_dw40', output port 'do_a[39]' is connected directly to output port 'do_a[10]'. (LINT-31)
Warning: In design 'pci_pci_tpram_aw3_dw40', output port 'do_a[39]' is connected directly to output port 'do_a[11]'. (LINT-31)
Warning: In design 'pci_pci_tpram_aw3_dw40', output port 'do_a[39]' is connected directly to output port 'do_a[12]'. (LINT-31)
Warning: In design 'pci_pci_tpram_aw3_dw40', output port 'do_a[39]' is connected directly to output port 'do_a[13]'. (LINT-31)
Warning: In design 'pci_pci_tpram_aw3_dw40', output port 'do_a[39]' is connected directly to output port 'do_a[14]'. (LINT-31)
Warning: In design 'pci_pci_tpram_aw3_dw40', output port 'do_a[39]' is connected directly to output port 'do_a[15]'. (LINT-31)
Warning: In design 'pci_pci_tpram_aw3_dw40', output port 'do_a[39]' is connected directly to output port 'do_a[16]'. (LINT-31)
Warning: In design 'pci_pci_tpram_aw3_dw40', output port 'do_a[39]' is connected directly to output port 'do_a[17]'. (LINT-31)
Warning: In design 'pci_pci_tpram_aw3_dw40', output port 'do_a[39]' is connected directly to output port 'do_a[18]'. (LINT-31)
Warning: In design 'pci_pci_tpram_aw3_dw40', output port 'do_a[39]' is connected directly to output port 'do_a[19]'. (LINT-31)
Warning: In design 'pci_pci_tpram_aw3_dw40', output port 'do_a[39]' is connected directly to output port 'do_a[20]'. (LINT-31)
Warning: In design 'pci_pci_tpram_aw3_dw40', output port 'do_a[39]' is connected directly to output port 'do_a[21]'. (LINT-31)
Warning: In design 'pci_pci_tpram_aw3_dw40', output port 'do_a[39]' is connected directly to output port 'do_a[22]'. (LINT-31)
Warning: In design 'pci_pci_tpram_aw3_dw40', output port 'do_a[39]' is connected directly to output port 'do_a[23]'. (LINT-31)
Warning: In design 'pci_pci_tpram_aw3_dw40', output port 'do_a[39]' is connected directly to output port 'do_a[24]'. (LINT-31)
Warning: In design 'pci_pci_tpram_aw3_dw40', output port 'do_a[39]' is connected directly to output port 'do_a[25]'. (LINT-31)
Warning: In design 'pci_pci_tpram_aw3_dw40', output port 'do_a[39]' is connected directly to output port 'do_a[26]'. (LINT-31)
Warning: In design 'pci_pci_tpram_aw3_dw40', output port 'do_a[39]' is connected directly to output port 'do_a[27]'. (LINT-31)
Warning: In design 'pci_pci_tpram_aw3_dw40', output port 'do_a[39]' is connected directly to output port 'do_a[28]'. (LINT-31)
Warning: In design 'pci_pci_tpram_aw3_dw40', output port 'do_a[39]' is connected directly to output port 'do_a[29]'. (LINT-31)
Warning: In design 'pci_pci_tpram_aw3_dw40', output port 'do_a[39]' is connected directly to output port 'do_a[30]'. (LINT-31)
Warning: In design 'pci_pci_tpram_aw3_dw40', output port 'do_a[39]' is connected directly to output port 'do_a[31]'. (LINT-31)
Warning: In design 'pci_pci_tpram_aw3_dw40', output port 'do_a[39]' is connected directly to output port 'do_a[32]'. (LINT-31)
Warning: In design 'pci_pci_tpram_aw3_dw40', output port 'do_a[39]' is connected directly to output port 'do_a[33]'. (LINT-31)
Warning: In design 'pci_pci_tpram_aw3_dw40', output port 'do_a[39]' is connected directly to output port 'do_a[34]'. (LINT-31)
Warning: In design 'pci_pci_tpram_aw3_dw40', output port 'do_a[39]' is connected directly to output port 'do_a[35]'. (LINT-31)
Warning: In design 'pci_pci_tpram_aw3_dw40', output port 'do_a[39]' is connected directly to output port 'do_a[36]'. (LINT-31)
Warning: In design 'pci_pci_tpram_aw3_dw40', output port 'do_a[39]' is connected directly to output port 'do_a[37]'. (LINT-31)
Warning: In design 'pci_pci_tpram_aw3_dw40', output port 'do_a[39]' is connected directly to output port 'do_a[38]'. (LINT-31)
Warning: In design 'pci_rst_int', a pin on submodule 'inta' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dat_en_in' is connected to logic 1. 
Warning: In design 'pci_rst_int', a pin on submodule 'inta' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dat_in' is connected to logic 0. 
Warning: In design 'pci_wb_slave_unit', a pin on submodule 'wishbone_slave' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ccyc_addr_in[31]' is connected to logic 0. 
Warning: In design 'pci_wb_slave_unit', a pin on submodule 'wishbone_slave' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ccyc_addr_in[30]' is connected to logic 0. 
Warning: In design 'pci_wb_slave_unit', a pin on submodule 'wishbone_slave' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ccyc_addr_in[29]' is connected to logic 0. 
Warning: In design 'pci_wb_slave_unit', a pin on submodule 'wishbone_slave' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ccyc_addr_in[28]' is connected to logic 0. 
Warning: In design 'pci_wb_slave_unit', a pin on submodule 'wishbone_slave' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ccyc_addr_in[27]' is connected to logic 0. 
Warning: In design 'pci_wb_slave_unit', a pin on submodule 'wishbone_slave' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ccyc_addr_in[26]' is connected to logic 0. 
Warning: In design 'pci_wb_slave_unit', a pin on submodule 'wishbone_slave' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ccyc_addr_in[25]' is connected to logic 0. 
Warning: In design 'pci_wb_slave_unit', a pin on submodule 'wishbone_slave' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ccyc_addr_in[24]' is connected to logic 0. 
Warning: In design 'pci_wb_slave_unit', a pin on submodule 'wishbone_slave' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ccyc_addr_in[23]' is connected to logic 0. 
Warning: In design 'pci_wb_slave_unit', a pin on submodule 'wishbone_slave' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ccyc_addr_in[22]' is connected to logic 0. 
Warning: In design 'pci_wb_slave_unit', a pin on submodule 'wishbone_slave' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ccyc_addr_in[21]' is connected to logic 0. 
Warning: In design 'pci_wb_slave_unit', a pin on submodule 'wishbone_slave' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ccyc_addr_in[20]' is connected to logic 0. 
Warning: In design 'pci_wb_slave_unit', a pin on submodule 'wishbone_slave' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ccyc_addr_in[19]' is connected to logic 0. 
Warning: In design 'pci_wb_slave_unit', a pin on submodule 'wishbone_slave' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ccyc_addr_in[18]' is connected to logic 0. 
Warning: In design 'pci_wb_slave_unit', a pin on submodule 'wishbone_slave' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ccyc_addr_in[17]' is connected to logic 0. 
Warning: In design 'pci_wb_slave_unit', a pin on submodule 'wishbone_slave' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ccyc_addr_in[16]' is connected to logic 0. 
Warning: In design 'pci_wb_slave_unit', a pin on submodule 'wishbone_slave' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ccyc_addr_in[15]' is connected to logic 0. 
Warning: In design 'pci_wb_slave_unit', a pin on submodule 'wishbone_slave' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ccyc_addr_in[14]' is connected to logic 0. 
Warning: In design 'pci_wb_slave_unit', a pin on submodule 'wishbone_slave' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ccyc_addr_in[13]' is connected to logic 0. 
Warning: In design 'pci_wb_slave_unit', a pin on submodule 'wishbone_slave' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ccyc_addr_in[12]' is connected to logic 0. 
Warning: In design 'pci_wb_slave_unit', a pin on submodule 'wishbone_slave' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ccyc_addr_in[11]' is connected to logic 0. 
Warning: In design 'pci_wb_slave_unit', a pin on submodule 'wishbone_slave' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ccyc_addr_in[10]' is connected to logic 0. 
Warning: In design 'pci_wb_slave_unit', a pin on submodule 'wishbone_slave' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ccyc_addr_in[9]' is connected to logic 0. 
Warning: In design 'pci_wb_slave_unit', a pin on submodule 'wishbone_slave' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ccyc_addr_in[8]' is connected to logic 0. 
Warning: In design 'pci_wb_slave_unit', a pin on submodule 'wishbone_slave' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ccyc_addr_in[7]' is connected to logic 0. 
Warning: In design 'pci_wb_slave_unit', a pin on submodule 'wishbone_slave' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ccyc_addr_in[6]' is connected to logic 0. 
Warning: In design 'pci_wb_slave_unit', a pin on submodule 'wishbone_slave' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ccyc_addr_in[5]' is connected to logic 0. 
Warning: In design 'pci_wb_slave_unit', a pin on submodule 'wishbone_slave' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ccyc_addr_in[4]' is connected to logic 0. 
Warning: In design 'pci_wb_slave_unit', a pin on submodule 'wishbone_slave' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ccyc_addr_in[3]' is connected to logic 0. 
Warning: In design 'pci_wb_slave_unit', a pin on submodule 'wishbone_slave' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ccyc_addr_in[2]' is connected to logic 0. 
Warning: In design 'pci_wb_slave_unit', a pin on submodule 'wishbone_slave' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ccyc_addr_in[1]' is connected to logic 0. 
Warning: In design 'pci_wb_slave_unit', a pin on submodule 'wishbone_slave' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ccyc_addr_in[0]' is connected to logic 0. 
Warning: In design 'pci_target_unit', a pin on submodule 'del_sync' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'status_in' is connected to logic 0. 
Warning: In design 'pci_io_mux', a pin on submodule 'ad_iob0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en_en_in' is connected to logic 1. 
Warning: In design 'pci_io_mux', a pin on submodule 'ad_iob1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en_en_in' is connected to logic 1. 
Warning: In design 'pci_io_mux', a pin on submodule 'ad_iob2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en_en_in' is connected to logic 1. 
Warning: In design 'pci_io_mux', a pin on submodule 'ad_iob3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en_en_in' is connected to logic 1. 
Warning: In design 'pci_io_mux', a pin on submodule 'ad_iob4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en_en_in' is connected to logic 1. 
Warning: In design 'pci_io_mux', a pin on submodule 'ad_iob5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en_en_in' is connected to logic 1. 
Warning: In design 'pci_io_mux', a pin on submodule 'ad_iob6' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en_en_in' is connected to logic 1. 
Warning: In design 'pci_io_mux', a pin on submodule 'ad_iob7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en_en_in' is connected to logic 1. 
Warning: In design 'pci_io_mux', a pin on submodule 'ad_iob8' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en_en_in' is connected to logic 1. 
Warning: In design 'pci_io_mux', a pin on submodule 'ad_iob9' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en_en_in' is connected to logic 1. 
Warning: In design 'pci_io_mux', a pin on submodule 'ad_iob10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en_en_in' is connected to logic 1. 
Warning: In design 'pci_io_mux', a pin on submodule 'ad_iob11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en_en_in' is connected to logic 1. 
Warning: In design 'pci_io_mux', a pin on submodule 'ad_iob12' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en_en_in' is connected to logic 1. 
Warning: In design 'pci_io_mux', a pin on submodule 'ad_iob13' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en_en_in' is connected to logic 1. 
Warning: In design 'pci_io_mux', a pin on submodule 'ad_iob14' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en_en_in' is connected to logic 1. 
Warning: In design 'pci_io_mux', a pin on submodule 'ad_iob15' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en_en_in' is connected to logic 1. 
Warning: In design 'pci_io_mux', a pin on submodule 'ad_iob16' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en_en_in' is connected to logic 1. 
Warning: In design 'pci_io_mux', a pin on submodule 'ad_iob17' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en_en_in' is connected to logic 1. 
Warning: In design 'pci_io_mux', a pin on submodule 'ad_iob18' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en_en_in' is connected to logic 1. 
Warning: In design 'pci_io_mux', a pin on submodule 'ad_iob19' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en_en_in' is connected to logic 1. 
Warning: In design 'pci_io_mux', a pin on submodule 'ad_iob20' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en_en_in' is connected to logic 1. 
Warning: In design 'pci_io_mux', a pin on submodule 'ad_iob21' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en_en_in' is connected to logic 1. 
Warning: In design 'pci_io_mux', a pin on submodule 'ad_iob22' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en_en_in' is connected to logic 1. 
Warning: In design 'pci_io_mux', a pin on submodule 'ad_iob23' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en_en_in' is connected to logic 1. 
Warning: In design 'pci_io_mux', a pin on submodule 'ad_iob24' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en_en_in' is connected to logic 1. 
Warning: In design 'pci_io_mux', a pin on submodule 'ad_iob25' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en_en_in' is connected to logic 1. 
Warning: In design 'pci_io_mux', a pin on submodule 'ad_iob26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en_en_in' is connected to logic 1. 
Warning: In design 'pci_io_mux', a pin on submodule 'ad_iob27' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en_en_in' is connected to logic 1. 
Warning: In design 'pci_io_mux', a pin on submodule 'ad_iob28' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en_en_in' is connected to logic 1. 
Warning: In design 'pci_io_mux', a pin on submodule 'ad_iob29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en_en_in' is connected to logic 1. 
Warning: In design 'pci_io_mux', a pin on submodule 'ad_iob30' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en_en_in' is connected to logic 1. 
Warning: In design 'pci_io_mux', a pin on submodule 'ad_iob31' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en_en_in' is connected to logic 1. 
Warning: In design 'pci_io_mux', a pin on submodule 'cbe_iob0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en_en_in' is connected to logic 1. 
Warning: In design 'pci_io_mux', a pin on submodule 'cbe_iob1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en_en_in' is connected to logic 1. 
Warning: In design 'pci_io_mux', a pin on submodule 'cbe_iob2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en_en_in' is connected to logic 1. 
Warning: In design 'pci_io_mux', a pin on submodule 'cbe_iob3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en_en_in' is connected to logic 1. 
Warning: In design 'pci_io_mux', a pin on submodule 'frame_iob' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en_en_in' is connected to logic 1. 
Warning: In design 'pci_io_mux', a pin on submodule 'irdy_iob' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dat_en_in' is connected to logic 1. 
Warning: In design 'pci_io_mux', a pin on submodule 'irdy_iob' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en_en_in' is connected to logic 1. 
Warning: In design 'pci_io_mux', a pin on submodule 'trdy_iob' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dat_en_in' is connected to logic 1. 
Warning: In design 'pci_io_mux', a pin on submodule 'trdy_iob' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en_en_in' is connected to logic 1. 
Warning: In design 'pci_io_mux', a pin on submodule 'stop_iob' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dat_en_in' is connected to logic 1. 
Warning: In design 'pci_io_mux', a pin on submodule 'stop_iob' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en_en_in' is connected to logic 1. 
Warning: In design 'pci_io_mux', a pin on submodule 'devsel_iob' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dat_en_in' is connected to logic 1. 
Warning: In design 'pci_io_mux', a pin on submodule 'devsel_iob' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en_en_in' is connected to logic 1. 
Warning: In design 'pci_io_mux', a pin on submodule 'par_iob' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dat_en_in' is connected to logic 1. 
Warning: In design 'pci_io_mux', a pin on submodule 'par_iob' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en_en_in' is connected to logic 1. 
Warning: In design 'pci_io_mux', a pin on submodule 'perr_iob' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dat_en_in' is connected to logic 1. 
Warning: In design 'pci_io_mux', a pin on submodule 'perr_iob' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en_en_in' is connected to logic 1. 
Warning: In design 'pci_io_mux', a pin on submodule 'serr_iob' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dat_en_in' is connected to logic 1. 
Warning: In design 'pci_io_mux', a pin on submodule 'serr_iob' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en_en_in' is connected to logic 1. 
Warning: In design 'pci_io_mux', a pin on submodule 'req_iob' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dat_en_in' is connected to logic 1. 
Warning: In design 'pci_io_mux', a pin on submodule 'req_iob' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en_en_in' is connected to logic 1. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ce_a' is connected to logic 1. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'oe_a' is connected to logic 1. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ce_b' is connected to logic 1. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'we_b' is connected to logic 0. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'oe_b' is connected to logic 1. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[39]' is connected to logic 0. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[38]' is connected to logic 0. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[37]' is connected to logic 0. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[36]' is connected to logic 0. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[35]' is connected to logic 0. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[34]' is connected to logic 0. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[33]' is connected to logic 0. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[32]' is connected to logic 0. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[31]' is connected to logic 0. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[30]' is connected to logic 0. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[29]' is connected to logic 0. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[28]' is connected to logic 0. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[27]' is connected to logic 0. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[26]' is connected to logic 0. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[25]' is connected to logic 0. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[24]' is connected to logic 0. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[23]' is connected to logic 0. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[22]' is connected to logic 0. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[21]' is connected to logic 0. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[20]' is connected to logic 0. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[19]' is connected to logic 0. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[18]' is connected to logic 0. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[17]' is connected to logic 0. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[16]' is connected to logic 0. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[15]' is connected to logic 0. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[14]' is connected to logic 0. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[13]' is connected to logic 0. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[12]' is connected to logic 0. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[11]' is connected to logic 0. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[10]' is connected to logic 0. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[9]' is connected to logic 0. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[8]' is connected to logic 0. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[7]' is connected to logic 0. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[6]' is connected to logic 0. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[5]' is connected to logic 0. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[4]' is connected to logic 0. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[3]' is connected to logic 0. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[2]' is connected to logic 0. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[1]' is connected to logic 0. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[0]' is connected to logic 0. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbr_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ce_a' is connected to logic 1. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbr_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'oe_a' is connected to logic 1. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbr_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ce_b' is connected to logic 1. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbr_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'we_b' is connected to logic 0. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbr_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'oe_b' is connected to logic 1. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbr_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[39]' is connected to logic 0. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbr_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[38]' is connected to logic 0. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbr_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[37]' is connected to logic 0. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbr_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[36]' is connected to logic 0. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbr_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[35]' is connected to logic 0. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbr_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[34]' is connected to logic 0. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbr_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[33]' is connected to logic 0. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbr_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[32]' is connected to logic 0. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbr_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[31]' is connected to logic 0. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbr_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[30]' is connected to logic 0. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbr_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[29]' is connected to logic 0. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbr_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[28]' is connected to logic 0. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbr_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[27]' is connected to logic 0. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbr_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[26]' is connected to logic 0. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbr_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[25]' is connected to logic 0. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbr_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[24]' is connected to logic 0. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbr_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[23]' is connected to logic 0. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbr_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[22]' is connected to logic 0. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbr_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[21]' is connected to logic 0. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbr_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[20]' is connected to logic 0. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbr_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[19]' is connected to logic 0. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbr_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[18]' is connected to logic 0. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbr_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[17]' is connected to logic 0. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbr_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[16]' is connected to logic 0. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbr_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[15]' is connected to logic 0. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbr_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[14]' is connected to logic 0. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbr_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[13]' is connected to logic 0. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbr_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[12]' is connected to logic 0. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbr_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[11]' is connected to logic 0. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbr_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[10]' is connected to logic 0. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbr_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[9]' is connected to logic 0. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbr_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[8]' is connected to logic 0. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbr_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[7]' is connected to logic 0. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbr_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[6]' is connected to logic 0. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbr_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[5]' is connected to logic 0. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbr_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[4]' is connected to logic 0. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbr_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[3]' is connected to logic 0. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbr_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[2]' is connected to logic 0. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbr_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[1]' is connected to logic 0. 
Warning: In design 'pci_wbw_wbr_fifos', a pin on submodule 'wbr_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[0]' is connected to logic 0. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pciw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ce_a' is connected to logic 1. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pciw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'oe_a' is connected to logic 1. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pciw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ce_b' is connected to logic 1. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pciw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'we_b' is connected to logic 0. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pciw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'oe_b' is connected to logic 1. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pciw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[39]' is connected to logic 0. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pciw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[38]' is connected to logic 0. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pciw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[37]' is connected to logic 0. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pciw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[36]' is connected to logic 0. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pciw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[35]' is connected to logic 0. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pciw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[34]' is connected to logic 0. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pciw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[33]' is connected to logic 0. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pciw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[32]' is connected to logic 0. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pciw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[31]' is connected to logic 0. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pciw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[30]' is connected to logic 0. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pciw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[29]' is connected to logic 0. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pciw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[28]' is connected to logic 0. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pciw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[27]' is connected to logic 0. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pciw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[26]' is connected to logic 0. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pciw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[25]' is connected to logic 0. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pciw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[24]' is connected to logic 0. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pciw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[23]' is connected to logic 0. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pciw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[22]' is connected to logic 0. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pciw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[21]' is connected to logic 0. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pciw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[20]' is connected to logic 0. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pciw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[19]' is connected to logic 0. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pciw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[18]' is connected to logic 0. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pciw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[17]' is connected to logic 0. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pciw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[16]' is connected to logic 0. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pciw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[15]' is connected to logic 0. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pciw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[14]' is connected to logic 0. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pciw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[13]' is connected to logic 0. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pciw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[12]' is connected to logic 0. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pciw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[11]' is connected to logic 0. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pciw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[10]' is connected to logic 0. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pciw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[9]' is connected to logic 0. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pciw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[8]' is connected to logic 0. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pciw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[7]' is connected to logic 0. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pciw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[6]' is connected to logic 0. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pciw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[5]' is connected to logic 0. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pciw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[4]' is connected to logic 0. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pciw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[3]' is connected to logic 0. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pciw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[2]' is connected to logic 0. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pciw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[1]' is connected to logic 0. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pciw_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[0]' is connected to logic 0. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pcir_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ce_a' is connected to logic 1. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pcir_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'oe_a' is connected to logic 1. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pcir_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ce_b' is connected to logic 1. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pcir_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'we_b' is connected to logic 0. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pcir_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'oe_b' is connected to logic 1. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pcir_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[39]' is connected to logic 0. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pcir_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[38]' is connected to logic 0. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pcir_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[37]' is connected to logic 0. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pcir_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[36]' is connected to logic 0. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pcir_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[35]' is connected to logic 0. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pcir_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[34]' is connected to logic 0. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pcir_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[33]' is connected to logic 0. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pcir_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[32]' is connected to logic 0. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pcir_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[31]' is connected to logic 0. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pcir_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[30]' is connected to logic 0. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pcir_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[29]' is connected to logic 0. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pcir_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[28]' is connected to logic 0. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pcir_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[27]' is connected to logic 0. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pcir_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[26]' is connected to logic 0. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pcir_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[25]' is connected to logic 0. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pcir_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[24]' is connected to logic 0. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pcir_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[23]' is connected to logic 0. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pcir_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[22]' is connected to logic 0. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pcir_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[21]' is connected to logic 0. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pcir_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[20]' is connected to logic 0. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pcir_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[19]' is connected to logic 0. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pcir_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[18]' is connected to logic 0. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pcir_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[17]' is connected to logic 0. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pcir_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[16]' is connected to logic 0. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pcir_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[15]' is connected to logic 0. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pcir_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[14]' is connected to logic 0. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pcir_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[13]' is connected to logic 0. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pcir_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[12]' is connected to logic 0. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pcir_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[11]' is connected to logic 0. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pcir_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[10]' is connected to logic 0. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pcir_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[9]' is connected to logic 0. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pcir_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[8]' is connected to logic 0. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pcir_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[7]' is connected to logic 0. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pcir_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[6]' is connected to logic 0. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pcir_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[5]' is connected to logic 0. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pcir_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[4]' is connected to logic 0. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pcir_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[3]' is connected to logic 0. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pcir_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[2]' is connected to logic 0. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pcir_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[1]' is connected to logic 0. 
Warning: In design 'pci_pciw_pcir_fifos', a pin on submodule 'pcir_fifo_storage' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'di_b[0]' is connected to logic 0. 
Warning: In design 'pci_target32_interface', a pin on submodule 'decoder0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mask_addr[31]' is connected to logic 1. 
Warning: In design 'pci_target32_interface', a pin on submodule 'decoder0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mask_addr[30]' is connected to logic 1. 
Warning: In design 'pci_target32_interface', a pin on submodule 'decoder0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mask_addr[29]' is connected to logic 1. 
Warning: In design 'pci_target32_interface', a pin on submodule 'decoder0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mask_addr[28]' is connected to logic 1. 
Warning: In design 'pci_target32_interface', a pin on submodule 'decoder0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mask_addr[27]' is connected to logic 1. 
Warning: In design 'pci_target32_interface', a pin on submodule 'decoder0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mask_addr[26]' is connected to logic 1. 
Warning: In design 'pci_target32_interface', a pin on submodule 'decoder0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mask_addr[25]' is connected to logic 1. 
Warning: In design 'pci_target32_interface', a pin on submodule 'decoder0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mask_addr[24]' is connected to logic 1. 
Warning: In design 'pci_target32_interface', a pin on submodule 'decoder0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mask_addr[23]' is connected to logic 1. 
Warning: In design 'pci_target32_interface', a pin on submodule 'decoder0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mask_addr[22]' is connected to logic 1. 
Warning: In design 'pci_target32_interface', a pin on submodule 'decoder0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mask_addr[21]' is connected to logic 1. 
Warning: In design 'pci_target32_interface', a pin on submodule 'decoder0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mask_addr[20]' is connected to logic 1. 
Warning: In design 'pci_target32_interface', a pin on submodule 'decoder0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mask_addr[19]' is connected to logic 1. 
Warning: In design 'pci_target32_interface', a pin on submodule 'decoder0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mask_addr[18]' is connected to logic 1. 
Warning: In design 'pci_target32_interface', a pin on submodule 'decoder0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mask_addr[17]' is connected to logic 1. 
Warning: In design 'pci_target32_interface', a pin on submodule 'decoder0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mask_addr[16]' is connected to logic 1. 
Warning: In design 'pci_target32_interface', a pin on submodule 'decoder0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mask_addr[15]' is connected to logic 1. 
Warning: In design 'pci_target32_interface', a pin on submodule 'decoder0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mask_addr[14]' is connected to logic 1. 
Warning: In design 'pci_target32_interface', a pin on submodule 'decoder0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mask_addr[13]' is connected to logic 1. 
Warning: In design 'pci_target32_interface', a pin on submodule 'decoder0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mask_addr[12]' is connected to logic 1. 
Warning: In design 'pci_target32_interface', a pin on submodule 'decoder0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tran_addr[31]' is connected to logic 0. 
Warning: In design 'pci_target32_interface', a pin on submodule 'decoder0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tran_addr[30]' is connected to logic 0. 
Warning: In design 'pci_target32_interface', a pin on submodule 'decoder0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tran_addr[29]' is connected to logic 0. 
Warning: In design 'pci_target32_interface', a pin on submodule 'decoder0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tran_addr[28]' is connected to logic 0. 
Warning: In design 'pci_target32_interface', a pin on submodule 'decoder0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tran_addr[27]' is connected to logic 0. 
Warning: In design 'pci_target32_interface', a pin on submodule 'decoder0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tran_addr[26]' is connected to logic 0. 
Warning: In design 'pci_target32_interface', a pin on submodule 'decoder0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tran_addr[25]' is connected to logic 0. 
Warning: In design 'pci_target32_interface', a pin on submodule 'decoder0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tran_addr[24]' is connected to logic 0. 
Warning: In design 'pci_target32_interface', a pin on submodule 'decoder0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tran_addr[23]' is connected to logic 0. 
Warning: In design 'pci_target32_interface', a pin on submodule 'decoder0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tran_addr[22]' is connected to logic 0. 
Warning: In design 'pci_target32_interface', a pin on submodule 'decoder0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tran_addr[21]' is connected to logic 0. 
Warning: In design 'pci_target32_interface', a pin on submodule 'decoder0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tran_addr[20]' is connected to logic 0. 
Warning: In design 'pci_target32_interface', a pin on submodule 'decoder0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tran_addr[19]' is connected to logic 0. 
Warning: In design 'pci_target32_interface', a pin on submodule 'decoder0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tran_addr[18]' is connected to logic 0. 
Warning: In design 'pci_target32_interface', a pin on submodule 'decoder0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tran_addr[17]' is connected to logic 0. 
Warning: In design 'pci_target32_interface', a pin on submodule 'decoder0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tran_addr[16]' is connected to logic 0. 
Warning: In design 'pci_target32_interface', a pin on submodule 'decoder0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tran_addr[15]' is connected to logic 0. 
Warning: In design 'pci_target32_interface', a pin on submodule 'decoder0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tran_addr[14]' is connected to logic 0. 
Warning: In design 'pci_target32_interface', a pin on submodule 'decoder0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tran_addr[13]' is connected to logic 0. 
Warning: In design 'pci_target32_interface', a pin on submodule 'decoder0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tran_addr[12]' is connected to logic 0. 
Warning: In design 'pci_target32_interface', a pin on submodule 'decoder0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'at_en' is connected to logic 0. 
Warning: In design 'pci_target32_interface', a pin on submodule 'decoder0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mem_io_space' is connected to logic 0. 
Warning: In design 'pci_target32_interface', a pin on submodule 'decoder0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_en' is connected to logic 0. 
Warning: In design 'pci_bridge32', the same net is connected to more than one pin on submodule 'configuration'. (LINT-33)
   Net 'pci_clk_i' is connected to pins 'w_clock', 'pci_clk''.
Warning: In design 'pci_bridge32', the same net is connected to more than one pin on submodule 'configuration'. (LINT-33)
   Net 'conf_serr_in' is connected to pins 'serr_in', 'isr_sys_err_int''.
Warning: In design 'pci_bridge32', the same net is connected to more than one pin on submodule 'configuration'. (LINT-33)
   Net 'conf_master_data_par_err_in' is connected to pins 'master_data_par_err', 'isr_par_err_int''.
Warning: In design 'pci_wb_slave_unit', the same net is connected to more than one pin on submodule 'wishbone_slave'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ccyc_addr_in[31]', 'ccyc_addr_in[30]'', 'ccyc_addr_in[29]', 'ccyc_addr_in[28]', 'ccyc_addr_in[27]', 'ccyc_addr_in[26]', 'ccyc_addr_in[25]', 'ccyc_addr_in[24]', 'ccyc_addr_in[23]', 'ccyc_addr_in[22]', 'ccyc_addr_in[21]', 'ccyc_addr_in[20]', 'ccyc_addr_in[19]', 'ccyc_addr_in[18]', 'ccyc_addr_in[17]', 'ccyc_addr_in[16]', 'ccyc_addr_in[15]', 'ccyc_addr_in[14]', 'ccyc_addr_in[13]', 'ccyc_addr_in[12]', 'ccyc_addr_in[11]', 'ccyc_addr_in[10]', 'ccyc_addr_in[9]', 'ccyc_addr_in[8]', 'ccyc_addr_in[7]', 'ccyc_addr_in[6]', 'ccyc_addr_in[5]', 'ccyc_addr_in[4]', 'ccyc_addr_in[3]', 'ccyc_addr_in[2]', 'ccyc_addr_in[1]', 'ccyc_addr_in[0]'.
Warning: In design 'pci_io_mux', the same net is connected to more than one pin on submodule 'irdy_iob'. (LINT-33)
   Net '*Logic1*' is connected to pins 'dat_en_in', 'en_en_in''.
Warning: In design 'pci_io_mux', the same net is connected to more than one pin on submodule 'trdy_iob'. (LINT-33)
   Net '*Logic1*' is connected to pins 'dat_en_in', 'en_en_in''.
Warning: In design 'pci_io_mux', the same net is connected to more than one pin on submodule 'stop_iob'. (LINT-33)
   Net '*Logic1*' is connected to pins 'dat_en_in', 'en_en_in''.
Warning: In design 'pci_io_mux', the same net is connected to more than one pin on submodule 'devsel_iob'. (LINT-33)
   Net '*Logic1*' is connected to pins 'dat_en_in', 'en_en_in''.
Warning: In design 'pci_io_mux', the same net is connected to more than one pin on submodule 'par_iob'. (LINT-33)
   Net '*Logic1*' is connected to pins 'dat_en_in', 'en_en_in''.
Warning: In design 'pci_io_mux', the same net is connected to more than one pin on submodule 'perr_iob'. (LINT-33)
   Net '*Logic1*' is connected to pins 'dat_en_in', 'en_en_in''.
Warning: In design 'pci_io_mux', the same net is connected to more than one pin on submodule 'serr_iob'. (LINT-33)
   Net '*Logic1*' is connected to pins 'dat_en_in', 'en_en_in''.
Warning: In design 'pci_io_mux', the same net is connected to more than one pin on submodule 'req_iob'. (LINT-33)
   Net '*Logic1*' is connected to pins 'dat_en_in', 'en_en_in''.
Warning: In design 'pci_wbw_wbr_fifos', the same net is connected to more than one pin on submodule 'wbw_fifo_storage'. (LINT-33)
   Net 'reset_in' is connected to pins 'rst_a', 'rst_b''.
Warning: In design 'pci_wbw_wbr_fifos', the same net is connected to more than one pin on submodule 'wbw_fifo_storage'. (LINT-33)
   Net '*Logic1*' is connected to pins 'ce_a', 'oe_a'', 'ce_b', 'oe_b'.
Warning: In design 'pci_wbw_wbr_fifos', the same net is connected to more than one pin on submodule 'wbw_fifo_storage'. (LINT-33)
   Net '*Logic0*' is connected to pins 'we_b', 'di_b[39]'', 'di_b[38]', 'di_b[37]', 'di_b[36]', 'di_b[35]', 'di_b[34]', 'di_b[33]', 'di_b[32]', 'di_b[31]', 'di_b[30]', 'di_b[29]', 'di_b[28]', 'di_b[27]', 'di_b[26]', 'di_b[25]', 'di_b[24]', 'di_b[23]', 'di_b[22]', 'di_b[21]', 'di_b[20]', 'di_b[19]', 'di_b[18]', 'di_b[17]', 'di_b[16]', 'di_b[15]', 'di_b[14]', 'di_b[13]', 'di_b[12]', 'di_b[11]', 'di_b[10]', 'di_b[9]', 'di_b[8]', 'di_b[7]', 'di_b[6]', 'di_b[5]', 'di_b[4]', 'di_b[3]', 'di_b[2]', 'di_b[1]', 'di_b[0]'.
Warning: In design 'pci_wbw_wbr_fifos', the same net is connected to more than one pin on submodule 'wbr_fifo_storage'. (LINT-33)
   Net 'reset_in' is connected to pins 'rst_a', 'rst_b''.
Warning: In design 'pci_wbw_wbr_fifos', the same net is connected to more than one pin on submodule 'wbr_fifo_storage'. (LINT-33)
   Net '*Logic1*' is connected to pins 'ce_a', 'oe_a'', 'ce_b', 'oe_b'.
Warning: In design 'pci_wbw_wbr_fifos', the same net is connected to more than one pin on submodule 'wbr_fifo_storage'. (LINT-33)
   Net '*Logic0*' is connected to pins 'we_b', 'di_b[39]'', 'di_b[38]', 'di_b[37]', 'di_b[36]', 'di_b[35]', 'di_b[34]', 'di_b[33]', 'di_b[32]', 'di_b[31]', 'di_b[30]', 'di_b[29]', 'di_b[28]', 'di_b[27]', 'di_b[26]', 'di_b[25]', 'di_b[24]', 'di_b[23]', 'di_b[22]', 'di_b[21]', 'di_b[20]', 'di_b[19]', 'di_b[18]', 'di_b[17]', 'di_b[16]', 'di_b[15]', 'di_b[14]', 'di_b[13]', 'di_b[12]', 'di_b[11]', 'di_b[10]', 'di_b[9]', 'di_b[8]', 'di_b[7]', 'di_b[6]', 'di_b[5]', 'di_b[4]', 'di_b[3]', 'di_b[2]', 'di_b[1]', 'di_b[0]'.
Warning: In design 'pci_pciw_pcir_fifos', the same net is connected to more than one pin on submodule 'pciw_fifo_storage'. (LINT-33)
   Net 'reset_in' is connected to pins 'rst_a', 'rst_b''.
Warning: In design 'pci_pciw_pcir_fifos', the same net is connected to more than one pin on submodule 'pciw_fifo_storage'. (LINT-33)
   Net '*Logic1*' is connected to pins 'ce_a', 'oe_a'', 'ce_b', 'oe_b'.
Warning: In design 'pci_pciw_pcir_fifos', the same net is connected to more than one pin on submodule 'pciw_fifo_storage'. (LINT-33)
   Net '*Logic0*' is connected to pins 'we_b', 'di_b[39]'', 'di_b[38]', 'di_b[37]', 'di_b[36]', 'di_b[35]', 'di_b[34]', 'di_b[33]', 'di_b[32]', 'di_b[31]', 'di_b[30]', 'di_b[29]', 'di_b[28]', 'di_b[27]', 'di_b[26]', 'di_b[25]', 'di_b[24]', 'di_b[23]', 'di_b[22]', 'di_b[21]', 'di_b[20]', 'di_b[19]', 'di_b[18]', 'di_b[17]', 'di_b[16]', 'di_b[15]', 'di_b[14]', 'di_b[13]', 'di_b[12]', 'di_b[11]', 'di_b[10]', 'di_b[9]', 'di_b[8]', 'di_b[7]', 'di_b[6]', 'di_b[5]', 'di_b[4]', 'di_b[3]', 'di_b[2]', 'di_b[1]', 'di_b[0]'.
Warning: In design 'pci_pciw_pcir_fifos', the same net is connected to more than one pin on submodule 'pcir_fifo_storage'. (LINT-33)
   Net 'reset_in' is connected to pins 'rst_a', 'rst_b''.
Warning: In design 'pci_pciw_pcir_fifos', the same net is connected to more than one pin on submodule 'pcir_fifo_storage'. (LINT-33)
   Net '*Logic1*' is connected to pins 'ce_a', 'oe_a'', 'ce_b', 'oe_b'.
Warning: In design 'pci_pciw_pcir_fifos', the same net is connected to more than one pin on submodule 'pcir_fifo_storage'. (LINT-33)
   Net '*Logic0*' is connected to pins 'we_b', 'di_b[39]'', 'di_b[38]', 'di_b[37]', 'di_b[36]', 'di_b[35]', 'di_b[34]', 'di_b[33]', 'di_b[32]', 'di_b[31]', 'di_b[30]', 'di_b[29]', 'di_b[28]', 'di_b[27]', 'di_b[26]', 'di_b[25]', 'di_b[24]', 'di_b[23]', 'di_b[22]', 'di_b[21]', 'di_b[20]', 'di_b[19]', 'di_b[18]', 'di_b[17]', 'di_b[16]', 'di_b[15]', 'di_b[14]', 'di_b[13]', 'di_b[12]', 'di_b[11]', 'di_b[10]', 'di_b[9]', 'di_b[8]', 'di_b[7]', 'di_b[6]', 'di_b[5]', 'di_b[4]', 'di_b[3]', 'di_b[2]', 'di_b[1]', 'di_b[0]'.
Warning: In design 'pci_target32_interface', the same net is connected to more than one pin on submodule 'decoder0'. (LINT-33)
   Net '*Logic1*' is connected to pins 'mask_addr[31]', 'mask_addr[30]'', 'mask_addr[29]', 'mask_addr[28]', 'mask_addr[27]', 'mask_addr[26]', 'mask_addr[25]', 'mask_addr[24]', 'mask_addr[23]', 'mask_addr[22]', 'mask_addr[21]', 'mask_addr[20]', 'mask_addr[19]', 'mask_addr[18]', 'mask_addr[17]', 'mask_addr[16]', 'mask_addr[15]', 'mask_addr[14]', 'mask_addr[13]', 'mask_addr[12]'.
Warning: In design 'pci_target32_interface', the same net is connected to more than one pin on submodule 'decoder0'. (LINT-33)
   Net '*Logic0*' is connected to pins 'tran_addr[31]', 'tran_addr[30]'', 'tran_addr[29]', 'tran_addr[28]', 'tran_addr[27]', 'tran_addr[26]', 'tran_addr[25]', 'tran_addr[24]', 'tran_addr[23]', 'tran_addr[22]', 'tran_addr[21]', 'tran_addr[20]', 'tran_addr[19]', 'tran_addr[18]', 'tran_addr[17]', 'tran_addr[16]', 'tran_addr[15]', 'tran_addr[14]', 'tran_addr[13]', 'tran_addr[12]', 'at_en', 'mem_io_space', 'io_en'.
Warning: In design 'pci_rst_int', output port 'pci_rstn_out' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_rst_int', output port 'pci_rstn_en_out' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'pci_rst_int', output port 'pci_intan_out' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_rst_int', output port 'int_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'r_conf_data_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'cache_line_size_to_pci[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'cache_line_size_to_pci[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'cache_line_size_to_wb[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'cache_line_size_to_wb[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr2[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr2[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr2[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr2[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr2[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr2[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr2[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr2[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr2[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr2[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr2[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr2[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr2[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr2[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr2[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr2[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr2[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr2[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr2[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr2[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr2[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr2[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr2[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr2[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr3[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr3[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr3[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr3[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr3[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr3[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr3[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr3[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr3[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr3[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr3[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr3[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr3[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr3[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr3[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr3[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr3[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr3[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr3[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr3[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr3[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr3[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr3[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr3[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr4[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr4[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr4[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr4[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr4[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr4[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr4[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr4[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr4[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr4[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr4[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr4[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr4[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr4[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr4[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr4[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr4[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr4[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr4[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr4[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr4[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr4[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr4[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr4[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr5[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr5[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr5[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr5[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr5[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr5[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr5[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr5[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr5[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr5[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr5[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr5[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr5[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr5[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr5[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr5[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr5[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr5[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr5[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr5[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr5[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr5[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr5[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_base_addr5[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_memory_io0' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_memory_io1' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_memory_io2' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_memory_io3' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_memory_io4' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_memory_io5' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask0[31]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask0[30]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask0[29]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask0[28]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask0[27]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask0[26]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask0[25]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask0[24]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask0[23]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask0[22]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask0[21]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask0[20]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask0[19]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask0[18]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask0[17]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask0[16]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask0[15]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask0[14]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask0[13]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask0[12]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask0[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask0[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask0[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask0[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask2[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask2[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask2[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask2[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask2[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask2[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask2[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask2[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask2[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask2[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask2[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask2[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask2[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask2[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask2[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask2[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask2[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask2[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask2[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask2[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask2[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask2[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask2[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask2[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask3[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask3[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask3[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask3[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask3[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask3[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask3[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask3[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask3[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask3[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask3[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask3[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask3[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask3[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask3[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask3[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask3[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask3[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask3[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask3[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask3[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask3[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask3[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask3[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask4[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask4[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask4[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask4[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask4[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask4[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask4[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask4[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask4[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask4[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask4[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask4[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask4[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask4[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask4[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask4[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask4[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask4[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask4[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask4[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask4[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask4[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask4[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask4[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask5[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask5[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask5[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask5[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask5[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask5[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask5[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask5[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask5[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask5[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask5[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask5[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask5[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask5[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask5[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask5[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask5[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask5[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask5[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask5[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask5[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask5[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask5[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_addr_mask5[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr0[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr0[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr0[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr0[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr0[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr0[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr0[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr0[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr0[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr0[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr0[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr0[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr0[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr0[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr0[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr0[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr0[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr0[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr0[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr0[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr0[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr0[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr0[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr0[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr2[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr2[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr2[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr2[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr2[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr2[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr2[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr2[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr2[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr2[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr2[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr2[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr2[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr2[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr2[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr2[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr2[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr2[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr2[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr2[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr2[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr2[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr2[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr2[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr3[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr3[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr3[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr3[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr3[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr3[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr3[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr3[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr3[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr3[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr3[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr3[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr3[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr3[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr3[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr3[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr3[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr3[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr3[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr3[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr3[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr3[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr3[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr3[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr4[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr4[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr4[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr4[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr4[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr4[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr4[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr4[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr4[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr4[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr4[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr4[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr4[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr4[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr4[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr4[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr4[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr4[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr4[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr4[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr4[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr4[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr4[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr4[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr5[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr5[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr5[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr5[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr5[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr5[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr5[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr5[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr5[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr5[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr5[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr5[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr5[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr5[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr5[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr5[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr5[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr5[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr5[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr5[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr5[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr5[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr5[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_tran_addr5[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_img_ctrl0[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_img_ctrl0[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_img_ctrl2[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_img_ctrl2[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_img_ctrl3[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_img_ctrl3[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_img_ctrl4[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_img_ctrl4[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_img_ctrl5[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'pci_img_ctrl5[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'wb_base_addr0[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'wb_base_addr3[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'wb_base_addr4[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'wb_base_addr5[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'wb_memory_io0' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'wb_memory_io3' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'wb_memory_io4' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'wb_memory_io5' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'wb_addr_mask0[31]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'wb_addr_mask3[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'wb_addr_mask4[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'wb_addr_mask5[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'wb_tran_addr0[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'wb_tran_addr3[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'wb_tran_addr4[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'wb_tran_addr5[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'wb_img_ctrl0[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'wb_img_ctrl0[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'wb_img_ctrl0[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'wb_img_ctrl3[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'wb_img_ctrl3[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'wb_img_ctrl3[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'wb_img_ctrl4[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'wb_img_ctrl4[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'wb_img_ctrl4[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'wb_img_ctrl5[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'wb_img_ctrl5[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'wb_img_ctrl5[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'config_addr[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'config_addr[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'config_addr[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'config_addr[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'config_addr[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'config_addr[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'config_addr[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'config_addr[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'config_addr[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'config_addr[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'config_addr[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'config_addr[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'config_addr[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'config_addr[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'config_addr[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'config_addr[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'config_addr[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'config_addr[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'config_addr[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'config_addr[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'config_addr[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'config_addr[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'config_addr[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_conf_space', output port 'config_addr[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_wb_slave', output port 'del_bc_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_wb_slave', output port 'wb_conf_offset_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_wb_slave', output port 'wb_conf_offset_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_wb_slave', output port 'wb_conf_wenable_out' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_wb_slave', output port 'wb_conf_data_out[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_wb_slave', output port 'wb_conf_data_out[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_wb_slave', output port 'wb_conf_data_out[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_wb_slave', output port 'wb_conf_data_out[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_wb_slave', output port 'wb_conf_data_out[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_wb_slave', output port 'wb_conf_data_out[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_wb_slave', output port 'wb_conf_data_out[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_wb_slave', output port 'wb_conf_data_out[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_wb_slave', output port 'wb_conf_data_out[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_wb_slave', output port 'wb_conf_data_out[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_wb_slave', output port 'wb_conf_data_out[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_wb_slave', output port 'wb_conf_data_out[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_wb_slave', output port 'wb_conf_data_out[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_wb_slave', output port 'wb_conf_data_out[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_wb_slave', output port 'wb_conf_data_out[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_wb_slave', output port 'wb_conf_data_out[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_wb_slave', output port 'wb_conf_data_out[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_wb_slave', output port 'wb_conf_data_out[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_wb_slave', output port 'wb_conf_data_out[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_wb_slave', output port 'wb_conf_data_out[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_wb_slave', output port 'wb_conf_data_out[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_wb_slave', output port 'wb_conf_data_out[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_wb_slave', output port 'wb_conf_data_out[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_wb_slave', output port 'wb_conf_data_out[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_wb_slave', output port 'wb_conf_data_out[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_wb_slave', output port 'wb_conf_data_out[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_wb_slave', output port 'wb_conf_data_out[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_wb_slave', output port 'wb_conf_data_out[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_wb_slave', output port 'wb_conf_data_out[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_wb_slave', output port 'wb_conf_data_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_wb_slave', output port 'wb_conf_data_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_wb_slave', output port 'wb_conf_data_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_wb_slave', output port 'wbw_fifo_control_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_wb_slave', output port 'wbw_fifo_control_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_wb_addr_mux', output port 'hit_out[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_wb_addr_mux', output port 'hit_out[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_wb_addr_mux', output port 'hit_out[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_wb_addr_mux', output port 'hit_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_master32_sm_if', output port 'wbr_fifo_control_out[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_master32_sm_if', output port 'wbr_fifo_control_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_master32_sm_if', output port 'del_rty_exp_out' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_master32_sm_if', output port 'err_rty_exp_out' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_wb_master', output port 'pcir_fifo_be_out[3]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'pci_wb_master', output port 'pcir_fifo_be_out[2]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'pci_wb_master', output port 'pcir_fifo_be_out[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'pci_wb_master', output port 'pcir_fifo_be_out[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'pci_pciw_pcir_fifos', output port 'pcir_transaction_ready_out' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_target32_interface', output port 'we_out' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_target32_interface', output port 'conf_re_out' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_wb_tpram_aw4_dw40', output port 'do_a[39]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_wb_tpram_aw4_dw40', output port 'do_a[38]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_wb_tpram_aw4_dw40', output port 'do_a[37]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_wb_tpram_aw4_dw40', output port 'do_a[36]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_wb_tpram_aw4_dw40', output port 'do_a[35]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_wb_tpram_aw4_dw40', output port 'do_a[34]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_wb_tpram_aw4_dw40', output port 'do_a[33]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_wb_tpram_aw4_dw40', output port 'do_a[32]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_wb_tpram_aw4_dw40', output port 'do_a[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_wb_tpram_aw4_dw40', output port 'do_a[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_wb_tpram_aw4_dw40', output port 'do_a[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_wb_tpram_aw4_dw40', output port 'do_a[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_wb_tpram_aw4_dw40', output port 'do_a[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_wb_tpram_aw4_dw40', output port 'do_a[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_wb_tpram_aw4_dw40', output port 'do_a[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_wb_tpram_aw4_dw40', output port 'do_a[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_wb_tpram_aw4_dw40', output port 'do_a[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_wb_tpram_aw4_dw40', output port 'do_a[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_wb_tpram_aw4_dw40', output port 'do_a[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_wb_tpram_aw4_dw40', output port 'do_a[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_wb_tpram_aw4_dw40', output port 'do_a[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_wb_tpram_aw4_dw40', output port 'do_a[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_wb_tpram_aw4_dw40', output port 'do_a[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_wb_tpram_aw4_dw40', output port 'do_a[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_wb_tpram_aw4_dw40', output port 'do_a[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_wb_tpram_aw4_dw40', output port 'do_a[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_wb_tpram_aw4_dw40', output port 'do_a[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_wb_tpram_aw4_dw40', output port 'do_a[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_wb_tpram_aw4_dw40', output port 'do_a[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_wb_tpram_aw4_dw40', output port 'do_a[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_wb_tpram_aw4_dw40', output port 'do_a[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_wb_tpram_aw4_dw40', output port 'do_a[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_wb_tpram_aw4_dw40', output port 'do_a[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_wb_tpram_aw4_dw40', output port 'do_a[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_wb_tpram_aw4_dw40', output port 'do_a[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_wb_tpram_aw4_dw40', output port 'do_a[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_wb_tpram_aw4_dw40', output port 'do_a[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_wb_tpram_aw4_dw40', output port 'do_a[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_wb_tpram_aw4_dw40', output port 'do_a[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_wb_tpram_aw4_dw40', output port 'do_a[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_pci_tpram_aw3_dw40', output port 'do_a[39]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_pci_tpram_aw3_dw40', output port 'do_a[38]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_pci_tpram_aw3_dw40', output port 'do_a[37]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_pci_tpram_aw3_dw40', output port 'do_a[36]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_pci_tpram_aw3_dw40', output port 'do_a[35]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_pci_tpram_aw3_dw40', output port 'do_a[34]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_pci_tpram_aw3_dw40', output port 'do_a[33]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_pci_tpram_aw3_dw40', output port 'do_a[32]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_pci_tpram_aw3_dw40', output port 'do_a[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_pci_tpram_aw3_dw40', output port 'do_a[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_pci_tpram_aw3_dw40', output port 'do_a[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_pci_tpram_aw3_dw40', output port 'do_a[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_pci_tpram_aw3_dw40', output port 'do_a[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_pci_tpram_aw3_dw40', output port 'do_a[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_pci_tpram_aw3_dw40', output port 'do_a[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_pci_tpram_aw3_dw40', output port 'do_a[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_pci_tpram_aw3_dw40', output port 'do_a[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_pci_tpram_aw3_dw40', output port 'do_a[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_pci_tpram_aw3_dw40', output port 'do_a[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_pci_tpram_aw3_dw40', output port 'do_a[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_pci_tpram_aw3_dw40', output port 'do_a[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_pci_tpram_aw3_dw40', output port 'do_a[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_pci_tpram_aw3_dw40', output port 'do_a[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_pci_tpram_aw3_dw40', output port 'do_a[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_pci_tpram_aw3_dw40', output port 'do_a[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_pci_tpram_aw3_dw40', output port 'do_a[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_pci_tpram_aw3_dw40', output port 'do_a[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_pci_tpram_aw3_dw40', output port 'do_a[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_pci_tpram_aw3_dw40', output port 'do_a[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_pci_tpram_aw3_dw40', output port 'do_a[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_pci_tpram_aw3_dw40', output port 'do_a[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_pci_tpram_aw3_dw40', output port 'do_a[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_pci_tpram_aw3_dw40', output port 'do_a[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_pci_tpram_aw3_dw40', output port 'do_a[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_pci_tpram_aw3_dw40', output port 'do_a[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_pci_tpram_aw3_dw40', output port 'do_a[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_pci_tpram_aw3_dw40', output port 'do_a[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_pci_tpram_aw3_dw40', output port 'do_a[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_pci_tpram_aw3_dw40', output port 'do_a[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pci_pci_tpram_aw3_dw40', output port 'do_a[0]' is connected directly to 'logic 0'. (LINT-52)
1
