vhdl_bon: THEORY
BEGIN
  a: TYPE
  m: TYPE = set[a]
  f: TYPE
  c: TYPE = set[f]

  |-: [m, c -> bool]
  extract: [m -> c]
  generate: [c -> m]

  M: VAR m
  C: VAR c

  is_a_refinement: LEMMA |-(M,C) AND generate(C) = M AND extract(M) = C IMPLIES extract(generate(C)) = C

END vhdl_bon
