{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1746605774673 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746605774675 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May  7 10:16:14 2025 " "Processing started: Wed May  7 10:16:14 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746605774675 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746605774675 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lock -c lockey " "Command: quartus_map --read_settings_files=on --write_settings_files=off lock -c lockey" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746605774676 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1746605775232 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1746605775232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lockey_toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lockey_toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lockey_toplevel-behavioral " "Found design unit 1: lockey_toplevel-behavioral" {  } { { "lockey_toplevel.vhd" "" { Text "C:/users/eloiseleblanc/Desktop/Workspace/TP_FPGA/TP4/lockey_toplevel.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746605787645 ""} { "Info" "ISGN_ENTITY_NAME" "1 lockey_toplevel " "Found entity 1: lockey_toplevel" {  } { { "lockey_toplevel.vhd" "" { Text "C:/users/eloiseleblanc/Desktop/Workspace/TP_FPGA/TP4/lockey_toplevel.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746605787645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746605787645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baseline_c5gx.v 1 1 " "Found 1 design units, including 1 entities, in source file baseline_c5gx.v" { { "Info" "ISGN_ENTITY_NAME" "1 baseline_c5gx " "Found entity 1: baseline_c5gx" {  } { { "baseline_c5gx.v" "" { Text "C:/users/eloiseleblanc/Desktop/Workspace/TP_FPGA/TP4/baseline_c5gx.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746605787651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746605787651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_idle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_idle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_idle-behavioral " "Found design unit 1: clock_idle-behavioral" {  } { { "clock_idle.vhd" "" { Text "C:/users/eloiseleblanc/Desktop/Workspace/TP_FPGA/TP4/clock_idle.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746605787653 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_idle " "Found entity 1: clock_idle" {  } { { "clock_idle.vhd" "" { Text "C:/users/eloiseleblanc/Desktop/Workspace/TP_FPGA/TP4/clock_idle.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746605787653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746605787653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_clock_idle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_clock_idle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_clock_idle-tb " "Found design unit 1: tb_clock_idle-tb" {  } { { "tb_clock_idle.vhd" "" { Text "C:/users/eloiseleblanc/Desktop/Workspace/TP_FPGA/TP4/tb_clock_idle.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746605787654 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_clock_idle " "Found entity 1: tb_clock_idle" {  } { { "tb_clock_idle.vhd" "" { Text "C:/users/eloiseleblanc/Desktop/Workspace/TP_FPGA/TP4/tb_clock_idle.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746605787654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746605787654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writing_code.vhd 2 1 " "Found 2 design units, including 1 entities, in source file writing_code.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 writing_code-behavioral " "Found design unit 1: writing_code-behavioral" {  } { { "writing_code.vhd" "" { Text "C:/users/eloiseleblanc/Desktop/Workspace/TP_FPGA/TP4/writing_code.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746605787656 ""} { "Info" "ISGN_ENTITY_NAME" "1 writing_code " "Found entity 1: writing_code" {  } { { "writing_code.vhd" "" { Text "C:/users/eloiseleblanc/Desktop/Workspace/TP_FPGA/TP4/writing_code.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746605787656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746605787656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-behavioral " "Found design unit 1: top_level-behavioral" {  } { { "top_level.vhd" "" { Text "C:/users/eloiseleblanc/Desktop/Workspace/TP_FPGA/TP4/top_level.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746605787657 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "C:/users/eloiseleblanc/Desktop/Workspace/TP_FPGA/TP4/top_level.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746605787657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746605787657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_writing_code.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_writing_code.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_writing_code-tb " "Found design unit 1: tb_writing_code-tb" {  } { { "tb_writing_code.vhd" "" { Text "C:/users/eloiseleblanc/Desktop/Workspace/TP_FPGA/TP4/tb_writing_code.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746605787659 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_writing_code " "Found entity 1: tb_writing_code" {  } { { "tb_writing_code.vhd" "" { Text "C:/users/eloiseleblanc/Desktop/Workspace/TP_FPGA/TP4/tb_writing_code.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746605787659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746605787659 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "writing_code " "Elaborating entity \"writing_code\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1746605787713 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1746605788337 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1746605788623 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746605788623 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22 " "Implemented 22 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1746605788706 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1746605788706 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13 " "Implemented 13 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1746605788706 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1746605788706 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "797 " "Peak virtual memory: 797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746605788716 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May  7 10:16:28 2025 " "Processing ended: Wed May  7 10:16:28 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746605788716 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746605788716 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746605788716 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1746605788716 ""}
