{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1530716613961 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1530716613970 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 04 18:03:33 2018 " "Processing started: Wed Jul 04 18:03:33 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1530716613970 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530716613970 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BA1533_RX -c BA1533_RX " "Command: quartus_map --read_settings_files=on --write_settings_files=off BA1533_RX -c BA1533_RX" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530716613970 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1530716614596 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "uart_mcu.qsys " "Elaborating Qsys system entity \"uart_mcu.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530716625910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.04.18:03:50 Progress: Loading BA_1533_RX/uart_mcu.qsys " "2018.07.04.18:03:50 Progress: Loading BA_1533_RX/uart_mcu.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530716630800 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.04.18:03:51 Progress: Reading input file " "2018.07.04.18:03:51 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530716631603 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.04.18:03:51 Progress: Adding rs232_0 \[altera_up_avalon_rs232 15.1\] " "2018.07.04.18:03:51 Progress: Adding rs232_0 \[altera_up_avalon_rs232 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530716631699 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.04.18:03:52 Progress: Parameterizing module rs232_0 " "2018.07.04.18:03:52 Progress: Parameterizing module rs232_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530716632881 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.04.18:03:52 Progress: Building connections " "2018.07.04.18:03:52 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530716632883 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.04.18:03:52 Progress: Parameterizing connections " "2018.07.04.18:03:52 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530716632884 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.04.18:03:52 Progress: Validating " "2018.07.04.18:03:52 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530716632912 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.04.18:03:53 Progress: Done reading input file " "2018.07.04.18:03:53 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530716633500 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_mcu: Generating uart_mcu \"uart_mcu\" for QUARTUS_SYNTH " "Uart_mcu: Generating uart_mcu \"uart_mcu\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530716639171 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rs232_0: Starting Generation of RS232 UART " "Rs232_0: Starting Generation of RS232 UART" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530716640475 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rs232_0: \"uart_mcu\" instantiated altera_up_avalon_rs232 \"rs232_0\" " "Rs232_0: \"uart_mcu\" instantiated altera_up_avalon_rs232 \"rs232_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530716640677 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_mcu: Done \"uart_mcu\" with 2 modules, 6 files " "Uart_mcu: Done \"uart_mcu\" with 2 modules, 6 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530716640697 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "uart_mcu.qsys " "Finished elaborating Qsys system entity \"uart_mcu.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530716641438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_uart/uart1.v 1 1 " "Found 1 design units, including 1 entities, in source file sd_uart/uart1.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart1 " "Found entity 1: uart1" {  } { { "sd_uart/uart1.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/sd_uart/uart1.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530716641478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530716641478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_uart/async_transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file sd_uart/async_transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_transmitter " "Found entity 1: async_transmitter" {  } { { "sd_uart/async_transmitter.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/sd_uart/async_transmitter.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530716641484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530716641484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_uart/async_receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file sd_uart/async_receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_receiver " "Found entity 1: async_receiver" {  } { { "sd_uart/async_receiver.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/sd_uart/async_receiver.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530716641490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530716641490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx " "Found entity 1: rx" {  } { { "rtl/rx.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/rtl/rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530716641499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530716641499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/uart_control.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/uart_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_control " "Found entity 1: uart_control" {  } { { "rtl/uart_control.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/rtl/uart_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530716641507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530716641507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ba1533_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ba1533_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 BA1533_RX " "Found entity 1: BA1533_RX" {  } { { "rtl/BA1533_RX.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/rtl/BA1533_RX.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530716641513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530716641513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rx_pll/rx_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rx_pll/rx_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_pll " "Found entity 1: rx_pll" {  } { { "rtl/rx_pll/rx_pll.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/rtl/rx_pll/rx_pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530716641519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530716641519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_mcu/submodules/altera_up_rs232_counters.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_mcu/submodules/altera_up_rs232_counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_counters " "Found entity 1: altera_up_rs232_counters" {  } { { "db/ip/uart_mcu/submodules/altera_up_rs232_counters.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/ip/uart_mcu/submodules/altera_up_rs232_counters.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530716641525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530716641525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_mcu/submodules/altera_up_rs232_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_mcu/submodules/altera_up_rs232_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_in_deserializer " "Found entity 1: altera_up_rs232_in_deserializer" {  } { { "db/ip/uart_mcu/submodules/altera_up_rs232_in_deserializer.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/ip/uart_mcu/submodules/altera_up_rs232_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530716641532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530716641532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_mcu/submodules/altera_up_rs232_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_mcu/submodules/altera_up_rs232_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_out_serializer " "Found entity 1: altera_up_rs232_out_serializer" {  } { { "db/ip/uart_mcu/submodules/altera_up_rs232_out_serializer.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/ip/uart_mcu/submodules/altera_up_rs232_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530716641538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530716641538 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_sync_fifo.v(138) " "Verilog HDL Module Instantiation warning at altera_up_sync_fifo.v(138): ignored dangling comma in List of Port Connections" {  } { { "db/ip/uart_mcu/submodules/altera_up_sync_fifo.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/ip/uart_mcu/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 1 0 "Analysis & Synthesis" 0 -1 1530716641542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_mcu/submodules/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_mcu/submodules/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_sync_fifo " "Found entity 1: altera_up_sync_fifo" {  } { { "db/ip/uart_mcu/submodules/altera_up_sync_fifo.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/ip/uart_mcu/submodules/altera_up_sync_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530716641543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530716641543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_mcu/submodules/uart_mcu_rs232_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_mcu/submodules/uart_mcu_rs232_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_mcu_rs232_0 " "Found entity 1: uart_mcu_rs232_0" {  } { { "db/ip/uart_mcu/submodules/uart_mcu_rs232_0.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/ip/uart_mcu/submodules/uart_mcu_rs232_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530716641550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530716641550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_mcu/uart_mcu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_mcu/uart_mcu.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_mcu " "Found entity 1: uart_mcu" {  } { { "db/ip/uart_mcu/uart_mcu.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/ip/uart_mcu/uart_mcu.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530716641555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530716641555 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BA1533_RX " "Elaborating entity \"BA1533_RX\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1530716641634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_pll rx_pll:rx_pll_c " "Elaborating entity \"rx_pll\" for hierarchy \"rx_pll:rx_pll_c\"" {  } { { "rtl/BA1533_RX.v" "rx_pll_c" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/rtl/BA1533_RX.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530716641668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll rx_pll:rx_pll_c\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"rx_pll:rx_pll_c\|altpll:altpll_component\"" {  } { { "rtl/rx_pll/rx_pll.v" "altpll_component" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/rtl/rx_pll/rx_pll.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530716641814 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rx_pll:rx_pll_c\|altpll:altpll_component " "Elaborated megafunction instantiation \"rx_pll:rx_pll_c\|altpll:altpll_component\"" {  } { { "rtl/rx_pll/rx_pll.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/rtl/rx_pll/rx_pll.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530716641855 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rx_pll:rx_pll_c\|altpll:altpll_component " "Instantiated megafunction \"rx_pll:rx_pll_c\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716641856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 4 " "Parameter \"clk0_divide_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716641856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716641856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716641856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716641856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 113 " "Parameter \"clk1_divide_by\" = \"113\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716641856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716641856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 9 " "Parameter \"clk1_multiply_by\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716641856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716641856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 10 " "Parameter \"clk2_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716641856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716641856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 9 " "Parameter \"clk2_multiply_by\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716641856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716641856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716641856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716641856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716641856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=rx_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=rx_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716641856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716641856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716641856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716641856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716641856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716641856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716641856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716641856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716641856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716641856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716641856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716641856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716641856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716641856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716641856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716641856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716641856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716641856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716641856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716641856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716641856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716641856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716641856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716641856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716641856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716641856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716641856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716641856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716641856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716641856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716641856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716641856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716641856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716641856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716641856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716641856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716641856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716641856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716641856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716641856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716641856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716641856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716641856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716641856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716641856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716641856 ""}  } { { "rtl/rx_pll/rx_pll.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/rtl/rx_pll/rx_pll.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1530716641856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/rx_pll_altpll1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/rx_pll_altpll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_pll_altpll1 " "Found entity 1: rx_pll_altpll1" {  } { { "db/rx_pll_altpll1.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/rx_pll_altpll1.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530716641993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530716641993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_pll_altpll1 rx_pll:rx_pll_c\|altpll:altpll_component\|rx_pll_altpll1:auto_generated " "Elaborating entity \"rx_pll_altpll1\" for hierarchy \"rx_pll:rx_pll_c\|altpll:altpll_component\|rx_pll_altpll1:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530716641993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_mcu uart_mcu:uart_mcu_c " "Elaborating entity \"uart_mcu\" for hierarchy \"uart_mcu:uart_mcu_c\"" {  } { { "rtl/BA1533_RX.v" "uart_mcu_c" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/rtl/BA1533_RX.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530716642026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_mcu_rs232_0 uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0 " "Elaborating entity \"uart_mcu_rs232_0\" for hierarchy \"uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\"" {  } { { "db/ip/uart_mcu/uart_mcu.v" "rs232_0" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/ip/uart_mcu/uart_mcu.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530716642056 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_data_parity uart_mcu_rs232_0.v(103) " "Verilog HDL or VHDL warning at uart_mcu_rs232_0.v(103): object \"write_data_parity\" assigned a value but never read" {  } { { "db/ip/uart_mcu/submodules/uart_mcu_rs232_0.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/ip/uart_mcu/submodules/uart_mcu_rs232_0.v" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1530716642057 "|BA1533_RX|uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_in_deserializer uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer " "Elaborating entity \"altera_up_rs232_in_deserializer\" for hierarchy \"uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\"" {  } { { "db/ip/uart_mcu/submodules/uart_mcu_rs232_0.v" "RS232_In_Deserializer" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/ip/uart_mcu/submodules/uart_mcu_rs232_0.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530716642089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_counters uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_rs232_counters:RS232_In_Counters " "Elaborating entity \"altera_up_rs232_counters\" for hierarchy \"uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_rs232_counters:RS232_In_Counters\"" {  } { { "db/ip/uart_mcu/submodules/altera_up_rs232_in_deserializer.v" "RS232_In_Counters" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/ip/uart_mcu/submodules/altera_up_rs232_in_deserializer.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530716642134 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 altera_up_rs232_counters.v(105) " "Verilog HDL assignment warning at altera_up_rs232_counters.v(105): truncated value with size 32 to match size of target (12)" {  } { { "db/ip/uart_mcu/submodules/altera_up_rs232_counters.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/ip/uart_mcu/submodules/altera_up_rs232_counters.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1530716642136 "|BA1533_RX|uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_sync_fifo uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO " "Elaborating entity \"altera_up_sync_fifo\" for hierarchy \"uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\"" {  } { { "db/ip/uart_mcu/submodules/altera_up_rs232_in_deserializer.v" "RS232_In_FIFO" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/ip/uart_mcu/submodules/altera_up_rs232_in_deserializer.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530716642190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\"" {  } { { "db/ip/uart_mcu/submodules/altera_up_sync_fifo.v" "Sync_FIFO" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/ip/uart_mcu/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530716642476 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\"" {  } { { "db/ip/uart_mcu/submodules/altera_up_sync_fifo.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/ip/uart_mcu/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530716642507 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716642507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716642507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716642507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716642507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716642507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716642507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716642507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716642507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716642507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716642507 ""}  } { { "db/ip/uart_mcu/submodules/altera_up_sync_fifo.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/ip/uart_mcu/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1530716642507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_0e31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_0e31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_0e31 " "Found entity 1: scfifo_0e31" {  } { { "db/scfifo_0e31.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/scfifo_0e31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530716642556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530716642556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_0e31 uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated " "Elaborating entity \"scfifo_0e31\" for hierarchy \"uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530716642557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_j531.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_j531.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_j531 " "Found entity 1: a_dpfifo_j531" {  } { { "db/a_dpfifo_j531.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/a_dpfifo_j531.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530716642586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530716642586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_j531 uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo " "Elaborating entity \"a_dpfifo_j531\" for hierarchy \"uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\"" {  } { { "db/scfifo_0e31.tdf" "dpfifo" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/scfifo_0e31.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530716642586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_35b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_35b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_35b1 " "Found entity 1: altsyncram_35b1" {  } { { "db/altsyncram_35b1.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/altsyncram_35b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530716642713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530716642713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_35b1 uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|altsyncram_35b1:FIFOram " "Elaborating entity \"altsyncram_35b1\" for hierarchy \"uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|altsyncram_35b1:FIFOram\"" {  } { { "db/a_dpfifo_j531.tdf" "FIFOram" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/a_dpfifo_j531.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530716642714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a78.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a78.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a78 " "Found entity 1: cmpr_a78" {  } { { "db/cmpr_a78.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/cmpr_a78.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530716642900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530716642900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a78 uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|cmpr_a78:almost_full_comparer " "Elaborating entity \"cmpr_a78\" for hierarchy \"uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|cmpr_a78:almost_full_comparer\"" {  } { { "db/a_dpfifo_j531.tdf" "almost_full_comparer" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/a_dpfifo_j531.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530716642901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a78 uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|cmpr_a78:three_comparison " "Elaborating entity \"cmpr_a78\" for hierarchy \"uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|cmpr_a78:three_comparison\"" {  } { { "db/a_dpfifo_j531.tdf" "three_comparison" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/a_dpfifo_j531.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530716642945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lka.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lka.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lka " "Found entity 1: cntr_lka" {  } { { "db/cntr_lka.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/cntr_lka.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530716643107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530716643107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_lka uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|cntr_lka:rd_ptr_msb " "Elaborating entity \"cntr_lka\" for hierarchy \"uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|cntr_lka:rd_ptr_msb\"" {  } { { "db/a_dpfifo_j531.tdf" "rd_ptr_msb" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/a_dpfifo_j531.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530716643107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2l6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2l6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2l6 " "Found entity 1: cntr_2l6" {  } { { "db/cntr_2l6.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/cntr_2l6.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530716643218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530716643218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2l6 uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|cntr_2l6:usedw_counter " "Elaborating entity \"cntr_2l6\" for hierarchy \"uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|cntr_2l6:usedw_counter\"" {  } { { "db/a_dpfifo_j531.tdf" "usedw_counter" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/a_dpfifo_j531.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530716643219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mka.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mka.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mka " "Found entity 1: cntr_mka" {  } { { "db/cntr_mka.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/cntr_mka.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530716643301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530716643301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_mka uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|cntr_mka:wr_ptr " "Elaborating entity \"cntr_mka\" for hierarchy \"uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|cntr_mka:wr_ptr\"" {  } { { "db/a_dpfifo_j531.tdf" "wr_ptr" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/a_dpfifo_j531.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530716643301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_out_serializer uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer " "Elaborating entity \"altera_up_rs232_out_serializer\" for hierarchy \"uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer\"" {  } { { "db/ip/uart_mcu/submodules/uart_mcu_rs232_0.v" "RS232_Out_Serializer" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/ip/uart_mcu/submodules/uart_mcu_rs232_0.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530716643326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_control uart_control:uart_control_c " "Elaborating entity \"uart_control\" for hierarchy \"uart_control:uart_control_c\"" {  } { { "rtl/BA1533_RX.v" "uart_control_c" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/rtl/BA1533_RX.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530716643659 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_data uart_control.v(19) " "Verilog HDL or VHDL warning at uart_control.v(19): object \"reg_data\" assigned a value but never read" {  } { { "rtl/uart_control.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/rtl/uart_control.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1530716643660 "|BA1533_RX|uart_control:uart_control_c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx rx:rx_c " "Elaborating entity \"rx\" for hierarchy \"rx:rx_c\"" {  } { { "rtl/BA1533_RX.v" "rx_c" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/rtl/BA1533_RX.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530716643683 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_bit_data_cnt rx.v(33) " "Verilog HDL or VHDL warning at rx.v(33): object \"rx_bit_data_cnt\" assigned a value but never read" {  } { { "rtl/rx.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/rtl/rx.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1530716643684 "|BA1533_RX|rx:rx_c"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cf14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cf14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cf14 " "Found entity 1: altsyncram_cf14" {  } { { "db/altsyncram_cf14.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/altsyncram_cf14.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530716647177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530716647177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_f7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_f7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_f7c " "Found entity 1: mux_f7c" {  } { { "db/mux_f7c.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/mux_f7c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530716647598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530716647598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3af " "Found entity 1: decode_3af" {  } { { "db/decode_3af.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/decode_3af.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530716647700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530716647700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5th.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_5th.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5th " "Found entity 1: cntr_5th" {  } { { "db/cntr_5th.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/cntr_5th.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530716647946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530716647946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_krb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_krb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_krb " "Found entity 1: cmpr_krb" {  } { { "db/cmpr_krb.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/cmpr_krb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530716648013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530716648013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_uji.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_uji.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_uji " "Found entity 1: cntr_uji" {  } { { "db/cntr_uji.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/cntr_uji.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530716648159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530716648159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2rh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2rh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2rh " "Found entity 1: cntr_2rh" {  } { { "db/cntr_2rh.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/cntr_2rh.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530716648395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530716648395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hrb " "Found entity 1: cmpr_hrb" {  } { { "db/cmpr_hrb.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/cmpr_hrb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530716648458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530716648458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_odi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_odi " "Found entity 1: cntr_odi" {  } { { "db/cntr_odi.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/cntr_odi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530716648557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530716648557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_drb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_drb " "Found entity 1: cmpr_drb" {  } { { "db/cmpr_drb.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/cmpr_drb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530716648643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530716648643 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530716649539 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1530716649638 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.07.04.18:04:14 Progress: Loading sld1e9b8050/alt_sld_fab_wrapper_hw.tcl " "2018.07.04.18:04:14 Progress: Loading sld1e9b8050/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530716654455 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530716657636 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530716657827 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530716661659 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530716661708 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530716661760 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530716661830 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530716661841 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530716661843 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1530716662582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1e9b8050/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1e9b8050/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld1e9b8050/alt_sld_fab.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/ip/sld1e9b8050/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530716662806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530716662806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1e9b8050/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1e9b8050/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld1e9b8050/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/ip/sld1e9b8050/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530716662841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530716662841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1e9b8050/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1e9b8050/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld1e9b8050/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/ip/sld1e9b8050/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530716662843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530716662843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1e9b8050/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1e9b8050/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld1e9b8050/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/ip/sld1e9b8050/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530716662862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530716662862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1e9b8050/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld1e9b8050/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld1e9b8050/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/ip/sld1e9b8050/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530716662901 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld1e9b8050/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/ip/sld1e9b8050/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530716662901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530716662901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1e9b8050/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1e9b8050/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld1e9b8050/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/ip/sld1e9b8050/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530716662922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530716662922 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|altsyncram_35b1:FIFOram\|q_b\[0\] " "Synthesized away node \"uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|altsyncram_35b1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_35b1.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/altsyncram_35b1.tdf" 38 2 0 } } { "db/a_dpfifo_j531.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/a_dpfifo_j531.tdf" 46 2 0 } } { "db/scfifo_0e31.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/scfifo_0e31.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/uart_mcu/submodules/altera_up_sync_fifo.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/ip/uart_mcu/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "db/ip/uart_mcu/submodules/altera_up_rs232_in_deserializer.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/ip/uart_mcu/submodules/altera_up_rs232_in_deserializer.v" 187 0 0 } } { "db/ip/uart_mcu/submodules/uart_mcu_rs232_0.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/ip/uart_mcu/submodules/uart_mcu_rs232_0.v" 156 0 0 } } { "db/ip/uart_mcu/uart_mcu.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/ip/uart_mcu/uart_mcu.v" 34 0 0 } } { "rtl/BA1533_RX.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/rtl/BA1533_RX.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1530716665565 "|BA1533_RX|uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|altsyncram_35b1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|altsyncram_35b1:FIFOram\|q_b\[1\] " "Synthesized away node \"uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|altsyncram_35b1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_35b1.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/altsyncram_35b1.tdf" 68 2 0 } } { "db/a_dpfifo_j531.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/a_dpfifo_j531.tdf" 46 2 0 } } { "db/scfifo_0e31.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/scfifo_0e31.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/uart_mcu/submodules/altera_up_sync_fifo.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/ip/uart_mcu/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "db/ip/uart_mcu/submodules/altera_up_rs232_in_deserializer.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/ip/uart_mcu/submodules/altera_up_rs232_in_deserializer.v" 187 0 0 } } { "db/ip/uart_mcu/submodules/uart_mcu_rs232_0.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/ip/uart_mcu/submodules/uart_mcu_rs232_0.v" 156 0 0 } } { "db/ip/uart_mcu/uart_mcu.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/ip/uart_mcu/uart_mcu.v" 34 0 0 } } { "rtl/BA1533_RX.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/rtl/BA1533_RX.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1530716665565 "|BA1533_RX|uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|altsyncram_35b1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|altsyncram_35b1:FIFOram\|q_b\[2\] " "Synthesized away node \"uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|altsyncram_35b1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_35b1.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/altsyncram_35b1.tdf" 98 2 0 } } { "db/a_dpfifo_j531.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/a_dpfifo_j531.tdf" 46 2 0 } } { "db/scfifo_0e31.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/scfifo_0e31.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/uart_mcu/submodules/altera_up_sync_fifo.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/ip/uart_mcu/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "db/ip/uart_mcu/submodules/altera_up_rs232_in_deserializer.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/ip/uart_mcu/submodules/altera_up_rs232_in_deserializer.v" 187 0 0 } } { "db/ip/uart_mcu/submodules/uart_mcu_rs232_0.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/ip/uart_mcu/submodules/uart_mcu_rs232_0.v" 156 0 0 } } { "db/ip/uart_mcu/uart_mcu.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/ip/uart_mcu/uart_mcu.v" 34 0 0 } } { "rtl/BA1533_RX.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/rtl/BA1533_RX.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1530716665565 "|BA1533_RX|uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|altsyncram_35b1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|altsyncram_35b1:FIFOram\|q_b\[3\] " "Synthesized away node \"uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|altsyncram_35b1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_35b1.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/altsyncram_35b1.tdf" 128 2 0 } } { "db/a_dpfifo_j531.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/a_dpfifo_j531.tdf" 46 2 0 } } { "db/scfifo_0e31.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/scfifo_0e31.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/uart_mcu/submodules/altera_up_sync_fifo.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/ip/uart_mcu/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "db/ip/uart_mcu/submodules/altera_up_rs232_in_deserializer.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/ip/uart_mcu/submodules/altera_up_rs232_in_deserializer.v" 187 0 0 } } { "db/ip/uart_mcu/submodules/uart_mcu_rs232_0.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/ip/uart_mcu/submodules/uart_mcu_rs232_0.v" 156 0 0 } } { "db/ip/uart_mcu/uart_mcu.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/ip/uart_mcu/uart_mcu.v" 34 0 0 } } { "rtl/BA1533_RX.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/rtl/BA1533_RX.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1530716665565 "|BA1533_RX|uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|altsyncram_35b1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|altsyncram_35b1:FIFOram\|q_b\[4\] " "Synthesized away node \"uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|altsyncram_35b1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_35b1.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/altsyncram_35b1.tdf" 158 2 0 } } { "db/a_dpfifo_j531.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/a_dpfifo_j531.tdf" 46 2 0 } } { "db/scfifo_0e31.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/scfifo_0e31.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/uart_mcu/submodules/altera_up_sync_fifo.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/ip/uart_mcu/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "db/ip/uart_mcu/submodules/altera_up_rs232_in_deserializer.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/ip/uart_mcu/submodules/altera_up_rs232_in_deserializer.v" 187 0 0 } } { "db/ip/uart_mcu/submodules/uart_mcu_rs232_0.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/ip/uart_mcu/submodules/uart_mcu_rs232_0.v" 156 0 0 } } { "db/ip/uart_mcu/uart_mcu.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/ip/uart_mcu/uart_mcu.v" 34 0 0 } } { "rtl/BA1533_RX.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/rtl/BA1533_RX.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1530716665565 "|BA1533_RX|uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|altsyncram_35b1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|altsyncram_35b1:FIFOram\|q_b\[5\] " "Synthesized away node \"uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|altsyncram_35b1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_35b1.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/altsyncram_35b1.tdf" 188 2 0 } } { "db/a_dpfifo_j531.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/a_dpfifo_j531.tdf" 46 2 0 } } { "db/scfifo_0e31.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/scfifo_0e31.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/uart_mcu/submodules/altera_up_sync_fifo.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/ip/uart_mcu/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "db/ip/uart_mcu/submodules/altera_up_rs232_in_deserializer.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/ip/uart_mcu/submodules/altera_up_rs232_in_deserializer.v" 187 0 0 } } { "db/ip/uart_mcu/submodules/uart_mcu_rs232_0.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/ip/uart_mcu/submodules/uart_mcu_rs232_0.v" 156 0 0 } } { "db/ip/uart_mcu/uart_mcu.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/ip/uart_mcu/uart_mcu.v" 34 0 0 } } { "rtl/BA1533_RX.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/rtl/BA1533_RX.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1530716665565 "|BA1533_RX|uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|altsyncram_35b1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|altsyncram_35b1:FIFOram\|q_b\[6\] " "Synthesized away node \"uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|altsyncram_35b1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_35b1.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/altsyncram_35b1.tdf" 218 2 0 } } { "db/a_dpfifo_j531.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/a_dpfifo_j531.tdf" 46 2 0 } } { "db/scfifo_0e31.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/scfifo_0e31.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/uart_mcu/submodules/altera_up_sync_fifo.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/ip/uart_mcu/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "db/ip/uart_mcu/submodules/altera_up_rs232_in_deserializer.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/ip/uart_mcu/submodules/altera_up_rs232_in_deserializer.v" 187 0 0 } } { "db/ip/uart_mcu/submodules/uart_mcu_rs232_0.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/ip/uart_mcu/submodules/uart_mcu_rs232_0.v" 156 0 0 } } { "db/ip/uart_mcu/uart_mcu.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/ip/uart_mcu/uart_mcu.v" 34 0 0 } } { "rtl/BA1533_RX.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/rtl/BA1533_RX.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1530716665565 "|BA1533_RX|uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|altsyncram_35b1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|altsyncram_35b1:FIFOram\|q_b\[7\] " "Synthesized away node \"uart_mcu:uart_mcu_c\|uart_mcu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|altsyncram_35b1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_35b1.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/altsyncram_35b1.tdf" 248 2 0 } } { "db/a_dpfifo_j531.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/a_dpfifo_j531.tdf" 46 2 0 } } { "db/scfifo_0e31.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/scfifo_0e31.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/uart_mcu/submodules/altera_up_sync_fifo.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/ip/uart_mcu/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "db/ip/uart_mcu/submodules/altera_up_rs232_in_deserializer.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/ip/uart_mcu/submodules/altera_up_rs232_in_deserializer.v" 187 0 0 } } { "db/ip/uart_mcu/submodules/uart_mcu_rs232_0.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/ip/uart_mcu/submodules/uart_mcu_rs232_0.v" 156 0 0 } } { "db/ip/uart_mcu/uart_mcu.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/ip/uart_mcu/uart_mcu.v" 34 0 0 } } { "rtl/BA1533_RX.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/rtl/BA1533_RX.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1530716665565 "|BA1533_RX|uart_mcu:uart_mcu_c|uart_mcu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_0e31:auto_generated|a_dpfifo_j531:dpfifo|altsyncram_35b1:FIFOram|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1530716665565 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 1 0 "Analysis & Synthesis" 0 -1 1530716665565 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "rx:rx_c\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rx:rx_c\|Mult0\"" {  } { { "rtl/rx.v" "Mult0" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/rtl/rx.v" 88 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1530716665687 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "rx:rx_c\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"rx:rx_c\|Div0\"" {  } { { "rtl/rx.v" "Div0" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/rtl/rx.v" 88 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1530716665687 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1530716665687 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rx:rx_c\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"rx:rx_c\|lpm_mult:Mult0\"" {  } { { "rtl/rx.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/rtl/rx.v" 88 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530716665807 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rx:rx_c\|lpm_mult:Mult0 " "Instantiated megafunction \"rx:rx_c\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716665807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716665807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 39 " "Parameter \"LPM_WIDTHP\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716665807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 39 " "Parameter \"LPM_WIDTHR\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716665807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716665807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716665807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716665807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716665807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716665807 ""}  } { { "rtl/rx.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/rtl/rx.v" 88 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1530716665807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_5qs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_5qs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_5qs " "Found entity 1: mult_5qs" {  } { { "db/mult_5qs.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/mult_5qs.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530716665915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530716665915 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rx:rx_c\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"rx:rx_c\|lpm_divide:Div0\"" {  } { { "rtl/rx.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/rtl/rx.v" 88 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530716666056 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rx:rx_c\|lpm_divide:Div0 " "Instantiated megafunction \"rx:rx_c\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 36 " "Parameter \"LPM_WIDTHN\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716666057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 27 " "Parameter \"LPM_WIDTHD\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716666057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716666057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530716666057 ""}  } { { "rtl/rx.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/rtl/rx.v" 88 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1530716666057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fvl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fvl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fvl " "Found entity 1: lpm_divide_fvl" {  } { { "db/lpm_divide_fvl.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/lpm_divide_fvl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530716666146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530716666146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_hnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_hnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_hnh " "Found entity 1: sign_div_unsign_hnh" {  } { { "db/sign_div_unsign_hnh.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/sign_div_unsign_hnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530716666205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530716666205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_cle.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_cle.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_cle " "Found entity 1: alt_u_div_cle" {  } { { "db/alt_u_div_cle.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/alt_u_div_cle.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530716666380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530716666380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530716666612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530716666612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530716666744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530716666744 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "43 " "Ignored 43 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "43 " "Ignored 43 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1530716667454 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1530716667454 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led4 VCC " "Pin \"led4\" is stuck at VCC" {  } { { "rtl/BA1533_RX.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/rtl/BA1533_RX.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1530716667823 "|BA1533_RX|led4"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1530716667823 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530716667937 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "72 " "72 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1530716668503 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/output_files/BA1533_RX.map.smsg " "Generated suppressed messages file C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/output_files/BA1533_RX.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530716668819 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 353 409 0 0 56 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 353 of its 409 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 56 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1530716669904 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1530716670143 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530716670143 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "rtl/BA1533_RX.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/rtl/BA1533_RX.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1530716671000 "|BA1533_RX|UART_RXD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1530716671000 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5310 " "Implemented 5310 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1530716671003 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1530716671003 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5096 " "Implemented 5096 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1530716671003 ""} { "Info" "ICUT_CUT_TM_RAMS" "196 " "Implemented 196 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1530716671003 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1530716671003 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1530716671003 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1530716671003 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5102 " "Peak virtual memory: 5102 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1530716671237 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 04 18:04:31 2018 " "Processing ended: Wed Jul 04 18:04:31 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1530716671237 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:58 " "Elapsed time: 00:00:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1530716671237 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:41 " "Total CPU time (on all processors): 00:01:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1530716671237 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1530716671237 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1530716682056 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1530716682065 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 04 18:04:41 2018 " "Processing started: Wed Jul 04 18:04:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1530716682065 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1530716682065 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off BA1533_RX -c BA1533_RX " "Command: quartus_fit --read_settings_files=off --write_settings_files=off BA1533_RX -c BA1533_RX" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1530716682065 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1530716682178 ""}
{ "Info" "0" "" "Project  = BA1533_RX" {  } {  } 0 0 "Project  = BA1533_RX" 0 0 "Fitter" 0 0 1530716682179 ""}
{ "Info" "0" "" "Revision = BA1533_RX" {  } {  } 0 0 "Revision = BA1533_RX" 0 0 "Fitter" 0 0 1530716682179 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1530716682389 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "BA1533_RX 10M08SAU169I7G " "Selected device 10M08SAU169I7G for design \"BA1533_RX\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1530716682463 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1530716682495 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1530716682495 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "rx_pll:rx_pll_c\|altpll:altpll_component\|rx_pll_altpll1:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"rx_pll:rx_pll_c\|altpll:altpll_component\|rx_pll_altpll1:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "rx_pll:rx_pll_c\|altpll:altpll_component\|rx_pll_altpll1:auto_generated\|wire_pll1_clk\[0\] 1 4 0 0 " "Implementing clock multiplication of 1, clock division of 4, and phase shift of 0 degrees (0 ps) for rx_pll:rx_pll_c\|altpll:altpll_component\|rx_pll_altpll1:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/rx_pll_altpll1.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/rx_pll_altpll1.v" 44 -1 0 } } { "" "" { Generic "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/" { { 0 { 0 ""} 0 715 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1530716682550 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "rx_pll:rx_pll_c\|altpll:altpll_component\|rx_pll_altpll1:auto_generated\|wire_pll1_clk\[1\] 9 113 0 0 " "Implementing clock multiplication of 9, clock division of 113, and phase shift of 0 degrees (0 ps) for rx_pll:rx_pll_c\|altpll:altpll_component\|rx_pll_altpll1:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/rx_pll_altpll1.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/rx_pll_altpll1.v" 44 -1 0 } } { "" "" { Generic "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/" { { 0 { 0 ""} 0 716 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1530716682550 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "rx_pll:rx_pll_c\|altpll:altpll_component\|rx_pll_altpll1:auto_generated\|wire_pll1_clk\[2\] 9 10 0 0 " "Implementing clock multiplication of 9, clock division of 10, and phase shift of 0 degrees (0 ps) for rx_pll:rx_pll_c\|altpll:altpll_component\|rx_pll_altpll1:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/rx_pll_altpll1.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/rx_pll_altpll1.v" 44 -1 0 } } { "" "" { Generic "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/" { { 0 { 0 ""} 0 717 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1530716682550 ""}  } { { "db/rx_pll_altpll1.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/rx_pll_altpll1.v" 44 -1 0 } } { "" "" { Generic "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/" { { 0 { 0 ""} 0 715 10611 11489 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1530716682550 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1530716682700 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1530716682707 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Run the PowerPlay Early Power Estimator File to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Run the PowerPlay Early Power Estimator File to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 1 0 "Fitter" 0 -1 1530716682898 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SAU169I7G " "Device 10M16SAU169I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1530716682907 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1530716682907 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ D7 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location D7" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/" { { 0 { 0 ""} 0 14561 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1530716682921 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ E7 " "Pin ~ALTERA_nCONFIG~ is reserved at location E7" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/" { { 0 { 0 ""} 0 14563 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1530716682921 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ C4 " "Pin ~ALTERA_nSTATUS~ is reserved at location C4" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/" { { 0 { 0 ""} 0 14565 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1530716682921 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ C5 " "Pin ~ALTERA_CONF_DONE~ is reserved at location C5" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/" { { 0 { 0 ""} 0 14567 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1530716682921 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1530716682921 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1530716682921 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1530716682921 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1530716682921 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1530716682921 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1530716683028 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1530716684377 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1530716684377 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1530716684377 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1530716684377 ""}
{ "Info" "ISTA_SDC_FOUND" "BA1533_RX.out.sdc " "Reading SDC File: 'BA1533_RX.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1530716684422 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "BA1533_RX.out.sdc 47 clk9MHz_offset30 register " "Ignored filter at BA1533_RX.out.sdc(47): clk9MHz_offset30 could not be matched with a register" {  } { { "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/BA1533_RX.out.sdc" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/BA1533_RX.out.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1530716684423 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock BA1533_RX.out.sdc 47 Argument <targets> is an empty collection " "Ignored create_generated_clock at BA1533_RX.out.sdc(47): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name clk9MHz_offset30 -source \[get_ports \{clk\}\] \[get_registers \{clk9MHz_offset30\}\] " "create_generated_clock -name clk9MHz_offset30 -source \[get_ports \{clk\}\] \[get_registers \{clk9MHz_offset30\}\]" {  } { { "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/BA1533_RX.out.sdc" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/BA1533_RX.out.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1530716684423 ""}  } { { "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/BA1533_RX.out.sdc" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/BA1533_RX.out.sdc" 47 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1530716684423 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{rx_pll_c\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{rx_pll_c\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530716684425 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{rx_pll_c\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 113 -multiply_by 9 -duty_cycle 50.00 -name \{rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{rx_pll_c\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 113 -multiply_by 9 -duty_cycle 50.00 -name \{rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530716684425 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{rx_pll_c\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -multiply_by 9 -duty_cycle 50.00 -name \{rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{rx_pll_c\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -multiply_by 9 -duty_cycle 50.00 -name \{rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530716684425 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1530716684425 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1530716684425 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1530716684497 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1530716684497 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1530716684541 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1530716684543 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1530716684544 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1530716684544 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1530716684544 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000          clk " "  10.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1530716684544 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  40.000 rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1530716684544 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 125.555 rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[1\] " " 125.555 rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1530716684544 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  11.111 rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "  11.111 rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1530716684544 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1530716684544 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN F13 (CLK3p, DIFFIO_RX_R16p, DIFFOUT_R16p, High_Speed)) " "Automatically promoted node clk~input (placed in PIN F13 (CLK3p, DIFFIO_RX_R16p, DIFFOUT_R16p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1530716685073 ""}  } { { "rtl/BA1533_RX.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/rtl/BA1533_RX.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/" { { 0 { 0 ""} 0 14544 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1530716685073 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rx_pll:rx_pll_c\|altpll:altpll_component\|rx_pll_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node rx_pll:rx_pll_c\|altpll:altpll_component\|rx_pll_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1530716685073 ""}  } { { "db/rx_pll_altpll1.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/rx_pll_altpll1.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/" { { 0 { 0 ""} 0 715 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1530716685073 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rx_pll:rx_pll_c\|altpll:altpll_component\|rx_pll_altpll1:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node rx_pll:rx_pll_c\|altpll:altpll_component\|rx_pll_altpll1:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1530716685073 ""}  } { { "db/rx_pll_altpll1.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/rx_pll_altpll1.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/" { { 0 { 0 ""} 0 715 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1530716685073 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rx_pll:rx_pll_c\|altpll:altpll_component\|rx_pll_altpll1:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1) " "Automatically promoted node rx_pll:rx_pll_c\|altpll:altpll_component\|rx_pll_altpll1:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1530716685073 ""}  } { { "db/rx_pll_altpll1.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/rx_pll_altpll1.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/" { { 0 { 0 ""} 0 715 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1530716685073 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1530716685073 ""}  } { { "temporary_test_loc" "" { Generic "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/" { { 0 { 0 ""} 0 2926 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1530716685073 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1530716685073 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "temporary_test_loc" "" { Generic "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/" { { 0 { 0 ""} 0 8973 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1530716685073 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "temporary_test_loc" "" { Generic "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/" { { 0 { 0 ""} 0 3660 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1530716685073 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1530716685073 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 852 -1 0 } } { "temporary_test_loc" "" { Generic "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/" { { 0 { 0 ""} 0 6217 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1530716685073 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1530716686482 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1530716686497 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1530716686499 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1530716686516 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1530716686549 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1530716686576 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1530716686827 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1530716686838 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1530716686838 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "rx_pll:rx_pll_c\|altpll:altpll_component\|rx_pll_altpll1:auto_generated\|pll1 0 " "PLL \"rx_pll:rx_pll_c\|altpll:altpll_component\|rx_pll_altpll1:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] rx_pll:rx_pll_c\|altpll:altpll_component\|rx_pll_altpll1:auto_generated\|pll1 driven by clk~inputclkctrl which is OUTCLK output port of Clock control block type node clk~inputclkctrl " "Input port INCLK\[0\] of node \"rx_pll:rx_pll_c\|altpll:altpll_component\|rx_pll_altpll1:auto_generated\|pll1\" is driven by clk~inputclkctrl which is OUTCLK output port of Clock control block type node clk~inputclkctrl" {  } { { "db/rx_pll_altpll1.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/rx_pll_altpll1.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "rtl/rx_pll/rx_pll.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/rtl/rx_pll/rx_pll.v" 99 0 0 } } { "rtl/BA1533_RX.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/rtl/BA1533_RX.v" 78 0 0 } } { "rtl/BA1533_RX.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/rtl/BA1533_RX.v" 29 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1530716687305 ""}  } { { "db/rx_pll_altpll1.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/db/rx_pll_altpll1.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "rtl/rx_pll/rx_pll.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/rtl/rx_pll/rx_pll.v" 99 0 0 } } { "rtl/BA1533_RX.v" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/rtl/BA1533_RX.v" 78 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1530716687305 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530716687426 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1530716687446 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1530716689095 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530716690824 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1530716690875 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1530716698508 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530716698508 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1530716700009 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X10_Y0 X20_Y12 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12" {  } { { "loc" "" { Generic "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12"} { { 12 { 0 ""} 10 0 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1530716703924 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1530716703924 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1530716706780 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1530716706780 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530716706784 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 5.07 " "Total time spent on timing analysis during the Fitter is 5.07 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1530716706987 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1530716707151 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1530716709502 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1530716709603 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1530716711931 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530716714336 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "rx_bit_data 2.5 V A11 " "Pin rx_bit_data uses I/O standard 2.5 V located at A11 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1530716715039 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/output_files/BA1533_RX.fit.smsg " "Generated suppressed messages file C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/output_files/BA1533_RX.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1530716715557 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5643 " "Peak virtual memory: 5643 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1530716717994 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 04 18:05:17 2018 " "Processing ended: Wed Jul 04 18:05:17 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1530716717994 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1530716717994 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1530716717994 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1530716717994 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1530716725802 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1530716725811 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 04 18:05:25 2018 " "Processing started: Wed Jul 04 18:05:25 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1530716725811 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1530716725811 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off BA1533_RX -c BA1533_RX " "Command: quartus_asm --read_settings_files=off --write_settings_files=off BA1533_RX -c BA1533_RX" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1530716725811 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1530716727047 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1530716727093 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4898 " "Peak virtual memory: 4898 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1530716727701 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 04 18:05:27 2018 " "Processing ended: Wed Jul 04 18:05:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1530716727701 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1530716727701 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1530716727701 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1530716727701 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1530716735793 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "PowerPlay Power Analyzer Quartus Prime " "Running Quartus Prime PowerPlay Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1530716735808 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 04 18:05:35 2018 " "Processing started: Wed Jul 04 18:05:35 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1530716735808 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1530716735808 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off BA1533_RX -c BA1533_RX " "Command: quartus_pow --read_settings_files=off --write_settings_files=off BA1533_RX -c BA1533_RX" {  } {  } 0 0 "Command: %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1530716735808 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1530716736425 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1530716736425 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1530716737127 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1530716737127 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1530716737127 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "PowerPlay Power Analyzer" 0 -1 1530716737127 ""}
{ "Info" "ISTA_SDC_FOUND" "BA1533_RX.out.sdc " "Reading SDC File: 'BA1533_RX.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "PowerPlay Power Analyzer" 0 -1 1530716737180 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "BA1533_RX.out.sdc 47 clk9MHz_offset30 register " "Ignored filter at BA1533_RX.out.sdc(47): clk9MHz_offset30 could not be matched with a register" {  } { { "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/BA1533_RX.out.sdc" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/BA1533_RX.out.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1530716737181 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock BA1533_RX.out.sdc 47 Argument <targets> is an empty collection " "Ignored create_generated_clock at BA1533_RX.out.sdc(47): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name clk9MHz_offset30 -source \[get_ports \{clk\}\] \[get_registers \{clk9MHz_offset30\}\] " "create_generated_clock -name clk9MHz_offset30 -source \[get_ports \{clk\}\] \[get_registers \{clk9MHz_offset30\}\]" {  } { { "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/BA1533_RX.out.sdc" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/BA1533_RX.out.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1530716737182 ""}  } { { "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/BA1533_RX.out.sdc" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/BA1533_RX.out.sdc" 47 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1530716737182 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{rx_pll_c\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{rx_pll_c\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530716737183 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{rx_pll_c\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 113 -multiply_by 9 -duty_cycle 50.00 -name \{rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{rx_pll_c\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 113 -multiply_by 9 -duty_cycle 50.00 -name \{rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530716737183 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{rx_pll_c\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -multiply_by 9 -duty_cycle 50.00 -name \{rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{rx_pll_c\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -multiply_by 9 -duty_cycle 50.00 -name \{rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530716737183 ""}  } {  } 0 332110 "%1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1530716737183 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "PowerPlay Power Analyzer" 0 -1 1530716737184 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1530716737231 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "PowerPlay Power Analyzer" 0 -1 1530716737231 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1530716737259 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "PowerPlay Power Analyzer" 0 -1 1530716737351 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "PowerPlay Power Analyzer" 0 -1 1530716737372 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "PowerPlay Power Analyzer" 0 -1 1530716737478 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "PowerPlay Power Analyzer" 0 -1 1530716737671 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "PowerPlay Power Analyzer" 0 -1 1530716737775 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "PowerPlay Power Analyzer" 0 -1 1530716740317 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "4.444 millions of transitions / sec " "Average toggle rate for this design is 4.444 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1530716741611 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "253.38 mW " "Total thermal power estimate for the design is 253.38 mW" {  } { { "c:/altera_lite/15.1/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/altera_lite/15.1/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1530716741826 ""}
{ "Info" "IQEXE_ERROR_COUNT" "PowerPlay Power Analyzer 0 s 3 s Quartus Prime " "Quartus Prime PowerPlay Power Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5034 " "Peak virtual memory: 5034 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1530716742154 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 04 18:05:42 2018 " "Processing ended: Wed Jul 04 18:05:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1530716742154 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1530716742154 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1530716742154 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1530716742154 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "PowerPlay Power Analyzer" 0 -1 1530716750191 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1530716750201 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 04 18:05:49 2018 " "Processing started: Wed Jul 04 18:05:49 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1530716750201 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530716750201 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta BA1533_RX -c BA1533_RX " "Command: quartus_sta BA1533_RX -c BA1533_RX" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530716750202 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1530716750322 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530716750627 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530716750661 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530716750661 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1530716751017 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1530716751017 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1530716751017 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530716751017 ""}
{ "Info" "ISTA_SDC_FOUND" "BA1533_RX.out.sdc " "Reading SDC File: 'BA1533_RX.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530716751068 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "BA1533_RX.out.sdc 47 clk9MHz_offset30 register " "Ignored filter at BA1533_RX.out.sdc(47): clk9MHz_offset30 could not be matched with a register" {  } { { "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/BA1533_RX.out.sdc" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/BA1533_RX.out.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530716751069 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock BA1533_RX.out.sdc 47 Argument <targets> is an empty collection " "Ignored create_generated_clock at BA1533_RX.out.sdc(47): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name clk9MHz_offset30 -source \[get_ports \{clk\}\] \[get_registers \{clk9MHz_offset30\}\] " "create_generated_clock -name clk9MHz_offset30 -source \[get_ports \{clk\}\] \[get_registers \{clk9MHz_offset30\}\]" {  } { { "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/BA1533_RX.out.sdc" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/BA1533_RX.out.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1530716751069 ""}  } { { "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/BA1533_RX.out.sdc" "" { Text "C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/BA1533_RX.out.sdc" 47 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530716751069 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{rx_pll_c\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{rx_pll_c\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530716751071 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{rx_pll_c\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 113 -multiply_by 9 -duty_cycle 50.00 -name \{rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{rx_pll_c\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 113 -multiply_by 9 -duty_cycle 50.00 -name \{rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530716751071 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{rx_pll_c\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -multiply_by 9 -duty_cycle 50.00 -name \{rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{rx_pll_c\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -multiply_by 9 -duty_cycle 50.00 -name \{rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530716751071 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530716751071 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1530716751071 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1530716751186 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1530716751186 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530716751204 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1530716751206 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1530716751233 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1530716751299 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530716751319 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.965 " "Worst-case setup slack is -1.965" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530716751334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530716751334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.965            -363.499 clk  " "   -1.965            -363.499 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530716751334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.614              -0.614 rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.614              -0.614 rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530716751334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.336              -0.595 rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.336              -0.595 rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530716751334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.228              -0.668 rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.228              -0.668 rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530716751334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.322               0.000 altera_reserved_tck  " "   43.322               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530716751334 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530716751334 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.237 " "Worst-case hold slack is 0.237" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530716751368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530716751368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.237               0.000 clk  " "    0.237               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530716751368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.262               0.000 rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.262               0.000 rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530716751368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.346               0.000 altera_reserved_tck  " "    0.346               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530716751368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.347               0.000 rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530716751368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.545               0.000 rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.545               0.000 rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530716751368 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530716751368 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.058 " "Worst-case recovery slack is 48.058" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530716751388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530716751388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.058               0.000 altera_reserved_tck  " "   48.058               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530716751388 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530716751388 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.309 " "Worst-case removal slack is 1.309" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530716751406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530716751406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.309               0.000 altera_reserved_tck  " "    1.309               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530716751406 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530716751406 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.562 " "Worst-case minimum pulse width slack is 4.562" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530716751458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530716751458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.562               0.000 clk  " "    4.562               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530716751458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.293               0.000 rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    5.293               0.000 rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530716751458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.662               0.000 rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.662               0.000 rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530716751458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.517               0.000 altera_reserved_tck  " "   49.517               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530716751458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   62.509               0.000 rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   62.509               0.000 rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530716751458 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530716751458 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 201 synchronizer chains. " "Report Metastability: Found 201 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1530716751515 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530716751515 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1530716751537 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530716751571 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530716754143 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1530716754336 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1530716754336 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530716754337 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530716754405 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.736 " "Worst-case setup slack is -1.736" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530716754424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530716754424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.736            -315.706 clk  " "   -1.736            -315.706 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530716754424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.698              -0.698 rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.698              -0.698 rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530716754424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.197              -0.284 rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.197              -0.284 rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530716754424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.063              -0.063 rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.063              -0.063 rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530716754424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.096               0.000 altera_reserved_tck  " "   44.096               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530716754424 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530716754424 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.225 " "Worst-case hold slack is 0.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530716754473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530716754473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.225               0.000 clk  " "    0.225               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530716754473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.258               0.000 rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.258               0.000 rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530716754473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 altera_reserved_tck  " "    0.297               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530716754473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.298               0.000 rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530716754473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.486               0.000 rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.486               0.000 rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530716754473 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530716754473 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.272 " "Worst-case recovery slack is 48.272" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530716754495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530716754495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.272               0.000 altera_reserved_tck  " "   48.272               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530716754495 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530716754495 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.170 " "Worst-case removal slack is 1.170" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530716754514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530716754514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.170               0.000 altera_reserved_tck  " "    1.170               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530716754514 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530716754514 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.599 " "Worst-case minimum pulse width slack is 4.599" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530716754546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530716754546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.599               0.000 clk  " "    4.599               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530716754546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.292               0.000 rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    5.292               0.000 rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530716754546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.665               0.000 rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.665               0.000 rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530716754546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.539               0.000 altera_reserved_tck  " "   49.539               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530716754546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   62.512               0.000 rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   62.512               0.000 rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530716754546 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530716754546 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 201 synchronizer chains. " "Report Metastability: Found 201 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1530716754661 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530716754661 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1530716754678 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1530716755088 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1530716755088 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530716755088 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530716755105 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.441 " "Worst-case setup slack is -0.441" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530716755121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530716755121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.441             -26.848 clk  " "   -0.441             -26.848 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530716755121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.223               0.000 rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.223               0.000 rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530716755121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.441               0.000 rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.441               0.000 rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530716755121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.521               0.000 rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.521               0.000 rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530716755121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.514               0.000 altera_reserved_tck  " "   47.514               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530716755121 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530716755121 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.007 " "Worst-case hold slack is 0.007" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530716755156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530716755156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.007               0.000 rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.007               0.000 rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530716755156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.053               0.000 rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.053               0.000 rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530716755156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.086               0.000 clk  " "    0.086               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530716755156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 altera_reserved_tck  " "    0.144               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530716755156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.145               0.000 rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530716755156 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530716755156 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.378 " "Worst-case recovery slack is 49.378" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530716755176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530716755176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.378               0.000 altera_reserved_tck  " "   49.378               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530716755176 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530716755176 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.537 " "Worst-case removal slack is 0.537" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530716755195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530716755195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.537               0.000 altera_reserved_tck  " "    0.537               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530716755195 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530716755195 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.412 " "Worst-case minimum pulse width slack is 4.412" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530716755216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530716755216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.412               0.000 clk  " "    4.412               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530716755216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.337               0.000 rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    5.337               0.000 rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530716755216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.720               0.000 rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.720               0.000 rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530716755216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.396               0.000 altera_reserved_tck  " "   49.396               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530716755216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   62.558               0.000 rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   62.558               0.000 rx_pll_c\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530716755216 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530716755216 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 201 synchronizer chains. " "Report Metastability: Found 201 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1530716755266 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 201 " "Number of Synchronizer Chains Found: 201" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1530716755266 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1530716755266 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1530716755266 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 10.711 ns " "Worst Case Available Settling Time: 10.711 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1530716755266 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1530716755266 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530716755266 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530716756412 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530716756412 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5021 " "Peak virtual memory: 5021 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1530716756790 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 04 18:05:56 2018 " "Processing ended: Wed Jul 04 18:05:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1530716756790 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1530716756790 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1530716756790 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530716756790 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530716764592 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1530716764602 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 04 18:06:04 2018 " "Processing started: Wed Jul 04 18:06:04 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1530716764602 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1530716764602 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off BA1533_RX -c BA1533_RX " "Command: quartus_eda --read_settings_files=off --write_settings_files=off BA1533_RX -c BA1533_RX" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1530716764602 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 0 0 "EDA Netlist Writer" 0 -1 1530716765378 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BA1533_RX.vho C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/simulation/modelsim/ simulation " "Generated file BA1533_RX.vho in folder \"C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1530716766203 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4910 " "Peak virtual memory: 4910 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1530716766665 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 04 18:06:06 2018 " "Processing ended: Wed Jul 04 18:06:06 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1530716766665 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1530716766665 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1530716766665 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1530716766665 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 21 s " "Quartus Prime Full Compilation was successful. 0 errors, 21 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1530716767382 ""}
