Analysis & Synthesis report for rc4
Thu Jun 13 12:17:17 2024
Quartus Prime Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Default Parameter Settings
  5. Parallel Compilation
  6. Analysis & Synthesis Source Files Read
  7. Analysis & Synthesis Resource Usage Summary
  8. Analysis & Synthesis Resource Utilization by Entity
  9. Analysis & Synthesis RAM Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1
 17. Source assignments for switches_fsm:key_switches_control
 18. Source assignments for shuffle_fsm:shuffle_control
 19. Source assignments for encrypted_data_memory:rom_memory|altsyncram:altsyncram_component|altsyncram_1ju1:auto_generated|altsyncram_e803:altsyncram1
 20. Source assignments for sld_signaltap:Shuffle_mem
 21. Source assignments for sld_signaltap:switches
 22. Source assignments for sld_signaltap:time_machine
 23. Parameter Settings for User Entity Instance: s_memory:s_memory_controller|altsyncram:altsyncram_component
 24. Parameter Settings for User Entity Instance: shuffle_fsm:shuffle_control
 25. Parameter Settings for User Entity Instance: encrypted_data_memory:rom_memory|altsyncram:altsyncram_component
 26. Parameter Settings for Inferred Entity Instance: sld_signaltap:Shuffle_mem
 27. Parameter Settings for Inferred Entity Instance: sld_signaltap:switches
 28. Parameter Settings for Inferred Entity Instance: sld_signaltap:time_machine
 29. Parameter Settings for Inferred Entity Instance: shuffle_fsm:shuffle_control|lpm_divide:Mod0
 30. altsyncram Parameter Settings by Entity Instance
 31. Port Connectivity Checks: "read_rom_mem:comb_73"
 32. Port Connectivity Checks: "encrypted_data_memory:rom_memory"
 33. Port Connectivity Checks: "shuffle_fsm:shuffle_control"
 34. Port Connectivity Checks: "switches_fsm:key_switches_control"
 35. Port Connectivity Checks: "time_machine:comb_3"
 36. SignalTap II Logic Analyzer Settings
 37. In-System Memory Content Editor Settings
 38. Post-Synthesis Netlist Statistics for Top Partition
 39. Elapsed Time Per Partition
 40. Connections to In-System Debugging Instance "Shuffle_mem"
 41. Connections to In-System Debugging Instance "time_machine"
 42. Connections to In-System Debugging Instance "switches"
 43. Analysis & Synthesis Messages
 44. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Jun 13 12:17:17 2024       ;
; Quartus Prime Version           ; 16.1.2 Build 203 01/18/2017 SJ Lite Edition ;
; Revision Name                   ; rc4                                         ;
; Top-level Entity Name           ; ksa                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 2399                                        ;
; Total pins                      ; 21                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 15,488                                      ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; ksa                ; rc4                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Verilog Show LMF Mapping Messages                                               ; Off                ;                    ;
; Verilog Version                                                                 ; SystemVerilog_2005 ; Verilog_2001       ;
; Extract Verilog State Machines                                                  ; Off                ; On                 ;
; Extract VHDL State Machines                                                     ; Off                ; On                 ;
; Iteration limit for non-constant Verilog loops                                  ; 5000               ; 250                ;
; Auto ROM Replacement                                                            ; Off                ; On                 ;
; Auto RAM Replacement                                                            ; Off                ; On                 ;
; Synchronization Register Chain Length                                           ; 2                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Off                ; Normal compilation ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------+
; Analysis & Synthesis Default Parameter Settings ;
+------+------------------------------------------+
; Name ; Setting                                  ;
+------+------------------------------------------+
;      ; RESTRUCTURE                              ;
+------+------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                    ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------------+
; s_memory.vhd                                                       ; yes             ; User Wizard-Generated File                   ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/s_memory.vhd                                                       ;             ;
; ksa.sv                                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/ksa.sv                                                             ;             ;
; encrypted_data_memory.v                                            ; yes             ; User Wizard-Generated File                   ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/encrypted_data_memory.v                                            ;             ;
; Task2/read_rom_mem.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task2/read_rom_mem.sv                                              ;             ;
; time_machine.sv                                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/time_machine.sv                                                    ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf                                                           ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                    ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.inc                                                              ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_decode.inc                                                           ;             ;
; aglobal161.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc                                                           ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                            ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altrom.inc                                                               ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altram.inc                                                               ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altdpram.inc                                                             ;             ;
; db/altsyncram_m5b4.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/altsyncram_m5b4.tdf                                             ;             ;
; db/altsyncram_kq83.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/altsyncram_kq83.tdf                                             ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                      ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                            ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                        ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                           ;             ;
; populate_s_mem_by_index.sv                                         ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/task1/populate_s_mem_by_index.sv                                   ;             ;
; switches_fsm.sv                                                    ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/task2/switches_fsm.sv                                              ;             ;
; shuffle_fsm.sv                                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/task2/shuffle_fsm.sv                                               ;             ;
; db/altsyncram_1ju1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/altsyncram_1ju1.tdf                                             ;             ;
; db/altsyncram_e803.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/altsyncram_e803.tdf                                             ;             ;
; ./secret_messages/msg_1_for_task2b/message.mif                     ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/secret_messages/msg_1_for_task2b/message.mif                       ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                        ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                   ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                      ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                         ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_constant.inc                                                         ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/dffeea.inc                                                               ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                            ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                             ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                   ;             ;
; db/altsyncram_2ph4.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/altsyncram_2ph4.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altdpram.tdf                                                             ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/others/maxplus2/memmodes.inc                                                           ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_hdffe.inc                                                              ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                      ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.inc                                                           ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                              ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/muxlut.inc                                                               ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/bypassff.inc                                                             ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altshift.inc                                                             ;             ;
; db/mux_elc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/mux_elc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                           ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/declut.inc                                                               ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_compare.inc                                                          ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                          ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                          ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/cmpconst.inc                                                             ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_counter.inc                                                          ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                  ;             ;
; db/cntr_69i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/cntr_69i.tdf                                                    ;             ;
; db/cmpr_f9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/cmpr_f9c.tdf                                                    ;             ;
; db/cntr_4vi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/cntr_4vi.tdf                                                    ;             ;
; db/cntr_09i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/cntr_09i.tdf                                                    ;             ;
; db/cmpr_c9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/cmpr_c9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/cmpr_99c.tdf                                                    ;             ;
; db/altsyncram_loh4.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/altsyncram_loh4.tdf                                             ;             ;
; db/cntr_t8i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/cntr_t8i.tdf                                                    ;             ;
; db/altsyncram_joh4.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/altsyncram_joh4.tdf                                             ;             ;
; db/cntr_s8i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/cntr_s8i.tdf                                                    ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_hub.vhd                                                              ; altera_sld  ;
; db/ip/sld73f98f60/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/ip/sld73f98f60/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                         ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                           ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/abs_divider.inc                                                          ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                      ;             ;
; db/lpm_divide_62m.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/lpm_divide_62m.tdf                                              ;             ;
; db/sign_div_unsign_9kh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/sign_div_unsign_9kh.tdf                                         ;             ;
; db/alt_u_div_ose.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/alt_u_div_ose.tdf                                               ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimate of Logic utilization (ALMs needed) ; 1366                     ;
;                                             ;                          ;
; Combinational ALUT usage for logic          ; 1127                     ;
;     -- 7 input functions                    ; 9                        ;
;     -- 6 input functions                    ; 257                      ;
;     -- 5 input functions                    ; 247                      ;
;     -- 4 input functions                    ; 150                      ;
;     -- <=3 input functions                  ; 464                      ;
;                                             ;                          ;
; Dedicated logic registers                   ; 2399                     ;
;                                             ;                          ;
; I/O pins                                    ; 21                       ;
; Total MLAB memory bits                      ; 0                        ;
; Total block memory bits                     ; 15488                    ;
;                                             ;                          ;
; Total DSP Blocks                            ; 0                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 1353                     ;
; Total fan-out                               ; 14824                    ;
; Average fan-out                             ; 4.01                     ;
+---------------------------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |ksa                                                                                                                                    ; 1127 (25)           ; 2399 (0)                  ; 15488             ; 0          ; 21   ; 0            ; |ksa                                                                                                                                                                                                                                                                                                                                            ; ksa                               ; work         ;
;    |encrypted_data_memory:rom_memory|                                                                                                   ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |ksa|encrypted_data_memory:rom_memory                                                                                                                                                                                                                                                                                                           ; encrypted_data_memory             ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |ksa|encrypted_data_memory:rom_memory|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                           ; altsyncram                        ; work         ;
;          |altsyncram_1ju1:auto_generated|                                                                                               ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |ksa|encrypted_data_memory:rom_memory|altsyncram:altsyncram_component|altsyncram_1ju1:auto_generated                                                                                                                                                                                                                                            ; altsyncram_1ju1                   ; work         ;
;             |altsyncram_e803:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |ksa|encrypted_data_memory:rom_memory|altsyncram:altsyncram_component|altsyncram_1ju1:auto_generated|altsyncram_e803:altsyncram1                                                                                                                                                                                                                ; altsyncram_e803                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 37 (20)             ; 32 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|encrypted_data_memory:rom_memory|altsyncram:altsyncram_component|altsyncram_1ju1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                  ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|encrypted_data_memory:rom_memory|altsyncram:altsyncram_component|altsyncram_1ju1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                               ; sld_rom_sr                        ; work         ;
;    |populate_s_mem_by_index:task1|                                                                                                      ; 17 (17)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|populate_s_mem_by_index:task1                                                                                                                                                                                                                                                                                                              ; populate_s_mem_by_index           ; work         ;
;    |read_rom_mem:comb_73|                                                                                                               ; 10 (10)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|read_rom_mem:comb_73                                                                                                                                                                                                                                                                                                                       ; read_rom_mem                      ; work         ;
;    |s_memory:s_memory_controller|                                                                                                       ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa|s_memory:s_memory_controller                                                                                                                                                                                                                                                                                                               ; s_memory                          ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa|s_memory:s_memory_controller|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                               ; altsyncram                        ; work         ;
;          |altsyncram_m5b4:auto_generated|                                                                                               ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa|s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated                                                                                                                                                                                                                                                ; altsyncram_m5b4                   ; work         ;
;             |altsyncram_kq83:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |ksa|s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1                                                                                                                                                                                                                    ; altsyncram_kq83                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 41 (23)             ; 37 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                      ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 18 (18)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                   ; sld_rom_sr                        ; work         ;
;    |shuffle_fsm:shuffle_control|                                                                                                        ; 76 (36)             ; 52 (52)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|shuffle_fsm:shuffle_control                                                                                                                                                                                                                                                                                                                ; shuffle_fsm                       ; work         ;
;       |lpm_divide:Mod0|                                                                                                                 ; 40 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|shuffle_fsm:shuffle_control|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                ; lpm_divide                        ; work         ;
;          |lpm_divide_62m:auto_generated|                                                                                                ; 40 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|shuffle_fsm:shuffle_control|lpm_divide:Mod0|lpm_divide_62m:auto_generated                                                                                                                                                                                                                                                                  ; lpm_divide_62m                    ; work         ;
;             |sign_div_unsign_9kh:divider|                                                                                               ; 40 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|shuffle_fsm:shuffle_control|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider                                                                                                                                                                                                                                      ; sign_div_unsign_9kh               ; work         ;
;                |alt_u_div_ose:divider|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|shuffle_fsm:shuffle_control|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider                                                                                                                                                                                                                ; alt_u_div_ose                     ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 152 (1)             ; 182 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 151 (0)             ; 182 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 151 (0)             ; 182 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 151 (1)             ; 182 (9)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 150 (0)             ; 173 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 150 (112)           ; 173 (144)                 ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 19 (19)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:Shuffle_mem|                                                                                                          ; 305 (2)             ; 1234 (160)                ; 10240             ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem                                                                                                                                                                                                                                                                                                                  ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 303 (0)             ; 1074 (0)                  ; 10240             ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                            ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 303 (67)            ; 1074 (394)                ; 10240             ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                     ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                      ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                  ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                        ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 10240             ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                     ; altsyncram                        ; work         ;
;                |altsyncram_2ph4:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 10240             ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2ph4:auto_generated                                                                                                                                                      ; altsyncram_2ph4                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                      ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                        ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                             ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 58 (58)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                          ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 98 (1)              ; 416 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                         ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 80 (0)              ; 400 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                  ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 240 (240)                 ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                       ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 80 (0)              ; 160 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                   ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1             ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1             ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 17 (17)             ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                           ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 37 (10)             ; 129 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                    ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                          ; lpm_counter                       ; work         ;
;                   |cntr_69i:auto_generated|                                                                                             ; 9 (9)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_69i:auto_generated                                                                  ; cntr_69i                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                   ; lpm_counter                       ; work         ;
;                   |cntr_4vi:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                           ; cntr_4vi                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                         ; lpm_counter                       ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                                 ; cntr_09i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                            ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                                    ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                   ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 80 (80)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                    ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                               ; sld_rom_sr                        ; work         ;
;    |sld_signaltap:switches|                                                                                                             ; 221 (2)             ; 415 (24)                  ; 1536              ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches                                                                                                                                                                                                                                                                                                                     ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 219 (0)             ; 391 (0)                   ; 1536              ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                               ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 219 (67)            ; 391 (122)                 ; 1536              ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                        ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                         ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                     ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                           ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 1536              ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                        ; altsyncram                        ; work         ;
;                |altsyncram_loh4:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1536              ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_loh4:auto_generated                                                                                                                                                         ; altsyncram_loh4                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                         ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                           ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 58 (58)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                             ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 16 (1)              ; 76 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                            ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                    ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 12 (0)              ; 60 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                     ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 36 (36)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                          ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 12 (0)              ; 24 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                      ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1               ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1               ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1                ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1                ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1                ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1                ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1                ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1                ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1                ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1                ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 3 (3)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                              ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                      ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 35 (11)             ; 58 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                       ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                             ; lpm_counter                       ; work         ;
;                   |cntr_t8i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_t8i:auto_generated                                                                     ; cntr_t8i                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                      ; lpm_counter                       ; work         ;
;                   |cntr_4vi:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                              ; cntr_4vi                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                            ; lpm_counter                       ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                                    ; cntr_09i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                               ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                                       ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                      ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                       ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                    ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                  ; sld_rom_sr                        ; work         ;
;    |sld_signaltap:time_machine|                                                                                                         ; 220 (2)             ; 403 (22)                  ; 1408              ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:time_machine                                                                                                                                                                                                                                                                                                                 ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 218 (0)             ; 381 (0)                   ; 1408              ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:time_machine|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                           ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 218 (67)            ; 381 (118)                 ; 1408              ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:time_machine|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                    ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:time_machine|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                     ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:time_machine|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                 ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:time_machine|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                       ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 1408              ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:time_machine|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                    ; altsyncram                        ; work         ;
;                |altsyncram_joh4:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1408              ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:time_machine|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_joh4:auto_generated                                                                                                                                                     ; altsyncram_joh4                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:time_machine|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                     ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:time_machine|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                       ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:time_machine|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                            ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 58 (58)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:time_machine|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                         ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 15 (1)              ; 71 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:time_machine|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                        ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:time_machine|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 11 (0)              ; 55 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:time_machine|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                 ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:time_machine|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                      ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 11 (0)              ; 22 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:time_machine|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                  ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:time_machine|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:time_machine|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:time_machine|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:time_machine|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:time_machine|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:time_machine|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:time_machine|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:time_machine|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:time_machine|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:time_machine|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:time_machine|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1            ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 3 (3)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:time_machine|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                          ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:time_machine|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                  ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 35 (11)             ; 57 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:time_machine|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                   ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:time_machine|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                         ; lpm_counter                       ; work         ;
;                   |cntr_s8i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:time_machine|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_s8i:auto_generated                                                                 ; cntr_s8i                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:time_machine|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                  ; lpm_counter                       ; work         ;
;                   |cntr_4vi:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:time_machine|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                          ; cntr_4vi                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:time_machine|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                        ; lpm_counter                       ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:time_machine|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                                ; cntr_09i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:time_machine|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                           ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:time_machine|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                                   ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:time_machine|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                  ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:time_machine|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                   ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:time_machine|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:time_machine|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                              ; sld_rom_sr                        ; work         ;
;    |switches_fsm:key_switches_control|                                                                                                  ; 9 (9)               ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|switches_fsm:key_switches_control                                                                                                                                                                                                                                                                                                          ; switches_fsm                      ; work         ;
;    |time_machine:comb_3|                                                                                                                ; 14 (14)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|time_machine:comb_3                                                                                                                                                                                                                                                                                                                        ; time_machine                      ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------------------+
; Name                                                                                                                                                                                              ; Type       ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------------------+
; encrypted_data_memory:rom_memory|altsyncram:altsyncram_component|altsyncram_1ju1:auto_generated|altsyncram_e803:altsyncram1|ALTSYNCRAM                                                            ; AUTO       ; True Dual Port   ; 32           ; 8            ; 32           ; 8            ; 256   ; ./secret_messages/msg_1_for_task2b/message.mif ;
; s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|ALTSYNCRAM                                                                ; M10K block ; True Dual Port   ; 256          ; 8            ; 256          ; 8            ; 2048  ; None                                           ;
; sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2ph4:auto_generated|ALTSYNCRAM  ; AUTO       ; Simple Dual Port ; 128          ; 80           ; 128          ; 80           ; 10240 ; None                                           ;
; sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_loh4:auto_generated|ALTSYNCRAM     ; AUTO       ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536  ; None                                           ;
; sld_signaltap:time_machine|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_joh4:auto_generated|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; 128          ; 11           ; 128          ; 11           ; 1408  ; None                                           ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                          ; IP Include File         ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                         ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                         ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                         ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                         ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                         ;
; Altera ; ROM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |ksa|encrypted_data_memory:rom_memory                                                                                                                                                                                                                                    ; encrypted_data_memory.v ;
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |ksa|s_memory:s_memory_controller                                                                                                                                                                                                                                        ; s_memory.vhd            ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                   ;
+----------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                      ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; shuffle_fsm:shuffle_control|address_i[0]           ; yes                                                              ; yes                                        ;
; shuffle_fsm:shuffle_control|address_i[1]           ; yes                                                              ; yes                                        ;
; shuffle_fsm:shuffle_control|address_i[2]           ; yes                                                              ; yes                                        ;
; shuffle_fsm:shuffle_control|address_i[3]           ; yes                                                              ; yes                                        ;
; shuffle_fsm:shuffle_control|address_i[4]           ; yes                                                              ; yes                                        ;
; shuffle_fsm:shuffle_control|address_i[5]           ; yes                                                              ; yes                                        ;
; shuffle_fsm:shuffle_control|address_i[6]           ; yes                                                              ; yes                                        ;
; shuffle_fsm:shuffle_control|address_i[7]           ; yes                                                              ; yes                                        ;
; shuffle_fsm:shuffle_control|address_j[0]           ; yes                                                              ; yes                                        ;
; shuffle_fsm:shuffle_control|address_j[1]           ; yes                                                              ; yes                                        ;
; shuffle_fsm:shuffle_control|address_j[2]           ; yes                                                              ; yes                                        ;
; shuffle_fsm:shuffle_control|address_j[3]           ; yes                                                              ; yes                                        ;
; shuffle_fsm:shuffle_control|address_j[4]           ; yes                                                              ; yes                                        ;
; shuffle_fsm:shuffle_control|address_j[5]           ; yes                                                              ; yes                                        ;
; shuffle_fsm:shuffle_control|address_j[6]           ; yes                                                              ; yes                                        ;
; shuffle_fsm:shuffle_control|address_j[7]           ; yes                                                              ; yes                                        ;
; shuffle_fsm:shuffle_control|s_data_at_i[0]         ; yes                                                              ; yes                                        ;
; shuffle_fsm:shuffle_control|s_data_at_i[1]         ; yes                                                              ; yes                                        ;
; shuffle_fsm:shuffle_control|s_data_at_i[2]         ; yes                                                              ; yes                                        ;
; shuffle_fsm:shuffle_control|s_data_at_i[3]         ; yes                                                              ; yes                                        ;
; shuffle_fsm:shuffle_control|s_data_at_i[4]         ; yes                                                              ; yes                                        ;
; shuffle_fsm:shuffle_control|s_data_at_i[5]         ; yes                                                              ; yes                                        ;
; shuffle_fsm:shuffle_control|s_data_at_i[6]         ; yes                                                              ; yes                                        ;
; shuffle_fsm:shuffle_control|s_data_at_i[7]         ; yes                                                              ; yes                                        ;
; shuffle_fsm:shuffle_control|s_data_at_j[0]         ; yes                                                              ; yes                                        ;
; shuffle_fsm:shuffle_control|s_data_at_j[1]         ; yes                                                              ; yes                                        ;
; shuffle_fsm:shuffle_control|s_data_at_j[2]         ; yes                                                              ; yes                                        ;
; shuffle_fsm:shuffle_control|s_data_at_j[3]         ; yes                                                              ; yes                                        ;
; shuffle_fsm:shuffle_control|s_data_at_j[4]         ; yes                                                              ; yes                                        ;
; shuffle_fsm:shuffle_control|s_data_at_j[5]         ; yes                                                              ; yes                                        ;
; shuffle_fsm:shuffle_control|s_data_at_j[6]         ; yes                                                              ; yes                                        ;
; shuffle_fsm:shuffle_control|s_data_at_j[7]         ; yes                                                              ; yes                                        ;
; shuffle_fsm:shuffle_control|state[0]               ; yes                                                              ; yes                                        ;
; shuffle_fsm:shuffle_control|state[1]               ; yes                                                              ; yes                                        ;
; shuffle_fsm:shuffle_control|state[2]               ; yes                                                              ; yes                                        ;
; shuffle_fsm:shuffle_control|state[3]               ; yes                                                              ; yes                                        ;
; switches_fsm:key_switches_control|current_state[2] ; yes                                                              ; yes                                        ;
; switches_fsm:key_switches_control|current_state[3] ; yes                                                              ; yes                                        ;
; switches_fsm:key_switches_control|current_state[0] ; yes                                                              ; yes                                        ;
; switches_fsm:key_switches_control|current_state[1] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 40          ;                                                                  ;                                            ;
+----------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                                                            ; Reason for Removal                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; populate_s_mem_by_index:task1|current_state[3..7]                                                                                                        ; Stuck at GND due to stuck port data_in ;
; time_machine:comb_3|current_state[6,7]                                                                                                                   ; Stuck at GND due to stuck port data_in ;
; s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]     ; Stuck at GND due to stuck port data_in ;
; encrypted_data_memory:rom_memory|altsyncram:altsyncram_component|altsyncram_1ju1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 9                                                                                                                    ;                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2399  ;
; Number of registers using Synchronous Clear  ; 320   ;
; Number of registers using Synchronous Load   ; 537   ;
; Number of registers using Asynchronous Clear ; 848   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1209  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                        ; 1       ;
; sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                        ; 1       ;
; sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                        ; 1       ;
; sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                        ; 1       ;
; sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                        ; 1       ;
; sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                        ; 1       ;
; sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                        ; 1       ;
; sld_signaltap:Shuffle_mem|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                        ; 1       ;
; sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                           ; 1       ;
; sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                           ; 1       ;
; sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                           ; 1       ;
; sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                           ; 1       ;
; sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                           ; 1       ;
; sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                           ; 1       ;
; sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                           ; 1       ;
; sld_signaltap:switches|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                           ; 1       ;
; sld_signaltap:time_machine|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                       ; 1       ;
; sld_signaltap:time_machine|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                       ; 1       ;
; sld_signaltap:time_machine|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                       ; 1       ;
; sld_signaltap:time_machine|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                       ; 1       ;
; sld_signaltap:time_machine|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                       ; 1       ;
; sld_signaltap:time_machine|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                       ; 1       ;
; sld_signaltap:time_machine|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                       ; 1       ;
; sld_signaltap:time_machine|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                       ; 1       ;
; Total number of inverted registers = 26                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |ksa|populate_s_mem_by_index:task1|address[0]                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|encrypted_data_memory:rom_memory|altsyncram:altsyncram_component|altsyncram_1ju1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|encrypted_data_memory:rom_memory|altsyncram:altsyncram_component|altsyncram_1ju1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ksa|encrypted_data_memory:rom_memory|altsyncram:altsyncram_component|altsyncram_1ju1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |ksa|read_rom_mem:comb_73|current_index[1]                                                                                                                                                        ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ksa|s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ksa|encrypted_data_memory:rom_memory|altsyncram:altsyncram_component|altsyncram_1ju1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ;
; 16:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |ksa|shuffle_fsm:shuffle_control|data_for_s_write[0]                                                                                                                                              ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |ksa|shuffle_fsm:shuffle_control|address_out[1]                                                                                                                                                   ;
; 11:1               ; 8 bits    ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |ksa|shuffle_fsm:shuffle_control|address_j[3]                                                                                                                                                     ;
; 12:1               ; 8 bits    ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |ksa|shuffle_fsm:shuffle_control|address_i[0]                                                                                                                                                     ;
; 26:1               ; 4 bits    ; 68 LEs        ; 40 LEs               ; 28 LEs                 ; Yes        ; |ksa|s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]          ;
; 26:1               ; 4 bits    ; 68 LEs        ; 40 LEs               ; 28 LEs                 ; Yes        ; |ksa|encrypted_data_memory:rom_memory|altsyncram:altsyncram_component|altsyncram_1ju1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ;
; 16:1               ; 2 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |ksa|switches_fsm:key_switches_control|Mux1                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Source assignments for switches_fsm:key_switches_control ;
+-------------------+-------+------+-----------------------+
; Assignment        ; Value ; From ; To                    ;
+-------------------+-------+------+-----------------------+
; PRESERVE_REGISTER ; on    ; -    ; current_state[3]      ;
; PRESERVE_REGISTER ; on    ; -    ; current_state[2]      ;
; PRESERVE_REGISTER ; on    ; -    ; current_state[1]      ;
; PRESERVE_REGISTER ; on    ; -    ; current_state[0]      ;
+-------------------+-------+------+-----------------------+


+----------------------------------------------------+
; Source assignments for shuffle_fsm:shuffle_control ;
+-------------------+-------+------+-----------------+
; Assignment        ; Value ; From ; To              ;
+-------------------+-------+------+-----------------+
; PRESERVE_REGISTER ; on    ; -    ; address_i[7]    ;
; PRESERVE_REGISTER ; on    ; -    ; address_i[6]    ;
; PRESERVE_REGISTER ; on    ; -    ; address_i[5]    ;
; PRESERVE_REGISTER ; on    ; -    ; address_i[4]    ;
; PRESERVE_REGISTER ; on    ; -    ; address_i[3]    ;
; PRESERVE_REGISTER ; on    ; -    ; address_i[2]    ;
; PRESERVE_REGISTER ; on    ; -    ; address_i[1]    ;
; PRESERVE_REGISTER ; on    ; -    ; address_i[0]    ;
; PRESERVE_REGISTER ; on    ; -    ; address_j[7]    ;
; PRESERVE_REGISTER ; on    ; -    ; address_j[6]    ;
; PRESERVE_REGISTER ; on    ; -    ; address_j[5]    ;
; PRESERVE_REGISTER ; on    ; -    ; address_j[4]    ;
; PRESERVE_REGISTER ; on    ; -    ; address_j[3]    ;
; PRESERVE_REGISTER ; on    ; -    ; address_j[2]    ;
; PRESERVE_REGISTER ; on    ; -    ; address_j[1]    ;
; PRESERVE_REGISTER ; on    ; -    ; address_j[0]    ;
; PRESERVE_REGISTER ; on    ; -    ; s_data_at_i[7]  ;
; PRESERVE_REGISTER ; on    ; -    ; s_data_at_i[6]  ;
; PRESERVE_REGISTER ; on    ; -    ; s_data_at_i[5]  ;
; PRESERVE_REGISTER ; on    ; -    ; s_data_at_i[4]  ;
; PRESERVE_REGISTER ; on    ; -    ; s_data_at_i[3]  ;
; PRESERVE_REGISTER ; on    ; -    ; s_data_at_i[2]  ;
; PRESERVE_REGISTER ; on    ; -    ; s_data_at_i[1]  ;
; PRESERVE_REGISTER ; on    ; -    ; s_data_at_i[0]  ;
; PRESERVE_REGISTER ; on    ; -    ; s_data_at_j[7]  ;
; PRESERVE_REGISTER ; on    ; -    ; s_data_at_j[6]  ;
; PRESERVE_REGISTER ; on    ; -    ; s_data_at_j[5]  ;
; PRESERVE_REGISTER ; on    ; -    ; s_data_at_j[4]  ;
; PRESERVE_REGISTER ; on    ; -    ; s_data_at_j[3]  ;
; PRESERVE_REGISTER ; on    ; -    ; s_data_at_j[2]  ;
; PRESERVE_REGISTER ; on    ; -    ; s_data_at_j[1]  ;
; PRESERVE_REGISTER ; on    ; -    ; s_data_at_j[0]  ;
; PRESERVE_REGISTER ; on    ; -    ; state[3]        ;
; PRESERVE_REGISTER ; on    ; -    ; state[2]        ;
; PRESERVE_REGISTER ; on    ; -    ; state[1]        ;
; PRESERVE_REGISTER ; on    ; -    ; state[0]        ;
+-------------------+-------+------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for encrypted_data_memory:rom_memory|altsyncram:altsyncram_component|altsyncram_1ju1:auto_generated|altsyncram_e803:altsyncram1 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------+
; Source assignments for sld_signaltap:Shuffle_mem ;
+-----------------+-------+------+-----------------+
; Assignment      ; Value ; From ; To              ;
+-----------------+-------+------+-----------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -               ;
+-----------------+-------+------+-----------------+


+-----------------------------------------------+
; Source assignments for sld_signaltap:switches ;
+-----------------+-------+------+--------------+
; Assignment      ; Value ; From ; To           ;
+-----------------+-------+------+--------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -            ;
+-----------------+-------+------+--------------+


+---------------------------------------------------+
; Source assignments for sld_signaltap:time_machine ;
+-----------------+-------+------+------------------+
; Assignment      ; Value ; From ; To               ;
+-----------------+-------+------+------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                ;
+-----------------+-------+------+------------------+


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: s_memory:s_memory_controller|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                       ;
; WIDTH_A                            ; 8                    ; Signed Integer                                ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 1                    ; Signed Integer                                ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_m5b4      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: shuffle_fsm:shuffle_control ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; KEY_LENGTH     ; 3     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: encrypted_data_memory:rom_memory|altsyncram:altsyncram_component ;
+------------------------------------+------------------------------------------------+-------------------------+
; Parameter Name                     ; Value                                          ; Type                    ;
+------------------------------------+------------------------------------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                 ;
; OPERATION_MODE                     ; ROM                                            ; Untyped                 ;
; WIDTH_A                            ; 8                                              ; Signed Integer          ;
; WIDTHAD_A                          ; 5                                              ; Signed Integer          ;
; NUMWORDS_A                         ; 32                                             ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                 ;
; WIDTH_B                            ; 1                                              ; Untyped                 ;
; WIDTHAD_B                          ; 1                                              ; Untyped                 ;
; NUMWORDS_B                         ; 1                                              ; Untyped                 ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1                                         ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Signed Integer          ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                 ;
; BYTE_SIZE                          ; 8                                              ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                 ;
; INIT_FILE                          ; ./secret_messages/msg_1_for_task2b/message.mif ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                         ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                         ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_1ju1                                ; Untyped                 ;
+------------------------------------+------------------------------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:Shuffle_mem                                                                                                                                                                                                                                                               ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                 ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                         ; String         ;
; sld_node_info                                   ; 805334530                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                       ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_data_bits                                   ; 80                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_bits                                ; 80                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                 ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                  ; String         ;
; sld_inversion_mask_length                       ; 261                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                             ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_storage_qualifier_bits                      ; 80                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                   ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                 ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                     ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:switches                                                      ;
+-------------------------------------------------+-----------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                     ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                             ; String         ;
; sld_node_info                                   ; 805334528                                                 ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                           ; String         ;
; SLD_IP_VERSION                                  ; 6                                                         ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                         ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                         ; Signed Integer ;
; sld_data_bits                                   ; 12                                                        ; Untyped        ;
; sld_trigger_bits                                ; 12                                                        ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                        ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                     ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                     ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                         ; Untyped        ;
; sld_sample_depth                                ; 128                                                       ; Untyped        ;
; sld_segment_size                                ; 128                                                       ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                      ; Untyped        ;
; sld_state_bits                                  ; 11                                                        ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                         ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                         ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                         ; Signed Integer ;
; sld_trigger_level                               ; 1                                                         ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                         ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                         ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                         ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                         ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                         ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                  ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                         ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                         ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                         ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                         ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                         ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                      ; String         ;
; sld_inversion_mask_length                       ; 57                                                        ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                         ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                 ; String         ;
; sld_state_flow_use_generated                    ; 0                                                         ; Untyped        ;
; sld_current_resource_width                      ; 1                                                         ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                       ; Untyped        ;
; sld_storage_qualifier_bits                      ; 12                                                        ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                         ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                       ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                         ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                     ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                         ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                         ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                         ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:time_machine                                               ;
+-------------------------------------------------+--------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                  ; Type           ;
+-------------------------------------------------+--------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                          ; String         ;
; sld_node_info                                   ; 805334531                                              ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                        ; String         ;
; SLD_IP_VERSION                                  ; 6                                                      ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                      ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                      ; Signed Integer ;
; sld_data_bits                                   ; 11                                                     ; Untyped        ;
; sld_trigger_bits                                ; 11                                                     ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                     ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                  ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                  ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                      ; Untyped        ;
; sld_sample_depth                                ; 128                                                    ; Untyped        ;
; sld_segment_size                                ; 128                                                    ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                   ; Untyped        ;
; sld_state_bits                                  ; 11                                                     ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                      ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                      ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                      ; Signed Integer ;
; sld_trigger_level                               ; 1                                                      ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                      ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                      ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                      ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                               ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                      ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                      ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                      ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                      ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                      ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                   ; String         ;
; sld_inversion_mask_length                       ; 54                                                     ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                      ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                              ; String         ;
; sld_state_flow_use_generated                    ; 0                                                      ; Untyped        ;
; sld_current_resource_width                      ; 1                                                      ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                    ; Untyped        ;
; sld_storage_qualifier_bits                      ; 11                                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                      ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                    ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                      ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                      ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                  ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                      ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                      ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                      ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: shuffle_fsm:shuffle_control|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                               ;
+------------------------+----------------+----------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                            ;
; LPM_WIDTHD             ; 2              ; Untyped                                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                            ;
; CBXI_PARAMETER         ; lpm_divide_62m ; Untyped                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                     ;
+------------------------+----------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                             ;
+-------------------------------------------+------------------------------------------------------------------+
; Name                                      ; Value                                                            ;
+-------------------------------------------+------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                ;
; Entity Instance                           ; s_memory:s_memory_controller|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                      ;
;     -- WIDTH_A                            ; 8                                                                ;
;     -- NUMWORDS_A                         ; 256                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 0                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; encrypted_data_memory:rom_memory|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 8                                                                ;
;     -- NUMWORDS_A                         ; 32                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
+-------------------------------------------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "read_rom_mem:comb_73"                                                                   ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; reset    ; Input  ; Info     ; Stuck at GND                                                                        ;
; rom_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "encrypted_data_memory:rom_memory"                                                                                                                                                  ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (6 bits) is wider than the input port (5 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "shuffle_fsm:shuffle_control"                                                                      ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; secret_key[23..10] ; Input  ; Info     ; Stuck at GND                                                                        ;
; secret_key[8..7]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; secret_key[5..4]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; secret_key[2..1]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; secret_key[9]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; secret_key[6]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; secret_key[3]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; secret_key[0]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; sij_ready          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "switches_fsm:key_switches_control" ;
+------------+--------+----------+------------------------------+
; Port       ; Type   ; Severity ; Details                      ;
+------------+--------+----------+------------------------------+
; reset      ; Input  ; Info     ; Stuck at GND                 ;
; secret_key ; Output ; Info     ; Explicitly unconnected       ;
+------------+--------+----------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "time_machine:comb_3"                                                                                                                         ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; reset ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                 ;
+----------------+---------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+---------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; switches      ; 12                  ; 12               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
; 2              ; Shuffle_mem   ; 80                  ; 80               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
; 3              ; time_machine  ; 11                  ; 11               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+---------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                    ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                              ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+
; 0              ; S           ; 8     ; 256   ; Read/Write ; s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated     ;
; 1              ; D           ; 8     ; 32    ; Read/Write ; encrypted_data_memory:rom_memory|altsyncram:altsyncram_component|altsyncram_1ju1:auto_generated ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 165                         ;
;     CLR               ; 10                          ;
;     ENA               ; 44                          ;
;     ENA CLR           ; 17                          ;
;     ENA CLR SLD       ; 8                           ;
;     ENA SCLR          ; 32                          ;
;     ENA SLD           ; 32                          ;
;     SCLR              ; 8                           ;
;     plain             ; 14                          ;
; arriav_lcell_comb     ; 228                         ;
;     arith             ; 59                          ;
;         0 data inputs ; 7                           ;
;         1 data inputs ; 40                          ;
;         3 data inputs ; 7                           ;
;         4 data inputs ; 5                           ;
;     extend            ; 3                           ;
;         7 data inputs ; 3                           ;
;     normal            ; 158                         ;
;         0 data inputs ; 2                           ;
;         2 data inputs ; 22                          ;
;         3 data inputs ; 14                          ;
;         4 data inputs ; 51                          ;
;         5 data inputs ; 41                          ;
;         6 data inputs ; 28                          ;
;     shared            ; 8                           ;
;         2 data inputs ; 4                           ;
;         3 data inputs ; 2                           ;
;         4 data inputs ; 2                           ;
; boundary_port         ; 181                         ;
; stratixv_ram_block    ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 11.10                       ;
; Average LUT depth     ; 2.86                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "Shuffle_mem"                                                                                                                                                                                                                 ;
+----------------------------------------------------+---------------+-----------+---------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                               ; Type          ; Status    ; Partition Name            ; Netlist Type Used ; Actual Connection                                                                                                              ; Details ;
+----------------------------------------------------+---------------+-----------+---------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------+---------+
; populate_s_mem_by_index:task1|assign_by_index_done ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; populate_s_mem_by_index:task1|assign_by_index_done                                                                             ; N/A     ;
; populate_s_mem_by_index:task1|assign_by_index_done ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; populate_s_mem_by_index:task1|assign_by_index_done                                                                             ; N/A     ;
; s_memory:s_memory_controller|q[0]                  ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[0] ; N/A     ;
; s_memory:s_memory_controller|q[0]                  ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[0] ; N/A     ;
; s_memory:s_memory_controller|q[1]                  ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[1] ; N/A     ;
; s_memory:s_memory_controller|q[1]                  ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[1] ; N/A     ;
; s_memory:s_memory_controller|q[2]                  ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[2] ; N/A     ;
; s_memory:s_memory_controller|q[2]                  ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[2] ; N/A     ;
; s_memory:s_memory_controller|q[3]                  ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[3] ; N/A     ;
; s_memory:s_memory_controller|q[3]                  ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[3] ; N/A     ;
; s_memory:s_memory_controller|q[4]                  ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[4] ; N/A     ;
; s_memory:s_memory_controller|q[4]                  ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[4] ; N/A     ;
; s_memory:s_memory_controller|q[5]                  ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[5] ; N/A     ;
; s_memory:s_memory_controller|q[5]                  ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[5] ; N/A     ;
; s_memory:s_memory_controller|q[6]                  ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[6] ; N/A     ;
; s_memory:s_memory_controller|q[6]                  ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[6] ; N/A     ;
; s_memory:s_memory_controller|q[7]                  ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[7] ; N/A     ;
; s_memory:s_memory_controller|q[7]                  ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[7] ; N/A     ;
; shuffle_fsm:shuffle_control|CLOCK_50               ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; CLOCK_50                                                                                                                       ; N/A     ;
; shuffle_fsm:shuffle_control|address_i[0]           ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; shuffle_fsm:shuffle_control|address_i[0]                                                                                       ; N/A     ;
; shuffle_fsm:shuffle_control|address_i[0]           ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; shuffle_fsm:shuffle_control|address_i[0]                                                                                       ; N/A     ;
; shuffle_fsm:shuffle_control|address_i[1]           ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; shuffle_fsm:shuffle_control|address_i[1]                                                                                       ; N/A     ;
; shuffle_fsm:shuffle_control|address_i[1]           ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; shuffle_fsm:shuffle_control|address_i[1]                                                                                       ; N/A     ;
; shuffle_fsm:shuffle_control|address_i[2]           ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; shuffle_fsm:shuffle_control|address_i[2]                                                                                       ; N/A     ;
; shuffle_fsm:shuffle_control|address_i[2]           ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; shuffle_fsm:shuffle_control|address_i[2]                                                                                       ; N/A     ;
; shuffle_fsm:shuffle_control|address_i[3]           ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; shuffle_fsm:shuffle_control|address_i[3]                                                                                       ; N/A     ;
; shuffle_fsm:shuffle_control|address_i[3]           ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; shuffle_fsm:shuffle_control|address_i[3]                                                                                       ; N/A     ;
; shuffle_fsm:shuffle_control|address_i[4]           ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; shuffle_fsm:shuffle_control|address_i[4]                                                                                       ; N/A     ;
; shuffle_fsm:shuffle_control|address_i[4]           ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; shuffle_fsm:shuffle_control|address_i[4]                                                                                       ; N/A     ;
; shuffle_fsm:shuffle_control|address_i[5]           ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; shuffle_fsm:shuffle_control|address_i[5]                                                                                       ; N/A     ;
; shuffle_fsm:shuffle_control|address_i[5]           ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; shuffle_fsm:shuffle_control|address_i[5]                                                                                       ; N/A     ;
; shuffle_fsm:shuffle_control|address_i[6]           ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; shuffle_fsm:shuffle_control|address_i[6]                                                                                       ; N/A     ;
; shuffle_fsm:shuffle_control|address_i[6]           ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; shuffle_fsm:shuffle_control|address_i[6]                                                                                       ; N/A     ;
; shuffle_fsm:shuffle_control|address_i[7]           ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; shuffle_fsm:shuffle_control|address_i[7]                                                                                       ; N/A     ;
; shuffle_fsm:shuffle_control|address_i[7]           ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; shuffle_fsm:shuffle_control|address_i[7]                                                                                       ; N/A     ;
; shuffle_fsm:shuffle_control|address_j[0]           ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; shuffle_fsm:shuffle_control|address_j[0]                                                                                       ; N/A     ;
; shuffle_fsm:shuffle_control|address_j[0]           ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; shuffle_fsm:shuffle_control|address_j[0]                                                                                       ; N/A     ;
; shuffle_fsm:shuffle_control|address_j[1]           ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; shuffle_fsm:shuffle_control|address_j[1]                                                                                       ; N/A     ;
; shuffle_fsm:shuffle_control|address_j[1]           ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; shuffle_fsm:shuffle_control|address_j[1]                                                                                       ; N/A     ;
; shuffle_fsm:shuffle_control|address_j[2]           ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; shuffle_fsm:shuffle_control|address_j[2]                                                                                       ; N/A     ;
; shuffle_fsm:shuffle_control|address_j[2]           ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; shuffle_fsm:shuffle_control|address_j[2]                                                                                       ; N/A     ;
; shuffle_fsm:shuffle_control|address_j[3]           ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; shuffle_fsm:shuffle_control|address_j[3]                                                                                       ; N/A     ;
; shuffle_fsm:shuffle_control|address_j[3]           ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; shuffle_fsm:shuffle_control|address_j[3]                                                                                       ; N/A     ;
; shuffle_fsm:shuffle_control|address_j[4]           ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; shuffle_fsm:shuffle_control|address_j[4]                                                                                       ; N/A     ;
; shuffle_fsm:shuffle_control|address_j[4]           ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; shuffle_fsm:shuffle_control|address_j[4]                                                                                       ; N/A     ;
; shuffle_fsm:shuffle_control|address_j[5]           ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; shuffle_fsm:shuffle_control|address_j[5]                                                                                       ; N/A     ;
; shuffle_fsm:shuffle_control|address_j[5]           ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; shuffle_fsm:shuffle_control|address_j[5]                                                                                       ; N/A     ;
; shuffle_fsm:shuffle_control|address_j[6]           ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; shuffle_fsm:shuffle_control|address_j[6]                                                                                       ; N/A     ;
; shuffle_fsm:shuffle_control|address_j[6]           ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; shuffle_fsm:shuffle_control|address_j[6]                                                                                       ; N/A     ;
; shuffle_fsm:shuffle_control|address_j[7]           ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; shuffle_fsm:shuffle_control|address_j[7]                                                                                       ; N/A     ;
; shuffle_fsm:shuffle_control|address_j[7]           ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; shuffle_fsm:shuffle_control|address_j[7]                                                                                       ; N/A     ;
; shuffle_fsm:shuffle_control|s_data_at_i[0]         ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; shuffle_fsm:shuffle_control|s_data_at_i[0]                                                                                     ; N/A     ;
; shuffle_fsm:shuffle_control|s_data_at_i[0]         ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; shuffle_fsm:shuffle_control|s_data_at_i[0]                                                                                     ; N/A     ;
; shuffle_fsm:shuffle_control|s_data_at_i[1]         ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; shuffle_fsm:shuffle_control|s_data_at_i[1]                                                                                     ; N/A     ;
; shuffle_fsm:shuffle_control|s_data_at_i[1]         ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; shuffle_fsm:shuffle_control|s_data_at_i[1]                                                                                     ; N/A     ;
; shuffle_fsm:shuffle_control|s_data_at_i[2]         ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; shuffle_fsm:shuffle_control|s_data_at_i[2]                                                                                     ; N/A     ;
; shuffle_fsm:shuffle_control|s_data_at_i[2]         ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; shuffle_fsm:shuffle_control|s_data_at_i[2]                                                                                     ; N/A     ;
; shuffle_fsm:shuffle_control|s_data_at_i[3]         ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; shuffle_fsm:shuffle_control|s_data_at_i[3]                                                                                     ; N/A     ;
; shuffle_fsm:shuffle_control|s_data_at_i[3]         ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; shuffle_fsm:shuffle_control|s_data_at_i[3]                                                                                     ; N/A     ;
; shuffle_fsm:shuffle_control|s_data_at_i[4]         ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; shuffle_fsm:shuffle_control|s_data_at_i[4]                                                                                     ; N/A     ;
; shuffle_fsm:shuffle_control|s_data_at_i[4]         ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; shuffle_fsm:shuffle_control|s_data_at_i[4]                                                                                     ; N/A     ;
; shuffle_fsm:shuffle_control|s_data_at_i[5]         ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; shuffle_fsm:shuffle_control|s_data_at_i[5]                                                                                     ; N/A     ;
; shuffle_fsm:shuffle_control|s_data_at_i[5]         ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; shuffle_fsm:shuffle_control|s_data_at_i[5]                                                                                     ; N/A     ;
; shuffle_fsm:shuffle_control|s_data_at_i[6]         ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; shuffle_fsm:shuffle_control|s_data_at_i[6]                                                                                     ; N/A     ;
; shuffle_fsm:shuffle_control|s_data_at_i[6]         ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; shuffle_fsm:shuffle_control|s_data_at_i[6]                                                                                     ; N/A     ;
; shuffle_fsm:shuffle_control|s_data_at_i[7]         ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; shuffle_fsm:shuffle_control|s_data_at_i[7]                                                                                     ; N/A     ;
; shuffle_fsm:shuffle_control|s_data_at_i[7]         ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; shuffle_fsm:shuffle_control|s_data_at_i[7]                                                                                     ; N/A     ;
; shuffle_fsm:shuffle_control|s_data_at_j[0]         ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; shuffle_fsm:shuffle_control|s_data_at_j[0]                                                                                     ; N/A     ;
; shuffle_fsm:shuffle_control|s_data_at_j[0]         ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; shuffle_fsm:shuffle_control|s_data_at_j[0]                                                                                     ; N/A     ;
; shuffle_fsm:shuffle_control|s_data_at_j[1]         ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; shuffle_fsm:shuffle_control|s_data_at_j[1]                                                                                     ; N/A     ;
; shuffle_fsm:shuffle_control|s_data_at_j[1]         ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; shuffle_fsm:shuffle_control|s_data_at_j[1]                                                                                     ; N/A     ;
; shuffle_fsm:shuffle_control|s_data_at_j[2]         ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; shuffle_fsm:shuffle_control|s_data_at_j[2]                                                                                     ; N/A     ;
; shuffle_fsm:shuffle_control|s_data_at_j[2]         ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; shuffle_fsm:shuffle_control|s_data_at_j[2]                                                                                     ; N/A     ;
; shuffle_fsm:shuffle_control|s_data_at_j[3]         ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; shuffle_fsm:shuffle_control|s_data_at_j[3]                                                                                     ; N/A     ;
; shuffle_fsm:shuffle_control|s_data_at_j[3]         ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; shuffle_fsm:shuffle_control|s_data_at_j[3]                                                                                     ; N/A     ;
; shuffle_fsm:shuffle_control|s_data_at_j[4]         ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; shuffle_fsm:shuffle_control|s_data_at_j[4]                                                                                     ; N/A     ;
; shuffle_fsm:shuffle_control|s_data_at_j[4]         ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; shuffle_fsm:shuffle_control|s_data_at_j[4]                                                                                     ; N/A     ;
; shuffle_fsm:shuffle_control|s_data_at_j[5]         ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; shuffle_fsm:shuffle_control|s_data_at_j[5]                                                                                     ; N/A     ;
; shuffle_fsm:shuffle_control|s_data_at_j[5]         ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; shuffle_fsm:shuffle_control|s_data_at_j[5]                                                                                     ; N/A     ;
; shuffle_fsm:shuffle_control|s_data_at_j[6]         ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; shuffle_fsm:shuffle_control|s_data_at_j[6]                                                                                     ; N/A     ;
; shuffle_fsm:shuffle_control|s_data_at_j[6]         ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; shuffle_fsm:shuffle_control|s_data_at_j[6]                                                                                     ; N/A     ;
; shuffle_fsm:shuffle_control|s_data_at_j[7]         ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; shuffle_fsm:shuffle_control|s_data_at_j[7]                                                                                     ; N/A     ;
; shuffle_fsm:shuffle_control|s_data_at_j[7]         ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; shuffle_fsm:shuffle_control|s_data_at_j[7]                                                                                     ; N/A     ;
; shuffle_fsm:shuffle_control|s_data_in[0]           ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[0] ; N/A     ;
; shuffle_fsm:shuffle_control|s_data_in[0]           ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[0] ; N/A     ;
; shuffle_fsm:shuffle_control|s_data_in[1]           ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[1] ; N/A     ;
; shuffle_fsm:shuffle_control|s_data_in[1]           ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[1] ; N/A     ;
; shuffle_fsm:shuffle_control|s_data_in[2]           ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[2] ; N/A     ;
; shuffle_fsm:shuffle_control|s_data_in[2]           ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[2] ; N/A     ;
; shuffle_fsm:shuffle_control|s_data_in[3]           ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[3] ; N/A     ;
; shuffle_fsm:shuffle_control|s_data_in[3]           ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[3] ; N/A     ;
; shuffle_fsm:shuffle_control|s_data_in[4]           ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[4] ; N/A     ;
; shuffle_fsm:shuffle_control|s_data_in[4]           ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[4] ; N/A     ;
; shuffle_fsm:shuffle_control|s_data_in[5]           ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[5] ; N/A     ;
; shuffle_fsm:shuffle_control|s_data_in[5]           ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[5] ; N/A     ;
; shuffle_fsm:shuffle_control|s_data_in[6]           ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[6] ; N/A     ;
; shuffle_fsm:shuffle_control|s_data_in[6]           ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[6] ; N/A     ;
; shuffle_fsm:shuffle_control|s_data_in[7]           ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[7] ; N/A     ;
; shuffle_fsm:shuffle_control|s_data_in[7]           ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[7] ; N/A     ;
; shuffle_fsm:shuffle_control|secret_key[0]          ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; VCC                                                                                                                            ; N/A     ;
; shuffle_fsm:shuffle_control|secret_key[0]          ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; VCC                                                                                                                            ; N/A     ;
; shuffle_fsm:shuffle_control|secret_key[10]         ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; GND                                                                                                                            ; N/A     ;
; shuffle_fsm:shuffle_control|secret_key[10]         ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; GND                                                                                                                            ; N/A     ;
; shuffle_fsm:shuffle_control|secret_key[11]         ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; GND                                                                                                                            ; N/A     ;
; shuffle_fsm:shuffle_control|secret_key[11]         ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; GND                                                                                                                            ; N/A     ;
; shuffle_fsm:shuffle_control|secret_key[12]         ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; GND                                                                                                                            ; N/A     ;
; shuffle_fsm:shuffle_control|secret_key[12]         ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; GND                                                                                                                            ; N/A     ;
; shuffle_fsm:shuffle_control|secret_key[13]         ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; GND                                                                                                                            ; N/A     ;
; shuffle_fsm:shuffle_control|secret_key[13]         ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; GND                                                                                                                            ; N/A     ;
; shuffle_fsm:shuffle_control|secret_key[14]         ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; GND                                                                                                                            ; N/A     ;
; shuffle_fsm:shuffle_control|secret_key[14]         ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; GND                                                                                                                            ; N/A     ;
; shuffle_fsm:shuffle_control|secret_key[15]         ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; GND                                                                                                                            ; N/A     ;
; shuffle_fsm:shuffle_control|secret_key[15]         ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; GND                                                                                                                            ; N/A     ;
; shuffle_fsm:shuffle_control|secret_key[16]         ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; GND                                                                                                                            ; N/A     ;
; shuffle_fsm:shuffle_control|secret_key[16]         ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; GND                                                                                                                            ; N/A     ;
; shuffle_fsm:shuffle_control|secret_key[17]         ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; GND                                                                                                                            ; N/A     ;
; shuffle_fsm:shuffle_control|secret_key[17]         ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; GND                                                                                                                            ; N/A     ;
; shuffle_fsm:shuffle_control|secret_key[18]         ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; GND                                                                                                                            ; N/A     ;
; shuffle_fsm:shuffle_control|secret_key[18]         ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; GND                                                                                                                            ; N/A     ;
; shuffle_fsm:shuffle_control|secret_key[19]         ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; GND                                                                                                                            ; N/A     ;
; shuffle_fsm:shuffle_control|secret_key[19]         ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; GND                                                                                                                            ; N/A     ;
; shuffle_fsm:shuffle_control|secret_key[1]          ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; GND                                                                                                                            ; N/A     ;
; shuffle_fsm:shuffle_control|secret_key[1]          ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; GND                                                                                                                            ; N/A     ;
; shuffle_fsm:shuffle_control|secret_key[20]         ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; GND                                                                                                                            ; N/A     ;
; shuffle_fsm:shuffle_control|secret_key[20]         ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; GND                                                                                                                            ; N/A     ;
; shuffle_fsm:shuffle_control|secret_key[21]         ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; GND                                                                                                                            ; N/A     ;
; shuffle_fsm:shuffle_control|secret_key[21]         ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; GND                                                                                                                            ; N/A     ;
; shuffle_fsm:shuffle_control|secret_key[22]         ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; GND                                                                                                                            ; N/A     ;
; shuffle_fsm:shuffle_control|secret_key[22]         ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; GND                                                                                                                            ; N/A     ;
; shuffle_fsm:shuffle_control|secret_key[23]         ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; GND                                                                                                                            ; N/A     ;
; shuffle_fsm:shuffle_control|secret_key[23]         ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; GND                                                                                                                            ; N/A     ;
; shuffle_fsm:shuffle_control|secret_key[2]          ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; GND                                                                                                                            ; N/A     ;
; shuffle_fsm:shuffle_control|secret_key[2]          ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; GND                                                                                                                            ; N/A     ;
; shuffle_fsm:shuffle_control|secret_key[3]          ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; VCC                                                                                                                            ; N/A     ;
; shuffle_fsm:shuffle_control|secret_key[3]          ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; VCC                                                                                                                            ; N/A     ;
; shuffle_fsm:shuffle_control|secret_key[4]          ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; GND                                                                                                                            ; N/A     ;
; shuffle_fsm:shuffle_control|secret_key[4]          ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; GND                                                                                                                            ; N/A     ;
; shuffle_fsm:shuffle_control|secret_key[5]          ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; GND                                                                                                                            ; N/A     ;
; shuffle_fsm:shuffle_control|secret_key[5]          ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; GND                                                                                                                            ; N/A     ;
; shuffle_fsm:shuffle_control|secret_key[6]          ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; VCC                                                                                                                            ; N/A     ;
; shuffle_fsm:shuffle_control|secret_key[6]          ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; VCC                                                                                                                            ; N/A     ;
; shuffle_fsm:shuffle_control|secret_key[7]          ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; GND                                                                                                                            ; N/A     ;
; shuffle_fsm:shuffle_control|secret_key[7]          ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; GND                                                                                                                            ; N/A     ;
; shuffle_fsm:shuffle_control|secret_key[8]          ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; GND                                                                                                                            ; N/A     ;
; shuffle_fsm:shuffle_control|secret_key[8]          ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; GND                                                                                                                            ; N/A     ;
; shuffle_fsm:shuffle_control|secret_key[9]          ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; VCC                                                                                                                            ; N/A     ;
; shuffle_fsm:shuffle_control|secret_key[9]          ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; VCC                                                                                                                            ; N/A     ;
; shuffle_fsm:shuffle_control|shuffle_finished       ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; shuffle_fsm:shuffle_control|Equal3~0                                                                                           ; N/A     ;
; shuffle_fsm:shuffle_control|shuffle_finished       ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; shuffle_fsm:shuffle_control|Equal3~0                                                                                           ; N/A     ;
; shuffle_fsm:shuffle_control|sij_ready              ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; shuffle_fsm:shuffle_control|Equal2~0                                                                                           ; N/A     ;
; shuffle_fsm:shuffle_control|sij_ready              ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; shuffle_fsm:shuffle_control|Equal2~0                                                                                           ; N/A     ;
; shuffle_fsm:shuffle_control|state[0]               ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; shuffle_fsm:shuffle_control|state[0]                                                                                           ; N/A     ;
; shuffle_fsm:shuffle_control|state[0]               ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; shuffle_fsm:shuffle_control|state[0]                                                                                           ; N/A     ;
; shuffle_fsm:shuffle_control|state[1]               ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; shuffle_fsm:shuffle_control|state[1]                                                                                           ; N/A     ;
; shuffle_fsm:shuffle_control|state[1]               ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; shuffle_fsm:shuffle_control|state[1]                                                                                           ; N/A     ;
; shuffle_fsm:shuffle_control|state[2]               ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; shuffle_fsm:shuffle_control|state[2]                                                                                           ; N/A     ;
; shuffle_fsm:shuffle_control|state[2]               ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; shuffle_fsm:shuffle_control|state[2]                                                                                           ; N/A     ;
; shuffle_fsm:shuffle_control|state[3]               ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; shuffle_fsm:shuffle_control|state[3]                                                                                           ; N/A     ;
; shuffle_fsm:shuffle_control|state[3]               ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; shuffle_fsm:shuffle_control|state[3]                                                                                           ; N/A     ;
; shuffle_fsm:shuffle_control|write_enable_out       ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; shuffle_fsm:shuffle_control|write_enable_out~0                                                                                 ; N/A     ;
; shuffle_fsm:shuffle_control|write_enable_out       ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; shuffle_fsm:shuffle_control|write_enable_out~0                                                                                 ; N/A     ;
; Shuffle_mem|gnd                                    ; post-fitting  ; connected ; sld_signaltap:Shuffle_mem ; post-synthesis    ; sld_signaltap:Shuffle_mem|~GND                                                                                                 ; N/A     ;
; Shuffle_mem|gnd                                    ; post-fitting  ; connected ; sld_signaltap:Shuffle_mem ; post-synthesis    ; sld_signaltap:Shuffle_mem|~GND                                                                                                 ; N/A     ;
; Shuffle_mem|gnd                                    ; post-fitting  ; connected ; sld_signaltap:Shuffle_mem ; post-synthesis    ; sld_signaltap:Shuffle_mem|~GND                                                                                                 ; N/A     ;
; Shuffle_mem|gnd                                    ; post-fitting  ; connected ; sld_signaltap:Shuffle_mem ; post-synthesis    ; sld_signaltap:Shuffle_mem|~GND                                                                                                 ; N/A     ;
; Shuffle_mem|gnd                                    ; post-fitting  ; connected ; sld_signaltap:Shuffle_mem ; post-synthesis    ; sld_signaltap:Shuffle_mem|~GND                                                                                                 ; N/A     ;
; Shuffle_mem|gnd                                    ; post-fitting  ; connected ; sld_signaltap:Shuffle_mem ; post-synthesis    ; sld_signaltap:Shuffle_mem|~GND                                                                                                 ; N/A     ;
; Shuffle_mem|gnd                                    ; post-fitting  ; connected ; sld_signaltap:Shuffle_mem ; post-synthesis    ; sld_signaltap:Shuffle_mem|~GND                                                                                                 ; N/A     ;
; Shuffle_mem|gnd                                    ; post-fitting  ; connected ; sld_signaltap:Shuffle_mem ; post-synthesis    ; sld_signaltap:Shuffle_mem|~GND                                                                                                 ; N/A     ;
; Shuffle_mem|gnd                                    ; post-fitting  ; connected ; sld_signaltap:Shuffle_mem ; post-synthesis    ; sld_signaltap:Shuffle_mem|~GND                                                                                                 ; N/A     ;
; Shuffle_mem|gnd                                    ; post-fitting  ; connected ; sld_signaltap:Shuffle_mem ; post-synthesis    ; sld_signaltap:Shuffle_mem|~GND                                                                                                 ; N/A     ;
; Shuffle_mem|gnd                                    ; post-fitting  ; connected ; sld_signaltap:Shuffle_mem ; post-synthesis    ; sld_signaltap:Shuffle_mem|~GND                                                                                                 ; N/A     ;
; Shuffle_mem|gnd                                    ; post-fitting  ; connected ; sld_signaltap:Shuffle_mem ; post-synthesis    ; sld_signaltap:Shuffle_mem|~GND                                                                                                 ; N/A     ;
; Shuffle_mem|gnd                                    ; post-fitting  ; connected ; sld_signaltap:Shuffle_mem ; post-synthesis    ; sld_signaltap:Shuffle_mem|~GND                                                                                                 ; N/A     ;
; Shuffle_mem|gnd                                    ; post-fitting  ; connected ; sld_signaltap:Shuffle_mem ; post-synthesis    ; sld_signaltap:Shuffle_mem|~GND                                                                                                 ; N/A     ;
; Shuffle_mem|vcc                                    ; post-fitting  ; connected ; sld_signaltap:Shuffle_mem ; post-synthesis    ; sld_signaltap:Shuffle_mem|~VCC                                                                                                 ; N/A     ;
; Shuffle_mem|vcc                                    ; post-fitting  ; connected ; sld_signaltap:Shuffle_mem ; post-synthesis    ; sld_signaltap:Shuffle_mem|~VCC                                                                                                 ; N/A     ;
; Shuffle_mem|vcc                                    ; post-fitting  ; connected ; sld_signaltap:Shuffle_mem ; post-synthesis    ; sld_signaltap:Shuffle_mem|~VCC                                                                                                 ; N/A     ;
; Shuffle_mem|vcc                                    ; post-fitting  ; connected ; sld_signaltap:Shuffle_mem ; post-synthesis    ; sld_signaltap:Shuffle_mem|~VCC                                                                                                 ; N/A     ;
; Shuffle_mem|vcc                                    ; post-fitting  ; connected ; sld_signaltap:Shuffle_mem ; post-synthesis    ; sld_signaltap:Shuffle_mem|~VCC                                                                                                 ; N/A     ;
; Shuffle_mem|vcc                                    ; post-fitting  ; connected ; sld_signaltap:Shuffle_mem ; post-synthesis    ; sld_signaltap:Shuffle_mem|~VCC                                                                                                 ; N/A     ;
; Shuffle_mem|vcc                                    ; post-fitting  ; connected ; sld_signaltap:Shuffle_mem ; post-synthesis    ; sld_signaltap:Shuffle_mem|~VCC                                                                                                 ; N/A     ;
; Shuffle_mem|vcc                                    ; post-fitting  ; connected ; sld_signaltap:Shuffle_mem ; post-synthesis    ; sld_signaltap:Shuffle_mem|~VCC                                                                                                 ; N/A     ;
; Shuffle_mem|vcc                                    ; post-fitting  ; connected ; sld_signaltap:Shuffle_mem ; post-synthesis    ; sld_signaltap:Shuffle_mem|~VCC                                                                                                 ; N/A     ;
; Shuffle_mem|vcc                                    ; post-fitting  ; connected ; sld_signaltap:Shuffle_mem ; post-synthesis    ; sld_signaltap:Shuffle_mem|~VCC                                                                                                 ; N/A     ;
; Shuffle_mem|vcc                                    ; post-fitting  ; connected ; sld_signaltap:Shuffle_mem ; post-synthesis    ; sld_signaltap:Shuffle_mem|~VCC                                                                                                 ; N/A     ;
; Shuffle_mem|vcc                                    ; post-fitting  ; connected ; sld_signaltap:Shuffle_mem ; post-synthesis    ; sld_signaltap:Shuffle_mem|~VCC                                                                                                 ; N/A     ;
; Shuffle_mem|vcc                                    ; post-fitting  ; connected ; sld_signaltap:Shuffle_mem ; post-synthesis    ; sld_signaltap:Shuffle_mem|~VCC                                                                                                 ; N/A     ;
; Shuffle_mem|vcc                                    ; post-fitting  ; connected ; sld_signaltap:Shuffle_mem ; post-synthesis    ; sld_signaltap:Shuffle_mem|~VCC                                                                                                 ; N/A     ;
; Shuffle_mem|vcc                                    ; post-fitting  ; connected ; sld_signaltap:Shuffle_mem ; post-synthesis    ; sld_signaltap:Shuffle_mem|~VCC                                                                                                 ; N/A     ;
; Shuffle_mem|vcc                                    ; post-fitting  ; connected ; sld_signaltap:Shuffle_mem ; post-synthesis    ; sld_signaltap:Shuffle_mem|~VCC                                                                                                 ; N/A     ;
; Shuffle_mem|vcc                                    ; post-fitting  ; connected ; sld_signaltap:Shuffle_mem ; post-synthesis    ; sld_signaltap:Shuffle_mem|~VCC                                                                                                 ; N/A     ;
; Shuffle_mem|vcc                                    ; post-fitting  ; connected ; sld_signaltap:Shuffle_mem ; post-synthesis    ; sld_signaltap:Shuffle_mem|~VCC                                                                                                 ; N/A     ;
+----------------------------------------------------+---------------+-----------+---------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "time_machine"                                                                                                         ;
+--------------------------------------+---------------+-----------+----------------------------+-------------------+--------------------------------------+---------+
; Name                                 ; Type          ; Status    ; Partition Name             ; Netlist Type Used ; Actual Connection                    ; Details ;
+--------------------------------------+---------------+-----------+----------------------------+-------------------+--------------------------------------+---------+
; time_machine:comb_3|CLOCK_50         ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; CLOCK_50                             ; N/A     ;
; time_machine:comb_3|current_state[0] ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; time_machine:comb_3|current_state[0] ; N/A     ;
; time_machine:comb_3|current_state[0] ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; time_machine:comb_3|current_state[0] ; N/A     ;
; time_machine:comb_3|current_state[1] ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; time_machine:comb_3|current_state[1] ; N/A     ;
; time_machine:comb_3|current_state[1] ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; time_machine:comb_3|current_state[1] ; N/A     ;
; time_machine:comb_3|current_state[2] ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; time_machine:comb_3|current_state[2] ; N/A     ;
; time_machine:comb_3|current_state[2] ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; time_machine:comb_3|current_state[2] ; N/A     ;
; time_machine:comb_3|current_state[3] ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; time_machine:comb_3|current_state[3] ; N/A     ;
; time_machine:comb_3|current_state[3] ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; time_machine:comb_3|current_state[3] ; N/A     ;
; time_machine:comb_3|current_state[4] ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; time_machine:comb_3|current_state[4] ; N/A     ;
; time_machine:comb_3|current_state[4] ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; time_machine:comb_3|current_state[4] ; N/A     ;
; time_machine:comb_3|current_state[5] ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; time_machine:comb_3|current_state[5] ; N/A     ;
; time_machine:comb_3|current_state[5] ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; time_machine:comb_3|current_state[5] ; N/A     ;
; time_machine:comb_3|current_state[6] ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GND                                  ; N/A     ;
; time_machine:comb_3|current_state[6] ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GND                                  ; N/A     ;
; time_machine:comb_3|current_state[7] ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GND                                  ; N/A     ;
; time_machine:comb_3|current_state[7] ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GND                                  ; N/A     ;
; time_machine:comb_3|reset_all        ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; time_machine:comb_3|current_state[3] ; N/A     ;
; time_machine:comb_3|reset_all        ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; time_machine:comb_3|current_state[3] ; N/A     ;
; time_machine:comb_3|start_s_i_i      ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; time_machine:comb_3|current_state[5] ; N/A     ;
; time_machine:comb_3|start_s_i_i      ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; time_machine:comb_3|current_state[5] ; N/A     ;
; time_machine:comb_3|start_shuffle    ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; time_machine:comb_3|current_state[4] ; N/A     ;
; time_machine:comb_3|start_shuffle    ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; time_machine:comb_3|current_state[4] ; N/A     ;
; time_machine|gnd                     ; post-fitting  ; connected ; sld_signaltap:time_machine ; post-synthesis    ; sld_signaltap:time_machine|~GND      ; N/A     ;
; time_machine|gnd                     ; post-fitting  ; connected ; sld_signaltap:time_machine ; post-synthesis    ; sld_signaltap:time_machine|~GND      ; N/A     ;
; time_machine|gnd                     ; post-fitting  ; connected ; sld_signaltap:time_machine ; post-synthesis    ; sld_signaltap:time_machine|~GND      ; N/A     ;
; time_machine|gnd                     ; post-fitting  ; connected ; sld_signaltap:time_machine ; post-synthesis    ; sld_signaltap:time_machine|~GND      ; N/A     ;
; time_machine|gnd                     ; post-fitting  ; connected ; sld_signaltap:time_machine ; post-synthesis    ; sld_signaltap:time_machine|~GND      ; N/A     ;
; time_machine|gnd                     ; post-fitting  ; connected ; sld_signaltap:time_machine ; post-synthesis    ; sld_signaltap:time_machine|~GND      ; N/A     ;
; time_machine|gnd                     ; post-fitting  ; connected ; sld_signaltap:time_machine ; post-synthesis    ; sld_signaltap:time_machine|~GND      ; N/A     ;
; time_machine|gnd                     ; post-fitting  ; connected ; sld_signaltap:time_machine ; post-synthesis    ; sld_signaltap:time_machine|~GND      ; N/A     ;
; time_machine|gnd                     ; post-fitting  ; connected ; sld_signaltap:time_machine ; post-synthesis    ; sld_signaltap:time_machine|~GND      ; N/A     ;
; time_machine|gnd                     ; post-fitting  ; connected ; sld_signaltap:time_machine ; post-synthesis    ; sld_signaltap:time_machine|~GND      ; N/A     ;
; time_machine|gnd                     ; post-fitting  ; connected ; sld_signaltap:time_machine ; post-synthesis    ; sld_signaltap:time_machine|~GND      ; N/A     ;
; time_machine|gnd                     ; post-fitting  ; connected ; sld_signaltap:time_machine ; post-synthesis    ; sld_signaltap:time_machine|~GND      ; N/A     ;
; time_machine|gnd                     ; post-fitting  ; connected ; sld_signaltap:time_machine ; post-synthesis    ; sld_signaltap:time_machine|~GND      ; N/A     ;
; time_machine|gnd                     ; post-fitting  ; connected ; sld_signaltap:time_machine ; post-synthesis    ; sld_signaltap:time_machine|~GND      ; N/A     ;
; time_machine|vcc                     ; post-fitting  ; connected ; sld_signaltap:time_machine ; post-synthesis    ; sld_signaltap:time_machine|~VCC      ; N/A     ;
; time_machine|vcc                     ; post-fitting  ; connected ; sld_signaltap:time_machine ; post-synthesis    ; sld_signaltap:time_machine|~VCC      ; N/A     ;
; time_machine|vcc                     ; post-fitting  ; connected ; sld_signaltap:time_machine ; post-synthesis    ; sld_signaltap:time_machine|~VCC      ; N/A     ;
; time_machine|vcc                     ; post-fitting  ; connected ; sld_signaltap:time_machine ; post-synthesis    ; sld_signaltap:time_machine|~VCC      ; N/A     ;
; time_machine|vcc                     ; post-fitting  ; connected ; sld_signaltap:time_machine ; post-synthesis    ; sld_signaltap:time_machine|~VCC      ; N/A     ;
; time_machine|vcc                     ; post-fitting  ; connected ; sld_signaltap:time_machine ; post-synthesis    ; sld_signaltap:time_machine|~VCC      ; N/A     ;
; time_machine|vcc                     ; post-fitting  ; connected ; sld_signaltap:time_machine ; post-synthesis    ; sld_signaltap:time_machine|~VCC      ; N/A     ;
; time_machine|vcc                     ; post-fitting  ; connected ; sld_signaltap:time_machine ; post-synthesis    ; sld_signaltap:time_machine|~VCC      ; N/A     ;
; time_machine|vcc                     ; post-fitting  ; connected ; sld_signaltap:time_machine ; post-synthesis    ; sld_signaltap:time_machine|~VCC      ; N/A     ;
; time_machine|vcc                     ; post-fitting  ; connected ; sld_signaltap:time_machine ; post-synthesis    ; sld_signaltap:time_machine|~VCC      ; N/A     ;
; time_machine|vcc                     ; post-fitting  ; connected ; sld_signaltap:time_machine ; post-synthesis    ; sld_signaltap:time_machine|~VCC      ; N/A     ;
; time_machine|vcc                     ; post-fitting  ; connected ; sld_signaltap:time_machine ; post-synthesis    ; sld_signaltap:time_machine|~VCC      ; N/A     ;
; time_machine|vcc                     ; post-fitting  ; connected ; sld_signaltap:time_machine ; post-synthesis    ; sld_signaltap:time_machine|~VCC      ; N/A     ;
; time_machine|vcc                     ; post-fitting  ; connected ; sld_signaltap:time_machine ; post-synthesis    ; sld_signaltap:time_machine|~VCC      ; N/A     ;
; time_machine|vcc                     ; post-fitting  ; connected ; sld_signaltap:time_machine ; post-synthesis    ; sld_signaltap:time_machine|~VCC      ; N/A     ;
; time_machine|vcc                     ; post-fitting  ; connected ; sld_signaltap:time_machine ; post-synthesis    ; sld_signaltap:time_machine|~VCC      ; N/A     ;
; time_machine|vcc                     ; post-fitting  ; connected ; sld_signaltap:time_machine ; post-synthesis    ; sld_signaltap:time_machine|~VCC      ; N/A     ;
; time_machine|vcc                     ; post-fitting  ; connected ; sld_signaltap:time_machine ; post-synthesis    ; sld_signaltap:time_machine|~VCC      ; N/A     ;
+--------------------------------------+---------------+-----------+----------------------------+-------------------+--------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "switches"                                                                                                                                  ;
+-------------------------------------------------+---------------+-----------+------------------------+-------------------+----------------------------------------------------+---------+
; Name                                            ; Type          ; Status    ; Partition Name         ; Netlist Type Used ; Actual Connection                                  ; Details ;
+-------------------------------------------------+---------------+-----------+------------------------+-------------------+----------------------------------------------------+---------+
; switches_fsm:key_switches_control|CLOCK_50      ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; CLOCK_50                                           ; N/A     ;
; switches_fsm:key_switches_control|key_available ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; switches_fsm:key_switches_control|current_state[2] ; N/A     ;
; switches_fsm:key_switches_control|key_available ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; switches_fsm:key_switches_control|current_state[2] ; N/A     ;
; switches_fsm:key_switches_control|key_changed   ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; switches_fsm:key_switches_control|current_state[3] ; N/A     ;
; switches_fsm:key_switches_control|key_changed   ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; switches_fsm:key_switches_control|current_state[3] ; N/A     ;
; switches_fsm:key_switches_control|secret_key[0] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; switches_fsm:key_switches_control|LEDR[0]          ; N/A     ;
; switches_fsm:key_switches_control|secret_key[0] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; switches_fsm:key_switches_control|LEDR[0]          ; N/A     ;
; switches_fsm:key_switches_control|secret_key[1] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; switches_fsm:key_switches_control|LEDR[1]          ; N/A     ;
; switches_fsm:key_switches_control|secret_key[1] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; switches_fsm:key_switches_control|LEDR[1]          ; N/A     ;
; switches_fsm:key_switches_control|secret_key[2] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; switches_fsm:key_switches_control|LEDR[2]          ; N/A     ;
; switches_fsm:key_switches_control|secret_key[2] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; switches_fsm:key_switches_control|LEDR[2]          ; N/A     ;
; switches_fsm:key_switches_control|secret_key[3] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; switches_fsm:key_switches_control|LEDR[3]          ; N/A     ;
; switches_fsm:key_switches_control|secret_key[3] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; switches_fsm:key_switches_control|LEDR[3]          ; N/A     ;
; switches_fsm:key_switches_control|secret_key[4] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; switches_fsm:key_switches_control|LEDR[4]          ; N/A     ;
; switches_fsm:key_switches_control|secret_key[4] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; switches_fsm:key_switches_control|LEDR[4]          ; N/A     ;
; switches_fsm:key_switches_control|secret_key[5] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; switches_fsm:key_switches_control|LEDR[5]          ; N/A     ;
; switches_fsm:key_switches_control|secret_key[5] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; switches_fsm:key_switches_control|LEDR[5]          ; N/A     ;
; switches_fsm:key_switches_control|secret_key[6] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; switches_fsm:key_switches_control|LEDR[6]          ; N/A     ;
; switches_fsm:key_switches_control|secret_key[6] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; switches_fsm:key_switches_control|LEDR[6]          ; N/A     ;
; switches_fsm:key_switches_control|secret_key[7] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; switches_fsm:key_switches_control|LEDR[7]          ; N/A     ;
; switches_fsm:key_switches_control|secret_key[7] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; switches_fsm:key_switches_control|LEDR[7]          ; N/A     ;
; switches_fsm:key_switches_control|secret_key[8] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; switches_fsm:key_switches_control|LEDR[8]          ; N/A     ;
; switches_fsm:key_switches_control|secret_key[8] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; switches_fsm:key_switches_control|LEDR[8]          ; N/A     ;
; switches_fsm:key_switches_control|secret_key[9] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; switches_fsm:key_switches_control|LEDR[9]          ; N/A     ;
; switches_fsm:key_switches_control|secret_key[9] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; switches_fsm:key_switches_control|LEDR[9]          ; N/A     ;
; switches|gnd                                    ; post-fitting  ; connected ; sld_signaltap:switches ; post-synthesis    ; sld_signaltap:switches|~GND                        ; N/A     ;
; switches|gnd                                    ; post-fitting  ; connected ; sld_signaltap:switches ; post-synthesis    ; sld_signaltap:switches|~GND                        ; N/A     ;
; switches|gnd                                    ; post-fitting  ; connected ; sld_signaltap:switches ; post-synthesis    ; sld_signaltap:switches|~GND                        ; N/A     ;
; switches|gnd                                    ; post-fitting  ; connected ; sld_signaltap:switches ; post-synthesis    ; sld_signaltap:switches|~GND                        ; N/A     ;
; switches|gnd                                    ; post-fitting  ; connected ; sld_signaltap:switches ; post-synthesis    ; sld_signaltap:switches|~GND                        ; N/A     ;
; switches|gnd                                    ; post-fitting  ; connected ; sld_signaltap:switches ; post-synthesis    ; sld_signaltap:switches|~GND                        ; N/A     ;
; switches|gnd                                    ; post-fitting  ; connected ; sld_signaltap:switches ; post-synthesis    ; sld_signaltap:switches|~GND                        ; N/A     ;
; switches|gnd                                    ; post-fitting  ; connected ; sld_signaltap:switches ; post-synthesis    ; sld_signaltap:switches|~GND                        ; N/A     ;
; switches|gnd                                    ; post-fitting  ; connected ; sld_signaltap:switches ; post-synthesis    ; sld_signaltap:switches|~GND                        ; N/A     ;
; switches|gnd                                    ; post-fitting  ; connected ; sld_signaltap:switches ; post-synthesis    ; sld_signaltap:switches|~GND                        ; N/A     ;
; switches|gnd                                    ; post-fitting  ; connected ; sld_signaltap:switches ; post-synthesis    ; sld_signaltap:switches|~GND                        ; N/A     ;
; switches|gnd                                    ; post-fitting  ; connected ; sld_signaltap:switches ; post-synthesis    ; sld_signaltap:switches|~GND                        ; N/A     ;
; switches|gnd                                    ; post-fitting  ; connected ; sld_signaltap:switches ; post-synthesis    ; sld_signaltap:switches|~GND                        ; N/A     ;
; switches|gnd                                    ; post-fitting  ; connected ; sld_signaltap:switches ; post-synthesis    ; sld_signaltap:switches|~GND                        ; N/A     ;
; switches|gnd                                    ; post-fitting  ; connected ; sld_signaltap:switches ; post-synthesis    ; sld_signaltap:switches|~GND                        ; N/A     ;
; switches|gnd                                    ; post-fitting  ; connected ; sld_signaltap:switches ; post-synthesis    ; sld_signaltap:switches|~GND                        ; N/A     ;
; switches|vcc                                    ; post-fitting  ; connected ; sld_signaltap:switches ; post-synthesis    ; sld_signaltap:switches|~VCC                        ; N/A     ;
; switches|vcc                                    ; post-fitting  ; connected ; sld_signaltap:switches ; post-synthesis    ; sld_signaltap:switches|~VCC                        ; N/A     ;
; switches|vcc                                    ; post-fitting  ; connected ; sld_signaltap:switches ; post-synthesis    ; sld_signaltap:switches|~VCC                        ; N/A     ;
; switches|vcc                                    ; post-fitting  ; connected ; sld_signaltap:switches ; post-synthesis    ; sld_signaltap:switches|~VCC                        ; N/A     ;
; switches|vcc                                    ; post-fitting  ; connected ; sld_signaltap:switches ; post-synthesis    ; sld_signaltap:switches|~VCC                        ; N/A     ;
; switches|vcc                                    ; post-fitting  ; connected ; sld_signaltap:switches ; post-synthesis    ; sld_signaltap:switches|~VCC                        ; N/A     ;
; switches|vcc                                    ; post-fitting  ; connected ; sld_signaltap:switches ; post-synthesis    ; sld_signaltap:switches|~VCC                        ; N/A     ;
; switches|vcc                                    ; post-fitting  ; connected ; sld_signaltap:switches ; post-synthesis    ; sld_signaltap:switches|~VCC                        ; N/A     ;
; switches|vcc                                    ; post-fitting  ; connected ; sld_signaltap:switches ; post-synthesis    ; sld_signaltap:switches|~VCC                        ; N/A     ;
; switches|vcc                                    ; post-fitting  ; connected ; sld_signaltap:switches ; post-synthesis    ; sld_signaltap:switches|~VCC                        ; N/A     ;
; switches|vcc                                    ; post-fitting  ; connected ; sld_signaltap:switches ; post-synthesis    ; sld_signaltap:switches|~VCC                        ; N/A     ;
; switches|vcc                                    ; post-fitting  ; connected ; sld_signaltap:switches ; post-synthesis    ; sld_signaltap:switches|~VCC                        ; N/A     ;
; switches|vcc                                    ; post-fitting  ; connected ; sld_signaltap:switches ; post-synthesis    ; sld_signaltap:switches|~VCC                        ; N/A     ;
; switches|vcc                                    ; post-fitting  ; connected ; sld_signaltap:switches ; post-synthesis    ; sld_signaltap:switches|~VCC                        ; N/A     ;
; switches|vcc                                    ; post-fitting  ; connected ; sld_signaltap:switches ; post-synthesis    ; sld_signaltap:switches|~VCC                        ; N/A     ;
; switches|vcc                                    ; post-fitting  ; connected ; sld_signaltap:switches ; post-synthesis    ; sld_signaltap:switches|~VCC                        ; N/A     ;
+-------------------------------------------------+---------------+-----------+------------------------+-------------------+----------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition
    Info: Processing started: Thu Jun 13 12:16:55 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off rc4 -c rc4
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Warning (12019): Can't analyze file -- file ksa.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file s_memory.vhd
    Info (12022): Found design unit 1: s_memory-SYN File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/s_memory.vhd Line: 55
    Info (12023): Found entity 1: s_memory File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/s_memory.vhd Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file ksa.sv
    Info (12023): Found entity 1: ksa File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/ksa.sv Line: 6
Warning (12019): Can't analyze file -- file Task1/rc4.sv is missing
Info (12021): Found 1 design units, including 1 entities, in source file encrypted_data_memory.v
    Info (12023): Found entity 1: encrypted_data_memory File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/encrypted_data_memory.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file task2/read_rom_mem.sv
    Info (12023): Found entity 1: read_rom_mem File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Task2/read_rom_mem.sv Line: 1
Warning (10090): Verilog HDL syntax warning at time_machine.sv(77): extra block comment delimiter characters /* within block comment File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/time_machine.sv Line: 77
Info (12021): Found 1 design units, including 1 entities, in source file time_machine.sv
    Info (12023): Found entity 1: time_machine File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/time_machine.sv Line: 1
Critical Warning (10846): Verilog HDL Instantiation warning at ksa.sv(35): instance has no name File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/ksa.sv Line: 35
Critical Warning (10846): Verilog HDL Instantiation warning at ksa.sv(173): instance has no name File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/ksa.sv Line: 173
Info (12127): Elaborating entity "ksa" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at ksa.sv(111): object "secret_key" assigned a value but never read File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/ksa.sv Line: 111
Warning (10036): Verilog HDL or VHDL warning at ksa.sv(155): object "rom_data" assigned a value but never read File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/ksa.sv Line: 155
Info (12128): Elaborating entity "time_machine" for hierarchy "time_machine:comb_3" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/ksa.sv Line: 35
Info (12128): Elaborating entity "s_memory" for hierarchy "s_memory:s_memory_controller" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/ksa.sv Line: 80
Info (12128): Elaborating entity "altsyncram" for hierarchy "s_memory:s_memory_controller|altsyncram:altsyncram_component" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/s_memory.vhd Line: 62
Info (12130): Elaborated megafunction instantiation "s_memory:s_memory_controller|altsyncram:altsyncram_component" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/s_memory.vhd Line: 62
Info (12133): Instantiated megafunction "s_memory:s_memory_controller|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/s_memory.vhd Line: 62
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m5b4.tdf
    Info (12023): Found entity 1: altsyncram_m5b4 File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/altsyncram_m5b4.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_m5b4" for hierarchy "s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kq83.tdf
    Info (12023): Found entity 1: altsyncram_kq83 File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/altsyncram_kq83.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_kq83" for hierarchy "s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/altsyncram_m5b4.tdf Line: 37
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/altsyncram_m5b4.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/altsyncram_m5b4.tdf Line: 38
Info (12133): Instantiated megafunction "s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/altsyncram_m5b4.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1392508928"
    Info (12134): Parameter "NUMWORDS" = "256"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Warning (12125): Using design file task1/populate_s_mem_by_index.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: populate_s_mem_by_index File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/task1/populate_s_mem_by_index.sv Line: 8
Info (12128): Elaborating entity "populate_s_mem_by_index" for hierarchy "populate_s_mem_by_index:task1" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/ksa.sv Line: 101
Warning (10230): Verilog HDL assignment warning at populate_s_mem_by_index.sv(34): truncated value with size 32 to match size of target (8) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/task1/populate_s_mem_by_index.sv Line: 34
Warning (10230): Verilog HDL assignment warning at populate_s_mem_by_index.sv(39): truncated value with size 32 to match size of target (8) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/task1/populate_s_mem_by_index.sv Line: 39
Warning (10230): Verilog HDL assignment warning at populate_s_mem_by_index.sv(40): truncated value with size 32 to match size of target (8) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/task1/populate_s_mem_by_index.sv Line: 40
Warning (10230): Verilog HDL assignment warning at populate_s_mem_by_index.sv(43): truncated value with size 32 to match size of target (8) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/task1/populate_s_mem_by_index.sv Line: 43
Warning (10230): Verilog HDL assignment warning at populate_s_mem_by_index.sv(46): truncated value with size 32 to match size of target (8) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/task1/populate_s_mem_by_index.sv Line: 46
Warning (10230): Verilog HDL assignment warning at populate_s_mem_by_index.sv(47): truncated value with size 32 to match size of target (8) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/task1/populate_s_mem_by_index.sv Line: 47
Warning (10230): Verilog HDL assignment warning at populate_s_mem_by_index.sv(50): truncated value with size 32 to match size of target (8) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/task1/populate_s_mem_by_index.sv Line: 50
Warning (10230): Verilog HDL assignment warning at populate_s_mem_by_index.sv(53): truncated value with size 32 to match size of target (8) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/task1/populate_s_mem_by_index.sv Line: 53
Warning (10230): Verilog HDL assignment warning at populate_s_mem_by_index.sv(56): truncated value with size 32 to match size of target (8) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/task1/populate_s_mem_by_index.sv Line: 56
Warning (10230): Verilog HDL assignment warning at populate_s_mem_by_index.sv(58): truncated value with size 32 to match size of target (8) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/task1/populate_s_mem_by_index.sv Line: 58
Warning (10230): Verilog HDL assignment warning at populate_s_mem_by_index.sv(77): truncated value with size 32 to match size of target (9) File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/task1/populate_s_mem_by_index.sv Line: 77
Warning (12125): Using design file task2/switches_fsm.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: switches_fsm File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/task2/switches_fsm.sv Line: 9
Info (12128): Elaborating entity "switches_fsm" for hierarchy "switches_fsm:key_switches_control" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/ksa.sv Line: 123
Warning (12125): Using design file task2/shuffle_fsm.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: shuffle_fsm File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/task2/shuffle_fsm.sv Line: 10
Info (12128): Elaborating entity "shuffle_fsm" for hierarchy "shuffle_fsm:shuffle_control" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/ksa.sv Line: 149
Info (12128): Elaborating entity "encrypted_data_memory" for hierarchy "encrypted_data_memory:rom_memory" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/ksa.sv Line: 164
Info (12128): Elaborating entity "altsyncram" for hierarchy "encrypted_data_memory:rom_memory|altsyncram:altsyncram_component" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/encrypted_data_memory.v Line: 82
Info (12130): Elaborated megafunction instantiation "encrypted_data_memory:rom_memory|altsyncram:altsyncram_component" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/encrypted_data_memory.v Line: 82
Info (12133): Instantiated megafunction "encrypted_data_memory:rom_memory|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/encrypted_data_memory.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./secret_messages/msg_1_for_task2b/message.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=D"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1ju1.tdf
    Info (12023): Found entity 1: altsyncram_1ju1 File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/altsyncram_1ju1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_1ju1" for hierarchy "encrypted_data_memory:rom_memory|altsyncram:altsyncram_component|altsyncram_1ju1:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e803.tdf
    Info (12023): Found entity 1: altsyncram_e803 File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/altsyncram_e803.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_e803" for hierarchy "encrypted_data_memory:rom_memory|altsyncram:altsyncram_component|altsyncram_1ju1:auto_generated|altsyncram_e803:altsyncram1" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/altsyncram_1ju1.tdf Line: 35
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "encrypted_data_memory:rom_memory|altsyncram:altsyncram_component|altsyncram_1ju1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/altsyncram_1ju1.tdf Line: 36
Info (12130): Elaborated megafunction instantiation "encrypted_data_memory:rom_memory|altsyncram:altsyncram_component|altsyncram_1ju1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/altsyncram_1ju1.tdf Line: 36
Info (12133): Instantiated megafunction "encrypted_data_memory:rom_memory|altsyncram:altsyncram_component|altsyncram_1ju1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/altsyncram_1ju1.tdf Line: 36
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1140850688"
    Info (12134): Parameter "NUMWORDS" = "32"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "5"
Info (12128): Elaborating entity "read_rom_mem" for hierarchy "read_rom_mem:comb_73" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/ksa.sv Line: 173
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2ph4.tdf
    Info (12023): Found entity 1: altsyncram_2ph4 File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/altsyncram_2ph4.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_elc.tdf
    Info (12023): Found entity 1: mux_elc File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/mux_elc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_69i.tdf
    Info (12023): Found entity 1: cntr_69i File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/cntr_69i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf
    Info (12023): Found entity 1: cmpr_f9c File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/cmpr_f9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf
    Info (12023): Found entity 1: cntr_4vi File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/cntr_4vi.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf
    Info (12023): Found entity 1: cntr_09i File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/cntr_09i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/cmpr_c9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/cmpr_99c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_loh4.tdf
    Info (12023): Found entity 1: altsyncram_loh4 File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/altsyncram_loh4.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_t8i.tdf
    Info (12023): Found entity 1: cntr_t8i File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/cntr_t8i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_joh4.tdf
    Info (12023): Found entity 1: altsyncram_joh4 File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/altsyncram_joh4.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_s8i.tdf
    Info (12023): Found entity 1: cntr_s8i File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/cntr_s8i.tdf Line: 28
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "Shuffle_mem"
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "switches"
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "time_machine"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.06.13.12:17:09 Progress: Loading sld73f98f60/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/ip/sld73f98f60/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 262
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "shuffle_fsm:shuffle_control|Mod0" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/task2/shuffle_fsm.sv Line: 97
Info (12130): Elaborated megafunction instantiation "shuffle_fsm:shuffle_control|lpm_divide:Mod0" File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/task2/shuffle_fsm.sv Line: 97
Info (12133): Instantiated megafunction "shuffle_fsm:shuffle_control|lpm_divide:Mod0" with the following parameter: File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/task2/shuffle_fsm.sv Line: 97
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "2"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_62m.tdf
    Info (12023): Found entity 1: lpm_divide_62m File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/lpm_divide_62m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9kh File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/sign_div_unsign_9kh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ose.tdf
    Info (12023): Found entity 1: alt_u_div_ose File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/db/alt_u_div_ose.tdf Line: 23
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (144001): Generated suppressed messages file C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/output_files/rc4.map.smsg
Info (35024): Successfully connected in-system debug instance "Shuffle_mem" to all 193 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35024): Successfully connected in-system debug instance "time_machine" to all 55 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35024): Successfully connected in-system debug instance "switches" to all 57 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (15752): Ignored 12 Virtual Pin logic option assignments
    Warning (15751): Ignored Virtual Pin assignment to "LCD_RW".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_ON".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[2]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[5]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[4]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_EN".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[6]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_RS".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[0]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[7]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[1]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[3]".
Info (21057): Implemented 3085 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 14 input pins
    Info (21059): Implemented 11 output pins
    Info (21061): Implemented 2940 logic cells
    Info (21064): Implemented 119 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings
    Info: Peak virtual memory: 4937 megabytes
    Info: Processing ended: Thu Jun 13 12:17:17 2024
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:40


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/output_files/rc4.map.smsg.


