INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/verilog/stopwatch_clock_project_1/stopwatch_clock_project_1.srcs/sources_1/imports/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/verilog/stopwatch_clock_project_1/stopwatch_clock_project_1.srcs/sources_1/imports/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/verilog/stopwatch_clock_project_1/stopwatch_clock_project_1.srcs/sources_1/imports/new/fnd_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fnd_controller
INFO: [VRFC 10-311] analyzing module clk_div_1000Hz
INFO: [VRFC 10-311] analyzing module counter_4
INFO: [VRFC 10-311] analyzing module decoder_2X4
INFO: [VRFC 10-311] analyzing module digit_splitter_msec
INFO: [VRFC 10-311] analyzing module digit_splitter_sec
INFO: [VRFC 10-311] analyzing module digit_splitter_min
INFO: [VRFC 10-311] analyzing module digit_splitter_hour
INFO: [VRFC 10-311] analyzing module digit_splitter_stop_watch
INFO: [VRFC 10-311] analyzing module mux_12X1
INFO: [VRFC 10-311] analyzing module fnd_font
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/verilog/stopwatch_clock_project_1/stopwatch_clock_project_1.srcs/sources_1/imports/new/stop_watch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stop_watch
INFO: [VRFC 10-311] analyzing module clk_div_10Hz
INFO: [VRFC 10-311] analyzing module counter_100ms
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/verilog/stopwatch_clock_project_1/stopwatch_clock_project_1.srcs/sources_1/imports/new/time_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter
INFO: [VRFC 10-311] analyzing module tick_msec
INFO: [VRFC 10-311] analyzing module counter_msec
INFO: [VRFC 10-311] analyzing module counter_sec
INFO: [VRFC 10-311] analyzing module counter_min
INFO: [VRFC 10-311] analyzing module counter_hour
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/verilog/stopwatch_clock_project_1/stopwatch_clock_project_1.srcs/sources_1/imports/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2458] undeclared symbol i_run_stop, assumed default net type wire [D:/project/verilog/stopwatch_clock_project_1/stopwatch_clock_project_1.srcs/sources_1/imports/new/top_module.v:43]
INFO: [VRFC 10-2458] undeclared symbol i_clear, assumed default net type wire [D:/project/verilog/stopwatch_clock_project_1/stopwatch_clock_project_1.srcs/sources_1/imports/new/top_module.v:50]
INFO: [VRFC 10-2458] undeclared symbol i_mode, assumed default net type wire [D:/project/verilog/stopwatch_clock_project_1/stopwatch_clock_project_1.srcs/sources_1/imports/new/top_module.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/verilog/stopwatch_clock_project_1/stopwatch_clock_project_1.srcs/sim_1/imports/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
