
DRONE_B-G431B-ESC1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000daa0  080001d8  080001d8  000011d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000840  0800dc78  0800dc78  0000ec78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e4b8  0800e4b8  00010010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800e4b8  0800e4b8  0000f4b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e4c0  0800e4c0  00010010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e4c0  0800e4c0  0000f4c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e4c4  0800e4c4  0000f4c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  0800e4c8  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007c4  20000010  0800e4d8  00010010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200007d4  0800e4d8  000107d4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00010010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00020fd6  00000000  00000000  00010040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004587  00000000  00000000  00031016  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001b90  00000000  00000000  000355a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001568  00000000  00000000  00037130  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024908  00000000  00000000  00038698  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001f4cb  00000000  00000000  0005cfa0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e70c9  00000000  00000000  0007c46b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00163534  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006f70  00000000  00000000  00163578  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000078  00000000  00000000  0016a4e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000010 	.word	0x20000010
 80001f4:	00000000 	.word	0x00000000
 80001f8:	0800dc60 	.word	0x0800dc60

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000014 	.word	0x20000014
 8000214:	0800dc60 	.word	0x0800dc60

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	@ 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	3c01      	subs	r4, #1
 8000354:	bf28      	it	cs
 8000356:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800035a:	d2e9      	bcs.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__aeabi_d2f>:
 80009b4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009b8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80009bc:	bf24      	itt	cs
 80009be:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 80009c2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 80009c6:	d90d      	bls.n	80009e4 <__aeabi_d2f+0x30>
 80009c8:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80009cc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80009d0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80009d4:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80009d8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80009dc:	bf08      	it	eq
 80009de:	f020 0001 	biceq.w	r0, r0, #1
 80009e2:	4770      	bx	lr
 80009e4:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 80009e8:	d121      	bne.n	8000a2e <__aeabi_d2f+0x7a>
 80009ea:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 80009ee:	bfbc      	itt	lt
 80009f0:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 80009f4:	4770      	bxlt	lr
 80009f6:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fa:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009fe:	f1c2 0218 	rsb	r2, r2, #24
 8000a02:	f1c2 0c20 	rsb	ip, r2, #32
 8000a06:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a0a:	fa20 f002 	lsr.w	r0, r0, r2
 8000a0e:	bf18      	it	ne
 8000a10:	f040 0001 	orrne.w	r0, r0, #1
 8000a14:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a18:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a1c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a20:	ea40 000c 	orr.w	r0, r0, ip
 8000a24:	fa23 f302 	lsr.w	r3, r3, r2
 8000a28:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a2c:	e7cc      	b.n	80009c8 <__aeabi_d2f+0x14>
 8000a2e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a32:	d107      	bne.n	8000a44 <__aeabi_d2f+0x90>
 8000a34:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a38:	bf1e      	ittt	ne
 8000a3a:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000a3e:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000a42:	4770      	bxne	lr
 8000a44:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000a48:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000a4c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a50:	4770      	bx	lr
 8000a52:	bf00      	nop

08000a54 <__aeabi_uldivmod>:
 8000a54:	b953      	cbnz	r3, 8000a6c <__aeabi_uldivmod+0x18>
 8000a56:	b94a      	cbnz	r2, 8000a6c <__aeabi_uldivmod+0x18>
 8000a58:	2900      	cmp	r1, #0
 8000a5a:	bf08      	it	eq
 8000a5c:	2800      	cmpeq	r0, #0
 8000a5e:	bf1c      	itt	ne
 8000a60:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000a64:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000a68:	f000 b988 	b.w	8000d7c <__aeabi_idiv0>
 8000a6c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a70:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a74:	f000 f806 	bl	8000a84 <__udivmoddi4>
 8000a78:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a7c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a80:	b004      	add	sp, #16
 8000a82:	4770      	bx	lr

08000a84 <__udivmoddi4>:
 8000a84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a88:	9d08      	ldr	r5, [sp, #32]
 8000a8a:	460f      	mov	r7, r1
 8000a8c:	4604      	mov	r4, r0
 8000a8e:	468c      	mov	ip, r1
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d148      	bne.n	8000b26 <__udivmoddi4+0xa2>
 8000a94:	428a      	cmp	r2, r1
 8000a96:	4616      	mov	r6, r2
 8000a98:	d961      	bls.n	8000b5e <__udivmoddi4+0xda>
 8000a9a:	fab2 f382 	clz	r3, r2
 8000a9e:	b14b      	cbz	r3, 8000ab4 <__udivmoddi4+0x30>
 8000aa0:	f1c3 0220 	rsb	r2, r3, #32
 8000aa4:	fa01 fc03 	lsl.w	ip, r1, r3
 8000aa8:	fa20 f202 	lsr.w	r2, r0, r2
 8000aac:	409e      	lsls	r6, r3
 8000aae:	ea42 0c0c 	orr.w	ip, r2, ip
 8000ab2:	409c      	lsls	r4, r3
 8000ab4:	ea4f 4e16 	mov.w	lr, r6, lsr #16
 8000ab8:	b2b7      	uxth	r7, r6
 8000aba:	fbbc f1fe 	udiv	r1, ip, lr
 8000abe:	0c22      	lsrs	r2, r4, #16
 8000ac0:	fb0e cc11 	mls	ip, lr, r1, ip
 8000ac4:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 8000ac8:	fb01 f007 	mul.w	r0, r1, r7
 8000acc:	4290      	cmp	r0, r2
 8000ace:	d909      	bls.n	8000ae4 <__udivmoddi4+0x60>
 8000ad0:	18b2      	adds	r2, r6, r2
 8000ad2:	f101 3cff 	add.w	ip, r1, #4294967295	@ 0xffffffff
 8000ad6:	f080 80ee 	bcs.w	8000cb6 <__udivmoddi4+0x232>
 8000ada:	4290      	cmp	r0, r2
 8000adc:	f240 80eb 	bls.w	8000cb6 <__udivmoddi4+0x232>
 8000ae0:	3902      	subs	r1, #2
 8000ae2:	4432      	add	r2, r6
 8000ae4:	1a12      	subs	r2, r2, r0
 8000ae6:	b2a4      	uxth	r4, r4
 8000ae8:	fbb2 f0fe 	udiv	r0, r2, lr
 8000aec:	fb0e 2210 	mls	r2, lr, r0, r2
 8000af0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000af4:	fb00 f707 	mul.w	r7, r0, r7
 8000af8:	42a7      	cmp	r7, r4
 8000afa:	d909      	bls.n	8000b10 <__udivmoddi4+0x8c>
 8000afc:	1934      	adds	r4, r6, r4
 8000afe:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000b02:	f080 80da 	bcs.w	8000cba <__udivmoddi4+0x236>
 8000b06:	42a7      	cmp	r7, r4
 8000b08:	f240 80d7 	bls.w	8000cba <__udivmoddi4+0x236>
 8000b0c:	4434      	add	r4, r6
 8000b0e:	3802      	subs	r0, #2
 8000b10:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000b14:	1be4      	subs	r4, r4, r7
 8000b16:	2100      	movs	r1, #0
 8000b18:	b11d      	cbz	r5, 8000b22 <__udivmoddi4+0x9e>
 8000b1a:	40dc      	lsrs	r4, r3
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	e9c5 4300 	strd	r4, r3, [r5]
 8000b22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b26:	428b      	cmp	r3, r1
 8000b28:	d906      	bls.n	8000b38 <__udivmoddi4+0xb4>
 8000b2a:	b10d      	cbz	r5, 8000b30 <__udivmoddi4+0xac>
 8000b2c:	e9c5 0100 	strd	r0, r1, [r5]
 8000b30:	2100      	movs	r1, #0
 8000b32:	4608      	mov	r0, r1
 8000b34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b38:	fab3 f183 	clz	r1, r3
 8000b3c:	2900      	cmp	r1, #0
 8000b3e:	d148      	bne.n	8000bd2 <__udivmoddi4+0x14e>
 8000b40:	42bb      	cmp	r3, r7
 8000b42:	d302      	bcc.n	8000b4a <__udivmoddi4+0xc6>
 8000b44:	4282      	cmp	r2, r0
 8000b46:	f200 8107 	bhi.w	8000d58 <__udivmoddi4+0x2d4>
 8000b4a:	1a84      	subs	r4, r0, r2
 8000b4c:	eb67 0203 	sbc.w	r2, r7, r3
 8000b50:	2001      	movs	r0, #1
 8000b52:	4694      	mov	ip, r2
 8000b54:	2d00      	cmp	r5, #0
 8000b56:	d0e4      	beq.n	8000b22 <__udivmoddi4+0x9e>
 8000b58:	e9c5 4c00 	strd	r4, ip, [r5]
 8000b5c:	e7e1      	b.n	8000b22 <__udivmoddi4+0x9e>
 8000b5e:	2a00      	cmp	r2, #0
 8000b60:	f000 8092 	beq.w	8000c88 <__udivmoddi4+0x204>
 8000b64:	fab2 f382 	clz	r3, r2
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	f040 80a8 	bne.w	8000cbe <__udivmoddi4+0x23a>
 8000b6e:	1a8a      	subs	r2, r1, r2
 8000b70:	ea4f 4e16 	mov.w	lr, r6, lsr #16
 8000b74:	fa1f fc86 	uxth.w	ip, r6
 8000b78:	2101      	movs	r1, #1
 8000b7a:	0c20      	lsrs	r0, r4, #16
 8000b7c:	fbb2 f7fe 	udiv	r7, r2, lr
 8000b80:	fb0e 2217 	mls	r2, lr, r7, r2
 8000b84:	ea40 4202 	orr.w	r2, r0, r2, lsl #16
 8000b88:	fb0c f007 	mul.w	r0, ip, r7
 8000b8c:	4290      	cmp	r0, r2
 8000b8e:	d907      	bls.n	8000ba0 <__udivmoddi4+0x11c>
 8000b90:	18b2      	adds	r2, r6, r2
 8000b92:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8000b96:	d202      	bcs.n	8000b9e <__udivmoddi4+0x11a>
 8000b98:	4290      	cmp	r0, r2
 8000b9a:	f200 80e2 	bhi.w	8000d62 <__udivmoddi4+0x2de>
 8000b9e:	4647      	mov	r7, r8
 8000ba0:	1a12      	subs	r2, r2, r0
 8000ba2:	b2a4      	uxth	r4, r4
 8000ba4:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ba8:	fb0e 2210 	mls	r2, lr, r0, r2
 8000bac:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000bb0:	fb0c fc00 	mul.w	ip, ip, r0
 8000bb4:	45a4      	cmp	ip, r4
 8000bb6:	d907      	bls.n	8000bc8 <__udivmoddi4+0x144>
 8000bb8:	1934      	adds	r4, r6, r4
 8000bba:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000bbe:	d202      	bcs.n	8000bc6 <__udivmoddi4+0x142>
 8000bc0:	45a4      	cmp	ip, r4
 8000bc2:	f200 80cb 	bhi.w	8000d5c <__udivmoddi4+0x2d8>
 8000bc6:	4610      	mov	r0, r2
 8000bc8:	eba4 040c 	sub.w	r4, r4, ip
 8000bcc:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000bd0:	e7a2      	b.n	8000b18 <__udivmoddi4+0x94>
 8000bd2:	f1c1 0620 	rsb	r6, r1, #32
 8000bd6:	408b      	lsls	r3, r1
 8000bd8:	fa22 fc06 	lsr.w	ip, r2, r6
 8000bdc:	ea4c 0c03 	orr.w	ip, ip, r3
 8000be0:	fa07 f401 	lsl.w	r4, r7, r1
 8000be4:	fa20 f306 	lsr.w	r3, r0, r6
 8000be8:	40f7      	lsrs	r7, r6
 8000bea:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000bee:	4323      	orrs	r3, r4
 8000bf0:	fa00 f801 	lsl.w	r8, r0, r1
 8000bf4:	fa1f fe8c 	uxth.w	lr, ip
 8000bf8:	fbb7 f0f9 	udiv	r0, r7, r9
 8000bfc:	0c1c      	lsrs	r4, r3, #16
 8000bfe:	fb09 7710 	mls	r7, r9, r0, r7
 8000c02:	ea44 4407 	orr.w	r4, r4, r7, lsl #16
 8000c06:	fb00 f70e 	mul.w	r7, r0, lr
 8000c0a:	42a7      	cmp	r7, r4
 8000c0c:	fa02 f201 	lsl.w	r2, r2, r1
 8000c10:	d90a      	bls.n	8000c28 <__udivmoddi4+0x1a4>
 8000c12:	eb1c 0404 	adds.w	r4, ip, r4
 8000c16:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000c1a:	f080 809b 	bcs.w	8000d54 <__udivmoddi4+0x2d0>
 8000c1e:	42a7      	cmp	r7, r4
 8000c20:	f240 8098 	bls.w	8000d54 <__udivmoddi4+0x2d0>
 8000c24:	3802      	subs	r0, #2
 8000c26:	4464      	add	r4, ip
 8000c28:	1be4      	subs	r4, r4, r7
 8000c2a:	b29f      	uxth	r7, r3
 8000c2c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000c30:	fb09 4413 	mls	r4, r9, r3, r4
 8000c34:	ea47 4404 	orr.w	r4, r7, r4, lsl #16
 8000c38:	fb03 fe0e 	mul.w	lr, r3, lr
 8000c3c:	45a6      	cmp	lr, r4
 8000c3e:	d909      	bls.n	8000c54 <__udivmoddi4+0x1d0>
 8000c40:	eb1c 0404 	adds.w	r4, ip, r4
 8000c44:	f103 37ff 	add.w	r7, r3, #4294967295	@ 0xffffffff
 8000c48:	f080 8082 	bcs.w	8000d50 <__udivmoddi4+0x2cc>
 8000c4c:	45a6      	cmp	lr, r4
 8000c4e:	d97f      	bls.n	8000d50 <__udivmoddi4+0x2cc>
 8000c50:	3b02      	subs	r3, #2
 8000c52:	4464      	add	r4, ip
 8000c54:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000c58:	eba4 040e 	sub.w	r4, r4, lr
 8000c5c:	fba0 e702 	umull	lr, r7, r0, r2
 8000c60:	42bc      	cmp	r4, r7
 8000c62:	4673      	mov	r3, lr
 8000c64:	46b9      	mov	r9, r7
 8000c66:	d363      	bcc.n	8000d30 <__udivmoddi4+0x2ac>
 8000c68:	d060      	beq.n	8000d2c <__udivmoddi4+0x2a8>
 8000c6a:	b15d      	cbz	r5, 8000c84 <__udivmoddi4+0x200>
 8000c6c:	ebb8 0203 	subs.w	r2, r8, r3
 8000c70:	eb64 0409 	sbc.w	r4, r4, r9
 8000c74:	fa04 f606 	lsl.w	r6, r4, r6
 8000c78:	fa22 f301 	lsr.w	r3, r2, r1
 8000c7c:	431e      	orrs	r6, r3
 8000c7e:	40cc      	lsrs	r4, r1
 8000c80:	e9c5 6400 	strd	r6, r4, [r5]
 8000c84:	2100      	movs	r1, #0
 8000c86:	e74c      	b.n	8000b22 <__udivmoddi4+0x9e>
 8000c88:	0862      	lsrs	r2, r4, #1
 8000c8a:	0848      	lsrs	r0, r1, #1
 8000c8c:	ea42 71c1 	orr.w	r1, r2, r1, lsl #31
 8000c90:	0c0b      	lsrs	r3, r1, #16
 8000c92:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8000c96:	b28a      	uxth	r2, r1
 8000c98:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8000c9c:	fbb3 f1f6 	udiv	r1, r3, r6
 8000ca0:	07e4      	lsls	r4, r4, #31
 8000ca2:	46b4      	mov	ip, r6
 8000ca4:	4637      	mov	r7, r6
 8000ca6:	46b6      	mov	lr, r6
 8000ca8:	231f      	movs	r3, #31
 8000caa:	fbb0 f0f6 	udiv	r0, r0, r6
 8000cae:	1bd2      	subs	r2, r2, r7
 8000cb0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000cb4:	e761      	b.n	8000b7a <__udivmoddi4+0xf6>
 8000cb6:	4661      	mov	r1, ip
 8000cb8:	e714      	b.n	8000ae4 <__udivmoddi4+0x60>
 8000cba:	4610      	mov	r0, r2
 8000cbc:	e728      	b.n	8000b10 <__udivmoddi4+0x8c>
 8000cbe:	f1c3 0120 	rsb	r1, r3, #32
 8000cc2:	fa20 f201 	lsr.w	r2, r0, r1
 8000cc6:	409e      	lsls	r6, r3
 8000cc8:	fa27 f101 	lsr.w	r1, r7, r1
 8000ccc:	409f      	lsls	r7, r3
 8000cce:	433a      	orrs	r2, r7
 8000cd0:	ea4f 4e16 	mov.w	lr, r6, lsr #16
 8000cd4:	fa1f fc86 	uxth.w	ip, r6
 8000cd8:	fbb1 f7fe 	udiv	r7, r1, lr
 8000cdc:	fb0e 1017 	mls	r0, lr, r7, r1
 8000ce0:	0c11      	lsrs	r1, r2, #16
 8000ce2:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ce6:	fb07 f80c 	mul.w	r8, r7, ip
 8000cea:	4588      	cmp	r8, r1
 8000cec:	fa04 f403 	lsl.w	r4, r4, r3
 8000cf0:	d93a      	bls.n	8000d68 <__udivmoddi4+0x2e4>
 8000cf2:	1871      	adds	r1, r6, r1
 8000cf4:	f107 30ff 	add.w	r0, r7, #4294967295	@ 0xffffffff
 8000cf8:	d201      	bcs.n	8000cfe <__udivmoddi4+0x27a>
 8000cfa:	4588      	cmp	r8, r1
 8000cfc:	d81f      	bhi.n	8000d3e <__udivmoddi4+0x2ba>
 8000cfe:	eba1 0108 	sub.w	r1, r1, r8
 8000d02:	fbb1 f8fe 	udiv	r8, r1, lr
 8000d06:	fb08 f70c 	mul.w	r7, r8, ip
 8000d0a:	fb0e 1118 	mls	r1, lr, r8, r1
 8000d0e:	b292      	uxth	r2, r2
 8000d10:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000d14:	42ba      	cmp	r2, r7
 8000d16:	d22f      	bcs.n	8000d78 <__udivmoddi4+0x2f4>
 8000d18:	18b2      	adds	r2, r6, r2
 8000d1a:	f108 31ff 	add.w	r1, r8, #4294967295	@ 0xffffffff
 8000d1e:	d2c6      	bcs.n	8000cae <__udivmoddi4+0x22a>
 8000d20:	42ba      	cmp	r2, r7
 8000d22:	d2c4      	bcs.n	8000cae <__udivmoddi4+0x22a>
 8000d24:	f1a8 0102 	sub.w	r1, r8, #2
 8000d28:	4432      	add	r2, r6
 8000d2a:	e7c0      	b.n	8000cae <__udivmoddi4+0x22a>
 8000d2c:	45f0      	cmp	r8, lr
 8000d2e:	d29c      	bcs.n	8000c6a <__udivmoddi4+0x1e6>
 8000d30:	ebbe 0302 	subs.w	r3, lr, r2
 8000d34:	eb67 070c 	sbc.w	r7, r7, ip
 8000d38:	3801      	subs	r0, #1
 8000d3a:	46b9      	mov	r9, r7
 8000d3c:	e795      	b.n	8000c6a <__udivmoddi4+0x1e6>
 8000d3e:	eba6 0808 	sub.w	r8, r6, r8
 8000d42:	4441      	add	r1, r8
 8000d44:	1eb8      	subs	r0, r7, #2
 8000d46:	fbb1 f8fe 	udiv	r8, r1, lr
 8000d4a:	fb08 f70c 	mul.w	r7, r8, ip
 8000d4e:	e7dc      	b.n	8000d0a <__udivmoddi4+0x286>
 8000d50:	463b      	mov	r3, r7
 8000d52:	e77f      	b.n	8000c54 <__udivmoddi4+0x1d0>
 8000d54:	4650      	mov	r0, sl
 8000d56:	e767      	b.n	8000c28 <__udivmoddi4+0x1a4>
 8000d58:	4608      	mov	r0, r1
 8000d5a:	e6fb      	b.n	8000b54 <__udivmoddi4+0xd0>
 8000d5c:	4434      	add	r4, r6
 8000d5e:	3802      	subs	r0, #2
 8000d60:	e732      	b.n	8000bc8 <__udivmoddi4+0x144>
 8000d62:	3f02      	subs	r7, #2
 8000d64:	4432      	add	r2, r6
 8000d66:	e71b      	b.n	8000ba0 <__udivmoddi4+0x11c>
 8000d68:	eba1 0108 	sub.w	r1, r1, r8
 8000d6c:	4638      	mov	r0, r7
 8000d6e:	fbb1 f8fe 	udiv	r8, r1, lr
 8000d72:	fb08 f70c 	mul.w	r7, r8, ip
 8000d76:	e7c8      	b.n	8000d0a <__udivmoddi4+0x286>
 8000d78:	4641      	mov	r1, r8
 8000d7a:	e798      	b.n	8000cae <__udivmoddi4+0x22a>

08000d7c <__aeabi_idiv0>:
 8000d7c:	4770      	bx	lr
 8000d7e:	bf00      	nop

08000d80 <init_communication>:
bool transmit_recive_data;


volatile bool recive_finish;

void init_communication(void){
 8000d80:	b580      	push	{r7, lr}
 8000d82:	af00      	add	r7, sp, #0
	HAL_UART_Init(&huart2);;
 8000d84:	4820      	ldr	r0, [pc, #128]	@ (8000e08 <init_communication+0x88>)
 8000d86:	f00b fa2a 	bl	800c1de <HAL_UART_Init>

 	RxData[0] = 0x00;
 8000d8a:	4b20      	ldr	r3, [pc, #128]	@ (8000e0c <init_communication+0x8c>)
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	701a      	strb	r2, [r3, #0]
 	RxData[1] = 0x00;
 8000d90:	4b1e      	ldr	r3, [pc, #120]	@ (8000e0c <init_communication+0x8c>)
 8000d92:	2200      	movs	r2, #0
 8000d94:	705a      	strb	r2, [r3, #1]
 	RxData[2] = 0x00;
 8000d96:	4b1d      	ldr	r3, [pc, #116]	@ (8000e0c <init_communication+0x8c>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	709a      	strb	r2, [r3, #2]
 	RxData[3] = 0x00;
 8000d9c:	4b1b      	ldr	r3, [pc, #108]	@ (8000e0c <init_communication+0x8c>)
 8000d9e:	2200      	movs	r2, #0
 8000da0:	70da      	strb	r2, [r3, #3]

 	communication.old_state		= MOTOR_STOPP;
 8000da2:	4b1b      	ldr	r3, [pc, #108]	@ (8000e10 <init_communication+0x90>)
 8000da4:	2200      	movs	r2, #0
 8000da6:	705a      	strb	r2, [r3, #1]
 	communication.state 		= MOTOR_STOPP;
 8000da8:	4b19      	ldr	r3, [pc, #100]	@ (8000e10 <init_communication+0x90>)
 8000daa:	2200      	movs	r2, #0
 8000dac:	701a      	strb	r2, [r3, #0]
 	communication.speed_command	= 0;
 8000dae:	4b18      	ldr	r3, [pc, #96]	@ (8000e10 <init_communication+0x90>)
 8000db0:	2200      	movs	r2, #0
 8000db2:	805a      	strh	r2, [r3, #2]

 	transmit_recive_data = false;
 8000db4:	4b17      	ldr	r3, [pc, #92]	@ (8000e14 <init_communication+0x94>)
 8000db6:	2200      	movs	r2, #0
 8000db8:	701a      	strb	r2, [r3, #0]

	if(HAL_UART_Receive_DMA(&huart2, &RxData[0], sizeof(RxData)) != HAL_OK){
 8000dba:	2204      	movs	r2, #4
 8000dbc:	4913      	ldr	r1, [pc, #76]	@ (8000e0c <init_communication+0x8c>)
 8000dbe:	4812      	ldr	r0, [pc, #72]	@ (8000e08 <init_communication+0x88>)
 8000dc0:	f00b fade 	bl	800c380 <HAL_UART_Receive_DMA>
 8000dc4:	4603      	mov	r3, r0
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d001      	beq.n	8000dce <init_communication+0x4e>
		 Error_Handler();
 8000dca:	f002 fdbb 	bl	8003944 <Error_Handler>
	}
//	HAL_UART_Receive_IT(&huart2, &RxData[0], sizeof(RxData));
	recive_finish = true;
 8000dce:	4b12      	ldr	r3, [pc, #72]	@ (8000e18 <init_communication+0x98>)
 8000dd0:	2201      	movs	r2, #1
 8000dd2:	701a      	strb	r2, [r3, #0]
 	com_counter = 0;
 8000dd4:	4b11      	ldr	r3, [pc, #68]	@ (8000e1c <init_communication+0x9c>)
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	801a      	strh	r2, [r3, #0]

 	buffer_flag = LOW;
 8000dda:	4b11      	ldr	r3, [pc, #68]	@ (8000e20 <init_communication+0xa0>)
 8000ddc:	2200      	movs	r2, #0
 8000dde:	701a      	strb	r2, [r3, #0]

 	cap_counter = 0;
 8000de0:	4b10      	ldr	r3, [pc, #64]	@ (8000e24 <init_communication+0xa4>)
 8000de2:	2200      	movs	r2, #0
 8000de4:	801a      	strh	r2, [r3, #0]
 	hundert_counter = 0;
 8000de6:	4b10      	ldr	r3, [pc, #64]	@ (8000e28 <init_communication+0xa8>)
 8000de8:	2200      	movs	r2, #0
 8000dea:	701a      	strb	r2, [r3, #0]
 	fivehundert_counter = 0;
 8000dec:	4b0f      	ldr	r3, [pc, #60]	@ (8000e2c <init_communication+0xac>)
 8000dee:	2200      	movs	r2, #0
 8000df0:	801a      	strh	r2, [r3, #0]
 	cap_flag = LOW;
 8000df2:	4b0f      	ldr	r3, [pc, #60]	@ (8000e30 <init_communication+0xb0>)
 8000df4:	2200      	movs	r2, #0
 8000df6:	701a      	strb	r2, [r3, #0]
 	half_speed_flag = LOW;
 8000df8:	4b0e      	ldr	r3, [pc, #56]	@ (8000e34 <init_communication+0xb4>)
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	701a      	strb	r2, [r3, #0]
 	half_speed_counter = 0;
 8000dfe:	4b0e      	ldr	r3, [pc, #56]	@ (8000e38 <init_communication+0xb8>)
 8000e00:	2200      	movs	r2, #0
 8000e02:	701a      	strb	r2, [r3, #0]


}
 8000e04:	bf00      	nop
 8000e06:	bd80      	pop	{r7, pc}
 8000e08:	20000580 	.word	0x20000580
 8000e0c:	20000034 	.word	0x20000034
 8000e10:	20000030 	.word	0x20000030
 8000e14:	20000044 	.word	0x20000044
 8000e18:	20000045 	.word	0x20000045
 8000e1c:	20000038 	.word	0x20000038
 8000e20:	20000043 	.word	0x20000043
 8000e24:	2000003a 	.word	0x2000003a
 8000e28:	2000003c 	.word	0x2000003c
 8000e2c:	2000003e 	.word	0x2000003e
 8000e30:	20000040 	.word	0x20000040
 8000e34:	20000041 	.word	0x20000041
 8000e38:	20000042 	.word	0x20000042

08000e3c <HAL_UART_RxCpltCallback>:
/*
 * the function is triggered when data is received
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b082      	sub	sp, #8
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	6078      	str	r0, [r7, #4]
//	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, 1);
    if (huart->Instance == USART2) {
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	4a38      	ldr	r2, [pc, #224]	@ (8000f2c <HAL_UART_RxCpltCallback+0xf0>)
 8000e4a:	4293      	cmp	r3, r2
 8000e4c:	d16a      	bne.n	8000f24 <HAL_UART_RxCpltCallback+0xe8>
        if(RxData[0] == 0xFF){
 8000e4e:	4b38      	ldr	r3, [pc, #224]	@ (8000f30 <HAL_UART_RxCpltCallback+0xf4>)
 8000e50:	781b      	ldrb	r3, [r3, #0]
 8000e52:	2bff      	cmp	r3, #255	@ 0xff
 8000e54:	d15a      	bne.n	8000f0c <HAL_UART_RxCpltCallback+0xd0>
        	recive_finish = false; // safty, dont read an write at the same time | edit: solved it with lower IQR priority
 8000e56:	4b37      	ldr	r3, [pc, #220]	@ (8000f34 <HAL_UART_RxCpltCallback+0xf8>)
 8000e58:	2200      	movs	r2, #0
 8000e5a:	701a      	strb	r2, [r3, #0]
        	transmit_recive_data = true;
 8000e5c:	4b36      	ldr	r3, [pc, #216]	@ (8000f38 <HAL_UART_RxCpltCallback+0xfc>)
 8000e5e:	2201      	movs	r2, #1
 8000e60:	701a      	strb	r2, [r3, #0]
        	// the data were received correctly
        	communication.state = (uint8_t)RxData[1];
 8000e62:	4b33      	ldr	r3, [pc, #204]	@ (8000f30 <HAL_UART_RxCpltCallback+0xf4>)
 8000e64:	785a      	ldrb	r2, [r3, #1]
 8000e66:	4b35      	ldr	r3, [pc, #212]	@ (8000f3c <HAL_UART_RxCpltCallback+0x100>)
 8000e68:	701a      	strb	r2, [r3, #0]
        	communication.speed_command = (int16_t)(RxData[3] | (RxData[2]<<8));
 8000e6a:	4b31      	ldr	r3, [pc, #196]	@ (8000f30 <HAL_UART_RxCpltCallback+0xf4>)
 8000e6c:	78db      	ldrb	r3, [r3, #3]
 8000e6e:	b21a      	sxth	r2, r3
 8000e70:	4b2f      	ldr	r3, [pc, #188]	@ (8000f30 <HAL_UART_RxCpltCallback+0xf4>)
 8000e72:	789b      	ldrb	r3, [r3, #2]
 8000e74:	b21b      	sxth	r3, r3
 8000e76:	021b      	lsls	r3, r3, #8
 8000e78:	b21b      	sxth	r3, r3
 8000e7a:	4313      	orrs	r3, r2
 8000e7c:	b21a      	sxth	r2, r3
 8000e7e:	4b2f      	ldr	r3, [pc, #188]	@ (8000f3c <HAL_UART_RxCpltCallback+0x100>)
 8000e80:	805a      	strh	r2, [r3, #2]
        	if(abs(communication.speed_command) < 90){
 8000e82:	4b2e      	ldr	r3, [pc, #184]	@ (8000f3c <HAL_UART_RxCpltCallback+0x100>)
 8000e84:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	bfb8      	it	lt
 8000e8c:	425b      	neglt	r3, r3
 8000e8e:	b29b      	uxth	r3, r3
 8000e90:	2b59      	cmp	r3, #89	@ 0x59
 8000e92:	d801      	bhi.n	8000e98 <HAL_UART_RxCpltCallback+0x5c>
        		engine_stopp_function();
 8000e94:	f003 fe7c 	bl	8004b90 <engine_stopp_function>
        	}

        	// let's check if there is a new order
        	if(communication.state != communication.old_state){
 8000e98:	4b28      	ldr	r3, [pc, #160]	@ (8000f3c <HAL_UART_RxCpltCallback+0x100>)
 8000e9a:	781a      	ldrb	r2, [r3, #0]
 8000e9c:	4b27      	ldr	r3, [pc, #156]	@ (8000f3c <HAL_UART_RxCpltCallback+0x100>)
 8000e9e:	785b      	ldrb	r3, [r3, #1]
 8000ea0:	429a      	cmp	r2, r3
 8000ea2:	d013      	beq.n	8000ecc <HAL_UART_RxCpltCallback+0x90>
        		// if yes, then which one?
				switch (communication.state){
 8000ea4:	4b25      	ldr	r3, [pc, #148]	@ (8000f3c <HAL_UART_RxCpltCallback+0x100>)
 8000ea6:	781b      	ldrb	r3, [r3, #0]
 8000ea8:	2bdd      	cmp	r3, #221	@ 0xdd
 8000eaa:	d00c      	beq.n	8000ec6 <HAL_UART_RxCpltCallback+0x8a>
 8000eac:	2bdd      	cmp	r3, #221	@ 0xdd
 8000eae:	dc0c      	bgt.n	8000eca <HAL_UART_RxCpltCallback+0x8e>
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	d002      	beq.n	8000eba <HAL_UART_RxCpltCallback+0x7e>
 8000eb4:	2baa      	cmp	r3, #170	@ 0xaa
 8000eb6:	d003      	beq.n	8000ec0 <HAL_UART_RxCpltCallback+0x84>
					case MOTOR_INIT:
//						engine_init_function();
					break;
					default:
						// do nothing
					break;
 8000eb8:	e007      	b.n	8000eca <HAL_UART_RxCpltCallback+0x8e>
						engine_stopp_function();
 8000eba:	f003 fe69 	bl	8004b90 <engine_stopp_function>
					break;
 8000ebe:	e005      	b.n	8000ecc <HAL_UART_RxCpltCallback+0x90>
						engine_start_function();
 8000ec0:	f003 fe5a 	bl	8004b78 <engine_start_function>
					break;
 8000ec4:	e002      	b.n	8000ecc <HAL_UART_RxCpltCallback+0x90>
					break;
 8000ec6:	bf00      	nop
 8000ec8:	e000      	b.n	8000ecc <HAL_UART_RxCpltCallback+0x90>
					break;
 8000eca:	bf00      	nop
				}

        	}
        	communication.old_state = communication.old_state;
 8000ecc:	4b1b      	ldr	r3, [pc, #108]	@ (8000f3c <HAL_UART_RxCpltCallback+0x100>)
 8000ece:	785a      	ldrb	r2, [r3, #1]
 8000ed0:	4b1a      	ldr	r3, [pc, #104]	@ (8000f3c <HAL_UART_RxCpltCallback+0x100>)
 8000ed2:	705a      	strb	r2, [r3, #1]
        	// we have connection
        	com_counter = 0;
 8000ed4:	4b1a      	ldr	r3, [pc, #104]	@ (8000f40 <HAL_UART_RxCpltCallback+0x104>)
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	801a      	strh	r2, [r3, #0]
        	// limit the input for safty
        	communication.speed_command = (communication.speed_command > MAX_SPEED)? MAX_SPEED: communication.speed_command;
 8000eda:	4b18      	ldr	r3, [pc, #96]	@ (8000f3c <HAL_UART_RxCpltCallback+0x100>)
 8000edc:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000ee0:	f241 7270 	movw	r2, #6000	@ 0x1770
 8000ee4:	4293      	cmp	r3, r2
 8000ee6:	bfa8      	it	ge
 8000ee8:	4613      	movge	r3, r2
 8000eea:	b21a      	sxth	r2, r3
 8000eec:	4b13      	ldr	r3, [pc, #76]	@ (8000f3c <HAL_UART_RxCpltCallback+0x100>)
 8000eee:	805a      	strh	r2, [r3, #2]
        	communication.speed_command = (communication.speed_command< -MAX_SPEED)? -MAX_SPEED: communication.speed_command;
 8000ef0:	4b12      	ldr	r3, [pc, #72]	@ (8000f3c <HAL_UART_RxCpltCallback+0x100>)
 8000ef2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000ef6:	4a13      	ldr	r2, [pc, #76]	@ (8000f44 <HAL_UART_RxCpltCallback+0x108>)
 8000ef8:	4293      	cmp	r3, r2
 8000efa:	bfb8      	it	lt
 8000efc:	4613      	movlt	r3, r2
 8000efe:	b21a      	sxth	r2, r3
 8000f00:	4b0e      	ldr	r3, [pc, #56]	@ (8000f3c <HAL_UART_RxCpltCallback+0x100>)
 8000f02:	805a      	strh	r2, [r3, #2]

        	recive_finish = true;
 8000f04:	4b0b      	ldr	r3, [pc, #44]	@ (8000f34 <HAL_UART_RxCpltCallback+0xf8>)
 8000f06:	2201      	movs	r2, #1
 8000f08:	701a      	strb	r2, [r3, #0]
        	RxData[2] = 0x00;
        	RxData[3] = 0x00;
        }
    }
//    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, 0);
}
 8000f0a:	e00b      	b.n	8000f24 <HAL_UART_RxCpltCallback+0xe8>
        	RxData[0] = 0x00;
 8000f0c:	4b08      	ldr	r3, [pc, #32]	@ (8000f30 <HAL_UART_RxCpltCallback+0xf4>)
 8000f0e:	2200      	movs	r2, #0
 8000f10:	701a      	strb	r2, [r3, #0]
        	RxData[1] = 0x00;
 8000f12:	4b07      	ldr	r3, [pc, #28]	@ (8000f30 <HAL_UART_RxCpltCallback+0xf4>)
 8000f14:	2200      	movs	r2, #0
 8000f16:	705a      	strb	r2, [r3, #1]
        	RxData[2] = 0x00;
 8000f18:	4b05      	ldr	r3, [pc, #20]	@ (8000f30 <HAL_UART_RxCpltCallback+0xf4>)
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	709a      	strb	r2, [r3, #2]
        	RxData[3] = 0x00;
 8000f1e:	4b04      	ldr	r3, [pc, #16]	@ (8000f30 <HAL_UART_RxCpltCallback+0xf4>)
 8000f20:	2200      	movs	r2, #0
 8000f22:	70da      	strb	r2, [r3, #3]
}
 8000f24:	bf00      	nop
 8000f26:	3708      	adds	r7, #8
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	bd80      	pop	{r7, pc}
 8000f2c:	40004400 	.word	0x40004400
 8000f30:	20000034 	.word	0x20000034
 8000f34:	20000045 	.word	0x20000045
 8000f38:	20000044 	.word	0x20000044
 8000f3c:	20000030 	.word	0x20000030
 8000f40:	20000038 	.word	0x20000038
 8000f44:	ffffe890 	.word	0xffffe890

08000f48 <get_information>:
}




void get_information(data* pHandle){
 8000f48:	b480      	push	{r7}
 8000f4a:	b083      	sub	sp, #12
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
	if(recive_finish){
 8000f50:	4b09      	ldr	r3, [pc, #36]	@ (8000f78 <get_information+0x30>)
 8000f52:	781b      	ldrb	r3, [r3, #0]
 8000f54:	b2db      	uxtb	r3, r3
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d008      	beq.n	8000f6c <get_information+0x24>
	pHandle->state = communication.state;
 8000f5a:	4b08      	ldr	r3, [pc, #32]	@ (8000f7c <get_information+0x34>)
 8000f5c:	781a      	ldrb	r2, [r3, #0]
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	701a      	strb	r2, [r3, #0]
	pHandle->speed_command = communication.speed_command;
 8000f62:	4b06      	ldr	r3, [pc, #24]	@ (8000f7c <get_information+0x34>)
 8000f64:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	805a      	strh	r2, [r3, #2]
	}
}
 8000f6c:	bf00      	nop
 8000f6e:	370c      	adds	r7, #12
 8000f70:	46bd      	mov	sp, r7
 8000f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f76:	4770      	bx	lr
 8000f78:	20000045 	.word	0x20000045
 8000f7c:	20000030 	.word	0x20000030

08000f80 <automatic_switch_off>:

/*
 *  a function that stops the motor if the connection is lost
 *  for a certain period of time
 */
void automatic_switch_off(void){
 8000f80:	b480      	push	{r7}
 8000f82:	af00      	add	r7, sp, #0
	com_counter += 1;
 8000f84:	4b05      	ldr	r3, [pc, #20]	@ (8000f9c <automatic_switch_off+0x1c>)
 8000f86:	881b      	ldrh	r3, [r3, #0]
 8000f88:	3301      	adds	r3, #1
 8000f8a:	b29a      	uxth	r2, r3
 8000f8c:	4b03      	ldr	r3, [pc, #12]	@ (8000f9c <automatic_switch_off+0x1c>)
 8000f8e:	801a      	strh	r2, [r3, #0]
	if ((com_counter > 1000) && AUTOMATIC_SWITCH_OFF){
		engine_stopp_function();
		communication.old_state = MOTOR_NO_RESPONSE;
	}
}
 8000f90:	bf00      	nop
 8000f92:	46bd      	mov	sp, r7
 8000f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f98:	4770      	bx	lr
 8000f9a:	bf00      	nop
 8000f9c:	20000038 	.word	0x20000038

08000fa0 <data_log_speed_current_500Hz>:

	}
}


void data_log_speed_current_500Hz(FOC_HandleTypeDef *pHandle_foc, uint8_t system_state){
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b086      	sub	sp, #24
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]
 8000fa8:	460b      	mov	r3, r1
 8000faa:	70fb      	strb	r3, [r7, #3]
//		const uint8_t S = 0x53;
//		const uint8_t T = 0x54;
//		const uint8_t A = 0x41;
//		const uint8_t R = 0x52;

		const uint8_t header1 = 0xF9;
 8000fac:	23f9      	movs	r3, #249	@ 0xf9
 8000fae:	75fb      	strb	r3, [r7, #23]
		const uint8_t header2 = 0xF7;
 8000fb0:	23f7      	movs	r3, #247	@ 0xf7
 8000fb2:	75bb      	strb	r3, [r7, #22]
		const uint8_t footer = 0x53;
 8000fb4:	2353      	movs	r3, #83	@ 0x53
 8000fb6:	757b      	strb	r3, [r7, #21]

//if(transmit_recive_data){
//	transmit_recive_data = false;
		int16_t iq_meas 	= pHandle_foc->Iq_meas_q15;
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8000fbe:	827b      	strh	r3, [r7, #18]
		int16_t speed		= pHandle_foc->speed;
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fc4:	823b      	strh	r3, [r7, #16]
		uint16_t battery	= pHandle_foc->battery_voltage;
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8000fcc:	81fb      	strh	r3, [r7, #14]
		uint8_t state		= system_state;
 8000fce:	78fb      	ldrb	r3, [r7, #3]
 8000fd0:	737b      	strb	r3, [r7, #13]

		send_value_buffer[0] = (header1);
 8000fd2:	4a2b      	ldr	r2, [pc, #172]	@ (8001080 <data_log_speed_current_500Hz+0xe0>)
 8000fd4:	7dfb      	ldrb	r3, [r7, #23]
 8000fd6:	7013      	strb	r3, [r2, #0]
		send_value_buffer[1] = (header2);
 8000fd8:	4a29      	ldr	r2, [pc, #164]	@ (8001080 <data_log_speed_current_500Hz+0xe0>)
 8000fda:	7dbb      	ldrb	r3, [r7, #22]
 8000fdc:	7053      	strb	r3, [r2, #1]
		send_value_buffer[2] = (state);
 8000fde:	4a28      	ldr	r2, [pc, #160]	@ (8001080 <data_log_speed_current_500Hz+0xe0>)
 8000fe0:	7b7b      	ldrb	r3, [r7, #13]
 8000fe2:	7093      	strb	r3, [r2, #2]
		send_value_buffer[3] = iq_meas;
 8000fe4:	8a7b      	ldrh	r3, [r7, #18]
 8000fe6:	b2da      	uxtb	r2, r3
 8000fe8:	4b25      	ldr	r3, [pc, #148]	@ (8001080 <data_log_speed_current_500Hz+0xe0>)
 8000fea:	70da      	strb	r2, [r3, #3]
		send_value_buffer[4] = (iq_meas >> 8);
 8000fec:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8000ff0:	121b      	asrs	r3, r3, #8
 8000ff2:	b21b      	sxth	r3, r3
 8000ff4:	b2da      	uxtb	r2, r3
 8000ff6:	4b22      	ldr	r3, [pc, #136]	@ (8001080 <data_log_speed_current_500Hz+0xe0>)
 8000ff8:	711a      	strb	r2, [r3, #4]
		send_value_buffer[5] = (speed);
 8000ffa:	8a3b      	ldrh	r3, [r7, #16]
 8000ffc:	b2da      	uxtb	r2, r3
 8000ffe:	4b20      	ldr	r3, [pc, #128]	@ (8001080 <data_log_speed_current_500Hz+0xe0>)
 8001000:	715a      	strb	r2, [r3, #5]
		send_value_buffer[6] = (speed >> 8);
 8001002:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001006:	121b      	asrs	r3, r3, #8
 8001008:	b21b      	sxth	r3, r3
 800100a:	b2da      	uxtb	r2, r3
 800100c:	4b1c      	ldr	r3, [pc, #112]	@ (8001080 <data_log_speed_current_500Hz+0xe0>)
 800100e:	719a      	strb	r2, [r3, #6]
		send_value_buffer[7] = (battery);
 8001010:	89fb      	ldrh	r3, [r7, #14]
 8001012:	b2da      	uxtb	r2, r3
 8001014:	4b1a      	ldr	r3, [pc, #104]	@ (8001080 <data_log_speed_current_500Hz+0xe0>)
 8001016:	71da      	strb	r2, [r3, #7]
		send_value_buffer[8] = (battery >> 8);
 8001018:	89fb      	ldrh	r3, [r7, #14]
 800101a:	0a1b      	lsrs	r3, r3, #8
 800101c:	b29b      	uxth	r3, r3
 800101e:	b2da      	uxtb	r2, r3
 8001020:	4b17      	ldr	r3, [pc, #92]	@ (8001080 <data_log_speed_current_500Hz+0xe0>)
 8001022:	721a      	strb	r2, [r3, #8]
		send_value_buffer[9] = (footer);
 8001024:	4a16      	ldr	r2, [pc, #88]	@ (8001080 <data_log_speed_current_500Hz+0xe0>)
 8001026:	7d7b      	ldrb	r3, [r7, #21]
 8001028:	7253      	strb	r3, [r2, #9]
//		HAL_UART_Transmit_IT(&huart2, (uint8_t*)send_value_buffer, 9);
		if (huart2.gState == HAL_UART_STATE_READY){
 800102a:	4b16      	ldr	r3, [pc, #88]	@ (8001084 <data_log_speed_current_500Hz+0xe4>)
 800102c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001030:	2b20      	cmp	r3, #32
 8001032:	d113      	bne.n	800105c <data_log_speed_current_500Hz+0xbc>
			status_send = HAL_UART_Transmit_DMA(&huart2, (uint8_t*)send_value_buffer, 10);
 8001034:	220a      	movs	r2, #10
 8001036:	4912      	ldr	r1, [pc, #72]	@ (8001080 <data_log_speed_current_500Hz+0xe0>)
 8001038:	4812      	ldr	r0, [pc, #72]	@ (8001084 <data_log_speed_current_500Hz+0xe4>)
 800103a:	f00b f921 	bl	800c280 <HAL_UART_Transmit_DMA>
 800103e:	4603      	mov	r3, r0
 8001040:	461a      	mov	r2, r3
 8001042:	4b11      	ldr	r3, [pc, #68]	@ (8001088 <data_log_speed_current_500Hz+0xe8>)
 8001044:	701a      	strb	r2, [r3, #0]
			if(status_send != HAL_OK){
 8001046:	4b10      	ldr	r3, [pc, #64]	@ (8001088 <data_log_speed_current_500Hz+0xe8>)
 8001048:	781b      	ldrb	r3, [r3, #0]
 800104a:	2b00      	cmp	r3, #0
 800104c:	d00c      	beq.n	8001068 <data_log_speed_current_500Hz+0xc8>
				send_fault_counter++;
 800104e:	4b0f      	ldr	r3, [pc, #60]	@ (800108c <data_log_speed_current_500Hz+0xec>)
 8001050:	881b      	ldrh	r3, [r3, #0]
 8001052:	3301      	adds	r3, #1
 8001054:	b29a      	uxth	r2, r3
 8001056:	4b0d      	ldr	r3, [pc, #52]	@ (800108c <data_log_speed_current_500Hz+0xec>)
 8001058:	801a      	strh	r2, [r3, #0]
 800105a:	e005      	b.n	8001068 <data_log_speed_current_500Hz+0xc8>
			}
		}else{
			send_fault_counter++;
 800105c:	4b0b      	ldr	r3, [pc, #44]	@ (800108c <data_log_speed_current_500Hz+0xec>)
 800105e:	881b      	ldrh	r3, [r3, #0]
 8001060:	3301      	adds	r3, #1
 8001062:	b29a      	uxth	r2, r3
 8001064:	4b09      	ldr	r3, [pc, #36]	@ (800108c <data_log_speed_current_500Hz+0xec>)
 8001066:	801a      	strh	r2, [r3, #0]
		}


	if (send_fault_counter > 100){
 8001068:	4b08      	ldr	r3, [pc, #32]	@ (800108c <data_log_speed_current_500Hz+0xec>)
 800106a:	881b      	ldrh	r3, [r3, #0]
 800106c:	2b64      	cmp	r3, #100	@ 0x64
 800106e:	d902      	bls.n	8001076 <data_log_speed_current_500Hz+0xd6>
		send_fault_counter = 0;
 8001070:	4b06      	ldr	r3, [pc, #24]	@ (800108c <data_log_speed_current_500Hz+0xec>)
 8001072:	2200      	movs	r2, #0
 8001074:	801a      	strh	r2, [r3, #0]
	}
//}

}
 8001076:	bf00      	nop
 8001078:	3718      	adds	r7, #24
 800107a:	46bd      	mov	sp, r7
 800107c:	bd80      	pop	{r7, pc}
 800107e:	bf00      	nop
 8001080:	20000048 	.word	0x20000048
 8001084:	20000580 	.word	0x20000580
 8001088:	2000002c 	.word	0x2000002c
 800108c:	20000052 	.word	0x20000052

08001090 <init_control_functions>:


int16_t debug_error_speed = 0;


void init_control_functions(void){
 8001090:	b480      	push	{r7}
 8001092:	b085      	sub	sp, #20
 8001094:	af00      	add	r7, sp, #0

	Pi_d_buffer = 0.0;
 8001096:	4b43      	ldr	r3, [pc, #268]	@ (80011a4 <init_control_functions+0x114>)
 8001098:	f04f 0200 	mov.w	r2, #0
 800109c:	601a      	str	r2, [r3, #0]
	Pi_q_buffer = 0.0;
 800109e:	4b42      	ldr	r3, [pc, #264]	@ (80011a8 <init_control_functions+0x118>)
 80010a0:	f04f 0200 	mov.w	r2, #0
 80010a4:	601a      	str	r2, [r3, #0]
	Pi_speed_buffer = 0;
 80010a6:	4b41      	ldr	r3, [pc, #260]	@ (80011ac <init_control_functions+0x11c>)
 80010a8:	f04f 0200 	mov.w	r2, #0
 80010ac:	601a      	str	r2, [r3, #0]

	Kp = KP_CURRENT;
 80010ae:	4b40      	ldr	r3, [pc, #256]	@ (80011b0 <init_control_functions+0x120>)
 80010b0:	4a40      	ldr	r2, [pc, #256]	@ (80011b4 <init_control_functions+0x124>)
 80010b2:	601a      	str	r2, [r3, #0]
	Ki = KI_CURRENT;
 80010b4:	4b40      	ldr	r3, [pc, #256]	@ (80011b8 <init_control_functions+0x128>)
 80010b6:	4a41      	ldr	r2, [pc, #260]	@ (80011bc <init_control_functions+0x12c>)
 80010b8:	601a      	str	r2, [r3, #0]

	Kp_speed = KP_SPEED;
 80010ba:	4b41      	ldr	r3, [pc, #260]	@ (80011c0 <init_control_functions+0x130>)
 80010bc:	4a41      	ldr	r2, [pc, #260]	@ (80011c4 <init_control_functions+0x134>)
 80010be:	601a      	str	r2, [r3, #0]
	Ki_speed = KI_SPEED;
 80010c0:	4b41      	ldr	r3, [pc, #260]	@ (80011c8 <init_control_functions+0x138>)
 80010c2:	4a42      	ldr	r2, [pc, #264]	@ (80011cc <init_control_functions+0x13c>)
 80010c4:	601a      	str	r2, [r3, #0]
	Kd_speed = 0.0;
 80010c6:	4b42      	ldr	r3, [pc, #264]	@ (80011d0 <init_control_functions+0x140>)
 80010c8:	f04f 0200 	mov.w	r2, #0
 80010cc:	601a      	str	r2, [r3, #0]

	cutoff_freq_div = CUTOFFF_FREQU_DIV;
 80010ce:	4b41      	ldr	r3, [pc, #260]	@ (80011d4 <init_control_functions+0x144>)
 80010d0:	4a41      	ldr	r2, [pc, #260]	@ (80011d8 <init_control_functions+0x148>)
 80010d2:	601a      	str	r2, [r3, #0]

	alpha_speed = PI_IP_ALPHA;
 80010d4:	4b41      	ldr	r3, [pc, #260]	@ (80011dc <init_control_functions+0x14c>)
 80010d6:	4a42      	ldr	r2, [pc, #264]	@ (80011e0 <init_control_functions+0x150>)
 80010d8:	601a      	str	r2, [r3, #0]

	bandwidth_speed = BANDWIDTH_SPEED;
 80010da:	4b42      	ldr	r3, [pc, #264]	@ (80011e4 <init_control_functions+0x154>)
 80010dc:	2250      	movs	r2, #80	@ 0x50
 80010de:	801a      	strh	r2, [r3, #0]
	bandwidth_current = BANDWIDTH_CURRENT;
 80010e0:	4b41      	ldr	r3, [pc, #260]	@ (80011e8 <init_control_functions+0x158>)
 80010e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80010e6:	801a      	strh	r2, [r3, #0]

//	max_torque = ((float)MAX_CURRENT * PMSM_KT);
	max_torque = ((float)MAX_CURRENT);
 80010e8:	4b40      	ldr	r3, [pc, #256]	@ (80011ec <init_control_functions+0x15c>)
 80010ea:	f04f 4282 	mov.w	r2, #1090519040	@ 0x41000000
 80010ee:	601a      	str	r2, [r3, #0]


	Kp_Q14 = (int16_t)(((PMSM_LS * (float)BANDWIDTH_CURRENT * (float)Q19)/(float)MAX_VOLTAGE) + 0.5f);
 80010f0:	4b3f      	ldr	r3, [pc, #252]	@ (80011f0 <init_control_functions+0x160>)
 80010f2:	f644 0228 	movw	r2, #18472	@ 0x4828
 80010f6:	801a      	strh	r2, [r3, #0]
	Ki_Q15 = (int16_t)(((PMSM_RS_OHM * (float)BANDWIDTH_CURRENT * (float)Q20)/((float)MAX_VOLTAGE * (float)FOC_FREQUENCY)) + 0.5f);
 80010f8:	4b3e      	ldr	r3, [pc, #248]	@ (80011f4 <init_control_functions+0x164>)
 80010fa:	f640 32f6 	movw	r2, #3062	@ 0xbf6
 80010fe:	801a      	strh	r2, [r3, #0]

	float kp_s = (PMSM_J_M_R * (float)BANDWIDTH_SPEED / PMSM_KE) * RPM_TO_RAD_S * (float)MAX_SPEED / 32.0f; // 32.0f = max current
 8001100:	4b3d      	ldr	r3, [pc, #244]	@ (80011f8 <init_control_functions+0x168>)
 8001102:	60fb      	str	r3, [r7, #12]
	Kp_s_Q10 = (int16_t)(kp_s * (float)Q10);
 8001104:	edd7 7a03 	vldr	s15, [r7, #12]
 8001108:	ed9f 7a3c 	vldr	s14, [pc, #240]	@ 80011fc <init_control_functions+0x16c>
 800110c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001110:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001114:	ee17 3a90 	vmov	r3, s15
 8001118:	b21a      	sxth	r2, r3
 800111a:	4b39      	ldr	r3, [pc, #228]	@ (8001200 <init_control_functions+0x170>)
 800111c:	801a      	strh	r2, [r3, #0]
	// (((KP_SPEED ) * BANDWIDTH_SPEED * DIVISION_M)/(CUTOFFF_FREQU_DIV * FOC_FREQUENCY))
	float speed_control_frequency = (float)FOC_FREQUENCY/(float)DIVISION_M;
 800111e:	4b39      	ldr	r3, [pc, #228]	@ (8001204 <init_control_functions+0x174>)
 8001120:	60bb      	str	r3, [r7, #8]
	float ki_s = (kp_s * (float)BANDWIDTH_SPEED / ((float)CUTOFFF_FREQU_DIV * speed_control_frequency)) * RPM_TO_RAD_S * (float)MAX_SPEED / 32.0f;
 8001122:	edd7 7a03 	vldr	s15, [r7, #12]
 8001126:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8001208 <init_control_functions+0x178>
 800112a:	ee67 6a87 	vmul.f32	s13, s15, s14
 800112e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001132:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 800120c <init_control_functions+0x17c>
 8001136:	ee27 7a87 	vmul.f32	s14, s15, s14
 800113a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800113e:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8001210 <init_control_functions+0x180>
 8001142:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001146:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 8001214 <init_control_functions+0x184>
 800114a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800114e:	eddf 6a32 	vldr	s13, [pc, #200]	@ 8001218 <init_control_functions+0x188>
 8001152:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001156:	edc7 7a01 	vstr	s15, [r7, #4]
	Ki_s_Q13 = (int16_t)(ki_s * (float)Q13); // ki is so small, that Q18 are better than Q15
 800115a:	edd7 7a01 	vldr	s15, [r7, #4]
 800115e:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 800121c <init_control_functions+0x18c>
 8001162:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001166:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800116a:	ee17 3a90 	vmov	r3, s15
 800116e:	b21a      	sxth	r2, r3
 8001170:	4b2b      	ldr	r3, [pc, #172]	@ (8001220 <init_control_functions+0x190>)
 8001172:	801a      	strh	r2, [r3, #0]

	float alpha_f = PI_IP_ALPHA;
 8001174:	4b1a      	ldr	r3, [pc, #104]	@ (80011e0 <init_control_functions+0x150>)
 8001176:	603b      	str	r3, [r7, #0]
	alpha_t = (alpha_f * (float)Q15);
 8001178:	edd7 7a00 	vldr	s15, [r7]
 800117c:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 8001224 <init_control_functions+0x194>
 8001180:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001184:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001188:	ee17 3a90 	vmov	r3, s15
 800118c:	b21a      	sxth	r2, r3
 800118e:	4b26      	ldr	r3, [pc, #152]	@ (8001228 <init_control_functions+0x198>)
 8001190:	801a      	strh	r2, [r3, #0]

	I_speed_buffer_q20 = 0;
 8001192:	4b26      	ldr	r3, [pc, #152]	@ (800122c <init_control_functions+0x19c>)
 8001194:	2200      	movs	r2, #0
 8001196:	601a      	str	r2, [r3, #0]


}
 8001198:	bf00      	nop
 800119a:	3714      	adds	r7, #20
 800119c:	46bd      	mov	sp, r7
 800119e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a2:	4770      	bx	lr
 80011a4:	20000054 	.word	0x20000054
 80011a8:	20000058 	.word	0x20000058
 80011ac:	2000005c 	.word	0x2000005c
 80011b0:	20000064 	.word	0x20000064
 80011b4:	3ed8793e 	.word	0x3ed8793e
 80011b8:	20000068 	.word	0x20000068
 80011bc:	3d0f88b9 	.word	0x3d0f88b9
 80011c0:	20000070 	.word	0x20000070
 80011c4:	3ec46a1b 	.word	0x3ec46a1b
 80011c8:	2000006c 	.word	0x2000006c
 80011cc:	3837e38b 	.word	0x3837e38b
 80011d0:	20000074 	.word	0x20000074
 80011d4:	20000080 	.word	0x20000080
 80011d8:	442f0000 	.word	0x442f0000
 80011dc:	20000078 	.word	0x20000078
 80011e0:	3f733333 	.word	0x3f733333
 80011e4:	20000084 	.word	0x20000084
 80011e8:	20000086 	.word	0x20000086
 80011ec:	2000007c 	.word	0x2000007c
 80011f0:	20000088 	.word	0x20000088
 80011f4:	2000008a 	.word	0x2000008a
 80011f8:	40f1096d 	.word	0x40f1096d
 80011fc:	44800000 	.word	0x44800000
 8001200:	2000008c 	.word	0x2000008c
 8001204:	447a0000 	.word	0x447a0000
 8001208:	42a00000 	.word	0x42a00000
 800120c:	442f0000 	.word	0x442f0000
 8001210:	3dd67750 	.word	0x3dd67750
 8001214:	45bb8000 	.word	0x45bb8000
 8001218:	42000000 	.word	0x42000000
 800121c:	46000000 	.word	0x46000000
 8001220:	2000008e 	.word	0x2000008e
 8001224:	47000000 	.word	0x47000000
 8001228:	200000a0 	.word	0x200000a0
 800122c:	20000090 	.word	0x20000090

08001230 <clear_control_parameter>:

void clear_control_parameter(void){
 8001230:	b480      	push	{r7}
 8001232:	af00      	add	r7, sp, #0
	Pi_d_buffer = 0.0;
 8001234:	4b1b      	ldr	r3, [pc, #108]	@ (80012a4 <clear_control_parameter+0x74>)
 8001236:	f04f 0200 	mov.w	r2, #0
 800123a:	601a      	str	r2, [r3, #0]
	Pi_q_buffer = 0.0;
 800123c:	4b1a      	ldr	r3, [pc, #104]	@ (80012a8 <clear_control_parameter+0x78>)
 800123e:	f04f 0200 	mov.w	r2, #0
 8001242:	601a      	str	r2, [r3, #0]
	Pi_speed_buffer = 1.0;
 8001244:	4b19      	ldr	r3, [pc, #100]	@ (80012ac <clear_control_parameter+0x7c>)
 8001246:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800124a:	601a      	str	r2, [r3, #0]

	I_current_buffer_q20.d = 0;
 800124c:	4b18      	ldr	r3, [pc, #96]	@ (80012b0 <clear_control_parameter+0x80>)
 800124e:	2200      	movs	r2, #0
 8001250:	601a      	str	r2, [r3, #0]
	I_current_buffer_q20.q = 0;
 8001252:	4b17      	ldr	r3, [pc, #92]	@ (80012b0 <clear_control_parameter+0x80>)
 8001254:	2200      	movs	r2, #0
 8001256:	605a      	str	r2, [r3, #4]

	I_speed_buffer_q20 = 0;
 8001258:	4b16      	ldr	r3, [pc, #88]	@ (80012b4 <clear_control_parameter+0x84>)
 800125a:	2200      	movs	r2, #0
 800125c:	601a      	str	r2, [r3, #0]
	 * and can be changed online.
	 */
	if(PI_TUNING_MODE == ON){
//		bandwidth_speed = BANDWIDTH_SPEED;
//		bandwidth_current = BANDWIDTH_CURRENT;
		Kp = (PMSM_LS * bandwidth_current);
 800125e:	4b16      	ldr	r3, [pc, #88]	@ (80012b8 <clear_control_parameter+0x88>)
 8001260:	881b      	ldrh	r3, [r3, #0]
 8001262:	ee07 3a90 	vmov	s15, r3
 8001266:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800126a:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 80012bc <clear_control_parameter+0x8c>
 800126e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001272:	4b13      	ldr	r3, [pc, #76]	@ (80012c0 <clear_control_parameter+0x90>)
 8001274:	edc3 7a00 	vstr	s15, [r3]
		Ki = (PMSM_RS_OHM * bandwidth_current * FOC_TS);
 8001278:	4b0f      	ldr	r3, [pc, #60]	@ (80012b8 <clear_control_parameter+0x88>)
 800127a:	881b      	ldrh	r3, [r3, #0]
 800127c:	ee07 3a90 	vmov	s15, r3
 8001280:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001284:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 80012c4 <clear_control_parameter+0x94>
 8001288:	ee27 7a87 	vmul.f32	s14, s15, s14
 800128c:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 80012c8 <clear_control_parameter+0x98>
 8001290:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001294:	4b0d      	ldr	r3, [pc, #52]	@ (80012cc <clear_control_parameter+0x9c>)
 8001296:	edc3 7a00 	vstr	s15, [r3]
		bandwidth_speed = BANDWIDTH_SPEED;
		bandwidth_current = BANDWIDTH_CURRENT;

	}

}
 800129a:	bf00      	nop
 800129c:	46bd      	mov	sp, r7
 800129e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a2:	4770      	bx	lr
 80012a4:	20000054 	.word	0x20000054
 80012a8:	20000058 	.word	0x20000058
 80012ac:	2000005c 	.word	0x2000005c
 80012b0:	20000094 	.word	0x20000094
 80012b4:	20000090 	.word	0x20000090
 80012b8:	20000086 	.word	0x20000086
 80012bc:	38b155ce 	.word	0x38b155ce
 80012c0:	20000064 	.word	0x20000064
 80012c4:	3e0f88b9 	.word	0x3e0f88b9
 80012c8:	469c4000 	.word	0x469c4000
 80012cc:	20000068 	.word	0x20000068

080012d0 <update_PI_parameter>:

void update_PI_parameter(void){
 80012d0:	b580      	push	{r7, lr}
 80012d2:	af00      	add	r7, sp, #0
	Kp = (PMSM_LS * bandwidth_current);
 80012d4:	4b32      	ldr	r3, [pc, #200]	@ (80013a0 <update_PI_parameter+0xd0>)
 80012d6:	881b      	ldrh	r3, [r3, #0]
 80012d8:	ee07 3a90 	vmov	s15, r3
 80012dc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012e0:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 80013a4 <update_PI_parameter+0xd4>
 80012e4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80012e8:	4b2f      	ldr	r3, [pc, #188]	@ (80013a8 <update_PI_parameter+0xd8>)
 80012ea:	edc3 7a00 	vstr	s15, [r3]
	Ki = (PMSM_RS_OHM * bandwidth_current * FOC_TS);
 80012ee:	4b2c      	ldr	r3, [pc, #176]	@ (80013a0 <update_PI_parameter+0xd0>)
 80012f0:	881b      	ldrh	r3, [r3, #0]
 80012f2:	ee07 3a90 	vmov	s15, r3
 80012f6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012fa:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 80013ac <update_PI_parameter+0xdc>
 80012fe:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001302:	eddf 6a2b 	vldr	s13, [pc, #172]	@ 80013b0 <update_PI_parameter+0xe0>
 8001306:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800130a:	4b2a      	ldr	r3, [pc, #168]	@ (80013b4 <update_PI_parameter+0xe4>)
 800130c:	edc3 7a00 	vstr	s15, [r3]
	Kp_speed = (PMSM_J_M_R * bandwidth_speed)/PMSM_KE;
 8001310:	4b29      	ldr	r3, [pc, #164]	@ (80013b8 <update_PI_parameter+0xe8>)
 8001312:	881b      	ldrh	r3, [r3, #0]
 8001314:	4618      	mov	r0, r3
 8001316:	f7ff f8d1 	bl	80004bc <__aeabi_i2d>
 800131a:	a31d      	add	r3, pc, #116	@ (adr r3, 8001390 <update_PI_parameter+0xc0>)
 800131c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001320:	f7ff f936 	bl	8000590 <__aeabi_dmul>
 8001324:	4602      	mov	r2, r0
 8001326:	460b      	mov	r3, r1
 8001328:	4610      	mov	r0, r2
 800132a:	4619      	mov	r1, r3
 800132c:	a31a      	add	r3, pc, #104	@ (adr r3, 8001398 <update_PI_parameter+0xc8>)
 800132e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001332:	f7ff fa57 	bl	80007e4 <__aeabi_ddiv>
 8001336:	4602      	mov	r2, r0
 8001338:	460b      	mov	r3, r1
 800133a:	4610      	mov	r0, r2
 800133c:	4619      	mov	r1, r3
 800133e:	f7ff fb39 	bl	80009b4 <__aeabi_d2f>
 8001342:	4603      	mov	r3, r0
 8001344:	4a1d      	ldr	r2, [pc, #116]	@ (80013bc <update_PI_parameter+0xec>)
 8001346:	6013      	str	r3, [r2, #0]
	Ki_speed = (Kp_speed * (float)bandwidth_speed * (float)DIVISION_M)/(cutoff_freq_div * (float)FOC_FREQUENCY);
 8001348:	4b1b      	ldr	r3, [pc, #108]	@ (80013b8 <update_PI_parameter+0xe8>)
 800134a:	881b      	ldrh	r3, [r3, #0]
 800134c:	ee07 3a90 	vmov	s15, r3
 8001350:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001354:	4b19      	ldr	r3, [pc, #100]	@ (80013bc <update_PI_parameter+0xec>)
 8001356:	edd3 7a00 	vldr	s15, [r3]
 800135a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800135e:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8001362:	ee67 6a87 	vmul.f32	s13, s15, s14
 8001366:	4b16      	ldr	r3, [pc, #88]	@ (80013c0 <update_PI_parameter+0xf0>)
 8001368:	edd3 7a00 	vldr	s15, [r3]
 800136c:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 80013b0 <update_PI_parameter+0xe0>
 8001370:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001374:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001378:	4b12      	ldr	r3, [pc, #72]	@ (80013c4 <update_PI_parameter+0xf4>)
 800137a:	edc3 7a00 	vstr	s15, [r3]
	Kd_speed = 0.0;
 800137e:	4b12      	ldr	r3, [pc, #72]	@ (80013c8 <update_PI_parameter+0xf8>)
 8001380:	f04f 0200 	mov.w	r2, #0
 8001384:	601a      	str	r2, [r3, #0]
}
 8001386:	bf00      	nop
 8001388:	bd80      	pop	{r7, pc}
 800138a:	bf00      	nop
 800138c:	f3af 8000 	nop.w
 8001390:	fb2ec992 	.word	0xfb2ec992
 8001394:	3edb3e2a 	.word	0x3edb3e2a
 8001398:	40000000 	.word	0x40000000
 800139c:	3f56312f 	.word	0x3f56312f
 80013a0:	20000086 	.word	0x20000086
 80013a4:	38b155ce 	.word	0x38b155ce
 80013a8:	20000064 	.word	0x20000064
 80013ac:	3e0f88b9 	.word	0x3e0f88b9
 80013b0:	469c4000 	.word	0x469c4000
 80013b4:	20000068 	.word	0x20000068
 80013b8:	20000084 	.word	0x20000084
 80013bc:	20000070 	.word	0x20000070
 80013c0:	20000080 	.word	0x20000080
 80013c4:	2000006c 	.word	0x2000006c
 80013c8:	20000074 	.word	0x20000074

080013cc <reset_pi_integrator>:
}




void reset_pi_integrator(void){
 80013cc:	b480      	push	{r7}
 80013ce:	af00      	add	r7, sp, #0

	Pi_pos_buffer = 0;
 80013d0:	4b0d      	ldr	r3, [pc, #52]	@ (8001408 <reset_pi_integrator+0x3c>)
 80013d2:	f04f 0200 	mov.w	r2, #0
 80013d6:	601a      	str	r2, [r3, #0]
	Pi_speed_buffer = 0;
 80013d8:	4b0c      	ldr	r3, [pc, #48]	@ (800140c <reset_pi_integrator+0x40>)
 80013da:	f04f 0200 	mov.w	r2, #0
 80013de:	601a      	str	r2, [r3, #0]
	Pi_d_buffer = 0;
 80013e0:	4b0b      	ldr	r3, [pc, #44]	@ (8001410 <reset_pi_integrator+0x44>)
 80013e2:	f04f 0200 	mov.w	r2, #0
 80013e6:	601a      	str	r2, [r3, #0]
	Pi_q_buffer = 0;
 80013e8:	4b0a      	ldr	r3, [pc, #40]	@ (8001414 <reset_pi_integrator+0x48>)
 80013ea:	f04f 0200 	mov.w	r2, #0
 80013ee:	601a      	str	r2, [r3, #0]

	I_current_buffer_q20.d = 0;
 80013f0:	4b09      	ldr	r3, [pc, #36]	@ (8001418 <reset_pi_integrator+0x4c>)
 80013f2:	2200      	movs	r2, #0
 80013f4:	601a      	str	r2, [r3, #0]
	I_current_buffer_q20.q = 0;
 80013f6:	4b08      	ldr	r3, [pc, #32]	@ (8001418 <reset_pi_integrator+0x4c>)
 80013f8:	2200      	movs	r2, #0
 80013fa:	605a      	str	r2, [r3, #4]
}
 80013fc:	bf00      	nop
 80013fe:	46bd      	mov	sp, r7
 8001400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001404:	4770      	bx	lr
 8001406:	bf00      	nop
 8001408:	20000060 	.word	0x20000060
 800140c:	2000005c 	.word	0x2000005c
 8001410:	20000054 	.word	0x20000054
 8001414:	20000058 	.word	0x20000058
 8001418:	20000094 	.word	0x20000094

0800141c <PI_id_iq_Q15>:


dq_t PI_id_iq_Q15(dq_t error, FOC_HandleTypeDef *pHandle_foc){
 800141c:	b580      	push	{r7, lr}
 800141e:	b088      	sub	sp, #32
 8001420:	af00      	add	r7, sp, #0
 8001422:	6078      	str	r0, [r7, #4]
 8001424:	6039      	str	r1, [r7, #0]
	 * for exact rounding in int16 we add +0.5f
	 *
	 */

	// d-part
	P.d = ((error.d * Kp_Q14) >> 14);
 8001426:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800142a:	461a      	mov	r2, r3
 800142c:	4b66      	ldr	r3, [pc, #408]	@ (80015c8 <PI_id_iq_Q15+0x1ac>)
 800142e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001432:	fb02 f303 	mul.w	r3, r2, r3
 8001436:	139b      	asrs	r3, r3, #14
 8001438:	ee07 3a90 	vmov	s15, r3
 800143c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001440:	edc7 7a02 	vstr	s15, [r7, #8]

	// Q15 * Q15 = Q30, >>10 results in Q20 for more accuracy in the integrator
	// Later >>5 again to get to Q15 for the output
	I_current_buffer_q20.d += ((error.d * Ki_Q15) >> 10);
 8001444:	4b61      	ldr	r3, [pc, #388]	@ (80015cc <PI_id_iq_Q15+0x1b0>)
 8001446:	681a      	ldr	r2, [r3, #0]
 8001448:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800144c:	4619      	mov	r1, r3
 800144e:	4b60      	ldr	r3, [pc, #384]	@ (80015d0 <PI_id_iq_Q15+0x1b4>)
 8001450:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001454:	fb01 f303 	mul.w	r3, r1, r3
 8001458:	129b      	asrs	r3, r3, #10
 800145a:	4413      	add	r3, r2
 800145c:	4a5b      	ldr	r2, [pc, #364]	@ (80015cc <PI_id_iq_Q15+0x1b0>)
 800145e:	6013      	str	r3, [r2, #0]
	/* windup: note that the effect are Q2 times smaller (because
	 * the current buffer are in Q20 and the windup increased to Q16)
	 */
	I_current_buffer_q20.d -= (winduptQ15.d << 1);
 8001460:	4b5a      	ldr	r3, [pc, #360]	@ (80015cc <PI_id_iq_Q15+0x1b0>)
 8001462:	681a      	ldr	r2, [r3, #0]
 8001464:	4b5b      	ldr	r3, [pc, #364]	@ (80015d4 <PI_id_iq_Q15+0x1b8>)
 8001466:	f9b3 3000 	ldrsh.w	r3, [r3]
 800146a:	005b      	lsls	r3, r3, #1
 800146c:	1ad3      	subs	r3, r2, r3
 800146e:	4a57      	ldr	r2, [pc, #348]	@ (80015cc <PI_id_iq_Q15+0x1b0>)
 8001470:	6013      	str	r3, [r2, #0]
	/* limit the buffer, protection of overrun. To limit to the max
	 * output voltage (Q15) set the limits to Q20 and -Q20, because the
	 * buffer are in Q20 and will be every time shift back to Q15 (for
	 * better resolution).
	 */
	I_current_buffer_q20.d = CLAMP(I_current_buffer_q20.d, -Q20, Q20);
 8001472:	4b56      	ldr	r3, [pc, #344]	@ (80015cc <PI_id_iq_Q15+0x1b0>)
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800147a:	bfa8      	it	ge
 800147c:	f44f 1380 	movge.w	r3, #1048576	@ 0x100000
 8001480:	4a55      	ldr	r2, [pc, #340]	@ (80015d8 <PI_id_iq_Q15+0x1bc>)
 8001482:	4293      	cmp	r3, r2
 8001484:	bfb8      	it	lt
 8001486:	4613      	movlt	r3, r2
 8001488:	4a50      	ldr	r2, [pc, #320]	@ (80015cc <PI_id_iq_Q15+0x1b0>)
 800148a:	6013      	str	r3, [r2, #0]

	x = ((I_current_buffer_q20.d >> 5) + P.d);
 800148c:	4b4f      	ldr	r3, [pc, #316]	@ (80015cc <PI_id_iq_Q15+0x1b0>)
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	115b      	asrs	r3, r3, #5
 8001492:	ee07 3a90 	vmov	s15, r3
 8001496:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800149a:	edd7 7a02 	vldr	s15, [r7, #8]
 800149e:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014a2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80014a6:	ee17 3a90 	vmov	r3, s15
 80014aa:	61fb      	str	r3, [r7, #28]

	V.d = CLAMP_INT32_TO_INT16(x);
 80014ac:	69fb      	ldr	r3, [r7, #28]
 80014ae:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80014b2:	da08      	bge.n	80014c6 <PI_id_iq_Q15+0xaa>
 80014b4:	69fb      	ldr	r3, [r7, #28]
 80014b6:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 80014ba:	db02      	blt.n	80014c2 <PI_id_iq_Q15+0xa6>
 80014bc:	69fb      	ldr	r3, [r7, #28]
 80014be:	b21b      	sxth	r3, r3
 80014c0:	e003      	b.n	80014ca <PI_id_iq_Q15+0xae>
 80014c2:	4b46      	ldr	r3, [pc, #280]	@ (80015dc <PI_id_iq_Q15+0x1c0>)
 80014c4:	e001      	b.n	80014ca <PI_id_iq_Q15+0xae>
 80014c6:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 80014ca:	823b      	strh	r3, [r7, #16]


	// q-part
	P.q = ((error.q * Kp_Q14) >> 14);
 80014cc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80014d0:	461a      	mov	r2, r3
 80014d2:	4b3d      	ldr	r3, [pc, #244]	@ (80015c8 <PI_id_iq_Q15+0x1ac>)
 80014d4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014d8:	fb02 f303 	mul.w	r3, r2, r3
 80014dc:	139b      	asrs	r3, r3, #14
 80014de:	ee07 3a90 	vmov	s15, r3
 80014e2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014e6:	edc7 7a03 	vstr	s15, [r7, #12]
	// Q15 * Q15 = Q30, >>110 results in Q20 for more accuracy in the integrator
	// Later >>5 again to get to Q15 for the output
	I_current_buffer_q20.q += ((error.q * Ki_Q15) >> 10);
 80014ea:	4b38      	ldr	r3, [pc, #224]	@ (80015cc <PI_id_iq_Q15+0x1b0>)
 80014ec:	685a      	ldr	r2, [r3, #4]
 80014ee:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80014f2:	4619      	mov	r1, r3
 80014f4:	4b36      	ldr	r3, [pc, #216]	@ (80015d0 <PI_id_iq_Q15+0x1b4>)
 80014f6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014fa:	fb01 f303 	mul.w	r3, r1, r3
 80014fe:	129b      	asrs	r3, r3, #10
 8001500:	4413      	add	r3, r2
 8001502:	4a32      	ldr	r2, [pc, #200]	@ (80015cc <PI_id_iq_Q15+0x1b0>)
 8001504:	6053      	str	r3, [r2, #4]
	/* windup: note that the effect are Q2 times smaller (because
	 * the current buffer are in Q20 and the windup increased to Q16)
	 */
	I_current_buffer_q20.q -= (winduptQ15.q << 1);
 8001506:	4b31      	ldr	r3, [pc, #196]	@ (80015cc <PI_id_iq_Q15+0x1b0>)
 8001508:	685a      	ldr	r2, [r3, #4]
 800150a:	4b32      	ldr	r3, [pc, #200]	@ (80015d4 <PI_id_iq_Q15+0x1b8>)
 800150c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001510:	005b      	lsls	r3, r3, #1
 8001512:	1ad3      	subs	r3, r2, r3
 8001514:	4a2d      	ldr	r2, [pc, #180]	@ (80015cc <PI_id_iq_Q15+0x1b0>)
 8001516:	6053      	str	r3, [r2, #4]
	/* limit the buffer, protection of overrun. To limit to the max
	 * output voltage (Q15) set the limits to Q20 and -Q20, because the
	 * buffer are in Q20 and will be every time shift back to Q15 (for
	 * better resolution).
	 */
	I_current_buffer_q20.q = CLAMP(I_current_buffer_q20.q, -Q20, Q20);
 8001518:	4b2c      	ldr	r3, [pc, #176]	@ (80015cc <PI_id_iq_Q15+0x1b0>)
 800151a:	685b      	ldr	r3, [r3, #4]
 800151c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001520:	bfa8      	it	ge
 8001522:	f44f 1380 	movge.w	r3, #1048576	@ 0x100000
 8001526:	4a2c      	ldr	r2, [pc, #176]	@ (80015d8 <PI_id_iq_Q15+0x1bc>)
 8001528:	4293      	cmp	r3, r2
 800152a:	bfb8      	it	lt
 800152c:	4613      	movlt	r3, r2
 800152e:	4a27      	ldr	r2, [pc, #156]	@ (80015cc <PI_id_iq_Q15+0x1b0>)
 8001530:	6053      	str	r3, [r2, #4]

	x = ((I_current_buffer_q20.q >> 5) + P.q);
 8001532:	4b26      	ldr	r3, [pc, #152]	@ (80015cc <PI_id_iq_Q15+0x1b0>)
 8001534:	685b      	ldr	r3, [r3, #4]
 8001536:	115b      	asrs	r3, r3, #5
 8001538:	ee07 3a90 	vmov	s15, r3
 800153c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001540:	edd7 7a03 	vldr	s15, [r7, #12]
 8001544:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001548:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800154c:	ee17 3a90 	vmov	r3, s15
 8001550:	61fb      	str	r3, [r7, #28]

	V.q = CLAMP_INT32_TO_INT16(x);
 8001552:	69fb      	ldr	r3, [r7, #28]
 8001554:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001558:	da08      	bge.n	800156c <PI_id_iq_Q15+0x150>
 800155a:	69fb      	ldr	r3, [r7, #28]
 800155c:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 8001560:	db02      	blt.n	8001568 <PI_id_iq_Q15+0x14c>
 8001562:	69fb      	ldr	r3, [r7, #28]
 8001564:	b21b      	sxth	r3, r3
 8001566:	e003      	b.n	8001570 <PI_id_iq_Q15+0x154>
 8001568:	4b1c      	ldr	r3, [pc, #112]	@ (80015dc <PI_id_iq_Q15+0x1c0>)
 800156a:	e001      	b.n	8001570 <PI_id_iq_Q15+0x154>
 800156c:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8001570:	827b      	strh	r3, [r7, #18]


	Output = circle_limitation_Q15(V, (Q15-1));
 8001572:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8001576:	6938      	ldr	r0, [r7, #16]
 8001578:	f001 fa10 	bl	800299c <circle_limitation_Q15>
 800157c:	4603      	mov	r3, r0
 800157e:	617b      	str	r3, [r7, #20]

	winduptQ15.d = (V.d - Output.d);
 8001580:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001584:	b29a      	uxth	r2, r3
 8001586:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800158a:	b29b      	uxth	r3, r3
 800158c:	1ad3      	subs	r3, r2, r3
 800158e:	b29b      	uxth	r3, r3
 8001590:	b21a      	sxth	r2, r3
 8001592:	4b10      	ldr	r3, [pc, #64]	@ (80015d4 <PI_id_iq_Q15+0x1b8>)
 8001594:	801a      	strh	r2, [r3, #0]
	winduptQ15.q = (V.q - Output.q);
 8001596:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800159a:	b29a      	uxth	r2, r3
 800159c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80015a0:	b29b      	uxth	r3, r3
 80015a2:	1ad3      	subs	r3, r2, r3
 80015a4:	b29b      	uxth	r3, r3
 80015a6:	b21a      	sxth	r2, r3
 80015a8:	4b0a      	ldr	r3, [pc, #40]	@ (80015d4 <PI_id_iq_Q15+0x1b8>)
 80015aa:	805a      	strh	r2, [r3, #2]


	return (Output);
 80015ac:	697b      	ldr	r3, [r7, #20]
 80015ae:	61bb      	str	r3, [r7, #24]
 80015b0:	2300      	movs	r3, #0
 80015b2:	8b3a      	ldrh	r2, [r7, #24]
 80015b4:	f362 030f 	bfi	r3, r2, #0, #16
 80015b8:	8b7a      	ldrh	r2, [r7, #26]
 80015ba:	f362 431f 	bfi	r3, r2, #16, #16
}
 80015be:	4618      	mov	r0, r3
 80015c0:	3720      	adds	r7, #32
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bd80      	pop	{r7, pc}
 80015c6:	bf00      	nop
 80015c8:	20000088 	.word	0x20000088
 80015cc:	20000094 	.word	0x20000094
 80015d0:	2000008a 	.word	0x2000008a
 80015d4:	2000009c 	.word	0x2000009c
 80015d8:	fff00000 	.word	0xfff00000
 80015dc:	ffff8000 	.word	0xffff8000

080015e0 <multiplicate_two_q15>:
static int16_t multiplicate_two_q15(int16_t q1, int16_t q2){
 80015e0:	b480      	push	{r7}
 80015e2:	b085      	sub	sp, #20
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	4603      	mov	r3, r0
 80015e8:	460a      	mov	r2, r1
 80015ea:	80fb      	strh	r3, [r7, #6]
 80015ec:	4613      	mov	r3, r2
 80015ee:	80bb      	strh	r3, [r7, #4]
	int32_t x = ((q1 * q2) + (1 << 14)) >> 15;
 80015f0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80015f4:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80015f8:	fb02 f303 	mul.w	r3, r2, r3
 80015fc:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8001600:	13db      	asrs	r3, r3, #15
 8001602:	60fb      	str	r3, [r7, #12]
	return CLAMP_INT32_TO_INT16(x);
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800160a:	da08      	bge.n	800161e <multiplicate_two_q15+0x3e>
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 8001612:	db02      	blt.n	800161a <multiplicate_two_q15+0x3a>
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	b21b      	sxth	r3, r3
 8001618:	e003      	b.n	8001622 <multiplicate_two_q15+0x42>
 800161a:	4b05      	ldr	r3, [pc, #20]	@ (8001630 <multiplicate_two_q15+0x50>)
 800161c:	e001      	b.n	8001622 <multiplicate_two_q15+0x42>
 800161e:	f647 73ff 	movw	r3, #32767	@ 0x7fff
}
 8001622:	4618      	mov	r0, r3
 8001624:	3714      	adds	r7, #20
 8001626:	46bd      	mov	sp, r7
 8001628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162c:	4770      	bx	lr
 800162e:	bf00      	nop
 8001630:	ffff8000 	.word	0xffff8000

08001634 <pi_speed_q15>:


int16_t pi_speed_q15 (int32_t speed_rpm, int32_t speed_rpm_ref, FOC_HandleTypeDef *pHandle_foc){
 8001634:	b580      	push	{r7, lr}
 8001636:	b08a      	sub	sp, #40	@ 0x28
 8001638:	af00      	add	r7, sp, #0
 800163a:	60f8      	str	r0, [r7, #12]
 800163c:	60b9      	str	r1, [r7, #8]
 800163e:	607a      	str	r2, [r7, #4]
	 * Structure of blendig IP/PI controller: P = speed_err * Kp * alpha - speed * Kp * (1-alpha)
	 * 		-> we can simplify it to P = (speed_ref * alpha - speed) * Kp
	 * 				-> proof: set alpha = 1 than: P = (speed_ref - speed) * Kp = speed_err * Kp  
	 */
	int32_t C, x, Output;
	x = (speed_rpm_ref << 15) / MAX_SPEED; // = speed_ref_q15
 8001640:	68bb      	ldr	r3, [r7, #8]
 8001642:	03db      	lsls	r3, r3, #15
 8001644:	4a4d      	ldr	r2, [pc, #308]	@ (800177c <pi_speed_q15+0x148>)
 8001646:	fb82 1203 	smull	r1, r2, r2, r3
 800164a:	11d2      	asrs	r2, r2, #7
 800164c:	17db      	asrs	r3, r3, #31
 800164e:	1ad3      	subs	r3, r2, r3
 8001650:	627b      	str	r3, [r7, #36]	@ 0x24
	int16_t speed_ref_alpha_q15 = multiplicate_two_q15(CLAMP_INT32_TO_INT16(x), alpha_t);
 8001652:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001654:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001658:	da08      	bge.n	800166c <pi_speed_q15+0x38>
 800165a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800165c:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 8001660:	db02      	blt.n	8001668 <pi_speed_q15+0x34>
 8001662:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001664:	b21b      	sxth	r3, r3
 8001666:	e003      	b.n	8001670 <pi_speed_q15+0x3c>
 8001668:	4b45      	ldr	r3, [pc, #276]	@ (8001780 <pi_speed_q15+0x14c>)
 800166a:	e001      	b.n	8001670 <pi_speed_q15+0x3c>
 800166c:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8001670:	4a44      	ldr	r2, [pc, #272]	@ (8001784 <pi_speed_q15+0x150>)
 8001672:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001676:	4611      	mov	r1, r2
 8001678:	4618      	mov	r0, r3
 800167a:	f7ff ffb1 	bl	80015e0 <multiplicate_two_q15>
 800167e:	4603      	mov	r3, r0
 8001680:	847b      	strh	r3, [r7, #34]	@ 0x22
	x = (speed_rpm << 15) / MAX_SPEED; // = speed_rpm_q15
 8001682:	68fb      	ldr	r3, [r7, #12]
 8001684:	03db      	lsls	r3, r3, #15
 8001686:	4a3d      	ldr	r2, [pc, #244]	@ (800177c <pi_speed_q15+0x148>)
 8001688:	fb82 1203 	smull	r1, r2, r2, r3
 800168c:	11d2      	asrs	r2, r2, #7
 800168e:	17db      	asrs	r3, r3, #31
 8001690:	1ad3      	subs	r3, r2, r3
 8001692:	627b      	str	r3, [r7, #36]	@ 0x24
	x = ((int32_t)speed_ref_alpha_q15 - x );
 8001694:	f9b7 2022 	ldrsh.w	r2, [r7, #34]	@ 0x22
 8001698:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800169a:	1ad3      	subs	r3, r2, r3
 800169c:	627b      	str	r3, [r7, #36]	@ 0x24
	x = CLAMP_INT32_TO_INT16(x);
 800169e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016a0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80016a4:	da08      	bge.n	80016b8 <pi_speed_q15+0x84>
 80016a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016a8:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 80016ac:	db02      	blt.n	80016b4 <pi_speed_q15+0x80>
 80016ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016b0:	b21b      	sxth	r3, r3
 80016b2:	e003      	b.n	80016bc <pi_speed_q15+0x88>
 80016b4:	4b32      	ldr	r3, [pc, #200]	@ (8001780 <pi_speed_q15+0x14c>)
 80016b6:	e001      	b.n	80016bc <pi_speed_q15+0x88>
 80016b8:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 80016bc:	627b      	str	r3, [r7, #36]	@ 0x24

	int32_t P = (x * Kp_s_Q10) >> 10;
 80016be:	4b32      	ldr	r3, [pc, #200]	@ (8001788 <pi_speed_q15+0x154>)
 80016c0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016c4:	461a      	mov	r2, r3
 80016c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016c8:	fb02 f303 	mul.w	r3, r2, r3
 80016cc:	129b      	asrs	r3, r3, #10
 80016ce:	61fb      	str	r3, [r7, #28]

	x = (((speed_rpm_ref - speed_rpm) << 15)/MAX_SPEED); // speed_err_q15
 80016d0:	68ba      	ldr	r2, [r7, #8]
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	1ad3      	subs	r3, r2, r3
 80016d6:	03db      	lsls	r3, r3, #15
 80016d8:	4a28      	ldr	r2, [pc, #160]	@ (800177c <pi_speed_q15+0x148>)
 80016da:	fb82 1203 	smull	r1, r2, r2, r3
 80016de:	11d2      	asrs	r2, r2, #7
 80016e0:	17db      	asrs	r3, r3, #31
 80016e2:	1ad3      	subs	r3, r2, r3
 80016e4:	627b      	str	r3, [r7, #36]	@ 0x24
	debug_error_speed = x;
 80016e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016e8:	b21a      	sxth	r2, r3
 80016ea:	4b28      	ldr	r3, [pc, #160]	@ (800178c <pi_speed_q15+0x158>)
 80016ec:	801a      	strh	r2, [r3, #0]
	x = CLAMP_INT32_TO_INT16(x);
 80016ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016f0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80016f4:	da08      	bge.n	8001708 <pi_speed_q15+0xd4>
 80016f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016f8:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 80016fc:	db02      	blt.n	8001704 <pi_speed_q15+0xd0>
 80016fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001700:	b21b      	sxth	r3, r3
 8001702:	e003      	b.n	800170c <pi_speed_q15+0xd8>
 8001704:	4b1e      	ldr	r3, [pc, #120]	@ (8001780 <pi_speed_q15+0x14c>)
 8001706:	e001      	b.n	800170c <pi_speed_q15+0xd8>
 8001708:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 800170c:	627b      	str	r3, [r7, #36]	@ 0x24

	I_speed_buffer_q20 += (x * Ki_s_Q13) >> 8;  // error Q15 mult with KiQ13 = I_buf_Q29. than bitshift 13 to Q20
 800170e:	4b20      	ldr	r3, [pc, #128]	@ (8001790 <pi_speed_q15+0x15c>)
 8001710:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001714:	461a      	mov	r2, r3
 8001716:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001718:	fb02 f303 	mul.w	r3, r2, r3
 800171c:	121a      	asrs	r2, r3, #8
 800171e:	4b1d      	ldr	r3, [pc, #116]	@ (8001794 <pi_speed_q15+0x160>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	4413      	add	r3, r2
 8001724:	4a1b      	ldr	r2, [pc, #108]	@ (8001794 <pi_speed_q15+0x160>)
 8001726:	6013      	str	r3, [r2, #0]
	I_speed_buffer_q20 = CLAMP(I_speed_buffer_q20, -Q20, Q20);
 8001728:	4b1a      	ldr	r3, [pc, #104]	@ (8001794 <pi_speed_q15+0x160>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001730:	bfa8      	it	ge
 8001732:	f44f 1380 	movge.w	r3, #1048576	@ 0x100000
 8001736:	4a18      	ldr	r2, [pc, #96]	@ (8001798 <pi_speed_q15+0x164>)
 8001738:	4293      	cmp	r3, r2
 800173a:	bfb8      	it	lt
 800173c:	4613      	movlt	r3, r2
 800173e:	4a15      	ldr	r2, [pc, #84]	@ (8001794 <pi_speed_q15+0x160>)
 8001740:	6013      	str	r3, [r2, #0]

	C = P + (I_speed_buffer_q20 >> 5);
 8001742:	4b14      	ldr	r3, [pc, #80]	@ (8001794 <pi_speed_q15+0x160>)
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	115b      	asrs	r3, r3, #5
 8001748:	69fa      	ldr	r2, [r7, #28]
 800174a:	4413      	add	r3, r2
 800174c:	61bb      	str	r3, [r7, #24]

	Output = CLAMP_INT32_TO_INT16(C);
 800174e:	69bb      	ldr	r3, [r7, #24]
 8001750:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001754:	da08      	bge.n	8001768 <pi_speed_q15+0x134>
 8001756:	69bb      	ldr	r3, [r7, #24]
 8001758:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 800175c:	db02      	blt.n	8001764 <pi_speed_q15+0x130>
 800175e:	69bb      	ldr	r3, [r7, #24]
 8001760:	b21b      	sxth	r3, r3
 8001762:	e003      	b.n	800176c <pi_speed_q15+0x138>
 8001764:	4b06      	ldr	r3, [pc, #24]	@ (8001780 <pi_speed_q15+0x14c>)
 8001766:	e001      	b.n	800176c <pi_speed_q15+0x138>
 8001768:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 800176c:	617b      	str	r3, [r7, #20]

	return (Output);
 800176e:	697b      	ldr	r3, [r7, #20]
 8001770:	b21b      	sxth	r3, r3
}
 8001772:	4618      	mov	r0, r3
 8001774:	3728      	adds	r7, #40	@ 0x28
 8001776:	46bd      	mov	sp, r7
 8001778:	bd80      	pop	{r7, pc}
 800177a:	bf00      	nop
 800177c:	057619f1 	.word	0x057619f1
 8001780:	ffff8000 	.word	0xffff8000
 8001784:	200000a0 	.word	0x200000a0
 8001788:	2000008c 	.word	0x2000008c
 800178c:	200000a2 	.word	0x200000a2
 8001790:	2000008e 	.word	0x2000008e
 8001794:	20000090 	.word	0x20000090
 8001798:	fff00000 	.word	0xfff00000

0800179c <init_current_measurement>:


ab_f debug_current_integer;


void init_current_measurement(void){
 800179c:	b480      	push	{r7}
 800179e:	af00      	add	r7, sp, #0

	offset_counter = 0;
 80017a0:	4b12      	ldr	r3, [pc, #72]	@ (80017ec <init_current_measurement+0x50>)
 80017a2:	2200      	movs	r2, #0
 80017a4:	801a      	strh	r2, [r3, #0]


	I_buffer.a = 0;
 80017a6:	4b12      	ldr	r3, [pc, #72]	@ (80017f0 <init_current_measurement+0x54>)
 80017a8:	2200      	movs	r2, #0
 80017aa:	801a      	strh	r2, [r3, #0]
	I_buffer.b = 0;
 80017ac:	4b10      	ldr	r3, [pc, #64]	@ (80017f0 <init_current_measurement+0x54>)
 80017ae:	2200      	movs	r2, #0
 80017b0:	805a      	strh	r2, [r3, #2]

	lp_z_memory.a = 0.0;
 80017b2:	4b10      	ldr	r3, [pc, #64]	@ (80017f4 <init_current_measurement+0x58>)
 80017b4:	f04f 0200 	mov.w	r2, #0
 80017b8:	601a      	str	r2, [r3, #0]
	lp_z_memory.b = 0.0;
 80017ba:	4b0e      	ldr	r3, [pc, #56]	@ (80017f4 <init_current_measurement+0x58>)
 80017bc:	f04f 0200 	mov.w	r2, #0
 80017c0:	605a      	str	r2, [r3, #4]

	adc_value = 0;
 80017c2:	4b0d      	ldr	r3, [pc, #52]	@ (80017f8 <init_current_measurement+0x5c>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	801a      	strh	r2, [r3, #0]
	adc_buffer_voltage = 0;
 80017c8:	4b0c      	ldr	r3, [pc, #48]	@ (80017fc <init_current_measurement+0x60>)
 80017ca:	2200      	movs	r2, #0
 80017cc:	601a      	str	r2, [r3, #0]

	IIR_DC_FILTER_A = (int16_t)((2.0f * (float)IIR_ZERO_A * (float)Q15) + 0.5f);
 80017ce:	4b0c      	ldr	r3, [pc, #48]	@ (8001800 <init_current_measurement+0x64>)
 80017d0:	2215      	movs	r2, #21
 80017d2:	801a      	strh	r2, [r3, #0]
	IIR_DC_Filter_f = IIR_ZERO_A;
 80017d4:	4b0b      	ldr	r3, [pc, #44]	@ (8001804 <init_current_measurement+0x68>)
 80017d6:	4a0c      	ldr	r2, [pc, #48]	@ (8001808 <init_current_measurement+0x6c>)
 80017d8:	601a      	str	r2, [r3, #0]
	ONE_MINUS_IIR_DC_Filter_f = (1.0f - IIR_ZERO_A);
 80017da:	4b0c      	ldr	r3, [pc, #48]	@ (800180c <init_current_measurement+0x70>)
 80017dc:	4a0c      	ldr	r2, [pc, #48]	@ (8001810 <init_current_measurement+0x74>)
 80017de:	601a      	str	r2, [r3, #0]

}
 80017e0:	bf00      	nop
 80017e2:	46bd      	mov	sp, r7
 80017e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e8:	4770      	bx	lr
 80017ea:	bf00      	nop
 80017ec:	200000d8 	.word	0x200000d8
 80017f0:	200000d4 	.word	0x200000d4
 80017f4:	200000c4 	.word	0x200000c4
 80017f8:	200000a8 	.word	0x200000a8
 80017fc:	200000a4 	.word	0x200000a4
 8001800:	200000ec 	.word	0x200000ec
 8001804:	200000f0 	.word	0x200000f0
 8001808:	39a4a880 	.word	0x39a4a880
 800180c:	200000f4 	.word	0x200000f4
 8001810:	3f7feb6b 	.word	0x3f7feb6b

08001814 <execute_current_measurement>:


/*
 * read the values from the ADCs. Then calculate the resulting Current and remove the DC component
 */
void execute_current_measurement(void){
 8001814:	b580      	push	{r7, lr}
 8001816:	b086      	sub	sp, #24
 8001818:	af00      	add	r7, sp, #0
	ab32_t I;

	static ab32_t cur_last_val = {0, 0};

	I.a = debug_current_raw.a =  (uint16_t)HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_1);
 800181a:	2109      	movs	r1, #9
 800181c:	489e      	ldr	r0, [pc, #632]	@ (8001a98 <execute_current_measurement+0x284>)
 800181e:	f005 fc49 	bl	80070b4 <HAL_ADCEx_InjectedGetValue>
 8001822:	4603      	mov	r3, r0
 8001824:	b29b      	uxth	r3, r3
 8001826:	461a      	mov	r2, r3
 8001828:	4b9c      	ldr	r3, [pc, #624]	@ (8001a9c <execute_current_measurement+0x288>)
 800182a:	601a      	str	r2, [r3, #0]
 800182c:	4b9b      	ldr	r3, [pc, #620]	@ (8001a9c <execute_current_measurement+0x288>)
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	603b      	str	r3, [r7, #0]
	I.b =  debug_current_raw.b = (uint16_t)HAL_ADCEx_InjectedGetValue(&hadc2, ADC_INJECTED_RANK_1);
 8001832:	2109      	movs	r1, #9
 8001834:	489a      	ldr	r0, [pc, #616]	@ (8001aa0 <execute_current_measurement+0x28c>)
 8001836:	f005 fc3d 	bl	80070b4 <HAL_ADCEx_InjectedGetValue>
 800183a:	4603      	mov	r3, r0
 800183c:	b29b      	uxth	r3, r3
 800183e:	461a      	mov	r2, r3
 8001840:	4b96      	ldr	r3, [pc, #600]	@ (8001a9c <execute_current_measurement+0x288>)
 8001842:	605a      	str	r2, [r3, #4]
 8001844:	4b95      	ldr	r3, [pc, #596]	@ (8001a9c <execute_current_measurement+0x288>)
 8001846:	685b      	ldr	r3, [r3, #4]
 8001848:	607b      	str	r3, [r7, #4]

	int32_t fixed_offset = 2125; // value comes from circuit
 800184a:	f640 034d 	movw	r3, #2125	@ 0x84d
 800184e:	617b      	str	r3, [r7, #20]

	current_value_t.a = -((int32_t)I.a - fixed_offset);
 8001850:	683b      	ldr	r3, [r7, #0]
 8001852:	461a      	mov	r2, r3
 8001854:	697b      	ldr	r3, [r7, #20]
 8001856:	1a9b      	subs	r3, r3, r2
 8001858:	4a92      	ldr	r2, [pc, #584]	@ (8001aa4 <execute_current_measurement+0x290>)
 800185a:	6013      	str	r3, [r2, #0]
	current_value_t.b = -((int32_t)I.b - fixed_offset);
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	461a      	mov	r2, r3
 8001860:	697b      	ldr	r3, [r7, #20]
 8001862:	1a9b      	subs	r3, r3, r2
 8001864:	4a8f      	ldr	r2, [pc, #572]	@ (8001aa4 <execute_current_measurement+0x290>)
 8001866:	6053      	str	r3, [r2, #4]

	current_value_t.a = debug_current.a = ((int32_t)current_value_t.a * (int32_t)COUNT_TO_AMP_t) >> DIV_MAX_CURRENT_Q15;	// multiplicate with 0.02822876 * 2^15
 8001868:	4b8e      	ldr	r3, [pc, #568]	@ (8001aa4 <execute_current_measurement+0x290>)
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	f240 329d 	movw	r2, #925	@ 0x39d
 8001870:	fb02 f303 	mul.w	r3, r2, r3
 8001874:	115b      	asrs	r3, r3, #5
 8001876:	4a8c      	ldr	r2, [pc, #560]	@ (8001aa8 <execute_current_measurement+0x294>)
 8001878:	6013      	str	r3, [r2, #0]
 800187a:	4b8b      	ldr	r3, [pc, #556]	@ (8001aa8 <execute_current_measurement+0x294>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	4a89      	ldr	r2, [pc, #548]	@ (8001aa4 <execute_current_measurement+0x290>)
 8001880:	6013      	str	r3, [r2, #0]
	current_value_t.b = debug_current.b = ((int32_t)current_value_t.b * (int32_t)COUNT_TO_AMP_t) >> DIV_MAX_CURRENT_Q15;
 8001882:	4b88      	ldr	r3, [pc, #544]	@ (8001aa4 <execute_current_measurement+0x290>)
 8001884:	685b      	ldr	r3, [r3, #4]
 8001886:	f240 329d 	movw	r2, #925	@ 0x39d
 800188a:	fb02 f303 	mul.w	r3, r2, r3
 800188e:	115b      	asrs	r3, r3, #5
 8001890:	4a85      	ldr	r2, [pc, #532]	@ (8001aa8 <execute_current_measurement+0x294>)
 8001892:	6053      	str	r3, [r2, #4]
 8001894:	4b84      	ldr	r3, [pc, #528]	@ (8001aa8 <execute_current_measurement+0x294>)
 8001896:	685b      	ldr	r3, [r3, #4]
 8001898:	4a82      	ldr	r2, [pc, #520]	@ (8001aa4 <execute_current_measurement+0x290>)
 800189a:	6053      	str	r3, [r2, #4]
	 * #define IIR_ZERO_A			((PI_MULTIPLY_2 * FOC_TS * 1.0f)/(PI_MULTIPLY_2 * FOC_TS * 1.0f + 1.0f))
	 */



	dc_value.a = IIR_DC_Filter_f * (float)current_value_t.a + ONE_MINUS_IIR_DC_Filter_f * cur_val_dc.a;
 800189c:	4b81      	ldr	r3, [pc, #516]	@ (8001aa4 <execute_current_measurement+0x290>)
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	ee07 3a90 	vmov	s15, r3
 80018a4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80018a8:	4b80      	ldr	r3, [pc, #512]	@ (8001aac <execute_current_measurement+0x298>)
 80018aa:	edd3 7a00 	vldr	s15, [r3]
 80018ae:	ee27 7a27 	vmul.f32	s14, s14, s15
 80018b2:	4b7f      	ldr	r3, [pc, #508]	@ (8001ab0 <execute_current_measurement+0x29c>)
 80018b4:	edd3 6a00 	vldr	s13, [r3]
 80018b8:	4b7e      	ldr	r3, [pc, #504]	@ (8001ab4 <execute_current_measurement+0x2a0>)
 80018ba:	edd3 7a00 	vldr	s15, [r3]
 80018be:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80018c2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018c6:	4b7c      	ldr	r3, [pc, #496]	@ (8001ab8 <execute_current_measurement+0x2a4>)
 80018c8:	edc3 7a00 	vstr	s15, [r3]
	dc_value.b = IIR_DC_Filter_f * (float)current_value_t.b + ONE_MINUS_IIR_DC_Filter_f * cur_val_dc.b;
 80018cc:	4b75      	ldr	r3, [pc, #468]	@ (8001aa4 <execute_current_measurement+0x290>)
 80018ce:	685b      	ldr	r3, [r3, #4]
 80018d0:	ee07 3a90 	vmov	s15, r3
 80018d4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80018d8:	4b74      	ldr	r3, [pc, #464]	@ (8001aac <execute_current_measurement+0x298>)
 80018da:	edd3 7a00 	vldr	s15, [r3]
 80018de:	ee27 7a27 	vmul.f32	s14, s14, s15
 80018e2:	4b73      	ldr	r3, [pc, #460]	@ (8001ab0 <execute_current_measurement+0x29c>)
 80018e4:	edd3 6a01 	vldr	s13, [r3, #4]
 80018e8:	4b72      	ldr	r3, [pc, #456]	@ (8001ab4 <execute_current_measurement+0x2a0>)
 80018ea:	edd3 7a00 	vldr	s15, [r3]
 80018ee:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80018f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018f6:	4b70      	ldr	r3, [pc, #448]	@ (8001ab8 <execute_current_measurement+0x2a4>)
 80018f8:	edc3 7a01 	vstr	s15, [r3, #4]

	cur_val_dc.a = dc_value.a;
 80018fc:	4b6e      	ldr	r3, [pc, #440]	@ (8001ab8 <execute_current_measurement+0x2a4>)
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	4a6b      	ldr	r2, [pc, #428]	@ (8001ab0 <execute_current_measurement+0x29c>)
 8001902:	6013      	str	r3, [r2, #0]
	cur_val_dc.b = dc_value.b;
 8001904:	4b6c      	ldr	r3, [pc, #432]	@ (8001ab8 <execute_current_measurement+0x2a4>)
 8001906:	685b      	ldr	r3, [r3, #4]
 8001908:	4a69      	ldr	r2, [pc, #420]	@ (8001ab0 <execute_current_measurement+0x29c>)
 800190a:	6053      	str	r3, [r2, #4]


	current_value_t.a -= CLAMP_INT32_TO_INT16((int32_t)(cur_val_dc.a + 0.5f));
 800190c:	4b65      	ldr	r3, [pc, #404]	@ (8001aa4 <execute_current_measurement+0x290>)
 800190e:	681a      	ldr	r2, [r3, #0]
 8001910:	4b67      	ldr	r3, [pc, #412]	@ (8001ab0 <execute_current_measurement+0x29c>)
 8001912:	edd3 7a00 	vldr	s15, [r3]
 8001916:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800191a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800191e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001922:	ee17 3a90 	vmov	r3, s15
 8001926:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800192a:	da1c      	bge.n	8001966 <execute_current_measurement+0x152>
 800192c:	4b60      	ldr	r3, [pc, #384]	@ (8001ab0 <execute_current_measurement+0x29c>)
 800192e:	edd3 7a00 	vldr	s15, [r3]
 8001932:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001936:	ee77 7a87 	vadd.f32	s15, s15, s14
 800193a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800193e:	ee17 3a90 	vmov	r3, s15
 8001942:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 8001946:	db0c      	blt.n	8001962 <execute_current_measurement+0x14e>
 8001948:	4b59      	ldr	r3, [pc, #356]	@ (8001ab0 <execute_current_measurement+0x29c>)
 800194a:	edd3 7a00 	vldr	s15, [r3]
 800194e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001952:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001956:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800195a:	ee17 3a90 	vmov	r3, s15
 800195e:	b21b      	sxth	r3, r3
 8001960:	e003      	b.n	800196a <execute_current_measurement+0x156>
 8001962:	4b56      	ldr	r3, [pc, #344]	@ (8001abc <execute_current_measurement+0x2a8>)
 8001964:	e001      	b.n	800196a <execute_current_measurement+0x156>
 8001966:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 800196a:	1ad3      	subs	r3, r2, r3
 800196c:	4a4d      	ldr	r2, [pc, #308]	@ (8001aa4 <execute_current_measurement+0x290>)
 800196e:	6013      	str	r3, [r2, #0]
	current_value_t.b -= CLAMP_INT32_TO_INT16((int32_t)(cur_val_dc.b + 0.5f));
 8001970:	4b4c      	ldr	r3, [pc, #304]	@ (8001aa4 <execute_current_measurement+0x290>)
 8001972:	685a      	ldr	r2, [r3, #4]
 8001974:	4b4e      	ldr	r3, [pc, #312]	@ (8001ab0 <execute_current_measurement+0x29c>)
 8001976:	edd3 7a01 	vldr	s15, [r3, #4]
 800197a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800197e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001982:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001986:	ee17 3a90 	vmov	r3, s15
 800198a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800198e:	da1c      	bge.n	80019ca <execute_current_measurement+0x1b6>
 8001990:	4b47      	ldr	r3, [pc, #284]	@ (8001ab0 <execute_current_measurement+0x29c>)
 8001992:	edd3 7a01 	vldr	s15, [r3, #4]
 8001996:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800199a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800199e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80019a2:	ee17 3a90 	vmov	r3, s15
 80019a6:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 80019aa:	db0c      	blt.n	80019c6 <execute_current_measurement+0x1b2>
 80019ac:	4b40      	ldr	r3, [pc, #256]	@ (8001ab0 <execute_current_measurement+0x29c>)
 80019ae:	edd3 7a01 	vldr	s15, [r3, #4]
 80019b2:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80019b6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80019ba:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80019be:	ee17 3a90 	vmov	r3, s15
 80019c2:	b21b      	sxth	r3, r3
 80019c4:	e003      	b.n	80019ce <execute_current_measurement+0x1ba>
 80019c6:	4b3d      	ldr	r3, [pc, #244]	@ (8001abc <execute_current_measurement+0x2a8>)
 80019c8:	e001      	b.n	80019ce <execute_current_measurement+0x1ba>
 80019ca:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 80019ce:	1ad3      	subs	r3, r2, r3
 80019d0:	4a34      	ldr	r2, [pc, #208]	@ (8001aa4 <execute_current_measurement+0x290>)
 80019d2:	6053      	str	r3, [r2, #4]
	debug_current_after_dc.a = current_value_t.a;
 80019d4:	4b33      	ldr	r3, [pc, #204]	@ (8001aa4 <execute_current_measurement+0x290>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	4a39      	ldr	r2, [pc, #228]	@ (8001ac0 <execute_current_measurement+0x2ac>)
 80019da:	6013      	str	r3, [r2, #0]
	debug_current_after_dc.b = current_value_t.b;
 80019dc:	4b31      	ldr	r3, [pc, #196]	@ (8001aa4 <execute_current_measurement+0x290>)
 80019de:	685b      	ldr	r3, [r3, #4]
 80019e0:	4a37      	ldr	r2, [pc, #220]	@ (8001ac0 <execute_current_measurement+0x2ac>)
 80019e2:	6053      	str	r3, [r2, #4]
	 *
	 */


	int32_t x,y, out;
	x = (5497 * current_value_t.a);
 80019e4:	4b2f      	ldr	r3, [pc, #188]	@ (8001aa4 <execute_current_measurement+0x290>)
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	f241 5279 	movw	r2, #5497	@ 0x1579
 80019ec:	fb02 f303 	mul.w	r3, r2, r3
 80019f0:	613b      	str	r3, [r7, #16]
	y = (27271 * cur_last_val.a);
 80019f2:	4b34      	ldr	r3, [pc, #208]	@ (8001ac4 <execute_current_measurement+0x2b0>)
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	f646 2287 	movw	r2, #27271	@ 0x6a87
 80019fa:	fb02 f303 	mul.w	r3, r2, r3
 80019fe:	60fb      	str	r3, [r7, #12]
	out = (x + y + (1 << 14)) >> 15;
 8001a00:	693a      	ldr	r2, [r7, #16]
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	4413      	add	r3, r2
 8001a06:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8001a0a:	13db      	asrs	r3, r3, #15
 8001a0c:	60bb      	str	r3, [r7, #8]
	current_value_t.a = CLAMP_INT32_TO_INT16(out);
 8001a0e:	68bb      	ldr	r3, [r7, #8]
 8001a10:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001a14:	da08      	bge.n	8001a28 <execute_current_measurement+0x214>
 8001a16:	68bb      	ldr	r3, [r7, #8]
 8001a18:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 8001a1c:	db02      	blt.n	8001a24 <execute_current_measurement+0x210>
 8001a1e:	68bb      	ldr	r3, [r7, #8]
 8001a20:	b21b      	sxth	r3, r3
 8001a22:	e003      	b.n	8001a2c <execute_current_measurement+0x218>
 8001a24:	4b25      	ldr	r3, [pc, #148]	@ (8001abc <execute_current_measurement+0x2a8>)
 8001a26:	e001      	b.n	8001a2c <execute_current_measurement+0x218>
 8001a28:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8001a2c:	4a1d      	ldr	r2, [pc, #116]	@ (8001aa4 <execute_current_measurement+0x290>)
 8001a2e:	6013      	str	r3, [r2, #0]
	cur_last_val.a = current_value_t.a;
 8001a30:	4b1c      	ldr	r3, [pc, #112]	@ (8001aa4 <execute_current_measurement+0x290>)
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	461a      	mov	r2, r3
 8001a36:	4b23      	ldr	r3, [pc, #140]	@ (8001ac4 <execute_current_measurement+0x2b0>)
 8001a38:	601a      	str	r2, [r3, #0]

	x = (5497 * current_value_t.b);
 8001a3a:	4b1a      	ldr	r3, [pc, #104]	@ (8001aa4 <execute_current_measurement+0x290>)
 8001a3c:	685b      	ldr	r3, [r3, #4]
 8001a3e:	f241 5279 	movw	r2, #5497	@ 0x1579
 8001a42:	fb02 f303 	mul.w	r3, r2, r3
 8001a46:	613b      	str	r3, [r7, #16]
	y = (27271 * cur_last_val.b);
 8001a48:	4b1e      	ldr	r3, [pc, #120]	@ (8001ac4 <execute_current_measurement+0x2b0>)
 8001a4a:	685b      	ldr	r3, [r3, #4]
 8001a4c:	f646 2287 	movw	r2, #27271	@ 0x6a87
 8001a50:	fb02 f303 	mul.w	r3, r2, r3
 8001a54:	60fb      	str	r3, [r7, #12]
	out = (x + y + (1 << 14)) >> 15;
 8001a56:	693a      	ldr	r2, [r7, #16]
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	4413      	add	r3, r2
 8001a5c:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8001a60:	13db      	asrs	r3, r3, #15
 8001a62:	60bb      	str	r3, [r7, #8]
	current_value_t.b = CLAMP_INT32_TO_INT16(out);
 8001a64:	68bb      	ldr	r3, [r7, #8]
 8001a66:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001a6a:	da08      	bge.n	8001a7e <execute_current_measurement+0x26a>
 8001a6c:	68bb      	ldr	r3, [r7, #8]
 8001a6e:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 8001a72:	db02      	blt.n	8001a7a <execute_current_measurement+0x266>
 8001a74:	68bb      	ldr	r3, [r7, #8]
 8001a76:	b21b      	sxth	r3, r3
 8001a78:	e003      	b.n	8001a82 <execute_current_measurement+0x26e>
 8001a7a:	4b10      	ldr	r3, [pc, #64]	@ (8001abc <execute_current_measurement+0x2a8>)
 8001a7c:	e001      	b.n	8001a82 <execute_current_measurement+0x26e>
 8001a7e:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8001a82:	4a08      	ldr	r2, [pc, #32]	@ (8001aa4 <execute_current_measurement+0x290>)
 8001a84:	6053      	str	r3, [r2, #4]
	cur_last_val.b = current_value_t.b;
 8001a86:	4b07      	ldr	r3, [pc, #28]	@ (8001aa4 <execute_current_measurement+0x290>)
 8001a88:	685b      	ldr	r3, [r3, #4]
 8001a8a:	461a      	mov	r2, r3
 8001a8c:	4b0d      	ldr	r3, [pc, #52]	@ (8001ac4 <execute_current_measurement+0x2b0>)
 8001a8e:	605a      	str	r2, [r3, #4]

}
 8001a90:	bf00      	nop
 8001a92:	3718      	adds	r7, #24
 8001a94:	46bd      	mov	sp, r7
 8001a96:	bd80      	pop	{r7, pc}
 8001a98:	2000021c 	.word	0x2000021c
 8001a9c:	200000e4 	.word	0x200000e4
 8001aa0:	20000288 	.word	0x20000288
 8001aa4:	200000ac 	.word	0x200000ac
 8001aa8:	200000dc 	.word	0x200000dc
 8001aac:	200000f0 	.word	0x200000f0
 8001ab0:	200000cc 	.word	0x200000cc
 8001ab4:	200000f4 	.word	0x200000f4
 8001ab8:	200000bc 	.word	0x200000bc
 8001abc:	ffff8000 	.word	0xffff8000
 8001ac0:	200000b4 	.word	0x200000b4
 8001ac4:	200000f8 	.word	0x200000f8

08001ac8 <get_realCurrentQ15>:

/*
 * get the current value from the last current measurement
 */

ab_t get_realCurrentQ15(void){
 8001ac8:	b480      	push	{r7}
 8001aca:	b083      	sub	sp, #12
 8001acc:	af00      	add	r7, sp, #0
	ab_t Output;
	Output.a = CLAMP_INT32_TO_INT16(current_value_t.a);
 8001ace:	4b1a      	ldr	r3, [pc, #104]	@ (8001b38 <get_realCurrentQ15+0x70>)
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001ad6:	da0a      	bge.n	8001aee <get_realCurrentQ15+0x26>
 8001ad8:	4b17      	ldr	r3, [pc, #92]	@ (8001b38 <get_realCurrentQ15+0x70>)
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 8001ae0:	db03      	blt.n	8001aea <get_realCurrentQ15+0x22>
 8001ae2:	4b15      	ldr	r3, [pc, #84]	@ (8001b38 <get_realCurrentQ15+0x70>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	b21b      	sxth	r3, r3
 8001ae8:	e003      	b.n	8001af2 <get_realCurrentQ15+0x2a>
 8001aea:	4b14      	ldr	r3, [pc, #80]	@ (8001b3c <get_realCurrentQ15+0x74>)
 8001aec:	e001      	b.n	8001af2 <get_realCurrentQ15+0x2a>
 8001aee:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8001af2:	803b      	strh	r3, [r7, #0]
	Output.b = CLAMP_INT32_TO_INT16(current_value_t.b);
 8001af4:	4b10      	ldr	r3, [pc, #64]	@ (8001b38 <get_realCurrentQ15+0x70>)
 8001af6:	685b      	ldr	r3, [r3, #4]
 8001af8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001afc:	da0a      	bge.n	8001b14 <get_realCurrentQ15+0x4c>
 8001afe:	4b0e      	ldr	r3, [pc, #56]	@ (8001b38 <get_realCurrentQ15+0x70>)
 8001b00:	685b      	ldr	r3, [r3, #4]
 8001b02:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 8001b06:	db03      	blt.n	8001b10 <get_realCurrentQ15+0x48>
 8001b08:	4b0b      	ldr	r3, [pc, #44]	@ (8001b38 <get_realCurrentQ15+0x70>)
 8001b0a:	685b      	ldr	r3, [r3, #4]
 8001b0c:	b21b      	sxth	r3, r3
 8001b0e:	e003      	b.n	8001b18 <get_realCurrentQ15+0x50>
 8001b10:	4b0a      	ldr	r3, [pc, #40]	@ (8001b3c <get_realCurrentQ15+0x74>)
 8001b12:	e001      	b.n	8001b18 <get_realCurrentQ15+0x50>
 8001b14:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8001b18:	807b      	strh	r3, [r7, #2]
	return (Output);
 8001b1a:	683b      	ldr	r3, [r7, #0]
 8001b1c:	607b      	str	r3, [r7, #4]
 8001b1e:	2300      	movs	r3, #0
 8001b20:	88ba      	ldrh	r2, [r7, #4]
 8001b22:	f362 030f 	bfi	r3, r2, #0, #16
 8001b26:	88fa      	ldrh	r2, [r7, #6]
 8001b28:	f362 431f 	bfi	r3, r2, #16, #16
}
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	370c      	adds	r7, #12
 8001b30:	46bd      	mov	sp, r7
 8001b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b36:	4770      	bx	lr
 8001b38:	200000ac 	.word	0x200000ac
 8001b3c:	ffff8000 	.word	0xffff8000

08001b40 <execute_voltage_measurement>:

void execute_voltage_measurement(void){
 8001b40:	b580      	push	{r7, lr}
 8001b42:	af00      	add	r7, sp, #0
	HAL_ADC_Start_DMA(&hadc2, &adc_buffer_voltage, 1);
 8001b44:	2201      	movs	r2, #1
 8001b46:	4903      	ldr	r1, [pc, #12]	@ (8001b54 <execute_voltage_measurement+0x14>)
 8001b48:	4803      	ldr	r0, [pc, #12]	@ (8001b58 <execute_voltage_measurement+0x18>)
 8001b4a:	f003 ff71 	bl	8005a30 <HAL_ADC_Start_DMA>
}
 8001b4e:	bf00      	nop
 8001b50:	bd80      	pop	{r7, pc}
 8001b52:	bf00      	nop
 8001b54:	200000a4 	.word	0x200000a4
 8001b58:	20000288 	.word	0x20000288

08001b5c <get_voltage_value>:

int16_t get_voltage_value(void){
 8001b5c:	b480      	push	{r7}
 8001b5e:	af00      	add	r7, sp, #0
	return (adc_value);
 8001b60:	4b03      	ldr	r3, [pc, #12]	@ (8001b70 <get_voltage_value+0x14>)
 8001b62:	f9b3 3000 	ldrsh.w	r3, [r3]
}
 8001b66:	4618      	mov	r0, r3
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6e:	4770      	bx	lr
 8001b70:	200000a8 	.word	0x200000a8

08001b74 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 8001b74:	b480      	push	{r7}
 8001b76:	b085      	sub	sp, #20
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
////	x = (x >> 5); // Divide with max Voltage (= V_max = 32V) (Q19)
////	x = (x >> 4); // Scale back to Q15
//	// simplify:
//	x = (x >> 9);
//
	uint32_t x = (int32_t)adc_buffer_voltage * BAT_VOLT32_Q25; // Q12 + Q7 = Q19
 8001b7c:	4b10      	ldr	r3, [pc, #64]	@ (8001bc0 <HAL_ADC_ConvCpltCallback+0x4c>)
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	461a      	mov	r2, r3
 8001b82:	f242 2349 	movw	r3, #8777	@ 0x2249
 8001b86:	fb02 f303 	mul.w	r3, r2, r3
 8001b8a:	60fb      	str	r3, [r7, #12]

//	x = (x >> 5); // Divide with max Voltage (= V_max = 32V) (Q19)
//	x = (x >> 4); // Scale back to Q15
	// simplify:
	x = (x >> 10);
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	0a9b      	lsrs	r3, r3, #10
 8001b90:	60fb      	str	r3, [r7, #12]

	adc_value = CLAMP_INT32_TO_INT16((int32_t)x); // V = x* 32/Q15
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001b98:	da08      	bge.n	8001bac <HAL_ADC_ConvCpltCallback+0x38>
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 8001ba0:	db02      	blt.n	8001ba8 <HAL_ADC_ConvCpltCallback+0x34>
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	b21b      	sxth	r3, r3
 8001ba6:	e003      	b.n	8001bb0 <HAL_ADC_ConvCpltCallback+0x3c>
 8001ba8:	4b06      	ldr	r3, [pc, #24]	@ (8001bc4 <HAL_ADC_ConvCpltCallback+0x50>)
 8001baa:	e001      	b.n	8001bb0 <HAL_ADC_ConvCpltCallback+0x3c>
 8001bac:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8001bb0:	4a05      	ldr	r2, [pc, #20]	@ (8001bc8 <HAL_ADC_ConvCpltCallback+0x54>)
 8001bb2:	8013      	strh	r3, [r2, #0]
}
 8001bb4:	bf00      	nop
 8001bb6:	3714      	adds	r7, #20
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bbe:	4770      	bx	lr
 8001bc0:	200000a4 	.word	0x200000a4
 8001bc4:	ffff8000 	.word	0xffff8000
 8001bc8:	200000a8 	.word	0x200000a8

08001bcc <init_encoder>:





void init_encoder(void){
 8001bcc:	b480      	push	{r7}
 8001bce:	af00      	add	r7, sp, #0
	init_angle_encoder = INIT_EL_ANGLE;
 8001bd0:	4b0d      	ldr	r3, [pc, #52]	@ (8001c08 <init_encoder+0x3c>)
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	801a      	strh	r2, [r3, #0]
	counter = 0;
 8001bd6:	4b0d      	ldr	r3, [pc, #52]	@ (8001c0c <init_encoder+0x40>)
 8001bd8:	2200      	movs	r2, #0
 8001bda:	701a      	strb	r2, [r3, #0]
	speed_rad_memory = 0;
 8001bdc:	4b0c      	ldr	r3, [pc, #48]	@ (8001c10 <init_encoder+0x44>)
 8001bde:	2200      	movs	r2, #0
 8001be0:	601a      	str	r2, [r3, #0]
	encoder_speed_last_value = 0;
 8001be2:	4b0c      	ldr	r3, [pc, #48]	@ (8001c14 <init_encoder+0x48>)
 8001be4:	2200      	movs	r2, #0
 8001be6:	801a      	strh	r2, [r3, #0]

	iir_a_speed = 1000;
 8001be8:	4b0b      	ldr	r3, [pc, #44]	@ (8001c18 <init_encoder+0x4c>)
 8001bea:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001bee:	801a      	strh	r2, [r3, #0]
	encoder_count_large_lv = 0;
 8001bf0:	4b0a      	ldr	r3, [pc, #40]	@ (8001c1c <init_encoder+0x50>)
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	801a      	strh	r2, [r3, #0]

	count_to_angle = COUNT_TO_EL_ANGLE;
 8001bf6:	4b0a      	ldr	r3, [pc, #40]	@ (8001c20 <init_encoder+0x54>)
 8001bf8:	2273      	movs	r2, #115	@ 0x73
 8001bfa:	601a      	str	r2, [r3, #0]
}
 8001bfc:	bf00      	nop
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c04:	4770      	bx	lr
 8001c06:	bf00      	nop
 8001c08:	20000102 	.word	0x20000102
 8001c0c:	20000112 	.word	0x20000112
 8001c10:	20000114 	.word	0x20000114
 8001c14:	2000010c 	.word	0x2000010c
 8001c18:	2000010e 	.word	0x2000010e
 8001c1c:	20000110 	.word	0x20000110
 8001c20:	20000104 	.word	0x20000104

08001c24 <set_encoder_to_zero>:

// set the encoder (timer4) to 0
void set_encoder_to_zero(FOC_HandleTypeDef *pHandle_foc){
 8001c24:	b480      	push	{r7}
 8001c26:	b085      	sub	sp, #20
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
	uint32_t counter_value;
	counter_value = 0;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	60fb      	str	r3, [r7, #12]
	__HAL_TIM_SET_COUNTER(&htim4,counter_value);
 8001c30:	4b04      	ldr	r3, [pc, #16]	@ (8001c44 <set_encoder_to_zero+0x20>)
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	68fa      	ldr	r2, [r7, #12]
 8001c36:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8001c38:	bf00      	nop
 8001c3a:	3714      	adds	r7, #20
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c42:	4770      	bx	lr
 8001c44:	20000534 	.word	0x20000534

08001c48 <calc_speed_and_position>:


/*
 * get_el_angle(): gives the angle and the speed of the Rotor.
 */
void calc_speed_and_position(void){
 8001c48:	b480      	push	{r7}
 8001c4a:	b083      	sub	sp, #12
 8001c4c:	af00      	add	r7, sp, #0

	encoder_count = encoder_count_large = __HAL_TIM_GET_COUNTER(&htim4);
 8001c4e:	4b23      	ldr	r3, [pc, #140]	@ (8001cdc <calc_speed_and_position+0x94>)
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c54:	4a22      	ldr	r2, [pc, #136]	@ (8001ce0 <calc_speed_and_position+0x98>)
 8001c56:	6013      	str	r3, [r2, #0]
 8001c58:	4b21      	ldr	r3, [pc, #132]	@ (8001ce0 <calc_speed_and_position+0x98>)
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	b29a      	uxth	r2, r3
 8001c5e:	4b21      	ldr	r3, [pc, #132]	@ (8001ce4 <calc_speed_and_position+0x9c>)
 8001c60:	801a      	strh	r2, [r3, #0]
	encoder_debug = encoder_count;
 8001c62:	4b20      	ldr	r3, [pc, #128]	@ (8001ce4 <calc_speed_and_position+0x9c>)
 8001c64:	881a      	ldrh	r2, [r3, #0]
 8001c66:	4b20      	ldr	r3, [pc, #128]	@ (8001ce8 <calc_speed_and_position+0xa0>)
 8001c68:	801a      	strh	r2, [r3, #0]
	uint16_t virtual_rotations = encoder_count/ENCODER_PULS_PER_REVOLUTION;
 8001c6a:	4b1e      	ldr	r3, [pc, #120]	@ (8001ce4 <calc_speed_and_position+0x9c>)
 8001c6c:	881b      	ldrh	r3, [r3, #0]
 8001c6e:	4a1f      	ldr	r2, [pc, #124]	@ (8001cec <calc_speed_and_position+0xa4>)
 8001c70:	fba2 2303 	umull	r2, r3, r2, r3
 8001c74:	0a1b      	lsrs	r3, r3, #8
 8001c76:	80fb      	strh	r3, [r7, #6]
	encoder_count = encoder_count - (virtual_rotations * ENCODER_PULS_PER_REVOLUTION);
 8001c78:	88fb      	ldrh	r3, [r7, #6]
 8001c7a:	461a      	mov	r2, r3
 8001c7c:	0092      	lsls	r2, r2, #2
 8001c7e:	441a      	add	r2, r3
 8001c80:	01d2      	lsls	r2, r2, #7
 8001c82:	4413      	add	r3, r2
 8001c84:	461a      	mov	r2, r3
 8001c86:	0092      	lsls	r2, r2, #2
 8001c88:	1ad3      	subs	r3, r2, r3
 8001c8a:	015b      	lsls	r3, r3, #5
 8001c8c:	b29a      	uxth	r2, r3
 8001c8e:	4b15      	ldr	r3, [pc, #84]	@ (8001ce4 <calc_speed_and_position+0x9c>)
 8001c90:	881b      	ldrh	r3, [r3, #0]
 8001c92:	4413      	add	r3, r2
 8001c94:	b29a      	uxth	r2, r3
 8001c96:	4b13      	ldr	r3, [pc, #76]	@ (8001ce4 <calc_speed_and_position+0x9c>)
 8001c98:	801a      	strh	r2, [r3, #0]

	uint32_t x 		= encoder_count_large * (uint32_t)Q16; // Q16 = 2^16
 8001c9a:	4b11      	ldr	r3, [pc, #68]	@ (8001ce0 <calc_speed_and_position+0x98>)
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	041b      	lsls	r3, r3, #16
 8001ca0:	603b      	str	r3, [r7, #0]
	x 				/= (16 * ENCODER_PULS_PER_REVOLUTION); // ENCODER_PULS_PER_REVOLUTION = 4000
 8001ca2:	683b      	ldr	r3, [r7, #0]
 8001ca4:	4a11      	ldr	r2, [pc, #68]	@ (8001cec <calc_speed_and_position+0xa4>)
 8001ca6:	fba2 2303 	umull	r2, r3, r2, r3
 8001caa:	0b1b      	lsrs	r3, r3, #12
 8001cac:	603b      	str	r3, [r7, #0]
	rotor_position 	= (int32_t)x;
 8001cae:	683b      	ldr	r3, [r7, #0]
 8001cb0:	4a0f      	ldr	r2, [pc, #60]	@ (8001cf0 <calc_speed_and_position+0xa8>)
 8001cb2:	6013      	str	r3, [r2, #0]

	// ############## TRANSFORM TO ELECTRICAL ANGLE #################
//	x = (encoder_count * 65536)/4000;
//	x = (x * PMSM_POLEPAIR);
	encoder_count_uint = (encoder_count * count_to_angle); // ((65536 * 6)/ 4000) ;
 8001cb4:	4b0f      	ldr	r3, [pc, #60]	@ (8001cf4 <calc_speed_and_position+0xac>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	b29a      	uxth	r2, r3
 8001cba:	4b0a      	ldr	r3, [pc, #40]	@ (8001ce4 <calc_speed_and_position+0x9c>)
 8001cbc:	881b      	ldrh	r3, [r3, #0]
 8001cbe:	fb12 f303 	smulbb	r3, r2, r3
 8001cc2:	b29a      	uxth	r2, r3
 8001cc4:	4b0c      	ldr	r3, [pc, #48]	@ (8001cf8 <calc_speed_and_position+0xb0>)
 8001cc6:	801a      	strh	r2, [r3, #0]
	encoder_count = (uint16_t)encoder_count_uint;
 8001cc8:	4b0b      	ldr	r3, [pc, #44]	@ (8001cf8 <calc_speed_and_position+0xb0>)
 8001cca:	881a      	ldrh	r2, [r3, #0]
 8001ccc:	4b05      	ldr	r3, [pc, #20]	@ (8001ce4 <calc_speed_and_position+0x9c>)
 8001cce:	801a      	strh	r2, [r3, #0]
//	encoder_count += (uint16_t)((uint32_t)(init_angle_encoder * UINT16_MAX_VALUE)/ENCODER_PULS_PER_REVOLUTION);

}
 8001cd0:	bf00      	nop
 8001cd2:	370c      	adds	r7, #12
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cda:	4770      	bx	lr
 8001cdc:	20000534 	.word	0x20000534
 8001ce0:	20000108 	.word	0x20000108
 8001ce4:	20000100 	.word	0x20000100
 8001ce8:	2000011e 	.word	0x2000011e
 8001cec:	10624dd3 	.word	0x10624dd3
 8001cf0:	20000120 	.word	0x20000120
 8001cf4:	20000104 	.word	0x20000104
 8001cf8:	2000011c 	.word	0x2000011c

08001cfc <get_el_angle>:


int16_t get_el_angle(FOC_HandleTypeDef *pHandle_foc){
 8001cfc:	b480      	push	{r7}
 8001cfe:	b083      	sub	sp, #12
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]


	pHandle_foc->theta = encoder_count;
 8001d04:	4b06      	ldr	r3, [pc, #24]	@ (8001d20 <get_el_angle+0x24>)
 8001d06:	881a      	ldrh	r2, [r3, #0]
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

	return encoder_count;
 8001d0e:	4b04      	ldr	r3, [pc, #16]	@ (8001d20 <get_el_angle+0x24>)
 8001d10:	881b      	ldrh	r3, [r3, #0]
 8001d12:	b21b      	sxth	r3, r3
}
 8001d14:	4618      	mov	r0, r3
 8001d16:	370c      	adds	r7, #12
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1e:	4770      	bx	lr
 8001d20:	20000100 	.word	0x20000100

08001d24 <speed_calculation>:

int16_t speed_calculation(FOC_HandleTypeDef *pHandle_foc){
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b084      	sub	sp, #16
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
	static int16_t encoder_last_value_q15 = 0;

	// fist: scale the encoder count to Q16 (UINT16_MAX).
	// @note: if the encoder have 4096 steps, its not necessary.

	int16_t encoder_value = (int16_t)rotor_position;
 8001d2c:	4b2b      	ldr	r3, [pc, #172]	@ (8001ddc <speed_calculation+0xb8>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	81fb      	strh	r3, [r7, #14]

	speed_t_large = (int16_t)(encoder_value - encoder_last_value_q15);
 8001d32:	89fa      	ldrh	r2, [r7, #14]
 8001d34:	4b2a      	ldr	r3, [pc, #168]	@ (8001de0 <speed_calculation+0xbc>)
 8001d36:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d3a:	b29b      	uxth	r3, r3
 8001d3c:	1ad3      	subs	r3, r2, r3
 8001d3e:	b29b      	uxth	r3, r3
 8001d40:	b21b      	sxth	r3, r3
 8001d42:	461a      	mov	r2, r3
 8001d44:	4b27      	ldr	r3, [pc, #156]	@ (8001de4 <speed_calculation+0xc0>)
 8001d46:	601a      	str	r2, [r3, #0]

	speed_t_large *= (FOC_FREQUENCY/DIVISION_M); // -> rps
 8001d48:	4b26      	ldr	r3, [pc, #152]	@ (8001de4 <speed_calculation+0xc0>)
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001d50:	fb02 f303 	mul.w	r3, r2, r3
 8001d54:	4a23      	ldr	r2, [pc, #140]	@ (8001de4 <speed_calculation+0xc0>)
 8001d56:	6013      	str	r3, [r2, #0]
	speed_t_large >>= 2; // normaly we make bitshift 16 but lets split it in two parts for protecting against overflow
 8001d58:	4b22      	ldr	r3, [pc, #136]	@ (8001de4 <speed_calculation+0xc0>)
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	109b      	asrs	r3, r3, #2
 8001d5e:	4a21      	ldr	r2, [pc, #132]	@ (8001de4 <speed_calculation+0xc0>)
 8001d60:	6013      	str	r3, [r2, #0]
	speed_t_large *= 16; // multiply 16 to cancel out the "virtual" rotation of the Timer (which is 12 times slower)
 8001d62:	4b20      	ldr	r3, [pc, #128]	@ (8001de4 <speed_calculation+0xc0>)
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	011b      	lsls	r3, r3, #4
 8001d68:	4a1e      	ldr	r2, [pc, #120]	@ (8001de4 <speed_calculation+0xc0>)
 8001d6a:	6013      	str	r3, [r2, #0]
	speed_t_large *= 60; // multiply 60 to rpm
 8001d6c:	4b1d      	ldr	r3, [pc, #116]	@ (8001de4 <speed_calculation+0xc0>)
 8001d6e:	681a      	ldr	r2, [r3, #0]
 8001d70:	4613      	mov	r3, r2
 8001d72:	011b      	lsls	r3, r3, #4
 8001d74:	1a9b      	subs	r3, r3, r2
 8001d76:	009b      	lsls	r3, r3, #2
 8001d78:	461a      	mov	r2, r3
 8001d7a:	4b1a      	ldr	r3, [pc, #104]	@ (8001de4 <speed_calculation+0xc0>)
 8001d7c:	601a      	str	r2, [r3, #0]
	speed_t_large >>= 14; // part 2 of bitshift 16
 8001d7e:	4b19      	ldr	r3, [pc, #100]	@ (8001de4 <speed_calculation+0xc0>)
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	139b      	asrs	r3, r3, #14
 8001d84:	4a17      	ldr	r2, [pc, #92]	@ (8001de4 <speed_calculation+0xc0>)
 8001d86:	6013      	str	r3, [r2, #0]
	// save last value for next step
//	encoder_count_large_lv = (int16_t)scale_encoder_to_u16;

	encoder_last_value_q15 = (int16_t)rotor_position;
 8001d88:	4b14      	ldr	r3, [pc, #80]	@ (8001ddc <speed_calculation+0xb8>)
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	b21a      	sxth	r2, r3
 8001d8e:	4b14      	ldr	r3, [pc, #80]	@ (8001de0 <speed_calculation+0xbc>)
 8001d90:	801a      	strh	r2, [r3, #0]




//	int32_t speed_filter =((speed_t_large + speed_t_large_old) >> 1);
	int32_t speed_filter =speed_t_large;
 8001d92:	4b14      	ldr	r3, [pc, #80]	@ (8001de4 <speed_calculation+0xc0>)
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	60bb      	str	r3, [r7, #8]
	speed_filter = CLAMP_INT32_TO_INT16(speed_filter);
 8001d98:	68bb      	ldr	r3, [r7, #8]
 8001d9a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001d9e:	da08      	bge.n	8001db2 <speed_calculation+0x8e>
 8001da0:	68bb      	ldr	r3, [r7, #8]
 8001da2:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 8001da6:	db02      	blt.n	8001dae <speed_calculation+0x8a>
 8001da8:	68bb      	ldr	r3, [r7, #8]
 8001daa:	b21b      	sxth	r3, r3
 8001dac:	e003      	b.n	8001db6 <speed_calculation+0x92>
 8001dae:	4b0e      	ldr	r3, [pc, #56]	@ (8001de8 <speed_calculation+0xc4>)
 8001db0:	e001      	b.n	8001db6 <speed_calculation+0x92>
 8001db2:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8001db6:	60bb      	str	r3, [r7, #8]

	speed_filter = iir_lp_speed_q15((int16_t)speed_filter);
 8001db8:	68bb      	ldr	r3, [r7, #8]
 8001dba:	b21b      	sxth	r3, r3
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	f000 f815 	bl	8001dec <iir_lp_speed_q15>
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	60bb      	str	r3, [r7, #8]



//	if(abs(speed_t_large) < 20000){
//		pHandle_foc->speed = (int16_t)speed_filter_f;
	pHandle_foc->speed = (int16_t)speed_filter;
 8001dc6:	68bb      	ldr	r3, [r7, #8]
 8001dc8:	b21b      	sxth	r3, r3
 8001dca:	461a      	mov	r2, r3
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	641a      	str	r2, [r3, #64]	@ 0x40
//	}
	return (0); // <- war zu testzwecken deaktiviert
 8001dd0:	2300      	movs	r3, #0


}
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	3710      	adds	r7, #16
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	bd80      	pop	{r7, pc}
 8001dda:	bf00      	nop
 8001ddc:	20000120 	.word	0x20000120
 8001de0:	20000124 	.word	0x20000124
 8001de4:	20000118 	.word	0x20000118
 8001de8:	ffff8000 	.word	0xffff8000

08001dec <iir_lp_speed_q15>:
 * - 32-bit intermediates are used; output is rounded and clamped to int16_t.
 * - Stability requires 0  @p a_iir  Q15.
 *
 * @see         CLAMP_INT32_TO_INT16, Q15
 */
static int16_t iir_lp_speed_q15(int16_t val){
 8001dec:	b480      	push	{r7}
 8001dee:	b083      	sub	sp, #12
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	4603      	mov	r3, r0
 8001df4:	80fb      	strh	r3, [r7, #6]
	static int32_t filter_val = 0;
	// filter coefficient with 200rad cutoff (\apporx fc = 32 Hz) depending on frequency in q15 format
	static int16_t a_iir = CLAMP_INT32_TO_INT16((int32_t)((float)((PI_MULTIPLY_2 * ((float)DIVISION_M/(float)FOC_FREQUENCY)*25)/(PI_MULTIPLY_2 * ((float)DIVISION_M/(float)FOC_FREQUENCY)*25 + 1.0f))*(float)Q15));

	filter_val = (((int32_t)a_iir * val) >> 14) +  ((((int32_t)Q15 - (int32_t)a_iir) * filter_val) >> 14) + 1; // add 1 for correct rounding
 8001df6:	4b1b      	ldr	r3, [pc, #108]	@ (8001e64 <iir_lp_speed_q15+0x78>)
 8001df8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001dfc:	461a      	mov	r2, r3
 8001dfe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001e02:	fb02 f303 	mul.w	r3, r2, r3
 8001e06:	139a      	asrs	r2, r3, #14
 8001e08:	4b16      	ldr	r3, [pc, #88]	@ (8001e64 <iir_lp_speed_q15+0x78>)
 8001e0a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e0e:	f5c3 4300 	rsb	r3, r3, #32768	@ 0x8000
 8001e12:	4915      	ldr	r1, [pc, #84]	@ (8001e68 <iir_lp_speed_q15+0x7c>)
 8001e14:	6809      	ldr	r1, [r1, #0]
 8001e16:	fb01 f303 	mul.w	r3, r1, r3
 8001e1a:	139b      	asrs	r3, r3, #14
 8001e1c:	4413      	add	r3, r2
 8001e1e:	3301      	adds	r3, #1
 8001e20:	4a11      	ldr	r2, [pc, #68]	@ (8001e68 <iir_lp_speed_q15+0x7c>)
 8001e22:	6013      	str	r3, [r2, #0]
	filter_val = CLAMP_INT32_TO_INT16((filter_val >> 1));
 8001e24:	4b10      	ldr	r3, [pc, #64]	@ (8001e68 <iir_lp_speed_q15+0x7c>)
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	105b      	asrs	r3, r3, #1
 8001e2a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001e2e:	da0c      	bge.n	8001e4a <iir_lp_speed_q15+0x5e>
 8001e30:	4b0d      	ldr	r3, [pc, #52]	@ (8001e68 <iir_lp_speed_q15+0x7c>)
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	105b      	asrs	r3, r3, #1
 8001e36:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 8001e3a:	db04      	blt.n	8001e46 <iir_lp_speed_q15+0x5a>
 8001e3c:	4b0a      	ldr	r3, [pc, #40]	@ (8001e68 <iir_lp_speed_q15+0x7c>)
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	105b      	asrs	r3, r3, #1
 8001e42:	b21b      	sxth	r3, r3
 8001e44:	e003      	b.n	8001e4e <iir_lp_speed_q15+0x62>
 8001e46:	4b09      	ldr	r3, [pc, #36]	@ (8001e6c <iir_lp_speed_q15+0x80>)
 8001e48:	e001      	b.n	8001e4e <iir_lp_speed_q15+0x62>
 8001e4a:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8001e4e:	4a06      	ldr	r2, [pc, #24]	@ (8001e68 <iir_lp_speed_q15+0x7c>)
 8001e50:	6013      	str	r3, [r2, #0]
	return (filter_val);
 8001e52:	4b05      	ldr	r3, [pc, #20]	@ (8001e68 <iir_lp_speed_q15+0x7c>)
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	b21b      	sxth	r3, r3
}
 8001e58:	4618      	mov	r0, r3
 8001e5a:	370c      	adds	r7, #12
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e62:	4770      	bx	lr
 8001e64:	20000000 	.word	0x20000000
 8001e68:	20000128 	.word	0x20000128
 8001e6c:	ffff8000 	.word	0xffff8000

08001e70 <init_foc>:
// Debug
svm_output debug_PWM_OUT;
float debug_current_Iq;

// init function
void init_foc(FOC_HandleTypeDef *pHandle){
 8001e70:	b480      	push	{r7}
 8001e72:	b083      	sub	sp, #12
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]

	pHandle->i_alpha 	= 0.0f;
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	f04f 0200 	mov.w	r2, #0
 8001e7e:	601a      	str	r2, [r3, #0]
	pHandle->i_beta		= 0.0f;
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	f04f 0200 	mov.w	r2, #0
 8001e86:	605a      	str	r2, [r3, #4]
	pHandle->v_alpha	= 0.0f;
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	f04f 0200 	mov.w	r2, #0
 8001e8e:	619a      	str	r2, [r3, #24]
	pHandle->v_beta		= 0.0f;
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	f04f 0200 	mov.w	r2, #0
 8001e96:	61da      	str	r2, [r3, #28]

	Vdq.d 				= 0.0f;
 8001e98:	4b18      	ldr	r3, [pc, #96]	@ (8001efc <init_foc+0x8c>)
 8001e9a:	f04f 0200 	mov.w	r2, #0
 8001e9e:	601a      	str	r2, [r3, #0]
	Vdq.q 				= 0.0f;
 8001ea0:	4b16      	ldr	r3, [pc, #88]	@ (8001efc <init_foc+0x8c>)
 8001ea2:	f04f 0200 	mov.w	r2, #0
 8001ea6:	605a      	str	r2, [r3, #4]

	Vdq_q15.d			= 0;
 8001ea8:	4b15      	ldr	r3, [pc, #84]	@ (8001f00 <init_foc+0x90>)
 8001eaa:	2200      	movs	r2, #0
 8001eac:	801a      	strh	r2, [r3, #0]
	Vdq_q15.q			= 0;
 8001eae:	4b14      	ldr	r3, [pc, #80]	@ (8001f00 <init_foc+0x90>)
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	805a      	strh	r2, [r3, #2]

	Vdq_openloop.d		= 0.0f;
 8001eb4:	4b13      	ldr	r3, [pc, #76]	@ (8001f04 <init_foc+0x94>)
 8001eb6:	f04f 0200 	mov.w	r2, #0
 8001eba:	601a      	str	r2, [r3, #0]
	Vdq_openloop.q		= OPENLOOP_VOLTAGE;
 8001ebc:	4b11      	ldr	r3, [pc, #68]	@ (8001f04 <init_foc+0x94>)
 8001ebe:	4a12      	ldr	r2, [pc, #72]	@ (8001f08 <init_foc+0x98>)
 8001ec0:	605a      	str	r2, [r3, #4]
	Vdq_q15.d = (Q15 >>8);
 8001ec2:	4b0f      	ldr	r3, [pc, #60]	@ (8001f00 <init_foc+0x90>)
 8001ec4:	2280      	movs	r2, #128	@ 0x80
 8001ec6:	801a      	strh	r2, [r3, #0]

	pHandle->v_circle.d	= 3.0f;	// not 0 please
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	4a10      	ldr	r2, [pc, #64]	@ (8001f0c <init_foc+0x9c>)
 8001ecc:	635a      	str	r2, [r3, #52]	@ 0x34
	pHandle->v_circle.q	= 3.0f;
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	4a0e      	ldr	r2, [pc, #56]	@ (8001f0c <init_foc+0x9c>)
 8001ed2:	639a      	str	r2, [r3, #56]	@ 0x38


	pll.ki_int 			= 0.0f;
 8001ed4:	4b0e      	ldr	r3, [pc, #56]	@ (8001f10 <init_foc+0xa0>)
 8001ed6:	f04f 0200 	mov.w	r2, #0
 8001eda:	601a      	str	r2, [r3, #0]
	pll.out_int			= 0.0f;
 8001edc:	4b0c      	ldr	r3, [pc, #48]	@ (8001f10 <init_foc+0xa0>)
 8001ede:	f04f 0200 	mov.w	r2, #0
 8001ee2:	605a      	str	r2, [r3, #4]

	angle_old = 0;
 8001ee4:	4b0b      	ldr	r3, [pc, #44]	@ (8001f14 <init_foc+0xa4>)
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	801a      	strh	r2, [r3, #0]

	switch_to_observer = 0;
 8001eea:	4b0b      	ldr	r3, [pc, #44]	@ (8001f18 <init_foc+0xa8>)
 8001eec:	2200      	movs	r2, #0
 8001eee:	701a      	strb	r2, [r3, #0]

}
 8001ef0:	bf00      	nop
 8001ef2:	370c      	adds	r7, #12
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efa:	4770      	bx	lr
 8001efc:	2000012c 	.word	0x2000012c
 8001f00:	20000164 	.word	0x20000164
 8001f04:	20000140 	.word	0x20000140
 8001f08:	40200000 	.word	0x40200000
 8001f0c:	40400000 	.word	0x40400000
 8001f10:	20000134 	.word	0x20000134
 8001f14:	2000013c 	.word	0x2000013c
 8001f18:	20000148 	.word	0x20000148

08001f1c <clear_foc>:

void clear_foc(FOC_HandleTypeDef *pHandle){ // need this for start and stop without setting new Kp,Ki,.. values
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	b082      	sub	sp, #8
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]

		pHandle->i_alpha 	= 0.0f;
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	f04f 0200 	mov.w	r2, #0
 8001f2a:	601a      	str	r2, [r3, #0]
		pHandle->i_beta		= 0.0f;
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	f04f 0200 	mov.w	r2, #0
 8001f32:	605a      	str	r2, [r3, #4]
		pHandle->v_alpha	= 0.0f;
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	f04f 0200 	mov.w	r2, #0
 8001f3a:	619a      	str	r2, [r3, #24]
		pHandle->v_beta		= 0.0f;
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	f04f 0200 	mov.w	r2, #0
 8001f42:	61da      	str	r2, [r3, #28]
		pHandle->i_d		= 0.0f;
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	f04f 0200 	mov.w	r2, #0
 8001f4a:	611a      	str	r2, [r3, #16]
		pHandle->i_q		= 0.0f;
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	f04f 0200 	mov.w	r2, #0
 8001f52:	615a      	str	r2, [r3, #20]
		pHandle->i_alpha	= 0.0f;
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	f04f 0200 	mov.w	r2, #0
 8001f5a:	601a      	str	r2, [r3, #0]
		pHandle->i_beta		= 0.0f;
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	f04f 0200 	mov.w	r2, #0
 8001f62:	605a      	str	r2, [r3, #4]
		pHandle->i_a		= 0.0f;
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	f04f 0200 	mov.w	r2, #0
 8001f6a:	609a      	str	r2, [r3, #8]
		pHandle->i_b		= 0.0f;
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	f04f 0200 	mov.w	r2, #0
 8001f72:	60da      	str	r2, [r3, #12]
//		pHandle->v_circle.d	= 3.0f;	// not 0 please
//		pHandle->v_circle.q	= 3.0f;

		Vdq.d 				= 0.0f;
 8001f74:	4b06      	ldr	r3, [pc, #24]	@ (8001f90 <clear_foc+0x74>)
 8001f76:	f04f 0200 	mov.w	r2, #0
 8001f7a:	601a      	str	r2, [r3, #0]
		Vdq.q 				= 0.0f;
 8001f7c:	4b04      	ldr	r3, [pc, #16]	@ (8001f90 <clear_foc+0x74>)
 8001f7e:	f04f 0200 	mov.w	r2, #0
 8001f82:	605a      	str	r2, [r3, #4]

		clear_control_parameter();
 8001f84:	f7ff f954 	bl	8001230 <clear_control_parameter>

}
 8001f88:	bf00      	nop
 8001f8a:	3708      	adds	r7, #8
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	bd80      	pop	{r7, pc}
 8001f90:	2000012c 	.word	0x2000012c

08001f94 <execute_FOC>:

void execute_FOC(FOC_HandleTypeDef *pHandle_foc, float Iq){
 8001f94:	b590      	push	{r4, r7, lr}
 8001f96:	b09d      	sub	sp, #116	@ 0x74
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	61f8      	str	r0, [r7, #28]
 8001f9c:	ed87 0a06 	vstr	s0, [r7, #24]


	int16_t theta;

	// for change the parameter online
	update_PI_parameter();
 8001fa0:	f7ff f996 	bl	80012d0 <update_PI_parameter>

	switch (pHandle_foc->foc_mode){
 8001fa4:	69fb      	ldr	r3, [r7, #28]
 8001fa6:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8001faa:	2b01      	cmp	r3, #1
 8001fac:	d140      	bne.n	8002030 <execute_FOC+0x9c>
	case FOC_OPENLOOP:
		theta = pHandle_foc->theta_openloop;
 8001fae:	69fb      	ldr	r3, [r7, #28]
 8001fb0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8001fb4:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
//		debug_speed = get_speed_from_angle16_t(theta);

		el_theta_q15.sin = sin_t(theta);
 8001fb8:	f9b7 306e 	ldrsh.w	r3, [r7, #110]	@ 0x6e
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	f000 fc3b 	bl	8002838 <sin_t>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	461a      	mov	r2, r3
 8001fc6:	4b69      	ldr	r3, [pc, #420]	@ (800216c <execute_FOC+0x1d8>)
 8001fc8:	801a      	strh	r2, [r3, #0]
		el_theta_q15.cos = cos_t(theta);
 8001fca:	f9b7 306e 	ldrsh.w	r3, [r7, #110]	@ 0x6e
 8001fce:	4618      	mov	r0, r3
 8001fd0:	f000 fc7e 	bl	80028d0 <cos_t>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	461a      	mov	r2, r3
 8001fd8:	4b64      	ldr	r3, [pc, #400]	@ (800216c <execute_FOC+0x1d8>)
 8001fda:	805a      	strh	r2, [r3, #2]
//
//				I_alph_bet_q15 = clark_transformation_q15(Iab_q15);
//				Idq_q15 = park_transformation_q15(I_alph_bet_q15, el_theta_q15);


		Vdq_q15.q = 0;
 8001fdc:	4b64      	ldr	r3, [pc, #400]	@ (8002170 <execute_FOC+0x1dc>)
 8001fde:	2200      	movs	r2, #0
 8001fe0:	805a      	strh	r2, [r3, #2]
		V_alph_bet_q15 = inverse_park_transformation_q15(Vdq_q15,el_theta_q15);
 8001fe2:	4a62      	ldr	r2, [pc, #392]	@ (800216c <execute_FOC+0x1d8>)
 8001fe4:	4b62      	ldr	r3, [pc, #392]	@ (8002170 <execute_FOC+0x1dc>)
 8001fe6:	6811      	ldr	r1, [r2, #0]
 8001fe8:	6818      	ldr	r0, [r3, #0]
 8001fea:	f000 f997 	bl	800231c <inverse_park_transformation_q15>
 8001fee:	4603      	mov	r3, r0
 8001ff0:	4a60      	ldr	r2, [pc, #384]	@ (8002174 <execute_FOC+0x1e0>)
 8001ff2:	6013      	str	r3, [r2, #0]
		V_abc_q15 = inverse_clark_transformation_q15(V_alph_bet_q15);
 8001ff4:	4c60      	ldr	r4, [pc, #384]	@ (8002178 <execute_FOC+0x1e4>)
 8001ff6:	f107 0310 	add.w	r3, r7, #16
 8001ffa:	4a5e      	ldr	r2, [pc, #376]	@ (8002174 <execute_FOC+0x1e0>)
 8001ffc:	6811      	ldr	r1, [r2, #0]
 8001ffe:	4618      	mov	r0, r3
 8002000:	f000 f9e4 	bl	80023cc <inverse_clark_transformation_q15>
 8002004:	4622      	mov	r2, r4
 8002006:	f107 0310 	add.w	r3, r7, #16
 800200a:	6818      	ldr	r0, [r3, #0]
 800200c:	6010      	str	r0, [r2, #0]
 800200e:	889b      	ldrh	r3, [r3, #4]
 8002010:	8093      	strh	r3, [r2, #4]
		debug_PWM_OUT = get_PWM_OUTPUT_Q15(V_abc_q15);
 8002012:	4c5a      	ldr	r4, [pc, #360]	@ (800217c <execute_FOC+0x1e8>)
 8002014:	463b      	mov	r3, r7
 8002016:	4a58      	ldr	r2, [pc, #352]	@ (8002178 <execute_FOC+0x1e4>)
 8002018:	ca06      	ldmia	r2, {r1, r2}
 800201a:	4618      	mov	r0, r3
 800201c:	f002 fc72 	bl	8004904 <get_PWM_OUTPUT_Q15>
 8002020:	463b      	mov	r3, r7
 8002022:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002026:	e884 0007 	stmia.w	r4, {r0, r1, r2}

		// dont use PI control, clear the integral parts
		clear_control_parameter();
 800202a:	f7ff f901 	bl	8001230 <clear_control_parameter>

	break;
 800202e:	e080      	b.n	8002132 <execute_FOC+0x19e>

	default:


		// ########## Q15 BEGIN ##########
		theta = pHandle_foc->theta;
 8002030:	69fb      	ldr	r3, [r7, #28]
 8002032:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002036:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
		Idq_set_q15.d = 0;
 800203a:	4b51      	ldr	r3, [pc, #324]	@ (8002180 <execute_FOC+0x1ec>)
 800203c:	2200      	movs	r2, #0
 800203e:	801a      	strh	r2, [r3, #0]
		Idq_set_q15.q = pHandle_foc->Iq_set_q15; // transform_current_to_Q15(Iq);
 8002040:	69fb      	ldr	r3, [r7, #28]
 8002042:	f9b3 2068 	ldrsh.w	r2, [r3, #104]	@ 0x68
 8002046:	4b4e      	ldr	r3, [pc, #312]	@ (8002180 <execute_FOC+0x1ec>)
 8002048:	805a      	strh	r2, [r3, #2]


		el_theta_q15.sin = sin_t(theta);
 800204a:	f9b7 306e 	ldrsh.w	r3, [r7, #110]	@ 0x6e
 800204e:	4618      	mov	r0, r3
 8002050:	f000 fbf2 	bl	8002838 <sin_t>
 8002054:	4603      	mov	r3, r0
 8002056:	461a      	mov	r2, r3
 8002058:	4b44      	ldr	r3, [pc, #272]	@ (800216c <execute_FOC+0x1d8>)
 800205a:	801a      	strh	r2, [r3, #0]
		el_theta_q15.cos = cos_t(theta);
 800205c:	f9b7 306e 	ldrsh.w	r3, [r7, #110]	@ 0x6e
 8002060:	4618      	mov	r0, r3
 8002062:	f000 fc35 	bl	80028d0 <cos_t>
 8002066:	4603      	mov	r3, r0
 8002068:	461a      	mov	r2, r3
 800206a:	4b40      	ldr	r3, [pc, #256]	@ (800216c <execute_FOC+0x1d8>)
 800206c:	805a      	strh	r2, [r3, #2]
		Iab_q15 = get_realCurrentQ15();
 800206e:	f7ff fd2b 	bl	8001ac8 <get_realCurrentQ15>
 8002072:	4603      	mov	r3, r0
 8002074:	4a43      	ldr	r2, [pc, #268]	@ (8002184 <execute_FOC+0x1f0>)
 8002076:	6013      	str	r3, [r2, #0]

		I_alph_bet_q15 = clark_transformation_q15(Iab_q15);
 8002078:	4b42      	ldr	r3, [pc, #264]	@ (8002184 <execute_FOC+0x1f0>)
 800207a:	6818      	ldr	r0, [r3, #0]
 800207c:	f000 f8b4 	bl	80021e8 <clark_transformation_q15>
 8002080:	4603      	mov	r3, r0
 8002082:	4a41      	ldr	r2, [pc, #260]	@ (8002188 <execute_FOC+0x1f4>)
 8002084:	6013      	str	r3, [r2, #0]
		Idq_q15 = park_transformation_q15(I_alph_bet_q15, el_theta_q15);
 8002086:	4a39      	ldr	r2, [pc, #228]	@ (800216c <execute_FOC+0x1d8>)
 8002088:	4b3f      	ldr	r3, [pc, #252]	@ (8002188 <execute_FOC+0x1f4>)
 800208a:	6811      	ldr	r1, [r2, #0]
 800208c:	6818      	ldr	r0, [r3, #0]
 800208e:	f000 f8eb 	bl	8002268 <park_transformation_q15>
 8002092:	4603      	mov	r3, r0
 8002094:	4a3d      	ldr	r2, [pc, #244]	@ (800218c <execute_FOC+0x1f8>)
 8002096:	6013      	str	r3, [r2, #0]

		median_filter_d_t(&Idq_q15.d);
 8002098:	483c      	ldr	r0, [pc, #240]	@ (800218c <execute_FOC+0x1f8>)
 800209a:	f000 fabf 	bl	800261c <median_filter_d_t>
		median_filter_q_t(&Idq_q15.q);
 800209e:	483c      	ldr	r0, [pc, #240]	@ (8002190 <execute_FOC+0x1fc>)
 80020a0:	f000 fb12 	bl	80026c8 <median_filter_q_t>

		Vdq_q15 = PI_id_iq_Q15(error_fct(Idq_set_q15, Idq_q15), pHandle_foc);
 80020a4:	4a39      	ldr	r2, [pc, #228]	@ (800218c <execute_FOC+0x1f8>)
 80020a6:	4b36      	ldr	r3, [pc, #216]	@ (8002180 <execute_FOC+0x1ec>)
 80020a8:	6811      	ldr	r1, [r2, #0]
 80020aa:	6818      	ldr	r0, [r3, #0]
 80020ac:	f000 fa2a 	bl	8002504 <error_fct>
 80020b0:	4603      	mov	r3, r0
 80020b2:	66bb      	str	r3, [r7, #104]	@ 0x68
 80020b4:	69f9      	ldr	r1, [r7, #28]
 80020b6:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 80020b8:	f7ff f9b0 	bl	800141c <PI_id_iq_Q15>
 80020bc:	4603      	mov	r3, r0
 80020be:	4a2c      	ldr	r2, [pc, #176]	@ (8002170 <execute_FOC+0x1dc>)
 80020c0:	6013      	str	r3, [r2, #0]
		V_alph_bet_q15 = inverse_park_transformation_q15(Vdq_q15,el_theta_q15);
 80020c2:	4a2a      	ldr	r2, [pc, #168]	@ (800216c <execute_FOC+0x1d8>)
 80020c4:	4b2a      	ldr	r3, [pc, #168]	@ (8002170 <execute_FOC+0x1dc>)
 80020c6:	6811      	ldr	r1, [r2, #0]
 80020c8:	6818      	ldr	r0, [r3, #0]
 80020ca:	f000 f927 	bl	800231c <inverse_park_transformation_q15>
 80020ce:	4603      	mov	r3, r0
 80020d0:	4a28      	ldr	r2, [pc, #160]	@ (8002174 <execute_FOC+0x1e0>)
 80020d2:	6013      	str	r3, [r2, #0]
		V_abc_q15 = inverse_clark_transformation_q15(V_alph_bet_q15);
 80020d4:	4c28      	ldr	r4, [pc, #160]	@ (8002178 <execute_FOC+0x1e4>)
 80020d6:	463b      	mov	r3, r7
 80020d8:	4a26      	ldr	r2, [pc, #152]	@ (8002174 <execute_FOC+0x1e0>)
 80020da:	6811      	ldr	r1, [r2, #0]
 80020dc:	4618      	mov	r0, r3
 80020de:	f000 f975 	bl	80023cc <inverse_clark_transformation_q15>
 80020e2:	4622      	mov	r2, r4
 80020e4:	463b      	mov	r3, r7
 80020e6:	6818      	ldr	r0, [r3, #0]
 80020e8:	6010      	str	r0, [r2, #0]
 80020ea:	889b      	ldrh	r3, [r3, #4]
 80020ec:	8093      	strh	r3, [r2, #4]

		pHandle_foc->V_q15.a = V_abc_q15.a;
 80020ee:	4b22      	ldr	r3, [pc, #136]	@ (8002178 <execute_FOC+0x1e4>)
 80020f0:	f9b3 2000 	ldrsh.w	r2, [r3]
 80020f4:	69fb      	ldr	r3, [r7, #28]
 80020f6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
		pHandle_foc->V_q15.b = V_abc_q15.b;
 80020fa:	4b1f      	ldr	r3, [pc, #124]	@ (8002178 <execute_FOC+0x1e4>)
 80020fc:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 8002100:	69fb      	ldr	r3, [r7, #28]
 8002102:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
		pHandle_foc->V_q15.c = V_abc_q15.c;
 8002106:	4b1c      	ldr	r3, [pc, #112]	@ (8002178 <execute_FOC+0x1e4>)
 8002108:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
 800210c:	69fb      	ldr	r3, [r7, #28]
 800210e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e


		Idq_q15_scope.d = Idq_q15.d;
 8002112:	4b1e      	ldr	r3, [pc, #120]	@ (800218c <execute_FOC+0x1f8>)
 8002114:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002118:	4b1e      	ldr	r3, [pc, #120]	@ (8002194 <execute_FOC+0x200>)
 800211a:	801a      	strh	r2, [r3, #0]
		Idq_q15_scope.q = Idq_q15.q;
 800211c:	4b1b      	ldr	r3, [pc, #108]	@ (800218c <execute_FOC+0x1f8>)
 800211e:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 8002122:	4b1c      	ldr	r3, [pc, #112]	@ (8002194 <execute_FOC+0x200>)
 8002124:	805a      	strh	r2, [r3, #2]

		Idq_set_q15_scope.q = Idq_set_q15.q;
 8002126:	4b16      	ldr	r3, [pc, #88]	@ (8002180 <execute_FOC+0x1ec>)
 8002128:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 800212c:	4b1a      	ldr	r3, [pc, #104]	@ (8002198 <execute_FOC+0x204>)
 800212e:	805a      	strh	r2, [r3, #2]

		// ########## Q15 END ##########

	break;
 8002130:	bf00      	nop
	}

	pHandle_foc->V_q15.a = V_abc_q15.a;
 8002132:	4b11      	ldr	r3, [pc, #68]	@ (8002178 <execute_FOC+0x1e4>)
 8002134:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002138:	69fb      	ldr	r3, [r7, #28]
 800213a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
	pHandle_foc->V_q15.b = V_abc_q15.b;
 800213e:	4b0e      	ldr	r3, [pc, #56]	@ (8002178 <execute_FOC+0x1e4>)
 8002140:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 8002144:	69fb      	ldr	r3, [r7, #28]
 8002146:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
	pHandle_foc->V_q15.c = V_abc_q15.c;
 800214a:	4b0b      	ldr	r3, [pc, #44]	@ (8002178 <execute_FOC+0x1e4>)
 800214c:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
 8002150:	69fb      	ldr	r3, [r7, #28]
 8002152:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e


	// for
	pHandle_foc->Iq_value = Idq_q15.q;
 8002156:	4b0d      	ldr	r3, [pc, #52]	@ (800218c <execute_FOC+0x1f8>)
 8002158:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 800215c:	69fb      	ldr	r3, [r7, #28]
 800215e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

}
 8002162:	bf00      	nop
 8002164:	3774      	adds	r7, #116	@ 0x74
 8002166:	46bd      	mov	sp, r7
 8002168:	bd90      	pop	{r4, r7, pc}
 800216a:	bf00      	nop
 800216c:	2000015c 	.word	0x2000015c
 8002170:	20000164 	.word	0x20000164
 8002174:	20000158 	.word	0x20000158
 8002178:	2000014c 	.word	0x2000014c
 800217c:	20000178 	.word	0x20000178
 8002180:	20000168 	.word	0x20000168
 8002184:	2000016c 	.word	0x2000016c
 8002188:	20000154 	.word	0x20000154
 800218c:	20000160 	.word	0x20000160
 8002190:	20000162 	.word	0x20000162
 8002194:	20000170 	.word	0x20000170
 8002198:	20000174 	.word	0x20000174

0800219c <goto_position>:


svm_output goto_position(dq_t V){
 800219c:	b590      	push	{r4, r7, lr}
 800219e:	b089      	sub	sp, #36	@ 0x24
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
 80021a4:	6039      	str	r1, [r7, #0]

	/*
	 * inverse park transformation with \theta = 0:
	 * 		V_\alpha = V_d, V_\beta = V_q;
	 */
	alphabeta_t V_alpha_beta = {V.d,V.q};
 80021a6:	f9b7 3000 	ldrsh.w	r3, [r7]
 80021aa:	823b      	strh	r3, [r7, #16]
 80021ac:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80021b0:	827b      	strh	r3, [r7, #18]
	abc_16t V_abc_q15 = inverse_clark_transformation_q15(V_alpha_beta);
 80021b2:	f107 0308 	add.w	r3, r7, #8
 80021b6:	6939      	ldr	r1, [r7, #16]
 80021b8:	4618      	mov	r0, r3
 80021ba:	f000 f907 	bl	80023cc <inverse_clark_transformation_q15>
	Output = get_PWM_OUTPUT_Q15(V_abc_q15);
 80021be:	f107 0014 	add.w	r0, r7, #20
 80021c2:	f107 0308 	add.w	r3, r7, #8
 80021c6:	e893 0006 	ldmia.w	r3, {r1, r2}
 80021ca:	f002 fb9b 	bl	8004904 <get_PWM_OUTPUT_Q15>
	return (Output);
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	461c      	mov	r4, r3
 80021d2:	f107 0314 	add.w	r3, r7, #20
 80021d6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80021da:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 80021de:	6878      	ldr	r0, [r7, #4]
 80021e0:	3724      	adds	r7, #36	@ 0x24
 80021e2:	46bd      	mov	sp, r7
 80021e4:	bd90      	pop	{r4, r7, pc}
	...

080021e8 <clark_transformation_q15>:
 * @return      Transformed current vector in -frame (Q15).
 *
 * @note        Uses fixed-point arithmetic (Q15). Constant DIV_1_SQRT3_Q15  1/3 in Q15.
 * @see         park_transformation_t()
 */
static alphabeta_t clark_transformation_q15(ab_t Input){
 80021e8:	b480      	push	{r7}
 80021ea:	b089      	sub	sp, #36	@ 0x24
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
	alphabeta_t Output;
	int32_t x,a,b;

	Output.alpha = Input.a;
 80021f0:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80021f4:	81bb      	strh	r3, [r7, #12]
	a = (int32_t)Input.a;
 80021f6:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80021fa:	61fb      	str	r3, [r7, #28]
	b = (int32_t)Input.b;
 80021fc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002200:	61bb      	str	r3, [r7, #24]

	x = (b << 1) + a;
 8002202:	69bb      	ldr	r3, [r7, #24]
 8002204:	005b      	lsls	r3, r3, #1
 8002206:	69fa      	ldr	r2, [r7, #28]
 8002208:	4413      	add	r3, r2
 800220a:	617b      	str	r3, [r7, #20]
	x = (x >> 2);			// rightshift 15 bits: split in two shifts
 800220c:	697b      	ldr	r3, [r7, #20]
 800220e:	109b      	asrs	r3, r3, #2
 8002210:	617b      	str	r3, [r7, #20]
	x *= DIV_1_SQRT3_Q15;
 8002212:	697b      	ldr	r3, [r7, #20]
 8002214:	f644 12e7 	movw	r2, #18919	@ 0x49e7
 8002218:	fb02 f303 	mul.w	r3, r2, r3
 800221c:	617b      	str	r3, [r7, #20]
	x = (x >> 13);
 800221e:	697b      	ldr	r3, [r7, #20]
 8002220:	135b      	asrs	r3, r3, #13
 8002222:	617b      	str	r3, [r7, #20]
	Output.beta = CLAMP_INT32_TO_INT16(x);
 8002224:	697b      	ldr	r3, [r7, #20]
 8002226:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800222a:	da08      	bge.n	800223e <clark_transformation_q15+0x56>
 800222c:	697b      	ldr	r3, [r7, #20]
 800222e:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 8002232:	db02      	blt.n	800223a <clark_transformation_q15+0x52>
 8002234:	697b      	ldr	r3, [r7, #20]
 8002236:	b21b      	sxth	r3, r3
 8002238:	e003      	b.n	8002242 <clark_transformation_q15+0x5a>
 800223a:	4b0a      	ldr	r3, [pc, #40]	@ (8002264 <clark_transformation_q15+0x7c>)
 800223c:	e001      	b.n	8002242 <clark_transformation_q15+0x5a>
 800223e:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8002242:	81fb      	strh	r3, [r7, #14]

	return (Output);
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	613b      	str	r3, [r7, #16]
 8002248:	2300      	movs	r3, #0
 800224a:	8a3a      	ldrh	r2, [r7, #16]
 800224c:	f362 030f 	bfi	r3, r2, #0, #16
 8002250:	8a7a      	ldrh	r2, [r7, #18]
 8002252:	f362 431f 	bfi	r3, r2, #16, #16
}
 8002256:	4618      	mov	r0, r3
 8002258:	3724      	adds	r7, #36	@ 0x24
 800225a:	46bd      	mov	sp, r7
 800225c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002260:	4770      	bx	lr
 8002262:	bf00      	nop
 8002264:	ffff8000 	.word	0xffff8000

08002268 <park_transformation_q15>:
 *
 * @note        Input sine and cosine must already be computed and in Q15 format.
 * @warning     Function assumes all inputs are in valid Q15 range (1.0+0.9999).
 * @see         clarke_transformation_t()
 */
static dq_t park_transformation_q15(alphabeta_t I, angle_t el_theta){
 8002268:	b480      	push	{r7}
 800226a:	b087      	sub	sp, #28
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
 8002270:	6039      	str	r1, [r7, #0]

	dq_t Output;

	int32_t x;
	x		= ((int32_t)el_theta.cos * (int32_t)I.alpha) + ((int32_t)el_theta.sin * (int32_t)I.beta);
 8002272:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002276:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 800227a:	fb03 f202 	mul.w	r2, r3, r2
 800227e:	f9b7 3000 	ldrsh.w	r3, [r7]
 8002282:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8002286:	fb01 f303 	mul.w	r3, r1, r3
 800228a:	4413      	add	r3, r2
 800228c:	617b      	str	r3, [r7, #20]
	x		= (x >> 15);
 800228e:	697b      	ldr	r3, [r7, #20]
 8002290:	13db      	asrs	r3, r3, #15
 8002292:	617b      	str	r3, [r7, #20]
	Output.d = CLAMP_INT32_TO_INT16(x);
 8002294:	697b      	ldr	r3, [r7, #20]
 8002296:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800229a:	da08      	bge.n	80022ae <park_transformation_q15+0x46>
 800229c:	697b      	ldr	r3, [r7, #20]
 800229e:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 80022a2:	db02      	blt.n	80022aa <park_transformation_q15+0x42>
 80022a4:	697b      	ldr	r3, [r7, #20]
 80022a6:	b21b      	sxth	r3, r3
 80022a8:	e003      	b.n	80022b2 <park_transformation_q15+0x4a>
 80022aa:	4b1b      	ldr	r3, [pc, #108]	@ (8002318 <park_transformation_q15+0xb0>)
 80022ac:	e001      	b.n	80022b2 <park_transformation_q15+0x4a>
 80022ae:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 80022b2:	81bb      	strh	r3, [r7, #12]

	x		= (-(int32_t)el_theta.sin * (int32_t)I.alpha) + ((int32_t)el_theta.cos * (int32_t)I.beta);
 80022b4:	f9b7 3000 	ldrsh.w	r3, [r7]
 80022b8:	425b      	negs	r3, r3
 80022ba:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80022be:	fb03 f202 	mul.w	r2, r3, r2
 80022c2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80022c6:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 80022ca:	fb01 f303 	mul.w	r3, r1, r3
 80022ce:	4413      	add	r3, r2
 80022d0:	617b      	str	r3, [r7, #20]
	x		= (x >> 15);
 80022d2:	697b      	ldr	r3, [r7, #20]
 80022d4:	13db      	asrs	r3, r3, #15
 80022d6:	617b      	str	r3, [r7, #20]
	Output.q = CLAMP_INT32_TO_INT16(x);
 80022d8:	697b      	ldr	r3, [r7, #20]
 80022da:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80022de:	da08      	bge.n	80022f2 <park_transformation_q15+0x8a>
 80022e0:	697b      	ldr	r3, [r7, #20]
 80022e2:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 80022e6:	db02      	blt.n	80022ee <park_transformation_q15+0x86>
 80022e8:	697b      	ldr	r3, [r7, #20]
 80022ea:	b21b      	sxth	r3, r3
 80022ec:	e003      	b.n	80022f6 <park_transformation_q15+0x8e>
 80022ee:	4b0a      	ldr	r3, [pc, #40]	@ (8002318 <park_transformation_q15+0xb0>)
 80022f0:	e001      	b.n	80022f6 <park_transformation_q15+0x8e>
 80022f2:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 80022f6:	81fb      	strh	r3, [r7, #14]

	return (Output);
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	613b      	str	r3, [r7, #16]
 80022fc:	2300      	movs	r3, #0
 80022fe:	8a3a      	ldrh	r2, [r7, #16]
 8002300:	f362 030f 	bfi	r3, r2, #0, #16
 8002304:	8a7a      	ldrh	r2, [r7, #18]
 8002306:	f362 431f 	bfi	r3, r2, #16, #16

}
 800230a:	4618      	mov	r0, r3
 800230c:	371c      	adds	r7, #28
 800230e:	46bd      	mov	sp, r7
 8002310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002314:	4770      	bx	lr
 8002316:	bf00      	nop
 8002318:	ffff8000 	.word	0xffff8000

0800231c <inverse_park_transformation_q15>:
 * @return      Transformed vector in -frame (Q15).
 *
 * @note        Input angle components must be precomputed and in valid Q15 range (1.0+0.9999).
 * @see         park_transformation_t()
 */
static alphabeta_t inverse_park_transformation_q15(dq_t V, angle_t elec_theta){
 800231c:	b480      	push	{r7}
 800231e:	b087      	sub	sp, #28
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]
 8002324:	6039      	str	r1, [r7, #0]
	int32_t x;

//	Output.alpha = (elec_theta.cos * V.d) - (elec_theta.sin * V.q);
//	Output.beta = (elec_theta.sin * V.d) + (elec_theta.cos * V.q);

	x 			= (((int32_t)elec_theta.cos * (int32_t)V.d) - ((int32_t) elec_theta.sin * V.q));
 8002326:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800232a:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 800232e:	fb03 f202 	mul.w	r2, r3, r2
 8002332:	f9b7 3000 	ldrsh.w	r3, [r7]
 8002336:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 800233a:	fb01 f303 	mul.w	r3, r1, r3
 800233e:	1ad3      	subs	r3, r2, r3
 8002340:	617b      	str	r3, [r7, #20]
	x			= (x >> 15);
 8002342:	697b      	ldr	r3, [r7, #20]
 8002344:	13db      	asrs	r3, r3, #15
 8002346:	617b      	str	r3, [r7, #20]
	Output.alpha = CLAMP_INT32_TO_INT16(x);
 8002348:	697b      	ldr	r3, [r7, #20]
 800234a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800234e:	da08      	bge.n	8002362 <inverse_park_transformation_q15+0x46>
 8002350:	697b      	ldr	r3, [r7, #20]
 8002352:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 8002356:	db02      	blt.n	800235e <inverse_park_transformation_q15+0x42>
 8002358:	697b      	ldr	r3, [r7, #20]
 800235a:	b21b      	sxth	r3, r3
 800235c:	e003      	b.n	8002366 <inverse_park_transformation_q15+0x4a>
 800235e:	4b1a      	ldr	r3, [pc, #104]	@ (80023c8 <inverse_park_transformation_q15+0xac>)
 8002360:	e001      	b.n	8002366 <inverse_park_transformation_q15+0x4a>
 8002362:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8002366:	81bb      	strh	r3, [r7, #12]

	x			= ((int32_t)elec_theta.sin * (int32_t)V.d) + ((int32_t)elec_theta.cos * (int32_t)V.q);
 8002368:	f9b7 3000 	ldrsh.w	r3, [r7]
 800236c:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8002370:	fb03 f202 	mul.w	r2, r3, r2
 8002374:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002378:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 800237c:	fb01 f303 	mul.w	r3, r1, r3
 8002380:	4413      	add	r3, r2
 8002382:	617b      	str	r3, [r7, #20]
	x			= (x >> 15);
 8002384:	697b      	ldr	r3, [r7, #20]
 8002386:	13db      	asrs	r3, r3, #15
 8002388:	617b      	str	r3, [r7, #20]
	Output.beta = CLAMP_INT32_TO_INT16(x);
 800238a:	697b      	ldr	r3, [r7, #20]
 800238c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002390:	da08      	bge.n	80023a4 <inverse_park_transformation_q15+0x88>
 8002392:	697b      	ldr	r3, [r7, #20]
 8002394:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 8002398:	db02      	blt.n	80023a0 <inverse_park_transformation_q15+0x84>
 800239a:	697b      	ldr	r3, [r7, #20]
 800239c:	b21b      	sxth	r3, r3
 800239e:	e003      	b.n	80023a8 <inverse_park_transformation_q15+0x8c>
 80023a0:	4b09      	ldr	r3, [pc, #36]	@ (80023c8 <inverse_park_transformation_q15+0xac>)
 80023a2:	e001      	b.n	80023a8 <inverse_park_transformation_q15+0x8c>
 80023a4:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 80023a8:	81fb      	strh	r3, [r7, #14]

	return (Output);
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	613b      	str	r3, [r7, #16]
 80023ae:	2300      	movs	r3, #0
 80023b0:	8a3a      	ldrh	r2, [r7, #16]
 80023b2:	f362 030f 	bfi	r3, r2, #0, #16
 80023b6:	8a7a      	ldrh	r2, [r7, #18]
 80023b8:	f362 431f 	bfi	r3, r2, #16, #16
}
 80023bc:	4618      	mov	r0, r3
 80023be:	371c      	adds	r7, #28
 80023c0:	46bd      	mov	sp, r7
 80023c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c6:	4770      	bx	lr
 80023c8:	ffff8000 	.word	0xffff8000

080023cc <inverse_clark_transformation_q15>:
 * @return      Reconstructed three-phase vector in abc-frame (Q15).
 *
 * @note        Constant SQRT3_Q14  3 in Q14 format. Scaling is handled internally.
 * @see         clark_transformation_q15()
 */
static abc_16t inverse_clark_transformation_q15(alphabeta_t v){
 80023cc:	b480      	push	{r7}
 80023ce:	b087      	sub	sp, #28
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	6078      	str	r0, [r7, #4]
 80023d4:	6039      	str	r1, [r7, #0]

//	Output.a 	= v.alpha;
//	Output.b = (-v.alpha + (SQRT3 * v.beta))/2;
//	Output.c = -(v.alpha + (SQRT3 * v.beta))/2;

	Output.a 	= v.alpha;
 80023d6:	f9b7 3000 	ldrsh.w	r3, [r7]
 80023da:	81bb      	strh	r3, [r7, #12]

	x 			= ((-(int32_t)v.alpha + ((SQRT3_Q14 * v.beta) >> 14)) >> 1);
 80023dc:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80023e0:	461a      	mov	r2, r3
 80023e2:	f646 63da 	movw	r3, #28378	@ 0x6eda
 80023e6:	fb02 f303 	mul.w	r3, r2, r3
 80023ea:	139b      	asrs	r3, r3, #14
 80023ec:	f9b7 2000 	ldrsh.w	r2, [r7]
 80023f0:	1a9b      	subs	r3, r3, r2
 80023f2:	105b      	asrs	r3, r3, #1
 80023f4:	617b      	str	r3, [r7, #20]
	Output.b 	= CLAMP_INT32_TO_INT16(x);
 80023f6:	697b      	ldr	r3, [r7, #20]
 80023f8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80023fc:	da08      	bge.n	8002410 <inverse_clark_transformation_q15+0x44>
 80023fe:	697b      	ldr	r3, [r7, #20]
 8002400:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 8002404:	db02      	blt.n	800240c <inverse_clark_transformation_q15+0x40>
 8002406:	697b      	ldr	r3, [r7, #20]
 8002408:	b21b      	sxth	r3, r3
 800240a:	e003      	b.n	8002414 <inverse_clark_transformation_q15+0x48>
 800240c:	4b18      	ldr	r3, [pc, #96]	@ (8002470 <inverse_clark_transformation_q15+0xa4>)
 800240e:	e001      	b.n	8002414 <inverse_clark_transformation_q15+0x48>
 8002410:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8002414:	81fb      	strh	r3, [r7, #14]

	x 			= -(((int32_t)v.alpha + ((SQRT3_Q14 * v.beta) >> 14)) >> 1);
 8002416:	f9b7 3000 	ldrsh.w	r3, [r7]
 800241a:	461a      	mov	r2, r3
 800241c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002420:	4619      	mov	r1, r3
 8002422:	f646 63da 	movw	r3, #28378	@ 0x6eda
 8002426:	fb01 f303 	mul.w	r3, r1, r3
 800242a:	139b      	asrs	r3, r3, #14
 800242c:	4413      	add	r3, r2
 800242e:	105b      	asrs	r3, r3, #1
 8002430:	425b      	negs	r3, r3
 8002432:	617b      	str	r3, [r7, #20]
	Output.c 	= CLAMP_INT32_TO_INT16(x);
 8002434:	697b      	ldr	r3, [r7, #20]
 8002436:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800243a:	da08      	bge.n	800244e <inverse_clark_transformation_q15+0x82>
 800243c:	697b      	ldr	r3, [r7, #20]
 800243e:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 8002442:	db02      	blt.n	800244a <inverse_clark_transformation_q15+0x7e>
 8002444:	697b      	ldr	r3, [r7, #20]
 8002446:	b21b      	sxth	r3, r3
 8002448:	e003      	b.n	8002452 <inverse_clark_transformation_q15+0x86>
 800244a:	4b09      	ldr	r3, [pc, #36]	@ (8002470 <inverse_clark_transformation_q15+0xa4>)
 800244c:	e001      	b.n	8002452 <inverse_clark_transformation_q15+0x86>
 800244e:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8002452:	823b      	strh	r3, [r7, #16]

	return (Output);
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	461a      	mov	r2, r3
 8002458:	f107 030c 	add.w	r3, r7, #12
 800245c:	6818      	ldr	r0, [r3, #0]
 800245e:	6010      	str	r0, [r2, #0]
 8002460:	889b      	ldrh	r3, [r3, #4]
 8002462:	8093      	strh	r3, [r2, #4]
}
 8002464:	6878      	ldr	r0, [r7, #4]
 8002466:	371c      	adds	r7, #28
 8002468:	46bd      	mov	sp, r7
 800246a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246e:	4770      	bx	lr
 8002470:	ffff8000 	.word	0xffff8000

08002474 <generate_openloop>:


void generate_openloop(int16_t speed_rpm, FOC_HandleTypeDef *pHandle){
 8002474:	b480      	push	{r7}
 8002476:	b085      	sub	sp, #20
 8002478:	af00      	add	r7, sp, #0
 800247a:	4603      	mov	r3, r0
 800247c:	6039      	str	r1, [r7, #0]
 800247e:	80fb      	strh	r3, [r7, #6]



	int32_t angle_count;
	uint32_t angle = pHandle->theta_openloop;
 8002480:	683b      	ldr	r3, [r7, #0]
 8002482:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8002486:	60fb      	str	r3, [r7, #12]

	angle_count = (int16_t)(speed_rpm * PMSM_POLEPAIR)/60;
 8002488:	88fb      	ldrh	r3, [r7, #6]
 800248a:	461a      	mov	r2, r3
 800248c:	00d2      	lsls	r2, r2, #3
 800248e:	1ad3      	subs	r3, r2, r3
 8002490:	b29b      	uxth	r3, r3
 8002492:	b21b      	sxth	r3, r3
 8002494:	4a18      	ldr	r2, [pc, #96]	@ (80024f8 <generate_openloop+0x84>)
 8002496:	fb82 1203 	smull	r1, r2, r2, r3
 800249a:	441a      	add	r2, r3
 800249c:	1152      	asrs	r2, r2, #5
 800249e:	17db      	asrs	r3, r3, #31
 80024a0:	1ad3      	subs	r3, r2, r3
 80024a2:	b21b      	sxth	r3, r3
 80024a4:	60bb      	str	r3, [r7, #8]
	angle_count = (angle_count << 16);
 80024a6:	68bb      	ldr	r3, [r7, #8]
 80024a8:	041b      	lsls	r3, r3, #16
 80024aa:	60bb      	str	r3, [r7, #8]
	angle_count = (angle_count / FOC_FREQUENCY);
 80024ac:	68bb      	ldr	r3, [r7, #8]
 80024ae:	4a13      	ldr	r2, [pc, #76]	@ (80024fc <generate_openloop+0x88>)
 80024b0:	fb82 1203 	smull	r1, r2, r2, r3
 80024b4:	1352      	asrs	r2, r2, #13
 80024b6:	17db      	asrs	r3, r3, #31
 80024b8:	1ad3      	subs	r3, r2, r3
 80024ba:	60bb      	str	r3, [r7, #8]
	angle = angle + CLAMP_INT32_TO_INT16((int32_t)angle_count);
 80024bc:	68bb      	ldr	r3, [r7, #8]
 80024be:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80024c2:	da08      	bge.n	80024d6 <generate_openloop+0x62>
 80024c4:	68bb      	ldr	r3, [r7, #8]
 80024c6:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 80024ca:	db02      	blt.n	80024d2 <generate_openloop+0x5e>
 80024cc:	68bb      	ldr	r3, [r7, #8]
 80024ce:	b21b      	sxth	r3, r3
 80024d0:	e003      	b.n	80024da <generate_openloop+0x66>
 80024d2:	4b0b      	ldr	r3, [pc, #44]	@ (8002500 <generate_openloop+0x8c>)
 80024d4:	e001      	b.n	80024da <generate_openloop+0x66>
 80024d6:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 80024da:	68fa      	ldr	r2, [r7, #12]
 80024dc:	4413      	add	r3, r2
 80024de:	60fb      	str	r3, [r7, #12]

	pHandle->theta_openloop = angle;
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	b29a      	uxth	r2, r3
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52


}
 80024ea:	bf00      	nop
 80024ec:	3714      	adds	r7, #20
 80024ee:	46bd      	mov	sp, r7
 80024f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f4:	4770      	bx	lr
 80024f6:	bf00      	nop
 80024f8:	88888889 	.word	0x88888889
 80024fc:	68db8bad 	.word	0x68db8bad
 8002500:	ffff8000 	.word	0xffff8000

08002504 <error_fct>:
 *
 * @note        This is a simple component-wise subtraction:
 *              \f$ error.d = ref.d - val.d \f$,
 *              \f$ error.q = ref.q - val.q \f$
 */
static dq_t error_fct(dq_t ref, dq_t val){
 8002504:	b480      	push	{r7}
 8002506:	b087      	sub	sp, #28
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
 800250c:	6039      	str	r1, [r7, #0]
	dq_t Output;
	int32_t x;
	x 			= (int32_t)ref.d - val.d;
 800250e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002512:	461a      	mov	r2, r3
 8002514:	f9b7 3000 	ldrsh.w	r3, [r7]
 8002518:	1ad3      	subs	r3, r2, r3
 800251a:	617b      	str	r3, [r7, #20]
	Output.d 	= CLAMP_INT32_TO_INT16(x);
 800251c:	697b      	ldr	r3, [r7, #20]
 800251e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002522:	da08      	bge.n	8002536 <error_fct+0x32>
 8002524:	697b      	ldr	r3, [r7, #20]
 8002526:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 800252a:	db02      	blt.n	8002532 <error_fct+0x2e>
 800252c:	697b      	ldr	r3, [r7, #20]
 800252e:	b21b      	sxth	r3, r3
 8002530:	e003      	b.n	800253a <error_fct+0x36>
 8002532:	4b15      	ldr	r3, [pc, #84]	@ (8002588 <error_fct+0x84>)
 8002534:	e001      	b.n	800253a <error_fct+0x36>
 8002536:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 800253a:	81bb      	strh	r3, [r7, #12]
	x 			= (int32_t)ref.q - val.q;
 800253c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002540:	461a      	mov	r2, r3
 8002542:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002546:	1ad3      	subs	r3, r2, r3
 8002548:	617b      	str	r3, [r7, #20]
	Output.q 	= CLAMP_INT32_TO_INT16(x);
 800254a:	697b      	ldr	r3, [r7, #20]
 800254c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002550:	da08      	bge.n	8002564 <error_fct+0x60>
 8002552:	697b      	ldr	r3, [r7, #20]
 8002554:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 8002558:	db02      	blt.n	8002560 <error_fct+0x5c>
 800255a:	697b      	ldr	r3, [r7, #20]
 800255c:	b21b      	sxth	r3, r3
 800255e:	e003      	b.n	8002568 <error_fct+0x64>
 8002560:	4b09      	ldr	r3, [pc, #36]	@ (8002588 <error_fct+0x84>)
 8002562:	e001      	b.n	8002568 <error_fct+0x64>
 8002564:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8002568:	81fb      	strh	r3, [r7, #14]

	return (Output);
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	613b      	str	r3, [r7, #16]
 800256e:	2300      	movs	r3, #0
 8002570:	8a3a      	ldrh	r2, [r7, #16]
 8002572:	f362 030f 	bfi	r3, r2, #0, #16
 8002576:	8a7a      	ldrh	r2, [r7, #18]
 8002578:	f362 431f 	bfi	r3, r2, #16, #16
}
 800257c:	4618      	mov	r0, r3
 800257e:	371c      	adds	r7, #28
 8002580:	46bd      	mov	sp, r7
 8002582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002586:	4770      	bx	lr
 8002588:	ffff8000 	.word	0xffff8000

0800258c <sort_int16>:


#define MEDIAN_WIN 8 // Fenstergre 3, anpassbar

// Hilfsfunktion zum Sortieren eines kleinen Arrays
static void sort_int16(int16_t *v, uint8_t len){
 800258c:	b480      	push	{r7}
 800258e:	b085      	sub	sp, #20
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
 8002594:	460b      	mov	r3, r1
 8002596:	70fb      	strb	r3, [r7, #3]
    for(uint8_t i=0; i<len-1; i++){
 8002598:	2300      	movs	r3, #0
 800259a:	73fb      	strb	r3, [r7, #15]
 800259c:	e032      	b.n	8002604 <sort_int16+0x78>
        for(uint8_t j=i+1; j<len; j++){
 800259e:	7bfb      	ldrb	r3, [r7, #15]
 80025a0:	3301      	adds	r3, #1
 80025a2:	73bb      	strb	r3, [r7, #14]
 80025a4:	e027      	b.n	80025f6 <sort_int16+0x6a>
            if(v[j]<v[i]){
 80025a6:	7bbb      	ldrb	r3, [r7, #14]
 80025a8:	005b      	lsls	r3, r3, #1
 80025aa:	687a      	ldr	r2, [r7, #4]
 80025ac:	4413      	add	r3, r2
 80025ae:	f9b3 2000 	ldrsh.w	r2, [r3]
 80025b2:	7bfb      	ldrb	r3, [r7, #15]
 80025b4:	005b      	lsls	r3, r3, #1
 80025b6:	6879      	ldr	r1, [r7, #4]
 80025b8:	440b      	add	r3, r1
 80025ba:	f9b3 3000 	ldrsh.w	r3, [r3]
 80025be:	429a      	cmp	r2, r3
 80025c0:	da16      	bge.n	80025f0 <sort_int16+0x64>
                int16_t tmp = v[i];
 80025c2:	7bfb      	ldrb	r3, [r7, #15]
 80025c4:	005b      	lsls	r3, r3, #1
 80025c6:	687a      	ldr	r2, [r7, #4]
 80025c8:	4413      	add	r3, r2
 80025ca:	881b      	ldrh	r3, [r3, #0]
 80025cc:	81bb      	strh	r3, [r7, #12]
                v[i] = v[j];
 80025ce:	7bbb      	ldrb	r3, [r7, #14]
 80025d0:	005b      	lsls	r3, r3, #1
 80025d2:	687a      	ldr	r2, [r7, #4]
 80025d4:	441a      	add	r2, r3
 80025d6:	7bfb      	ldrb	r3, [r7, #15]
 80025d8:	005b      	lsls	r3, r3, #1
 80025da:	6879      	ldr	r1, [r7, #4]
 80025dc:	440b      	add	r3, r1
 80025de:	f9b2 2000 	ldrsh.w	r2, [r2]
 80025e2:	801a      	strh	r2, [r3, #0]
                v[j] = tmp;
 80025e4:	7bbb      	ldrb	r3, [r7, #14]
 80025e6:	005b      	lsls	r3, r3, #1
 80025e8:	687a      	ldr	r2, [r7, #4]
 80025ea:	4413      	add	r3, r2
 80025ec:	89ba      	ldrh	r2, [r7, #12]
 80025ee:	801a      	strh	r2, [r3, #0]
        for(uint8_t j=i+1; j<len; j++){
 80025f0:	7bbb      	ldrb	r3, [r7, #14]
 80025f2:	3301      	adds	r3, #1
 80025f4:	73bb      	strb	r3, [r7, #14]
 80025f6:	7bba      	ldrb	r2, [r7, #14]
 80025f8:	78fb      	ldrb	r3, [r7, #3]
 80025fa:	429a      	cmp	r2, r3
 80025fc:	d3d3      	bcc.n	80025a6 <sort_int16+0x1a>
    for(uint8_t i=0; i<len-1; i++){
 80025fe:	7bfb      	ldrb	r3, [r7, #15]
 8002600:	3301      	adds	r3, #1
 8002602:	73fb      	strb	r3, [r7, #15]
 8002604:	7bfa      	ldrb	r2, [r7, #15]
 8002606:	78fb      	ldrb	r3, [r7, #3]
 8002608:	3b01      	subs	r3, #1
 800260a:	429a      	cmp	r2, r3
 800260c:	dbc7      	blt.n	800259e <sort_int16+0x12>
            }
        }
    }
}
 800260e:	bf00      	nop
 8002610:	bf00      	nop
 8002612:	3714      	adds	r7, #20
 8002614:	46bd      	mov	sp, r7
 8002616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261a:	4770      	bx	lr

0800261c <median_filter_d_t>:


static void median_filter_d_t(int16_t *data){
 800261c:	b580      	push	{r7, lr}
 800261e:	b088      	sub	sp, #32
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
    static int16_t buffer[2][MEDIAN_WIN] = {{0}};
    static uint8_t idx = 0;
    idx = (idx+1)%MEDIAN_WIN;
 8002624:	4b26      	ldr	r3, [pc, #152]	@ (80026c0 <median_filter_d_t+0xa4>)
 8002626:	781b      	ldrb	r3, [r3, #0]
 8002628:	3301      	adds	r3, #1
 800262a:	425a      	negs	r2, r3
 800262c:	f003 0307 	and.w	r3, r3, #7
 8002630:	f002 0207 	and.w	r2, r2, #7
 8002634:	bf58      	it	pl
 8002636:	4253      	negpl	r3, r2
 8002638:	b2da      	uxtb	r2, r3
 800263a:	4b21      	ldr	r3, [pc, #132]	@ (80026c0 <median_filter_d_t+0xa4>)
 800263c:	701a      	strb	r2, [r3, #0]

    for(uint8_t i=0; i<2; i++){
 800263e:	2300      	movs	r3, #0
 8002640:	77fb      	strb	r3, [r7, #31]
 8002642:	e034      	b.n	80026ae <median_filter_d_t+0x92>
        buffer[i][idx] = data[i]; // neuen Wert speichern
 8002644:	7ffb      	ldrb	r3, [r7, #31]
 8002646:	005b      	lsls	r3, r3, #1
 8002648:	687a      	ldr	r2, [r7, #4]
 800264a:	441a      	add	r2, r3
 800264c:	7ffb      	ldrb	r3, [r7, #31]
 800264e:	491c      	ldr	r1, [pc, #112]	@ (80026c0 <median_filter_d_t+0xa4>)
 8002650:	7809      	ldrb	r1, [r1, #0]
 8002652:	4608      	mov	r0, r1
 8002654:	f9b2 1000 	ldrsh.w	r1, [r2]
 8002658:	4a1a      	ldr	r2, [pc, #104]	@ (80026c4 <median_filter_d_t+0xa8>)
 800265a:	00db      	lsls	r3, r3, #3
 800265c:	4403      	add	r3, r0
 800265e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

        // Kopie frs Sortieren machen
        int16_t temp[MEDIAN_WIN];
        for(uint8_t k=0; k<MEDIAN_WIN; k++) temp[k]=buffer[i][k];
 8002662:	2300      	movs	r3, #0
 8002664:	77bb      	strb	r3, [r7, #30]
 8002666:	e00f      	b.n	8002688 <median_filter_d_t+0x6c>
 8002668:	7ff9      	ldrb	r1, [r7, #31]
 800266a:	7fba      	ldrb	r2, [r7, #30]
 800266c:	7fbb      	ldrb	r3, [r7, #30]
 800266e:	4815      	ldr	r0, [pc, #84]	@ (80026c4 <median_filter_d_t+0xa8>)
 8002670:	00c9      	lsls	r1, r1, #3
 8002672:	440a      	add	r2, r1
 8002674:	f930 2012 	ldrsh.w	r2, [r0, r2, lsl #1]
 8002678:	005b      	lsls	r3, r3, #1
 800267a:	3320      	adds	r3, #32
 800267c:	443b      	add	r3, r7
 800267e:	f823 2c14 	strh.w	r2, [r3, #-20]
 8002682:	7fbb      	ldrb	r3, [r7, #30]
 8002684:	3301      	adds	r3, #1
 8002686:	77bb      	strb	r3, [r7, #30]
 8002688:	7fbb      	ldrb	r3, [r7, #30]
 800268a:	2b07      	cmp	r3, #7
 800268c:	d9ec      	bls.n	8002668 <median_filter_d_t+0x4c>

        sort_int16(temp, MEDIAN_WIN);
 800268e:	f107 030c 	add.w	r3, r7, #12
 8002692:	2108      	movs	r1, #8
 8002694:	4618      	mov	r0, r3
 8002696:	f7ff ff79 	bl	800258c <sort_int16>

        // Median auswhlen und zurckschreiben
        data[i] = temp[MEDIAN_WIN/2];
 800269a:	7ffb      	ldrb	r3, [r7, #31]
 800269c:	005b      	lsls	r3, r3, #1
 800269e:	687a      	ldr	r2, [r7, #4]
 80026a0:	4413      	add	r3, r2
 80026a2:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 80026a6:	801a      	strh	r2, [r3, #0]
    for(uint8_t i=0; i<2; i++){
 80026a8:	7ffb      	ldrb	r3, [r7, #31]
 80026aa:	3301      	adds	r3, #1
 80026ac:	77fb      	strb	r3, [r7, #31]
 80026ae:	7ffb      	ldrb	r3, [r7, #31]
 80026b0:	2b01      	cmp	r3, #1
 80026b2:	d9c7      	bls.n	8002644 <median_filter_d_t+0x28>
    }
}
 80026b4:	bf00      	nop
 80026b6:	bf00      	nop
 80026b8:	3720      	adds	r7, #32
 80026ba:	46bd      	mov	sp, r7
 80026bc:	bd80      	pop	{r7, pc}
 80026be:	bf00      	nop
 80026c0:	20000184 	.word	0x20000184
 80026c4:	20000188 	.word	0x20000188

080026c8 <median_filter_q_t>:

static void median_filter_q_t(int16_t *data){
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b088      	sub	sp, #32
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
    static int16_t buffer[2][MEDIAN_WIN] = {{0}};
    static uint8_t idx = 0;
    idx = (idx+1)%MEDIAN_WIN;
 80026d0:	4b26      	ldr	r3, [pc, #152]	@ (800276c <median_filter_q_t+0xa4>)
 80026d2:	781b      	ldrb	r3, [r3, #0]
 80026d4:	3301      	adds	r3, #1
 80026d6:	425a      	negs	r2, r3
 80026d8:	f003 0307 	and.w	r3, r3, #7
 80026dc:	f002 0207 	and.w	r2, r2, #7
 80026e0:	bf58      	it	pl
 80026e2:	4253      	negpl	r3, r2
 80026e4:	b2da      	uxtb	r2, r3
 80026e6:	4b21      	ldr	r3, [pc, #132]	@ (800276c <median_filter_q_t+0xa4>)
 80026e8:	701a      	strb	r2, [r3, #0]

    for(uint8_t i=0; i<2; i++){
 80026ea:	2300      	movs	r3, #0
 80026ec:	77fb      	strb	r3, [r7, #31]
 80026ee:	e034      	b.n	800275a <median_filter_q_t+0x92>
        buffer[i][idx] = data[i]; // neuen Wert speichern
 80026f0:	7ffb      	ldrb	r3, [r7, #31]
 80026f2:	005b      	lsls	r3, r3, #1
 80026f4:	687a      	ldr	r2, [r7, #4]
 80026f6:	441a      	add	r2, r3
 80026f8:	7ffb      	ldrb	r3, [r7, #31]
 80026fa:	491c      	ldr	r1, [pc, #112]	@ (800276c <median_filter_q_t+0xa4>)
 80026fc:	7809      	ldrb	r1, [r1, #0]
 80026fe:	4608      	mov	r0, r1
 8002700:	f9b2 1000 	ldrsh.w	r1, [r2]
 8002704:	4a1a      	ldr	r2, [pc, #104]	@ (8002770 <median_filter_q_t+0xa8>)
 8002706:	00db      	lsls	r3, r3, #3
 8002708:	4403      	add	r3, r0
 800270a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

        // Kopie frs Sortieren machen
        int16_t temp[MEDIAN_WIN];
        for(uint8_t k=0; k<MEDIAN_WIN; k++) temp[k]=buffer[i][k];
 800270e:	2300      	movs	r3, #0
 8002710:	77bb      	strb	r3, [r7, #30]
 8002712:	e00f      	b.n	8002734 <median_filter_q_t+0x6c>
 8002714:	7ff9      	ldrb	r1, [r7, #31]
 8002716:	7fba      	ldrb	r2, [r7, #30]
 8002718:	7fbb      	ldrb	r3, [r7, #30]
 800271a:	4815      	ldr	r0, [pc, #84]	@ (8002770 <median_filter_q_t+0xa8>)
 800271c:	00c9      	lsls	r1, r1, #3
 800271e:	440a      	add	r2, r1
 8002720:	f930 2012 	ldrsh.w	r2, [r0, r2, lsl #1]
 8002724:	005b      	lsls	r3, r3, #1
 8002726:	3320      	adds	r3, #32
 8002728:	443b      	add	r3, r7
 800272a:	f823 2c14 	strh.w	r2, [r3, #-20]
 800272e:	7fbb      	ldrb	r3, [r7, #30]
 8002730:	3301      	adds	r3, #1
 8002732:	77bb      	strb	r3, [r7, #30]
 8002734:	7fbb      	ldrb	r3, [r7, #30]
 8002736:	2b07      	cmp	r3, #7
 8002738:	d9ec      	bls.n	8002714 <median_filter_q_t+0x4c>

        sort_int16(temp, MEDIAN_WIN);
 800273a:	f107 030c 	add.w	r3, r7, #12
 800273e:	2108      	movs	r1, #8
 8002740:	4618      	mov	r0, r3
 8002742:	f7ff ff23 	bl	800258c <sort_int16>

        // Median auswhlen und zurckschreiben
        data[i] = temp[MEDIAN_WIN/2];
 8002746:	7ffb      	ldrb	r3, [r7, #31]
 8002748:	005b      	lsls	r3, r3, #1
 800274a:	687a      	ldr	r2, [r7, #4]
 800274c:	4413      	add	r3, r2
 800274e:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8002752:	801a      	strh	r2, [r3, #0]
    for(uint8_t i=0; i<2; i++){
 8002754:	7ffb      	ldrb	r3, [r7, #31]
 8002756:	3301      	adds	r3, #1
 8002758:	77fb      	strb	r3, [r7, #31]
 800275a:	7ffb      	ldrb	r3, [r7, #31]
 800275c:	2b01      	cmp	r3, #1
 800275e:	d9c7      	bls.n	80026f0 <median_filter_q_t+0x28>
    }
}
 8002760:	bf00      	nop
 8002762:	bf00      	nop
 8002764:	3720      	adds	r7, #32
 8002766:	46bd      	mov	sp, r7
 8002768:	bd80      	pop	{r7, pc}
 800276a:	bf00      	nop
 800276c:	200001a8 	.word	0x200001a8
 8002770:	200001ac 	.word	0x200001ac

08002774 <init_math>:
int32_t IIR_LP_a_t, IIR_LP_speed_mem, IIR_LP_speed_a;
float IIR_LP_speed_a_f,IIR_LP_speed_mem_f;

uint8_t circle_flag = 0;

void init_math(void){
 8002774:	b480      	push	{r7}
 8002776:	af00      	add	r7, sp, #0
	IIR_LP.new.d = 0;
 8002778:	4b26      	ldr	r3, [pc, #152]	@ (8002814 <init_math+0xa0>)
 800277a:	f04f 0200 	mov.w	r2, #0
 800277e:	609a      	str	r2, [r3, #8]
	IIR_LP.new.q = 0;
 8002780:	4b24      	ldr	r3, [pc, #144]	@ (8002814 <init_math+0xa0>)
 8002782:	f04f 0200 	mov.w	r2, #0
 8002786:	60da      	str	r2, [r3, #12]
	IIR_LP.old.d = 0;
 8002788:	4b22      	ldr	r3, [pc, #136]	@ (8002814 <init_math+0xa0>)
 800278a:	f04f 0200 	mov.w	r2, #0
 800278e:	601a      	str	r2, [r3, #0]
	IIR_LP.old.q = 0;
 8002790:	4b20      	ldr	r3, [pc, #128]	@ (8002814 <init_math+0xa0>)
 8002792:	f04f 0200 	mov.w	r2, #0
 8002796:	605a      	str	r2, [r3, #4]

	IIR_LP_t.new.d = 0;
 8002798:	4b1f      	ldr	r3, [pc, #124]	@ (8002818 <init_math+0xa4>)
 800279a:	2200      	movs	r2, #0
 800279c:	609a      	str	r2, [r3, #8]
	IIR_LP_t.new.q = 0;
 800279e:	4b1e      	ldr	r3, [pc, #120]	@ (8002818 <init_math+0xa4>)
 80027a0:	2200      	movs	r2, #0
 80027a2:	60da      	str	r2, [r3, #12]
	IIR_LP_t.old.d = 0;
 80027a4:	4b1c      	ldr	r3, [pc, #112]	@ (8002818 <init_math+0xa4>)
 80027a6:	2200      	movs	r2, #0
 80027a8:	601a      	str	r2, [r3, #0]
	IIR_LP_t.old.q = 0;
 80027aa:	4b1b      	ldr	r3, [pc, #108]	@ (8002818 <init_math+0xa4>)
 80027ac:	2200      	movs	r2, #0
 80027ae:	605a      	str	r2, [r3, #4]

	IIR_vLP.new.alpha = 0;
 80027b0:	4b1a      	ldr	r3, [pc, #104]	@ (800281c <init_math+0xa8>)
 80027b2:	f04f 0200 	mov.w	r2, #0
 80027b6:	609a      	str	r2, [r3, #8]
	IIR_vLP.new.beta = 0;
 80027b8:	4b18      	ldr	r3, [pc, #96]	@ (800281c <init_math+0xa8>)
 80027ba:	f04f 0200 	mov.w	r2, #0
 80027be:	60da      	str	r2, [r3, #12]
	IIR_vLP.old.alpha = 0;
 80027c0:	4b16      	ldr	r3, [pc, #88]	@ (800281c <init_math+0xa8>)
 80027c2:	f04f 0200 	mov.w	r2, #0
 80027c6:	601a      	str	r2, [r3, #0]
	IIR_vLP.old.beta = 0;
 80027c8:	4b14      	ldr	r3, [pc, #80]	@ (800281c <init_math+0xa8>)
 80027ca:	f04f 0200 	mov.w	r2, #0
 80027ce:	605a      	str	r2, [r3, #4]

	IIR_sLP.new.alpha = 0;
 80027d0:	4b13      	ldr	r3, [pc, #76]	@ (8002820 <init_math+0xac>)
 80027d2:	f04f 0200 	mov.w	r2, #0
 80027d6:	609a      	str	r2, [r3, #8]
	IIR_sLP.new.beta = 0;
 80027d8:	4b11      	ldr	r3, [pc, #68]	@ (8002820 <init_math+0xac>)
 80027da:	f04f 0200 	mov.w	r2, #0
 80027de:	60da      	str	r2, [r3, #12]
	IIR_sLP.old.alpha = 0;
 80027e0:	4b0f      	ldr	r3, [pc, #60]	@ (8002820 <init_math+0xac>)
 80027e2:	f04f 0200 	mov.w	r2, #0
 80027e6:	601a      	str	r2, [r3, #0]
	IIR_sLP.old.beta = 0;
 80027e8:	4b0d      	ldr	r3, [pc, #52]	@ (8002820 <init_math+0xac>)
 80027ea:	f04f 0200 	mov.w	r2, #0
 80027ee:	605a      	str	r2, [r3, #4]

	memory_iq = 0.0;
 80027f0:	4b0c      	ldr	r3, [pc, #48]	@ (8002824 <init_math+0xb0>)
 80027f2:	f04f 0200 	mov.w	r2, #0
 80027f6:	601a      	str	r2, [r3, #0]

	IIR_LP_a_t = 0;
 80027f8:	4b0b      	ldr	r3, [pc, #44]	@ (8002828 <init_math+0xb4>)
 80027fa:	2200      	movs	r2, #0
 80027fc:	601a      	str	r2, [r3, #0]
	IIR_LP_speed_a = 112;
 80027fe:	4b0b      	ldr	r3, [pc, #44]	@ (800282c <init_math+0xb8>)
 8002800:	2270      	movs	r2, #112	@ 0x70
 8002802:	601a      	str	r2, [r3, #0]
	IIR_LP_speed_a_f = 0.112f;
 8002804:	4b0a      	ldr	r3, [pc, #40]	@ (8002830 <init_math+0xbc>)
 8002806:	4a0b      	ldr	r2, [pc, #44]	@ (8002834 <init_math+0xc0>)
 8002808:	601a      	str	r2, [r3, #0]
}
 800280a:	bf00      	nop
 800280c:	46bd      	mov	sp, r7
 800280e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002812:	4770      	bx	lr
 8002814:	200001cc 	.word	0x200001cc
 8002818:	200001dc 	.word	0x200001dc
 800281c:	200001ec 	.word	0x200001ec
 8002820:	200001fc 	.word	0x200001fc
 8002824:	2000020c 	.word	0x2000020c
 8002828:	20000210 	.word	0x20000210
 800282c:	20000214 	.word	0x20000214
 8002830:	20000218 	.word	0x20000218
 8002834:	3de56042 	.word	0x3de56042

08002838 <sin_t>:
/*
 * Sin function:
 * 		Input: theta in int16_t
 * 		Output: sin in int16_t
 */
int16_t sin_t(int16_t y){
 8002838:	b480      	push	{r7}
 800283a:	b085      	sub	sp, #20
 800283c:	af00      	add	r7, sp, #0
 800283e:	4603      	mov	r3, r0
 8002840:	80fb      	strh	r3, [r7, #6]
	int16_t Output;

	int32_t x_i = ((int32_t)(y * 2048)/ INT16_MAX_VALUE);
 8002842:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002846:	02db      	lsls	r3, r3, #11
 8002848:	4a1f      	ldr	r2, [pc, #124]	@ (80028c8 <sin_t+0x90>)
 800284a:	fb82 1203 	smull	r1, r2, r2, r3
 800284e:	441a      	add	r2, r3
 8002850:	1392      	asrs	r2, r2, #14
 8002852:	17db      	asrs	r3, r3, #31
 8002854:	1ad3      	subs	r3, r2, r3
 8002856:	60bb      	str	r3, [r7, #8]

	if(x_i < 0){
 8002858:	68bb      	ldr	r3, [r7, #8]
 800285a:	2b00      	cmp	r3, #0
 800285c:	da1a      	bge.n	8002894 <sin_t+0x5c>
		x_i = x_i * (-1);
 800285e:	68bb      	ldr	r3, [r7, #8]
 8002860:	425b      	negs	r3, r3
 8002862:	60bb      	str	r3, [r7, #8]
		if(x_i > 1024){
 8002864:	68bb      	ldr	r3, [r7, #8]
 8002866:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800286a:	dd0a      	ble.n	8002882 <sin_t+0x4a>
			Output = -sineLookupTable90[(2048 - x_i)];
 800286c:	68bb      	ldr	r3, [r7, #8]
 800286e:	f5c3 6300 	rsb	r3, r3, #2048	@ 0x800
 8002872:	4a16      	ldr	r2, [pc, #88]	@ (80028cc <sin_t+0x94>)
 8002874:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8002878:	b29b      	uxth	r3, r3
 800287a:	425b      	negs	r3, r3
 800287c:	b29b      	uxth	r3, r3
 800287e:	81fb      	strh	r3, [r7, #14]
 8002880:	e019      	b.n	80028b6 <sin_t+0x7e>
		}else{
			Output = -sineLookupTable90[x_i];
 8002882:	4a12      	ldr	r2, [pc, #72]	@ (80028cc <sin_t+0x94>)
 8002884:	68bb      	ldr	r3, [r7, #8]
 8002886:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 800288a:	b29b      	uxth	r3, r3
 800288c:	425b      	negs	r3, r3
 800288e:	b29b      	uxth	r3, r3
 8002890:	81fb      	strh	r3, [r7, #14]
 8002892:	e010      	b.n	80028b6 <sin_t+0x7e>
		}
	}else{
		if(x_i > 1024){
 8002894:	68bb      	ldr	r3, [r7, #8]
 8002896:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800289a:	dd07      	ble.n	80028ac <sin_t+0x74>
			Output = sineLookupTable90[(2048 - x_i)];
 800289c:	68bb      	ldr	r3, [r7, #8]
 800289e:	f5c3 6300 	rsb	r3, r3, #2048	@ 0x800
 80028a2:	4a0a      	ldr	r2, [pc, #40]	@ (80028cc <sin_t+0x94>)
 80028a4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80028a8:	81fb      	strh	r3, [r7, #14]
 80028aa:	e004      	b.n	80028b6 <sin_t+0x7e>
		}else{
			Output = sineLookupTable90[x_i];
 80028ac:	4a07      	ldr	r2, [pc, #28]	@ (80028cc <sin_t+0x94>)
 80028ae:	68bb      	ldr	r3, [r7, #8]
 80028b0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80028b4:	81fb      	strh	r3, [r7, #14]
		}

	}

	return Output;
 80028b6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 80028ba:	4618      	mov	r0, r3
 80028bc:	3714      	adds	r7, #20
 80028be:	46bd      	mov	sp, r7
 80028c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c4:	4770      	bx	lr
 80028c6:	bf00      	nop
 80028c8:	80010003 	.word	0x80010003
 80028cc:	0800dc78 	.word	0x0800dc78

080028d0 <cos_t>:

int16_t cos_t(int16_t y){
 80028d0:	b580      	push	{r7, lr}
 80028d2:	b082      	sub	sp, #8
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	4603      	mov	r3, r0
 80028d8:	80fb      	strh	r3, [r7, #6]
	return sin_t(y + INT16_HALF_VALUE);
 80028da:	88fb      	ldrh	r3, [r7, #6]
 80028dc:	f503 537f 	add.w	r3, r3, #16320	@ 0x3fc0
 80028e0:	333f      	adds	r3, #63	@ 0x3f
 80028e2:	b29b      	uxth	r3, r3
 80028e4:	b21b      	sxth	r3, r3
 80028e6:	4618      	mov	r0, r3
 80028e8:	f7ff ffa6 	bl	8002838 <sin_t>
 80028ec:	4603      	mov	r3, r0
}
 80028ee:	4618      	mov	r0, r3
 80028f0:	3708      	adds	r7, #8
 80028f2:	46bd      	mov	sp, r7
 80028f4:	bd80      	pop	{r7, pc}

080028f6 <sqrt_fast_uint>:
	Output = u/v;

	return Output;
}

uint32_t sqrt_fast_uint(uint32_t n) {
 80028f6:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 80028fa:	b085      	sub	sp, #20
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
    if (n == 0) return 0;
 8002900:	6879      	ldr	r1, [r7, #4]
 8002902:	2900      	cmp	r1, #0
 8002904:	d101      	bne.n	800290a <sqrt_fast_uint+0x14>
 8002906:	2300      	movs	r3, #0
 8002908:	e042      	b.n	8002990 <sqrt_fast_uint+0x9a>

    uint8_t b = 31 - __builtin_clz(n);
 800290a:	6879      	ldr	r1, [r7, #4]
 800290c:	fab1 f181 	clz	r1, r1
 8002910:	b2c9      	uxtb	r1, r1
 8002912:	f1c1 011f 	rsb	r1, r1, #31
 8002916:	72f9      	strb	r1, [r7, #11]
    uint32_t x = 1 << (b >> 1); // Initial guess: 2^(b/2)
 8002918:	7af9      	ldrb	r1, [r7, #11]
 800291a:	0849      	lsrs	r1, r1, #1
 800291c:	b2c9      	uxtb	r1, r1
 800291e:	4608      	mov	r0, r1
 8002920:	2101      	movs	r1, #1
 8002922:	4081      	lsls	r1, r0
 8002924:	60f9      	str	r1, [r7, #12]

    x = (x + n / x) >> 1;
 8002926:	6878      	ldr	r0, [r7, #4]
 8002928:	68f9      	ldr	r1, [r7, #12]
 800292a:	fbb0 f0f1 	udiv	r0, r0, r1
 800292e:	68f9      	ldr	r1, [r7, #12]
 8002930:	4401      	add	r1, r0
 8002932:	0849      	lsrs	r1, r1, #1
 8002934:	60f9      	str	r1, [r7, #12]
    x = (x + n / x) >> 1;
 8002936:	6878      	ldr	r0, [r7, #4]
 8002938:	68f9      	ldr	r1, [r7, #12]
 800293a:	fbb0 f0f1 	udiv	r0, r0, r1
 800293e:	68f9      	ldr	r1, [r7, #12]
 8002940:	4401      	add	r1, r0
 8002942:	0849      	lsrs	r1, r1, #1
 8002944:	60f9      	str	r1, [r7, #12]
    x = (x + n / x) >> 1;
 8002946:	6878      	ldr	r0, [r7, #4]
 8002948:	68f9      	ldr	r1, [r7, #12]
 800294a:	fbb0 f0f1 	udiv	r0, r0, r1
 800294e:	68f9      	ldr	r1, [r7, #12]
 8002950:	4401      	add	r1, r0
 8002952:	0849      	lsrs	r1, r1, #1
 8002954:	60f9      	str	r1, [r7, #12]

    if ((uint64_t)x * x > n) x--;
 8002956:	68f9      	ldr	r1, [r7, #12]
 8002958:	2000      	movs	r0, #0
 800295a:	4688      	mov	r8, r1
 800295c:	4681      	mov	r9, r0
 800295e:	68f9      	ldr	r1, [r7, #12]
 8002960:	2000      	movs	r0, #0
 8002962:	460c      	mov	r4, r1
 8002964:	4605      	mov	r5, r0
 8002966:	fb04 f009 	mul.w	r0, r4, r9
 800296a:	fb08 f105 	mul.w	r1, r8, r5
 800296e:	4401      	add	r1, r0
 8002970:	fba8 2304 	umull	r2, r3, r8, r4
 8002974:	4419      	add	r1, r3
 8002976:	460b      	mov	r3, r1
 8002978:	6879      	ldr	r1, [r7, #4]
 800297a:	2000      	movs	r0, #0
 800297c:	468a      	mov	sl, r1
 800297e:	4683      	mov	fp, r0
 8002980:	4592      	cmp	sl, r2
 8002982:	eb7b 0303 	sbcs.w	r3, fp, r3
 8002986:	d202      	bcs.n	800298e <sqrt_fast_uint+0x98>
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	3b01      	subs	r3, #1
 800298c:	60fb      	str	r3, [r7, #12]

    return x;
 800298e:	68fb      	ldr	r3, [r7, #12]
}
 8002990:	4618      	mov	r0, r3
 8002992:	3714      	adds	r7, #20
 8002994:	46bd      	mov	sp, r7
 8002996:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 800299a:	4770      	bx	lr

0800299c <circle_limitation_Q15>:




dq_t circle_limitation_Q15(dq_t Vdq, const uint32_t max_output){
 800299c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80029a0:	b0a6      	sub	sp, #152	@ 0x98
 80029a2:	af00      	add	r7, sp, #0
 80029a4:	67f8      	str	r0, [r7, #124]	@ 0x7c
 80029a6:	67b9      	str	r1, [r7, #120]	@ 0x78
	dq_t Output;

	int32_t x = Vdq.d;
 80029a8:	f9b7 307c 	ldrsh.w	r3, [r7, #124]	@ 0x7c
 80029ac:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
	int32_t y = Vdq.q;
 80029b0:	f9b7 307e 	ldrsh.w	r3, [r7, #126]	@ 0x7e
 80029b4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

	uint32_t mag = (uint32_t)(x*x) + (uint32_t)(y*y);
 80029b8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80029bc:	fb03 f303 	mul.w	r3, r3, r3
 80029c0:	461a      	mov	r2, r3
 80029c2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80029c6:	fb03 f303 	mul.w	r3, r3, r3
 80029ca:	4413      	add	r3, r2
 80029cc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c

	mag = sqrt_fast_uint(mag);
 80029d0:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 80029d4:	f7ff ff8f 	bl	80028f6 <sqrt_fast_uint>
 80029d8:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c

	if(mag == 0){
 80029dc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d10a      	bne.n	80029fa <circle_limitation_Q15+0x5e>
		Output.d = 0;
 80029e4:	2300      	movs	r3, #0
 80029e6:	f8a7 3080 	strh.w	r3, [r7, #128]	@ 0x80
		Output.q = 0;
 80029ea:	2300      	movs	r3, #0
 80029ec:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
		return (Output);
 80029f0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80029f4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80029f8:	e138      	b.n	8002c6c <circle_limitation_Q15+0x2d0>
	}

	if (mag <= max_output) {
 80029fa:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 80029fe:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002a00:	429a      	cmp	r2, r3
 8002a02:	d80c      	bhi.n	8002a1e <circle_limitation_Q15+0x82>
		Output.d = Vdq.d;
 8002a04:	f9b7 307c 	ldrsh.w	r3, [r7, #124]	@ 0x7c
 8002a08:	f8a7 3080 	strh.w	r3, [r7, #128]	@ 0x80
		Output.q = Vdq.q;
 8002a0c:	f9b7 307e 	ldrsh.w	r3, [r7, #126]	@ 0x7e
 8002a10:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
		return Output;
 8002a14:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002a18:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002a1c:	e126      	b.n	8002c6c <circle_limitation_Q15+0x2d0>
	}

    // 2. Skalenfaktor vorbereiten in Q15: scale = 32767 / |v|
    // Wir rechnen: scale = (32767 << 15) / mag
    uint32_t scale_q15 = (max_output << 15) / mag;
 8002a1e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002a20:	03da      	lsls	r2, r3, #15
 8002a22:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002a26:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a2a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    // 3. norm[i] = (accel[i] * scale_q15) >> 15
    Output.d = CLAMP_INT32_TO_INT16((int32_t)(((int64_t)x * scale_q15) >> 15));
 8002a2e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002a32:	17da      	asrs	r2, r3, #31
 8002a34:	653b      	str	r3, [r7, #80]	@ 0x50
 8002a36:	657a      	str	r2, [r7, #84]	@ 0x54
 8002a38:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	469a      	mov	sl, r3
 8002a40:	4693      	mov	fp, r2
 8002a42:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 8002a46:	460b      	mov	r3, r1
 8002a48:	fb0a f203 	mul.w	r2, sl, r3
 8002a4c:	4603      	mov	r3, r0
 8002a4e:	fb03 f30b 	mul.w	r3, r3, fp
 8002a52:	4413      	add	r3, r2
 8002a54:	4602      	mov	r2, r0
 8002a56:	fba2 450a 	umull	r4, r5, r2, sl
 8002a5a:	442b      	add	r3, r5
 8002a5c:	461d      	mov	r5, r3
 8002a5e:	f04f 0200 	mov.w	r2, #0
 8002a62:	f04f 0300 	mov.w	r3, #0
 8002a66:	0be2      	lsrs	r2, r4, #15
 8002a68:	ea42 4245 	orr.w	r2, r2, r5, lsl #17
 8002a6c:	13eb      	asrs	r3, r5, #15
 8002a6e:	4613      	mov	r3, r2
 8002a70:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002a74:	da5b      	bge.n	8002b2e <circle_limitation_Q15+0x192>
 8002a76:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002a7a:	17da      	asrs	r2, r3, #31
 8002a7c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002a7e:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8002a80:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002a84:	2200      	movs	r2, #0
 8002a86:	643b      	str	r3, [r7, #64]	@ 0x40
 8002a88:	647a      	str	r2, [r7, #68]	@ 0x44
 8002a8a:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 8002a8e:	462b      	mov	r3, r5
 8002a90:	e9d7 ab10 	ldrd	sl, fp, [r7, #64]	@ 0x40
 8002a94:	4652      	mov	r2, sl
 8002a96:	fb02 f203 	mul.w	r2, r2, r3
 8002a9a:	465b      	mov	r3, fp
 8002a9c:	4621      	mov	r1, r4
 8002a9e:	fb01 f303 	mul.w	r3, r1, r3
 8002aa2:	4413      	add	r3, r2
 8002aa4:	4622      	mov	r2, r4
 8002aa6:	4651      	mov	r1, sl
 8002aa8:	fba2 8901 	umull	r8, r9, r2, r1
 8002aac:	444b      	add	r3, r9
 8002aae:	4699      	mov	r9, r3
 8002ab0:	f04f 0200 	mov.w	r2, #0
 8002ab4:	f04f 0300 	mov.w	r3, #0
 8002ab8:	ea4f 32d8 	mov.w	r2, r8, lsr #15
 8002abc:	ea42 4249 	orr.w	r2, r2, r9, lsl #17
 8002ac0:	ea4f 33e9 	mov.w	r3, r9, asr #15
 8002ac4:	4613      	mov	r3, r2
 8002ac6:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 8002aca:	db2e      	blt.n	8002b2a <circle_limitation_Q15+0x18e>
 8002acc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002ad0:	17da      	asrs	r2, r3, #31
 8002ad2:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002ad4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002ad6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002ada:	2200      	movs	r2, #0
 8002adc:	633b      	str	r3, [r7, #48]	@ 0x30
 8002ade:	637a      	str	r2, [r7, #52]	@ 0x34
 8002ae0:	e9d7 450e 	ldrd	r4, r5, [r7, #56]	@ 0x38
 8002ae4:	462b      	mov	r3, r5
 8002ae6:	e9d7 890c 	ldrd	r8, r9, [r7, #48]	@ 0x30
 8002aea:	4642      	mov	r2, r8
 8002aec:	fb02 f203 	mul.w	r2, r2, r3
 8002af0:	464b      	mov	r3, r9
 8002af2:	4621      	mov	r1, r4
 8002af4:	fb01 f303 	mul.w	r3, r1, r3
 8002af8:	4413      	add	r3, r2
 8002afa:	4622      	mov	r2, r4
 8002afc:	4641      	mov	r1, r8
 8002afe:	fba2 2101 	umull	r2, r1, r2, r1
 8002b02:	6779      	str	r1, [r7, #116]	@ 0x74
 8002b04:	673a      	str	r2, [r7, #112]	@ 0x70
 8002b06:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8002b08:	4413      	add	r3, r2
 8002b0a:	677b      	str	r3, [r7, #116]	@ 0x74
 8002b0c:	f04f 0200 	mov.w	r2, #0
 8002b10:	f04f 0300 	mov.w	r3, #0
 8002b14:	e9d7 451c 	ldrd	r4, r5, [r7, #112]	@ 0x70
 8002b18:	4621      	mov	r1, r4
 8002b1a:	0bca      	lsrs	r2, r1, #15
 8002b1c:	4629      	mov	r1, r5
 8002b1e:	ea42 4241 	orr.w	r2, r2, r1, lsl #17
 8002b22:	4629      	mov	r1, r5
 8002b24:	13cb      	asrs	r3, r1, #15
 8002b26:	b213      	sxth	r3, r2
 8002b28:	e003      	b.n	8002b32 <circle_limitation_Q15+0x196>
 8002b2a:	4b57      	ldr	r3, [pc, #348]	@ (8002c88 <circle_limitation_Q15+0x2ec>)
 8002b2c:	e001      	b.n	8002b32 <circle_limitation_Q15+0x196>
 8002b2e:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8002b32:	f8a7 3080 	strh.w	r3, [r7, #128]	@ 0x80
    Output.q = CLAMP_INT32_TO_INT16((int32_t)(((int64_t)y * scale_q15) >> 15));
 8002b36:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002b3a:	17da      	asrs	r2, r3, #31
 8002b3c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002b3e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002b40:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002b44:	2200      	movs	r2, #0
 8002b46:	623b      	str	r3, [r7, #32]
 8002b48:	627a      	str	r2, [r7, #36]	@ 0x24
 8002b4a:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	@ 0x28
 8002b4e:	462b      	mov	r3, r5
 8002b50:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002b54:	4642      	mov	r2, r8
 8002b56:	fb02 f203 	mul.w	r2, r2, r3
 8002b5a:	464b      	mov	r3, r9
 8002b5c:	4621      	mov	r1, r4
 8002b5e:	fb01 f303 	mul.w	r3, r1, r3
 8002b62:	4413      	add	r3, r2
 8002b64:	4622      	mov	r2, r4
 8002b66:	4641      	mov	r1, r8
 8002b68:	fba2 2101 	umull	r2, r1, r2, r1
 8002b6c:	66f9      	str	r1, [r7, #108]	@ 0x6c
 8002b6e:	66ba      	str	r2, [r7, #104]	@ 0x68
 8002b70:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002b72:	4413      	add	r3, r2
 8002b74:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002b76:	f04f 0200 	mov.w	r2, #0
 8002b7a:	f04f 0300 	mov.w	r3, #0
 8002b7e:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	@ 0x68
 8002b82:	4621      	mov	r1, r4
 8002b84:	0bca      	lsrs	r2, r1, #15
 8002b86:	4629      	mov	r1, r5
 8002b88:	ea42 4241 	orr.w	r2, r2, r1, lsl #17
 8002b8c:	4629      	mov	r1, r5
 8002b8e:	13cb      	asrs	r3, r1, #15
 8002b90:	4613      	mov	r3, r2
 8002b92:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002b96:	da61      	bge.n	8002c5c <circle_limitation_Q15+0x2c0>
 8002b98:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002b9c:	17da      	asrs	r2, r3, #31
 8002b9e:	61bb      	str	r3, [r7, #24]
 8002ba0:	61fa      	str	r2, [r7, #28]
 8002ba2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	613b      	str	r3, [r7, #16]
 8002baa:	617a      	str	r2, [r7, #20]
 8002bac:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 8002bb0:	462b      	mov	r3, r5
 8002bb2:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8002bb6:	4642      	mov	r2, r8
 8002bb8:	fb02 f203 	mul.w	r2, r2, r3
 8002bbc:	464b      	mov	r3, r9
 8002bbe:	4621      	mov	r1, r4
 8002bc0:	fb01 f303 	mul.w	r3, r1, r3
 8002bc4:	4413      	add	r3, r2
 8002bc6:	4622      	mov	r2, r4
 8002bc8:	4641      	mov	r1, r8
 8002bca:	fba2 2101 	umull	r2, r1, r2, r1
 8002bce:	6679      	str	r1, [r7, #100]	@ 0x64
 8002bd0:	663a      	str	r2, [r7, #96]	@ 0x60
 8002bd2:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8002bd4:	4413      	add	r3, r2
 8002bd6:	667b      	str	r3, [r7, #100]	@ 0x64
 8002bd8:	f04f 0200 	mov.w	r2, #0
 8002bdc:	f04f 0300 	mov.w	r3, #0
 8002be0:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8002be4:	4621      	mov	r1, r4
 8002be6:	0bca      	lsrs	r2, r1, #15
 8002be8:	4629      	mov	r1, r5
 8002bea:	ea42 4241 	orr.w	r2, r2, r1, lsl #17
 8002bee:	4629      	mov	r1, r5
 8002bf0:	13cb      	asrs	r3, r1, #15
 8002bf2:	4613      	mov	r3, r2
 8002bf4:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 8002bf8:	db2e      	blt.n	8002c58 <circle_limitation_Q15+0x2bc>
 8002bfa:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002bfe:	17da      	asrs	r2, r3, #31
 8002c00:	60bb      	str	r3, [r7, #8]
 8002c02:	60fa      	str	r2, [r7, #12]
 8002c04:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002c08:	2200      	movs	r2, #0
 8002c0a:	603b      	str	r3, [r7, #0]
 8002c0c:	607a      	str	r2, [r7, #4]
 8002c0e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002c12:	462b      	mov	r3, r5
 8002c14:	e9d7 8900 	ldrd	r8, r9, [r7]
 8002c18:	4642      	mov	r2, r8
 8002c1a:	fb02 f203 	mul.w	r2, r2, r3
 8002c1e:	464b      	mov	r3, r9
 8002c20:	4621      	mov	r1, r4
 8002c22:	fb01 f303 	mul.w	r3, r1, r3
 8002c26:	4413      	add	r3, r2
 8002c28:	4622      	mov	r2, r4
 8002c2a:	4641      	mov	r1, r8
 8002c2c:	fba2 2101 	umull	r2, r1, r2, r1
 8002c30:	65f9      	str	r1, [r7, #92]	@ 0x5c
 8002c32:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002c34:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8002c36:	4413      	add	r3, r2
 8002c38:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002c3a:	f04f 0200 	mov.w	r2, #0
 8002c3e:	f04f 0300 	mov.w	r3, #0
 8002c42:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	@ 0x58
 8002c46:	4621      	mov	r1, r4
 8002c48:	0bca      	lsrs	r2, r1, #15
 8002c4a:	4629      	mov	r1, r5
 8002c4c:	ea42 4241 	orr.w	r2, r2, r1, lsl #17
 8002c50:	4629      	mov	r1, r5
 8002c52:	13cb      	asrs	r3, r1, #15
 8002c54:	b213      	sxth	r3, r2
 8002c56:	e003      	b.n	8002c60 <circle_limitation_Q15+0x2c4>
 8002c58:	4b0b      	ldr	r3, [pc, #44]	@ (8002c88 <circle_limitation_Q15+0x2ec>)
 8002c5a:	e001      	b.n	8002c60 <circle_limitation_Q15+0x2c4>
 8002c5c:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8002c60:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82

    return (Output);
 8002c64:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002c68:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
}
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	f8b7 2084 	ldrh.w	r2, [r7, #132]	@ 0x84
 8002c72:	f362 030f 	bfi	r3, r2, #0, #16
 8002c76:	f8b7 2086 	ldrh.w	r2, [r7, #134]	@ 0x86
 8002c7a:	f362 431f 	bfi	r3, r2, #16, #16
 8002c7e:	4618      	mov	r0, r3
 8002c80:	3798      	adds	r7, #152	@ 0x98
 8002c82:	46bd      	mov	sp, r7
 8002c84:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002c88:	ffff8000 	.word	0xffff8000

08002c8c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b082      	sub	sp, #8
 8002c90:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002c92:	f002 fa50 	bl	8005136 <HAL_Init>
//  __HAL_ADC_ENABLE_IT(&hadc1, ADC_IT_EOSMP);
//  __HAL_ADC_ENABLE_IT(&hadc2, ADC_IT_EOSMP);
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002c96:	f000 f8cf 	bl	8002e38 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002c9a:	f000 fde3 	bl	8003864 <MX_GPIO_Init>
  MX_DMA_Init();
 8002c9e:	f000 fd9b 	bl	80037d8 <MX_DMA_Init>
  MX_ADC1_Init();
 8002ca2:	f000 f913 	bl	8002ecc <MX_ADC1_Init>
  MX_ADC2_Init();
 8002ca6:	f000 f995 	bl	8002fd4 <MX_ADC2_Init>
  MX_OPAMP1_Init();
 8002caa:	f000 fb1b 	bl	80032e4 <MX_OPAMP1_Init>
  MX_OPAMP2_Init();
 8002cae:	f000 fb47 	bl	8003340 <MX_OPAMP2_Init>
  MX_OPAMP3_Init();
 8002cb2:	f000 fb73 	bl	800339c <MX_OPAMP3_Init>
  MX_TIM1_Init();
 8002cb6:	f000 fb9f 	bl	80033f8 <MX_TIM1_Init>
  MX_USART2_UART_Init();
 8002cba:	f000 fd3f 	bl	800373c <MX_USART2_UART_Init>
  MX_TIM4_Init();
 8002cbe:	f000 fce7 	bl	8003690 <MX_TIM4_Init>
  MX_COMP1_Init();
 8002cc2:	f000 fa1f 	bl	8003104 <MX_COMP1_Init>
  MX_DAC3_Init();
 8002cc6:	f000 fad3 	bl	8003270 <MX_DAC3_Init>
  MX_DAC1_Init();
 8002cca:	f000 fa8d 	bl	80031e8 <MX_DAC1_Init>
  MX_COMP2_Init();
 8002cce:	f000 fa3f 	bl	8003150 <MX_COMP2_Init>
  MX_COMP4_Init();
 8002cd2:	f000 fa63 	bl	800319c <MX_COMP4_Init>
  MX_TIM2_Init();
 8002cd6:	f000 fc67 	bl	80035a8 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  // first, lets wait. Be respectful, let others take the lead (depends on the motor number)
  uint16_t wait = 1500 * (MOTOR_NUMBER - 1);
 8002cda:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 8002cde:	80fb      	strh	r3, [r7, #6]
  HAL_Delay(wait);
 8002ce0:	88fb      	ldrh	r3, [r7, #6]
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	f002 fa98 	bl	8005218 <HAL_Delay>

//  Calibrate ADC for better accuracy
  HAL_ADCEx_Calibration_Start(&hadc1,ADC_SINGLE_ENDED);
 8002ce8:	217f      	movs	r1, #127	@ 0x7f
 8002cea:	4846      	ldr	r0, [pc, #280]	@ (8002e04 <main+0x178>)
 8002cec:	f004 f89a 	bl	8006e24 <HAL_ADCEx_Calibration_Start>
  HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED);
 8002cf0:	217f      	movs	r1, #127	@ 0x7f
 8002cf2:	4845      	ldr	r0, [pc, #276]	@ (8002e08 <main+0x17c>)
 8002cf4:	f004 f896 	bl	8006e24 <HAL_ADCEx_Calibration_Start>


//  Start ADC1 & ADC2 in Injected Mode (= Triggerd by external sources (TIM1))
  if (HAL_ADCEx_InjectedStart_IT(&hadc1) != HAL_OK) {
 8002cf8:	4842      	ldr	r0, [pc, #264]	@ (8002e04 <main+0x178>)
 8002cfa:	f004 f8f5 	bl	8006ee8 <HAL_ADCEx_InjectedStart_IT>
 8002cfe:	4603      	mov	r3, r0
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d001      	beq.n	8002d08 <main+0x7c>
      Error_Handler();
 8002d04:	f000 fe1e 	bl	8003944 <Error_Handler>
  }
  if (HAL_ADCEx_InjectedStart_IT(&hadc2) != HAL_OK) {
 8002d08:	483f      	ldr	r0, [pc, #252]	@ (8002e08 <main+0x17c>)
 8002d0a:	f004 f8ed 	bl	8006ee8 <HAL_ADCEx_InjectedStart_IT>
 8002d0e:	4603      	mov	r3, r0
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d001      	beq.n	8002d18 <main+0x8c>
      Error_Handler();
 8002d14:	f000 fe16 	bl	8003944 <Error_Handler>
  }

// Start DAC for OC protection
  HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 2000);
 8002d18:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	2100      	movs	r1, #0
 8002d20:	483a      	ldr	r0, [pc, #232]	@ (8002e0c <main+0x180>)
 8002d22:	f005 fbd1 	bl	80084c8 <HAL_DAC_SetValue>
  HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, 2000);
 8002d26:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	2110      	movs	r1, #16
 8002d2e:	4837      	ldr	r0, [pc, #220]	@ (8002e0c <main+0x180>)
 8002d30:	f005 fbca 	bl	80084c8 <HAL_DAC_SetValue>
  HAL_DAC_SetValue(&hdac3, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 2000);
 8002d34:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8002d38:	2200      	movs	r2, #0
 8002d3a:	2100      	movs	r1, #0
 8002d3c:	4834      	ldr	r0, [pc, #208]	@ (8002e10 <main+0x184>)
 8002d3e:	f005 fbc3 	bl	80084c8 <HAL_DAC_SetValue>
  HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 8002d42:	2100      	movs	r1, #0
 8002d44:	4831      	ldr	r0, [pc, #196]	@ (8002e0c <main+0x180>)
 8002d46:	f005 fafd 	bl	8008344 <HAL_DAC_Start>
  HAL_DAC_Start(&hdac1, DAC_CHANNEL_2);
 8002d4a:	2110      	movs	r1, #16
 8002d4c:	482f      	ldr	r0, [pc, #188]	@ (8002e0c <main+0x180>)
 8002d4e:	f005 faf9 	bl	8008344 <HAL_DAC_Start>
  HAL_DAC_Start(&hdac3, DAC_CHANNEL_1);
 8002d52:	2100      	movs	r1, #0
 8002d54:	482e      	ldr	r0, [pc, #184]	@ (8002e10 <main+0x184>)
 8002d56:	f005 faf5 	bl	8008344 <HAL_DAC_Start>


//  Start TIM2 (not important) [delete]
  if (HAL_TIM_Base_Start(&htim2) != HAL_OK)
 8002d5a:	482e      	ldr	r0, [pc, #184]	@ (8002e14 <main+0x188>)
 8002d5c:	f007 fbcc 	bl	800a4f8 <HAL_TIM_Base_Start>
 8002d60:	4603      	mov	r3, r0
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d001      	beq.n	8002d6a <main+0xde>
  {
    /* Starting Error */
    Error_Handler();
 8002d66:	f000 fded 	bl	8003944 <Error_Handler>
  }

//  Start TIM1
  if (HAL_TIM_Base_Start_IT(&htim1) != HAL_OK)
 8002d6a:	482b      	ldr	r0, [pc, #172]	@ (8002e18 <main+0x18c>)
 8002d6c:	f007 fc26 	bl	800a5bc <HAL_TIM_Base_Start_IT>
 8002d70:	4603      	mov	r3, r0
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d001      	beq.n	8002d7a <main+0xee>
  {
    /* Starting Error */
    Error_Handler();
 8002d76:	f000 fde5 	bl	8003944 <Error_Handler>
  }
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8002d7a:	2100      	movs	r1, #0
 8002d7c:	4826      	ldr	r0, [pc, #152]	@ (8002e18 <main+0x18c>)
 8002d7e:	f007 fde9 	bl	800a954 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8002d82:	2104      	movs	r1, #4
 8002d84:	4824      	ldr	r0, [pc, #144]	@ (8002e18 <main+0x18c>)
 8002d86:	f007 fde5 	bl	800a954 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8002d8a:	2108      	movs	r1, #8
 8002d8c:	4822      	ldr	r0, [pc, #136]	@ (8002e18 <main+0x18c>)
 8002d8e:	f007 fde1 	bl	800a954 <HAL_TIM_PWM_Start>

  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 8002d92:	2100      	movs	r1, #0
 8002d94:	4820      	ldr	r0, [pc, #128]	@ (8002e18 <main+0x18c>)
 8002d96:	f008 fff5 	bl	800bd84 <HAL_TIMEx_PWMN_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 8002d9a:	2104      	movs	r1, #4
 8002d9c:	481e      	ldr	r0, [pc, #120]	@ (8002e18 <main+0x18c>)
 8002d9e:	f008 fff1 	bl	800bd84 <HAL_TIMEx_PWMN_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
 8002da2:	2108      	movs	r1, #8
 8002da4:	481c      	ldr	r0, [pc, #112]	@ (8002e18 <main+0x18c>)
 8002da6:	f008 ffed 	bl	800bd84 <HAL_TIMEx_PWMN_Start>


// Start Encoder
  HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 8002daa:	213c      	movs	r1, #60	@ 0x3c
 8002dac:	481b      	ldr	r0, [pc, #108]	@ (8002e1c <main+0x190>)
 8002dae:	f007 ff77 	bl	800aca0 <HAL_TIM_Encoder_Start>

// Init Output compare Mode in Timer1 Channel 4 -> Trigger ADC1 & ADC2
  HAL_TIM_OC_Start(&htim1, TIM_CHANNEL_4);
 8002db2:	210c      	movs	r1, #12
 8002db4:	4818      	ldr	r0, [pc, #96]	@ (8002e18 <main+0x18c>)
 8002db6:	f007 fc6b 	bl	800a690 <HAL_TIM_OC_Start>


//  Start OAMP
  if (HAL_OPAMP_Start(&hopamp1) != HAL_OK) {
 8002dba:	4819      	ldr	r0, [pc, #100]	@ (8002e20 <main+0x194>)
 8002dbc:	f006 fb40 	bl	8009440 <HAL_OPAMP_Start>
 8002dc0:	4603      	mov	r3, r0
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d001      	beq.n	8002dca <main+0x13e>
      Error_Handler();
 8002dc6:	f000 fdbd 	bl	8003944 <Error_Handler>
  }
  if (HAL_OPAMP_Start(&hopamp2) != HAL_OK) {
 8002dca:	4816      	ldr	r0, [pc, #88]	@ (8002e24 <main+0x198>)
 8002dcc:	f006 fb38 	bl	8009440 <HAL_OPAMP_Start>
 8002dd0:	4603      	mov	r3, r0
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d001      	beq.n	8002dda <main+0x14e>
      Error_Handler();
 8002dd6:	f000 fdb5 	bl	8003944 <Error_Handler>
  }
  if (HAL_OPAMP_Start(&hopamp3) != HAL_OK) {
 8002dda:	4813      	ldr	r0, [pc, #76]	@ (8002e28 <main+0x19c>)
 8002ddc:	f006 fb30 	bl	8009440 <HAL_OPAMP_Start>
 8002de0:	4603      	mov	r3, r0
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d001      	beq.n	8002dea <main+0x15e>
      Error_Handler();
 8002de6:	f000 fdad 	bl	8003944 <Error_Handler>
  }

  HAL_COMP_Start(&hcomp1);
 8002dea:	4810      	ldr	r0, [pc, #64]	@ (8002e2c <main+0x1a0>)
 8002dec:	f005 f8ea 	bl	8007fc4 <HAL_COMP_Start>
  HAL_COMP_Start(&hcomp2);
 8002df0:	480f      	ldr	r0, [pc, #60]	@ (8002e30 <main+0x1a4>)
 8002df2:	f005 f8e7 	bl	8007fc4 <HAL_COMP_Start>
  HAL_COMP_Start(&hcomp4);
 8002df6:	480f      	ldr	r0, [pc, #60]	@ (8002e34 <main+0x1a8>)
 8002df8:	f005 f8e4 	bl	8007fc4 <HAL_COMP_Start>

//########### Initialization #############
  init_task();
 8002dfc:	f001 fdea 	bl	80049d4 <init_task>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002e00:	bf00      	nop
 8002e02:	e7fd      	b.n	8002e00 <main+0x174>
 8002e04:	2000021c 	.word	0x2000021c
 8002e08:	20000288 	.word	0x20000288
 8002e0c:	200003c0 	.word	0x200003c0
 8002e10:	200003d4 	.word	0x200003d4
 8002e14:	200004e8 	.word	0x200004e8
 8002e18:	2000049c 	.word	0x2000049c
 8002e1c:	20000534 	.word	0x20000534
 8002e20:	200003e8 	.word	0x200003e8
 8002e24:	20000424 	.word	0x20000424
 8002e28:	20000460 	.word	0x20000460
 8002e2c:	20000354 	.word	0x20000354
 8002e30:	20000378 	.word	0x20000378
 8002e34:	2000039c 	.word	0x2000039c

08002e38 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	b094      	sub	sp, #80	@ 0x50
 8002e3c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002e3e:	f107 0318 	add.w	r3, r7, #24
 8002e42:	2238      	movs	r2, #56	@ 0x38
 8002e44:	2100      	movs	r1, #0
 8002e46:	4618      	mov	r0, r3
 8002e48:	f00a fede 	bl	800dc08 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002e4c:	1d3b      	adds	r3, r7, #4
 8002e4e:	2200      	movs	r2, #0
 8002e50:	601a      	str	r2, [r3, #0]
 8002e52:	605a      	str	r2, [r3, #4]
 8002e54:	609a      	str	r2, [r3, #8]
 8002e56:	60da      	str	r2, [r3, #12]
 8002e58:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8002e5a:	2000      	movs	r0, #0
 8002e5c:	f006 fb22 	bl	80094a4 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002e60:	2301      	movs	r3, #1
 8002e62:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002e64:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002e68:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002e6a:	2302      	movs	r3, #2
 8002e6c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002e6e:	2303      	movs	r3, #3
 8002e70:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 8002e72:	2302      	movs	r3, #2
 8002e74:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8002e76:	2355      	movs	r3, #85	@ 0x55
 8002e78:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002e7a:	2302      	movs	r3, #2
 8002e7c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002e7e:	2302      	movs	r3, #2
 8002e80:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002e82:	2302      	movs	r3, #2
 8002e84:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002e86:	f107 0318 	add.w	r3, r7, #24
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	f006 fbbe 	bl	800960c <HAL_RCC_OscConfig>
 8002e90:	4603      	mov	r3, r0
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d001      	beq.n	8002e9a <SystemClock_Config+0x62>
  {
    Error_Handler();
 8002e96:	f000 fd55 	bl	8003944 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002e9a:	230f      	movs	r3, #15
 8002e9c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002e9e:	2303      	movs	r3, #3
 8002ea0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002ea2:	2300      	movs	r3, #0
 8002ea4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002eaa:	2300      	movs	r3, #0
 8002eac:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002eae:	1d3b      	adds	r3, r7, #4
 8002eb0:	2104      	movs	r1, #4
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	f006 febc 	bl	8009c30 <HAL_RCC_ClockConfig>
 8002eb8:	4603      	mov	r3, r0
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d001      	beq.n	8002ec2 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8002ebe:	f000 fd41 	bl	8003944 <Error_Handler>
  }
}
 8002ec2:	bf00      	nop
 8002ec4:	3750      	adds	r7, #80	@ 0x50
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	bd80      	pop	{r7, pc}
	...

08002ecc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b092      	sub	sp, #72	@ 0x48
 8002ed0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8002ed2:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	601a      	str	r2, [r3, #0]
 8002eda:	605a      	str	r2, [r3, #4]
 8002edc:	609a      	str	r2, [r3, #8]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8002ede:	463b      	mov	r3, r7
 8002ee0:	223c      	movs	r2, #60	@ 0x3c
 8002ee2:	2100      	movs	r1, #0
 8002ee4:	4618      	mov	r0, r3
 8002ee6:	f00a fe8f 	bl	800dc08 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8002eea:	4b38      	ldr	r3, [pc, #224]	@ (8002fcc <MX_ADC1_Init+0x100>)
 8002eec:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8002ef0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002ef2:	4b36      	ldr	r3, [pc, #216]	@ (8002fcc <MX_ADC1_Init+0x100>)
 8002ef4:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8002ef8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002efa:	4b34      	ldr	r3, [pc, #208]	@ (8002fcc <MX_ADC1_Init+0x100>)
 8002efc:	2200      	movs	r2, #0
 8002efe:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002f00:	4b32      	ldr	r3, [pc, #200]	@ (8002fcc <MX_ADC1_Init+0x100>)
 8002f02:	2200      	movs	r2, #0
 8002f04:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8002f06:	4b31      	ldr	r3, [pc, #196]	@ (8002fcc <MX_ADC1_Init+0x100>)
 8002f08:	2200      	movs	r2, #0
 8002f0a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002f0c:	4b2f      	ldr	r3, [pc, #188]	@ (8002fcc <MX_ADC1_Init+0x100>)
 8002f0e:	2200      	movs	r2, #0
 8002f10:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002f12:	4b2e      	ldr	r3, [pc, #184]	@ (8002fcc <MX_ADC1_Init+0x100>)
 8002f14:	2204      	movs	r2, #4
 8002f16:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8002f18:	4b2c      	ldr	r3, [pc, #176]	@ (8002fcc <MX_ADC1_Init+0x100>)
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002f1e:	4b2b      	ldr	r3, [pc, #172]	@ (8002fcc <MX_ADC1_Init+0x100>)
 8002f20:	2200      	movs	r2, #0
 8002f22:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8002f24:	4b29      	ldr	r3, [pc, #164]	@ (8002fcc <MX_ADC1_Init+0x100>)
 8002f26:	2201      	movs	r2, #1
 8002f28:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002f2a:	4b28      	ldr	r3, [pc, #160]	@ (8002fcc <MX_ADC1_Init+0x100>)
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002f32:	4b26      	ldr	r3, [pc, #152]	@ (8002fcc <MX_ADC1_Init+0x100>)
 8002f34:	2200      	movs	r2, #0
 8002f36:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8002f3a:	4b24      	ldr	r3, [pc, #144]	@ (8002fcc <MX_ADC1_Init+0x100>)
 8002f3c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002f40:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8002f42:	4b22      	ldr	r3, [pc, #136]	@ (8002fcc <MX_ADC1_Init+0x100>)
 8002f44:	2200      	movs	r2, #0
 8002f46:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002f4a:	4820      	ldr	r0, [pc, #128]	@ (8002fcc <MX_ADC1_Init+0x100>)
 8002f4c:	f002 fbec 	bl	8005728 <HAL_ADC_Init>
 8002f50:	4603      	mov	r3, r0
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d001      	beq.n	8002f5a <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8002f56:	f000 fcf5 	bl	8003944 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8002f5e:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8002f62:	4619      	mov	r1, r3
 8002f64:	4819      	ldr	r0, [pc, #100]	@ (8002fcc <MX_ADC1_Init+0x100>)
 8002f66:	f004 fdef 	bl	8007b48 <HAL_ADCEx_MultiModeConfigChannel>
 8002f6a:	4603      	mov	r3, r0
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d001      	beq.n	8002f74 <MX_ADC1_Init+0xa8>
  {
    Error_Handler();
 8002f70:	f000 fce8 	bl	8003944 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
 8002f74:	4b16      	ldr	r3, [pc, #88]	@ (8002fd0 <MX_ADC1_Init+0x104>)
 8002f76:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8002f78:	2309      	movs	r3, #9
 8002f7a:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_12CYCLES_5;
 8002f7c:	2302      	movs	r3, #2
 8002f7e:	60bb      	str	r3, [r7, #8]
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8002f80:	237f      	movs	r3, #127	@ 0x7f
 8002f82:	60fb      	str	r3, [r7, #12]
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 8002f84:	2304      	movs	r3, #4
 8002f86:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedOffset = 0;
 8002f88:	2300      	movs	r3, #0
 8002f8a:	617b      	str	r3, [r7, #20]
  sConfigInjected.InjectedNbrOfConversion = 1;
 8002f8c:	2301      	movs	r3, #1
 8002f8e:	623b      	str	r3, [r7, #32]
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8002f90:	2300      	movs	r3, #0
 8002f92:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  sConfigInjected.AutoInjectedConv = DISABLE;
 8002f96:	2300      	movs	r3, #0
 8002f98:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  sConfigInjected.QueueInjectedContext = DISABLE;
 8002f9c:	2300      	movs	r3, #0
 8002f9e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_CC4;
 8002fa2:	2384      	movs	r3, #132	@ 0x84
 8002fa4:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8002fa6:	2380      	movs	r3, #128	@ 0x80
 8002fa8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigInjected.InjecOversamplingMode = DISABLE;
 8002faa:	2300      	movs	r3, #0
 8002fac:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8002fb0:	463b      	mov	r3, r7
 8002fb2:	4619      	mov	r1, r3
 8002fb4:	4805      	ldr	r0, [pc, #20]	@ (8002fcc <MX_ADC1_Init+0x100>)
 8002fb6:	f004 f8e7 	bl	8007188 <HAL_ADCEx_InjectedConfigChannel>
 8002fba:	4603      	mov	r3, r0
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d001      	beq.n	8002fc4 <MX_ADC1_Init+0xf8>
  {
    Error_Handler();
 8002fc0:	f000 fcc0 	bl	8003944 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002fc4:	bf00      	nop
 8002fc6:	3748      	adds	r7, #72	@ 0x48
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	bd80      	pop	{r7, pc}
 8002fcc:	2000021c 	.word	0x2000021c
 8002fd0:	0c900008 	.word	0x0c900008

08002fd4 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	b098      	sub	sp, #96	@ 0x60
 8002fd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002fda:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002fde:	2220      	movs	r2, #32
 8002fe0:	2100      	movs	r1, #0
 8002fe2:	4618      	mov	r0, r3
 8002fe4:	f00a fe10 	bl	800dc08 <memset>
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8002fe8:	1d3b      	adds	r3, r7, #4
 8002fea:	223c      	movs	r2, #60	@ 0x3c
 8002fec:	2100      	movs	r1, #0
 8002fee:	4618      	mov	r0, r3
 8002ff0:	f00a fe0a 	bl	800dc08 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8002ff4:	4b3f      	ldr	r3, [pc, #252]	@ (80030f4 <MX_ADC2_Init+0x120>)
 8002ff6:	4a40      	ldr	r2, [pc, #256]	@ (80030f8 <MX_ADC2_Init+0x124>)
 8002ff8:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002ffa:	4b3e      	ldr	r3, [pc, #248]	@ (80030f4 <MX_ADC2_Init+0x120>)
 8002ffc:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8003000:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8003002:	4b3c      	ldr	r3, [pc, #240]	@ (80030f4 <MX_ADC2_Init+0x120>)
 8003004:	2200      	movs	r2, #0
 8003006:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003008:	4b3a      	ldr	r3, [pc, #232]	@ (80030f4 <MX_ADC2_Init+0x120>)
 800300a:	2200      	movs	r2, #0
 800300c:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 800300e:	4b39      	ldr	r3, [pc, #228]	@ (80030f4 <MX_ADC2_Init+0x120>)
 8003010:	2200      	movs	r2, #0
 8003012:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8003014:	4b37      	ldr	r3, [pc, #220]	@ (80030f4 <MX_ADC2_Init+0x120>)
 8003016:	2200      	movs	r2, #0
 8003018:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800301a:	4b36      	ldr	r3, [pc, #216]	@ (80030f4 <MX_ADC2_Init+0x120>)
 800301c:	2204      	movs	r2, #4
 800301e:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8003020:	4b34      	ldr	r3, [pc, #208]	@ (80030f4 <MX_ADC2_Init+0x120>)
 8003022:	2200      	movs	r2, #0
 8003024:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8003026:	4b33      	ldr	r3, [pc, #204]	@ (80030f4 <MX_ADC2_Init+0x120>)
 8003028:	2200      	movs	r2, #0
 800302a:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 800302c:	4b31      	ldr	r3, [pc, #196]	@ (80030f4 <MX_ADC2_Init+0x120>)
 800302e:	2201      	movs	r2, #1
 8003030:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8003032:	4b30      	ldr	r3, [pc, #192]	@ (80030f4 <MX_ADC2_Init+0x120>)
 8003034:	2200      	movs	r2, #0
 8003036:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800303a:	4b2e      	ldr	r3, [pc, #184]	@ (80030f4 <MX_ADC2_Init+0x120>)
 800303c:	2200      	movs	r2, #0
 800303e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003040:	4b2c      	ldr	r3, [pc, #176]	@ (80030f4 <MX_ADC2_Init+0x120>)
 8003042:	2200      	movs	r2, #0
 8003044:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8003046:	4b2b      	ldr	r3, [pc, #172]	@ (80030f4 <MX_ADC2_Init+0x120>)
 8003048:	2200      	movs	r2, #0
 800304a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800304e:	4b29      	ldr	r3, [pc, #164]	@ (80030f4 <MX_ADC2_Init+0x120>)
 8003050:	2200      	movs	r2, #0
 8003052:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8003054:	4b27      	ldr	r3, [pc, #156]	@ (80030f4 <MX_ADC2_Init+0x120>)
 8003056:	2200      	movs	r2, #0
 8003058:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800305c:	4825      	ldr	r0, [pc, #148]	@ (80030f4 <MX_ADC2_Init+0x120>)
 800305e:	f002 fb63 	bl	8005728 <HAL_ADC_Init>
 8003062:	4603      	mov	r3, r0
 8003064:	2b00      	cmp	r3, #0
 8003066:	d001      	beq.n	800306c <MX_ADC2_Init+0x98>
  {
    Error_Handler();
 8003068:	f000 fc6c 	bl	8003944 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800306c:	4b23      	ldr	r3, [pc, #140]	@ (80030fc <MX_ADC2_Init+0x128>)
 800306e:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003070:	2306      	movs	r3, #6
 8003072:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5;
 8003074:	2304      	movs	r3, #4
 8003076:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8003078:	237f      	movs	r3, #127	@ 0x7f
 800307a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800307c:	2304      	movs	r3, #4
 800307e:	653b      	str	r3, [r7, #80]	@ 0x50
  sConfig.Offset = 0;
 8003080:	2300      	movs	r3, #0
 8003082:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8003084:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8003088:	4619      	mov	r1, r3
 800308a:	481a      	ldr	r0, [pc, #104]	@ (80030f4 <MX_ADC2_Init+0x120>)
 800308c:	f002 ffbc 	bl	8006008 <HAL_ADC_ConfigChannel>
 8003090:	4603      	mov	r3, r0
 8003092:	2b00      	cmp	r3, #0
 8003094:	d001      	beq.n	800309a <MX_ADC2_Init+0xc6>
  {
    Error_Handler();
 8003096:	f000 fc55 	bl	8003944 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
 800309a:	4b19      	ldr	r3, [pc, #100]	@ (8003100 <MX_ADC2_Init+0x12c>)
 800309c:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 800309e:	2309      	movs	r3, #9
 80030a0:	60bb      	str	r3, [r7, #8]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_12CYCLES_5;
 80030a2:	2302      	movs	r3, #2
 80030a4:	60fb      	str	r3, [r7, #12]
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 80030a6:	237f      	movs	r3, #127	@ 0x7f
 80030a8:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 80030aa:	2304      	movs	r3, #4
 80030ac:	617b      	str	r3, [r7, #20]
  sConfigInjected.InjectedOffset = 0;
 80030ae:	2300      	movs	r3, #0
 80030b0:	61bb      	str	r3, [r7, #24]
  sConfigInjected.InjectedNbrOfConversion = 1;
 80030b2:	2301      	movs	r3, #1
 80030b4:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 80030b6:	2300      	movs	r3, #0
 80030b8:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  sConfigInjected.AutoInjectedConv = DISABLE;
 80030bc:	2300      	movs	r3, #0
 80030be:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
  sConfigInjected.QueueInjectedContext = DISABLE;
 80030c2:	2300      	movs	r3, #0
 80030c4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_CC4;
 80030c8:	2384      	movs	r3, #132	@ 0x84
 80030ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 80030cc:	2380      	movs	r3, #128	@ 0x80
 80030ce:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigInjected.InjecOversamplingMode = DISABLE;
 80030d0:	2300      	movs	r3, #0
 80030d2:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 80030d6:	1d3b      	adds	r3, r7, #4
 80030d8:	4619      	mov	r1, r3
 80030da:	4806      	ldr	r0, [pc, #24]	@ (80030f4 <MX_ADC2_Init+0x120>)
 80030dc:	f004 f854 	bl	8007188 <HAL_ADCEx_InjectedConfigChannel>
 80030e0:	4603      	mov	r3, r0
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d001      	beq.n	80030ea <MX_ADC2_Init+0x116>
  {
    Error_Handler();
 80030e6:	f000 fc2d 	bl	8003944 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80030ea:	bf00      	nop
 80030ec:	3760      	adds	r7, #96	@ 0x60
 80030ee:	46bd      	mov	sp, r7
 80030f0:	bd80      	pop	{r7, pc}
 80030f2:	bf00      	nop
 80030f4:	20000288 	.word	0x20000288
 80030f8:	50000100 	.word	0x50000100
 80030fc:	04300002 	.word	0x04300002
 8003100:	0c900008 	.word	0x0c900008

08003104 <MX_COMP1_Init>:
  * @brief COMP1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP1_Init(void)
{
 8003104:	b580      	push	{r7, lr}
 8003106:	af00      	add	r7, sp, #0
  /* USER CODE END COMP1_Init 0 */

  /* USER CODE BEGIN COMP1_Init 1 */

  /* USER CODE END COMP1_Init 1 */
  hcomp1.Instance = COMP1;
 8003108:	4b0f      	ldr	r3, [pc, #60]	@ (8003148 <MX_COMP1_Init+0x44>)
 800310a:	4a10      	ldr	r2, [pc, #64]	@ (800314c <MX_COMP1_Init+0x48>)
 800310c:	601a      	str	r2, [r3, #0]
  hcomp1.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 800310e:	4b0e      	ldr	r3, [pc, #56]	@ (8003148 <MX_COMP1_Init+0x44>)
 8003110:	2200      	movs	r2, #0
 8003112:	605a      	str	r2, [r3, #4]
  hcomp1.Init.InputMinus = COMP_INPUT_MINUS_DAC1_CH1;
 8003114:	4b0c      	ldr	r3, [pc, #48]	@ (8003148 <MX_COMP1_Init+0x44>)
 8003116:	2250      	movs	r2, #80	@ 0x50
 8003118:	609a      	str	r2, [r3, #8]
  hcomp1.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 800311a:	4b0b      	ldr	r3, [pc, #44]	@ (8003148 <MX_COMP1_Init+0x44>)
 800311c:	2200      	movs	r2, #0
 800311e:	611a      	str	r2, [r3, #16]
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8003120:	4b09      	ldr	r3, [pc, #36]	@ (8003148 <MX_COMP1_Init+0x44>)
 8003122:	2200      	movs	r2, #0
 8003124:	60da      	str	r2, [r3, #12]
  hcomp1.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 8003126:	4b08      	ldr	r3, [pc, #32]	@ (8003148 <MX_COMP1_Init+0x44>)
 8003128:	2200      	movs	r2, #0
 800312a:	615a      	str	r2, [r3, #20]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_IT_RISING;
 800312c:	4b06      	ldr	r3, [pc, #24]	@ (8003148 <MX_COMP1_Init+0x44>)
 800312e:	2211      	movs	r2, #17
 8003130:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 8003132:	4805      	ldr	r0, [pc, #20]	@ (8003148 <MX_COMP1_Init+0x44>)
 8003134:	f004 fe6a 	bl	8007e0c <HAL_COMP_Init>
 8003138:	4603      	mov	r3, r0
 800313a:	2b00      	cmp	r3, #0
 800313c:	d001      	beq.n	8003142 <MX_COMP1_Init+0x3e>
  {
    Error_Handler();
 800313e:	f000 fc01 	bl	8003944 <Error_Handler>
  }
  /* USER CODE BEGIN COMP1_Init 2 */

  /* USER CODE END COMP1_Init 2 */

}
 8003142:	bf00      	nop
 8003144:	bd80      	pop	{r7, pc}
 8003146:	bf00      	nop
 8003148:	20000354 	.word	0x20000354
 800314c:	40010200 	.word	0x40010200

08003150 <MX_COMP2_Init>:
  * @brief COMP2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP2_Init(void)
{
 8003150:	b580      	push	{r7, lr}
 8003152:	af00      	add	r7, sp, #0
  /* USER CODE END COMP2_Init 0 */

  /* USER CODE BEGIN COMP2_Init 1 */

  /* USER CODE END COMP2_Init 1 */
  hcomp2.Instance = COMP2;
 8003154:	4b0f      	ldr	r3, [pc, #60]	@ (8003194 <MX_COMP2_Init+0x44>)
 8003156:	4a10      	ldr	r2, [pc, #64]	@ (8003198 <MX_COMP2_Init+0x48>)
 8003158:	601a      	str	r2, [r3, #0]
  hcomp2.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 800315a:	4b0e      	ldr	r3, [pc, #56]	@ (8003194 <MX_COMP2_Init+0x44>)
 800315c:	2200      	movs	r2, #0
 800315e:	605a      	str	r2, [r3, #4]
  hcomp2.Init.InputMinus = COMP_INPUT_MINUS_DAC1_CH2;
 8003160:	4b0c      	ldr	r3, [pc, #48]	@ (8003194 <MX_COMP2_Init+0x44>)
 8003162:	2250      	movs	r2, #80	@ 0x50
 8003164:	609a      	str	r2, [r3, #8]
  hcomp2.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8003166:	4b0b      	ldr	r3, [pc, #44]	@ (8003194 <MX_COMP2_Init+0x44>)
 8003168:	2200      	movs	r2, #0
 800316a:	611a      	str	r2, [r3, #16]
  hcomp2.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 800316c:	4b09      	ldr	r3, [pc, #36]	@ (8003194 <MX_COMP2_Init+0x44>)
 800316e:	2200      	movs	r2, #0
 8003170:	60da      	str	r2, [r3, #12]
  hcomp2.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 8003172:	4b08      	ldr	r3, [pc, #32]	@ (8003194 <MX_COMP2_Init+0x44>)
 8003174:	2200      	movs	r2, #0
 8003176:	615a      	str	r2, [r3, #20]
  hcomp2.Init.TriggerMode = COMP_TRIGGERMODE_IT_RISING;
 8003178:	4b06      	ldr	r3, [pc, #24]	@ (8003194 <MX_COMP2_Init+0x44>)
 800317a:	2211      	movs	r2, #17
 800317c:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp2) != HAL_OK)
 800317e:	4805      	ldr	r0, [pc, #20]	@ (8003194 <MX_COMP2_Init+0x44>)
 8003180:	f004 fe44 	bl	8007e0c <HAL_COMP_Init>
 8003184:	4603      	mov	r3, r0
 8003186:	2b00      	cmp	r3, #0
 8003188:	d001      	beq.n	800318e <MX_COMP2_Init+0x3e>
  {
    Error_Handler();
 800318a:	f000 fbdb 	bl	8003944 <Error_Handler>
  }
  /* USER CODE BEGIN COMP2_Init 2 */

  /* USER CODE END COMP2_Init 2 */

}
 800318e:	bf00      	nop
 8003190:	bd80      	pop	{r7, pc}
 8003192:	bf00      	nop
 8003194:	20000378 	.word	0x20000378
 8003198:	40010204 	.word	0x40010204

0800319c <MX_COMP4_Init>:
  * @brief COMP4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP4_Init(void)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	af00      	add	r7, sp, #0
  /* USER CODE END COMP4_Init 0 */

  /* USER CODE BEGIN COMP4_Init 1 */

  /* USER CODE END COMP4_Init 1 */
  hcomp4.Instance = COMP4;
 80031a0:	4b0f      	ldr	r3, [pc, #60]	@ (80031e0 <MX_COMP4_Init+0x44>)
 80031a2:	4a10      	ldr	r2, [pc, #64]	@ (80031e4 <MX_COMP4_Init+0x48>)
 80031a4:	601a      	str	r2, [r3, #0]
  hcomp4.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 80031a6:	4b0e      	ldr	r3, [pc, #56]	@ (80031e0 <MX_COMP4_Init+0x44>)
 80031a8:	2200      	movs	r2, #0
 80031aa:	605a      	str	r2, [r3, #4]
  hcomp4.Init.InputMinus = COMP_INPUT_MINUS_DAC1_CH1;
 80031ac:	4b0c      	ldr	r3, [pc, #48]	@ (80031e0 <MX_COMP4_Init+0x44>)
 80031ae:	2250      	movs	r2, #80	@ 0x50
 80031b0:	609a      	str	r2, [r3, #8]
  hcomp4.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 80031b2:	4b0b      	ldr	r3, [pc, #44]	@ (80031e0 <MX_COMP4_Init+0x44>)
 80031b4:	2200      	movs	r2, #0
 80031b6:	611a      	str	r2, [r3, #16]
  hcomp4.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 80031b8:	4b09      	ldr	r3, [pc, #36]	@ (80031e0 <MX_COMP4_Init+0x44>)
 80031ba:	2200      	movs	r2, #0
 80031bc:	60da      	str	r2, [r3, #12]
  hcomp4.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 80031be:	4b08      	ldr	r3, [pc, #32]	@ (80031e0 <MX_COMP4_Init+0x44>)
 80031c0:	2200      	movs	r2, #0
 80031c2:	615a      	str	r2, [r3, #20]
  hcomp4.Init.TriggerMode = COMP_TRIGGERMODE_IT_RISING;
 80031c4:	4b06      	ldr	r3, [pc, #24]	@ (80031e0 <MX_COMP4_Init+0x44>)
 80031c6:	2211      	movs	r2, #17
 80031c8:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp4) != HAL_OK)
 80031ca:	4805      	ldr	r0, [pc, #20]	@ (80031e0 <MX_COMP4_Init+0x44>)
 80031cc:	f004 fe1e 	bl	8007e0c <HAL_COMP_Init>
 80031d0:	4603      	mov	r3, r0
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d001      	beq.n	80031da <MX_COMP4_Init+0x3e>
  {
    Error_Handler();
 80031d6:	f000 fbb5 	bl	8003944 <Error_Handler>
  }
  /* USER CODE BEGIN COMP4_Init 2 */

  /* USER CODE END COMP4_Init 2 */

}
 80031da:	bf00      	nop
 80031dc:	bd80      	pop	{r7, pc}
 80031de:	bf00      	nop
 80031e0:	2000039c 	.word	0x2000039c
 80031e4:	4001020c 	.word	0x4001020c

080031e8 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 80031e8:	b580      	push	{r7, lr}
 80031ea:	b08c      	sub	sp, #48	@ 0x30
 80031ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80031ee:	463b      	mov	r3, r7
 80031f0:	2230      	movs	r2, #48	@ 0x30
 80031f2:	2100      	movs	r1, #0
 80031f4:	4618      	mov	r0, r3
 80031f6:	f00a fd07 	bl	800dc08 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 80031fa:	4b1b      	ldr	r3, [pc, #108]	@ (8003268 <MX_DAC1_Init+0x80>)
 80031fc:	4a1b      	ldr	r2, [pc, #108]	@ (800326c <MX_DAC1_Init+0x84>)
 80031fe:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8003200:	4819      	ldr	r0, [pc, #100]	@ (8003268 <MX_DAC1_Init+0x80>)
 8003202:	f005 f87c 	bl	80082fe <HAL_DAC_Init>
 8003206:	4603      	mov	r3, r0
 8003208:	2b00      	cmp	r3, #0
 800320a:	d001      	beq.n	8003210 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 800320c:	f000 fb9a 	bl	8003944 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8003210:	2302      	movs	r3, #2
 8003212:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8003214:	2300      	movs	r3, #0
 8003216:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8003218:	2300      	movs	r3, #0
 800321a:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 800321c:	2300      	movs	r3, #0
 800321e:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8003220:	2300      	movs	r3, #0
 8003222:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8003224:	2300      	movs	r3, #0
 8003226:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 8003228:	2302      	movs	r3, #2
 800322a:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_INTERNAL;
 800322c:	2302      	movs	r3, #2
 800322e:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8003230:	2300      	movs	r3, #0
 8003232:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8003234:	463b      	mov	r3, r7
 8003236:	2200      	movs	r2, #0
 8003238:	4619      	mov	r1, r3
 800323a:	480b      	ldr	r0, [pc, #44]	@ (8003268 <MX_DAC1_Init+0x80>)
 800323c:	f005 f97c 	bl	8008538 <HAL_DAC_ConfigChannel>
 8003240:	4603      	mov	r3, r0
 8003242:	2b00      	cmp	r3, #0
 8003244:	d001      	beq.n	800324a <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 8003246:	f000 fb7d 	bl	8003944 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 800324a:	463b      	mov	r3, r7
 800324c:	2210      	movs	r2, #16
 800324e:	4619      	mov	r1, r3
 8003250:	4805      	ldr	r0, [pc, #20]	@ (8003268 <MX_DAC1_Init+0x80>)
 8003252:	f005 f971 	bl	8008538 <HAL_DAC_ConfigChannel>
 8003256:	4603      	mov	r3, r0
 8003258:	2b00      	cmp	r3, #0
 800325a:	d001      	beq.n	8003260 <MX_DAC1_Init+0x78>
  {
    Error_Handler();
 800325c:	f000 fb72 	bl	8003944 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8003260:	bf00      	nop
 8003262:	3730      	adds	r7, #48	@ 0x30
 8003264:	46bd      	mov	sp, r7
 8003266:	bd80      	pop	{r7, pc}
 8003268:	200003c0 	.word	0x200003c0
 800326c:	50000800 	.word	0x50000800

08003270 <MX_DAC3_Init>:
  * @brief DAC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC3_Init(void)
{
 8003270:	b580      	push	{r7, lr}
 8003272:	b08c      	sub	sp, #48	@ 0x30
 8003274:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC3_Init 0 */

  /* USER CODE END DAC3_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8003276:	463b      	mov	r3, r7
 8003278:	2230      	movs	r2, #48	@ 0x30
 800327a:	2100      	movs	r1, #0
 800327c:	4618      	mov	r0, r3
 800327e:	f00a fcc3 	bl	800dc08 <memset>

  /* USER CODE END DAC3_Init 1 */

  /** DAC Initialization
  */
  hdac3.Instance = DAC3;
 8003282:	4b16      	ldr	r3, [pc, #88]	@ (80032dc <MX_DAC3_Init+0x6c>)
 8003284:	4a16      	ldr	r2, [pc, #88]	@ (80032e0 <MX_DAC3_Init+0x70>)
 8003286:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac3) != HAL_OK)
 8003288:	4814      	ldr	r0, [pc, #80]	@ (80032dc <MX_DAC3_Init+0x6c>)
 800328a:	f005 f838 	bl	80082fe <HAL_DAC_Init>
 800328e:	4603      	mov	r3, r0
 8003290:	2b00      	cmp	r3, #0
 8003292:	d001      	beq.n	8003298 <MX_DAC3_Init+0x28>
  {
    Error_Handler();
 8003294:	f000 fb56 	bl	8003944 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8003298:	2302      	movs	r3, #2
 800329a:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 800329c:	2300      	movs	r3, #0
 800329e:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 80032a0:	2300      	movs	r3, #0
 80032a2:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80032a4:	2300      	movs	r3, #0
 80032a6:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80032a8:	2300      	movs	r3, #0
 80032aa:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 80032ac:	2300      	movs	r3, #0
 80032ae:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 80032b0:	2302      	movs	r3, #2
 80032b2:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_INTERNAL;
 80032b4:	2302      	movs	r3, #2
 80032b6:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80032b8:	2300      	movs	r3, #0
 80032ba:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac3, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80032bc:	463b      	mov	r3, r7
 80032be:	2200      	movs	r2, #0
 80032c0:	4619      	mov	r1, r3
 80032c2:	4806      	ldr	r0, [pc, #24]	@ (80032dc <MX_DAC3_Init+0x6c>)
 80032c4:	f005 f938 	bl	8008538 <HAL_DAC_ConfigChannel>
 80032c8:	4603      	mov	r3, r0
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d001      	beq.n	80032d2 <MX_DAC3_Init+0x62>
  {
    Error_Handler();
 80032ce:	f000 fb39 	bl	8003944 <Error_Handler>
  }
  /* USER CODE BEGIN DAC3_Init 2 */

  /* USER CODE END DAC3_Init 2 */

}
 80032d2:	bf00      	nop
 80032d4:	3730      	adds	r7, #48	@ 0x30
 80032d6:	46bd      	mov	sp, r7
 80032d8:	bd80      	pop	{r7, pc}
 80032da:	bf00      	nop
 80032dc:	200003d4 	.word	0x200003d4
 80032e0:	50001000 	.word	0x50001000

080032e4 <MX_OPAMP1_Init>:
  * @brief OPAMP1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OPAMP1_Init(void)
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP1_Init 0 */

  /* USER CODE BEGIN OPAMP1_Init 1 */

  /* USER CODE END OPAMP1_Init 1 */
  hopamp1.Instance = OPAMP1;
 80032e8:	4b13      	ldr	r3, [pc, #76]	@ (8003338 <MX_OPAMP1_Init+0x54>)
 80032ea:	4a14      	ldr	r2, [pc, #80]	@ (800333c <MX_OPAMP1_Init+0x58>)
 80032ec:	601a      	str	r2, [r3, #0]
  hopamp1.Init.PowerMode = OPAMP_POWERMODE_NORMALSPEED;
 80032ee:	4b12      	ldr	r3, [pc, #72]	@ (8003338 <MX_OPAMP1_Init+0x54>)
 80032f0:	2200      	movs	r2, #0
 80032f2:	605a      	str	r2, [r3, #4]
  hopamp1.Init.Mode = OPAMP_PGA_MODE;
 80032f4:	4b10      	ldr	r3, [pc, #64]	@ (8003338 <MX_OPAMP1_Init+0x54>)
 80032f6:	2240      	movs	r2, #64	@ 0x40
 80032f8:	609a      	str	r2, [r3, #8]
  hopamp1.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 80032fa:	4b0f      	ldr	r3, [pc, #60]	@ (8003338 <MX_OPAMP1_Init+0x54>)
 80032fc:	2200      	movs	r2, #0
 80032fe:	611a      	str	r2, [r3, #16]
  hopamp1.Init.InternalOutput = DISABLE;
 8003300:	4b0d      	ldr	r3, [pc, #52]	@ (8003338 <MX_OPAMP1_Init+0x54>)
 8003302:	2200      	movs	r2, #0
 8003304:	751a      	strb	r2, [r3, #20]
  hopamp1.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 8003306:	4b0c      	ldr	r3, [pc, #48]	@ (8003338 <MX_OPAMP1_Init+0x54>)
 8003308:	2200      	movs	r2, #0
 800330a:	619a      	str	r2, [r3, #24]
  hopamp1.Init.PgaConnect = OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0_BIAS;
 800330c:	4b0a      	ldr	r3, [pc, #40]	@ (8003338 <MX_OPAMP1_Init+0x54>)
 800330e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003312:	625a      	str	r2, [r3, #36]	@ 0x24
  hopamp1.Init.PgaGain = OPAMP_PGA_GAIN_16_OR_MINUS_15;
 8003314:	4b08      	ldr	r3, [pc, #32]	@ (8003338 <MX_OPAMP1_Init+0x54>)
 8003316:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 800331a:	629a      	str	r2, [r3, #40]	@ 0x28
  hopamp1.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 800331c:	4b06      	ldr	r3, [pc, #24]	@ (8003338 <MX_OPAMP1_Init+0x54>)
 800331e:	2200      	movs	r2, #0
 8003320:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_OPAMP_Init(&hopamp1) != HAL_OK)
 8003322:	4805      	ldr	r0, [pc, #20]	@ (8003338 <MX_OPAMP1_Init+0x54>)
 8003324:	f005 ffbc 	bl	80092a0 <HAL_OPAMP_Init>
 8003328:	4603      	mov	r3, r0
 800332a:	2b00      	cmp	r3, #0
 800332c:	d001      	beq.n	8003332 <MX_OPAMP1_Init+0x4e>
  {
    Error_Handler();
 800332e:	f000 fb09 	bl	8003944 <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP1_Init 2 */

  /* USER CODE END OPAMP1_Init 2 */

}
 8003332:	bf00      	nop
 8003334:	bd80      	pop	{r7, pc}
 8003336:	bf00      	nop
 8003338:	200003e8 	.word	0x200003e8
 800333c:	40010300 	.word	0x40010300

08003340 <MX_OPAMP2_Init>:
  * @brief OPAMP2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OPAMP2_Init(void)
{
 8003340:	b580      	push	{r7, lr}
 8003342:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP2_Init 0 */

  /* USER CODE BEGIN OPAMP2_Init 1 */

  /* USER CODE END OPAMP2_Init 1 */
  hopamp2.Instance = OPAMP2;
 8003344:	4b13      	ldr	r3, [pc, #76]	@ (8003394 <MX_OPAMP2_Init+0x54>)
 8003346:	4a14      	ldr	r2, [pc, #80]	@ (8003398 <MX_OPAMP2_Init+0x58>)
 8003348:	601a      	str	r2, [r3, #0]
  hopamp2.Init.PowerMode = OPAMP_POWERMODE_NORMALSPEED;
 800334a:	4b12      	ldr	r3, [pc, #72]	@ (8003394 <MX_OPAMP2_Init+0x54>)
 800334c:	2200      	movs	r2, #0
 800334e:	605a      	str	r2, [r3, #4]
  hopamp2.Init.Mode = OPAMP_PGA_MODE;
 8003350:	4b10      	ldr	r3, [pc, #64]	@ (8003394 <MX_OPAMP2_Init+0x54>)
 8003352:	2240      	movs	r2, #64	@ 0x40
 8003354:	609a      	str	r2, [r3, #8]
  hopamp2.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 8003356:	4b0f      	ldr	r3, [pc, #60]	@ (8003394 <MX_OPAMP2_Init+0x54>)
 8003358:	2200      	movs	r2, #0
 800335a:	611a      	str	r2, [r3, #16]
  hopamp2.Init.InternalOutput = DISABLE;
 800335c:	4b0d      	ldr	r3, [pc, #52]	@ (8003394 <MX_OPAMP2_Init+0x54>)
 800335e:	2200      	movs	r2, #0
 8003360:	751a      	strb	r2, [r3, #20]
  hopamp2.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 8003362:	4b0c      	ldr	r3, [pc, #48]	@ (8003394 <MX_OPAMP2_Init+0x54>)
 8003364:	2200      	movs	r2, #0
 8003366:	619a      	str	r2, [r3, #24]
  hopamp2.Init.PgaConnect = OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0_BIAS;
 8003368:	4b0a      	ldr	r3, [pc, #40]	@ (8003394 <MX_OPAMP2_Init+0x54>)
 800336a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800336e:	625a      	str	r2, [r3, #36]	@ 0x24
  hopamp2.Init.PgaGain = OPAMP_PGA_GAIN_16_OR_MINUS_15;
 8003370:	4b08      	ldr	r3, [pc, #32]	@ (8003394 <MX_OPAMP2_Init+0x54>)
 8003372:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 8003376:	629a      	str	r2, [r3, #40]	@ 0x28
  hopamp2.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8003378:	4b06      	ldr	r3, [pc, #24]	@ (8003394 <MX_OPAMP2_Init+0x54>)
 800337a:	2200      	movs	r2, #0
 800337c:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_OPAMP_Init(&hopamp2) != HAL_OK)
 800337e:	4805      	ldr	r0, [pc, #20]	@ (8003394 <MX_OPAMP2_Init+0x54>)
 8003380:	f005 ff8e 	bl	80092a0 <HAL_OPAMP_Init>
 8003384:	4603      	mov	r3, r0
 8003386:	2b00      	cmp	r3, #0
 8003388:	d001      	beq.n	800338e <MX_OPAMP2_Init+0x4e>
  {
    Error_Handler();
 800338a:	f000 fadb 	bl	8003944 <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP2_Init 2 */

  /* USER CODE END OPAMP2_Init 2 */

}
 800338e:	bf00      	nop
 8003390:	bd80      	pop	{r7, pc}
 8003392:	bf00      	nop
 8003394:	20000424 	.word	0x20000424
 8003398:	40010304 	.word	0x40010304

0800339c <MX_OPAMP3_Init>:
  * @brief OPAMP3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OPAMP3_Init(void)
{
 800339c:	b580      	push	{r7, lr}
 800339e:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP3_Init 0 */

  /* USER CODE BEGIN OPAMP3_Init 1 */

  /* USER CODE END OPAMP3_Init 1 */
  hopamp3.Instance = OPAMP3;
 80033a0:	4b13      	ldr	r3, [pc, #76]	@ (80033f0 <MX_OPAMP3_Init+0x54>)
 80033a2:	4a14      	ldr	r2, [pc, #80]	@ (80033f4 <MX_OPAMP3_Init+0x58>)
 80033a4:	601a      	str	r2, [r3, #0]
  hopamp3.Init.PowerMode = OPAMP_POWERMODE_NORMALSPEED;
 80033a6:	4b12      	ldr	r3, [pc, #72]	@ (80033f0 <MX_OPAMP3_Init+0x54>)
 80033a8:	2200      	movs	r2, #0
 80033aa:	605a      	str	r2, [r3, #4]
  hopamp3.Init.Mode = OPAMP_PGA_MODE;
 80033ac:	4b10      	ldr	r3, [pc, #64]	@ (80033f0 <MX_OPAMP3_Init+0x54>)
 80033ae:	2240      	movs	r2, #64	@ 0x40
 80033b0:	609a      	str	r2, [r3, #8]
  hopamp3.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 80033b2:	4b0f      	ldr	r3, [pc, #60]	@ (80033f0 <MX_OPAMP3_Init+0x54>)
 80033b4:	2200      	movs	r2, #0
 80033b6:	611a      	str	r2, [r3, #16]
  hopamp3.Init.InternalOutput = ENABLE;
 80033b8:	4b0d      	ldr	r3, [pc, #52]	@ (80033f0 <MX_OPAMP3_Init+0x54>)
 80033ba:	2201      	movs	r2, #1
 80033bc:	751a      	strb	r2, [r3, #20]
  hopamp3.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 80033be:	4b0c      	ldr	r3, [pc, #48]	@ (80033f0 <MX_OPAMP3_Init+0x54>)
 80033c0:	2200      	movs	r2, #0
 80033c2:	619a      	str	r2, [r3, #24]
  hopamp3.Init.PgaConnect = OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0_BIAS;
 80033c4:	4b0a      	ldr	r3, [pc, #40]	@ (80033f0 <MX_OPAMP3_Init+0x54>)
 80033c6:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80033ca:	625a      	str	r2, [r3, #36]	@ 0x24
  hopamp3.Init.PgaGain = OPAMP_PGA_GAIN_8_OR_MINUS_7;
 80033cc:	4b08      	ldr	r3, [pc, #32]	@ (80033f0 <MX_OPAMP3_Init+0x54>)
 80033ce:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80033d2:	629a      	str	r2, [r3, #40]	@ 0x28
  hopamp3.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 80033d4:	4b06      	ldr	r3, [pc, #24]	@ (80033f0 <MX_OPAMP3_Init+0x54>)
 80033d6:	2200      	movs	r2, #0
 80033d8:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_OPAMP_Init(&hopamp3) != HAL_OK)
 80033da:	4805      	ldr	r0, [pc, #20]	@ (80033f0 <MX_OPAMP3_Init+0x54>)
 80033dc:	f005 ff60 	bl	80092a0 <HAL_OPAMP_Init>
 80033e0:	4603      	mov	r3, r0
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d001      	beq.n	80033ea <MX_OPAMP3_Init+0x4e>
  {
    Error_Handler();
 80033e6:	f000 faad 	bl	8003944 <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP3_Init 2 */

  /* USER CODE END OPAMP3_Init 2 */

}
 80033ea:	bf00      	nop
 80033ec:	bd80      	pop	{r7, pc}
 80033ee:	bf00      	nop
 80033f0:	20000460 	.word	0x20000460
 80033f4:	40010308 	.word	0x40010308

080033f8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80033f8:	b580      	push	{r7, lr}
 80033fa:	b09c      	sub	sp, #112	@ 0x70
 80033fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80033fe:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8003402:	2200      	movs	r2, #0
 8003404:	601a      	str	r2, [r3, #0]
 8003406:	605a      	str	r2, [r3, #4]
 8003408:	609a      	str	r2, [r3, #8]
 800340a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800340c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8003410:	2200      	movs	r2, #0
 8003412:	601a      	str	r2, [r3, #0]
 8003414:	605a      	str	r2, [r3, #4]
 8003416:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003418:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800341c:	2200      	movs	r2, #0
 800341e:	601a      	str	r2, [r3, #0]
 8003420:	605a      	str	r2, [r3, #4]
 8003422:	609a      	str	r2, [r3, #8]
 8003424:	60da      	str	r2, [r3, #12]
 8003426:	611a      	str	r2, [r3, #16]
 8003428:	615a      	str	r2, [r3, #20]
 800342a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800342c:	1d3b      	adds	r3, r7, #4
 800342e:	2234      	movs	r2, #52	@ 0x34
 8003430:	2100      	movs	r1, #0
 8003432:	4618      	mov	r0, r3
 8003434:	f00a fbe8 	bl	800dc08 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003438:	4b59      	ldr	r3, [pc, #356]	@ (80035a0 <MX_TIM1_Init+0x1a8>)
 800343a:	4a5a      	ldr	r2, [pc, #360]	@ (80035a4 <MX_TIM1_Init+0x1ac>)
 800343c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800343e:	4b58      	ldr	r3, [pc, #352]	@ (80035a0 <MX_TIM1_Init+0x1a8>)
 8003440:	2200      	movs	r2, #0
 8003442:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8003444:	4b56      	ldr	r3, [pc, #344]	@ (80035a0 <MX_TIM1_Init+0x1a8>)
 8003446:	2220      	movs	r2, #32
 8003448:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 4249;
 800344a:	4b55      	ldr	r3, [pc, #340]	@ (80035a0 <MX_TIM1_Init+0x1a8>)
 800344c:	f241 0299 	movw	r2, #4249	@ 0x1099
 8003450:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003452:	4b53      	ldr	r3, [pc, #332]	@ (80035a0 <MX_TIM1_Init+0x1a8>)
 8003454:	2200      	movs	r2, #0
 8003456:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003458:	4b51      	ldr	r3, [pc, #324]	@ (80035a0 <MX_TIM1_Init+0x1a8>)
 800345a:	2200      	movs	r2, #0
 800345c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800345e:	4b50      	ldr	r3, [pc, #320]	@ (80035a0 <MX_TIM1_Init+0x1a8>)
 8003460:	2280      	movs	r2, #128	@ 0x80
 8003462:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8003464:	484e      	ldr	r0, [pc, #312]	@ (80035a0 <MX_TIM1_Init+0x1a8>)
 8003466:	f006 ffef 	bl	800a448 <HAL_TIM_Base_Init>
 800346a:	4603      	mov	r3, r0
 800346c:	2b00      	cmp	r3, #0
 800346e:	d001      	beq.n	8003474 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8003470:	f000 fa68 	bl	8003944 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003474:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003478:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800347a:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 800347e:	4619      	mov	r1, r3
 8003480:	4847      	ldr	r0, [pc, #284]	@ (80035a0 <MX_TIM1_Init+0x1a8>)
 8003482:	f007 feff 	bl	800b284 <HAL_TIM_ConfigClockSource>
 8003486:	4603      	mov	r3, r0
 8003488:	2b00      	cmp	r3, #0
 800348a:	d001      	beq.n	8003490 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 800348c:	f000 fa5a 	bl	8003944 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8003490:	4843      	ldr	r0, [pc, #268]	@ (80035a0 <MX_TIM1_Init+0x1a8>)
 8003492:	f007 f9fd 	bl	800a890 <HAL_TIM_PWM_Init>
 8003496:	4603      	mov	r3, r0
 8003498:	2b00      	cmp	r3, #0
 800349a:	d001      	beq.n	80034a0 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 800349c:	f000 fa52 	bl	8003944 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1;
 80034a0:	2330      	movs	r3, #48	@ 0x30
 80034a2:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80034a4:	2300      	movs	r3, #0
 80034a6:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80034a8:	2300      	movs	r3, #0
 80034aa:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80034ac:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80034b0:	4619      	mov	r1, r3
 80034b2:	483b      	ldr	r0, [pc, #236]	@ (80035a0 <MX_TIM1_Init+0x1a8>)
 80034b4:	f008 fd1a 	bl	800beec <HAL_TIMEx_MasterConfigSynchronization>
 80034b8:	4603      	mov	r3, r0
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d001      	beq.n	80034c2 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 80034be:	f000 fa41 	bl	8003944 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80034c2:	2360      	movs	r3, #96	@ 0x60
 80034c4:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 2125;
 80034c6:	f640 034d 	movw	r3, #2125	@ 0x84d
 80034ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80034cc:	2300      	movs	r3, #0
 80034ce:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80034d0:	2300      	movs	r3, #0
 80034d2:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80034d4:	2300      	movs	r3, #0
 80034d6:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80034d8:	2300      	movs	r3, #0
 80034da:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80034dc:	2300      	movs	r3, #0
 80034de:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80034e0:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80034e4:	2200      	movs	r2, #0
 80034e6:	4619      	mov	r1, r3
 80034e8:	482d      	ldr	r0, [pc, #180]	@ (80035a0 <MX_TIM1_Init+0x1a8>)
 80034ea:	f007 fdb7 	bl	800b05c <HAL_TIM_PWM_ConfigChannel>
 80034ee:	4603      	mov	r3, r0
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d001      	beq.n	80034f8 <MX_TIM1_Init+0x100>
  {
    Error_Handler();
 80034f4:	f000 fa26 	bl	8003944 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80034f8:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80034fc:	2204      	movs	r2, #4
 80034fe:	4619      	mov	r1, r3
 8003500:	4827      	ldr	r0, [pc, #156]	@ (80035a0 <MX_TIM1_Init+0x1a8>)
 8003502:	f007 fdab 	bl	800b05c <HAL_TIM_PWM_ConfigChannel>
 8003506:	4603      	mov	r3, r0
 8003508:	2b00      	cmp	r3, #0
 800350a:	d001      	beq.n	8003510 <MX_TIM1_Init+0x118>
  {
    Error_Handler();
 800350c:	f000 fa1a 	bl	8003944 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003510:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8003514:	2208      	movs	r2, #8
 8003516:	4619      	mov	r1, r3
 8003518:	4821      	ldr	r0, [pc, #132]	@ (80035a0 <MX_TIM1_Init+0x1a8>)
 800351a:	f007 fd9f 	bl	800b05c <HAL_TIM_PWM_ConfigChannel>
 800351e:	4603      	mov	r3, r0
 8003520:	2b00      	cmp	r3, #0
 8003522:	d001      	beq.n	8003528 <MX_TIM1_Init+0x130>
  {
    Error_Handler();
 8003524:	f000 fa0e 	bl	8003944 <Error_Handler>
  }
  sConfigOC.Pulse = 4240;
 8003528:	f241 0390 	movw	r3, #4240	@ 0x1090
 800352c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800352e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8003532:	220c      	movs	r2, #12
 8003534:	4619      	mov	r1, r3
 8003536:	481a      	ldr	r0, [pc, #104]	@ (80035a0 <MX_TIM1_Init+0x1a8>)
 8003538:	f007 fd90 	bl	800b05c <HAL_TIM_PWM_ConfigChannel>
 800353c:	4603      	mov	r3, r0
 800353e:	2b00      	cmp	r3, #0
 8003540:	d001      	beq.n	8003546 <MX_TIM1_Init+0x14e>
  {
    Error_Handler();
 8003542:	f000 f9ff 	bl	8003944 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003546:	2300      	movs	r3, #0
 8003548:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800354a:	2300      	movs	r3, #0
 800354c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800354e:	2300      	movs	r3, #0
 8003550:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 30;
 8003552:	231e      	movs	r3, #30
 8003554:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003556:	2300      	movs	r3, #0
 8003558:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800355a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800355e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8003560:	2300      	movs	r3, #0
 8003562:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8003564:	2300      	movs	r3, #0
 8003566:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8003568:	2300      	movs	r3, #0
 800356a:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800356c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003570:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8003572:	2300      	movs	r3, #0
 8003574:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8003576:	2300      	movs	r3, #0
 8003578:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800357a:	2300      	movs	r3, #0
 800357c:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800357e:	1d3b      	adds	r3, r7, #4
 8003580:	4619      	mov	r1, r3
 8003582:	4807      	ldr	r0, [pc, #28]	@ (80035a0 <MX_TIM1_Init+0x1a8>)
 8003584:	f008 fd34 	bl	800bff0 <HAL_TIMEx_ConfigBreakDeadTime>
 8003588:	4603      	mov	r3, r0
 800358a:	2b00      	cmp	r3, #0
 800358c:	d001      	beq.n	8003592 <MX_TIM1_Init+0x19a>
  {
    Error_Handler();
 800358e:	f000 f9d9 	bl	8003944 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */
  // Master Output Trigger auf OC4REF setzen

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8003592:	4803      	ldr	r0, [pc, #12]	@ (80035a0 <MX_TIM1_Init+0x1a8>)
 8003594:	f000 fcc2 	bl	8003f1c <HAL_TIM_MspPostInit>

}
 8003598:	bf00      	nop
 800359a:	3770      	adds	r7, #112	@ 0x70
 800359c:	46bd      	mov	sp, r7
 800359e:	bd80      	pop	{r7, pc}
 80035a0:	2000049c 	.word	0x2000049c
 80035a4:	40012c00 	.word	0x40012c00

080035a8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b08e      	sub	sp, #56	@ 0x38
 80035ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80035ae:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80035b2:	2200      	movs	r2, #0
 80035b4:	601a      	str	r2, [r3, #0]
 80035b6:	605a      	str	r2, [r3, #4]
 80035b8:	609a      	str	r2, [r3, #8]
 80035ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80035bc:	f107 031c 	add.w	r3, r7, #28
 80035c0:	2200      	movs	r2, #0
 80035c2:	601a      	str	r2, [r3, #0]
 80035c4:	605a      	str	r2, [r3, #4]
 80035c6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80035c8:	463b      	mov	r3, r7
 80035ca:	2200      	movs	r2, #0
 80035cc:	601a      	str	r2, [r3, #0]
 80035ce:	605a      	str	r2, [r3, #4]
 80035d0:	609a      	str	r2, [r3, #8]
 80035d2:	60da      	str	r2, [r3, #12]
 80035d4:	611a      	str	r2, [r3, #16]
 80035d6:	615a      	str	r2, [r3, #20]
 80035d8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80035da:	4b2c      	ldr	r3, [pc, #176]	@ (800368c <MX_TIM2_Init+0xe4>)
 80035dc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80035e0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80035e2:	4b2a      	ldr	r3, [pc, #168]	@ (800368c <MX_TIM2_Init+0xe4>)
 80035e4:	2200      	movs	r2, #0
 80035e6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80035e8:	4b28      	ldr	r3, [pc, #160]	@ (800368c <MX_TIM2_Init+0xe4>)
 80035ea:	2200      	movs	r2, #0
 80035ec:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80035ee:	4b27      	ldr	r3, [pc, #156]	@ (800368c <MX_TIM2_Init+0xe4>)
 80035f0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80035f4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80035f6:	4b25      	ldr	r3, [pc, #148]	@ (800368c <MX_TIM2_Init+0xe4>)
 80035f8:	2200      	movs	r2, #0
 80035fa:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80035fc:	4b23      	ldr	r3, [pc, #140]	@ (800368c <MX_TIM2_Init+0xe4>)
 80035fe:	2200      	movs	r2, #0
 8003600:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003602:	4822      	ldr	r0, [pc, #136]	@ (800368c <MX_TIM2_Init+0xe4>)
 8003604:	f006 ff20 	bl	800a448 <HAL_TIM_Base_Init>
 8003608:	4603      	mov	r3, r0
 800360a:	2b00      	cmp	r3, #0
 800360c:	d001      	beq.n	8003612 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 800360e:	f000 f999 	bl	8003944 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003612:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003616:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003618:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800361c:	4619      	mov	r1, r3
 800361e:	481b      	ldr	r0, [pc, #108]	@ (800368c <MX_TIM2_Init+0xe4>)
 8003620:	f007 fe30 	bl	800b284 <HAL_TIM_ConfigClockSource>
 8003624:	4603      	mov	r3, r0
 8003626:	2b00      	cmp	r3, #0
 8003628:	d001      	beq.n	800362e <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 800362a:	f000 f98b 	bl	8003944 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800362e:	4817      	ldr	r0, [pc, #92]	@ (800368c <MX_TIM2_Init+0xe4>)
 8003630:	f007 f92e 	bl	800a890 <HAL_TIM_PWM_Init>
 8003634:	4603      	mov	r3, r0
 8003636:	2b00      	cmp	r3, #0
 8003638:	d001      	beq.n	800363e <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 800363a:	f000 f983 	bl	8003944 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800363e:	2300      	movs	r3, #0
 8003640:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003642:	2300      	movs	r3, #0
 8003644:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003646:	f107 031c 	add.w	r3, r7, #28
 800364a:	4619      	mov	r1, r3
 800364c:	480f      	ldr	r0, [pc, #60]	@ (800368c <MX_TIM2_Init+0xe4>)
 800364e:	f008 fc4d 	bl	800beec <HAL_TIMEx_MasterConfigSynchronization>
 8003652:	4603      	mov	r3, r0
 8003654:	2b00      	cmp	r3, #0
 8003656:	d001      	beq.n	800365c <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8003658:	f000 f974 	bl	8003944 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800365c:	2360      	movs	r3, #96	@ 0x60
 800365e:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8003660:	2300      	movs	r3, #0
 8003662:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003664:	2300      	movs	r3, #0
 8003666:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003668:	2300      	movs	r3, #0
 800366a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800366c:	463b      	mov	r3, r7
 800366e:	2200      	movs	r2, #0
 8003670:	4619      	mov	r1, r3
 8003672:	4806      	ldr	r0, [pc, #24]	@ (800368c <MX_TIM2_Init+0xe4>)
 8003674:	f007 fcf2 	bl	800b05c <HAL_TIM_PWM_ConfigChannel>
 8003678:	4603      	mov	r3, r0
 800367a:	2b00      	cmp	r3, #0
 800367c:	d001      	beq.n	8003682 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 800367e:	f000 f961 	bl	8003944 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8003682:	bf00      	nop
 8003684:	3738      	adds	r7, #56	@ 0x38
 8003686:	46bd      	mov	sp, r7
 8003688:	bd80      	pop	{r7, pc}
 800368a:	bf00      	nop
 800368c:	200004e8 	.word	0x200004e8

08003690 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8003690:	b580      	push	{r7, lr}
 8003692:	b08c      	sub	sp, #48	@ 0x30
 8003694:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8003696:	f107 030c 	add.w	r3, r7, #12
 800369a:	2224      	movs	r2, #36	@ 0x24
 800369c:	2100      	movs	r1, #0
 800369e:	4618      	mov	r0, r3
 80036a0:	f00a fab2 	bl	800dc08 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80036a4:	463b      	mov	r3, r7
 80036a6:	2200      	movs	r2, #0
 80036a8:	601a      	str	r2, [r3, #0]
 80036aa:	605a      	str	r2, [r3, #4]
 80036ac:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80036ae:	4b21      	ldr	r3, [pc, #132]	@ (8003734 <MX_TIM4_Init+0xa4>)
 80036b0:	4a21      	ldr	r2, [pc, #132]	@ (8003738 <MX_TIM4_Init+0xa8>)
 80036b2:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80036b4:	4b1f      	ldr	r3, [pc, #124]	@ (8003734 <MX_TIM4_Init+0xa4>)
 80036b6:	2200      	movs	r2, #0
 80036b8:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80036ba:	4b1e      	ldr	r3, [pc, #120]	@ (8003734 <MX_TIM4_Init+0xa4>)
 80036bc:	2200      	movs	r2, #0
 80036be:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 63999;
 80036c0:	4b1c      	ldr	r3, [pc, #112]	@ (8003734 <MX_TIM4_Init+0xa4>)
 80036c2:	f64f 12ff 	movw	r2, #63999	@ 0xf9ff
 80036c6:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80036c8:	4b1a      	ldr	r3, [pc, #104]	@ (8003734 <MX_TIM4_Init+0xa4>)
 80036ca:	2200      	movs	r2, #0
 80036cc:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80036ce:	4b19      	ldr	r3, [pc, #100]	@ (8003734 <MX_TIM4_Init+0xa4>)
 80036d0:	2200      	movs	r2, #0
 80036d2:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80036d4:	2303      	movs	r3, #3
 80036d6:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80036d8:	2300      	movs	r3, #0
 80036da:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80036dc:	2301      	movs	r3, #1
 80036de:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80036e0:	2300      	movs	r3, #0
 80036e2:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80036e4:	2300      	movs	r3, #0
 80036e6:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80036e8:	2300      	movs	r3, #0
 80036ea:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80036ec:	2301      	movs	r3, #1
 80036ee:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80036f0:	2300      	movs	r3, #0
 80036f2:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80036f4:	2300      	movs	r3, #0
 80036f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 80036f8:	f107 030c 	add.w	r3, r7, #12
 80036fc:	4619      	mov	r1, r3
 80036fe:	480d      	ldr	r0, [pc, #52]	@ (8003734 <MX_TIM4_Init+0xa4>)
 8003700:	f007 fa28 	bl	800ab54 <HAL_TIM_Encoder_Init>
 8003704:	4603      	mov	r3, r0
 8003706:	2b00      	cmp	r3, #0
 8003708:	d001      	beq.n	800370e <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 800370a:	f000 f91b 	bl	8003944 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_ENABLE;
 800370e:	2310      	movs	r3, #16
 8003710:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003712:	2300      	movs	r3, #0
 8003714:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8003716:	463b      	mov	r3, r7
 8003718:	4619      	mov	r1, r3
 800371a:	4806      	ldr	r0, [pc, #24]	@ (8003734 <MX_TIM4_Init+0xa4>)
 800371c:	f008 fbe6 	bl	800beec <HAL_TIMEx_MasterConfigSynchronization>
 8003720:	4603      	mov	r3, r0
 8003722:	2b00      	cmp	r3, #0
 8003724:	d001      	beq.n	800372a <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8003726:	f000 f90d 	bl	8003944 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800372a:	bf00      	nop
 800372c:	3730      	adds	r7, #48	@ 0x30
 800372e:	46bd      	mov	sp, r7
 8003730:	bd80      	pop	{r7, pc}
 8003732:	bf00      	nop
 8003734:	20000534 	.word	0x20000534
 8003738:	40000800 	.word	0x40000800

0800373c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800373c:	b580      	push	{r7, lr}
 800373e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003740:	4b23      	ldr	r3, [pc, #140]	@ (80037d0 <MX_USART2_UART_Init+0x94>)
 8003742:	4a24      	ldr	r2, [pc, #144]	@ (80037d4 <MX_USART2_UART_Init+0x98>)
 8003744:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 921600;
 8003746:	4b22      	ldr	r3, [pc, #136]	@ (80037d0 <MX_USART2_UART_Init+0x94>)
 8003748:	f44f 2261 	mov.w	r2, #921600	@ 0xe1000
 800374c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_9B;
 800374e:	4b20      	ldr	r3, [pc, #128]	@ (80037d0 <MX_USART2_UART_Init+0x94>)
 8003750:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003754:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003756:	4b1e      	ldr	r3, [pc, #120]	@ (80037d0 <MX_USART2_UART_Init+0x94>)
 8003758:	2200      	movs	r2, #0
 800375a:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_EVEN;
 800375c:	4b1c      	ldr	r3, [pc, #112]	@ (80037d0 <MX_USART2_UART_Init+0x94>)
 800375e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003762:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003764:	4b1a      	ldr	r3, [pc, #104]	@ (80037d0 <MX_USART2_UART_Init+0x94>)
 8003766:	220c      	movs	r2, #12
 8003768:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800376a:	4b19      	ldr	r3, [pc, #100]	@ (80037d0 <MX_USART2_UART_Init+0x94>)
 800376c:	2200      	movs	r2, #0
 800376e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003770:	4b17      	ldr	r3, [pc, #92]	@ (80037d0 <MX_USART2_UART_Init+0x94>)
 8003772:	2200      	movs	r2, #0
 8003774:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003776:	4b16      	ldr	r3, [pc, #88]	@ (80037d0 <MX_USART2_UART_Init+0x94>)
 8003778:	2200      	movs	r2, #0
 800377a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800377c:	4b14      	ldr	r3, [pc, #80]	@ (80037d0 <MX_USART2_UART_Init+0x94>)
 800377e:	2200      	movs	r2, #0
 8003780:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003782:	4b13      	ldr	r3, [pc, #76]	@ (80037d0 <MX_USART2_UART_Init+0x94>)
 8003784:	2200      	movs	r2, #0
 8003786:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003788:	4811      	ldr	r0, [pc, #68]	@ (80037d0 <MX_USART2_UART_Init+0x94>)
 800378a:	f008 fd28 	bl	800c1de <HAL_UART_Init>
 800378e:	4603      	mov	r3, r0
 8003790:	2b00      	cmp	r3, #0
 8003792:	d001      	beq.n	8003798 <MX_USART2_UART_Init+0x5c>
  {
    Error_Handler();
 8003794:	f000 f8d6 	bl	8003944 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003798:	2100      	movs	r1, #0
 800379a:	480d      	ldr	r0, [pc, #52]	@ (80037d0 <MX_USART2_UART_Init+0x94>)
 800379c:	f00a f969 	bl	800da72 <HAL_UARTEx_SetTxFifoThreshold>
 80037a0:	4603      	mov	r3, r0
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d001      	beq.n	80037aa <MX_USART2_UART_Init+0x6e>
  {
    Error_Handler();
 80037a6:	f000 f8cd 	bl	8003944 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80037aa:	2100      	movs	r1, #0
 80037ac:	4808      	ldr	r0, [pc, #32]	@ (80037d0 <MX_USART2_UART_Init+0x94>)
 80037ae:	f00a f99e 	bl	800daee <HAL_UARTEx_SetRxFifoThreshold>
 80037b2:	4603      	mov	r3, r0
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d001      	beq.n	80037bc <MX_USART2_UART_Init+0x80>
  {
    Error_Handler();
 80037b8:	f000 f8c4 	bl	8003944 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80037bc:	4804      	ldr	r0, [pc, #16]	@ (80037d0 <MX_USART2_UART_Init+0x94>)
 80037be:	f00a f91f 	bl	800da00 <HAL_UARTEx_DisableFifoMode>
 80037c2:	4603      	mov	r3, r0
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d001      	beq.n	80037cc <MX_USART2_UART_Init+0x90>
  {
    Error_Handler();
 80037c8:	f000 f8bc 	bl	8003944 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80037cc:	bf00      	nop
 80037ce:	bd80      	pop	{r7, pc}
 80037d0:	20000580 	.word	0x20000580
 80037d4:	40004400 	.word	0x40004400

080037d8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80037d8:	b580      	push	{r7, lr}
 80037da:	b084      	sub	sp, #16
 80037dc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80037de:	4b20      	ldr	r3, [pc, #128]	@ (8003860 <MX_DMA_Init+0x88>)
 80037e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80037e2:	4a1f      	ldr	r2, [pc, #124]	@ (8003860 <MX_DMA_Init+0x88>)
 80037e4:	f043 0304 	orr.w	r3, r3, #4
 80037e8:	6493      	str	r3, [r2, #72]	@ 0x48
 80037ea:	4b1d      	ldr	r3, [pc, #116]	@ (8003860 <MX_DMA_Init+0x88>)
 80037ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80037ee:	f003 0304 	and.w	r3, r3, #4
 80037f2:	60fb      	str	r3, [r7, #12]
 80037f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80037f6:	4b1a      	ldr	r3, [pc, #104]	@ (8003860 <MX_DMA_Init+0x88>)
 80037f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80037fa:	4a19      	ldr	r2, [pc, #100]	@ (8003860 <MX_DMA_Init+0x88>)
 80037fc:	f043 0301 	orr.w	r3, r3, #1
 8003800:	6493      	str	r3, [r2, #72]	@ 0x48
 8003802:	4b17      	ldr	r3, [pc, #92]	@ (8003860 <MX_DMA_Init+0x88>)
 8003804:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003806:	f003 0301 	and.w	r3, r3, #1
 800380a:	60bb      	str	r3, [r7, #8]
 800380c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_DMA2_CLK_ENABLE();
 800380e:	4b14      	ldr	r3, [pc, #80]	@ (8003860 <MX_DMA_Init+0x88>)
 8003810:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003812:	4a13      	ldr	r2, [pc, #76]	@ (8003860 <MX_DMA_Init+0x88>)
 8003814:	f043 0302 	orr.w	r3, r3, #2
 8003818:	6493      	str	r3, [r2, #72]	@ 0x48
 800381a:	4b11      	ldr	r3, [pc, #68]	@ (8003860 <MX_DMA_Init+0x88>)
 800381c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800381e:	f003 0302 	and.w	r3, r3, #2
 8003822:	607b      	str	r3, [r7, #4]
 8003824:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8003826:	2200      	movs	r2, #0
 8003828:	2100      	movs	r1, #0
 800382a:	200b      	movs	r0, #11
 800382c:	f004 fd33 	bl	8008296 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8003830:	200b      	movs	r0, #11
 8003832:	f004 fd4a 	bl	80082ca <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8003836:	2200      	movs	r2, #0
 8003838:	2100      	movs	r1, #0
 800383a:	200c      	movs	r0, #12
 800383c:	f004 fd2b 	bl	8008296 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8003840:	200c      	movs	r0, #12
 8003842:	f004 fd42 	bl	80082ca <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel1_IRQn, 0, 0);
 8003846:	2200      	movs	r2, #0
 8003848:	2100      	movs	r1, #0
 800384a:	2038      	movs	r0, #56	@ 0x38
 800384c:	f004 fd23 	bl	8008296 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 8003850:	2038      	movs	r0, #56	@ 0x38
 8003852:	f004 fd3a 	bl	80082ca <HAL_NVIC_EnableIRQ>

}
 8003856:	bf00      	nop
 8003858:	3710      	adds	r7, #16
 800385a:	46bd      	mov	sp, r7
 800385c:	bd80      	pop	{r7, pc}
 800385e:	bf00      	nop
 8003860:	40021000 	.word	0x40021000

08003864 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003864:	b580      	push	{r7, lr}
 8003866:	b08a      	sub	sp, #40	@ 0x28
 8003868:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800386a:	f107 0314 	add.w	r3, r7, #20
 800386e:	2200      	movs	r2, #0
 8003870:	601a      	str	r2, [r3, #0]
 8003872:	605a      	str	r2, [r3, #4]
 8003874:	609a      	str	r2, [r3, #8]
 8003876:	60da      	str	r2, [r3, #12]
 8003878:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800387a:	4b30      	ldr	r3, [pc, #192]	@ (800393c <MX_GPIO_Init+0xd8>)
 800387c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800387e:	4a2f      	ldr	r2, [pc, #188]	@ (800393c <MX_GPIO_Init+0xd8>)
 8003880:	f043 0304 	orr.w	r3, r3, #4
 8003884:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003886:	4b2d      	ldr	r3, [pc, #180]	@ (800393c <MX_GPIO_Init+0xd8>)
 8003888:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800388a:	f003 0304 	and.w	r3, r3, #4
 800388e:	613b      	str	r3, [r7, #16]
 8003890:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003892:	4b2a      	ldr	r3, [pc, #168]	@ (800393c <MX_GPIO_Init+0xd8>)
 8003894:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003896:	4a29      	ldr	r2, [pc, #164]	@ (800393c <MX_GPIO_Init+0xd8>)
 8003898:	f043 0320 	orr.w	r3, r3, #32
 800389c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800389e:	4b27      	ldr	r3, [pc, #156]	@ (800393c <MX_GPIO_Init+0xd8>)
 80038a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80038a2:	f003 0320 	and.w	r3, r3, #32
 80038a6:	60fb      	str	r3, [r7, #12]
 80038a8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80038aa:	4b24      	ldr	r3, [pc, #144]	@ (800393c <MX_GPIO_Init+0xd8>)
 80038ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80038ae:	4a23      	ldr	r2, [pc, #140]	@ (800393c <MX_GPIO_Init+0xd8>)
 80038b0:	f043 0301 	orr.w	r3, r3, #1
 80038b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80038b6:	4b21      	ldr	r3, [pc, #132]	@ (800393c <MX_GPIO_Init+0xd8>)
 80038b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80038ba:	f003 0301 	and.w	r3, r3, #1
 80038be:	60bb      	str	r3, [r7, #8]
 80038c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80038c2:	4b1e      	ldr	r3, [pc, #120]	@ (800393c <MX_GPIO_Init+0xd8>)
 80038c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80038c6:	4a1d      	ldr	r2, [pc, #116]	@ (800393c <MX_GPIO_Init+0xd8>)
 80038c8:	f043 0302 	orr.w	r3, r3, #2
 80038cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80038ce:	4b1b      	ldr	r3, [pc, #108]	@ (800393c <MX_GPIO_Init+0xd8>)
 80038d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80038d2:	f003 0302 	and.w	r3, r3, #2
 80038d6:	607b      	str	r3, [r7, #4]
 80038d8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PWM_GPIO_Port, PWM_Pin, GPIO_PIN_RESET);
 80038da:	2200      	movs	r2, #0
 80038dc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80038e0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80038e4:	f005 fca0 	bl	8009228 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PWM_Pin */
  GPIO_InitStruct.Pin = PWM_Pin;
 80038e8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80038ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80038ee:	2301      	movs	r3, #1
 80038f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038f2:	2300      	movs	r3, #0
 80038f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80038f6:	2300      	movs	r3, #0
 80038f8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(PWM_GPIO_Port, &GPIO_InitStruct);
 80038fa:	f107 0314 	add.w	r3, r7, #20
 80038fe:	4619      	mov	r1, r3
 8003900:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003904:	f005 fb0e 	bl	8008f24 <HAL_GPIO_Init>

  /*Configure GPIO pin : Input_Encoder_Z_Pin */
  GPIO_InitStruct.Pin = Input_Encoder_Z_Pin;
 8003908:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800390c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800390e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8003912:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003914:	2300      	movs	r3, #0
 8003916:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Input_Encoder_Z_GPIO_Port, &GPIO_InitStruct);
 8003918:	f107 0314 	add.w	r3, r7, #20
 800391c:	4619      	mov	r1, r3
 800391e:	4808      	ldr	r0, [pc, #32]	@ (8003940 <MX_GPIO_Init+0xdc>)
 8003920:	f005 fb00 	bl	8008f24 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8003924:	2200      	movs	r2, #0
 8003926:	2100      	movs	r1, #0
 8003928:	2017      	movs	r0, #23
 800392a:	f004 fcb4 	bl	8008296 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800392e:	2017      	movs	r0, #23
 8003930:	f004 fccb 	bl	80082ca <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8003934:	bf00      	nop
 8003936:	3728      	adds	r7, #40	@ 0x28
 8003938:	46bd      	mov	sp, r7
 800393a:	bd80      	pop	{r7, pc}
 800393c:	40021000 	.word	0x40021000
 8003940:	48000400 	.word	0x48000400

08003944 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003944:	b480      	push	{r7}
 8003946:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003948:	b672      	cpsid	i
}
 800394a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800394c:	bf00      	nop
 800394e:	e7fd      	b.n	800394c <Error_Handler+0x8>

08003950 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003950:	b580      	push	{r7, lr}
 8003952:	b082      	sub	sp, #8
 8003954:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003956:	4b0f      	ldr	r3, [pc, #60]	@ (8003994 <HAL_MspInit+0x44>)
 8003958:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800395a:	4a0e      	ldr	r2, [pc, #56]	@ (8003994 <HAL_MspInit+0x44>)
 800395c:	f043 0301 	orr.w	r3, r3, #1
 8003960:	6613      	str	r3, [r2, #96]	@ 0x60
 8003962:	4b0c      	ldr	r3, [pc, #48]	@ (8003994 <HAL_MspInit+0x44>)
 8003964:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003966:	f003 0301 	and.w	r3, r3, #1
 800396a:	607b      	str	r3, [r7, #4]
 800396c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800396e:	4b09      	ldr	r3, [pc, #36]	@ (8003994 <HAL_MspInit+0x44>)
 8003970:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003972:	4a08      	ldr	r2, [pc, #32]	@ (8003994 <HAL_MspInit+0x44>)
 8003974:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003978:	6593      	str	r3, [r2, #88]	@ 0x58
 800397a:	4b06      	ldr	r3, [pc, #24]	@ (8003994 <HAL_MspInit+0x44>)
 800397c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800397e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003982:	603b      	str	r3, [r7, #0]
 8003984:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8003986:	f005 fe31 	bl	80095ec <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800398a:	bf00      	nop
 800398c:	3708      	adds	r7, #8
 800398e:	46bd      	mov	sp, r7
 8003990:	bd80      	pop	{r7, pc}
 8003992:	bf00      	nop
 8003994:	40021000 	.word	0x40021000

08003998 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003998:	b580      	push	{r7, lr}
 800399a:	b09e      	sub	sp, #120	@ 0x78
 800399c:	af00      	add	r7, sp, #0
 800399e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039a0:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80039a4:	2200      	movs	r2, #0
 80039a6:	601a      	str	r2, [r3, #0]
 80039a8:	605a      	str	r2, [r3, #4]
 80039aa:	609a      	str	r2, [r3, #8]
 80039ac:	60da      	str	r2, [r3, #12]
 80039ae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80039b0:	f107 0320 	add.w	r3, r7, #32
 80039b4:	2244      	movs	r2, #68	@ 0x44
 80039b6:	2100      	movs	r1, #0
 80039b8:	4618      	mov	r0, r3
 80039ba:	f00a f925 	bl	800dc08 <memset>
  if(hadc->Instance==ADC1)
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80039c6:	d15e      	bne.n	8003a86 <HAL_ADC_MspInit+0xee>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80039c8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80039cc:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 80039ce:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80039d2:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80039d4:	f107 0320 	add.w	r3, r7, #32
 80039d8:	4618      	mov	r0, r3
 80039da:	f006 fb45 	bl	800a068 <HAL_RCCEx_PeriphCLKConfig>
 80039de:	4603      	mov	r3, r0
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d001      	beq.n	80039e8 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 80039e4:	f7ff ffae 	bl	8003944 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 80039e8:	4b64      	ldr	r3, [pc, #400]	@ (8003b7c <HAL_ADC_MspInit+0x1e4>)
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	3301      	adds	r3, #1
 80039ee:	4a63      	ldr	r2, [pc, #396]	@ (8003b7c <HAL_ADC_MspInit+0x1e4>)
 80039f0:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80039f2:	4b62      	ldr	r3, [pc, #392]	@ (8003b7c <HAL_ADC_MspInit+0x1e4>)
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	2b01      	cmp	r3, #1
 80039f8:	d10b      	bne.n	8003a12 <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80039fa:	4b61      	ldr	r3, [pc, #388]	@ (8003b80 <HAL_ADC_MspInit+0x1e8>)
 80039fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039fe:	4a60      	ldr	r2, [pc, #384]	@ (8003b80 <HAL_ADC_MspInit+0x1e8>)
 8003a00:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003a04:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003a06:	4b5e      	ldr	r3, [pc, #376]	@ (8003b80 <HAL_ADC_MspInit+0x1e8>)
 8003a08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a0a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003a0e:	61fb      	str	r3, [r7, #28]
 8003a10:	69fb      	ldr	r3, [r7, #28]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a12:	4b5b      	ldr	r3, [pc, #364]	@ (8003b80 <HAL_ADC_MspInit+0x1e8>)
 8003a14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a16:	4a5a      	ldr	r2, [pc, #360]	@ (8003b80 <HAL_ADC_MspInit+0x1e8>)
 8003a18:	f043 0301 	orr.w	r3, r3, #1
 8003a1c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003a1e:	4b58      	ldr	r3, [pc, #352]	@ (8003b80 <HAL_ADC_MspInit+0x1e8>)
 8003a20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a22:	f003 0301 	and.w	r3, r3, #1
 8003a26:	61bb      	str	r3, [r7, #24]
 8003a28:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a2a:	4b55      	ldr	r3, [pc, #340]	@ (8003b80 <HAL_ADC_MspInit+0x1e8>)
 8003a2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a2e:	4a54      	ldr	r2, [pc, #336]	@ (8003b80 <HAL_ADC_MspInit+0x1e8>)
 8003a30:	f043 0302 	orr.w	r3, r3, #2
 8003a34:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003a36:	4b52      	ldr	r3, [pc, #328]	@ (8003b80 <HAL_ADC_MspInit+0x1e8>)
 8003a38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a3a:	f003 0302 	and.w	r3, r3, #2
 8003a3e:	617b      	str	r3, [r7, #20]
 8003a40:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA2     ------> ADC1_IN3
    PB1     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003a42:	2304      	movs	r3, #4
 8003a44:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003a46:	2303      	movs	r3, #3
 8003a48:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a4a:	2300      	movs	r3, #0
 8003a4c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a4e:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8003a52:	4619      	mov	r1, r3
 8003a54:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003a58:	f005 fa64 	bl	8008f24 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8003a5c:	2302      	movs	r3, #2
 8003a5e:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003a60:	2303      	movs	r3, #3
 8003a62:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a64:	2300      	movs	r3, #0
 8003a66:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a68:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8003a6c:	4619      	mov	r1, r3
 8003a6e:	4845      	ldr	r0, [pc, #276]	@ (8003b84 <HAL_ADC_MspInit+0x1ec>)
 8003a70:	f005 fa58 	bl	8008f24 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8003a74:	2200      	movs	r2, #0
 8003a76:	2100      	movs	r1, #0
 8003a78:	2012      	movs	r0, #18
 8003a7a:	f004 fc0c 	bl	8008296 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8003a7e:	2012      	movs	r0, #18
 8003a80:	f004 fc23 	bl	80082ca <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN ADC2_MspInit 1 */

    /* USER CODE END ADC2_MspInit 1 */
  }

}
 8003a84:	e076      	b.n	8003b74 <HAL_ADC_MspInit+0x1dc>
  else if(hadc->Instance==ADC2)
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	4a3f      	ldr	r2, [pc, #252]	@ (8003b88 <HAL_ADC_MspInit+0x1f0>)
 8003a8c:	4293      	cmp	r3, r2
 8003a8e:	d171      	bne.n	8003b74 <HAL_ADC_MspInit+0x1dc>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8003a90:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003a94:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 8003a96:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8003a9a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003a9c:	f107 0320 	add.w	r3, r7, #32
 8003aa0:	4618      	mov	r0, r3
 8003aa2:	f006 fae1 	bl	800a068 <HAL_RCCEx_PeriphCLKConfig>
 8003aa6:	4603      	mov	r3, r0
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d001      	beq.n	8003ab0 <HAL_ADC_MspInit+0x118>
      Error_Handler();
 8003aac:	f7ff ff4a 	bl	8003944 <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8003ab0:	4b32      	ldr	r3, [pc, #200]	@ (8003b7c <HAL_ADC_MspInit+0x1e4>)
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	3301      	adds	r3, #1
 8003ab6:	4a31      	ldr	r2, [pc, #196]	@ (8003b7c <HAL_ADC_MspInit+0x1e4>)
 8003ab8:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8003aba:	4b30      	ldr	r3, [pc, #192]	@ (8003b7c <HAL_ADC_MspInit+0x1e4>)
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	2b01      	cmp	r3, #1
 8003ac0:	d10b      	bne.n	8003ada <HAL_ADC_MspInit+0x142>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8003ac2:	4b2f      	ldr	r3, [pc, #188]	@ (8003b80 <HAL_ADC_MspInit+0x1e8>)
 8003ac4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ac6:	4a2e      	ldr	r2, [pc, #184]	@ (8003b80 <HAL_ADC_MspInit+0x1e8>)
 8003ac8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003acc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003ace:	4b2c      	ldr	r3, [pc, #176]	@ (8003b80 <HAL_ADC_MspInit+0x1e8>)
 8003ad0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ad2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003ad6:	613b      	str	r3, [r7, #16]
 8003ad8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003ada:	4b29      	ldr	r3, [pc, #164]	@ (8003b80 <HAL_ADC_MspInit+0x1e8>)
 8003adc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ade:	4a28      	ldr	r2, [pc, #160]	@ (8003b80 <HAL_ADC_MspInit+0x1e8>)
 8003ae0:	f043 0301 	orr.w	r3, r3, #1
 8003ae4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003ae6:	4b26      	ldr	r3, [pc, #152]	@ (8003b80 <HAL_ADC_MspInit+0x1e8>)
 8003ae8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003aea:	f003 0301 	and.w	r3, r3, #1
 8003aee:	60fb      	str	r3, [r7, #12]
 8003af0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_6;
 8003af2:	2341      	movs	r3, #65	@ 0x41
 8003af4:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003af6:	2303      	movs	r3, #3
 8003af8:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003afa:	2300      	movs	r3, #0
 8003afc:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003afe:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8003b02:	4619      	mov	r1, r3
 8003b04:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003b08:	f005 fa0c 	bl	8008f24 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA1_Channel2;
 8003b0c:	4b1f      	ldr	r3, [pc, #124]	@ (8003b8c <HAL_ADC_MspInit+0x1f4>)
 8003b0e:	4a20      	ldr	r2, [pc, #128]	@ (8003b90 <HAL_ADC_MspInit+0x1f8>)
 8003b10:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Request = DMA_REQUEST_ADC2;
 8003b12:	4b1e      	ldr	r3, [pc, #120]	@ (8003b8c <HAL_ADC_MspInit+0x1f4>)
 8003b14:	2224      	movs	r2, #36	@ 0x24
 8003b16:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003b18:	4b1c      	ldr	r3, [pc, #112]	@ (8003b8c <HAL_ADC_MspInit+0x1f4>)
 8003b1a:	2200      	movs	r2, #0
 8003b1c:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8003b1e:	4b1b      	ldr	r3, [pc, #108]	@ (8003b8c <HAL_ADC_MspInit+0x1f4>)
 8003b20:	2200      	movs	r2, #0
 8003b22:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8003b24:	4b19      	ldr	r3, [pc, #100]	@ (8003b8c <HAL_ADC_MspInit+0x1f4>)
 8003b26:	2280      	movs	r2, #128	@ 0x80
 8003b28:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003b2a:	4b18      	ldr	r3, [pc, #96]	@ (8003b8c <HAL_ADC_MspInit+0x1f4>)
 8003b2c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003b30:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003b32:	4b16      	ldr	r3, [pc, #88]	@ (8003b8c <HAL_ADC_MspInit+0x1f4>)
 8003b34:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003b38:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_NORMAL;
 8003b3a:	4b14      	ldr	r3, [pc, #80]	@ (8003b8c <HAL_ADC_MspInit+0x1f4>)
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_MEDIUM;
 8003b40:	4b12      	ldr	r3, [pc, #72]	@ (8003b8c <HAL_ADC_MspInit+0x1f4>)
 8003b42:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003b46:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8003b48:	4810      	ldr	r0, [pc, #64]	@ (8003b8c <HAL_ADC_MspInit+0x1f4>)
 8003b4a:	f004 feb9 	bl	80088c0 <HAL_DMA_Init>
 8003b4e:	4603      	mov	r3, r0
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d001      	beq.n	8003b58 <HAL_ADC_MspInit+0x1c0>
      Error_Handler();
 8003b54:	f7ff fef6 	bl	8003944 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	4a0c      	ldr	r2, [pc, #48]	@ (8003b8c <HAL_ADC_MspInit+0x1f4>)
 8003b5c:	655a      	str	r2, [r3, #84]	@ 0x54
 8003b5e:	4a0b      	ldr	r2, [pc, #44]	@ (8003b8c <HAL_ADC_MspInit+0x1f4>)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8003b64:	2200      	movs	r2, #0
 8003b66:	2100      	movs	r1, #0
 8003b68:	2012      	movs	r0, #18
 8003b6a:	f004 fb94 	bl	8008296 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8003b6e:	2012      	movs	r0, #18
 8003b70:	f004 fbab 	bl	80082ca <HAL_NVIC_EnableIRQ>
}
 8003b74:	bf00      	nop
 8003b76:	3778      	adds	r7, #120	@ 0x78
 8003b78:	46bd      	mov	sp, r7
 8003b7a:	bd80      	pop	{r7, pc}
 8003b7c:	200006d4 	.word	0x200006d4
 8003b80:	40021000 	.word	0x40021000
 8003b84:	48000400 	.word	0x48000400
 8003b88:	50000100 	.word	0x50000100
 8003b8c:	200002f4 	.word	0x200002f4
 8003b90:	4002001c 	.word	0x4002001c

08003b94 <HAL_COMP_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcomp: COMP handle pointer
  * @retval None
  */
void HAL_COMP_MspInit(COMP_HandleTypeDef* hcomp)
{
 8003b94:	b580      	push	{r7, lr}
 8003b96:	b08a      	sub	sp, #40	@ 0x28
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b9c:	f107 0314 	add.w	r3, r7, #20
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	601a      	str	r2, [r3, #0]
 8003ba4:	605a      	str	r2, [r3, #4]
 8003ba6:	609a      	str	r2, [r3, #8]
 8003ba8:	60da      	str	r2, [r3, #12]
 8003baa:	611a      	str	r2, [r3, #16]
  if(hcomp->Instance==COMP1)
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	4a3a      	ldr	r2, [pc, #232]	@ (8003c9c <HAL_COMP_MspInit+0x108>)
 8003bb2:	4293      	cmp	r3, r2
 8003bb4:	d121      	bne.n	8003bfa <HAL_COMP_MspInit+0x66>
  {
    /* USER CODE BEGIN COMP1_MspInit 0 */

    /* USER CODE END COMP1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003bb6:	4b3a      	ldr	r3, [pc, #232]	@ (8003ca0 <HAL_COMP_MspInit+0x10c>)
 8003bb8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003bba:	4a39      	ldr	r2, [pc, #228]	@ (8003ca0 <HAL_COMP_MspInit+0x10c>)
 8003bbc:	f043 0301 	orr.w	r3, r3, #1
 8003bc0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003bc2:	4b37      	ldr	r3, [pc, #220]	@ (8003ca0 <HAL_COMP_MspInit+0x10c>)
 8003bc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003bc6:	f003 0301 	and.w	r3, r3, #1
 8003bca:	613b      	str	r3, [r7, #16]
 8003bcc:	693b      	ldr	r3, [r7, #16]
    /**COMP1 GPIO Configuration
    PA1     ------> COMP1_INP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8003bce:	2302      	movs	r3, #2
 8003bd0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003bd2:	2303      	movs	r3, #3
 8003bd4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bd6:	2300      	movs	r3, #0
 8003bd8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003bda:	f107 0314 	add.w	r3, r7, #20
 8003bde:	4619      	mov	r1, r3
 8003be0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003be4:	f005 f99e 	bl	8008f24 <HAL_GPIO_Init>

    /* COMP1 interrupt Init */
    HAL_NVIC_SetPriority(COMP1_2_3_IRQn, 0, 0);
 8003be8:	2200      	movs	r2, #0
 8003bea:	2100      	movs	r1, #0
 8003bec:	2040      	movs	r0, #64	@ 0x40
 8003bee:	f004 fb52 	bl	8008296 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(COMP1_2_3_IRQn);
 8003bf2:	2040      	movs	r0, #64	@ 0x40
 8003bf4:	f004 fb69 	bl	80082ca <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN COMP4_MspInit 1 */

    /* USER CODE END COMP4_MspInit 1 */
  }

}
 8003bf8:	e04b      	b.n	8003c92 <HAL_COMP_MspInit+0xfe>
  else if(hcomp->Instance==COMP2)
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	4a29      	ldr	r2, [pc, #164]	@ (8003ca4 <HAL_COMP_MspInit+0x110>)
 8003c00:	4293      	cmp	r3, r2
 8003c02:	d121      	bne.n	8003c48 <HAL_COMP_MspInit+0xb4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c04:	4b26      	ldr	r3, [pc, #152]	@ (8003ca0 <HAL_COMP_MspInit+0x10c>)
 8003c06:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c08:	4a25      	ldr	r2, [pc, #148]	@ (8003ca0 <HAL_COMP_MspInit+0x10c>)
 8003c0a:	f043 0301 	orr.w	r3, r3, #1
 8003c0e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003c10:	4b23      	ldr	r3, [pc, #140]	@ (8003ca0 <HAL_COMP_MspInit+0x10c>)
 8003c12:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c14:	f003 0301 	and.w	r3, r3, #1
 8003c18:	60fb      	str	r3, [r7, #12]
 8003c1a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8003c1c:	2380      	movs	r3, #128	@ 0x80
 8003c1e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003c20:	2303      	movs	r3, #3
 8003c22:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c24:	2300      	movs	r3, #0
 8003c26:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c28:	f107 0314 	add.w	r3, r7, #20
 8003c2c:	4619      	mov	r1, r3
 8003c2e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003c32:	f005 f977 	bl	8008f24 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(COMP1_2_3_IRQn, 0, 0);
 8003c36:	2200      	movs	r2, #0
 8003c38:	2100      	movs	r1, #0
 8003c3a:	2040      	movs	r0, #64	@ 0x40
 8003c3c:	f004 fb2b 	bl	8008296 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(COMP1_2_3_IRQn);
 8003c40:	2040      	movs	r0, #64	@ 0x40
 8003c42:	f004 fb42 	bl	80082ca <HAL_NVIC_EnableIRQ>
}
 8003c46:	e024      	b.n	8003c92 <HAL_COMP_MspInit+0xfe>
  else if(hcomp->Instance==COMP4)
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	4a16      	ldr	r2, [pc, #88]	@ (8003ca8 <HAL_COMP_MspInit+0x114>)
 8003c4e:	4293      	cmp	r3, r2
 8003c50:	d11f      	bne.n	8003c92 <HAL_COMP_MspInit+0xfe>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003c52:	4b13      	ldr	r3, [pc, #76]	@ (8003ca0 <HAL_COMP_MspInit+0x10c>)
 8003c54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c56:	4a12      	ldr	r2, [pc, #72]	@ (8003ca0 <HAL_COMP_MspInit+0x10c>)
 8003c58:	f043 0302 	orr.w	r3, r3, #2
 8003c5c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003c5e:	4b10      	ldr	r3, [pc, #64]	@ (8003ca0 <HAL_COMP_MspInit+0x10c>)
 8003c60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c62:	f003 0302 	and.w	r3, r3, #2
 8003c66:	60bb      	str	r3, [r7, #8]
 8003c68:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003c6a:	2301      	movs	r3, #1
 8003c6c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003c6e:	2303      	movs	r3, #3
 8003c70:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c72:	2300      	movs	r3, #0
 8003c74:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c76:	f107 0314 	add.w	r3, r7, #20
 8003c7a:	4619      	mov	r1, r3
 8003c7c:	480b      	ldr	r0, [pc, #44]	@ (8003cac <HAL_COMP_MspInit+0x118>)
 8003c7e:	f005 f951 	bl	8008f24 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(COMP4_IRQn, 0, 0);
 8003c82:	2200      	movs	r2, #0
 8003c84:	2100      	movs	r1, #0
 8003c86:	2041      	movs	r0, #65	@ 0x41
 8003c88:	f004 fb05 	bl	8008296 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(COMP4_IRQn);
 8003c8c:	2041      	movs	r0, #65	@ 0x41
 8003c8e:	f004 fb1c 	bl	80082ca <HAL_NVIC_EnableIRQ>
}
 8003c92:	bf00      	nop
 8003c94:	3728      	adds	r7, #40	@ 0x28
 8003c96:	46bd      	mov	sp, r7
 8003c98:	bd80      	pop	{r7, pc}
 8003c9a:	bf00      	nop
 8003c9c:	40010200 	.word	0x40010200
 8003ca0:	40021000 	.word	0x40021000
 8003ca4:	40010204 	.word	0x40010204
 8003ca8:	4001020c 	.word	0x4001020c
 8003cac:	48000400 	.word	0x48000400

08003cb0 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8003cb0:	b580      	push	{r7, lr}
 8003cb2:	b084      	sub	sp, #16
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	6078      	str	r0, [r7, #4]
  if(hdac->Instance==DAC1)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	4a1a      	ldr	r2, [pc, #104]	@ (8003d28 <HAL_DAC_MspInit+0x78>)
 8003cbe:	4293      	cmp	r3, r2
 8003cc0:	d114      	bne.n	8003cec <HAL_DAC_MspInit+0x3c>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8003cc2:	4b1a      	ldr	r3, [pc, #104]	@ (8003d2c <HAL_DAC_MspInit+0x7c>)
 8003cc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003cc6:	4a19      	ldr	r2, [pc, #100]	@ (8003d2c <HAL_DAC_MspInit+0x7c>)
 8003cc8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ccc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003cce:	4b17      	ldr	r3, [pc, #92]	@ (8003d2c <HAL_DAC_MspInit+0x7c>)
 8003cd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003cd2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003cd6:	60fb      	str	r3, [r7, #12]
 8003cd8:	68fb      	ldr	r3, [r7, #12]
    /* DAC1 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8003cda:	2200      	movs	r2, #0
 8003cdc:	2100      	movs	r1, #0
 8003cde:	2036      	movs	r0, #54	@ 0x36
 8003ce0:	f004 fad9 	bl	8008296 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003ce4:	2036      	movs	r0, #54	@ 0x36
 8003ce6:	f004 faf0 	bl	80082ca <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN DAC3_MspInit 1 */

    /* USER CODE END DAC3_MspInit 1 */
  }

}
 8003cea:	e018      	b.n	8003d1e <HAL_DAC_MspInit+0x6e>
  else if(hdac->Instance==DAC3)
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	4a0f      	ldr	r2, [pc, #60]	@ (8003d30 <HAL_DAC_MspInit+0x80>)
 8003cf2:	4293      	cmp	r3, r2
 8003cf4:	d113      	bne.n	8003d1e <HAL_DAC_MspInit+0x6e>
    __HAL_RCC_DAC3_CLK_ENABLE();
 8003cf6:	4b0d      	ldr	r3, [pc, #52]	@ (8003d2c <HAL_DAC_MspInit+0x7c>)
 8003cf8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003cfa:	4a0c      	ldr	r2, [pc, #48]	@ (8003d2c <HAL_DAC_MspInit+0x7c>)
 8003cfc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003d00:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003d02:	4b0a      	ldr	r3, [pc, #40]	@ (8003d2c <HAL_DAC_MspInit+0x7c>)
 8003d04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d06:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003d0a:	60bb      	str	r3, [r7, #8]
 8003d0c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8003d0e:	2200      	movs	r2, #0
 8003d10:	2100      	movs	r1, #0
 8003d12:	2036      	movs	r0, #54	@ 0x36
 8003d14:	f004 fabf 	bl	8008296 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003d18:	2036      	movs	r0, #54	@ 0x36
 8003d1a:	f004 fad6 	bl	80082ca <HAL_NVIC_EnableIRQ>
}
 8003d1e:	bf00      	nop
 8003d20:	3710      	adds	r7, #16
 8003d22:	46bd      	mov	sp, r7
 8003d24:	bd80      	pop	{r7, pc}
 8003d26:	bf00      	nop
 8003d28:	50000800 	.word	0x50000800
 8003d2c:	40021000 	.word	0x40021000
 8003d30:	50001000 	.word	0x50001000

08003d34 <HAL_OPAMP_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hopamp: OPAMP handle pointer
  * @retval None
  */
void HAL_OPAMP_MspInit(OPAMP_HandleTypeDef* hopamp)
{
 8003d34:	b580      	push	{r7, lr}
 8003d36:	b08a      	sub	sp, #40	@ 0x28
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d3c:	f107 0314 	add.w	r3, r7, #20
 8003d40:	2200      	movs	r2, #0
 8003d42:	601a      	str	r2, [r3, #0]
 8003d44:	605a      	str	r2, [r3, #4]
 8003d46:	609a      	str	r2, [r3, #8]
 8003d48:	60da      	str	r2, [r3, #12]
 8003d4a:	611a      	str	r2, [r3, #16]
  if(hopamp->Instance==OPAMP1)
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	4a2e      	ldr	r2, [pc, #184]	@ (8003e0c <HAL_OPAMP_MspInit+0xd8>)
 8003d52:	4293      	cmp	r3, r2
 8003d54:	d119      	bne.n	8003d8a <HAL_OPAMP_MspInit+0x56>
  {
    /* USER CODE BEGIN OPAMP1_MspInit 0 */

    /* USER CODE END OPAMP1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d56:	4b2e      	ldr	r3, [pc, #184]	@ (8003e10 <HAL_OPAMP_MspInit+0xdc>)
 8003d58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d5a:	4a2d      	ldr	r2, [pc, #180]	@ (8003e10 <HAL_OPAMP_MspInit+0xdc>)
 8003d5c:	f043 0301 	orr.w	r3, r3, #1
 8003d60:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003d62:	4b2b      	ldr	r3, [pc, #172]	@ (8003e10 <HAL_OPAMP_MspInit+0xdc>)
 8003d64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d66:	f003 0301 	and.w	r3, r3, #1
 8003d6a:	613b      	str	r3, [r7, #16]
 8003d6c:	693b      	ldr	r3, [r7, #16]
    /**OPAMP1 GPIO Configuration
    PA1     ------> OPAMP1_VINP
    PA2     ------> OPAMP1_VOUT
    PA3     ------> OPAMP1_VINM0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8003d6e:	230e      	movs	r3, #14
 8003d70:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003d72:	2303      	movs	r3, #3
 8003d74:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d76:	2300      	movs	r3, #0
 8003d78:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d7a:	f107 0314 	add.w	r3, r7, #20
 8003d7e:	4619      	mov	r1, r3
 8003d80:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003d84:	f005 f8ce 	bl	8008f24 <HAL_GPIO_Init>
    /* USER CODE BEGIN OPAMP3_MspInit 1 */

    /* USER CODE END OPAMP3_MspInit 1 */
  }

}
 8003d88:	e03b      	b.n	8003e02 <HAL_OPAMP_MspInit+0xce>
  else if(hopamp->Instance==OPAMP2)
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	4a21      	ldr	r2, [pc, #132]	@ (8003e14 <HAL_OPAMP_MspInit+0xe0>)
 8003d90:	4293      	cmp	r3, r2
 8003d92:	d119      	bne.n	8003dc8 <HAL_OPAMP_MspInit+0x94>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d94:	4b1e      	ldr	r3, [pc, #120]	@ (8003e10 <HAL_OPAMP_MspInit+0xdc>)
 8003d96:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d98:	4a1d      	ldr	r2, [pc, #116]	@ (8003e10 <HAL_OPAMP_MspInit+0xdc>)
 8003d9a:	f043 0301 	orr.w	r3, r3, #1
 8003d9e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003da0:	4b1b      	ldr	r3, [pc, #108]	@ (8003e10 <HAL_OPAMP_MspInit+0xdc>)
 8003da2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003da4:	f003 0301 	and.w	r3, r3, #1
 8003da8:	60fb      	str	r3, [r7, #12]
 8003daa:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8003dac:	23e0      	movs	r3, #224	@ 0xe0
 8003dae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003db0:	2303      	movs	r3, #3
 8003db2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003db4:	2300      	movs	r3, #0
 8003db6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003db8:	f107 0314 	add.w	r3, r7, #20
 8003dbc:	4619      	mov	r1, r3
 8003dbe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003dc2:	f005 f8af 	bl	8008f24 <HAL_GPIO_Init>
}
 8003dc6:	e01c      	b.n	8003e02 <HAL_OPAMP_MspInit+0xce>
  else if(hopamp->Instance==OPAMP3)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	4a12      	ldr	r2, [pc, #72]	@ (8003e18 <HAL_OPAMP_MspInit+0xe4>)
 8003dce:	4293      	cmp	r3, r2
 8003dd0:	d117      	bne.n	8003e02 <HAL_OPAMP_MspInit+0xce>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003dd2:	4b0f      	ldr	r3, [pc, #60]	@ (8003e10 <HAL_OPAMP_MspInit+0xdc>)
 8003dd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003dd6:	4a0e      	ldr	r2, [pc, #56]	@ (8003e10 <HAL_OPAMP_MspInit+0xdc>)
 8003dd8:	f043 0302 	orr.w	r3, r3, #2
 8003ddc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003dde:	4b0c      	ldr	r3, [pc, #48]	@ (8003e10 <HAL_OPAMP_MspInit+0xdc>)
 8003de0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003de2:	f003 0302 	and.w	r3, r3, #2
 8003de6:	60bb      	str	r3, [r7, #8]
 8003de8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8003dea:	2307      	movs	r3, #7
 8003dec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003dee:	2303      	movs	r3, #3
 8003df0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003df2:	2300      	movs	r3, #0
 8003df4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003df6:	f107 0314 	add.w	r3, r7, #20
 8003dfa:	4619      	mov	r1, r3
 8003dfc:	4807      	ldr	r0, [pc, #28]	@ (8003e1c <HAL_OPAMP_MspInit+0xe8>)
 8003dfe:	f005 f891 	bl	8008f24 <HAL_GPIO_Init>
}
 8003e02:	bf00      	nop
 8003e04:	3728      	adds	r7, #40	@ 0x28
 8003e06:	46bd      	mov	sp, r7
 8003e08:	bd80      	pop	{r7, pc}
 8003e0a:	bf00      	nop
 8003e0c:	40010300 	.word	0x40010300
 8003e10:	40021000 	.word	0x40021000
 8003e14:	40010304 	.word	0x40010304
 8003e18:	40010308 	.word	0x40010308
 8003e1c:	48000400 	.word	0x48000400

08003e20 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003e20:	b480      	push	{r7}
 8003e22:	b085      	sub	sp, #20
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	4a13      	ldr	r2, [pc, #76]	@ (8003e7c <HAL_TIM_Base_MspInit+0x5c>)
 8003e2e:	4293      	cmp	r3, r2
 8003e30:	d10c      	bne.n	8003e4c <HAL_TIM_Base_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003e32:	4b13      	ldr	r3, [pc, #76]	@ (8003e80 <HAL_TIM_Base_MspInit+0x60>)
 8003e34:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e36:	4a12      	ldr	r2, [pc, #72]	@ (8003e80 <HAL_TIM_Base_MspInit+0x60>)
 8003e38:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003e3c:	6613      	str	r3, [r2, #96]	@ 0x60
 8003e3e:	4b10      	ldr	r3, [pc, #64]	@ (8003e80 <HAL_TIM_Base_MspInit+0x60>)
 8003e40:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e42:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003e46:	60fb      	str	r3, [r7, #12]
 8003e48:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM2_MspInit 1 */

    /* USER CODE END TIM2_MspInit 1 */
  }

}
 8003e4a:	e010      	b.n	8003e6e <HAL_TIM_Base_MspInit+0x4e>
  else if(htim_base->Instance==TIM2)
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e54:	d10b      	bne.n	8003e6e <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003e56:	4b0a      	ldr	r3, [pc, #40]	@ (8003e80 <HAL_TIM_Base_MspInit+0x60>)
 8003e58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e5a:	4a09      	ldr	r2, [pc, #36]	@ (8003e80 <HAL_TIM_Base_MspInit+0x60>)
 8003e5c:	f043 0301 	orr.w	r3, r3, #1
 8003e60:	6593      	str	r3, [r2, #88]	@ 0x58
 8003e62:	4b07      	ldr	r3, [pc, #28]	@ (8003e80 <HAL_TIM_Base_MspInit+0x60>)
 8003e64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e66:	f003 0301 	and.w	r3, r3, #1
 8003e6a:	60bb      	str	r3, [r7, #8]
 8003e6c:	68bb      	ldr	r3, [r7, #8]
}
 8003e6e:	bf00      	nop
 8003e70:	3714      	adds	r7, #20
 8003e72:	46bd      	mov	sp, r7
 8003e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e78:	4770      	bx	lr
 8003e7a:	bf00      	nop
 8003e7c:	40012c00 	.word	0x40012c00
 8003e80:	40021000 	.word	0x40021000

08003e84 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8003e84:	b580      	push	{r7, lr}
 8003e86:	b08a      	sub	sp, #40	@ 0x28
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e8c:	f107 0314 	add.w	r3, r7, #20
 8003e90:	2200      	movs	r2, #0
 8003e92:	601a      	str	r2, [r3, #0]
 8003e94:	605a      	str	r2, [r3, #4]
 8003e96:	609a      	str	r2, [r3, #8]
 8003e98:	60da      	str	r2, [r3, #12]
 8003e9a:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM4)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	4a1b      	ldr	r2, [pc, #108]	@ (8003f10 <HAL_TIM_Encoder_MspInit+0x8c>)
 8003ea2:	4293      	cmp	r3, r2
 8003ea4:	d12f      	bne.n	8003f06 <HAL_TIM_Encoder_MspInit+0x82>
  {
    /* USER CODE BEGIN TIM4_MspInit 0 */

    /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003ea6:	4b1b      	ldr	r3, [pc, #108]	@ (8003f14 <HAL_TIM_Encoder_MspInit+0x90>)
 8003ea8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003eaa:	4a1a      	ldr	r2, [pc, #104]	@ (8003f14 <HAL_TIM_Encoder_MspInit+0x90>)
 8003eac:	f043 0304 	orr.w	r3, r3, #4
 8003eb0:	6593      	str	r3, [r2, #88]	@ 0x58
 8003eb2:	4b18      	ldr	r3, [pc, #96]	@ (8003f14 <HAL_TIM_Encoder_MspInit+0x90>)
 8003eb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003eb6:	f003 0304 	and.w	r3, r3, #4
 8003eba:	613b      	str	r3, [r7, #16]
 8003ebc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003ebe:	4b15      	ldr	r3, [pc, #84]	@ (8003f14 <HAL_TIM_Encoder_MspInit+0x90>)
 8003ec0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ec2:	4a14      	ldr	r2, [pc, #80]	@ (8003f14 <HAL_TIM_Encoder_MspInit+0x90>)
 8003ec4:	f043 0302 	orr.w	r3, r3, #2
 8003ec8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003eca:	4b12      	ldr	r3, [pc, #72]	@ (8003f14 <HAL_TIM_Encoder_MspInit+0x90>)
 8003ecc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ece:	f003 0302 	and.w	r3, r3, #2
 8003ed2:	60fb      	str	r3, [r7, #12]
 8003ed4:	68fb      	ldr	r3, [r7, #12]
    /**TIM4 GPIO Configuration
    PB6     ------> TIM4_CH1
    PB7     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003ed6:	23c0      	movs	r3, #192	@ 0xc0
 8003ed8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003eda:	2302      	movs	r3, #2
 8003edc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ede:	2300      	movs	r3, #0
 8003ee0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ee2:	2300      	movs	r3, #0
 8003ee4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003ee6:	2302      	movs	r3, #2
 8003ee8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003eea:	f107 0314 	add.w	r3, r7, #20
 8003eee:	4619      	mov	r1, r3
 8003ef0:	4809      	ldr	r0, [pc, #36]	@ (8003f18 <HAL_TIM_Encoder_MspInit+0x94>)
 8003ef2:	f005 f817 	bl	8008f24 <HAL_GPIO_Init>

    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	2100      	movs	r1, #0
 8003efa:	201e      	movs	r0, #30
 8003efc:	f004 f9cb 	bl	8008296 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8003f00:	201e      	movs	r0, #30
 8003f02:	f004 f9e2 	bl	80082ca <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM4_MspInit 1 */

  }

}
 8003f06:	bf00      	nop
 8003f08:	3728      	adds	r7, #40	@ 0x28
 8003f0a:	46bd      	mov	sp, r7
 8003f0c:	bd80      	pop	{r7, pc}
 8003f0e:	bf00      	nop
 8003f10:	40000800 	.word	0x40000800
 8003f14:	40021000 	.word	0x40021000
 8003f18:	48000400 	.word	0x48000400

08003f1c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	b08a      	sub	sp, #40	@ 0x28
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f24:	f107 0314 	add.w	r3, r7, #20
 8003f28:	2200      	movs	r2, #0
 8003f2a:	601a      	str	r2, [r3, #0]
 8003f2c:	605a      	str	r2, [r3, #4]
 8003f2e:	609a      	str	r2, [r3, #8]
 8003f30:	60da      	str	r2, [r3, #12]
 8003f32:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	4a2f      	ldr	r2, [pc, #188]	@ (8003ff8 <HAL_TIM_MspPostInit+0xdc>)
 8003f3a:	4293      	cmp	r3, r2
 8003f3c:	d157      	bne.n	8003fee <HAL_TIM_MspPostInit+0xd2>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003f3e:	4b2f      	ldr	r3, [pc, #188]	@ (8003ffc <HAL_TIM_MspPostInit+0xe0>)
 8003f40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f42:	4a2e      	ldr	r2, [pc, #184]	@ (8003ffc <HAL_TIM_MspPostInit+0xe0>)
 8003f44:	f043 0304 	orr.w	r3, r3, #4
 8003f48:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003f4a:	4b2c      	ldr	r3, [pc, #176]	@ (8003ffc <HAL_TIM_MspPostInit+0xe0>)
 8003f4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f4e:	f003 0304 	and.w	r3, r3, #4
 8003f52:	613b      	str	r3, [r7, #16]
 8003f54:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003f56:	4b29      	ldr	r3, [pc, #164]	@ (8003ffc <HAL_TIM_MspPostInit+0xe0>)
 8003f58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f5a:	4a28      	ldr	r2, [pc, #160]	@ (8003ffc <HAL_TIM_MspPostInit+0xe0>)
 8003f5c:	f043 0302 	orr.w	r3, r3, #2
 8003f60:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003f62:	4b26      	ldr	r3, [pc, #152]	@ (8003ffc <HAL_TIM_MspPostInit+0xe0>)
 8003f64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f66:	f003 0302 	and.w	r3, r3, #2
 8003f6a:	60fb      	str	r3, [r7, #12]
 8003f6c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003f6e:	4b23      	ldr	r3, [pc, #140]	@ (8003ffc <HAL_TIM_MspPostInit+0xe0>)
 8003f70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f72:	4a22      	ldr	r2, [pc, #136]	@ (8003ffc <HAL_TIM_MspPostInit+0xe0>)
 8003f74:	f043 0301 	orr.w	r3, r3, #1
 8003f78:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003f7a:	4b20      	ldr	r3, [pc, #128]	@ (8003ffc <HAL_TIM_MspPostInit+0xe0>)
 8003f7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f7e:	f003 0301 	and.w	r3, r3, #1
 8003f82:	60bb      	str	r3, [r7, #8]
 8003f84:	68bb      	ldr	r3, [r7, #8]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA12     ------> TIM1_CH2N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8003f86:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003f8a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f8c:	2302      	movs	r3, #2
 8003f8e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f90:	2300      	movs	r3, #0
 8003f92:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f94:	2300      	movs	r3, #0
 8003f96:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 8003f98:	2304      	movs	r3, #4
 8003f9a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003f9c:	f107 0314 	add.w	r3, r7, #20
 8003fa0:	4619      	mov	r1, r3
 8003fa2:	4817      	ldr	r0, [pc, #92]	@ (8004000 <HAL_TIM_MspPostInit+0xe4>)
 8003fa4:	f004 ffbe 	bl	8008f24 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8003fa8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003fac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003fae:	2302      	movs	r3, #2
 8003fb0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fb2:	2300      	movs	r3, #0
 8003fb4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003fb6:	2300      	movs	r3, #0
 8003fb8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 8003fba:	2304      	movs	r3, #4
 8003fbc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003fbe:	f107 0314 	add.w	r3, r7, #20
 8003fc2:	4619      	mov	r1, r3
 8003fc4:	480f      	ldr	r0, [pc, #60]	@ (8004004 <HAL_TIM_MspPostInit+0xe8>)
 8003fc6:	f004 ffad 	bl	8008f24 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_12;
 8003fca:	f44f 53b8 	mov.w	r3, #5888	@ 0x1700
 8003fce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003fd0:	2302      	movs	r3, #2
 8003fd2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fd4:	2300      	movs	r3, #0
 8003fd6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003fd8:	2300      	movs	r3, #0
 8003fda:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8003fdc:	2306      	movs	r3, #6
 8003fde:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003fe0:	f107 0314 	add.w	r3, r7, #20
 8003fe4:	4619      	mov	r1, r3
 8003fe6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003fea:	f004 ff9b 	bl	8008f24 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8003fee:	bf00      	nop
 8003ff0:	3728      	adds	r7, #40	@ 0x28
 8003ff2:	46bd      	mov	sp, r7
 8003ff4:	bd80      	pop	{r7, pc}
 8003ff6:	bf00      	nop
 8003ff8:	40012c00 	.word	0x40012c00
 8003ffc:	40021000 	.word	0x40021000
 8004000:	48000800 	.word	0x48000800
 8004004:	48000400 	.word	0x48000400

08004008 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004008:	b580      	push	{r7, lr}
 800400a:	b09a      	sub	sp, #104	@ 0x68
 800400c:	af00      	add	r7, sp, #0
 800400e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004010:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8004014:	2200      	movs	r2, #0
 8004016:	601a      	str	r2, [r3, #0]
 8004018:	605a      	str	r2, [r3, #4]
 800401a:	609a      	str	r2, [r3, #8]
 800401c:	60da      	str	r2, [r3, #12]
 800401e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004020:	f107 0310 	add.w	r3, r7, #16
 8004024:	2244      	movs	r2, #68	@ 0x44
 8004026:	2100      	movs	r1, #0
 8004028:	4618      	mov	r0, r3
 800402a:	f009 fded 	bl	800dc08 <memset>
  if(huart->Instance==USART2)
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	4a4c      	ldr	r2, [pc, #304]	@ (8004164 <HAL_UART_MspInit+0x15c>)
 8004034:	4293      	cmp	r3, r2
 8004036:	f040 8091 	bne.w	800415c <HAL_UART_MspInit+0x154>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800403a:	2302      	movs	r3, #2
 800403c:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800403e:	2300      	movs	r3, #0
 8004040:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004042:	f107 0310 	add.w	r3, r7, #16
 8004046:	4618      	mov	r0, r3
 8004048:	f006 f80e 	bl	800a068 <HAL_RCCEx_PeriphCLKConfig>
 800404c:	4603      	mov	r3, r0
 800404e:	2b00      	cmp	r3, #0
 8004050:	d001      	beq.n	8004056 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8004052:	f7ff fc77 	bl	8003944 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004056:	4b44      	ldr	r3, [pc, #272]	@ (8004168 <HAL_UART_MspInit+0x160>)
 8004058:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800405a:	4a43      	ldr	r2, [pc, #268]	@ (8004168 <HAL_UART_MspInit+0x160>)
 800405c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004060:	6593      	str	r3, [r2, #88]	@ 0x58
 8004062:	4b41      	ldr	r3, [pc, #260]	@ (8004168 <HAL_UART_MspInit+0x160>)
 8004064:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004066:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800406a:	60fb      	str	r3, [r7, #12]
 800406c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800406e:	4b3e      	ldr	r3, [pc, #248]	@ (8004168 <HAL_UART_MspInit+0x160>)
 8004070:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004072:	4a3d      	ldr	r2, [pc, #244]	@ (8004168 <HAL_UART_MspInit+0x160>)
 8004074:	f043 0302 	orr.w	r3, r3, #2
 8004078:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800407a:	4b3b      	ldr	r3, [pc, #236]	@ (8004168 <HAL_UART_MspInit+0x160>)
 800407c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800407e:	f003 0302 	and.w	r3, r3, #2
 8004082:	60bb      	str	r3, [r7, #8]
 8004084:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PB3     ------> USART2_TX
    PB4     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8004086:	2318      	movs	r3, #24
 8004088:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800408a:	2302      	movs	r3, #2
 800408c:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800408e:	2300      	movs	r3, #0
 8004090:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004092:	2300      	movs	r3, #0
 8004094:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004096:	2307      	movs	r3, #7
 8004098:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800409a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800409e:	4619      	mov	r1, r3
 80040a0:	4832      	ldr	r0, [pc, #200]	@ (800416c <HAL_UART_MspInit+0x164>)
 80040a2:	f004 ff3f 	bl	8008f24 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel1;
 80040a6:	4b32      	ldr	r3, [pc, #200]	@ (8004170 <HAL_UART_MspInit+0x168>)
 80040a8:	4a32      	ldr	r2, [pc, #200]	@ (8004174 <HAL_UART_MspInit+0x16c>)
 80040aa:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 80040ac:	4b30      	ldr	r3, [pc, #192]	@ (8004170 <HAL_UART_MspInit+0x168>)
 80040ae:	221a      	movs	r2, #26
 80040b0:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80040b2:	4b2f      	ldr	r3, [pc, #188]	@ (8004170 <HAL_UART_MspInit+0x168>)
 80040b4:	2200      	movs	r2, #0
 80040b6:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80040b8:	4b2d      	ldr	r3, [pc, #180]	@ (8004170 <HAL_UART_MspInit+0x168>)
 80040ba:	2200      	movs	r2, #0
 80040bc:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80040be:	4b2c      	ldr	r3, [pc, #176]	@ (8004170 <HAL_UART_MspInit+0x168>)
 80040c0:	2280      	movs	r2, #128	@ 0x80
 80040c2:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80040c4:	4b2a      	ldr	r3, [pc, #168]	@ (8004170 <HAL_UART_MspInit+0x168>)
 80040c6:	2200      	movs	r2, #0
 80040c8:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80040ca:	4b29      	ldr	r3, [pc, #164]	@ (8004170 <HAL_UART_MspInit+0x168>)
 80040cc:	2200      	movs	r2, #0
 80040ce:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 80040d0:	4b27      	ldr	r3, [pc, #156]	@ (8004170 <HAL_UART_MspInit+0x168>)
 80040d2:	2220      	movs	r2, #32
 80040d4:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80040d6:	4b26      	ldr	r3, [pc, #152]	@ (8004170 <HAL_UART_MspInit+0x168>)
 80040d8:	2200      	movs	r2, #0
 80040da:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80040dc:	4824      	ldr	r0, [pc, #144]	@ (8004170 <HAL_UART_MspInit+0x168>)
 80040de:	f004 fbef 	bl	80088c0 <HAL_DMA_Init>
 80040e2:	4603      	mov	r3, r0
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d001      	beq.n	80040ec <HAL_UART_MspInit+0xe4>
    {
      Error_Handler();
 80040e8:	f7ff fc2c 	bl	8003944 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	4a20      	ldr	r2, [pc, #128]	@ (8004170 <HAL_UART_MspInit+0x168>)
 80040f0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 80040f4:	4a1e      	ldr	r2, [pc, #120]	@ (8004170 <HAL_UART_MspInit+0x168>)
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA2_Channel1;
 80040fa:	4b1f      	ldr	r3, [pc, #124]	@ (8004178 <HAL_UART_MspInit+0x170>)
 80040fc:	4a1f      	ldr	r2, [pc, #124]	@ (800417c <HAL_UART_MspInit+0x174>)
 80040fe:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8004100:	4b1d      	ldr	r3, [pc, #116]	@ (8004178 <HAL_UART_MspInit+0x170>)
 8004102:	221b      	movs	r2, #27
 8004104:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004106:	4b1c      	ldr	r3, [pc, #112]	@ (8004178 <HAL_UART_MspInit+0x170>)
 8004108:	2210      	movs	r2, #16
 800410a:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800410c:	4b1a      	ldr	r3, [pc, #104]	@ (8004178 <HAL_UART_MspInit+0x170>)
 800410e:	2200      	movs	r2, #0
 8004110:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004112:	4b19      	ldr	r3, [pc, #100]	@ (8004178 <HAL_UART_MspInit+0x170>)
 8004114:	2280      	movs	r2, #128	@ 0x80
 8004116:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004118:	4b17      	ldr	r3, [pc, #92]	@ (8004178 <HAL_UART_MspInit+0x170>)
 800411a:	2200      	movs	r2, #0
 800411c:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800411e:	4b16      	ldr	r3, [pc, #88]	@ (8004178 <HAL_UART_MspInit+0x170>)
 8004120:	2200      	movs	r2, #0
 8004122:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8004124:	4b14      	ldr	r3, [pc, #80]	@ (8004178 <HAL_UART_MspInit+0x170>)
 8004126:	2200      	movs	r2, #0
 8004128:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800412a:	4b13      	ldr	r3, [pc, #76]	@ (8004178 <HAL_UART_MspInit+0x170>)
 800412c:	2200      	movs	r2, #0
 800412e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8004130:	4811      	ldr	r0, [pc, #68]	@ (8004178 <HAL_UART_MspInit+0x170>)
 8004132:	f004 fbc5 	bl	80088c0 <HAL_DMA_Init>
 8004136:	4603      	mov	r3, r0
 8004138:	2b00      	cmp	r3, #0
 800413a:	d001      	beq.n	8004140 <HAL_UART_MspInit+0x138>
    {
      Error_Handler();
 800413c:	f7ff fc02 	bl	8003944 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	4a0d      	ldr	r2, [pc, #52]	@ (8004178 <HAL_UART_MspInit+0x170>)
 8004144:	67da      	str	r2, [r3, #124]	@ 0x7c
 8004146:	4a0c      	ldr	r2, [pc, #48]	@ (8004178 <HAL_UART_MspInit+0x170>)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 1, 0);
 800414c:	2200      	movs	r2, #0
 800414e:	2101      	movs	r1, #1
 8004150:	2026      	movs	r0, #38	@ 0x26
 8004152:	f004 f8a0 	bl	8008296 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004156:	2026      	movs	r0, #38	@ 0x26
 8004158:	f004 f8b7 	bl	80082ca <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 800415c:	bf00      	nop
 800415e:	3768      	adds	r7, #104	@ 0x68
 8004160:	46bd      	mov	sp, r7
 8004162:	bd80      	pop	{r7, pc}
 8004164:	40004400 	.word	0x40004400
 8004168:	40021000 	.word	0x40021000
 800416c:	48000400 	.word	0x48000400
 8004170:	20000614 	.word	0x20000614
 8004174:	40020008 	.word	0x40020008
 8004178:	20000674 	.word	0x20000674
 800417c:	40020408 	.word	0x40020408

08004180 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004180:	b480      	push	{r7}
 8004182:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004184:	bf00      	nop
 8004186:	e7fd      	b.n	8004184 <NMI_Handler+0x4>

08004188 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004188:	b480      	push	{r7}
 800418a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800418c:	bf00      	nop
 800418e:	e7fd      	b.n	800418c <HardFault_Handler+0x4>

08004190 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004190:	b480      	push	{r7}
 8004192:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004194:	bf00      	nop
 8004196:	e7fd      	b.n	8004194 <MemManage_Handler+0x4>

08004198 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004198:	b480      	push	{r7}
 800419a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800419c:	bf00      	nop
 800419e:	e7fd      	b.n	800419c <BusFault_Handler+0x4>

080041a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80041a0:	b480      	push	{r7}
 80041a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80041a4:	bf00      	nop
 80041a6:	e7fd      	b.n	80041a4 <UsageFault_Handler+0x4>

080041a8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80041a8:	b480      	push	{r7}
 80041aa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80041ac:	bf00      	nop
 80041ae:	46bd      	mov	sp, r7
 80041b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b4:	4770      	bx	lr

080041b6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80041b6:	b480      	push	{r7}
 80041b8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80041ba:	bf00      	nop
 80041bc:	46bd      	mov	sp, r7
 80041be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c2:	4770      	bx	lr

080041c4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80041c4:	b480      	push	{r7}
 80041c6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80041c8:	bf00      	nop
 80041ca:	46bd      	mov	sp, r7
 80041cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d0:	4770      	bx	lr

080041d2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80041d2:	b580      	push	{r7, lr}
 80041d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80041d6:	f001 f801 	bl	80051dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80041da:	bf00      	nop
 80041dc:	bd80      	pop	{r7, pc}
	...

080041e0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80041e0:	b580      	push	{r7, lr}
 80041e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80041e4:	4802      	ldr	r0, [pc, #8]	@ (80041f0 <DMA1_Channel1_IRQHandler+0x10>)
 80041e6:	f004 fd4e 	bl	8008c86 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80041ea:	bf00      	nop
 80041ec:	bd80      	pop	{r7, pc}
 80041ee:	bf00      	nop
 80041f0:	20000614 	.word	0x20000614

080041f4 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80041f4:	b580      	push	{r7, lr}
 80041f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 80041f8:	4802      	ldr	r0, [pc, #8]	@ (8004204 <DMA1_Channel2_IRQHandler+0x10>)
 80041fa:	f004 fd44 	bl	8008c86 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80041fe:	bf00      	nop
 8004200:	bd80      	pop	{r7, pc}
 8004202:	bf00      	nop
 8004204:	200002f4 	.word	0x200002f4

08004208 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 8004208:	b580      	push	{r7, lr}
 800420a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */
	  if (__HAL_ADC_GET_FLAG(&hadc1, ADC_FLAG_JEOC)) {
 800420c:	4b1a      	ldr	r3, [pc, #104]	@ (8004278 <ADC1_2_IRQHandler+0x70>)
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f003 0320 	and.w	r3, r3, #32
 8004216:	2b20      	cmp	r3, #32
 8004218:	d106      	bne.n	8004228 <ADC1_2_IRQHandler+0x20>
	    adc1_ready = 1;
 800421a:	4b18      	ldr	r3, [pc, #96]	@ (800427c <ADC1_2_IRQHandler+0x74>)
 800421c:	2201      	movs	r2, #1
 800421e:	701a      	strb	r2, [r3, #0]
	    __HAL_ADC_CLEAR_FLAG(&hadc1, ADC_FLAG_JEOC);
 8004220:	4b15      	ldr	r3, [pc, #84]	@ (8004278 <ADC1_2_IRQHandler+0x70>)
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	2220      	movs	r2, #32
 8004226:	601a      	str	r2, [r3, #0]
	  }

	  if (__HAL_ADC_GET_FLAG(&hadc2, ADC_FLAG_JEOC)) {
 8004228:	4b15      	ldr	r3, [pc, #84]	@ (8004280 <ADC1_2_IRQHandler+0x78>)
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	f003 0320 	and.w	r3, r3, #32
 8004232:	2b20      	cmp	r3, #32
 8004234:	d106      	bne.n	8004244 <ADC1_2_IRQHandler+0x3c>
	    adc2_ready = 1;
 8004236:	4b13      	ldr	r3, [pc, #76]	@ (8004284 <ADC1_2_IRQHandler+0x7c>)
 8004238:	2201      	movs	r2, #1
 800423a:	701a      	strb	r2, [r3, #0]
	    __HAL_ADC_CLEAR_FLAG(&hadc2, ADC_FLAG_JEOC);
 800423c:	4b10      	ldr	r3, [pc, #64]	@ (8004280 <ADC1_2_IRQHandler+0x78>)
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	2220      	movs	r2, #32
 8004242:	601a      	str	r2, [r3, #0]
	  }

	  if (adc1_ready && adc2_ready) {
 8004244:	4b0d      	ldr	r3, [pc, #52]	@ (800427c <ADC1_2_IRQHandler+0x74>)
 8004246:	781b      	ldrb	r3, [r3, #0]
 8004248:	b2db      	uxtb	r3, r3
 800424a:	2b00      	cmp	r3, #0
 800424c:	d00c      	beq.n	8004268 <ADC1_2_IRQHandler+0x60>
 800424e:	4b0d      	ldr	r3, [pc, #52]	@ (8004284 <ADC1_2_IRQHandler+0x7c>)
 8004250:	781b      	ldrb	r3, [r3, #0]
 8004252:	b2db      	uxtb	r3, r3
 8004254:	2b00      	cmp	r3, #0
 8004256:	d007      	beq.n	8004268 <ADC1_2_IRQHandler+0x60>
	    adc1_ready = 0;
 8004258:	4b08      	ldr	r3, [pc, #32]	@ (800427c <ADC1_2_IRQHandler+0x74>)
 800425a:	2200      	movs	r2, #0
 800425c:	701a      	strb	r2, [r3, #0]
	    adc2_ready = 0;
 800425e:	4b09      	ldr	r3, [pc, #36]	@ (8004284 <ADC1_2_IRQHandler+0x7c>)
 8004260:	2200      	movs	r2, #0
 8004262:	701a      	strb	r2, [r3, #0]

	    time_management();
 8004264:	f000 fc2e 	bl	8004ac4 <time_management>

	  }
//	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, 0);

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8004268:	4803      	ldr	r0, [pc, #12]	@ (8004278 <ADC1_2_IRQHandler+0x70>)
 800426a:	f001 fc95 	bl	8005b98 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 800426e:	4804      	ldr	r0, [pc, #16]	@ (8004280 <ADC1_2_IRQHandler+0x78>)
 8004270:	f001 fc92 	bl	8005b98 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8004274:	bf00      	nop
 8004276:	bd80      	pop	{r7, pc}
 8004278:	2000021c 	.word	0x2000021c
 800427c:	200006d8 	.word	0x200006d8
 8004280:	20000288 	.word	0x20000288
 8004284:	200006d9 	.word	0x200006d9

08004288 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8004288:	b580      	push	{r7, lr}
 800428a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */
  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Input_Encoder_Z_Pin);
 800428c:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8004290:	f004 ffe2 	bl	8009258 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8004294:	bf00      	nop
 8004296:	bd80      	pop	{r7, pc}

08004298 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8004298:	b580      	push	{r7, lr}
 800429a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800429c:	4802      	ldr	r0, [pc, #8]	@ (80042a8 <TIM4_IRQHandler+0x10>)
 800429e:	f006 fd8d 	bl	800adbc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80042a2:	bf00      	nop
 80042a4:	bd80      	pop	{r7, pc}
 80042a6:	bf00      	nop
 80042a8:	20000534 	.word	0x20000534

080042ac <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 80042ac:	b580      	push	{r7, lr}
 80042ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80042b0:	4802      	ldr	r0, [pc, #8]	@ (80042bc <USART2_IRQHandler+0x10>)
 80042b2:	f008 f8b1 	bl	800c418 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80042b6:	bf00      	nop
 80042b8:	bd80      	pop	{r7, pc}
 80042ba:	bf00      	nop
 80042bc:	20000580 	.word	0x20000580

080042c0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80042c0:	b580      	push	{r7, lr}
 80042c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac1);
 80042c4:	4803      	ldr	r0, [pc, #12]	@ (80042d4 <TIM6_DAC_IRQHandler+0x14>)
 80042c6:	f004 f8a9 	bl	800841c <HAL_DAC_IRQHandler>
  HAL_DAC_IRQHandler(&hdac3);
 80042ca:	4803      	ldr	r0, [pc, #12]	@ (80042d8 <TIM6_DAC_IRQHandler+0x18>)
 80042cc:	f004 f8a6 	bl	800841c <HAL_DAC_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80042d0:	bf00      	nop
 80042d2:	bd80      	pop	{r7, pc}
 80042d4:	200003c0 	.word	0x200003c0
 80042d8:	200003d4 	.word	0x200003d4

080042dc <DMA2_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA2 channel1 global interrupt.
  */
void DMA2_Channel1_IRQHandler(void)
{
 80042dc:	b580      	push	{r7, lr}
 80042de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel1_IRQn 0 */

  /* USER CODE END DMA2_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80042e0:	4802      	ldr	r0, [pc, #8]	@ (80042ec <DMA2_Channel1_IRQHandler+0x10>)
 80042e2:	f004 fcd0 	bl	8008c86 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel1_IRQn 1 */

  /* USER CODE END DMA2_Channel1_IRQn 1 */
}
 80042e6:	bf00      	nop
 80042e8:	bd80      	pop	{r7, pc}
 80042ea:	bf00      	nop
 80042ec:	20000674 	.word	0x20000674

080042f0 <COMP1_2_3_IRQHandler>:

/**
  * @brief This function handles COMP1, COMP2 and COMP3 interrupts through EXTI lines 21, 22 and 29.
  */
void COMP1_2_3_IRQHandler(void)
{
 80042f0:	b580      	push	{r7, lr}
 80042f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN COMP1_2_3_IRQn 0 */
	engine_stopp_function();
 80042f4:	f000 fc4c 	bl	8004b90 <engine_stopp_function>
	Error_Handler();
 80042f8:	f7ff fb24 	bl	8003944 <Error_Handler>
  /* USER CODE END COMP1_2_3_IRQn 0 */
  HAL_COMP_IRQHandler(&hcomp1);
 80042fc:	4803      	ldr	r0, [pc, #12]	@ (800430c <COMP1_2_3_IRQHandler+0x1c>)
 80042fe:	f003 fea9 	bl	8008054 <HAL_COMP_IRQHandler>
  HAL_COMP_IRQHandler(&hcomp2);
 8004302:	4803      	ldr	r0, [pc, #12]	@ (8004310 <COMP1_2_3_IRQHandler+0x20>)
 8004304:	f003 fea6 	bl	8008054 <HAL_COMP_IRQHandler>
  /* USER CODE BEGIN COMP1_2_3_IRQn 1 */

  /* USER CODE END COMP1_2_3_IRQn 1 */
}
 8004308:	bf00      	nop
 800430a:	bd80      	pop	{r7, pc}
 800430c:	20000354 	.word	0x20000354
 8004310:	20000378 	.word	0x20000378

08004314 <COMP4_IRQHandler>:

/**
  * @brief This function handles COMP4 interrupt through EXTI line 30.
  */
void COMP4_IRQHandler(void)
{
 8004314:	b580      	push	{r7, lr}
 8004316:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN COMP4_IRQn 0 */
	engine_stopp_function();
 8004318:	f000 fc3a 	bl	8004b90 <engine_stopp_function>
	Error_Handler();
 800431c:	f7ff fb12 	bl	8003944 <Error_Handler>
  /* USER CODE END COMP4_IRQn 0 */
  HAL_COMP_IRQHandler(&hcomp4);
 8004320:	4802      	ldr	r0, [pc, #8]	@ (800432c <COMP4_IRQHandler+0x18>)
 8004322:	f003 fe97 	bl	8008054 <HAL_COMP_IRQHandler>
  /* USER CODE BEGIN COMP4_IRQn 1 */

  /* USER CODE END COMP4_IRQn 1 */
}
 8004326:	bf00      	nop
 8004328:	bd80      	pop	{r7, pc}
 800432a:	bf00      	nop
 800432c:	2000039c 	.word	0x2000039c

08004330 <init_SVM>:
svm_output pwm_output;


svm_output_f voltage;

void init_SVM(void){
 8004330:	b480      	push	{r7}
 8004332:	af00      	add	r7, sp, #0
	pwm_output.Sa = 0;
 8004334:	4b06      	ldr	r3, [pc, #24]	@ (8004350 <init_SVM+0x20>)
 8004336:	2200      	movs	r2, #0
 8004338:	601a      	str	r2, [r3, #0]
	pwm_output.Sb = 0;
 800433a:	4b05      	ldr	r3, [pc, #20]	@ (8004350 <init_SVM+0x20>)
 800433c:	2200      	movs	r2, #0
 800433e:	605a      	str	r2, [r3, #4]
	pwm_output.Sc = 0;
 8004340:	4b03      	ldr	r3, [pc, #12]	@ (8004350 <init_SVM+0x20>)
 8004342:	2200      	movs	r2, #0
 8004344:	609a      	str	r2, [r3, #8]

}
 8004346:	bf00      	nop
 8004348:	46bd      	mov	sp, r7
 800434a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800434e:	4770      	bx	lr
 8004350:	200006dc 	.word	0x200006dc

08004354 <execute_SVM_matlab>:


svm_output execute_SVM_matlab(abc_f v){
 8004354:	b590      	push	{r4, r7, lr}
 8004356:	b08f      	sub	sp, #60	@ 0x3c
 8004358:	af00      	add	r7, sp, #0
 800435a:	60f8      	str	r0, [r7, #12]
 800435c:	eef0 6a40 	vmov.f32	s13, s0
 8004360:	eeb0 7a60 	vmov.f32	s14, s1
 8004364:	eef0 7a41 	vmov.f32	s15, s2
 8004368:	edc7 6a00 	vstr	s13, [r7]
 800436c:	ed87 7a01 	vstr	s14, [r7, #4]
 8004370:	edc7 7a02 	vstr	s15, [r7, #8]
	svm_output Output;
	abc_f svm_voltage, v_norm;


	v.a = (v.a > MAX_VOLTAGE) ? MAX_VOLTAGE:v.a;
 8004374:	edd7 7a00 	vldr	s15, [r7]
 8004378:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 800437c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004380:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004384:	dd01      	ble.n	800438a <execute_SVM_matlab+0x36>
 8004386:	4b9a      	ldr	r3, [pc, #616]	@ (80045f0 <execute_SVM_matlab+0x29c>)
 8004388:	e000      	b.n	800438c <execute_SVM_matlab+0x38>
 800438a:	683b      	ldr	r3, [r7, #0]
 800438c:	603b      	str	r3, [r7, #0]
	v.a = (v.a < -MAX_VOLTAGE) ? -MAX_VOLTAGE:v.a;
 800438e:	edd7 7a00 	vldr	s15, [r7]
 8004392:	eeba 7a08 	vmov.f32	s14, #168	@ 0xc1400000 -12.0
 8004396:	eef4 7ac7 	vcmpe.f32	s15, s14
 800439a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800439e:	d501      	bpl.n	80043a4 <execute_SVM_matlab+0x50>
 80043a0:	4b94      	ldr	r3, [pc, #592]	@ (80045f4 <execute_SVM_matlab+0x2a0>)
 80043a2:	e000      	b.n	80043a6 <execute_SVM_matlab+0x52>
 80043a4:	683b      	ldr	r3, [r7, #0]
 80043a6:	603b      	str	r3, [r7, #0]
	v.b = (v.b > MAX_VOLTAGE) ? MAX_VOLTAGE:v.b;
 80043a8:	edd7 7a01 	vldr	s15, [r7, #4]
 80043ac:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 80043b0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80043b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80043b8:	dd01      	ble.n	80043be <execute_SVM_matlab+0x6a>
 80043ba:	4b8d      	ldr	r3, [pc, #564]	@ (80045f0 <execute_SVM_matlab+0x29c>)
 80043bc:	e000      	b.n	80043c0 <execute_SVM_matlab+0x6c>
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	607b      	str	r3, [r7, #4]
	v.b = (v.b < -MAX_VOLTAGE) ? -MAX_VOLTAGE:v.b;
 80043c2:	edd7 7a01 	vldr	s15, [r7, #4]
 80043c6:	eeba 7a08 	vmov.f32	s14, #168	@ 0xc1400000 -12.0
 80043ca:	eef4 7ac7 	vcmpe.f32	s15, s14
 80043ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80043d2:	d501      	bpl.n	80043d8 <execute_SVM_matlab+0x84>
 80043d4:	4b87      	ldr	r3, [pc, #540]	@ (80045f4 <execute_SVM_matlab+0x2a0>)
 80043d6:	e000      	b.n	80043da <execute_SVM_matlab+0x86>
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	607b      	str	r3, [r7, #4]
	v.c = (v.c > MAX_VOLTAGE) ? MAX_VOLTAGE:v.c;
 80043dc:	edd7 7a02 	vldr	s15, [r7, #8]
 80043e0:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 80043e4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80043e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80043ec:	dd01      	ble.n	80043f2 <execute_SVM_matlab+0x9e>
 80043ee:	4b80      	ldr	r3, [pc, #512]	@ (80045f0 <execute_SVM_matlab+0x29c>)
 80043f0:	e000      	b.n	80043f4 <execute_SVM_matlab+0xa0>
 80043f2:	68bb      	ldr	r3, [r7, #8]
 80043f4:	60bb      	str	r3, [r7, #8]
	v.c = (v.c < -MAX_VOLTAGE) ? -MAX_VOLTAGE:v.c;
 80043f6:	edd7 7a02 	vldr	s15, [r7, #8]
 80043fa:	eeba 7a08 	vmov.f32	s14, #168	@ 0xc1400000 -12.0
 80043fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004402:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004406:	d501      	bpl.n	800440c <execute_SVM_matlab+0xb8>
 8004408:	4b7a      	ldr	r3, [pc, #488]	@ (80045f4 <execute_SVM_matlab+0x2a0>)
 800440a:	e000      	b.n	800440e <execute_SVM_matlab+0xba>
 800440c:	68bb      	ldr	r3, [r7, #8]
 800440e:	60bb      	str	r3, [r7, #8]


	v_norm.a = v.a/MAX_VOLTAGE;
 8004410:	ed97 7a00 	vldr	s14, [r7]
 8004414:	eef2 6a08 	vmov.f32	s13, #40	@ 0x41400000  12.0
 8004418:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800441c:	edc7 7a05 	vstr	s15, [r7, #20]
	v_norm.b = v.b/MAX_VOLTAGE;
 8004420:	ed97 7a01 	vldr	s14, [r7, #4]
 8004424:	eef2 6a08 	vmov.f32	s13, #40	@ 0x41400000  12.0
 8004428:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800442c:	edc7 7a06 	vstr	s15, [r7, #24]
	v_norm.c = v.c/MAX_VOLTAGE;
 8004430:	ed97 7a02 	vldr	s14, [r7, #8]
 8004434:	eef2 6a08 	vmov.f32	s13, #40	@ 0x41400000  12.0
 8004438:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800443c:	edc7 7a07 	vstr	s15, [r7, #28]

	if(SPACE_VECTOR_MODULAION == ENABLE){
		svm_voltage = SVM_input_Va_Vb_Vc(v_norm);
 8004440:	edd7 6a05 	vldr	s13, [r7, #20]
 8004444:	ed97 7a06 	vldr	s14, [r7, #24]
 8004448:	edd7 7a07 	vldr	s15, [r7, #28]
 800444c:	eeb0 0a66 	vmov.f32	s0, s13
 8004450:	eef0 0a47 	vmov.f32	s1, s14
 8004454:	eeb0 1a67 	vmov.f32	s2, s15
 8004458:	f000 f8d2 	bl	8004600 <SVM_input_Va_Vb_Vc>
 800445c:	eef0 6a40 	vmov.f32	s13, s0
 8004460:	eeb0 7a60 	vmov.f32	s14, s1
 8004464:	eef0 7a41 	vmov.f32	s15, s2
 8004468:	edc7 6a08 	vstr	s13, [r7, #32]
 800446c:	ed87 7a09 	vstr	s14, [r7, #36]	@ 0x24
 8004470:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
	}else{
		svm_voltage = Sinus_Va_Vb_Vc(v_norm);
	}

	voltage.Sa = svm_voltage.a; // DEBUG
 8004474:	6a3b      	ldr	r3, [r7, #32]
 8004476:	4a60      	ldr	r2, [pc, #384]	@ (80045f8 <execute_SVM_matlab+0x2a4>)
 8004478:	6013      	str	r3, [r2, #0]
	voltage.Sb = svm_voltage.b; // DEBUG
 800447a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800447c:	4a5e      	ldr	r2, [pc, #376]	@ (80045f8 <execute_SVM_matlab+0x2a4>)
 800447e:	6053      	str	r3, [r2, #4]
	voltage.Sc = svm_voltage.c; // DEBUG
 8004480:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004482:	4a5d      	ldr	r2, [pc, #372]	@ (80045f8 <execute_SVM_matlab+0x2a4>)
 8004484:	6093      	str	r3, [r2, #8]

	svm_voltage.a = (svm_voltage.a/2) + 0.5f;
 8004486:	ed97 7a08 	vldr	s14, [r7, #32]
 800448a:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800448e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004492:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8004496:	ee77 7a87 	vadd.f32	s15, s15, s14
 800449a:	edc7 7a08 	vstr	s15, [r7, #32]
	svm_voltage.b = (svm_voltage.b/2) + 0.5f;
 800449e:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80044a2:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80044a6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80044aa:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80044ae:	ee77 7a87 	vadd.f32	s15, s15, s14
 80044b2:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
	svm_voltage.c = (svm_voltage.c/2) + 0.5f;
 80044b6:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 80044ba:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80044be:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80044c2:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80044c6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80044ca:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

	svm_voltage.a = (svm_voltage.a > 1) ? 1.0f:svm_voltage.a;
 80044ce:	edd7 7a08 	vldr	s15, [r7, #32]
 80044d2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80044d6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80044da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80044de:	dd02      	ble.n	80044e6 <execute_SVM_matlab+0x192>
 80044e0:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80044e4:	e000      	b.n	80044e8 <execute_SVM_matlab+0x194>
 80044e6:	6a3b      	ldr	r3, [r7, #32]
 80044e8:	623b      	str	r3, [r7, #32]
	svm_voltage.a = (svm_voltage.a < 0) ? 0.0f:svm_voltage.a;
 80044ea:	edd7 7a08 	vldr	s15, [r7, #32]
 80044ee:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80044f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80044f6:	d502      	bpl.n	80044fe <execute_SVM_matlab+0x1aa>
 80044f8:	f04f 0300 	mov.w	r3, #0
 80044fc:	e000      	b.n	8004500 <execute_SVM_matlab+0x1ac>
 80044fe:	6a3b      	ldr	r3, [r7, #32]
 8004500:	623b      	str	r3, [r7, #32]
	svm_voltage.b = (svm_voltage.b > 1) ? 1.0f:svm_voltage.b;
 8004502:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8004506:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800450a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800450e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004512:	dd02      	ble.n	800451a <execute_SVM_matlab+0x1c6>
 8004514:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8004518:	e000      	b.n	800451c <execute_SVM_matlab+0x1c8>
 800451a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800451c:	627b      	str	r3, [r7, #36]	@ 0x24
	svm_voltage.b = (svm_voltage.b < 0) ? 0.0f:svm_voltage.b;
 800451e:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8004522:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004526:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800452a:	d502      	bpl.n	8004532 <execute_SVM_matlab+0x1de>
 800452c:	f04f 0300 	mov.w	r3, #0
 8004530:	e000      	b.n	8004534 <execute_SVM_matlab+0x1e0>
 8004532:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004534:	627b      	str	r3, [r7, #36]	@ 0x24
	svm_voltage.c = (svm_voltage.c > 1) ? 1.0f:svm_voltage.c;
 8004536:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800453a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800453e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004542:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004546:	dd02      	ble.n	800454e <execute_SVM_matlab+0x1fa>
 8004548:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800454c:	e000      	b.n	8004550 <execute_SVM_matlab+0x1fc>
 800454e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004550:	62bb      	str	r3, [r7, #40]	@ 0x28
	svm_voltage.c = (svm_voltage.c < 0) ? 0.0f:svm_voltage.c;
 8004552:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8004556:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800455a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800455e:	d502      	bpl.n	8004566 <execute_SVM_matlab+0x212>
 8004560:	f04f 0300 	mov.w	r3, #0
 8004564:	e000      	b.n	8004568 <execute_SVM_matlab+0x214>
 8004566:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004568:	62bb      	str	r3, [r7, #40]	@ 0x28

	Output.Sa = (uint32_t)(TIM1_COUNTER * svm_voltage.a);
 800456a:	edd7 7a08 	vldr	s15, [r7, #32]
 800456e:	ed9f 7a23 	vldr	s14, [pc, #140]	@ 80045fc <execute_SVM_matlab+0x2a8>
 8004572:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004576:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800457a:	ee17 3a90 	vmov	r3, s15
 800457e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	Output.Sb = (uint32_t)(TIM1_COUNTER * svm_voltage.b);
 8004580:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8004584:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 80045fc <execute_SVM_matlab+0x2a8>
 8004588:	ee67 7a87 	vmul.f32	s15, s15, s14
 800458c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004590:	ee17 3a90 	vmov	r3, s15
 8004594:	633b      	str	r3, [r7, #48]	@ 0x30
	Output.Sc = (uint32_t)(TIM1_COUNTER * svm_voltage.c);
 8004596:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800459a:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 80045fc <execute_SVM_matlab+0x2a8>
 800459e:	ee67 7a87 	vmul.f32	s15, s15, s14
 80045a2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80045a6:	ee17 3a90 	vmov	r3, s15
 80045aa:	637b      	str	r3, [r7, #52]	@ 0x34

	Output.Sa = (Output.Sa > (TIM1_COUNTER-1))?(TIM1_COUNTER-1):Output.Sa;
 80045ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045ae:	f241 0298 	movw	r2, #4248	@ 0x1098
 80045b2:	4293      	cmp	r3, r2
 80045b4:	bf28      	it	cs
 80045b6:	4613      	movcs	r3, r2
 80045b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
	Output.Sb = (Output.Sb > (TIM1_COUNTER-1))?(TIM1_COUNTER-1):Output.Sb;
 80045ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045bc:	f241 0298 	movw	r2, #4248	@ 0x1098
 80045c0:	4293      	cmp	r3, r2
 80045c2:	bf28      	it	cs
 80045c4:	4613      	movcs	r3, r2
 80045c6:	633b      	str	r3, [r7, #48]	@ 0x30
	Output.Sc = (Output.Sc > (TIM1_COUNTER-1))?(TIM1_COUNTER-1):Output.Sc;
 80045c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80045ca:	f241 0298 	movw	r2, #4248	@ 0x1098
 80045ce:	4293      	cmp	r3, r2
 80045d0:	bf28      	it	cs
 80045d2:	4613      	movcs	r3, r2
 80045d4:	637b      	str	r3, [r7, #52]	@ 0x34


	return (Output);
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	461c      	mov	r4, r3
 80045da:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80045de:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80045e2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 80045e6:	68f8      	ldr	r0, [r7, #12]
 80045e8:	373c      	adds	r7, #60	@ 0x3c
 80045ea:	46bd      	mov	sp, r7
 80045ec:	bd90      	pop	{r4, r7, pc}
 80045ee:	bf00      	nop
 80045f0:	41400000 	.word	0x41400000
 80045f4:	c1400000 	.word	0xc1400000
 80045f8:	200006e8 	.word	0x200006e8
 80045fc:	4584c800 	.word	0x4584c800

08004600 <SVM_input_Va_Vb_Vc>:



abc_f SVM_input_Va_Vb_Vc(abc_f v){
 8004600:	b580      	push	{r7, lr}
 8004602:	b090      	sub	sp, #64	@ 0x40
 8004604:	af00      	add	r7, sp, #0
 8004606:	eef0 6a40 	vmov.f32	s13, s0
 800460a:	eeb0 7a60 	vmov.f32	s14, s1
 800460e:	eef0 7a41 	vmov.f32	s15, s2
 8004612:	edc7 6a05 	vstr	s13, [r7, #20]
 8004616:	ed87 7a06 	vstr	s14, [r7, #24]
 800461a:	edc7 7a07 	vstr	s15, [r7, #28]

	abc_f Output;
	float min, max;

	if(v.a > v.b && v.a > v.c){
 800461e:	ed97 7a05 	vldr	s14, [r7, #20]
 8004622:	edd7 7a06 	vldr	s15, [r7, #24]
 8004626:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800462a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800462e:	dd0b      	ble.n	8004648 <SVM_input_Va_Vb_Vc+0x48>
 8004630:	ed97 7a05 	vldr	s14, [r7, #20]
 8004634:	edd7 7a07 	vldr	s15, [r7, #28]
 8004638:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800463c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004640:	dd02      	ble.n	8004648 <SVM_input_Va_Vb_Vc+0x48>
		max = v.a;
 8004642:	697b      	ldr	r3, [r7, #20]
 8004644:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004646:	e016      	b.n	8004676 <SVM_input_Va_Vb_Vc+0x76>
	}else{
		if(v.b > v.a && v.b > v.c){
 8004648:	ed97 7a06 	vldr	s14, [r7, #24]
 800464c:	edd7 7a05 	vldr	s15, [r7, #20]
 8004650:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004654:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004658:	dd0b      	ble.n	8004672 <SVM_input_Va_Vb_Vc+0x72>
 800465a:	ed97 7a06 	vldr	s14, [r7, #24]
 800465e:	edd7 7a07 	vldr	s15, [r7, #28]
 8004662:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004666:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800466a:	dd02      	ble.n	8004672 <SVM_input_Va_Vb_Vc+0x72>
			max = v.b;
 800466c:	69bb      	ldr	r3, [r7, #24]
 800466e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004670:	e001      	b.n	8004676 <SVM_input_Va_Vb_Vc+0x76>
		}else{
			max = v.c;
 8004672:	69fb      	ldr	r3, [r7, #28]
 8004674:	63bb      	str	r3, [r7, #56]	@ 0x38
		}
	}

	if(v.a < v.b && v.a < v.c){
 8004676:	ed97 7a05 	vldr	s14, [r7, #20]
 800467a:	edd7 7a06 	vldr	s15, [r7, #24]
 800467e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004682:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004686:	d50b      	bpl.n	80046a0 <SVM_input_Va_Vb_Vc+0xa0>
 8004688:	ed97 7a05 	vldr	s14, [r7, #20]
 800468c:	edd7 7a07 	vldr	s15, [r7, #28]
 8004690:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004694:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004698:	d502      	bpl.n	80046a0 <SVM_input_Va_Vb_Vc+0xa0>
		min = v.a;
 800469a:	697b      	ldr	r3, [r7, #20]
 800469c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800469e:	e016      	b.n	80046ce <SVM_input_Va_Vb_Vc+0xce>
	}else{
		if(v.b < v.a && v.b < v.c){
 80046a0:	ed97 7a06 	vldr	s14, [r7, #24]
 80046a4:	edd7 7a05 	vldr	s15, [r7, #20]
 80046a8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80046ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80046b0:	d50b      	bpl.n	80046ca <SVM_input_Va_Vb_Vc+0xca>
 80046b2:	ed97 7a06 	vldr	s14, [r7, #24]
 80046b6:	edd7 7a07 	vldr	s15, [r7, #28]
 80046ba:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80046be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80046c2:	d502      	bpl.n	80046ca <SVM_input_Va_Vb_Vc+0xca>
			min = v.b;
 80046c4:	69bb      	ldr	r3, [r7, #24]
 80046c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80046c8:	e001      	b.n	80046ce <SVM_input_Va_Vb_Vc+0xce>
		}else{
			min = v.c;
 80046ca:	69fb      	ldr	r3, [r7, #28]
 80046cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
		}
	}
	Output.a = (-0.5f * (max+min) + v.a) * DIV_2_SQRT3; // DIV_2_SQRT3 = (2.0f /SQRT3);
 80046ce:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 80046d2:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80046d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80046da:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 80046de:	ee27 7a87 	vmul.f32	s14, s15, s14
 80046e2:	edd7 7a05 	vldr	s15, [r7, #20]
 80046e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80046ea:	ee17 0a90 	vmov	r0, s15
 80046ee:	f7fb fef7 	bl	80004e0 <__aeabi_f2d>
 80046f2:	a333      	add	r3, pc, #204	@ (adr r3, 80047c0 <SVM_input_Va_Vb_Vc+0x1c0>)
 80046f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046f8:	f7fb ff4a 	bl	8000590 <__aeabi_dmul>
 80046fc:	4602      	mov	r2, r0
 80046fe:	460b      	mov	r3, r1
 8004700:	4610      	mov	r0, r2
 8004702:	4619      	mov	r1, r3
 8004704:	f7fc f956 	bl	80009b4 <__aeabi_d2f>
 8004708:	4603      	mov	r3, r0
 800470a:	623b      	str	r3, [r7, #32]
	Output.b = (-0.5f * (max+min) + v.b) * DIV_2_SQRT3; //(2.0f /SQRT3);
 800470c:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8004710:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8004714:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004718:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800471c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004720:	edd7 7a06 	vldr	s15, [r7, #24]
 8004724:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004728:	ee17 0a90 	vmov	r0, s15
 800472c:	f7fb fed8 	bl	80004e0 <__aeabi_f2d>
 8004730:	a323      	add	r3, pc, #140	@ (adr r3, 80047c0 <SVM_input_Va_Vb_Vc+0x1c0>)
 8004732:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004736:	f7fb ff2b 	bl	8000590 <__aeabi_dmul>
 800473a:	4602      	mov	r2, r0
 800473c:	460b      	mov	r3, r1
 800473e:	4610      	mov	r0, r2
 8004740:	4619      	mov	r1, r3
 8004742:	f7fc f937 	bl	80009b4 <__aeabi_d2f>
 8004746:	4603      	mov	r3, r0
 8004748:	627b      	str	r3, [r7, #36]	@ 0x24
	Output.c = (-0.5f * (max+min) + v.c) * DIV_2_SQRT3; //(2.0f /SQRT3);
 800474a:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 800474e:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8004752:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004756:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800475a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800475e:	edd7 7a07 	vldr	s15, [r7, #28]
 8004762:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004766:	ee17 0a90 	vmov	r0, s15
 800476a:	f7fb feb9 	bl	80004e0 <__aeabi_f2d>
 800476e:	a314      	add	r3, pc, #80	@ (adr r3, 80047c0 <SVM_input_Va_Vb_Vc+0x1c0>)
 8004770:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004774:	f7fb ff0c 	bl	8000590 <__aeabi_dmul>
 8004778:	4602      	mov	r2, r0
 800477a:	460b      	mov	r3, r1
 800477c:	4610      	mov	r0, r2
 800477e:	4619      	mov	r1, r3
 8004780:	f7fc f918 	bl	80009b4 <__aeabi_d2f>
 8004784:	4603      	mov	r3, r0
 8004786:	62bb      	str	r3, [r7, #40]	@ 0x28

	return (Output);
 8004788:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800478c:	f107 0220 	add.w	r2, r7, #32
 8004790:	ca07      	ldmia	r2, {r0, r1, r2}
 8004792:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8004796:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004798:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800479a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800479c:	ee06 1a90 	vmov	s13, r1
 80047a0:	ee07 2a10 	vmov	s14, r2
 80047a4:	ee07 3a90 	vmov	s15, r3
}
 80047a8:	eeb0 0a66 	vmov.f32	s0, s13
 80047ac:	eef0 0a47 	vmov.f32	s1, s14
 80047b0:	eeb0 1a67 	vmov.f32	s2, s15
 80047b4:	3740      	adds	r7, #64	@ 0x40
 80047b6:	46bd      	mov	sp, r7
 80047b8:	bd80      	pop	{r7, pc}
 80047ba:	bf00      	nop
 80047bc:	f3af 8000 	nop.w
 80047c0:	4590331c 	.word	0x4590331c
 80047c4:	3ff279a7 	.word	0x3ff279a7

080047c8 <set_output_to_zero>:
	TIM1->CCR1 = pwm_output.Sa;
	TIM1->CCR2 = pwm_output.Sb;
	TIM1->CCR3 = pwm_output.Sc;
}

void set_output_to_zero(void){
 80047c8:	b480      	push	{r7}
 80047ca:	af00      	add	r7, sp, #0

	TIM1->CCR1 = 0;
 80047cc:	4b06      	ldr	r3, [pc, #24]	@ (80047e8 <set_output_to_zero+0x20>)
 80047ce:	2200      	movs	r2, #0
 80047d0:	635a      	str	r2, [r3, #52]	@ 0x34
	TIM1->CCR2 = 0;
 80047d2:	4b05      	ldr	r3, [pc, #20]	@ (80047e8 <set_output_to_zero+0x20>)
 80047d4:	2200      	movs	r2, #0
 80047d6:	639a      	str	r2, [r3, #56]	@ 0x38
	TIM1->CCR3 = 0;
 80047d8:	4b03      	ldr	r3, [pc, #12]	@ (80047e8 <set_output_to_zero+0x20>)
 80047da:	2200      	movs	r2, #0
 80047dc:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 80047de:	bf00      	nop
 80047e0:	46bd      	mov	sp, r7
 80047e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e6:	4770      	bx	lr
 80047e8:	40012c00 	.word	0x40012c00

080047ec <SVM_Q15>:

svm_output_f get_abc_output_voltage(void){
	return (voltage);
}

abc_16t SVM_Q15(abc_16t v){
 80047ec:	b480      	push	{r7}
 80047ee:	b08b      	sub	sp, #44	@ 0x2c
 80047f0:	af00      	add	r7, sp, #0
 80047f2:	60f8      	str	r0, [r7, #12]
 80047f4:	1d3b      	adds	r3, r7, #4
 80047f6:	e883 0006 	stmia.w	r3, {r1, r2}
	abc_16t Output;
	int32_t x, min, max,mid;

	max = MAX(MAX(v.a, v.b), v.c);
 80047fa:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80047fe:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8004802:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8004806:	428b      	cmp	r3, r1
 8004808:	bfb8      	it	lt
 800480a:	460b      	movlt	r3, r1
 800480c:	b21b      	sxth	r3, r3
 800480e:	4293      	cmp	r3, r2
 8004810:	bfb8      	it	lt
 8004812:	4613      	movlt	r3, r2
 8004814:	b21b      	sxth	r3, r3
 8004816:	627b      	str	r3, [r7, #36]	@ 0x24
	min = MIN(MIN(v.a, v.b), v.c);
 8004818:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800481c:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8004820:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8004824:	428b      	cmp	r3, r1
 8004826:	bfa8      	it	ge
 8004828:	460b      	movge	r3, r1
 800482a:	b21b      	sxth	r3, r3
 800482c:	4293      	cmp	r3, r2
 800482e:	bfa8      	it	ge
 8004830:	4613      	movge	r3, r2
 8004832:	b21b      	sxth	r3, r3
 8004834:	623b      	str	r3, [r7, #32]
	mid = ((max+min) >> 1);
 8004836:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004838:	6a3b      	ldr	r3, [r7, #32]
 800483a:	4413      	add	r3, r2
 800483c:	105b      	asrs	r3, r3, #1
 800483e:	61fb      	str	r3, [r7, #28]

	x = ((((int32_t)v.a - mid) * DIV_2_SQRT3Q14) >> 14);
 8004840:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8004844:	461a      	mov	r2, r3
 8004846:	69fb      	ldr	r3, [r7, #28]
 8004848:	1ad3      	subs	r3, r2, r3
 800484a:	f644 12e7 	movw	r2, #18919	@ 0x49e7
 800484e:	fb02 f303 	mul.w	r3, r2, r3
 8004852:	139b      	asrs	r3, r3, #14
 8004854:	61bb      	str	r3, [r7, #24]
	Output.a = CLAMP_INT32_TO_INT16(x);
 8004856:	69bb      	ldr	r3, [r7, #24]
 8004858:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800485c:	da08      	bge.n	8004870 <SVM_Q15+0x84>
 800485e:	69bb      	ldr	r3, [r7, #24]
 8004860:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 8004864:	db02      	blt.n	800486c <SVM_Q15+0x80>
 8004866:	69bb      	ldr	r3, [r7, #24]
 8004868:	b21b      	sxth	r3, r3
 800486a:	e003      	b.n	8004874 <SVM_Q15+0x88>
 800486c:	4b24      	ldr	r3, [pc, #144]	@ (8004900 <SVM_Q15+0x114>)
 800486e:	e001      	b.n	8004874 <SVM_Q15+0x88>
 8004870:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8004874:	823b      	strh	r3, [r7, #16]

	x = ((((int32_t)v.b - mid) * DIV_2_SQRT3Q14) >> 14);
 8004876:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800487a:	461a      	mov	r2, r3
 800487c:	69fb      	ldr	r3, [r7, #28]
 800487e:	1ad3      	subs	r3, r2, r3
 8004880:	f644 12e7 	movw	r2, #18919	@ 0x49e7
 8004884:	fb02 f303 	mul.w	r3, r2, r3
 8004888:	139b      	asrs	r3, r3, #14
 800488a:	61bb      	str	r3, [r7, #24]
	Output.b = CLAMP_INT32_TO_INT16(x);
 800488c:	69bb      	ldr	r3, [r7, #24]
 800488e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004892:	da08      	bge.n	80048a6 <SVM_Q15+0xba>
 8004894:	69bb      	ldr	r3, [r7, #24]
 8004896:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 800489a:	db02      	blt.n	80048a2 <SVM_Q15+0xb6>
 800489c:	69bb      	ldr	r3, [r7, #24]
 800489e:	b21b      	sxth	r3, r3
 80048a0:	e003      	b.n	80048aa <SVM_Q15+0xbe>
 80048a2:	4b17      	ldr	r3, [pc, #92]	@ (8004900 <SVM_Q15+0x114>)
 80048a4:	e001      	b.n	80048aa <SVM_Q15+0xbe>
 80048a6:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 80048aa:	827b      	strh	r3, [r7, #18]

	x = ((((int32_t)v.c - mid) * DIV_2_SQRT3Q14) >> 14);
 80048ac:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80048b0:	461a      	mov	r2, r3
 80048b2:	69fb      	ldr	r3, [r7, #28]
 80048b4:	1ad3      	subs	r3, r2, r3
 80048b6:	f644 12e7 	movw	r2, #18919	@ 0x49e7
 80048ba:	fb02 f303 	mul.w	r3, r2, r3
 80048be:	139b      	asrs	r3, r3, #14
 80048c0:	61bb      	str	r3, [r7, #24]
	Output.c = CLAMP_INT32_TO_INT16(x);
 80048c2:	69bb      	ldr	r3, [r7, #24]
 80048c4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80048c8:	da08      	bge.n	80048dc <SVM_Q15+0xf0>
 80048ca:	69bb      	ldr	r3, [r7, #24]
 80048cc:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 80048d0:	db02      	blt.n	80048d8 <SVM_Q15+0xec>
 80048d2:	69bb      	ldr	r3, [r7, #24]
 80048d4:	b21b      	sxth	r3, r3
 80048d6:	e003      	b.n	80048e0 <SVM_Q15+0xf4>
 80048d8:	4b09      	ldr	r3, [pc, #36]	@ (8004900 <SVM_Q15+0x114>)
 80048da:	e001      	b.n	80048e0 <SVM_Q15+0xf4>
 80048dc:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 80048e0:	82bb      	strh	r3, [r7, #20]
	return (Output);
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	461a      	mov	r2, r3
 80048e6:	f107 0310 	add.w	r3, r7, #16
 80048ea:	6818      	ldr	r0, [r3, #0]
 80048ec:	6010      	str	r0, [r2, #0]
 80048ee:	889b      	ldrh	r3, [r3, #4]
 80048f0:	8093      	strh	r3, [r2, #4]
}
 80048f2:	68f8      	ldr	r0, [r7, #12]
 80048f4:	372c      	adds	r7, #44	@ 0x2c
 80048f6:	46bd      	mov	sp, r7
 80048f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048fc:	4770      	bx	lr
 80048fe:	bf00      	nop
 8004900:	ffff8000 	.word	0xffff8000

08004904 <get_PWM_OUTPUT_Q15>:

svm_output get_PWM_OUTPUT_Q15(abc_16t v){
 8004904:	b590      	push	{r4, r7, lr}
 8004906:	b089      	sub	sp, #36	@ 0x24
 8004908:	af00      	add	r7, sp, #0
 800490a:	60f8      	str	r0, [r7, #12]
 800490c:	1d3b      	adds	r3, r7, #4
 800490e:	e883 0006 	stmia.w	r3, {r1, r2}
	svm_output Output;

	if(SPACE_VECTOR_MODULAION == ON){
		v = SVM_Q15(v);
 8004912:	1d38      	adds	r0, r7, #4
 8004914:	1d3b      	adds	r3, r7, #4
 8004916:	e893 0006 	ldmia.w	r3, {r1, r2}
 800491a:	f7ff ff67 	bl	80047ec <SVM_Q15>
	}

	Output.Sa		= (((int32_t)v.a + Q15) >> 1);
 800491e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8004922:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8004926:	105b      	asrs	r3, r3, #1
 8004928:	617b      	str	r3, [r7, #20]
	Output.Sb		= (((int32_t)v.b + Q15) >> 1);
 800492a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800492e:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8004932:	105b      	asrs	r3, r3, #1
 8004934:	61bb      	str	r3, [r7, #24]
	Output.Sc		= (((int32_t)v.c + Q15) >> 1);
 8004936:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800493a:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800493e:	105b      	asrs	r3, r3, #1
 8004940:	61fb      	str	r3, [r7, #28]

	// Scale to max timer Output
	Output.Sa 		= (Output.Sa * TIM1_COUNTER) >> 15;
 8004942:	697b      	ldr	r3, [r7, #20]
 8004944:	f241 0299 	movw	r2, #4249	@ 0x1099
 8004948:	fb02 f303 	mul.w	r3, r2, r3
 800494c:	0bdb      	lsrs	r3, r3, #15
 800494e:	617b      	str	r3, [r7, #20]
	Output.Sb 		= (Output.Sb * TIM1_COUNTER) >> 15;
 8004950:	69bb      	ldr	r3, [r7, #24]
 8004952:	f241 0299 	movw	r2, #4249	@ 0x1099
 8004956:	fb02 f303 	mul.w	r3, r2, r3
 800495a:	0bdb      	lsrs	r3, r3, #15
 800495c:	61bb      	str	r3, [r7, #24]
	Output.Sc 		= (Output.Sc * TIM1_COUNTER) >> 15;
 800495e:	69fb      	ldr	r3, [r7, #28]
 8004960:	f241 0299 	movw	r2, #4249	@ 0x1099
 8004964:	fb02 f303 	mul.w	r3, r2, r3
 8004968:	0bdb      	lsrs	r3, r3, #15
 800496a:	61fb      	str	r3, [r7, #28]

	Output.Sa 		= CLAMP(Output.Sa, 0, TIM1_COUNTER);
 800496c:	697b      	ldr	r3, [r7, #20]
 800496e:	f241 0299 	movw	r2, #4249	@ 0x1099
 8004972:	4293      	cmp	r3, r2
 8004974:	bf28      	it	cs
 8004976:	4613      	movcs	r3, r2
 8004978:	617b      	str	r3, [r7, #20]
	Output.Sb 		= CLAMP(Output.Sb, 0, TIM1_COUNTER);
 800497a:	69bb      	ldr	r3, [r7, #24]
 800497c:	f241 0299 	movw	r2, #4249	@ 0x1099
 8004980:	4293      	cmp	r3, r2
 8004982:	bf28      	it	cs
 8004984:	4613      	movcs	r3, r2
 8004986:	61bb      	str	r3, [r7, #24]
	Output.Sc 		= CLAMP(Output.Sc, 0, TIM1_COUNTER);
 8004988:	69fb      	ldr	r3, [r7, #28]
 800498a:	f241 0299 	movw	r2, #4249	@ 0x1099
 800498e:	4293      	cmp	r3, r2
 8004990:	bf28      	it	cs
 8004992:	4613      	movcs	r3, r2
 8004994:	61fb      	str	r3, [r7, #28]

	return (Output);
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	461c      	mov	r4, r3
 800499a:	f107 0314 	add.w	r3, r7, #20
 800499e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80049a2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 80049a6:	68f8      	ldr	r0, [r7, #12]
 80049a8:	3724      	adds	r7, #36	@ 0x24
 80049aa:	46bd      	mov	sp, r7
 80049ac:	bd90      	pop	{r4, r7, pc}
	...

080049b0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80049b0:	b480      	push	{r7}
 80049b2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80049b4:	4b06      	ldr	r3, [pc, #24]	@ (80049d0 <SystemInit+0x20>)
 80049b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049ba:	4a05      	ldr	r2, [pc, #20]	@ (80049d0 <SystemInit+0x20>)
 80049bc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80049c0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80049c4:	bf00      	nop
 80049c6:	46bd      	mov	sp, r7
 80049c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049cc:	4770      	bx	lr
 80049ce:	bf00      	nop
 80049d0:	e000ed00 	.word	0xe000ed00

080049d4 <init_task>:

static void PWM_All_Start(void);
static void PWM_All_Stop(void);
static void SAFETY_system_state_observer(void);

void init_task(void){
 80049d4:	b580      	push	{r7, lr}
 80049d6:	af00      	add	r7, sp, #0

	timer_state = TIMER_SLEEP;
 80049d8:	4b26      	ldr	r3, [pc, #152]	@ (8004a74 <init_task+0xa0>)
 80049da:	2200      	movs	r2, #0
 80049dc:	701a      	strb	r2, [r3, #0]



	closed_loop_token = 0;
 80049de:	4b26      	ldr	r3, [pc, #152]	@ (8004a78 <init_task+0xa4>)
 80049e0:	2200      	movs	r2, #0
 80049e2:	701a      	strb	r2, [r3, #0]
	test_function_counter = 0;
 80049e4:	4b25      	ldr	r3, [pc, #148]	@ (8004a7c <init_task+0xa8>)
 80049e6:	2200      	movs	r2, #0
 80049e8:	601a      	str	r2, [r3, #0]
	test_function_flag = 0;
 80049ea:	4b25      	ldr	r3, [pc, #148]	@ (8004a80 <init_task+0xac>)
 80049ec:	2200      	movs	r2, #0
 80049ee:	701a      	strb	r2, [r3, #0]
	safety_counter = 0;
 80049f0:	4b24      	ldr	r3, [pc, #144]	@ (8004a84 <init_task+0xb0>)
 80049f2:	2200      	movs	r2, #0
 80049f4:	801a      	strh	r2, [r3, #0]

	init_foc(&foc_values);
 80049f6:	4824      	ldr	r0, [pc, #144]	@ (8004a88 <init_task+0xb4>)
 80049f8:	f7fd fa3a 	bl	8001e70 <init_foc>
	init_control_functions();
 80049fc:	f7fc fb48 	bl	8001090 <init_control_functions>
	init_SVM();
 8004a00:	f7ff fc96 	bl	8004330 <init_SVM>
	init_current_measurement();
 8004a04:	f7fc feca 	bl	800179c <init_current_measurement>
	init_encoder();
 8004a08:	f7fd f8e0 	bl	8001bcc <init_encoder>
	init_communication();
 8004a0c:	f7fc f9b8 	bl	8000d80 <init_communication>
	init_math();
 8004a10:	f7fd feb0 	bl	8002774 <init_math>

	ENGINE_MODE = RUN_ENGINE;
 8004a14:	4b1d      	ldr	r3, [pc, #116]	@ (8004a8c <init_task+0xb8>)
 8004a16:	2202      	movs	r2, #2
 8004a18:	701a      	strb	r2, [r3, #0]
	foc_values.foc_mode = FOC_CLOSELOOP;
 8004a1a:	4b1b      	ldr	r3, [pc, #108]	@ (8004a88 <init_task+0xb4>)
 8004a1c:	2200      	movs	r2, #0
 8004a1e:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
	observer_values.state = OFF;
 8004a22:	4b1b      	ldr	r3, [pc, #108]	@ (8004a90 <init_task+0xbc>)
 8004a24:	2200      	movs	r2, #0
 8004a26:	701a      	strb	r2, [r3, #0]
	 */

	if(DEBUG_MODE == ON){
		system_state = RUN_CLOSED_LOOP;
	}else{
		system_state = GOTO_START_POSITION;
 8004a28:	4b1a      	ldr	r3, [pc, #104]	@ (8004a94 <init_task+0xc0>)
 8004a2a:	2200      	movs	r2, #0
 8004a2c:	701a      	strb	r2, [r3, #0]
	}

	// set init values

	middlespeed_task_counter 	= 0;
 8004a2e:	4b1a      	ldr	r3, [pc, #104]	@ (8004a98 <init_task+0xc4>)
 8004a30:	2200      	movs	r2, #0
 8004a32:	701a      	strb	r2, [r3, #0]
	lowspeed_task_counter		= 0;
 8004a34:	4b19      	ldr	r3, [pc, #100]	@ (8004a9c <init_task+0xc8>)
 8004a36:	2200      	movs	r2, #0
 8004a38:	801a      	strh	r2, [r3, #0]

	speed_rate_memory 			= 0.0f;
 8004a3a:	4b19      	ldr	r3, [pc, #100]	@ (8004aa0 <init_task+0xcc>)
 8004a3c:	f04f 0200 	mov.w	r2, #0
 8004a40:	601a      	str	r2, [r3, #0]
	speed_reference 			= -500;
 8004a42:	4b18      	ldr	r3, [pc, #96]	@ (8004aa4 <init_task+0xd0>)
 8004a44:	4a18      	ldr	r2, [pc, #96]	@ (8004aa8 <init_task+0xd4>)
 8004a46:	601a      	str	r2, [r3, #0]
	position_reference 			= 0;
 8004a48:	4b18      	ldr	r3, [pc, #96]	@ (8004aac <init_task+0xd8>)
 8004a4a:	2200      	movs	r2, #0
 8004a4c:	601a      	str	r2, [r3, #0]
	state_encoder 				= 0;
 8004a4e:	4b18      	ldr	r3, [pc, #96]	@ (8004ab0 <init_task+0xdc>)
 8004a50:	2200      	movs	r2, #0
 8004a52:	701a      	strb	r2, [r3, #0]
	wait_counter 				= 0;
 8004a54:	4b17      	ldr	r3, [pc, #92]	@ (8004ab4 <init_task+0xe0>)
 8004a56:	2200      	movs	r2, #0
 8004a58:	801a      	strh	r2, [r3, #0]
	openloop_counter			= 0;
 8004a5a:	4b17      	ldr	r3, [pc, #92]	@ (8004ab8 <init_task+0xe4>)
 8004a5c:	2200      	movs	r2, #0
 8004a5e:	801a      	strh	r2, [r3, #0]

	observer_counter 			= 0;
 8004a60:	4b16      	ldr	r3, [pc, #88]	@ (8004abc <init_task+0xe8>)
 8004a62:	2200      	movs	r2, #0
 8004a64:	801a      	strh	r2, [r3, #0]
	Iq_set 						= 0.0;
 8004a66:	4b16      	ldr	r3, [pc, #88]	@ (8004ac0 <init_task+0xec>)
 8004a68:	f04f 0200 	mov.w	r2, #0
 8004a6c:	601a      	str	r2, [r3, #0]


}
 8004a6e:	bf00      	nop
 8004a70:	bd80      	pop	{r7, pc}
 8004a72:	bf00      	nop
 8004a74:	200007ca 	.word	0x200007ca
 8004a78:	200007c8 	.word	0x200007c8
 8004a7c:	200007ac 	.word	0x200007ac
 8004a80:	200007b0 	.word	0x200007b0
 8004a84:	200007a8 	.word	0x200007a8
 8004a88:	20000704 	.word	0x20000704
 8004a8c:	200006f4 	.word	0x200006f4
 8004a90:	20000770 	.word	0x20000770
 8004a94:	200007b8 	.word	0x200007b8
 8004a98:	20000700 	.word	0x20000700
 8004a9c:	20000702 	.word	0x20000702
 8004aa0:	200007b4 	.word	0x200007b4
 8004aa4:	200006f8 	.word	0x200006f8
 8004aa8:	fffffe0c 	.word	0xfffffe0c
 8004aac:	200006fc 	.word	0x200006fc
 8004ab0:	200007c0 	.word	0x200007c0
 8004ab4:	200007a2 	.word	0x200007a2
 8004ab8:	200007a6 	.word	0x200007a6
 8004abc:	200007a0 	.word	0x200007a0
 8004ac0:	200007c4 	.word	0x200007c4

08004ac4 <time_management>:

/*
 * time_management():	this function is triggered by the TIM1 (currently running at 10kHz)
 * 						and manages the functions in task.h.
 */
void time_management(void){
 8004ac4:	b580      	push	{r7, lr}
 8004ac6:	af00      	add	r7, sp, #0


	calc_speed_and_position();
 8004ac8:	f7fd f8be 	bl	8001c48 <calc_speed_and_position>
	execute_current_measurement(); // 9.15us
 8004acc:	f7fc fea2 	bl	8001814 <execute_current_measurement>


	engine_mode_observer(); // look for START/STOP interrupt
 8004ad0:	f000 f818 	bl	8004b04 <engine_mode_observer>
	switch_state_observer();
 8004ad4:	f000 f830 	bl	8004b38 <switch_state_observer>
	highspeed_task();		// run the System (middle speed part are included)
 8004ad8:	f000 f866 	bl	8004ba8 <highspeed_task>
	get_information(&master_command);
 8004adc:	4807      	ldr	r0, [pc, #28]	@ (8004afc <time_management+0x38>)
 8004ade:	f7fc fa33 	bl	8000f48 <get_information>

	if(AUTOMATIC_SWITCH_OFF){
		middlespeed_task((int16_t)(master_command.speed_command));
	}else{
		middlespeed_task((int16_t)(speed_reference));
 8004ae2:	4b07      	ldr	r3, [pc, #28]	@ (8004b00 <time_management+0x3c>)
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	b21b      	sxth	r3, r3
 8004ae8:	4618      	mov	r0, r3
 8004aea:	f000 fa67 	bl	8004fbc <middlespeed_task>
	}
	lowspeed_task();
 8004aee:	f000 faa5 	bl	800503c <lowspeed_task>

	SAFETY_system_state_observer(); //
 8004af2:	f000 fad3 	bl	800509c <SAFETY_system_state_observer>
}
 8004af6:	bf00      	nop
 8004af8:	bd80      	pop	{r7, pc}
 8004afa:	bf00      	nop
 8004afc:	2000079c 	.word	0x2000079c
 8004b00:	200006f8 	.word	0x200006f8

08004b04 <engine_mode_observer>:

/*
 * engine_mode_observer():	look for START/STOP interrupt comes from the button (with the engine_mode_start_stopp function).
 */
void engine_mode_observer(void){
 8004b04:	b580      	push	{r7, lr}
 8004b06:	af00      	add	r7, sp, #0
	if(ENGINE_MODE == STOPP_ENGINE){
 8004b08:	4b09      	ldr	r3, [pc, #36]	@ (8004b30 <engine_mode_observer+0x2c>)
 8004b0a:	781b      	ldrb	r3, [r3, #0]
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d104      	bne.n	8004b1a <engine_mode_observer+0x16>
		system_state = STOPP;
 8004b10:	4b08      	ldr	r3, [pc, #32]	@ (8004b34 <engine_mode_observer+0x30>)
 8004b12:	22ff      	movs	r2, #255	@ 0xff
 8004b14:	701a      	strb	r2, [r3, #0]
		PWM_All_Stop();
 8004b16:	f000 fab3 	bl	8005080 <PWM_All_Stop>
	}
	if(ENGINE_MODE == START_ENGINE){
 8004b1a:	4b05      	ldr	r3, [pc, #20]	@ (8004b30 <engine_mode_observer+0x2c>)
 8004b1c:	781b      	ldrb	r3, [r3, #0]
 8004b1e:	2b01      	cmp	r3, #1
 8004b20:	d104      	bne.n	8004b2c <engine_mode_observer+0x28>
		system_state = RUN_CLOSED_LOOP;
 8004b22:	4b04      	ldr	r3, [pc, #16]	@ (8004b34 <engine_mode_observer+0x30>)
 8004b24:	2201      	movs	r2, #1
 8004b26:	701a      	strb	r2, [r3, #0]
		PWM_All_Start();
 8004b28:	f000 fab1 	bl	800508e <PWM_All_Start>
	}


}
 8004b2c:	bf00      	nop
 8004b2e:	bd80      	pop	{r7, pc}
 8004b30:	200006f4 	.word	0x200006f4
 8004b34:	200007b8 	.word	0x200007b8

08004b38 <switch_state_observer>:

/*
 * switch_state_observer(): look for switching state. necessary for reset counter
 */
void switch_state_observer(void){
 8004b38:	b480      	push	{r7}
 8004b3a:	af00      	add	r7, sp, #0
	if(system_state != old_system_state){
 8004b3c:	4b0a      	ldr	r3, [pc, #40]	@ (8004b68 <switch_state_observer+0x30>)
 8004b3e:	781a      	ldrb	r2, [r3, #0]
 8004b40:	4b0a      	ldr	r3, [pc, #40]	@ (8004b6c <switch_state_observer+0x34>)
 8004b42:	781b      	ldrb	r3, [r3, #0]
 8004b44:	429a      	cmp	r2, r3
 8004b46:	d006      	beq.n	8004b56 <switch_state_observer+0x1e>
	// ####### trigger these section after the system state changed #########

		openloop_counter = 0;
 8004b48:	4b09      	ldr	r3, [pc, #36]	@ (8004b70 <switch_state_observer+0x38>)
 8004b4a:	2200      	movs	r2, #0
 8004b4c:	801a      	strh	r2, [r3, #0]
		open_loop_speed_rpm = 0.0f;
 8004b4e:	4b09      	ldr	r3, [pc, #36]	@ (8004b74 <switch_state_observer+0x3c>)
 8004b50:	f04f 0200 	mov.w	r2, #0
 8004b54:	601a      	str	r2, [r3, #0]

	// ##############################################################
	}
	old_system_state = system_state;
 8004b56:	4b04      	ldr	r3, [pc, #16]	@ (8004b68 <switch_state_observer+0x30>)
 8004b58:	781a      	ldrb	r2, [r3, #0]
 8004b5a:	4b04      	ldr	r3, [pc, #16]	@ (8004b6c <switch_state_observer+0x34>)
 8004b5c:	701a      	strb	r2, [r3, #0]
}
 8004b5e:	bf00      	nop
 8004b60:	46bd      	mov	sp, r7
 8004b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b66:	4770      	bx	lr
 8004b68:	200007b8 	.word	0x200007b8
 8004b6c:	200007b9 	.word	0x200007b9
 8004b70:	200007a6 	.word	0x200007a6
 8004b74:	200007bc 	.word	0x200007bc

08004b78 <engine_start_function>:
	}else{
		ENGINE_MODE = STOPP_ENGINE;
	}
}

void engine_start_function(void){
 8004b78:	b480      	push	{r7}
 8004b7a:	af00      	add	r7, sp, #0

	ENGINE_MODE = START_ENGINE;
 8004b7c:	4b03      	ldr	r3, [pc, #12]	@ (8004b8c <engine_start_function+0x14>)
 8004b7e:	2201      	movs	r2, #1
 8004b80:	701a      	strb	r2, [r3, #0]
}
 8004b82:	bf00      	nop
 8004b84:	46bd      	mov	sp, r7
 8004b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b8a:	4770      	bx	lr
 8004b8c:	200006f4 	.word	0x200006f4

08004b90 <engine_stopp_function>:

void engine_stopp_function(void){
 8004b90:	b480      	push	{r7}
 8004b92:	af00      	add	r7, sp, #0
	ENGINE_MODE = STOPP_ENGINE;
 8004b94:	4b03      	ldr	r3, [pc, #12]	@ (8004ba4 <engine_stopp_function+0x14>)
 8004b96:	2200      	movs	r2, #0
 8004b98:	701a      	strb	r2, [r3, #0]
}
 8004b9a:	bf00      	nop
 8004b9c:	46bd      	mov	sp, r7
 8004b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba2:	4770      	bx	lr
 8004ba4:	200006f4 	.word	0x200006f4

08004ba8 <highspeed_task>:
}

/*
 * highspeed_task():	executes corresponding outputs depending on system_state.
 */
uint8_t highspeed_task(void){
 8004ba8:	b580      	push	{r7, lr}
 8004baa:	b088      	sub	sp, #32
 8004bac:	af00      	add	r7, sp, #0

	svm_output pwm;

	switch (system_state){
 8004bae:	4ba5      	ldr	r3, [pc, #660]	@ (8004e44 <highspeed_task+0x29c>)
 8004bb0:	781b      	ldrb	r3, [r3, #0]
 8004bb2:	2b04      	cmp	r3, #4
 8004bb4:	dc12      	bgt.n	8004bdc <highspeed_task+0x34>
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	f2c0 81ce 	blt.w	8004f58 <highspeed_task+0x3b0>
 8004bbc:	2b04      	cmp	r3, #4
 8004bbe:	f200 81cb 	bhi.w	8004f58 <highspeed_task+0x3b0>
 8004bc2:	a201      	add	r2, pc, #4	@ (adr r2, 8004bc8 <highspeed_task+0x20>)
 8004bc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bc8:	08004c23 	.word	0x08004c23
 8004bcc:	08004d5d 	.word	0x08004d5d
 8004bd0:	08004dc1 	.word	0x08004dc1
 8004bd4:	08004f59 	.word	0x08004f59
 8004bd8:	08004d11 	.word	0x08004d11
 8004bdc:	2bff      	cmp	r3, #255	@ 0xff
 8004bde:	f040 81bb 	bne.w	8004f58 <highspeed_task+0x3b0>

		case STOPP:
			foc_values.foc_mode 	= FOC_CLOSELOOP;
 8004be2:	4b99      	ldr	r3, [pc, #612]	@ (8004e48 <highspeed_task+0x2a0>)
 8004be4:	2200      	movs	r2, #0
 8004be6:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
			observer_values.state 	= OFF;
 8004bea:	4b98      	ldr	r3, [pc, #608]	@ (8004e4c <highspeed_task+0x2a4>)
 8004bec:	2200      	movs	r2, #0
 8004bee:	701a      	strb	r2, [r3, #0]

			clear_foc(&foc_values);
 8004bf0:	4895      	ldr	r0, [pc, #596]	@ (8004e48 <highspeed_task+0x2a0>)
 8004bf2:	f7fd f993 	bl	8001f1c <clear_foc>
			reset_pi_integrator();
 8004bf6:	f7fc fbe9 	bl	80013cc <reset_pi_integrator>

			speed_rate_memory = 0;
 8004bfa:	4b95      	ldr	r3, [pc, #596]	@ (8004e50 <highspeed_task+0x2a8>)
 8004bfc:	f04f 0200 	mov.w	r2, #0
 8004c00:	601a      	str	r2, [r3, #0]
			foc_values.speed_rad = 0;
 8004c02:	4b91      	ldr	r3, [pc, #580]	@ (8004e48 <highspeed_task+0x2a0>)
 8004c04:	2200      	movs	r2, #0
 8004c06:	645a      	str	r2, [r3, #68]	@ 0x44
			automatic_counter  = 0;
 8004c08:	4b92      	ldr	r3, [pc, #584]	@ (8004e54 <highspeed_task+0x2ac>)
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	801a      	strh	r2, [r3, #0]


			TIM1->CCR1 = 0;
 8004c0e:	4b92      	ldr	r3, [pc, #584]	@ (8004e58 <highspeed_task+0x2b0>)
 8004c10:	2200      	movs	r2, #0
 8004c12:	635a      	str	r2, [r3, #52]	@ 0x34
			TIM1->CCR2 = 0;
 8004c14:	4b90      	ldr	r3, [pc, #576]	@ (8004e58 <highspeed_task+0x2b0>)
 8004c16:	2200      	movs	r2, #0
 8004c18:	639a      	str	r2, [r3, #56]	@ 0x38
			TIM1->CCR3 = 0;
 8004c1a:	4b8f      	ldr	r3, [pc, #572]	@ (8004e58 <highspeed_task+0x2b0>)
 8004c1c:	2200      	movs	r2, #0
 8004c1e:	63da      	str	r2, [r3, #60]	@ 0x3c

		break;
 8004c20:	e1b4      	b.n	8004f8c <highspeed_task+0x3e4>
		/*
		 * GOTO_START_POSITION: move the Rotor to the q-Axis, then set the angle to zero
		 */
		case GOTO_START_POSITION:

			if(init_safty_flag == false){
 8004c22:	4b8e      	ldr	r3, [pc, #568]	@ (8004e5c <highspeed_task+0x2b4>)
 8004c24:	781b      	ldrb	r3, [r3, #0]
 8004c26:	f083 0301 	eor.w	r3, r3, #1
 8004c2a:	b2db      	uxtb	r3, r3
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d020      	beq.n	8004c72 <highspeed_task+0xca>
				PWM_All_Start();
 8004c30:	f000 fa2d 	bl	800508e <PWM_All_Start>
			}else{
				PWM_All_Stop();
				break;
			}

			foc_values.foc_mode 	= FOC_CLOSELOOP;
 8004c34:	4b84      	ldr	r3, [pc, #528]	@ (8004e48 <highspeed_task+0x2a0>)
 8004c36:	2200      	movs	r2, #0
 8004c38:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
			observer_values.state 	= OFF;
 8004c3c:	4b83      	ldr	r3, [pc, #524]	@ (8004e4c <highspeed_task+0x2a4>)
 8004c3e:	2200      	movs	r2, #0
 8004c40:	701a      	strb	r2, [r3, #0]

			dq_t V;
			observer_values.theta = 0;
 8004c42:	4b82      	ldr	r3, [pc, #520]	@ (8004e4c <highspeed_task+0x2a4>)
 8004c44:	2200      	movs	r2, #0
 8004c46:	819a      	strh	r2, [r3, #12]
			execute_FOC(&foc_values, Iq_set);
 8004c48:	4b85      	ldr	r3, [pc, #532]	@ (8004e60 <highspeed_task+0x2b8>)
 8004c4a:	edd3 7a00 	vldr	s15, [r3]
 8004c4e:	eeb0 0a67 	vmov.f32	s0, s15
 8004c52:	487d      	ldr	r0, [pc, #500]	@ (8004e48 <highspeed_task+0x2a0>)
 8004c54:	f7fd f99e 	bl	8001f94 <execute_FOC>

			safety_counter++;
 8004c58:	4b82      	ldr	r3, [pc, #520]	@ (8004e64 <highspeed_task+0x2bc>)
 8004c5a:	881b      	ldrh	r3, [r3, #0]
 8004c5c:	3301      	adds	r3, #1
 8004c5e:	b29a      	uxth	r2, r3
 8004c60:	4b80      	ldr	r3, [pc, #512]	@ (8004e64 <highspeed_task+0x2bc>)
 8004c62:	801a      	strh	r2, [r3, #0]
			if(safety_counter > 15000){ // trigger init-process too often. protect motor
 8004c64:	4b7f      	ldr	r3, [pc, #508]	@ (8004e64 <highspeed_task+0x2bc>)
 8004c66:	881b      	ldrh	r3, [r3, #0]
 8004c68:	f643 2298 	movw	r2, #15000	@ 0x3a98
 8004c6c:	4293      	cmp	r3, r2
 8004c6e:	d905      	bls.n	8004c7c <highspeed_task+0xd4>
 8004c70:	e002      	b.n	8004c78 <highspeed_task+0xd0>
				PWM_All_Stop();
 8004c72:	f000 fa05 	bl	8005080 <PWM_All_Stop>
				break;
 8004c76:	e189      	b.n	8004f8c <highspeed_task+0x3e4>
				Error_Handler();
 8004c78:	f7fe fe64 	bl	8003944 <Error_Handler>
			}

			// here: activate 200 cycles the goto_position function, then wait 4800 cycles before go to WAIT
			if(wait_counter < 5000){
 8004c7c:	4b7a      	ldr	r3, [pc, #488]	@ (8004e68 <highspeed_task+0x2c0>)
 8004c7e:	881b      	ldrh	r3, [r3, #0]
 8004c80:	f241 3287 	movw	r2, #4999	@ 0x1387
 8004c84:	4293      	cmp	r3, r2
 8004c86:	d839      	bhi.n	8004cfc <highspeed_task+0x154>
				if(wait_counter < 4000){
 8004c88:	4b77      	ldr	r3, [pc, #476]	@ (8004e68 <highspeed_task+0x2c0>)
 8004c8a:	881b      	ldrh	r3, [r3, #0]
 8004c8c:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 8004c90:	d215      	bcs.n	8004cbe <highspeed_task+0x116>
					V.d = (GOTOSTART_Q_VOLTAGE / (float)MAX_VOLTAGE); // *2.0f
 8004c92:	2300      	movs	r3, #0
 8004c94:	823b      	strh	r3, [r7, #16]
					V.q = 0.0f;
 8004c96:	2300      	movs	r3, #0
 8004c98:	827b      	strh	r3, [r7, #18]
					pwm = goto_position(V);
 8004c9a:	f107 0314 	add.w	r3, r7, #20
 8004c9e:	6939      	ldr	r1, [r7, #16]
 8004ca0:	4618      	mov	r0, r3
 8004ca2:	f7fd fa7b 	bl	800219c <goto_position>
					set_encoder_to_zero(&foc_values);
 8004ca6:	4868      	ldr	r0, [pc, #416]	@ (8004e48 <highspeed_task+0x2a0>)
 8004ca8:	f7fc ffbc 	bl	8001c24 <set_encoder_to_zero>
					TIM1->CCR1 = pwm.Sa;
 8004cac:	4a6a      	ldr	r2, [pc, #424]	@ (8004e58 <highspeed_task+0x2b0>)
 8004cae:	697b      	ldr	r3, [r7, #20]
 8004cb0:	6353      	str	r3, [r2, #52]	@ 0x34
					TIM1->CCR2 = pwm.Sb;
 8004cb2:	4a69      	ldr	r2, [pc, #420]	@ (8004e58 <highspeed_task+0x2b0>)
 8004cb4:	69bb      	ldr	r3, [r7, #24]
 8004cb6:	6393      	str	r3, [r2, #56]	@ 0x38
					TIM1->CCR3 = pwm.Sc;
 8004cb8:	4a67      	ldr	r2, [pc, #412]	@ (8004e58 <highspeed_task+0x2b0>)
 8004cba:	69fb      	ldr	r3, [r7, #28]
 8004cbc:	63d3      	str	r3, [r2, #60]	@ 0x3c

				}
				V.d = 4.0f;
 8004cbe:	2304      	movs	r3, #4
 8004cc0:	823b      	strh	r3, [r7, #16]
				V.q = 0.0f;
 8004cc2:	2300      	movs	r3, #0
 8004cc4:	827b      	strh	r3, [r7, #18]
				pwm = goto_position(V);
 8004cc6:	463b      	mov	r3, r7
 8004cc8:	6939      	ldr	r1, [r7, #16]
 8004cca:	4618      	mov	r0, r3
 8004ccc:	f7fd fa66 	bl	800219c <goto_position>
 8004cd0:	f107 0314 	add.w	r3, r7, #20
 8004cd4:	463a      	mov	r2, r7
 8004cd6:	ca07      	ldmia	r2, {r0, r1, r2}
 8004cd8:	e883 0007 	stmia.w	r3, {r0, r1, r2}
				TIM1->CCR1 = pwm.Sa;
 8004cdc:	4a5e      	ldr	r2, [pc, #376]	@ (8004e58 <highspeed_task+0x2b0>)
 8004cde:	697b      	ldr	r3, [r7, #20]
 8004ce0:	6353      	str	r3, [r2, #52]	@ 0x34
				TIM1->CCR2 = pwm.Sb;
 8004ce2:	4a5d      	ldr	r2, [pc, #372]	@ (8004e58 <highspeed_task+0x2b0>)
 8004ce4:	69bb      	ldr	r3, [r7, #24]
 8004ce6:	6393      	str	r3, [r2, #56]	@ 0x38
				TIM1->CCR3 = pwm.Sc;
 8004ce8:	4a5b      	ldr	r2, [pc, #364]	@ (8004e58 <highspeed_task+0x2b0>)
 8004cea:	69fb      	ldr	r3, [r7, #28]
 8004cec:	63d3      	str	r3, [r2, #60]	@ 0x3c
				wait_counter += 1;
 8004cee:	4b5e      	ldr	r3, [pc, #376]	@ (8004e68 <highspeed_task+0x2c0>)
 8004cf0:	881b      	ldrh	r3, [r3, #0]
 8004cf2:	3301      	adds	r3, #1
 8004cf4:	b29a      	uxth	r2, r3
 8004cf6:	4b5c      	ldr	r3, [pc, #368]	@ (8004e68 <highspeed_task+0x2c0>)
 8004cf8:	801a      	strh	r2, [r3, #0]
				}else{
					system_state = STOPP;
				}
			}

		break;
 8004cfa:	e147      	b.n	8004f8c <highspeed_task+0x3e4>
				init_safty_flag = true;
 8004cfc:	4b57      	ldr	r3, [pc, #348]	@ (8004e5c <highspeed_task+0x2b4>)
 8004cfe:	2201      	movs	r2, #1
 8004d00:	701a      	strb	r2, [r3, #0]
				wait_counter = 0;
 8004d02:	4b59      	ldr	r3, [pc, #356]	@ (8004e68 <highspeed_task+0x2c0>)
 8004d04:	2200      	movs	r2, #0
 8004d06:	801a      	strh	r2, [r3, #0]
					system_state = STOPP;
 8004d08:	4b4e      	ldr	r3, [pc, #312]	@ (8004e44 <highspeed_task+0x29c>)
 8004d0a:	22ff      	movs	r2, #255	@ 0xff
 8004d0c:	701a      	strb	r2, [r3, #0]
		break;
 8004d0e:	e13d      	b.n	8004f8c <highspeed_task+0x3e4>
		/*
		 * WAIT: set Output to zero
		 */

		case WAIT:
			observer_values.state 	= OFF;
 8004d10:	4b4e      	ldr	r3, [pc, #312]	@ (8004e4c <highspeed_task+0x2a4>)
 8004d12:	2200      	movs	r2, #0
 8004d14:	701a      	strb	r2, [r3, #0]
			if (wait_counter <4000){
 8004d16:	4b54      	ldr	r3, [pc, #336]	@ (8004e68 <highspeed_task+0x2c0>)
 8004d18:	881b      	ldrh	r3, [r3, #0]
 8004d1a:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 8004d1e:	d211      	bcs.n	8004d44 <highspeed_task+0x19c>
				wait_counter += 1;
 8004d20:	4b51      	ldr	r3, [pc, #324]	@ (8004e68 <highspeed_task+0x2c0>)
 8004d22:	881b      	ldrh	r3, [r3, #0]
 8004d24:	3301      	adds	r3, #1
 8004d26:	b29a      	uxth	r2, r3
 8004d28:	4b4f      	ldr	r3, [pc, #316]	@ (8004e68 <highspeed_task+0x2c0>)
 8004d2a:	801a      	strh	r2, [r3, #0]

				set_output_to_zero();
 8004d2c:	f7ff fd4c 	bl	80047c8 <set_output_to_zero>
				TIM1->CCR1 = 0;
 8004d30:	4b49      	ldr	r3, [pc, #292]	@ (8004e58 <highspeed_task+0x2b0>)
 8004d32:	2200      	movs	r2, #0
 8004d34:	635a      	str	r2, [r3, #52]	@ 0x34
				TIM1->CCR2 = 0;
 8004d36:	4b48      	ldr	r3, [pc, #288]	@ (8004e58 <highspeed_task+0x2b0>)
 8004d38:	2200      	movs	r2, #0
 8004d3a:	639a      	str	r2, [r3, #56]	@ 0x38
				TIM1->CCR3 = 0;
 8004d3c:	4b46      	ldr	r3, [pc, #280]	@ (8004e58 <highspeed_task+0x2b0>)
 8004d3e:	2200      	movs	r2, #0
 8004d40:	63da      	str	r2, [r3, #60]	@ 0x3c
				reset_pi_integrator();
				foc_values.speed_rad = 0;
				ENGINE_MODE = RUN_ENGINE;
			}

		break;
 8004d42:	e123      	b.n	8004f8c <highspeed_task+0x3e4>
				wait_counter = 0;
 8004d44:	4b48      	ldr	r3, [pc, #288]	@ (8004e68 <highspeed_task+0x2c0>)
 8004d46:	2200      	movs	r2, #0
 8004d48:	801a      	strh	r2, [r3, #0]
				reset_pi_integrator();
 8004d4a:	f7fc fb3f 	bl	80013cc <reset_pi_integrator>
				foc_values.speed_rad = 0;
 8004d4e:	4b3e      	ldr	r3, [pc, #248]	@ (8004e48 <highspeed_task+0x2a0>)
 8004d50:	2200      	movs	r2, #0
 8004d52:	645a      	str	r2, [r3, #68]	@ 0x44
				ENGINE_MODE = RUN_ENGINE;
 8004d54:	4b45      	ldr	r3, [pc, #276]	@ (8004e6c <highspeed_task+0x2c4>)
 8004d56:	2202      	movs	r2, #2
 8004d58:	701a      	strb	r2, [r3, #0]
		break;
 8004d5a:	e117      	b.n	8004f8c <highspeed_task+0x3e4>
		 */

		case RUN_CLOSED_LOOP:


			foc_values.foc_mode 	= FOC_CLOSELOOP;
 8004d5c:	4b3a      	ldr	r3, [pc, #232]	@ (8004e48 <highspeed_task+0x2a0>)
 8004d5e:	2200      	movs	r2, #0
 8004d60:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
//			observer_values.state 	= OFF;
			observer_values.state = ON;
 8004d64:	4b39      	ldr	r3, [pc, #228]	@ (8004e4c <highspeed_task+0x2a4>)
 8004d66:	2201      	movs	r2, #1
 8004d68:	701a      	strb	r2, [r3, #0]
			get_el_angle(&foc_values);
 8004d6a:	4837      	ldr	r0, [pc, #220]	@ (8004e48 <highspeed_task+0x2a0>)
 8004d6c:	f7fc ffc6 	bl	8001cfc <get_el_angle>

			safety_counter = 0;
 8004d70:	4b3c      	ldr	r3, [pc, #240]	@ (8004e64 <highspeed_task+0x2bc>)
 8004d72:	2200      	movs	r2, #0
 8004d74:	801a      	strh	r2, [r3, #0]

//			state_observer_speed(&foc_values, FOC_FREQUENCY);

//			state_observer_disturbance(&foc_values, FOC_FREQUENCY);

			execute_FOC(&foc_values, Iq_set);
 8004d76:	4b3a      	ldr	r3, [pc, #232]	@ (8004e60 <highspeed_task+0x2b8>)
 8004d78:	edd3 7a00 	vldr	s15, [r3]
 8004d7c:	eeb0 0a67 	vmov.f32	s0, s15
 8004d80:	4831      	ldr	r0, [pc, #196]	@ (8004e48 <highspeed_task+0x2a0>)
 8004d82:	f7fd f907 	bl	8001f94 <execute_FOC>
			pwm = get_PWM_OUTPUT_Q15(foc_values.V_q15);
 8004d86:	4638      	mov	r0, r7
 8004d88:	4b2f      	ldr	r3, [pc, #188]	@ (8004e48 <highspeed_task+0x2a0>)
 8004d8a:	f8d3 205a 	ldr.w	r2, [r3, #90]	@ 0x5a
 8004d8e:	4611      	mov	r1, r2
 8004d90:	f8b3 205e 	ldrh.w	r2, [r3, #94]	@ 0x5e
 8004d94:	2300      	movs	r3, #0
 8004d96:	f362 030f 	bfi	r3, r2, #0, #16
 8004d9a:	461a      	mov	r2, r3
 8004d9c:	f7ff fdb2 	bl	8004904 <get_PWM_OUTPUT_Q15>
 8004da0:	f107 0314 	add.w	r3, r7, #20
 8004da4:	463a      	mov	r2, r7
 8004da6:	ca07      	ldmia	r2, {r0, r1, r2}
 8004da8:	e883 0007 	stmia.w	r3, {r0, r1, r2}

			TIM1->CCR1 = pwm.Sa;
 8004dac:	4a2a      	ldr	r2, [pc, #168]	@ (8004e58 <highspeed_task+0x2b0>)
 8004dae:	697b      	ldr	r3, [r7, #20]
 8004db0:	6353      	str	r3, [r2, #52]	@ 0x34
			TIM1->CCR2 = pwm.Sb;
 8004db2:	4a29      	ldr	r2, [pc, #164]	@ (8004e58 <highspeed_task+0x2b0>)
 8004db4:	69bb      	ldr	r3, [r7, #24]
 8004db6:	6393      	str	r3, [r2, #56]	@ 0x38
			TIM1->CCR3 = pwm.Sc;
 8004db8:	4a27      	ldr	r2, [pc, #156]	@ (8004e58 <highspeed_task+0x2b0>)
 8004dba:	69fb      	ldr	r3, [r7, #28]
 8004dbc:	63d3      	str	r3, [r2, #60]	@ 0x3c
//			Collect_And_Print_Data(foc_values.i_a,foc_values.i_b, foc_values.v_circle.d, foc_values.v_circle.q);

		break;
 8004dbe:	e0e5      	b.n	8004f8c <highspeed_task+0x3e4>
		/*
		 * OPENLOOP:	Run in openloop
		 */
		case OPENLOOP:

			if (closed_loop_token == 1){
 8004dc0:	4b2b      	ldr	r3, [pc, #172]	@ (8004e70 <highspeed_task+0x2c8>)
 8004dc2:	781b      	ldrb	r3, [r3, #0]
 8004dc4:	2b01      	cmp	r3, #1
 8004dc6:	d104      	bne.n	8004dd2 <highspeed_task+0x22a>
				foc_values.foc_mode 		= FOC_OBSERVER;
 8004dc8:	4b1f      	ldr	r3, [pc, #124]	@ (8004e48 <highspeed_task+0x2a0>)
 8004dca:	2202      	movs	r2, #2
 8004dcc:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
 8004dd0:	e003      	b.n	8004dda <highspeed_task+0x232>
			}else{
			foc_values.foc_mode 		= FOC_OPENLOOP;
 8004dd2:	4b1d      	ldr	r3, [pc, #116]	@ (8004e48 <highspeed_task+0x2a0>)
 8004dd4:	2201      	movs	r2, #1
 8004dd6:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
			}
			observer_values.state 		= ON;
 8004dda:	4b1c      	ldr	r3, [pc, #112]	@ (8004e4c <highspeed_task+0x2a4>)
 8004ddc:	2201      	movs	r2, #1
 8004dde:	701a      	strb	r2, [r3, #0]
			get_el_angle(&foc_values); // need for debug
 8004de0:	4819      	ldr	r0, [pc, #100]	@ (8004e48 <highspeed_task+0x2a0>)
 8004de2:	f7fc ff8b 	bl	8001cfc <get_el_angle>

			// ############## RAMP FUNCTION #################
			if(speed_reference > 0){
 8004de6:	4b23      	ldr	r3, [pc, #140]	@ (8004e74 <highspeed_task+0x2cc>)
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	dd4a      	ble.n	8004e84 <highspeed_task+0x2dc>
				if((int16_t)open_loop_speed_rpm < speed_reference){
 8004dee:	4b22      	ldr	r3, [pc, #136]	@ (8004e78 <highspeed_task+0x2d0>)
 8004df0:	edd3 7a00 	vldr	s15, [r3]
 8004df4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004df8:	ee17 3a90 	vmov	r3, s15
 8004dfc:	b21b      	sxth	r3, r3
 8004dfe:	461a      	mov	r2, r3
 8004e00:	4b1c      	ldr	r3, [pc, #112]	@ (8004e74 <highspeed_task+0x2cc>)
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	429a      	cmp	r2, r3
 8004e06:	da12      	bge.n	8004e2e <highspeed_task+0x286>
					open_loop_speed_rpm += (OPENLOOP_RAMP * (float)openloop_counter);
 8004e08:	4b1c      	ldr	r3, [pc, #112]	@ (8004e7c <highspeed_task+0x2d4>)
 8004e0a:	881b      	ldrh	r3, [r3, #0]
 8004e0c:	ee07 3a90 	vmov	s15, r3
 8004e10:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e14:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8004e80 <highspeed_task+0x2d8>
 8004e18:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004e1c:	4b16      	ldr	r3, [pc, #88]	@ (8004e78 <highspeed_task+0x2d0>)
 8004e1e:	edd3 7a00 	vldr	s15, [r3]
 8004e22:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004e26:	4b14      	ldr	r3, [pc, #80]	@ (8004e78 <highspeed_task+0x2d0>)
 8004e28:	edc3 7a00 	vstr	s15, [r3]
 8004e2c:	e053      	b.n	8004ed6 <highspeed_task+0x32e>
				}else{
					open_loop_speed_rpm = (float)speed_reference;
 8004e2e:	4b11      	ldr	r3, [pc, #68]	@ (8004e74 <highspeed_task+0x2cc>)
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	ee07 3a90 	vmov	s15, r3
 8004e36:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004e3a:	4b0f      	ldr	r3, [pc, #60]	@ (8004e78 <highspeed_task+0x2d0>)
 8004e3c:	edc3 7a00 	vstr	s15, [r3]
 8004e40:	e049      	b.n	8004ed6 <highspeed_task+0x32e>
 8004e42:	bf00      	nop
 8004e44:	200007b8 	.word	0x200007b8
 8004e48:	20000704 	.word	0x20000704
 8004e4c:	20000770 	.word	0x20000770
 8004e50:	200007b4 	.word	0x200007b4
 8004e54:	200007a4 	.word	0x200007a4
 8004e58:	40012c00 	.word	0x40012c00
 8004e5c:	200007c9 	.word	0x200007c9
 8004e60:	200007c4 	.word	0x200007c4
 8004e64:	200007a8 	.word	0x200007a8
 8004e68:	200007a2 	.word	0x200007a2
 8004e6c:	200006f4 	.word	0x200006f4
 8004e70:	200007c8 	.word	0x200007c8
 8004e74:	200006f8 	.word	0x200006f8
 8004e78:	200007bc 	.word	0x200007bc
 8004e7c:	200007a6 	.word	0x200007a6
 8004e80:	3851b717 	.word	0x3851b717
				}
			}else{
				if((int16_t)open_loop_speed_rpm > speed_reference){
 8004e84:	4b44      	ldr	r3, [pc, #272]	@ (8004f98 <highspeed_task+0x3f0>)
 8004e86:	edd3 7a00 	vldr	s15, [r3]
 8004e8a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004e8e:	ee17 3a90 	vmov	r3, s15
 8004e92:	b21b      	sxth	r3, r3
 8004e94:	461a      	mov	r2, r3
 8004e96:	4b41      	ldr	r3, [pc, #260]	@ (8004f9c <highspeed_task+0x3f4>)
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	429a      	cmp	r2, r3
 8004e9c:	dd12      	ble.n	8004ec4 <highspeed_task+0x31c>
					open_loop_speed_rpm -= (OPENLOOP_RAMP * (float)openloop_counter);
 8004e9e:	4b3e      	ldr	r3, [pc, #248]	@ (8004f98 <highspeed_task+0x3f0>)
 8004ea0:	ed93 7a00 	vldr	s14, [r3]
 8004ea4:	4b3e      	ldr	r3, [pc, #248]	@ (8004fa0 <highspeed_task+0x3f8>)
 8004ea6:	881b      	ldrh	r3, [r3, #0]
 8004ea8:	ee07 3a90 	vmov	s15, r3
 8004eac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004eb0:	eddf 6a3c 	vldr	s13, [pc, #240]	@ 8004fa4 <highspeed_task+0x3fc>
 8004eb4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004eb8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004ebc:	4b36      	ldr	r3, [pc, #216]	@ (8004f98 <highspeed_task+0x3f0>)
 8004ebe:	edc3 7a00 	vstr	s15, [r3]
 8004ec2:	e008      	b.n	8004ed6 <highspeed_task+0x32e>
				}else{
					open_loop_speed_rpm = (float)speed_reference;
 8004ec4:	4b35      	ldr	r3, [pc, #212]	@ (8004f9c <highspeed_task+0x3f4>)
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	ee07 3a90 	vmov	s15, r3
 8004ecc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004ed0:	4b31      	ldr	r3, [pc, #196]	@ (8004f98 <highspeed_task+0x3f0>)
 8004ed2:	edc3 7a00 	vstr	s15, [r3]
				}
			}
			// ###############################################

			generate_openloop((int16_t)open_loop_speed_rpm, &foc_values);
 8004ed6:	4b30      	ldr	r3, [pc, #192]	@ (8004f98 <highspeed_task+0x3f0>)
 8004ed8:	edd3 7a00 	vldr	s15, [r3]
 8004edc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004ee0:	ee17 3a90 	vmov	r3, s15
 8004ee4:	b21b      	sxth	r3, r3
 8004ee6:	4930      	ldr	r1, [pc, #192]	@ (8004fa8 <highspeed_task+0x400>)
 8004ee8:	4618      	mov	r0, r3
 8004eea:	f7fd fac3 	bl	8002474 <generate_openloop>
			//sliding_mode_observer(&foc_values,&observer_values);
			execute_FOC(&foc_values, Iq_set);
 8004eee:	4b2f      	ldr	r3, [pc, #188]	@ (8004fac <highspeed_task+0x404>)
 8004ef0:	edd3 7a00 	vldr	s15, [r3]
 8004ef4:	eeb0 0a67 	vmov.f32	s0, s15
 8004ef8:	482b      	ldr	r0, [pc, #172]	@ (8004fa8 <highspeed_task+0x400>)
 8004efa:	f7fd f84b 	bl	8001f94 <execute_FOC>
			pwm = execute_SVM_matlab(foc_values.v_abc);
 8004efe:	463a      	mov	r2, r7
 8004f00:	4b29      	ldr	r3, [pc, #164]	@ (8004fa8 <highspeed_task+0x400>)
 8004f02:	edd3 6a08 	vldr	s13, [r3, #32]
 8004f06:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8004f0a:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8004f0e:	eeb0 0a66 	vmov.f32	s0, s13
 8004f12:	eef0 0a47 	vmov.f32	s1, s14
 8004f16:	eeb0 1a67 	vmov.f32	s2, s15
 8004f1a:	4610      	mov	r0, r2
 8004f1c:	f7ff fa1a 	bl	8004354 <execute_SVM_matlab>
 8004f20:	f107 0314 	add.w	r3, r7, #20
 8004f24:	463a      	mov	r2, r7
 8004f26:	ca07      	ldmia	r2, {r0, r1, r2}
 8004f28:	e883 0007 	stmia.w	r3, {r0, r1, r2}


			TIM1->CCR1 =pwm.Sa;
 8004f2c:	4a20      	ldr	r2, [pc, #128]	@ (8004fb0 <highspeed_task+0x408>)
 8004f2e:	697b      	ldr	r3, [r7, #20]
 8004f30:	6353      	str	r3, [r2, #52]	@ 0x34
			TIM1->CCR2 =pwm.Sb;
 8004f32:	4a1f      	ldr	r2, [pc, #124]	@ (8004fb0 <highspeed_task+0x408>)
 8004f34:	69bb      	ldr	r3, [r7, #24]
 8004f36:	6393      	str	r3, [r2, #56]	@ 0x38
			TIM1->CCR3 =pwm.Sc;
 8004f38:	4a1d      	ldr	r2, [pc, #116]	@ (8004fb0 <highspeed_task+0x408>)
 8004f3a:	69fb      	ldr	r3, [r7, #28]
 8004f3c:	63d3      	str	r3, [r2, #60]	@ 0x3c

//			clear_control_parameter();

			if(openloop_counter< FOC_FREQUENCY) openloop_counter += 1;
 8004f3e:	4b18      	ldr	r3, [pc, #96]	@ (8004fa0 <highspeed_task+0x3f8>)
 8004f40:	881b      	ldrh	r3, [r3, #0]
 8004f42:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8004f46:	4293      	cmp	r3, r2
 8004f48:	d81f      	bhi.n	8004f8a <highspeed_task+0x3e2>
 8004f4a:	4b15      	ldr	r3, [pc, #84]	@ (8004fa0 <highspeed_task+0x3f8>)
 8004f4c:	881b      	ldrh	r3, [r3, #0]
 8004f4e:	3301      	adds	r3, #1
 8004f50:	b29a      	uxth	r2, r3
 8004f52:	4b13      	ldr	r3, [pc, #76]	@ (8004fa0 <highspeed_task+0x3f8>)
 8004f54:	801a      	strh	r2, [r3, #0]
		break;
 8004f56:	e018      	b.n	8004f8a <highspeed_task+0x3e2>

		// default state == STOPP
		default:

			clear_foc(&foc_values);
 8004f58:	4813      	ldr	r0, [pc, #76]	@ (8004fa8 <highspeed_task+0x400>)
 8004f5a:	f7fc ffdf 	bl	8001f1c <clear_foc>
			reset_pi_integrator();
 8004f5e:	f7fc fa35 	bl	80013cc <reset_pi_integrator>

			speed_rate_memory = 0;
 8004f62:	4b14      	ldr	r3, [pc, #80]	@ (8004fb4 <highspeed_task+0x40c>)
 8004f64:	f04f 0200 	mov.w	r2, #0
 8004f68:	601a      	str	r2, [r3, #0]
			foc_values.speed_rad = 0;
 8004f6a:	4b0f      	ldr	r3, [pc, #60]	@ (8004fa8 <highspeed_task+0x400>)
 8004f6c:	2200      	movs	r2, #0
 8004f6e:	645a      	str	r2, [r3, #68]	@ 0x44
			automatic_counter  = 0;
 8004f70:	4b11      	ldr	r3, [pc, #68]	@ (8004fb8 <highspeed_task+0x410>)
 8004f72:	2200      	movs	r2, #0
 8004f74:	801a      	strh	r2, [r3, #0]


			TIM1->CCR1 = 0;
 8004f76:	4b0e      	ldr	r3, [pc, #56]	@ (8004fb0 <highspeed_task+0x408>)
 8004f78:	2200      	movs	r2, #0
 8004f7a:	635a      	str	r2, [r3, #52]	@ 0x34
			TIM1->CCR2 = 0;
 8004f7c:	4b0c      	ldr	r3, [pc, #48]	@ (8004fb0 <highspeed_task+0x408>)
 8004f7e:	2200      	movs	r2, #0
 8004f80:	639a      	str	r2, [r3, #56]	@ 0x38
			TIM1->CCR3 = 0;
 8004f82:	4b0b      	ldr	r3, [pc, #44]	@ (8004fb0 <highspeed_task+0x408>)
 8004f84:	2200      	movs	r2, #0
 8004f86:	63da      	str	r2, [r3, #60]	@ 0x3c


		break;
 8004f88:	e000      	b.n	8004f8c <highspeed_task+0x3e4>
		break;
 8004f8a:	bf00      	nop



	}

	return 1;
 8004f8c:	2301      	movs	r3, #1
}
 8004f8e:	4618      	mov	r0, r3
 8004f90:	3720      	adds	r7, #32
 8004f92:	46bd      	mov	sp, r7
 8004f94:	bd80      	pop	{r7, pc}
 8004f96:	bf00      	nop
 8004f98:	200007bc 	.word	0x200007bc
 8004f9c:	200006f8 	.word	0x200006f8
 8004fa0:	200007a6 	.word	0x200007a6
 8004fa4:	3851b717 	.word	0x3851b717
 8004fa8:	20000704 	.word	0x20000704
 8004fac:	200007c4 	.word	0x200007c4
 8004fb0:	40012c00 	.word	0x40012c00
 8004fb4:	200007b4 	.word	0x200007b4
 8004fb8:	200007a4 	.word	0x200007a4

08004fbc <middlespeed_task>:


/*
 * middlespeed_task: runs at a lower speed than the highspeed_task. executes the speed controller.
 */
float middlespeed_task(int16_t speed_ref){
 8004fbc:	b580      	push	{r7, lr}
 8004fbe:	b082      	sub	sp, #8
 8004fc0:	af00      	add	r7, sp, #0
 8004fc2:	4603      	mov	r3, r0
 8004fc4:	80fb      	strh	r3, [r7, #6]

	if(middlespeed_task_counter < (DIVISION_M-1)){
 8004fc6:	4b19      	ldr	r3, [pc, #100]	@ (800502c <middlespeed_task+0x70>)
 8004fc8:	781b      	ldrb	r3, [r3, #0]
 8004fca:	2b12      	cmp	r3, #18
 8004fcc:	d806      	bhi.n	8004fdc <middlespeed_task+0x20>
			middlespeed_task_counter += 1;
 8004fce:	4b17      	ldr	r3, [pc, #92]	@ (800502c <middlespeed_task+0x70>)
 8004fd0:	781b      	ldrb	r3, [r3, #0]
 8004fd2:	3301      	adds	r3, #1
 8004fd4:	b2da      	uxtb	r2, r3
 8004fd6:	4b15      	ldr	r3, [pc, #84]	@ (800502c <middlespeed_task+0x70>)
 8004fd8:	701a      	strb	r2, [r3, #0]
 8004fda:	e01e      	b.n	800501a <middlespeed_task+0x5e>

	}else{
		middlespeed_task_counter = 0;
 8004fdc:	4b13      	ldr	r3, [pc, #76]	@ (800502c <middlespeed_task+0x70>)
 8004fde:	2200      	movs	r2, #0
 8004fe0:	701a      	strb	r2, [r3, #0]
	// ####### START MIDDLESPEED ########

		speed_calculation(&foc_values);
 8004fe2:	4813      	ldr	r0, [pc, #76]	@ (8005030 <middlespeed_task+0x74>)
 8004fe4:	f7fc fe9e 	bl	8001d24 <speed_calculation>
		foc_values.Iq_set_q15 = pi_speed_q15(foc_values.speed,speed_ref,&foc_values);
 8004fe8:	4b11      	ldr	r3, [pc, #68]	@ (8005030 <middlespeed_task+0x74>)
 8004fea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fec:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8004ff0:	4a0f      	ldr	r2, [pc, #60]	@ (8005030 <middlespeed_task+0x74>)
 8004ff2:	4618      	mov	r0, r3
 8004ff4:	f7fc fb1e 	bl	8001634 <pi_speed_q15>
 8004ff8:	4603      	mov	r3, r0
 8004ffa:	461a      	mov	r2, r3
 8004ffc:	4b0c      	ldr	r3, [pc, #48]	@ (8005030 <middlespeed_task+0x74>)
 8004ffe:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
		speed_reference = speed_ref;
 8005002:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005006:	4a0b      	ldr	r2, [pc, #44]	@ (8005034 <middlespeed_task+0x78>)
 8005008:	6013      	str	r3, [r2, #0]
		automatic_switch_off();
 800500a:	f7fb ffb9 	bl	8000f80 <automatic_switch_off>
		data_log_speed_current_500Hz(&foc_values, system_state);
 800500e:	4b0a      	ldr	r3, [pc, #40]	@ (8005038 <middlespeed_task+0x7c>)
 8005010:	781b      	ldrb	r3, [r3, #0]
 8005012:	4619      	mov	r1, r3
 8005014:	4806      	ldr	r0, [pc, #24]	@ (8005030 <middlespeed_task+0x74>)
 8005016:	f7fb ffc3 	bl	8000fa0 <data_log_speed_current_500Hz>


// ############# END MIDDLESPEED #########################
	}

		return 0;
 800501a:	f04f 0300 	mov.w	r3, #0
 800501e:	ee07 3a90 	vmov	s15, r3
	}
 8005022:	eeb0 0a67 	vmov.f32	s0, s15
 8005026:	3708      	adds	r7, #8
 8005028:	46bd      	mov	sp, r7
 800502a:	bd80      	pop	{r7, pc}
 800502c:	20000700 	.word	0x20000700
 8005030:	20000704 	.word	0x20000704
 8005034:	200006f8 	.word	0x200006f8
 8005038:	200007b8 	.word	0x200007b8

0800503c <lowspeed_task>:


void lowspeed_task(void){
 800503c:	b580      	push	{r7, lr}
 800503e:	af00      	add	r7, sp, #0
	if (lowspeed_task_counter < (DIVISION_L-1)){
 8005040:	4b0d      	ldr	r3, [pc, #52]	@ (8005078 <lowspeed_task+0x3c>)
 8005042:	881b      	ldrh	r3, [r3, #0]
 8005044:	f240 32e6 	movw	r2, #998	@ 0x3e6
 8005048:	4293      	cmp	r3, r2
 800504a:	d806      	bhi.n	800505a <lowspeed_task+0x1e>
		lowspeed_task_counter += 1;
 800504c:	4b0a      	ldr	r3, [pc, #40]	@ (8005078 <lowspeed_task+0x3c>)
 800504e:	881b      	ldrh	r3, [r3, #0]
 8005050:	3301      	adds	r3, #1
 8005052:	b29a      	uxth	r2, r3
 8005054:	4b08      	ldr	r3, [pc, #32]	@ (8005078 <lowspeed_task+0x3c>)
 8005056:	801a      	strh	r2, [r3, #0]
		execute_voltage_measurement();


		// ####### END LOW SPEED ########
	}
}
 8005058:	e00b      	b.n	8005072 <lowspeed_task+0x36>
		lowspeed_task_counter = 0;
 800505a:	4b07      	ldr	r3, [pc, #28]	@ (8005078 <lowspeed_task+0x3c>)
 800505c:	2200      	movs	r2, #0
 800505e:	801a      	strh	r2, [r3, #0]
		foc_values.source_voltage = get_voltage_value();
 8005060:	f7fc fd7c 	bl	8001b5c <get_voltage_value>
 8005064:	4603      	mov	r3, r0
 8005066:	461a      	mov	r2, r3
 8005068:	4b04      	ldr	r3, [pc, #16]	@ (800507c <lowspeed_task+0x40>)
 800506a:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
		execute_voltage_measurement();
 800506e:	f7fc fd67 	bl	8001b40 <execute_voltage_measurement>
}
 8005072:	bf00      	nop
 8005074:	bd80      	pop	{r7, pc}
 8005076:	bf00      	nop
 8005078:	20000702 	.word	0x20000702
 800507c:	20000704 	.word	0x20000704

08005080 <PWM_All_Stop>:

}


static void PWM_All_Stop(void)
{
 8005080:	b480      	push	{r7}
 8005082:	af00      	add	r7, sp, #0
	if(MOTOR_DECOUPLE_CURRENT == OFF) return; // can be activate in settings.h
 8005084:	bf00      	nop

    // Komplementrkanle stoppen
    HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_1);
    HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_2);
    HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_3);
}
 8005086:	46bd      	mov	sp, r7
 8005088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800508c:	4770      	bx	lr

0800508e <PWM_All_Start>:

static void PWM_All_Start(void)
{
 800508e:	b480      	push	{r7}
 8005090:	af00      	add	r7, sp, #0
	if(MOTOR_DECOUPLE_CURRENT == OFF) return;
 8005092:	bf00      	nop

    // Komplementrkanle starten
    HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
    HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
    HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
}
 8005094:	46bd      	mov	sp, r7
 8005096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800509a:	4770      	bx	lr

0800509c <SAFETY_system_state_observer>:

// we can do the init process only we wait 2 sec in other states
static void SAFETY_system_state_observer(void){
 800509c:	b480      	push	{r7}
 800509e:	af00      	add	r7, sp, #0
	static uint16_t safty_counter = 0;
	if(system_state != GOTO_START_POSITION){
 80050a0:	4b0d      	ldr	r3, [pc, #52]	@ (80050d8 <SAFETY_system_state_observer+0x3c>)
 80050a2:	781b      	ldrb	r3, [r3, #0]
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d005      	beq.n	80050b4 <SAFETY_system_state_observer+0x18>
		safty_counter++;
 80050a8:	4b0c      	ldr	r3, [pc, #48]	@ (80050dc <SAFETY_system_state_observer+0x40>)
 80050aa:	881b      	ldrh	r3, [r3, #0]
 80050ac:	3301      	adds	r3, #1
 80050ae:	b29a      	uxth	r2, r3
 80050b0:	4b0a      	ldr	r3, [pc, #40]	@ (80050dc <SAFETY_system_state_observer+0x40>)
 80050b2:	801a      	strh	r2, [r3, #0]
	}

	if(safty_counter > (2*FOC_FREQUENCY)){ // 2s ; remember maximum are 2^16 (65536)
 80050b4:	4b09      	ldr	r3, [pc, #36]	@ (80050dc <SAFETY_system_state_observer+0x40>)
 80050b6:	881b      	ldrh	r3, [r3, #0]
 80050b8:	f649 4240 	movw	r2, #40000	@ 0x9c40
 80050bc:	4293      	cmp	r3, r2
 80050be:	d905      	bls.n	80050cc <SAFETY_system_state_observer+0x30>
		safty_counter = 0;
 80050c0:	4b06      	ldr	r3, [pc, #24]	@ (80050dc <SAFETY_system_state_observer+0x40>)
 80050c2:	2200      	movs	r2, #0
 80050c4:	801a      	strh	r2, [r3, #0]
		init_safty_flag = false;
 80050c6:	4b06      	ldr	r3, [pc, #24]	@ (80050e0 <SAFETY_system_state_observer+0x44>)
 80050c8:	2200      	movs	r2, #0
 80050ca:	701a      	strb	r2, [r3, #0]
	}

}
 80050cc:	bf00      	nop
 80050ce:	46bd      	mov	sp, r7
 80050d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d4:	4770      	bx	lr
 80050d6:	bf00      	nop
 80050d8:	200007b8 	.word	0x200007b8
 80050dc:	200007cc 	.word	0x200007cc
 80050e0:	200007c9 	.word	0x200007c9

080050e4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80050e4:	480d      	ldr	r0, [pc, #52]	@ (800511c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80050e6:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80050e8:	f7ff fc62 	bl	80049b0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80050ec:	480c      	ldr	r0, [pc, #48]	@ (8005120 <LoopForever+0x6>)
  ldr r1, =_edata
 80050ee:	490d      	ldr	r1, [pc, #52]	@ (8005124 <LoopForever+0xa>)
  ldr r2, =_sidata
 80050f0:	4a0d      	ldr	r2, [pc, #52]	@ (8005128 <LoopForever+0xe>)
  movs r3, #0
 80050f2:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80050f4:	e002      	b.n	80050fc <LoopCopyDataInit>

080050f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80050f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80050f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80050fa:	3304      	adds	r3, #4

080050fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80050fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80050fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005100:	d3f9      	bcc.n	80050f6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005102:	4a0a      	ldr	r2, [pc, #40]	@ (800512c <LoopForever+0x12>)
  ldr r4, =_ebss
 8005104:	4c0a      	ldr	r4, [pc, #40]	@ (8005130 <LoopForever+0x16>)
  movs r3, #0
 8005106:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005108:	e001      	b.n	800510e <LoopFillZerobss>

0800510a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800510a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800510c:	3204      	adds	r2, #4

0800510e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800510e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005110:	d3fb      	bcc.n	800510a <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8005112:	f008 fd81 	bl	800dc18 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8005116:	f7fd fdb9 	bl	8002c8c <main>

0800511a <LoopForever>:

LoopForever:
    b LoopForever
 800511a:	e7fe      	b.n	800511a <LoopForever>
  ldr   r0, =_estack
 800511c:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8005120:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005124:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8005128:	0800e4c8 	.word	0x0800e4c8
  ldr r2, =_sbss
 800512c:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8005130:	200007d4 	.word	0x200007d4

08005134 <CORDIC_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8005134:	e7fe      	b.n	8005134 <CORDIC_IRQHandler>

08005136 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005136:	b580      	push	{r7, lr}
 8005138:	b082      	sub	sp, #8
 800513a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800513c:	2300      	movs	r3, #0
 800513e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005140:	2003      	movs	r0, #3
 8005142:	f003 f89d 	bl	8008280 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005146:	200f      	movs	r0, #15
 8005148:	f000 f80e 	bl	8005168 <HAL_InitTick>
 800514c:	4603      	mov	r3, r0
 800514e:	2b00      	cmp	r3, #0
 8005150:	d002      	beq.n	8005158 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8005152:	2301      	movs	r3, #1
 8005154:	71fb      	strb	r3, [r7, #7]
 8005156:	e001      	b.n	800515c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8005158:	f7fe fbfa 	bl	8003950 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800515c:	79fb      	ldrb	r3, [r7, #7]

}
 800515e:	4618      	mov	r0, r3
 8005160:	3708      	adds	r7, #8
 8005162:	46bd      	mov	sp, r7
 8005164:	bd80      	pop	{r7, pc}
	...

08005168 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005168:	b580      	push	{r7, lr}
 800516a:	b084      	sub	sp, #16
 800516c:	af00      	add	r7, sp, #0
 800516e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8005170:	2300      	movs	r3, #0
 8005172:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8005174:	4b16      	ldr	r3, [pc, #88]	@ (80051d0 <HAL_InitTick+0x68>)
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	2b00      	cmp	r3, #0
 800517a:	d022      	beq.n	80051c2 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800517c:	4b15      	ldr	r3, [pc, #84]	@ (80051d4 <HAL_InitTick+0x6c>)
 800517e:	681a      	ldr	r2, [r3, #0]
 8005180:	4b13      	ldr	r3, [pc, #76]	@ (80051d0 <HAL_InitTick+0x68>)
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8005188:	fbb1 f3f3 	udiv	r3, r1, r3
 800518c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005190:	4618      	mov	r0, r3
 8005192:	f003 f8a8 	bl	80082e6 <HAL_SYSTICK_Config>
 8005196:	4603      	mov	r3, r0
 8005198:	2b00      	cmp	r3, #0
 800519a:	d10f      	bne.n	80051bc <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	2b0f      	cmp	r3, #15
 80051a0:	d809      	bhi.n	80051b6 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80051a2:	2200      	movs	r2, #0
 80051a4:	6879      	ldr	r1, [r7, #4]
 80051a6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80051aa:	f003 f874 	bl	8008296 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80051ae:	4a0a      	ldr	r2, [pc, #40]	@ (80051d8 <HAL_InitTick+0x70>)
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	6013      	str	r3, [r2, #0]
 80051b4:	e007      	b.n	80051c6 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80051b6:	2301      	movs	r3, #1
 80051b8:	73fb      	strb	r3, [r7, #15]
 80051ba:	e004      	b.n	80051c6 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80051bc:	2301      	movs	r3, #1
 80051be:	73fb      	strb	r3, [r7, #15]
 80051c0:	e001      	b.n	80051c6 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80051c2:	2301      	movs	r3, #1
 80051c4:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80051c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80051c8:	4618      	mov	r0, r3
 80051ca:	3710      	adds	r7, #16
 80051cc:	46bd      	mov	sp, r7
 80051ce:	bd80      	pop	{r7, pc}
 80051d0:	2000000c 	.word	0x2000000c
 80051d4:	20000004 	.word	0x20000004
 80051d8:	20000008 	.word	0x20000008

080051dc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80051dc:	b480      	push	{r7}
 80051de:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80051e0:	4b05      	ldr	r3, [pc, #20]	@ (80051f8 <HAL_IncTick+0x1c>)
 80051e2:	681a      	ldr	r2, [r3, #0]
 80051e4:	4b05      	ldr	r3, [pc, #20]	@ (80051fc <HAL_IncTick+0x20>)
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	4413      	add	r3, r2
 80051ea:	4a03      	ldr	r2, [pc, #12]	@ (80051f8 <HAL_IncTick+0x1c>)
 80051ec:	6013      	str	r3, [r2, #0]
}
 80051ee:	bf00      	nop
 80051f0:	46bd      	mov	sp, r7
 80051f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f6:	4770      	bx	lr
 80051f8:	200007d0 	.word	0x200007d0
 80051fc:	2000000c 	.word	0x2000000c

08005200 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005200:	b480      	push	{r7}
 8005202:	af00      	add	r7, sp, #0
  return uwTick;
 8005204:	4b03      	ldr	r3, [pc, #12]	@ (8005214 <HAL_GetTick+0x14>)
 8005206:	681b      	ldr	r3, [r3, #0]
}
 8005208:	4618      	mov	r0, r3
 800520a:	46bd      	mov	sp, r7
 800520c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005210:	4770      	bx	lr
 8005212:	bf00      	nop
 8005214:	200007d0 	.word	0x200007d0

08005218 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005218:	b580      	push	{r7, lr}
 800521a:	b084      	sub	sp, #16
 800521c:	af00      	add	r7, sp, #0
 800521e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005220:	f7ff ffee 	bl	8005200 <HAL_GetTick>
 8005224:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005230:	d004      	beq.n	800523c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8005232:	4b09      	ldr	r3, [pc, #36]	@ (8005258 <HAL_Delay+0x40>)
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	68fa      	ldr	r2, [r7, #12]
 8005238:	4413      	add	r3, r2
 800523a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800523c:	bf00      	nop
 800523e:	f7ff ffdf 	bl	8005200 <HAL_GetTick>
 8005242:	4602      	mov	r2, r0
 8005244:	68bb      	ldr	r3, [r7, #8]
 8005246:	1ad3      	subs	r3, r2, r3
 8005248:	68fa      	ldr	r2, [r7, #12]
 800524a:	429a      	cmp	r2, r3
 800524c:	d8f7      	bhi.n	800523e <HAL_Delay+0x26>
  {
  }
}
 800524e:	bf00      	nop
 8005250:	bf00      	nop
 8005252:	3710      	adds	r7, #16
 8005254:	46bd      	mov	sp, r7
 8005256:	bd80      	pop	{r7, pc}
 8005258:	2000000c 	.word	0x2000000c

0800525c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800525c:	b480      	push	{r7}
 800525e:	b083      	sub	sp, #12
 8005260:	af00      	add	r7, sp, #0
 8005262:	6078      	str	r0, [r7, #4]
 8005264:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	689b      	ldr	r3, [r3, #8]
 800526a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800526e:	683b      	ldr	r3, [r7, #0]
 8005270:	431a      	orrs	r2, r3
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	609a      	str	r2, [r3, #8]
}
 8005276:	bf00      	nop
 8005278:	370c      	adds	r7, #12
 800527a:	46bd      	mov	sp, r7
 800527c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005280:	4770      	bx	lr

08005282 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8005282:	b480      	push	{r7}
 8005284:	b083      	sub	sp, #12
 8005286:	af00      	add	r7, sp, #0
 8005288:	6078      	str	r0, [r7, #4]
 800528a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	689b      	ldr	r3, [r3, #8]
 8005290:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8005294:	683b      	ldr	r3, [r7, #0]
 8005296:	431a      	orrs	r2, r3
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	609a      	str	r2, [r3, #8]
}
 800529c:	bf00      	nop
 800529e:	370c      	adds	r7, #12
 80052a0:	46bd      	mov	sp, r7
 80052a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a6:	4770      	bx	lr

080052a8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80052a8:	b480      	push	{r7}
 80052aa:	b083      	sub	sp, #12
 80052ac:	af00      	add	r7, sp, #0
 80052ae:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	689b      	ldr	r3, [r3, #8]
 80052b4:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80052b8:	4618      	mov	r0, r3
 80052ba:	370c      	adds	r7, #12
 80052bc:	46bd      	mov	sp, r7
 80052be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c2:	4770      	bx	lr

080052c4 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80052c4:	b480      	push	{r7}
 80052c6:	b087      	sub	sp, #28
 80052c8:	af00      	add	r7, sp, #0
 80052ca:	60f8      	str	r0, [r7, #12]
 80052cc:	60b9      	str	r1, [r7, #8]
 80052ce:	607a      	str	r2, [r7, #4]
 80052d0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	3360      	adds	r3, #96	@ 0x60
 80052d6:	461a      	mov	r2, r3
 80052d8:	68bb      	ldr	r3, [r7, #8]
 80052da:	009b      	lsls	r3, r3, #2
 80052dc:	4413      	add	r3, r2
 80052de:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80052e0:	697b      	ldr	r3, [r7, #20]
 80052e2:	681a      	ldr	r2, [r3, #0]
 80052e4:	4b08      	ldr	r3, [pc, #32]	@ (8005308 <LL_ADC_SetOffset+0x44>)
 80052e6:	4013      	ands	r3, r2
 80052e8:	687a      	ldr	r2, [r7, #4]
 80052ea:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80052ee:	683a      	ldr	r2, [r7, #0]
 80052f0:	430a      	orrs	r2, r1
 80052f2:	4313      	orrs	r3, r2
 80052f4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80052f8:	697b      	ldr	r3, [r7, #20]
 80052fa:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80052fc:	bf00      	nop
 80052fe:	371c      	adds	r7, #28
 8005300:	46bd      	mov	sp, r7
 8005302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005306:	4770      	bx	lr
 8005308:	03fff000 	.word	0x03fff000

0800530c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800530c:	b480      	push	{r7}
 800530e:	b085      	sub	sp, #20
 8005310:	af00      	add	r7, sp, #0
 8005312:	6078      	str	r0, [r7, #4]
 8005314:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	3360      	adds	r3, #96	@ 0x60
 800531a:	461a      	mov	r2, r3
 800531c:	683b      	ldr	r3, [r7, #0]
 800531e:	009b      	lsls	r3, r3, #2
 8005320:	4413      	add	r3, r2
 8005322:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 800532c:	4618      	mov	r0, r3
 800532e:	3714      	adds	r7, #20
 8005330:	46bd      	mov	sp, r7
 8005332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005336:	4770      	bx	lr

08005338 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8005338:	b480      	push	{r7}
 800533a:	b087      	sub	sp, #28
 800533c:	af00      	add	r7, sp, #0
 800533e:	60f8      	str	r0, [r7, #12]
 8005340:	60b9      	str	r1, [r7, #8]
 8005342:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	3360      	adds	r3, #96	@ 0x60
 8005348:	461a      	mov	r2, r3
 800534a:	68bb      	ldr	r3, [r7, #8]
 800534c:	009b      	lsls	r3, r3, #2
 800534e:	4413      	add	r3, r2
 8005350:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005352:	697b      	ldr	r3, [r7, #20]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	431a      	orrs	r2, r3
 800535e:	697b      	ldr	r3, [r7, #20]
 8005360:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8005362:	bf00      	nop
 8005364:	371c      	adds	r7, #28
 8005366:	46bd      	mov	sp, r7
 8005368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800536c:	4770      	bx	lr

0800536e <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800536e:	b480      	push	{r7}
 8005370:	b087      	sub	sp, #28
 8005372:	af00      	add	r7, sp, #0
 8005374:	60f8      	str	r0, [r7, #12]
 8005376:	60b9      	str	r1, [r7, #8]
 8005378:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	3360      	adds	r3, #96	@ 0x60
 800537e:	461a      	mov	r2, r3
 8005380:	68bb      	ldr	r3, [r7, #8]
 8005382:	009b      	lsls	r3, r3, #2
 8005384:	4413      	add	r3, r2
 8005386:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005388:	697b      	ldr	r3, [r7, #20]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	431a      	orrs	r2, r3
 8005394:	697b      	ldr	r3, [r7, #20]
 8005396:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8005398:	bf00      	nop
 800539a:	371c      	adds	r7, #28
 800539c:	46bd      	mov	sp, r7
 800539e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a2:	4770      	bx	lr

080053a4 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80053a4:	b480      	push	{r7}
 80053a6:	b087      	sub	sp, #28
 80053a8:	af00      	add	r7, sp, #0
 80053aa:	60f8      	str	r0, [r7, #12]
 80053ac:	60b9      	str	r1, [r7, #8]
 80053ae:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	3360      	adds	r3, #96	@ 0x60
 80053b4:	461a      	mov	r2, r3
 80053b6:	68bb      	ldr	r3, [r7, #8]
 80053b8:	009b      	lsls	r3, r3, #2
 80053ba:	4413      	add	r3, r2
 80053bc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80053be:	697b      	ldr	r3, [r7, #20]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	431a      	orrs	r2, r3
 80053ca:	697b      	ldr	r3, [r7, #20]
 80053cc:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80053ce:	bf00      	nop
 80053d0:	371c      	adds	r7, #28
 80053d2:	46bd      	mov	sp, r7
 80053d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d8:	4770      	bx	lr

080053da <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80053da:	b480      	push	{r7}
 80053dc:	b083      	sub	sp, #12
 80053de:	af00      	add	r7, sp, #0
 80053e0:	6078      	str	r0, [r7, #4]
 80053e2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	695b      	ldr	r3, [r3, #20]
 80053e8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80053ec:	683b      	ldr	r3, [r7, #0]
 80053ee:	431a      	orrs	r2, r3
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	615a      	str	r2, [r3, #20]
}
 80053f4:	bf00      	nop
 80053f6:	370c      	adds	r7, #12
 80053f8:	46bd      	mov	sp, r7
 80053fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053fe:	4770      	bx	lr

08005400 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8005400:	b480      	push	{r7}
 8005402:	b083      	sub	sp, #12
 8005404:	af00      	add	r7, sp, #0
 8005406:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	68db      	ldr	r3, [r3, #12]
 800540c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005410:	2b00      	cmp	r3, #0
 8005412:	d101      	bne.n	8005418 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8005414:	2301      	movs	r3, #1
 8005416:	e000      	b.n	800541a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8005418:	2300      	movs	r3, #0
}
 800541a:	4618      	mov	r0, r3
 800541c:	370c      	adds	r7, #12
 800541e:	46bd      	mov	sp, r7
 8005420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005424:	4770      	bx	lr

08005426 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8005426:	b480      	push	{r7}
 8005428:	b087      	sub	sp, #28
 800542a:	af00      	add	r7, sp, #0
 800542c:	60f8      	str	r0, [r7, #12]
 800542e:	60b9      	str	r1, [r7, #8]
 8005430:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	3330      	adds	r3, #48	@ 0x30
 8005436:	461a      	mov	r2, r3
 8005438:	68bb      	ldr	r3, [r7, #8]
 800543a:	0a1b      	lsrs	r3, r3, #8
 800543c:	009b      	lsls	r3, r3, #2
 800543e:	f003 030c 	and.w	r3, r3, #12
 8005442:	4413      	add	r3, r2
 8005444:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8005446:	697b      	ldr	r3, [r7, #20]
 8005448:	681a      	ldr	r2, [r3, #0]
 800544a:	68bb      	ldr	r3, [r7, #8]
 800544c:	f003 031f 	and.w	r3, r3, #31
 8005450:	211f      	movs	r1, #31
 8005452:	fa01 f303 	lsl.w	r3, r1, r3
 8005456:	43db      	mvns	r3, r3
 8005458:	401a      	ands	r2, r3
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	0e9b      	lsrs	r3, r3, #26
 800545e:	f003 011f 	and.w	r1, r3, #31
 8005462:	68bb      	ldr	r3, [r7, #8]
 8005464:	f003 031f 	and.w	r3, r3, #31
 8005468:	fa01 f303 	lsl.w	r3, r1, r3
 800546c:	431a      	orrs	r2, r3
 800546e:	697b      	ldr	r3, [r7, #20]
 8005470:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8005472:	bf00      	nop
 8005474:	371c      	adds	r7, #28
 8005476:	46bd      	mov	sp, r7
 8005478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800547c:	4770      	bx	lr

0800547e <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800547e:	b480      	push	{r7}
 8005480:	b083      	sub	sp, #12
 8005482:	af00      	add	r7, sp, #0
 8005484:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800548a:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 800548e:	2b00      	cmp	r3, #0
 8005490:	d101      	bne.n	8005496 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8005492:	2301      	movs	r3, #1
 8005494:	e000      	b.n	8005498 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8005496:	2300      	movs	r3, #0
}
 8005498:	4618      	mov	r0, r3
 800549a:	370c      	adds	r7, #12
 800549c:	46bd      	mov	sp, r7
 800549e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a2:	4770      	bx	lr

080054a4 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80054a4:	b480      	push	{r7}
 80054a6:	b087      	sub	sp, #28
 80054a8:	af00      	add	r7, sp, #0
 80054aa:	60f8      	str	r0, [r7, #12]
 80054ac:	60b9      	str	r1, [r7, #8]
 80054ae:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	3314      	adds	r3, #20
 80054b4:	461a      	mov	r2, r3
 80054b6:	68bb      	ldr	r3, [r7, #8]
 80054b8:	0e5b      	lsrs	r3, r3, #25
 80054ba:	009b      	lsls	r3, r3, #2
 80054bc:	f003 0304 	and.w	r3, r3, #4
 80054c0:	4413      	add	r3, r2
 80054c2:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80054c4:	697b      	ldr	r3, [r7, #20]
 80054c6:	681a      	ldr	r2, [r3, #0]
 80054c8:	68bb      	ldr	r3, [r7, #8]
 80054ca:	0d1b      	lsrs	r3, r3, #20
 80054cc:	f003 031f 	and.w	r3, r3, #31
 80054d0:	2107      	movs	r1, #7
 80054d2:	fa01 f303 	lsl.w	r3, r1, r3
 80054d6:	43db      	mvns	r3, r3
 80054d8:	401a      	ands	r2, r3
 80054da:	68bb      	ldr	r3, [r7, #8]
 80054dc:	0d1b      	lsrs	r3, r3, #20
 80054de:	f003 031f 	and.w	r3, r3, #31
 80054e2:	6879      	ldr	r1, [r7, #4]
 80054e4:	fa01 f303 	lsl.w	r3, r1, r3
 80054e8:	431a      	orrs	r2, r3
 80054ea:	697b      	ldr	r3, [r7, #20]
 80054ec:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80054ee:	bf00      	nop
 80054f0:	371c      	adds	r7, #28
 80054f2:	46bd      	mov	sp, r7
 80054f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f8:	4770      	bx	lr
	...

080054fc <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80054fc:	b480      	push	{r7}
 80054fe:	b085      	sub	sp, #20
 8005500:	af00      	add	r7, sp, #0
 8005502:	60f8      	str	r0, [r7, #12]
 8005504:	60b9      	str	r1, [r7, #8]
 8005506:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800550e:	68bb      	ldr	r3, [r7, #8]
 8005510:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005514:	43db      	mvns	r3, r3
 8005516:	401a      	ands	r2, r3
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	f003 0318 	and.w	r3, r3, #24
 800551e:	4908      	ldr	r1, [pc, #32]	@ (8005540 <LL_ADC_SetChannelSingleDiff+0x44>)
 8005520:	40d9      	lsrs	r1, r3
 8005522:	68bb      	ldr	r3, [r7, #8]
 8005524:	400b      	ands	r3, r1
 8005526:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800552a:	431a      	orrs	r2, r3
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8005532:	bf00      	nop
 8005534:	3714      	adds	r7, #20
 8005536:	46bd      	mov	sp, r7
 8005538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800553c:	4770      	bx	lr
 800553e:	bf00      	nop
 8005540:	0007ffff 	.word	0x0007ffff

08005544 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005544:	b480      	push	{r7}
 8005546:	b083      	sub	sp, #12
 8005548:	af00      	add	r7, sp, #0
 800554a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	689b      	ldr	r3, [r3, #8]
 8005550:	f003 031f 	and.w	r3, r3, #31
}
 8005554:	4618      	mov	r0, r3
 8005556:	370c      	adds	r7, #12
 8005558:	46bd      	mov	sp, r7
 800555a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800555e:	4770      	bx	lr

08005560 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005560:	b480      	push	{r7}
 8005562:	b083      	sub	sp, #12
 8005564:	af00      	add	r7, sp, #0
 8005566:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	689b      	ldr	r3, [r3, #8]
 800556c:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8005570:	4618      	mov	r0, r3
 8005572:	370c      	adds	r7, #12
 8005574:	46bd      	mov	sp, r7
 8005576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800557a:	4770      	bx	lr

0800557c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800557c:	b480      	push	{r7}
 800557e:	b083      	sub	sp, #12
 8005580:	af00      	add	r7, sp, #0
 8005582:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	689b      	ldr	r3, [r3, #8]
 8005588:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 800558c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005590:	687a      	ldr	r2, [r7, #4]
 8005592:	6093      	str	r3, [r2, #8]
}
 8005594:	bf00      	nop
 8005596:	370c      	adds	r7, #12
 8005598:	46bd      	mov	sp, r7
 800559a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800559e:	4770      	bx	lr

080055a0 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80055a0:	b480      	push	{r7}
 80055a2:	b083      	sub	sp, #12
 80055a4:	af00      	add	r7, sp, #0
 80055a6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	689b      	ldr	r3, [r3, #8]
 80055ac:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80055b0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80055b4:	d101      	bne.n	80055ba <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80055b6:	2301      	movs	r3, #1
 80055b8:	e000      	b.n	80055bc <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80055ba:	2300      	movs	r3, #0
}
 80055bc:	4618      	mov	r0, r3
 80055be:	370c      	adds	r7, #12
 80055c0:	46bd      	mov	sp, r7
 80055c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c6:	4770      	bx	lr

080055c8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80055c8:	b480      	push	{r7}
 80055ca:	b083      	sub	sp, #12
 80055cc:	af00      	add	r7, sp, #0
 80055ce:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	689b      	ldr	r3, [r3, #8]
 80055d4:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80055d8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80055dc:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80055e4:	bf00      	nop
 80055e6:	370c      	adds	r7, #12
 80055e8:	46bd      	mov	sp, r7
 80055ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ee:	4770      	bx	lr

080055f0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80055f0:	b480      	push	{r7}
 80055f2:	b083      	sub	sp, #12
 80055f4:	af00      	add	r7, sp, #0
 80055f6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	689b      	ldr	r3, [r3, #8]
 80055fc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005600:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005604:	d101      	bne.n	800560a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8005606:	2301      	movs	r3, #1
 8005608:	e000      	b.n	800560c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800560a:	2300      	movs	r3, #0
}
 800560c:	4618      	mov	r0, r3
 800560e:	370c      	adds	r7, #12
 8005610:	46bd      	mov	sp, r7
 8005612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005616:	4770      	bx	lr

08005618 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8005618:	b480      	push	{r7}
 800561a:	b083      	sub	sp, #12
 800561c:	af00      	add	r7, sp, #0
 800561e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	689b      	ldr	r3, [r3, #8]
 8005624:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005628:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800562c:	f043 0201 	orr.w	r2, r3, #1
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8005634:	bf00      	nop
 8005636:	370c      	adds	r7, #12
 8005638:	46bd      	mov	sp, r7
 800563a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800563e:	4770      	bx	lr

08005640 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8005640:	b480      	push	{r7}
 8005642:	b083      	sub	sp, #12
 8005644:	af00      	add	r7, sp, #0
 8005646:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	689b      	ldr	r3, [r3, #8]
 800564c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005650:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005654:	f043 0202 	orr.w	r2, r3, #2
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 800565c:	bf00      	nop
 800565e:	370c      	adds	r7, #12
 8005660:	46bd      	mov	sp, r7
 8005662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005666:	4770      	bx	lr

08005668 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8005668:	b480      	push	{r7}
 800566a:	b083      	sub	sp, #12
 800566c:	af00      	add	r7, sp, #0
 800566e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	689b      	ldr	r3, [r3, #8]
 8005674:	f003 0301 	and.w	r3, r3, #1
 8005678:	2b01      	cmp	r3, #1
 800567a:	d101      	bne.n	8005680 <LL_ADC_IsEnabled+0x18>
 800567c:	2301      	movs	r3, #1
 800567e:	e000      	b.n	8005682 <LL_ADC_IsEnabled+0x1a>
 8005680:	2300      	movs	r3, #0
}
 8005682:	4618      	mov	r0, r3
 8005684:	370c      	adds	r7, #12
 8005686:	46bd      	mov	sp, r7
 8005688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800568c:	4770      	bx	lr

0800568e <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 800568e:	b480      	push	{r7}
 8005690:	b083      	sub	sp, #12
 8005692:	af00      	add	r7, sp, #0
 8005694:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	689b      	ldr	r3, [r3, #8]
 800569a:	f003 0302 	and.w	r3, r3, #2
 800569e:	2b02      	cmp	r3, #2
 80056a0:	d101      	bne.n	80056a6 <LL_ADC_IsDisableOngoing+0x18>
 80056a2:	2301      	movs	r3, #1
 80056a4:	e000      	b.n	80056a8 <LL_ADC_IsDisableOngoing+0x1a>
 80056a6:	2300      	movs	r3, #0
}
 80056a8:	4618      	mov	r0, r3
 80056aa:	370c      	adds	r7, #12
 80056ac:	46bd      	mov	sp, r7
 80056ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b2:	4770      	bx	lr

080056b4 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80056b4:	b480      	push	{r7}
 80056b6:	b083      	sub	sp, #12
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	689b      	ldr	r3, [r3, #8]
 80056c0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80056c4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80056c8:	f043 0204 	orr.w	r2, r3, #4
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80056d0:	bf00      	nop
 80056d2:	370c      	adds	r7, #12
 80056d4:	46bd      	mov	sp, r7
 80056d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056da:	4770      	bx	lr

080056dc <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80056dc:	b480      	push	{r7}
 80056de:	b083      	sub	sp, #12
 80056e0:	af00      	add	r7, sp, #0
 80056e2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	689b      	ldr	r3, [r3, #8]
 80056e8:	f003 0304 	and.w	r3, r3, #4
 80056ec:	2b04      	cmp	r3, #4
 80056ee:	d101      	bne.n	80056f4 <LL_ADC_REG_IsConversionOngoing+0x18>
 80056f0:	2301      	movs	r3, #1
 80056f2:	e000      	b.n	80056f6 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80056f4:	2300      	movs	r3, #0
}
 80056f6:	4618      	mov	r0, r3
 80056f8:	370c      	adds	r7, #12
 80056fa:	46bd      	mov	sp, r7
 80056fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005700:	4770      	bx	lr

08005702 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8005702:	b480      	push	{r7}
 8005704:	b083      	sub	sp, #12
 8005706:	af00      	add	r7, sp, #0
 8005708:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	689b      	ldr	r3, [r3, #8]
 800570e:	f003 0308 	and.w	r3, r3, #8
 8005712:	2b08      	cmp	r3, #8
 8005714:	d101      	bne.n	800571a <LL_ADC_INJ_IsConversionOngoing+0x18>
 8005716:	2301      	movs	r3, #1
 8005718:	e000      	b.n	800571c <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800571a:	2300      	movs	r3, #0
}
 800571c:	4618      	mov	r0, r3
 800571e:	370c      	adds	r7, #12
 8005720:	46bd      	mov	sp, r7
 8005722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005726:	4770      	bx	lr

08005728 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8005728:	b590      	push	{r4, r7, lr}
 800572a:	b089      	sub	sp, #36	@ 0x24
 800572c:	af00      	add	r7, sp, #0
 800572e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005730:	2300      	movs	r3, #0
 8005732:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8005734:	2300      	movs	r3, #0
 8005736:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	2b00      	cmp	r3, #0
 800573c:	d101      	bne.n	8005742 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800573e:	2301      	movs	r3, #1
 8005740:	e167      	b.n	8005a12 <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	695b      	ldr	r3, [r3, #20]
 8005746:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800574c:	2b00      	cmp	r3, #0
 800574e:	d109      	bne.n	8005764 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005750:	6878      	ldr	r0, [r7, #4]
 8005752:	f7fe f921 	bl	8003998 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	2200      	movs	r2, #0
 800575a:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	2200      	movs	r2, #0
 8005760:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	4618      	mov	r0, r3
 800576a:	f7ff ff19 	bl	80055a0 <LL_ADC_IsDeepPowerDownEnabled>
 800576e:	4603      	mov	r3, r0
 8005770:	2b00      	cmp	r3, #0
 8005772:	d004      	beq.n	800577e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	4618      	mov	r0, r3
 800577a:	f7ff feff 	bl	800557c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	4618      	mov	r0, r3
 8005784:	f7ff ff34 	bl	80055f0 <LL_ADC_IsInternalRegulatorEnabled>
 8005788:	4603      	mov	r3, r0
 800578a:	2b00      	cmp	r3, #0
 800578c:	d115      	bne.n	80057ba <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	4618      	mov	r0, r3
 8005794:	f7ff ff18 	bl	80055c8 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005798:	4ba0      	ldr	r3, [pc, #640]	@ (8005a1c <HAL_ADC_Init+0x2f4>)
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	099b      	lsrs	r3, r3, #6
 800579e:	4aa0      	ldr	r2, [pc, #640]	@ (8005a20 <HAL_ADC_Init+0x2f8>)
 80057a0:	fba2 2303 	umull	r2, r3, r2, r3
 80057a4:	099b      	lsrs	r3, r3, #6
 80057a6:	3301      	adds	r3, #1
 80057a8:	005b      	lsls	r3, r3, #1
 80057aa:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80057ac:	e002      	b.n	80057b4 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	3b01      	subs	r3, #1
 80057b2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d1f9      	bne.n	80057ae <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	4618      	mov	r0, r3
 80057c0:	f7ff ff16 	bl	80055f0 <LL_ADC_IsInternalRegulatorEnabled>
 80057c4:	4603      	mov	r3, r0
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d10d      	bne.n	80057e6 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80057ce:	f043 0210 	orr.w	r2, r3, #16
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80057da:	f043 0201 	orr.w	r2, r3, #1
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 80057e2:	2301      	movs	r3, #1
 80057e4:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	4618      	mov	r0, r3
 80057ec:	f7ff ff76 	bl	80056dc <LL_ADC_REG_IsConversionOngoing>
 80057f0:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80057f6:	f003 0310 	and.w	r3, r3, #16
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	f040 8100 	bne.w	8005a00 <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8005800:	697b      	ldr	r3, [r7, #20]
 8005802:	2b00      	cmp	r3, #0
 8005804:	f040 80fc 	bne.w	8005a00 <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800580c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8005810:	f043 0202 	orr.w	r2, r3, #2
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	4618      	mov	r0, r3
 800581e:	f7ff ff23 	bl	8005668 <LL_ADC_IsEnabled>
 8005822:	4603      	mov	r3, r0
 8005824:	2b00      	cmp	r3, #0
 8005826:	d111      	bne.n	800584c <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005828:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800582c:	f7ff ff1c 	bl	8005668 <LL_ADC_IsEnabled>
 8005830:	4604      	mov	r4, r0
 8005832:	487c      	ldr	r0, [pc, #496]	@ (8005a24 <HAL_ADC_Init+0x2fc>)
 8005834:	f7ff ff18 	bl	8005668 <LL_ADC_IsEnabled>
 8005838:	4603      	mov	r3, r0
 800583a:	4323      	orrs	r3, r4
 800583c:	2b00      	cmp	r3, #0
 800583e:	d105      	bne.n	800584c <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	685b      	ldr	r3, [r3, #4]
 8005844:	4619      	mov	r1, r3
 8005846:	4878      	ldr	r0, [pc, #480]	@ (8005a28 <HAL_ADC_Init+0x300>)
 8005848:	f7ff fd08 	bl	800525c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	7f5b      	ldrb	r3, [r3, #29]
 8005850:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005856:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 800585c:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8005862:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800586a:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800586c:	4313      	orrs	r3, r2
 800586e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005876:	2b01      	cmp	r3, #1
 8005878:	d106      	bne.n	8005888 <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800587e:	3b01      	subs	r3, #1
 8005880:	045b      	lsls	r3, r3, #17
 8005882:	69ba      	ldr	r2, [r7, #24]
 8005884:	4313      	orrs	r3, r2
 8005886:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800588c:	2b00      	cmp	r3, #0
 800588e:	d009      	beq.n	80058a4 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005894:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800589c:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800589e:	69ba      	ldr	r2, [r7, #24]
 80058a0:	4313      	orrs	r3, r2
 80058a2:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	68da      	ldr	r2, [r3, #12]
 80058aa:	4b60      	ldr	r3, [pc, #384]	@ (8005a2c <HAL_ADC_Init+0x304>)
 80058ac:	4013      	ands	r3, r2
 80058ae:	687a      	ldr	r2, [r7, #4]
 80058b0:	6812      	ldr	r2, [r2, #0]
 80058b2:	69b9      	ldr	r1, [r7, #24]
 80058b4:	430b      	orrs	r3, r1
 80058b6:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	691b      	ldr	r3, [r3, #16]
 80058be:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	430a      	orrs	r2, r1
 80058cc:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	4618      	mov	r0, r3
 80058d4:	f7ff ff15 	bl	8005702 <LL_ADC_INJ_IsConversionOngoing>
 80058d8:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80058da:	697b      	ldr	r3, [r7, #20]
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d16d      	bne.n	80059bc <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80058e0:	693b      	ldr	r3, [r7, #16]
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d16a      	bne.n	80059bc <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80058ea:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80058f2:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80058f4:	4313      	orrs	r3, r2
 80058f6:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	68db      	ldr	r3, [r3, #12]
 80058fe:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005902:	f023 0302 	bic.w	r3, r3, #2
 8005906:	687a      	ldr	r2, [r7, #4]
 8005908:	6812      	ldr	r2, [r2, #0]
 800590a:	69b9      	ldr	r1, [r7, #24]
 800590c:	430b      	orrs	r3, r1
 800590e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	691b      	ldr	r3, [r3, #16]
 8005914:	2b00      	cmp	r3, #0
 8005916:	d017      	beq.n	8005948 <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	691a      	ldr	r2, [r3, #16]
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8005926:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8005930:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8005934:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005938:	687a      	ldr	r2, [r7, #4]
 800593a:	6911      	ldr	r1, [r2, #16]
 800593c:	687a      	ldr	r2, [r7, #4]
 800593e:	6812      	ldr	r2, [r2, #0]
 8005940:	430b      	orrs	r3, r1
 8005942:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8005946:	e013      	b.n	8005970 <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	691a      	ldr	r2, [r3, #16]
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8005956:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8005960:	687a      	ldr	r2, [r7, #4]
 8005962:	6812      	ldr	r2, [r2, #0]
 8005964:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8005968:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800596c:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005976:	2b01      	cmp	r3, #1
 8005978:	d118      	bne.n	80059ac <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	691b      	ldr	r3, [r3, #16]
 8005980:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8005984:	f023 0304 	bic.w	r3, r3, #4
 8005988:	687a      	ldr	r2, [r7, #4]
 800598a:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 800598c:	687a      	ldr	r2, [r7, #4]
 800598e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005990:	4311      	orrs	r1, r2
 8005992:	687a      	ldr	r2, [r7, #4]
 8005994:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8005996:	4311      	orrs	r1, r2
 8005998:	687a      	ldr	r2, [r7, #4]
 800599a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800599c:	430a      	orrs	r2, r1
 800599e:	431a      	orrs	r2, r3
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	f042 0201 	orr.w	r2, r2, #1
 80059a8:	611a      	str	r2, [r3, #16]
 80059aa:	e007      	b.n	80059bc <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	691a      	ldr	r2, [r3, #16]
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	f022 0201 	bic.w	r2, r2, #1
 80059ba:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	695b      	ldr	r3, [r3, #20]
 80059c0:	2b01      	cmp	r3, #1
 80059c2:	d10c      	bne.n	80059de <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059ca:	f023 010f 	bic.w	r1, r3, #15
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	6a1b      	ldr	r3, [r3, #32]
 80059d2:	1e5a      	subs	r2, r3, #1
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	430a      	orrs	r2, r1
 80059da:	631a      	str	r2, [r3, #48]	@ 0x30
 80059dc:	e007      	b.n	80059ee <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	f022 020f 	bic.w	r2, r2, #15
 80059ec:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80059f2:	f023 0303 	bic.w	r3, r3, #3
 80059f6:	f043 0201 	orr.w	r2, r3, #1
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	65da      	str	r2, [r3, #92]	@ 0x5c
 80059fe:	e007      	b.n	8005a10 <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a04:	f043 0210 	orr.w	r2, r3, #16
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8005a0c:	2301      	movs	r3, #1
 8005a0e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8005a10:	7ffb      	ldrb	r3, [r7, #31]
}
 8005a12:	4618      	mov	r0, r3
 8005a14:	3724      	adds	r7, #36	@ 0x24
 8005a16:	46bd      	mov	sp, r7
 8005a18:	bd90      	pop	{r4, r7, pc}
 8005a1a:	bf00      	nop
 8005a1c:	20000004 	.word	0x20000004
 8005a20:	053e2d63 	.word	0x053e2d63
 8005a24:	50000100 	.word	0x50000100
 8005a28:	50000300 	.word	0x50000300
 8005a2c:	fff04007 	.word	0xfff04007

08005a30 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8005a30:	b580      	push	{r7, lr}
 8005a32:	b086      	sub	sp, #24
 8005a34:	af00      	add	r7, sp, #0
 8005a36:	60f8      	str	r0, [r7, #12]
 8005a38:	60b9      	str	r1, [r7, #8]
 8005a3a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005a3c:	4851      	ldr	r0, [pc, #324]	@ (8005b84 <HAL_ADC_Start_DMA+0x154>)
 8005a3e:	f7ff fd81 	bl	8005544 <LL_ADC_GetMultimode>
 8005a42:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	4618      	mov	r0, r3
 8005a4a:	f7ff fe47 	bl	80056dc <LL_ADC_REG_IsConversionOngoing>
 8005a4e:	4603      	mov	r3, r0
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	f040 808f 	bne.w	8005b74 <HAL_ADC_Start_DMA+0x144>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8005a5c:	2b01      	cmp	r3, #1
 8005a5e:	d101      	bne.n	8005a64 <HAL_ADC_Start_DMA+0x34>
 8005a60:	2302      	movs	r3, #2
 8005a62:	e08a      	b.n	8005b7a <HAL_ADC_Start_DMA+0x14a>
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	2201      	movs	r2, #1
 8005a68:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8005a6c:	693b      	ldr	r3, [r7, #16]
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d005      	beq.n	8005a7e <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8005a72:	693b      	ldr	r3, [r7, #16]
 8005a74:	2b05      	cmp	r3, #5
 8005a76:	d002      	beq.n	8005a7e <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8005a78:	693b      	ldr	r3, [r7, #16]
 8005a7a:	2b09      	cmp	r3, #9
 8005a7c:	d173      	bne.n	8005b66 <HAL_ADC_Start_DMA+0x136>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8005a7e:	68f8      	ldr	r0, [r7, #12]
 8005a80:	f000 feb2 	bl	80067e8 <ADC_Enable>
 8005a84:	4603      	mov	r3, r0
 8005a86:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8005a88:	7dfb      	ldrb	r3, [r7, #23]
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d166      	bne.n	8005b5c <HAL_ADC_Start_DMA+0x12c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a92:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8005a96:	f023 0301 	bic.w	r3, r3, #1
 8005a9a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	4a38      	ldr	r2, [pc, #224]	@ (8005b88 <HAL_ADC_Start_DMA+0x158>)
 8005aa8:	4293      	cmp	r3, r2
 8005aaa:	d002      	beq.n	8005ab2 <HAL_ADC_Start_DMA+0x82>
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	e001      	b.n	8005ab6 <HAL_ADC_Start_DMA+0x86>
 8005ab2:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8005ab6:	68fa      	ldr	r2, [r7, #12]
 8005ab8:	6812      	ldr	r2, [r2, #0]
 8005aba:	4293      	cmp	r3, r2
 8005abc:	d002      	beq.n	8005ac4 <HAL_ADC_Start_DMA+0x94>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005abe:	693b      	ldr	r3, [r7, #16]
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d105      	bne.n	8005ad0 <HAL_ADC_Start_DMA+0xa0>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ac8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ad4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d006      	beq.n	8005aea <HAL_ADC_Start_DMA+0xba>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005ae0:	f023 0206 	bic.w	r2, r3, #6
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	661a      	str	r2, [r3, #96]	@ 0x60
 8005ae8:	e002      	b.n	8005af0 <HAL_ADC_Start_DMA+0xc0>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	2200      	movs	r2, #0
 8005aee:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005af4:	4a25      	ldr	r2, [pc, #148]	@ (8005b8c <HAL_ADC_Start_DMA+0x15c>)
 8005af6:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005afc:	4a24      	ldr	r2, [pc, #144]	@ (8005b90 <HAL_ADC_Start_DMA+0x160>)
 8005afe:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b04:	4a23      	ldr	r2, [pc, #140]	@ (8005b94 <HAL_ADC_Start_DMA+0x164>)
 8005b06:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	221c      	movs	r2, #28
 8005b0e:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	2200      	movs	r2, #0
 8005b14:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	685a      	ldr	r2, [r3, #4]
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	f042 0210 	orr.w	r2, r2, #16
 8005b26:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	68da      	ldr	r2, [r3, #12]
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	f042 0201 	orr.w	r2, r2, #1
 8005b36:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	3340      	adds	r3, #64	@ 0x40
 8005b42:	4619      	mov	r1, r3
 8005b44:	68ba      	ldr	r2, [r7, #8]
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	f002 ff62 	bl	8008a10 <HAL_DMA_Start_IT>
 8005b4c:	4603      	mov	r3, r0
 8005b4e:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	4618      	mov	r0, r3
 8005b56:	f7ff fdad 	bl	80056b4 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8005b5a:	e00d      	b.n	8005b78 <HAL_ADC_Start_DMA+0x148>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	2200      	movs	r2, #0
 8005b60:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 8005b64:	e008      	b.n	8005b78 <HAL_ADC_Start_DMA+0x148>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8005b66:	2301      	movs	r3, #1
 8005b68:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	2200      	movs	r2, #0
 8005b6e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8005b72:	e001      	b.n	8005b78 <HAL_ADC_Start_DMA+0x148>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8005b74:	2302      	movs	r3, #2
 8005b76:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8005b78:	7dfb      	ldrb	r3, [r7, #23]
}
 8005b7a:	4618      	mov	r0, r3
 8005b7c:	3718      	adds	r7, #24
 8005b7e:	46bd      	mov	sp, r7
 8005b80:	bd80      	pop	{r7, pc}
 8005b82:	bf00      	nop
 8005b84:	50000300 	.word	0x50000300
 8005b88:	50000100 	.word	0x50000100
 8005b8c:	080069b3 	.word	0x080069b3
 8005b90:	08006a8b 	.word	0x08006a8b
 8005b94:	08006aa7 	.word	0x08006aa7

08005b98 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8005b98:	b580      	push	{r7, lr}
 8005b9a:	b08a      	sub	sp, #40	@ 0x28
 8005b9c:	af00      	add	r7, sp, #0
 8005b9e:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8005ba0:	2300      	movs	r3, #0
 8005ba2:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	685b      	ldr	r3, [r3, #4]
 8005bb2:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005bb4:	4883      	ldr	r0, [pc, #524]	@ (8005dc4 <HAL_ADC_IRQHandler+0x22c>)
 8005bb6:	f7ff fcc5 	bl	8005544 <LL_ADC_GetMultimode>
 8005bba:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8005bbc:	69fb      	ldr	r3, [r7, #28]
 8005bbe:	f003 0302 	and.w	r3, r3, #2
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d017      	beq.n	8005bf6 <HAL_ADC_IRQHandler+0x5e>
 8005bc6:	69bb      	ldr	r3, [r7, #24]
 8005bc8:	f003 0302 	and.w	r3, r3, #2
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d012      	beq.n	8005bf6 <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005bd4:	f003 0310 	and.w	r3, r3, #16
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d105      	bne.n	8005be8 <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005be0:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8005be8:	6878      	ldr	r0, [r7, #4]
 8005bea:	f001 fac3 	bl	8007174 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	2202      	movs	r2, #2
 8005bf4:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8005bf6:	69fb      	ldr	r3, [r7, #28]
 8005bf8:	f003 0304 	and.w	r3, r3, #4
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d004      	beq.n	8005c0a <HAL_ADC_IRQHandler+0x72>
 8005c00:	69bb      	ldr	r3, [r7, #24]
 8005c02:	f003 0304 	and.w	r3, r3, #4
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d10a      	bne.n	8005c20 <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8005c0a:	69fb      	ldr	r3, [r7, #28]
 8005c0c:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	f000 8085 	beq.w	8005d20 <HAL_ADC_IRQHandler+0x188>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8005c16:	69bb      	ldr	r3, [r7, #24]
 8005c18:	f003 0308 	and.w	r3, r3, #8
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d07f      	beq.n	8005d20 <HAL_ADC_IRQHandler+0x188>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c24:	f003 0310 	and.w	r3, r3, #16
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d105      	bne.n	8005c38 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c30:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	4618      	mov	r0, r3
 8005c3e:	f7ff fbdf 	bl	8005400 <LL_ADC_REG_IsTriggerSourceSWStart>
 8005c42:	4603      	mov	r3, r0
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d064      	beq.n	8005d12 <HAL_ADC_IRQHandler+0x17a>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	4a5e      	ldr	r2, [pc, #376]	@ (8005dc8 <HAL_ADC_IRQHandler+0x230>)
 8005c4e:	4293      	cmp	r3, r2
 8005c50:	d002      	beq.n	8005c58 <HAL_ADC_IRQHandler+0xc0>
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	e001      	b.n	8005c5c <HAL_ADC_IRQHandler+0xc4>
 8005c58:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8005c5c:	687a      	ldr	r2, [r7, #4]
 8005c5e:	6812      	ldr	r2, [r2, #0]
 8005c60:	4293      	cmp	r3, r2
 8005c62:	d008      	beq.n	8005c76 <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005c64:	697b      	ldr	r3, [r7, #20]
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d005      	beq.n	8005c76 <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8005c6a:	697b      	ldr	r3, [r7, #20]
 8005c6c:	2b05      	cmp	r3, #5
 8005c6e:	d002      	beq.n	8005c76 <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8005c70:	697b      	ldr	r3, [r7, #20]
 8005c72:	2b09      	cmp	r3, #9
 8005c74:	d104      	bne.n	8005c80 <HAL_ADC_IRQHandler+0xe8>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	68db      	ldr	r3, [r3, #12]
 8005c7c:	623b      	str	r3, [r7, #32]
 8005c7e:	e00d      	b.n	8005c9c <HAL_ADC_IRQHandler+0x104>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	4a50      	ldr	r2, [pc, #320]	@ (8005dc8 <HAL_ADC_IRQHandler+0x230>)
 8005c86:	4293      	cmp	r3, r2
 8005c88:	d002      	beq.n	8005c90 <HAL_ADC_IRQHandler+0xf8>
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	e001      	b.n	8005c94 <HAL_ADC_IRQHandler+0xfc>
 8005c90:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8005c94:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8005c96:	693b      	ldr	r3, [r7, #16]
 8005c98:	68db      	ldr	r3, [r3, #12]
 8005c9a:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8005c9c:	6a3b      	ldr	r3, [r7, #32]
 8005c9e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d135      	bne.n	8005d12 <HAL_ADC_IRQHandler+0x17a>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	f003 0308 	and.w	r3, r3, #8
 8005cb0:	2b08      	cmp	r3, #8
 8005cb2:	d12e      	bne.n	8005d12 <HAL_ADC_IRQHandler+0x17a>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	4618      	mov	r0, r3
 8005cba:	f7ff fd0f 	bl	80056dc <LL_ADC_REG_IsConversionOngoing>
 8005cbe:	4603      	mov	r3, r0
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d11a      	bne.n	8005cfa <HAL_ADC_IRQHandler+0x162>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	685a      	ldr	r2, [r3, #4]
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	f022 020c 	bic.w	r2, r2, #12
 8005cd2:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005cd8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	65da      	str	r2, [r3, #92]	@ 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ce4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d112      	bne.n	8005d12 <HAL_ADC_IRQHandler+0x17a>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005cf0:	f043 0201 	orr.w	r2, r3, #1
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005cf8:	e00b      	b.n	8005d12 <HAL_ADC_IRQHandler+0x17a>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005cfe:	f043 0210 	orr.w	r2, r3, #16
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	65da      	str	r2, [r3, #92]	@ 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d0a:	f043 0201 	orr.w	r2, r3, #1
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	661a      	str	r2, [r3, #96]	@ 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8005d12:	6878      	ldr	r0, [r7, #4]
 8005d14:	f7fb ff2e 	bl	8001b74 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	220c      	movs	r2, #12
 8005d1e:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8005d20:	69fb      	ldr	r3, [r7, #28]
 8005d22:	f003 0320 	and.w	r3, r3, #32
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d004      	beq.n	8005d34 <HAL_ADC_IRQHandler+0x19c>
 8005d2a:	69bb      	ldr	r3, [r7, #24]
 8005d2c:	f003 0320 	and.w	r3, r3, #32
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d10b      	bne.n	8005d4c <HAL_ADC_IRQHandler+0x1b4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8005d34:	69fb      	ldr	r3, [r7, #28]
 8005d36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	f000 809e 	beq.w	8005e7c <HAL_ADC_IRQHandler+0x2e4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8005d40:	69bb      	ldr	r3, [r7, #24]
 8005d42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	f000 8098 	beq.w	8005e7c <HAL_ADC_IRQHandler+0x2e4>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005d50:	f003 0310 	and.w	r3, r3, #16
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d105      	bne.n	8005d64 <HAL_ADC_IRQHandler+0x1cc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005d5c:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	4618      	mov	r0, r3
 8005d6a:	f7ff fb88 	bl	800547e <LL_ADC_INJ_IsTriggerSourceSWStart>
 8005d6e:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	4618      	mov	r0, r3
 8005d76:	f7ff fb43 	bl	8005400 <LL_ADC_REG_IsTriggerSourceSWStart>
 8005d7a:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	4a11      	ldr	r2, [pc, #68]	@ (8005dc8 <HAL_ADC_IRQHandler+0x230>)
 8005d82:	4293      	cmp	r3, r2
 8005d84:	d002      	beq.n	8005d8c <HAL_ADC_IRQHandler+0x1f4>
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	e001      	b.n	8005d90 <HAL_ADC_IRQHandler+0x1f8>
 8005d8c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8005d90:	687a      	ldr	r2, [r7, #4]
 8005d92:	6812      	ldr	r2, [r2, #0]
 8005d94:	4293      	cmp	r3, r2
 8005d96:	d008      	beq.n	8005daa <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005d98:	697b      	ldr	r3, [r7, #20]
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d005      	beq.n	8005daa <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8005d9e:	697b      	ldr	r3, [r7, #20]
 8005da0:	2b06      	cmp	r3, #6
 8005da2:	d002      	beq.n	8005daa <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8005da4:	697b      	ldr	r3, [r7, #20]
 8005da6:	2b07      	cmp	r3, #7
 8005da8:	d104      	bne.n	8005db4 <HAL_ADC_IRQHandler+0x21c>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	68db      	ldr	r3, [r3, #12]
 8005db0:	623b      	str	r3, [r7, #32]
 8005db2:	e011      	b.n	8005dd8 <HAL_ADC_IRQHandler+0x240>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	4a03      	ldr	r2, [pc, #12]	@ (8005dc8 <HAL_ADC_IRQHandler+0x230>)
 8005dba:	4293      	cmp	r3, r2
 8005dbc:	d006      	beq.n	8005dcc <HAL_ADC_IRQHandler+0x234>
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	e005      	b.n	8005dd0 <HAL_ADC_IRQHandler+0x238>
 8005dc4:	50000300 	.word	0x50000300
 8005dc8:	50000100 	.word	0x50000100
 8005dcc:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8005dd0:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8005dd2:	693b      	ldr	r3, [r7, #16]
 8005dd4:	68db      	ldr	r3, [r3, #12]
 8005dd6:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d047      	beq.n	8005e6e <HAL_ADC_IRQHandler+0x2d6>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8005dde:	6a3b      	ldr	r3, [r7, #32]
 8005de0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d007      	beq.n	8005df8 <HAL_ADC_IRQHandler+0x260>
 8005de8:	68bb      	ldr	r3, [r7, #8]
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d03f      	beq.n	8005e6e <HAL_ADC_IRQHandler+0x2d6>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8005dee:	6a3b      	ldr	r3, [r7, #32]
 8005df0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d13a      	bne.n	8005e6e <HAL_ADC_IRQHandler+0x2d6>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e02:	2b40      	cmp	r3, #64	@ 0x40
 8005e04:	d133      	bne.n	8005e6e <HAL_ADC_IRQHandler+0x2d6>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8005e06:	6a3b      	ldr	r3, [r7, #32]
 8005e08:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d12e      	bne.n	8005e6e <HAL_ADC_IRQHandler+0x2d6>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	4618      	mov	r0, r3
 8005e16:	f7ff fc74 	bl	8005702 <LL_ADC_INJ_IsConversionOngoing>
 8005e1a:	4603      	mov	r3, r0
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d11a      	bne.n	8005e56 <HAL_ADC_IRQHandler+0x2be>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	685a      	ldr	r2, [r3, #4]
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005e2e:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e34:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	65da      	str	r2, [r3, #92]	@ 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d112      	bne.n	8005e6e <HAL_ADC_IRQHandler+0x2d6>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e4c:	f043 0201 	orr.w	r2, r3, #1
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005e54:	e00b      	b.n	8005e6e <HAL_ADC_IRQHandler+0x2d6>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e5a:	f043 0210 	orr.w	r2, r3, #16
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	65da      	str	r2, [r3, #92]	@ 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e66:	f043 0201 	orr.w	r2, r3, #1
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	661a      	str	r2, [r3, #96]	@ 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8005e6e:	6878      	ldr	r0, [r7, #4]
 8005e70:	f001 f958 	bl	8007124 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	2260      	movs	r2, #96	@ 0x60
 8005e7a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8005e7c:	69fb      	ldr	r3, [r7, #28]
 8005e7e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d011      	beq.n	8005eaa <HAL_ADC_IRQHandler+0x312>
 8005e86:	69bb      	ldr	r3, [r7, #24]
 8005e88:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d00c      	beq.n	8005eaa <HAL_ADC_IRQHandler+0x312>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e94:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8005e9c:	6878      	ldr	r0, [r7, #4]
 8005e9e:	f000 f89f 	bl	8005fe0 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	2280      	movs	r2, #128	@ 0x80
 8005ea8:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8005eaa:	69fb      	ldr	r3, [r7, #28]
 8005eac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d012      	beq.n	8005eda <HAL_ADC_IRQHandler+0x342>
 8005eb4:	69bb      	ldr	r3, [r7, #24]
 8005eb6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d00d      	beq.n	8005eda <HAL_ADC_IRQHandler+0x342>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ec2:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8005eca:	6878      	ldr	r0, [r7, #4]
 8005ecc:	f001 f93e 	bl	800714c <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005ed8:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8005eda:	69fb      	ldr	r3, [r7, #28]
 8005edc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d012      	beq.n	8005f0a <HAL_ADC_IRQHandler+0x372>
 8005ee4:	69bb      	ldr	r3, [r7, #24]
 8005ee6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d00d      	beq.n	8005f0a <HAL_ADC_IRQHandler+0x372>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ef2:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8005efa:	6878      	ldr	r0, [r7, #4]
 8005efc:	f001 f930 	bl	8007160 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005f08:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8005f0a:	69fb      	ldr	r3, [r7, #28]
 8005f0c:	f003 0310 	and.w	r3, r3, #16
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d036      	beq.n	8005f82 <HAL_ADC_IRQHandler+0x3ea>
 8005f14:	69bb      	ldr	r3, [r7, #24]
 8005f16:	f003 0310 	and.w	r3, r3, #16
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d031      	beq.n	8005f82 <HAL_ADC_IRQHandler+0x3ea>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d102      	bne.n	8005f2c <HAL_ADC_IRQHandler+0x394>
    {
      overrun_error = 1UL;
 8005f26:	2301      	movs	r3, #1
 8005f28:	627b      	str	r3, [r7, #36]	@ 0x24
 8005f2a:	e014      	b.n	8005f56 <HAL_ADC_IRQHandler+0x3be>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8005f2c:	697b      	ldr	r3, [r7, #20]
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d008      	beq.n	8005f44 <HAL_ADC_IRQHandler+0x3ac>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8005f32:	4825      	ldr	r0, [pc, #148]	@ (8005fc8 <HAL_ADC_IRQHandler+0x430>)
 8005f34:	f7ff fb14 	bl	8005560 <LL_ADC_GetMultiDMATransfer>
 8005f38:	4603      	mov	r3, r0
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d00b      	beq.n	8005f56 <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 8005f3e:	2301      	movs	r3, #1
 8005f40:	627b      	str	r3, [r7, #36]	@ 0x24
 8005f42:	e008      	b.n	8005f56 <HAL_ADC_IRQHandler+0x3be>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	68db      	ldr	r3, [r3, #12]
 8005f4a:	f003 0301 	and.w	r3, r3, #1
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d001      	beq.n	8005f56 <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 8005f52:	2301      	movs	r3, #1
 8005f54:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8005f56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f58:	2b01      	cmp	r3, #1
 8005f5a:	d10e      	bne.n	8005f7a <HAL_ADC_IRQHandler+0x3e2>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005f60:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005f6c:	f043 0202 	orr.w	r2, r3, #2
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	661a      	str	r2, [r3, #96]	@ 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8005f74:	6878      	ldr	r0, [r7, #4]
 8005f76:	f000 f83d 	bl	8005ff4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	2210      	movs	r2, #16
 8005f80:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8005f82:	69fb      	ldr	r3, [r7, #28]
 8005f84:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d018      	beq.n	8005fbe <HAL_ADC_IRQHandler+0x426>
 8005f8c:	69bb      	ldr	r3, [r7, #24]
 8005f8e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d013      	beq.n	8005fbe <HAL_ADC_IRQHandler+0x426>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005f9a:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005fa6:	f043 0208 	orr.w	r2, r3, #8
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005fb6:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8005fb8:	6878      	ldr	r0, [r7, #4]
 8005fba:	f001 f8bd 	bl	8007138 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8005fbe:	bf00      	nop
 8005fc0:	3728      	adds	r7, #40	@ 0x28
 8005fc2:	46bd      	mov	sp, r7
 8005fc4:	bd80      	pop	{r7, pc}
 8005fc6:	bf00      	nop
 8005fc8:	50000300 	.word	0x50000300

08005fcc <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8005fcc:	b480      	push	{r7}
 8005fce:	b083      	sub	sp, #12
 8005fd0:	af00      	add	r7, sp, #0
 8005fd2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8005fd4:	bf00      	nop
 8005fd6:	370c      	adds	r7, #12
 8005fd8:	46bd      	mov	sp, r7
 8005fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fde:	4770      	bx	lr

08005fe0 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8005fe0:	b480      	push	{r7}
 8005fe2:	b083      	sub	sp, #12
 8005fe4:	af00      	add	r7, sp, #0
 8005fe6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8005fe8:	bf00      	nop
 8005fea:	370c      	adds	r7, #12
 8005fec:	46bd      	mov	sp, r7
 8005fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff2:	4770      	bx	lr

08005ff4 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8005ff4:	b480      	push	{r7}
 8005ff6:	b083      	sub	sp, #12
 8005ff8:	af00      	add	r7, sp, #0
 8005ffa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8005ffc:	bf00      	nop
 8005ffe:	370c      	adds	r7, #12
 8006000:	46bd      	mov	sp, r7
 8006002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006006:	4770      	bx	lr

08006008 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8006008:	b580      	push	{r7, lr}
 800600a:	b0b6      	sub	sp, #216	@ 0xd8
 800600c:	af00      	add	r7, sp, #0
 800600e:	6078      	str	r0, [r7, #4]
 8006010:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006012:	2300      	movs	r3, #0
 8006014:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8006018:	2300      	movs	r3, #0
 800601a:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8006022:	2b01      	cmp	r3, #1
 8006024:	d101      	bne.n	800602a <HAL_ADC_ConfigChannel+0x22>
 8006026:	2302      	movs	r3, #2
 8006028:	e3c8      	b.n	80067bc <HAL_ADC_ConfigChannel+0x7b4>
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	2201      	movs	r2, #1
 800602e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	4618      	mov	r0, r3
 8006038:	f7ff fb50 	bl	80056dc <LL_ADC_REG_IsConversionOngoing>
 800603c:	4603      	mov	r3, r0
 800603e:	2b00      	cmp	r3, #0
 8006040:	f040 83ad 	bne.w	800679e <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	6818      	ldr	r0, [r3, #0]
 8006048:	683b      	ldr	r3, [r7, #0]
 800604a:	6859      	ldr	r1, [r3, #4]
 800604c:	683b      	ldr	r3, [r7, #0]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	461a      	mov	r2, r3
 8006052:	f7ff f9e8 	bl	8005426 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	4618      	mov	r0, r3
 800605c:	f7ff fb3e 	bl	80056dc <LL_ADC_REG_IsConversionOngoing>
 8006060:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	4618      	mov	r0, r3
 800606a:	f7ff fb4a 	bl	8005702 <LL_ADC_INJ_IsConversionOngoing>
 800606e:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8006072:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8006076:	2b00      	cmp	r3, #0
 8006078:	f040 81d9 	bne.w	800642e <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800607c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006080:	2b00      	cmp	r3, #0
 8006082:	f040 81d4 	bne.w	800642e <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8006086:	683b      	ldr	r3, [r7, #0]
 8006088:	689b      	ldr	r3, [r3, #8]
 800608a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800608e:	d10f      	bne.n	80060b0 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	6818      	ldr	r0, [r3, #0]
 8006094:	683b      	ldr	r3, [r7, #0]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	2200      	movs	r2, #0
 800609a:	4619      	mov	r1, r3
 800609c:	f7ff fa02 	bl	80054a4 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80060a8:	4618      	mov	r0, r3
 80060aa:	f7ff f996 	bl	80053da <LL_ADC_SetSamplingTimeCommonConfig>
 80060ae:	e00e      	b.n	80060ce <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	6818      	ldr	r0, [r3, #0]
 80060b4:	683b      	ldr	r3, [r7, #0]
 80060b6:	6819      	ldr	r1, [r3, #0]
 80060b8:	683b      	ldr	r3, [r7, #0]
 80060ba:	689b      	ldr	r3, [r3, #8]
 80060bc:	461a      	mov	r2, r3
 80060be:	f7ff f9f1 	bl	80054a4 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	2100      	movs	r1, #0
 80060c8:	4618      	mov	r0, r3
 80060ca:	f7ff f986 	bl	80053da <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80060ce:	683b      	ldr	r3, [r7, #0]
 80060d0:	695a      	ldr	r2, [r3, #20]
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	68db      	ldr	r3, [r3, #12]
 80060d8:	08db      	lsrs	r3, r3, #3
 80060da:	f003 0303 	and.w	r3, r3, #3
 80060de:	005b      	lsls	r3, r3, #1
 80060e0:	fa02 f303 	lsl.w	r3, r2, r3
 80060e4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80060e8:	683b      	ldr	r3, [r7, #0]
 80060ea:	691b      	ldr	r3, [r3, #16]
 80060ec:	2b04      	cmp	r3, #4
 80060ee:	d022      	beq.n	8006136 <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	6818      	ldr	r0, [r3, #0]
 80060f4:	683b      	ldr	r3, [r7, #0]
 80060f6:	6919      	ldr	r1, [r3, #16]
 80060f8:	683b      	ldr	r3, [r7, #0]
 80060fa:	681a      	ldr	r2, [r3, #0]
 80060fc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006100:	f7ff f8e0 	bl	80052c4 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	6818      	ldr	r0, [r3, #0]
 8006108:	683b      	ldr	r3, [r7, #0]
 800610a:	6919      	ldr	r1, [r3, #16]
 800610c:	683b      	ldr	r3, [r7, #0]
 800610e:	699b      	ldr	r3, [r3, #24]
 8006110:	461a      	mov	r2, r3
 8006112:	f7ff f92c 	bl	800536e <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	6818      	ldr	r0, [r3, #0]
 800611a:	683b      	ldr	r3, [r7, #0]
 800611c:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 800611e:	683b      	ldr	r3, [r7, #0]
 8006120:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8006122:	2b01      	cmp	r3, #1
 8006124:	d102      	bne.n	800612c <HAL_ADC_ConfigChannel+0x124>
 8006126:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800612a:	e000      	b.n	800612e <HAL_ADC_ConfigChannel+0x126>
 800612c:	2300      	movs	r3, #0
 800612e:	461a      	mov	r2, r3
 8006130:	f7ff f938 	bl	80053a4 <LL_ADC_SetOffsetSaturation>
 8006134:	e17b      	b.n	800642e <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	2100      	movs	r1, #0
 800613c:	4618      	mov	r0, r3
 800613e:	f7ff f8e5 	bl	800530c <LL_ADC_GetOffsetChannel>
 8006142:	4603      	mov	r3, r0
 8006144:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006148:	2b00      	cmp	r3, #0
 800614a:	d10a      	bne.n	8006162 <HAL_ADC_ConfigChannel+0x15a>
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	2100      	movs	r1, #0
 8006152:	4618      	mov	r0, r3
 8006154:	f7ff f8da 	bl	800530c <LL_ADC_GetOffsetChannel>
 8006158:	4603      	mov	r3, r0
 800615a:	0e9b      	lsrs	r3, r3, #26
 800615c:	f003 021f 	and.w	r2, r3, #31
 8006160:	e01e      	b.n	80061a0 <HAL_ADC_ConfigChannel+0x198>
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	2100      	movs	r1, #0
 8006168:	4618      	mov	r0, r3
 800616a:	f7ff f8cf 	bl	800530c <LL_ADC_GetOffsetChannel>
 800616e:	4603      	mov	r3, r0
 8006170:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006174:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006178:	fa93 f3a3 	rbit	r3, r3
 800617c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8006180:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006184:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8006188:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800618c:	2b00      	cmp	r3, #0
 800618e:	d101      	bne.n	8006194 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8006190:	2320      	movs	r3, #32
 8006192:	e004      	b.n	800619e <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8006194:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006198:	fab3 f383 	clz	r3, r3
 800619c:	b2db      	uxtb	r3, r3
 800619e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80061a0:	683b      	ldr	r3, [r7, #0]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d105      	bne.n	80061b8 <HAL_ADC_ConfigChannel+0x1b0>
 80061ac:	683b      	ldr	r3, [r7, #0]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	0e9b      	lsrs	r3, r3, #26
 80061b2:	f003 031f 	and.w	r3, r3, #31
 80061b6:	e018      	b.n	80061ea <HAL_ADC_ConfigChannel+0x1e2>
 80061b8:	683b      	ldr	r3, [r7, #0]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80061c0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80061c4:	fa93 f3a3 	rbit	r3, r3
 80061c8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 80061cc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80061d0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 80061d4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d101      	bne.n	80061e0 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 80061dc:	2320      	movs	r3, #32
 80061de:	e004      	b.n	80061ea <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 80061e0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80061e4:	fab3 f383 	clz	r3, r3
 80061e8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80061ea:	429a      	cmp	r2, r3
 80061ec:	d106      	bne.n	80061fc <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	2200      	movs	r2, #0
 80061f4:	2100      	movs	r1, #0
 80061f6:	4618      	mov	r0, r3
 80061f8:	f7ff f89e 	bl	8005338 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	2101      	movs	r1, #1
 8006202:	4618      	mov	r0, r3
 8006204:	f7ff f882 	bl	800530c <LL_ADC_GetOffsetChannel>
 8006208:	4603      	mov	r3, r0
 800620a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800620e:	2b00      	cmp	r3, #0
 8006210:	d10a      	bne.n	8006228 <HAL_ADC_ConfigChannel+0x220>
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	2101      	movs	r1, #1
 8006218:	4618      	mov	r0, r3
 800621a:	f7ff f877 	bl	800530c <LL_ADC_GetOffsetChannel>
 800621e:	4603      	mov	r3, r0
 8006220:	0e9b      	lsrs	r3, r3, #26
 8006222:	f003 021f 	and.w	r2, r3, #31
 8006226:	e01e      	b.n	8006266 <HAL_ADC_ConfigChannel+0x25e>
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	2101      	movs	r1, #1
 800622e:	4618      	mov	r0, r3
 8006230:	f7ff f86c 	bl	800530c <LL_ADC_GetOffsetChannel>
 8006234:	4603      	mov	r3, r0
 8006236:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800623a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800623e:	fa93 f3a3 	rbit	r3, r3
 8006242:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8006246:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800624a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 800624e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006252:	2b00      	cmp	r3, #0
 8006254:	d101      	bne.n	800625a <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 8006256:	2320      	movs	r3, #32
 8006258:	e004      	b.n	8006264 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 800625a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800625e:	fab3 f383 	clz	r3, r3
 8006262:	b2db      	uxtb	r3, r3
 8006264:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8006266:	683b      	ldr	r3, [r7, #0]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800626e:	2b00      	cmp	r3, #0
 8006270:	d105      	bne.n	800627e <HAL_ADC_ConfigChannel+0x276>
 8006272:	683b      	ldr	r3, [r7, #0]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	0e9b      	lsrs	r3, r3, #26
 8006278:	f003 031f 	and.w	r3, r3, #31
 800627c:	e018      	b.n	80062b0 <HAL_ADC_ConfigChannel+0x2a8>
 800627e:	683b      	ldr	r3, [r7, #0]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006286:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800628a:	fa93 f3a3 	rbit	r3, r3
 800628e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8006292:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006296:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 800629a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d101      	bne.n	80062a6 <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 80062a2:	2320      	movs	r3, #32
 80062a4:	e004      	b.n	80062b0 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 80062a6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80062aa:	fab3 f383 	clz	r3, r3
 80062ae:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80062b0:	429a      	cmp	r2, r3
 80062b2:	d106      	bne.n	80062c2 <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	2200      	movs	r2, #0
 80062ba:	2101      	movs	r1, #1
 80062bc:	4618      	mov	r0, r3
 80062be:	f7ff f83b 	bl	8005338 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	2102      	movs	r1, #2
 80062c8:	4618      	mov	r0, r3
 80062ca:	f7ff f81f 	bl	800530c <LL_ADC_GetOffsetChannel>
 80062ce:	4603      	mov	r3, r0
 80062d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d10a      	bne.n	80062ee <HAL_ADC_ConfigChannel+0x2e6>
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	2102      	movs	r1, #2
 80062de:	4618      	mov	r0, r3
 80062e0:	f7ff f814 	bl	800530c <LL_ADC_GetOffsetChannel>
 80062e4:	4603      	mov	r3, r0
 80062e6:	0e9b      	lsrs	r3, r3, #26
 80062e8:	f003 021f 	and.w	r2, r3, #31
 80062ec:	e01e      	b.n	800632c <HAL_ADC_ConfigChannel+0x324>
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	2102      	movs	r1, #2
 80062f4:	4618      	mov	r0, r3
 80062f6:	f7ff f809 	bl	800530c <LL_ADC_GetOffsetChannel>
 80062fa:	4603      	mov	r3, r0
 80062fc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006300:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006304:	fa93 f3a3 	rbit	r3, r3
 8006308:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 800630c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006310:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8006314:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006318:	2b00      	cmp	r3, #0
 800631a:	d101      	bne.n	8006320 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 800631c:	2320      	movs	r3, #32
 800631e:	e004      	b.n	800632a <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8006320:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006324:	fab3 f383 	clz	r3, r3
 8006328:	b2db      	uxtb	r3, r3
 800632a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800632c:	683b      	ldr	r3, [r7, #0]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006334:	2b00      	cmp	r3, #0
 8006336:	d105      	bne.n	8006344 <HAL_ADC_ConfigChannel+0x33c>
 8006338:	683b      	ldr	r3, [r7, #0]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	0e9b      	lsrs	r3, r3, #26
 800633e:	f003 031f 	and.w	r3, r3, #31
 8006342:	e016      	b.n	8006372 <HAL_ADC_ConfigChannel+0x36a>
 8006344:	683b      	ldr	r3, [r7, #0]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800634c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006350:	fa93 f3a3 	rbit	r3, r3
 8006354:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8006356:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006358:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 800635c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006360:	2b00      	cmp	r3, #0
 8006362:	d101      	bne.n	8006368 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 8006364:	2320      	movs	r3, #32
 8006366:	e004      	b.n	8006372 <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 8006368:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800636c:	fab3 f383 	clz	r3, r3
 8006370:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8006372:	429a      	cmp	r2, r3
 8006374:	d106      	bne.n	8006384 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	2200      	movs	r2, #0
 800637c:	2102      	movs	r1, #2
 800637e:	4618      	mov	r0, r3
 8006380:	f7fe ffda 	bl	8005338 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	2103      	movs	r1, #3
 800638a:	4618      	mov	r0, r3
 800638c:	f7fe ffbe 	bl	800530c <LL_ADC_GetOffsetChannel>
 8006390:	4603      	mov	r3, r0
 8006392:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006396:	2b00      	cmp	r3, #0
 8006398:	d10a      	bne.n	80063b0 <HAL_ADC_ConfigChannel+0x3a8>
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	2103      	movs	r1, #3
 80063a0:	4618      	mov	r0, r3
 80063a2:	f7fe ffb3 	bl	800530c <LL_ADC_GetOffsetChannel>
 80063a6:	4603      	mov	r3, r0
 80063a8:	0e9b      	lsrs	r3, r3, #26
 80063aa:	f003 021f 	and.w	r2, r3, #31
 80063ae:	e017      	b.n	80063e0 <HAL_ADC_ConfigChannel+0x3d8>
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	2103      	movs	r1, #3
 80063b6:	4618      	mov	r0, r3
 80063b8:	f7fe ffa8 	bl	800530c <LL_ADC_GetOffsetChannel>
 80063bc:	4603      	mov	r3, r0
 80063be:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80063c0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80063c2:	fa93 f3a3 	rbit	r3, r3
 80063c6:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80063c8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80063ca:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 80063cc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d101      	bne.n	80063d6 <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 80063d2:	2320      	movs	r3, #32
 80063d4:	e003      	b.n	80063de <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 80063d6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80063d8:	fab3 f383 	clz	r3, r3
 80063dc:	b2db      	uxtb	r3, r3
 80063de:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80063e0:	683b      	ldr	r3, [r7, #0]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d105      	bne.n	80063f8 <HAL_ADC_ConfigChannel+0x3f0>
 80063ec:	683b      	ldr	r3, [r7, #0]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	0e9b      	lsrs	r3, r3, #26
 80063f2:	f003 031f 	and.w	r3, r3, #31
 80063f6:	e011      	b.n	800641c <HAL_ADC_ConfigChannel+0x414>
 80063f8:	683b      	ldr	r3, [r7, #0]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80063fe:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006400:	fa93 f3a3 	rbit	r3, r3
 8006404:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8006406:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006408:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 800640a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800640c:	2b00      	cmp	r3, #0
 800640e:	d101      	bne.n	8006414 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8006410:	2320      	movs	r3, #32
 8006412:	e003      	b.n	800641c <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8006414:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006416:	fab3 f383 	clz	r3, r3
 800641a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800641c:	429a      	cmp	r2, r3
 800641e:	d106      	bne.n	800642e <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	2200      	movs	r2, #0
 8006426:	2103      	movs	r1, #3
 8006428:	4618      	mov	r0, r3
 800642a:	f7fe ff85 	bl	8005338 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	4618      	mov	r0, r3
 8006434:	f7ff f918 	bl	8005668 <LL_ADC_IsEnabled>
 8006438:	4603      	mov	r3, r0
 800643a:	2b00      	cmp	r3, #0
 800643c:	f040 8140 	bne.w	80066c0 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	6818      	ldr	r0, [r3, #0]
 8006444:	683b      	ldr	r3, [r7, #0]
 8006446:	6819      	ldr	r1, [r3, #0]
 8006448:	683b      	ldr	r3, [r7, #0]
 800644a:	68db      	ldr	r3, [r3, #12]
 800644c:	461a      	mov	r2, r3
 800644e:	f7ff f855 	bl	80054fc <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8006452:	683b      	ldr	r3, [r7, #0]
 8006454:	68db      	ldr	r3, [r3, #12]
 8006456:	4a8f      	ldr	r2, [pc, #572]	@ (8006694 <HAL_ADC_ConfigChannel+0x68c>)
 8006458:	4293      	cmp	r3, r2
 800645a:	f040 8131 	bne.w	80066c0 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8006462:	683b      	ldr	r3, [r7, #0]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800646a:	2b00      	cmp	r3, #0
 800646c:	d10b      	bne.n	8006486 <HAL_ADC_ConfigChannel+0x47e>
 800646e:	683b      	ldr	r3, [r7, #0]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	0e9b      	lsrs	r3, r3, #26
 8006474:	3301      	adds	r3, #1
 8006476:	f003 031f 	and.w	r3, r3, #31
 800647a:	2b09      	cmp	r3, #9
 800647c:	bf94      	ite	ls
 800647e:	2301      	movls	r3, #1
 8006480:	2300      	movhi	r3, #0
 8006482:	b2db      	uxtb	r3, r3
 8006484:	e019      	b.n	80064ba <HAL_ADC_ConfigChannel+0x4b2>
 8006486:	683b      	ldr	r3, [r7, #0]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800648c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800648e:	fa93 f3a3 	rbit	r3, r3
 8006492:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8006494:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006496:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8006498:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800649a:	2b00      	cmp	r3, #0
 800649c:	d101      	bne.n	80064a2 <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 800649e:	2320      	movs	r3, #32
 80064a0:	e003      	b.n	80064aa <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 80064a2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80064a4:	fab3 f383 	clz	r3, r3
 80064a8:	b2db      	uxtb	r3, r3
 80064aa:	3301      	adds	r3, #1
 80064ac:	f003 031f 	and.w	r3, r3, #31
 80064b0:	2b09      	cmp	r3, #9
 80064b2:	bf94      	ite	ls
 80064b4:	2301      	movls	r3, #1
 80064b6:	2300      	movhi	r3, #0
 80064b8:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d079      	beq.n	80065b2 <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80064be:	683b      	ldr	r3, [r7, #0]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d107      	bne.n	80064da <HAL_ADC_ConfigChannel+0x4d2>
 80064ca:	683b      	ldr	r3, [r7, #0]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	0e9b      	lsrs	r3, r3, #26
 80064d0:	3301      	adds	r3, #1
 80064d2:	069b      	lsls	r3, r3, #26
 80064d4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80064d8:	e015      	b.n	8006506 <HAL_ADC_ConfigChannel+0x4fe>
 80064da:	683b      	ldr	r3, [r7, #0]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80064e0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80064e2:	fa93 f3a3 	rbit	r3, r3
 80064e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80064e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80064ea:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 80064ec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d101      	bne.n	80064f6 <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 80064f2:	2320      	movs	r3, #32
 80064f4:	e003      	b.n	80064fe <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 80064f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80064f8:	fab3 f383 	clz	r3, r3
 80064fc:	b2db      	uxtb	r3, r3
 80064fe:	3301      	adds	r3, #1
 8006500:	069b      	lsls	r3, r3, #26
 8006502:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006506:	683b      	ldr	r3, [r7, #0]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800650e:	2b00      	cmp	r3, #0
 8006510:	d109      	bne.n	8006526 <HAL_ADC_ConfigChannel+0x51e>
 8006512:	683b      	ldr	r3, [r7, #0]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	0e9b      	lsrs	r3, r3, #26
 8006518:	3301      	adds	r3, #1
 800651a:	f003 031f 	and.w	r3, r3, #31
 800651e:	2101      	movs	r1, #1
 8006520:	fa01 f303 	lsl.w	r3, r1, r3
 8006524:	e017      	b.n	8006556 <HAL_ADC_ConfigChannel+0x54e>
 8006526:	683b      	ldr	r3, [r7, #0]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800652c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800652e:	fa93 f3a3 	rbit	r3, r3
 8006532:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8006534:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006536:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8006538:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800653a:	2b00      	cmp	r3, #0
 800653c:	d101      	bne.n	8006542 <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 800653e:	2320      	movs	r3, #32
 8006540:	e003      	b.n	800654a <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 8006542:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006544:	fab3 f383 	clz	r3, r3
 8006548:	b2db      	uxtb	r3, r3
 800654a:	3301      	adds	r3, #1
 800654c:	f003 031f 	and.w	r3, r3, #31
 8006550:	2101      	movs	r1, #1
 8006552:	fa01 f303 	lsl.w	r3, r1, r3
 8006556:	ea42 0103 	orr.w	r1, r2, r3
 800655a:	683b      	ldr	r3, [r7, #0]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006562:	2b00      	cmp	r3, #0
 8006564:	d10a      	bne.n	800657c <HAL_ADC_ConfigChannel+0x574>
 8006566:	683b      	ldr	r3, [r7, #0]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	0e9b      	lsrs	r3, r3, #26
 800656c:	3301      	adds	r3, #1
 800656e:	f003 021f 	and.w	r2, r3, #31
 8006572:	4613      	mov	r3, r2
 8006574:	005b      	lsls	r3, r3, #1
 8006576:	4413      	add	r3, r2
 8006578:	051b      	lsls	r3, r3, #20
 800657a:	e018      	b.n	80065ae <HAL_ADC_ConfigChannel+0x5a6>
 800657c:	683b      	ldr	r3, [r7, #0]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006582:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006584:	fa93 f3a3 	rbit	r3, r3
 8006588:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 800658a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800658c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 800658e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006590:	2b00      	cmp	r3, #0
 8006592:	d101      	bne.n	8006598 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8006594:	2320      	movs	r3, #32
 8006596:	e003      	b.n	80065a0 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8006598:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800659a:	fab3 f383 	clz	r3, r3
 800659e:	b2db      	uxtb	r3, r3
 80065a0:	3301      	adds	r3, #1
 80065a2:	f003 021f 	and.w	r2, r3, #31
 80065a6:	4613      	mov	r3, r2
 80065a8:	005b      	lsls	r3, r3, #1
 80065aa:	4413      	add	r3, r2
 80065ac:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80065ae:	430b      	orrs	r3, r1
 80065b0:	e081      	b.n	80066b6 <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80065b2:	683b      	ldr	r3, [r7, #0]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d107      	bne.n	80065ce <HAL_ADC_ConfigChannel+0x5c6>
 80065be:	683b      	ldr	r3, [r7, #0]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	0e9b      	lsrs	r3, r3, #26
 80065c4:	3301      	adds	r3, #1
 80065c6:	069b      	lsls	r3, r3, #26
 80065c8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80065cc:	e015      	b.n	80065fa <HAL_ADC_ConfigChannel+0x5f2>
 80065ce:	683b      	ldr	r3, [r7, #0]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80065d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065d6:	fa93 f3a3 	rbit	r3, r3
 80065da:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 80065dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065de:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 80065e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d101      	bne.n	80065ea <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 80065e6:	2320      	movs	r3, #32
 80065e8:	e003      	b.n	80065f2 <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 80065ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065ec:	fab3 f383 	clz	r3, r3
 80065f0:	b2db      	uxtb	r3, r3
 80065f2:	3301      	adds	r3, #1
 80065f4:	069b      	lsls	r3, r3, #26
 80065f6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80065fa:	683b      	ldr	r3, [r7, #0]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006602:	2b00      	cmp	r3, #0
 8006604:	d109      	bne.n	800661a <HAL_ADC_ConfigChannel+0x612>
 8006606:	683b      	ldr	r3, [r7, #0]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	0e9b      	lsrs	r3, r3, #26
 800660c:	3301      	adds	r3, #1
 800660e:	f003 031f 	and.w	r3, r3, #31
 8006612:	2101      	movs	r1, #1
 8006614:	fa01 f303 	lsl.w	r3, r1, r3
 8006618:	e017      	b.n	800664a <HAL_ADC_ConfigChannel+0x642>
 800661a:	683b      	ldr	r3, [r7, #0]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006620:	6a3b      	ldr	r3, [r7, #32]
 8006622:	fa93 f3a3 	rbit	r3, r3
 8006626:	61fb      	str	r3, [r7, #28]
  return result;
 8006628:	69fb      	ldr	r3, [r7, #28]
 800662a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800662c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800662e:	2b00      	cmp	r3, #0
 8006630:	d101      	bne.n	8006636 <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 8006632:	2320      	movs	r3, #32
 8006634:	e003      	b.n	800663e <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8006636:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006638:	fab3 f383 	clz	r3, r3
 800663c:	b2db      	uxtb	r3, r3
 800663e:	3301      	adds	r3, #1
 8006640:	f003 031f 	and.w	r3, r3, #31
 8006644:	2101      	movs	r1, #1
 8006646:	fa01 f303 	lsl.w	r3, r1, r3
 800664a:	ea42 0103 	orr.w	r1, r2, r3
 800664e:	683b      	ldr	r3, [r7, #0]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006656:	2b00      	cmp	r3, #0
 8006658:	d10d      	bne.n	8006676 <HAL_ADC_ConfigChannel+0x66e>
 800665a:	683b      	ldr	r3, [r7, #0]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	0e9b      	lsrs	r3, r3, #26
 8006660:	3301      	adds	r3, #1
 8006662:	f003 021f 	and.w	r2, r3, #31
 8006666:	4613      	mov	r3, r2
 8006668:	005b      	lsls	r3, r3, #1
 800666a:	4413      	add	r3, r2
 800666c:	3b1e      	subs	r3, #30
 800666e:	051b      	lsls	r3, r3, #20
 8006670:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8006674:	e01e      	b.n	80066b4 <HAL_ADC_ConfigChannel+0x6ac>
 8006676:	683b      	ldr	r3, [r7, #0]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800667c:	697b      	ldr	r3, [r7, #20]
 800667e:	fa93 f3a3 	rbit	r3, r3
 8006682:	613b      	str	r3, [r7, #16]
  return result;
 8006684:	693b      	ldr	r3, [r7, #16]
 8006686:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8006688:	69bb      	ldr	r3, [r7, #24]
 800668a:	2b00      	cmp	r3, #0
 800668c:	d104      	bne.n	8006698 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 800668e:	2320      	movs	r3, #32
 8006690:	e006      	b.n	80066a0 <HAL_ADC_ConfigChannel+0x698>
 8006692:	bf00      	nop
 8006694:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8006698:	69bb      	ldr	r3, [r7, #24]
 800669a:	fab3 f383 	clz	r3, r3
 800669e:	b2db      	uxtb	r3, r3
 80066a0:	3301      	adds	r3, #1
 80066a2:	f003 021f 	and.w	r2, r3, #31
 80066a6:	4613      	mov	r3, r2
 80066a8:	005b      	lsls	r3, r3, #1
 80066aa:	4413      	add	r3, r2
 80066ac:	3b1e      	subs	r3, #30
 80066ae:	051b      	lsls	r3, r3, #20
 80066b0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80066b4:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80066b6:	683a      	ldr	r2, [r7, #0]
 80066b8:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80066ba:	4619      	mov	r1, r3
 80066bc:	f7fe fef2 	bl	80054a4 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80066c0:	683b      	ldr	r3, [r7, #0]
 80066c2:	681a      	ldr	r2, [r3, #0]
 80066c4:	4b3f      	ldr	r3, [pc, #252]	@ (80067c4 <HAL_ADC_ConfigChannel+0x7bc>)
 80066c6:	4013      	ands	r3, r2
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d071      	beq.n	80067b0 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80066cc:	483e      	ldr	r0, [pc, #248]	@ (80067c8 <HAL_ADC_ConfigChannel+0x7c0>)
 80066ce:	f7fe fdeb 	bl	80052a8 <LL_ADC_GetCommonPathInternalCh>
 80066d2:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80066d6:	683b      	ldr	r3, [r7, #0]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	4a3c      	ldr	r2, [pc, #240]	@ (80067cc <HAL_ADC_ConfigChannel+0x7c4>)
 80066dc:	4293      	cmp	r3, r2
 80066de:	d004      	beq.n	80066ea <HAL_ADC_ConfigChannel+0x6e2>
 80066e0:	683b      	ldr	r3, [r7, #0]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	4a3a      	ldr	r2, [pc, #232]	@ (80067d0 <HAL_ADC_ConfigChannel+0x7c8>)
 80066e6:	4293      	cmp	r3, r2
 80066e8:	d127      	bne.n	800673a <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80066ea:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80066ee:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d121      	bne.n	800673a <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80066fe:	d157      	bne.n	80067b0 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
                                         LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8006700:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006704:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006708:	4619      	mov	r1, r3
 800670a:	482f      	ldr	r0, [pc, #188]	@ (80067c8 <HAL_ADC_ConfigChannel+0x7c0>)
 800670c:	f7fe fdb9 	bl	8005282 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006710:	4b30      	ldr	r3, [pc, #192]	@ (80067d4 <HAL_ADC_ConfigChannel+0x7cc>)
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	099b      	lsrs	r3, r3, #6
 8006716:	4a30      	ldr	r2, [pc, #192]	@ (80067d8 <HAL_ADC_ConfigChannel+0x7d0>)
 8006718:	fba2 2303 	umull	r2, r3, r2, r3
 800671c:	099b      	lsrs	r3, r3, #6
 800671e:	1c5a      	adds	r2, r3, #1
 8006720:	4613      	mov	r3, r2
 8006722:	005b      	lsls	r3, r3, #1
 8006724:	4413      	add	r3, r2
 8006726:	009b      	lsls	r3, r3, #2
 8006728:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800672a:	e002      	b.n	8006732 <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	3b01      	subs	r3, #1
 8006730:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	2b00      	cmp	r3, #0
 8006736:	d1f9      	bne.n	800672c <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006738:	e03a      	b.n	80067b0 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800673a:	683b      	ldr	r3, [r7, #0]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	4a27      	ldr	r2, [pc, #156]	@ (80067dc <HAL_ADC_ConfigChannel+0x7d4>)
 8006740:	4293      	cmp	r3, r2
 8006742:	d113      	bne.n	800676c <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8006744:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006748:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800674c:	2b00      	cmp	r3, #0
 800674e:	d10d      	bne.n	800676c <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	4a22      	ldr	r2, [pc, #136]	@ (80067e0 <HAL_ADC_ConfigChannel+0x7d8>)
 8006756:	4293      	cmp	r3, r2
 8006758:	d02a      	beq.n	80067b0 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 800675a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800675e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006762:	4619      	mov	r1, r3
 8006764:	4818      	ldr	r0, [pc, #96]	@ (80067c8 <HAL_ADC_ConfigChannel+0x7c0>)
 8006766:	f7fe fd8c 	bl	8005282 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800676a:	e021      	b.n	80067b0 <HAL_ADC_ConfigChannel+0x7a8>
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800676c:	683b      	ldr	r3, [r7, #0]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	4a1c      	ldr	r2, [pc, #112]	@ (80067e4 <HAL_ADC_ConfigChannel+0x7dc>)
 8006772:	4293      	cmp	r3, r2
 8006774:	d11c      	bne.n	80067b0 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8006776:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800677a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800677e:	2b00      	cmp	r3, #0
 8006780:	d116      	bne.n	80067b0 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	4a16      	ldr	r2, [pc, #88]	@ (80067e0 <HAL_ADC_ConfigChannel+0x7d8>)
 8006788:	4293      	cmp	r3, r2
 800678a:	d011      	beq.n	80067b0 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
                                         LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 800678c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006790:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006794:	4619      	mov	r1, r3
 8006796:	480c      	ldr	r0, [pc, #48]	@ (80067c8 <HAL_ADC_ConfigChannel+0x7c0>)
 8006798:	f7fe fd73 	bl	8005282 <LL_ADC_SetCommonPathInternalCh>
 800679c:	e008      	b.n	80067b0 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80067a2:	f043 0220 	orr.w	r2, r3, #32
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80067aa:	2301      	movs	r3, #1
 80067ac:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	2200      	movs	r2, #0
 80067b4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80067b8:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80067bc:	4618      	mov	r0, r3
 80067be:	37d8      	adds	r7, #216	@ 0xd8
 80067c0:	46bd      	mov	sp, r7
 80067c2:	bd80      	pop	{r7, pc}
 80067c4:	80080000 	.word	0x80080000
 80067c8:	50000300 	.word	0x50000300
 80067cc:	c3210000 	.word	0xc3210000
 80067d0:	90c00010 	.word	0x90c00010
 80067d4:	20000004 	.word	0x20000004
 80067d8:	053e2d63 	.word	0x053e2d63
 80067dc:	c7520000 	.word	0xc7520000
 80067e0:	50000100 	.word	0x50000100
 80067e4:	cb840000 	.word	0xcb840000

080067e8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80067e8:	b580      	push	{r7, lr}
 80067ea:	b084      	sub	sp, #16
 80067ec:	af00      	add	r7, sp, #0
 80067ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80067f0:	2300      	movs	r3, #0
 80067f2:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	4618      	mov	r0, r3
 80067fa:	f7fe ff35 	bl	8005668 <LL_ADC_IsEnabled>
 80067fe:	4603      	mov	r3, r0
 8006800:	2b00      	cmp	r3, #0
 8006802:	d169      	bne.n	80068d8 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	689a      	ldr	r2, [r3, #8]
 800680a:	4b36      	ldr	r3, [pc, #216]	@ (80068e4 <ADC_Enable+0xfc>)
 800680c:	4013      	ands	r3, r2
 800680e:	2b00      	cmp	r3, #0
 8006810:	d00d      	beq.n	800682e <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006816:	f043 0210 	orr.w	r2, r3, #16
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006822:	f043 0201 	orr.w	r2, r3, #1
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 800682a:	2301      	movs	r3, #1
 800682c:	e055      	b.n	80068da <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	4618      	mov	r0, r3
 8006834:	f7fe fef0 	bl	8005618 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8006838:	482b      	ldr	r0, [pc, #172]	@ (80068e8 <ADC_Enable+0x100>)
 800683a:	f7fe fd35 	bl	80052a8 <LL_ADC_GetCommonPathInternalCh>
 800683e:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8006840:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8006844:	2b00      	cmp	r3, #0
 8006846:	d013      	beq.n	8006870 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006848:	4b28      	ldr	r3, [pc, #160]	@ (80068ec <ADC_Enable+0x104>)
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	099b      	lsrs	r3, r3, #6
 800684e:	4a28      	ldr	r2, [pc, #160]	@ (80068f0 <ADC_Enable+0x108>)
 8006850:	fba2 2303 	umull	r2, r3, r2, r3
 8006854:	099b      	lsrs	r3, r3, #6
 8006856:	1c5a      	adds	r2, r3, #1
 8006858:	4613      	mov	r3, r2
 800685a:	005b      	lsls	r3, r3, #1
 800685c:	4413      	add	r3, r2
 800685e:	009b      	lsls	r3, r3, #2
 8006860:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8006862:	e002      	b.n	800686a <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8006864:	68bb      	ldr	r3, [r7, #8]
 8006866:	3b01      	subs	r3, #1
 8006868:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800686a:	68bb      	ldr	r3, [r7, #8]
 800686c:	2b00      	cmp	r3, #0
 800686e:	d1f9      	bne.n	8006864 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8006870:	f7fe fcc6 	bl	8005200 <HAL_GetTick>
 8006874:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006876:	e028      	b.n	80068ca <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	4618      	mov	r0, r3
 800687e:	f7fe fef3 	bl	8005668 <LL_ADC_IsEnabled>
 8006882:	4603      	mov	r3, r0
 8006884:	2b00      	cmp	r3, #0
 8006886:	d104      	bne.n	8006892 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	4618      	mov	r0, r3
 800688e:	f7fe fec3 	bl	8005618 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8006892:	f7fe fcb5 	bl	8005200 <HAL_GetTick>
 8006896:	4602      	mov	r2, r0
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	1ad3      	subs	r3, r2, r3
 800689c:	2b02      	cmp	r3, #2
 800689e:	d914      	bls.n	80068ca <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	f003 0301 	and.w	r3, r3, #1
 80068aa:	2b01      	cmp	r3, #1
 80068ac:	d00d      	beq.n	80068ca <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80068b2:	f043 0210 	orr.w	r2, r3, #16
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80068be:	f043 0201 	orr.w	r2, r3, #1
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80068c6:	2301      	movs	r3, #1
 80068c8:	e007      	b.n	80068da <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	f003 0301 	and.w	r3, r3, #1
 80068d4:	2b01      	cmp	r3, #1
 80068d6:	d1cf      	bne.n	8006878 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80068d8:	2300      	movs	r3, #0
}
 80068da:	4618      	mov	r0, r3
 80068dc:	3710      	adds	r7, #16
 80068de:	46bd      	mov	sp, r7
 80068e0:	bd80      	pop	{r7, pc}
 80068e2:	bf00      	nop
 80068e4:	8000003f 	.word	0x8000003f
 80068e8:	50000300 	.word	0x50000300
 80068ec:	20000004 	.word	0x20000004
 80068f0:	053e2d63 	.word	0x053e2d63

080068f4 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80068f4:	b580      	push	{r7, lr}
 80068f6:	b084      	sub	sp, #16
 80068f8:	af00      	add	r7, sp, #0
 80068fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	4618      	mov	r0, r3
 8006902:	f7fe fec4 	bl	800568e <LL_ADC_IsDisableOngoing>
 8006906:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	4618      	mov	r0, r3
 800690e:	f7fe feab 	bl	8005668 <LL_ADC_IsEnabled>
 8006912:	4603      	mov	r3, r0
 8006914:	2b00      	cmp	r3, #0
 8006916:	d047      	beq.n	80069a8 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	2b00      	cmp	r3, #0
 800691c:	d144      	bne.n	80069a8 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	689b      	ldr	r3, [r3, #8]
 8006924:	f003 030d 	and.w	r3, r3, #13
 8006928:	2b01      	cmp	r3, #1
 800692a:	d10c      	bne.n	8006946 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	4618      	mov	r0, r3
 8006932:	f7fe fe85 	bl	8005640 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	2203      	movs	r2, #3
 800693c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800693e:	f7fe fc5f 	bl	8005200 <HAL_GetTick>
 8006942:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8006944:	e029      	b.n	800699a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800694a:	f043 0210 	orr.w	r2, r3, #16
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006956:	f043 0201 	orr.w	r2, r3, #1
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 800695e:	2301      	movs	r3, #1
 8006960:	e023      	b.n	80069aa <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8006962:	f7fe fc4d 	bl	8005200 <HAL_GetTick>
 8006966:	4602      	mov	r2, r0
 8006968:	68bb      	ldr	r3, [r7, #8]
 800696a:	1ad3      	subs	r3, r2, r3
 800696c:	2b02      	cmp	r3, #2
 800696e:	d914      	bls.n	800699a <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	689b      	ldr	r3, [r3, #8]
 8006976:	f003 0301 	and.w	r3, r3, #1
 800697a:	2b00      	cmp	r3, #0
 800697c:	d00d      	beq.n	800699a <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006982:	f043 0210 	orr.w	r2, r3, #16
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800698e:	f043 0201 	orr.w	r2, r3, #1
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8006996:	2301      	movs	r3, #1
 8006998:	e007      	b.n	80069aa <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	689b      	ldr	r3, [r3, #8]
 80069a0:	f003 0301 	and.w	r3, r3, #1
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d1dc      	bne.n	8006962 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80069a8:	2300      	movs	r3, #0
}
 80069aa:	4618      	mov	r0, r3
 80069ac:	3710      	adds	r7, #16
 80069ae:	46bd      	mov	sp, r7
 80069b0:	bd80      	pop	{r7, pc}

080069b2 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80069b2:	b580      	push	{r7, lr}
 80069b4:	b084      	sub	sp, #16
 80069b6:	af00      	add	r7, sp, #0
 80069b8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069be:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80069c4:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d14b      	bne.n	8006a64 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80069d0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	f003 0308 	and.w	r3, r3, #8
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d021      	beq.n	8006a2a <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	4618      	mov	r0, r3
 80069ec:	f7fe fd08 	bl	8005400 <LL_ADC_REG_IsTriggerSourceSWStart>
 80069f0:	4603      	mov	r3, r0
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d032      	beq.n	8006a5c <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	68db      	ldr	r3, [r3, #12]
 80069fc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d12b      	bne.n	8006a5c <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006a08:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006a14:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d11f      	bne.n	8006a5c <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006a20:	f043 0201 	orr.w	r2, r3, #1
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	65da      	str	r2, [r3, #92]	@ 0x5c
 8006a28:	e018      	b.n	8006a5c <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	68db      	ldr	r3, [r3, #12]
 8006a30:	f003 0302 	and.w	r3, r3, #2
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d111      	bne.n	8006a5c <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006a3c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006a48:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d105      	bne.n	8006a5c <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006a54:	f043 0201 	orr.w	r2, r3, #1
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8006a5c:	68f8      	ldr	r0, [r7, #12]
 8006a5e:	f7fb f889 	bl	8001b74 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8006a62:	e00e      	b.n	8006a82 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006a68:	f003 0310 	and.w	r3, r3, #16
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d003      	beq.n	8006a78 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8006a70:	68f8      	ldr	r0, [r7, #12]
 8006a72:	f7ff fabf 	bl	8005ff4 <HAL_ADC_ErrorCallback>
}
 8006a76:	e004      	b.n	8006a82 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a7c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006a7e:	6878      	ldr	r0, [r7, #4]
 8006a80:	4798      	blx	r3
}
 8006a82:	bf00      	nop
 8006a84:	3710      	adds	r7, #16
 8006a86:	46bd      	mov	sp, r7
 8006a88:	bd80      	pop	{r7, pc}

08006a8a <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8006a8a:	b580      	push	{r7, lr}
 8006a8c:	b084      	sub	sp, #16
 8006a8e:	af00      	add	r7, sp, #0
 8006a90:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a96:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8006a98:	68f8      	ldr	r0, [r7, #12]
 8006a9a:	f7ff fa97 	bl	8005fcc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006a9e:	bf00      	nop
 8006aa0:	3710      	adds	r7, #16
 8006aa2:	46bd      	mov	sp, r7
 8006aa4:	bd80      	pop	{r7, pc}

08006aa6 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8006aa6:	b580      	push	{r7, lr}
 8006aa8:	b084      	sub	sp, #16
 8006aaa:	af00      	add	r7, sp, #0
 8006aac:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ab2:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006ab8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006ac4:	f043 0204 	orr.w	r2, r3, #4
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8006acc:	68f8      	ldr	r0, [r7, #12]
 8006ace:	f7ff fa91 	bl	8005ff4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006ad2:	bf00      	nop
 8006ad4:	3710      	adds	r7, #16
 8006ad6:	46bd      	mov	sp, r7
 8006ad8:	bd80      	pop	{r7, pc}

08006ada <LL_ADC_SetCommonPathInternalCh>:
{
 8006ada:	b480      	push	{r7}
 8006adc:	b083      	sub	sp, #12
 8006ade:	af00      	add	r7, sp, #0
 8006ae0:	6078      	str	r0, [r7, #4]
 8006ae2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	689b      	ldr	r3, [r3, #8]
 8006ae8:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8006aec:	683b      	ldr	r3, [r7, #0]
 8006aee:	431a      	orrs	r2, r3
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	609a      	str	r2, [r3, #8]
}
 8006af4:	bf00      	nop
 8006af6:	370c      	adds	r7, #12
 8006af8:	46bd      	mov	sp, r7
 8006afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006afe:	4770      	bx	lr

08006b00 <LL_ADC_GetCommonPathInternalCh>:
{
 8006b00:	b480      	push	{r7}
 8006b02:	b083      	sub	sp, #12
 8006b04:	af00      	add	r7, sp, #0
 8006b06:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	689b      	ldr	r3, [r3, #8]
 8006b0c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8006b10:	4618      	mov	r0, r3
 8006b12:	370c      	adds	r7, #12
 8006b14:	46bd      	mov	sp, r7
 8006b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b1a:	4770      	bx	lr

08006b1c <LL_ADC_SetOffset>:
{
 8006b1c:	b480      	push	{r7}
 8006b1e:	b087      	sub	sp, #28
 8006b20:	af00      	add	r7, sp, #0
 8006b22:	60f8      	str	r0, [r7, #12]
 8006b24:	60b9      	str	r1, [r7, #8]
 8006b26:	607a      	str	r2, [r7, #4]
 8006b28:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	3360      	adds	r3, #96	@ 0x60
 8006b2e:	461a      	mov	r2, r3
 8006b30:	68bb      	ldr	r3, [r7, #8]
 8006b32:	009b      	lsls	r3, r3, #2
 8006b34:	4413      	add	r3, r2
 8006b36:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8006b38:	697b      	ldr	r3, [r7, #20]
 8006b3a:	681a      	ldr	r2, [r3, #0]
 8006b3c:	4b08      	ldr	r3, [pc, #32]	@ (8006b60 <LL_ADC_SetOffset+0x44>)
 8006b3e:	4013      	ands	r3, r2
 8006b40:	687a      	ldr	r2, [r7, #4]
 8006b42:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8006b46:	683a      	ldr	r2, [r7, #0]
 8006b48:	430a      	orrs	r2, r1
 8006b4a:	4313      	orrs	r3, r2
 8006b4c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8006b50:	697b      	ldr	r3, [r7, #20]
 8006b52:	601a      	str	r2, [r3, #0]
}
 8006b54:	bf00      	nop
 8006b56:	371c      	adds	r7, #28
 8006b58:	46bd      	mov	sp, r7
 8006b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b5e:	4770      	bx	lr
 8006b60:	03fff000 	.word	0x03fff000

08006b64 <LL_ADC_GetOffsetChannel>:
{
 8006b64:	b480      	push	{r7}
 8006b66:	b085      	sub	sp, #20
 8006b68:	af00      	add	r7, sp, #0
 8006b6a:	6078      	str	r0, [r7, #4]
 8006b6c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	3360      	adds	r3, #96	@ 0x60
 8006b72:	461a      	mov	r2, r3
 8006b74:	683b      	ldr	r3, [r7, #0]
 8006b76:	009b      	lsls	r3, r3, #2
 8006b78:	4413      	add	r3, r2
 8006b7a:	60fb      	str	r3, [r7, #12]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8006b84:	4618      	mov	r0, r3
 8006b86:	3714      	adds	r7, #20
 8006b88:	46bd      	mov	sp, r7
 8006b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b8e:	4770      	bx	lr

08006b90 <LL_ADC_SetOffsetState>:
{
 8006b90:	b480      	push	{r7}
 8006b92:	b087      	sub	sp, #28
 8006b94:	af00      	add	r7, sp, #0
 8006b96:	60f8      	str	r0, [r7, #12]
 8006b98:	60b9      	str	r1, [r7, #8]
 8006b9a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	3360      	adds	r3, #96	@ 0x60
 8006ba0:	461a      	mov	r2, r3
 8006ba2:	68bb      	ldr	r3, [r7, #8]
 8006ba4:	009b      	lsls	r3, r3, #2
 8006ba6:	4413      	add	r3, r2
 8006ba8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8006baa:	697b      	ldr	r3, [r7, #20]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	431a      	orrs	r2, r3
 8006bb6:	697b      	ldr	r3, [r7, #20]
 8006bb8:	601a      	str	r2, [r3, #0]
}
 8006bba:	bf00      	nop
 8006bbc:	371c      	adds	r7, #28
 8006bbe:	46bd      	mov	sp, r7
 8006bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bc4:	4770      	bx	lr

08006bc6 <LL_ADC_SetOffsetSign>:
{
 8006bc6:	b480      	push	{r7}
 8006bc8:	b087      	sub	sp, #28
 8006bca:	af00      	add	r7, sp, #0
 8006bcc:	60f8      	str	r0, [r7, #12]
 8006bce:	60b9      	str	r1, [r7, #8]
 8006bd0:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	3360      	adds	r3, #96	@ 0x60
 8006bd6:	461a      	mov	r2, r3
 8006bd8:	68bb      	ldr	r3, [r7, #8]
 8006bda:	009b      	lsls	r3, r3, #2
 8006bdc:	4413      	add	r3, r2
 8006bde:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8006be0:	697b      	ldr	r3, [r7, #20]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	431a      	orrs	r2, r3
 8006bec:	697b      	ldr	r3, [r7, #20]
 8006bee:	601a      	str	r2, [r3, #0]
}
 8006bf0:	bf00      	nop
 8006bf2:	371c      	adds	r7, #28
 8006bf4:	46bd      	mov	sp, r7
 8006bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bfa:	4770      	bx	lr

08006bfc <LL_ADC_SetOffsetSaturation>:
{
 8006bfc:	b480      	push	{r7}
 8006bfe:	b087      	sub	sp, #28
 8006c00:	af00      	add	r7, sp, #0
 8006c02:	60f8      	str	r0, [r7, #12]
 8006c04:	60b9      	str	r1, [r7, #8]
 8006c06:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	3360      	adds	r3, #96	@ 0x60
 8006c0c:	461a      	mov	r2, r3
 8006c0e:	68bb      	ldr	r3, [r7, #8]
 8006c10:	009b      	lsls	r3, r3, #2
 8006c12:	4413      	add	r3, r2
 8006c14:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8006c16:	697b      	ldr	r3, [r7, #20]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	431a      	orrs	r2, r3
 8006c22:	697b      	ldr	r3, [r7, #20]
 8006c24:	601a      	str	r2, [r3, #0]
}
 8006c26:	bf00      	nop
 8006c28:	371c      	adds	r7, #28
 8006c2a:	46bd      	mov	sp, r7
 8006c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c30:	4770      	bx	lr

08006c32 <LL_ADC_SetSamplingTimeCommonConfig>:
{
 8006c32:	b480      	push	{r7}
 8006c34:	b083      	sub	sp, #12
 8006c36:	af00      	add	r7, sp, #0
 8006c38:	6078      	str	r0, [r7, #4]
 8006c3a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	695b      	ldr	r3, [r3, #20]
 8006c40:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8006c44:	683b      	ldr	r3, [r7, #0]
 8006c46:	431a      	orrs	r2, r3
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	615a      	str	r2, [r3, #20]
}
 8006c4c:	bf00      	nop
 8006c4e:	370c      	adds	r7, #12
 8006c50:	46bd      	mov	sp, r7
 8006c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c56:	4770      	bx	lr

08006c58 <LL_ADC_INJ_GetTrigAuto>:
{
 8006c58:	b480      	push	{r7}
 8006c5a:	b083      	sub	sp, #12
 8006c5c:	af00      	add	r7, sp, #0
 8006c5e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_JAUTO));
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	68db      	ldr	r3, [r3, #12]
 8006c64:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
}
 8006c68:	4618      	mov	r0, r3
 8006c6a:	370c      	adds	r7, #12
 8006c6c:	46bd      	mov	sp, r7
 8006c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c72:	4770      	bx	lr

08006c74 <LL_ADC_SetChannelSamplingTime>:
{
 8006c74:	b480      	push	{r7}
 8006c76:	b087      	sub	sp, #28
 8006c78:	af00      	add	r7, sp, #0
 8006c7a:	60f8      	str	r0, [r7, #12]
 8006c7c:	60b9      	str	r1, [r7, #8]
 8006c7e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	3314      	adds	r3, #20
 8006c84:	461a      	mov	r2, r3
 8006c86:	68bb      	ldr	r3, [r7, #8]
 8006c88:	0e5b      	lsrs	r3, r3, #25
 8006c8a:	009b      	lsls	r3, r3, #2
 8006c8c:	f003 0304 	and.w	r3, r3, #4
 8006c90:	4413      	add	r3, r2
 8006c92:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8006c94:	697b      	ldr	r3, [r7, #20]
 8006c96:	681a      	ldr	r2, [r3, #0]
 8006c98:	68bb      	ldr	r3, [r7, #8]
 8006c9a:	0d1b      	lsrs	r3, r3, #20
 8006c9c:	f003 031f 	and.w	r3, r3, #31
 8006ca0:	2107      	movs	r1, #7
 8006ca2:	fa01 f303 	lsl.w	r3, r1, r3
 8006ca6:	43db      	mvns	r3, r3
 8006ca8:	401a      	ands	r2, r3
 8006caa:	68bb      	ldr	r3, [r7, #8]
 8006cac:	0d1b      	lsrs	r3, r3, #20
 8006cae:	f003 031f 	and.w	r3, r3, #31
 8006cb2:	6879      	ldr	r1, [r7, #4]
 8006cb4:	fa01 f303 	lsl.w	r3, r1, r3
 8006cb8:	431a      	orrs	r2, r3
 8006cba:	697b      	ldr	r3, [r7, #20]
 8006cbc:	601a      	str	r2, [r3, #0]
}
 8006cbe:	bf00      	nop
 8006cc0:	371c      	adds	r7, #28
 8006cc2:	46bd      	mov	sp, r7
 8006cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc8:	4770      	bx	lr
	...

08006ccc <LL_ADC_SetChannelSingleDiff>:
{
 8006ccc:	b480      	push	{r7}
 8006cce:	b085      	sub	sp, #20
 8006cd0:	af00      	add	r7, sp, #0
 8006cd2:	60f8      	str	r0, [r7, #12]
 8006cd4:	60b9      	str	r1, [r7, #8]
 8006cd6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->DIFSEL,
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8006cde:	68bb      	ldr	r3, [r7, #8]
 8006ce0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006ce4:	43db      	mvns	r3, r3
 8006ce6:	401a      	ands	r2, r3
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	f003 0318 	and.w	r3, r3, #24
 8006cee:	4908      	ldr	r1, [pc, #32]	@ (8006d10 <LL_ADC_SetChannelSingleDiff+0x44>)
 8006cf0:	40d9      	lsrs	r1, r3
 8006cf2:	68bb      	ldr	r3, [r7, #8]
 8006cf4:	400b      	ands	r3, r1
 8006cf6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006cfa:	431a      	orrs	r2, r3
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
}
 8006d02:	bf00      	nop
 8006d04:	3714      	adds	r7, #20
 8006d06:	46bd      	mov	sp, r7
 8006d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d0c:	4770      	bx	lr
 8006d0e:	bf00      	nop
 8006d10:	0007ffff 	.word	0x0007ffff

08006d14 <LL_ADC_GetMultimode>:
{
 8006d14:	b480      	push	{r7}
 8006d16:	b083      	sub	sp, #12
 8006d18:	af00      	add	r7, sp, #0
 8006d1a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	689b      	ldr	r3, [r3, #8]
 8006d20:	f003 031f 	and.w	r3, r3, #31
}
 8006d24:	4618      	mov	r0, r3
 8006d26:	370c      	adds	r7, #12
 8006d28:	46bd      	mov	sp, r7
 8006d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d2e:	4770      	bx	lr

08006d30 <LL_ADC_IsEnabled>:
{
 8006d30:	b480      	push	{r7}
 8006d32:	b083      	sub	sp, #12
 8006d34:	af00      	add	r7, sp, #0
 8006d36:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	689b      	ldr	r3, [r3, #8]
 8006d3c:	f003 0301 	and.w	r3, r3, #1
 8006d40:	2b01      	cmp	r3, #1
 8006d42:	d101      	bne.n	8006d48 <LL_ADC_IsEnabled+0x18>
 8006d44:	2301      	movs	r3, #1
 8006d46:	e000      	b.n	8006d4a <LL_ADC_IsEnabled+0x1a>
 8006d48:	2300      	movs	r3, #0
}
 8006d4a:	4618      	mov	r0, r3
 8006d4c:	370c      	adds	r7, #12
 8006d4e:	46bd      	mov	sp, r7
 8006d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d54:	4770      	bx	lr

08006d56 <LL_ADC_StartCalibration>:
{
 8006d56:	b480      	push	{r7}
 8006d58:	b083      	sub	sp, #12
 8006d5a:	af00      	add	r7, sp, #0
 8006d5c:	6078      	str	r0, [r7, #4]
 8006d5e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	689b      	ldr	r3, [r3, #8]
 8006d64:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8006d68:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006d6c:	683a      	ldr	r2, [r7, #0]
 8006d6e:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8006d72:	4313      	orrs	r3, r2
 8006d74:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	609a      	str	r2, [r3, #8]
}
 8006d7c:	bf00      	nop
 8006d7e:	370c      	adds	r7, #12
 8006d80:	46bd      	mov	sp, r7
 8006d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d86:	4770      	bx	lr

08006d88 <LL_ADC_IsCalibrationOnGoing>:
{
 8006d88:	b480      	push	{r7}
 8006d8a:	b083      	sub	sp, #12
 8006d8c:	af00      	add	r7, sp, #0
 8006d8e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	689b      	ldr	r3, [r3, #8]
 8006d94:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006d98:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006d9c:	d101      	bne.n	8006da2 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8006d9e:	2301      	movs	r3, #1
 8006da0:	e000      	b.n	8006da4 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8006da2:	2300      	movs	r3, #0
}
 8006da4:	4618      	mov	r0, r3
 8006da6:	370c      	adds	r7, #12
 8006da8:	46bd      	mov	sp, r7
 8006daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dae:	4770      	bx	lr

08006db0 <LL_ADC_REG_IsConversionOngoing>:
{
 8006db0:	b480      	push	{r7}
 8006db2:	b083      	sub	sp, #12
 8006db4:	af00      	add	r7, sp, #0
 8006db6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	689b      	ldr	r3, [r3, #8]
 8006dbc:	f003 0304 	and.w	r3, r3, #4
 8006dc0:	2b04      	cmp	r3, #4
 8006dc2:	d101      	bne.n	8006dc8 <LL_ADC_REG_IsConversionOngoing+0x18>
 8006dc4:	2301      	movs	r3, #1
 8006dc6:	e000      	b.n	8006dca <LL_ADC_REG_IsConversionOngoing+0x1a>
 8006dc8:	2300      	movs	r3, #0
}
 8006dca:	4618      	mov	r0, r3
 8006dcc:	370c      	adds	r7, #12
 8006dce:	46bd      	mov	sp, r7
 8006dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd4:	4770      	bx	lr

08006dd6 <LL_ADC_INJ_StartConversion>:
{
 8006dd6:	b480      	push	{r7}
 8006dd8:	b083      	sub	sp, #12
 8006dda:	af00      	add	r7, sp, #0
 8006ddc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	689b      	ldr	r3, [r3, #8]
 8006de2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006de6:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006dea:	f043 0208 	orr.w	r2, r3, #8
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	609a      	str	r2, [r3, #8]
}
 8006df2:	bf00      	nop
 8006df4:	370c      	adds	r7, #12
 8006df6:	46bd      	mov	sp, r7
 8006df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dfc:	4770      	bx	lr

08006dfe <LL_ADC_INJ_IsConversionOngoing>:
{
 8006dfe:	b480      	push	{r7}
 8006e00:	b083      	sub	sp, #12
 8006e02:	af00      	add	r7, sp, #0
 8006e04:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	689b      	ldr	r3, [r3, #8]
 8006e0a:	f003 0308 	and.w	r3, r3, #8
 8006e0e:	2b08      	cmp	r3, #8
 8006e10:	d101      	bne.n	8006e16 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8006e12:	2301      	movs	r3, #1
 8006e14:	e000      	b.n	8006e18 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8006e16:	2300      	movs	r3, #0
}
 8006e18:	4618      	mov	r0, r3
 8006e1a:	370c      	adds	r7, #12
 8006e1c:	46bd      	mov	sp, r7
 8006e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e22:	4770      	bx	lr

08006e24 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8006e24:	b580      	push	{r7, lr}
 8006e26:	b084      	sub	sp, #16
 8006e28:	af00      	add	r7, sp, #0
 8006e2a:	6078      	str	r0, [r7, #4]
 8006e2c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8006e2e:	2300      	movs	r3, #0
 8006e30:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8006e38:	2b01      	cmp	r3, #1
 8006e3a:	d101      	bne.n	8006e40 <HAL_ADCEx_Calibration_Start+0x1c>
 8006e3c:	2302      	movs	r3, #2
 8006e3e:	e04d      	b.n	8006edc <HAL_ADCEx_Calibration_Start+0xb8>
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	2201      	movs	r2, #1
 8006e44:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8006e48:	6878      	ldr	r0, [r7, #4]
 8006e4a:	f7ff fd53 	bl	80068f4 <ADC_Disable>
 8006e4e:	4603      	mov	r3, r0
 8006e50:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8006e52:	7bfb      	ldrb	r3, [r7, #15]
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d136      	bne.n	8006ec6 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006e5c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8006e60:	f023 0302 	bic.w	r3, r3, #2
 8006e64:	f043 0202 	orr.w	r2, r3, #2
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	6839      	ldr	r1, [r7, #0]
 8006e72:	4618      	mov	r0, r3
 8006e74:	f7ff ff6f 	bl	8006d56 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8006e78:	e014      	b.n	8006ea4 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8006e7a:	68bb      	ldr	r3, [r7, #8]
 8006e7c:	3301      	adds	r3, #1
 8006e7e:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8006e80:	68bb      	ldr	r3, [r7, #8]
 8006e82:	4a18      	ldr	r2, [pc, #96]	@ (8006ee4 <HAL_ADCEx_Calibration_Start+0xc0>)
 8006e84:	4293      	cmp	r3, r2
 8006e86:	d90d      	bls.n	8006ea4 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006e8c:	f023 0312 	bic.w	r3, r3, #18
 8006e90:	f043 0210 	orr.w	r2, r3, #16
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	2200      	movs	r2, #0
 8006e9c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 8006ea0:	2301      	movs	r3, #1
 8006ea2:	e01b      	b.n	8006edc <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	4618      	mov	r0, r3
 8006eaa:	f7ff ff6d 	bl	8006d88 <LL_ADC_IsCalibrationOnGoing>
 8006eae:	4603      	mov	r3, r0
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d1e2      	bne.n	8006e7a <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006eb8:	f023 0303 	bic.w	r3, r3, #3
 8006ebc:	f043 0201 	orr.w	r2, r3, #1
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	65da      	str	r2, [r3, #92]	@ 0x5c
 8006ec4:	e005      	b.n	8006ed2 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006eca:	f043 0210 	orr.w	r2, r3, #16
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	2200      	movs	r2, #0
 8006ed6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8006eda:	7bfb      	ldrb	r3, [r7, #15]
}
 8006edc:	4618      	mov	r0, r3
 8006ede:	3710      	adds	r7, #16
 8006ee0:	46bd      	mov	sp, r7
 8006ee2:	bd80      	pop	{r7, pc}
 8006ee4:	0004de01 	.word	0x0004de01

08006ee8 <HAL_ADCEx_InjectedStart_IT>:
  *         For ADC master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStart_IT(ADC_HandleTypeDef *hadc)
{
 8006ee8:	b580      	push	{r7, lr}
 8006eea:	b086      	sub	sp, #24
 8006eec:	af00      	add	r7, sp, #0
 8006eee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_config_injected_queue;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006ef0:	486e      	ldr	r0, [pc, #440]	@ (80070ac <HAL_ADCEx_InjectedStart_IT+0x1c4>)
 8006ef2:	f7ff ff0f 	bl	8006d14 <LL_ADC_GetMultimode>
 8006ef6:	6178      	str	r0, [r7, #20]
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	4618      	mov	r0, r3
 8006efe:	f7ff ff7e 	bl	8006dfe <LL_ADC_INJ_IsConversionOngoing>
 8006f02:	4603      	mov	r3, r0
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d001      	beq.n	8006f0c <HAL_ADCEx_InjectedStart_IT+0x24>
  {
    return HAL_BUSY;
 8006f08:	2302      	movs	r3, #2
 8006f0a:	e0ca      	b.n	80070a2 <HAL_ADCEx_InjectedStart_IT+0x1ba>
       If JQDIS is not set at that point, returns an error
       - since software trigger detection is disabled. User needs to
       resort to HAL_ADCEx_DisableInjectedQueue() API to set JQDIS.
       - or (if JQDIS is intentionally reset) since JEXTEN = 0 which means
         the queue is empty */
    tmp_config_injected_queue = READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JQDIS);
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	68db      	ldr	r3, [r3, #12]
 8006f12:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006f16:	613b      	str	r3, [r7, #16]

    if ((READ_BIT(hadc->Instance->JSQR, ADC_JSQR_JEXTEN) == 0UL)
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006f1e:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d10a      	bne.n	8006f3c <HAL_ADCEx_InjectedStart_IT+0x54>
        && (tmp_config_injected_queue == 0UL)
 8006f26:	693b      	ldr	r3, [r7, #16]
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d107      	bne.n	8006f3c <HAL_ADCEx_InjectedStart_IT+0x54>
       )
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006f30:	f043 0220 	orr.w	r2, r3, #32
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 8006f38:	2301      	movs	r3, #1
 8006f3a:	e0b2      	b.n	80070a2 <HAL_ADCEx_InjectedStart_IT+0x1ba>
    }

    /* Process locked */
    __HAL_LOCK(hadc);
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8006f42:	2b01      	cmp	r3, #1
 8006f44:	d101      	bne.n	8006f4a <HAL_ADCEx_InjectedStart_IT+0x62>
 8006f46:	2302      	movs	r3, #2
 8006f48:	e0ab      	b.n	80070a2 <HAL_ADCEx_InjectedStart_IT+0x1ba>
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	2201      	movs	r2, #1
 8006f4e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8006f52:	6878      	ldr	r0, [r7, #4]
 8006f54:	f7ff fc48 	bl	80067e8 <ADC_Enable>
 8006f58:	4603      	mov	r3, r0
 8006f5a:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8006f5c:	7bfb      	ldrb	r3, [r7, #15]
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	f040 809a 	bne.w	8007098 <HAL_ADCEx_InjectedStart_IT+0x1b0>
    {
      /* Check if a regular conversion is ongoing */
      if ((hadc->State & HAL_ADC_STATE_REG_BUSY) != 0UL)
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006f68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d006      	beq.n	8006f7e <HAL_ADCEx_InjectedStart_IT+0x96>
      {
        /* Reset ADC error code field related to injected conversions only */
        CLEAR_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006f74:	f023 0208 	bic.w	r2, r3, #8
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	661a      	str	r2, [r3, #96]	@ 0x60
 8006f7c:	e002      	b.n	8006f84 <HAL_ADCEx_InjectedStart_IT+0x9c>
      }
      else
      {
        /* Set ADC error code to none */
        ADC_CLEAR_ERRORCODE(hadc);
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	2200      	movs	r2, #0
 8006f82:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Set ADC state                                                        */
      /* - Clear state bitfield related to injected group conversion results  */
      /* - Set state bitfield related to injected operation                   */
      ADC_STATE_CLR_SET(hadc->State,
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006f88:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8006f8c:	f023 0301 	bic.w	r3, r3, #1
 8006f90:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	4a44      	ldr	r2, [pc, #272]	@ (80070b0 <HAL_ADCEx_InjectedStart_IT+0x1c8>)
 8006f9e:	4293      	cmp	r3, r2
 8006fa0:	d002      	beq.n	8006fa8 <HAL_ADCEx_InjectedStart_IT+0xc0>
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	e001      	b.n	8006fac <HAL_ADCEx_InjectedStart_IT+0xc4>
 8006fa8:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8006fac:	687a      	ldr	r2, [r7, #4]
 8006fae:	6812      	ldr	r2, [r2, #0]
 8006fb0:	4293      	cmp	r3, r2
 8006fb2:	d002      	beq.n	8006fba <HAL_ADCEx_InjectedStart_IT+0xd2>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006fb4:	697b      	ldr	r3, [r7, #20]
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d105      	bne.n	8006fc6 <HAL_ADCEx_InjectedStart_IT+0xde>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006fbe:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Clear ADC group injected group conversion flag */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JEOC | ADC_FLAG_JEOS));
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	2260      	movs	r2, #96	@ 0x60
 8006fcc:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	2200      	movs	r2, #0
 8006fd2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

      /* Enable ADC Injected context queue overflow interrupt if this feature   */
      /* is enabled.                                                            */
      if ((hadc->Instance->CFGR & ADC_CFGR_JQM) != 0UL)
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	68db      	ldr	r3, [r3, #12]
 8006fdc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d007      	beq.n	8006ff4 <HAL_ADCEx_InjectedStart_IT+0x10c>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_FLAG_JQOVF);
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	685a      	ldr	r2, [r3, #4]
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006ff2:	605a      	str	r2, [r3, #4]
      }

      /* Enable ADC end of conversion interrupt */
      switch (hadc->Init.EOCSelection)
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	699b      	ldr	r3, [r3, #24]
 8006ff8:	2b08      	cmp	r3, #8
 8006ffa:	d110      	bne.n	800701e <HAL_ADCEx_InjectedStart_IT+0x136>
      {
        case ADC_EOC_SEQ_CONV:
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	685a      	ldr	r2, [r3, #4]
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	f022 0220 	bic.w	r2, r2, #32
 800700a:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	685a      	ldr	r2, [r3, #4]
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800701a:	605a      	str	r2, [r3, #4]
          break;
 800701c:	e010      	b.n	8007040 <HAL_ADCEx_InjectedStart_IT+0x158>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	685a      	ldr	r2, [r3, #4]
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800702c:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	685a      	ldr	r2, [r3, #4]
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	f042 0220 	orr.w	r2, r2, #32
 800703c:	605a      	str	r2, [r3, #4]
          break;
 800703e:	bf00      	nop
      /*    - if multimode only concerns regular conversion, ADC is enabled     */
      /*     and conversion is started.                                         */
      /* If ADC is master or independent,                                       */
      /*    - ADC is enabled and conversion is started.                         */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	4a1a      	ldr	r2, [pc, #104]	@ (80070b0 <HAL_ADCEx_InjectedStart_IT+0x1c8>)
 8007046:	4293      	cmp	r3, r2
 8007048:	d002      	beq.n	8007050 <HAL_ADCEx_InjectedStart_IT+0x168>
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	e001      	b.n	8007054 <HAL_ADCEx_InjectedStart_IT+0x16c>
 8007050:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8007054:	687a      	ldr	r2, [r7, #4]
 8007056:	6812      	ldr	r2, [r2, #0]
 8007058:	4293      	cmp	r3, r2
 800705a:	d008      	beq.n	800706e <HAL_ADCEx_InjectedStart_IT+0x186>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800705c:	697b      	ldr	r3, [r7, #20]
 800705e:	2b00      	cmp	r3, #0
 8007060:	d005      	beq.n	800706e <HAL_ADCEx_InjectedStart_IT+0x186>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8007062:	697b      	ldr	r3, [r7, #20]
 8007064:	2b06      	cmp	r3, #6
 8007066:	d002      	beq.n	800706e <HAL_ADCEx_InjectedStart_IT+0x186>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8007068:	697b      	ldr	r3, [r7, #20]
 800706a:	2b07      	cmp	r3, #7
 800706c:	d10d      	bne.n	800708a <HAL_ADCEx_InjectedStart_IT+0x1a2>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode injected conversions enabled */
        if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	4618      	mov	r0, r3
 8007074:	f7ff fdf0 	bl	8006c58 <LL_ADC_INJ_GetTrigAuto>
 8007078:	4603      	mov	r3, r0
 800707a:	2b00      	cmp	r3, #0
 800707c:	d110      	bne.n	80070a0 <HAL_ADCEx_InjectedStart_IT+0x1b8>
        {
          LL_ADC_INJ_StartConversion(hadc->Instance);
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	4618      	mov	r0, r3
 8007084:	f7ff fea7 	bl	8006dd6 <LL_ADC_INJ_StartConversion>
        if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 8007088:	e00a      	b.n	80070a0 <HAL_ADCEx_InjectedStart_IT+0x1b8>
        }
      }
      else
      {
        /* ADC instance is not a multimode slave instance with multimode injected conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800708e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	65da      	str	r2, [r3, #92]	@ 0x5c
 8007096:	e003      	b.n	80070a0 <HAL_ADCEx_InjectedStart_IT+0x1b8>

    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	2200      	movs	r2, #0
 800709c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return tmp_hal_status;
 80070a0:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80070a2:	4618      	mov	r0, r3
 80070a4:	3718      	adds	r7, #24
 80070a6:	46bd      	mov	sp, r7
 80070a8:	bd80      	pop	{r7, pc}
 80070aa:	bf00      	nop
 80070ac:	50000300 	.word	0x50000300
 80070b0:	50000100 	.word	0x50000100

080070b4 <HAL_ADCEx_InjectedGetValue>:
  *            @arg @ref ADC_INJECTED_RANK_3 ADC group injected rank 3
  *            @arg @ref ADC_INJECTED_RANK_4 ADC group injected rank 4
  * @retval ADC group injected conversion data
  */
uint32_t HAL_ADCEx_InjectedGetValue(const ADC_HandleTypeDef *hadc, uint32_t InjectedRank)
{
 80070b4:	b480      	push	{r7}
 80070b6:	b085      	sub	sp, #20
 80070b8:	af00      	add	r7, sp, #0
 80070ba:	6078      	str	r0, [r7, #4]
 80070bc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_INJECTED_RANK(InjectedRank));

  /* Get ADC converted value */
  switch (InjectedRank)
 80070be:	683b      	ldr	r3, [r7, #0]
 80070c0:	f240 321b 	movw	r2, #795	@ 0x31b
 80070c4:	4293      	cmp	r3, r2
 80070c6:	d00e      	beq.n	80070e6 <HAL_ADCEx_InjectedGetValue+0x32>
 80070c8:	683b      	ldr	r3, [r7, #0]
 80070ca:	f5b3 7f47 	cmp.w	r3, #796	@ 0x31c
 80070ce:	d21c      	bcs.n	800710a <HAL_ADCEx_InjectedGetValue+0x56>
 80070d0:	683b      	ldr	r3, [r7, #0]
 80070d2:	f240 120f 	movw	r2, #271	@ 0x10f
 80070d6:	4293      	cmp	r3, r2
 80070d8:	d011      	beq.n	80070fe <HAL_ADCEx_InjectedGetValue+0x4a>
 80070da:	683b      	ldr	r3, [r7, #0]
 80070dc:	f240 2215 	movw	r2, #533	@ 0x215
 80070e0:	4293      	cmp	r3, r2
 80070e2:	d006      	beq.n	80070f2 <HAL_ADCEx_InjectedGetValue+0x3e>
 80070e4:	e011      	b.n	800710a <HAL_ADCEx_InjectedGetValue+0x56>
  {
    case ADC_INJECTED_RANK_4:
      tmp_jdr = hadc->Instance->JDR4;
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80070ee:	60fb      	str	r3, [r7, #12]
      break;
 80070f0:	e011      	b.n	8007116 <HAL_ADCEx_InjectedGetValue+0x62>
    case ADC_INJECTED_RANK_3:
      tmp_jdr = hadc->Instance->JDR3;
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80070fa:	60fb      	str	r3, [r7, #12]
      break;
 80070fc:	e00b      	b.n	8007116 <HAL_ADCEx_InjectedGetValue+0x62>
    case ADC_INJECTED_RANK_2:
      tmp_jdr = hadc->Instance->JDR2;
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007106:	60fb      	str	r3, [r7, #12]
      break;
 8007108:	e005      	b.n	8007116 <HAL_ADCEx_InjectedGetValue+0x62>
    case ADC_INJECTED_RANK_1:
    default:
      tmp_jdr = hadc->Instance->JDR1;
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007112:	60fb      	str	r3, [r7, #12]
      break;
 8007114:	bf00      	nop
  }

  /* Return ADC converted value */
  return tmp_jdr;
 8007116:	68fb      	ldr	r3, [r7, #12]
}
 8007118:	4618      	mov	r0, r3
 800711a:	3714      	adds	r7, #20
 800711c:	46bd      	mov	sp, r7
 800711e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007122:	4770      	bx	lr

08007124 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8007124:	b480      	push	{r7}
 8007126:	b083      	sub	sp, #12
 8007128:	af00      	add	r7, sp, #0
 800712a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 800712c:	bf00      	nop
 800712e:	370c      	adds	r7, #12
 8007130:	46bd      	mov	sp, r7
 8007132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007136:	4770      	bx	lr

08007138 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8007138:	b480      	push	{r7}
 800713a:	b083      	sub	sp, #12
 800713c:	af00      	add	r7, sp, #0
 800713e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8007140:	bf00      	nop
 8007142:	370c      	adds	r7, #12
 8007144:	46bd      	mov	sp, r7
 8007146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800714a:	4770      	bx	lr

0800714c <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 800714c:	b480      	push	{r7}
 800714e:	b083      	sub	sp, #12
 8007150:	af00      	add	r7, sp, #0
 8007152:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8007154:	bf00      	nop
 8007156:	370c      	adds	r7, #12
 8007158:	46bd      	mov	sp, r7
 800715a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800715e:	4770      	bx	lr

08007160 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8007160:	b480      	push	{r7}
 8007162:	b083      	sub	sp, #12
 8007164:	af00      	add	r7, sp, #0
 8007166:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8007168:	bf00      	nop
 800716a:	370c      	adds	r7, #12
 800716c:	46bd      	mov	sp, r7
 800716e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007172:	4770      	bx	lr

08007174 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8007174:	b480      	push	{r7}
 8007176:	b083      	sub	sp, #12
 8007178:	af00      	add	r7, sp, #0
 800717a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 800717c:	bf00      	nop
 800717e:	370c      	adds	r7, #12
 8007180:	46bd      	mov	sp, r7
 8007182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007186:	4770      	bx	lr

08007188 <HAL_ADCEx_InjectedConfigChannel>:
  *         injected group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef *hadc,
                                                  const ADC_InjectionConfTypeDef *pConfigInjected)
{
 8007188:	b580      	push	{r7, lr}
 800718a:	b0b6      	sub	sp, #216	@ 0xd8
 800718c:	af00      	add	r7, sp, #0
 800718e:	6078      	str	r0, [r7, #4]
 8007190:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007192:	2300      	movs	r3, #0
 8007194:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmp_offset_shifted;
  uint32_t tmp_config_internal_channel;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0;
 8007198:	2300      	movs	r3, #0
 800719a:	60bb      	str	r3, [r7, #8]

  uint32_t tmp_jsqr_context_queue_being_built = 0U;
 800719c:	2300      	movs	r3, #0
 800719e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfigInjected->InjectedChannel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80071a8:	2b01      	cmp	r3, #1
 80071aa:	d102      	bne.n	80071b2 <HAL_ADCEx_InjectedConfigChannel+0x2a>
 80071ac:	2302      	movs	r3, #2
 80071ae:	f000 bcb5 	b.w	8007b1c <HAL_ADCEx_InjectedConfigChannel+0x994>
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	2201      	movs	r2, #1
 80071b6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /*      injected channel rank. It is entered into queue only when all       */
  /*      injected ranks have been set.                                       */
  /*   Note: Scan mode is not present by hardware on this device, but used    */
  /*   by software for alignment over all STM32 devices.                      */

  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	695b      	ldr	r3, [r3, #20]
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d003      	beq.n	80071ca <HAL_ADCEx_InjectedConfigChannel+0x42>
      (pConfigInjected->InjectedNbrOfConversion == 1U))
 80071c2:	683b      	ldr	r3, [r7, #0]
 80071c4:	6a1b      	ldr	r3, [r3, #32]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 80071c6:	2b01      	cmp	r3, #1
 80071c8:	d130      	bne.n	800722c <HAL_ADCEx_InjectedConfigChannel+0xa4>
    /*    (scan mode disabled, only rank 1 used)                              */
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - channel set to rank 1 (scan mode disabled, only rank 1 can be used) */

    if (pConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 80071ca:	683b      	ldr	r3, [r7, #0]
 80071cc:	685b      	ldr	r3, [r3, #4]
 80071ce:	2b09      	cmp	r3, #9
 80071d0:	d179      	bne.n	80072c6 <HAL_ADCEx_InjectedConfigChannel+0x13e>
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 80071d2:	683b      	ldr	r3, [r7, #0]
 80071d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d010      	beq.n	80071fc <HAL_ADCEx_InjectedConfigChannel+0x74>
      {
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 80071da:	683b      	ldr	r3, [r7, #0]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	0e9b      	lsrs	r3, r3, #26
 80071e0:	025b      	lsls	r3, r3, #9
 80071e2:	f403 5278 	and.w	r2, r3, #15872	@ 0x3e00
                                              | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 80071e6:	683b      	ldr	r3, [r7, #0]
 80071e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071ea:	f003 037c 	and.w	r3, r3, #124	@ 0x7c
 80071ee:	431a      	orrs	r2, r3
                                              | pConfigInjected->ExternalTrigInjecConvEdge
 80071f0:	683b      	ldr	r3, [r7, #0]
 80071f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 80071f4:	4313      	orrs	r3, r2
 80071f6:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80071fa:	e007      	b.n	800720c <HAL_ADCEx_InjectedConfigChannel+0x84>
                                             );
      }
      else
      {
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1));
 80071fc:	683b      	ldr	r3, [r7, #0]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	0e9b      	lsrs	r3, r3, #26
 8007202:	025b      	lsls	r3, r3, #9
 8007204:	f403 5378 	and.w	r3, r3, #15872	@ 0x3e00
 8007208:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
      }

      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, tmp_jsqr_context_queue_being_built);
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007212:	4b84      	ldr	r3, [pc, #528]	@ (8007424 <HAL_ADCEx_InjectedConfigChannel+0x29c>)
 8007214:	4013      	ands	r3, r2
 8007216:	687a      	ldr	r2, [r7, #4]
 8007218:	6812      	ldr	r2, [r2, #0]
 800721a:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 800721e:	430b      	orrs	r3, r1
 8007220:	64d3      	str	r3, [r2, #76]	@ 0x4c
      /* For debug and informative reasons, hadc handle saves JSQR setting */
      hadc->InjectionConfig.ContextQueue = tmp_jsqr_context_queue_being_built;
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007228:	665a      	str	r2, [r3, #100]	@ 0x64
    if (pConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 800722a:	e04c      	b.n	80072c6 <HAL_ADCEx_InjectedConfigChannel+0x13e>
    /* 1. Start new context and set parameters related to all injected        */
    /*    channels: injected sequence length and trigger.                     */

    /* if hadc->InjectionConfig.ChannelCount is equal to 0, this is the first */
    /*   call of the context under setting                                    */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007230:	2b00      	cmp	r3, #0
 8007232:	d11d      	bne.n	8007270 <HAL_ADCEx_InjectedConfigChannel+0xe8>
    {
      /* Initialize number of channels that will be configured on the context */
      /*  being built                                                         */
      hadc->InjectionConfig.ChannelCount = pConfigInjected->InjectedNbrOfConversion;
 8007234:	683b      	ldr	r3, [r7, #0]
 8007236:	6a1a      	ldr	r2, [r3, #32]
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	669a      	str	r2, [r3, #104]	@ 0x68
      /* Handle hadc saves the context under build up over each HAL_ADCEx_InjectedConfigChannel()
         call, this context will be written in JSQR register at the last call.
         At this point, the context is merely reset  */
      hadc->InjectionConfig.ContextQueue = 0x00000000U;
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	2200      	movs	r2, #0
 8007240:	665a      	str	r2, [r3, #100]	@ 0x64
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8007242:	683b      	ldr	r3, [r7, #0]
 8007244:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007246:	2b00      	cmp	r3, #0
 8007248:	d00d      	beq.n	8007266 <HAL_ADCEx_InjectedConfigChannel+0xde>
      {
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U)
 800724a:	683b      	ldr	r3, [r7, #0]
 800724c:	6a1b      	ldr	r3, [r3, #32]
 800724e:	1e5a      	subs	r2, r3, #1
                                              | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8007250:	683b      	ldr	r3, [r7, #0]
 8007252:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007254:	f003 037c 	and.w	r3, r3, #124	@ 0x7c
 8007258:	431a      	orrs	r2, r3
                                              | pConfigInjected->ExternalTrigInjecConvEdge
 800725a:	683b      	ldr	r3, [r7, #0]
 800725c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U)
 800725e:	4313      	orrs	r3, r2
 8007260:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007264:	e004      	b.n	8007270 <HAL_ADCEx_InjectedConfigChannel+0xe8>
                                             );
      }
      else
      {
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U));
 8007266:	683b      	ldr	r3, [r7, #0]
 8007268:	6a1b      	ldr	r3, [r3, #32]
 800726a:	3b01      	subs	r3, #1
 800726c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /*    related to each channel: channel rank sequence                    */
    /* Clear the old JSQx bits for the selected rank */
    tmp_jsqr_context_queue_being_built &= ~ADC_JSQR_RK(ADC_SQR3_SQ10, pConfigInjected->InjectedRank);

    /* Set the JSQx bits for the selected rank */
    tmp_jsqr_context_queue_being_built |= ADC_JSQR_RK(pConfigInjected->InjectedChannel, pConfigInjected->InjectedRank);
 8007270:	683b      	ldr	r3, [r7, #0]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	0e9b      	lsrs	r3, r3, #26
 8007276:	f003 021f 	and.w	r2, r3, #31
 800727a:	683b      	ldr	r3, [r7, #0]
 800727c:	685b      	ldr	r3, [r3, #4]
 800727e:	f003 031f 	and.w	r3, r3, #31
 8007282:	fa02 f303 	lsl.w	r3, r2, r3
 8007286:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800728a:	4313      	orrs	r3, r2
 800728c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0

    /* Decrease channel count  */
    hadc->InjectionConfig.ChannelCount--;
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007294:	1e5a      	subs	r2, r3, #1
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	669a      	str	r2, [r3, #104]	@ 0x68

    /* 3. tmp_jsqr_context_queue_being_built is fully built for this HAL_ADCEx_InjectedConfigChannel()
          call, aggregate the setting to those already built during the previous
          HAL_ADCEx_InjectedConfigChannel() calls (for the same context of course)  */
    hadc->InjectionConfig.ContextQueue |= tmp_jsqr_context_queue_being_built;
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800729e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80072a2:	431a      	orrs	r2, r3
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	665a      	str	r2, [r3, #100]	@ 0x64

    /* 4. End of context setting: if this is the last channel set, then write context
        into register JSQR and make it enter into queue                   */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d10a      	bne.n	80072c6 <HAL_ADCEx_InjectedConfigChannel+0x13e>
    {
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80072b6:	4b5b      	ldr	r3, [pc, #364]	@ (8007424 <HAL_ADCEx_InjectedConfigChannel+0x29c>)
 80072b8:	4013      	ands	r3, r2
 80072ba:	687a      	ldr	r2, [r7, #4]
 80072bc:	6e51      	ldr	r1, [r2, #100]	@ 0x64
 80072be:	687a      	ldr	r2, [r7, #4]
 80072c0:	6812      	ldr	r2, [r2, #0]
 80072c2:	430b      	orrs	r3, r1
 80072c4:	64d3      	str	r3, [r2, #76]	@ 0x4c
  /* conversion on going on injected group:                                   */
  /*  - Injected context queue: Queue disable (active context is kept) or     */
  /*    enable (context decremented, up to 2 contexts queued)                 */
  /*  - Injected discontinuous mode: can be enabled only if auto-injected     */
  /*    mode is disabled.                                                     */
  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	4618      	mov	r0, r3
 80072cc:	f7ff fd97 	bl	8006dfe <LL_ADC_INJ_IsConversionOngoing>
 80072d0:	4603      	mov	r3, r0
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d124      	bne.n	8007320 <HAL_ADCEx_InjectedConfigChannel+0x198>
  {
    /* If auto-injected mode is disabled: no constraint                       */
    if (pConfigInjected->AutoInjectedConv == DISABLE)
 80072d6:	683b      	ldr	r3, [r7, #0]
 80072d8:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d112      	bne.n	8007306 <HAL_ADCEx_InjectedConfigChannel+0x17e>
    {
      MODIFY_REG(hadc->Instance->CFGR,
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	68db      	ldr	r3, [r3, #12]
 80072e6:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80072ea:	683b      	ldr	r3, [r7, #0]
 80072ec:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 80072f0:	055a      	lsls	r2, r3, #21
 80072f2:	683b      	ldr	r3, [r7, #0]
 80072f4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80072f8:	051b      	lsls	r3, r3, #20
 80072fa:	431a      	orrs	r2, r3
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	430a      	orrs	r2, r1
 8007302:	60da      	str	r2, [r3, #12]
 8007304:	e00c      	b.n	8007320 <HAL_ADCEx_InjectedConfigChannel+0x198>
    }
    /* If auto-injected mode is enabled: Injected discontinuous setting is    */
    /* discarded.                                                             */
    else
    {
      MODIFY_REG(hadc->Instance->CFGR,
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	68db      	ldr	r3, [r3, #12]
 800730c:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8007310:	683b      	ldr	r3, [r7, #0]
 8007312:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8007316:	055a      	lsls	r2, r3, #21
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	430a      	orrs	r2, r1
 800731e:	60da      	str	r2, [r3, #12]
  /* conversion on going on regular and injected groups:                      */
  /*  - Automatic injected conversion: can be enabled if injected group       */
  /*    external triggers are disabled.                                       */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	4618      	mov	r0, r3
 8007326:	f7ff fd43 	bl	8006db0 <LL_ADC_REG_IsConversionOngoing>
 800732a:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	4618      	mov	r0, r3
 8007334:	f7ff fd63 	bl	8006dfe <LL_ADC_INJ_IsConversionOngoing>
 8007338:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8

  if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800733c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007340:	2b00      	cmp	r3, #0
 8007342:	f040 822e 	bne.w	80077a2 <HAL_ADCEx_InjectedConfigChannel+0x61a>
      && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8007346:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800734a:	2b00      	cmp	r3, #0
 800734c:	f040 8229 	bne.w	80077a2 <HAL_ADCEx_InjectedConfigChannel+0x61a>
     )
  {
    /* If injected group external triggers are disabled (set to injected      */
    /* software start): no constraint                                         */
    if ((pConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 8007350:	683b      	ldr	r3, [r7, #0]
 8007352:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007354:	2b00      	cmp	r3, #0
 8007356:	d003      	beq.n	8007360 <HAL_ADCEx_InjectedConfigChannel+0x1d8>
        || (pConfigInjected->ExternalTrigInjecConvEdge == ADC_EXTERNALTRIGINJECCONV_EDGE_NONE))
 8007358:	683b      	ldr	r3, [r7, #0]
 800735a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800735c:	2b00      	cmp	r3, #0
 800735e:	d116      	bne.n	800738e <HAL_ADCEx_InjectedConfigChannel+0x206>
    {
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 8007360:	683b      	ldr	r3, [r7, #0]
 8007362:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8007366:	2b01      	cmp	r3, #1
 8007368:	d108      	bne.n	800737c <HAL_ADCEx_InjectedConfigChannel+0x1f4>
      {
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	68da      	ldr	r2, [r3, #12]
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	f042 7200 	orr.w	r2, r2, #33554432	@ 0x2000000
 8007378:	60da      	str	r2, [r3, #12]
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 800737a:	e01f      	b.n	80073bc <HAL_ADCEx_InjectedConfigChannel+0x234>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	68da      	ldr	r2, [r3, #12]
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 800738a:	60da      	str	r2, [r3, #12]
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 800738c:	e016      	b.n	80073bc <HAL_ADCEx_InjectedConfigChannel+0x234>
    }
    /* If Automatic injected conversion was intended to be set and could not  */
    /* due to injected group external triggers enabled, error is reported.    */
    else
    {
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 800738e:	683b      	ldr	r3, [r7, #0]
 8007390:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8007394:	2b01      	cmp	r3, #1
 8007396:	d109      	bne.n	80073ac <HAL_ADCEx_InjectedConfigChannel+0x224>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800739c:	f043 0220 	orr.w	r2, r3, #32
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	65da      	str	r2, [r3, #92]	@ 0x5c

        tmp_hal_status = HAL_ERROR;
 80073a4:	2301      	movs	r3, #1
 80073a6:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 80073aa:	e007      	b.n	80073bc <HAL_ADCEx_InjectedConfigChannel+0x234>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	68da      	ldr	r2, [r3, #12]
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 80073ba:	60da      	str	r2, [r3, #12]
      }
    }

    if (pConfigInjected->InjecOversamplingMode == ENABLE)
 80073bc:	683b      	ldr	r3, [r7, #0]
 80073be:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80073c2:	2b01      	cmp	r3, #1
 80073c4:	d110      	bne.n	80073e8 <HAL_ADCEx_InjectedConfigChannel+0x260>
      /* Configuration of Injected Oversampler:                                 */
      /*  - Oversampling Ratio                                                  */
      /*  - Right bit shift                                                     */

      /* Enable OverSampling mode */
      MODIFY_REG(hadc->Instance->CFGR2,
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	691b      	ldr	r3, [r3, #16]
 80073cc:	f423 72ff 	bic.w	r2, r3, #510	@ 0x1fe
 80073d0:	683b      	ldr	r3, [r7, #0]
 80073d2:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80073d4:	683b      	ldr	r3, [r7, #0]
 80073d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073d8:	430b      	orrs	r3, r1
 80073da:	431a      	orrs	r2, r3
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	f042 0202 	orr.w	r2, r2, #2
 80073e4:	611a      	str	r2, [r3, #16]
 80073e6:	e007      	b.n	80073f8 <HAL_ADCEx_InjectedConfigChannel+0x270>
                );
    }
    else
    {
      /* Disable Regular OverSampling */
      CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_JOVSE);
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	691a      	ldr	r2, [r3, #16]
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	f022 0202 	bic.w	r2, r2, #2
 80073f6:	611a      	str	r2, [r3, #16]
    }

    /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
    if (pConfigInjected->InjectedSamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80073f8:	683b      	ldr	r3, [r7, #0]
 80073fa:	689b      	ldr	r3, [r3, #8]
 80073fc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007400:	d112      	bne.n	8007428 <HAL_ADCEx_InjectedConfigChannel+0x2a0>
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	6818      	ldr	r0, [r3, #0]
 8007406:	683b      	ldr	r3, [r7, #0]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	2200      	movs	r2, #0
 800740c:	4619      	mov	r1, r3
 800740e:	f7ff fc31 	bl	8006c74 <LL_ADC_SetChannelSamplingTime>

      /* Set ADC sampling time common configuration */
      LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 800741a:	4618      	mov	r0, r3
 800741c:	f7ff fc09 	bl	8006c32 <LL_ADC_SetSamplingTimeCommonConfig>
 8007420:	e011      	b.n	8007446 <HAL_ADCEx_InjectedConfigChannel+0x2be>
 8007422:	bf00      	nop
 8007424:	04104000 	.word	0x04104000
    }
    else
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel,
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	6818      	ldr	r0, [r3, #0]
 800742c:	683b      	ldr	r3, [r7, #0]
 800742e:	6819      	ldr	r1, [r3, #0]
                                    pConfigInjected->InjectedSamplingTime);
 8007430:	683b      	ldr	r3, [r7, #0]
 8007432:	689b      	ldr	r3, [r3, #8]
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel,
 8007434:	461a      	mov	r2, r3
 8007436:	f7ff fc1d 	bl	8006c74 <LL_ADC_SetChannelSamplingTime>

      /* Set ADC sampling time common configuration */
      LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	2100      	movs	r1, #0
 8007440:	4618      	mov	r0, r3
 8007442:	f7ff fbf6 	bl	8006c32 <LL_ADC_SetSamplingTimeCommonConfig>

    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset with respect to the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
    tmp_offset_shifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, pConfigInjected->InjectedOffset);
 8007446:	683b      	ldr	r3, [r7, #0]
 8007448:	695a      	ldr	r2, [r3, #20]
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	68db      	ldr	r3, [r3, #12]
 8007450:	08db      	lsrs	r3, r3, #3
 8007452:	f003 0303 	and.w	r3, r3, #3
 8007456:	005b      	lsls	r3, r3, #1
 8007458:	fa02 f303 	lsl.w	r3, r2, r3
 800745c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

    if (pConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 8007460:	683b      	ldr	r3, [r7, #0]
 8007462:	691b      	ldr	r3, [r3, #16]
 8007464:	2b04      	cmp	r3, #4
 8007466:	d022      	beq.n	80074ae <HAL_ADCEx_InjectedConfigChannel+0x326>
    {
      /* Set ADC selected offset number */
      LL_ADC_SetOffset(hadc->Instance, pConfigInjected->InjectedOffsetNumber, pConfigInjected->InjectedChannel,
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	6818      	ldr	r0, [r3, #0]
 800746c:	683b      	ldr	r3, [r7, #0]
 800746e:	6919      	ldr	r1, [r3, #16]
 8007470:	683b      	ldr	r3, [r7, #0]
 8007472:	681a      	ldr	r2, [r3, #0]
 8007474:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007478:	f7ff fb50 	bl	8006b1c <LL_ADC_SetOffset>
                       tmp_offset_shifted);

      /* Set ADC selected offset sign & saturation */
      LL_ADC_SetOffsetSign(hadc->Instance, pConfigInjected->InjectedOffsetNumber, pConfigInjected->InjectedOffsetSign);
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	6818      	ldr	r0, [r3, #0]
 8007480:	683b      	ldr	r3, [r7, #0]
 8007482:	6919      	ldr	r1, [r3, #16]
 8007484:	683b      	ldr	r3, [r7, #0]
 8007486:	699b      	ldr	r3, [r3, #24]
 8007488:	461a      	mov	r2, r3
 800748a:	f7ff fb9c 	bl	8006bc6 <LL_ADC_SetOffsetSign>
      LL_ADC_SetOffsetSaturation(hadc->Instance, pConfigInjected->InjectedOffsetNumber,
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	6818      	ldr	r0, [r3, #0]
 8007492:	683b      	ldr	r3, [r7, #0]
 8007494:	6919      	ldr	r1, [r3, #16]
                                 (pConfigInjected->InjectedOffsetSaturation == ENABLE) ?
 8007496:	683b      	ldr	r3, [r7, #0]
 8007498:	7f1b      	ldrb	r3, [r3, #28]
      LL_ADC_SetOffsetSaturation(hadc->Instance, pConfigInjected->InjectedOffsetNumber,
 800749a:	2b01      	cmp	r3, #1
 800749c:	d102      	bne.n	80074a4 <HAL_ADCEx_InjectedConfigChannel+0x31c>
 800749e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80074a2:	e000      	b.n	80074a6 <HAL_ADCEx_InjectedConfigChannel+0x31e>
 80074a4:	2300      	movs	r3, #0
 80074a6:	461a      	mov	r2, r3
 80074a8:	f7ff fba8 	bl	8006bfc <LL_ADC_SetOffsetSaturation>
 80074ac:	e179      	b.n	80077a2 <HAL_ADCEx_InjectedConfigChannel+0x61a>
    }
    else
    {
      /* Scan each offset register to check if the selected channel is targeted. */
      /* If this is the case, the corresponding offset number is disabled.       */
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	2100      	movs	r1, #0
 80074b4:	4618      	mov	r0, r3
 80074b6:	f7ff fb55 	bl	8006b64 <LL_ADC_GetOffsetChannel>
 80074ba:	4603      	mov	r3, r0
 80074bc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d10a      	bne.n	80074da <HAL_ADCEx_InjectedConfigChannel+0x352>
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	2100      	movs	r1, #0
 80074ca:	4618      	mov	r0, r3
 80074cc:	f7ff fb4a 	bl	8006b64 <LL_ADC_GetOffsetChannel>
 80074d0:	4603      	mov	r3, r0
 80074d2:	0e9b      	lsrs	r3, r3, #26
 80074d4:	f003 021f 	and.w	r2, r3, #31
 80074d8:	e01e      	b.n	8007518 <HAL_ADCEx_InjectedConfigChannel+0x390>
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	2100      	movs	r1, #0
 80074e0:	4618      	mov	r0, r3
 80074e2:	f7ff fb3f 	bl	8006b64 <LL_ADC_GetOffsetChannel>
 80074e6:	4603      	mov	r3, r0
 80074e8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80074ec:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80074f0:	fa93 f3a3 	rbit	r3, r3
 80074f4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  return result;
 80074f8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80074fc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8007500:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8007504:	2b00      	cmp	r3, #0
 8007506:	d101      	bne.n	800750c <HAL_ADCEx_InjectedConfigChannel+0x384>
    return 32U;
 8007508:	2320      	movs	r3, #32
 800750a:	e004      	b.n	8007516 <HAL_ADCEx_InjectedConfigChannel+0x38e>
  return __builtin_clz(value);
 800750c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8007510:	fab3 f383 	clz	r3, r3
 8007514:	b2db      	uxtb	r3, r3
 8007516:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8007518:	683b      	ldr	r3, [r7, #0]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007520:	2b00      	cmp	r3, #0
 8007522:	d105      	bne.n	8007530 <HAL_ADCEx_InjectedConfigChannel+0x3a8>
 8007524:	683b      	ldr	r3, [r7, #0]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	0e9b      	lsrs	r3, r3, #26
 800752a:	f003 031f 	and.w	r3, r3, #31
 800752e:	e018      	b.n	8007562 <HAL_ADCEx_InjectedConfigChannel+0x3da>
 8007530:	683b      	ldr	r3, [r7, #0]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007538:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800753c:	fa93 f3a3 	rbit	r3, r3
 8007540:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8007544:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007548:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  if (value == 0U)
 800754c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8007550:	2b00      	cmp	r3, #0
 8007552:	d101      	bne.n	8007558 <HAL_ADCEx_InjectedConfigChannel+0x3d0>
    return 32U;
 8007554:	2320      	movs	r3, #32
 8007556:	e004      	b.n	8007562 <HAL_ADCEx_InjectedConfigChannel+0x3da>
  return __builtin_clz(value);
 8007558:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800755c:	fab3 f383 	clz	r3, r3
 8007560:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8007562:	429a      	cmp	r2, r3
 8007564:	d106      	bne.n	8007574 <HAL_ADCEx_InjectedConfigChannel+0x3ec>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	2200      	movs	r2, #0
 800756c:	2100      	movs	r1, #0
 800756e:	4618      	mov	r0, r3
 8007570:	f7ff fb0e 	bl	8006b90 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	2101      	movs	r1, #1
 800757a:	4618      	mov	r0, r3
 800757c:	f7ff faf2 	bl	8006b64 <LL_ADC_GetOffsetChannel>
 8007580:	4603      	mov	r3, r0
 8007582:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007586:	2b00      	cmp	r3, #0
 8007588:	d10a      	bne.n	80075a0 <HAL_ADCEx_InjectedConfigChannel+0x418>
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	2101      	movs	r1, #1
 8007590:	4618      	mov	r0, r3
 8007592:	f7ff fae7 	bl	8006b64 <LL_ADC_GetOffsetChannel>
 8007596:	4603      	mov	r3, r0
 8007598:	0e9b      	lsrs	r3, r3, #26
 800759a:	f003 021f 	and.w	r2, r3, #31
 800759e:	e01e      	b.n	80075de <HAL_ADCEx_InjectedConfigChannel+0x456>
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	2101      	movs	r1, #1
 80075a6:	4618      	mov	r0, r3
 80075a8:	f7ff fadc 	bl	8006b64 <LL_ADC_GetOffsetChannel>
 80075ac:	4603      	mov	r3, r0
 80075ae:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80075b2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80075b6:	fa93 f3a3 	rbit	r3, r3
 80075ba:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 80075be:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80075c2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 80075c6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d101      	bne.n	80075d2 <HAL_ADCEx_InjectedConfigChannel+0x44a>
    return 32U;
 80075ce:	2320      	movs	r3, #32
 80075d0:	e004      	b.n	80075dc <HAL_ADCEx_InjectedConfigChannel+0x454>
  return __builtin_clz(value);
 80075d2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80075d6:	fab3 f383 	clz	r3, r3
 80075da:	b2db      	uxtb	r3, r3
 80075dc:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 80075de:	683b      	ldr	r3, [r7, #0]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d105      	bne.n	80075f6 <HAL_ADCEx_InjectedConfigChannel+0x46e>
 80075ea:	683b      	ldr	r3, [r7, #0]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	0e9b      	lsrs	r3, r3, #26
 80075f0:	f003 031f 	and.w	r3, r3, #31
 80075f4:	e018      	b.n	8007628 <HAL_ADCEx_InjectedConfigChannel+0x4a0>
 80075f6:	683b      	ldr	r3, [r7, #0]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80075fe:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007602:	fa93 f3a3 	rbit	r3, r3
 8007606:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 800760a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800760e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8007612:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007616:	2b00      	cmp	r3, #0
 8007618:	d101      	bne.n	800761e <HAL_ADCEx_InjectedConfigChannel+0x496>
    return 32U;
 800761a:	2320      	movs	r3, #32
 800761c:	e004      	b.n	8007628 <HAL_ADCEx_InjectedConfigChannel+0x4a0>
  return __builtin_clz(value);
 800761e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007622:	fab3 f383 	clz	r3, r3
 8007626:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8007628:	429a      	cmp	r2, r3
 800762a:	d106      	bne.n	800763a <HAL_ADCEx_InjectedConfigChannel+0x4b2>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	2200      	movs	r2, #0
 8007632:	2101      	movs	r1, #1
 8007634:	4618      	mov	r0, r3
 8007636:	f7ff faab 	bl	8006b90 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	2102      	movs	r1, #2
 8007640:	4618      	mov	r0, r3
 8007642:	f7ff fa8f 	bl	8006b64 <LL_ADC_GetOffsetChannel>
 8007646:	4603      	mov	r3, r0
 8007648:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800764c:	2b00      	cmp	r3, #0
 800764e:	d10a      	bne.n	8007666 <HAL_ADCEx_InjectedConfigChannel+0x4de>
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	2102      	movs	r1, #2
 8007656:	4618      	mov	r0, r3
 8007658:	f7ff fa84 	bl	8006b64 <LL_ADC_GetOffsetChannel>
 800765c:	4603      	mov	r3, r0
 800765e:	0e9b      	lsrs	r3, r3, #26
 8007660:	f003 021f 	and.w	r2, r3, #31
 8007664:	e01e      	b.n	80076a4 <HAL_ADCEx_InjectedConfigChannel+0x51c>
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	2102      	movs	r1, #2
 800766c:	4618      	mov	r0, r3
 800766e:	f7ff fa79 	bl	8006b64 <LL_ADC_GetOffsetChannel>
 8007672:	4603      	mov	r3, r0
 8007674:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007678:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800767c:	fa93 f3a3 	rbit	r3, r3
 8007680:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8007684:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007688:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 800768c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007690:	2b00      	cmp	r3, #0
 8007692:	d101      	bne.n	8007698 <HAL_ADCEx_InjectedConfigChannel+0x510>
    return 32U;
 8007694:	2320      	movs	r3, #32
 8007696:	e004      	b.n	80076a2 <HAL_ADCEx_InjectedConfigChannel+0x51a>
  return __builtin_clz(value);
 8007698:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800769c:	fab3 f383 	clz	r3, r3
 80076a0:	b2db      	uxtb	r3, r3
 80076a2:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 80076a4:	683b      	ldr	r3, [r7, #0]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d105      	bne.n	80076bc <HAL_ADCEx_InjectedConfigChannel+0x534>
 80076b0:	683b      	ldr	r3, [r7, #0]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	0e9b      	lsrs	r3, r3, #26
 80076b6:	f003 031f 	and.w	r3, r3, #31
 80076ba:	e014      	b.n	80076e6 <HAL_ADCEx_InjectedConfigChannel+0x55e>
 80076bc:	683b      	ldr	r3, [r7, #0]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80076c2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80076c4:	fa93 f3a3 	rbit	r3, r3
 80076c8:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 80076ca:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80076cc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 80076d0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	d101      	bne.n	80076dc <HAL_ADCEx_InjectedConfigChannel+0x554>
    return 32U;
 80076d8:	2320      	movs	r3, #32
 80076da:	e004      	b.n	80076e6 <HAL_ADCEx_InjectedConfigChannel+0x55e>
  return __builtin_clz(value);
 80076dc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80076e0:	fab3 f383 	clz	r3, r3
 80076e4:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80076e6:	429a      	cmp	r2, r3
 80076e8:	d106      	bne.n	80076f8 <HAL_ADCEx_InjectedConfigChannel+0x570>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	2200      	movs	r2, #0
 80076f0:	2102      	movs	r1, #2
 80076f2:	4618      	mov	r0, r3
 80076f4:	f7ff fa4c 	bl	8006b90 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	2103      	movs	r1, #3
 80076fe:	4618      	mov	r0, r3
 8007700:	f7ff fa30 	bl	8006b64 <LL_ADC_GetOffsetChannel>
 8007704:	4603      	mov	r3, r0
 8007706:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800770a:	2b00      	cmp	r3, #0
 800770c:	d10a      	bne.n	8007724 <HAL_ADCEx_InjectedConfigChannel+0x59c>
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	2103      	movs	r1, #3
 8007714:	4618      	mov	r0, r3
 8007716:	f7ff fa25 	bl	8006b64 <LL_ADC_GetOffsetChannel>
 800771a:	4603      	mov	r3, r0
 800771c:	0e9b      	lsrs	r3, r3, #26
 800771e:	f003 021f 	and.w	r2, r3, #31
 8007722:	e017      	b.n	8007754 <HAL_ADCEx_InjectedConfigChannel+0x5cc>
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	2103      	movs	r1, #3
 800772a:	4618      	mov	r0, r3
 800772c:	f7ff fa1a 	bl	8006b64 <LL_ADC_GetOffsetChannel>
 8007730:	4603      	mov	r3, r0
 8007732:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007734:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007736:	fa93 f3a3 	rbit	r3, r3
 800773a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 800773c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800773e:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8007740:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007742:	2b00      	cmp	r3, #0
 8007744:	d101      	bne.n	800774a <HAL_ADCEx_InjectedConfigChannel+0x5c2>
    return 32U;
 8007746:	2320      	movs	r3, #32
 8007748:	e003      	b.n	8007752 <HAL_ADCEx_InjectedConfigChannel+0x5ca>
  return __builtin_clz(value);
 800774a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800774c:	fab3 f383 	clz	r3, r3
 8007750:	b2db      	uxtb	r3, r3
 8007752:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8007754:	683b      	ldr	r3, [r7, #0]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800775c:	2b00      	cmp	r3, #0
 800775e:	d105      	bne.n	800776c <HAL_ADCEx_InjectedConfigChannel+0x5e4>
 8007760:	683b      	ldr	r3, [r7, #0]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	0e9b      	lsrs	r3, r3, #26
 8007766:	f003 031f 	and.w	r3, r3, #31
 800776a:	e011      	b.n	8007790 <HAL_ADCEx_InjectedConfigChannel+0x608>
 800776c:	683b      	ldr	r3, [r7, #0]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007772:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007774:	fa93 f3a3 	rbit	r3, r3
 8007778:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 800777a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800777c:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 800777e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007780:	2b00      	cmp	r3, #0
 8007782:	d101      	bne.n	8007788 <HAL_ADCEx_InjectedConfigChannel+0x600>
    return 32U;
 8007784:	2320      	movs	r3, #32
 8007786:	e003      	b.n	8007790 <HAL_ADCEx_InjectedConfigChannel+0x608>
  return __builtin_clz(value);
 8007788:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800778a:	fab3 f383 	clz	r3, r3
 800778e:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8007790:	429a      	cmp	r2, r3
 8007792:	d106      	bne.n	80077a2 <HAL_ADCEx_InjectedConfigChannel+0x61a>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	2200      	movs	r2, #0
 800779a:	2103      	movs	r1, #3
 800779c:	4618      	mov	r0, r3
 800779e:	f7ff f9f7 	bl	8006b90 <LL_ADC_SetOffsetState>
  }

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	4618      	mov	r0, r3
 80077a8:	f7ff fac2 	bl	8006d30 <LL_ADC_IsEnabled>
 80077ac:	4603      	mov	r3, r0
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	f040 8140 	bne.w	8007a34 <HAL_ADCEx_InjectedConfigChannel+0x8ac>
  {
    /* Set mode single-ended or differential input of the selected ADC channel */
    LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfigInjected->InjectedChannel, pConfigInjected->InjectedSingleDiff);
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	6818      	ldr	r0, [r3, #0]
 80077b8:	683b      	ldr	r3, [r7, #0]
 80077ba:	6819      	ldr	r1, [r3, #0]
 80077bc:	683b      	ldr	r3, [r7, #0]
 80077be:	68db      	ldr	r3, [r3, #12]
 80077c0:	461a      	mov	r2, r3
 80077c2:	f7ff fa83 	bl	8006ccc <LL_ADC_SetChannelSingleDiff>

    /* Configuration of differential mode */
    /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
    if (pConfigInjected->InjectedSingleDiff == ADC_DIFFERENTIAL_ENDED)
 80077c6:	683b      	ldr	r3, [r7, #0]
 80077c8:	68db      	ldr	r3, [r3, #12]
 80077ca:	4a8f      	ldr	r2, [pc, #572]	@ (8007a08 <HAL_ADCEx_InjectedConfigChannel+0x880>)
 80077cc:	4293      	cmp	r3, r2
 80077ce:	f040 8131 	bne.w	8007a34 <HAL_ADCEx_InjectedConfigChannel+0x8ac>
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	6818      	ldr	r0, [r3, #0]
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80077d6:	683b      	ldr	r3, [r7, #0]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d10b      	bne.n	80077fa <HAL_ADCEx_InjectedConfigChannel+0x672>
 80077e2:	683b      	ldr	r3, [r7, #0]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	0e9b      	lsrs	r3, r3, #26
 80077e8:	3301      	adds	r3, #1
 80077ea:	f003 031f 	and.w	r3, r3, #31
 80077ee:	2b09      	cmp	r3, #9
 80077f0:	bf94      	ite	ls
 80077f2:	2301      	movls	r3, #1
 80077f4:	2300      	movhi	r3, #0
 80077f6:	b2db      	uxtb	r3, r3
 80077f8:	e019      	b.n	800782e <HAL_ADCEx_InjectedConfigChannel+0x6a6>
 80077fa:	683b      	ldr	r3, [r7, #0]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007800:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007802:	fa93 f3a3 	rbit	r3, r3
 8007806:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8007808:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800780a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 800780c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800780e:	2b00      	cmp	r3, #0
 8007810:	d101      	bne.n	8007816 <HAL_ADCEx_InjectedConfigChannel+0x68e>
    return 32U;
 8007812:	2320      	movs	r3, #32
 8007814:	e003      	b.n	800781e <HAL_ADCEx_InjectedConfigChannel+0x696>
  return __builtin_clz(value);
 8007816:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007818:	fab3 f383 	clz	r3, r3
 800781c:	b2db      	uxtb	r3, r3
 800781e:	3301      	adds	r3, #1
 8007820:	f003 031f 	and.w	r3, r3, #31
 8007824:	2b09      	cmp	r3, #9
 8007826:	bf94      	ite	ls
 8007828:	2301      	movls	r3, #1
 800782a:	2300      	movhi	r3, #0
 800782c:	b2db      	uxtb	r3, r3
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800782e:	2b00      	cmp	r3, #0
 8007830:	d079      	beq.n	8007926 <HAL_ADCEx_InjectedConfigChannel+0x79e>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8007832:	683b      	ldr	r3, [r7, #0]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800783a:	2b00      	cmp	r3, #0
 800783c:	d107      	bne.n	800784e <HAL_ADCEx_InjectedConfigChannel+0x6c6>
 800783e:	683b      	ldr	r3, [r7, #0]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	0e9b      	lsrs	r3, r3, #26
 8007844:	3301      	adds	r3, #1
 8007846:	069b      	lsls	r3, r3, #26
 8007848:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800784c:	e015      	b.n	800787a <HAL_ADCEx_InjectedConfigChannel+0x6f2>
 800784e:	683b      	ldr	r3, [r7, #0]
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007854:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007856:	fa93 f3a3 	rbit	r3, r3
 800785a:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 800785c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800785e:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8007860:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007862:	2b00      	cmp	r3, #0
 8007864:	d101      	bne.n	800786a <HAL_ADCEx_InjectedConfigChannel+0x6e2>
    return 32U;
 8007866:	2320      	movs	r3, #32
 8007868:	e003      	b.n	8007872 <HAL_ADCEx_InjectedConfigChannel+0x6ea>
  return __builtin_clz(value);
 800786a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800786c:	fab3 f383 	clz	r3, r3
 8007870:	b2db      	uxtb	r3, r3
 8007872:	3301      	adds	r3, #1
 8007874:	069b      	lsls	r3, r3, #26
 8007876:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800787a:	683b      	ldr	r3, [r7, #0]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007882:	2b00      	cmp	r3, #0
 8007884:	d109      	bne.n	800789a <HAL_ADCEx_InjectedConfigChannel+0x712>
 8007886:	683b      	ldr	r3, [r7, #0]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	0e9b      	lsrs	r3, r3, #26
 800788c:	3301      	adds	r3, #1
 800788e:	f003 031f 	and.w	r3, r3, #31
 8007892:	2101      	movs	r1, #1
 8007894:	fa01 f303 	lsl.w	r3, r1, r3
 8007898:	e017      	b.n	80078ca <HAL_ADCEx_InjectedConfigChannel+0x742>
 800789a:	683b      	ldr	r3, [r7, #0]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80078a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80078a2:	fa93 f3a3 	rbit	r3, r3
 80078a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 80078a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80078aa:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 80078ac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d101      	bne.n	80078b6 <HAL_ADCEx_InjectedConfigChannel+0x72e>
    return 32U;
 80078b2:	2320      	movs	r3, #32
 80078b4:	e003      	b.n	80078be <HAL_ADCEx_InjectedConfigChannel+0x736>
  return __builtin_clz(value);
 80078b6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80078b8:	fab3 f383 	clz	r3, r3
 80078bc:	b2db      	uxtb	r3, r3
 80078be:	3301      	adds	r3, #1
 80078c0:	f003 031f 	and.w	r3, r3, #31
 80078c4:	2101      	movs	r1, #1
 80078c6:	fa01 f303 	lsl.w	r3, r1, r3
 80078ca:	ea42 0103 	orr.w	r1, r2, r3
 80078ce:	683b      	ldr	r3, [r7, #0]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d10a      	bne.n	80078f0 <HAL_ADCEx_InjectedConfigChannel+0x768>
 80078da:	683b      	ldr	r3, [r7, #0]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	0e9b      	lsrs	r3, r3, #26
 80078e0:	3301      	adds	r3, #1
 80078e2:	f003 021f 	and.w	r2, r3, #31
 80078e6:	4613      	mov	r3, r2
 80078e8:	005b      	lsls	r3, r3, #1
 80078ea:	4413      	add	r3, r2
 80078ec:	051b      	lsls	r3, r3, #20
 80078ee:	e018      	b.n	8007922 <HAL_ADCEx_InjectedConfigChannel+0x79a>
 80078f0:	683b      	ldr	r3, [r7, #0]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80078f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80078f8:	fa93 f3a3 	rbit	r3, r3
 80078fc:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 80078fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007900:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8007902:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007904:	2b00      	cmp	r3, #0
 8007906:	d101      	bne.n	800790c <HAL_ADCEx_InjectedConfigChannel+0x784>
    return 32U;
 8007908:	2320      	movs	r3, #32
 800790a:	e003      	b.n	8007914 <HAL_ADCEx_InjectedConfigChannel+0x78c>
  return __builtin_clz(value);
 800790c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800790e:	fab3 f383 	clz	r3, r3
 8007912:	b2db      	uxtb	r3, r3
 8007914:	3301      	adds	r3, #1
 8007916:	f003 021f 	and.w	r2, r3, #31
 800791a:	4613      	mov	r3, r2
 800791c:	005b      	lsls	r3, r3, #1
 800791e:	4413      	add	r3, r2
 8007920:	051b      	lsls	r3, r3, #20
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007922:	430b      	orrs	r3, r1
 8007924:	e081      	b.n	8007a2a <HAL_ADCEx_InjectedConfigChannel+0x8a2>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8007926:	683b      	ldr	r3, [r7, #0]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800792e:	2b00      	cmp	r3, #0
 8007930:	d107      	bne.n	8007942 <HAL_ADCEx_InjectedConfigChannel+0x7ba>
 8007932:	683b      	ldr	r3, [r7, #0]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	0e9b      	lsrs	r3, r3, #26
 8007938:	3301      	adds	r3, #1
 800793a:	069b      	lsls	r3, r3, #26
 800793c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8007940:	e015      	b.n	800796e <HAL_ADCEx_InjectedConfigChannel+0x7e6>
 8007942:	683b      	ldr	r3, [r7, #0]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007948:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800794a:	fa93 f3a3 	rbit	r3, r3
 800794e:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8007950:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007952:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8007954:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007956:	2b00      	cmp	r3, #0
 8007958:	d101      	bne.n	800795e <HAL_ADCEx_InjectedConfigChannel+0x7d6>
    return 32U;
 800795a:	2320      	movs	r3, #32
 800795c:	e003      	b.n	8007966 <HAL_ADCEx_InjectedConfigChannel+0x7de>
  return __builtin_clz(value);
 800795e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007960:	fab3 f383 	clz	r3, r3
 8007964:	b2db      	uxtb	r3, r3
 8007966:	3301      	adds	r3, #1
 8007968:	069b      	lsls	r3, r3, #26
 800796a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800796e:	683b      	ldr	r3, [r7, #0]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007976:	2b00      	cmp	r3, #0
 8007978:	d109      	bne.n	800798e <HAL_ADCEx_InjectedConfigChannel+0x806>
 800797a:	683b      	ldr	r3, [r7, #0]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	0e9b      	lsrs	r3, r3, #26
 8007980:	3301      	adds	r3, #1
 8007982:	f003 031f 	and.w	r3, r3, #31
 8007986:	2101      	movs	r1, #1
 8007988:	fa01 f303 	lsl.w	r3, r1, r3
 800798c:	e017      	b.n	80079be <HAL_ADCEx_InjectedConfigChannel+0x836>
 800798e:	683b      	ldr	r3, [r7, #0]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007994:	69fb      	ldr	r3, [r7, #28]
 8007996:	fa93 f3a3 	rbit	r3, r3
 800799a:	61bb      	str	r3, [r7, #24]
  return result;
 800799c:	69bb      	ldr	r3, [r7, #24]
 800799e:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 80079a0:	6a3b      	ldr	r3, [r7, #32]
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d101      	bne.n	80079aa <HAL_ADCEx_InjectedConfigChannel+0x822>
    return 32U;
 80079a6:	2320      	movs	r3, #32
 80079a8:	e003      	b.n	80079b2 <HAL_ADCEx_InjectedConfigChannel+0x82a>
  return __builtin_clz(value);
 80079aa:	6a3b      	ldr	r3, [r7, #32]
 80079ac:	fab3 f383 	clz	r3, r3
 80079b0:	b2db      	uxtb	r3, r3
 80079b2:	3301      	adds	r3, #1
 80079b4:	f003 031f 	and.w	r3, r3, #31
 80079b8:	2101      	movs	r1, #1
 80079ba:	fa01 f303 	lsl.w	r3, r1, r3
 80079be:	ea42 0103 	orr.w	r1, r2, r3
 80079c2:	683b      	ldr	r3, [r7, #0]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d10d      	bne.n	80079ea <HAL_ADCEx_InjectedConfigChannel+0x862>
 80079ce:	683b      	ldr	r3, [r7, #0]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	0e9b      	lsrs	r3, r3, #26
 80079d4:	3301      	adds	r3, #1
 80079d6:	f003 021f 	and.w	r2, r3, #31
 80079da:	4613      	mov	r3, r2
 80079dc:	005b      	lsls	r3, r3, #1
 80079de:	4413      	add	r3, r2
 80079e0:	3b1e      	subs	r3, #30
 80079e2:	051b      	lsls	r3, r3, #20
 80079e4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80079e8:	e01e      	b.n	8007a28 <HAL_ADCEx_InjectedConfigChannel+0x8a0>
 80079ea:	683b      	ldr	r3, [r7, #0]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80079f0:	693b      	ldr	r3, [r7, #16]
 80079f2:	fa93 f3a3 	rbit	r3, r3
 80079f6:	60fb      	str	r3, [r7, #12]
  return result;
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80079fc:	697b      	ldr	r3, [r7, #20]
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d104      	bne.n	8007a0c <HAL_ADCEx_InjectedConfigChannel+0x884>
    return 32U;
 8007a02:	2320      	movs	r3, #32
 8007a04:	e006      	b.n	8007a14 <HAL_ADCEx_InjectedConfigChannel+0x88c>
 8007a06:	bf00      	nop
 8007a08:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8007a0c:	697b      	ldr	r3, [r7, #20]
 8007a0e:	fab3 f383 	clz	r3, r3
 8007a12:	b2db      	uxtb	r3, r3
 8007a14:	3301      	adds	r3, #1
 8007a16:	f003 021f 	and.w	r2, r3, #31
 8007a1a:	4613      	mov	r3, r2
 8007a1c:	005b      	lsls	r3, r3, #1
 8007a1e:	4413      	add	r3, r2
 8007a20:	3b1e      	subs	r3, #30
 8007a22:	051b      	lsls	r3, r3, #20
 8007a24:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007a28:	430b      	orrs	r3, r1
                                                 (__LL_ADC_CHANNEL_TO_DECIMAL_NB(
                                                    (uint32_t)pConfigInjected->InjectedChannel)
                                                  + 1UL) & 0x1FUL)),
                                    pConfigInjected->InjectedSamplingTime);
 8007a2a:	683a      	ldr	r2, [r7, #0]
 8007a2c:	6892      	ldr	r2, [r2, #8]
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007a2e:	4619      	mov	r1, r3
 8007a30:	f7ff f920 	bl	8006c74 <LL_ADC_SetChannelSamplingTime>
  /* internal measurement paths enable: If internal channel selected,       */
  /* enable dedicated internal buffers and path.                            */
  /* Note: these internal measurement paths can be disabled using           */
  /* HAL_ADC_DeInit().                                                      */

  if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfigInjected->InjectedChannel))
 8007a34:	683b      	ldr	r3, [r7, #0]
 8007a36:	681a      	ldr	r2, [r3, #0]
 8007a38:	4b3a      	ldr	r3, [pc, #232]	@ (8007b24 <HAL_ADCEx_InjectedConfigChannel+0x99c>)
 8007a3a:	4013      	ands	r3, r2
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d067      	beq.n	8007b10 <HAL_ADCEx_InjectedConfigChannel+0x988>
  {
    tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8007a40:	4839      	ldr	r0, [pc, #228]	@ (8007b28 <HAL_ADCEx_InjectedConfigChannel+0x9a0>)
 8007a42:	f7ff f85d 	bl	8006b00 <LL_ADC_GetCommonPathInternalCh>
 8007a46:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (((pConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC1)
 8007a4a:	683b      	ldr	r3, [r7, #0]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	4a37      	ldr	r2, [pc, #220]	@ (8007b2c <HAL_ADCEx_InjectedConfigChannel+0x9a4>)
 8007a50:	4293      	cmp	r3, r2
 8007a52:	d004      	beq.n	8007a5e <HAL_ADCEx_InjectedConfigChannel+0x8d6>
         || (pConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8007a54:	683b      	ldr	r3, [r7, #0]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	4a35      	ldr	r2, [pc, #212]	@ (8007b30 <HAL_ADCEx_InjectedConfigChannel+0x9a8>)
 8007a5a:	4293      	cmp	r3, r2
 8007a5c:	d127      	bne.n	8007aae <HAL_ADCEx_InjectedConfigChannel+0x926>
        && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8007a5e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007a62:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d121      	bne.n	8007aae <HAL_ADCEx_InjectedConfigChannel+0x926>
    {
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007a72:	d14d      	bne.n	8007b10 <HAL_ADCEx_InjectedConfigChannel+0x988>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
                                       LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8007a74:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007a78:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8007a7c:	4619      	mov	r1, r3
 8007a7e:	482a      	ldr	r0, [pc, #168]	@ (8007b28 <HAL_ADCEx_InjectedConfigChannel+0x9a0>)
 8007a80:	f7ff f82b 	bl	8006ada <LL_ADC_SetCommonPathInternalCh>
        /* Wait loop initialization and execution */
        /* Note: Variable divided by 2 to compensate partially              */
        /*       CPU processing cycles, scaling in us split to not          */
        /*       exceed 32 bits register capacity and handle low frequency. */
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
                           * (((SystemCoreClock / (100000UL * 2UL)) + 1UL) + 1UL));
 8007a84:	4b2b      	ldr	r3, [pc, #172]	@ (8007b34 <HAL_ADCEx_InjectedConfigChannel+0x9ac>)
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	099b      	lsrs	r3, r3, #6
 8007a8a:	4a2b      	ldr	r2, [pc, #172]	@ (8007b38 <HAL_ADCEx_InjectedConfigChannel+0x9b0>)
 8007a8c:	fba2 2303 	umull	r2, r3, r2, r3
 8007a90:	099a      	lsrs	r2, r3, #6
 8007a92:	4613      	mov	r3, r2
 8007a94:	005b      	lsls	r3, r3, #1
 8007a96:	4413      	add	r3, r2
 8007a98:	009b      	lsls	r3, r3, #2
 8007a9a:	3318      	adds	r3, #24
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
 8007a9c:	60bb      	str	r3, [r7, #8]
        while (wait_loop_index != 0UL)
 8007a9e:	e002      	b.n	8007aa6 <HAL_ADCEx_InjectedConfigChannel+0x91e>
        {
          wait_loop_index--;
 8007aa0:	68bb      	ldr	r3, [r7, #8]
 8007aa2:	3b01      	subs	r3, #1
 8007aa4:	60bb      	str	r3, [r7, #8]
        while (wait_loop_index != 0UL)
 8007aa6:	68bb      	ldr	r3, [r7, #8]
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d1f9      	bne.n	8007aa0 <HAL_ADCEx_InjectedConfigChannel+0x918>
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8007aac:	e030      	b.n	8007b10 <HAL_ADCEx_InjectedConfigChannel+0x988>
        }
      }
    }
    else if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)
 8007aae:	683b      	ldr	r3, [r7, #0]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	4a22      	ldr	r2, [pc, #136]	@ (8007b3c <HAL_ADCEx_InjectedConfigChannel+0x9b4>)
 8007ab4:	4293      	cmp	r3, r2
 8007ab6:	d113      	bne.n	8007ae0 <HAL_ADCEx_InjectedConfigChannel+0x958>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8007ab8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007abc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d10d      	bne.n	8007ae0 <HAL_ADCEx_InjectedConfigChannel+0x958>
    {
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	4a1d      	ldr	r2, [pc, #116]	@ (8007b40 <HAL_ADCEx_InjectedConfigChannel+0x9b8>)
 8007aca:	4293      	cmp	r3, r2
 8007acc:	d020      	beq.n	8007b10 <HAL_ADCEx_InjectedConfigChannel+0x988>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
                                       LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8007ace:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007ad2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8007ad6:	4619      	mov	r1, r3
 8007ad8:	4813      	ldr	r0, [pc, #76]	@ (8007b28 <HAL_ADCEx_InjectedConfigChannel+0x9a0>)
 8007ada:	f7fe fffe 	bl	8006ada <LL_ADC_SetCommonPathInternalCh>
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8007ade:	e017      	b.n	8007b10 <HAL_ADCEx_InjectedConfigChannel+0x988>
      }
    }
    else if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)
 8007ae0:	683b      	ldr	r3, [r7, #0]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	4a17      	ldr	r2, [pc, #92]	@ (8007b44 <HAL_ADCEx_InjectedConfigChannel+0x9bc>)
 8007ae6:	4293      	cmp	r3, r2
 8007ae8:	d112      	bne.n	8007b10 <HAL_ADCEx_InjectedConfigChannel+0x988>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8007aea:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007aee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d10c      	bne.n	8007b10 <HAL_ADCEx_InjectedConfigChannel+0x988>
    {
      if (ADC_VREFINT_INSTANCE(hadc))
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	4a11      	ldr	r2, [pc, #68]	@ (8007b40 <HAL_ADCEx_InjectedConfigChannel+0x9b8>)
 8007afc:	4293      	cmp	r3, r2
 8007afe:	d007      	beq.n	8007b10 <HAL_ADCEx_InjectedConfigChannel+0x988>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
                                       LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8007b00:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007b04:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8007b08:	4619      	mov	r1, r3
 8007b0a:	4807      	ldr	r0, [pc, #28]	@ (8007b28 <HAL_ADCEx_InjectedConfigChannel+0x9a0>)
 8007b0c:	f7fe ffe5 	bl	8006ada <LL_ADC_SetCommonPathInternalCh>
      /* nothing to do */
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	2200      	movs	r2, #0
 8007b14:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8007b18:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8007b1c:	4618      	mov	r0, r3
 8007b1e:	37d8      	adds	r7, #216	@ 0xd8
 8007b20:	46bd      	mov	sp, r7
 8007b22:	bd80      	pop	{r7, pc}
 8007b24:	80080000 	.word	0x80080000
 8007b28:	50000300 	.word	0x50000300
 8007b2c:	c3210000 	.word	0xc3210000
 8007b30:	90c00010 	.word	0x90c00010
 8007b34:	20000004 	.word	0x20000004
 8007b38:	053e2d63 	.word	0x053e2d63
 8007b3c:	c7520000 	.word	0xc7520000
 8007b40:	50000100 	.word	0x50000100
 8007b44:	cb840000 	.word	0xcb840000

08007b48 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8007b48:	b590      	push	{r4, r7, lr}
 8007b4a:	b0a1      	sub	sp, #132	@ 0x84
 8007b4c:	af00      	add	r7, sp, #0
 8007b4e:	6078      	str	r0, [r7, #4]
 8007b50:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007b52:	2300      	movs	r3, #0
 8007b54:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8007b5e:	2b01      	cmp	r3, #1
 8007b60:	d101      	bne.n	8007b66 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8007b62:	2302      	movs	r3, #2
 8007b64:	e08b      	b.n	8007c7e <HAL_ADCEx_MultiModeConfigChannel+0x136>
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	2201      	movs	r2, #1
 8007b6a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8007b6e:	2300      	movs	r3, #0
 8007b70:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8007b72:	2300      	movs	r3, #0
 8007b74:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007b7e:	d102      	bne.n	8007b86 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8007b80:	4b41      	ldr	r3, [pc, #260]	@ (8007c88 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8007b82:	60bb      	str	r3, [r7, #8]
 8007b84:	e001      	b.n	8007b8a <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8007b86:	2300      	movs	r3, #0
 8007b88:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8007b8a:	68bb      	ldr	r3, [r7, #8]
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d10b      	bne.n	8007ba8 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007b94:	f043 0220 	orr.w	r2, r3, #32
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	2200      	movs	r2, #0
 8007ba0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8007ba4:	2301      	movs	r3, #1
 8007ba6:	e06a      	b.n	8007c7e <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8007ba8:	68bb      	ldr	r3, [r7, #8]
 8007baa:	4618      	mov	r0, r3
 8007bac:	f7ff f900 	bl	8006db0 <LL_ADC_REG_IsConversionOngoing>
 8007bb0:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	4618      	mov	r0, r3
 8007bb8:	f7ff f8fa 	bl	8006db0 <LL_ADC_REG_IsConversionOngoing>
 8007bbc:	4603      	mov	r3, r0
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d14c      	bne.n	8007c5c <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8007bc2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	d149      	bne.n	8007c5c <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8007bc8:	4b30      	ldr	r3, [pc, #192]	@ (8007c8c <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8007bca:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8007bcc:	683b      	ldr	r3, [r7, #0]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d028      	beq.n	8007c26 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8007bd4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007bd6:	689b      	ldr	r3, [r3, #8]
 8007bd8:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8007bdc:	683b      	ldr	r3, [r7, #0]
 8007bde:	6859      	ldr	r1, [r3, #4]
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8007be6:	035b      	lsls	r3, r3, #13
 8007be8:	430b      	orrs	r3, r1
 8007bea:	431a      	orrs	r2, r3
 8007bec:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007bee:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007bf0:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8007bf4:	f7ff f89c 	bl	8006d30 <LL_ADC_IsEnabled>
 8007bf8:	4604      	mov	r4, r0
 8007bfa:	4823      	ldr	r0, [pc, #140]	@ (8007c88 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8007bfc:	f7ff f898 	bl	8006d30 <LL_ADC_IsEnabled>
 8007c00:	4603      	mov	r3, r0
 8007c02:	4323      	orrs	r3, r4
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	d133      	bne.n	8007c70 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8007c08:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007c0a:	689b      	ldr	r3, [r3, #8]
 8007c0c:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8007c10:	f023 030f 	bic.w	r3, r3, #15
 8007c14:	683a      	ldr	r2, [r7, #0]
 8007c16:	6811      	ldr	r1, [r2, #0]
 8007c18:	683a      	ldr	r2, [r7, #0]
 8007c1a:	6892      	ldr	r2, [r2, #8]
 8007c1c:	430a      	orrs	r2, r1
 8007c1e:	431a      	orrs	r2, r3
 8007c20:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007c22:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8007c24:	e024      	b.n	8007c70 <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8007c26:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007c28:	689b      	ldr	r3, [r3, #8]
 8007c2a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8007c2e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007c30:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007c32:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8007c36:	f7ff f87b 	bl	8006d30 <LL_ADC_IsEnabled>
 8007c3a:	4604      	mov	r4, r0
 8007c3c:	4812      	ldr	r0, [pc, #72]	@ (8007c88 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8007c3e:	f7ff f877 	bl	8006d30 <LL_ADC_IsEnabled>
 8007c42:	4603      	mov	r3, r0
 8007c44:	4323      	orrs	r3, r4
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d112      	bne.n	8007c70 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8007c4a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007c4c:	689b      	ldr	r3, [r3, #8]
 8007c4e:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8007c52:	f023 030f 	bic.w	r3, r3, #15
 8007c56:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8007c58:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8007c5a:	e009      	b.n	8007c70 <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007c60:	f043 0220 	orr.w	r2, r3, #32
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8007c68:	2301      	movs	r3, #1
 8007c6a:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8007c6e:	e000      	b.n	8007c72 <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8007c70:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	2200      	movs	r2, #0
 8007c76:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8007c7a:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8007c7e:	4618      	mov	r0, r3
 8007c80:	3784      	adds	r7, #132	@ 0x84
 8007c82:	46bd      	mov	sp, r7
 8007c84:	bd90      	pop	{r4, r7, pc}
 8007c86:	bf00      	nop
 8007c88:	50000100 	.word	0x50000100
 8007c8c:	50000300 	.word	0x50000300

08007c90 <LL_EXTI_EnableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8007c90:	b480      	push	{r7}
 8007c92:	b083      	sub	sp, #12
 8007c94:	af00      	add	r7, sp, #0
 8007c96:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8007c98:	4b05      	ldr	r3, [pc, #20]	@ (8007cb0 <LL_EXTI_EnableIT_0_31+0x20>)
 8007c9a:	681a      	ldr	r2, [r3, #0]
 8007c9c:	4904      	ldr	r1, [pc, #16]	@ (8007cb0 <LL_EXTI_EnableIT_0_31+0x20>)
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	4313      	orrs	r3, r2
 8007ca2:	600b      	str	r3, [r1, #0]
}
 8007ca4:	bf00      	nop
 8007ca6:	370c      	adds	r7, #12
 8007ca8:	46bd      	mov	sp, r7
 8007caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cae:	4770      	bx	lr
 8007cb0:	40010400 	.word	0x40010400

08007cb4 <LL_EXTI_DisableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 8007cb4:	b480      	push	{r7}
 8007cb6:	b083      	sub	sp, #12
 8007cb8:	af00      	add	r7, sp, #0
 8007cba:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8007cbc:	4b06      	ldr	r3, [pc, #24]	@ (8007cd8 <LL_EXTI_DisableIT_0_31+0x24>)
 8007cbe:	681a      	ldr	r2, [r3, #0]
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	43db      	mvns	r3, r3
 8007cc4:	4904      	ldr	r1, [pc, #16]	@ (8007cd8 <LL_EXTI_DisableIT_0_31+0x24>)
 8007cc6:	4013      	ands	r3, r2
 8007cc8:	600b      	str	r3, [r1, #0]
}
 8007cca:	bf00      	nop
 8007ccc:	370c      	adds	r7, #12
 8007cce:	46bd      	mov	sp, r7
 8007cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cd4:	4770      	bx	lr
 8007cd6:	bf00      	nop
 8007cd8:	40010400 	.word	0x40010400

08007cdc <LL_EXTI_EnableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 8007cdc:	b480      	push	{r7}
 8007cde:	b083      	sub	sp, #12
 8007ce0:	af00      	add	r7, sp, #0
 8007ce2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 8007ce4:	4b05      	ldr	r3, [pc, #20]	@ (8007cfc <LL_EXTI_EnableEvent_0_31+0x20>)
 8007ce6:	685a      	ldr	r2, [r3, #4]
 8007ce8:	4904      	ldr	r1, [pc, #16]	@ (8007cfc <LL_EXTI_EnableEvent_0_31+0x20>)
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	4313      	orrs	r3, r2
 8007cee:	604b      	str	r3, [r1, #4]

}
 8007cf0:	bf00      	nop
 8007cf2:	370c      	adds	r7, #12
 8007cf4:	46bd      	mov	sp, r7
 8007cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cfa:	4770      	bx	lr
 8007cfc:	40010400 	.word	0x40010400

08007d00 <LL_EXTI_DisableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 8007d00:	b480      	push	{r7}
 8007d02:	b083      	sub	sp, #12
 8007d04:	af00      	add	r7, sp, #0
 8007d06:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8007d08:	4b06      	ldr	r3, [pc, #24]	@ (8007d24 <LL_EXTI_DisableEvent_0_31+0x24>)
 8007d0a:	685a      	ldr	r2, [r3, #4]
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	43db      	mvns	r3, r3
 8007d10:	4904      	ldr	r1, [pc, #16]	@ (8007d24 <LL_EXTI_DisableEvent_0_31+0x24>)
 8007d12:	4013      	ands	r3, r2
 8007d14:	604b      	str	r3, [r1, #4]
}
 8007d16:	bf00      	nop
 8007d18:	370c      	adds	r7, #12
 8007d1a:	46bd      	mov	sp, r7
 8007d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d20:	4770      	bx	lr
 8007d22:	bf00      	nop
 8007d24:	40010400 	.word	0x40010400

08007d28 <LL_EXTI_EnableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8007d28:	b480      	push	{r7}
 8007d2a:	b083      	sub	sp, #12
 8007d2c:	af00      	add	r7, sp, #0
 8007d2e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8007d30:	4b05      	ldr	r3, [pc, #20]	@ (8007d48 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8007d32:	689a      	ldr	r2, [r3, #8]
 8007d34:	4904      	ldr	r1, [pc, #16]	@ (8007d48 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	4313      	orrs	r3, r2
 8007d3a:	608b      	str	r3, [r1, #8]

}
 8007d3c:	bf00      	nop
 8007d3e:	370c      	adds	r7, #12
 8007d40:	46bd      	mov	sp, r7
 8007d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d46:	4770      	bx	lr
 8007d48:	40010400 	.word	0x40010400

08007d4c <LL_EXTI_DisableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 8007d4c:	b480      	push	{r7}
 8007d4e:	b083      	sub	sp, #12
 8007d50:	af00      	add	r7, sp, #0
 8007d52:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8007d54:	4b06      	ldr	r3, [pc, #24]	@ (8007d70 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8007d56:	689a      	ldr	r2, [r3, #8]
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	43db      	mvns	r3, r3
 8007d5c:	4904      	ldr	r1, [pc, #16]	@ (8007d70 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8007d5e:	4013      	ands	r3, r2
 8007d60:	608b      	str	r3, [r1, #8]

}
 8007d62:	bf00      	nop
 8007d64:	370c      	adds	r7, #12
 8007d66:	46bd      	mov	sp, r7
 8007d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d6c:	4770      	bx	lr
 8007d6e:	bf00      	nop
 8007d70:	40010400 	.word	0x40010400

08007d74 <LL_EXTI_EnableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 8007d74:	b480      	push	{r7}
 8007d76:	b083      	sub	sp, #12
 8007d78:	af00      	add	r7, sp, #0
 8007d7a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8007d7c:	4b05      	ldr	r3, [pc, #20]	@ (8007d94 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8007d7e:	68da      	ldr	r2, [r3, #12]
 8007d80:	4904      	ldr	r1, [pc, #16]	@ (8007d94 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	4313      	orrs	r3, r2
 8007d86:	60cb      	str	r3, [r1, #12]
}
 8007d88:	bf00      	nop
 8007d8a:	370c      	adds	r7, #12
 8007d8c:	46bd      	mov	sp, r7
 8007d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d92:	4770      	bx	lr
 8007d94:	40010400 	.word	0x40010400

08007d98 <LL_EXTI_DisableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 8007d98:	b480      	push	{r7}
 8007d9a:	b083      	sub	sp, #12
 8007d9c:	af00      	add	r7, sp, #0
 8007d9e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8007da0:	4b06      	ldr	r3, [pc, #24]	@ (8007dbc <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8007da2:	68da      	ldr	r2, [r3, #12]
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	43db      	mvns	r3, r3
 8007da8:	4904      	ldr	r1, [pc, #16]	@ (8007dbc <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8007daa:	4013      	ands	r3, r2
 8007dac:	60cb      	str	r3, [r1, #12]
}
 8007dae:	bf00      	nop
 8007db0:	370c      	adds	r7, #12
 8007db2:	46bd      	mov	sp, r7
 8007db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007db8:	4770      	bx	lr
 8007dba:	bf00      	nop
 8007dbc:	40010400 	.word	0x40010400

08007dc0 <LL_EXTI_IsActiveFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 8007dc0:	b480      	push	{r7}
 8007dc2:	b083      	sub	sp, #12
 8007dc4:	af00      	add	r7, sp, #0
 8007dc6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 8007dc8:	4b07      	ldr	r3, [pc, #28]	@ (8007de8 <LL_EXTI_IsActiveFlag_0_31+0x28>)
 8007dca:	695a      	ldr	r2, [r3, #20]
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	4013      	ands	r3, r2
 8007dd0:	687a      	ldr	r2, [r7, #4]
 8007dd2:	429a      	cmp	r2, r3
 8007dd4:	d101      	bne.n	8007dda <LL_EXTI_IsActiveFlag_0_31+0x1a>
 8007dd6:	2301      	movs	r3, #1
 8007dd8:	e000      	b.n	8007ddc <LL_EXTI_IsActiveFlag_0_31+0x1c>
 8007dda:	2300      	movs	r3, #0
}
 8007ddc:	4618      	mov	r0, r3
 8007dde:	370c      	adds	r7, #12
 8007de0:	46bd      	mov	sp, r7
 8007de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007de6:	4770      	bx	lr
 8007de8:	40010400 	.word	0x40010400

08007dec <LL_EXTI_ClearFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8007dec:	b480      	push	{r7}
 8007dee:	b083      	sub	sp, #12
 8007df0:	af00      	add	r7, sp, #0
 8007df2:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8007df4:	4a04      	ldr	r2, [pc, #16]	@ (8007e08 <LL_EXTI_ClearFlag_0_31+0x1c>)
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	6153      	str	r3, [r2, #20]
}
 8007dfa:	bf00      	nop
 8007dfc:	370c      	adds	r7, #12
 8007dfe:	46bd      	mov	sp, r7
 8007e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e04:	4770      	bx	lr
 8007e06:	bf00      	nop
 8007e08:	40010400 	.word	0x40010400

08007e0c <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 8007e0c:	b580      	push	{r7, lr}
 8007e0e:	b088      	sub	sp, #32
 8007e10:	af00      	add	r7, sp, #0
 8007e12:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 8007e14:	2300      	movs	r3, #0
 8007e16:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8007e18:	2300      	movs	r3, #0
 8007e1a:	77fb      	strb	r3, [r7, #31]

  /* Check the COMP handle allocation and lock status */
  if (hcomp == NULL)
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d102      	bne.n	8007e28 <HAL_COMP_Init+0x1c>
  {
    status = HAL_ERROR;
 8007e22:	2301      	movs	r3, #1
 8007e24:	77fb      	strb	r3, [r7, #31]
 8007e26:	e0bc      	b.n	8007fa2 <HAL_COMP_Init+0x196>
  }
  else if (__HAL_COMP_IS_LOCKED(hcomp))
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007e32:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007e36:	d102      	bne.n	8007e3e <HAL_COMP_Init+0x32>
  {
    status = HAL_ERROR;
 8007e38:	2301      	movs	r3, #1
 8007e3a:	77fb      	strb	r3, [r7, #31]
 8007e3c:	e0b1      	b.n	8007fa2 <HAL_COMP_Init+0x196>
    assert_param(IS_COMP_OUTPUTPOL(hcomp->Init.OutputPol));
    assert_param(IS_COMP_HYSTERESIS(hcomp->Init.Hysteresis));
    assert_param(IS_COMP_BLANKINGSRC_INSTANCE(hcomp->Instance, hcomp->Init.BlankingSrce));
    assert_param(IS_COMP_TRIGGERMODE(hcomp->Init.TriggerMode));

    if (hcomp->State == HAL_COMP_STATE_RESET)
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	7f5b      	ldrb	r3, [r3, #29]
 8007e42:	b2db      	uxtb	r3, r3
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d108      	bne.n	8007e5a <HAL_COMP_Init+0x4e>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	2200      	movs	r2, #0
 8007e4c:	771a      	strb	r2, [r3, #28]

      /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	2200      	movs	r2, #0
 8007e52:	621a      	str	r2, [r3, #32]
#else
      /* Init the low level hardware */
      /* Note: Internal control clock of the comparators must                 */
      /*       be enabled in "HAL_COMP_MspInit()"                             */
      /*       using "__HAL_RCC_SYSCFG_CLK_ENABLE()".                         */
      HAL_COMP_MspInit(hcomp);
 8007e54:	6878      	ldr	r0, [r7, #4]
 8007e56:	f7fb fe9d 	bl	8003b94 <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }

    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007e64:	61bb      	str	r3, [r7, #24]

    /* Set COMP parameters */
    tmp_csr = (hcomp->Init.InputMinus
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	689a      	ldr	r2, [r3, #8]
               | hcomp->Init.InputPlus
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	685b      	ldr	r3, [r3, #4]
 8007e6e:	431a      	orrs	r2, r3
               | hcomp->Init.BlankingSrce
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	695b      	ldr	r3, [r3, #20]
 8007e74:	431a      	orrs	r2, r3
               | hcomp->Init.Hysteresis
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	68db      	ldr	r3, [r3, #12]
 8007e7a:	431a      	orrs	r2, r3
               | hcomp->Init.OutputPol
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	691b      	ldr	r3, [r3, #16]
    tmp_csr = (hcomp->Init.InputMinus
 8007e80:	4313      	orrs	r3, r2
 8007e82:	617b      	str	r3, [r7, #20]
              );

    /* Set parameters in COMP register */
    /* Note: Update all bits except read-only, lock and enable bits */
    MODIFY_REG(hcomp->Instance->CSR,
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	681a      	ldr	r2, [r3, #0]
 8007e8a:	4b48      	ldr	r3, [pc, #288]	@ (8007fac <HAL_COMP_Init+0x1a0>)
 8007e8c:	4013      	ands	r3, r2
 8007e8e:	687a      	ldr	r2, [r7, #4]
 8007e90:	6812      	ldr	r2, [r2, #0]
 8007e92:	6979      	ldr	r1, [r7, #20]
 8007e94:	430b      	orrs	r3, r1
 8007e96:	6013      	str	r3, [r2, #0]
               tmp_csr
              );

    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN) != 0UL) &&
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d016      	beq.n	8007ed4 <HAL_COMP_Init+0xc8>
 8007ea6:	69bb      	ldr	r3, [r7, #24]
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d113      	bne.n	8007ed4 <HAL_COMP_Init+0xc8>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8007eac:	4b40      	ldr	r3, [pc, #256]	@ (8007fb0 <HAL_COMP_Init+0x1a4>)
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	099b      	lsrs	r3, r3, #6
 8007eb2:	4a40      	ldr	r2, [pc, #256]	@ (8007fb4 <HAL_COMP_Init+0x1a8>)
 8007eb4:	fba2 2303 	umull	r2, r3, r2, r3
 8007eb8:	099b      	lsrs	r3, r3, #6
 8007eba:	1c5a      	adds	r2, r3, #1
 8007ebc:	4613      	mov	r3, r2
 8007ebe:	009b      	lsls	r3, r3, #2
 8007ec0:	4413      	add	r3, r2
 8007ec2:	009b      	lsls	r3, r3, #2
 8007ec4:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 8007ec6:	e002      	b.n	8007ece <HAL_COMP_Init+0xc2>
      {
        wait_loop_index--;
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	3b01      	subs	r3, #1
 8007ecc:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	d1f9      	bne.n	8007ec8 <HAL_COMP_Init+0xbc>
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	4a37      	ldr	r2, [pc, #220]	@ (8007fb8 <HAL_COMP_Init+0x1ac>)
 8007eda:	4293      	cmp	r3, r2
 8007edc:	d012      	beq.n	8007f04 <HAL_COMP_Init+0xf8>
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	4a36      	ldr	r2, [pc, #216]	@ (8007fbc <HAL_COMP_Init+0x1b0>)
 8007ee4:	4293      	cmp	r3, r2
 8007ee6:	d00a      	beq.n	8007efe <HAL_COMP_Init+0xf2>
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	4a34      	ldr	r2, [pc, #208]	@ (8007fc0 <HAL_COMP_Init+0x1b4>)
 8007eee:	4293      	cmp	r3, r2
 8007ef0:	d102      	bne.n	8007ef8 <HAL_COMP_Init+0xec>
 8007ef2:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8007ef6:	e007      	b.n	8007f08 <HAL_COMP_Init+0xfc>
 8007ef8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8007efc:	e004      	b.n	8007f08 <HAL_COMP_Init+0xfc>
 8007efe:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8007f02:	e001      	b.n	8007f08 <HAL_COMP_Init+0xfc>
 8007f04:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8007f08:	613b      	str	r3, [r7, #16]

    /* Manage EXTI settings */
    if ((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	699b      	ldr	r3, [r3, #24]
 8007f0e:	f003 0303 	and.w	r3, r3, #3
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d037      	beq.n	8007f86 <HAL_COMP_Init+0x17a>
    {
      /* Configure EXTI rising edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	699b      	ldr	r3, [r3, #24]
 8007f1a:	f003 0310 	and.w	r3, r3, #16
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d003      	beq.n	8007f2a <HAL_COMP_Init+0x11e>
        else
        {
          LL_EXTI_EnableRisingTrig_0_31(exti_line);
        }
#else
        LL_EXTI_EnableRisingTrig_0_31(exti_line);
 8007f22:	6938      	ldr	r0, [r7, #16]
 8007f24:	f7ff ff00 	bl	8007d28 <LL_EXTI_EnableRisingTrig_0_31>
 8007f28:	e002      	b.n	8007f30 <HAL_COMP_Init+0x124>
        else
        {
          LL_EXTI_DisableRisingTrig_0_31(exti_line);
        }
#else
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
 8007f2a:	6938      	ldr	r0, [r7, #16]
 8007f2c:	f7ff ff0e 	bl	8007d4c <LL_EXTI_DisableRisingTrig_0_31>
#endif /* COMP7 */
      }

      /* Configure EXTI falling edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	699b      	ldr	r3, [r3, #24]
 8007f34:	f003 0320 	and.w	r3, r3, #32
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d003      	beq.n	8007f44 <HAL_COMP_Init+0x138>
        else
        {
          LL_EXTI_EnableFallingTrig_0_31(exti_line);
        }
#else
        LL_EXTI_EnableFallingTrig_0_31(exti_line);
 8007f3c:	6938      	ldr	r0, [r7, #16]
 8007f3e:	f7ff ff19 	bl	8007d74 <LL_EXTI_EnableFallingTrig_0_31>
 8007f42:	e002      	b.n	8007f4a <HAL_COMP_Init+0x13e>
        else
        {
          LL_EXTI_DisableFallingTrig_0_31(exti_line);
        }
#else
        LL_EXTI_DisableFallingTrig_0_31(exti_line);
 8007f44:	6938      	ldr	r0, [r7, #16]
 8007f46:	f7ff ff27 	bl	8007d98 <LL_EXTI_DisableFallingTrig_0_31>
      else
      {
        LL_EXTI_ClearFlag_0_31(exti_line);
      }
#else
      LL_EXTI_ClearFlag_0_31(exti_line);
 8007f4a:	6938      	ldr	r0, [r7, #16]
 8007f4c:	f7ff ff4e 	bl	8007dec <LL_EXTI_ClearFlag_0_31>
#endif /* COMP7 */

      /* Configure EXTI event mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	699b      	ldr	r3, [r3, #24]
 8007f54:	f003 0302 	and.w	r3, r3, #2
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	d003      	beq.n	8007f64 <HAL_COMP_Init+0x158>
        else
        {
          LL_EXTI_EnableEvent_0_31(exti_line);
        }
#else
        LL_EXTI_EnableEvent_0_31(exti_line);
 8007f5c:	6938      	ldr	r0, [r7, #16]
 8007f5e:	f7ff febd 	bl	8007cdc <LL_EXTI_EnableEvent_0_31>
 8007f62:	e002      	b.n	8007f6a <HAL_COMP_Init+0x15e>
        else
        {
          LL_EXTI_DisableEvent_0_31(exti_line);
        }
#else
        LL_EXTI_DisableEvent_0_31(exti_line);
 8007f64:	6938      	ldr	r0, [r7, #16]
 8007f66:	f7ff fecb 	bl	8007d00 <LL_EXTI_DisableEvent_0_31>
#endif /* COMP7 */
      }

      /* Configure EXTI interrupt mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	699b      	ldr	r3, [r3, #24]
 8007f6e:	f003 0301 	and.w	r3, r3, #1
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d003      	beq.n	8007f7e <HAL_COMP_Init+0x172>
        else
        {
          LL_EXTI_EnableIT_0_31(exti_line);
        }
#else
        LL_EXTI_EnableIT_0_31(exti_line);
 8007f76:	6938      	ldr	r0, [r7, #16]
 8007f78:	f7ff fe8a 	bl	8007c90 <LL_EXTI_EnableIT_0_31>
 8007f7c:	e009      	b.n	8007f92 <HAL_COMP_Init+0x186>
        else
        {
          LL_EXTI_DisableIT_0_31(exti_line);
        }
#else
        LL_EXTI_DisableIT_0_31(exti_line);
 8007f7e:	6938      	ldr	r0, [r7, #16]
 8007f80:	f7ff fe98 	bl	8007cb4 <LL_EXTI_DisableIT_0_31>
 8007f84:	e005      	b.n	8007f92 <HAL_COMP_Init+0x186>
      else
      {
        LL_EXTI_DisableEvent_0_31(exti_line);
      }
#else
      LL_EXTI_DisableEvent_0_31(exti_line);
 8007f86:	6938      	ldr	r0, [r7, #16]
 8007f88:	f7ff feba 	bl	8007d00 <LL_EXTI_DisableEvent_0_31>
      else
      {
        LL_EXTI_DisableIT_0_31(exti_line);
      }
#else
      LL_EXTI_DisableIT_0_31(exti_line);
 8007f8c:	6938      	ldr	r0, [r7, #16]
 8007f8e:	f7ff fe91 	bl	8007cb4 <LL_EXTI_DisableIT_0_31>
    }

    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	7f5b      	ldrb	r3, [r3, #29]
 8007f96:	b2db      	uxtb	r3, r3
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d102      	bne.n	8007fa2 <HAL_COMP_Init+0x196>
    {
      hcomp->State = HAL_COMP_STATE_READY;
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	2201      	movs	r2, #1
 8007fa0:	775a      	strb	r2, [r3, #29]
    }
  }

  return status;
 8007fa2:	7ffb      	ldrb	r3, [r7, #31]
}
 8007fa4:	4618      	mov	r0, r3
 8007fa6:	3720      	adds	r7, #32
 8007fa8:	46bd      	mov	sp, r7
 8007faa:	bd80      	pop	{r7, pc}
 8007fac:	ff007e0f 	.word	0xff007e0f
 8007fb0:	20000004 	.word	0x20000004
 8007fb4:	053e2d63 	.word	0x053e2d63
 8007fb8:	40010200 	.word	0x40010200
 8007fbc:	40010204 	.word	0x40010204
 8007fc0:	40010208 	.word	0x40010208

08007fc4 <HAL_COMP_Start>:
  * @brief  Start the comparator.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Start(COMP_HandleTypeDef *hcomp)
{
 8007fc4:	b480      	push	{r7}
 8007fc6:	b085      	sub	sp, #20
 8007fc8:	af00      	add	r7, sp, #0
 8007fca:	6078      	str	r0, [r7, #4]
  __IO uint32_t wait_loop_index = 0UL;
 8007fcc:	2300      	movs	r3, #0
 8007fce:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8007fd0:	2300      	movs	r3, #0
 8007fd2:	73fb      	strb	r3, [r7, #15]

  /* Check the COMP handle allocation and lock status */
  if (hcomp == NULL)
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d102      	bne.n	8007fe0 <HAL_COMP_Start+0x1c>
  {
    status = HAL_ERROR;
 8007fda:	2301      	movs	r3, #1
 8007fdc:	73fb      	strb	r3, [r7, #15]
 8007fde:	e02e      	b.n	800803e <HAL_COMP_Start+0x7a>
  }
  else if (__HAL_COMP_IS_LOCKED(hcomp))
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007fea:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007fee:	d102      	bne.n	8007ff6 <HAL_COMP_Start+0x32>
  {
    status = HAL_ERROR;
 8007ff0:	2301      	movs	r3, #1
 8007ff2:	73fb      	strb	r3, [r7, #15]
 8007ff4:	e023      	b.n	800803e <HAL_COMP_Start+0x7a>
  else
  {
    /* Check the parameter */
    assert_param(IS_COMP_ALL_INSTANCE(hcomp->Instance));

    if (hcomp->State == HAL_COMP_STATE_READY)
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	7f5b      	ldrb	r3, [r3, #29]
 8007ffa:	b2db      	uxtb	r3, r3
 8007ffc:	2b01      	cmp	r3, #1
 8007ffe:	d11c      	bne.n	800803a <HAL_COMP_Start+0x76>
    {
      /* Enable the selected comparator */
      SET_BIT(hcomp->Instance->CSR, COMP_CSR_EN);
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	681a      	ldr	r2, [r3, #0]
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	f042 0201 	orr.w	r2, r2, #1
 800800e:	601a      	str	r2, [r3, #0]

      /* Set HAL COMP handle state */
      hcomp->State = HAL_COMP_STATE_BUSY;
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	2202      	movs	r2, #2
 8008014:	775a      	strb	r2, [r3, #29]
      /* Note: Variable divided by 2 to compensate partially                  */
      /*       CPU processing cycles.                                         */
      /* Note: In case of system low frequency (below 1Mhz), short delay      */
      /*       of startup time (few us) is within CPU processing cycles       */
      /*       of following instructions.                                     */
      wait_loop_index = (COMP_DELAY_STARTUP_US * (SystemCoreClock / (1000000UL * 2UL)));
 8008016:	4b0d      	ldr	r3, [pc, #52]	@ (800804c <HAL_COMP_Start+0x88>)
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	4a0d      	ldr	r2, [pc, #52]	@ (8008050 <HAL_COMP_Start+0x8c>)
 800801c:	fba2 2303 	umull	r2, r3, r2, r3
 8008020:	0cda      	lsrs	r2, r3, #19
 8008022:	4613      	mov	r3, r2
 8008024:	009b      	lsls	r3, r3, #2
 8008026:	4413      	add	r3, r2
 8008028:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800802a:	e002      	b.n	8008032 <HAL_COMP_Start+0x6e>
      {
        wait_loop_index--;
 800802c:	68bb      	ldr	r3, [r7, #8]
 800802e:	3b01      	subs	r3, #1
 8008030:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8008032:	68bb      	ldr	r3, [r7, #8]
 8008034:	2b00      	cmp	r3, #0
 8008036:	d1f9      	bne.n	800802c <HAL_COMP_Start+0x68>
 8008038:	e001      	b.n	800803e <HAL_COMP_Start+0x7a>
      }
    }
    else
    {
      status = HAL_ERROR;
 800803a:	2301      	movs	r3, #1
 800803c:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800803e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008040:	4618      	mov	r0, r3
 8008042:	3714      	adds	r7, #20
 8008044:	46bd      	mov	sp, r7
 8008046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800804a:	4770      	bx	lr
 800804c:	20000004 	.word	0x20000004
 8008050:	431bde83 	.word	0x431bde83

08008054 <HAL_COMP_IRQHandler>:
  * @brief  Comparator IRQ handler.
  * @param  hcomp  COMP handle
  * @retval None
  */
void HAL_COMP_IRQHandler(COMP_HandleTypeDef *hcomp)
{
 8008054:	b580      	push	{r7, lr}
 8008056:	b084      	sub	sp, #16
 8008058:	af00      	add	r7, sp, #0
 800805a:	6078      	str	r0, [r7, #4]
  /* Get the EXTI line corresponding to the selected COMP instance */
  uint32_t exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	4a17      	ldr	r2, [pc, #92]	@ (80080c0 <HAL_COMP_IRQHandler+0x6c>)
 8008062:	4293      	cmp	r3, r2
 8008064:	d012      	beq.n	800808c <HAL_COMP_IRQHandler+0x38>
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	4a16      	ldr	r2, [pc, #88]	@ (80080c4 <HAL_COMP_IRQHandler+0x70>)
 800806c:	4293      	cmp	r3, r2
 800806e:	d00a      	beq.n	8008086 <HAL_COMP_IRQHandler+0x32>
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	4a14      	ldr	r2, [pc, #80]	@ (80080c8 <HAL_COMP_IRQHandler+0x74>)
 8008076:	4293      	cmp	r3, r2
 8008078:	d102      	bne.n	8008080 <HAL_COMP_IRQHandler+0x2c>
 800807a:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800807e:	e007      	b.n	8008090 <HAL_COMP_IRQHandler+0x3c>
 8008080:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8008084:	e004      	b.n	8008090 <HAL_COMP_IRQHandler+0x3c>
 8008086:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800808a:	e001      	b.n	8008090 <HAL_COMP_IRQHandler+0x3c>
 800808c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8008090:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_comp_exti_flag_set = 0UL;
 8008092:	2300      	movs	r3, #0
 8008094:	60fb      	str	r3, [r7, #12]
    {
      tmp_comp_exti_flag_set = 1UL;
    }
  }
#else
  if (LL_EXTI_IsActiveFlag_0_31(exti_line) != 0UL)
 8008096:	68b8      	ldr	r0, [r7, #8]
 8008098:	f7ff fe92 	bl	8007dc0 <LL_EXTI_IsActiveFlag_0_31>
 800809c:	4603      	mov	r3, r0
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d001      	beq.n	80080a6 <HAL_COMP_IRQHandler+0x52>
  {
    tmp_comp_exti_flag_set = 1UL;
 80080a2:	2301      	movs	r3, #1
 80080a4:	60fb      	str	r3, [r7, #12]
  }
#endif /* COMP7 */

  if (tmp_comp_exti_flag_set != 0UL)
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d005      	beq.n	80080b8 <HAL_COMP_IRQHandler+0x64>
    else
    {
      LL_EXTI_ClearFlag_0_31(exti_line);
    }
#else
    LL_EXTI_ClearFlag_0_31(exti_line);
 80080ac:	68b8      	ldr	r0, [r7, #8]
 80080ae:	f7ff fe9d 	bl	8007dec <LL_EXTI_ClearFlag_0_31>

    /* COMP trigger user callback */
#if (USE_HAL_COMP_REGISTER_CALLBACKS == 1)
    hcomp->TriggerCallback(hcomp);
#else
    HAL_COMP_TriggerCallback(hcomp);
 80080b2:	6878      	ldr	r0, [r7, #4]
 80080b4:	f000 f80a 	bl	80080cc <HAL_COMP_TriggerCallback>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
  }
}
 80080b8:	bf00      	nop
 80080ba:	3710      	adds	r7, #16
 80080bc:	46bd      	mov	sp, r7
 80080be:	bd80      	pop	{r7, pc}
 80080c0:	40010200 	.word	0x40010200
 80080c4:	40010204 	.word	0x40010204
 80080c8:	40010208 	.word	0x40010208

080080cc <HAL_COMP_TriggerCallback>:
  * @brief  Comparator trigger callback.
  * @param  hcomp  COMP handle
  * @retval None
  */
__weak void HAL_COMP_TriggerCallback(COMP_HandleTypeDef *hcomp)
{
 80080cc:	b480      	push	{r7}
 80080ce:	b083      	sub	sp, #12
 80080d0:	af00      	add	r7, sp, #0
 80080d2:	6078      	str	r0, [r7, #4]
  UNUSED(hcomp);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_COMP_TriggerCallback should be implemented in the user file
   */
}
 80080d4:	bf00      	nop
 80080d6:	370c      	adds	r7, #12
 80080d8:	46bd      	mov	sp, r7
 80080da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080de:	4770      	bx	lr

080080e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80080e0:	b480      	push	{r7}
 80080e2:	b085      	sub	sp, #20
 80080e4:	af00      	add	r7, sp, #0
 80080e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	f003 0307 	and.w	r3, r3, #7
 80080ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80080f0:	4b0c      	ldr	r3, [pc, #48]	@ (8008124 <__NVIC_SetPriorityGrouping+0x44>)
 80080f2:	68db      	ldr	r3, [r3, #12]
 80080f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80080f6:	68ba      	ldr	r2, [r7, #8]
 80080f8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80080fc:	4013      	ands	r3, r2
 80080fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8008104:	68bb      	ldr	r3, [r7, #8]
 8008106:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8008108:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800810c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008110:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8008112:	4a04      	ldr	r2, [pc, #16]	@ (8008124 <__NVIC_SetPriorityGrouping+0x44>)
 8008114:	68bb      	ldr	r3, [r7, #8]
 8008116:	60d3      	str	r3, [r2, #12]
}
 8008118:	bf00      	nop
 800811a:	3714      	adds	r7, #20
 800811c:	46bd      	mov	sp, r7
 800811e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008122:	4770      	bx	lr
 8008124:	e000ed00 	.word	0xe000ed00

08008128 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8008128:	b480      	push	{r7}
 800812a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800812c:	4b04      	ldr	r3, [pc, #16]	@ (8008140 <__NVIC_GetPriorityGrouping+0x18>)
 800812e:	68db      	ldr	r3, [r3, #12]
 8008130:	0a1b      	lsrs	r3, r3, #8
 8008132:	f003 0307 	and.w	r3, r3, #7
}
 8008136:	4618      	mov	r0, r3
 8008138:	46bd      	mov	sp, r7
 800813a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800813e:	4770      	bx	lr
 8008140:	e000ed00 	.word	0xe000ed00

08008144 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008144:	b480      	push	{r7}
 8008146:	b083      	sub	sp, #12
 8008148:	af00      	add	r7, sp, #0
 800814a:	4603      	mov	r3, r0
 800814c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800814e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008152:	2b00      	cmp	r3, #0
 8008154:	db0b      	blt.n	800816e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008156:	79fb      	ldrb	r3, [r7, #7]
 8008158:	f003 021f 	and.w	r2, r3, #31
 800815c:	4907      	ldr	r1, [pc, #28]	@ (800817c <__NVIC_EnableIRQ+0x38>)
 800815e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008162:	095b      	lsrs	r3, r3, #5
 8008164:	2001      	movs	r0, #1
 8008166:	fa00 f202 	lsl.w	r2, r0, r2
 800816a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800816e:	bf00      	nop
 8008170:	370c      	adds	r7, #12
 8008172:	46bd      	mov	sp, r7
 8008174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008178:	4770      	bx	lr
 800817a:	bf00      	nop
 800817c:	e000e100 	.word	0xe000e100

08008180 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8008180:	b480      	push	{r7}
 8008182:	b083      	sub	sp, #12
 8008184:	af00      	add	r7, sp, #0
 8008186:	4603      	mov	r3, r0
 8008188:	6039      	str	r1, [r7, #0]
 800818a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800818c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008190:	2b00      	cmp	r3, #0
 8008192:	db0a      	blt.n	80081aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008194:	683b      	ldr	r3, [r7, #0]
 8008196:	b2da      	uxtb	r2, r3
 8008198:	490c      	ldr	r1, [pc, #48]	@ (80081cc <__NVIC_SetPriority+0x4c>)
 800819a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800819e:	0112      	lsls	r2, r2, #4
 80081a0:	b2d2      	uxtb	r2, r2
 80081a2:	440b      	add	r3, r1
 80081a4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80081a8:	e00a      	b.n	80081c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80081aa:	683b      	ldr	r3, [r7, #0]
 80081ac:	b2da      	uxtb	r2, r3
 80081ae:	4908      	ldr	r1, [pc, #32]	@ (80081d0 <__NVIC_SetPriority+0x50>)
 80081b0:	79fb      	ldrb	r3, [r7, #7]
 80081b2:	f003 030f 	and.w	r3, r3, #15
 80081b6:	3b04      	subs	r3, #4
 80081b8:	0112      	lsls	r2, r2, #4
 80081ba:	b2d2      	uxtb	r2, r2
 80081bc:	440b      	add	r3, r1
 80081be:	761a      	strb	r2, [r3, #24]
}
 80081c0:	bf00      	nop
 80081c2:	370c      	adds	r7, #12
 80081c4:	46bd      	mov	sp, r7
 80081c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ca:	4770      	bx	lr
 80081cc:	e000e100 	.word	0xe000e100
 80081d0:	e000ed00 	.word	0xe000ed00

080081d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80081d4:	b480      	push	{r7}
 80081d6:	b089      	sub	sp, #36	@ 0x24
 80081d8:	af00      	add	r7, sp, #0
 80081da:	60f8      	str	r0, [r7, #12]
 80081dc:	60b9      	str	r1, [r7, #8]
 80081de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	f003 0307 	and.w	r3, r3, #7
 80081e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80081e8:	69fb      	ldr	r3, [r7, #28]
 80081ea:	f1c3 0307 	rsb	r3, r3, #7
 80081ee:	2b04      	cmp	r3, #4
 80081f0:	bf28      	it	cs
 80081f2:	2304      	movcs	r3, #4
 80081f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80081f6:	69fb      	ldr	r3, [r7, #28]
 80081f8:	3304      	adds	r3, #4
 80081fa:	2b06      	cmp	r3, #6
 80081fc:	d902      	bls.n	8008204 <NVIC_EncodePriority+0x30>
 80081fe:	69fb      	ldr	r3, [r7, #28]
 8008200:	3b03      	subs	r3, #3
 8008202:	e000      	b.n	8008206 <NVIC_EncodePriority+0x32>
 8008204:	2300      	movs	r3, #0
 8008206:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008208:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800820c:	69bb      	ldr	r3, [r7, #24]
 800820e:	fa02 f303 	lsl.w	r3, r2, r3
 8008212:	43da      	mvns	r2, r3
 8008214:	68bb      	ldr	r3, [r7, #8]
 8008216:	401a      	ands	r2, r3
 8008218:	697b      	ldr	r3, [r7, #20]
 800821a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800821c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8008220:	697b      	ldr	r3, [r7, #20]
 8008222:	fa01 f303 	lsl.w	r3, r1, r3
 8008226:	43d9      	mvns	r1, r3
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800822c:	4313      	orrs	r3, r2
         );
}
 800822e:	4618      	mov	r0, r3
 8008230:	3724      	adds	r7, #36	@ 0x24
 8008232:	46bd      	mov	sp, r7
 8008234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008238:	4770      	bx	lr
	...

0800823c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800823c:	b580      	push	{r7, lr}
 800823e:	b082      	sub	sp, #8
 8008240:	af00      	add	r7, sp, #0
 8008242:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	3b01      	subs	r3, #1
 8008248:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800824c:	d301      	bcc.n	8008252 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800824e:	2301      	movs	r3, #1
 8008250:	e00f      	b.n	8008272 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8008252:	4a0a      	ldr	r2, [pc, #40]	@ (800827c <SysTick_Config+0x40>)
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	3b01      	subs	r3, #1
 8008258:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800825a:	210f      	movs	r1, #15
 800825c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008260:	f7ff ff8e 	bl	8008180 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8008264:	4b05      	ldr	r3, [pc, #20]	@ (800827c <SysTick_Config+0x40>)
 8008266:	2200      	movs	r2, #0
 8008268:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800826a:	4b04      	ldr	r3, [pc, #16]	@ (800827c <SysTick_Config+0x40>)
 800826c:	2207      	movs	r2, #7
 800826e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8008270:	2300      	movs	r3, #0
}
 8008272:	4618      	mov	r0, r3
 8008274:	3708      	adds	r7, #8
 8008276:	46bd      	mov	sp, r7
 8008278:	bd80      	pop	{r7, pc}
 800827a:	bf00      	nop
 800827c:	e000e010 	.word	0xe000e010

08008280 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008280:	b580      	push	{r7, lr}
 8008282:	b082      	sub	sp, #8
 8008284:	af00      	add	r7, sp, #0
 8008286:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8008288:	6878      	ldr	r0, [r7, #4]
 800828a:	f7ff ff29 	bl	80080e0 <__NVIC_SetPriorityGrouping>
}
 800828e:	bf00      	nop
 8008290:	3708      	adds	r7, #8
 8008292:	46bd      	mov	sp, r7
 8008294:	bd80      	pop	{r7, pc}

08008296 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8008296:	b580      	push	{r7, lr}
 8008298:	b086      	sub	sp, #24
 800829a:	af00      	add	r7, sp, #0
 800829c:	4603      	mov	r3, r0
 800829e:	60b9      	str	r1, [r7, #8]
 80082a0:	607a      	str	r2, [r7, #4]
 80082a2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80082a4:	f7ff ff40 	bl	8008128 <__NVIC_GetPriorityGrouping>
 80082a8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80082aa:	687a      	ldr	r2, [r7, #4]
 80082ac:	68b9      	ldr	r1, [r7, #8]
 80082ae:	6978      	ldr	r0, [r7, #20]
 80082b0:	f7ff ff90 	bl	80081d4 <NVIC_EncodePriority>
 80082b4:	4602      	mov	r2, r0
 80082b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80082ba:	4611      	mov	r1, r2
 80082bc:	4618      	mov	r0, r3
 80082be:	f7ff ff5f 	bl	8008180 <__NVIC_SetPriority>
}
 80082c2:	bf00      	nop
 80082c4:	3718      	adds	r7, #24
 80082c6:	46bd      	mov	sp, r7
 80082c8:	bd80      	pop	{r7, pc}

080082ca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80082ca:	b580      	push	{r7, lr}
 80082cc:	b082      	sub	sp, #8
 80082ce:	af00      	add	r7, sp, #0
 80082d0:	4603      	mov	r3, r0
 80082d2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80082d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80082d8:	4618      	mov	r0, r3
 80082da:	f7ff ff33 	bl	8008144 <__NVIC_EnableIRQ>
}
 80082de:	bf00      	nop
 80082e0:	3708      	adds	r7, #8
 80082e2:	46bd      	mov	sp, r7
 80082e4:	bd80      	pop	{r7, pc}

080082e6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80082e6:	b580      	push	{r7, lr}
 80082e8:	b082      	sub	sp, #8
 80082ea:	af00      	add	r7, sp, #0
 80082ec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80082ee:	6878      	ldr	r0, [r7, #4]
 80082f0:	f7ff ffa4 	bl	800823c <SysTick_Config>
 80082f4:	4603      	mov	r3, r0
}
 80082f6:	4618      	mov	r0, r3
 80082f8:	3708      	adds	r7, #8
 80082fa:	46bd      	mov	sp, r7
 80082fc:	bd80      	pop	{r7, pc}

080082fe <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80082fe:	b580      	push	{r7, lr}
 8008300:	b082      	sub	sp, #8
 8008302:	af00      	add	r7, sp, #0
 8008304:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	2b00      	cmp	r3, #0
 800830a:	d101      	bne.n	8008310 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 800830c:	2301      	movs	r3, #1
 800830e:	e014      	b.n	800833a <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	791b      	ldrb	r3, [r3, #4]
 8008314:	b2db      	uxtb	r3, r3
 8008316:	2b00      	cmp	r3, #0
 8008318:	d105      	bne.n	8008326 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	2200      	movs	r2, #0
 800831e:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8008320:	6878      	ldr	r0, [r7, #4]
 8008322:	f7fb fcc5 	bl	8003cb0 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	2202      	movs	r2, #2
 800832a:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	2200      	movs	r2, #0
 8008330:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	2201      	movs	r2, #1
 8008336:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8008338:	2300      	movs	r3, #0
}
 800833a:	4618      	mov	r0, r3
 800833c:	3708      	adds	r7, #8
 800833e:	46bd      	mov	sp, r7
 8008340:	bd80      	pop	{r7, pc}
	...

08008344 <HAL_DAC_Start>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8008344:	b480      	push	{r7}
 8008346:	b085      	sub	sp, #20
 8008348:	af00      	add	r7, sp, #0
 800834a:	6078      	str	r0, [r7, #4]
 800834c:	6039      	str	r1, [r7, #0]
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	2b00      	cmp	r3, #0
 8008352:	d101      	bne.n	8008358 <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 8008354:	2301      	movs	r3, #1
 8008356:	e056      	b.n	8008406 <HAL_DAC_Start+0xc2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	795b      	ldrb	r3, [r3, #5]
 800835c:	2b01      	cmp	r3, #1
 800835e:	d101      	bne.n	8008364 <HAL_DAC_Start+0x20>
 8008360:	2302      	movs	r3, #2
 8008362:	e050      	b.n	8008406 <HAL_DAC_Start+0xc2>
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	2201      	movs	r2, #1
 8008368:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	2202      	movs	r2, #2
 800836e:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	6819      	ldr	r1, [r3, #0]
 8008376:	683b      	ldr	r3, [r7, #0]
 8008378:	f003 0310 	and.w	r3, r3, #16
 800837c:	2201      	movs	r2, #1
 800837e:	409a      	lsls	r2, r3
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	430a      	orrs	r2, r1
 8008386:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  /* Wait loop initialization and execution */
  /* Note: Variable divided by 2 to compensate partially CPU processing cycles, scaling in us split to not exceed 32 */
  /*       bits register capacity and handle low frequency. */
  wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8008388:	4b22      	ldr	r3, [pc, #136]	@ (8008414 <HAL_DAC_Start+0xd0>)
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	099b      	lsrs	r3, r3, #6
 800838e:	4a22      	ldr	r2, [pc, #136]	@ (8008418 <HAL_DAC_Start+0xd4>)
 8008390:	fba2 2303 	umull	r2, r3, r2, r3
 8008394:	099b      	lsrs	r3, r3, #6
 8008396:	3301      	adds	r3, #1
 8008398:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 800839a:	e002      	b.n	80083a2 <HAL_DAC_Start+0x5e>
  {
    wait_loop_index--;
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	3b01      	subs	r3, #1
 80083a0:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	d1f9      	bne.n	800839c <HAL_DAC_Start+0x58>
  }

  if (Channel == DAC_CHANNEL_1)
 80083a8:	683b      	ldr	r3, [r7, #0]
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d10f      	bne.n	80083ce <HAL_DAC_Start+0x8a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 80083b8:	2b02      	cmp	r3, #2
 80083ba:	d11d      	bne.n	80083f8 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	685a      	ldr	r2, [r3, #4]
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	f042 0201 	orr.w	r2, r2, #1
 80083ca:	605a      	str	r2, [r3, #4]
 80083cc:	e014      	b.n	80083f8 <HAL_DAC_Start+0xb4>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 80083d8:	683b      	ldr	r3, [r7, #0]
 80083da:	f003 0310 	and.w	r3, r3, #16
 80083de:	2102      	movs	r1, #2
 80083e0:	fa01 f303 	lsl.w	r3, r1, r3
 80083e4:	429a      	cmp	r2, r3
 80083e6:	d107      	bne.n	80083f8 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	685a      	ldr	r2, [r3, #4]
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	f042 0202 	orr.w	r2, r2, #2
 80083f6:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	2201      	movs	r2, #1
 80083fc:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	2200      	movs	r2, #0
 8008402:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8008404:	2300      	movs	r3, #0
}
 8008406:	4618      	mov	r0, r3
 8008408:	3714      	adds	r7, #20
 800840a:	46bd      	mov	sp, r7
 800840c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008410:	4770      	bx	lr
 8008412:	bf00      	nop
 8008414:	20000004 	.word	0x20000004
 8008418:	053e2d63 	.word	0x053e2d63

0800841c <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 800841c:	b580      	push	{r7, lr}
 800841e:	b084      	sub	sp, #16
 8008420:	af00      	add	r7, sp, #0
 8008422:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hdac->Instance->CR;
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = hdac->Instance->SR;
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008432:	60bb      	str	r3, [r7, #8]

  if ((itsource & DAC_IT_DMAUDR1) == DAC_IT_DMAUDR1)
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800843a:	2b00      	cmp	r3, #0
 800843c:	d01d      	beq.n	800847a <HAL_DAC_IRQHandler+0x5e>
  {
    /* Check underrun flag of DAC channel 1 */
    if ((itflag & DAC_FLAG_DMAUDR1) == DAC_FLAG_DMAUDR1)
 800843e:	68bb      	ldr	r3, [r7, #8]
 8008440:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008444:	2b00      	cmp	r3, #0
 8008446:	d018      	beq.n	800847a <HAL_DAC_IRQHandler+0x5e>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	2204      	movs	r2, #4
 800844c:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	691b      	ldr	r3, [r3, #16]
 8008452:	f043 0201 	orr.w	r2, r3, #1
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8008462:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel1 DMA request */
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN1);
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	681a      	ldr	r2, [r3, #0]
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8008472:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8008474:	6878      	ldr	r0, [r7, #4]
 8008476:	f000 f854 	bl	8008522 <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }


  if ((itsource & DAC_IT_DMAUDR2) == DAC_IT_DMAUDR2)
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008480:	2b00      	cmp	r3, #0
 8008482:	d01d      	beq.n	80084c0 <HAL_DAC_IRQHandler+0xa4>
  {
    /* Check underrun flag of DAC channel 2 */
    if ((itflag & DAC_FLAG_DMAUDR2) == DAC_FLAG_DMAUDR2)
 8008484:	68bb      	ldr	r3, [r7, #8]
 8008486:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800848a:	2b00      	cmp	r3, #0
 800848c:	d018      	beq.n	80084c0 <HAL_DAC_IRQHandler+0xa4>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	2204      	movs	r2, #4
 8008492:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	691b      	ldr	r3, [r3, #16]
 8008498:	f043 0202 	orr.w	r2, r3, #2
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 80084a8:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel2 DMA request */
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN2);
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	681a      	ldr	r2, [r3, #0]
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 80084b8:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 80084ba:	6878      	ldr	r0, [r7, #4]
 80084bc:	f000 f9f6 	bl	80088ac <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }

}
 80084c0:	bf00      	nop
 80084c2:	3710      	adds	r7, #16
 80084c4:	46bd      	mov	sp, r7
 80084c6:	bd80      	pop	{r7, pc}

080084c8 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 80084c8:	b480      	push	{r7}
 80084ca:	b087      	sub	sp, #28
 80084cc:	af00      	add	r7, sp, #0
 80084ce:	60f8      	str	r0, [r7, #12]
 80084d0:	60b9      	str	r1, [r7, #8]
 80084d2:	607a      	str	r2, [r7, #4]
 80084d4:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 80084d6:	2300      	movs	r3, #0
 80084d8:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d101      	bne.n	80084e4 <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 80084e0:	2301      	movs	r3, #1
 80084e2:	e018      	b.n	8008516 <HAL_DAC_SetValue+0x4e>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 80084f0:	68bb      	ldr	r3, [r7, #8]
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d105      	bne.n	8008502 <HAL_DAC_SetValue+0x3a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 80084f6:	697a      	ldr	r2, [r7, #20]
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	4413      	add	r3, r2
 80084fc:	3308      	adds	r3, #8
 80084fe:	617b      	str	r3, [r7, #20]
 8008500:	e004      	b.n	800850c <HAL_DAC_SetValue+0x44>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8008502:	697a      	ldr	r2, [r7, #20]
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	4413      	add	r3, r2
 8008508:	3314      	adds	r3, #20
 800850a:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 800850c:	697b      	ldr	r3, [r7, #20]
 800850e:	461a      	mov	r2, r3
 8008510:	683b      	ldr	r3, [r7, #0]
 8008512:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8008514:	2300      	movs	r3, #0
}
 8008516:	4618      	mov	r0, r3
 8008518:	371c      	adds	r7, #28
 800851a:	46bd      	mov	sp, r7
 800851c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008520:	4770      	bx	lr

08008522 <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8008522:	b480      	push	{r7}
 8008524:	b083      	sub	sp, #12
 8008526:	af00      	add	r7, sp, #0
 8008528:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 800852a:	bf00      	nop
 800852c:	370c      	adds	r7, #12
 800852e:	46bd      	mov	sp, r7
 8008530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008534:	4770      	bx	lr
	...

08008538 <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8008538:	b580      	push	{r7, lr}
 800853a:	b08a      	sub	sp, #40	@ 0x28
 800853c:	af00      	add	r7, sp, #0
 800853e:	60f8      	str	r0, [r7, #12]
 8008540:	60b9      	str	r1, [r7, #8]
 8008542:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008544:	2300      	movs	r3, #0
 8008546:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	2b00      	cmp	r3, #0
 800854c:	d002      	beq.n	8008554 <HAL_DAC_ConfigChannel+0x1c>
 800854e:	68bb      	ldr	r3, [r7, #8]
 8008550:	2b00      	cmp	r3, #0
 8008552:	d101      	bne.n	8008558 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8008554:	2301      	movs	r3, #1
 8008556:	e1a1      	b.n	800889c <HAL_DAC_ConfigChannel+0x364>
  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
  {
    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
  }
  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 8008558:	68bb      	ldr	r3, [r7, #8]
 800855a:	689b      	ldr	r3, [r3, #8]
 800855c:	2b04      	cmp	r3, #4
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	795b      	ldrb	r3, [r3, #5]
 8008562:	2b01      	cmp	r3, #1
 8008564:	d101      	bne.n	800856a <HAL_DAC_ConfigChannel+0x32>
 8008566:	2302      	movs	r3, #2
 8008568:	e198      	b.n	800889c <HAL_DAC_ConfigChannel+0x364>
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	2201      	movs	r2, #1
 800856e:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	2202      	movs	r2, #2
 8008574:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8008576:	68bb      	ldr	r3, [r7, #8]
 8008578:	689b      	ldr	r3, [r3, #8]
 800857a:	2b04      	cmp	r3, #4
 800857c:	d17a      	bne.n	8008674 <HAL_DAC_ConfigChannel+0x13c>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 800857e:	f7fc fe3f 	bl	8005200 <HAL_GetTick>
 8008582:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	2b00      	cmp	r3, #0
 8008588:	d13d      	bne.n	8008606 <HAL_DAC_ConfigChannel+0xce>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800858a:	e018      	b.n	80085be <HAL_DAC_ConfigChannel+0x86>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800858c:	f7fc fe38 	bl	8005200 <HAL_GetTick>
 8008590:	4602      	mov	r2, r0
 8008592:	69bb      	ldr	r3, [r7, #24]
 8008594:	1ad3      	subs	r3, r2, r3
 8008596:	2b01      	cmp	r3, #1
 8008598:	d911      	bls.n	80085be <HAL_DAC_ConfigChannel+0x86>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80085a0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d00a      	beq.n	80085be <HAL_DAC_ConfigChannel+0x86>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	691b      	ldr	r3, [r3, #16]
 80085ac:	f043 0208 	orr.w	r2, r3, #8
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	2203      	movs	r2, #3
 80085b8:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80085ba:	2303      	movs	r3, #3
 80085bc:	e16e      	b.n	800889c <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80085c4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d1df      	bne.n	800858c <HAL_DAC_ConfigChannel+0x54>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	68ba      	ldr	r2, [r7, #8]
 80085d2:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80085d4:	641a      	str	r2, [r3, #64]	@ 0x40
 80085d6:	e020      	b.n	800861a <HAL_DAC_ConfigChannel+0xe2>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80085d8:	f7fc fe12 	bl	8005200 <HAL_GetTick>
 80085dc:	4602      	mov	r2, r0
 80085de:	69bb      	ldr	r3, [r7, #24]
 80085e0:	1ad3      	subs	r3, r2, r3
 80085e2:	2b01      	cmp	r3, #1
 80085e4:	d90f      	bls.n	8008606 <HAL_DAC_ConfigChannel+0xce>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	da0a      	bge.n	8008606 <HAL_DAC_ConfigChannel+0xce>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	691b      	ldr	r3, [r3, #16]
 80085f4:	f043 0208 	orr.w	r2, r3, #8
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	2203      	movs	r2, #3
 8008600:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8008602:	2303      	movs	r3, #3
 8008604:	e14a      	b.n	800889c <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800860c:	2b00      	cmp	r3, #0
 800860e:	dbe3      	blt.n	80085d8 <HAL_DAC_ConfigChannel+0xa0>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	68ba      	ldr	r2, [r7, #8]
 8008616:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8008618:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	f003 0310 	and.w	r3, r3, #16
 8008626:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 800862a:	fa01 f303 	lsl.w	r3, r1, r3
 800862e:	43db      	mvns	r3, r3
 8008630:	ea02 0103 	and.w	r1, r2, r3
 8008634:	68bb      	ldr	r3, [r7, #8]
 8008636:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	f003 0310 	and.w	r3, r3, #16
 800863e:	409a      	lsls	r2, r3
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	430a      	orrs	r2, r1
 8008646:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	f003 0310 	and.w	r3, r3, #16
 8008654:	21ff      	movs	r1, #255	@ 0xff
 8008656:	fa01 f303 	lsl.w	r3, r1, r3
 800865a:	43db      	mvns	r3, r3
 800865c:	ea02 0103 	and.w	r1, r2, r3
 8008660:	68bb      	ldr	r3, [r7, #8]
 8008662:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	f003 0310 	and.w	r3, r3, #16
 800866a:	409a      	lsls	r2, r3
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	430a      	orrs	r2, r1
 8008672:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8008674:	68bb      	ldr	r3, [r7, #8]
 8008676:	69db      	ldr	r3, [r3, #28]
 8008678:	2b01      	cmp	r3, #1
 800867a:	d11d      	bne.n	80086b8 <HAL_DAC_ConfigChannel+0x180>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008682:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	f003 0310 	and.w	r3, r3, #16
 800868a:	221f      	movs	r2, #31
 800868c:	fa02 f303 	lsl.w	r3, r2, r3
 8008690:	43db      	mvns	r3, r3
 8008692:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008694:	4013      	ands	r3, r2
 8008696:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8008698:	68bb      	ldr	r3, [r7, #8]
 800869a:	6a1b      	ldr	r3, [r3, #32]
 800869c:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	f003 0310 	and.w	r3, r3, #16
 80086a4:	697a      	ldr	r2, [r7, #20]
 80086a6:	fa02 f303 	lsl.w	r3, r2, r3
 80086aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80086ac:	4313      	orrs	r3, r2
 80086ae:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80086b6:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80086be:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	f003 0310 	and.w	r3, r3, #16
 80086c6:	2207      	movs	r2, #7
 80086c8:	fa02 f303 	lsl.w	r3, r2, r3
 80086cc:	43db      	mvns	r3, r3
 80086ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80086d0:	4013      	ands	r3, r2
 80086d2:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 80086d4:	68bb      	ldr	r3, [r7, #8]
 80086d6:	699b      	ldr	r3, [r3, #24]
 80086d8:	2b01      	cmp	r3, #1
 80086da:	d102      	bne.n	80086e2 <HAL_DAC_ConfigChannel+0x1aa>
  {
    connectOnChip = 0x00000000UL;
 80086dc:	2300      	movs	r3, #0
 80086de:	623b      	str	r3, [r7, #32]
 80086e0:	e00f      	b.n	8008702 <HAL_DAC_ConfigChannel+0x1ca>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 80086e2:	68bb      	ldr	r3, [r7, #8]
 80086e4:	699b      	ldr	r3, [r3, #24]
 80086e6:	2b02      	cmp	r3, #2
 80086e8:	d102      	bne.n	80086f0 <HAL_DAC_ConfigChannel+0x1b8>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 80086ea:	2301      	movs	r3, #1
 80086ec:	623b      	str	r3, [r7, #32]
 80086ee:	e008      	b.n	8008702 <HAL_DAC_ConfigChannel+0x1ca>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 80086f0:	68bb      	ldr	r3, [r7, #8]
 80086f2:	695b      	ldr	r3, [r3, #20]
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	d102      	bne.n	80086fe <HAL_DAC_ConfigChannel+0x1c6>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 80086f8:	2301      	movs	r3, #1
 80086fa:	623b      	str	r3, [r7, #32]
 80086fc:	e001      	b.n	8008702 <HAL_DAC_ConfigChannel+0x1ca>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 80086fe:	2300      	movs	r3, #0
 8008700:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8008702:	68bb      	ldr	r3, [r7, #8]
 8008704:	689a      	ldr	r2, [r3, #8]
 8008706:	68bb      	ldr	r3, [r7, #8]
 8008708:	695b      	ldr	r3, [r3, #20]
 800870a:	4313      	orrs	r3, r2
 800870c:	6a3a      	ldr	r2, [r7, #32]
 800870e:	4313      	orrs	r3, r2
 8008710:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	f003 0310 	and.w	r3, r3, #16
 8008718:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800871c:	fa02 f303 	lsl.w	r3, r2, r3
 8008720:	43db      	mvns	r3, r3
 8008722:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008724:	4013      	ands	r3, r2
 8008726:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8008728:	68bb      	ldr	r3, [r7, #8]
 800872a:	791b      	ldrb	r3, [r3, #4]
 800872c:	2b01      	cmp	r3, #1
 800872e:	d102      	bne.n	8008736 <HAL_DAC_ConfigChannel+0x1fe>
 8008730:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8008734:	e000      	b.n	8008738 <HAL_DAC_ConfigChannel+0x200>
 8008736:	2300      	movs	r3, #0
 8008738:	697a      	ldr	r2, [r7, #20]
 800873a:	4313      	orrs	r3, r2
 800873c:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	f003 0310 	and.w	r3, r3, #16
 8008744:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008748:	fa02 f303 	lsl.w	r3, r2, r3
 800874c:	43db      	mvns	r3, r3
 800874e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008750:	4013      	ands	r3, r2
 8008752:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8008754:	68bb      	ldr	r3, [r7, #8]
 8008756:	795b      	ldrb	r3, [r3, #5]
 8008758:	2b01      	cmp	r3, #1
 800875a:	d102      	bne.n	8008762 <HAL_DAC_ConfigChannel+0x22a>
 800875c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008760:	e000      	b.n	8008764 <HAL_DAC_ConfigChannel+0x22c>
 8008762:	2300      	movs	r3, #0
 8008764:	697a      	ldr	r2, [r7, #20]
 8008766:	4313      	orrs	r3, r2
 8008768:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 800876a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800876c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8008770:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8008772:	68bb      	ldr	r3, [r7, #8]
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	2b02      	cmp	r3, #2
 8008778:	d114      	bne.n	80087a4 <HAL_DAC_ConfigChannel+0x26c>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 800877a:	f001 fbf7 	bl	8009f6c <HAL_RCC_GetHCLKFreq>
 800877e:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8008780:	693b      	ldr	r3, [r7, #16]
 8008782:	4a48      	ldr	r2, [pc, #288]	@ (80088a4 <HAL_DAC_ConfigChannel+0x36c>)
 8008784:	4293      	cmp	r3, r2
 8008786:	d904      	bls.n	8008792 <HAL_DAC_ConfigChannel+0x25a>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8008788:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800878a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800878e:	627b      	str	r3, [r7, #36]	@ 0x24
 8008790:	e00f      	b.n	80087b2 <HAL_DAC_ConfigChannel+0x27a>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8008792:	693b      	ldr	r3, [r7, #16]
 8008794:	4a44      	ldr	r2, [pc, #272]	@ (80088a8 <HAL_DAC_ConfigChannel+0x370>)
 8008796:	4293      	cmp	r3, r2
 8008798:	d90a      	bls.n	80087b0 <HAL_DAC_ConfigChannel+0x278>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 800879a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800879c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80087a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80087a2:	e006      	b.n	80087b2 <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 80087a4:	68bb      	ldr	r3, [r7, #8]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80087aa:	4313      	orrs	r3, r2
 80087ac:	627b      	str	r3, [r7, #36]	@ 0x24
 80087ae:	e000      	b.n	80087b2 <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 80087b0:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	f003 0310 	and.w	r3, r3, #16
 80087b8:	697a      	ldr	r2, [r7, #20]
 80087ba:	fa02 f303 	lsl.w	r3, r2, r3
 80087be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80087c0:	4313      	orrs	r3, r2
 80087c2:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80087ca:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80087cc:	68fb      	ldr	r3, [r7, #12]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	6819      	ldr	r1, [r3, #0]
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	f003 0310 	and.w	r3, r3, #16
 80087d8:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80087dc:	fa02 f303 	lsl.w	r3, r2, r3
 80087e0:	43da      	mvns	r2, r3
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	400a      	ands	r2, r1
 80087e8:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80087ea:	68fb      	ldr	r3, [r7, #12]
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	f003 0310 	and.w	r3, r3, #16
 80087f8:	f640 72fe 	movw	r2, #4094	@ 0xffe
 80087fc:	fa02 f303 	lsl.w	r3, r2, r3
 8008800:	43db      	mvns	r3, r3
 8008802:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008804:	4013      	ands	r3, r2
 8008806:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8008808:	68bb      	ldr	r3, [r7, #8]
 800880a:	68db      	ldr	r3, [r3, #12]
 800880c:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	f003 0310 	and.w	r3, r3, #16
 8008814:	697a      	ldr	r2, [r7, #20]
 8008816:	fa02 f303 	lsl.w	r3, r2, r3
 800881a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800881c:	4313      	orrs	r3, r2
 800881e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008826:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	6819      	ldr	r1, [r3, #0]
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	f003 0310 	and.w	r3, r3, #16
 8008834:	22c0      	movs	r2, #192	@ 0xc0
 8008836:	fa02 f303 	lsl.w	r3, r2, r3
 800883a:	43da      	mvns	r2, r3
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	400a      	ands	r2, r1
 8008842:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8008844:	68bb      	ldr	r3, [r7, #8]
 8008846:	68db      	ldr	r3, [r3, #12]
 8008848:	089b      	lsrs	r3, r3, #2
 800884a:	f003 030f 	and.w	r3, r3, #15
 800884e:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8008850:	68bb      	ldr	r3, [r7, #8]
 8008852:	691b      	ldr	r3, [r3, #16]
 8008854:	089b      	lsrs	r3, r3, #2
 8008856:	021b      	lsls	r3, r3, #8
 8008858:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800885c:	697a      	ldr	r2, [r7, #20]
 800885e:	4313      	orrs	r3, r2
 8008860:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	f003 0310 	and.w	r3, r3, #16
 800886e:	f640 710f 	movw	r1, #3855	@ 0xf0f
 8008872:	fa01 f303 	lsl.w	r3, r1, r3
 8008876:	43db      	mvns	r3, r3
 8008878:	ea02 0103 	and.w	r1, r2, r3
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	f003 0310 	and.w	r3, r3, #16
 8008882:	697a      	ldr	r2, [r7, #20]
 8008884:	409a      	lsls	r2, r3
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	430a      	orrs	r2, r1
 800888c:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	2201      	movs	r2, #1
 8008892:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	2200      	movs	r2, #0
 8008898:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 800889a:	7ffb      	ldrb	r3, [r7, #31]
}
 800889c:	4618      	mov	r0, r3
 800889e:	3728      	adds	r7, #40	@ 0x28
 80088a0:	46bd      	mov	sp, r7
 80088a2:	bd80      	pop	{r7, pc}
 80088a4:	09896800 	.word	0x09896800
 80088a8:	04c4b400 	.word	0x04c4b400

080088ac <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80088ac:	b480      	push	{r7}
 80088ae:	b083      	sub	sp, #12
 80088b0:	af00      	add	r7, sp, #0
 80088b2:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 80088b4:	bf00      	nop
 80088b6:	370c      	adds	r7, #12
 80088b8:	46bd      	mov	sp, r7
 80088ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088be:	4770      	bx	lr

080088c0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80088c0:	b580      	push	{r7, lr}
 80088c2:	b084      	sub	sp, #16
 80088c4:	af00      	add	r7, sp, #0
 80088c6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d101      	bne.n	80088d2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80088ce:	2301      	movs	r3, #1
 80088d0:	e08d      	b.n	80089ee <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	461a      	mov	r2, r3
 80088d8:	4b47      	ldr	r3, [pc, #284]	@ (80089f8 <HAL_DMA_Init+0x138>)
 80088da:	429a      	cmp	r2, r3
 80088dc:	d80f      	bhi.n	80088fe <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	461a      	mov	r2, r3
 80088e4:	4b45      	ldr	r3, [pc, #276]	@ (80089fc <HAL_DMA_Init+0x13c>)
 80088e6:	4413      	add	r3, r2
 80088e8:	4a45      	ldr	r2, [pc, #276]	@ (8008a00 <HAL_DMA_Init+0x140>)
 80088ea:	fba2 2303 	umull	r2, r3, r2, r3
 80088ee:	091b      	lsrs	r3, r3, #4
 80088f0:	009a      	lsls	r2, r3, #2
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	4a42      	ldr	r2, [pc, #264]	@ (8008a04 <HAL_DMA_Init+0x144>)
 80088fa:	641a      	str	r2, [r3, #64]	@ 0x40
 80088fc:	e00e      	b.n	800891c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	461a      	mov	r2, r3
 8008904:	4b40      	ldr	r3, [pc, #256]	@ (8008a08 <HAL_DMA_Init+0x148>)
 8008906:	4413      	add	r3, r2
 8008908:	4a3d      	ldr	r2, [pc, #244]	@ (8008a00 <HAL_DMA_Init+0x140>)
 800890a:	fba2 2303 	umull	r2, r3, r2, r3
 800890e:	091b      	lsrs	r3, r3, #4
 8008910:	009a      	lsls	r2, r3, #2
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	4a3c      	ldr	r2, [pc, #240]	@ (8008a0c <HAL_DMA_Init+0x14c>)
 800891a:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	2202      	movs	r2, #2
 8008920:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8008932:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008936:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8008940:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	691b      	ldr	r3, [r3, #16]
 8008946:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800894c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	699b      	ldr	r3, [r3, #24]
 8008952:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008958:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	6a1b      	ldr	r3, [r3, #32]
 800895e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8008960:	68fa      	ldr	r2, [r7, #12]
 8008962:	4313      	orrs	r3, r2
 8008964:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	68fa      	ldr	r2, [r7, #12]
 800896c:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800896e:	6878      	ldr	r0, [r7, #4]
 8008970:	f000 fa76 	bl	8008e60 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	689b      	ldr	r3, [r3, #8]
 8008978:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800897c:	d102      	bne.n	8008984 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	2200      	movs	r2, #0
 8008982:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	685a      	ldr	r2, [r3, #4]
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800898c:	b2d2      	uxtb	r2, r2
 800898e:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008994:	687a      	ldr	r2, [r7, #4]
 8008996:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8008998:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	685b      	ldr	r3, [r3, #4]
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d010      	beq.n	80089c4 <HAL_DMA_Init+0x104>
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	685b      	ldr	r3, [r3, #4]
 80089a6:	2b04      	cmp	r3, #4
 80089a8:	d80c      	bhi.n	80089c4 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80089aa:	6878      	ldr	r0, [r7, #4]
 80089ac:	f000 fa96 	bl	8008edc <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80089b4:	2200      	movs	r2, #0
 80089b6:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80089bc:	687a      	ldr	r2, [r7, #4]
 80089be:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80089c0:	605a      	str	r2, [r3, #4]
 80089c2:	e008      	b.n	80089d6 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	2200      	movs	r2, #0
 80089c8:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	2200      	movs	r2, #0
 80089ce:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	2200      	movs	r2, #0
 80089d4:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	2200      	movs	r2, #0
 80089da:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	2201      	movs	r2, #1
 80089e0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	2200      	movs	r2, #0
 80089e8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80089ec:	2300      	movs	r3, #0
}
 80089ee:	4618      	mov	r0, r3
 80089f0:	3710      	adds	r7, #16
 80089f2:	46bd      	mov	sp, r7
 80089f4:	bd80      	pop	{r7, pc}
 80089f6:	bf00      	nop
 80089f8:	40020407 	.word	0x40020407
 80089fc:	bffdfff8 	.word	0xbffdfff8
 8008a00:	cccccccd 	.word	0xcccccccd
 8008a04:	40020000 	.word	0x40020000
 8008a08:	bffdfbf8 	.word	0xbffdfbf8
 8008a0c:	40020400 	.word	0x40020400

08008a10 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8008a10:	b580      	push	{r7, lr}
 8008a12:	b086      	sub	sp, #24
 8008a14:	af00      	add	r7, sp, #0
 8008a16:	60f8      	str	r0, [r7, #12]
 8008a18:	60b9      	str	r1, [r7, #8]
 8008a1a:	607a      	str	r2, [r7, #4]
 8008a1c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008a1e:	2300      	movs	r3, #0
 8008a20:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8008a28:	2b01      	cmp	r3, #1
 8008a2a:	d101      	bne.n	8008a30 <HAL_DMA_Start_IT+0x20>
 8008a2c:	2302      	movs	r3, #2
 8008a2e:	e066      	b.n	8008afe <HAL_DMA_Start_IT+0xee>
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	2201      	movs	r2, #1
 8008a34:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8008a3e:	b2db      	uxtb	r3, r3
 8008a40:	2b01      	cmp	r3, #1
 8008a42:	d155      	bne.n	8008af0 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	2202      	movs	r2, #2
 8008a48:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	2200      	movs	r2, #0
 8008a50:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	681a      	ldr	r2, [r3, #0]
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	f022 0201 	bic.w	r2, r2, #1
 8008a60:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8008a62:	683b      	ldr	r3, [r7, #0]
 8008a64:	687a      	ldr	r2, [r7, #4]
 8008a66:	68b9      	ldr	r1, [r7, #8]
 8008a68:	68f8      	ldr	r0, [r7, #12]
 8008a6a:	f000 f9bb 	bl	8008de4 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8008a6e:	68fb      	ldr	r3, [r7, #12]
 8008a70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	d008      	beq.n	8008a88 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	681a      	ldr	r2, [r3, #0]
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	f042 020e 	orr.w	r2, r2, #14
 8008a84:	601a      	str	r2, [r3, #0]
 8008a86:	e00f      	b.n	8008aa8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	681a      	ldr	r2, [r3, #0]
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	f022 0204 	bic.w	r2, r2, #4
 8008a96:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8008a98:	68fb      	ldr	r3, [r7, #12]
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	681a      	ldr	r2, [r3, #0]
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	f042 020a 	orr.w	r2, r2, #10
 8008aa6:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d007      	beq.n	8008ac6 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008aba:	681a      	ldr	r2, [r3, #0]
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008ac0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008ac4:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	d007      	beq.n	8008ade <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008ad2:	681a      	ldr	r2, [r3, #0]
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008ad8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008adc:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	681a      	ldr	r2, [r3, #0]
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	f042 0201 	orr.w	r2, r2, #1
 8008aec:	601a      	str	r2, [r3, #0]
 8008aee:	e005      	b.n	8008afc <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008af0:	68fb      	ldr	r3, [r7, #12]
 8008af2:	2200      	movs	r2, #0
 8008af4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8008af8:	2302      	movs	r3, #2
 8008afa:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8008afc:	7dfb      	ldrb	r3, [r7, #23]
}
 8008afe:	4618      	mov	r0, r3
 8008b00:	3718      	adds	r7, #24
 8008b02:	46bd      	mov	sp, r7
 8008b04:	bd80      	pop	{r7, pc}

08008b06 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8008b06:	b480      	push	{r7}
 8008b08:	b085      	sub	sp, #20
 8008b0a:	af00      	add	r7, sp, #0
 8008b0c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008b0e:	2300      	movs	r3, #0
 8008b10:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8008b18:	b2db      	uxtb	r3, r3
 8008b1a:	2b02      	cmp	r3, #2
 8008b1c:	d005      	beq.n	8008b2a <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	2204      	movs	r2, #4
 8008b22:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8008b24:	2301      	movs	r3, #1
 8008b26:	73fb      	strb	r3, [r7, #15]
 8008b28:	e037      	b.n	8008b9a <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	681a      	ldr	r2, [r3, #0]
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	f022 020e 	bic.w	r2, r2, #14
 8008b38:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008b3e:	681a      	ldr	r2, [r3, #0]
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008b44:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008b48:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	681a      	ldr	r2, [r3, #0]
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	f022 0201 	bic.w	r2, r2, #1
 8008b58:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008b5e:	f003 021f 	and.w	r2, r3, #31
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b66:	2101      	movs	r1, #1
 8008b68:	fa01 f202 	lsl.w	r2, r1, r2
 8008b6c:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008b72:	687a      	ldr	r2, [r7, #4]
 8008b74:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8008b76:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d00c      	beq.n	8008b9a <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008b84:	681a      	ldr	r2, [r3, #0]
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008b8a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008b8e:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008b94:	687a      	ldr	r2, [r7, #4]
 8008b96:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8008b98:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	2201      	movs	r2, #1
 8008b9e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	2200      	movs	r2, #0
 8008ba6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8008baa:	7bfb      	ldrb	r3, [r7, #15]
}
 8008bac:	4618      	mov	r0, r3
 8008bae:	3714      	adds	r7, #20
 8008bb0:	46bd      	mov	sp, r7
 8008bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bb6:	4770      	bx	lr

08008bb8 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8008bb8:	b580      	push	{r7, lr}
 8008bba:	b084      	sub	sp, #16
 8008bbc:	af00      	add	r7, sp, #0
 8008bbe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008bc0:	2300      	movs	r3, #0
 8008bc2:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8008bca:	b2db      	uxtb	r3, r3
 8008bcc:	2b02      	cmp	r3, #2
 8008bce:	d00d      	beq.n	8008bec <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	2204      	movs	r2, #4
 8008bd4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	2201      	movs	r2, #1
 8008bda:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	2200      	movs	r2, #0
 8008be2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8008be6:	2301      	movs	r3, #1
 8008be8:	73fb      	strb	r3, [r7, #15]
 8008bea:	e047      	b.n	8008c7c <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	681a      	ldr	r2, [r3, #0]
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	f022 020e 	bic.w	r2, r2, #14
 8008bfa:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	681a      	ldr	r2, [r3, #0]
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	f022 0201 	bic.w	r2, r2, #1
 8008c0a:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008c10:	681a      	ldr	r2, [r3, #0]
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008c16:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008c1a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008c20:	f003 021f 	and.w	r2, r3, #31
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c28:	2101      	movs	r1, #1
 8008c2a:	fa01 f202 	lsl.w	r2, r1, r2
 8008c2e:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008c34:	687a      	ldr	r2, [r7, #4]
 8008c36:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8008c38:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	d00c      	beq.n	8008c5c <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008c46:	681a      	ldr	r2, [r3, #0]
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008c4c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008c50:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008c56:	687a      	ldr	r2, [r7, #4]
 8008c58:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8008c5a:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	2201      	movs	r2, #1
 8008c60:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	2200      	movs	r2, #0
 8008c68:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	d003      	beq.n	8008c7c <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c78:	6878      	ldr	r0, [r7, #4]
 8008c7a:	4798      	blx	r3
    }
  }
  return status;
 8008c7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c7e:	4618      	mov	r0, r3
 8008c80:	3710      	adds	r7, #16
 8008c82:	46bd      	mov	sp, r7
 8008c84:	bd80      	pop	{r7, pc}

08008c86 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8008c86:	b580      	push	{r7, lr}
 8008c88:	b084      	sub	sp, #16
 8008c8a:	af00      	add	r7, sp, #0
 8008c8c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008ca2:	f003 031f 	and.w	r3, r3, #31
 8008ca6:	2204      	movs	r2, #4
 8008ca8:	409a      	lsls	r2, r3
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	4013      	ands	r3, r2
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d026      	beq.n	8008d00 <HAL_DMA_IRQHandler+0x7a>
 8008cb2:	68bb      	ldr	r3, [r7, #8]
 8008cb4:	f003 0304 	and.w	r3, r3, #4
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	d021      	beq.n	8008d00 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	f003 0320 	and.w	r3, r3, #32
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d107      	bne.n	8008cda <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	681a      	ldr	r2, [r3, #0]
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	f022 0204 	bic.w	r2, r2, #4
 8008cd8:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008cde:	f003 021f 	and.w	r2, r3, #31
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ce6:	2104      	movs	r1, #4
 8008ce8:	fa01 f202 	lsl.w	r2, r1, r2
 8008cec:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d071      	beq.n	8008dda <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008cfa:	6878      	ldr	r0, [r7, #4]
 8008cfc:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8008cfe:	e06c      	b.n	8008dda <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008d04:	f003 031f 	and.w	r3, r3, #31
 8008d08:	2202      	movs	r2, #2
 8008d0a:	409a      	lsls	r2, r3
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	4013      	ands	r3, r2
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	d02e      	beq.n	8008d72 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8008d14:	68bb      	ldr	r3, [r7, #8]
 8008d16:	f003 0302 	and.w	r3, r3, #2
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	d029      	beq.n	8008d72 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	f003 0320 	and.w	r3, r3, #32
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	d10b      	bne.n	8008d44 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	681a      	ldr	r2, [r3, #0]
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	f022 020a 	bic.w	r2, r2, #10
 8008d3a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	2201      	movs	r2, #1
 8008d40:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008d48:	f003 021f 	and.w	r2, r3, #31
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d50:	2102      	movs	r1, #2
 8008d52:	fa01 f202 	lsl.w	r2, r1, r2
 8008d56:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	2200      	movs	r2, #0
 8008d5c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d038      	beq.n	8008dda <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d6c:	6878      	ldr	r0, [r7, #4]
 8008d6e:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8008d70:	e033      	b.n	8008dda <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008d76:	f003 031f 	and.w	r3, r3, #31
 8008d7a:	2208      	movs	r2, #8
 8008d7c:	409a      	lsls	r2, r3
 8008d7e:	68fb      	ldr	r3, [r7, #12]
 8008d80:	4013      	ands	r3, r2
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	d02a      	beq.n	8008ddc <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8008d86:	68bb      	ldr	r3, [r7, #8]
 8008d88:	f003 0308 	and.w	r3, r3, #8
 8008d8c:	2b00      	cmp	r3, #0
 8008d8e:	d025      	beq.n	8008ddc <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	681a      	ldr	r2, [r3, #0]
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	f022 020e 	bic.w	r2, r2, #14
 8008d9e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008da4:	f003 021f 	and.w	r2, r3, #31
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008dac:	2101      	movs	r1, #1
 8008dae:	fa01 f202 	lsl.w	r2, r1, r2
 8008db2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	2201      	movs	r2, #1
 8008db8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	2201      	movs	r2, #1
 8008dbe:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	2200      	movs	r2, #0
 8008dc6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	d004      	beq.n	8008ddc <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008dd6:	6878      	ldr	r0, [r7, #4]
 8008dd8:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8008dda:	bf00      	nop
 8008ddc:	bf00      	nop
}
 8008dde:	3710      	adds	r7, #16
 8008de0:	46bd      	mov	sp, r7
 8008de2:	bd80      	pop	{r7, pc}

08008de4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008de4:	b480      	push	{r7}
 8008de6:	b085      	sub	sp, #20
 8008de8:	af00      	add	r7, sp, #0
 8008dea:	60f8      	str	r0, [r7, #12]
 8008dec:	60b9      	str	r1, [r7, #8]
 8008dee:	607a      	str	r2, [r7, #4]
 8008df0:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008df6:	68fa      	ldr	r2, [r7, #12]
 8008df8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8008dfa:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	d004      	beq.n	8008e0e <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008e04:	68fb      	ldr	r3, [r7, #12]
 8008e06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008e08:	68fa      	ldr	r2, [r7, #12]
 8008e0a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8008e0c:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008e12:	f003 021f 	and.w	r2, r3, #31
 8008e16:	68fb      	ldr	r3, [r7, #12]
 8008e18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e1a:	2101      	movs	r1, #1
 8008e1c:	fa01 f202 	lsl.w	r2, r1, r2
 8008e20:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	683a      	ldr	r2, [r7, #0]
 8008e28:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8008e2a:	68fb      	ldr	r3, [r7, #12]
 8008e2c:	689b      	ldr	r3, [r3, #8]
 8008e2e:	2b10      	cmp	r3, #16
 8008e30:	d108      	bne.n	8008e44 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	687a      	ldr	r2, [r7, #4]
 8008e38:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8008e3a:	68fb      	ldr	r3, [r7, #12]
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	68ba      	ldr	r2, [r7, #8]
 8008e40:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8008e42:	e007      	b.n	8008e54 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	68ba      	ldr	r2, [r7, #8]
 8008e4a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8008e4c:	68fb      	ldr	r3, [r7, #12]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	687a      	ldr	r2, [r7, #4]
 8008e52:	60da      	str	r2, [r3, #12]
}
 8008e54:	bf00      	nop
 8008e56:	3714      	adds	r7, #20
 8008e58:	46bd      	mov	sp, r7
 8008e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e5e:	4770      	bx	lr

08008e60 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8008e60:	b480      	push	{r7}
 8008e62:	b087      	sub	sp, #28
 8008e64:	af00      	add	r7, sp, #0
 8008e66:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	461a      	mov	r2, r3
 8008e6e:	4b16      	ldr	r3, [pc, #88]	@ (8008ec8 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8008e70:	429a      	cmp	r2, r3
 8008e72:	d802      	bhi.n	8008e7a <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8008e74:	4b15      	ldr	r3, [pc, #84]	@ (8008ecc <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8008e76:	617b      	str	r3, [r7, #20]
 8008e78:	e001      	b.n	8008e7e <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 8008e7a:	4b15      	ldr	r3, [pc, #84]	@ (8008ed0 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8008e7c:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8008e7e:	697b      	ldr	r3, [r7, #20]
 8008e80:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	b2db      	uxtb	r3, r3
 8008e88:	3b08      	subs	r3, #8
 8008e8a:	4a12      	ldr	r2, [pc, #72]	@ (8008ed4 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8008e8c:	fba2 2303 	umull	r2, r3, r2, r3
 8008e90:	091b      	lsrs	r3, r3, #4
 8008e92:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008e98:	089b      	lsrs	r3, r3, #2
 8008e9a:	009a      	lsls	r2, r3, #2
 8008e9c:	693b      	ldr	r3, [r7, #16]
 8008e9e:	4413      	add	r3, r2
 8008ea0:	461a      	mov	r2, r3
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	4a0b      	ldr	r2, [pc, #44]	@ (8008ed8 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8008eaa:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	f003 031f 	and.w	r3, r3, #31
 8008eb2:	2201      	movs	r2, #1
 8008eb4:	409a      	lsls	r2, r3
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8008eba:	bf00      	nop
 8008ebc:	371c      	adds	r7, #28
 8008ebe:	46bd      	mov	sp, r7
 8008ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ec4:	4770      	bx	lr
 8008ec6:	bf00      	nop
 8008ec8:	40020407 	.word	0x40020407
 8008ecc:	40020800 	.word	0x40020800
 8008ed0:	40020820 	.word	0x40020820
 8008ed4:	cccccccd 	.word	0xcccccccd
 8008ed8:	40020880 	.word	0x40020880

08008edc <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8008edc:	b480      	push	{r7}
 8008ede:	b085      	sub	sp, #20
 8008ee0:	af00      	add	r7, sp, #0
 8008ee2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	685b      	ldr	r3, [r3, #4]
 8008ee8:	b2db      	uxtb	r3, r3
 8008eea:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8008eec:	68fa      	ldr	r2, [r7, #12]
 8008eee:	4b0b      	ldr	r3, [pc, #44]	@ (8008f1c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8008ef0:	4413      	add	r3, r2
 8008ef2:	009b      	lsls	r3, r3, #2
 8008ef4:	461a      	mov	r2, r3
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	4a08      	ldr	r2, [pc, #32]	@ (8008f20 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8008efe:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	3b01      	subs	r3, #1
 8008f04:	f003 031f 	and.w	r3, r3, #31
 8008f08:	2201      	movs	r2, #1
 8008f0a:	409a      	lsls	r2, r3
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8008f10:	bf00      	nop
 8008f12:	3714      	adds	r7, #20
 8008f14:	46bd      	mov	sp, r7
 8008f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f1a:	4770      	bx	lr
 8008f1c:	1000823f 	.word	0x1000823f
 8008f20:	40020940 	.word	0x40020940

08008f24 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008f24:	b480      	push	{r7}
 8008f26:	b087      	sub	sp, #28
 8008f28:	af00      	add	r7, sp, #0
 8008f2a:	6078      	str	r0, [r7, #4]
 8008f2c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8008f2e:	2300      	movs	r3, #0
 8008f30:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8008f32:	e15a      	b.n	80091ea <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8008f34:	683b      	ldr	r3, [r7, #0]
 8008f36:	681a      	ldr	r2, [r3, #0]
 8008f38:	2101      	movs	r1, #1
 8008f3a:	697b      	ldr	r3, [r7, #20]
 8008f3c:	fa01 f303 	lsl.w	r3, r1, r3
 8008f40:	4013      	ands	r3, r2
 8008f42:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	f000 814c 	beq.w	80091e4 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8008f4c:	683b      	ldr	r3, [r7, #0]
 8008f4e:	685b      	ldr	r3, [r3, #4]
 8008f50:	f003 0303 	and.w	r3, r3, #3
 8008f54:	2b01      	cmp	r3, #1
 8008f56:	d005      	beq.n	8008f64 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8008f58:	683b      	ldr	r3, [r7, #0]
 8008f5a:	685b      	ldr	r3, [r3, #4]
 8008f5c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8008f60:	2b02      	cmp	r3, #2
 8008f62:	d130      	bne.n	8008fc6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	689b      	ldr	r3, [r3, #8]
 8008f68:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8008f6a:	697b      	ldr	r3, [r7, #20]
 8008f6c:	005b      	lsls	r3, r3, #1
 8008f6e:	2203      	movs	r2, #3
 8008f70:	fa02 f303 	lsl.w	r3, r2, r3
 8008f74:	43db      	mvns	r3, r3
 8008f76:	693a      	ldr	r2, [r7, #16]
 8008f78:	4013      	ands	r3, r2
 8008f7a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008f7c:	683b      	ldr	r3, [r7, #0]
 8008f7e:	68da      	ldr	r2, [r3, #12]
 8008f80:	697b      	ldr	r3, [r7, #20]
 8008f82:	005b      	lsls	r3, r3, #1
 8008f84:	fa02 f303 	lsl.w	r3, r2, r3
 8008f88:	693a      	ldr	r2, [r7, #16]
 8008f8a:	4313      	orrs	r3, r2
 8008f8c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	693a      	ldr	r2, [r7, #16]
 8008f92:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	685b      	ldr	r3, [r3, #4]
 8008f98:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8008f9a:	2201      	movs	r2, #1
 8008f9c:	697b      	ldr	r3, [r7, #20]
 8008f9e:	fa02 f303 	lsl.w	r3, r2, r3
 8008fa2:	43db      	mvns	r3, r3
 8008fa4:	693a      	ldr	r2, [r7, #16]
 8008fa6:	4013      	ands	r3, r2
 8008fa8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8008faa:	683b      	ldr	r3, [r7, #0]
 8008fac:	685b      	ldr	r3, [r3, #4]
 8008fae:	091b      	lsrs	r3, r3, #4
 8008fb0:	f003 0201 	and.w	r2, r3, #1
 8008fb4:	697b      	ldr	r3, [r7, #20]
 8008fb6:	fa02 f303 	lsl.w	r3, r2, r3
 8008fba:	693a      	ldr	r2, [r7, #16]
 8008fbc:	4313      	orrs	r3, r2
 8008fbe:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	693a      	ldr	r2, [r7, #16]
 8008fc4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8008fc6:	683b      	ldr	r3, [r7, #0]
 8008fc8:	685b      	ldr	r3, [r3, #4]
 8008fca:	f003 0303 	and.w	r3, r3, #3
 8008fce:	2b03      	cmp	r3, #3
 8008fd0:	d017      	beq.n	8009002 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	68db      	ldr	r3, [r3, #12]
 8008fd6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8008fd8:	697b      	ldr	r3, [r7, #20]
 8008fda:	005b      	lsls	r3, r3, #1
 8008fdc:	2203      	movs	r2, #3
 8008fde:	fa02 f303 	lsl.w	r3, r2, r3
 8008fe2:	43db      	mvns	r3, r3
 8008fe4:	693a      	ldr	r2, [r7, #16]
 8008fe6:	4013      	ands	r3, r2
 8008fe8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008fea:	683b      	ldr	r3, [r7, #0]
 8008fec:	689a      	ldr	r2, [r3, #8]
 8008fee:	697b      	ldr	r3, [r7, #20]
 8008ff0:	005b      	lsls	r3, r3, #1
 8008ff2:	fa02 f303 	lsl.w	r3, r2, r3
 8008ff6:	693a      	ldr	r2, [r7, #16]
 8008ff8:	4313      	orrs	r3, r2
 8008ffa:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	693a      	ldr	r2, [r7, #16]
 8009000:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8009002:	683b      	ldr	r3, [r7, #0]
 8009004:	685b      	ldr	r3, [r3, #4]
 8009006:	f003 0303 	and.w	r3, r3, #3
 800900a:	2b02      	cmp	r3, #2
 800900c:	d123      	bne.n	8009056 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800900e:	697b      	ldr	r3, [r7, #20]
 8009010:	08da      	lsrs	r2, r3, #3
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	3208      	adds	r2, #8
 8009016:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800901a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800901c:	697b      	ldr	r3, [r7, #20]
 800901e:	f003 0307 	and.w	r3, r3, #7
 8009022:	009b      	lsls	r3, r3, #2
 8009024:	220f      	movs	r2, #15
 8009026:	fa02 f303 	lsl.w	r3, r2, r3
 800902a:	43db      	mvns	r3, r3
 800902c:	693a      	ldr	r2, [r7, #16]
 800902e:	4013      	ands	r3, r2
 8009030:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8009032:	683b      	ldr	r3, [r7, #0]
 8009034:	691a      	ldr	r2, [r3, #16]
 8009036:	697b      	ldr	r3, [r7, #20]
 8009038:	f003 0307 	and.w	r3, r3, #7
 800903c:	009b      	lsls	r3, r3, #2
 800903e:	fa02 f303 	lsl.w	r3, r2, r3
 8009042:	693a      	ldr	r2, [r7, #16]
 8009044:	4313      	orrs	r3, r2
 8009046:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8009048:	697b      	ldr	r3, [r7, #20]
 800904a:	08da      	lsrs	r2, r3, #3
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	3208      	adds	r2, #8
 8009050:	6939      	ldr	r1, [r7, #16]
 8009052:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800905c:	697b      	ldr	r3, [r7, #20]
 800905e:	005b      	lsls	r3, r3, #1
 8009060:	2203      	movs	r2, #3
 8009062:	fa02 f303 	lsl.w	r3, r2, r3
 8009066:	43db      	mvns	r3, r3
 8009068:	693a      	ldr	r2, [r7, #16]
 800906a:	4013      	ands	r3, r2
 800906c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800906e:	683b      	ldr	r3, [r7, #0]
 8009070:	685b      	ldr	r3, [r3, #4]
 8009072:	f003 0203 	and.w	r2, r3, #3
 8009076:	697b      	ldr	r3, [r7, #20]
 8009078:	005b      	lsls	r3, r3, #1
 800907a:	fa02 f303 	lsl.w	r3, r2, r3
 800907e:	693a      	ldr	r2, [r7, #16]
 8009080:	4313      	orrs	r3, r2
 8009082:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	693a      	ldr	r2, [r7, #16]
 8009088:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800908a:	683b      	ldr	r3, [r7, #0]
 800908c:	685b      	ldr	r3, [r3, #4]
 800908e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8009092:	2b00      	cmp	r3, #0
 8009094:	f000 80a6 	beq.w	80091e4 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009098:	4b5b      	ldr	r3, [pc, #364]	@ (8009208 <HAL_GPIO_Init+0x2e4>)
 800909a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800909c:	4a5a      	ldr	r2, [pc, #360]	@ (8009208 <HAL_GPIO_Init+0x2e4>)
 800909e:	f043 0301 	orr.w	r3, r3, #1
 80090a2:	6613      	str	r3, [r2, #96]	@ 0x60
 80090a4:	4b58      	ldr	r3, [pc, #352]	@ (8009208 <HAL_GPIO_Init+0x2e4>)
 80090a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80090a8:	f003 0301 	and.w	r3, r3, #1
 80090ac:	60bb      	str	r3, [r7, #8]
 80090ae:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80090b0:	4a56      	ldr	r2, [pc, #344]	@ (800920c <HAL_GPIO_Init+0x2e8>)
 80090b2:	697b      	ldr	r3, [r7, #20]
 80090b4:	089b      	lsrs	r3, r3, #2
 80090b6:	3302      	adds	r3, #2
 80090b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80090bc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80090be:	697b      	ldr	r3, [r7, #20]
 80090c0:	f003 0303 	and.w	r3, r3, #3
 80090c4:	009b      	lsls	r3, r3, #2
 80090c6:	220f      	movs	r2, #15
 80090c8:	fa02 f303 	lsl.w	r3, r2, r3
 80090cc:	43db      	mvns	r3, r3
 80090ce:	693a      	ldr	r2, [r7, #16]
 80090d0:	4013      	ands	r3, r2
 80090d2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80090da:	d01f      	beq.n	800911c <HAL_GPIO_Init+0x1f8>
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	4a4c      	ldr	r2, [pc, #304]	@ (8009210 <HAL_GPIO_Init+0x2ec>)
 80090e0:	4293      	cmp	r3, r2
 80090e2:	d019      	beq.n	8009118 <HAL_GPIO_Init+0x1f4>
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	4a4b      	ldr	r2, [pc, #300]	@ (8009214 <HAL_GPIO_Init+0x2f0>)
 80090e8:	4293      	cmp	r3, r2
 80090ea:	d013      	beq.n	8009114 <HAL_GPIO_Init+0x1f0>
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	4a4a      	ldr	r2, [pc, #296]	@ (8009218 <HAL_GPIO_Init+0x2f4>)
 80090f0:	4293      	cmp	r3, r2
 80090f2:	d00d      	beq.n	8009110 <HAL_GPIO_Init+0x1ec>
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	4a49      	ldr	r2, [pc, #292]	@ (800921c <HAL_GPIO_Init+0x2f8>)
 80090f8:	4293      	cmp	r3, r2
 80090fa:	d007      	beq.n	800910c <HAL_GPIO_Init+0x1e8>
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	4a48      	ldr	r2, [pc, #288]	@ (8009220 <HAL_GPIO_Init+0x2fc>)
 8009100:	4293      	cmp	r3, r2
 8009102:	d101      	bne.n	8009108 <HAL_GPIO_Init+0x1e4>
 8009104:	2305      	movs	r3, #5
 8009106:	e00a      	b.n	800911e <HAL_GPIO_Init+0x1fa>
 8009108:	2306      	movs	r3, #6
 800910a:	e008      	b.n	800911e <HAL_GPIO_Init+0x1fa>
 800910c:	2304      	movs	r3, #4
 800910e:	e006      	b.n	800911e <HAL_GPIO_Init+0x1fa>
 8009110:	2303      	movs	r3, #3
 8009112:	e004      	b.n	800911e <HAL_GPIO_Init+0x1fa>
 8009114:	2302      	movs	r3, #2
 8009116:	e002      	b.n	800911e <HAL_GPIO_Init+0x1fa>
 8009118:	2301      	movs	r3, #1
 800911a:	e000      	b.n	800911e <HAL_GPIO_Init+0x1fa>
 800911c:	2300      	movs	r3, #0
 800911e:	697a      	ldr	r2, [r7, #20]
 8009120:	f002 0203 	and.w	r2, r2, #3
 8009124:	0092      	lsls	r2, r2, #2
 8009126:	4093      	lsls	r3, r2
 8009128:	693a      	ldr	r2, [r7, #16]
 800912a:	4313      	orrs	r3, r2
 800912c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800912e:	4937      	ldr	r1, [pc, #220]	@ (800920c <HAL_GPIO_Init+0x2e8>)
 8009130:	697b      	ldr	r3, [r7, #20]
 8009132:	089b      	lsrs	r3, r3, #2
 8009134:	3302      	adds	r3, #2
 8009136:	693a      	ldr	r2, [r7, #16]
 8009138:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800913c:	4b39      	ldr	r3, [pc, #228]	@ (8009224 <HAL_GPIO_Init+0x300>)
 800913e:	689b      	ldr	r3, [r3, #8]
 8009140:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	43db      	mvns	r3, r3
 8009146:	693a      	ldr	r2, [r7, #16]
 8009148:	4013      	ands	r3, r2
 800914a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800914c:	683b      	ldr	r3, [r7, #0]
 800914e:	685b      	ldr	r3, [r3, #4]
 8009150:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009154:	2b00      	cmp	r3, #0
 8009156:	d003      	beq.n	8009160 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8009158:	693a      	ldr	r2, [r7, #16]
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	4313      	orrs	r3, r2
 800915e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8009160:	4a30      	ldr	r2, [pc, #192]	@ (8009224 <HAL_GPIO_Init+0x300>)
 8009162:	693b      	ldr	r3, [r7, #16]
 8009164:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8009166:	4b2f      	ldr	r3, [pc, #188]	@ (8009224 <HAL_GPIO_Init+0x300>)
 8009168:	68db      	ldr	r3, [r3, #12]
 800916a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	43db      	mvns	r3, r3
 8009170:	693a      	ldr	r2, [r7, #16]
 8009172:	4013      	ands	r3, r2
 8009174:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8009176:	683b      	ldr	r3, [r7, #0]
 8009178:	685b      	ldr	r3, [r3, #4]
 800917a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800917e:	2b00      	cmp	r3, #0
 8009180:	d003      	beq.n	800918a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8009182:	693a      	ldr	r2, [r7, #16]
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	4313      	orrs	r3, r2
 8009188:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800918a:	4a26      	ldr	r2, [pc, #152]	@ (8009224 <HAL_GPIO_Init+0x300>)
 800918c:	693b      	ldr	r3, [r7, #16]
 800918e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8009190:	4b24      	ldr	r3, [pc, #144]	@ (8009224 <HAL_GPIO_Init+0x300>)
 8009192:	685b      	ldr	r3, [r3, #4]
 8009194:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	43db      	mvns	r3, r3
 800919a:	693a      	ldr	r2, [r7, #16]
 800919c:	4013      	ands	r3, r2
 800919e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80091a0:	683b      	ldr	r3, [r7, #0]
 80091a2:	685b      	ldr	r3, [r3, #4]
 80091a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	d003      	beq.n	80091b4 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80091ac:	693a      	ldr	r2, [r7, #16]
 80091ae:	68fb      	ldr	r3, [r7, #12]
 80091b0:	4313      	orrs	r3, r2
 80091b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80091b4:	4a1b      	ldr	r2, [pc, #108]	@ (8009224 <HAL_GPIO_Init+0x300>)
 80091b6:	693b      	ldr	r3, [r7, #16]
 80091b8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80091ba:	4b1a      	ldr	r3, [pc, #104]	@ (8009224 <HAL_GPIO_Init+0x300>)
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	43db      	mvns	r3, r3
 80091c4:	693a      	ldr	r2, [r7, #16]
 80091c6:	4013      	ands	r3, r2
 80091c8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80091ca:	683b      	ldr	r3, [r7, #0]
 80091cc:	685b      	ldr	r3, [r3, #4]
 80091ce:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	d003      	beq.n	80091de <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80091d6:	693a      	ldr	r2, [r7, #16]
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	4313      	orrs	r3, r2
 80091dc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80091de:	4a11      	ldr	r2, [pc, #68]	@ (8009224 <HAL_GPIO_Init+0x300>)
 80091e0:	693b      	ldr	r3, [r7, #16]
 80091e2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80091e4:	697b      	ldr	r3, [r7, #20]
 80091e6:	3301      	adds	r3, #1
 80091e8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80091ea:	683b      	ldr	r3, [r7, #0]
 80091ec:	681a      	ldr	r2, [r3, #0]
 80091ee:	697b      	ldr	r3, [r7, #20]
 80091f0:	fa22 f303 	lsr.w	r3, r2, r3
 80091f4:	2b00      	cmp	r3, #0
 80091f6:	f47f ae9d 	bne.w	8008f34 <HAL_GPIO_Init+0x10>
  }
}
 80091fa:	bf00      	nop
 80091fc:	bf00      	nop
 80091fe:	371c      	adds	r7, #28
 8009200:	46bd      	mov	sp, r7
 8009202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009206:	4770      	bx	lr
 8009208:	40021000 	.word	0x40021000
 800920c:	40010000 	.word	0x40010000
 8009210:	48000400 	.word	0x48000400
 8009214:	48000800 	.word	0x48000800
 8009218:	48000c00 	.word	0x48000c00
 800921c:	48001000 	.word	0x48001000
 8009220:	48001400 	.word	0x48001400
 8009224:	40010400 	.word	0x40010400

08009228 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8009228:	b480      	push	{r7}
 800922a:	b083      	sub	sp, #12
 800922c:	af00      	add	r7, sp, #0
 800922e:	6078      	str	r0, [r7, #4]
 8009230:	460b      	mov	r3, r1
 8009232:	807b      	strh	r3, [r7, #2]
 8009234:	4613      	mov	r3, r2
 8009236:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8009238:	787b      	ldrb	r3, [r7, #1]
 800923a:	2b00      	cmp	r3, #0
 800923c:	d003      	beq.n	8009246 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800923e:	887a      	ldrh	r2, [r7, #2]
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8009244:	e002      	b.n	800924c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8009246:	887a      	ldrh	r2, [r7, #2]
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800924c:	bf00      	nop
 800924e:	370c      	adds	r7, #12
 8009250:	46bd      	mov	sp, r7
 8009252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009256:	4770      	bx	lr

08009258 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8009258:	b580      	push	{r7, lr}
 800925a:	b082      	sub	sp, #8
 800925c:	af00      	add	r7, sp, #0
 800925e:	4603      	mov	r3, r0
 8009260:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8009262:	4b08      	ldr	r3, [pc, #32]	@ (8009284 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8009264:	695a      	ldr	r2, [r3, #20]
 8009266:	88fb      	ldrh	r3, [r7, #6]
 8009268:	4013      	ands	r3, r2
 800926a:	2b00      	cmp	r3, #0
 800926c:	d006      	beq.n	800927c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800926e:	4a05      	ldr	r2, [pc, #20]	@ (8009284 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8009270:	88fb      	ldrh	r3, [r7, #6]
 8009272:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8009274:	88fb      	ldrh	r3, [r7, #6]
 8009276:	4618      	mov	r0, r3
 8009278:	f000 f806 	bl	8009288 <HAL_GPIO_EXTI_Callback>
  }
}
 800927c:	bf00      	nop
 800927e:	3708      	adds	r7, #8
 8009280:	46bd      	mov	sp, r7
 8009282:	bd80      	pop	{r7, pc}
 8009284:	40010400 	.word	0x40010400

08009288 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8009288:	b480      	push	{r7}
 800928a:	b083      	sub	sp, #12
 800928c:	af00      	add	r7, sp, #0
 800928e:	4603      	mov	r3, r0
 8009290:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8009292:	bf00      	nop
 8009294:	370c      	adds	r7, #12
 8009296:	46bd      	mov	sp, r7
 8009298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800929c:	4770      	bx	lr
	...

080092a0 <HAL_OPAMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hopamp OPAMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OPAMP_Init(OPAMP_HandleTypeDef *hopamp)
{
 80092a0:	b580      	push	{r7, lr}
 80092a2:	b084      	sub	sp, #16
 80092a4:	af00      	add	r7, sp, #0
 80092a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80092a8:	2300      	movs	r3, #0
 80092aa:	73fb      	strb	r3, [r7, #15]

  /* Check the OPAMP handle allocation and lock status */
  /* Init not allowed if calibration is ongoing */
  if (hopamp == NULL)
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	d101      	bne.n	80092b6 <HAL_OPAMP_Init+0x16>
  {
    return HAL_ERROR;
 80092b2:	2301      	movs	r3, #1
 80092b4:	e0bb      	b.n	800942e <HAL_OPAMP_Init+0x18e>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 80092bc:	b2db      	uxtb	r3, r3
 80092be:	2b05      	cmp	r3, #5
 80092c0:	d101      	bne.n	80092c6 <HAL_OPAMP_Init+0x26>
  {
    return HAL_ERROR;
 80092c2:	2301      	movs	r3, #1
 80092c4:	e0b3      	b.n	800942e <HAL_OPAMP_Init+0x18e>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_CALIBBUSY)
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 80092cc:	b2db      	uxtb	r3, r3
 80092ce:	2b02      	cmp	r3, #2
 80092d0:	d101      	bne.n	80092d6 <HAL_OPAMP_Init+0x36>
  {
    return HAL_ERROR;
 80092d2:	2301      	movs	r3, #1
 80092d4:	e0ab      	b.n	800942e <HAL_OPAMP_Init+0x18e>
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueP));
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueN));
    }

    /* Init SYSCFG and the low level hardware to access opamp */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 80092d6:	4b58      	ldr	r3, [pc, #352]	@ (8009438 <HAL_OPAMP_Init+0x198>)
 80092d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80092da:	4a57      	ldr	r2, [pc, #348]	@ (8009438 <HAL_OPAMP_Init+0x198>)
 80092dc:	f043 0301 	orr.w	r3, r3, #1
 80092e0:	6613      	str	r3, [r2, #96]	@ 0x60
 80092e2:	4b55      	ldr	r3, [pc, #340]	@ (8009438 <HAL_OPAMP_Init+0x198>)
 80092e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80092e6:	f003 0301 	and.w	r3, r3, #1
 80092ea:	60bb      	str	r3, [r7, #8]
 80092ec:	68bb      	ldr	r3, [r7, #8]

    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 80092f4:	b2db      	uxtb	r3, r3
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	d103      	bne.n	8009302 <HAL_OPAMP_Init+0x62>
    {
      /* Allocate lock resource and initialize it */
      hopamp->Lock = HAL_UNLOCKED;
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	2200      	movs	r2, #0
 80092fe:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

#if (USE_HAL_OPAMP_REGISTER_CALLBACKS == 1)
    hopamp->MspInitCallback(hopamp);
#else
    /* Call MSP init function */
    HAL_OPAMP_MspInit(hopamp);
 8009302:	6878      	ldr	r0, [r7, #4]
 8009304:	f7fa fd16 	bl	8003d34 <HAL_OPAMP_MspInit>

    /* check if OPAMP_PGA_MODE & in Follower mode */
    /*   - InvertingInput                         */
    /* is Not Applicable                          */

    if ((hopamp->Init.Mode == OPAMP_PGA_MODE) || (hopamp->Init.Mode == OPAMP_FOLLOWER_MODE))
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	689b      	ldr	r3, [r3, #8]
 800930c:	2b40      	cmp	r3, #64	@ 0x40
 800930e:	d003      	beq.n	8009318 <HAL_OPAMP_Init+0x78>
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	689b      	ldr	r3, [r3, #8]
 8009314:	2b60      	cmp	r3, #96	@ 0x60
 8009316:	d133      	bne.n	8009380 <HAL_OPAMP_Init+0xe0>
    {
      /* Update User Trim config first to be able to modify trimming value afterwards */
      MODIFY_REG(hopamp->Instance->CSR,
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	681b      	ldr	r3, [r3, #0]
 800931e:	f023 0110 	bic.w	r1, r3, #16
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	430a      	orrs	r2, r1
 800932c:	601a      	str	r2, [r3, #0]
                 OPAMP_CSR_USERTRIM,
                 hopamp->Init.UserTrimming);
      MODIFY_REG(hopamp->Instance->CSR,
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	681a      	ldr	r2, [r3, #0]
 8009334:	4b41      	ldr	r3, [pc, #260]	@ (800943c <HAL_OPAMP_Init+0x19c>)
 8009336:	4013      	ands	r3, r2
 8009338:	687a      	ldr	r2, [r7, #4]
 800933a:	6851      	ldr	r1, [r2, #4]
 800933c:	687a      	ldr	r2, [r7, #4]
 800933e:	6892      	ldr	r2, [r2, #8]
 8009340:	4311      	orrs	r1, r2
 8009342:	687a      	ldr	r2, [r7, #4]
 8009344:	6912      	ldr	r2, [r2, #16]
 8009346:	430a      	orrs	r2, r1
 8009348:	6879      	ldr	r1, [r7, #4]
 800934a:	7d09      	ldrb	r1, [r1, #20]
 800934c:	2901      	cmp	r1, #1
 800934e:	d102      	bne.n	8009356 <HAL_OPAMP_Init+0xb6>
 8009350:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8009354:	e000      	b.n	8009358 <HAL_OPAMP_Init+0xb8>
 8009356:	2100      	movs	r1, #0
 8009358:	4311      	orrs	r1, r2
 800935a:	687a      	ldr	r2, [r7, #4]
 800935c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800935e:	4311      	orrs	r1, r2
 8009360:	687a      	ldr	r2, [r7, #4]
 8009362:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8009364:	4311      	orrs	r1, r2
 8009366:	687a      	ldr	r2, [r7, #4]
 8009368:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800936a:	04d2      	lsls	r2, r2, #19
 800936c:	4311      	orrs	r1, r2
 800936e:	687a      	ldr	r2, [r7, #4]
 8009370:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8009372:	0612      	lsls	r2, r2, #24
 8009374:	4311      	orrs	r1, r2
 8009376:	687a      	ldr	r2, [r7, #4]
 8009378:	6812      	ldr	r2, [r2, #0]
 800937a:	430b      	orrs	r3, r1
 800937c:	6013      	str	r3, [r2, #0]
 800937e:	e035      	b.n	80093ec <HAL_OPAMP_Init+0x14c>
                 (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));
    }
    else /* OPAMP_STANDALONE_MODE */
    {
      /* Update User Trim config first to be able to modify trimming value afterwards */
      MODIFY_REG(hopamp->Instance->CSR,
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	f023 0110 	bic.w	r1, r3, #16
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	430a      	orrs	r2, r1
 8009394:	601a      	str	r2, [r3, #0]
                 OPAMP_CSR_USERTRIM,
                 hopamp->Init.UserTrimming);
      MODIFY_REG(hopamp->Instance->CSR,
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	681a      	ldr	r2, [r3, #0]
 800939c:	4b27      	ldr	r3, [pc, #156]	@ (800943c <HAL_OPAMP_Init+0x19c>)
 800939e:	4013      	ands	r3, r2
 80093a0:	687a      	ldr	r2, [r7, #4]
 80093a2:	6851      	ldr	r1, [r2, #4]
 80093a4:	687a      	ldr	r2, [r7, #4]
 80093a6:	6892      	ldr	r2, [r2, #8]
 80093a8:	4311      	orrs	r1, r2
 80093aa:	687a      	ldr	r2, [r7, #4]
 80093ac:	68d2      	ldr	r2, [r2, #12]
 80093ae:	4311      	orrs	r1, r2
 80093b0:	687a      	ldr	r2, [r7, #4]
 80093b2:	6912      	ldr	r2, [r2, #16]
 80093b4:	430a      	orrs	r2, r1
 80093b6:	6879      	ldr	r1, [r7, #4]
 80093b8:	7d09      	ldrb	r1, [r1, #20]
 80093ba:	2901      	cmp	r1, #1
 80093bc:	d102      	bne.n	80093c4 <HAL_OPAMP_Init+0x124>
 80093be:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80093c2:	e000      	b.n	80093c6 <HAL_OPAMP_Init+0x126>
 80093c4:	2100      	movs	r1, #0
 80093c6:	4311      	orrs	r1, r2
 80093c8:	687a      	ldr	r2, [r7, #4]
 80093ca:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80093cc:	4311      	orrs	r1, r2
 80093ce:	687a      	ldr	r2, [r7, #4]
 80093d0:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80093d2:	4311      	orrs	r1, r2
 80093d4:	687a      	ldr	r2, [r7, #4]
 80093d6:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80093d8:	04d2      	lsls	r2, r2, #19
 80093da:	4311      	orrs	r1, r2
 80093dc:	687a      	ldr	r2, [r7, #4]
 80093de:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80093e0:	0612      	lsls	r2, r2, #24
 80093e2:	4311      	orrs	r1, r2
 80093e4:	687a      	ldr	r2, [r7, #4]
 80093e6:	6812      	ldr	r2, [r2, #0]
 80093e8:	430b      	orrs	r3, r1
 80093ea:	6013      	str	r3, [r2, #0]
                 hopamp->Init.PgaGain |
                 (hopamp->Init.TrimmingValueP << OPAMP_INPUT_NONINVERTING) |
                 (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));
    }

    if ((READ_BIT(hopamp->Instance->TCMR, OPAMP_TCMR_LOCK)) == 0UL)
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	699b      	ldr	r3, [r3, #24]
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	db10      	blt.n	8009418 <HAL_OPAMP_Init+0x178>
    {
      MODIFY_REG(hopamp->Instance->TCMR,
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	699b      	ldr	r3, [r3, #24]
 80093fc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	699a      	ldr	r2, [r3, #24]
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	69db      	ldr	r3, [r3, #28]
 8009408:	431a      	orrs	r2, r3
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	6a1b      	ldr	r3, [r3, #32]
 800940e:	431a      	orrs	r2, r3
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	430a      	orrs	r2, r1
 8009416:	619a      	str	r2, [r3, #24]
                 hopamp->Init.InvertingInputSecondary  |
                 hopamp->Init.NonInvertingInputSecondary);
    }

    /* Update the OPAMP state*/
    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 800941e:	b2db      	uxtb	r3, r3
 8009420:	2b00      	cmp	r3, #0
 8009422:	d103      	bne.n	800942c <HAL_OPAMP_Init+0x18c>
    {
      /* From RESET state to READY State */
      hopamp->State = HAL_OPAMP_STATE_READY;
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	2201      	movs	r2, #1
 8009428:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
    }
    /* else: remain in READY or BUSY state (no update) */

    return status;
 800942c:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800942e:	4618      	mov	r0, r3
 8009430:	3710      	adds	r7, #16
 8009432:	46bd      	mov	sp, r7
 8009434:	bd80      	pop	{r7, pc}
 8009436:	bf00      	nop
 8009438:	40021000 	.word	0x40021000
 800943c:	e0003e11 	.word	0xe0003e11

08009440 <HAL_OPAMP_Start>:
  * @param  hopamp OPAMP handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_OPAMP_Start(OPAMP_HandleTypeDef *hopamp)
{
 8009440:	b480      	push	{r7}
 8009442:	b085      	sub	sp, #20
 8009444:	af00      	add	r7, sp, #0
 8009446:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009448:	2300      	movs	r3, #0
 800944a:	73fb      	strb	r3, [r7, #15]

  /* Check the OPAMP handle allocation */
  /* Check if OPAMP locked */
  if (hopamp == NULL)
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	2b00      	cmp	r3, #0
 8009450:	d102      	bne.n	8009458 <HAL_OPAMP_Start+0x18>
  {
    status = HAL_ERROR;
 8009452:	2301      	movs	r3, #1
 8009454:	73fb      	strb	r3, [r7, #15]
 8009456:	e01d      	b.n	8009494 <HAL_OPAMP_Start+0x54>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 800945e:	b2db      	uxtb	r3, r3
 8009460:	2b05      	cmp	r3, #5
 8009462:	d102      	bne.n	800946a <HAL_OPAMP_Start+0x2a>
  {
    status = HAL_ERROR;
 8009464:	2301      	movs	r3, #1
 8009466:	73fb      	strb	r3, [r7, #15]
 8009468:	e014      	b.n	8009494 <HAL_OPAMP_Start+0x54>
  else
  {
    /* Check the parameter */
    assert_param(IS_OPAMP_ALL_INSTANCE(hopamp->Instance));

    if (hopamp->State == HAL_OPAMP_STATE_READY)
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8009470:	b2db      	uxtb	r3, r3
 8009472:	2b01      	cmp	r3, #1
 8009474:	d10c      	bne.n	8009490 <HAL_OPAMP_Start+0x50>
    {
      /* Enable the selected opamp */
      SET_BIT(hopamp->Instance->CSR, OPAMP_CSR_OPAMPxEN);
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	681a      	ldr	r2, [r3, #0]
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	f042 0201 	orr.w	r2, r2, #1
 8009484:	601a      	str	r2, [r3, #0]

      /* Update the OPAMP state*/
      /* From HAL_OPAMP_STATE_READY to HAL_OPAMP_STATE_BUSY */
      hopamp->State = HAL_OPAMP_STATE_BUSY;
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	2204      	movs	r2, #4
 800948a:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
 800948e:	e001      	b.n	8009494 <HAL_OPAMP_Start+0x54>
    }
    else
    {
      status = HAL_ERROR;
 8009490:	2301      	movs	r3, #1
 8009492:	73fb      	strb	r3, [r7, #15]
    }


  }
  return status;
 8009494:	7bfb      	ldrb	r3, [r7, #15]
}
 8009496:	4618      	mov	r0, r3
 8009498:	3714      	adds	r7, #20
 800949a:	46bd      	mov	sp, r7
 800949c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094a0:	4770      	bx	lr
	...

080094a4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80094a4:	b480      	push	{r7}
 80094a6:	b085      	sub	sp, #20
 80094a8:	af00      	add	r7, sp, #0
 80094aa:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	2b00      	cmp	r3, #0
 80094b0:	d141      	bne.n	8009536 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80094b2:	4b4b      	ldr	r3, [pc, #300]	@ (80095e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80094b4:	681b      	ldr	r3, [r3, #0]
 80094b6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80094ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80094be:	d131      	bne.n	8009524 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80094c0:	4b47      	ldr	r3, [pc, #284]	@ (80095e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80094c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80094c6:	4a46      	ldr	r2, [pc, #280]	@ (80095e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80094c8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80094cc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80094d0:	4b43      	ldr	r3, [pc, #268]	@ (80095e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80094d8:	4a41      	ldr	r2, [pc, #260]	@ (80095e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80094da:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80094de:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80094e0:	4b40      	ldr	r3, [pc, #256]	@ (80095e4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	2232      	movs	r2, #50	@ 0x32
 80094e6:	fb02 f303 	mul.w	r3, r2, r3
 80094ea:	4a3f      	ldr	r2, [pc, #252]	@ (80095e8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80094ec:	fba2 2303 	umull	r2, r3, r2, r3
 80094f0:	0c9b      	lsrs	r3, r3, #18
 80094f2:	3301      	adds	r3, #1
 80094f4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80094f6:	e002      	b.n	80094fe <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	3b01      	subs	r3, #1
 80094fc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80094fe:	4b38      	ldr	r3, [pc, #224]	@ (80095e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009500:	695b      	ldr	r3, [r3, #20]
 8009502:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009506:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800950a:	d102      	bne.n	8009512 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	2b00      	cmp	r3, #0
 8009510:	d1f2      	bne.n	80094f8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8009512:	4b33      	ldr	r3, [pc, #204]	@ (80095e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009514:	695b      	ldr	r3, [r3, #20]
 8009516:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800951a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800951e:	d158      	bne.n	80095d2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8009520:	2303      	movs	r3, #3
 8009522:	e057      	b.n	80095d4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009524:	4b2e      	ldr	r3, [pc, #184]	@ (80095e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009526:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800952a:	4a2d      	ldr	r2, [pc, #180]	@ (80095e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800952c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009530:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8009534:	e04d      	b.n	80095d2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800953c:	d141      	bne.n	80095c2 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800953e:	4b28      	ldr	r3, [pc, #160]	@ (80095e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8009546:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800954a:	d131      	bne.n	80095b0 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800954c:	4b24      	ldr	r3, [pc, #144]	@ (80095e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800954e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009552:	4a23      	ldr	r2, [pc, #140]	@ (80095e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009554:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009558:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800955c:	4b20      	ldr	r3, [pc, #128]	@ (80095e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8009564:	4a1e      	ldr	r2, [pc, #120]	@ (80095e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009566:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800956a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800956c:	4b1d      	ldr	r3, [pc, #116]	@ (80095e4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	2232      	movs	r2, #50	@ 0x32
 8009572:	fb02 f303 	mul.w	r3, r2, r3
 8009576:	4a1c      	ldr	r2, [pc, #112]	@ (80095e8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8009578:	fba2 2303 	umull	r2, r3, r2, r3
 800957c:	0c9b      	lsrs	r3, r3, #18
 800957e:	3301      	adds	r3, #1
 8009580:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009582:	e002      	b.n	800958a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8009584:	68fb      	ldr	r3, [r7, #12]
 8009586:	3b01      	subs	r3, #1
 8009588:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800958a:	4b15      	ldr	r3, [pc, #84]	@ (80095e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800958c:	695b      	ldr	r3, [r3, #20]
 800958e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009592:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009596:	d102      	bne.n	800959e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8009598:	68fb      	ldr	r3, [r7, #12]
 800959a:	2b00      	cmp	r3, #0
 800959c:	d1f2      	bne.n	8009584 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800959e:	4b10      	ldr	r3, [pc, #64]	@ (80095e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80095a0:	695b      	ldr	r3, [r3, #20]
 80095a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80095a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80095aa:	d112      	bne.n	80095d2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80095ac:	2303      	movs	r3, #3
 80095ae:	e011      	b.n	80095d4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80095b0:	4b0b      	ldr	r3, [pc, #44]	@ (80095e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80095b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80095b6:	4a0a      	ldr	r2, [pc, #40]	@ (80095e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80095b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80095bc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80095c0:	e007      	b.n	80095d2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80095c2:	4b07      	ldr	r3, [pc, #28]	@ (80095e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80095ca:	4a05      	ldr	r2, [pc, #20]	@ (80095e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80095cc:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80095d0:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80095d2:	2300      	movs	r3, #0
}
 80095d4:	4618      	mov	r0, r3
 80095d6:	3714      	adds	r7, #20
 80095d8:	46bd      	mov	sp, r7
 80095da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095de:	4770      	bx	lr
 80095e0:	40007000 	.word	0x40007000
 80095e4:	20000004 	.word	0x20000004
 80095e8:	431bde83 	.word	0x431bde83

080095ec <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80095ec:	b480      	push	{r7}
 80095ee:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80095f0:	4b05      	ldr	r3, [pc, #20]	@ (8009608 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80095f2:	689b      	ldr	r3, [r3, #8]
 80095f4:	4a04      	ldr	r2, [pc, #16]	@ (8009608 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80095f6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80095fa:	6093      	str	r3, [r2, #8]
}
 80095fc:	bf00      	nop
 80095fe:	46bd      	mov	sp, r7
 8009600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009604:	4770      	bx	lr
 8009606:	bf00      	nop
 8009608:	40007000 	.word	0x40007000

0800960c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800960c:	b580      	push	{r7, lr}
 800960e:	b088      	sub	sp, #32
 8009610:	af00      	add	r7, sp, #0
 8009612:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	2b00      	cmp	r3, #0
 8009618:	d101      	bne.n	800961e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800961a:	2301      	movs	r3, #1
 800961c:	e2fe      	b.n	8009c1c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	681b      	ldr	r3, [r3, #0]
 8009622:	f003 0301 	and.w	r3, r3, #1
 8009626:	2b00      	cmp	r3, #0
 8009628:	d075      	beq.n	8009716 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800962a:	4b97      	ldr	r3, [pc, #604]	@ (8009888 <HAL_RCC_OscConfig+0x27c>)
 800962c:	689b      	ldr	r3, [r3, #8]
 800962e:	f003 030c 	and.w	r3, r3, #12
 8009632:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009634:	4b94      	ldr	r3, [pc, #592]	@ (8009888 <HAL_RCC_OscConfig+0x27c>)
 8009636:	68db      	ldr	r3, [r3, #12]
 8009638:	f003 0303 	and.w	r3, r3, #3
 800963c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800963e:	69bb      	ldr	r3, [r7, #24]
 8009640:	2b0c      	cmp	r3, #12
 8009642:	d102      	bne.n	800964a <HAL_RCC_OscConfig+0x3e>
 8009644:	697b      	ldr	r3, [r7, #20]
 8009646:	2b03      	cmp	r3, #3
 8009648:	d002      	beq.n	8009650 <HAL_RCC_OscConfig+0x44>
 800964a:	69bb      	ldr	r3, [r7, #24]
 800964c:	2b08      	cmp	r3, #8
 800964e:	d10b      	bne.n	8009668 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009650:	4b8d      	ldr	r3, [pc, #564]	@ (8009888 <HAL_RCC_OscConfig+0x27c>)
 8009652:	681b      	ldr	r3, [r3, #0]
 8009654:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009658:	2b00      	cmp	r3, #0
 800965a:	d05b      	beq.n	8009714 <HAL_RCC_OscConfig+0x108>
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	685b      	ldr	r3, [r3, #4]
 8009660:	2b00      	cmp	r3, #0
 8009662:	d157      	bne.n	8009714 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8009664:	2301      	movs	r3, #1
 8009666:	e2d9      	b.n	8009c1c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	685b      	ldr	r3, [r3, #4]
 800966c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009670:	d106      	bne.n	8009680 <HAL_RCC_OscConfig+0x74>
 8009672:	4b85      	ldr	r3, [pc, #532]	@ (8009888 <HAL_RCC_OscConfig+0x27c>)
 8009674:	681b      	ldr	r3, [r3, #0]
 8009676:	4a84      	ldr	r2, [pc, #528]	@ (8009888 <HAL_RCC_OscConfig+0x27c>)
 8009678:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800967c:	6013      	str	r3, [r2, #0]
 800967e:	e01d      	b.n	80096bc <HAL_RCC_OscConfig+0xb0>
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	685b      	ldr	r3, [r3, #4]
 8009684:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009688:	d10c      	bne.n	80096a4 <HAL_RCC_OscConfig+0x98>
 800968a:	4b7f      	ldr	r3, [pc, #508]	@ (8009888 <HAL_RCC_OscConfig+0x27c>)
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	4a7e      	ldr	r2, [pc, #504]	@ (8009888 <HAL_RCC_OscConfig+0x27c>)
 8009690:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8009694:	6013      	str	r3, [r2, #0]
 8009696:	4b7c      	ldr	r3, [pc, #496]	@ (8009888 <HAL_RCC_OscConfig+0x27c>)
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	4a7b      	ldr	r2, [pc, #492]	@ (8009888 <HAL_RCC_OscConfig+0x27c>)
 800969c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80096a0:	6013      	str	r3, [r2, #0]
 80096a2:	e00b      	b.n	80096bc <HAL_RCC_OscConfig+0xb0>
 80096a4:	4b78      	ldr	r3, [pc, #480]	@ (8009888 <HAL_RCC_OscConfig+0x27c>)
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	4a77      	ldr	r2, [pc, #476]	@ (8009888 <HAL_RCC_OscConfig+0x27c>)
 80096aa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80096ae:	6013      	str	r3, [r2, #0]
 80096b0:	4b75      	ldr	r3, [pc, #468]	@ (8009888 <HAL_RCC_OscConfig+0x27c>)
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	4a74      	ldr	r2, [pc, #464]	@ (8009888 <HAL_RCC_OscConfig+0x27c>)
 80096b6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80096ba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	685b      	ldr	r3, [r3, #4]
 80096c0:	2b00      	cmp	r3, #0
 80096c2:	d013      	beq.n	80096ec <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80096c4:	f7fb fd9c 	bl	8005200 <HAL_GetTick>
 80096c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80096ca:	e008      	b.n	80096de <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80096cc:	f7fb fd98 	bl	8005200 <HAL_GetTick>
 80096d0:	4602      	mov	r2, r0
 80096d2:	693b      	ldr	r3, [r7, #16]
 80096d4:	1ad3      	subs	r3, r2, r3
 80096d6:	2b64      	cmp	r3, #100	@ 0x64
 80096d8:	d901      	bls.n	80096de <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80096da:	2303      	movs	r3, #3
 80096dc:	e29e      	b.n	8009c1c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80096de:	4b6a      	ldr	r3, [pc, #424]	@ (8009888 <HAL_RCC_OscConfig+0x27c>)
 80096e0:	681b      	ldr	r3, [r3, #0]
 80096e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d0f0      	beq.n	80096cc <HAL_RCC_OscConfig+0xc0>
 80096ea:	e014      	b.n	8009716 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80096ec:	f7fb fd88 	bl	8005200 <HAL_GetTick>
 80096f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80096f2:	e008      	b.n	8009706 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80096f4:	f7fb fd84 	bl	8005200 <HAL_GetTick>
 80096f8:	4602      	mov	r2, r0
 80096fa:	693b      	ldr	r3, [r7, #16]
 80096fc:	1ad3      	subs	r3, r2, r3
 80096fe:	2b64      	cmp	r3, #100	@ 0x64
 8009700:	d901      	bls.n	8009706 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8009702:	2303      	movs	r3, #3
 8009704:	e28a      	b.n	8009c1c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8009706:	4b60      	ldr	r3, [pc, #384]	@ (8009888 <HAL_RCC_OscConfig+0x27c>)
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800970e:	2b00      	cmp	r3, #0
 8009710:	d1f0      	bne.n	80096f4 <HAL_RCC_OscConfig+0xe8>
 8009712:	e000      	b.n	8009716 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009714:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	f003 0302 	and.w	r3, r3, #2
 800971e:	2b00      	cmp	r3, #0
 8009720:	d075      	beq.n	800980e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009722:	4b59      	ldr	r3, [pc, #356]	@ (8009888 <HAL_RCC_OscConfig+0x27c>)
 8009724:	689b      	ldr	r3, [r3, #8]
 8009726:	f003 030c 	and.w	r3, r3, #12
 800972a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800972c:	4b56      	ldr	r3, [pc, #344]	@ (8009888 <HAL_RCC_OscConfig+0x27c>)
 800972e:	68db      	ldr	r3, [r3, #12]
 8009730:	f003 0303 	and.w	r3, r3, #3
 8009734:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8009736:	69bb      	ldr	r3, [r7, #24]
 8009738:	2b0c      	cmp	r3, #12
 800973a:	d102      	bne.n	8009742 <HAL_RCC_OscConfig+0x136>
 800973c:	697b      	ldr	r3, [r7, #20]
 800973e:	2b02      	cmp	r3, #2
 8009740:	d002      	beq.n	8009748 <HAL_RCC_OscConfig+0x13c>
 8009742:	69bb      	ldr	r3, [r7, #24]
 8009744:	2b04      	cmp	r3, #4
 8009746:	d11f      	bne.n	8009788 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009748:	4b4f      	ldr	r3, [pc, #316]	@ (8009888 <HAL_RCC_OscConfig+0x27c>)
 800974a:	681b      	ldr	r3, [r3, #0]
 800974c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009750:	2b00      	cmp	r3, #0
 8009752:	d005      	beq.n	8009760 <HAL_RCC_OscConfig+0x154>
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	68db      	ldr	r3, [r3, #12]
 8009758:	2b00      	cmp	r3, #0
 800975a:	d101      	bne.n	8009760 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800975c:	2301      	movs	r3, #1
 800975e:	e25d      	b.n	8009c1c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009760:	4b49      	ldr	r3, [pc, #292]	@ (8009888 <HAL_RCC_OscConfig+0x27c>)
 8009762:	685b      	ldr	r3, [r3, #4]
 8009764:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	691b      	ldr	r3, [r3, #16]
 800976c:	061b      	lsls	r3, r3, #24
 800976e:	4946      	ldr	r1, [pc, #280]	@ (8009888 <HAL_RCC_OscConfig+0x27c>)
 8009770:	4313      	orrs	r3, r2
 8009772:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8009774:	4b45      	ldr	r3, [pc, #276]	@ (800988c <HAL_RCC_OscConfig+0x280>)
 8009776:	681b      	ldr	r3, [r3, #0]
 8009778:	4618      	mov	r0, r3
 800977a:	f7fb fcf5 	bl	8005168 <HAL_InitTick>
 800977e:	4603      	mov	r3, r0
 8009780:	2b00      	cmp	r3, #0
 8009782:	d043      	beq.n	800980c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8009784:	2301      	movs	r3, #1
 8009786:	e249      	b.n	8009c1c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	68db      	ldr	r3, [r3, #12]
 800978c:	2b00      	cmp	r3, #0
 800978e:	d023      	beq.n	80097d8 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009790:	4b3d      	ldr	r3, [pc, #244]	@ (8009888 <HAL_RCC_OscConfig+0x27c>)
 8009792:	681b      	ldr	r3, [r3, #0]
 8009794:	4a3c      	ldr	r2, [pc, #240]	@ (8009888 <HAL_RCC_OscConfig+0x27c>)
 8009796:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800979a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800979c:	f7fb fd30 	bl	8005200 <HAL_GetTick>
 80097a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80097a2:	e008      	b.n	80097b6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80097a4:	f7fb fd2c 	bl	8005200 <HAL_GetTick>
 80097a8:	4602      	mov	r2, r0
 80097aa:	693b      	ldr	r3, [r7, #16]
 80097ac:	1ad3      	subs	r3, r2, r3
 80097ae:	2b02      	cmp	r3, #2
 80097b0:	d901      	bls.n	80097b6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80097b2:	2303      	movs	r3, #3
 80097b4:	e232      	b.n	8009c1c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80097b6:	4b34      	ldr	r3, [pc, #208]	@ (8009888 <HAL_RCC_OscConfig+0x27c>)
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80097be:	2b00      	cmp	r3, #0
 80097c0:	d0f0      	beq.n	80097a4 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80097c2:	4b31      	ldr	r3, [pc, #196]	@ (8009888 <HAL_RCC_OscConfig+0x27c>)
 80097c4:	685b      	ldr	r3, [r3, #4]
 80097c6:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	691b      	ldr	r3, [r3, #16]
 80097ce:	061b      	lsls	r3, r3, #24
 80097d0:	492d      	ldr	r1, [pc, #180]	@ (8009888 <HAL_RCC_OscConfig+0x27c>)
 80097d2:	4313      	orrs	r3, r2
 80097d4:	604b      	str	r3, [r1, #4]
 80097d6:	e01a      	b.n	800980e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80097d8:	4b2b      	ldr	r3, [pc, #172]	@ (8009888 <HAL_RCC_OscConfig+0x27c>)
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	4a2a      	ldr	r2, [pc, #168]	@ (8009888 <HAL_RCC_OscConfig+0x27c>)
 80097de:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80097e2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80097e4:	f7fb fd0c 	bl	8005200 <HAL_GetTick>
 80097e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80097ea:	e008      	b.n	80097fe <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80097ec:	f7fb fd08 	bl	8005200 <HAL_GetTick>
 80097f0:	4602      	mov	r2, r0
 80097f2:	693b      	ldr	r3, [r7, #16]
 80097f4:	1ad3      	subs	r3, r2, r3
 80097f6:	2b02      	cmp	r3, #2
 80097f8:	d901      	bls.n	80097fe <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80097fa:	2303      	movs	r3, #3
 80097fc:	e20e      	b.n	8009c1c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80097fe:	4b22      	ldr	r3, [pc, #136]	@ (8009888 <HAL_RCC_OscConfig+0x27c>)
 8009800:	681b      	ldr	r3, [r3, #0]
 8009802:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009806:	2b00      	cmp	r3, #0
 8009808:	d1f0      	bne.n	80097ec <HAL_RCC_OscConfig+0x1e0>
 800980a:	e000      	b.n	800980e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800980c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	681b      	ldr	r3, [r3, #0]
 8009812:	f003 0308 	and.w	r3, r3, #8
 8009816:	2b00      	cmp	r3, #0
 8009818:	d041      	beq.n	800989e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	695b      	ldr	r3, [r3, #20]
 800981e:	2b00      	cmp	r3, #0
 8009820:	d01c      	beq.n	800985c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009822:	4b19      	ldr	r3, [pc, #100]	@ (8009888 <HAL_RCC_OscConfig+0x27c>)
 8009824:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009828:	4a17      	ldr	r2, [pc, #92]	@ (8009888 <HAL_RCC_OscConfig+0x27c>)
 800982a:	f043 0301 	orr.w	r3, r3, #1
 800982e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009832:	f7fb fce5 	bl	8005200 <HAL_GetTick>
 8009836:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009838:	e008      	b.n	800984c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800983a:	f7fb fce1 	bl	8005200 <HAL_GetTick>
 800983e:	4602      	mov	r2, r0
 8009840:	693b      	ldr	r3, [r7, #16]
 8009842:	1ad3      	subs	r3, r2, r3
 8009844:	2b02      	cmp	r3, #2
 8009846:	d901      	bls.n	800984c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8009848:	2303      	movs	r3, #3
 800984a:	e1e7      	b.n	8009c1c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800984c:	4b0e      	ldr	r3, [pc, #56]	@ (8009888 <HAL_RCC_OscConfig+0x27c>)
 800984e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009852:	f003 0302 	and.w	r3, r3, #2
 8009856:	2b00      	cmp	r3, #0
 8009858:	d0ef      	beq.n	800983a <HAL_RCC_OscConfig+0x22e>
 800985a:	e020      	b.n	800989e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800985c:	4b0a      	ldr	r3, [pc, #40]	@ (8009888 <HAL_RCC_OscConfig+0x27c>)
 800985e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009862:	4a09      	ldr	r2, [pc, #36]	@ (8009888 <HAL_RCC_OscConfig+0x27c>)
 8009864:	f023 0301 	bic.w	r3, r3, #1
 8009868:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800986c:	f7fb fcc8 	bl	8005200 <HAL_GetTick>
 8009870:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009872:	e00d      	b.n	8009890 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009874:	f7fb fcc4 	bl	8005200 <HAL_GetTick>
 8009878:	4602      	mov	r2, r0
 800987a:	693b      	ldr	r3, [r7, #16]
 800987c:	1ad3      	subs	r3, r2, r3
 800987e:	2b02      	cmp	r3, #2
 8009880:	d906      	bls.n	8009890 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8009882:	2303      	movs	r3, #3
 8009884:	e1ca      	b.n	8009c1c <HAL_RCC_OscConfig+0x610>
 8009886:	bf00      	nop
 8009888:	40021000 	.word	0x40021000
 800988c:	20000008 	.word	0x20000008
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009890:	4b8c      	ldr	r3, [pc, #560]	@ (8009ac4 <HAL_RCC_OscConfig+0x4b8>)
 8009892:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009896:	f003 0302 	and.w	r3, r3, #2
 800989a:	2b00      	cmp	r3, #0
 800989c:	d1ea      	bne.n	8009874 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	f003 0304 	and.w	r3, r3, #4
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	f000 80a6 	beq.w	80099f8 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80098ac:	2300      	movs	r3, #0
 80098ae:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80098b0:	4b84      	ldr	r3, [pc, #528]	@ (8009ac4 <HAL_RCC_OscConfig+0x4b8>)
 80098b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80098b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	d101      	bne.n	80098c0 <HAL_RCC_OscConfig+0x2b4>
 80098bc:	2301      	movs	r3, #1
 80098be:	e000      	b.n	80098c2 <HAL_RCC_OscConfig+0x2b6>
 80098c0:	2300      	movs	r3, #0
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	d00d      	beq.n	80098e2 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80098c6:	4b7f      	ldr	r3, [pc, #508]	@ (8009ac4 <HAL_RCC_OscConfig+0x4b8>)
 80098c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80098ca:	4a7e      	ldr	r2, [pc, #504]	@ (8009ac4 <HAL_RCC_OscConfig+0x4b8>)
 80098cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80098d0:	6593      	str	r3, [r2, #88]	@ 0x58
 80098d2:	4b7c      	ldr	r3, [pc, #496]	@ (8009ac4 <HAL_RCC_OscConfig+0x4b8>)
 80098d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80098d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80098da:	60fb      	str	r3, [r7, #12]
 80098dc:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80098de:	2301      	movs	r3, #1
 80098e0:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80098e2:	4b79      	ldr	r3, [pc, #484]	@ (8009ac8 <HAL_RCC_OscConfig+0x4bc>)
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80098ea:	2b00      	cmp	r3, #0
 80098ec:	d118      	bne.n	8009920 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80098ee:	4b76      	ldr	r3, [pc, #472]	@ (8009ac8 <HAL_RCC_OscConfig+0x4bc>)
 80098f0:	681b      	ldr	r3, [r3, #0]
 80098f2:	4a75      	ldr	r2, [pc, #468]	@ (8009ac8 <HAL_RCC_OscConfig+0x4bc>)
 80098f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80098f8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80098fa:	f7fb fc81 	bl	8005200 <HAL_GetTick>
 80098fe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009900:	e008      	b.n	8009914 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009902:	f7fb fc7d 	bl	8005200 <HAL_GetTick>
 8009906:	4602      	mov	r2, r0
 8009908:	693b      	ldr	r3, [r7, #16]
 800990a:	1ad3      	subs	r3, r2, r3
 800990c:	2b02      	cmp	r3, #2
 800990e:	d901      	bls.n	8009914 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8009910:	2303      	movs	r3, #3
 8009912:	e183      	b.n	8009c1c <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009914:	4b6c      	ldr	r3, [pc, #432]	@ (8009ac8 <HAL_RCC_OscConfig+0x4bc>)
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800991c:	2b00      	cmp	r3, #0
 800991e:	d0f0      	beq.n	8009902 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	689b      	ldr	r3, [r3, #8]
 8009924:	2b01      	cmp	r3, #1
 8009926:	d108      	bne.n	800993a <HAL_RCC_OscConfig+0x32e>
 8009928:	4b66      	ldr	r3, [pc, #408]	@ (8009ac4 <HAL_RCC_OscConfig+0x4b8>)
 800992a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800992e:	4a65      	ldr	r2, [pc, #404]	@ (8009ac4 <HAL_RCC_OscConfig+0x4b8>)
 8009930:	f043 0301 	orr.w	r3, r3, #1
 8009934:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8009938:	e024      	b.n	8009984 <HAL_RCC_OscConfig+0x378>
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	689b      	ldr	r3, [r3, #8]
 800993e:	2b05      	cmp	r3, #5
 8009940:	d110      	bne.n	8009964 <HAL_RCC_OscConfig+0x358>
 8009942:	4b60      	ldr	r3, [pc, #384]	@ (8009ac4 <HAL_RCC_OscConfig+0x4b8>)
 8009944:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009948:	4a5e      	ldr	r2, [pc, #376]	@ (8009ac4 <HAL_RCC_OscConfig+0x4b8>)
 800994a:	f043 0304 	orr.w	r3, r3, #4
 800994e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8009952:	4b5c      	ldr	r3, [pc, #368]	@ (8009ac4 <HAL_RCC_OscConfig+0x4b8>)
 8009954:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009958:	4a5a      	ldr	r2, [pc, #360]	@ (8009ac4 <HAL_RCC_OscConfig+0x4b8>)
 800995a:	f043 0301 	orr.w	r3, r3, #1
 800995e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8009962:	e00f      	b.n	8009984 <HAL_RCC_OscConfig+0x378>
 8009964:	4b57      	ldr	r3, [pc, #348]	@ (8009ac4 <HAL_RCC_OscConfig+0x4b8>)
 8009966:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800996a:	4a56      	ldr	r2, [pc, #344]	@ (8009ac4 <HAL_RCC_OscConfig+0x4b8>)
 800996c:	f023 0301 	bic.w	r3, r3, #1
 8009970:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8009974:	4b53      	ldr	r3, [pc, #332]	@ (8009ac4 <HAL_RCC_OscConfig+0x4b8>)
 8009976:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800997a:	4a52      	ldr	r2, [pc, #328]	@ (8009ac4 <HAL_RCC_OscConfig+0x4b8>)
 800997c:	f023 0304 	bic.w	r3, r3, #4
 8009980:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	689b      	ldr	r3, [r3, #8]
 8009988:	2b00      	cmp	r3, #0
 800998a:	d016      	beq.n	80099ba <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800998c:	f7fb fc38 	bl	8005200 <HAL_GetTick>
 8009990:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009992:	e00a      	b.n	80099aa <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009994:	f7fb fc34 	bl	8005200 <HAL_GetTick>
 8009998:	4602      	mov	r2, r0
 800999a:	693b      	ldr	r3, [r7, #16]
 800999c:	1ad3      	subs	r3, r2, r3
 800999e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80099a2:	4293      	cmp	r3, r2
 80099a4:	d901      	bls.n	80099aa <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80099a6:	2303      	movs	r3, #3
 80099a8:	e138      	b.n	8009c1c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80099aa:	4b46      	ldr	r3, [pc, #280]	@ (8009ac4 <HAL_RCC_OscConfig+0x4b8>)
 80099ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80099b0:	f003 0302 	and.w	r3, r3, #2
 80099b4:	2b00      	cmp	r3, #0
 80099b6:	d0ed      	beq.n	8009994 <HAL_RCC_OscConfig+0x388>
 80099b8:	e015      	b.n	80099e6 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80099ba:	f7fb fc21 	bl	8005200 <HAL_GetTick>
 80099be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80099c0:	e00a      	b.n	80099d8 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80099c2:	f7fb fc1d 	bl	8005200 <HAL_GetTick>
 80099c6:	4602      	mov	r2, r0
 80099c8:	693b      	ldr	r3, [r7, #16]
 80099ca:	1ad3      	subs	r3, r2, r3
 80099cc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80099d0:	4293      	cmp	r3, r2
 80099d2:	d901      	bls.n	80099d8 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80099d4:	2303      	movs	r3, #3
 80099d6:	e121      	b.n	8009c1c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80099d8:	4b3a      	ldr	r3, [pc, #232]	@ (8009ac4 <HAL_RCC_OscConfig+0x4b8>)
 80099da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80099de:	f003 0302 	and.w	r3, r3, #2
 80099e2:	2b00      	cmp	r3, #0
 80099e4:	d1ed      	bne.n	80099c2 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80099e6:	7ffb      	ldrb	r3, [r7, #31]
 80099e8:	2b01      	cmp	r3, #1
 80099ea:	d105      	bne.n	80099f8 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80099ec:	4b35      	ldr	r3, [pc, #212]	@ (8009ac4 <HAL_RCC_OscConfig+0x4b8>)
 80099ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80099f0:	4a34      	ldr	r2, [pc, #208]	@ (8009ac4 <HAL_RCC_OscConfig+0x4b8>)
 80099f2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80099f6:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	f003 0320 	and.w	r3, r3, #32
 8009a00:	2b00      	cmp	r3, #0
 8009a02:	d03c      	beq.n	8009a7e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	699b      	ldr	r3, [r3, #24]
 8009a08:	2b00      	cmp	r3, #0
 8009a0a:	d01c      	beq.n	8009a46 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8009a0c:	4b2d      	ldr	r3, [pc, #180]	@ (8009ac4 <HAL_RCC_OscConfig+0x4b8>)
 8009a0e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009a12:	4a2c      	ldr	r2, [pc, #176]	@ (8009ac4 <HAL_RCC_OscConfig+0x4b8>)
 8009a14:	f043 0301 	orr.w	r3, r3, #1
 8009a18:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009a1c:	f7fb fbf0 	bl	8005200 <HAL_GetTick>
 8009a20:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8009a22:	e008      	b.n	8009a36 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009a24:	f7fb fbec 	bl	8005200 <HAL_GetTick>
 8009a28:	4602      	mov	r2, r0
 8009a2a:	693b      	ldr	r3, [r7, #16]
 8009a2c:	1ad3      	subs	r3, r2, r3
 8009a2e:	2b02      	cmp	r3, #2
 8009a30:	d901      	bls.n	8009a36 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8009a32:	2303      	movs	r3, #3
 8009a34:	e0f2      	b.n	8009c1c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8009a36:	4b23      	ldr	r3, [pc, #140]	@ (8009ac4 <HAL_RCC_OscConfig+0x4b8>)
 8009a38:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009a3c:	f003 0302 	and.w	r3, r3, #2
 8009a40:	2b00      	cmp	r3, #0
 8009a42:	d0ef      	beq.n	8009a24 <HAL_RCC_OscConfig+0x418>
 8009a44:	e01b      	b.n	8009a7e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8009a46:	4b1f      	ldr	r3, [pc, #124]	@ (8009ac4 <HAL_RCC_OscConfig+0x4b8>)
 8009a48:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009a4c:	4a1d      	ldr	r2, [pc, #116]	@ (8009ac4 <HAL_RCC_OscConfig+0x4b8>)
 8009a4e:	f023 0301 	bic.w	r3, r3, #1
 8009a52:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009a56:	f7fb fbd3 	bl	8005200 <HAL_GetTick>
 8009a5a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8009a5c:	e008      	b.n	8009a70 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009a5e:	f7fb fbcf 	bl	8005200 <HAL_GetTick>
 8009a62:	4602      	mov	r2, r0
 8009a64:	693b      	ldr	r3, [r7, #16]
 8009a66:	1ad3      	subs	r3, r2, r3
 8009a68:	2b02      	cmp	r3, #2
 8009a6a:	d901      	bls.n	8009a70 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8009a6c:	2303      	movs	r3, #3
 8009a6e:	e0d5      	b.n	8009c1c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8009a70:	4b14      	ldr	r3, [pc, #80]	@ (8009ac4 <HAL_RCC_OscConfig+0x4b8>)
 8009a72:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009a76:	f003 0302 	and.w	r3, r3, #2
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	d1ef      	bne.n	8009a5e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	69db      	ldr	r3, [r3, #28]
 8009a82:	2b00      	cmp	r3, #0
 8009a84:	f000 80c9 	beq.w	8009c1a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8009a88:	4b0e      	ldr	r3, [pc, #56]	@ (8009ac4 <HAL_RCC_OscConfig+0x4b8>)
 8009a8a:	689b      	ldr	r3, [r3, #8]
 8009a8c:	f003 030c 	and.w	r3, r3, #12
 8009a90:	2b0c      	cmp	r3, #12
 8009a92:	f000 8083 	beq.w	8009b9c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	69db      	ldr	r3, [r3, #28]
 8009a9a:	2b02      	cmp	r3, #2
 8009a9c:	d15e      	bne.n	8009b5c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009a9e:	4b09      	ldr	r3, [pc, #36]	@ (8009ac4 <HAL_RCC_OscConfig+0x4b8>)
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	4a08      	ldr	r2, [pc, #32]	@ (8009ac4 <HAL_RCC_OscConfig+0x4b8>)
 8009aa4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009aa8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009aaa:	f7fb fba9 	bl	8005200 <HAL_GetTick>
 8009aae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009ab0:	e00c      	b.n	8009acc <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009ab2:	f7fb fba5 	bl	8005200 <HAL_GetTick>
 8009ab6:	4602      	mov	r2, r0
 8009ab8:	693b      	ldr	r3, [r7, #16]
 8009aba:	1ad3      	subs	r3, r2, r3
 8009abc:	2b02      	cmp	r3, #2
 8009abe:	d905      	bls.n	8009acc <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8009ac0:	2303      	movs	r3, #3
 8009ac2:	e0ab      	b.n	8009c1c <HAL_RCC_OscConfig+0x610>
 8009ac4:	40021000 	.word	0x40021000
 8009ac8:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009acc:	4b55      	ldr	r3, [pc, #340]	@ (8009c24 <HAL_RCC_OscConfig+0x618>)
 8009ace:	681b      	ldr	r3, [r3, #0]
 8009ad0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009ad4:	2b00      	cmp	r3, #0
 8009ad6:	d1ec      	bne.n	8009ab2 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009ad8:	4b52      	ldr	r3, [pc, #328]	@ (8009c24 <HAL_RCC_OscConfig+0x618>)
 8009ada:	68da      	ldr	r2, [r3, #12]
 8009adc:	4b52      	ldr	r3, [pc, #328]	@ (8009c28 <HAL_RCC_OscConfig+0x61c>)
 8009ade:	4013      	ands	r3, r2
 8009ae0:	687a      	ldr	r2, [r7, #4]
 8009ae2:	6a11      	ldr	r1, [r2, #32]
 8009ae4:	687a      	ldr	r2, [r7, #4]
 8009ae6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8009ae8:	3a01      	subs	r2, #1
 8009aea:	0112      	lsls	r2, r2, #4
 8009aec:	4311      	orrs	r1, r2
 8009aee:	687a      	ldr	r2, [r7, #4]
 8009af0:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8009af2:	0212      	lsls	r2, r2, #8
 8009af4:	4311      	orrs	r1, r2
 8009af6:	687a      	ldr	r2, [r7, #4]
 8009af8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8009afa:	0852      	lsrs	r2, r2, #1
 8009afc:	3a01      	subs	r2, #1
 8009afe:	0552      	lsls	r2, r2, #21
 8009b00:	4311      	orrs	r1, r2
 8009b02:	687a      	ldr	r2, [r7, #4]
 8009b04:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8009b06:	0852      	lsrs	r2, r2, #1
 8009b08:	3a01      	subs	r2, #1
 8009b0a:	0652      	lsls	r2, r2, #25
 8009b0c:	4311      	orrs	r1, r2
 8009b0e:	687a      	ldr	r2, [r7, #4]
 8009b10:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8009b12:	06d2      	lsls	r2, r2, #27
 8009b14:	430a      	orrs	r2, r1
 8009b16:	4943      	ldr	r1, [pc, #268]	@ (8009c24 <HAL_RCC_OscConfig+0x618>)
 8009b18:	4313      	orrs	r3, r2
 8009b1a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009b1c:	4b41      	ldr	r3, [pc, #260]	@ (8009c24 <HAL_RCC_OscConfig+0x618>)
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	4a40      	ldr	r2, [pc, #256]	@ (8009c24 <HAL_RCC_OscConfig+0x618>)
 8009b22:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009b26:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8009b28:	4b3e      	ldr	r3, [pc, #248]	@ (8009c24 <HAL_RCC_OscConfig+0x618>)
 8009b2a:	68db      	ldr	r3, [r3, #12]
 8009b2c:	4a3d      	ldr	r2, [pc, #244]	@ (8009c24 <HAL_RCC_OscConfig+0x618>)
 8009b2e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009b32:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009b34:	f7fb fb64 	bl	8005200 <HAL_GetTick>
 8009b38:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009b3a:	e008      	b.n	8009b4e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009b3c:	f7fb fb60 	bl	8005200 <HAL_GetTick>
 8009b40:	4602      	mov	r2, r0
 8009b42:	693b      	ldr	r3, [r7, #16]
 8009b44:	1ad3      	subs	r3, r2, r3
 8009b46:	2b02      	cmp	r3, #2
 8009b48:	d901      	bls.n	8009b4e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8009b4a:	2303      	movs	r3, #3
 8009b4c:	e066      	b.n	8009c1c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009b4e:	4b35      	ldr	r3, [pc, #212]	@ (8009c24 <HAL_RCC_OscConfig+0x618>)
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009b56:	2b00      	cmp	r3, #0
 8009b58:	d0f0      	beq.n	8009b3c <HAL_RCC_OscConfig+0x530>
 8009b5a:	e05e      	b.n	8009c1a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009b5c:	4b31      	ldr	r3, [pc, #196]	@ (8009c24 <HAL_RCC_OscConfig+0x618>)
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	4a30      	ldr	r2, [pc, #192]	@ (8009c24 <HAL_RCC_OscConfig+0x618>)
 8009b62:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009b66:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009b68:	f7fb fb4a 	bl	8005200 <HAL_GetTick>
 8009b6c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009b6e:	e008      	b.n	8009b82 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009b70:	f7fb fb46 	bl	8005200 <HAL_GetTick>
 8009b74:	4602      	mov	r2, r0
 8009b76:	693b      	ldr	r3, [r7, #16]
 8009b78:	1ad3      	subs	r3, r2, r3
 8009b7a:	2b02      	cmp	r3, #2
 8009b7c:	d901      	bls.n	8009b82 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8009b7e:	2303      	movs	r3, #3
 8009b80:	e04c      	b.n	8009c1c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009b82:	4b28      	ldr	r3, [pc, #160]	@ (8009c24 <HAL_RCC_OscConfig+0x618>)
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009b8a:	2b00      	cmp	r3, #0
 8009b8c:	d1f0      	bne.n	8009b70 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8009b8e:	4b25      	ldr	r3, [pc, #148]	@ (8009c24 <HAL_RCC_OscConfig+0x618>)
 8009b90:	68da      	ldr	r2, [r3, #12]
 8009b92:	4924      	ldr	r1, [pc, #144]	@ (8009c24 <HAL_RCC_OscConfig+0x618>)
 8009b94:	4b25      	ldr	r3, [pc, #148]	@ (8009c2c <HAL_RCC_OscConfig+0x620>)
 8009b96:	4013      	ands	r3, r2
 8009b98:	60cb      	str	r3, [r1, #12]
 8009b9a:	e03e      	b.n	8009c1a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	69db      	ldr	r3, [r3, #28]
 8009ba0:	2b01      	cmp	r3, #1
 8009ba2:	d101      	bne.n	8009ba8 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8009ba4:	2301      	movs	r3, #1
 8009ba6:	e039      	b.n	8009c1c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8009ba8:	4b1e      	ldr	r3, [pc, #120]	@ (8009c24 <HAL_RCC_OscConfig+0x618>)
 8009baa:	68db      	ldr	r3, [r3, #12]
 8009bac:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009bae:	697b      	ldr	r3, [r7, #20]
 8009bb0:	f003 0203 	and.w	r2, r3, #3
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	6a1b      	ldr	r3, [r3, #32]
 8009bb8:	429a      	cmp	r2, r3
 8009bba:	d12c      	bne.n	8009c16 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8009bbc:	697b      	ldr	r3, [r7, #20]
 8009bbe:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009bc6:	3b01      	subs	r3, #1
 8009bc8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009bca:	429a      	cmp	r2, r3
 8009bcc:	d123      	bne.n	8009c16 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8009bce:	697b      	ldr	r3, [r7, #20]
 8009bd0:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009bd8:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8009bda:	429a      	cmp	r2, r3
 8009bdc:	d11b      	bne.n	8009c16 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8009bde:	697b      	ldr	r3, [r7, #20]
 8009be0:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009be8:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8009bea:	429a      	cmp	r2, r3
 8009bec:	d113      	bne.n	8009c16 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009bee:	697b      	ldr	r3, [r7, #20]
 8009bf0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009bf8:	085b      	lsrs	r3, r3, #1
 8009bfa:	3b01      	subs	r3, #1
 8009bfc:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8009bfe:	429a      	cmp	r2, r3
 8009c00:	d109      	bne.n	8009c16 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8009c02:	697b      	ldr	r3, [r7, #20]
 8009c04:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009c0c:	085b      	lsrs	r3, r3, #1
 8009c0e:	3b01      	subs	r3, #1
 8009c10:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009c12:	429a      	cmp	r2, r3
 8009c14:	d001      	beq.n	8009c1a <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8009c16:	2301      	movs	r3, #1
 8009c18:	e000      	b.n	8009c1c <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8009c1a:	2300      	movs	r3, #0
}
 8009c1c:	4618      	mov	r0, r3
 8009c1e:	3720      	adds	r7, #32
 8009c20:	46bd      	mov	sp, r7
 8009c22:	bd80      	pop	{r7, pc}
 8009c24:	40021000 	.word	0x40021000
 8009c28:	019f800c 	.word	0x019f800c
 8009c2c:	feeefffc 	.word	0xfeeefffc

08009c30 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009c30:	b580      	push	{r7, lr}
 8009c32:	b086      	sub	sp, #24
 8009c34:	af00      	add	r7, sp, #0
 8009c36:	6078      	str	r0, [r7, #4]
 8009c38:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8009c3a:	2300      	movs	r3, #0
 8009c3c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	2b00      	cmp	r3, #0
 8009c42:	d101      	bne.n	8009c48 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8009c44:	2301      	movs	r3, #1
 8009c46:	e11e      	b.n	8009e86 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8009c48:	4b91      	ldr	r3, [pc, #580]	@ (8009e90 <HAL_RCC_ClockConfig+0x260>)
 8009c4a:	681b      	ldr	r3, [r3, #0]
 8009c4c:	f003 030f 	and.w	r3, r3, #15
 8009c50:	683a      	ldr	r2, [r7, #0]
 8009c52:	429a      	cmp	r2, r3
 8009c54:	d910      	bls.n	8009c78 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009c56:	4b8e      	ldr	r3, [pc, #568]	@ (8009e90 <HAL_RCC_ClockConfig+0x260>)
 8009c58:	681b      	ldr	r3, [r3, #0]
 8009c5a:	f023 020f 	bic.w	r2, r3, #15
 8009c5e:	498c      	ldr	r1, [pc, #560]	@ (8009e90 <HAL_RCC_ClockConfig+0x260>)
 8009c60:	683b      	ldr	r3, [r7, #0]
 8009c62:	4313      	orrs	r3, r2
 8009c64:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009c66:	4b8a      	ldr	r3, [pc, #552]	@ (8009e90 <HAL_RCC_ClockConfig+0x260>)
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	f003 030f 	and.w	r3, r3, #15
 8009c6e:	683a      	ldr	r2, [r7, #0]
 8009c70:	429a      	cmp	r2, r3
 8009c72:	d001      	beq.n	8009c78 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8009c74:	2301      	movs	r3, #1
 8009c76:	e106      	b.n	8009e86 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	f003 0301 	and.w	r3, r3, #1
 8009c80:	2b00      	cmp	r3, #0
 8009c82:	d073      	beq.n	8009d6c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	685b      	ldr	r3, [r3, #4]
 8009c88:	2b03      	cmp	r3, #3
 8009c8a:	d129      	bne.n	8009ce0 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009c8c:	4b81      	ldr	r3, [pc, #516]	@ (8009e94 <HAL_RCC_ClockConfig+0x264>)
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009c94:	2b00      	cmp	r3, #0
 8009c96:	d101      	bne.n	8009c9c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8009c98:	2301      	movs	r3, #1
 8009c9a:	e0f4      	b.n	8009e86 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8009c9c:	f000 f99e 	bl	8009fdc <RCC_GetSysClockFreqFromPLLSource>
 8009ca0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8009ca2:	693b      	ldr	r3, [r7, #16]
 8009ca4:	4a7c      	ldr	r2, [pc, #496]	@ (8009e98 <HAL_RCC_ClockConfig+0x268>)
 8009ca6:	4293      	cmp	r3, r2
 8009ca8:	d93f      	bls.n	8009d2a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8009caa:	4b7a      	ldr	r3, [pc, #488]	@ (8009e94 <HAL_RCC_ClockConfig+0x264>)
 8009cac:	689b      	ldr	r3, [r3, #8]
 8009cae:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	d009      	beq.n	8009cca <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8009cbe:	2b00      	cmp	r3, #0
 8009cc0:	d033      	beq.n	8009d2a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	d12f      	bne.n	8009d2a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8009cca:	4b72      	ldr	r3, [pc, #456]	@ (8009e94 <HAL_RCC_ClockConfig+0x264>)
 8009ccc:	689b      	ldr	r3, [r3, #8]
 8009cce:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009cd2:	4a70      	ldr	r2, [pc, #448]	@ (8009e94 <HAL_RCC_ClockConfig+0x264>)
 8009cd4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009cd8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8009cda:	2380      	movs	r3, #128	@ 0x80
 8009cdc:	617b      	str	r3, [r7, #20]
 8009cde:	e024      	b.n	8009d2a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	685b      	ldr	r3, [r3, #4]
 8009ce4:	2b02      	cmp	r3, #2
 8009ce6:	d107      	bne.n	8009cf8 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009ce8:	4b6a      	ldr	r3, [pc, #424]	@ (8009e94 <HAL_RCC_ClockConfig+0x264>)
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009cf0:	2b00      	cmp	r3, #0
 8009cf2:	d109      	bne.n	8009d08 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8009cf4:	2301      	movs	r3, #1
 8009cf6:	e0c6      	b.n	8009e86 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009cf8:	4b66      	ldr	r3, [pc, #408]	@ (8009e94 <HAL_RCC_ClockConfig+0x264>)
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009d00:	2b00      	cmp	r3, #0
 8009d02:	d101      	bne.n	8009d08 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8009d04:	2301      	movs	r3, #1
 8009d06:	e0be      	b.n	8009e86 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8009d08:	f000 f8ce 	bl	8009ea8 <HAL_RCC_GetSysClockFreq>
 8009d0c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8009d0e:	693b      	ldr	r3, [r7, #16]
 8009d10:	4a61      	ldr	r2, [pc, #388]	@ (8009e98 <HAL_RCC_ClockConfig+0x268>)
 8009d12:	4293      	cmp	r3, r2
 8009d14:	d909      	bls.n	8009d2a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8009d16:	4b5f      	ldr	r3, [pc, #380]	@ (8009e94 <HAL_RCC_ClockConfig+0x264>)
 8009d18:	689b      	ldr	r3, [r3, #8]
 8009d1a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009d1e:	4a5d      	ldr	r2, [pc, #372]	@ (8009e94 <HAL_RCC_ClockConfig+0x264>)
 8009d20:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009d24:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8009d26:	2380      	movs	r3, #128	@ 0x80
 8009d28:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8009d2a:	4b5a      	ldr	r3, [pc, #360]	@ (8009e94 <HAL_RCC_ClockConfig+0x264>)
 8009d2c:	689b      	ldr	r3, [r3, #8]
 8009d2e:	f023 0203 	bic.w	r2, r3, #3
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	685b      	ldr	r3, [r3, #4]
 8009d36:	4957      	ldr	r1, [pc, #348]	@ (8009e94 <HAL_RCC_ClockConfig+0x264>)
 8009d38:	4313      	orrs	r3, r2
 8009d3a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009d3c:	f7fb fa60 	bl	8005200 <HAL_GetTick>
 8009d40:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009d42:	e00a      	b.n	8009d5a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009d44:	f7fb fa5c 	bl	8005200 <HAL_GetTick>
 8009d48:	4602      	mov	r2, r0
 8009d4a:	68fb      	ldr	r3, [r7, #12]
 8009d4c:	1ad3      	subs	r3, r2, r3
 8009d4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009d52:	4293      	cmp	r3, r2
 8009d54:	d901      	bls.n	8009d5a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8009d56:	2303      	movs	r3, #3
 8009d58:	e095      	b.n	8009e86 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009d5a:	4b4e      	ldr	r3, [pc, #312]	@ (8009e94 <HAL_RCC_ClockConfig+0x264>)
 8009d5c:	689b      	ldr	r3, [r3, #8]
 8009d5e:	f003 020c 	and.w	r2, r3, #12
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	685b      	ldr	r3, [r3, #4]
 8009d66:	009b      	lsls	r3, r3, #2
 8009d68:	429a      	cmp	r2, r3
 8009d6a:	d1eb      	bne.n	8009d44 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	f003 0302 	and.w	r3, r3, #2
 8009d74:	2b00      	cmp	r3, #0
 8009d76:	d023      	beq.n	8009dc0 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	681b      	ldr	r3, [r3, #0]
 8009d7c:	f003 0304 	and.w	r3, r3, #4
 8009d80:	2b00      	cmp	r3, #0
 8009d82:	d005      	beq.n	8009d90 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009d84:	4b43      	ldr	r3, [pc, #268]	@ (8009e94 <HAL_RCC_ClockConfig+0x264>)
 8009d86:	689b      	ldr	r3, [r3, #8]
 8009d88:	4a42      	ldr	r2, [pc, #264]	@ (8009e94 <HAL_RCC_ClockConfig+0x264>)
 8009d8a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8009d8e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	f003 0308 	and.w	r3, r3, #8
 8009d98:	2b00      	cmp	r3, #0
 8009d9a:	d007      	beq.n	8009dac <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8009d9c:	4b3d      	ldr	r3, [pc, #244]	@ (8009e94 <HAL_RCC_ClockConfig+0x264>)
 8009d9e:	689b      	ldr	r3, [r3, #8]
 8009da0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8009da4:	4a3b      	ldr	r2, [pc, #236]	@ (8009e94 <HAL_RCC_ClockConfig+0x264>)
 8009da6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8009daa:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009dac:	4b39      	ldr	r3, [pc, #228]	@ (8009e94 <HAL_RCC_ClockConfig+0x264>)
 8009dae:	689b      	ldr	r3, [r3, #8]
 8009db0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	689b      	ldr	r3, [r3, #8]
 8009db8:	4936      	ldr	r1, [pc, #216]	@ (8009e94 <HAL_RCC_ClockConfig+0x264>)
 8009dba:	4313      	orrs	r3, r2
 8009dbc:	608b      	str	r3, [r1, #8]
 8009dbe:	e008      	b.n	8009dd2 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8009dc0:	697b      	ldr	r3, [r7, #20]
 8009dc2:	2b80      	cmp	r3, #128	@ 0x80
 8009dc4:	d105      	bne.n	8009dd2 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8009dc6:	4b33      	ldr	r3, [pc, #204]	@ (8009e94 <HAL_RCC_ClockConfig+0x264>)
 8009dc8:	689b      	ldr	r3, [r3, #8]
 8009dca:	4a32      	ldr	r2, [pc, #200]	@ (8009e94 <HAL_RCC_ClockConfig+0x264>)
 8009dcc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009dd0:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8009dd2:	4b2f      	ldr	r3, [pc, #188]	@ (8009e90 <HAL_RCC_ClockConfig+0x260>)
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	f003 030f 	and.w	r3, r3, #15
 8009dda:	683a      	ldr	r2, [r7, #0]
 8009ddc:	429a      	cmp	r2, r3
 8009dde:	d21d      	bcs.n	8009e1c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009de0:	4b2b      	ldr	r3, [pc, #172]	@ (8009e90 <HAL_RCC_ClockConfig+0x260>)
 8009de2:	681b      	ldr	r3, [r3, #0]
 8009de4:	f023 020f 	bic.w	r2, r3, #15
 8009de8:	4929      	ldr	r1, [pc, #164]	@ (8009e90 <HAL_RCC_ClockConfig+0x260>)
 8009dea:	683b      	ldr	r3, [r7, #0]
 8009dec:	4313      	orrs	r3, r2
 8009dee:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8009df0:	f7fb fa06 	bl	8005200 <HAL_GetTick>
 8009df4:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009df6:	e00a      	b.n	8009e0e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009df8:	f7fb fa02 	bl	8005200 <HAL_GetTick>
 8009dfc:	4602      	mov	r2, r0
 8009dfe:	68fb      	ldr	r3, [r7, #12]
 8009e00:	1ad3      	subs	r3, r2, r3
 8009e02:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009e06:	4293      	cmp	r3, r2
 8009e08:	d901      	bls.n	8009e0e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8009e0a:	2303      	movs	r3, #3
 8009e0c:	e03b      	b.n	8009e86 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009e0e:	4b20      	ldr	r3, [pc, #128]	@ (8009e90 <HAL_RCC_ClockConfig+0x260>)
 8009e10:	681b      	ldr	r3, [r3, #0]
 8009e12:	f003 030f 	and.w	r3, r3, #15
 8009e16:	683a      	ldr	r2, [r7, #0]
 8009e18:	429a      	cmp	r2, r3
 8009e1a:	d1ed      	bne.n	8009df8 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	f003 0304 	and.w	r3, r3, #4
 8009e24:	2b00      	cmp	r3, #0
 8009e26:	d008      	beq.n	8009e3a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009e28:	4b1a      	ldr	r3, [pc, #104]	@ (8009e94 <HAL_RCC_ClockConfig+0x264>)
 8009e2a:	689b      	ldr	r3, [r3, #8]
 8009e2c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	68db      	ldr	r3, [r3, #12]
 8009e34:	4917      	ldr	r1, [pc, #92]	@ (8009e94 <HAL_RCC_ClockConfig+0x264>)
 8009e36:	4313      	orrs	r3, r2
 8009e38:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	681b      	ldr	r3, [r3, #0]
 8009e3e:	f003 0308 	and.w	r3, r3, #8
 8009e42:	2b00      	cmp	r3, #0
 8009e44:	d009      	beq.n	8009e5a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8009e46:	4b13      	ldr	r3, [pc, #76]	@ (8009e94 <HAL_RCC_ClockConfig+0x264>)
 8009e48:	689b      	ldr	r3, [r3, #8]
 8009e4a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	691b      	ldr	r3, [r3, #16]
 8009e52:	00db      	lsls	r3, r3, #3
 8009e54:	490f      	ldr	r1, [pc, #60]	@ (8009e94 <HAL_RCC_ClockConfig+0x264>)
 8009e56:	4313      	orrs	r3, r2
 8009e58:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8009e5a:	f000 f825 	bl	8009ea8 <HAL_RCC_GetSysClockFreq>
 8009e5e:	4602      	mov	r2, r0
 8009e60:	4b0c      	ldr	r3, [pc, #48]	@ (8009e94 <HAL_RCC_ClockConfig+0x264>)
 8009e62:	689b      	ldr	r3, [r3, #8]
 8009e64:	091b      	lsrs	r3, r3, #4
 8009e66:	f003 030f 	and.w	r3, r3, #15
 8009e6a:	490c      	ldr	r1, [pc, #48]	@ (8009e9c <HAL_RCC_ClockConfig+0x26c>)
 8009e6c:	5ccb      	ldrb	r3, [r1, r3]
 8009e6e:	f003 031f 	and.w	r3, r3, #31
 8009e72:	fa22 f303 	lsr.w	r3, r2, r3
 8009e76:	4a0a      	ldr	r2, [pc, #40]	@ (8009ea0 <HAL_RCC_ClockConfig+0x270>)
 8009e78:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8009e7a:	4b0a      	ldr	r3, [pc, #40]	@ (8009ea4 <HAL_RCC_ClockConfig+0x274>)
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	4618      	mov	r0, r3
 8009e80:	f7fb f972 	bl	8005168 <HAL_InitTick>
 8009e84:	4603      	mov	r3, r0
}
 8009e86:	4618      	mov	r0, r3
 8009e88:	3718      	adds	r7, #24
 8009e8a:	46bd      	mov	sp, r7
 8009e8c:	bd80      	pop	{r7, pc}
 8009e8e:	bf00      	nop
 8009e90:	40022000 	.word	0x40022000
 8009e94:	40021000 	.word	0x40021000
 8009e98:	04c4b400 	.word	0x04c4b400
 8009e9c:	0800e478 	.word	0x0800e478
 8009ea0:	20000004 	.word	0x20000004
 8009ea4:	20000008 	.word	0x20000008

08009ea8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009ea8:	b480      	push	{r7}
 8009eaa:	b087      	sub	sp, #28
 8009eac:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8009eae:	4b2c      	ldr	r3, [pc, #176]	@ (8009f60 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009eb0:	689b      	ldr	r3, [r3, #8]
 8009eb2:	f003 030c 	and.w	r3, r3, #12
 8009eb6:	2b04      	cmp	r3, #4
 8009eb8:	d102      	bne.n	8009ec0 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8009eba:	4b2a      	ldr	r3, [pc, #168]	@ (8009f64 <HAL_RCC_GetSysClockFreq+0xbc>)
 8009ebc:	613b      	str	r3, [r7, #16]
 8009ebe:	e047      	b.n	8009f50 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8009ec0:	4b27      	ldr	r3, [pc, #156]	@ (8009f60 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009ec2:	689b      	ldr	r3, [r3, #8]
 8009ec4:	f003 030c 	and.w	r3, r3, #12
 8009ec8:	2b08      	cmp	r3, #8
 8009eca:	d102      	bne.n	8009ed2 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8009ecc:	4b26      	ldr	r3, [pc, #152]	@ (8009f68 <HAL_RCC_GetSysClockFreq+0xc0>)
 8009ece:	613b      	str	r3, [r7, #16]
 8009ed0:	e03e      	b.n	8009f50 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8009ed2:	4b23      	ldr	r3, [pc, #140]	@ (8009f60 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009ed4:	689b      	ldr	r3, [r3, #8]
 8009ed6:	f003 030c 	and.w	r3, r3, #12
 8009eda:	2b0c      	cmp	r3, #12
 8009edc:	d136      	bne.n	8009f4c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8009ede:	4b20      	ldr	r3, [pc, #128]	@ (8009f60 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009ee0:	68db      	ldr	r3, [r3, #12]
 8009ee2:	f003 0303 	and.w	r3, r3, #3
 8009ee6:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8009ee8:	4b1d      	ldr	r3, [pc, #116]	@ (8009f60 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009eea:	68db      	ldr	r3, [r3, #12]
 8009eec:	091b      	lsrs	r3, r3, #4
 8009eee:	f003 030f 	and.w	r3, r3, #15
 8009ef2:	3301      	adds	r3, #1
 8009ef4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8009ef6:	68fb      	ldr	r3, [r7, #12]
 8009ef8:	2b03      	cmp	r3, #3
 8009efa:	d10c      	bne.n	8009f16 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009efc:	4a1a      	ldr	r2, [pc, #104]	@ (8009f68 <HAL_RCC_GetSysClockFreq+0xc0>)
 8009efe:	68bb      	ldr	r3, [r7, #8]
 8009f00:	fbb2 f3f3 	udiv	r3, r2, r3
 8009f04:	4a16      	ldr	r2, [pc, #88]	@ (8009f60 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009f06:	68d2      	ldr	r2, [r2, #12]
 8009f08:	0a12      	lsrs	r2, r2, #8
 8009f0a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8009f0e:	fb02 f303 	mul.w	r3, r2, r3
 8009f12:	617b      	str	r3, [r7, #20]
      break;
 8009f14:	e00c      	b.n	8009f30 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009f16:	4a13      	ldr	r2, [pc, #76]	@ (8009f64 <HAL_RCC_GetSysClockFreq+0xbc>)
 8009f18:	68bb      	ldr	r3, [r7, #8]
 8009f1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8009f1e:	4a10      	ldr	r2, [pc, #64]	@ (8009f60 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009f20:	68d2      	ldr	r2, [r2, #12]
 8009f22:	0a12      	lsrs	r2, r2, #8
 8009f24:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8009f28:	fb02 f303 	mul.w	r3, r2, r3
 8009f2c:	617b      	str	r3, [r7, #20]
      break;
 8009f2e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8009f30:	4b0b      	ldr	r3, [pc, #44]	@ (8009f60 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009f32:	68db      	ldr	r3, [r3, #12]
 8009f34:	0e5b      	lsrs	r3, r3, #25
 8009f36:	f003 0303 	and.w	r3, r3, #3
 8009f3a:	3301      	adds	r3, #1
 8009f3c:	005b      	lsls	r3, r3, #1
 8009f3e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8009f40:	697a      	ldr	r2, [r7, #20]
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	fbb2 f3f3 	udiv	r3, r2, r3
 8009f48:	613b      	str	r3, [r7, #16]
 8009f4a:	e001      	b.n	8009f50 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8009f4c:	2300      	movs	r3, #0
 8009f4e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8009f50:	693b      	ldr	r3, [r7, #16]
}
 8009f52:	4618      	mov	r0, r3
 8009f54:	371c      	adds	r7, #28
 8009f56:	46bd      	mov	sp, r7
 8009f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f5c:	4770      	bx	lr
 8009f5e:	bf00      	nop
 8009f60:	40021000 	.word	0x40021000
 8009f64:	00f42400 	.word	0x00f42400
 8009f68:	007a1200 	.word	0x007a1200

08009f6c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009f6c:	b480      	push	{r7}
 8009f6e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009f70:	4b03      	ldr	r3, [pc, #12]	@ (8009f80 <HAL_RCC_GetHCLKFreq+0x14>)
 8009f72:	681b      	ldr	r3, [r3, #0]
}
 8009f74:	4618      	mov	r0, r3
 8009f76:	46bd      	mov	sp, r7
 8009f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f7c:	4770      	bx	lr
 8009f7e:	bf00      	nop
 8009f80:	20000004 	.word	0x20000004

08009f84 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009f84:	b580      	push	{r7, lr}
 8009f86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8009f88:	f7ff fff0 	bl	8009f6c <HAL_RCC_GetHCLKFreq>
 8009f8c:	4602      	mov	r2, r0
 8009f8e:	4b06      	ldr	r3, [pc, #24]	@ (8009fa8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8009f90:	689b      	ldr	r3, [r3, #8]
 8009f92:	0a1b      	lsrs	r3, r3, #8
 8009f94:	f003 0307 	and.w	r3, r3, #7
 8009f98:	4904      	ldr	r1, [pc, #16]	@ (8009fac <HAL_RCC_GetPCLK1Freq+0x28>)
 8009f9a:	5ccb      	ldrb	r3, [r1, r3]
 8009f9c:	f003 031f 	and.w	r3, r3, #31
 8009fa0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009fa4:	4618      	mov	r0, r3
 8009fa6:	bd80      	pop	{r7, pc}
 8009fa8:	40021000 	.word	0x40021000
 8009fac:	0800e488 	.word	0x0800e488

08009fb0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009fb0:	b580      	push	{r7, lr}
 8009fb2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8009fb4:	f7ff ffda 	bl	8009f6c <HAL_RCC_GetHCLKFreq>
 8009fb8:	4602      	mov	r2, r0
 8009fba:	4b06      	ldr	r3, [pc, #24]	@ (8009fd4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8009fbc:	689b      	ldr	r3, [r3, #8]
 8009fbe:	0adb      	lsrs	r3, r3, #11
 8009fc0:	f003 0307 	and.w	r3, r3, #7
 8009fc4:	4904      	ldr	r1, [pc, #16]	@ (8009fd8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8009fc6:	5ccb      	ldrb	r3, [r1, r3]
 8009fc8:	f003 031f 	and.w	r3, r3, #31
 8009fcc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009fd0:	4618      	mov	r0, r3
 8009fd2:	bd80      	pop	{r7, pc}
 8009fd4:	40021000 	.word	0x40021000
 8009fd8:	0800e488 	.word	0x0800e488

08009fdc <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8009fdc:	b480      	push	{r7}
 8009fde:	b087      	sub	sp, #28
 8009fe0:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8009fe2:	4b1e      	ldr	r3, [pc, #120]	@ (800a05c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009fe4:	68db      	ldr	r3, [r3, #12]
 8009fe6:	f003 0303 	and.w	r3, r3, #3
 8009fea:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8009fec:	4b1b      	ldr	r3, [pc, #108]	@ (800a05c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009fee:	68db      	ldr	r3, [r3, #12]
 8009ff0:	091b      	lsrs	r3, r3, #4
 8009ff2:	f003 030f 	and.w	r3, r3, #15
 8009ff6:	3301      	adds	r3, #1
 8009ff8:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8009ffa:	693b      	ldr	r3, [r7, #16]
 8009ffc:	2b03      	cmp	r3, #3
 8009ffe:	d10c      	bne.n	800a01a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800a000:	4a17      	ldr	r2, [pc, #92]	@ (800a060 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800a002:	68fb      	ldr	r3, [r7, #12]
 800a004:	fbb2 f3f3 	udiv	r3, r2, r3
 800a008:	4a14      	ldr	r2, [pc, #80]	@ (800a05c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a00a:	68d2      	ldr	r2, [r2, #12]
 800a00c:	0a12      	lsrs	r2, r2, #8
 800a00e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800a012:	fb02 f303 	mul.w	r3, r2, r3
 800a016:	617b      	str	r3, [r7, #20]
    break;
 800a018:	e00c      	b.n	800a034 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800a01a:	4a12      	ldr	r2, [pc, #72]	@ (800a064 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800a01c:	68fb      	ldr	r3, [r7, #12]
 800a01e:	fbb2 f3f3 	udiv	r3, r2, r3
 800a022:	4a0e      	ldr	r2, [pc, #56]	@ (800a05c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a024:	68d2      	ldr	r2, [r2, #12]
 800a026:	0a12      	lsrs	r2, r2, #8
 800a028:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800a02c:	fb02 f303 	mul.w	r3, r2, r3
 800a030:	617b      	str	r3, [r7, #20]
    break;
 800a032:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800a034:	4b09      	ldr	r3, [pc, #36]	@ (800a05c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a036:	68db      	ldr	r3, [r3, #12]
 800a038:	0e5b      	lsrs	r3, r3, #25
 800a03a:	f003 0303 	and.w	r3, r3, #3
 800a03e:	3301      	adds	r3, #1
 800a040:	005b      	lsls	r3, r3, #1
 800a042:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800a044:	697a      	ldr	r2, [r7, #20]
 800a046:	68bb      	ldr	r3, [r7, #8]
 800a048:	fbb2 f3f3 	udiv	r3, r2, r3
 800a04c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800a04e:	687b      	ldr	r3, [r7, #4]
}
 800a050:	4618      	mov	r0, r3
 800a052:	371c      	adds	r7, #28
 800a054:	46bd      	mov	sp, r7
 800a056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a05a:	4770      	bx	lr
 800a05c:	40021000 	.word	0x40021000
 800a060:	007a1200 	.word	0x007a1200
 800a064:	00f42400 	.word	0x00f42400

0800a068 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a068:	b580      	push	{r7, lr}
 800a06a:	b086      	sub	sp, #24
 800a06c:	af00      	add	r7, sp, #0
 800a06e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800a070:	2300      	movs	r3, #0
 800a072:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800a074:	2300      	movs	r3, #0
 800a076:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	681b      	ldr	r3, [r3, #0]
 800a07c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800a080:	2b00      	cmp	r3, #0
 800a082:	f000 8098 	beq.w	800a1b6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a086:	2300      	movs	r3, #0
 800a088:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800a08a:	4b43      	ldr	r3, [pc, #268]	@ (800a198 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a08c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a08e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a092:	2b00      	cmp	r3, #0
 800a094:	d10d      	bne.n	800a0b2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a096:	4b40      	ldr	r3, [pc, #256]	@ (800a198 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a098:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a09a:	4a3f      	ldr	r2, [pc, #252]	@ (800a198 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a09c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a0a0:	6593      	str	r3, [r2, #88]	@ 0x58
 800a0a2:	4b3d      	ldr	r3, [pc, #244]	@ (800a198 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a0a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a0a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a0aa:	60bb      	str	r3, [r7, #8]
 800a0ac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a0ae:	2301      	movs	r3, #1
 800a0b0:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a0b2:	4b3a      	ldr	r3, [pc, #232]	@ (800a19c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800a0b4:	681b      	ldr	r3, [r3, #0]
 800a0b6:	4a39      	ldr	r2, [pc, #228]	@ (800a19c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800a0b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a0bc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800a0be:	f7fb f89f 	bl	8005200 <HAL_GetTick>
 800a0c2:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a0c4:	e009      	b.n	800a0da <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a0c6:	f7fb f89b 	bl	8005200 <HAL_GetTick>
 800a0ca:	4602      	mov	r2, r0
 800a0cc:	68fb      	ldr	r3, [r7, #12]
 800a0ce:	1ad3      	subs	r3, r2, r3
 800a0d0:	2b02      	cmp	r3, #2
 800a0d2:	d902      	bls.n	800a0da <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800a0d4:	2303      	movs	r3, #3
 800a0d6:	74fb      	strb	r3, [r7, #19]
        break;
 800a0d8:	e005      	b.n	800a0e6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a0da:	4b30      	ldr	r3, [pc, #192]	@ (800a19c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	d0ef      	beq.n	800a0c6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800a0e6:	7cfb      	ldrb	r3, [r7, #19]
 800a0e8:	2b00      	cmp	r3, #0
 800a0ea:	d159      	bne.n	800a1a0 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800a0ec:	4b2a      	ldr	r3, [pc, #168]	@ (800a198 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a0ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a0f2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a0f6:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800a0f8:	697b      	ldr	r3, [r7, #20]
 800a0fa:	2b00      	cmp	r3, #0
 800a0fc:	d01e      	beq.n	800a13c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a102:	697a      	ldr	r2, [r7, #20]
 800a104:	429a      	cmp	r2, r3
 800a106:	d019      	beq.n	800a13c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800a108:	4b23      	ldr	r3, [pc, #140]	@ (800a198 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a10a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a10e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a112:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800a114:	4b20      	ldr	r3, [pc, #128]	@ (800a198 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a116:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a11a:	4a1f      	ldr	r2, [pc, #124]	@ (800a198 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a11c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a120:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800a124:	4b1c      	ldr	r3, [pc, #112]	@ (800a198 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a126:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a12a:	4a1b      	ldr	r2, [pc, #108]	@ (800a198 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a12c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a130:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800a134:	4a18      	ldr	r2, [pc, #96]	@ (800a198 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a136:	697b      	ldr	r3, [r7, #20]
 800a138:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800a13c:	697b      	ldr	r3, [r7, #20]
 800a13e:	f003 0301 	and.w	r3, r3, #1
 800a142:	2b00      	cmp	r3, #0
 800a144:	d016      	beq.n	800a174 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a146:	f7fb f85b 	bl	8005200 <HAL_GetTick>
 800a14a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a14c:	e00b      	b.n	800a166 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a14e:	f7fb f857 	bl	8005200 <HAL_GetTick>
 800a152:	4602      	mov	r2, r0
 800a154:	68fb      	ldr	r3, [r7, #12]
 800a156:	1ad3      	subs	r3, r2, r3
 800a158:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a15c:	4293      	cmp	r3, r2
 800a15e:	d902      	bls.n	800a166 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800a160:	2303      	movs	r3, #3
 800a162:	74fb      	strb	r3, [r7, #19]
            break;
 800a164:	e006      	b.n	800a174 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a166:	4b0c      	ldr	r3, [pc, #48]	@ (800a198 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a168:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a16c:	f003 0302 	and.w	r3, r3, #2
 800a170:	2b00      	cmp	r3, #0
 800a172:	d0ec      	beq.n	800a14e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800a174:	7cfb      	ldrb	r3, [r7, #19]
 800a176:	2b00      	cmp	r3, #0
 800a178:	d10b      	bne.n	800a192 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a17a:	4b07      	ldr	r3, [pc, #28]	@ (800a198 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a17c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a180:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a188:	4903      	ldr	r1, [pc, #12]	@ (800a198 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a18a:	4313      	orrs	r3, r2
 800a18c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800a190:	e008      	b.n	800a1a4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800a192:	7cfb      	ldrb	r3, [r7, #19]
 800a194:	74bb      	strb	r3, [r7, #18]
 800a196:	e005      	b.n	800a1a4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800a198:	40021000 	.word	0x40021000
 800a19c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a1a0:	7cfb      	ldrb	r3, [r7, #19]
 800a1a2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800a1a4:	7c7b      	ldrb	r3, [r7, #17]
 800a1a6:	2b01      	cmp	r3, #1
 800a1a8:	d105      	bne.n	800a1b6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a1aa:	4ba6      	ldr	r3, [pc, #664]	@ (800a444 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a1ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a1ae:	4aa5      	ldr	r2, [pc, #660]	@ (800a444 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a1b0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a1b4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	681b      	ldr	r3, [r3, #0]
 800a1ba:	f003 0301 	and.w	r3, r3, #1
 800a1be:	2b00      	cmp	r3, #0
 800a1c0:	d00a      	beq.n	800a1d8 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800a1c2:	4ba0      	ldr	r3, [pc, #640]	@ (800a444 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a1c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a1c8:	f023 0203 	bic.w	r2, r3, #3
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	685b      	ldr	r3, [r3, #4]
 800a1d0:	499c      	ldr	r1, [pc, #624]	@ (800a444 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a1d2:	4313      	orrs	r3, r2
 800a1d4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	681b      	ldr	r3, [r3, #0]
 800a1dc:	f003 0302 	and.w	r3, r3, #2
 800a1e0:	2b00      	cmp	r3, #0
 800a1e2:	d00a      	beq.n	800a1fa <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800a1e4:	4b97      	ldr	r3, [pc, #604]	@ (800a444 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a1e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a1ea:	f023 020c 	bic.w	r2, r3, #12
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	689b      	ldr	r3, [r3, #8]
 800a1f2:	4994      	ldr	r1, [pc, #592]	@ (800a444 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a1f4:	4313      	orrs	r3, r2
 800a1f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	681b      	ldr	r3, [r3, #0]
 800a1fe:	f003 0304 	and.w	r3, r3, #4
 800a202:	2b00      	cmp	r3, #0
 800a204:	d00a      	beq.n	800a21c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800a206:	4b8f      	ldr	r3, [pc, #572]	@ (800a444 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a208:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a20c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	68db      	ldr	r3, [r3, #12]
 800a214:	498b      	ldr	r1, [pc, #556]	@ (800a444 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a216:	4313      	orrs	r3, r2
 800a218:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	681b      	ldr	r3, [r3, #0]
 800a220:	f003 0308 	and.w	r3, r3, #8
 800a224:	2b00      	cmp	r3, #0
 800a226:	d00a      	beq.n	800a23e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800a228:	4b86      	ldr	r3, [pc, #536]	@ (800a444 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a22a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a22e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	691b      	ldr	r3, [r3, #16]
 800a236:	4983      	ldr	r1, [pc, #524]	@ (800a444 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a238:	4313      	orrs	r3, r2
 800a23a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	681b      	ldr	r3, [r3, #0]
 800a242:	f003 0320 	and.w	r3, r3, #32
 800a246:	2b00      	cmp	r3, #0
 800a248:	d00a      	beq.n	800a260 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800a24a:	4b7e      	ldr	r3, [pc, #504]	@ (800a444 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a24c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a250:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	695b      	ldr	r3, [r3, #20]
 800a258:	497a      	ldr	r1, [pc, #488]	@ (800a444 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a25a:	4313      	orrs	r3, r2
 800a25c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a268:	2b00      	cmp	r3, #0
 800a26a:	d00a      	beq.n	800a282 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800a26c:	4b75      	ldr	r3, [pc, #468]	@ (800a444 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a26e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a272:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	699b      	ldr	r3, [r3, #24]
 800a27a:	4972      	ldr	r1, [pc, #456]	@ (800a444 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a27c:	4313      	orrs	r3, r2
 800a27e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	681b      	ldr	r3, [r3, #0]
 800a286:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	d00a      	beq.n	800a2a4 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800a28e:	4b6d      	ldr	r3, [pc, #436]	@ (800a444 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a290:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a294:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	69db      	ldr	r3, [r3, #28]
 800a29c:	4969      	ldr	r1, [pc, #420]	@ (800a444 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a29e:	4313      	orrs	r3, r2
 800a2a0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	681b      	ldr	r3, [r3, #0]
 800a2a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a2ac:	2b00      	cmp	r3, #0
 800a2ae:	d00a      	beq.n	800a2c6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800a2b0:	4b64      	ldr	r3, [pc, #400]	@ (800a444 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a2b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a2b6:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	6a1b      	ldr	r3, [r3, #32]
 800a2be:	4961      	ldr	r1, [pc, #388]	@ (800a444 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a2c0:	4313      	orrs	r3, r2
 800a2c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	681b      	ldr	r3, [r3, #0]
 800a2ca:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a2ce:	2b00      	cmp	r3, #0
 800a2d0:	d00a      	beq.n	800a2e8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800a2d2:	4b5c      	ldr	r3, [pc, #368]	@ (800a444 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a2d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a2d8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a2e0:	4958      	ldr	r1, [pc, #352]	@ (800a444 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a2e2:	4313      	orrs	r3, r2
 800a2e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	681b      	ldr	r3, [r3, #0]
 800a2ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a2f0:	2b00      	cmp	r3, #0
 800a2f2:	d015      	beq.n	800a320 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800a2f4:	4b53      	ldr	r3, [pc, #332]	@ (800a444 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a2f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a2fa:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a302:	4950      	ldr	r1, [pc, #320]	@ (800a444 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a304:	4313      	orrs	r3, r2
 800a306:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a30e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a312:	d105      	bne.n	800a320 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a314:	4b4b      	ldr	r3, [pc, #300]	@ (800a444 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a316:	68db      	ldr	r3, [r3, #12]
 800a318:	4a4a      	ldr	r2, [pc, #296]	@ (800a444 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a31a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a31e:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	681b      	ldr	r3, [r3, #0]
 800a324:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a328:	2b00      	cmp	r3, #0
 800a32a:	d015      	beq.n	800a358 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800a32c:	4b45      	ldr	r3, [pc, #276]	@ (800a444 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a32e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a332:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a33a:	4942      	ldr	r1, [pc, #264]	@ (800a444 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a33c:	4313      	orrs	r3, r2
 800a33e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a346:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a34a:	d105      	bne.n	800a358 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a34c:	4b3d      	ldr	r3, [pc, #244]	@ (800a444 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a34e:	68db      	ldr	r3, [r3, #12]
 800a350:	4a3c      	ldr	r2, [pc, #240]	@ (800a444 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a352:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a356:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	681b      	ldr	r3, [r3, #0]
 800a35c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800a360:	2b00      	cmp	r3, #0
 800a362:	d015      	beq.n	800a390 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800a364:	4b37      	ldr	r3, [pc, #220]	@ (800a444 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a366:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a36a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a372:	4934      	ldr	r1, [pc, #208]	@ (800a444 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a374:	4313      	orrs	r3, r2
 800a376:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a37e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a382:	d105      	bne.n	800a390 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a384:	4b2f      	ldr	r3, [pc, #188]	@ (800a444 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a386:	68db      	ldr	r3, [r3, #12]
 800a388:	4a2e      	ldr	r2, [pc, #184]	@ (800a444 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a38a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a38e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	681b      	ldr	r3, [r3, #0]
 800a394:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a398:	2b00      	cmp	r3, #0
 800a39a:	d015      	beq.n	800a3c8 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800a39c:	4b29      	ldr	r3, [pc, #164]	@ (800a444 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a39e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a3a2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a3aa:	4926      	ldr	r1, [pc, #152]	@ (800a444 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a3ac:	4313      	orrs	r3, r2
 800a3ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a3b6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a3ba:	d105      	bne.n	800a3c8 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a3bc:	4b21      	ldr	r3, [pc, #132]	@ (800a444 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a3be:	68db      	ldr	r3, [r3, #12]
 800a3c0:	4a20      	ldr	r2, [pc, #128]	@ (800a444 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a3c2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a3c6:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a3d0:	2b00      	cmp	r3, #0
 800a3d2:	d015      	beq.n	800a400 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800a3d4:	4b1b      	ldr	r3, [pc, #108]	@ (800a444 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a3d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a3da:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a3e2:	4918      	ldr	r1, [pc, #96]	@ (800a444 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a3e4:	4313      	orrs	r3, r2
 800a3e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a3ee:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a3f2:	d105      	bne.n	800a400 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a3f4:	4b13      	ldr	r3, [pc, #76]	@ (800a444 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a3f6:	68db      	ldr	r3, [r3, #12]
 800a3f8:	4a12      	ldr	r2, [pc, #72]	@ (800a444 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a3fa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a3fe:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	681b      	ldr	r3, [r3, #0]
 800a404:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a408:	2b00      	cmp	r3, #0
 800a40a:	d015      	beq.n	800a438 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800a40c:	4b0d      	ldr	r3, [pc, #52]	@ (800a444 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a40e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a412:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a41a:	490a      	ldr	r1, [pc, #40]	@ (800a444 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a41c:	4313      	orrs	r3, r2
 800a41e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a426:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a42a:	d105      	bne.n	800a438 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800a42c:	4b05      	ldr	r3, [pc, #20]	@ (800a444 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a42e:	68db      	ldr	r3, [r3, #12]
 800a430:	4a04      	ldr	r2, [pc, #16]	@ (800a444 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a432:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a436:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800a438:	7cbb      	ldrb	r3, [r7, #18]
}
 800a43a:	4618      	mov	r0, r3
 800a43c:	3718      	adds	r7, #24
 800a43e:	46bd      	mov	sp, r7
 800a440:	bd80      	pop	{r7, pc}
 800a442:	bf00      	nop
 800a444:	40021000 	.word	0x40021000

0800a448 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a448:	b580      	push	{r7, lr}
 800a44a:	b082      	sub	sp, #8
 800a44c:	af00      	add	r7, sp, #0
 800a44e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	2b00      	cmp	r3, #0
 800a454:	d101      	bne.n	800a45a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a456:	2301      	movs	r3, #1
 800a458:	e049      	b.n	800a4ee <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a460:	b2db      	uxtb	r3, r3
 800a462:	2b00      	cmp	r3, #0
 800a464:	d106      	bne.n	800a474 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	2200      	movs	r2, #0
 800a46a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a46e:	6878      	ldr	r0, [r7, #4]
 800a470:	f7f9 fcd6 	bl	8003e20 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	2202      	movs	r2, #2
 800a478:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	681a      	ldr	r2, [r3, #0]
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	3304      	adds	r3, #4
 800a484:	4619      	mov	r1, r3
 800a486:	4610      	mov	r0, r2
 800a488:	f001 f828 	bl	800b4dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	2201      	movs	r2, #1
 800a490:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	2201      	movs	r2, #1
 800a498:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	2201      	movs	r2, #1
 800a4a0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	2201      	movs	r2, #1
 800a4a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	2201      	movs	r2, #1
 800a4b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	2201      	movs	r2, #1
 800a4b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	2201      	movs	r2, #1
 800a4c0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	2201      	movs	r2, #1
 800a4c8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	2201      	movs	r2, #1
 800a4d0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	2201      	movs	r2, #1
 800a4d8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	2201      	movs	r2, #1
 800a4e0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	2201      	movs	r2, #1
 800a4e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a4ec:	2300      	movs	r3, #0
}
 800a4ee:	4618      	mov	r0, r3
 800a4f0:	3708      	adds	r7, #8
 800a4f2:	46bd      	mov	sp, r7
 800a4f4:	bd80      	pop	{r7, pc}
	...

0800a4f8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800a4f8:	b480      	push	{r7}
 800a4fa:	b085      	sub	sp, #20
 800a4fc:	af00      	add	r7, sp, #0
 800a4fe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a506:	b2db      	uxtb	r3, r3
 800a508:	2b01      	cmp	r3, #1
 800a50a:	d001      	beq.n	800a510 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800a50c:	2301      	movs	r3, #1
 800a50e:	e042      	b.n	800a596 <HAL_TIM_Base_Start+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	2202      	movs	r2, #2
 800a514:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	681b      	ldr	r3, [r3, #0]
 800a51c:	4a21      	ldr	r2, [pc, #132]	@ (800a5a4 <HAL_TIM_Base_Start+0xac>)
 800a51e:	4293      	cmp	r3, r2
 800a520:	d018      	beq.n	800a554 <HAL_TIM_Base_Start+0x5c>
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a52a:	d013      	beq.n	800a554 <HAL_TIM_Base_Start+0x5c>
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	681b      	ldr	r3, [r3, #0]
 800a530:	4a1d      	ldr	r2, [pc, #116]	@ (800a5a8 <HAL_TIM_Base_Start+0xb0>)
 800a532:	4293      	cmp	r3, r2
 800a534:	d00e      	beq.n	800a554 <HAL_TIM_Base_Start+0x5c>
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	681b      	ldr	r3, [r3, #0]
 800a53a:	4a1c      	ldr	r2, [pc, #112]	@ (800a5ac <HAL_TIM_Base_Start+0xb4>)
 800a53c:	4293      	cmp	r3, r2
 800a53e:	d009      	beq.n	800a554 <HAL_TIM_Base_Start+0x5c>
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	681b      	ldr	r3, [r3, #0]
 800a544:	4a1a      	ldr	r2, [pc, #104]	@ (800a5b0 <HAL_TIM_Base_Start+0xb8>)
 800a546:	4293      	cmp	r3, r2
 800a548:	d004      	beq.n	800a554 <HAL_TIM_Base_Start+0x5c>
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	681b      	ldr	r3, [r3, #0]
 800a54e:	4a19      	ldr	r2, [pc, #100]	@ (800a5b4 <HAL_TIM_Base_Start+0xbc>)
 800a550:	4293      	cmp	r3, r2
 800a552:	d115      	bne.n	800a580 <HAL_TIM_Base_Start+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	681b      	ldr	r3, [r3, #0]
 800a558:	689a      	ldr	r2, [r3, #8]
 800a55a:	4b17      	ldr	r3, [pc, #92]	@ (800a5b8 <HAL_TIM_Base_Start+0xc0>)
 800a55c:	4013      	ands	r3, r2
 800a55e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a560:	68fb      	ldr	r3, [r7, #12]
 800a562:	2b06      	cmp	r3, #6
 800a564:	d015      	beq.n	800a592 <HAL_TIM_Base_Start+0x9a>
 800a566:	68fb      	ldr	r3, [r7, #12]
 800a568:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a56c:	d011      	beq.n	800a592 <HAL_TIM_Base_Start+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	681b      	ldr	r3, [r3, #0]
 800a572:	681a      	ldr	r2, [r3, #0]
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	681b      	ldr	r3, [r3, #0]
 800a578:	f042 0201 	orr.w	r2, r2, #1
 800a57c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a57e:	e008      	b.n	800a592 <HAL_TIM_Base_Start+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	681b      	ldr	r3, [r3, #0]
 800a584:	681a      	ldr	r2, [r3, #0]
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	681b      	ldr	r3, [r3, #0]
 800a58a:	f042 0201 	orr.w	r2, r2, #1
 800a58e:	601a      	str	r2, [r3, #0]
 800a590:	e000      	b.n	800a594 <HAL_TIM_Base_Start+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a592:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a594:	2300      	movs	r3, #0
}
 800a596:	4618      	mov	r0, r3
 800a598:	3714      	adds	r7, #20
 800a59a:	46bd      	mov	sp, r7
 800a59c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5a0:	4770      	bx	lr
 800a5a2:	bf00      	nop
 800a5a4:	40012c00 	.word	0x40012c00
 800a5a8:	40000400 	.word	0x40000400
 800a5ac:	40000800 	.word	0x40000800
 800a5b0:	40013400 	.word	0x40013400
 800a5b4:	40014000 	.word	0x40014000
 800a5b8:	00010007 	.word	0x00010007

0800a5bc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800a5bc:	b480      	push	{r7}
 800a5be:	b085      	sub	sp, #20
 800a5c0:	af00      	add	r7, sp, #0
 800a5c2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a5ca:	b2db      	uxtb	r3, r3
 800a5cc:	2b01      	cmp	r3, #1
 800a5ce:	d001      	beq.n	800a5d4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800a5d0:	2301      	movs	r3, #1
 800a5d2:	e04a      	b.n	800a66a <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	2202      	movs	r2, #2
 800a5d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	681b      	ldr	r3, [r3, #0]
 800a5e0:	68da      	ldr	r2, [r3, #12]
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	681b      	ldr	r3, [r3, #0]
 800a5e6:	f042 0201 	orr.w	r2, r2, #1
 800a5ea:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	681b      	ldr	r3, [r3, #0]
 800a5f0:	4a21      	ldr	r2, [pc, #132]	@ (800a678 <HAL_TIM_Base_Start_IT+0xbc>)
 800a5f2:	4293      	cmp	r3, r2
 800a5f4:	d018      	beq.n	800a628 <HAL_TIM_Base_Start_IT+0x6c>
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	681b      	ldr	r3, [r3, #0]
 800a5fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a5fe:	d013      	beq.n	800a628 <HAL_TIM_Base_Start_IT+0x6c>
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	681b      	ldr	r3, [r3, #0]
 800a604:	4a1d      	ldr	r2, [pc, #116]	@ (800a67c <HAL_TIM_Base_Start_IT+0xc0>)
 800a606:	4293      	cmp	r3, r2
 800a608:	d00e      	beq.n	800a628 <HAL_TIM_Base_Start_IT+0x6c>
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	681b      	ldr	r3, [r3, #0]
 800a60e:	4a1c      	ldr	r2, [pc, #112]	@ (800a680 <HAL_TIM_Base_Start_IT+0xc4>)
 800a610:	4293      	cmp	r3, r2
 800a612:	d009      	beq.n	800a628 <HAL_TIM_Base_Start_IT+0x6c>
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	681b      	ldr	r3, [r3, #0]
 800a618:	4a1a      	ldr	r2, [pc, #104]	@ (800a684 <HAL_TIM_Base_Start_IT+0xc8>)
 800a61a:	4293      	cmp	r3, r2
 800a61c:	d004      	beq.n	800a628 <HAL_TIM_Base_Start_IT+0x6c>
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	681b      	ldr	r3, [r3, #0]
 800a622:	4a19      	ldr	r2, [pc, #100]	@ (800a688 <HAL_TIM_Base_Start_IT+0xcc>)
 800a624:	4293      	cmp	r3, r2
 800a626:	d115      	bne.n	800a654 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	681b      	ldr	r3, [r3, #0]
 800a62c:	689a      	ldr	r2, [r3, #8]
 800a62e:	4b17      	ldr	r3, [pc, #92]	@ (800a68c <HAL_TIM_Base_Start_IT+0xd0>)
 800a630:	4013      	ands	r3, r2
 800a632:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a634:	68fb      	ldr	r3, [r7, #12]
 800a636:	2b06      	cmp	r3, #6
 800a638:	d015      	beq.n	800a666 <HAL_TIM_Base_Start_IT+0xaa>
 800a63a:	68fb      	ldr	r3, [r7, #12]
 800a63c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a640:	d011      	beq.n	800a666 <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	681b      	ldr	r3, [r3, #0]
 800a646:	681a      	ldr	r2, [r3, #0]
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	681b      	ldr	r3, [r3, #0]
 800a64c:	f042 0201 	orr.w	r2, r2, #1
 800a650:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a652:	e008      	b.n	800a666 <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	681b      	ldr	r3, [r3, #0]
 800a658:	681a      	ldr	r2, [r3, #0]
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	681b      	ldr	r3, [r3, #0]
 800a65e:	f042 0201 	orr.w	r2, r2, #1
 800a662:	601a      	str	r2, [r3, #0]
 800a664:	e000      	b.n	800a668 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a666:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a668:	2300      	movs	r3, #0
}
 800a66a:	4618      	mov	r0, r3
 800a66c:	3714      	adds	r7, #20
 800a66e:	46bd      	mov	sp, r7
 800a670:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a674:	4770      	bx	lr
 800a676:	bf00      	nop
 800a678:	40012c00 	.word	0x40012c00
 800a67c:	40000400 	.word	0x40000400
 800a680:	40000800 	.word	0x40000800
 800a684:	40013400 	.word	0x40013400
 800a688:	40014000 	.word	0x40014000
 800a68c:	00010007 	.word	0x00010007

0800a690 <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a690:	b580      	push	{r7, lr}
 800a692:	b084      	sub	sp, #16
 800a694:	af00      	add	r7, sp, #0
 800a696:	6078      	str	r0, [r7, #4]
 800a698:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800a69a:	683b      	ldr	r3, [r7, #0]
 800a69c:	2b00      	cmp	r3, #0
 800a69e:	d109      	bne.n	800a6b4 <HAL_TIM_OC_Start+0x24>
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a6a6:	b2db      	uxtb	r3, r3
 800a6a8:	2b01      	cmp	r3, #1
 800a6aa:	bf14      	ite	ne
 800a6ac:	2301      	movne	r3, #1
 800a6ae:	2300      	moveq	r3, #0
 800a6b0:	b2db      	uxtb	r3, r3
 800a6b2:	e03c      	b.n	800a72e <HAL_TIM_OC_Start+0x9e>
 800a6b4:	683b      	ldr	r3, [r7, #0]
 800a6b6:	2b04      	cmp	r3, #4
 800a6b8:	d109      	bne.n	800a6ce <HAL_TIM_OC_Start+0x3e>
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800a6c0:	b2db      	uxtb	r3, r3
 800a6c2:	2b01      	cmp	r3, #1
 800a6c4:	bf14      	ite	ne
 800a6c6:	2301      	movne	r3, #1
 800a6c8:	2300      	moveq	r3, #0
 800a6ca:	b2db      	uxtb	r3, r3
 800a6cc:	e02f      	b.n	800a72e <HAL_TIM_OC_Start+0x9e>
 800a6ce:	683b      	ldr	r3, [r7, #0]
 800a6d0:	2b08      	cmp	r3, #8
 800a6d2:	d109      	bne.n	800a6e8 <HAL_TIM_OC_Start+0x58>
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a6da:	b2db      	uxtb	r3, r3
 800a6dc:	2b01      	cmp	r3, #1
 800a6de:	bf14      	ite	ne
 800a6e0:	2301      	movne	r3, #1
 800a6e2:	2300      	moveq	r3, #0
 800a6e4:	b2db      	uxtb	r3, r3
 800a6e6:	e022      	b.n	800a72e <HAL_TIM_OC_Start+0x9e>
 800a6e8:	683b      	ldr	r3, [r7, #0]
 800a6ea:	2b0c      	cmp	r3, #12
 800a6ec:	d109      	bne.n	800a702 <HAL_TIM_OC_Start+0x72>
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a6f4:	b2db      	uxtb	r3, r3
 800a6f6:	2b01      	cmp	r3, #1
 800a6f8:	bf14      	ite	ne
 800a6fa:	2301      	movne	r3, #1
 800a6fc:	2300      	moveq	r3, #0
 800a6fe:	b2db      	uxtb	r3, r3
 800a700:	e015      	b.n	800a72e <HAL_TIM_OC_Start+0x9e>
 800a702:	683b      	ldr	r3, [r7, #0]
 800a704:	2b10      	cmp	r3, #16
 800a706:	d109      	bne.n	800a71c <HAL_TIM_OC_Start+0x8c>
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a70e:	b2db      	uxtb	r3, r3
 800a710:	2b01      	cmp	r3, #1
 800a712:	bf14      	ite	ne
 800a714:	2301      	movne	r3, #1
 800a716:	2300      	moveq	r3, #0
 800a718:	b2db      	uxtb	r3, r3
 800a71a:	e008      	b.n	800a72e <HAL_TIM_OC_Start+0x9e>
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800a722:	b2db      	uxtb	r3, r3
 800a724:	2b01      	cmp	r3, #1
 800a726:	bf14      	ite	ne
 800a728:	2301      	movne	r3, #1
 800a72a:	2300      	moveq	r3, #0
 800a72c:	b2db      	uxtb	r3, r3
 800a72e:	2b00      	cmp	r3, #0
 800a730:	d001      	beq.n	800a736 <HAL_TIM_OC_Start+0xa6>
  {
    return HAL_ERROR;
 800a732:	2301      	movs	r3, #1
 800a734:	e097      	b.n	800a866 <HAL_TIM_OC_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a736:	683b      	ldr	r3, [r7, #0]
 800a738:	2b00      	cmp	r3, #0
 800a73a:	d104      	bne.n	800a746 <HAL_TIM_OC_Start+0xb6>
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	2202      	movs	r2, #2
 800a740:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a744:	e023      	b.n	800a78e <HAL_TIM_OC_Start+0xfe>
 800a746:	683b      	ldr	r3, [r7, #0]
 800a748:	2b04      	cmp	r3, #4
 800a74a:	d104      	bne.n	800a756 <HAL_TIM_OC_Start+0xc6>
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	2202      	movs	r2, #2
 800a750:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a754:	e01b      	b.n	800a78e <HAL_TIM_OC_Start+0xfe>
 800a756:	683b      	ldr	r3, [r7, #0]
 800a758:	2b08      	cmp	r3, #8
 800a75a:	d104      	bne.n	800a766 <HAL_TIM_OC_Start+0xd6>
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	2202      	movs	r2, #2
 800a760:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a764:	e013      	b.n	800a78e <HAL_TIM_OC_Start+0xfe>
 800a766:	683b      	ldr	r3, [r7, #0]
 800a768:	2b0c      	cmp	r3, #12
 800a76a:	d104      	bne.n	800a776 <HAL_TIM_OC_Start+0xe6>
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	2202      	movs	r2, #2
 800a770:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a774:	e00b      	b.n	800a78e <HAL_TIM_OC_Start+0xfe>
 800a776:	683b      	ldr	r3, [r7, #0]
 800a778:	2b10      	cmp	r3, #16
 800a77a:	d104      	bne.n	800a786 <HAL_TIM_OC_Start+0xf6>
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	2202      	movs	r2, #2
 800a780:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a784:	e003      	b.n	800a78e <HAL_TIM_OC_Start+0xfe>
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	2202      	movs	r2, #2
 800a78a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	681b      	ldr	r3, [r3, #0]
 800a792:	2201      	movs	r2, #1
 800a794:	6839      	ldr	r1, [r7, #0]
 800a796:	4618      	mov	r0, r3
 800a798:	f001 face 	bl	800bd38 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	681b      	ldr	r3, [r3, #0]
 800a7a0:	4a33      	ldr	r2, [pc, #204]	@ (800a870 <HAL_TIM_OC_Start+0x1e0>)
 800a7a2:	4293      	cmp	r3, r2
 800a7a4:	d013      	beq.n	800a7ce <HAL_TIM_OC_Start+0x13e>
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	681b      	ldr	r3, [r3, #0]
 800a7aa:	4a32      	ldr	r2, [pc, #200]	@ (800a874 <HAL_TIM_OC_Start+0x1e4>)
 800a7ac:	4293      	cmp	r3, r2
 800a7ae:	d00e      	beq.n	800a7ce <HAL_TIM_OC_Start+0x13e>
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	681b      	ldr	r3, [r3, #0]
 800a7b4:	4a30      	ldr	r2, [pc, #192]	@ (800a878 <HAL_TIM_OC_Start+0x1e8>)
 800a7b6:	4293      	cmp	r3, r2
 800a7b8:	d009      	beq.n	800a7ce <HAL_TIM_OC_Start+0x13e>
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	681b      	ldr	r3, [r3, #0]
 800a7be:	4a2f      	ldr	r2, [pc, #188]	@ (800a87c <HAL_TIM_OC_Start+0x1ec>)
 800a7c0:	4293      	cmp	r3, r2
 800a7c2:	d004      	beq.n	800a7ce <HAL_TIM_OC_Start+0x13e>
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	681b      	ldr	r3, [r3, #0]
 800a7c8:	4a2d      	ldr	r2, [pc, #180]	@ (800a880 <HAL_TIM_OC_Start+0x1f0>)
 800a7ca:	4293      	cmp	r3, r2
 800a7cc:	d101      	bne.n	800a7d2 <HAL_TIM_OC_Start+0x142>
 800a7ce:	2301      	movs	r3, #1
 800a7d0:	e000      	b.n	800a7d4 <HAL_TIM_OC_Start+0x144>
 800a7d2:	2300      	movs	r3, #0
 800a7d4:	2b00      	cmp	r3, #0
 800a7d6:	d007      	beq.n	800a7e8 <HAL_TIM_OC_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	681b      	ldr	r3, [r3, #0]
 800a7dc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	681b      	ldr	r3, [r3, #0]
 800a7e2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a7e6:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	681b      	ldr	r3, [r3, #0]
 800a7ec:	4a20      	ldr	r2, [pc, #128]	@ (800a870 <HAL_TIM_OC_Start+0x1e0>)
 800a7ee:	4293      	cmp	r3, r2
 800a7f0:	d018      	beq.n	800a824 <HAL_TIM_OC_Start+0x194>
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	681b      	ldr	r3, [r3, #0]
 800a7f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a7fa:	d013      	beq.n	800a824 <HAL_TIM_OC_Start+0x194>
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	681b      	ldr	r3, [r3, #0]
 800a800:	4a20      	ldr	r2, [pc, #128]	@ (800a884 <HAL_TIM_OC_Start+0x1f4>)
 800a802:	4293      	cmp	r3, r2
 800a804:	d00e      	beq.n	800a824 <HAL_TIM_OC_Start+0x194>
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	4a1f      	ldr	r2, [pc, #124]	@ (800a888 <HAL_TIM_OC_Start+0x1f8>)
 800a80c:	4293      	cmp	r3, r2
 800a80e:	d009      	beq.n	800a824 <HAL_TIM_OC_Start+0x194>
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	681b      	ldr	r3, [r3, #0]
 800a814:	4a17      	ldr	r2, [pc, #92]	@ (800a874 <HAL_TIM_OC_Start+0x1e4>)
 800a816:	4293      	cmp	r3, r2
 800a818:	d004      	beq.n	800a824 <HAL_TIM_OC_Start+0x194>
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	681b      	ldr	r3, [r3, #0]
 800a81e:	4a16      	ldr	r2, [pc, #88]	@ (800a878 <HAL_TIM_OC_Start+0x1e8>)
 800a820:	4293      	cmp	r3, r2
 800a822:	d115      	bne.n	800a850 <HAL_TIM_OC_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	681b      	ldr	r3, [r3, #0]
 800a828:	689a      	ldr	r2, [r3, #8]
 800a82a:	4b18      	ldr	r3, [pc, #96]	@ (800a88c <HAL_TIM_OC_Start+0x1fc>)
 800a82c:	4013      	ands	r3, r2
 800a82e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a830:	68fb      	ldr	r3, [r7, #12]
 800a832:	2b06      	cmp	r3, #6
 800a834:	d015      	beq.n	800a862 <HAL_TIM_OC_Start+0x1d2>
 800a836:	68fb      	ldr	r3, [r7, #12]
 800a838:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a83c:	d011      	beq.n	800a862 <HAL_TIM_OC_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	681b      	ldr	r3, [r3, #0]
 800a842:	681a      	ldr	r2, [r3, #0]
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	681b      	ldr	r3, [r3, #0]
 800a848:	f042 0201 	orr.w	r2, r2, #1
 800a84c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a84e:	e008      	b.n	800a862 <HAL_TIM_OC_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	681b      	ldr	r3, [r3, #0]
 800a854:	681a      	ldr	r2, [r3, #0]
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	681b      	ldr	r3, [r3, #0]
 800a85a:	f042 0201 	orr.w	r2, r2, #1
 800a85e:	601a      	str	r2, [r3, #0]
 800a860:	e000      	b.n	800a864 <HAL_TIM_OC_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a862:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a864:	2300      	movs	r3, #0
}
 800a866:	4618      	mov	r0, r3
 800a868:	3710      	adds	r7, #16
 800a86a:	46bd      	mov	sp, r7
 800a86c:	bd80      	pop	{r7, pc}
 800a86e:	bf00      	nop
 800a870:	40012c00 	.word	0x40012c00
 800a874:	40013400 	.word	0x40013400
 800a878:	40014000 	.word	0x40014000
 800a87c:	40014400 	.word	0x40014400
 800a880:	40014800 	.word	0x40014800
 800a884:	40000400 	.word	0x40000400
 800a888:	40000800 	.word	0x40000800
 800a88c:	00010007 	.word	0x00010007

0800a890 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800a890:	b580      	push	{r7, lr}
 800a892:	b082      	sub	sp, #8
 800a894:	af00      	add	r7, sp, #0
 800a896:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a898:	687b      	ldr	r3, [r7, #4]
 800a89a:	2b00      	cmp	r3, #0
 800a89c:	d101      	bne.n	800a8a2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800a89e:	2301      	movs	r3, #1
 800a8a0:	e049      	b.n	800a936 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a8a8:	b2db      	uxtb	r3, r3
 800a8aa:	2b00      	cmp	r3, #0
 800a8ac:	d106      	bne.n	800a8bc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	2200      	movs	r2, #0
 800a8b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800a8b6:	6878      	ldr	r0, [r7, #4]
 800a8b8:	f000 f841 	bl	800a93e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	2202      	movs	r2, #2
 800a8c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	681a      	ldr	r2, [r3, #0]
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	3304      	adds	r3, #4
 800a8cc:	4619      	mov	r1, r3
 800a8ce:	4610      	mov	r0, r2
 800a8d0:	f000 fe04 	bl	800b4dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	2201      	movs	r2, #1
 800a8d8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	2201      	movs	r2, #1
 800a8e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	2201      	movs	r2, #1
 800a8e8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	2201      	movs	r2, #1
 800a8f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	2201      	movs	r2, #1
 800a8f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	2201      	movs	r2, #1
 800a900:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	2201      	movs	r2, #1
 800a908:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	2201      	movs	r2, #1
 800a910:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	2201      	movs	r2, #1
 800a918:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	2201      	movs	r2, #1
 800a920:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	2201      	movs	r2, #1
 800a928:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	2201      	movs	r2, #1
 800a930:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a934:	2300      	movs	r3, #0
}
 800a936:	4618      	mov	r0, r3
 800a938:	3708      	adds	r7, #8
 800a93a:	46bd      	mov	sp, r7
 800a93c:	bd80      	pop	{r7, pc}

0800a93e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800a93e:	b480      	push	{r7}
 800a940:	b083      	sub	sp, #12
 800a942:	af00      	add	r7, sp, #0
 800a944:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800a946:	bf00      	nop
 800a948:	370c      	adds	r7, #12
 800a94a:	46bd      	mov	sp, r7
 800a94c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a950:	4770      	bx	lr
	...

0800a954 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a954:	b580      	push	{r7, lr}
 800a956:	b084      	sub	sp, #16
 800a958:	af00      	add	r7, sp, #0
 800a95a:	6078      	str	r0, [r7, #4]
 800a95c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800a95e:	683b      	ldr	r3, [r7, #0]
 800a960:	2b00      	cmp	r3, #0
 800a962:	d109      	bne.n	800a978 <HAL_TIM_PWM_Start+0x24>
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a96a:	b2db      	uxtb	r3, r3
 800a96c:	2b01      	cmp	r3, #1
 800a96e:	bf14      	ite	ne
 800a970:	2301      	movne	r3, #1
 800a972:	2300      	moveq	r3, #0
 800a974:	b2db      	uxtb	r3, r3
 800a976:	e03c      	b.n	800a9f2 <HAL_TIM_PWM_Start+0x9e>
 800a978:	683b      	ldr	r3, [r7, #0]
 800a97a:	2b04      	cmp	r3, #4
 800a97c:	d109      	bne.n	800a992 <HAL_TIM_PWM_Start+0x3e>
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800a984:	b2db      	uxtb	r3, r3
 800a986:	2b01      	cmp	r3, #1
 800a988:	bf14      	ite	ne
 800a98a:	2301      	movne	r3, #1
 800a98c:	2300      	moveq	r3, #0
 800a98e:	b2db      	uxtb	r3, r3
 800a990:	e02f      	b.n	800a9f2 <HAL_TIM_PWM_Start+0x9e>
 800a992:	683b      	ldr	r3, [r7, #0]
 800a994:	2b08      	cmp	r3, #8
 800a996:	d109      	bne.n	800a9ac <HAL_TIM_PWM_Start+0x58>
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a99e:	b2db      	uxtb	r3, r3
 800a9a0:	2b01      	cmp	r3, #1
 800a9a2:	bf14      	ite	ne
 800a9a4:	2301      	movne	r3, #1
 800a9a6:	2300      	moveq	r3, #0
 800a9a8:	b2db      	uxtb	r3, r3
 800a9aa:	e022      	b.n	800a9f2 <HAL_TIM_PWM_Start+0x9e>
 800a9ac:	683b      	ldr	r3, [r7, #0]
 800a9ae:	2b0c      	cmp	r3, #12
 800a9b0:	d109      	bne.n	800a9c6 <HAL_TIM_PWM_Start+0x72>
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a9b8:	b2db      	uxtb	r3, r3
 800a9ba:	2b01      	cmp	r3, #1
 800a9bc:	bf14      	ite	ne
 800a9be:	2301      	movne	r3, #1
 800a9c0:	2300      	moveq	r3, #0
 800a9c2:	b2db      	uxtb	r3, r3
 800a9c4:	e015      	b.n	800a9f2 <HAL_TIM_PWM_Start+0x9e>
 800a9c6:	683b      	ldr	r3, [r7, #0]
 800a9c8:	2b10      	cmp	r3, #16
 800a9ca:	d109      	bne.n	800a9e0 <HAL_TIM_PWM_Start+0x8c>
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a9d2:	b2db      	uxtb	r3, r3
 800a9d4:	2b01      	cmp	r3, #1
 800a9d6:	bf14      	ite	ne
 800a9d8:	2301      	movne	r3, #1
 800a9da:	2300      	moveq	r3, #0
 800a9dc:	b2db      	uxtb	r3, r3
 800a9de:	e008      	b.n	800a9f2 <HAL_TIM_PWM_Start+0x9e>
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800a9e6:	b2db      	uxtb	r3, r3
 800a9e8:	2b01      	cmp	r3, #1
 800a9ea:	bf14      	ite	ne
 800a9ec:	2301      	movne	r3, #1
 800a9ee:	2300      	moveq	r3, #0
 800a9f0:	b2db      	uxtb	r3, r3
 800a9f2:	2b00      	cmp	r3, #0
 800a9f4:	d001      	beq.n	800a9fa <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800a9f6:	2301      	movs	r3, #1
 800a9f8:	e097      	b.n	800ab2a <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a9fa:	683b      	ldr	r3, [r7, #0]
 800a9fc:	2b00      	cmp	r3, #0
 800a9fe:	d104      	bne.n	800aa0a <HAL_TIM_PWM_Start+0xb6>
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	2202      	movs	r2, #2
 800aa04:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800aa08:	e023      	b.n	800aa52 <HAL_TIM_PWM_Start+0xfe>
 800aa0a:	683b      	ldr	r3, [r7, #0]
 800aa0c:	2b04      	cmp	r3, #4
 800aa0e:	d104      	bne.n	800aa1a <HAL_TIM_PWM_Start+0xc6>
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	2202      	movs	r2, #2
 800aa14:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800aa18:	e01b      	b.n	800aa52 <HAL_TIM_PWM_Start+0xfe>
 800aa1a:	683b      	ldr	r3, [r7, #0]
 800aa1c:	2b08      	cmp	r3, #8
 800aa1e:	d104      	bne.n	800aa2a <HAL_TIM_PWM_Start+0xd6>
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	2202      	movs	r2, #2
 800aa24:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800aa28:	e013      	b.n	800aa52 <HAL_TIM_PWM_Start+0xfe>
 800aa2a:	683b      	ldr	r3, [r7, #0]
 800aa2c:	2b0c      	cmp	r3, #12
 800aa2e:	d104      	bne.n	800aa3a <HAL_TIM_PWM_Start+0xe6>
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	2202      	movs	r2, #2
 800aa34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800aa38:	e00b      	b.n	800aa52 <HAL_TIM_PWM_Start+0xfe>
 800aa3a:	683b      	ldr	r3, [r7, #0]
 800aa3c:	2b10      	cmp	r3, #16
 800aa3e:	d104      	bne.n	800aa4a <HAL_TIM_PWM_Start+0xf6>
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	2202      	movs	r2, #2
 800aa44:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800aa48:	e003      	b.n	800aa52 <HAL_TIM_PWM_Start+0xfe>
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	2202      	movs	r2, #2
 800aa4e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	681b      	ldr	r3, [r3, #0]
 800aa56:	2201      	movs	r2, #1
 800aa58:	6839      	ldr	r1, [r7, #0]
 800aa5a:	4618      	mov	r0, r3
 800aa5c:	f001 f96c 	bl	800bd38 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	681b      	ldr	r3, [r3, #0]
 800aa64:	4a33      	ldr	r2, [pc, #204]	@ (800ab34 <HAL_TIM_PWM_Start+0x1e0>)
 800aa66:	4293      	cmp	r3, r2
 800aa68:	d013      	beq.n	800aa92 <HAL_TIM_PWM_Start+0x13e>
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	681b      	ldr	r3, [r3, #0]
 800aa6e:	4a32      	ldr	r2, [pc, #200]	@ (800ab38 <HAL_TIM_PWM_Start+0x1e4>)
 800aa70:	4293      	cmp	r3, r2
 800aa72:	d00e      	beq.n	800aa92 <HAL_TIM_PWM_Start+0x13e>
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	681b      	ldr	r3, [r3, #0]
 800aa78:	4a30      	ldr	r2, [pc, #192]	@ (800ab3c <HAL_TIM_PWM_Start+0x1e8>)
 800aa7a:	4293      	cmp	r3, r2
 800aa7c:	d009      	beq.n	800aa92 <HAL_TIM_PWM_Start+0x13e>
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	681b      	ldr	r3, [r3, #0]
 800aa82:	4a2f      	ldr	r2, [pc, #188]	@ (800ab40 <HAL_TIM_PWM_Start+0x1ec>)
 800aa84:	4293      	cmp	r3, r2
 800aa86:	d004      	beq.n	800aa92 <HAL_TIM_PWM_Start+0x13e>
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	681b      	ldr	r3, [r3, #0]
 800aa8c:	4a2d      	ldr	r2, [pc, #180]	@ (800ab44 <HAL_TIM_PWM_Start+0x1f0>)
 800aa8e:	4293      	cmp	r3, r2
 800aa90:	d101      	bne.n	800aa96 <HAL_TIM_PWM_Start+0x142>
 800aa92:	2301      	movs	r3, #1
 800aa94:	e000      	b.n	800aa98 <HAL_TIM_PWM_Start+0x144>
 800aa96:	2300      	movs	r3, #0
 800aa98:	2b00      	cmp	r3, #0
 800aa9a:	d007      	beq.n	800aaac <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	681b      	ldr	r3, [r3, #0]
 800aaa0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	681b      	ldr	r3, [r3, #0]
 800aaa6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800aaaa:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	681b      	ldr	r3, [r3, #0]
 800aab0:	4a20      	ldr	r2, [pc, #128]	@ (800ab34 <HAL_TIM_PWM_Start+0x1e0>)
 800aab2:	4293      	cmp	r3, r2
 800aab4:	d018      	beq.n	800aae8 <HAL_TIM_PWM_Start+0x194>
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	681b      	ldr	r3, [r3, #0]
 800aaba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800aabe:	d013      	beq.n	800aae8 <HAL_TIM_PWM_Start+0x194>
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	681b      	ldr	r3, [r3, #0]
 800aac4:	4a20      	ldr	r2, [pc, #128]	@ (800ab48 <HAL_TIM_PWM_Start+0x1f4>)
 800aac6:	4293      	cmp	r3, r2
 800aac8:	d00e      	beq.n	800aae8 <HAL_TIM_PWM_Start+0x194>
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	681b      	ldr	r3, [r3, #0]
 800aace:	4a1f      	ldr	r2, [pc, #124]	@ (800ab4c <HAL_TIM_PWM_Start+0x1f8>)
 800aad0:	4293      	cmp	r3, r2
 800aad2:	d009      	beq.n	800aae8 <HAL_TIM_PWM_Start+0x194>
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	681b      	ldr	r3, [r3, #0]
 800aad8:	4a17      	ldr	r2, [pc, #92]	@ (800ab38 <HAL_TIM_PWM_Start+0x1e4>)
 800aada:	4293      	cmp	r3, r2
 800aadc:	d004      	beq.n	800aae8 <HAL_TIM_PWM_Start+0x194>
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	681b      	ldr	r3, [r3, #0]
 800aae2:	4a16      	ldr	r2, [pc, #88]	@ (800ab3c <HAL_TIM_PWM_Start+0x1e8>)
 800aae4:	4293      	cmp	r3, r2
 800aae6:	d115      	bne.n	800ab14 <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	681b      	ldr	r3, [r3, #0]
 800aaec:	689a      	ldr	r2, [r3, #8]
 800aaee:	4b18      	ldr	r3, [pc, #96]	@ (800ab50 <HAL_TIM_PWM_Start+0x1fc>)
 800aaf0:	4013      	ands	r3, r2
 800aaf2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800aaf4:	68fb      	ldr	r3, [r7, #12]
 800aaf6:	2b06      	cmp	r3, #6
 800aaf8:	d015      	beq.n	800ab26 <HAL_TIM_PWM_Start+0x1d2>
 800aafa:	68fb      	ldr	r3, [r7, #12]
 800aafc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ab00:	d011      	beq.n	800ab26 <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 800ab02:	687b      	ldr	r3, [r7, #4]
 800ab04:	681b      	ldr	r3, [r3, #0]
 800ab06:	681a      	ldr	r2, [r3, #0]
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	681b      	ldr	r3, [r3, #0]
 800ab0c:	f042 0201 	orr.w	r2, r2, #1
 800ab10:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ab12:	e008      	b.n	800ab26 <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	681b      	ldr	r3, [r3, #0]
 800ab18:	681a      	ldr	r2, [r3, #0]
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	681b      	ldr	r3, [r3, #0]
 800ab1e:	f042 0201 	orr.w	r2, r2, #1
 800ab22:	601a      	str	r2, [r3, #0]
 800ab24:	e000      	b.n	800ab28 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ab26:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800ab28:	2300      	movs	r3, #0
}
 800ab2a:	4618      	mov	r0, r3
 800ab2c:	3710      	adds	r7, #16
 800ab2e:	46bd      	mov	sp, r7
 800ab30:	bd80      	pop	{r7, pc}
 800ab32:	bf00      	nop
 800ab34:	40012c00 	.word	0x40012c00
 800ab38:	40013400 	.word	0x40013400
 800ab3c:	40014000 	.word	0x40014000
 800ab40:	40014400 	.word	0x40014400
 800ab44:	40014800 	.word	0x40014800
 800ab48:	40000400 	.word	0x40000400
 800ab4c:	40000800 	.word	0x40000800
 800ab50:	00010007 	.word	0x00010007

0800ab54 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800ab54:	b580      	push	{r7, lr}
 800ab56:	b086      	sub	sp, #24
 800ab58:	af00      	add	r7, sp, #0
 800ab5a:	6078      	str	r0, [r7, #4]
 800ab5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	2b00      	cmp	r3, #0
 800ab62:	d101      	bne.n	800ab68 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800ab64:	2301      	movs	r3, #1
 800ab66:	e097      	b.n	800ac98 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ab6e:	b2db      	uxtb	r3, r3
 800ab70:	2b00      	cmp	r3, #0
 800ab72:	d106      	bne.n	800ab82 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	2200      	movs	r2, #0
 800ab78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800ab7c:	6878      	ldr	r0, [r7, #4]
 800ab7e:	f7f9 f981 	bl	8003e84 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	2202      	movs	r2, #2
 800ab86:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	681b      	ldr	r3, [r3, #0]
 800ab8e:	689b      	ldr	r3, [r3, #8]
 800ab90:	687a      	ldr	r2, [r7, #4]
 800ab92:	6812      	ldr	r2, [r2, #0]
 800ab94:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 800ab98:	f023 0307 	bic.w	r3, r3, #7
 800ab9c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	681a      	ldr	r2, [r3, #0]
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	3304      	adds	r3, #4
 800aba6:	4619      	mov	r1, r3
 800aba8:	4610      	mov	r0, r2
 800abaa:	f000 fc97 	bl	800b4dc <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	681b      	ldr	r3, [r3, #0]
 800abb2:	689b      	ldr	r3, [r3, #8]
 800abb4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	681b      	ldr	r3, [r3, #0]
 800abba:	699b      	ldr	r3, [r3, #24]
 800abbc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	681b      	ldr	r3, [r3, #0]
 800abc2:	6a1b      	ldr	r3, [r3, #32]
 800abc4:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800abc6:	683b      	ldr	r3, [r7, #0]
 800abc8:	681b      	ldr	r3, [r3, #0]
 800abca:	697a      	ldr	r2, [r7, #20]
 800abcc:	4313      	orrs	r3, r2
 800abce:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800abd0:	693b      	ldr	r3, [r7, #16]
 800abd2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800abd6:	f023 0303 	bic.w	r3, r3, #3
 800abda:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800abdc:	683b      	ldr	r3, [r7, #0]
 800abde:	689a      	ldr	r2, [r3, #8]
 800abe0:	683b      	ldr	r3, [r7, #0]
 800abe2:	699b      	ldr	r3, [r3, #24]
 800abe4:	021b      	lsls	r3, r3, #8
 800abe6:	4313      	orrs	r3, r2
 800abe8:	693a      	ldr	r2, [r7, #16]
 800abea:	4313      	orrs	r3, r2
 800abec:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800abee:	693b      	ldr	r3, [r7, #16]
 800abf0:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800abf4:	f023 030c 	bic.w	r3, r3, #12
 800abf8:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800abfa:	693b      	ldr	r3, [r7, #16]
 800abfc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800ac00:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800ac04:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800ac06:	683b      	ldr	r3, [r7, #0]
 800ac08:	68da      	ldr	r2, [r3, #12]
 800ac0a:	683b      	ldr	r3, [r7, #0]
 800ac0c:	69db      	ldr	r3, [r3, #28]
 800ac0e:	021b      	lsls	r3, r3, #8
 800ac10:	4313      	orrs	r3, r2
 800ac12:	693a      	ldr	r2, [r7, #16]
 800ac14:	4313      	orrs	r3, r2
 800ac16:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800ac18:	683b      	ldr	r3, [r7, #0]
 800ac1a:	691b      	ldr	r3, [r3, #16]
 800ac1c:	011a      	lsls	r2, r3, #4
 800ac1e:	683b      	ldr	r3, [r7, #0]
 800ac20:	6a1b      	ldr	r3, [r3, #32]
 800ac22:	031b      	lsls	r3, r3, #12
 800ac24:	4313      	orrs	r3, r2
 800ac26:	693a      	ldr	r2, [r7, #16]
 800ac28:	4313      	orrs	r3, r2
 800ac2a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800ac2c:	68fb      	ldr	r3, [r7, #12]
 800ac2e:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800ac32:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800ac34:	68fb      	ldr	r3, [r7, #12]
 800ac36:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800ac3a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800ac3c:	683b      	ldr	r3, [r7, #0]
 800ac3e:	685a      	ldr	r2, [r3, #4]
 800ac40:	683b      	ldr	r3, [r7, #0]
 800ac42:	695b      	ldr	r3, [r3, #20]
 800ac44:	011b      	lsls	r3, r3, #4
 800ac46:	4313      	orrs	r3, r2
 800ac48:	68fa      	ldr	r2, [r7, #12]
 800ac4a:	4313      	orrs	r3, r2
 800ac4c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	681b      	ldr	r3, [r3, #0]
 800ac52:	697a      	ldr	r2, [r7, #20]
 800ac54:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	681b      	ldr	r3, [r3, #0]
 800ac5a:	693a      	ldr	r2, [r7, #16]
 800ac5c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	681b      	ldr	r3, [r3, #0]
 800ac62:	68fa      	ldr	r2, [r7, #12]
 800ac64:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	2201      	movs	r2, #1
 800ac6a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	2201      	movs	r2, #1
 800ac72:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	2201      	movs	r2, #1
 800ac7a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	2201      	movs	r2, #1
 800ac82:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	2201      	movs	r2, #1
 800ac8a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	2201      	movs	r2, #1
 800ac92:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800ac96:	2300      	movs	r3, #0
}
 800ac98:	4618      	mov	r0, r3
 800ac9a:	3718      	adds	r7, #24
 800ac9c:	46bd      	mov	sp, r7
 800ac9e:	bd80      	pop	{r7, pc}

0800aca0 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800aca0:	b580      	push	{r7, lr}
 800aca2:	b084      	sub	sp, #16
 800aca4:	af00      	add	r7, sp, #0
 800aca6:	6078      	str	r0, [r7, #4]
 800aca8:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800acb0:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800acb8:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800acba:	687b      	ldr	r3, [r7, #4]
 800acbc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800acc0:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800acc8:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800acca:	683b      	ldr	r3, [r7, #0]
 800accc:	2b00      	cmp	r3, #0
 800acce:	d110      	bne.n	800acf2 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800acd0:	7bfb      	ldrb	r3, [r7, #15]
 800acd2:	2b01      	cmp	r3, #1
 800acd4:	d102      	bne.n	800acdc <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800acd6:	7b7b      	ldrb	r3, [r7, #13]
 800acd8:	2b01      	cmp	r3, #1
 800acda:	d001      	beq.n	800ace0 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800acdc:	2301      	movs	r3, #1
 800acde:	e069      	b.n	800adb4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	2202      	movs	r2, #2
 800ace4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	2202      	movs	r2, #2
 800acec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800acf0:	e031      	b.n	800ad56 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800acf2:	683b      	ldr	r3, [r7, #0]
 800acf4:	2b04      	cmp	r3, #4
 800acf6:	d110      	bne.n	800ad1a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800acf8:	7bbb      	ldrb	r3, [r7, #14]
 800acfa:	2b01      	cmp	r3, #1
 800acfc:	d102      	bne.n	800ad04 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800acfe:	7b3b      	ldrb	r3, [r7, #12]
 800ad00:	2b01      	cmp	r3, #1
 800ad02:	d001      	beq.n	800ad08 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800ad04:	2301      	movs	r3, #1
 800ad06:	e055      	b.n	800adb4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	2202      	movs	r2, #2
 800ad0c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	2202      	movs	r2, #2
 800ad14:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ad18:	e01d      	b.n	800ad56 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800ad1a:	7bfb      	ldrb	r3, [r7, #15]
 800ad1c:	2b01      	cmp	r3, #1
 800ad1e:	d108      	bne.n	800ad32 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800ad20:	7bbb      	ldrb	r3, [r7, #14]
 800ad22:	2b01      	cmp	r3, #1
 800ad24:	d105      	bne.n	800ad32 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800ad26:	7b7b      	ldrb	r3, [r7, #13]
 800ad28:	2b01      	cmp	r3, #1
 800ad2a:	d102      	bne.n	800ad32 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800ad2c:	7b3b      	ldrb	r3, [r7, #12]
 800ad2e:	2b01      	cmp	r3, #1
 800ad30:	d001      	beq.n	800ad36 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800ad32:	2301      	movs	r3, #1
 800ad34:	e03e      	b.n	800adb4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	2202      	movs	r2, #2
 800ad3a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	2202      	movs	r2, #2
 800ad42:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	2202      	movs	r2, #2
 800ad4a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	2202      	movs	r2, #2
 800ad52:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800ad56:	683b      	ldr	r3, [r7, #0]
 800ad58:	2b00      	cmp	r3, #0
 800ad5a:	d003      	beq.n	800ad64 <HAL_TIM_Encoder_Start+0xc4>
 800ad5c:	683b      	ldr	r3, [r7, #0]
 800ad5e:	2b04      	cmp	r3, #4
 800ad60:	d008      	beq.n	800ad74 <HAL_TIM_Encoder_Start+0xd4>
 800ad62:	e00f      	b.n	800ad84 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	681b      	ldr	r3, [r3, #0]
 800ad68:	2201      	movs	r2, #1
 800ad6a:	2100      	movs	r1, #0
 800ad6c:	4618      	mov	r0, r3
 800ad6e:	f000 ffe3 	bl	800bd38 <TIM_CCxChannelCmd>
      break;
 800ad72:	e016      	b.n	800ada2 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	681b      	ldr	r3, [r3, #0]
 800ad78:	2201      	movs	r2, #1
 800ad7a:	2104      	movs	r1, #4
 800ad7c:	4618      	mov	r0, r3
 800ad7e:	f000 ffdb 	bl	800bd38 <TIM_CCxChannelCmd>
      break;
 800ad82:	e00e      	b.n	800ada2 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	681b      	ldr	r3, [r3, #0]
 800ad88:	2201      	movs	r2, #1
 800ad8a:	2100      	movs	r1, #0
 800ad8c:	4618      	mov	r0, r3
 800ad8e:	f000 ffd3 	bl	800bd38 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	681b      	ldr	r3, [r3, #0]
 800ad96:	2201      	movs	r2, #1
 800ad98:	2104      	movs	r1, #4
 800ad9a:	4618      	mov	r0, r3
 800ad9c:	f000 ffcc 	bl	800bd38 <TIM_CCxChannelCmd>
      break;
 800ada0:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	681b      	ldr	r3, [r3, #0]
 800ada6:	681a      	ldr	r2, [r3, #0]
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	681b      	ldr	r3, [r3, #0]
 800adac:	f042 0201 	orr.w	r2, r2, #1
 800adb0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800adb2:	2300      	movs	r3, #0
}
 800adb4:	4618      	mov	r0, r3
 800adb6:	3710      	adds	r7, #16
 800adb8:	46bd      	mov	sp, r7
 800adba:	bd80      	pop	{r7, pc}

0800adbc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800adbc:	b580      	push	{r7, lr}
 800adbe:	b084      	sub	sp, #16
 800adc0:	af00      	add	r7, sp, #0
 800adc2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	681b      	ldr	r3, [r3, #0]
 800adc8:	68db      	ldr	r3, [r3, #12]
 800adca:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	681b      	ldr	r3, [r3, #0]
 800add0:	691b      	ldr	r3, [r3, #16]
 800add2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800add4:	68bb      	ldr	r3, [r7, #8]
 800add6:	f003 0302 	and.w	r3, r3, #2
 800adda:	2b00      	cmp	r3, #0
 800addc:	d020      	beq.n	800ae20 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800adde:	68fb      	ldr	r3, [r7, #12]
 800ade0:	f003 0302 	and.w	r3, r3, #2
 800ade4:	2b00      	cmp	r3, #0
 800ade6:	d01b      	beq.n	800ae20 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	681b      	ldr	r3, [r3, #0]
 800adec:	f06f 0202 	mvn.w	r2, #2
 800adf0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	2201      	movs	r2, #1
 800adf6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	681b      	ldr	r3, [r3, #0]
 800adfc:	699b      	ldr	r3, [r3, #24]
 800adfe:	f003 0303 	and.w	r3, r3, #3
 800ae02:	2b00      	cmp	r3, #0
 800ae04:	d003      	beq.n	800ae0e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800ae06:	6878      	ldr	r0, [r7, #4]
 800ae08:	f000 fb4a 	bl	800b4a0 <HAL_TIM_IC_CaptureCallback>
 800ae0c:	e005      	b.n	800ae1a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800ae0e:	6878      	ldr	r0, [r7, #4]
 800ae10:	f000 fb3c 	bl	800b48c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ae14:	6878      	ldr	r0, [r7, #4]
 800ae16:	f000 fb4d 	bl	800b4b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ae1a:	687b      	ldr	r3, [r7, #4]
 800ae1c:	2200      	movs	r2, #0
 800ae1e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800ae20:	68bb      	ldr	r3, [r7, #8]
 800ae22:	f003 0304 	and.w	r3, r3, #4
 800ae26:	2b00      	cmp	r3, #0
 800ae28:	d020      	beq.n	800ae6c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800ae2a:	68fb      	ldr	r3, [r7, #12]
 800ae2c:	f003 0304 	and.w	r3, r3, #4
 800ae30:	2b00      	cmp	r3, #0
 800ae32:	d01b      	beq.n	800ae6c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	681b      	ldr	r3, [r3, #0]
 800ae38:	f06f 0204 	mvn.w	r2, #4
 800ae3c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	2202      	movs	r2, #2
 800ae42:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	681b      	ldr	r3, [r3, #0]
 800ae48:	699b      	ldr	r3, [r3, #24]
 800ae4a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ae4e:	2b00      	cmp	r3, #0
 800ae50:	d003      	beq.n	800ae5a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ae52:	6878      	ldr	r0, [r7, #4]
 800ae54:	f000 fb24 	bl	800b4a0 <HAL_TIM_IC_CaptureCallback>
 800ae58:	e005      	b.n	800ae66 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ae5a:	6878      	ldr	r0, [r7, #4]
 800ae5c:	f000 fb16 	bl	800b48c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ae60:	6878      	ldr	r0, [r7, #4]
 800ae62:	f000 fb27 	bl	800b4b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	2200      	movs	r2, #0
 800ae6a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800ae6c:	68bb      	ldr	r3, [r7, #8]
 800ae6e:	f003 0308 	and.w	r3, r3, #8
 800ae72:	2b00      	cmp	r3, #0
 800ae74:	d020      	beq.n	800aeb8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800ae76:	68fb      	ldr	r3, [r7, #12]
 800ae78:	f003 0308 	and.w	r3, r3, #8
 800ae7c:	2b00      	cmp	r3, #0
 800ae7e:	d01b      	beq.n	800aeb8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	681b      	ldr	r3, [r3, #0]
 800ae84:	f06f 0208 	mvn.w	r2, #8
 800ae88:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	2204      	movs	r2, #4
 800ae8e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800ae90:	687b      	ldr	r3, [r7, #4]
 800ae92:	681b      	ldr	r3, [r3, #0]
 800ae94:	69db      	ldr	r3, [r3, #28]
 800ae96:	f003 0303 	and.w	r3, r3, #3
 800ae9a:	2b00      	cmp	r3, #0
 800ae9c:	d003      	beq.n	800aea6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ae9e:	6878      	ldr	r0, [r7, #4]
 800aea0:	f000 fafe 	bl	800b4a0 <HAL_TIM_IC_CaptureCallback>
 800aea4:	e005      	b.n	800aeb2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800aea6:	6878      	ldr	r0, [r7, #4]
 800aea8:	f000 faf0 	bl	800b48c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800aeac:	6878      	ldr	r0, [r7, #4]
 800aeae:	f000 fb01 	bl	800b4b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	2200      	movs	r2, #0
 800aeb6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800aeb8:	68bb      	ldr	r3, [r7, #8]
 800aeba:	f003 0310 	and.w	r3, r3, #16
 800aebe:	2b00      	cmp	r3, #0
 800aec0:	d020      	beq.n	800af04 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800aec2:	68fb      	ldr	r3, [r7, #12]
 800aec4:	f003 0310 	and.w	r3, r3, #16
 800aec8:	2b00      	cmp	r3, #0
 800aeca:	d01b      	beq.n	800af04 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	681b      	ldr	r3, [r3, #0]
 800aed0:	f06f 0210 	mvn.w	r2, #16
 800aed4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	2208      	movs	r2, #8
 800aeda:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	681b      	ldr	r3, [r3, #0]
 800aee0:	69db      	ldr	r3, [r3, #28]
 800aee2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800aee6:	2b00      	cmp	r3, #0
 800aee8:	d003      	beq.n	800aef2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800aeea:	6878      	ldr	r0, [r7, #4]
 800aeec:	f000 fad8 	bl	800b4a0 <HAL_TIM_IC_CaptureCallback>
 800aef0:	e005      	b.n	800aefe <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800aef2:	6878      	ldr	r0, [r7, #4]
 800aef4:	f000 faca 	bl	800b48c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800aef8:	6878      	ldr	r0, [r7, #4]
 800aefa:	f000 fadb 	bl	800b4b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	2200      	movs	r2, #0
 800af02:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800af04:	68bb      	ldr	r3, [r7, #8]
 800af06:	f003 0301 	and.w	r3, r3, #1
 800af0a:	2b00      	cmp	r3, #0
 800af0c:	d00c      	beq.n	800af28 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800af0e:	68fb      	ldr	r3, [r7, #12]
 800af10:	f003 0301 	and.w	r3, r3, #1
 800af14:	2b00      	cmp	r3, #0
 800af16:	d007      	beq.n	800af28 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	681b      	ldr	r3, [r3, #0]
 800af1c:	f06f 0201 	mvn.w	r2, #1
 800af20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800af22:	6878      	ldr	r0, [r7, #4]
 800af24:	f000 faa8 	bl	800b478 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800af28:	68bb      	ldr	r3, [r7, #8]
 800af2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800af2e:	2b00      	cmp	r3, #0
 800af30:	d104      	bne.n	800af3c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800af32:	68bb      	ldr	r3, [r7, #8]
 800af34:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800af38:	2b00      	cmp	r3, #0
 800af3a:	d00c      	beq.n	800af56 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800af3c:	68fb      	ldr	r3, [r7, #12]
 800af3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800af42:	2b00      	cmp	r3, #0
 800af44:	d007      	beq.n	800af56 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	681b      	ldr	r3, [r3, #0]
 800af4a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800af4e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800af50:	6878      	ldr	r0, [r7, #4]
 800af52:	f001 f8e3 	bl	800c11c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800af56:	68bb      	ldr	r3, [r7, #8]
 800af58:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800af5c:	2b00      	cmp	r3, #0
 800af5e:	d00c      	beq.n	800af7a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800af60:	68fb      	ldr	r3, [r7, #12]
 800af62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800af66:	2b00      	cmp	r3, #0
 800af68:	d007      	beq.n	800af7a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	681b      	ldr	r3, [r3, #0]
 800af6e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800af72:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800af74:	6878      	ldr	r0, [r7, #4]
 800af76:	f001 f8db 	bl	800c130 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800af7a:	68bb      	ldr	r3, [r7, #8]
 800af7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800af80:	2b00      	cmp	r3, #0
 800af82:	d00c      	beq.n	800af9e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800af84:	68fb      	ldr	r3, [r7, #12]
 800af86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800af8a:	2b00      	cmp	r3, #0
 800af8c:	d007      	beq.n	800af9e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	681b      	ldr	r3, [r3, #0]
 800af92:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800af96:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800af98:	6878      	ldr	r0, [r7, #4]
 800af9a:	f000 fa95 	bl	800b4c8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800af9e:	68bb      	ldr	r3, [r7, #8]
 800afa0:	f003 0320 	and.w	r3, r3, #32
 800afa4:	2b00      	cmp	r3, #0
 800afa6:	d00c      	beq.n	800afc2 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800afa8:	68fb      	ldr	r3, [r7, #12]
 800afaa:	f003 0320 	and.w	r3, r3, #32
 800afae:	2b00      	cmp	r3, #0
 800afb0:	d007      	beq.n	800afc2 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	681b      	ldr	r3, [r3, #0]
 800afb6:	f06f 0220 	mvn.w	r2, #32
 800afba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800afbc:	6878      	ldr	r0, [r7, #4]
 800afbe:	f001 f8a3 	bl	800c108 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800afc2:	68bb      	ldr	r3, [r7, #8]
 800afc4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800afc8:	2b00      	cmp	r3, #0
 800afca:	d00c      	beq.n	800afe6 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800afcc:	68fb      	ldr	r3, [r7, #12]
 800afce:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800afd2:	2b00      	cmp	r3, #0
 800afd4:	d007      	beq.n	800afe6 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	681b      	ldr	r3, [r3, #0]
 800afda:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800afde:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800afe0:	6878      	ldr	r0, [r7, #4]
 800afe2:	f001 f8af 	bl	800c144 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800afe6:	68bb      	ldr	r3, [r7, #8]
 800afe8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800afec:	2b00      	cmp	r3, #0
 800afee:	d00c      	beq.n	800b00a <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800aff0:	68fb      	ldr	r3, [r7, #12]
 800aff2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800aff6:	2b00      	cmp	r3, #0
 800aff8:	d007      	beq.n	800b00a <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	681b      	ldr	r3, [r3, #0]
 800affe:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800b002:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800b004:	6878      	ldr	r0, [r7, #4]
 800b006:	f001 f8a7 	bl	800c158 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800b00a:	68bb      	ldr	r3, [r7, #8]
 800b00c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b010:	2b00      	cmp	r3, #0
 800b012:	d00c      	beq.n	800b02e <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800b014:	68fb      	ldr	r3, [r7, #12]
 800b016:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b01a:	2b00      	cmp	r3, #0
 800b01c:	d007      	beq.n	800b02e <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	681b      	ldr	r3, [r3, #0]
 800b022:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800b026:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800b028:	6878      	ldr	r0, [r7, #4]
 800b02a:	f001 f89f 	bl	800c16c <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800b02e:	68bb      	ldr	r3, [r7, #8]
 800b030:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b034:	2b00      	cmp	r3, #0
 800b036:	d00c      	beq.n	800b052 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 800b038:	68fb      	ldr	r3, [r7, #12]
 800b03a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b03e:	2b00      	cmp	r3, #0
 800b040:	d007      	beq.n	800b052 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	681b      	ldr	r3, [r3, #0]
 800b046:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800b04a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800b04c:	6878      	ldr	r0, [r7, #4]
 800b04e:	f001 f897 	bl	800c180 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800b052:	bf00      	nop
 800b054:	3710      	adds	r7, #16
 800b056:	46bd      	mov	sp, r7
 800b058:	bd80      	pop	{r7, pc}
	...

0800b05c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800b05c:	b580      	push	{r7, lr}
 800b05e:	b086      	sub	sp, #24
 800b060:	af00      	add	r7, sp, #0
 800b062:	60f8      	str	r0, [r7, #12]
 800b064:	60b9      	str	r1, [r7, #8]
 800b066:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b068:	2300      	movs	r3, #0
 800b06a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800b06c:	68fb      	ldr	r3, [r7, #12]
 800b06e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b072:	2b01      	cmp	r3, #1
 800b074:	d101      	bne.n	800b07a <HAL_TIM_PWM_ConfigChannel+0x1e>
 800b076:	2302      	movs	r3, #2
 800b078:	e0ff      	b.n	800b27a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800b07a:	68fb      	ldr	r3, [r7, #12]
 800b07c:	2201      	movs	r2, #1
 800b07e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	2b14      	cmp	r3, #20
 800b086:	f200 80f0 	bhi.w	800b26a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800b08a:	a201      	add	r2, pc, #4	@ (adr r2, 800b090 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800b08c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b090:	0800b0e5 	.word	0x0800b0e5
 800b094:	0800b26b 	.word	0x0800b26b
 800b098:	0800b26b 	.word	0x0800b26b
 800b09c:	0800b26b 	.word	0x0800b26b
 800b0a0:	0800b125 	.word	0x0800b125
 800b0a4:	0800b26b 	.word	0x0800b26b
 800b0a8:	0800b26b 	.word	0x0800b26b
 800b0ac:	0800b26b 	.word	0x0800b26b
 800b0b0:	0800b167 	.word	0x0800b167
 800b0b4:	0800b26b 	.word	0x0800b26b
 800b0b8:	0800b26b 	.word	0x0800b26b
 800b0bc:	0800b26b 	.word	0x0800b26b
 800b0c0:	0800b1a7 	.word	0x0800b1a7
 800b0c4:	0800b26b 	.word	0x0800b26b
 800b0c8:	0800b26b 	.word	0x0800b26b
 800b0cc:	0800b26b 	.word	0x0800b26b
 800b0d0:	0800b1e9 	.word	0x0800b1e9
 800b0d4:	0800b26b 	.word	0x0800b26b
 800b0d8:	0800b26b 	.word	0x0800b26b
 800b0dc:	0800b26b 	.word	0x0800b26b
 800b0e0:	0800b229 	.word	0x0800b229
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800b0e4:	68fb      	ldr	r3, [r7, #12]
 800b0e6:	681b      	ldr	r3, [r3, #0]
 800b0e8:	68b9      	ldr	r1, [r7, #8]
 800b0ea:	4618      	mov	r0, r3
 800b0ec:	f000 fa92 	bl	800b614 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800b0f0:	68fb      	ldr	r3, [r7, #12]
 800b0f2:	681b      	ldr	r3, [r3, #0]
 800b0f4:	699a      	ldr	r2, [r3, #24]
 800b0f6:	68fb      	ldr	r3, [r7, #12]
 800b0f8:	681b      	ldr	r3, [r3, #0]
 800b0fa:	f042 0208 	orr.w	r2, r2, #8
 800b0fe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800b100:	68fb      	ldr	r3, [r7, #12]
 800b102:	681b      	ldr	r3, [r3, #0]
 800b104:	699a      	ldr	r2, [r3, #24]
 800b106:	68fb      	ldr	r3, [r7, #12]
 800b108:	681b      	ldr	r3, [r3, #0]
 800b10a:	f022 0204 	bic.w	r2, r2, #4
 800b10e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800b110:	68fb      	ldr	r3, [r7, #12]
 800b112:	681b      	ldr	r3, [r3, #0]
 800b114:	6999      	ldr	r1, [r3, #24]
 800b116:	68bb      	ldr	r3, [r7, #8]
 800b118:	691a      	ldr	r2, [r3, #16]
 800b11a:	68fb      	ldr	r3, [r7, #12]
 800b11c:	681b      	ldr	r3, [r3, #0]
 800b11e:	430a      	orrs	r2, r1
 800b120:	619a      	str	r2, [r3, #24]
      break;
 800b122:	e0a5      	b.n	800b270 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800b124:	68fb      	ldr	r3, [r7, #12]
 800b126:	681b      	ldr	r3, [r3, #0]
 800b128:	68b9      	ldr	r1, [r7, #8]
 800b12a:	4618      	mov	r0, r3
 800b12c:	f000 fb02 	bl	800b734 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800b130:	68fb      	ldr	r3, [r7, #12]
 800b132:	681b      	ldr	r3, [r3, #0]
 800b134:	699a      	ldr	r2, [r3, #24]
 800b136:	68fb      	ldr	r3, [r7, #12]
 800b138:	681b      	ldr	r3, [r3, #0]
 800b13a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b13e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800b140:	68fb      	ldr	r3, [r7, #12]
 800b142:	681b      	ldr	r3, [r3, #0]
 800b144:	699a      	ldr	r2, [r3, #24]
 800b146:	68fb      	ldr	r3, [r7, #12]
 800b148:	681b      	ldr	r3, [r3, #0]
 800b14a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b14e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800b150:	68fb      	ldr	r3, [r7, #12]
 800b152:	681b      	ldr	r3, [r3, #0]
 800b154:	6999      	ldr	r1, [r3, #24]
 800b156:	68bb      	ldr	r3, [r7, #8]
 800b158:	691b      	ldr	r3, [r3, #16]
 800b15a:	021a      	lsls	r2, r3, #8
 800b15c:	68fb      	ldr	r3, [r7, #12]
 800b15e:	681b      	ldr	r3, [r3, #0]
 800b160:	430a      	orrs	r2, r1
 800b162:	619a      	str	r2, [r3, #24]
      break;
 800b164:	e084      	b.n	800b270 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800b166:	68fb      	ldr	r3, [r7, #12]
 800b168:	681b      	ldr	r3, [r3, #0]
 800b16a:	68b9      	ldr	r1, [r7, #8]
 800b16c:	4618      	mov	r0, r3
 800b16e:	f000 fb6b 	bl	800b848 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800b172:	68fb      	ldr	r3, [r7, #12]
 800b174:	681b      	ldr	r3, [r3, #0]
 800b176:	69da      	ldr	r2, [r3, #28]
 800b178:	68fb      	ldr	r3, [r7, #12]
 800b17a:	681b      	ldr	r3, [r3, #0]
 800b17c:	f042 0208 	orr.w	r2, r2, #8
 800b180:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800b182:	68fb      	ldr	r3, [r7, #12]
 800b184:	681b      	ldr	r3, [r3, #0]
 800b186:	69da      	ldr	r2, [r3, #28]
 800b188:	68fb      	ldr	r3, [r7, #12]
 800b18a:	681b      	ldr	r3, [r3, #0]
 800b18c:	f022 0204 	bic.w	r2, r2, #4
 800b190:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800b192:	68fb      	ldr	r3, [r7, #12]
 800b194:	681b      	ldr	r3, [r3, #0]
 800b196:	69d9      	ldr	r1, [r3, #28]
 800b198:	68bb      	ldr	r3, [r7, #8]
 800b19a:	691a      	ldr	r2, [r3, #16]
 800b19c:	68fb      	ldr	r3, [r7, #12]
 800b19e:	681b      	ldr	r3, [r3, #0]
 800b1a0:	430a      	orrs	r2, r1
 800b1a2:	61da      	str	r2, [r3, #28]
      break;
 800b1a4:	e064      	b.n	800b270 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800b1a6:	68fb      	ldr	r3, [r7, #12]
 800b1a8:	681b      	ldr	r3, [r3, #0]
 800b1aa:	68b9      	ldr	r1, [r7, #8]
 800b1ac:	4618      	mov	r0, r3
 800b1ae:	f000 fbd3 	bl	800b958 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800b1b2:	68fb      	ldr	r3, [r7, #12]
 800b1b4:	681b      	ldr	r3, [r3, #0]
 800b1b6:	69da      	ldr	r2, [r3, #28]
 800b1b8:	68fb      	ldr	r3, [r7, #12]
 800b1ba:	681b      	ldr	r3, [r3, #0]
 800b1bc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b1c0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800b1c2:	68fb      	ldr	r3, [r7, #12]
 800b1c4:	681b      	ldr	r3, [r3, #0]
 800b1c6:	69da      	ldr	r2, [r3, #28]
 800b1c8:	68fb      	ldr	r3, [r7, #12]
 800b1ca:	681b      	ldr	r3, [r3, #0]
 800b1cc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b1d0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800b1d2:	68fb      	ldr	r3, [r7, #12]
 800b1d4:	681b      	ldr	r3, [r3, #0]
 800b1d6:	69d9      	ldr	r1, [r3, #28]
 800b1d8:	68bb      	ldr	r3, [r7, #8]
 800b1da:	691b      	ldr	r3, [r3, #16]
 800b1dc:	021a      	lsls	r2, r3, #8
 800b1de:	68fb      	ldr	r3, [r7, #12]
 800b1e0:	681b      	ldr	r3, [r3, #0]
 800b1e2:	430a      	orrs	r2, r1
 800b1e4:	61da      	str	r2, [r3, #28]
      break;
 800b1e6:	e043      	b.n	800b270 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800b1e8:	68fb      	ldr	r3, [r7, #12]
 800b1ea:	681b      	ldr	r3, [r3, #0]
 800b1ec:	68b9      	ldr	r1, [r7, #8]
 800b1ee:	4618      	mov	r0, r3
 800b1f0:	f000 fc3c 	bl	800ba6c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800b1f4:	68fb      	ldr	r3, [r7, #12]
 800b1f6:	681b      	ldr	r3, [r3, #0]
 800b1f8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800b1fa:	68fb      	ldr	r3, [r7, #12]
 800b1fc:	681b      	ldr	r3, [r3, #0]
 800b1fe:	f042 0208 	orr.w	r2, r2, #8
 800b202:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800b204:	68fb      	ldr	r3, [r7, #12]
 800b206:	681b      	ldr	r3, [r3, #0]
 800b208:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800b20a:	68fb      	ldr	r3, [r7, #12]
 800b20c:	681b      	ldr	r3, [r3, #0]
 800b20e:	f022 0204 	bic.w	r2, r2, #4
 800b212:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800b214:	68fb      	ldr	r3, [r7, #12]
 800b216:	681b      	ldr	r3, [r3, #0]
 800b218:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800b21a:	68bb      	ldr	r3, [r7, #8]
 800b21c:	691a      	ldr	r2, [r3, #16]
 800b21e:	68fb      	ldr	r3, [r7, #12]
 800b220:	681b      	ldr	r3, [r3, #0]
 800b222:	430a      	orrs	r2, r1
 800b224:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800b226:	e023      	b.n	800b270 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800b228:	68fb      	ldr	r3, [r7, #12]
 800b22a:	681b      	ldr	r3, [r3, #0]
 800b22c:	68b9      	ldr	r1, [r7, #8]
 800b22e:	4618      	mov	r0, r3
 800b230:	f000 fc80 	bl	800bb34 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800b234:	68fb      	ldr	r3, [r7, #12]
 800b236:	681b      	ldr	r3, [r3, #0]
 800b238:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800b23a:	68fb      	ldr	r3, [r7, #12]
 800b23c:	681b      	ldr	r3, [r3, #0]
 800b23e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b242:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800b244:	68fb      	ldr	r3, [r7, #12]
 800b246:	681b      	ldr	r3, [r3, #0]
 800b248:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800b24a:	68fb      	ldr	r3, [r7, #12]
 800b24c:	681b      	ldr	r3, [r3, #0]
 800b24e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b252:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800b254:	68fb      	ldr	r3, [r7, #12]
 800b256:	681b      	ldr	r3, [r3, #0]
 800b258:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800b25a:	68bb      	ldr	r3, [r7, #8]
 800b25c:	691b      	ldr	r3, [r3, #16]
 800b25e:	021a      	lsls	r2, r3, #8
 800b260:	68fb      	ldr	r3, [r7, #12]
 800b262:	681b      	ldr	r3, [r3, #0]
 800b264:	430a      	orrs	r2, r1
 800b266:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800b268:	e002      	b.n	800b270 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800b26a:	2301      	movs	r3, #1
 800b26c:	75fb      	strb	r3, [r7, #23]
      break;
 800b26e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800b270:	68fb      	ldr	r3, [r7, #12]
 800b272:	2200      	movs	r2, #0
 800b274:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800b278:	7dfb      	ldrb	r3, [r7, #23]
}
 800b27a:	4618      	mov	r0, r3
 800b27c:	3718      	adds	r7, #24
 800b27e:	46bd      	mov	sp, r7
 800b280:	bd80      	pop	{r7, pc}
 800b282:	bf00      	nop

0800b284 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800b284:	b580      	push	{r7, lr}
 800b286:	b084      	sub	sp, #16
 800b288:	af00      	add	r7, sp, #0
 800b28a:	6078      	str	r0, [r7, #4]
 800b28c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b28e:	2300      	movs	r3, #0
 800b290:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b298:	2b01      	cmp	r3, #1
 800b29a:	d101      	bne.n	800b2a0 <HAL_TIM_ConfigClockSource+0x1c>
 800b29c:	2302      	movs	r3, #2
 800b29e:	e0de      	b.n	800b45e <HAL_TIM_ConfigClockSource+0x1da>
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	2201      	movs	r2, #1
 800b2a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	2202      	movs	r2, #2
 800b2ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800b2b0:	687b      	ldr	r3, [r7, #4]
 800b2b2:	681b      	ldr	r3, [r3, #0]
 800b2b4:	689b      	ldr	r3, [r3, #8]
 800b2b6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800b2b8:	68bb      	ldr	r3, [r7, #8]
 800b2ba:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800b2be:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800b2c2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b2c4:	68bb      	ldr	r3, [r7, #8]
 800b2c6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b2ca:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	681b      	ldr	r3, [r3, #0]
 800b2d0:	68ba      	ldr	r2, [r7, #8]
 800b2d2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800b2d4:	683b      	ldr	r3, [r7, #0]
 800b2d6:	681b      	ldr	r3, [r3, #0]
 800b2d8:	4a63      	ldr	r2, [pc, #396]	@ (800b468 <HAL_TIM_ConfigClockSource+0x1e4>)
 800b2da:	4293      	cmp	r3, r2
 800b2dc:	f000 80a9 	beq.w	800b432 <HAL_TIM_ConfigClockSource+0x1ae>
 800b2e0:	4a61      	ldr	r2, [pc, #388]	@ (800b468 <HAL_TIM_ConfigClockSource+0x1e4>)
 800b2e2:	4293      	cmp	r3, r2
 800b2e4:	f200 80ae 	bhi.w	800b444 <HAL_TIM_ConfigClockSource+0x1c0>
 800b2e8:	4a60      	ldr	r2, [pc, #384]	@ (800b46c <HAL_TIM_ConfigClockSource+0x1e8>)
 800b2ea:	4293      	cmp	r3, r2
 800b2ec:	f000 80a1 	beq.w	800b432 <HAL_TIM_ConfigClockSource+0x1ae>
 800b2f0:	4a5e      	ldr	r2, [pc, #376]	@ (800b46c <HAL_TIM_ConfigClockSource+0x1e8>)
 800b2f2:	4293      	cmp	r3, r2
 800b2f4:	f200 80a6 	bhi.w	800b444 <HAL_TIM_ConfigClockSource+0x1c0>
 800b2f8:	4a5d      	ldr	r2, [pc, #372]	@ (800b470 <HAL_TIM_ConfigClockSource+0x1ec>)
 800b2fa:	4293      	cmp	r3, r2
 800b2fc:	f000 8099 	beq.w	800b432 <HAL_TIM_ConfigClockSource+0x1ae>
 800b300:	4a5b      	ldr	r2, [pc, #364]	@ (800b470 <HAL_TIM_ConfigClockSource+0x1ec>)
 800b302:	4293      	cmp	r3, r2
 800b304:	f200 809e 	bhi.w	800b444 <HAL_TIM_ConfigClockSource+0x1c0>
 800b308:	4a5a      	ldr	r2, [pc, #360]	@ (800b474 <HAL_TIM_ConfigClockSource+0x1f0>)
 800b30a:	4293      	cmp	r3, r2
 800b30c:	f000 8091 	beq.w	800b432 <HAL_TIM_ConfigClockSource+0x1ae>
 800b310:	4a58      	ldr	r2, [pc, #352]	@ (800b474 <HAL_TIM_ConfigClockSource+0x1f0>)
 800b312:	4293      	cmp	r3, r2
 800b314:	f200 8096 	bhi.w	800b444 <HAL_TIM_ConfigClockSource+0x1c0>
 800b318:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800b31c:	f000 8089 	beq.w	800b432 <HAL_TIM_ConfigClockSource+0x1ae>
 800b320:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800b324:	f200 808e 	bhi.w	800b444 <HAL_TIM_ConfigClockSource+0x1c0>
 800b328:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b32c:	d03e      	beq.n	800b3ac <HAL_TIM_ConfigClockSource+0x128>
 800b32e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b332:	f200 8087 	bhi.w	800b444 <HAL_TIM_ConfigClockSource+0x1c0>
 800b336:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b33a:	f000 8086 	beq.w	800b44a <HAL_TIM_ConfigClockSource+0x1c6>
 800b33e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b342:	d87f      	bhi.n	800b444 <HAL_TIM_ConfigClockSource+0x1c0>
 800b344:	2b70      	cmp	r3, #112	@ 0x70
 800b346:	d01a      	beq.n	800b37e <HAL_TIM_ConfigClockSource+0xfa>
 800b348:	2b70      	cmp	r3, #112	@ 0x70
 800b34a:	d87b      	bhi.n	800b444 <HAL_TIM_ConfigClockSource+0x1c0>
 800b34c:	2b60      	cmp	r3, #96	@ 0x60
 800b34e:	d050      	beq.n	800b3f2 <HAL_TIM_ConfigClockSource+0x16e>
 800b350:	2b60      	cmp	r3, #96	@ 0x60
 800b352:	d877      	bhi.n	800b444 <HAL_TIM_ConfigClockSource+0x1c0>
 800b354:	2b50      	cmp	r3, #80	@ 0x50
 800b356:	d03c      	beq.n	800b3d2 <HAL_TIM_ConfigClockSource+0x14e>
 800b358:	2b50      	cmp	r3, #80	@ 0x50
 800b35a:	d873      	bhi.n	800b444 <HAL_TIM_ConfigClockSource+0x1c0>
 800b35c:	2b40      	cmp	r3, #64	@ 0x40
 800b35e:	d058      	beq.n	800b412 <HAL_TIM_ConfigClockSource+0x18e>
 800b360:	2b40      	cmp	r3, #64	@ 0x40
 800b362:	d86f      	bhi.n	800b444 <HAL_TIM_ConfigClockSource+0x1c0>
 800b364:	2b30      	cmp	r3, #48	@ 0x30
 800b366:	d064      	beq.n	800b432 <HAL_TIM_ConfigClockSource+0x1ae>
 800b368:	2b30      	cmp	r3, #48	@ 0x30
 800b36a:	d86b      	bhi.n	800b444 <HAL_TIM_ConfigClockSource+0x1c0>
 800b36c:	2b20      	cmp	r3, #32
 800b36e:	d060      	beq.n	800b432 <HAL_TIM_ConfigClockSource+0x1ae>
 800b370:	2b20      	cmp	r3, #32
 800b372:	d867      	bhi.n	800b444 <HAL_TIM_ConfigClockSource+0x1c0>
 800b374:	2b00      	cmp	r3, #0
 800b376:	d05c      	beq.n	800b432 <HAL_TIM_ConfigClockSource+0x1ae>
 800b378:	2b10      	cmp	r3, #16
 800b37a:	d05a      	beq.n	800b432 <HAL_TIM_ConfigClockSource+0x1ae>
 800b37c:	e062      	b.n	800b444 <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b37e:	687b      	ldr	r3, [r7, #4]
 800b380:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800b382:	683b      	ldr	r3, [r7, #0]
 800b384:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800b386:	683b      	ldr	r3, [r7, #0]
 800b388:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800b38a:	683b      	ldr	r3, [r7, #0]
 800b38c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800b38e:	f000 fcb3 	bl	800bcf8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	681b      	ldr	r3, [r3, #0]
 800b396:	689b      	ldr	r3, [r3, #8]
 800b398:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800b39a:	68bb      	ldr	r3, [r7, #8]
 800b39c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800b3a0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	681b      	ldr	r3, [r3, #0]
 800b3a6:	68ba      	ldr	r2, [r7, #8]
 800b3a8:	609a      	str	r2, [r3, #8]
      break;
 800b3aa:	e04f      	b.n	800b44c <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b3ac:	687b      	ldr	r3, [r7, #4]
 800b3ae:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800b3b0:	683b      	ldr	r3, [r7, #0]
 800b3b2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800b3b4:	683b      	ldr	r3, [r7, #0]
 800b3b6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800b3b8:	683b      	ldr	r3, [r7, #0]
 800b3ba:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800b3bc:	f000 fc9c 	bl	800bcf8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	681b      	ldr	r3, [r3, #0]
 800b3c4:	689a      	ldr	r2, [r3, #8]
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	681b      	ldr	r3, [r3, #0]
 800b3ca:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800b3ce:	609a      	str	r2, [r3, #8]
      break;
 800b3d0:	e03c      	b.n	800b44c <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b3d2:	687b      	ldr	r3, [r7, #4]
 800b3d4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b3d6:	683b      	ldr	r3, [r7, #0]
 800b3d8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b3da:	683b      	ldr	r3, [r7, #0]
 800b3dc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b3de:	461a      	mov	r2, r3
 800b3e0:	f000 fc0e 	bl	800bc00 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	681b      	ldr	r3, [r3, #0]
 800b3e8:	2150      	movs	r1, #80	@ 0x50
 800b3ea:	4618      	mov	r0, r3
 800b3ec:	f000 fc67 	bl	800bcbe <TIM_ITRx_SetConfig>
      break;
 800b3f0:	e02c      	b.n	800b44c <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800b3f2:	687b      	ldr	r3, [r7, #4]
 800b3f4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b3f6:	683b      	ldr	r3, [r7, #0]
 800b3f8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b3fa:	683b      	ldr	r3, [r7, #0]
 800b3fc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800b3fe:	461a      	mov	r2, r3
 800b400:	f000 fc2d 	bl	800bc5e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	681b      	ldr	r3, [r3, #0]
 800b408:	2160      	movs	r1, #96	@ 0x60
 800b40a:	4618      	mov	r0, r3
 800b40c:	f000 fc57 	bl	800bcbe <TIM_ITRx_SetConfig>
      break;
 800b410:	e01c      	b.n	800b44c <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b416:	683b      	ldr	r3, [r7, #0]
 800b418:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b41a:	683b      	ldr	r3, [r7, #0]
 800b41c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b41e:	461a      	mov	r2, r3
 800b420:	f000 fbee 	bl	800bc00 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	681b      	ldr	r3, [r3, #0]
 800b428:	2140      	movs	r1, #64	@ 0x40
 800b42a:	4618      	mov	r0, r3
 800b42c:	f000 fc47 	bl	800bcbe <TIM_ITRx_SetConfig>
      break;
 800b430:	e00c      	b.n	800b44c <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	681a      	ldr	r2, [r3, #0]
 800b436:	683b      	ldr	r3, [r7, #0]
 800b438:	681b      	ldr	r3, [r3, #0]
 800b43a:	4619      	mov	r1, r3
 800b43c:	4610      	mov	r0, r2
 800b43e:	f000 fc3e 	bl	800bcbe <TIM_ITRx_SetConfig>
      break;
 800b442:	e003      	b.n	800b44c <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 800b444:	2301      	movs	r3, #1
 800b446:	73fb      	strb	r3, [r7, #15]
      break;
 800b448:	e000      	b.n	800b44c <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 800b44a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	2201      	movs	r2, #1
 800b450:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	2200      	movs	r2, #0
 800b458:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800b45c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b45e:	4618      	mov	r0, r3
 800b460:	3710      	adds	r7, #16
 800b462:	46bd      	mov	sp, r7
 800b464:	bd80      	pop	{r7, pc}
 800b466:	bf00      	nop
 800b468:	00100070 	.word	0x00100070
 800b46c:	00100040 	.word	0x00100040
 800b470:	00100030 	.word	0x00100030
 800b474:	00100020 	.word	0x00100020

0800b478 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b478:	b480      	push	{r7}
 800b47a:	b083      	sub	sp, #12
 800b47c:	af00      	add	r7, sp, #0
 800b47e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800b480:	bf00      	nop
 800b482:	370c      	adds	r7, #12
 800b484:	46bd      	mov	sp, r7
 800b486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b48a:	4770      	bx	lr

0800b48c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b48c:	b480      	push	{r7}
 800b48e:	b083      	sub	sp, #12
 800b490:	af00      	add	r7, sp, #0
 800b492:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800b494:	bf00      	nop
 800b496:	370c      	adds	r7, #12
 800b498:	46bd      	mov	sp, r7
 800b49a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b49e:	4770      	bx	lr

0800b4a0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800b4a0:	b480      	push	{r7}
 800b4a2:	b083      	sub	sp, #12
 800b4a4:	af00      	add	r7, sp, #0
 800b4a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800b4a8:	bf00      	nop
 800b4aa:	370c      	adds	r7, #12
 800b4ac:	46bd      	mov	sp, r7
 800b4ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4b2:	4770      	bx	lr

0800b4b4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800b4b4:	b480      	push	{r7}
 800b4b6:	b083      	sub	sp, #12
 800b4b8:	af00      	add	r7, sp, #0
 800b4ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800b4bc:	bf00      	nop
 800b4be:	370c      	adds	r7, #12
 800b4c0:	46bd      	mov	sp, r7
 800b4c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4c6:	4770      	bx	lr

0800b4c8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800b4c8:	b480      	push	{r7}
 800b4ca:	b083      	sub	sp, #12
 800b4cc:	af00      	add	r7, sp, #0
 800b4ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800b4d0:	bf00      	nop
 800b4d2:	370c      	adds	r7, #12
 800b4d4:	46bd      	mov	sp, r7
 800b4d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4da:	4770      	bx	lr

0800b4dc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800b4dc:	b480      	push	{r7}
 800b4de:	b085      	sub	sp, #20
 800b4e0:	af00      	add	r7, sp, #0
 800b4e2:	6078      	str	r0, [r7, #4]
 800b4e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	681b      	ldr	r3, [r3, #0]
 800b4ea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	4a42      	ldr	r2, [pc, #264]	@ (800b5f8 <TIM_Base_SetConfig+0x11c>)
 800b4f0:	4293      	cmp	r3, r2
 800b4f2:	d00f      	beq.n	800b514 <TIM_Base_SetConfig+0x38>
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b4fa:	d00b      	beq.n	800b514 <TIM_Base_SetConfig+0x38>
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	4a3f      	ldr	r2, [pc, #252]	@ (800b5fc <TIM_Base_SetConfig+0x120>)
 800b500:	4293      	cmp	r3, r2
 800b502:	d007      	beq.n	800b514 <TIM_Base_SetConfig+0x38>
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	4a3e      	ldr	r2, [pc, #248]	@ (800b600 <TIM_Base_SetConfig+0x124>)
 800b508:	4293      	cmp	r3, r2
 800b50a:	d003      	beq.n	800b514 <TIM_Base_SetConfig+0x38>
 800b50c:	687b      	ldr	r3, [r7, #4]
 800b50e:	4a3d      	ldr	r2, [pc, #244]	@ (800b604 <TIM_Base_SetConfig+0x128>)
 800b510:	4293      	cmp	r3, r2
 800b512:	d108      	bne.n	800b526 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b514:	68fb      	ldr	r3, [r7, #12]
 800b516:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b51a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b51c:	683b      	ldr	r3, [r7, #0]
 800b51e:	685b      	ldr	r3, [r3, #4]
 800b520:	68fa      	ldr	r2, [r7, #12]
 800b522:	4313      	orrs	r3, r2
 800b524:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	4a33      	ldr	r2, [pc, #204]	@ (800b5f8 <TIM_Base_SetConfig+0x11c>)
 800b52a:	4293      	cmp	r3, r2
 800b52c:	d01b      	beq.n	800b566 <TIM_Base_SetConfig+0x8a>
 800b52e:	687b      	ldr	r3, [r7, #4]
 800b530:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b534:	d017      	beq.n	800b566 <TIM_Base_SetConfig+0x8a>
 800b536:	687b      	ldr	r3, [r7, #4]
 800b538:	4a30      	ldr	r2, [pc, #192]	@ (800b5fc <TIM_Base_SetConfig+0x120>)
 800b53a:	4293      	cmp	r3, r2
 800b53c:	d013      	beq.n	800b566 <TIM_Base_SetConfig+0x8a>
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	4a2f      	ldr	r2, [pc, #188]	@ (800b600 <TIM_Base_SetConfig+0x124>)
 800b542:	4293      	cmp	r3, r2
 800b544:	d00f      	beq.n	800b566 <TIM_Base_SetConfig+0x8a>
 800b546:	687b      	ldr	r3, [r7, #4]
 800b548:	4a2e      	ldr	r2, [pc, #184]	@ (800b604 <TIM_Base_SetConfig+0x128>)
 800b54a:	4293      	cmp	r3, r2
 800b54c:	d00b      	beq.n	800b566 <TIM_Base_SetConfig+0x8a>
 800b54e:	687b      	ldr	r3, [r7, #4]
 800b550:	4a2d      	ldr	r2, [pc, #180]	@ (800b608 <TIM_Base_SetConfig+0x12c>)
 800b552:	4293      	cmp	r3, r2
 800b554:	d007      	beq.n	800b566 <TIM_Base_SetConfig+0x8a>
 800b556:	687b      	ldr	r3, [r7, #4]
 800b558:	4a2c      	ldr	r2, [pc, #176]	@ (800b60c <TIM_Base_SetConfig+0x130>)
 800b55a:	4293      	cmp	r3, r2
 800b55c:	d003      	beq.n	800b566 <TIM_Base_SetConfig+0x8a>
 800b55e:	687b      	ldr	r3, [r7, #4]
 800b560:	4a2b      	ldr	r2, [pc, #172]	@ (800b610 <TIM_Base_SetConfig+0x134>)
 800b562:	4293      	cmp	r3, r2
 800b564:	d108      	bne.n	800b578 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b566:	68fb      	ldr	r3, [r7, #12]
 800b568:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b56c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b56e:	683b      	ldr	r3, [r7, #0]
 800b570:	68db      	ldr	r3, [r3, #12]
 800b572:	68fa      	ldr	r2, [r7, #12]
 800b574:	4313      	orrs	r3, r2
 800b576:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b578:	68fb      	ldr	r3, [r7, #12]
 800b57a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800b57e:	683b      	ldr	r3, [r7, #0]
 800b580:	695b      	ldr	r3, [r3, #20]
 800b582:	4313      	orrs	r3, r2
 800b584:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	68fa      	ldr	r2, [r7, #12]
 800b58a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b58c:	683b      	ldr	r3, [r7, #0]
 800b58e:	689a      	ldr	r2, [r3, #8]
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b594:	683b      	ldr	r3, [r7, #0]
 800b596:	681a      	ldr	r2, [r3, #0]
 800b598:	687b      	ldr	r3, [r7, #4]
 800b59a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	4a16      	ldr	r2, [pc, #88]	@ (800b5f8 <TIM_Base_SetConfig+0x11c>)
 800b5a0:	4293      	cmp	r3, r2
 800b5a2:	d00f      	beq.n	800b5c4 <TIM_Base_SetConfig+0xe8>
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	4a17      	ldr	r2, [pc, #92]	@ (800b604 <TIM_Base_SetConfig+0x128>)
 800b5a8:	4293      	cmp	r3, r2
 800b5aa:	d00b      	beq.n	800b5c4 <TIM_Base_SetConfig+0xe8>
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	4a16      	ldr	r2, [pc, #88]	@ (800b608 <TIM_Base_SetConfig+0x12c>)
 800b5b0:	4293      	cmp	r3, r2
 800b5b2:	d007      	beq.n	800b5c4 <TIM_Base_SetConfig+0xe8>
 800b5b4:	687b      	ldr	r3, [r7, #4]
 800b5b6:	4a15      	ldr	r2, [pc, #84]	@ (800b60c <TIM_Base_SetConfig+0x130>)
 800b5b8:	4293      	cmp	r3, r2
 800b5ba:	d003      	beq.n	800b5c4 <TIM_Base_SetConfig+0xe8>
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	4a14      	ldr	r2, [pc, #80]	@ (800b610 <TIM_Base_SetConfig+0x134>)
 800b5c0:	4293      	cmp	r3, r2
 800b5c2:	d103      	bne.n	800b5cc <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b5c4:	683b      	ldr	r3, [r7, #0]
 800b5c6:	691a      	ldr	r2, [r3, #16]
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	2201      	movs	r2, #1
 800b5d0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	691b      	ldr	r3, [r3, #16]
 800b5d6:	f003 0301 	and.w	r3, r3, #1
 800b5da:	2b01      	cmp	r3, #1
 800b5dc:	d105      	bne.n	800b5ea <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	691b      	ldr	r3, [r3, #16]
 800b5e2:	f023 0201 	bic.w	r2, r3, #1
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	611a      	str	r2, [r3, #16]
  }
}
 800b5ea:	bf00      	nop
 800b5ec:	3714      	adds	r7, #20
 800b5ee:	46bd      	mov	sp, r7
 800b5f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5f4:	4770      	bx	lr
 800b5f6:	bf00      	nop
 800b5f8:	40012c00 	.word	0x40012c00
 800b5fc:	40000400 	.word	0x40000400
 800b600:	40000800 	.word	0x40000800
 800b604:	40013400 	.word	0x40013400
 800b608:	40014000 	.word	0x40014000
 800b60c:	40014400 	.word	0x40014400
 800b610:	40014800 	.word	0x40014800

0800b614 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b614:	b480      	push	{r7}
 800b616:	b087      	sub	sp, #28
 800b618:	af00      	add	r7, sp, #0
 800b61a:	6078      	str	r0, [r7, #4]
 800b61c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	6a1b      	ldr	r3, [r3, #32]
 800b622:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	6a1b      	ldr	r3, [r3, #32]
 800b628:	f023 0201 	bic.w	r2, r3, #1
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	685b      	ldr	r3, [r3, #4]
 800b634:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b636:	687b      	ldr	r3, [r7, #4]
 800b638:	699b      	ldr	r3, [r3, #24]
 800b63a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800b63c:	68fb      	ldr	r3, [r7, #12]
 800b63e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b642:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b646:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800b648:	68fb      	ldr	r3, [r7, #12]
 800b64a:	f023 0303 	bic.w	r3, r3, #3
 800b64e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b650:	683b      	ldr	r3, [r7, #0]
 800b652:	681b      	ldr	r3, [r3, #0]
 800b654:	68fa      	ldr	r2, [r7, #12]
 800b656:	4313      	orrs	r3, r2
 800b658:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800b65a:	697b      	ldr	r3, [r7, #20]
 800b65c:	f023 0302 	bic.w	r3, r3, #2
 800b660:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800b662:	683b      	ldr	r3, [r7, #0]
 800b664:	689b      	ldr	r3, [r3, #8]
 800b666:	697a      	ldr	r2, [r7, #20]
 800b668:	4313      	orrs	r3, r2
 800b66a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	4a2c      	ldr	r2, [pc, #176]	@ (800b720 <TIM_OC1_SetConfig+0x10c>)
 800b670:	4293      	cmp	r3, r2
 800b672:	d00f      	beq.n	800b694 <TIM_OC1_SetConfig+0x80>
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	4a2b      	ldr	r2, [pc, #172]	@ (800b724 <TIM_OC1_SetConfig+0x110>)
 800b678:	4293      	cmp	r3, r2
 800b67a:	d00b      	beq.n	800b694 <TIM_OC1_SetConfig+0x80>
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	4a2a      	ldr	r2, [pc, #168]	@ (800b728 <TIM_OC1_SetConfig+0x114>)
 800b680:	4293      	cmp	r3, r2
 800b682:	d007      	beq.n	800b694 <TIM_OC1_SetConfig+0x80>
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	4a29      	ldr	r2, [pc, #164]	@ (800b72c <TIM_OC1_SetConfig+0x118>)
 800b688:	4293      	cmp	r3, r2
 800b68a:	d003      	beq.n	800b694 <TIM_OC1_SetConfig+0x80>
 800b68c:	687b      	ldr	r3, [r7, #4]
 800b68e:	4a28      	ldr	r2, [pc, #160]	@ (800b730 <TIM_OC1_SetConfig+0x11c>)
 800b690:	4293      	cmp	r3, r2
 800b692:	d10c      	bne.n	800b6ae <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800b694:	697b      	ldr	r3, [r7, #20]
 800b696:	f023 0308 	bic.w	r3, r3, #8
 800b69a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800b69c:	683b      	ldr	r3, [r7, #0]
 800b69e:	68db      	ldr	r3, [r3, #12]
 800b6a0:	697a      	ldr	r2, [r7, #20]
 800b6a2:	4313      	orrs	r3, r2
 800b6a4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800b6a6:	697b      	ldr	r3, [r7, #20]
 800b6a8:	f023 0304 	bic.w	r3, r3, #4
 800b6ac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b6ae:	687b      	ldr	r3, [r7, #4]
 800b6b0:	4a1b      	ldr	r2, [pc, #108]	@ (800b720 <TIM_OC1_SetConfig+0x10c>)
 800b6b2:	4293      	cmp	r3, r2
 800b6b4:	d00f      	beq.n	800b6d6 <TIM_OC1_SetConfig+0xc2>
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	4a1a      	ldr	r2, [pc, #104]	@ (800b724 <TIM_OC1_SetConfig+0x110>)
 800b6ba:	4293      	cmp	r3, r2
 800b6bc:	d00b      	beq.n	800b6d6 <TIM_OC1_SetConfig+0xc2>
 800b6be:	687b      	ldr	r3, [r7, #4]
 800b6c0:	4a19      	ldr	r2, [pc, #100]	@ (800b728 <TIM_OC1_SetConfig+0x114>)
 800b6c2:	4293      	cmp	r3, r2
 800b6c4:	d007      	beq.n	800b6d6 <TIM_OC1_SetConfig+0xc2>
 800b6c6:	687b      	ldr	r3, [r7, #4]
 800b6c8:	4a18      	ldr	r2, [pc, #96]	@ (800b72c <TIM_OC1_SetConfig+0x118>)
 800b6ca:	4293      	cmp	r3, r2
 800b6cc:	d003      	beq.n	800b6d6 <TIM_OC1_SetConfig+0xc2>
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	4a17      	ldr	r2, [pc, #92]	@ (800b730 <TIM_OC1_SetConfig+0x11c>)
 800b6d2:	4293      	cmp	r3, r2
 800b6d4:	d111      	bne.n	800b6fa <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800b6d6:	693b      	ldr	r3, [r7, #16]
 800b6d8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b6dc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800b6de:	693b      	ldr	r3, [r7, #16]
 800b6e0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800b6e4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800b6e6:	683b      	ldr	r3, [r7, #0]
 800b6e8:	695b      	ldr	r3, [r3, #20]
 800b6ea:	693a      	ldr	r2, [r7, #16]
 800b6ec:	4313      	orrs	r3, r2
 800b6ee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800b6f0:	683b      	ldr	r3, [r7, #0]
 800b6f2:	699b      	ldr	r3, [r3, #24]
 800b6f4:	693a      	ldr	r2, [r7, #16]
 800b6f6:	4313      	orrs	r3, r2
 800b6f8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	693a      	ldr	r2, [r7, #16]
 800b6fe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	68fa      	ldr	r2, [r7, #12]
 800b704:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800b706:	683b      	ldr	r3, [r7, #0]
 800b708:	685a      	ldr	r2, [r3, #4]
 800b70a:	687b      	ldr	r3, [r7, #4]
 800b70c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	697a      	ldr	r2, [r7, #20]
 800b712:	621a      	str	r2, [r3, #32]
}
 800b714:	bf00      	nop
 800b716:	371c      	adds	r7, #28
 800b718:	46bd      	mov	sp, r7
 800b71a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b71e:	4770      	bx	lr
 800b720:	40012c00 	.word	0x40012c00
 800b724:	40013400 	.word	0x40013400
 800b728:	40014000 	.word	0x40014000
 800b72c:	40014400 	.word	0x40014400
 800b730:	40014800 	.word	0x40014800

0800b734 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b734:	b480      	push	{r7}
 800b736:	b087      	sub	sp, #28
 800b738:	af00      	add	r7, sp, #0
 800b73a:	6078      	str	r0, [r7, #4]
 800b73c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b73e:	687b      	ldr	r3, [r7, #4]
 800b740:	6a1b      	ldr	r3, [r3, #32]
 800b742:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b744:	687b      	ldr	r3, [r7, #4]
 800b746:	6a1b      	ldr	r3, [r3, #32]
 800b748:	f023 0210 	bic.w	r2, r3, #16
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	685b      	ldr	r3, [r3, #4]
 800b754:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b756:	687b      	ldr	r3, [r7, #4]
 800b758:	699b      	ldr	r3, [r3, #24]
 800b75a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800b75c:	68fb      	ldr	r3, [r7, #12]
 800b75e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b762:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b766:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800b768:	68fb      	ldr	r3, [r7, #12]
 800b76a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b76e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b770:	683b      	ldr	r3, [r7, #0]
 800b772:	681b      	ldr	r3, [r3, #0]
 800b774:	021b      	lsls	r3, r3, #8
 800b776:	68fa      	ldr	r2, [r7, #12]
 800b778:	4313      	orrs	r3, r2
 800b77a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800b77c:	697b      	ldr	r3, [r7, #20]
 800b77e:	f023 0320 	bic.w	r3, r3, #32
 800b782:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800b784:	683b      	ldr	r3, [r7, #0]
 800b786:	689b      	ldr	r3, [r3, #8]
 800b788:	011b      	lsls	r3, r3, #4
 800b78a:	697a      	ldr	r2, [r7, #20]
 800b78c:	4313      	orrs	r3, r2
 800b78e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	4a28      	ldr	r2, [pc, #160]	@ (800b834 <TIM_OC2_SetConfig+0x100>)
 800b794:	4293      	cmp	r3, r2
 800b796:	d003      	beq.n	800b7a0 <TIM_OC2_SetConfig+0x6c>
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	4a27      	ldr	r2, [pc, #156]	@ (800b838 <TIM_OC2_SetConfig+0x104>)
 800b79c:	4293      	cmp	r3, r2
 800b79e:	d10d      	bne.n	800b7bc <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800b7a0:	697b      	ldr	r3, [r7, #20]
 800b7a2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b7a6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800b7a8:	683b      	ldr	r3, [r7, #0]
 800b7aa:	68db      	ldr	r3, [r3, #12]
 800b7ac:	011b      	lsls	r3, r3, #4
 800b7ae:	697a      	ldr	r2, [r7, #20]
 800b7b0:	4313      	orrs	r3, r2
 800b7b2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800b7b4:	697b      	ldr	r3, [r7, #20]
 800b7b6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b7ba:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	4a1d      	ldr	r2, [pc, #116]	@ (800b834 <TIM_OC2_SetConfig+0x100>)
 800b7c0:	4293      	cmp	r3, r2
 800b7c2:	d00f      	beq.n	800b7e4 <TIM_OC2_SetConfig+0xb0>
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	4a1c      	ldr	r2, [pc, #112]	@ (800b838 <TIM_OC2_SetConfig+0x104>)
 800b7c8:	4293      	cmp	r3, r2
 800b7ca:	d00b      	beq.n	800b7e4 <TIM_OC2_SetConfig+0xb0>
 800b7cc:	687b      	ldr	r3, [r7, #4]
 800b7ce:	4a1b      	ldr	r2, [pc, #108]	@ (800b83c <TIM_OC2_SetConfig+0x108>)
 800b7d0:	4293      	cmp	r3, r2
 800b7d2:	d007      	beq.n	800b7e4 <TIM_OC2_SetConfig+0xb0>
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	4a1a      	ldr	r2, [pc, #104]	@ (800b840 <TIM_OC2_SetConfig+0x10c>)
 800b7d8:	4293      	cmp	r3, r2
 800b7da:	d003      	beq.n	800b7e4 <TIM_OC2_SetConfig+0xb0>
 800b7dc:	687b      	ldr	r3, [r7, #4]
 800b7de:	4a19      	ldr	r2, [pc, #100]	@ (800b844 <TIM_OC2_SetConfig+0x110>)
 800b7e0:	4293      	cmp	r3, r2
 800b7e2:	d113      	bne.n	800b80c <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800b7e4:	693b      	ldr	r3, [r7, #16]
 800b7e6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800b7ea:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800b7ec:	693b      	ldr	r3, [r7, #16]
 800b7ee:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800b7f2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800b7f4:	683b      	ldr	r3, [r7, #0]
 800b7f6:	695b      	ldr	r3, [r3, #20]
 800b7f8:	009b      	lsls	r3, r3, #2
 800b7fa:	693a      	ldr	r2, [r7, #16]
 800b7fc:	4313      	orrs	r3, r2
 800b7fe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800b800:	683b      	ldr	r3, [r7, #0]
 800b802:	699b      	ldr	r3, [r3, #24]
 800b804:	009b      	lsls	r3, r3, #2
 800b806:	693a      	ldr	r2, [r7, #16]
 800b808:	4313      	orrs	r3, r2
 800b80a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	693a      	ldr	r2, [r7, #16]
 800b810:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	68fa      	ldr	r2, [r7, #12]
 800b816:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800b818:	683b      	ldr	r3, [r7, #0]
 800b81a:	685a      	ldr	r2, [r3, #4]
 800b81c:	687b      	ldr	r3, [r7, #4]
 800b81e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	697a      	ldr	r2, [r7, #20]
 800b824:	621a      	str	r2, [r3, #32]
}
 800b826:	bf00      	nop
 800b828:	371c      	adds	r7, #28
 800b82a:	46bd      	mov	sp, r7
 800b82c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b830:	4770      	bx	lr
 800b832:	bf00      	nop
 800b834:	40012c00 	.word	0x40012c00
 800b838:	40013400 	.word	0x40013400
 800b83c:	40014000 	.word	0x40014000
 800b840:	40014400 	.word	0x40014400
 800b844:	40014800 	.word	0x40014800

0800b848 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b848:	b480      	push	{r7}
 800b84a:	b087      	sub	sp, #28
 800b84c:	af00      	add	r7, sp, #0
 800b84e:	6078      	str	r0, [r7, #4]
 800b850:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b852:	687b      	ldr	r3, [r7, #4]
 800b854:	6a1b      	ldr	r3, [r3, #32]
 800b856:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	6a1b      	ldr	r3, [r3, #32]
 800b85c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b864:	687b      	ldr	r3, [r7, #4]
 800b866:	685b      	ldr	r3, [r3, #4]
 800b868:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	69db      	ldr	r3, [r3, #28]
 800b86e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800b870:	68fb      	ldr	r3, [r7, #12]
 800b872:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b876:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b87a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800b87c:	68fb      	ldr	r3, [r7, #12]
 800b87e:	f023 0303 	bic.w	r3, r3, #3
 800b882:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b884:	683b      	ldr	r3, [r7, #0]
 800b886:	681b      	ldr	r3, [r3, #0]
 800b888:	68fa      	ldr	r2, [r7, #12]
 800b88a:	4313      	orrs	r3, r2
 800b88c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800b88e:	697b      	ldr	r3, [r7, #20]
 800b890:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800b894:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800b896:	683b      	ldr	r3, [r7, #0]
 800b898:	689b      	ldr	r3, [r3, #8]
 800b89a:	021b      	lsls	r3, r3, #8
 800b89c:	697a      	ldr	r2, [r7, #20]
 800b89e:	4313      	orrs	r3, r2
 800b8a0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800b8a2:	687b      	ldr	r3, [r7, #4]
 800b8a4:	4a27      	ldr	r2, [pc, #156]	@ (800b944 <TIM_OC3_SetConfig+0xfc>)
 800b8a6:	4293      	cmp	r3, r2
 800b8a8:	d003      	beq.n	800b8b2 <TIM_OC3_SetConfig+0x6a>
 800b8aa:	687b      	ldr	r3, [r7, #4]
 800b8ac:	4a26      	ldr	r2, [pc, #152]	@ (800b948 <TIM_OC3_SetConfig+0x100>)
 800b8ae:	4293      	cmp	r3, r2
 800b8b0:	d10d      	bne.n	800b8ce <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800b8b2:	697b      	ldr	r3, [r7, #20]
 800b8b4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800b8b8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800b8ba:	683b      	ldr	r3, [r7, #0]
 800b8bc:	68db      	ldr	r3, [r3, #12]
 800b8be:	021b      	lsls	r3, r3, #8
 800b8c0:	697a      	ldr	r2, [r7, #20]
 800b8c2:	4313      	orrs	r3, r2
 800b8c4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800b8c6:	697b      	ldr	r3, [r7, #20]
 800b8c8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800b8cc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	4a1c      	ldr	r2, [pc, #112]	@ (800b944 <TIM_OC3_SetConfig+0xfc>)
 800b8d2:	4293      	cmp	r3, r2
 800b8d4:	d00f      	beq.n	800b8f6 <TIM_OC3_SetConfig+0xae>
 800b8d6:	687b      	ldr	r3, [r7, #4]
 800b8d8:	4a1b      	ldr	r2, [pc, #108]	@ (800b948 <TIM_OC3_SetConfig+0x100>)
 800b8da:	4293      	cmp	r3, r2
 800b8dc:	d00b      	beq.n	800b8f6 <TIM_OC3_SetConfig+0xae>
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	4a1a      	ldr	r2, [pc, #104]	@ (800b94c <TIM_OC3_SetConfig+0x104>)
 800b8e2:	4293      	cmp	r3, r2
 800b8e4:	d007      	beq.n	800b8f6 <TIM_OC3_SetConfig+0xae>
 800b8e6:	687b      	ldr	r3, [r7, #4]
 800b8e8:	4a19      	ldr	r2, [pc, #100]	@ (800b950 <TIM_OC3_SetConfig+0x108>)
 800b8ea:	4293      	cmp	r3, r2
 800b8ec:	d003      	beq.n	800b8f6 <TIM_OC3_SetConfig+0xae>
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	4a18      	ldr	r2, [pc, #96]	@ (800b954 <TIM_OC3_SetConfig+0x10c>)
 800b8f2:	4293      	cmp	r3, r2
 800b8f4:	d113      	bne.n	800b91e <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800b8f6:	693b      	ldr	r3, [r7, #16]
 800b8f8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b8fc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800b8fe:	693b      	ldr	r3, [r7, #16]
 800b900:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800b904:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800b906:	683b      	ldr	r3, [r7, #0]
 800b908:	695b      	ldr	r3, [r3, #20]
 800b90a:	011b      	lsls	r3, r3, #4
 800b90c:	693a      	ldr	r2, [r7, #16]
 800b90e:	4313      	orrs	r3, r2
 800b910:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800b912:	683b      	ldr	r3, [r7, #0]
 800b914:	699b      	ldr	r3, [r3, #24]
 800b916:	011b      	lsls	r3, r3, #4
 800b918:	693a      	ldr	r2, [r7, #16]
 800b91a:	4313      	orrs	r3, r2
 800b91c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	693a      	ldr	r2, [r7, #16]
 800b922:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	68fa      	ldr	r2, [r7, #12]
 800b928:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800b92a:	683b      	ldr	r3, [r7, #0]
 800b92c:	685a      	ldr	r2, [r3, #4]
 800b92e:	687b      	ldr	r3, [r7, #4]
 800b930:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b932:	687b      	ldr	r3, [r7, #4]
 800b934:	697a      	ldr	r2, [r7, #20]
 800b936:	621a      	str	r2, [r3, #32]
}
 800b938:	bf00      	nop
 800b93a:	371c      	adds	r7, #28
 800b93c:	46bd      	mov	sp, r7
 800b93e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b942:	4770      	bx	lr
 800b944:	40012c00 	.word	0x40012c00
 800b948:	40013400 	.word	0x40013400
 800b94c:	40014000 	.word	0x40014000
 800b950:	40014400 	.word	0x40014400
 800b954:	40014800 	.word	0x40014800

0800b958 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b958:	b480      	push	{r7}
 800b95a:	b087      	sub	sp, #28
 800b95c:	af00      	add	r7, sp, #0
 800b95e:	6078      	str	r0, [r7, #4]
 800b960:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b962:	687b      	ldr	r3, [r7, #4]
 800b964:	6a1b      	ldr	r3, [r3, #32]
 800b966:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	6a1b      	ldr	r3, [r3, #32]
 800b96c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800b970:	687b      	ldr	r3, [r7, #4]
 800b972:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	685b      	ldr	r3, [r3, #4]
 800b978:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	69db      	ldr	r3, [r3, #28]
 800b97e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800b980:	68fb      	ldr	r3, [r7, #12]
 800b982:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b986:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b98a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800b98c:	68fb      	ldr	r3, [r7, #12]
 800b98e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b992:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b994:	683b      	ldr	r3, [r7, #0]
 800b996:	681b      	ldr	r3, [r3, #0]
 800b998:	021b      	lsls	r3, r3, #8
 800b99a:	68fa      	ldr	r2, [r7, #12]
 800b99c:	4313      	orrs	r3, r2
 800b99e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800b9a0:	697b      	ldr	r3, [r7, #20]
 800b9a2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800b9a6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800b9a8:	683b      	ldr	r3, [r7, #0]
 800b9aa:	689b      	ldr	r3, [r3, #8]
 800b9ac:	031b      	lsls	r3, r3, #12
 800b9ae:	697a      	ldr	r2, [r7, #20]
 800b9b0:	4313      	orrs	r3, r2
 800b9b2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	4a28      	ldr	r2, [pc, #160]	@ (800ba58 <TIM_OC4_SetConfig+0x100>)
 800b9b8:	4293      	cmp	r3, r2
 800b9ba:	d003      	beq.n	800b9c4 <TIM_OC4_SetConfig+0x6c>
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	4a27      	ldr	r2, [pc, #156]	@ (800ba5c <TIM_OC4_SetConfig+0x104>)
 800b9c0:	4293      	cmp	r3, r2
 800b9c2:	d10d      	bne.n	800b9e0 <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800b9c4:	697b      	ldr	r3, [r7, #20]
 800b9c6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800b9ca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800b9cc:	683b      	ldr	r3, [r7, #0]
 800b9ce:	68db      	ldr	r3, [r3, #12]
 800b9d0:	031b      	lsls	r3, r3, #12
 800b9d2:	697a      	ldr	r2, [r7, #20]
 800b9d4:	4313      	orrs	r3, r2
 800b9d6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800b9d8:	697b      	ldr	r3, [r7, #20]
 800b9da:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b9de:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	4a1d      	ldr	r2, [pc, #116]	@ (800ba58 <TIM_OC4_SetConfig+0x100>)
 800b9e4:	4293      	cmp	r3, r2
 800b9e6:	d00f      	beq.n	800ba08 <TIM_OC4_SetConfig+0xb0>
 800b9e8:	687b      	ldr	r3, [r7, #4]
 800b9ea:	4a1c      	ldr	r2, [pc, #112]	@ (800ba5c <TIM_OC4_SetConfig+0x104>)
 800b9ec:	4293      	cmp	r3, r2
 800b9ee:	d00b      	beq.n	800ba08 <TIM_OC4_SetConfig+0xb0>
 800b9f0:	687b      	ldr	r3, [r7, #4]
 800b9f2:	4a1b      	ldr	r2, [pc, #108]	@ (800ba60 <TIM_OC4_SetConfig+0x108>)
 800b9f4:	4293      	cmp	r3, r2
 800b9f6:	d007      	beq.n	800ba08 <TIM_OC4_SetConfig+0xb0>
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	4a1a      	ldr	r2, [pc, #104]	@ (800ba64 <TIM_OC4_SetConfig+0x10c>)
 800b9fc:	4293      	cmp	r3, r2
 800b9fe:	d003      	beq.n	800ba08 <TIM_OC4_SetConfig+0xb0>
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	4a19      	ldr	r2, [pc, #100]	@ (800ba68 <TIM_OC4_SetConfig+0x110>)
 800ba04:	4293      	cmp	r3, r2
 800ba06:	d113      	bne.n	800ba30 <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800ba08:	693b      	ldr	r3, [r7, #16]
 800ba0a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ba0e:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800ba10:	693b      	ldr	r3, [r7, #16]
 800ba12:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800ba16:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800ba18:	683b      	ldr	r3, [r7, #0]
 800ba1a:	695b      	ldr	r3, [r3, #20]
 800ba1c:	019b      	lsls	r3, r3, #6
 800ba1e:	693a      	ldr	r2, [r7, #16]
 800ba20:	4313      	orrs	r3, r2
 800ba22:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800ba24:	683b      	ldr	r3, [r7, #0]
 800ba26:	699b      	ldr	r3, [r3, #24]
 800ba28:	019b      	lsls	r3, r3, #6
 800ba2a:	693a      	ldr	r2, [r7, #16]
 800ba2c:	4313      	orrs	r3, r2
 800ba2e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	693a      	ldr	r2, [r7, #16]
 800ba34:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ba36:	687b      	ldr	r3, [r7, #4]
 800ba38:	68fa      	ldr	r2, [r7, #12]
 800ba3a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800ba3c:	683b      	ldr	r3, [r7, #0]
 800ba3e:	685a      	ldr	r2, [r3, #4]
 800ba40:	687b      	ldr	r3, [r7, #4]
 800ba42:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ba44:	687b      	ldr	r3, [r7, #4]
 800ba46:	697a      	ldr	r2, [r7, #20]
 800ba48:	621a      	str	r2, [r3, #32]
}
 800ba4a:	bf00      	nop
 800ba4c:	371c      	adds	r7, #28
 800ba4e:	46bd      	mov	sp, r7
 800ba50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba54:	4770      	bx	lr
 800ba56:	bf00      	nop
 800ba58:	40012c00 	.word	0x40012c00
 800ba5c:	40013400 	.word	0x40013400
 800ba60:	40014000 	.word	0x40014000
 800ba64:	40014400 	.word	0x40014400
 800ba68:	40014800 	.word	0x40014800

0800ba6c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800ba6c:	b480      	push	{r7}
 800ba6e:	b087      	sub	sp, #28
 800ba70:	af00      	add	r7, sp, #0
 800ba72:	6078      	str	r0, [r7, #4]
 800ba74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ba76:	687b      	ldr	r3, [r7, #4]
 800ba78:	6a1b      	ldr	r3, [r3, #32]
 800ba7a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800ba7c:	687b      	ldr	r3, [r7, #4]
 800ba7e:	6a1b      	ldr	r3, [r3, #32]
 800ba80:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800ba84:	687b      	ldr	r3, [r7, #4]
 800ba86:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	685b      	ldr	r3, [r3, #4]
 800ba8c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ba92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800ba94:	68fb      	ldr	r3, [r7, #12]
 800ba96:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ba9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ba9e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800baa0:	683b      	ldr	r3, [r7, #0]
 800baa2:	681b      	ldr	r3, [r3, #0]
 800baa4:	68fa      	ldr	r2, [r7, #12]
 800baa6:	4313      	orrs	r3, r2
 800baa8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800baaa:	693b      	ldr	r3, [r7, #16]
 800baac:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800bab0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800bab2:	683b      	ldr	r3, [r7, #0]
 800bab4:	689b      	ldr	r3, [r3, #8]
 800bab6:	041b      	lsls	r3, r3, #16
 800bab8:	693a      	ldr	r2, [r7, #16]
 800baba:	4313      	orrs	r3, r2
 800babc:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	4a17      	ldr	r2, [pc, #92]	@ (800bb20 <TIM_OC5_SetConfig+0xb4>)
 800bac2:	4293      	cmp	r3, r2
 800bac4:	d00f      	beq.n	800bae6 <TIM_OC5_SetConfig+0x7a>
 800bac6:	687b      	ldr	r3, [r7, #4]
 800bac8:	4a16      	ldr	r2, [pc, #88]	@ (800bb24 <TIM_OC5_SetConfig+0xb8>)
 800baca:	4293      	cmp	r3, r2
 800bacc:	d00b      	beq.n	800bae6 <TIM_OC5_SetConfig+0x7a>
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	4a15      	ldr	r2, [pc, #84]	@ (800bb28 <TIM_OC5_SetConfig+0xbc>)
 800bad2:	4293      	cmp	r3, r2
 800bad4:	d007      	beq.n	800bae6 <TIM_OC5_SetConfig+0x7a>
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	4a14      	ldr	r2, [pc, #80]	@ (800bb2c <TIM_OC5_SetConfig+0xc0>)
 800bada:	4293      	cmp	r3, r2
 800badc:	d003      	beq.n	800bae6 <TIM_OC5_SetConfig+0x7a>
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	4a13      	ldr	r2, [pc, #76]	@ (800bb30 <TIM_OC5_SetConfig+0xc4>)
 800bae2:	4293      	cmp	r3, r2
 800bae4:	d109      	bne.n	800bafa <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800bae6:	697b      	ldr	r3, [r7, #20]
 800bae8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800baec:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800baee:	683b      	ldr	r3, [r7, #0]
 800baf0:	695b      	ldr	r3, [r3, #20]
 800baf2:	021b      	lsls	r3, r3, #8
 800baf4:	697a      	ldr	r2, [r7, #20]
 800baf6:	4313      	orrs	r3, r2
 800baf8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bafa:	687b      	ldr	r3, [r7, #4]
 800bafc:	697a      	ldr	r2, [r7, #20]
 800bafe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800bb00:	687b      	ldr	r3, [r7, #4]
 800bb02:	68fa      	ldr	r2, [r7, #12]
 800bb04:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800bb06:	683b      	ldr	r3, [r7, #0]
 800bb08:	685a      	ldr	r2, [r3, #4]
 800bb0a:	687b      	ldr	r3, [r7, #4]
 800bb0c:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bb0e:	687b      	ldr	r3, [r7, #4]
 800bb10:	693a      	ldr	r2, [r7, #16]
 800bb12:	621a      	str	r2, [r3, #32]
}
 800bb14:	bf00      	nop
 800bb16:	371c      	adds	r7, #28
 800bb18:	46bd      	mov	sp, r7
 800bb1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb1e:	4770      	bx	lr
 800bb20:	40012c00 	.word	0x40012c00
 800bb24:	40013400 	.word	0x40013400
 800bb28:	40014000 	.word	0x40014000
 800bb2c:	40014400 	.word	0x40014400
 800bb30:	40014800 	.word	0x40014800

0800bb34 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800bb34:	b480      	push	{r7}
 800bb36:	b087      	sub	sp, #28
 800bb38:	af00      	add	r7, sp, #0
 800bb3a:	6078      	str	r0, [r7, #4]
 800bb3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	6a1b      	ldr	r3, [r3, #32]
 800bb42:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	6a1b      	ldr	r3, [r3, #32]
 800bb48:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	685b      	ldr	r3, [r3, #4]
 800bb54:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800bb56:	687b      	ldr	r3, [r7, #4]
 800bb58:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bb5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800bb5c:	68fb      	ldr	r3, [r7, #12]
 800bb5e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800bb62:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bb66:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800bb68:	683b      	ldr	r3, [r7, #0]
 800bb6a:	681b      	ldr	r3, [r3, #0]
 800bb6c:	021b      	lsls	r3, r3, #8
 800bb6e:	68fa      	ldr	r2, [r7, #12]
 800bb70:	4313      	orrs	r3, r2
 800bb72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800bb74:	693b      	ldr	r3, [r7, #16]
 800bb76:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800bb7a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800bb7c:	683b      	ldr	r3, [r7, #0]
 800bb7e:	689b      	ldr	r3, [r3, #8]
 800bb80:	051b      	lsls	r3, r3, #20
 800bb82:	693a      	ldr	r2, [r7, #16]
 800bb84:	4313      	orrs	r3, r2
 800bb86:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bb88:	687b      	ldr	r3, [r7, #4]
 800bb8a:	4a18      	ldr	r2, [pc, #96]	@ (800bbec <TIM_OC6_SetConfig+0xb8>)
 800bb8c:	4293      	cmp	r3, r2
 800bb8e:	d00f      	beq.n	800bbb0 <TIM_OC6_SetConfig+0x7c>
 800bb90:	687b      	ldr	r3, [r7, #4]
 800bb92:	4a17      	ldr	r2, [pc, #92]	@ (800bbf0 <TIM_OC6_SetConfig+0xbc>)
 800bb94:	4293      	cmp	r3, r2
 800bb96:	d00b      	beq.n	800bbb0 <TIM_OC6_SetConfig+0x7c>
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	4a16      	ldr	r2, [pc, #88]	@ (800bbf4 <TIM_OC6_SetConfig+0xc0>)
 800bb9c:	4293      	cmp	r3, r2
 800bb9e:	d007      	beq.n	800bbb0 <TIM_OC6_SetConfig+0x7c>
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	4a15      	ldr	r2, [pc, #84]	@ (800bbf8 <TIM_OC6_SetConfig+0xc4>)
 800bba4:	4293      	cmp	r3, r2
 800bba6:	d003      	beq.n	800bbb0 <TIM_OC6_SetConfig+0x7c>
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	4a14      	ldr	r2, [pc, #80]	@ (800bbfc <TIM_OC6_SetConfig+0xc8>)
 800bbac:	4293      	cmp	r3, r2
 800bbae:	d109      	bne.n	800bbc4 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800bbb0:	697b      	ldr	r3, [r7, #20]
 800bbb2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800bbb6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800bbb8:	683b      	ldr	r3, [r7, #0]
 800bbba:	695b      	ldr	r3, [r3, #20]
 800bbbc:	029b      	lsls	r3, r3, #10
 800bbbe:	697a      	ldr	r2, [r7, #20]
 800bbc0:	4313      	orrs	r3, r2
 800bbc2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	697a      	ldr	r2, [r7, #20]
 800bbc8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800bbca:	687b      	ldr	r3, [r7, #4]
 800bbcc:	68fa      	ldr	r2, [r7, #12]
 800bbce:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800bbd0:	683b      	ldr	r3, [r7, #0]
 800bbd2:	685a      	ldr	r2, [r3, #4]
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bbd8:	687b      	ldr	r3, [r7, #4]
 800bbda:	693a      	ldr	r2, [r7, #16]
 800bbdc:	621a      	str	r2, [r3, #32]
}
 800bbde:	bf00      	nop
 800bbe0:	371c      	adds	r7, #28
 800bbe2:	46bd      	mov	sp, r7
 800bbe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbe8:	4770      	bx	lr
 800bbea:	bf00      	nop
 800bbec:	40012c00 	.word	0x40012c00
 800bbf0:	40013400 	.word	0x40013400
 800bbf4:	40014000 	.word	0x40014000
 800bbf8:	40014400 	.word	0x40014400
 800bbfc:	40014800 	.word	0x40014800

0800bc00 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800bc00:	b480      	push	{r7}
 800bc02:	b087      	sub	sp, #28
 800bc04:	af00      	add	r7, sp, #0
 800bc06:	60f8      	str	r0, [r7, #12]
 800bc08:	60b9      	str	r1, [r7, #8]
 800bc0a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800bc0c:	68fb      	ldr	r3, [r7, #12]
 800bc0e:	6a1b      	ldr	r3, [r3, #32]
 800bc10:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800bc12:	68fb      	ldr	r3, [r7, #12]
 800bc14:	6a1b      	ldr	r3, [r3, #32]
 800bc16:	f023 0201 	bic.w	r2, r3, #1
 800bc1a:	68fb      	ldr	r3, [r7, #12]
 800bc1c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800bc1e:	68fb      	ldr	r3, [r7, #12]
 800bc20:	699b      	ldr	r3, [r3, #24]
 800bc22:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800bc24:	693b      	ldr	r3, [r7, #16]
 800bc26:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800bc2a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	011b      	lsls	r3, r3, #4
 800bc30:	693a      	ldr	r2, [r7, #16]
 800bc32:	4313      	orrs	r3, r2
 800bc34:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800bc36:	697b      	ldr	r3, [r7, #20]
 800bc38:	f023 030a 	bic.w	r3, r3, #10
 800bc3c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800bc3e:	697a      	ldr	r2, [r7, #20]
 800bc40:	68bb      	ldr	r3, [r7, #8]
 800bc42:	4313      	orrs	r3, r2
 800bc44:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800bc46:	68fb      	ldr	r3, [r7, #12]
 800bc48:	693a      	ldr	r2, [r7, #16]
 800bc4a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800bc4c:	68fb      	ldr	r3, [r7, #12]
 800bc4e:	697a      	ldr	r2, [r7, #20]
 800bc50:	621a      	str	r2, [r3, #32]
}
 800bc52:	bf00      	nop
 800bc54:	371c      	adds	r7, #28
 800bc56:	46bd      	mov	sp, r7
 800bc58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc5c:	4770      	bx	lr

0800bc5e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800bc5e:	b480      	push	{r7}
 800bc60:	b087      	sub	sp, #28
 800bc62:	af00      	add	r7, sp, #0
 800bc64:	60f8      	str	r0, [r7, #12]
 800bc66:	60b9      	str	r1, [r7, #8]
 800bc68:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800bc6a:	68fb      	ldr	r3, [r7, #12]
 800bc6c:	6a1b      	ldr	r3, [r3, #32]
 800bc6e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800bc70:	68fb      	ldr	r3, [r7, #12]
 800bc72:	6a1b      	ldr	r3, [r3, #32]
 800bc74:	f023 0210 	bic.w	r2, r3, #16
 800bc78:	68fb      	ldr	r3, [r7, #12]
 800bc7a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800bc7c:	68fb      	ldr	r3, [r7, #12]
 800bc7e:	699b      	ldr	r3, [r3, #24]
 800bc80:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800bc82:	693b      	ldr	r3, [r7, #16]
 800bc84:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800bc88:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800bc8a:	687b      	ldr	r3, [r7, #4]
 800bc8c:	031b      	lsls	r3, r3, #12
 800bc8e:	693a      	ldr	r2, [r7, #16]
 800bc90:	4313      	orrs	r3, r2
 800bc92:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800bc94:	697b      	ldr	r3, [r7, #20]
 800bc96:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800bc9a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800bc9c:	68bb      	ldr	r3, [r7, #8]
 800bc9e:	011b      	lsls	r3, r3, #4
 800bca0:	697a      	ldr	r2, [r7, #20]
 800bca2:	4313      	orrs	r3, r2
 800bca4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800bca6:	68fb      	ldr	r3, [r7, #12]
 800bca8:	693a      	ldr	r2, [r7, #16]
 800bcaa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800bcac:	68fb      	ldr	r3, [r7, #12]
 800bcae:	697a      	ldr	r2, [r7, #20]
 800bcb0:	621a      	str	r2, [r3, #32]
}
 800bcb2:	bf00      	nop
 800bcb4:	371c      	adds	r7, #28
 800bcb6:	46bd      	mov	sp, r7
 800bcb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcbc:	4770      	bx	lr

0800bcbe <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800bcbe:	b480      	push	{r7}
 800bcc0:	b085      	sub	sp, #20
 800bcc2:	af00      	add	r7, sp, #0
 800bcc4:	6078      	str	r0, [r7, #4]
 800bcc6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	689b      	ldr	r3, [r3, #8]
 800bccc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800bcce:	68fb      	ldr	r3, [r7, #12]
 800bcd0:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800bcd4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bcd8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800bcda:	683a      	ldr	r2, [r7, #0]
 800bcdc:	68fb      	ldr	r3, [r7, #12]
 800bcde:	4313      	orrs	r3, r2
 800bce0:	f043 0307 	orr.w	r3, r3, #7
 800bce4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800bce6:	687b      	ldr	r3, [r7, #4]
 800bce8:	68fa      	ldr	r2, [r7, #12]
 800bcea:	609a      	str	r2, [r3, #8]
}
 800bcec:	bf00      	nop
 800bcee:	3714      	adds	r7, #20
 800bcf0:	46bd      	mov	sp, r7
 800bcf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcf6:	4770      	bx	lr

0800bcf8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800bcf8:	b480      	push	{r7}
 800bcfa:	b087      	sub	sp, #28
 800bcfc:	af00      	add	r7, sp, #0
 800bcfe:	60f8      	str	r0, [r7, #12]
 800bd00:	60b9      	str	r1, [r7, #8]
 800bd02:	607a      	str	r2, [r7, #4]
 800bd04:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800bd06:	68fb      	ldr	r3, [r7, #12]
 800bd08:	689b      	ldr	r3, [r3, #8]
 800bd0a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800bd0c:	697b      	ldr	r3, [r7, #20]
 800bd0e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800bd12:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800bd14:	683b      	ldr	r3, [r7, #0]
 800bd16:	021a      	lsls	r2, r3, #8
 800bd18:	687b      	ldr	r3, [r7, #4]
 800bd1a:	431a      	orrs	r2, r3
 800bd1c:	68bb      	ldr	r3, [r7, #8]
 800bd1e:	4313      	orrs	r3, r2
 800bd20:	697a      	ldr	r2, [r7, #20]
 800bd22:	4313      	orrs	r3, r2
 800bd24:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800bd26:	68fb      	ldr	r3, [r7, #12]
 800bd28:	697a      	ldr	r2, [r7, #20]
 800bd2a:	609a      	str	r2, [r3, #8]
}
 800bd2c:	bf00      	nop
 800bd2e:	371c      	adds	r7, #28
 800bd30:	46bd      	mov	sp, r7
 800bd32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd36:	4770      	bx	lr

0800bd38 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800bd38:	b480      	push	{r7}
 800bd3a:	b087      	sub	sp, #28
 800bd3c:	af00      	add	r7, sp, #0
 800bd3e:	60f8      	str	r0, [r7, #12]
 800bd40:	60b9      	str	r1, [r7, #8]
 800bd42:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800bd44:	68bb      	ldr	r3, [r7, #8]
 800bd46:	f003 031f 	and.w	r3, r3, #31
 800bd4a:	2201      	movs	r2, #1
 800bd4c:	fa02 f303 	lsl.w	r3, r2, r3
 800bd50:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800bd52:	68fb      	ldr	r3, [r7, #12]
 800bd54:	6a1a      	ldr	r2, [r3, #32]
 800bd56:	697b      	ldr	r3, [r7, #20]
 800bd58:	43db      	mvns	r3, r3
 800bd5a:	401a      	ands	r2, r3
 800bd5c:	68fb      	ldr	r3, [r7, #12]
 800bd5e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800bd60:	68fb      	ldr	r3, [r7, #12]
 800bd62:	6a1a      	ldr	r2, [r3, #32]
 800bd64:	68bb      	ldr	r3, [r7, #8]
 800bd66:	f003 031f 	and.w	r3, r3, #31
 800bd6a:	6879      	ldr	r1, [r7, #4]
 800bd6c:	fa01 f303 	lsl.w	r3, r1, r3
 800bd70:	431a      	orrs	r2, r3
 800bd72:	68fb      	ldr	r3, [r7, #12]
 800bd74:	621a      	str	r2, [r3, #32]
}
 800bd76:	bf00      	nop
 800bd78:	371c      	adds	r7, #28
 800bd7a:	46bd      	mov	sp, r7
 800bd7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd80:	4770      	bx	lr
	...

0800bd84 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800bd84:	b580      	push	{r7, lr}
 800bd86:	b084      	sub	sp, #16
 800bd88:	af00      	add	r7, sp, #0
 800bd8a:	6078      	str	r0, [r7, #4]
 800bd8c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800bd8e:	683b      	ldr	r3, [r7, #0]
 800bd90:	2b00      	cmp	r3, #0
 800bd92:	d109      	bne.n	800bda8 <HAL_TIMEx_PWMN_Start+0x24>
 800bd94:	687b      	ldr	r3, [r7, #4]
 800bd96:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800bd9a:	b2db      	uxtb	r3, r3
 800bd9c:	2b01      	cmp	r3, #1
 800bd9e:	bf14      	ite	ne
 800bda0:	2301      	movne	r3, #1
 800bda2:	2300      	moveq	r3, #0
 800bda4:	b2db      	uxtb	r3, r3
 800bda6:	e022      	b.n	800bdee <HAL_TIMEx_PWMN_Start+0x6a>
 800bda8:	683b      	ldr	r3, [r7, #0]
 800bdaa:	2b04      	cmp	r3, #4
 800bdac:	d109      	bne.n	800bdc2 <HAL_TIMEx_PWMN_Start+0x3e>
 800bdae:	687b      	ldr	r3, [r7, #4]
 800bdb0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800bdb4:	b2db      	uxtb	r3, r3
 800bdb6:	2b01      	cmp	r3, #1
 800bdb8:	bf14      	ite	ne
 800bdba:	2301      	movne	r3, #1
 800bdbc:	2300      	moveq	r3, #0
 800bdbe:	b2db      	uxtb	r3, r3
 800bdc0:	e015      	b.n	800bdee <HAL_TIMEx_PWMN_Start+0x6a>
 800bdc2:	683b      	ldr	r3, [r7, #0]
 800bdc4:	2b08      	cmp	r3, #8
 800bdc6:	d109      	bne.n	800bddc <HAL_TIMEx_PWMN_Start+0x58>
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800bdce:	b2db      	uxtb	r3, r3
 800bdd0:	2b01      	cmp	r3, #1
 800bdd2:	bf14      	ite	ne
 800bdd4:	2301      	movne	r3, #1
 800bdd6:	2300      	moveq	r3, #0
 800bdd8:	b2db      	uxtb	r3, r3
 800bdda:	e008      	b.n	800bdee <HAL_TIMEx_PWMN_Start+0x6a>
 800bddc:	687b      	ldr	r3, [r7, #4]
 800bdde:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 800bde2:	b2db      	uxtb	r3, r3
 800bde4:	2b01      	cmp	r3, #1
 800bde6:	bf14      	ite	ne
 800bde8:	2301      	movne	r3, #1
 800bdea:	2300      	moveq	r3, #0
 800bdec:	b2db      	uxtb	r3, r3
 800bdee:	2b00      	cmp	r3, #0
 800bdf0:	d001      	beq.n	800bdf6 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 800bdf2:	2301      	movs	r3, #1
 800bdf4:	e069      	b.n	800beca <HAL_TIMEx_PWMN_Start+0x146>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800bdf6:	683b      	ldr	r3, [r7, #0]
 800bdf8:	2b00      	cmp	r3, #0
 800bdfa:	d104      	bne.n	800be06 <HAL_TIMEx_PWMN_Start+0x82>
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	2202      	movs	r2, #2
 800be00:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800be04:	e013      	b.n	800be2e <HAL_TIMEx_PWMN_Start+0xaa>
 800be06:	683b      	ldr	r3, [r7, #0]
 800be08:	2b04      	cmp	r3, #4
 800be0a:	d104      	bne.n	800be16 <HAL_TIMEx_PWMN_Start+0x92>
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	2202      	movs	r2, #2
 800be10:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800be14:	e00b      	b.n	800be2e <HAL_TIMEx_PWMN_Start+0xaa>
 800be16:	683b      	ldr	r3, [r7, #0]
 800be18:	2b08      	cmp	r3, #8
 800be1a:	d104      	bne.n	800be26 <HAL_TIMEx_PWMN_Start+0xa2>
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	2202      	movs	r2, #2
 800be20:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800be24:	e003      	b.n	800be2e <HAL_TIMEx_PWMN_Start+0xaa>
 800be26:	687b      	ldr	r3, [r7, #4]
 800be28:	2202      	movs	r2, #2
 800be2a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800be2e:	687b      	ldr	r3, [r7, #4]
 800be30:	681b      	ldr	r3, [r3, #0]
 800be32:	2204      	movs	r2, #4
 800be34:	6839      	ldr	r1, [r7, #0]
 800be36:	4618      	mov	r0, r3
 800be38:	f000 f9ac 	bl	800c194 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 800be3c:	687b      	ldr	r3, [r7, #4]
 800be3e:	681b      	ldr	r3, [r3, #0]
 800be40:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800be42:	687b      	ldr	r3, [r7, #4]
 800be44:	681b      	ldr	r3, [r3, #0]
 800be46:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800be4a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800be4c:	687b      	ldr	r3, [r7, #4]
 800be4e:	681b      	ldr	r3, [r3, #0]
 800be50:	4a20      	ldr	r2, [pc, #128]	@ (800bed4 <HAL_TIMEx_PWMN_Start+0x150>)
 800be52:	4293      	cmp	r3, r2
 800be54:	d018      	beq.n	800be88 <HAL_TIMEx_PWMN_Start+0x104>
 800be56:	687b      	ldr	r3, [r7, #4]
 800be58:	681b      	ldr	r3, [r3, #0]
 800be5a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800be5e:	d013      	beq.n	800be88 <HAL_TIMEx_PWMN_Start+0x104>
 800be60:	687b      	ldr	r3, [r7, #4]
 800be62:	681b      	ldr	r3, [r3, #0]
 800be64:	4a1c      	ldr	r2, [pc, #112]	@ (800bed8 <HAL_TIMEx_PWMN_Start+0x154>)
 800be66:	4293      	cmp	r3, r2
 800be68:	d00e      	beq.n	800be88 <HAL_TIMEx_PWMN_Start+0x104>
 800be6a:	687b      	ldr	r3, [r7, #4]
 800be6c:	681b      	ldr	r3, [r3, #0]
 800be6e:	4a1b      	ldr	r2, [pc, #108]	@ (800bedc <HAL_TIMEx_PWMN_Start+0x158>)
 800be70:	4293      	cmp	r3, r2
 800be72:	d009      	beq.n	800be88 <HAL_TIMEx_PWMN_Start+0x104>
 800be74:	687b      	ldr	r3, [r7, #4]
 800be76:	681b      	ldr	r3, [r3, #0]
 800be78:	4a19      	ldr	r2, [pc, #100]	@ (800bee0 <HAL_TIMEx_PWMN_Start+0x15c>)
 800be7a:	4293      	cmp	r3, r2
 800be7c:	d004      	beq.n	800be88 <HAL_TIMEx_PWMN_Start+0x104>
 800be7e:	687b      	ldr	r3, [r7, #4]
 800be80:	681b      	ldr	r3, [r3, #0]
 800be82:	4a18      	ldr	r2, [pc, #96]	@ (800bee4 <HAL_TIMEx_PWMN_Start+0x160>)
 800be84:	4293      	cmp	r3, r2
 800be86:	d115      	bne.n	800beb4 <HAL_TIMEx_PWMN_Start+0x130>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800be88:	687b      	ldr	r3, [r7, #4]
 800be8a:	681b      	ldr	r3, [r3, #0]
 800be8c:	689a      	ldr	r2, [r3, #8]
 800be8e:	4b16      	ldr	r3, [pc, #88]	@ (800bee8 <HAL_TIMEx_PWMN_Start+0x164>)
 800be90:	4013      	ands	r3, r2
 800be92:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800be94:	68fb      	ldr	r3, [r7, #12]
 800be96:	2b06      	cmp	r3, #6
 800be98:	d015      	beq.n	800bec6 <HAL_TIMEx_PWMN_Start+0x142>
 800be9a:	68fb      	ldr	r3, [r7, #12]
 800be9c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bea0:	d011      	beq.n	800bec6 <HAL_TIMEx_PWMN_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 800bea2:	687b      	ldr	r3, [r7, #4]
 800bea4:	681b      	ldr	r3, [r3, #0]
 800bea6:	681a      	ldr	r2, [r3, #0]
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	681b      	ldr	r3, [r3, #0]
 800beac:	f042 0201 	orr.w	r2, r2, #1
 800beb0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800beb2:	e008      	b.n	800bec6 <HAL_TIMEx_PWMN_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800beb4:	687b      	ldr	r3, [r7, #4]
 800beb6:	681b      	ldr	r3, [r3, #0]
 800beb8:	681a      	ldr	r2, [r3, #0]
 800beba:	687b      	ldr	r3, [r7, #4]
 800bebc:	681b      	ldr	r3, [r3, #0]
 800bebe:	f042 0201 	orr.w	r2, r2, #1
 800bec2:	601a      	str	r2, [r3, #0]
 800bec4:	e000      	b.n	800bec8 <HAL_TIMEx_PWMN_Start+0x144>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bec6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800bec8:	2300      	movs	r3, #0
}
 800beca:	4618      	mov	r0, r3
 800becc:	3710      	adds	r7, #16
 800bece:	46bd      	mov	sp, r7
 800bed0:	bd80      	pop	{r7, pc}
 800bed2:	bf00      	nop
 800bed4:	40012c00 	.word	0x40012c00
 800bed8:	40000400 	.word	0x40000400
 800bedc:	40000800 	.word	0x40000800
 800bee0:	40013400 	.word	0x40013400
 800bee4:	40014000 	.word	0x40014000
 800bee8:	00010007 	.word	0x00010007

0800beec <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800beec:	b480      	push	{r7}
 800beee:	b085      	sub	sp, #20
 800bef0:	af00      	add	r7, sp, #0
 800bef2:	6078      	str	r0, [r7, #4]
 800bef4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800bef6:	687b      	ldr	r3, [r7, #4]
 800bef8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800befc:	2b01      	cmp	r3, #1
 800befe:	d101      	bne.n	800bf04 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800bf00:	2302      	movs	r3, #2
 800bf02:	e065      	b.n	800bfd0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 800bf04:	687b      	ldr	r3, [r7, #4]
 800bf06:	2201      	movs	r2, #1
 800bf08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bf0c:	687b      	ldr	r3, [r7, #4]
 800bf0e:	2202      	movs	r2, #2
 800bf10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800bf14:	687b      	ldr	r3, [r7, #4]
 800bf16:	681b      	ldr	r3, [r3, #0]
 800bf18:	685b      	ldr	r3, [r3, #4]
 800bf1a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800bf1c:	687b      	ldr	r3, [r7, #4]
 800bf1e:	681b      	ldr	r3, [r3, #0]
 800bf20:	689b      	ldr	r3, [r3, #8]
 800bf22:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800bf24:	687b      	ldr	r3, [r7, #4]
 800bf26:	681b      	ldr	r3, [r3, #0]
 800bf28:	4a2c      	ldr	r2, [pc, #176]	@ (800bfdc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800bf2a:	4293      	cmp	r3, r2
 800bf2c:	d004      	beq.n	800bf38 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800bf2e:	687b      	ldr	r3, [r7, #4]
 800bf30:	681b      	ldr	r3, [r3, #0]
 800bf32:	4a2b      	ldr	r2, [pc, #172]	@ (800bfe0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800bf34:	4293      	cmp	r3, r2
 800bf36:	d108      	bne.n	800bf4a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800bf38:	68fb      	ldr	r3, [r7, #12]
 800bf3a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800bf3e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800bf40:	683b      	ldr	r3, [r7, #0]
 800bf42:	685b      	ldr	r3, [r3, #4]
 800bf44:	68fa      	ldr	r2, [r7, #12]
 800bf46:	4313      	orrs	r3, r2
 800bf48:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800bf4a:	68fb      	ldr	r3, [r7, #12]
 800bf4c:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800bf50:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bf54:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800bf56:	683b      	ldr	r3, [r7, #0]
 800bf58:	681b      	ldr	r3, [r3, #0]
 800bf5a:	68fa      	ldr	r2, [r7, #12]
 800bf5c:	4313      	orrs	r3, r2
 800bf5e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	681b      	ldr	r3, [r3, #0]
 800bf64:	68fa      	ldr	r2, [r7, #12]
 800bf66:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bf68:	687b      	ldr	r3, [r7, #4]
 800bf6a:	681b      	ldr	r3, [r3, #0]
 800bf6c:	4a1b      	ldr	r2, [pc, #108]	@ (800bfdc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800bf6e:	4293      	cmp	r3, r2
 800bf70:	d018      	beq.n	800bfa4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800bf72:	687b      	ldr	r3, [r7, #4]
 800bf74:	681b      	ldr	r3, [r3, #0]
 800bf76:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bf7a:	d013      	beq.n	800bfa4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800bf7c:	687b      	ldr	r3, [r7, #4]
 800bf7e:	681b      	ldr	r3, [r3, #0]
 800bf80:	4a18      	ldr	r2, [pc, #96]	@ (800bfe4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800bf82:	4293      	cmp	r3, r2
 800bf84:	d00e      	beq.n	800bfa4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800bf86:	687b      	ldr	r3, [r7, #4]
 800bf88:	681b      	ldr	r3, [r3, #0]
 800bf8a:	4a17      	ldr	r2, [pc, #92]	@ (800bfe8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800bf8c:	4293      	cmp	r3, r2
 800bf8e:	d009      	beq.n	800bfa4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800bf90:	687b      	ldr	r3, [r7, #4]
 800bf92:	681b      	ldr	r3, [r3, #0]
 800bf94:	4a12      	ldr	r2, [pc, #72]	@ (800bfe0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800bf96:	4293      	cmp	r3, r2
 800bf98:	d004      	beq.n	800bfa4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800bf9a:	687b      	ldr	r3, [r7, #4]
 800bf9c:	681b      	ldr	r3, [r3, #0]
 800bf9e:	4a13      	ldr	r2, [pc, #76]	@ (800bfec <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800bfa0:	4293      	cmp	r3, r2
 800bfa2:	d10c      	bne.n	800bfbe <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800bfa4:	68bb      	ldr	r3, [r7, #8]
 800bfa6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800bfaa:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800bfac:	683b      	ldr	r3, [r7, #0]
 800bfae:	689b      	ldr	r3, [r3, #8]
 800bfb0:	68ba      	ldr	r2, [r7, #8]
 800bfb2:	4313      	orrs	r3, r2
 800bfb4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800bfb6:	687b      	ldr	r3, [r7, #4]
 800bfb8:	681b      	ldr	r3, [r3, #0]
 800bfba:	68ba      	ldr	r2, [r7, #8]
 800bfbc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800bfbe:	687b      	ldr	r3, [r7, #4]
 800bfc0:	2201      	movs	r2, #1
 800bfc2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800bfc6:	687b      	ldr	r3, [r7, #4]
 800bfc8:	2200      	movs	r2, #0
 800bfca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800bfce:	2300      	movs	r3, #0
}
 800bfd0:	4618      	mov	r0, r3
 800bfd2:	3714      	adds	r7, #20
 800bfd4:	46bd      	mov	sp, r7
 800bfd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfda:	4770      	bx	lr
 800bfdc:	40012c00 	.word	0x40012c00
 800bfe0:	40013400 	.word	0x40013400
 800bfe4:	40000400 	.word	0x40000400
 800bfe8:	40000800 	.word	0x40000800
 800bfec:	40014000 	.word	0x40014000

0800bff0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800bff0:	b480      	push	{r7}
 800bff2:	b085      	sub	sp, #20
 800bff4:	af00      	add	r7, sp, #0
 800bff6:	6078      	str	r0, [r7, #4]
 800bff8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800bffa:	2300      	movs	r3, #0
 800bffc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800bffe:	687b      	ldr	r3, [r7, #4]
 800c000:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c004:	2b01      	cmp	r3, #1
 800c006:	d101      	bne.n	800c00c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800c008:	2302      	movs	r3, #2
 800c00a:	e073      	b.n	800c0f4 <HAL_TIMEx_ConfigBreakDeadTime+0x104>
 800c00c:	687b      	ldr	r3, [r7, #4]
 800c00e:	2201      	movs	r2, #1
 800c010:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800c014:	68fb      	ldr	r3, [r7, #12]
 800c016:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800c01a:	683b      	ldr	r3, [r7, #0]
 800c01c:	68db      	ldr	r3, [r3, #12]
 800c01e:	4313      	orrs	r3, r2
 800c020:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800c022:	68fb      	ldr	r3, [r7, #12]
 800c024:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800c028:	683b      	ldr	r3, [r7, #0]
 800c02a:	689b      	ldr	r3, [r3, #8]
 800c02c:	4313      	orrs	r3, r2
 800c02e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800c030:	68fb      	ldr	r3, [r7, #12]
 800c032:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800c036:	683b      	ldr	r3, [r7, #0]
 800c038:	685b      	ldr	r3, [r3, #4]
 800c03a:	4313      	orrs	r3, r2
 800c03c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800c03e:	68fb      	ldr	r3, [r7, #12]
 800c040:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800c044:	683b      	ldr	r3, [r7, #0]
 800c046:	681b      	ldr	r3, [r3, #0]
 800c048:	4313      	orrs	r3, r2
 800c04a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800c04c:	68fb      	ldr	r3, [r7, #12]
 800c04e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800c052:	683b      	ldr	r3, [r7, #0]
 800c054:	691b      	ldr	r3, [r3, #16]
 800c056:	4313      	orrs	r3, r2
 800c058:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800c05a:	68fb      	ldr	r3, [r7, #12]
 800c05c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800c060:	683b      	ldr	r3, [r7, #0]
 800c062:	695b      	ldr	r3, [r3, #20]
 800c064:	4313      	orrs	r3, r2
 800c066:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800c068:	68fb      	ldr	r3, [r7, #12]
 800c06a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800c06e:	683b      	ldr	r3, [r7, #0]
 800c070:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c072:	4313      	orrs	r3, r2
 800c074:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800c076:	68fb      	ldr	r3, [r7, #12]
 800c078:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800c07c:	683b      	ldr	r3, [r7, #0]
 800c07e:	699b      	ldr	r3, [r3, #24]
 800c080:	041b      	lsls	r3, r3, #16
 800c082:	4313      	orrs	r3, r2
 800c084:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800c086:	68fb      	ldr	r3, [r7, #12]
 800c088:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800c08c:	683b      	ldr	r3, [r7, #0]
 800c08e:	69db      	ldr	r3, [r3, #28]
 800c090:	4313      	orrs	r3, r2
 800c092:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	681b      	ldr	r3, [r3, #0]
 800c098:	4a19      	ldr	r2, [pc, #100]	@ (800c100 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 800c09a:	4293      	cmp	r3, r2
 800c09c:	d004      	beq.n	800c0a8 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 800c09e:	687b      	ldr	r3, [r7, #4]
 800c0a0:	681b      	ldr	r3, [r3, #0]
 800c0a2:	4a18      	ldr	r2, [pc, #96]	@ (800c104 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 800c0a4:	4293      	cmp	r3, r2
 800c0a6:	d11c      	bne.n	800c0e2 <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800c0a8:	68fb      	ldr	r3, [r7, #12]
 800c0aa:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800c0ae:	683b      	ldr	r3, [r7, #0]
 800c0b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c0b2:	051b      	lsls	r3, r3, #20
 800c0b4:	4313      	orrs	r3, r2
 800c0b6:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800c0b8:	68fb      	ldr	r3, [r7, #12]
 800c0ba:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800c0be:	683b      	ldr	r3, [r7, #0]
 800c0c0:	6a1b      	ldr	r3, [r3, #32]
 800c0c2:	4313      	orrs	r3, r2
 800c0c4:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800c0c6:	68fb      	ldr	r3, [r7, #12]
 800c0c8:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800c0cc:	683b      	ldr	r3, [r7, #0]
 800c0ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c0d0:	4313      	orrs	r3, r2
 800c0d2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800c0d4:	68fb      	ldr	r3, [r7, #12]
 800c0d6:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800c0da:	683b      	ldr	r3, [r7, #0]
 800c0dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c0de:	4313      	orrs	r3, r2
 800c0e0:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800c0e2:	687b      	ldr	r3, [r7, #4]
 800c0e4:	681b      	ldr	r3, [r3, #0]
 800c0e6:	68fa      	ldr	r2, [r7, #12]
 800c0e8:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800c0ea:	687b      	ldr	r3, [r7, #4]
 800c0ec:	2200      	movs	r2, #0
 800c0ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800c0f2:	2300      	movs	r3, #0
}
 800c0f4:	4618      	mov	r0, r3
 800c0f6:	3714      	adds	r7, #20
 800c0f8:	46bd      	mov	sp, r7
 800c0fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0fe:	4770      	bx	lr
 800c100:	40012c00 	.word	0x40012c00
 800c104:	40013400 	.word	0x40013400

0800c108 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800c108:	b480      	push	{r7}
 800c10a:	b083      	sub	sp, #12
 800c10c:	af00      	add	r7, sp, #0
 800c10e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800c110:	bf00      	nop
 800c112:	370c      	adds	r7, #12
 800c114:	46bd      	mov	sp, r7
 800c116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c11a:	4770      	bx	lr

0800c11c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800c11c:	b480      	push	{r7}
 800c11e:	b083      	sub	sp, #12
 800c120:	af00      	add	r7, sp, #0
 800c122:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800c124:	bf00      	nop
 800c126:	370c      	adds	r7, #12
 800c128:	46bd      	mov	sp, r7
 800c12a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c12e:	4770      	bx	lr

0800c130 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800c130:	b480      	push	{r7}
 800c132:	b083      	sub	sp, #12
 800c134:	af00      	add	r7, sp, #0
 800c136:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800c138:	bf00      	nop
 800c13a:	370c      	adds	r7, #12
 800c13c:	46bd      	mov	sp, r7
 800c13e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c142:	4770      	bx	lr

0800c144 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800c144:	b480      	push	{r7}
 800c146:	b083      	sub	sp, #12
 800c148:	af00      	add	r7, sp, #0
 800c14a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800c14c:	bf00      	nop
 800c14e:	370c      	adds	r7, #12
 800c150:	46bd      	mov	sp, r7
 800c152:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c156:	4770      	bx	lr

0800c158 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800c158:	b480      	push	{r7}
 800c15a:	b083      	sub	sp, #12
 800c15c:	af00      	add	r7, sp, #0
 800c15e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800c160:	bf00      	nop
 800c162:	370c      	adds	r7, #12
 800c164:	46bd      	mov	sp, r7
 800c166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c16a:	4770      	bx	lr

0800c16c <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800c16c:	b480      	push	{r7}
 800c16e:	b083      	sub	sp, #12
 800c170:	af00      	add	r7, sp, #0
 800c172:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800c174:	bf00      	nop
 800c176:	370c      	adds	r7, #12
 800c178:	46bd      	mov	sp, r7
 800c17a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c17e:	4770      	bx	lr

0800c180 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800c180:	b480      	push	{r7}
 800c182:	b083      	sub	sp, #12
 800c184:	af00      	add	r7, sp, #0
 800c186:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800c188:	bf00      	nop
 800c18a:	370c      	adds	r7, #12
 800c18c:	46bd      	mov	sp, r7
 800c18e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c192:	4770      	bx	lr

0800c194 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 800c194:	b480      	push	{r7}
 800c196:	b087      	sub	sp, #28
 800c198:	af00      	add	r7, sp, #0
 800c19a:	60f8      	str	r0, [r7, #12]
 800c19c:	60b9      	str	r1, [r7, #8]
 800c19e:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 800c1a0:	68bb      	ldr	r3, [r7, #8]
 800c1a2:	f003 030f 	and.w	r3, r3, #15
 800c1a6:	2204      	movs	r2, #4
 800c1a8:	fa02 f303 	lsl.w	r3, r2, r3
 800c1ac:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800c1ae:	68fb      	ldr	r3, [r7, #12]
 800c1b0:	6a1a      	ldr	r2, [r3, #32]
 800c1b2:	697b      	ldr	r3, [r7, #20]
 800c1b4:	43db      	mvns	r3, r3
 800c1b6:	401a      	ands	r2, r3
 800c1b8:	68fb      	ldr	r3, [r7, #12]
 800c1ba:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 800c1bc:	68fb      	ldr	r3, [r7, #12]
 800c1be:	6a1a      	ldr	r2, [r3, #32]
 800c1c0:	68bb      	ldr	r3, [r7, #8]
 800c1c2:	f003 030f 	and.w	r3, r3, #15
 800c1c6:	6879      	ldr	r1, [r7, #4]
 800c1c8:	fa01 f303 	lsl.w	r3, r1, r3
 800c1cc:	431a      	orrs	r2, r3
 800c1ce:	68fb      	ldr	r3, [r7, #12]
 800c1d0:	621a      	str	r2, [r3, #32]
}
 800c1d2:	bf00      	nop
 800c1d4:	371c      	adds	r7, #28
 800c1d6:	46bd      	mov	sp, r7
 800c1d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1dc:	4770      	bx	lr

0800c1de <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800c1de:	b580      	push	{r7, lr}
 800c1e0:	b082      	sub	sp, #8
 800c1e2:	af00      	add	r7, sp, #0
 800c1e4:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800c1e6:	687b      	ldr	r3, [r7, #4]
 800c1e8:	2b00      	cmp	r3, #0
 800c1ea:	d101      	bne.n	800c1f0 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800c1ec:	2301      	movs	r3, #1
 800c1ee:	e042      	b.n	800c276 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800c1f0:	687b      	ldr	r3, [r7, #4]
 800c1f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c1f6:	2b00      	cmp	r3, #0
 800c1f8:	d106      	bne.n	800c208 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800c1fa:	687b      	ldr	r3, [r7, #4]
 800c1fc:	2200      	movs	r2, #0
 800c1fe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800c202:	6878      	ldr	r0, [r7, #4]
 800c204:	f7f7 ff00 	bl	8004008 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	2224      	movs	r2, #36	@ 0x24
 800c20c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800c210:	687b      	ldr	r3, [r7, #4]
 800c212:	681b      	ldr	r3, [r3, #0]
 800c214:	681a      	ldr	r2, [r3, #0]
 800c216:	687b      	ldr	r3, [r7, #4]
 800c218:	681b      	ldr	r3, [r3, #0]
 800c21a:	f022 0201 	bic.w	r2, r2, #1
 800c21e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800c220:	687b      	ldr	r3, [r7, #4]
 800c222:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c224:	2b00      	cmp	r3, #0
 800c226:	d002      	beq.n	800c22e <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800c228:	6878      	ldr	r0, [r7, #4]
 800c22a:	f000 ff37 	bl	800d09c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800c22e:	6878      	ldr	r0, [r7, #4]
 800c230:	f000 fc68 	bl	800cb04 <UART_SetConfig>
 800c234:	4603      	mov	r3, r0
 800c236:	2b01      	cmp	r3, #1
 800c238:	d101      	bne.n	800c23e <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800c23a:	2301      	movs	r3, #1
 800c23c:	e01b      	b.n	800c276 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c23e:	687b      	ldr	r3, [r7, #4]
 800c240:	681b      	ldr	r3, [r3, #0]
 800c242:	685a      	ldr	r2, [r3, #4]
 800c244:	687b      	ldr	r3, [r7, #4]
 800c246:	681b      	ldr	r3, [r3, #0]
 800c248:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800c24c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800c24e:	687b      	ldr	r3, [r7, #4]
 800c250:	681b      	ldr	r3, [r3, #0]
 800c252:	689a      	ldr	r2, [r3, #8]
 800c254:	687b      	ldr	r3, [r7, #4]
 800c256:	681b      	ldr	r3, [r3, #0]
 800c258:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800c25c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800c25e:	687b      	ldr	r3, [r7, #4]
 800c260:	681b      	ldr	r3, [r3, #0]
 800c262:	681a      	ldr	r2, [r3, #0]
 800c264:	687b      	ldr	r3, [r7, #4]
 800c266:	681b      	ldr	r3, [r3, #0]
 800c268:	f042 0201 	orr.w	r2, r2, #1
 800c26c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800c26e:	6878      	ldr	r0, [r7, #4]
 800c270:	f000 ffb6 	bl	800d1e0 <UART_CheckIdleState>
 800c274:	4603      	mov	r3, r0
}
 800c276:	4618      	mov	r0, r3
 800c278:	3708      	adds	r7, #8
 800c27a:	46bd      	mov	sp, r7
 800c27c:	bd80      	pop	{r7, pc}
	...

0800c280 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800c280:	b580      	push	{r7, lr}
 800c282:	b08a      	sub	sp, #40	@ 0x28
 800c284:	af00      	add	r7, sp, #0
 800c286:	60f8      	str	r0, [r7, #12]
 800c288:	60b9      	str	r1, [r7, #8]
 800c28a:	4613      	mov	r3, r2
 800c28c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800c28e:	68fb      	ldr	r3, [r7, #12]
 800c290:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c294:	2b20      	cmp	r3, #32
 800c296:	d167      	bne.n	800c368 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800c298:	68bb      	ldr	r3, [r7, #8]
 800c29a:	2b00      	cmp	r3, #0
 800c29c:	d002      	beq.n	800c2a4 <HAL_UART_Transmit_DMA+0x24>
 800c29e:	88fb      	ldrh	r3, [r7, #6]
 800c2a0:	2b00      	cmp	r3, #0
 800c2a2:	d101      	bne.n	800c2a8 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800c2a4:	2301      	movs	r3, #1
 800c2a6:	e060      	b.n	800c36a <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 800c2a8:	68fb      	ldr	r3, [r7, #12]
 800c2aa:	68ba      	ldr	r2, [r7, #8]
 800c2ac:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800c2ae:	68fb      	ldr	r3, [r7, #12]
 800c2b0:	88fa      	ldrh	r2, [r7, #6]
 800c2b2:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800c2b6:	68fb      	ldr	r3, [r7, #12]
 800c2b8:	88fa      	ldrh	r2, [r7, #6]
 800c2ba:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c2be:	68fb      	ldr	r3, [r7, #12]
 800c2c0:	2200      	movs	r2, #0
 800c2c2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800c2c6:	68fb      	ldr	r3, [r7, #12]
 800c2c8:	2221      	movs	r2, #33	@ 0x21
 800c2ca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 800c2ce:	68fb      	ldr	r3, [r7, #12]
 800c2d0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c2d2:	2b00      	cmp	r3, #0
 800c2d4:	d028      	beq.n	800c328 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800c2d6:	68fb      	ldr	r3, [r7, #12]
 800c2d8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c2da:	4a26      	ldr	r2, [pc, #152]	@ (800c374 <HAL_UART_Transmit_DMA+0xf4>)
 800c2dc:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800c2de:	68fb      	ldr	r3, [r7, #12]
 800c2e0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c2e2:	4a25      	ldr	r2, [pc, #148]	@ (800c378 <HAL_UART_Transmit_DMA+0xf8>)
 800c2e4:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800c2e6:	68fb      	ldr	r3, [r7, #12]
 800c2e8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c2ea:	4a24      	ldr	r2, [pc, #144]	@ (800c37c <HAL_UART_Transmit_DMA+0xfc>)
 800c2ec:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800c2ee:	68fb      	ldr	r3, [r7, #12]
 800c2f0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c2f2:	2200      	movs	r2, #0
 800c2f4:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800c2f6:	68fb      	ldr	r3, [r7, #12]
 800c2f8:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800c2fa:	68fb      	ldr	r3, [r7, #12]
 800c2fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c2fe:	4619      	mov	r1, r3
 800c300:	68fb      	ldr	r3, [r7, #12]
 800c302:	681b      	ldr	r3, [r3, #0]
 800c304:	3328      	adds	r3, #40	@ 0x28
 800c306:	461a      	mov	r2, r3
 800c308:	88fb      	ldrh	r3, [r7, #6]
 800c30a:	f7fc fb81 	bl	8008a10 <HAL_DMA_Start_IT>
 800c30e:	4603      	mov	r3, r0
 800c310:	2b00      	cmp	r3, #0
 800c312:	d009      	beq.n	800c328 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800c314:	68fb      	ldr	r3, [r7, #12]
 800c316:	2210      	movs	r2, #16
 800c318:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800c31c:	68fb      	ldr	r3, [r7, #12]
 800c31e:	2220      	movs	r2, #32
 800c320:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 800c324:	2301      	movs	r3, #1
 800c326:	e020      	b.n	800c36a <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800c328:	68fb      	ldr	r3, [r7, #12]
 800c32a:	681b      	ldr	r3, [r3, #0]
 800c32c:	2240      	movs	r2, #64	@ 0x40
 800c32e:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800c330:	68fb      	ldr	r3, [r7, #12]
 800c332:	681b      	ldr	r3, [r3, #0]
 800c334:	3308      	adds	r3, #8
 800c336:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c338:	697b      	ldr	r3, [r7, #20]
 800c33a:	e853 3f00 	ldrex	r3, [r3]
 800c33e:	613b      	str	r3, [r7, #16]
   return(result);
 800c340:	693b      	ldr	r3, [r7, #16]
 800c342:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c346:	627b      	str	r3, [r7, #36]	@ 0x24
 800c348:	68fb      	ldr	r3, [r7, #12]
 800c34a:	681b      	ldr	r3, [r3, #0]
 800c34c:	3308      	adds	r3, #8
 800c34e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c350:	623a      	str	r2, [r7, #32]
 800c352:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c354:	69f9      	ldr	r1, [r7, #28]
 800c356:	6a3a      	ldr	r2, [r7, #32]
 800c358:	e841 2300 	strex	r3, r2, [r1]
 800c35c:	61bb      	str	r3, [r7, #24]
   return(result);
 800c35e:	69bb      	ldr	r3, [r7, #24]
 800c360:	2b00      	cmp	r3, #0
 800c362:	d1e5      	bne.n	800c330 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 800c364:	2300      	movs	r3, #0
 800c366:	e000      	b.n	800c36a <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800c368:	2302      	movs	r3, #2
  }
}
 800c36a:	4618      	mov	r0, r3
 800c36c:	3728      	adds	r7, #40	@ 0x28
 800c36e:	46bd      	mov	sp, r7
 800c370:	bd80      	pop	{r7, pc}
 800c372:	bf00      	nop
 800c374:	0800d6ab 	.word	0x0800d6ab
 800c378:	0800d745 	.word	0x0800d745
 800c37c:	0800d8cb 	.word	0x0800d8cb

0800c380 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c380:	b580      	push	{r7, lr}
 800c382:	b08a      	sub	sp, #40	@ 0x28
 800c384:	af00      	add	r7, sp, #0
 800c386:	60f8      	str	r0, [r7, #12]
 800c388:	60b9      	str	r1, [r7, #8]
 800c38a:	4613      	mov	r3, r2
 800c38c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800c38e:	68fb      	ldr	r3, [r7, #12]
 800c390:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c394:	2b20      	cmp	r3, #32
 800c396:	d137      	bne.n	800c408 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800c398:	68bb      	ldr	r3, [r7, #8]
 800c39a:	2b00      	cmp	r3, #0
 800c39c:	d002      	beq.n	800c3a4 <HAL_UART_Receive_DMA+0x24>
 800c39e:	88fb      	ldrh	r3, [r7, #6]
 800c3a0:	2b00      	cmp	r3, #0
 800c3a2:	d101      	bne.n	800c3a8 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 800c3a4:	2301      	movs	r3, #1
 800c3a6:	e030      	b.n	800c40a <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c3a8:	68fb      	ldr	r3, [r7, #12]
 800c3aa:	2200      	movs	r2, #0
 800c3ac:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800c3ae:	68fb      	ldr	r3, [r7, #12]
 800c3b0:	681b      	ldr	r3, [r3, #0]
 800c3b2:	4a18      	ldr	r2, [pc, #96]	@ (800c414 <HAL_UART_Receive_DMA+0x94>)
 800c3b4:	4293      	cmp	r3, r2
 800c3b6:	d01f      	beq.n	800c3f8 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800c3b8:	68fb      	ldr	r3, [r7, #12]
 800c3ba:	681b      	ldr	r3, [r3, #0]
 800c3bc:	685b      	ldr	r3, [r3, #4]
 800c3be:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c3c2:	2b00      	cmp	r3, #0
 800c3c4:	d018      	beq.n	800c3f8 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800c3c6:	68fb      	ldr	r3, [r7, #12]
 800c3c8:	681b      	ldr	r3, [r3, #0]
 800c3ca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c3cc:	697b      	ldr	r3, [r7, #20]
 800c3ce:	e853 3f00 	ldrex	r3, [r3]
 800c3d2:	613b      	str	r3, [r7, #16]
   return(result);
 800c3d4:	693b      	ldr	r3, [r7, #16]
 800c3d6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800c3da:	627b      	str	r3, [r7, #36]	@ 0x24
 800c3dc:	68fb      	ldr	r3, [r7, #12]
 800c3de:	681b      	ldr	r3, [r3, #0]
 800c3e0:	461a      	mov	r2, r3
 800c3e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3e4:	623b      	str	r3, [r7, #32]
 800c3e6:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c3e8:	69f9      	ldr	r1, [r7, #28]
 800c3ea:	6a3a      	ldr	r2, [r7, #32]
 800c3ec:	e841 2300 	strex	r3, r2, [r1]
 800c3f0:	61bb      	str	r3, [r7, #24]
   return(result);
 800c3f2:	69bb      	ldr	r3, [r7, #24]
 800c3f4:	2b00      	cmp	r3, #0
 800c3f6:	d1e6      	bne.n	800c3c6 <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800c3f8:	88fb      	ldrh	r3, [r7, #6]
 800c3fa:	461a      	mov	r2, r3
 800c3fc:	68b9      	ldr	r1, [r7, #8]
 800c3fe:	68f8      	ldr	r0, [r7, #12]
 800c400:	f001 f806 	bl	800d410 <UART_Start_Receive_DMA>
 800c404:	4603      	mov	r3, r0
 800c406:	e000      	b.n	800c40a <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800c408:	2302      	movs	r3, #2
  }
}
 800c40a:	4618      	mov	r0, r3
 800c40c:	3728      	adds	r7, #40	@ 0x28
 800c40e:	46bd      	mov	sp, r7
 800c410:	bd80      	pop	{r7, pc}
 800c412:	bf00      	nop
 800c414:	40008000 	.word	0x40008000

0800c418 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800c418:	b580      	push	{r7, lr}
 800c41a:	b0ba      	sub	sp, #232	@ 0xe8
 800c41c:	af00      	add	r7, sp, #0
 800c41e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800c420:	687b      	ldr	r3, [r7, #4]
 800c422:	681b      	ldr	r3, [r3, #0]
 800c424:	69db      	ldr	r3, [r3, #28]
 800c426:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800c42a:	687b      	ldr	r3, [r7, #4]
 800c42c:	681b      	ldr	r3, [r3, #0]
 800c42e:	681b      	ldr	r3, [r3, #0]
 800c430:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800c434:	687b      	ldr	r3, [r7, #4]
 800c436:	681b      	ldr	r3, [r3, #0]
 800c438:	689b      	ldr	r3, [r3, #8]
 800c43a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800c43e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800c442:	f640 030f 	movw	r3, #2063	@ 0x80f
 800c446:	4013      	ands	r3, r2
 800c448:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800c44c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800c450:	2b00      	cmp	r3, #0
 800c452:	d11b      	bne.n	800c48c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800c454:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c458:	f003 0320 	and.w	r3, r3, #32
 800c45c:	2b00      	cmp	r3, #0
 800c45e:	d015      	beq.n	800c48c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800c460:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c464:	f003 0320 	and.w	r3, r3, #32
 800c468:	2b00      	cmp	r3, #0
 800c46a:	d105      	bne.n	800c478 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800c46c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c470:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c474:	2b00      	cmp	r3, #0
 800c476:	d009      	beq.n	800c48c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800c478:	687b      	ldr	r3, [r7, #4]
 800c47a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c47c:	2b00      	cmp	r3, #0
 800c47e:	f000 8300 	beq.w	800ca82 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c486:	6878      	ldr	r0, [r7, #4]
 800c488:	4798      	blx	r3
      }
      return;
 800c48a:	e2fa      	b.n	800ca82 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800c48c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800c490:	2b00      	cmp	r3, #0
 800c492:	f000 8123 	beq.w	800c6dc <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800c496:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800c49a:	4b8d      	ldr	r3, [pc, #564]	@ (800c6d0 <HAL_UART_IRQHandler+0x2b8>)
 800c49c:	4013      	ands	r3, r2
 800c49e:	2b00      	cmp	r3, #0
 800c4a0:	d106      	bne.n	800c4b0 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800c4a2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800c4a6:	4b8b      	ldr	r3, [pc, #556]	@ (800c6d4 <HAL_UART_IRQHandler+0x2bc>)
 800c4a8:	4013      	ands	r3, r2
 800c4aa:	2b00      	cmp	r3, #0
 800c4ac:	f000 8116 	beq.w	800c6dc <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800c4b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c4b4:	f003 0301 	and.w	r3, r3, #1
 800c4b8:	2b00      	cmp	r3, #0
 800c4ba:	d011      	beq.n	800c4e0 <HAL_UART_IRQHandler+0xc8>
 800c4bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c4c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c4c4:	2b00      	cmp	r3, #0
 800c4c6:	d00b      	beq.n	800c4e0 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800c4c8:	687b      	ldr	r3, [r7, #4]
 800c4ca:	681b      	ldr	r3, [r3, #0]
 800c4cc:	2201      	movs	r2, #1
 800c4ce:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800c4d0:	687b      	ldr	r3, [r7, #4]
 800c4d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c4d6:	f043 0201 	orr.w	r2, r3, #1
 800c4da:	687b      	ldr	r3, [r7, #4]
 800c4dc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c4e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c4e4:	f003 0302 	and.w	r3, r3, #2
 800c4e8:	2b00      	cmp	r3, #0
 800c4ea:	d011      	beq.n	800c510 <HAL_UART_IRQHandler+0xf8>
 800c4ec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c4f0:	f003 0301 	and.w	r3, r3, #1
 800c4f4:	2b00      	cmp	r3, #0
 800c4f6:	d00b      	beq.n	800c510 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800c4f8:	687b      	ldr	r3, [r7, #4]
 800c4fa:	681b      	ldr	r3, [r3, #0]
 800c4fc:	2202      	movs	r2, #2
 800c4fe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800c500:	687b      	ldr	r3, [r7, #4]
 800c502:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c506:	f043 0204 	orr.w	r2, r3, #4
 800c50a:	687b      	ldr	r3, [r7, #4]
 800c50c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c510:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c514:	f003 0304 	and.w	r3, r3, #4
 800c518:	2b00      	cmp	r3, #0
 800c51a:	d011      	beq.n	800c540 <HAL_UART_IRQHandler+0x128>
 800c51c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c520:	f003 0301 	and.w	r3, r3, #1
 800c524:	2b00      	cmp	r3, #0
 800c526:	d00b      	beq.n	800c540 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800c528:	687b      	ldr	r3, [r7, #4]
 800c52a:	681b      	ldr	r3, [r3, #0]
 800c52c:	2204      	movs	r2, #4
 800c52e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800c530:	687b      	ldr	r3, [r7, #4]
 800c532:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c536:	f043 0202 	orr.w	r2, r3, #2
 800c53a:	687b      	ldr	r3, [r7, #4]
 800c53c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800c540:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c544:	f003 0308 	and.w	r3, r3, #8
 800c548:	2b00      	cmp	r3, #0
 800c54a:	d017      	beq.n	800c57c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800c54c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c550:	f003 0320 	and.w	r3, r3, #32
 800c554:	2b00      	cmp	r3, #0
 800c556:	d105      	bne.n	800c564 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800c558:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800c55c:	4b5c      	ldr	r3, [pc, #368]	@ (800c6d0 <HAL_UART_IRQHandler+0x2b8>)
 800c55e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800c560:	2b00      	cmp	r3, #0
 800c562:	d00b      	beq.n	800c57c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800c564:	687b      	ldr	r3, [r7, #4]
 800c566:	681b      	ldr	r3, [r3, #0]
 800c568:	2208      	movs	r2, #8
 800c56a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800c56c:	687b      	ldr	r3, [r7, #4]
 800c56e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c572:	f043 0208 	orr.w	r2, r3, #8
 800c576:	687b      	ldr	r3, [r7, #4]
 800c578:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800c57c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c580:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c584:	2b00      	cmp	r3, #0
 800c586:	d012      	beq.n	800c5ae <HAL_UART_IRQHandler+0x196>
 800c588:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c58c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800c590:	2b00      	cmp	r3, #0
 800c592:	d00c      	beq.n	800c5ae <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c594:	687b      	ldr	r3, [r7, #4]
 800c596:	681b      	ldr	r3, [r3, #0]
 800c598:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800c59c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800c59e:	687b      	ldr	r3, [r7, #4]
 800c5a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c5a4:	f043 0220 	orr.w	r2, r3, #32
 800c5a8:	687b      	ldr	r3, [r7, #4]
 800c5aa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800c5ae:	687b      	ldr	r3, [r7, #4]
 800c5b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c5b4:	2b00      	cmp	r3, #0
 800c5b6:	f000 8266 	beq.w	800ca86 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800c5ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c5be:	f003 0320 	and.w	r3, r3, #32
 800c5c2:	2b00      	cmp	r3, #0
 800c5c4:	d013      	beq.n	800c5ee <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800c5c6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c5ca:	f003 0320 	and.w	r3, r3, #32
 800c5ce:	2b00      	cmp	r3, #0
 800c5d0:	d105      	bne.n	800c5de <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800c5d2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c5d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c5da:	2b00      	cmp	r3, #0
 800c5dc:	d007      	beq.n	800c5ee <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800c5de:	687b      	ldr	r3, [r7, #4]
 800c5e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c5e2:	2b00      	cmp	r3, #0
 800c5e4:	d003      	beq.n	800c5ee <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800c5e6:	687b      	ldr	r3, [r7, #4]
 800c5e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c5ea:	6878      	ldr	r0, [r7, #4]
 800c5ec:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800c5ee:	687b      	ldr	r3, [r7, #4]
 800c5f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c5f4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800c5f8:	687b      	ldr	r3, [r7, #4]
 800c5fa:	681b      	ldr	r3, [r3, #0]
 800c5fc:	689b      	ldr	r3, [r3, #8]
 800c5fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c602:	2b40      	cmp	r3, #64	@ 0x40
 800c604:	d005      	beq.n	800c612 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800c606:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800c60a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800c60e:	2b00      	cmp	r3, #0
 800c610:	d054      	beq.n	800c6bc <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800c612:	6878      	ldr	r0, [r7, #4]
 800c614:	f000 ffe3 	bl	800d5de <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c618:	687b      	ldr	r3, [r7, #4]
 800c61a:	681b      	ldr	r3, [r3, #0]
 800c61c:	689b      	ldr	r3, [r3, #8]
 800c61e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c622:	2b40      	cmp	r3, #64	@ 0x40
 800c624:	d146      	bne.n	800c6b4 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c626:	687b      	ldr	r3, [r7, #4]
 800c628:	681b      	ldr	r3, [r3, #0]
 800c62a:	3308      	adds	r3, #8
 800c62c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c630:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800c634:	e853 3f00 	ldrex	r3, [r3]
 800c638:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800c63c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800c640:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c644:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800c648:	687b      	ldr	r3, [r7, #4]
 800c64a:	681b      	ldr	r3, [r3, #0]
 800c64c:	3308      	adds	r3, #8
 800c64e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800c652:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800c656:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c65a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800c65e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800c662:	e841 2300 	strex	r3, r2, [r1]
 800c666:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800c66a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800c66e:	2b00      	cmp	r3, #0
 800c670:	d1d9      	bne.n	800c626 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800c672:	687b      	ldr	r3, [r7, #4]
 800c674:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c678:	2b00      	cmp	r3, #0
 800c67a:	d017      	beq.n	800c6ac <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800c67c:	687b      	ldr	r3, [r7, #4]
 800c67e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c682:	4a15      	ldr	r2, [pc, #84]	@ (800c6d8 <HAL_UART_IRQHandler+0x2c0>)
 800c684:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800c686:	687b      	ldr	r3, [r7, #4]
 800c688:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c68c:	4618      	mov	r0, r3
 800c68e:	f7fc fa93 	bl	8008bb8 <HAL_DMA_Abort_IT>
 800c692:	4603      	mov	r3, r0
 800c694:	2b00      	cmp	r3, #0
 800c696:	d019      	beq.n	800c6cc <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800c698:	687b      	ldr	r3, [r7, #4]
 800c69a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c69e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c6a0:	687a      	ldr	r2, [r7, #4]
 800c6a2:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800c6a6:	4610      	mov	r0, r2
 800c6a8:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c6aa:	e00f      	b.n	800c6cc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800c6ac:	6878      	ldr	r0, [r7, #4]
 800c6ae:	f000 fa13 	bl	800cad8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c6b2:	e00b      	b.n	800c6cc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800c6b4:	6878      	ldr	r0, [r7, #4]
 800c6b6:	f000 fa0f 	bl	800cad8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c6ba:	e007      	b.n	800c6cc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800c6bc:	6878      	ldr	r0, [r7, #4]
 800c6be:	f000 fa0b 	bl	800cad8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c6c2:	687b      	ldr	r3, [r7, #4]
 800c6c4:	2200      	movs	r2, #0
 800c6c6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800c6ca:	e1dc      	b.n	800ca86 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c6cc:	bf00      	nop
    return;
 800c6ce:	e1da      	b.n	800ca86 <HAL_UART_IRQHandler+0x66e>
 800c6d0:	10000001 	.word	0x10000001
 800c6d4:	04000120 	.word	0x04000120
 800c6d8:	0800d94b 	.word	0x0800d94b

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c6dc:	687b      	ldr	r3, [r7, #4]
 800c6de:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c6e0:	2b01      	cmp	r3, #1
 800c6e2:	f040 8170 	bne.w	800c9c6 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800c6e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c6ea:	f003 0310 	and.w	r3, r3, #16
 800c6ee:	2b00      	cmp	r3, #0
 800c6f0:	f000 8169 	beq.w	800c9c6 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800c6f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c6f8:	f003 0310 	and.w	r3, r3, #16
 800c6fc:	2b00      	cmp	r3, #0
 800c6fe:	f000 8162 	beq.w	800c9c6 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c702:	687b      	ldr	r3, [r7, #4]
 800c704:	681b      	ldr	r3, [r3, #0]
 800c706:	2210      	movs	r2, #16
 800c708:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c70a:	687b      	ldr	r3, [r7, #4]
 800c70c:	681b      	ldr	r3, [r3, #0]
 800c70e:	689b      	ldr	r3, [r3, #8]
 800c710:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c714:	2b40      	cmp	r3, #64	@ 0x40
 800c716:	f040 80d8 	bne.w	800c8ca <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800c71a:	687b      	ldr	r3, [r7, #4]
 800c71c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c720:	681b      	ldr	r3, [r3, #0]
 800c722:	685b      	ldr	r3, [r3, #4]
 800c724:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800c728:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800c72c:	2b00      	cmp	r3, #0
 800c72e:	f000 80af 	beq.w	800c890 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800c732:	687b      	ldr	r3, [r7, #4]
 800c734:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c738:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800c73c:	429a      	cmp	r2, r3
 800c73e:	f080 80a7 	bcs.w	800c890 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800c742:	687b      	ldr	r3, [r7, #4]
 800c744:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800c748:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800c74c:	687b      	ldr	r3, [r7, #4]
 800c74e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c752:	681b      	ldr	r3, [r3, #0]
 800c754:	681b      	ldr	r3, [r3, #0]
 800c756:	f003 0320 	and.w	r3, r3, #32
 800c75a:	2b00      	cmp	r3, #0
 800c75c:	f040 8087 	bne.w	800c86e <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c760:	687b      	ldr	r3, [r7, #4]
 800c762:	681b      	ldr	r3, [r3, #0]
 800c764:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c768:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800c76c:	e853 3f00 	ldrex	r3, [r3]
 800c770:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800c774:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c778:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c77c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800c780:	687b      	ldr	r3, [r7, #4]
 800c782:	681b      	ldr	r3, [r3, #0]
 800c784:	461a      	mov	r2, r3
 800c786:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800c78a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800c78e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c792:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800c796:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800c79a:	e841 2300 	strex	r3, r2, [r1]
 800c79e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800c7a2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800c7a6:	2b00      	cmp	r3, #0
 800c7a8:	d1da      	bne.n	800c760 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c7aa:	687b      	ldr	r3, [r7, #4]
 800c7ac:	681b      	ldr	r3, [r3, #0]
 800c7ae:	3308      	adds	r3, #8
 800c7b0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c7b2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c7b4:	e853 3f00 	ldrex	r3, [r3]
 800c7b8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800c7ba:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c7bc:	f023 0301 	bic.w	r3, r3, #1
 800c7c0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800c7c4:	687b      	ldr	r3, [r7, #4]
 800c7c6:	681b      	ldr	r3, [r3, #0]
 800c7c8:	3308      	adds	r3, #8
 800c7ca:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800c7ce:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800c7d2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c7d4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800c7d6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800c7da:	e841 2300 	strex	r3, r2, [r1]
 800c7de:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800c7e0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c7e2:	2b00      	cmp	r3, #0
 800c7e4:	d1e1      	bne.n	800c7aa <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c7e6:	687b      	ldr	r3, [r7, #4]
 800c7e8:	681b      	ldr	r3, [r3, #0]
 800c7ea:	3308      	adds	r3, #8
 800c7ec:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c7ee:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c7f0:	e853 3f00 	ldrex	r3, [r3]
 800c7f4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800c7f6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c7f8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c7fc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800c800:	687b      	ldr	r3, [r7, #4]
 800c802:	681b      	ldr	r3, [r3, #0]
 800c804:	3308      	adds	r3, #8
 800c806:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800c80a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800c80c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c80e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800c810:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800c812:	e841 2300 	strex	r3, r2, [r1]
 800c816:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800c818:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c81a:	2b00      	cmp	r3, #0
 800c81c:	d1e3      	bne.n	800c7e6 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800c81e:	687b      	ldr	r3, [r7, #4]
 800c820:	2220      	movs	r2, #32
 800c822:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c826:	687b      	ldr	r3, [r7, #4]
 800c828:	2200      	movs	r2, #0
 800c82a:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c82c:	687b      	ldr	r3, [r7, #4]
 800c82e:	681b      	ldr	r3, [r3, #0]
 800c830:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c832:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c834:	e853 3f00 	ldrex	r3, [r3]
 800c838:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800c83a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c83c:	f023 0310 	bic.w	r3, r3, #16
 800c840:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800c844:	687b      	ldr	r3, [r7, #4]
 800c846:	681b      	ldr	r3, [r3, #0]
 800c848:	461a      	mov	r2, r3
 800c84a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c84e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c850:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c852:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800c854:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c856:	e841 2300 	strex	r3, r2, [r1]
 800c85a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800c85c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c85e:	2b00      	cmp	r3, #0
 800c860:	d1e4      	bne.n	800c82c <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800c862:	687b      	ldr	r3, [r7, #4]
 800c864:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c868:	4618      	mov	r0, r3
 800c86a:	f7fc f94c 	bl	8008b06 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800c86e:	687b      	ldr	r3, [r7, #4]
 800c870:	2202      	movs	r2, #2
 800c872:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800c874:	687b      	ldr	r3, [r7, #4]
 800c876:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800c87a:	687b      	ldr	r3, [r7, #4]
 800c87c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c880:	b29b      	uxth	r3, r3
 800c882:	1ad3      	subs	r3, r2, r3
 800c884:	b29b      	uxth	r3, r3
 800c886:	4619      	mov	r1, r3
 800c888:	6878      	ldr	r0, [r7, #4]
 800c88a:	f000 f92f 	bl	800caec <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800c88e:	e0fc      	b.n	800ca8a <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800c890:	687b      	ldr	r3, [r7, #4]
 800c892:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c896:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800c89a:	429a      	cmp	r2, r3
 800c89c:	f040 80f5 	bne.w	800ca8a <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800c8a0:	687b      	ldr	r3, [r7, #4]
 800c8a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c8a6:	681b      	ldr	r3, [r3, #0]
 800c8a8:	681b      	ldr	r3, [r3, #0]
 800c8aa:	f003 0320 	and.w	r3, r3, #32
 800c8ae:	2b20      	cmp	r3, #32
 800c8b0:	f040 80eb 	bne.w	800ca8a <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800c8b4:	687b      	ldr	r3, [r7, #4]
 800c8b6:	2202      	movs	r2, #2
 800c8b8:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c8ba:	687b      	ldr	r3, [r7, #4]
 800c8bc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c8c0:	4619      	mov	r1, r3
 800c8c2:	6878      	ldr	r0, [r7, #4]
 800c8c4:	f000 f912 	bl	800caec <HAL_UARTEx_RxEventCallback>
      return;
 800c8c8:	e0df      	b.n	800ca8a <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800c8ca:	687b      	ldr	r3, [r7, #4]
 800c8cc:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800c8d0:	687b      	ldr	r3, [r7, #4]
 800c8d2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c8d6:	b29b      	uxth	r3, r3
 800c8d8:	1ad3      	subs	r3, r2, r3
 800c8da:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800c8de:	687b      	ldr	r3, [r7, #4]
 800c8e0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c8e4:	b29b      	uxth	r3, r3
 800c8e6:	2b00      	cmp	r3, #0
 800c8e8:	f000 80d1 	beq.w	800ca8e <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 800c8ec:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800c8f0:	2b00      	cmp	r3, #0
 800c8f2:	f000 80cc 	beq.w	800ca8e <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c8f6:	687b      	ldr	r3, [r7, #4]
 800c8f8:	681b      	ldr	r3, [r3, #0]
 800c8fa:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c8fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c8fe:	e853 3f00 	ldrex	r3, [r3]
 800c902:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c904:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c906:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c90a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800c90e:	687b      	ldr	r3, [r7, #4]
 800c910:	681b      	ldr	r3, [r3, #0]
 800c912:	461a      	mov	r2, r3
 800c914:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800c918:	647b      	str	r3, [r7, #68]	@ 0x44
 800c91a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c91c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c91e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c920:	e841 2300 	strex	r3, r2, [r1]
 800c924:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c926:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c928:	2b00      	cmp	r3, #0
 800c92a:	d1e4      	bne.n	800c8f6 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c92c:	687b      	ldr	r3, [r7, #4]
 800c92e:	681b      	ldr	r3, [r3, #0]
 800c930:	3308      	adds	r3, #8
 800c932:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c934:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c936:	e853 3f00 	ldrex	r3, [r3]
 800c93a:	623b      	str	r3, [r7, #32]
   return(result);
 800c93c:	6a3b      	ldr	r3, [r7, #32]
 800c93e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c942:	f023 0301 	bic.w	r3, r3, #1
 800c946:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800c94a:	687b      	ldr	r3, [r7, #4]
 800c94c:	681b      	ldr	r3, [r3, #0]
 800c94e:	3308      	adds	r3, #8
 800c950:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800c954:	633a      	str	r2, [r7, #48]	@ 0x30
 800c956:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c958:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c95a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c95c:	e841 2300 	strex	r3, r2, [r1]
 800c960:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c962:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c964:	2b00      	cmp	r3, #0
 800c966:	d1e1      	bne.n	800c92c <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800c968:	687b      	ldr	r3, [r7, #4]
 800c96a:	2220      	movs	r2, #32
 800c96c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c970:	687b      	ldr	r3, [r7, #4]
 800c972:	2200      	movs	r2, #0
 800c974:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800c976:	687b      	ldr	r3, [r7, #4]
 800c978:	2200      	movs	r2, #0
 800c97a:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c97c:	687b      	ldr	r3, [r7, #4]
 800c97e:	681b      	ldr	r3, [r3, #0]
 800c980:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c982:	693b      	ldr	r3, [r7, #16]
 800c984:	e853 3f00 	ldrex	r3, [r3]
 800c988:	60fb      	str	r3, [r7, #12]
   return(result);
 800c98a:	68fb      	ldr	r3, [r7, #12]
 800c98c:	f023 0310 	bic.w	r3, r3, #16
 800c990:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800c994:	687b      	ldr	r3, [r7, #4]
 800c996:	681b      	ldr	r3, [r3, #0]
 800c998:	461a      	mov	r2, r3
 800c99a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800c99e:	61fb      	str	r3, [r7, #28]
 800c9a0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c9a2:	69b9      	ldr	r1, [r7, #24]
 800c9a4:	69fa      	ldr	r2, [r7, #28]
 800c9a6:	e841 2300 	strex	r3, r2, [r1]
 800c9aa:	617b      	str	r3, [r7, #20]
   return(result);
 800c9ac:	697b      	ldr	r3, [r7, #20]
 800c9ae:	2b00      	cmp	r3, #0
 800c9b0:	d1e4      	bne.n	800c97c <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800c9b2:	687b      	ldr	r3, [r7, #4]
 800c9b4:	2202      	movs	r2, #2
 800c9b6:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800c9b8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800c9bc:	4619      	mov	r1, r3
 800c9be:	6878      	ldr	r0, [r7, #4]
 800c9c0:	f000 f894 	bl	800caec <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800c9c4:	e063      	b.n	800ca8e <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800c9c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c9ca:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800c9ce:	2b00      	cmp	r3, #0
 800c9d0:	d00e      	beq.n	800c9f0 <HAL_UART_IRQHandler+0x5d8>
 800c9d2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c9d6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c9da:	2b00      	cmp	r3, #0
 800c9dc:	d008      	beq.n	800c9f0 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800c9de:	687b      	ldr	r3, [r7, #4]
 800c9e0:	681b      	ldr	r3, [r3, #0]
 800c9e2:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800c9e6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800c9e8:	6878      	ldr	r0, [r7, #4]
 800c9ea:	f000 ffeb 	bl	800d9c4 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800c9ee:	e051      	b.n	800ca94 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800c9f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c9f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c9f8:	2b00      	cmp	r3, #0
 800c9fa:	d014      	beq.n	800ca26 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800c9fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ca00:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ca04:	2b00      	cmp	r3, #0
 800ca06:	d105      	bne.n	800ca14 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800ca08:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ca0c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ca10:	2b00      	cmp	r3, #0
 800ca12:	d008      	beq.n	800ca26 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 800ca14:	687b      	ldr	r3, [r7, #4]
 800ca16:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ca18:	2b00      	cmp	r3, #0
 800ca1a:	d03a      	beq.n	800ca92 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 800ca1c:	687b      	ldr	r3, [r7, #4]
 800ca1e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ca20:	6878      	ldr	r0, [r7, #4]
 800ca22:	4798      	blx	r3
    }
    return;
 800ca24:	e035      	b.n	800ca92 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800ca26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ca2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ca2e:	2b00      	cmp	r3, #0
 800ca30:	d009      	beq.n	800ca46 <HAL_UART_IRQHandler+0x62e>
 800ca32:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ca36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ca3a:	2b00      	cmp	r3, #0
 800ca3c:	d003      	beq.n	800ca46 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800ca3e:	6878      	ldr	r0, [r7, #4]
 800ca40:	f000 ff95 	bl	800d96e <UART_EndTransmit_IT>
    return;
 800ca44:	e026      	b.n	800ca94 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800ca46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ca4a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ca4e:	2b00      	cmp	r3, #0
 800ca50:	d009      	beq.n	800ca66 <HAL_UART_IRQHandler+0x64e>
 800ca52:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ca56:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800ca5a:	2b00      	cmp	r3, #0
 800ca5c:	d003      	beq.n	800ca66 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800ca5e:	6878      	ldr	r0, [r7, #4]
 800ca60:	f000 ffc4 	bl	800d9ec <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ca64:	e016      	b.n	800ca94 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800ca66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ca6a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800ca6e:	2b00      	cmp	r3, #0
 800ca70:	d010      	beq.n	800ca94 <HAL_UART_IRQHandler+0x67c>
 800ca72:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ca76:	2b00      	cmp	r3, #0
 800ca78:	da0c      	bge.n	800ca94 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800ca7a:	6878      	ldr	r0, [r7, #4]
 800ca7c:	f000 ffac 	bl	800d9d8 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ca80:	e008      	b.n	800ca94 <HAL_UART_IRQHandler+0x67c>
      return;
 800ca82:	bf00      	nop
 800ca84:	e006      	b.n	800ca94 <HAL_UART_IRQHandler+0x67c>
    return;
 800ca86:	bf00      	nop
 800ca88:	e004      	b.n	800ca94 <HAL_UART_IRQHandler+0x67c>
      return;
 800ca8a:	bf00      	nop
 800ca8c:	e002      	b.n	800ca94 <HAL_UART_IRQHandler+0x67c>
      return;
 800ca8e:	bf00      	nop
 800ca90:	e000      	b.n	800ca94 <HAL_UART_IRQHandler+0x67c>
    return;
 800ca92:	bf00      	nop
  }
}
 800ca94:	37e8      	adds	r7, #232	@ 0xe8
 800ca96:	46bd      	mov	sp, r7
 800ca98:	bd80      	pop	{r7, pc}
 800ca9a:	bf00      	nop

0800ca9c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800ca9c:	b480      	push	{r7}
 800ca9e:	b083      	sub	sp, #12
 800caa0:	af00      	add	r7, sp, #0
 800caa2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800caa4:	bf00      	nop
 800caa6:	370c      	adds	r7, #12
 800caa8:	46bd      	mov	sp, r7
 800caaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caae:	4770      	bx	lr

0800cab0 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800cab0:	b480      	push	{r7}
 800cab2:	b083      	sub	sp, #12
 800cab4:	af00      	add	r7, sp, #0
 800cab6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800cab8:	bf00      	nop
 800caba:	370c      	adds	r7, #12
 800cabc:	46bd      	mov	sp, r7
 800cabe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cac2:	4770      	bx	lr

0800cac4 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800cac4:	b480      	push	{r7}
 800cac6:	b083      	sub	sp, #12
 800cac8:	af00      	add	r7, sp, #0
 800caca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800cacc:	bf00      	nop
 800cace:	370c      	adds	r7, #12
 800cad0:	46bd      	mov	sp, r7
 800cad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cad6:	4770      	bx	lr

0800cad8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800cad8:	b480      	push	{r7}
 800cada:	b083      	sub	sp, #12
 800cadc:	af00      	add	r7, sp, #0
 800cade:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800cae0:	bf00      	nop
 800cae2:	370c      	adds	r7, #12
 800cae4:	46bd      	mov	sp, r7
 800cae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caea:	4770      	bx	lr

0800caec <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800caec:	b480      	push	{r7}
 800caee:	b083      	sub	sp, #12
 800caf0:	af00      	add	r7, sp, #0
 800caf2:	6078      	str	r0, [r7, #4]
 800caf4:	460b      	mov	r3, r1
 800caf6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800caf8:	bf00      	nop
 800cafa:	370c      	adds	r7, #12
 800cafc:	46bd      	mov	sp, r7
 800cafe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb02:	4770      	bx	lr

0800cb04 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800cb04:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800cb08:	b08c      	sub	sp, #48	@ 0x30
 800cb0a:	af00      	add	r7, sp, #0
 800cb0c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800cb0e:	2300      	movs	r3, #0
 800cb10:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800cb14:	697b      	ldr	r3, [r7, #20]
 800cb16:	689a      	ldr	r2, [r3, #8]
 800cb18:	697b      	ldr	r3, [r7, #20]
 800cb1a:	691b      	ldr	r3, [r3, #16]
 800cb1c:	431a      	orrs	r2, r3
 800cb1e:	697b      	ldr	r3, [r7, #20]
 800cb20:	695b      	ldr	r3, [r3, #20]
 800cb22:	431a      	orrs	r2, r3
 800cb24:	697b      	ldr	r3, [r7, #20]
 800cb26:	69db      	ldr	r3, [r3, #28]
 800cb28:	4313      	orrs	r3, r2
 800cb2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800cb2c:	697b      	ldr	r3, [r7, #20]
 800cb2e:	681b      	ldr	r3, [r3, #0]
 800cb30:	681a      	ldr	r2, [r3, #0]
 800cb32:	4bab      	ldr	r3, [pc, #684]	@ (800cde0 <UART_SetConfig+0x2dc>)
 800cb34:	4013      	ands	r3, r2
 800cb36:	697a      	ldr	r2, [r7, #20]
 800cb38:	6812      	ldr	r2, [r2, #0]
 800cb3a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800cb3c:	430b      	orrs	r3, r1
 800cb3e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800cb40:	697b      	ldr	r3, [r7, #20]
 800cb42:	681b      	ldr	r3, [r3, #0]
 800cb44:	685b      	ldr	r3, [r3, #4]
 800cb46:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800cb4a:	697b      	ldr	r3, [r7, #20]
 800cb4c:	68da      	ldr	r2, [r3, #12]
 800cb4e:	697b      	ldr	r3, [r7, #20]
 800cb50:	681b      	ldr	r3, [r3, #0]
 800cb52:	430a      	orrs	r2, r1
 800cb54:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800cb56:	697b      	ldr	r3, [r7, #20]
 800cb58:	699b      	ldr	r3, [r3, #24]
 800cb5a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800cb5c:	697b      	ldr	r3, [r7, #20]
 800cb5e:	681b      	ldr	r3, [r3, #0]
 800cb60:	4aa0      	ldr	r2, [pc, #640]	@ (800cde4 <UART_SetConfig+0x2e0>)
 800cb62:	4293      	cmp	r3, r2
 800cb64:	d004      	beq.n	800cb70 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800cb66:	697b      	ldr	r3, [r7, #20]
 800cb68:	6a1b      	ldr	r3, [r3, #32]
 800cb6a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cb6c:	4313      	orrs	r3, r2
 800cb6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800cb70:	697b      	ldr	r3, [r7, #20]
 800cb72:	681b      	ldr	r3, [r3, #0]
 800cb74:	689b      	ldr	r3, [r3, #8]
 800cb76:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800cb7a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800cb7e:	697a      	ldr	r2, [r7, #20]
 800cb80:	6812      	ldr	r2, [r2, #0]
 800cb82:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800cb84:	430b      	orrs	r3, r1
 800cb86:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800cb88:	697b      	ldr	r3, [r7, #20]
 800cb8a:	681b      	ldr	r3, [r3, #0]
 800cb8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cb8e:	f023 010f 	bic.w	r1, r3, #15
 800cb92:	697b      	ldr	r3, [r7, #20]
 800cb94:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800cb96:	697b      	ldr	r3, [r7, #20]
 800cb98:	681b      	ldr	r3, [r3, #0]
 800cb9a:	430a      	orrs	r2, r1
 800cb9c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800cb9e:	697b      	ldr	r3, [r7, #20]
 800cba0:	681b      	ldr	r3, [r3, #0]
 800cba2:	4a91      	ldr	r2, [pc, #580]	@ (800cde8 <UART_SetConfig+0x2e4>)
 800cba4:	4293      	cmp	r3, r2
 800cba6:	d125      	bne.n	800cbf4 <UART_SetConfig+0xf0>
 800cba8:	4b90      	ldr	r3, [pc, #576]	@ (800cdec <UART_SetConfig+0x2e8>)
 800cbaa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cbae:	f003 0303 	and.w	r3, r3, #3
 800cbb2:	2b03      	cmp	r3, #3
 800cbb4:	d81a      	bhi.n	800cbec <UART_SetConfig+0xe8>
 800cbb6:	a201      	add	r2, pc, #4	@ (adr r2, 800cbbc <UART_SetConfig+0xb8>)
 800cbb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cbbc:	0800cbcd 	.word	0x0800cbcd
 800cbc0:	0800cbdd 	.word	0x0800cbdd
 800cbc4:	0800cbd5 	.word	0x0800cbd5
 800cbc8:	0800cbe5 	.word	0x0800cbe5
 800cbcc:	2301      	movs	r3, #1
 800cbce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cbd2:	e0d6      	b.n	800cd82 <UART_SetConfig+0x27e>
 800cbd4:	2302      	movs	r3, #2
 800cbd6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cbda:	e0d2      	b.n	800cd82 <UART_SetConfig+0x27e>
 800cbdc:	2304      	movs	r3, #4
 800cbde:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cbe2:	e0ce      	b.n	800cd82 <UART_SetConfig+0x27e>
 800cbe4:	2308      	movs	r3, #8
 800cbe6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cbea:	e0ca      	b.n	800cd82 <UART_SetConfig+0x27e>
 800cbec:	2310      	movs	r3, #16
 800cbee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cbf2:	e0c6      	b.n	800cd82 <UART_SetConfig+0x27e>
 800cbf4:	697b      	ldr	r3, [r7, #20]
 800cbf6:	681b      	ldr	r3, [r3, #0]
 800cbf8:	4a7d      	ldr	r2, [pc, #500]	@ (800cdf0 <UART_SetConfig+0x2ec>)
 800cbfa:	4293      	cmp	r3, r2
 800cbfc:	d138      	bne.n	800cc70 <UART_SetConfig+0x16c>
 800cbfe:	4b7b      	ldr	r3, [pc, #492]	@ (800cdec <UART_SetConfig+0x2e8>)
 800cc00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cc04:	f003 030c 	and.w	r3, r3, #12
 800cc08:	2b0c      	cmp	r3, #12
 800cc0a:	d82d      	bhi.n	800cc68 <UART_SetConfig+0x164>
 800cc0c:	a201      	add	r2, pc, #4	@ (adr r2, 800cc14 <UART_SetConfig+0x110>)
 800cc0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cc12:	bf00      	nop
 800cc14:	0800cc49 	.word	0x0800cc49
 800cc18:	0800cc69 	.word	0x0800cc69
 800cc1c:	0800cc69 	.word	0x0800cc69
 800cc20:	0800cc69 	.word	0x0800cc69
 800cc24:	0800cc59 	.word	0x0800cc59
 800cc28:	0800cc69 	.word	0x0800cc69
 800cc2c:	0800cc69 	.word	0x0800cc69
 800cc30:	0800cc69 	.word	0x0800cc69
 800cc34:	0800cc51 	.word	0x0800cc51
 800cc38:	0800cc69 	.word	0x0800cc69
 800cc3c:	0800cc69 	.word	0x0800cc69
 800cc40:	0800cc69 	.word	0x0800cc69
 800cc44:	0800cc61 	.word	0x0800cc61
 800cc48:	2300      	movs	r3, #0
 800cc4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cc4e:	e098      	b.n	800cd82 <UART_SetConfig+0x27e>
 800cc50:	2302      	movs	r3, #2
 800cc52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cc56:	e094      	b.n	800cd82 <UART_SetConfig+0x27e>
 800cc58:	2304      	movs	r3, #4
 800cc5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cc5e:	e090      	b.n	800cd82 <UART_SetConfig+0x27e>
 800cc60:	2308      	movs	r3, #8
 800cc62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cc66:	e08c      	b.n	800cd82 <UART_SetConfig+0x27e>
 800cc68:	2310      	movs	r3, #16
 800cc6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cc6e:	e088      	b.n	800cd82 <UART_SetConfig+0x27e>
 800cc70:	697b      	ldr	r3, [r7, #20]
 800cc72:	681b      	ldr	r3, [r3, #0]
 800cc74:	4a5f      	ldr	r2, [pc, #380]	@ (800cdf4 <UART_SetConfig+0x2f0>)
 800cc76:	4293      	cmp	r3, r2
 800cc78:	d125      	bne.n	800ccc6 <UART_SetConfig+0x1c2>
 800cc7a:	4b5c      	ldr	r3, [pc, #368]	@ (800cdec <UART_SetConfig+0x2e8>)
 800cc7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cc80:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800cc84:	2b30      	cmp	r3, #48	@ 0x30
 800cc86:	d016      	beq.n	800ccb6 <UART_SetConfig+0x1b2>
 800cc88:	2b30      	cmp	r3, #48	@ 0x30
 800cc8a:	d818      	bhi.n	800ccbe <UART_SetConfig+0x1ba>
 800cc8c:	2b20      	cmp	r3, #32
 800cc8e:	d00a      	beq.n	800cca6 <UART_SetConfig+0x1a2>
 800cc90:	2b20      	cmp	r3, #32
 800cc92:	d814      	bhi.n	800ccbe <UART_SetConfig+0x1ba>
 800cc94:	2b00      	cmp	r3, #0
 800cc96:	d002      	beq.n	800cc9e <UART_SetConfig+0x19a>
 800cc98:	2b10      	cmp	r3, #16
 800cc9a:	d008      	beq.n	800ccae <UART_SetConfig+0x1aa>
 800cc9c:	e00f      	b.n	800ccbe <UART_SetConfig+0x1ba>
 800cc9e:	2300      	movs	r3, #0
 800cca0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cca4:	e06d      	b.n	800cd82 <UART_SetConfig+0x27e>
 800cca6:	2302      	movs	r3, #2
 800cca8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ccac:	e069      	b.n	800cd82 <UART_SetConfig+0x27e>
 800ccae:	2304      	movs	r3, #4
 800ccb0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ccb4:	e065      	b.n	800cd82 <UART_SetConfig+0x27e>
 800ccb6:	2308      	movs	r3, #8
 800ccb8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ccbc:	e061      	b.n	800cd82 <UART_SetConfig+0x27e>
 800ccbe:	2310      	movs	r3, #16
 800ccc0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ccc4:	e05d      	b.n	800cd82 <UART_SetConfig+0x27e>
 800ccc6:	697b      	ldr	r3, [r7, #20]
 800ccc8:	681b      	ldr	r3, [r3, #0]
 800ccca:	4a4b      	ldr	r2, [pc, #300]	@ (800cdf8 <UART_SetConfig+0x2f4>)
 800cccc:	4293      	cmp	r3, r2
 800ccce:	d125      	bne.n	800cd1c <UART_SetConfig+0x218>
 800ccd0:	4b46      	ldr	r3, [pc, #280]	@ (800cdec <UART_SetConfig+0x2e8>)
 800ccd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ccd6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800ccda:	2bc0      	cmp	r3, #192	@ 0xc0
 800ccdc:	d016      	beq.n	800cd0c <UART_SetConfig+0x208>
 800ccde:	2bc0      	cmp	r3, #192	@ 0xc0
 800cce0:	d818      	bhi.n	800cd14 <UART_SetConfig+0x210>
 800cce2:	2b80      	cmp	r3, #128	@ 0x80
 800cce4:	d00a      	beq.n	800ccfc <UART_SetConfig+0x1f8>
 800cce6:	2b80      	cmp	r3, #128	@ 0x80
 800cce8:	d814      	bhi.n	800cd14 <UART_SetConfig+0x210>
 800ccea:	2b00      	cmp	r3, #0
 800ccec:	d002      	beq.n	800ccf4 <UART_SetConfig+0x1f0>
 800ccee:	2b40      	cmp	r3, #64	@ 0x40
 800ccf0:	d008      	beq.n	800cd04 <UART_SetConfig+0x200>
 800ccf2:	e00f      	b.n	800cd14 <UART_SetConfig+0x210>
 800ccf4:	2300      	movs	r3, #0
 800ccf6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ccfa:	e042      	b.n	800cd82 <UART_SetConfig+0x27e>
 800ccfc:	2302      	movs	r3, #2
 800ccfe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cd02:	e03e      	b.n	800cd82 <UART_SetConfig+0x27e>
 800cd04:	2304      	movs	r3, #4
 800cd06:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cd0a:	e03a      	b.n	800cd82 <UART_SetConfig+0x27e>
 800cd0c:	2308      	movs	r3, #8
 800cd0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cd12:	e036      	b.n	800cd82 <UART_SetConfig+0x27e>
 800cd14:	2310      	movs	r3, #16
 800cd16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cd1a:	e032      	b.n	800cd82 <UART_SetConfig+0x27e>
 800cd1c:	697b      	ldr	r3, [r7, #20]
 800cd1e:	681b      	ldr	r3, [r3, #0]
 800cd20:	4a30      	ldr	r2, [pc, #192]	@ (800cde4 <UART_SetConfig+0x2e0>)
 800cd22:	4293      	cmp	r3, r2
 800cd24:	d12a      	bne.n	800cd7c <UART_SetConfig+0x278>
 800cd26:	4b31      	ldr	r3, [pc, #196]	@ (800cdec <UART_SetConfig+0x2e8>)
 800cd28:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cd2c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800cd30:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800cd34:	d01a      	beq.n	800cd6c <UART_SetConfig+0x268>
 800cd36:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800cd3a:	d81b      	bhi.n	800cd74 <UART_SetConfig+0x270>
 800cd3c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800cd40:	d00c      	beq.n	800cd5c <UART_SetConfig+0x258>
 800cd42:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800cd46:	d815      	bhi.n	800cd74 <UART_SetConfig+0x270>
 800cd48:	2b00      	cmp	r3, #0
 800cd4a:	d003      	beq.n	800cd54 <UART_SetConfig+0x250>
 800cd4c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800cd50:	d008      	beq.n	800cd64 <UART_SetConfig+0x260>
 800cd52:	e00f      	b.n	800cd74 <UART_SetConfig+0x270>
 800cd54:	2300      	movs	r3, #0
 800cd56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cd5a:	e012      	b.n	800cd82 <UART_SetConfig+0x27e>
 800cd5c:	2302      	movs	r3, #2
 800cd5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cd62:	e00e      	b.n	800cd82 <UART_SetConfig+0x27e>
 800cd64:	2304      	movs	r3, #4
 800cd66:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cd6a:	e00a      	b.n	800cd82 <UART_SetConfig+0x27e>
 800cd6c:	2308      	movs	r3, #8
 800cd6e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cd72:	e006      	b.n	800cd82 <UART_SetConfig+0x27e>
 800cd74:	2310      	movs	r3, #16
 800cd76:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cd7a:	e002      	b.n	800cd82 <UART_SetConfig+0x27e>
 800cd7c:	2310      	movs	r3, #16
 800cd7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800cd82:	697b      	ldr	r3, [r7, #20]
 800cd84:	681b      	ldr	r3, [r3, #0]
 800cd86:	4a17      	ldr	r2, [pc, #92]	@ (800cde4 <UART_SetConfig+0x2e0>)
 800cd88:	4293      	cmp	r3, r2
 800cd8a:	f040 80a8 	bne.w	800cede <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800cd8e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800cd92:	2b08      	cmp	r3, #8
 800cd94:	d834      	bhi.n	800ce00 <UART_SetConfig+0x2fc>
 800cd96:	a201      	add	r2, pc, #4	@ (adr r2, 800cd9c <UART_SetConfig+0x298>)
 800cd98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cd9c:	0800cdc1 	.word	0x0800cdc1
 800cda0:	0800ce01 	.word	0x0800ce01
 800cda4:	0800cdc9 	.word	0x0800cdc9
 800cda8:	0800ce01 	.word	0x0800ce01
 800cdac:	0800cdcf 	.word	0x0800cdcf
 800cdb0:	0800ce01 	.word	0x0800ce01
 800cdb4:	0800ce01 	.word	0x0800ce01
 800cdb8:	0800ce01 	.word	0x0800ce01
 800cdbc:	0800cdd7 	.word	0x0800cdd7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800cdc0:	f7fd f8e0 	bl	8009f84 <HAL_RCC_GetPCLK1Freq>
 800cdc4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800cdc6:	e021      	b.n	800ce0c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800cdc8:	4b0c      	ldr	r3, [pc, #48]	@ (800cdfc <UART_SetConfig+0x2f8>)
 800cdca:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800cdcc:	e01e      	b.n	800ce0c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800cdce:	f7fd f86b 	bl	8009ea8 <HAL_RCC_GetSysClockFreq>
 800cdd2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800cdd4:	e01a      	b.n	800ce0c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800cdd6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800cdda:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800cddc:	e016      	b.n	800ce0c <UART_SetConfig+0x308>
 800cdde:	bf00      	nop
 800cde0:	cfff69f3 	.word	0xcfff69f3
 800cde4:	40008000 	.word	0x40008000
 800cde8:	40013800 	.word	0x40013800
 800cdec:	40021000 	.word	0x40021000
 800cdf0:	40004400 	.word	0x40004400
 800cdf4:	40004800 	.word	0x40004800
 800cdf8:	40004c00 	.word	0x40004c00
 800cdfc:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800ce00:	2300      	movs	r3, #0
 800ce02:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800ce04:	2301      	movs	r3, #1
 800ce06:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800ce0a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800ce0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce0e:	2b00      	cmp	r3, #0
 800ce10:	f000 812a 	beq.w	800d068 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800ce14:	697b      	ldr	r3, [r7, #20]
 800ce16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ce18:	4a9e      	ldr	r2, [pc, #632]	@ (800d094 <UART_SetConfig+0x590>)
 800ce1a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ce1e:	461a      	mov	r2, r3
 800ce20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce22:	fbb3 f3f2 	udiv	r3, r3, r2
 800ce26:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800ce28:	697b      	ldr	r3, [r7, #20]
 800ce2a:	685a      	ldr	r2, [r3, #4]
 800ce2c:	4613      	mov	r3, r2
 800ce2e:	005b      	lsls	r3, r3, #1
 800ce30:	4413      	add	r3, r2
 800ce32:	69ba      	ldr	r2, [r7, #24]
 800ce34:	429a      	cmp	r2, r3
 800ce36:	d305      	bcc.n	800ce44 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800ce38:	697b      	ldr	r3, [r7, #20]
 800ce3a:	685b      	ldr	r3, [r3, #4]
 800ce3c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800ce3e:	69ba      	ldr	r2, [r7, #24]
 800ce40:	429a      	cmp	r2, r3
 800ce42:	d903      	bls.n	800ce4c <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 800ce44:	2301      	movs	r3, #1
 800ce46:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800ce4a:	e10d      	b.n	800d068 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ce4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce4e:	2200      	movs	r2, #0
 800ce50:	60bb      	str	r3, [r7, #8]
 800ce52:	60fa      	str	r2, [r7, #12]
 800ce54:	697b      	ldr	r3, [r7, #20]
 800ce56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ce58:	4a8e      	ldr	r2, [pc, #568]	@ (800d094 <UART_SetConfig+0x590>)
 800ce5a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ce5e:	b29b      	uxth	r3, r3
 800ce60:	2200      	movs	r2, #0
 800ce62:	603b      	str	r3, [r7, #0]
 800ce64:	607a      	str	r2, [r7, #4]
 800ce66:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ce6a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800ce6e:	f7f3 fdf1 	bl	8000a54 <__aeabi_uldivmod>
 800ce72:	4602      	mov	r2, r0
 800ce74:	460b      	mov	r3, r1
 800ce76:	4610      	mov	r0, r2
 800ce78:	4619      	mov	r1, r3
 800ce7a:	f04f 0200 	mov.w	r2, #0
 800ce7e:	f04f 0300 	mov.w	r3, #0
 800ce82:	020b      	lsls	r3, r1, #8
 800ce84:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800ce88:	0202      	lsls	r2, r0, #8
 800ce8a:	6979      	ldr	r1, [r7, #20]
 800ce8c:	6849      	ldr	r1, [r1, #4]
 800ce8e:	0849      	lsrs	r1, r1, #1
 800ce90:	2000      	movs	r0, #0
 800ce92:	460c      	mov	r4, r1
 800ce94:	4605      	mov	r5, r0
 800ce96:	eb12 0804 	adds.w	r8, r2, r4
 800ce9a:	eb43 0905 	adc.w	r9, r3, r5
 800ce9e:	697b      	ldr	r3, [r7, #20]
 800cea0:	685b      	ldr	r3, [r3, #4]
 800cea2:	2200      	movs	r2, #0
 800cea4:	469a      	mov	sl, r3
 800cea6:	4693      	mov	fp, r2
 800cea8:	4652      	mov	r2, sl
 800ceaa:	465b      	mov	r3, fp
 800ceac:	4640      	mov	r0, r8
 800ceae:	4649      	mov	r1, r9
 800ceb0:	f7f3 fdd0 	bl	8000a54 <__aeabi_uldivmod>
 800ceb4:	4602      	mov	r2, r0
 800ceb6:	460b      	mov	r3, r1
 800ceb8:	4613      	mov	r3, r2
 800ceba:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800cebc:	6a3b      	ldr	r3, [r7, #32]
 800cebe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800cec2:	d308      	bcc.n	800ced6 <UART_SetConfig+0x3d2>
 800cec4:	6a3b      	ldr	r3, [r7, #32]
 800cec6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ceca:	d204      	bcs.n	800ced6 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 800cecc:	697b      	ldr	r3, [r7, #20]
 800cece:	681b      	ldr	r3, [r3, #0]
 800ced0:	6a3a      	ldr	r2, [r7, #32]
 800ced2:	60da      	str	r2, [r3, #12]
 800ced4:	e0c8      	b.n	800d068 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800ced6:	2301      	movs	r3, #1
 800ced8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800cedc:	e0c4      	b.n	800d068 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800cede:	697b      	ldr	r3, [r7, #20]
 800cee0:	69db      	ldr	r3, [r3, #28]
 800cee2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800cee6:	d167      	bne.n	800cfb8 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 800cee8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800ceec:	2b08      	cmp	r3, #8
 800ceee:	d828      	bhi.n	800cf42 <UART_SetConfig+0x43e>
 800cef0:	a201      	add	r2, pc, #4	@ (adr r2, 800cef8 <UART_SetConfig+0x3f4>)
 800cef2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cef6:	bf00      	nop
 800cef8:	0800cf1d 	.word	0x0800cf1d
 800cefc:	0800cf25 	.word	0x0800cf25
 800cf00:	0800cf2d 	.word	0x0800cf2d
 800cf04:	0800cf43 	.word	0x0800cf43
 800cf08:	0800cf33 	.word	0x0800cf33
 800cf0c:	0800cf43 	.word	0x0800cf43
 800cf10:	0800cf43 	.word	0x0800cf43
 800cf14:	0800cf43 	.word	0x0800cf43
 800cf18:	0800cf3b 	.word	0x0800cf3b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800cf1c:	f7fd f832 	bl	8009f84 <HAL_RCC_GetPCLK1Freq>
 800cf20:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800cf22:	e014      	b.n	800cf4e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800cf24:	f7fd f844 	bl	8009fb0 <HAL_RCC_GetPCLK2Freq>
 800cf28:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800cf2a:	e010      	b.n	800cf4e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800cf2c:	4b5a      	ldr	r3, [pc, #360]	@ (800d098 <UART_SetConfig+0x594>)
 800cf2e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800cf30:	e00d      	b.n	800cf4e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800cf32:	f7fc ffb9 	bl	8009ea8 <HAL_RCC_GetSysClockFreq>
 800cf36:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800cf38:	e009      	b.n	800cf4e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800cf3a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800cf3e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800cf40:	e005      	b.n	800cf4e <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800cf42:	2300      	movs	r3, #0
 800cf44:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800cf46:	2301      	movs	r3, #1
 800cf48:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800cf4c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800cf4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf50:	2b00      	cmp	r3, #0
 800cf52:	f000 8089 	beq.w	800d068 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800cf56:	697b      	ldr	r3, [r7, #20]
 800cf58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cf5a:	4a4e      	ldr	r2, [pc, #312]	@ (800d094 <UART_SetConfig+0x590>)
 800cf5c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800cf60:	461a      	mov	r2, r3
 800cf62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf64:	fbb3 f3f2 	udiv	r3, r3, r2
 800cf68:	005a      	lsls	r2, r3, #1
 800cf6a:	697b      	ldr	r3, [r7, #20]
 800cf6c:	685b      	ldr	r3, [r3, #4]
 800cf6e:	085b      	lsrs	r3, r3, #1
 800cf70:	441a      	add	r2, r3
 800cf72:	697b      	ldr	r3, [r7, #20]
 800cf74:	685b      	ldr	r3, [r3, #4]
 800cf76:	fbb2 f3f3 	udiv	r3, r2, r3
 800cf7a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800cf7c:	6a3b      	ldr	r3, [r7, #32]
 800cf7e:	2b0f      	cmp	r3, #15
 800cf80:	d916      	bls.n	800cfb0 <UART_SetConfig+0x4ac>
 800cf82:	6a3b      	ldr	r3, [r7, #32]
 800cf84:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800cf88:	d212      	bcs.n	800cfb0 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800cf8a:	6a3b      	ldr	r3, [r7, #32]
 800cf8c:	b29b      	uxth	r3, r3
 800cf8e:	f023 030f 	bic.w	r3, r3, #15
 800cf92:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800cf94:	6a3b      	ldr	r3, [r7, #32]
 800cf96:	085b      	lsrs	r3, r3, #1
 800cf98:	b29b      	uxth	r3, r3
 800cf9a:	f003 0307 	and.w	r3, r3, #7
 800cf9e:	b29a      	uxth	r2, r3
 800cfa0:	8bfb      	ldrh	r3, [r7, #30]
 800cfa2:	4313      	orrs	r3, r2
 800cfa4:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800cfa6:	697b      	ldr	r3, [r7, #20]
 800cfa8:	681b      	ldr	r3, [r3, #0]
 800cfaa:	8bfa      	ldrh	r2, [r7, #30]
 800cfac:	60da      	str	r2, [r3, #12]
 800cfae:	e05b      	b.n	800d068 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800cfb0:	2301      	movs	r3, #1
 800cfb2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800cfb6:	e057      	b.n	800d068 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 800cfb8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800cfbc:	2b08      	cmp	r3, #8
 800cfbe:	d828      	bhi.n	800d012 <UART_SetConfig+0x50e>
 800cfc0:	a201      	add	r2, pc, #4	@ (adr r2, 800cfc8 <UART_SetConfig+0x4c4>)
 800cfc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cfc6:	bf00      	nop
 800cfc8:	0800cfed 	.word	0x0800cfed
 800cfcc:	0800cff5 	.word	0x0800cff5
 800cfd0:	0800cffd 	.word	0x0800cffd
 800cfd4:	0800d013 	.word	0x0800d013
 800cfd8:	0800d003 	.word	0x0800d003
 800cfdc:	0800d013 	.word	0x0800d013
 800cfe0:	0800d013 	.word	0x0800d013
 800cfe4:	0800d013 	.word	0x0800d013
 800cfe8:	0800d00b 	.word	0x0800d00b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800cfec:	f7fc ffca 	bl	8009f84 <HAL_RCC_GetPCLK1Freq>
 800cff0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800cff2:	e014      	b.n	800d01e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800cff4:	f7fc ffdc 	bl	8009fb0 <HAL_RCC_GetPCLK2Freq>
 800cff8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800cffa:	e010      	b.n	800d01e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800cffc:	4b26      	ldr	r3, [pc, #152]	@ (800d098 <UART_SetConfig+0x594>)
 800cffe:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d000:	e00d      	b.n	800d01e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d002:	f7fc ff51 	bl	8009ea8 <HAL_RCC_GetSysClockFreq>
 800d006:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d008:	e009      	b.n	800d01e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d00a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d00e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d010:	e005      	b.n	800d01e <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800d012:	2300      	movs	r3, #0
 800d014:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800d016:	2301      	movs	r3, #1
 800d018:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800d01c:	bf00      	nop
    }

    if (pclk != 0U)
 800d01e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d020:	2b00      	cmp	r3, #0
 800d022:	d021      	beq.n	800d068 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d024:	697b      	ldr	r3, [r7, #20]
 800d026:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d028:	4a1a      	ldr	r2, [pc, #104]	@ (800d094 <UART_SetConfig+0x590>)
 800d02a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d02e:	461a      	mov	r2, r3
 800d030:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d032:	fbb3 f2f2 	udiv	r2, r3, r2
 800d036:	697b      	ldr	r3, [r7, #20]
 800d038:	685b      	ldr	r3, [r3, #4]
 800d03a:	085b      	lsrs	r3, r3, #1
 800d03c:	441a      	add	r2, r3
 800d03e:	697b      	ldr	r3, [r7, #20]
 800d040:	685b      	ldr	r3, [r3, #4]
 800d042:	fbb2 f3f3 	udiv	r3, r2, r3
 800d046:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d048:	6a3b      	ldr	r3, [r7, #32]
 800d04a:	2b0f      	cmp	r3, #15
 800d04c:	d909      	bls.n	800d062 <UART_SetConfig+0x55e>
 800d04e:	6a3b      	ldr	r3, [r7, #32]
 800d050:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d054:	d205      	bcs.n	800d062 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800d056:	6a3b      	ldr	r3, [r7, #32]
 800d058:	b29a      	uxth	r2, r3
 800d05a:	697b      	ldr	r3, [r7, #20]
 800d05c:	681b      	ldr	r3, [r3, #0]
 800d05e:	60da      	str	r2, [r3, #12]
 800d060:	e002      	b.n	800d068 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800d062:	2301      	movs	r3, #1
 800d064:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800d068:	697b      	ldr	r3, [r7, #20]
 800d06a:	2201      	movs	r2, #1
 800d06c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800d070:	697b      	ldr	r3, [r7, #20]
 800d072:	2201      	movs	r2, #1
 800d074:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800d078:	697b      	ldr	r3, [r7, #20]
 800d07a:	2200      	movs	r2, #0
 800d07c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800d07e:	697b      	ldr	r3, [r7, #20]
 800d080:	2200      	movs	r2, #0
 800d082:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800d084:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800d088:	4618      	mov	r0, r3
 800d08a:	3730      	adds	r7, #48	@ 0x30
 800d08c:	46bd      	mov	sp, r7
 800d08e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800d092:	bf00      	nop
 800d094:	0800e490 	.word	0x0800e490
 800d098:	00f42400 	.word	0x00f42400

0800d09c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800d09c:	b480      	push	{r7}
 800d09e:	b083      	sub	sp, #12
 800d0a0:	af00      	add	r7, sp, #0
 800d0a2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800d0a4:	687b      	ldr	r3, [r7, #4]
 800d0a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d0a8:	f003 0308 	and.w	r3, r3, #8
 800d0ac:	2b00      	cmp	r3, #0
 800d0ae:	d00a      	beq.n	800d0c6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800d0b0:	687b      	ldr	r3, [r7, #4]
 800d0b2:	681b      	ldr	r3, [r3, #0]
 800d0b4:	685b      	ldr	r3, [r3, #4]
 800d0b6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800d0ba:	687b      	ldr	r3, [r7, #4]
 800d0bc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d0be:	687b      	ldr	r3, [r7, #4]
 800d0c0:	681b      	ldr	r3, [r3, #0]
 800d0c2:	430a      	orrs	r2, r1
 800d0c4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800d0c6:	687b      	ldr	r3, [r7, #4]
 800d0c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d0ca:	f003 0301 	and.w	r3, r3, #1
 800d0ce:	2b00      	cmp	r3, #0
 800d0d0:	d00a      	beq.n	800d0e8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800d0d2:	687b      	ldr	r3, [r7, #4]
 800d0d4:	681b      	ldr	r3, [r3, #0]
 800d0d6:	685b      	ldr	r3, [r3, #4]
 800d0d8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800d0dc:	687b      	ldr	r3, [r7, #4]
 800d0de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d0e0:	687b      	ldr	r3, [r7, #4]
 800d0e2:	681b      	ldr	r3, [r3, #0]
 800d0e4:	430a      	orrs	r2, r1
 800d0e6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800d0e8:	687b      	ldr	r3, [r7, #4]
 800d0ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d0ec:	f003 0302 	and.w	r3, r3, #2
 800d0f0:	2b00      	cmp	r3, #0
 800d0f2:	d00a      	beq.n	800d10a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800d0f4:	687b      	ldr	r3, [r7, #4]
 800d0f6:	681b      	ldr	r3, [r3, #0]
 800d0f8:	685b      	ldr	r3, [r3, #4]
 800d0fa:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800d0fe:	687b      	ldr	r3, [r7, #4]
 800d100:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d102:	687b      	ldr	r3, [r7, #4]
 800d104:	681b      	ldr	r3, [r3, #0]
 800d106:	430a      	orrs	r2, r1
 800d108:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800d10a:	687b      	ldr	r3, [r7, #4]
 800d10c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d10e:	f003 0304 	and.w	r3, r3, #4
 800d112:	2b00      	cmp	r3, #0
 800d114:	d00a      	beq.n	800d12c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800d116:	687b      	ldr	r3, [r7, #4]
 800d118:	681b      	ldr	r3, [r3, #0]
 800d11a:	685b      	ldr	r3, [r3, #4]
 800d11c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800d120:	687b      	ldr	r3, [r7, #4]
 800d122:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d124:	687b      	ldr	r3, [r7, #4]
 800d126:	681b      	ldr	r3, [r3, #0]
 800d128:	430a      	orrs	r2, r1
 800d12a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800d12c:	687b      	ldr	r3, [r7, #4]
 800d12e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d130:	f003 0310 	and.w	r3, r3, #16
 800d134:	2b00      	cmp	r3, #0
 800d136:	d00a      	beq.n	800d14e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800d138:	687b      	ldr	r3, [r7, #4]
 800d13a:	681b      	ldr	r3, [r3, #0]
 800d13c:	689b      	ldr	r3, [r3, #8]
 800d13e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800d142:	687b      	ldr	r3, [r7, #4]
 800d144:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800d146:	687b      	ldr	r3, [r7, #4]
 800d148:	681b      	ldr	r3, [r3, #0]
 800d14a:	430a      	orrs	r2, r1
 800d14c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800d14e:	687b      	ldr	r3, [r7, #4]
 800d150:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d152:	f003 0320 	and.w	r3, r3, #32
 800d156:	2b00      	cmp	r3, #0
 800d158:	d00a      	beq.n	800d170 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800d15a:	687b      	ldr	r3, [r7, #4]
 800d15c:	681b      	ldr	r3, [r3, #0]
 800d15e:	689b      	ldr	r3, [r3, #8]
 800d160:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800d164:	687b      	ldr	r3, [r7, #4]
 800d166:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800d168:	687b      	ldr	r3, [r7, #4]
 800d16a:	681b      	ldr	r3, [r3, #0]
 800d16c:	430a      	orrs	r2, r1
 800d16e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800d170:	687b      	ldr	r3, [r7, #4]
 800d172:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d174:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d178:	2b00      	cmp	r3, #0
 800d17a:	d01a      	beq.n	800d1b2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800d17c:	687b      	ldr	r3, [r7, #4]
 800d17e:	681b      	ldr	r3, [r3, #0]
 800d180:	685b      	ldr	r3, [r3, #4]
 800d182:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800d186:	687b      	ldr	r3, [r7, #4]
 800d188:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d18a:	687b      	ldr	r3, [r7, #4]
 800d18c:	681b      	ldr	r3, [r3, #0]
 800d18e:	430a      	orrs	r2, r1
 800d190:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800d192:	687b      	ldr	r3, [r7, #4]
 800d194:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d196:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d19a:	d10a      	bne.n	800d1b2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800d19c:	687b      	ldr	r3, [r7, #4]
 800d19e:	681b      	ldr	r3, [r3, #0]
 800d1a0:	685b      	ldr	r3, [r3, #4]
 800d1a2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800d1a6:	687b      	ldr	r3, [r7, #4]
 800d1a8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800d1aa:	687b      	ldr	r3, [r7, #4]
 800d1ac:	681b      	ldr	r3, [r3, #0]
 800d1ae:	430a      	orrs	r2, r1
 800d1b0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800d1b2:	687b      	ldr	r3, [r7, #4]
 800d1b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d1b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d1ba:	2b00      	cmp	r3, #0
 800d1bc:	d00a      	beq.n	800d1d4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800d1be:	687b      	ldr	r3, [r7, #4]
 800d1c0:	681b      	ldr	r3, [r3, #0]
 800d1c2:	685b      	ldr	r3, [r3, #4]
 800d1c4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800d1c8:	687b      	ldr	r3, [r7, #4]
 800d1ca:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800d1cc:	687b      	ldr	r3, [r7, #4]
 800d1ce:	681b      	ldr	r3, [r3, #0]
 800d1d0:	430a      	orrs	r2, r1
 800d1d2:	605a      	str	r2, [r3, #4]
  }
}
 800d1d4:	bf00      	nop
 800d1d6:	370c      	adds	r7, #12
 800d1d8:	46bd      	mov	sp, r7
 800d1da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1de:	4770      	bx	lr

0800d1e0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800d1e0:	b580      	push	{r7, lr}
 800d1e2:	b098      	sub	sp, #96	@ 0x60
 800d1e4:	af02      	add	r7, sp, #8
 800d1e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d1e8:	687b      	ldr	r3, [r7, #4]
 800d1ea:	2200      	movs	r2, #0
 800d1ec:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800d1f0:	f7f8 f806 	bl	8005200 <HAL_GetTick>
 800d1f4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800d1f6:	687b      	ldr	r3, [r7, #4]
 800d1f8:	681b      	ldr	r3, [r3, #0]
 800d1fa:	681b      	ldr	r3, [r3, #0]
 800d1fc:	f003 0308 	and.w	r3, r3, #8
 800d200:	2b08      	cmp	r3, #8
 800d202:	d12f      	bne.n	800d264 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d204:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800d208:	9300      	str	r3, [sp, #0]
 800d20a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d20c:	2200      	movs	r2, #0
 800d20e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800d212:	6878      	ldr	r0, [r7, #4]
 800d214:	f000 f88e 	bl	800d334 <UART_WaitOnFlagUntilTimeout>
 800d218:	4603      	mov	r3, r0
 800d21a:	2b00      	cmp	r3, #0
 800d21c:	d022      	beq.n	800d264 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800d21e:	687b      	ldr	r3, [r7, #4]
 800d220:	681b      	ldr	r3, [r3, #0]
 800d222:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d224:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d226:	e853 3f00 	ldrex	r3, [r3]
 800d22a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800d22c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d22e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d232:	653b      	str	r3, [r7, #80]	@ 0x50
 800d234:	687b      	ldr	r3, [r7, #4]
 800d236:	681b      	ldr	r3, [r3, #0]
 800d238:	461a      	mov	r2, r3
 800d23a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d23c:	647b      	str	r3, [r7, #68]	@ 0x44
 800d23e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d240:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d242:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d244:	e841 2300 	strex	r3, r2, [r1]
 800d248:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d24a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d24c:	2b00      	cmp	r3, #0
 800d24e:	d1e6      	bne.n	800d21e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800d250:	687b      	ldr	r3, [r7, #4]
 800d252:	2220      	movs	r2, #32
 800d254:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800d258:	687b      	ldr	r3, [r7, #4]
 800d25a:	2200      	movs	r2, #0
 800d25c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d260:	2303      	movs	r3, #3
 800d262:	e063      	b.n	800d32c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800d264:	687b      	ldr	r3, [r7, #4]
 800d266:	681b      	ldr	r3, [r3, #0]
 800d268:	681b      	ldr	r3, [r3, #0]
 800d26a:	f003 0304 	and.w	r3, r3, #4
 800d26e:	2b04      	cmp	r3, #4
 800d270:	d149      	bne.n	800d306 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d272:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800d276:	9300      	str	r3, [sp, #0]
 800d278:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d27a:	2200      	movs	r2, #0
 800d27c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800d280:	6878      	ldr	r0, [r7, #4]
 800d282:	f000 f857 	bl	800d334 <UART_WaitOnFlagUntilTimeout>
 800d286:	4603      	mov	r3, r0
 800d288:	2b00      	cmp	r3, #0
 800d28a:	d03c      	beq.n	800d306 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d28c:	687b      	ldr	r3, [r7, #4]
 800d28e:	681b      	ldr	r3, [r3, #0]
 800d290:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d292:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d294:	e853 3f00 	ldrex	r3, [r3]
 800d298:	623b      	str	r3, [r7, #32]
   return(result);
 800d29a:	6a3b      	ldr	r3, [r7, #32]
 800d29c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d2a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d2a2:	687b      	ldr	r3, [r7, #4]
 800d2a4:	681b      	ldr	r3, [r3, #0]
 800d2a6:	461a      	mov	r2, r3
 800d2a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d2aa:	633b      	str	r3, [r7, #48]	@ 0x30
 800d2ac:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d2ae:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d2b0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d2b2:	e841 2300 	strex	r3, r2, [r1]
 800d2b6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d2b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d2ba:	2b00      	cmp	r3, #0
 800d2bc:	d1e6      	bne.n	800d28c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d2be:	687b      	ldr	r3, [r7, #4]
 800d2c0:	681b      	ldr	r3, [r3, #0]
 800d2c2:	3308      	adds	r3, #8
 800d2c4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d2c6:	693b      	ldr	r3, [r7, #16]
 800d2c8:	e853 3f00 	ldrex	r3, [r3]
 800d2cc:	60fb      	str	r3, [r7, #12]
   return(result);
 800d2ce:	68fb      	ldr	r3, [r7, #12]
 800d2d0:	f023 0301 	bic.w	r3, r3, #1
 800d2d4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d2d6:	687b      	ldr	r3, [r7, #4]
 800d2d8:	681b      	ldr	r3, [r3, #0]
 800d2da:	3308      	adds	r3, #8
 800d2dc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d2de:	61fa      	str	r2, [r7, #28]
 800d2e0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d2e2:	69b9      	ldr	r1, [r7, #24]
 800d2e4:	69fa      	ldr	r2, [r7, #28]
 800d2e6:	e841 2300 	strex	r3, r2, [r1]
 800d2ea:	617b      	str	r3, [r7, #20]
   return(result);
 800d2ec:	697b      	ldr	r3, [r7, #20]
 800d2ee:	2b00      	cmp	r3, #0
 800d2f0:	d1e5      	bne.n	800d2be <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800d2f2:	687b      	ldr	r3, [r7, #4]
 800d2f4:	2220      	movs	r2, #32
 800d2f6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800d2fa:	687b      	ldr	r3, [r7, #4]
 800d2fc:	2200      	movs	r2, #0
 800d2fe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d302:	2303      	movs	r3, #3
 800d304:	e012      	b.n	800d32c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800d306:	687b      	ldr	r3, [r7, #4]
 800d308:	2220      	movs	r2, #32
 800d30a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800d30e:	687b      	ldr	r3, [r7, #4]
 800d310:	2220      	movs	r2, #32
 800d312:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d316:	687b      	ldr	r3, [r7, #4]
 800d318:	2200      	movs	r2, #0
 800d31a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d31c:	687b      	ldr	r3, [r7, #4]
 800d31e:	2200      	movs	r2, #0
 800d320:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800d322:	687b      	ldr	r3, [r7, #4]
 800d324:	2200      	movs	r2, #0
 800d326:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d32a:	2300      	movs	r3, #0
}
 800d32c:	4618      	mov	r0, r3
 800d32e:	3758      	adds	r7, #88	@ 0x58
 800d330:	46bd      	mov	sp, r7
 800d332:	bd80      	pop	{r7, pc}

0800d334 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800d334:	b580      	push	{r7, lr}
 800d336:	b084      	sub	sp, #16
 800d338:	af00      	add	r7, sp, #0
 800d33a:	60f8      	str	r0, [r7, #12]
 800d33c:	60b9      	str	r1, [r7, #8]
 800d33e:	603b      	str	r3, [r7, #0]
 800d340:	4613      	mov	r3, r2
 800d342:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d344:	e04f      	b.n	800d3e6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d346:	69bb      	ldr	r3, [r7, #24]
 800d348:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800d34c:	d04b      	beq.n	800d3e6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d34e:	f7f7 ff57 	bl	8005200 <HAL_GetTick>
 800d352:	4602      	mov	r2, r0
 800d354:	683b      	ldr	r3, [r7, #0]
 800d356:	1ad3      	subs	r3, r2, r3
 800d358:	69ba      	ldr	r2, [r7, #24]
 800d35a:	429a      	cmp	r2, r3
 800d35c:	d302      	bcc.n	800d364 <UART_WaitOnFlagUntilTimeout+0x30>
 800d35e:	69bb      	ldr	r3, [r7, #24]
 800d360:	2b00      	cmp	r3, #0
 800d362:	d101      	bne.n	800d368 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800d364:	2303      	movs	r3, #3
 800d366:	e04e      	b.n	800d406 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800d368:	68fb      	ldr	r3, [r7, #12]
 800d36a:	681b      	ldr	r3, [r3, #0]
 800d36c:	681b      	ldr	r3, [r3, #0]
 800d36e:	f003 0304 	and.w	r3, r3, #4
 800d372:	2b00      	cmp	r3, #0
 800d374:	d037      	beq.n	800d3e6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800d376:	68bb      	ldr	r3, [r7, #8]
 800d378:	2b80      	cmp	r3, #128	@ 0x80
 800d37a:	d034      	beq.n	800d3e6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800d37c:	68bb      	ldr	r3, [r7, #8]
 800d37e:	2b40      	cmp	r3, #64	@ 0x40
 800d380:	d031      	beq.n	800d3e6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800d382:	68fb      	ldr	r3, [r7, #12]
 800d384:	681b      	ldr	r3, [r3, #0]
 800d386:	69db      	ldr	r3, [r3, #28]
 800d388:	f003 0308 	and.w	r3, r3, #8
 800d38c:	2b08      	cmp	r3, #8
 800d38e:	d110      	bne.n	800d3b2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800d390:	68fb      	ldr	r3, [r7, #12]
 800d392:	681b      	ldr	r3, [r3, #0]
 800d394:	2208      	movs	r2, #8
 800d396:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d398:	68f8      	ldr	r0, [r7, #12]
 800d39a:	f000 f920 	bl	800d5de <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800d39e:	68fb      	ldr	r3, [r7, #12]
 800d3a0:	2208      	movs	r2, #8
 800d3a2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d3a6:	68fb      	ldr	r3, [r7, #12]
 800d3a8:	2200      	movs	r2, #0
 800d3aa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800d3ae:	2301      	movs	r3, #1
 800d3b0:	e029      	b.n	800d406 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800d3b2:	68fb      	ldr	r3, [r7, #12]
 800d3b4:	681b      	ldr	r3, [r3, #0]
 800d3b6:	69db      	ldr	r3, [r3, #28]
 800d3b8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800d3bc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d3c0:	d111      	bne.n	800d3e6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800d3c2:	68fb      	ldr	r3, [r7, #12]
 800d3c4:	681b      	ldr	r3, [r3, #0]
 800d3c6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800d3ca:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d3cc:	68f8      	ldr	r0, [r7, #12]
 800d3ce:	f000 f906 	bl	800d5de <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800d3d2:	68fb      	ldr	r3, [r7, #12]
 800d3d4:	2220      	movs	r2, #32
 800d3d6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d3da:	68fb      	ldr	r3, [r7, #12]
 800d3dc:	2200      	movs	r2, #0
 800d3de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800d3e2:	2303      	movs	r3, #3
 800d3e4:	e00f      	b.n	800d406 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d3e6:	68fb      	ldr	r3, [r7, #12]
 800d3e8:	681b      	ldr	r3, [r3, #0]
 800d3ea:	69da      	ldr	r2, [r3, #28]
 800d3ec:	68bb      	ldr	r3, [r7, #8]
 800d3ee:	4013      	ands	r3, r2
 800d3f0:	68ba      	ldr	r2, [r7, #8]
 800d3f2:	429a      	cmp	r2, r3
 800d3f4:	bf0c      	ite	eq
 800d3f6:	2301      	moveq	r3, #1
 800d3f8:	2300      	movne	r3, #0
 800d3fa:	b2db      	uxtb	r3, r3
 800d3fc:	461a      	mov	r2, r3
 800d3fe:	79fb      	ldrb	r3, [r7, #7]
 800d400:	429a      	cmp	r2, r3
 800d402:	d0a0      	beq.n	800d346 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800d404:	2300      	movs	r3, #0
}
 800d406:	4618      	mov	r0, r3
 800d408:	3710      	adds	r7, #16
 800d40a:	46bd      	mov	sp, r7
 800d40c:	bd80      	pop	{r7, pc}
	...

0800d410 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800d410:	b580      	push	{r7, lr}
 800d412:	b096      	sub	sp, #88	@ 0x58
 800d414:	af00      	add	r7, sp, #0
 800d416:	60f8      	str	r0, [r7, #12]
 800d418:	60b9      	str	r1, [r7, #8]
 800d41a:	4613      	mov	r3, r2
 800d41c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800d41e:	68fb      	ldr	r3, [r7, #12]
 800d420:	68ba      	ldr	r2, [r7, #8]
 800d422:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800d424:	68fb      	ldr	r3, [r7, #12]
 800d426:	88fa      	ldrh	r2, [r7, #6]
 800d428:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d42c:	68fb      	ldr	r3, [r7, #12]
 800d42e:	2200      	movs	r2, #0
 800d430:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800d434:	68fb      	ldr	r3, [r7, #12]
 800d436:	2222      	movs	r2, #34	@ 0x22
 800d438:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 800d43c:	68fb      	ldr	r3, [r7, #12]
 800d43e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d442:	2b00      	cmp	r3, #0
 800d444:	d02d      	beq.n	800d4a2 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800d446:	68fb      	ldr	r3, [r7, #12]
 800d448:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d44c:	4a40      	ldr	r2, [pc, #256]	@ (800d550 <UART_Start_Receive_DMA+0x140>)
 800d44e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800d450:	68fb      	ldr	r3, [r7, #12]
 800d452:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d456:	4a3f      	ldr	r2, [pc, #252]	@ (800d554 <UART_Start_Receive_DMA+0x144>)
 800d458:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800d45a:	68fb      	ldr	r3, [r7, #12]
 800d45c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d460:	4a3d      	ldr	r2, [pc, #244]	@ (800d558 <UART_Start_Receive_DMA+0x148>)
 800d462:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800d464:	68fb      	ldr	r3, [r7, #12]
 800d466:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d46a:	2200      	movs	r2, #0
 800d46c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800d46e:	68fb      	ldr	r3, [r7, #12]
 800d470:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800d474:	68fb      	ldr	r3, [r7, #12]
 800d476:	681b      	ldr	r3, [r3, #0]
 800d478:	3324      	adds	r3, #36	@ 0x24
 800d47a:	4619      	mov	r1, r3
 800d47c:	68fb      	ldr	r3, [r7, #12]
 800d47e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d480:	461a      	mov	r2, r3
 800d482:	88fb      	ldrh	r3, [r7, #6]
 800d484:	f7fb fac4 	bl	8008a10 <HAL_DMA_Start_IT>
 800d488:	4603      	mov	r3, r0
 800d48a:	2b00      	cmp	r3, #0
 800d48c:	d009      	beq.n	800d4a2 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800d48e:	68fb      	ldr	r3, [r7, #12]
 800d490:	2210      	movs	r2, #16
 800d492:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800d496:	68fb      	ldr	r3, [r7, #12]
 800d498:	2220      	movs	r2, #32
 800d49a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800d49e:	2301      	movs	r3, #1
 800d4a0:	e051      	b.n	800d546 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800d4a2:	68fb      	ldr	r3, [r7, #12]
 800d4a4:	691b      	ldr	r3, [r3, #16]
 800d4a6:	2b00      	cmp	r3, #0
 800d4a8:	d018      	beq.n	800d4dc <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d4aa:	68fb      	ldr	r3, [r7, #12]
 800d4ac:	681b      	ldr	r3, [r3, #0]
 800d4ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d4b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d4b2:	e853 3f00 	ldrex	r3, [r3]
 800d4b6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d4b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d4ba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d4be:	657b      	str	r3, [r7, #84]	@ 0x54
 800d4c0:	68fb      	ldr	r3, [r7, #12]
 800d4c2:	681b      	ldr	r3, [r3, #0]
 800d4c4:	461a      	mov	r2, r3
 800d4c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d4c8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d4ca:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d4cc:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800d4ce:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d4d0:	e841 2300 	strex	r3, r2, [r1]
 800d4d4:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800d4d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d4d8:	2b00      	cmp	r3, #0
 800d4da:	d1e6      	bne.n	800d4aa <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d4dc:	68fb      	ldr	r3, [r7, #12]
 800d4de:	681b      	ldr	r3, [r3, #0]
 800d4e0:	3308      	adds	r3, #8
 800d4e2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d4e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d4e6:	e853 3f00 	ldrex	r3, [r3]
 800d4ea:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d4ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d4ee:	f043 0301 	orr.w	r3, r3, #1
 800d4f2:	653b      	str	r3, [r7, #80]	@ 0x50
 800d4f4:	68fb      	ldr	r3, [r7, #12]
 800d4f6:	681b      	ldr	r3, [r3, #0]
 800d4f8:	3308      	adds	r3, #8
 800d4fa:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800d4fc:	637a      	str	r2, [r7, #52]	@ 0x34
 800d4fe:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d500:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800d502:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d504:	e841 2300 	strex	r3, r2, [r1]
 800d508:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800d50a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d50c:	2b00      	cmp	r3, #0
 800d50e:	d1e5      	bne.n	800d4dc <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d510:	68fb      	ldr	r3, [r7, #12]
 800d512:	681b      	ldr	r3, [r3, #0]
 800d514:	3308      	adds	r3, #8
 800d516:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d518:	697b      	ldr	r3, [r7, #20]
 800d51a:	e853 3f00 	ldrex	r3, [r3]
 800d51e:	613b      	str	r3, [r7, #16]
   return(result);
 800d520:	693b      	ldr	r3, [r7, #16]
 800d522:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d526:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d528:	68fb      	ldr	r3, [r7, #12]
 800d52a:	681b      	ldr	r3, [r3, #0]
 800d52c:	3308      	adds	r3, #8
 800d52e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d530:	623a      	str	r2, [r7, #32]
 800d532:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d534:	69f9      	ldr	r1, [r7, #28]
 800d536:	6a3a      	ldr	r2, [r7, #32]
 800d538:	e841 2300 	strex	r3, r2, [r1]
 800d53c:	61bb      	str	r3, [r7, #24]
   return(result);
 800d53e:	69bb      	ldr	r3, [r7, #24]
 800d540:	2b00      	cmp	r3, #0
 800d542:	d1e5      	bne.n	800d510 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800d544:	2300      	movs	r3, #0
}
 800d546:	4618      	mov	r0, r3
 800d548:	3758      	adds	r7, #88	@ 0x58
 800d54a:	46bd      	mov	sp, r7
 800d54c:	bd80      	pop	{r7, pc}
 800d54e:	bf00      	nop
 800d550:	0800d761 	.word	0x0800d761
 800d554:	0800d88d 	.word	0x0800d88d
 800d558:	0800d8cb 	.word	0x0800d8cb

0800d55c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800d55c:	b480      	push	{r7}
 800d55e:	b08f      	sub	sp, #60	@ 0x3c
 800d560:	af00      	add	r7, sp, #0
 800d562:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800d564:	687b      	ldr	r3, [r7, #4]
 800d566:	681b      	ldr	r3, [r3, #0]
 800d568:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d56a:	6a3b      	ldr	r3, [r7, #32]
 800d56c:	e853 3f00 	ldrex	r3, [r3]
 800d570:	61fb      	str	r3, [r7, #28]
   return(result);
 800d572:	69fb      	ldr	r3, [r7, #28]
 800d574:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800d578:	637b      	str	r3, [r7, #52]	@ 0x34
 800d57a:	687b      	ldr	r3, [r7, #4]
 800d57c:	681b      	ldr	r3, [r3, #0]
 800d57e:	461a      	mov	r2, r3
 800d580:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d582:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d584:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d586:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d588:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d58a:	e841 2300 	strex	r3, r2, [r1]
 800d58e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d590:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d592:	2b00      	cmp	r3, #0
 800d594:	d1e6      	bne.n	800d564 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800d596:	687b      	ldr	r3, [r7, #4]
 800d598:	681b      	ldr	r3, [r3, #0]
 800d59a:	3308      	adds	r3, #8
 800d59c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d59e:	68fb      	ldr	r3, [r7, #12]
 800d5a0:	e853 3f00 	ldrex	r3, [r3]
 800d5a4:	60bb      	str	r3, [r7, #8]
   return(result);
 800d5a6:	68bb      	ldr	r3, [r7, #8]
 800d5a8:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800d5ac:	633b      	str	r3, [r7, #48]	@ 0x30
 800d5ae:	687b      	ldr	r3, [r7, #4]
 800d5b0:	681b      	ldr	r3, [r3, #0]
 800d5b2:	3308      	adds	r3, #8
 800d5b4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d5b6:	61ba      	str	r2, [r7, #24]
 800d5b8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d5ba:	6979      	ldr	r1, [r7, #20]
 800d5bc:	69ba      	ldr	r2, [r7, #24]
 800d5be:	e841 2300 	strex	r3, r2, [r1]
 800d5c2:	613b      	str	r3, [r7, #16]
   return(result);
 800d5c4:	693b      	ldr	r3, [r7, #16]
 800d5c6:	2b00      	cmp	r3, #0
 800d5c8:	d1e5      	bne.n	800d596 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d5ca:	687b      	ldr	r3, [r7, #4]
 800d5cc:	2220      	movs	r2, #32
 800d5ce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800d5d2:	bf00      	nop
 800d5d4:	373c      	adds	r7, #60	@ 0x3c
 800d5d6:	46bd      	mov	sp, r7
 800d5d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5dc:	4770      	bx	lr

0800d5de <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800d5de:	b480      	push	{r7}
 800d5e0:	b095      	sub	sp, #84	@ 0x54
 800d5e2:	af00      	add	r7, sp, #0
 800d5e4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d5e6:	687b      	ldr	r3, [r7, #4]
 800d5e8:	681b      	ldr	r3, [r3, #0]
 800d5ea:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d5ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d5ee:	e853 3f00 	ldrex	r3, [r3]
 800d5f2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800d5f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d5f6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d5fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d5fc:	687b      	ldr	r3, [r7, #4]
 800d5fe:	681b      	ldr	r3, [r3, #0]
 800d600:	461a      	mov	r2, r3
 800d602:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d604:	643b      	str	r3, [r7, #64]	@ 0x40
 800d606:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d608:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800d60a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d60c:	e841 2300 	strex	r3, r2, [r1]
 800d610:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d612:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d614:	2b00      	cmp	r3, #0
 800d616:	d1e6      	bne.n	800d5e6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d618:	687b      	ldr	r3, [r7, #4]
 800d61a:	681b      	ldr	r3, [r3, #0]
 800d61c:	3308      	adds	r3, #8
 800d61e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d620:	6a3b      	ldr	r3, [r7, #32]
 800d622:	e853 3f00 	ldrex	r3, [r3]
 800d626:	61fb      	str	r3, [r7, #28]
   return(result);
 800d628:	69fb      	ldr	r3, [r7, #28]
 800d62a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d62e:	f023 0301 	bic.w	r3, r3, #1
 800d632:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d634:	687b      	ldr	r3, [r7, #4]
 800d636:	681b      	ldr	r3, [r3, #0]
 800d638:	3308      	adds	r3, #8
 800d63a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d63c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d63e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d640:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d642:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d644:	e841 2300 	strex	r3, r2, [r1]
 800d648:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d64a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d64c:	2b00      	cmp	r3, #0
 800d64e:	d1e3      	bne.n	800d618 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d650:	687b      	ldr	r3, [r7, #4]
 800d652:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d654:	2b01      	cmp	r3, #1
 800d656:	d118      	bne.n	800d68a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d658:	687b      	ldr	r3, [r7, #4]
 800d65a:	681b      	ldr	r3, [r3, #0]
 800d65c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d65e:	68fb      	ldr	r3, [r7, #12]
 800d660:	e853 3f00 	ldrex	r3, [r3]
 800d664:	60bb      	str	r3, [r7, #8]
   return(result);
 800d666:	68bb      	ldr	r3, [r7, #8]
 800d668:	f023 0310 	bic.w	r3, r3, #16
 800d66c:	647b      	str	r3, [r7, #68]	@ 0x44
 800d66e:	687b      	ldr	r3, [r7, #4]
 800d670:	681b      	ldr	r3, [r3, #0]
 800d672:	461a      	mov	r2, r3
 800d674:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d676:	61bb      	str	r3, [r7, #24]
 800d678:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d67a:	6979      	ldr	r1, [r7, #20]
 800d67c:	69ba      	ldr	r2, [r7, #24]
 800d67e:	e841 2300 	strex	r3, r2, [r1]
 800d682:	613b      	str	r3, [r7, #16]
   return(result);
 800d684:	693b      	ldr	r3, [r7, #16]
 800d686:	2b00      	cmp	r3, #0
 800d688:	d1e6      	bne.n	800d658 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800d68a:	687b      	ldr	r3, [r7, #4]
 800d68c:	2220      	movs	r2, #32
 800d68e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d692:	687b      	ldr	r3, [r7, #4]
 800d694:	2200      	movs	r2, #0
 800d696:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800d698:	687b      	ldr	r3, [r7, #4]
 800d69a:	2200      	movs	r2, #0
 800d69c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800d69e:	bf00      	nop
 800d6a0:	3754      	adds	r7, #84	@ 0x54
 800d6a2:	46bd      	mov	sp, r7
 800d6a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6a8:	4770      	bx	lr

0800d6aa <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800d6aa:	b580      	push	{r7, lr}
 800d6ac:	b090      	sub	sp, #64	@ 0x40
 800d6ae:	af00      	add	r7, sp, #0
 800d6b0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d6b2:	687b      	ldr	r3, [r7, #4]
 800d6b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d6b6:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800d6b8:	687b      	ldr	r3, [r7, #4]
 800d6ba:	681b      	ldr	r3, [r3, #0]
 800d6bc:	681b      	ldr	r3, [r3, #0]
 800d6be:	f003 0320 	and.w	r3, r3, #32
 800d6c2:	2b00      	cmp	r3, #0
 800d6c4:	d137      	bne.n	800d736 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800d6c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d6c8:	2200      	movs	r2, #0
 800d6ca:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800d6ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d6d0:	681b      	ldr	r3, [r3, #0]
 800d6d2:	3308      	adds	r3, #8
 800d6d4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d6d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6d8:	e853 3f00 	ldrex	r3, [r3]
 800d6dc:	623b      	str	r3, [r7, #32]
   return(result);
 800d6de:	6a3b      	ldr	r3, [r7, #32]
 800d6e0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d6e4:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d6e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d6e8:	681b      	ldr	r3, [r3, #0]
 800d6ea:	3308      	adds	r3, #8
 800d6ec:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d6ee:	633a      	str	r2, [r7, #48]	@ 0x30
 800d6f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d6f2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d6f4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d6f6:	e841 2300 	strex	r3, r2, [r1]
 800d6fa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d6fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d6fe:	2b00      	cmp	r3, #0
 800d700:	d1e5      	bne.n	800d6ce <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800d702:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d704:	681b      	ldr	r3, [r3, #0]
 800d706:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d708:	693b      	ldr	r3, [r7, #16]
 800d70a:	e853 3f00 	ldrex	r3, [r3]
 800d70e:	60fb      	str	r3, [r7, #12]
   return(result);
 800d710:	68fb      	ldr	r3, [r7, #12]
 800d712:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d716:	637b      	str	r3, [r7, #52]	@ 0x34
 800d718:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d71a:	681b      	ldr	r3, [r3, #0]
 800d71c:	461a      	mov	r2, r3
 800d71e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d720:	61fb      	str	r3, [r7, #28]
 800d722:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d724:	69b9      	ldr	r1, [r7, #24]
 800d726:	69fa      	ldr	r2, [r7, #28]
 800d728:	e841 2300 	strex	r3, r2, [r1]
 800d72c:	617b      	str	r3, [r7, #20]
   return(result);
 800d72e:	697b      	ldr	r3, [r7, #20]
 800d730:	2b00      	cmp	r3, #0
 800d732:	d1e6      	bne.n	800d702 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800d734:	e002      	b.n	800d73c <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800d736:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800d738:	f7ff f9b0 	bl	800ca9c <HAL_UART_TxCpltCallback>
}
 800d73c:	bf00      	nop
 800d73e:	3740      	adds	r7, #64	@ 0x40
 800d740:	46bd      	mov	sp, r7
 800d742:	bd80      	pop	{r7, pc}

0800d744 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800d744:	b580      	push	{r7, lr}
 800d746:	b084      	sub	sp, #16
 800d748:	af00      	add	r7, sp, #0
 800d74a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d74c:	687b      	ldr	r3, [r7, #4]
 800d74e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d750:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800d752:	68f8      	ldr	r0, [r7, #12]
 800d754:	f7ff f9ac 	bl	800cab0 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d758:	bf00      	nop
 800d75a:	3710      	adds	r7, #16
 800d75c:	46bd      	mov	sp, r7
 800d75e:	bd80      	pop	{r7, pc}

0800d760 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800d760:	b580      	push	{r7, lr}
 800d762:	b09c      	sub	sp, #112	@ 0x70
 800d764:	af00      	add	r7, sp, #0
 800d766:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d768:	687b      	ldr	r3, [r7, #4]
 800d76a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d76c:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800d76e:	687b      	ldr	r3, [r7, #4]
 800d770:	681b      	ldr	r3, [r3, #0]
 800d772:	681b      	ldr	r3, [r3, #0]
 800d774:	f003 0320 	and.w	r3, r3, #32
 800d778:	2b00      	cmp	r3, #0
 800d77a:	d171      	bne.n	800d860 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800d77c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d77e:	2200      	movs	r2, #0
 800d780:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d784:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d786:	681b      	ldr	r3, [r3, #0]
 800d788:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d78a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d78c:	e853 3f00 	ldrex	r3, [r3]
 800d790:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800d792:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d794:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d798:	66bb      	str	r3, [r7, #104]	@ 0x68
 800d79a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d79c:	681b      	ldr	r3, [r3, #0]
 800d79e:	461a      	mov	r2, r3
 800d7a0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d7a2:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d7a4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d7a6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800d7a8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800d7aa:	e841 2300 	strex	r3, r2, [r1]
 800d7ae:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800d7b0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d7b2:	2b00      	cmp	r3, #0
 800d7b4:	d1e6      	bne.n	800d784 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d7b6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d7b8:	681b      	ldr	r3, [r3, #0]
 800d7ba:	3308      	adds	r3, #8
 800d7bc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d7be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d7c0:	e853 3f00 	ldrex	r3, [r3]
 800d7c4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800d7c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d7c8:	f023 0301 	bic.w	r3, r3, #1
 800d7cc:	667b      	str	r3, [r7, #100]	@ 0x64
 800d7ce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d7d0:	681b      	ldr	r3, [r3, #0]
 800d7d2:	3308      	adds	r3, #8
 800d7d4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800d7d6:	647a      	str	r2, [r7, #68]	@ 0x44
 800d7d8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d7da:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d7dc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d7de:	e841 2300 	strex	r3, r2, [r1]
 800d7e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d7e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d7e6:	2b00      	cmp	r3, #0
 800d7e8:	d1e5      	bne.n	800d7b6 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d7ea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d7ec:	681b      	ldr	r3, [r3, #0]
 800d7ee:	3308      	adds	r3, #8
 800d7f0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d7f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d7f4:	e853 3f00 	ldrex	r3, [r3]
 800d7f8:	623b      	str	r3, [r7, #32]
   return(result);
 800d7fa:	6a3b      	ldr	r3, [r7, #32]
 800d7fc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d800:	663b      	str	r3, [r7, #96]	@ 0x60
 800d802:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d804:	681b      	ldr	r3, [r3, #0]
 800d806:	3308      	adds	r3, #8
 800d808:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800d80a:	633a      	str	r2, [r7, #48]	@ 0x30
 800d80c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d80e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d810:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d812:	e841 2300 	strex	r3, r2, [r1]
 800d816:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d818:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d81a:	2b00      	cmp	r3, #0
 800d81c:	d1e5      	bne.n	800d7ea <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800d81e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d820:	2220      	movs	r2, #32
 800d822:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d826:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d828:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d82a:	2b01      	cmp	r3, #1
 800d82c:	d118      	bne.n	800d860 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d82e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d830:	681b      	ldr	r3, [r3, #0]
 800d832:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d834:	693b      	ldr	r3, [r7, #16]
 800d836:	e853 3f00 	ldrex	r3, [r3]
 800d83a:	60fb      	str	r3, [r7, #12]
   return(result);
 800d83c:	68fb      	ldr	r3, [r7, #12]
 800d83e:	f023 0310 	bic.w	r3, r3, #16
 800d842:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d844:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d846:	681b      	ldr	r3, [r3, #0]
 800d848:	461a      	mov	r2, r3
 800d84a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d84c:	61fb      	str	r3, [r7, #28]
 800d84e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d850:	69b9      	ldr	r1, [r7, #24]
 800d852:	69fa      	ldr	r2, [r7, #28]
 800d854:	e841 2300 	strex	r3, r2, [r1]
 800d858:	617b      	str	r3, [r7, #20]
   return(result);
 800d85a:	697b      	ldr	r3, [r7, #20]
 800d85c:	2b00      	cmp	r3, #0
 800d85e:	d1e6      	bne.n	800d82e <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d860:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d862:	2200      	movs	r2, #0
 800d864:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d866:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d868:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d86a:	2b01      	cmp	r3, #1
 800d86c:	d107      	bne.n	800d87e <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d86e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d870:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800d874:	4619      	mov	r1, r3
 800d876:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800d878:	f7ff f938 	bl	800caec <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800d87c:	e002      	b.n	800d884 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800d87e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800d880:	f7f3 fadc 	bl	8000e3c <HAL_UART_RxCpltCallback>
}
 800d884:	bf00      	nop
 800d886:	3770      	adds	r7, #112	@ 0x70
 800d888:	46bd      	mov	sp, r7
 800d88a:	bd80      	pop	{r7, pc}

0800d88c <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800d88c:	b580      	push	{r7, lr}
 800d88e:	b084      	sub	sp, #16
 800d890:	af00      	add	r7, sp, #0
 800d892:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d894:	687b      	ldr	r3, [r7, #4]
 800d896:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d898:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800d89a:	68fb      	ldr	r3, [r7, #12]
 800d89c:	2201      	movs	r2, #1
 800d89e:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d8a0:	68fb      	ldr	r3, [r7, #12]
 800d8a2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d8a4:	2b01      	cmp	r3, #1
 800d8a6:	d109      	bne.n	800d8bc <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800d8a8:	68fb      	ldr	r3, [r7, #12]
 800d8aa:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800d8ae:	085b      	lsrs	r3, r3, #1
 800d8b0:	b29b      	uxth	r3, r3
 800d8b2:	4619      	mov	r1, r3
 800d8b4:	68f8      	ldr	r0, [r7, #12]
 800d8b6:	f7ff f919 	bl	800caec <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800d8ba:	e002      	b.n	800d8c2 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800d8bc:	68f8      	ldr	r0, [r7, #12]
 800d8be:	f7ff f901 	bl	800cac4 <HAL_UART_RxHalfCpltCallback>
}
 800d8c2:	bf00      	nop
 800d8c4:	3710      	adds	r7, #16
 800d8c6:	46bd      	mov	sp, r7
 800d8c8:	bd80      	pop	{r7, pc}

0800d8ca <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800d8ca:	b580      	push	{r7, lr}
 800d8cc:	b086      	sub	sp, #24
 800d8ce:	af00      	add	r7, sp, #0
 800d8d0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d8d2:	687b      	ldr	r3, [r7, #4]
 800d8d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d8d6:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800d8d8:	697b      	ldr	r3, [r7, #20]
 800d8da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d8de:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800d8e0:	697b      	ldr	r3, [r7, #20]
 800d8e2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d8e6:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800d8e8:	697b      	ldr	r3, [r7, #20]
 800d8ea:	681b      	ldr	r3, [r3, #0]
 800d8ec:	689b      	ldr	r3, [r3, #8]
 800d8ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d8f2:	2b80      	cmp	r3, #128	@ 0x80
 800d8f4:	d109      	bne.n	800d90a <UART_DMAError+0x40>
 800d8f6:	693b      	ldr	r3, [r7, #16]
 800d8f8:	2b21      	cmp	r3, #33	@ 0x21
 800d8fa:	d106      	bne.n	800d90a <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800d8fc:	697b      	ldr	r3, [r7, #20]
 800d8fe:	2200      	movs	r2, #0
 800d900:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800d904:	6978      	ldr	r0, [r7, #20]
 800d906:	f7ff fe29 	bl	800d55c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800d90a:	697b      	ldr	r3, [r7, #20]
 800d90c:	681b      	ldr	r3, [r3, #0]
 800d90e:	689b      	ldr	r3, [r3, #8]
 800d910:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d914:	2b40      	cmp	r3, #64	@ 0x40
 800d916:	d109      	bne.n	800d92c <UART_DMAError+0x62>
 800d918:	68fb      	ldr	r3, [r7, #12]
 800d91a:	2b22      	cmp	r3, #34	@ 0x22
 800d91c:	d106      	bne.n	800d92c <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800d91e:	697b      	ldr	r3, [r7, #20]
 800d920:	2200      	movs	r2, #0
 800d922:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800d926:	6978      	ldr	r0, [r7, #20]
 800d928:	f7ff fe59 	bl	800d5de <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800d92c:	697b      	ldr	r3, [r7, #20]
 800d92e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d932:	f043 0210 	orr.w	r2, r3, #16
 800d936:	697b      	ldr	r3, [r7, #20]
 800d938:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800d93c:	6978      	ldr	r0, [r7, #20]
 800d93e:	f7ff f8cb 	bl	800cad8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d942:	bf00      	nop
 800d944:	3718      	adds	r7, #24
 800d946:	46bd      	mov	sp, r7
 800d948:	bd80      	pop	{r7, pc}

0800d94a <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800d94a:	b580      	push	{r7, lr}
 800d94c:	b084      	sub	sp, #16
 800d94e:	af00      	add	r7, sp, #0
 800d950:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d952:	687b      	ldr	r3, [r7, #4]
 800d954:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d956:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800d958:	68fb      	ldr	r3, [r7, #12]
 800d95a:	2200      	movs	r2, #0
 800d95c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800d960:	68f8      	ldr	r0, [r7, #12]
 800d962:	f7ff f8b9 	bl	800cad8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d966:	bf00      	nop
 800d968:	3710      	adds	r7, #16
 800d96a:	46bd      	mov	sp, r7
 800d96c:	bd80      	pop	{r7, pc}

0800d96e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800d96e:	b580      	push	{r7, lr}
 800d970:	b088      	sub	sp, #32
 800d972:	af00      	add	r7, sp, #0
 800d974:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800d976:	687b      	ldr	r3, [r7, #4]
 800d978:	681b      	ldr	r3, [r3, #0]
 800d97a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d97c:	68fb      	ldr	r3, [r7, #12]
 800d97e:	e853 3f00 	ldrex	r3, [r3]
 800d982:	60bb      	str	r3, [r7, #8]
   return(result);
 800d984:	68bb      	ldr	r3, [r7, #8]
 800d986:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d98a:	61fb      	str	r3, [r7, #28]
 800d98c:	687b      	ldr	r3, [r7, #4]
 800d98e:	681b      	ldr	r3, [r3, #0]
 800d990:	461a      	mov	r2, r3
 800d992:	69fb      	ldr	r3, [r7, #28]
 800d994:	61bb      	str	r3, [r7, #24]
 800d996:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d998:	6979      	ldr	r1, [r7, #20]
 800d99a:	69ba      	ldr	r2, [r7, #24]
 800d99c:	e841 2300 	strex	r3, r2, [r1]
 800d9a0:	613b      	str	r3, [r7, #16]
   return(result);
 800d9a2:	693b      	ldr	r3, [r7, #16]
 800d9a4:	2b00      	cmp	r3, #0
 800d9a6:	d1e6      	bne.n	800d976 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d9a8:	687b      	ldr	r3, [r7, #4]
 800d9aa:	2220      	movs	r2, #32
 800d9ac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800d9b0:	687b      	ldr	r3, [r7, #4]
 800d9b2:	2200      	movs	r2, #0
 800d9b4:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800d9b6:	6878      	ldr	r0, [r7, #4]
 800d9b8:	f7ff f870 	bl	800ca9c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d9bc:	bf00      	nop
 800d9be:	3720      	adds	r7, #32
 800d9c0:	46bd      	mov	sp, r7
 800d9c2:	bd80      	pop	{r7, pc}

0800d9c4 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800d9c4:	b480      	push	{r7}
 800d9c6:	b083      	sub	sp, #12
 800d9c8:	af00      	add	r7, sp, #0
 800d9ca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800d9cc:	bf00      	nop
 800d9ce:	370c      	adds	r7, #12
 800d9d0:	46bd      	mov	sp, r7
 800d9d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9d6:	4770      	bx	lr

0800d9d8 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800d9d8:	b480      	push	{r7}
 800d9da:	b083      	sub	sp, #12
 800d9dc:	af00      	add	r7, sp, #0
 800d9de:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800d9e0:	bf00      	nop
 800d9e2:	370c      	adds	r7, #12
 800d9e4:	46bd      	mov	sp, r7
 800d9e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9ea:	4770      	bx	lr

0800d9ec <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800d9ec:	b480      	push	{r7}
 800d9ee:	b083      	sub	sp, #12
 800d9f0:	af00      	add	r7, sp, #0
 800d9f2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800d9f4:	bf00      	nop
 800d9f6:	370c      	adds	r7, #12
 800d9f8:	46bd      	mov	sp, r7
 800d9fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9fe:	4770      	bx	lr

0800da00 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800da00:	b480      	push	{r7}
 800da02:	b085      	sub	sp, #20
 800da04:	af00      	add	r7, sp, #0
 800da06:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800da08:	687b      	ldr	r3, [r7, #4]
 800da0a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800da0e:	2b01      	cmp	r3, #1
 800da10:	d101      	bne.n	800da16 <HAL_UARTEx_DisableFifoMode+0x16>
 800da12:	2302      	movs	r3, #2
 800da14:	e027      	b.n	800da66 <HAL_UARTEx_DisableFifoMode+0x66>
 800da16:	687b      	ldr	r3, [r7, #4]
 800da18:	2201      	movs	r2, #1
 800da1a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800da1e:	687b      	ldr	r3, [r7, #4]
 800da20:	2224      	movs	r2, #36	@ 0x24
 800da22:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800da26:	687b      	ldr	r3, [r7, #4]
 800da28:	681b      	ldr	r3, [r3, #0]
 800da2a:	681b      	ldr	r3, [r3, #0]
 800da2c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800da2e:	687b      	ldr	r3, [r7, #4]
 800da30:	681b      	ldr	r3, [r3, #0]
 800da32:	681a      	ldr	r2, [r3, #0]
 800da34:	687b      	ldr	r3, [r7, #4]
 800da36:	681b      	ldr	r3, [r3, #0]
 800da38:	f022 0201 	bic.w	r2, r2, #1
 800da3c:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800da3e:	68fb      	ldr	r3, [r7, #12]
 800da40:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800da44:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800da46:	687b      	ldr	r3, [r7, #4]
 800da48:	2200      	movs	r2, #0
 800da4a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800da4c:	687b      	ldr	r3, [r7, #4]
 800da4e:	681b      	ldr	r3, [r3, #0]
 800da50:	68fa      	ldr	r2, [r7, #12]
 800da52:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800da54:	687b      	ldr	r3, [r7, #4]
 800da56:	2220      	movs	r2, #32
 800da58:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800da5c:	687b      	ldr	r3, [r7, #4]
 800da5e:	2200      	movs	r2, #0
 800da60:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800da64:	2300      	movs	r3, #0
}
 800da66:	4618      	mov	r0, r3
 800da68:	3714      	adds	r7, #20
 800da6a:	46bd      	mov	sp, r7
 800da6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da70:	4770      	bx	lr

0800da72 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800da72:	b580      	push	{r7, lr}
 800da74:	b084      	sub	sp, #16
 800da76:	af00      	add	r7, sp, #0
 800da78:	6078      	str	r0, [r7, #4]
 800da7a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800da7c:	687b      	ldr	r3, [r7, #4]
 800da7e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800da82:	2b01      	cmp	r3, #1
 800da84:	d101      	bne.n	800da8a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800da86:	2302      	movs	r3, #2
 800da88:	e02d      	b.n	800dae6 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800da8a:	687b      	ldr	r3, [r7, #4]
 800da8c:	2201      	movs	r2, #1
 800da8e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800da92:	687b      	ldr	r3, [r7, #4]
 800da94:	2224      	movs	r2, #36	@ 0x24
 800da96:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800da9a:	687b      	ldr	r3, [r7, #4]
 800da9c:	681b      	ldr	r3, [r3, #0]
 800da9e:	681b      	ldr	r3, [r3, #0]
 800daa0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800daa2:	687b      	ldr	r3, [r7, #4]
 800daa4:	681b      	ldr	r3, [r3, #0]
 800daa6:	681a      	ldr	r2, [r3, #0]
 800daa8:	687b      	ldr	r3, [r7, #4]
 800daaa:	681b      	ldr	r3, [r3, #0]
 800daac:	f022 0201 	bic.w	r2, r2, #1
 800dab0:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800dab2:	687b      	ldr	r3, [r7, #4]
 800dab4:	681b      	ldr	r3, [r3, #0]
 800dab6:	689b      	ldr	r3, [r3, #8]
 800dab8:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800dabc:	687b      	ldr	r3, [r7, #4]
 800dabe:	681b      	ldr	r3, [r3, #0]
 800dac0:	683a      	ldr	r2, [r7, #0]
 800dac2:	430a      	orrs	r2, r1
 800dac4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800dac6:	6878      	ldr	r0, [r7, #4]
 800dac8:	f000 f850 	bl	800db6c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800dacc:	687b      	ldr	r3, [r7, #4]
 800dace:	681b      	ldr	r3, [r3, #0]
 800dad0:	68fa      	ldr	r2, [r7, #12]
 800dad2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800dad4:	687b      	ldr	r3, [r7, #4]
 800dad6:	2220      	movs	r2, #32
 800dad8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800dadc:	687b      	ldr	r3, [r7, #4]
 800dade:	2200      	movs	r2, #0
 800dae0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800dae4:	2300      	movs	r3, #0
}
 800dae6:	4618      	mov	r0, r3
 800dae8:	3710      	adds	r7, #16
 800daea:	46bd      	mov	sp, r7
 800daec:	bd80      	pop	{r7, pc}

0800daee <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800daee:	b580      	push	{r7, lr}
 800daf0:	b084      	sub	sp, #16
 800daf2:	af00      	add	r7, sp, #0
 800daf4:	6078      	str	r0, [r7, #4]
 800daf6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800daf8:	687b      	ldr	r3, [r7, #4]
 800dafa:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800dafe:	2b01      	cmp	r3, #1
 800db00:	d101      	bne.n	800db06 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800db02:	2302      	movs	r3, #2
 800db04:	e02d      	b.n	800db62 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800db06:	687b      	ldr	r3, [r7, #4]
 800db08:	2201      	movs	r2, #1
 800db0a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800db0e:	687b      	ldr	r3, [r7, #4]
 800db10:	2224      	movs	r2, #36	@ 0x24
 800db12:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800db16:	687b      	ldr	r3, [r7, #4]
 800db18:	681b      	ldr	r3, [r3, #0]
 800db1a:	681b      	ldr	r3, [r3, #0]
 800db1c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800db1e:	687b      	ldr	r3, [r7, #4]
 800db20:	681b      	ldr	r3, [r3, #0]
 800db22:	681a      	ldr	r2, [r3, #0]
 800db24:	687b      	ldr	r3, [r7, #4]
 800db26:	681b      	ldr	r3, [r3, #0]
 800db28:	f022 0201 	bic.w	r2, r2, #1
 800db2c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800db2e:	687b      	ldr	r3, [r7, #4]
 800db30:	681b      	ldr	r3, [r3, #0]
 800db32:	689b      	ldr	r3, [r3, #8]
 800db34:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800db38:	687b      	ldr	r3, [r7, #4]
 800db3a:	681b      	ldr	r3, [r3, #0]
 800db3c:	683a      	ldr	r2, [r7, #0]
 800db3e:	430a      	orrs	r2, r1
 800db40:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800db42:	6878      	ldr	r0, [r7, #4]
 800db44:	f000 f812 	bl	800db6c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800db48:	687b      	ldr	r3, [r7, #4]
 800db4a:	681b      	ldr	r3, [r3, #0]
 800db4c:	68fa      	ldr	r2, [r7, #12]
 800db4e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800db50:	687b      	ldr	r3, [r7, #4]
 800db52:	2220      	movs	r2, #32
 800db54:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800db58:	687b      	ldr	r3, [r7, #4]
 800db5a:	2200      	movs	r2, #0
 800db5c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800db60:	2300      	movs	r3, #0
}
 800db62:	4618      	mov	r0, r3
 800db64:	3710      	adds	r7, #16
 800db66:	46bd      	mov	sp, r7
 800db68:	bd80      	pop	{r7, pc}
	...

0800db6c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800db6c:	b480      	push	{r7}
 800db6e:	b085      	sub	sp, #20
 800db70:	af00      	add	r7, sp, #0
 800db72:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800db74:	687b      	ldr	r3, [r7, #4]
 800db76:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800db78:	2b00      	cmp	r3, #0
 800db7a:	d108      	bne.n	800db8e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800db7c:	687b      	ldr	r3, [r7, #4]
 800db7e:	2201      	movs	r2, #1
 800db80:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800db84:	687b      	ldr	r3, [r7, #4]
 800db86:	2201      	movs	r2, #1
 800db88:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800db8c:	e031      	b.n	800dbf2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800db8e:	2308      	movs	r3, #8
 800db90:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800db92:	2308      	movs	r3, #8
 800db94:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800db96:	687b      	ldr	r3, [r7, #4]
 800db98:	681b      	ldr	r3, [r3, #0]
 800db9a:	689b      	ldr	r3, [r3, #8]
 800db9c:	0e5b      	lsrs	r3, r3, #25
 800db9e:	b2db      	uxtb	r3, r3
 800dba0:	f003 0307 	and.w	r3, r3, #7
 800dba4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800dba6:	687b      	ldr	r3, [r7, #4]
 800dba8:	681b      	ldr	r3, [r3, #0]
 800dbaa:	689b      	ldr	r3, [r3, #8]
 800dbac:	0f5b      	lsrs	r3, r3, #29
 800dbae:	b2db      	uxtb	r3, r3
 800dbb0:	f003 0307 	and.w	r3, r3, #7
 800dbb4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800dbb6:	7bbb      	ldrb	r3, [r7, #14]
 800dbb8:	7b3a      	ldrb	r2, [r7, #12]
 800dbba:	4911      	ldr	r1, [pc, #68]	@ (800dc00 <UARTEx_SetNbDataToProcess+0x94>)
 800dbbc:	5c8a      	ldrb	r2, [r1, r2]
 800dbbe:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800dbc2:	7b3a      	ldrb	r2, [r7, #12]
 800dbc4:	490f      	ldr	r1, [pc, #60]	@ (800dc04 <UARTEx_SetNbDataToProcess+0x98>)
 800dbc6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800dbc8:	fb93 f3f2 	sdiv	r3, r3, r2
 800dbcc:	b29a      	uxth	r2, r3
 800dbce:	687b      	ldr	r3, [r7, #4]
 800dbd0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800dbd4:	7bfb      	ldrb	r3, [r7, #15]
 800dbd6:	7b7a      	ldrb	r2, [r7, #13]
 800dbd8:	4909      	ldr	r1, [pc, #36]	@ (800dc00 <UARTEx_SetNbDataToProcess+0x94>)
 800dbda:	5c8a      	ldrb	r2, [r1, r2]
 800dbdc:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800dbe0:	7b7a      	ldrb	r2, [r7, #13]
 800dbe2:	4908      	ldr	r1, [pc, #32]	@ (800dc04 <UARTEx_SetNbDataToProcess+0x98>)
 800dbe4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800dbe6:	fb93 f3f2 	sdiv	r3, r3, r2
 800dbea:	b29a      	uxth	r2, r3
 800dbec:	687b      	ldr	r3, [r7, #4]
 800dbee:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800dbf2:	bf00      	nop
 800dbf4:	3714      	adds	r7, #20
 800dbf6:	46bd      	mov	sp, r7
 800dbf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbfc:	4770      	bx	lr
 800dbfe:	bf00      	nop
 800dc00:	0800e4a8 	.word	0x0800e4a8
 800dc04:	0800e4b0 	.word	0x0800e4b0

0800dc08 <memset>:
 800dc08:	4402      	add	r2, r0
 800dc0a:	4603      	mov	r3, r0
 800dc0c:	4293      	cmp	r3, r2
 800dc0e:	d100      	bne.n	800dc12 <memset+0xa>
 800dc10:	4770      	bx	lr
 800dc12:	f803 1b01 	strb.w	r1, [r3], #1
 800dc16:	e7f9      	b.n	800dc0c <memset+0x4>

0800dc18 <__libc_init_array>:
 800dc18:	b570      	push	{r4, r5, r6, lr}
 800dc1a:	4b0d      	ldr	r3, [pc, #52]	@ (800dc50 <__libc_init_array+0x38>)
 800dc1c:	4d0d      	ldr	r5, [pc, #52]	@ (800dc54 <__libc_init_array+0x3c>)
 800dc1e:	1b5b      	subs	r3, r3, r5
 800dc20:	109c      	asrs	r4, r3, #2
 800dc22:	2600      	movs	r6, #0
 800dc24:	42a6      	cmp	r6, r4
 800dc26:	d109      	bne.n	800dc3c <__libc_init_array+0x24>
 800dc28:	f000 f81a 	bl	800dc60 <_init>
 800dc2c:	4d0a      	ldr	r5, [pc, #40]	@ (800dc58 <__libc_init_array+0x40>)
 800dc2e:	4b0b      	ldr	r3, [pc, #44]	@ (800dc5c <__libc_init_array+0x44>)
 800dc30:	1b5b      	subs	r3, r3, r5
 800dc32:	109c      	asrs	r4, r3, #2
 800dc34:	2600      	movs	r6, #0
 800dc36:	42a6      	cmp	r6, r4
 800dc38:	d105      	bne.n	800dc46 <__libc_init_array+0x2e>
 800dc3a:	bd70      	pop	{r4, r5, r6, pc}
 800dc3c:	f855 3b04 	ldr.w	r3, [r5], #4
 800dc40:	4798      	blx	r3
 800dc42:	3601      	adds	r6, #1
 800dc44:	e7ee      	b.n	800dc24 <__libc_init_array+0xc>
 800dc46:	f855 3b04 	ldr.w	r3, [r5], #4
 800dc4a:	4798      	blx	r3
 800dc4c:	3601      	adds	r6, #1
 800dc4e:	e7f2      	b.n	800dc36 <__libc_init_array+0x1e>
 800dc50:	0800e4c0 	.word	0x0800e4c0
 800dc54:	0800e4c0 	.word	0x0800e4c0
 800dc58:	0800e4c0 	.word	0x0800e4c0
 800dc5c:	0800e4c4 	.word	0x0800e4c4

0800dc60 <_init>:
 800dc60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dc62:	bf00      	nop
 800dc64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dc66:	bc08      	pop	{r3}
 800dc68:	469e      	mov	lr, r3
 800dc6a:	4770      	bx	lr

0800dc6c <_fini>:
 800dc6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dc6e:	bf00      	nop
 800dc70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dc72:	bc08      	pop	{r3}
 800dc74:	469e      	mov	lr, r3
 800dc76:	4770      	bx	lr
