
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003569                       # Number of seconds simulated
sim_ticks                                  3569437434                       # Number of ticks simulated
final_tick                               533133817371                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 332822                       # Simulator instruction rate (inst/s)
host_op_rate                                   430998                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 299959                       # Simulator tick rate (ticks/s)
host_mem_usage                               16919552                       # Number of bytes of host memory used
host_seconds                                 11899.77                       # Real time elapsed on the host
sim_insts                                  3960508988                       # Number of instructions simulated
sim_ops                                    5128779533                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       289792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       242688                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       310400                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       175232                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1024768                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6656                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       290432                       # Number of bytes written to this memory
system.physmem.bytes_written::total            290432                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2264                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1896                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         2425                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1369                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  8006                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2269                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2269                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       394460                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     81187023                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       537900                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     67990546                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       466180                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     86960482                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       466180                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     49092330                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               287095101                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       394460                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       537900                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       466180                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       466180                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1864720                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          81366323                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               81366323                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          81366323                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       394460                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     81187023                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       537900                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     67990546                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       466180                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     86960482                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       466180                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     49092330                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              368461424                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8559803                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3111000                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2554426                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       202740                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1252920                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1203730                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          314208                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8840                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3199395                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17058995                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3111000                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1517938                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3660547                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1084286                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        701261                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1564993                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        81177                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8439729                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.484732                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.336163                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4779182     56.63%     56.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          366291      4.34%     60.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          317477      3.76%     64.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          342457      4.06%     68.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          299170      3.54%     72.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          153981      1.82%     74.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          101056      1.20%     75.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          271993      3.22%     78.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1808122     21.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8439729                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.363443                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.992919                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3367934                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       657884                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3479681                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        56543                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        877678                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       507308                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          869                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20234940                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6362                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        877678                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3536754                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         306180                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        74898                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3364244                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       279967                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19543452                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          413                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        175950                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76585                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           21                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27142566                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     91101251                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     91101251                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16806914                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10335579                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3314                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1717                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           743629                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1938302                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1006916                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        26256                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       336106                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18420552                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3312                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14767515                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        28153                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6146042                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18806246                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          116                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8439729                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.749762                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.908191                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3022368     35.81%     35.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1779461     21.08%     56.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1202873     14.25%     71.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       763669      9.05%     80.20% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       749735      8.88%     89.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       443340      5.25%     94.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       338006      4.00%     98.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        74591      0.88%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        65686      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8439729                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108408     69.28%     69.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             6      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21735     13.89%     83.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        26328     16.83%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12139265     82.20%     82.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200669      1.36%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1597      0.01%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1578243     10.69%     94.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       847741      5.74%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14767515                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.725217                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             156477                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010596                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38159387                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24570032                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14352871                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14923992                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        26334                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       709099                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           38                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          130                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       227016                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           66                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        877678                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         232357                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        17140                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18423864                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        29481                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1938302                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1006916                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1714                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         12275                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          910                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          130                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122045                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115077                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       237122                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14509510                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1484022                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       258003                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2308395                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2056778                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            824373                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.695075                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14367550                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14352871                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9359071                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26140415                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.676776                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358031                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239327                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6185001                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       204825                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7562051                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.618519                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.171725                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3038745     40.18%     40.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2040190     26.98%     67.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       834901     11.04%     78.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       427248      5.65%     83.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       369050      4.88%     88.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       179785      2.38%     91.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       201556      2.67%     93.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       101478      1.34%     95.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       369098      4.88%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7562051                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239327                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2009100                       # Number of memory references committed
system.switch_cpus0.commit.loads              1229200                       # Number of loads committed
system.switch_cpus0.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755939                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11011698                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240662                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       369098                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25617281                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37727323                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4098                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 120074                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.855980                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.855980                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.168251                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.168251                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65515364                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19679483                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18981435                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8559803                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3121767                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2724142                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       199553                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1548687                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1491702                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          225927                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6410                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3658647                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17345945                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3121767                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1717629                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3578974                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         980318                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        430549                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1803508                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        79783                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8447823                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.368825                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.175134                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4868849     57.63%     57.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          179570      2.13%     59.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          329482      3.90%     63.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          308316      3.65%     67.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          493873      5.85%     73.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          509077      6.03%     79.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          123858      1.47%     80.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           94476      1.12%     81.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1540322     18.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8447823                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.364701                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.026442                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3777422                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       416252                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3461312                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        13975                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        778861                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       345421                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          772                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19435941                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1310                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        778861                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3940529                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         144892                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        47645                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3310775                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       225120                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18910792                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         76502                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        91703                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     25151659                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     86130906                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     86130906                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16303883                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8847769                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2243                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1101                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           602804                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2877316                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       637903                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10668                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       251781                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17893639                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2201                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15063541                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        20437                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5410876                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     14924142                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8447823                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.783127                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.838798                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2930829     34.69%     34.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1570280     18.59%     53.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1389975     16.45%     69.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       839072      9.93%     79.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       870230     10.30%     89.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       514751      6.09%     96.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       229312      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        61444      0.73%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        41930      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8447823                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          60117     66.58%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         19201     21.26%     87.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        10980     12.16%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11838851     78.59%     78.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       120492      0.80%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1102      0.01%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2562676     17.01%     96.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       540420      3.59%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15063541                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.759800                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              90298                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005994                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38685640                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23306770                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14574903                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15153839                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        37222                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       833843                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           87                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           55                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       155930                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        778861                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          78173                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         6660                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17895844                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        22075                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2877316                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       637903                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1101                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3340                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           23                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           55                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       106337                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       117904                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       224241                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14783264                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2461852                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       280277                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2989123                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2232002                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            527271                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.727057                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14590982                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14574903                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8960688                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         21980534                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.702715                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.407665                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10906065                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12417879                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5478055                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2200                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       199893                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7668962                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.619239                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.311938                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3521868     45.92%     45.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1635984     21.33%     67.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       904676     11.80%     79.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       310530      4.05%     83.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       299442      3.90%     87.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       126358      1.65%     88.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       326981      4.26%     92.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        95475      1.24%     94.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       447648      5.84%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7668962                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10906065                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12417879                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2525446                       # Number of memory references committed
system.switch_cpus1.commit.loads              2043473                       # Number of loads committed
system.switch_cpus1.commit.membars               1100                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1940667                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10849077                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       170127                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       447648                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25117248                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           36571393                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3529                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 111980                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10906065                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12417879                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10906065                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.784866                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.784866                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.274102                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.274102                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        68324054                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19139772                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19971458                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2200                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 8559803                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3078905                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2502893                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       212668                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1302823                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1196139                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          324048                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9113                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3094117                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17073064                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3078905                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1520187                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3752908                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1134053                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        640294                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1514703                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        91034                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8404115                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.510485                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.306411                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4651207     55.34%     55.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          331712      3.95%     59.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          264783      3.15%     62.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          644472      7.67%     70.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          173197      2.06%     72.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          226556      2.70%     74.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          164085      1.95%     76.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           91188      1.09%     77.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1856915     22.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8404115                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.359693                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.994563                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3238450                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       622049                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3606945                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        24522                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        912140                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       525198                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         4705                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20402670                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        10682                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        912140                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3475864                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         143535                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       130857                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3388332                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       353379                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19673753                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         3274                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        146307                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       110037                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          229                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands     27547303                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     91834396                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     91834396                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16829865                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10717408                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         4020                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2273                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           968731                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1838907                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       932773                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        15430                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       371112                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18595010                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3880                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14745447                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        29387                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6457415                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     19747454                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          620                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8404115                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.754551                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.881708                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2930035     34.86%     34.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1791121     21.31%     56.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1213808     14.44%     70.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       871975     10.38%     81.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       742443      8.83%     89.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       390549      4.65%     94.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       331242      3.94%     98.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        62720      0.75%     99.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        70222      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8404115                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          86573     71.32%     71.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             1      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         17678     14.56%     85.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        17141     14.12%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12289236     83.34%     83.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       209268      1.42%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1630      0.01%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1466132      9.94%     94.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       779181      5.28%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14745447                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.722639                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             121393                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008233                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     38045788                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25056376                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14365946                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14866840                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        55440                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       731320                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          260                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           71                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       240045                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        912140                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          62559                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         8221                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18598892                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        41564                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1838907                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       932773                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2250                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          7308                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           71                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       126063                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       119891                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       245954                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14508095                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1373495                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       237351                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2133846                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2045620                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            760351                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.694910                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14375715                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14365946                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9356741                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         26431076                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.678303                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354005                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9859222                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12108208                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6490769                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3260                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       212601                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7491974                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.616157                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.134432                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2932628     39.14%     39.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2066462     27.58%     66.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       839155     11.20%     77.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       471606      6.29%     84.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       388836      5.19%     89.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       159300      2.13%     91.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       190482      2.54%     94.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        94158      1.26%     95.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       349347      4.66%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7491974                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9859222                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12108208                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1800312                       # Number of memory references committed
system.switch_cpus2.commit.loads              1107584                       # Number of loads committed
system.switch_cpus2.commit.membars               1630                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1739618                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10910049                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       246521                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       349347                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            25741604                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           38110723                       # The number of ROB writes
system.switch_cpus2.timesIdled                   4652                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 155688                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9859222                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12108208                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9859222                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.868203                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.868203                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.151805                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.151805                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        65263212                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19865570                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       18825624                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3260                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 8559803                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3123583                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2543842                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       209902                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1330396                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1228246                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          319350                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9343                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3445852                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17061190                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3123583                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1547596                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3582844                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1074758                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        536667                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1683927                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        84184                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8426811                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.493522                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.301082                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4843967     57.48%     57.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          193005      2.29%     59.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          251876      2.99%     62.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          379618      4.50%     67.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          367401      4.36%     71.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          280162      3.32%     74.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          165590      1.97%     76.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          248662      2.95%     79.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1696530     20.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8426811                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.364913                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.993176                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3560760                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       525309                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3452194                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        27307                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        861240                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       527562                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          194                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20401687                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1069                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        861240                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3751506                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         107833                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       141742                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3284360                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       280124                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      19800867                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           79                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        120786                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        88317                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents            5                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     27598468                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     92198265                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     92198265                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17110703                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10487708                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4132                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2292                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           796391                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1834282                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       969895                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        18892                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       353888                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18394528                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3914                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14798320                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        28140                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6004847                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18260880                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          574                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8426811                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.756100                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.894537                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2921306     34.67%     34.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1855129     22.01%     56.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1207461     14.33%     71.01% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       813306      9.65%     80.66% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       760220      9.02%     89.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       407104      4.83%     94.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       298143      3.54%     98.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        90043      1.07%     99.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        74099      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8426811                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          72049     69.20%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             1      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         14866     14.28%     83.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        17197     16.52%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12316739     83.23%     83.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       208990      1.41%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1671      0.01%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1460731      9.87%     94.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       810189      5.47%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14798320                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.728815                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             104113                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007035                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38155700                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     24403372                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14382400                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      14902433                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        50316                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       704905                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          236                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           89                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       246024                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            7                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        861240                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          64405                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         9956                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18398447                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       128022                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1834282                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       969895                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2244                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          7507                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           89                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       127583                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       118981                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       246564                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14514680                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1375887                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       283636                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2168680                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2033081                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            792793                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.695679                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14386511                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14382400                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9235641                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         25930469                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.680226                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356169                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10020879                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12316956                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6081485                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3340                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       213097                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7565571                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.628027                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.149159                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2913877     38.51%     38.51% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2177789     28.79%     67.30% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       798195     10.55%     77.85% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       459558      6.07%     83.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       383051      5.06%     88.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       194703      2.57%     91.56% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       184192      2.43%     94.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        80416      1.06%     95.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       373790      4.94%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7565571                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10020879                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12316956                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1853241                       # Number of memory references committed
system.switch_cpus3.commit.loads              1129370                       # Number of loads committed
system.switch_cpus3.commit.membars               1670                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1766750                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11102002                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       251380                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       373790                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            25590222                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           37658627                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3547                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 132992                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10020879                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12316956                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10020879                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.854197                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.854197                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.170690                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.170690                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        65317719                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       19867732                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       18846411                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3340                       # number of misc regfile writes
system.l2.replacements                           8007                       # number of replacements
system.l2.tagsinuse                      16383.892318                       # Cycle average of tags in use
system.l2.total_refs                           729852                       # Total number of references to valid blocks.
system.l2.sampled_refs                          24391                       # Sample count of references to valid blocks.
system.l2.avg_refs                          29.923004                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           137.309347                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     10.965498                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1154.264744                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     14.094799                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    974.323185                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     12.744527                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1194.510756                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     12.970755                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    708.219690                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3425.612502                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3023.391232                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           3068.880314                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           2646.604970                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.008381                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000669                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.070451                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000860                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.059468                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000778                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.072907                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000792                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.043226                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.209083                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.184533                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.187310                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.161536                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999993                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         7593                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3464                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         4865                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         3756                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   19678                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             5653                       # number of Writeback hits
system.l2.Writeback_hits::total                  5653                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         7593                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3464                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         4865                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         3756                       # number of demand (read+write) hits
system.l2.demand_hits::total                    19678                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         7593                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3464                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         4865                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         3756                       # number of overall hits
system.l2.overall_hits::total                   19678                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2264                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1896                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         2425                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1367                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  8004                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   2                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2264                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1896                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         2425                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1369                       # number of demand (read+write) misses
system.l2.demand_misses::total                   8006                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2264                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1896                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         2425                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1369                       # number of overall misses
system.l2.overall_misses::total                  8006                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       526174                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    107406478                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       779265                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     87735500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       612172                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    111558972                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       496047                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     61441293                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       370555901                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data        52317                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         52317                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       526174                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    107406478                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       779265                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     87735500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       612172                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    111558972                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       496047                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     61493610                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        370608218                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       526174                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    107406478                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       779265                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     87735500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       612172                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    111558972                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       496047                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     61493610                       # number of overall miss cycles
system.l2.overall_miss_latency::total       370608218                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         9857                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5360                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         7290                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5123                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               27682                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         5653                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              5653                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 2                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         9857                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5360                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         7290                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5125                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                27684                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         9857                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5360                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         7290                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5125                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               27684                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.229684                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.353731                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.332647                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.266836                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.289141                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.229684                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.353731                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.332647                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.267122                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.289192                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.229684                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.353731                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.332647                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.267122                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.289192                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst        47834                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 47441.023852                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst        51951                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 46273.997890                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 47090.153846                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 46003.699794                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 38157.461538                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 44946.081200                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 46296.339455                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 26158.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 26158.500000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst        47834                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 47441.023852                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst        51951                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 46273.997890                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 47090.153846                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 46003.699794                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 38157.461538                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 44918.634039                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 46291.308768                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst        47834                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 47441.023852                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst        51951                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 46273.997890                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 47090.153846                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 46003.699794                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 38157.461538                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 44918.634039                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 46291.308768                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2269                       # number of writebacks
system.l2.writebacks::total                      2269                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2264                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1896                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         2425                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1367                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             8004                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              2                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2264                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1896                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         2425                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1369                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              8006                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2264                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1896                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         2425                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1369                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             8006                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       463145                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     94467572                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       691709                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     76752133                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       537978                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     97563640                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       419838                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     53494657                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    324390672                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data        40907                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        40907                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       463145                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     94467572                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       691709                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     76752133                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       537978                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     97563640                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       419838                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     53535564                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    324431579                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       463145                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     94467572                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       691709                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     76752133                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       537978                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     97563640                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       419838                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     53535564                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    324431579                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.229684                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.353731                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.332647                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.266836                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.289141                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.229684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.353731                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.332647                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.267122                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.289192                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.229684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.353731                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.332647                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.267122                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.289192                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 42104.090909                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 41725.959364                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 46113.933333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 40481.082806                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 41382.923077                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 40232.428866                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 32295.230769                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 39132.887345                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40528.569715                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 20453.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 20453.500000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 42104.090909                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 41725.959364                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 46113.933333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 40481.082806                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 41382.923077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 40232.428866                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 32295.230769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 39105.598247                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40523.554709                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 42104.090909                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 41725.959364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 46113.933333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 40481.082806                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 41382.923077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 40232.428866                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 32295.230769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 39105.598247                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40523.554709                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.965480                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001572642                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1817736.192377                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.965480                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017573                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.882957                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1564981                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1564981                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1564981                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1564981                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1564981                       # number of overall hits
system.cpu0.icache.overall_hits::total        1564981                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           12                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           12                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            12                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           12                       # number of overall misses
system.cpu0.icache.overall_misses::total           12                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       616603                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       616603                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       616603                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       616603                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       616603                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       616603                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1564993                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1564993                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1564993                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1564993                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1564993                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1564993                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000008                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000008                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 51383.583333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 51383.583333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 51383.583333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 51383.583333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 51383.583333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 51383.583333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       538514                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       538514                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       538514                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       538514                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       538514                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       538514                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 48955.818182                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 48955.818182                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 48955.818182                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 48955.818182                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 48955.818182                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 48955.818182                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  9857                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174467436                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10113                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              17251.798279                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   229.876295                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    26.123705                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.897954                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.102046                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1165692                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1165692                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       776682                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        776682                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1642                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1642                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1942374                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1942374                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1942374                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1942374                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        38344                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        38344                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           10                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           10                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        38354                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         38354                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        38354                       # number of overall misses
system.cpu0.dcache.overall_misses::total        38354                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1166938254                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1166938254                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data       338322                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total       338322                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1167276576                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1167276576                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1167276576                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1167276576                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1204036                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1204036                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1642                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1642                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1980728                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1980728                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1980728                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1980728                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031846                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031846                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019364                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019364                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019364                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019364                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 30433.399072                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 30433.399072                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 33832.200000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 33832.200000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 30434.285238                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 30434.285238                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 30434.285238                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 30434.285238                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1478                       # number of writebacks
system.cpu0.dcache.writebacks::total             1478                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        28487                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        28487                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           10                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           10                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        28497                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        28497                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        28497                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        28497                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         9857                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9857                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         9857                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         9857                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         9857                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         9857                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    183324180                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    183324180                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    183324180                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    183324180                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    183324180                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    183324180                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008187                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008187                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004976                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004976                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004976                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004976                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 18598.374759                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18598.374759                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 18598.374759                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18598.374759                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 18598.374759                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18598.374759                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.939329                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913269482                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1684999.044280                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.939329                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.023941                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868493                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1803492                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1803492                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1803492                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1803492                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1803492                       # number of overall hits
system.cpu1.icache.overall_hits::total        1803492                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       896001                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       896001                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       896001                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       896001                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       896001                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       896001                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1803508                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1803508                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1803508                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1803508                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1803508                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1803508                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 56000.062500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 56000.062500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 56000.062500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 56000.062500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 56000.062500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 56000.062500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       822959                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       822959                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       822959                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       822959                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       822959                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       822959                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 54863.933333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 54863.933333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 54863.933333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 54863.933333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 54863.933333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 54863.933333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5360                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               207680039                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5616                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              36980.063925                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   199.803680                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    56.196320                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.780483                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.219517                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2228863                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2228863                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       479771                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        479771                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1101                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1101                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1100                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1100                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2708634                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2708634                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2708634                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2708634                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        17828                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        17828                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        17828                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         17828                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        17828                       # number of overall misses
system.cpu1.dcache.overall_misses::total        17828                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    709470042                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    709470042                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    709470042                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    709470042                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    709470042                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    709470042                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2246691                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2246691                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       479771                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       479771                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1101                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1101                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1100                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1100                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2726462                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2726462                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2726462                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2726462                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007935                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007935                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006539                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006539                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006539                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006539                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 39795.268230                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 39795.268230                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 39795.268230                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 39795.268230                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 39795.268230                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 39795.268230                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          857                       # number of writebacks
system.cpu1.dcache.writebacks::total              857                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        12468                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        12468                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        12468                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        12468                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        12468                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        12468                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5360                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5360                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5360                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5360                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5360                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5360                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    121690916                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    121690916                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    121690916                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    121690916                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    121690916                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    121690916                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002386                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002386                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001966                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001966                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001966                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001966                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 22703.529104                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 22703.529104                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 22703.529104                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 22703.529104                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 22703.529104                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 22703.529104                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.969589                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1006595442                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2029426.294355                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.969589                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020785                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794823                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1514687                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1514687                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1514687                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1514687                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1514687                       # number of overall hits
system.cpu2.icache.overall_hits::total        1514687                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       821159                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       821159                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       821159                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       821159                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       821159                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       821159                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1514703                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1514703                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1514703                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1514703                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1514703                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1514703                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 51322.437500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 51322.437500                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 51322.437500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 51322.437500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 51322.437500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 51322.437500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       627930                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       627930                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       627930                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       627930                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       627930                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       627930                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 48302.307692                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 48302.307692                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 48302.307692                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 48302.307692                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 48302.307692                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 48302.307692                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  7290                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               165469653                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  7546                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              21928.127882                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   224.975219                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    31.024781                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.878809                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.121191                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1042835                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1042835                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       689468                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        689468                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         2160                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         2160                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1630                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1630                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1732303                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1732303                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1732303                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1732303                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        16036                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        16036                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        16036                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         16036                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        16036                       # number of overall misses
system.cpu2.dcache.overall_misses::total        16036                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    548919414                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    548919414                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    548919414                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    548919414                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    548919414                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    548919414                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1058871                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1058871                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       689468                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       689468                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         2160                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         2160                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1630                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1630                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1748339                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1748339                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1748339                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1748339                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015144                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015144                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.009172                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.009172                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.009172                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.009172                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 34230.444874                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 34230.444874                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 34230.444874                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 34230.444874                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 34230.444874                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 34230.444874                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1258                       # number of writebacks
system.cpu2.dcache.writebacks::total             1258                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         8746                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         8746                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         8746                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         8746                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         8746                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         8746                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         7290                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         7290                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         7290                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         7290                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         7290                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         7290                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    161372982                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    161372982                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    161372982                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    161372982                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    161372982                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    161372982                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006885                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006885                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004170                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004170                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004170                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004170                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 22136.211523                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 22136.211523                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 22136.211523                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 22136.211523                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 22136.211523                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 22136.211523                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.970731                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004907332                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2026022.846774                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.970731                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020786                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794825                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1683911                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1683911                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1683911                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1683911                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1683911                       # number of overall hits
system.cpu3.icache.overall_hits::total        1683911                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.cpu3.icache.overall_misses::total           16                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst       657332                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total       657332                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst       657332                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total       657332                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst       657332                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total       657332                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1683927                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1683927                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1683927                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1683927                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1683927                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1683927                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000010                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000010                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 41083.250000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 41083.250000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 41083.250000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 41083.250000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 41083.250000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 41083.250000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       518191                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       518191                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       518191                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       518191                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       518191                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       518191                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 39860.846154                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 39860.846154                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 39860.846154                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 39860.846154                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 39860.846154                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 39860.846154                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5125                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158239882                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5381                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              29407.151459                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.180339                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.819661                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.883517                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.116483                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1047134                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1047134                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       720169                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        720169                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1748                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1748                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1670                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1670                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1767303                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1767303                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1767303                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1767303                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        13077                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        13077                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          254                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          254                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        13331                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         13331                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        13331                       # number of overall misses
system.cpu3.dcache.overall_misses::total        13331                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    466990507                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    466990507                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     13677518                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     13677518                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    480668025                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    480668025                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    480668025                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    480668025                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1060211                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1060211                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       720423                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       720423                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1748                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1748                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1670                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1670                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1780634                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1780634                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1780634                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1780634                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012334                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012334                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000353                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000353                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007487                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007487                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007487                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007487                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 35710.828707                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 35710.828707                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 53848.496063                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 53848.496063                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 36056.411747                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 36056.411747                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 36056.411747                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 36056.411747                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        26558                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets        26558                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2060                       # number of writebacks
system.cpu3.dcache.writebacks::total             2060                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         7954                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         7954                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          252                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          252                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8206                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8206                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8206                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8206                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5123                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5123                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            2                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5125                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5125                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5125                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5125                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    100031168                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    100031168                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data        59304                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total        59304                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    100090472                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    100090472                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    100090472                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    100090472                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004832                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004832                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002878                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002878                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002878                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002878                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 19525.896545                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 19525.896545                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        29652                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        29652                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 19529.848195                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 19529.848195                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 19529.848195                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 19529.848195                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
