{
  "rvc_instructions": [
    {
      "name": "C.XOR",
      "extension": "I",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rs1p",
          "bit_lengths": {
            "RV32": 3,
            "RV64": 3
          }
        },
        {
          "name": "rs2p",
          "bit_lengths": {
            "RV64": 3,
            "RV32": 3
          }
        }
      ],
      "assembly_syntax": {
        "Format": "c.xor {rs1p}, {rs2p}"
      }
    },
    {
      "name": "C.JR",
      "extension": "I",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rs1",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          },
          "restrictions": {
            "forbidden_values": [
              0
            ]
          }
        }
      ],
      "assembly_syntax": {
        "Format": "c.jr {rs1}"
      }
    },
    {
      "name": "C.EBREAK",
      "extension": "I",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [],
      "assembly_syntax": {
        "Format": "c.ebreak "
      }
    },
    {
      "name": "C.JALR",
      "extension": "I",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rs1",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          },
          "restrictions": {
            "forbidden_values": [
              0
            ]
          }
        }
      ],
      "assembly_syntax": {
        "Format": "c.jalr {rs1}"
      }
    },
    {
      "name": "C.FSWSP",
      "extension": "F",
      "isa_bases": [
        "RV32"
      ],
      "operands": [
        {
          "name": "fs2",
          "bit_lengths": {
            "RV32": 5
          }
        },
        {
          "name": "uimm",
          "bit_lengths": {
            "RV32": 6
          },
          "restrictions": {
            "multiple_of": 4
          }
        }
      ],
      "assembly_syntax": {
        "Format": "c.fswsp {fs2}, {uimm}(sp)"
      }
    },
    {
      "name": "C.SDSP",
      "extension": "I",
      "isa_bases": [
        "RV64"
      ],
      "operands": [
        {
          "name": "rs2",
          "bit_lengths": {
            "RV64": 5
          }
        },
        {
          "name": "uimm",
          "bit_lengths": {
            "RV64": 6
          },
          "restrictions": {
            "multiple_of": 8
          }
        }
      ],
      "assembly_syntax": {
        "Format": "c.sdsp {rs2}, {uimm}(sp)"
      }
    },
    {
      "name": "C.ADD",
      "extension": "I",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rs1",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "rs2",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          },
          "restrictions": {
            "forbidden_values": [
              0
            ]
          }
        }
      ],
      "assembly_syntax": {
        "Format": "c.add {rs1}, {rs2}"
      }
    },
    {
      "name": "C.AND",
      "extension": "I",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rs2p",
          "bit_lengths": {
            "RV64": 3,
            "RV32": 3
          }
        },
        {
          "name": "rs1p",
          "bit_lengths": {
            "RV32": 3,
            "RV64": 3
          }
        }
      ],
      "assembly_syntax": {
        "Format": "c.and {rs1p}, {rs2p}"
      }
    },
    {
      "name": "C.BNEZ",
      "extension": "I",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "imm",
          "bit_lengths": {
            "RV32": 8,
            "RV64": 8
          }
        },
        {
          "name": "rs1p",
          "bit_lengths": {
            "RV64": 3,
            "RV32": 3
          }
        }
      ],
      "assembly_syntax": {
        "Format": "c.bnez {rs1p}, {imm}"
      }
    },
    {
      "name": "C.LWSP",
      "extension": "I",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          },
          "restrictions": {
            "forbidden_values": [
              0
            ]
          }
        },
        {
          "name": "uimm",
          "bit_lengths": {
            "RV64": 6,
            "RV32": 6
          },
          "restrictions": {
            "multiple_of": 4
          }
        }
      ],
      "assembly_syntax": {
        "Format": "c.lwsp {rd}, {uimm}(sp)"
      }
    },
    {
      "name": "C.SRLI64",
      "extension": "I",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rs1p",
          "bit_lengths": {
            "RV64": 3,
            "RV32": 3
          }
        }
      ],
      "assembly_syntax": {
        "Format": "c.srli64 {rs1p}"
      }
    },
    {
      "name": "C.ADDI16SP",
      "extension": "I",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "nzimm",
          "bit_lengths": {
            "RV32": 6,
            "RV64": 6
          },
          "restrictions": {
            "multiple_of": 16
          }
        }
      ],
      "assembly_syntax": {
        "Format": "c.addi16sp sp, {nzimm}"
      }
    },
    {
      "name": "C.ADDI4SPN",
      "extension": "I",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "nzuimm",
          "bit_lengths": {
            "RV32": 8,
            "RV64": 8
          },
          "restrictions": {
            "multiple_of": 4
          }
        },
        {
          "name": "rdp",
          "bit_lengths": {
            "RV64": 3,
            "RV32": 3
          }
        }
      ],
      "assembly_syntax": {
        "Format": "c.addi4spn {rdp}, sp, {nzuimm}"
      }
    },
    {
      "name": "C.SRAI64",
      "extension": "I",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rs1p",
          "bit_lengths": {
            "RV32": 3,
            "RV64": 3
          }
        }
      ],
      "assembly_syntax": {
        "Format": "c.srai64 {rs1p}"
      }
    },
    {
      "name": "C.FSD",
      "extension": "D",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "uimm",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          },
          "restrictions": {
            "multiple_of": 8
          }
        },
        {
          "name": "rs1p",
          "bit_lengths": {
            "RV64": 3,
            "RV32": 3
          }
        },
        {
          "name": "fs2p",
          "bit_lengths": {
            "RV64": 3,
            "RV32": 3
          }
        }
      ],
      "assembly_syntax": {
        "Format": "c.fsd {fs2p}, {uimm}({rs1p})"
      }
    },
    {
      "name": "C.NOP",
      "extension": "I",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "nzimm",
          "bit_lengths": {
            "RV32": 6,
            "RV64": 6
          }
        }
      ],
      "assembly_syntax": {
        "Format": "c.nop {nzimm}"
      }
    },
    {
      "name": "C.SUB",
      "extension": "I",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rs1p",
          "bit_lengths": {
            "RV64": 3,
            "RV32": 3
          }
        },
        {
          "name": "rs2p",
          "bit_lengths": {
            "RV64": 3,
            "RV32": 3
          }
        }
      ],
      "assembly_syntax": {
        "Format": "c.sub {rs1p}, {rs2p}"
      }
    },
    {
      "name": "C.ANDI",
      "extension": "I",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "imm",
          "bit_lengths": {
            "RV32": 6,
            "RV64": 6
          }
        },
        {
          "name": "rs1p",
          "bit_lengths": {
            "RV64": 3,
            "RV32": 3
          }
        }
      ],
      "assembly_syntax": {
        "Format": "c.andi {rs1p}, {imm}"
      }
    },
    {
      "name": "C.LD",
      "extension": "I",
      "isa_bases": [
        "RV64"
      ],
      "operands": [
        {
          "name": "uimm",
          "bit_lengths": {
            "RV64": 5
          },
          "restrictions": {
            "multiple_of": 8
          }
        },
        {
          "name": "rdp",
          "bit_lengths": {
            "RV64": 3
          }
        },
        {
          "name": "rs1p",
          "bit_lengths": {
            "RV64": 3
          }
        }
      ],
      "assembly_syntax": {
        "Format": "c.ld {rdp}, {uimm}({rs1p})"
      }
    },
    {
      "name": "C.ADDIW",
      "extension": "I",
      "isa_bases": [
        "RV64"
      ],
      "operands": [
        {
          "name": "rs1",
          "bit_lengths": {
            "RV64": 5
          },
          "restrictions": {
            "forbidden_values": [
              0
            ]
          }
        },
        {
          "name": "imm",
          "bit_lengths": {
            "RV64": 6
          }
        }
      ],
      "assembly_syntax": {
        "Format": "c.addiw {rs1}, {imm}"
      }
    },
    {
      "name": "C.BEQZ",
      "extension": "I",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "imm",
          "bit_lengths": {
            "RV64": 8,
            "RV32": 8
          }
        },
        {
          "name": "rs1p",
          "bit_lengths": {
            "RV64": 3,
            "RV32": 3
          }
        }
      ],
      "assembly_syntax": {
        "Format": "c.beqz {rs1p}, {imm}"
      }
    },
    {
      "name": "C.SLLI64",
      "extension": "I",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rs1",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        }
      ],
      "assembly_syntax": {
        "Format": "c.slli64 {rs1}"
      }
    },
    {
      "name": "C.SRAI",
      "extension": "I",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "nzuimm",
          "bit_lengths": {
            "RV64": 6,
            "RV32": 5
          }
        },
        {
          "name": "rs1p",
          "bit_lengths": {
            "RV64": 3,
            "RV32": 3
          }
        }
      ],
      "assembly_syntax": {
        "Format": "c.srai {rs1p}, {nzuimm}"
      }
    },
    {
      "name": "C.J",
      "extension": "I",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "imm",
          "bit_lengths": {
            "RV64": 11,
            "RV32": 11
          }
        }
      ],
      "assembly_syntax": {
        "Format": "c.j {imm}"
      }
    },
    {
      "name": "C.LDSP",
      "extension": "I",
      "isa_bases": [
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV64": 5
          },
          "restrictions": {
            "forbidden_values": [
              0
            ]
          }
        },
        {
          "name": "uimm",
          "bit_lengths": {
            "RV64": 6
          },
          "restrictions": {
            "multiple_of": 8
          }
        }
      ],
      "assembly_syntax": {
        "Format": "c.ldsp {rd}, {uimm}(sp)"
      }
    },
    {
      "name": "C.FLW",
      "extension": "F",
      "isa_bases": [
        "RV32"
      ],
      "operands": [
        {
          "name": "fdp",
          "bit_lengths": {
            "RV32": 3
          }
        },
        {
          "name": "uimm",
          "bit_lengths": {
            "RV32": 5
          },
          "restrictions": {
            "multiple_of": 4
          }
        },
        {
          "name": "rs1p",
          "bit_lengths": {
            "RV32": 3
          }
        }
      ],
      "assembly_syntax": {
        "Format": "c.flw {fdp}, {uimm}({rs1p})"
      }
    },
    {
      "name": "C.ADDW",
      "extension": "I",
      "isa_bases": [
        "RV64"
      ],
      "operands": [
        {
          "name": "rs1p",
          "bit_lengths": {
            "RV64": 3
          }
        },
        {
          "name": "rs2p",
          "bit_lengths": {
            "RV64": 3
          }
        }
      ],
      "assembly_syntax": {
        "Format": "c.addw {rs1p}, {rs2p}"
      }
    },
    {
      "name": "C.MV",
      "extension": "I",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "rs2",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          },
          "restrictions": {
            "forbidden_values": [
              0
            ]
          }
        }
      ],
      "assembly_syntax": {
        "Format": "c.mv {rd}, {rs2}"
      }
    },
    {
      "name": "C.ADDI",
      "extension": "I",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rs1",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "nzimm",
          "bit_lengths": {
            "RV64": 6,
            "RV32": 6
          }
        }
      ],
      "assembly_syntax": {
        "Format": "c.addi {rs1}, {nzimm}"
      }
    },
    {
      "name": "C.LI",
      "extension": "I",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "imm",
          "bit_lengths": {
            "RV32": 6,
            "RV64": 6
          }
        }
      ],
      "assembly_syntax": {
        "Format": "c.li {rd}, {imm}"
      }
    },
    {
      "name": "C.FSDSP",
      "extension": "D",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "fs2",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "uimm",
          "bit_lengths": {
            "RV64": 6,
            "RV32": 6
          },
          "restrictions": {
            "multiple_of": 8
          }
        }
      ],
      "assembly_syntax": {
        "Format": "c.fsdsp {fs2}, {uimm}(sp)"
      }
    },
    {
      "name": "C.FLDSP",
      "extension": "D",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "fd",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "uimm",
          "bit_lengths": {
            "RV64": 6,
            "RV32": 6
          },
          "restrictions": {
            "multiple_of": 8
          }
        }
      ],
      "assembly_syntax": {
        "Format": "c.fldsp {fd}, {uimm}(sp)"
      }
    },
    {
      "name": "C.LUI",
      "extension": "I",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          },
          "restrictions": {
            "forbidden_values": [
              2
            ]
          }
        },
        {
          "name": "rimm",
          "bit_lengths": {
            "RV32": 20,
            "RV64": 20
          },
          "restrictions": {
            "not_zero": true,
            "min_max": [
              -32,
              31
            ]
          }
        }
      ],
      "assembly_syntax": {
        "RustCode": "format!(\"c.lui {}, 0x{:x}\", rd, rimm.get() as u32 & 0xfffff)"
      }
    },
    {
      "name": "C.FLD",
      "extension": "D",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "uimm",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          },
          "restrictions": {
            "multiple_of": 8
          }
        },
        {
          "name": "fdp",
          "bit_lengths": {
            "RV32": 3,
            "RV64": 3
          }
        },
        {
          "name": "rs1p",
          "bit_lengths": {
            "RV32": 3,
            "RV64": 3
          }
        }
      ],
      "assembly_syntax": {
        "Format": "c.fld {fdp}, {uimm}({rs1p})"
      }
    },
    {
      "name": "C.SD",
      "extension": "I",
      "isa_bases": [
        "RV64"
      ],
      "operands": [
        {
          "name": "uimm",
          "bit_lengths": {
            "RV64": 5
          },
          "restrictions": {
            "multiple_of": 8
          }
        },
        {
          "name": "rs2p",
          "bit_lengths": {
            "RV64": 3
          }
        },
        {
          "name": "rs1p",
          "bit_lengths": {
            "RV64": 3
          }
        }
      ],
      "assembly_syntax": {
        "Format": "c.sd {rs2p}, {uimm}({rs1p})"
      }
    },
    {
      "name": "C.SW",
      "extension": "I",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "uimm",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          },
          "restrictions": {
            "multiple_of": 4
          }
        },
        {
          "name": "rs2p",
          "bit_lengths": {
            "RV64": 3,
            "RV32": 3
          }
        },
        {
          "name": "rs1p",
          "bit_lengths": {
            "RV32": 3,
            "RV64": 3
          }
        }
      ],
      "assembly_syntax": {
        "Format": "c.sw {rs2p}, {uimm}({rs1p})"
      }
    },
    {
      "name": "C.SRLI",
      "extension": "I",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "nzuimm",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 6
          }
        },
        {
          "name": "rs1p",
          "bit_lengths": {
            "RV64": 3,
            "RV32": 3
          }
        }
      ],
      "assembly_syntax": {
        "Format": "c.srli {rs1p}, {nzuimm}"
      }
    },
    {
      "name": "C.SWSP",
      "extension": "I",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rs2",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "uimm",
          "bit_lengths": {
            "RV32": 6,
            "RV64": 6
          },
          "restrictions": {
            "multiple_of": 4
          }
        }
      ],
      "assembly_syntax": {
        "Format": "c.swsp {rs2}, {uimm}(sp)"
      }
    },
    {
      "name": "C.SLLI",
      "extension": "I",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rs1",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "nzuimm",
          "bit_lengths": {
            "RV64": 6,
            "RV32": 5
          }
        }
      ],
      "assembly_syntax": {
        "Format": "c.slli {rs1}, {nzuimm}"
      }
    },
    {
      "name": "C.LW",
      "extension": "I",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "uimm",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          },
          "restrictions": {
            "multiple_of": 4
          }
        },
        {
          "name": "rs1p",
          "bit_lengths": {
            "RV64": 3,
            "RV32": 3
          }
        },
        {
          "name": "rdp",
          "bit_lengths": {
            "RV64": 3,
            "RV32": 3
          }
        }
      ],
      "assembly_syntax": {
        "Format": "c.lw {rdp}, {uimm}({rs1p})"
      }
    },
    {
      "name": "C.JAL",
      "extension": "I",
      "isa_bases": [
        "RV32"
      ],
      "operands": [
        {
          "name": "imm",
          "bit_lengths": {
            "RV32": 11
          }
        }
      ],
      "assembly_syntax": {
        "Format": "c.jal {imm}"
      }
    },
    {
      "name": "C.FLWSP",
      "extension": "F",
      "isa_bases": [
        "RV32"
      ],
      "operands": [
        {
          "name": "fd",
          "bit_lengths": {
            "RV32": 5
          }
        },
        {
          "name": "uimm",
          "bit_lengths": {
            "RV32": 6
          },
          "restrictions": {
            "multiple_of": 4
          }
        }
      ],
      "assembly_syntax": {
        "Format": "c.flwsp {fd}, {uimm}(sp)"
      }
    },
    {
      "name": "C.SUBW",
      "extension": "I",
      "isa_bases": [
        "RV64"
      ],
      "operands": [
        {
          "name": "rs2p",
          "bit_lengths": {
            "RV64": 3
          }
        },
        {
          "name": "rs1p",
          "bit_lengths": {
            "RV64": 3
          }
        }
      ],
      "assembly_syntax": {
        "Format": "c.subw {rs1p}, {rs2p}"
      }
    },
    {
      "name": "C.OR",
      "extension": "I",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rs2p",
          "bit_lengths": {
            "RV64": 3,
            "RV32": 3
          }
        },
        {
          "name": "rs1p",
          "bit_lengths": {
            "RV32": 3,
            "RV64": 3
          }
        }
      ],
      "assembly_syntax": {
        "Format": "c.or {rs1p}, {rs2p}"
      }
    },
    {
      "name": "C.FSW",
      "extension": "F",
      "isa_bases": [
        "RV32"
      ],
      "operands": [
        {
          "name": "fs2p",
          "bit_lengths": {
            "RV32": 3
          }
        },
        {
          "name": "uimm",
          "bit_lengths": {
            "RV32": 5
          },
          "restrictions": {
            "multiple_of": 4
          }
        },
        {
          "name": "rs1p",
          "bit_lengths": {
            "RV32": 3
          }
        }
      ],
      "assembly_syntax": {
        "Format": "c.fsw {fs2p}, {uimm}({rs1p})"
      }
    }
  ],
  "standard_instructions": [
    {
      "name": "ADDW",
      "extension": "I",
      "isa_bases": [
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV64": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV64": 5
          }
        },
        {
          "name": "rs2",
          "bit_lengths": {
            "RV64": 5
          }
        }
      ],
      "assembly_syntax": {
        "Format": "addw {rd}, {rs1}, {rs2}"
      }
    },
    {
      "name": "FSGNJ.S",
      "extension": "F",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "fd",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "fs1",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "fs2",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fsgnj.s {fd}, {fs1}, {fs2}"
      }
    },
    {
      "name": "FCVT.Q.S",
      "extension": "Q",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "fd",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "fs1",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fcvt.q.s {fd}, {fs1}"
      }
    },
    {
      "name": "FEQ.Q",
      "extension": "Q",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "fs1",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "fs2",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        }
      ],
      "assembly_syntax": {
        "Format": "feq.q {rd}, {fs1}, {fs2}"
      }
    },
    {
      "name": "REMUW",
      "extension": "M",
      "isa_bases": [
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV64": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV64": 5
          }
        },
        {
          "name": "rs2",
          "bit_lengths": {
            "RV64": 5
          }
        }
      ],
      "assembly_syntax": {
        "Format": "remuw {rd}, {rs1}, {rs2}"
      }
    },
    {
      "name": "FSGNJX.Q",
      "extension": "Q",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "fd",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "fs1",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "fs2",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fsgnjx.q {fd}, {fs1}, {fs2}"
      }
    },
    {
      "name": "FMAX.S",
      "extension": "F",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "fd",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "fs1",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "fs2",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fmax.s {fd}, {fs1}, {fs2}"
      }
    },
    {
      "name": "FSW",
      "extension": "F",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rs1",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          },
          "restrictions": {
            "multiple_of": 4
          }
        },
        {
          "name": "fs2",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "imm",
          "bit_lengths": {
            "RV64": 12,
            "RV32": 12
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fsw {fs2}, {imm}({rs1})"
      }
    },
    {
      "name": "FLQ",
      "extension": "Q",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "fd",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "imm",
          "bit_lengths": {
            "RV32": 12,
            "RV64": 12
          }
        }
      ],
      "assembly_syntax": {
        "Format": "flq {fd}, {imm}({rs1})"
      }
    },
    {
      "name": "FCVT.LU.Q",
      "extension": "Q",
      "isa_bases": [
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV64": 5
          }
        },
        {
          "name": "fs1",
          "bit_lengths": {
            "RV64": 5
          }
        },
        {
          "name": "rm",
          "bit_lengths": {
            "RV64": 3
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fcvt.lu.q {rd}, {fs1}, {rm}"
      }
    },
    {
      "name": "FCLASS.Q",
      "extension": "Q",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "fs1",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fclass.q {rd}, {fs1}"
      }
    },
    {
      "name": "FMAX.D",
      "extension": "D",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "fd",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "fs1",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "fs2",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fmax.d {fd}, {fs1}, {fs2}"
      }
    },
    {
      "name": "FCVT.D.W",
      "extension": "D",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "fd",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fcvt.d.w {fd}, {rs1}"
      }
    },
    {
      "name": "FMADD.Q",
      "extension": "Q",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "fd",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "fs1",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "fs2",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "fs3",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "rm",
          "bit_lengths": {
            "RV32": 3,
            "RV64": 3
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fmadd.q {fd}, {fs1}, {fs2}, {fs3}, {rm}"
      }
    },
    {
      "name": "SLTU",
      "extension": "I",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "rs2",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        }
      ],
      "assembly_syntax": {
        "Format": "sltu {rd}, {rs1}, {rs2}"
      }
    },
    {
      "name": "FLT.S",
      "extension": "F",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "fs1",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "fs2",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        }
      ],
      "assembly_syntax": {
        "Format": "flt.s {rd}, {fs1}, {fs2}"
      }
    },
    {
      "name": "JAL",
      "extension": "I",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "imm",
          "bit_lengths": {
            "RV32": 20,
            "RV64": 20
          }
        }
      ],
      "assembly_syntax": {
        "Format": "jal {rd}, {imm}"
      }
    },
    {
      "name": "AND",
      "extension": "I",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "rs2",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        }
      ],
      "assembly_syntax": {
        "Format": "and {rd}, {rs1}, {rs2}"
      }
    },
    {
      "name": "CSRRC",
      "extension": "Zicsr",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "csr",
          "bit_lengths": {
            "RV32": 12,
            "RV64": 12
          }
        }
      ],
      "assembly_syntax": {
        "Format": "csrrc {rd}, {csr}, {rs1}"
      }
    },
    {
      "name": "FLD",
      "extension": "D",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "fd",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          },
          "restrictions": {
            "multiple_of": 8
          }
        },
        {
          "name": "imm",
          "bit_lengths": {
            "RV32": 12,
            "RV64": 12
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fld {fd}, {imm}({rs1})"
      }
    },
    {
      "name": "FMIN.D",
      "extension": "D",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "fd",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "fs1",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "fs2",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fmin.d {fd}, {fs1}, {fs2}"
      }
    },
    {
      "name": "FCVT.LU.D",
      "extension": "D",
      "isa_bases": [
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV64": 5
          }
        },
        {
          "name": "fs1",
          "bit_lengths": {
            "RV64": 5
          }
        },
        {
          "name": "rm",
          "bit_lengths": {
            "RV64": 3
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fcvt.lu.d {rd}, {fs1}, {rm}"
      }
    },
    {
      "name": "FSGNJN.Q",
      "extension": "Q",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "fd",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "fs1",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "fs2",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fsgnjn.q {fd}, {fs1}, {fs2}"
      }
    },
    {
      "name": "AMOSWAP.W",
      "extension": "A",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          },
          "restrictions": {
            "multiple_of": 4
          }
        },
        {
          "name": "rs2",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "aq",
          "bit_lengths": {
            "RV64": 1,
            "RV32": 1
          }
        },
        {
          "name": "rl",
          "bit_lengths": {
            "RV32": 1,
            "RV64": 1
          }
        }
      ],
      "assembly_syntax": {
        "RustCode": "if *aq && *rl {\n    format!(\"amoswap.w.aqrl {}, {}, ({})\", rd, rs2, rs1)\n} else if *aq {\n    format!(\"amoswap.w.aq {}, {}, ({})\", rd, rs2, rs1)\n} else if *rl {\n    format!(\"amoswap.w.rl {}, {}, ({})\", rd, rs2, rs1)\n} else {\n    format!(\"amoswap.w {}, {}, ({})\", rd, rs2, rs1)\n}"
      }
    },
    {
      "name": "FCVT.W.Q",
      "extension": "Q",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "fs1",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "rm",
          "bit_lengths": {
            "RV64": 3,
            "RV32": 3
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fcvt.w.q {rd}, {fs1}, {rm}"
      }
    },
    {
      "name": "BGEU",
      "extension": "I",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rs1",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "rs2",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "imm",
          "bit_lengths": {
            "RV64": 12,
            "RV32": 12
          }
        }
      ],
      "assembly_syntax": {
        "Format": "bgeu {rs1}, {rs2}, {imm}"
      }
    },
    {
      "name": "FMV.X.W",
      "extension": "F",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "fs1",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fmv.x.w {rd}, {fs1}"
      }
    },
    {
      "name": "FCVT.S.W",
      "extension": "F",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "fd",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "rm",
          "bit_lengths": {
            "RV32": 3,
            "RV64": 3
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fcvt.s.w {fd}, {rs1}, {rm}"
      }
    },
    {
      "name": "SUBW",
      "extension": "I",
      "isa_bases": [
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV64": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV64": 5
          }
        },
        {
          "name": "rs2",
          "bit_lengths": {
            "RV64": 5
          }
        }
      ],
      "assembly_syntax": {
        "Format": "subw {rd}, {rs1}, {rs2}"
      }
    },
    {
      "name": "SB",
      "extension": "I",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rs1",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "rs2",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "imm",
          "bit_lengths": {
            "RV32": 12,
            "RV64": 12
          }
        }
      ],
      "assembly_syntax": {
        "Format": "sb {rs2}, {imm}({rs1})"
      }
    },
    {
      "name": "FCVT.L.D",
      "extension": "D",
      "isa_bases": [
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV64": 5
          }
        },
        {
          "name": "fs1",
          "bit_lengths": {
            "RV64": 5
          }
        },
        {
          "name": "rm",
          "bit_lengths": {
            "RV64": 3
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fcvt.l.d {rd}, {fs1}, {rm}"
      }
    },
    {
      "name": "FSGNJ.Q",
      "extension": "Q",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "fd",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "fs1",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "fs2",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fsgnj.q {fd}, {fs1}, {fs2}"
      }
    },
    {
      "name": "FCVT.L.S",
      "extension": "F",
      "isa_bases": [
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV64": 5
          }
        },
        {
          "name": "fs1",
          "bit_lengths": {
            "RV64": 5
          }
        },
        {
          "name": "rm",
          "bit_lengths": {
            "RV64": 3
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fcvt.l.s {rd}, {fs1}, {rm}"
      }
    },
    {
      "name": "JALR",
      "extension": "I",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "imm",
          "bit_lengths": {
            "RV64": 12,
            "RV32": 12
          }
        }
      ],
      "assembly_syntax": {
        "Format": "jalr {rd}, {rs1}, {imm}"
      }
    },
    {
      "name": "ECALL",
      "extension": "I",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [],
      "assembly_syntax": {
        "Format": "ecall "
      }
    },
    {
      "name": "LHU",
      "extension": "I",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          },
          "restrictions": {
            "multiple_of": 2
          }
        },
        {
          "name": "imm",
          "bit_lengths": {
            "RV64": 12,
            "RV32": 12
          }
        }
      ],
      "assembly_syntax": {
        "Format": "lhu {rd}, {imm}({rs1})"
      }
    },
    {
      "name": "AMOSWAP.D",
      "extension": "A",
      "isa_bases": [
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV64": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV64": 5
          },
          "restrictions": {
            "multiple_of": 8
          }
        },
        {
          "name": "rs2",
          "bit_lengths": {
            "RV64": 5
          }
        },
        {
          "name": "aq",
          "bit_lengths": {
            "RV64": 1
          }
        },
        {
          "name": "rl",
          "bit_lengths": {
            "RV64": 1
          }
        }
      ],
      "assembly_syntax": {
        "RustCode": "if *aq && *rl {\n    format!(\"amoswap.d.aqrl {}, {}, ({})\", rd, rs2, rs1)\n} else if *aq {\n    format!(\"amoswap.d.aq {}, {}, ({})\", rd, rs2, rs1)\n} else if *rl {\n    format!(\"amoswap.d.rl {}, {}, ({})\", rd, rs2, rs1)\n} else {\n    format!(\"amoswap.d {}, {}, ({})\", rd, rs2, rs1)\n}"
      }
    },
    {
      "name": "FMIN.S",
      "extension": "F",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "fd",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "fs1",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "fs2",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fmin.s {fd}, {fs1}, {fs2}"
      }
    },
    {
      "name": "SLLW",
      "extension": "I",
      "isa_bases": [
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV64": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV64": 5
          }
        },
        {
          "name": "rs2",
          "bit_lengths": {
            "RV64": 5
          }
        }
      ],
      "assembly_syntax": {
        "Format": "sllw {rd}, {rs1}, {rs2}"
      }
    },
    {
      "name": "SD",
      "extension": "I",
      "isa_bases": [
        "RV64"
      ],
      "operands": [
        {
          "name": "rs1",
          "bit_lengths": {
            "RV64": 5
          },
          "restrictions": {
            "multiple_of": 8
          }
        },
        {
          "name": "rs2",
          "bit_lengths": {
            "RV64": 5
          }
        },
        {
          "name": "imm",
          "bit_lengths": {
            "RV64": 12
          }
        }
      ],
      "assembly_syntax": {
        "Format": "sd {rs2}, {imm}({rs1})"
      }
    },
    {
      "name": "FSQRT.Q",
      "extension": "Q",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "fd",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "fs1",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "rm",
          "bit_lengths": {
            "RV32": 3,
            "RV64": 3
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fsqrt.q {fd}, {fs1}, {rm}"
      }
    },
    {
      "name": "FCLASS.D",
      "extension": "D",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "fs1",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fclass.d {rd}, {fs1}"
      }
    },
    {
      "name": "FSGNJN.S",
      "extension": "F",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "fd",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "fs1",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "fs2",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fsgnjn.s {fd}, {fs1}, {fs2}"
      }
    },
    {
      "name": "SUB",
      "extension": "I",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "rs2",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        }
      ],
      "assembly_syntax": {
        "Format": "sub {rd}, {rs1}, {rs2}"
      }
    },
    {
      "name": "LW",
      "extension": "I",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          },
          "restrictions": {
            "multiple_of": 4
          }
        },
        {
          "name": "imm",
          "bit_lengths": {
            "RV64": 12,
            "RV32": 12
          }
        }
      ],
      "assembly_syntax": {
        "Format": "lw {rd}, {imm}({rs1})"
      }
    },
    {
      "name": "LUI",
      "extension": "I",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "uimm",
          "bit_lengths": {
            "RV64": 20,
            "RV32": 20
          }
        }
      ],
      "assembly_syntax": {
        "Format": "lui {rd}, {uimm}"
      }
    },
    {
      "name": "FCVT.L.Q",
      "extension": "Q",
      "isa_bases": [
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV64": 5
          }
        },
        {
          "name": "fs1",
          "bit_lengths": {
            "RV64": 5
          }
        },
        {
          "name": "rm",
          "bit_lengths": {
            "RV64": 3
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fcvt.l.q {rd}, {fs1}, {rm}"
      }
    },
    {
      "name": "FCVT.Q.L",
      "extension": "Q",
      "isa_bases": [
        "RV64"
      ],
      "operands": [
        {
          "name": "fd",
          "bit_lengths": {
            "RV64": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV64": 5
          }
        },
        {
          "name": "rm",
          "bit_lengths": {
            "RV64": 3
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fcvt.q.l {fd}, {rs1}, {rm}"
      }
    },
    {
      "name": "AUIPC",
      "extension": "I",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "uimm",
          "bit_lengths": {
            "RV64": 20,
            "RV32": 20
          }
        }
      ],
      "assembly_syntax": {
        "Format": "auipc {rd}, {uimm}"
      }
    },
    {
      "name": "BGE",
      "extension": "I",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rs1",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "rs2",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "imm",
          "bit_lengths": {
            "RV64": 12,
            "RV32": 12
          }
        }
      ],
      "assembly_syntax": {
        "Format": "bge {rs1}, {rs2}, {imm}"
      }
    },
    {
      "name": "FNMSUB.S",
      "extension": "F",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "fd",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "fs1",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "fs2",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "fs3",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "rm",
          "bit_lengths": {
            "RV64": 3,
            "RV32": 3
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fnmsub.s {fd}, {fs1}, {fs2}, {fs3}, {rm}"
      }
    },
    {
      "name": "ADD",
      "extension": "I",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "rs2",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        }
      ],
      "assembly_syntax": {
        "Format": "add {rd}, {rs1}, {rs2}"
      }
    },
    {
      "name": "FMUL.D",
      "extension": "D",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "fd",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "fs1",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "fs2",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "rm",
          "bit_lengths": {
            "RV64": 3,
            "RV32": 3
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fmul.d {fd}, {fs1}, {fs2}, {rm}"
      }
    },
    {
      "name": "XOR",
      "extension": "I",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "rs2",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        }
      ],
      "assembly_syntax": {
        "Format": "xor {rd}, {rs1}, {rs2}"
      }
    },
    {
      "name": "AMOMIN.D",
      "extension": "A",
      "isa_bases": [
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV64": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV64": 5
          },
          "restrictions": {
            "multiple_of": 8
          }
        },
        {
          "name": "rs2",
          "bit_lengths": {
            "RV64": 5
          }
        },
        {
          "name": "aq",
          "bit_lengths": {
            "RV64": 1
          }
        },
        {
          "name": "rl",
          "bit_lengths": {
            "RV64": 1
          }
        }
      ],
      "assembly_syntax": {
        "RustCode": "if *aq && *rl {\n    format!(\"amomin.d.aqrl {}, {}, ({})\", rd, rs2, rs1)\n} else if *aq {\n    format!(\"amomin.d.aq {}, {}, ({})\", rd, rs2, rs1)\n} else if *rl {\n    format!(\"amomin.d.rl {}, {}, ({})\", rd, rs2, rs1)\n} else {\n    format!(\"amomin.d {}, {}, ({})\", rd, rs2, rs1)\n}"
      }
    },
    {
      "name": "SRLI",
      "extension": "I",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "shamt",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 6
          }
        }
      ],
      "assembly_syntax": {
        "Format": "srli {rd}, {rs1}, {shamt}"
      }
    },
    {
      "name": "FADD.S",
      "extension": "F",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "fd",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "fs1",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "fs2",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "rm",
          "bit_lengths": {
            "RV32": 3,
            "RV64": 3
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fadd.s {fd}, {fs1}, {fs2}, {rm}"
      }
    },
    {
      "name": "SLT",
      "extension": "I",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "rs2",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        }
      ],
      "assembly_syntax": {
        "Format": "slt {rd}, {rs1}, {rs2}"
      }
    },
    {
      "name": "FMV.D.X",
      "extension": "D",
      "isa_bases": [
        "RV64"
      ],
      "operands": [
        {
          "name": "fd",
          "bit_lengths": {
            "RV64": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV64": 5
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fmv.d.x {fd}, {rs1}"
      }
    },
    {
      "name": "CSRRW",
      "extension": "Zicsr",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "csr",
          "bit_lengths": {
            "RV64": 12,
            "RV32": 12
          }
        }
      ],
      "assembly_syntax": {
        "Format": "csrrw {rd}, {csr}, {rs1}"
      }
    },
    {
      "name": "FSGNJX.D",
      "extension": "D",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "fd",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "fs1",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "fs2",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fsgnjx.d {fd}, {fs1}, {fs2}"
      }
    },
    {
      "name": "AMOMAX.D",
      "extension": "A",
      "isa_bases": [
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV64": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV64": 5
          },
          "restrictions": {
            "multiple_of": 8
          }
        },
        {
          "name": "rs2",
          "bit_lengths": {
            "RV64": 5
          }
        },
        {
          "name": "aq",
          "bit_lengths": {
            "RV64": 1
          }
        },
        {
          "name": "rl",
          "bit_lengths": {
            "RV64": 1
          }
        }
      ],
      "assembly_syntax": {
        "RustCode": "if *aq && *rl {\n    format!(\"amomax.d.aqrl {}, {}, ({})\", rd, rs2, rs1)\n} else if *aq {\n    format!(\"amomax.d.aq {}, {}, ({})\", rd, rs2, rs1)\n} else if *rl {\n    format!(\"amomax.d.rl {}, {}, ({})\", rd, rs2, rs1)\n} else {\n    format!(\"amomax.d {}, {}, ({})\", rd, rs2, rs1)\n}"
      }
    },
    {
      "name": "SRAI",
      "extension": "I",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "shamt",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 6
          }
        }
      ],
      "assembly_syntax": {
        "Format": "srai {rd}, {rs1}, {shamt}"
      }
    },
    {
      "name": "FADD.Q",
      "extension": "Q",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "fd",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "fs1",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "fs2",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "rm",
          "bit_lengths": {
            "RV32": 3,
            "RV64": 3
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fadd.q {fd}, {fs1}, {fs2}, {rm}"
      }
    },
    {
      "name": "BLTU",
      "extension": "I",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rs1",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "rs2",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "imm",
          "bit_lengths": {
            "RV64": 12,
            "RV32": 12
          }
        }
      ],
      "assembly_syntax": {
        "Format": "bltu {rs1}, {rs2}, {imm}"
      }
    },
    {
      "name": "ADDI",
      "extension": "I",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "imm",
          "bit_lengths": {
            "RV32": 12,
            "RV64": 12
          }
        }
      ],
      "assembly_syntax": {
        "Format": "addi {rd}, {rs1}, {imm}"
      }
    },
    {
      "name": "CSRRSI",
      "extension": "Zicsr",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "uimm",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "csr",
          "bit_lengths": {
            "RV64": 12,
            "RV32": 12
          }
        }
      ],
      "assembly_syntax": {
        "Format": "csrrsi {rd}, {csr}, {uimm}"
      }
    },
    {
      "name": "AMOAND.W",
      "extension": "A",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          },
          "restrictions": {
            "multiple_of": 4
          }
        },
        {
          "name": "rs2",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "aq",
          "bit_lengths": {
            "RV32": 1,
            "RV64": 1
          }
        },
        {
          "name": "rl",
          "bit_lengths": {
            "RV32": 1,
            "RV64": 1
          }
        }
      ],
      "assembly_syntax": {
        "RustCode": "if *aq && *rl {\n    format!(\"amoand.w.aqrl {}, {}, ({})\", rd, rs2, rs1)\n} else if *aq {\n    format!(\"amoand.w.aq {}, {}, ({})\", rd, rs2, rs1)\n} else if *rl {\n    format!(\"amoand.w.rl {}, {}, ({})\", rd, rs2, rs1)\n} else {\n    format!(\"amoand.w {}, {}, ({})\", rd, rs2, rs1)\n}"
      }
    },
    {
      "name": "SLTIU",
      "extension": "I",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "imm",
          "bit_lengths": {
            "RV32": 12,
            "RV64": 12
          }
        }
      ],
      "assembly_syntax": {
        "Format": "sltiu {rd}, {rs1}, {imm}"
      }
    },
    {
      "name": "AMOMIN.W",
      "extension": "A",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          },
          "restrictions": {
            "multiple_of": 4
          }
        },
        {
          "name": "rs2",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "aq",
          "bit_lengths": {
            "RV64": 1,
            "RV32": 1
          }
        },
        {
          "name": "rl",
          "bit_lengths": {
            "RV64": 1,
            "RV32": 1
          }
        }
      ],
      "assembly_syntax": {
        "RustCode": "if *aq && *rl {\n    format!(\"amomin.w.aqrl {}, {}, ({})\", rd, rs2, rs1)\n} else if *aq {\n    format!(\"amomin.w.aq {}, {}, ({})\", rd, rs2, rs1)\n} else if *rl {\n    format!(\"amomin.w.rl {}, {}, ({})\", rd, rs2, rs1)\n} else {\n    format!(\"amomin.w {}, {}, ({})\", rd, rs2, rs1)\n}"
      }
    },
    {
      "name": "FNMADD.S",
      "extension": "F",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "fd",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "fs1",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "fs2",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "fs3",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "rm",
          "bit_lengths": {
            "RV32": 3,
            "RV64": 3
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fnmadd.s {fd}, {fs1}, {fs2}, {fs3}, {rm}"
      }
    },
    {
      "name": "BLT",
      "extension": "I",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rs1",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "rs2",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "imm",
          "bit_lengths": {
            "RV64": 12,
            "RV32": 12
          }
        }
      ],
      "assembly_syntax": {
        "Format": "blt {rs1}, {rs2}, {imm}"
      }
    },
    {
      "name": "FSGNJX.S",
      "extension": "F",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "fd",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "fs1",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "fs2",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fsgnjx.s {fd}, {fs1}, {fs2}"
      }
    },
    {
      "name": "AMOOR.W",
      "extension": "A",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          },
          "restrictions": {
            "multiple_of": 4
          }
        },
        {
          "name": "rs2",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "aq",
          "bit_lengths": {
            "RV32": 1,
            "RV64": 1
          }
        },
        {
          "name": "rl",
          "bit_lengths": {
            "RV64": 1,
            "RV32": 1
          }
        }
      ],
      "assembly_syntax": {
        "RustCode": "if *aq && *rl {\n    format!(\"amoor.w.aqrl {}, {}, ({})\", rd, rs2, rs1)\n} else if *aq {\n    format!(\"amoor.w.aq {}, {}, ({})\", rd, rs2, rs1)\n} else if *rl {\n    format!(\"amoor.w.rl {}, {}, ({})\", rd, rs2, rs1)\n} else {\n    format!(\"amoor.w {}, {}, ({})\", rd, rs2, rs1)\n}"
      }
    },
    {
      "name": "FDIV.D",
      "extension": "D",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "fd",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "fs1",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "fs2",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "rm",
          "bit_lengths": {
            "RV32": 3,
            "RV64": 3
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fdiv.d {fd}, {fs1}, {fs2}, {rm}"
      }
    },
    {
      "name": "FCVT.D.S",
      "extension": "D",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "fd",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "fs1",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fcvt.d.s {fd}, {fs1}"
      }
    },
    {
      "name": "AMOAND.D",
      "extension": "A",
      "isa_bases": [
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV64": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV64": 5
          },
          "restrictions": {
            "multiple_of": 8
          }
        },
        {
          "name": "rs2",
          "bit_lengths": {
            "RV64": 5
          }
        },
        {
          "name": "aq",
          "bit_lengths": {
            "RV64": 1
          }
        },
        {
          "name": "rl",
          "bit_lengths": {
            "RV64": 1
          }
        }
      ],
      "assembly_syntax": {
        "RustCode": "if *aq && *rl {\n    format!(\"amoand.d.aqrl {}, {}, ({})\", rd, rs2, rs1)\n} else if *aq {\n    format!(\"amoand.d.aq {}, {}, ({})\", rd, rs2, rs1)\n} else if *rl {\n    format!(\"amoand.d.rl {}, {}, ({})\", rd, rs2, rs1)\n} else {\n    format!(\"amoand.d {}, {}, ({})\", rd, rs2, rs1)\n}"
      }
    },
    {
      "name": "FSQRT.D",
      "extension": "D",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "fd",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "fs1",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "rm",
          "bit_lengths": {
            "RV32": 3,
            "RV64": 3
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fsqrt.d {fd}, {fs1}, {rm}"
      }
    },
    {
      "name": "FMADD.D",
      "extension": "D",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "fd",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "fs1",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "fs2",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "fs3",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "rm",
          "bit_lengths": {
            "RV64": 3,
            "RV32": 3
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fmadd.d {fd}, {fs1}, {fs2}, {fs3}, {rm}"
      }
    },
    {
      "name": "FCVT.WU.D",
      "extension": "D",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "fs1",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "rm",
          "bit_lengths": {
            "RV32": 3,
            "RV64": 3
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fcvt.wu.d {rd}, {fs1}, {rm}"
      }
    },
    {
      "name": "FSQRT.S",
      "extension": "F",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "fd",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "fs1",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "rm",
          "bit_lengths": {
            "RV32": 3,
            "RV64": 3
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fsqrt.s {fd}, {fs1}, {rm}"
      }
    },
    {
      "name": "REMU",
      "extension": "M",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "rs2",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        }
      ],
      "assembly_syntax": {
        "Format": "remu {rd}, {rs1}, {rs2}"
      }
    },
    {
      "name": "SRLIW",
      "extension": "I",
      "isa_bases": [
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV64": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV64": 5
          }
        },
        {
          "name": "shamt",
          "bit_lengths": {
            "RV64": 5
          }
        }
      ],
      "assembly_syntax": {
        "Format": "srliw {rd}, {rs1}, {shamt}"
      }
    },
    {
      "name": "FCVT.S.Q",
      "extension": "Q",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "fd",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "fs1",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "rm",
          "bit_lengths": {
            "RV64": 3,
            "RV32": 3
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fcvt.s.q {fd}, {fs1}, {rm}"
      }
    },
    {
      "name": "FCVT.Q.W",
      "extension": "Q",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "fd",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fcvt.q.w {fd}, {rs1}"
      }
    },
    {
      "name": "FCVT.Q.LU",
      "extension": "Q",
      "isa_bases": [
        "RV64"
      ],
      "operands": [
        {
          "name": "fd",
          "bit_lengths": {
            "RV64": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV64": 5
          }
        },
        {
          "name": "rm",
          "bit_lengths": {
            "RV64": 3
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fcvt.q.lu {fd}, {rs1}, {rm}"
      }
    },
    {
      "name": "MULHSU",
      "extension": "M",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "rs2",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        }
      ],
      "assembly_syntax": {
        "Format": "mulhsu {rd}, {rs1}, {rs2}"
      }
    },
    {
      "name": "FCVT.W.S",
      "extension": "F",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "fs1",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "rm",
          "bit_lengths": {
            "RV32": 3,
            "RV64": 3
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fcvt.w.s {rd}, {fs1}, {rm}"
      }
    },
    {
      "name": "CSRRS",
      "extension": "Zicsr",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "csr",
          "bit_lengths": {
            "RV32": 12,
            "RV64": 12
          }
        }
      ],
      "assembly_syntax": {
        "Format": "csrrs {rd}, {csr}, {rs1}"
      }
    },
    {
      "name": "FMADD.S",
      "extension": "F",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "fd",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "fs1",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "fs2",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "fs3",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "rm",
          "bit_lengths": {
            "RV32": 3,
            "RV64": 3
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fmadd.s {fd}, {fs1}, {fs2}, {fs3}, {rm}"
      }
    },
    {
      "name": "AMOMAXU.D",
      "extension": "A",
      "isa_bases": [
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV64": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV64": 5
          },
          "restrictions": {
            "multiple_of": 8
          }
        },
        {
          "name": "rs2",
          "bit_lengths": {
            "RV64": 5
          }
        },
        {
          "name": "aq",
          "bit_lengths": {
            "RV64": 1
          }
        },
        {
          "name": "rl",
          "bit_lengths": {
            "RV64": 1
          }
        }
      ],
      "assembly_syntax": {
        "RustCode": "if *aq && *rl {\n    format!(\"amomaxu.d.aqrl {}, {}, ({})\", rd, rs2, rs1)\n} else if *aq {\n    format!(\"amomaxu.d.aq {}, {}, ({})\", rd, rs2, rs1)\n} else if *rl {\n    format!(\"amomaxu.d.rl {}, {}, ({})\", rd, rs2, rs1)\n} else {\n    format!(\"amomaxu.d {}, {}, ({})\", rd, rs2, rs1)\n}"
      }
    },
    {
      "name": "CSRRWI",
      "extension": "Zicsr",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "uimm",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "csr",
          "bit_lengths": {
            "RV64": 12,
            "RV32": 12
          }
        }
      ],
      "assembly_syntax": {
        "Format": "csrrwi {rd}, {csr}, {uimm}"
      }
    },
    {
      "name": "ANDI",
      "extension": "I",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "imm",
          "bit_lengths": {
            "RV64": 12,
            "RV32": 12
          }
        }
      ],
      "assembly_syntax": {
        "Format": "andi {rd}, {rs1}, {imm}"
      }
    },
    {
      "name": "SLL",
      "extension": "I",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "rs2",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        }
      ],
      "assembly_syntax": {
        "Format": "sll {rd}, {rs1}, {rs2}"
      }
    },
    {
      "name": "FLE.D",
      "extension": "D",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "fs1",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "fs2",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fle.d {rd}, {fs1}, {fs2}"
      }
    },
    {
      "name": "FCVT.D.L",
      "extension": "D",
      "isa_bases": [
        "RV64"
      ],
      "operands": [
        {
          "name": "fd",
          "bit_lengths": {
            "RV64": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV64": 5
          }
        },
        {
          "name": "rm",
          "bit_lengths": {
            "RV64": 3
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fcvt.d.l {fd}, {rs1}, {rm}"
      }
    },
    {
      "name": "SLLI",
      "extension": "I",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "shamt",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 6
          }
        }
      ],
      "assembly_syntax": {
        "Format": "slli {rd}, {rs1}, {shamt}"
      }
    },
    {
      "name": "LWU",
      "extension": "I",
      "isa_bases": [
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV64": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV64": 5
          },
          "restrictions": {
            "multiple_of": 4
          }
        },
        {
          "name": "imm",
          "bit_lengths": {
            "RV64": 12
          }
        }
      ],
      "assembly_syntax": {
        "Format": "lwu {rd}, {imm}({rs1})"
      }
    },
    {
      "name": "SRAW",
      "extension": "I",
      "isa_bases": [
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV64": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV64": 5
          }
        },
        {
          "name": "rs2",
          "bit_lengths": {
            "RV64": 5
          }
        }
      ],
      "assembly_syntax": {
        "Format": "sraw {rd}, {rs1}, {rs2}"
      }
    },
    {
      "name": "DIVU",
      "extension": "M",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "rs2",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        }
      ],
      "assembly_syntax": {
        "Format": "divu {rd}, {rs1}, {rs2}"
      }
    },
    {
      "name": "FLT.Q",
      "extension": "Q",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "fs1",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "fs2",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        }
      ],
      "assembly_syntax": {
        "Format": "flt.q {rd}, {fs1}, {fs2}"
      }
    },
    {
      "name": "BNE",
      "extension": "I",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rs1",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "rs2",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "imm",
          "bit_lengths": {
            "RV64": 12,
            "RV32": 12
          }
        }
      ],
      "assembly_syntax": {
        "Format": "bne {rs1}, {rs2}, {imm}"
      }
    },
    {
      "name": "FCVT.Q.WU",
      "extension": "Q",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "fd",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fcvt.q.wu {fd}, {rs1}"
      }
    },
    {
      "name": "MULW",
      "extension": "M",
      "isa_bases": [
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV64": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV64": 5
          }
        },
        {
          "name": "rs2",
          "bit_lengths": {
            "RV64": 5
          }
        }
      ],
      "assembly_syntax": {
        "Format": "mulw {rd}, {rs1}, {rs2}"
      }
    },
    {
      "name": "SC.D",
      "extension": "A",
      "isa_bases": [
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV64": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV64": 5
          },
          "restrictions": {
            "multiple_of": 8
          }
        },
        {
          "name": "rs2",
          "bit_lengths": {
            "RV64": 5
          }
        },
        {
          "name": "aq",
          "bit_lengths": {
            "RV64": 1
          }
        },
        {
          "name": "rl",
          "bit_lengths": {
            "RV64": 1
          }
        }
      ],
      "assembly_syntax": {
        "RustCode": "if *aq && *rl {\n    format!(\"sc.d.aqrl {}, {}, ({})\", rd, rs2, rs1)\n} else if *aq {\n    format!(\"sc.d.aq {}, {}, ({})\", rd, rs2, rs1)\n} else if *rl {\n    format!(\"sc.d.rl {}, {}, ({})\", rd, rs2, rs1)\n} else {\n    format!(\"sc.d {}, {}, ({})\", rd, rs2, rs1)\n}"
      }
    },
    {
      "name": "FCVT.W.D",
      "extension": "D",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "fs1",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "rm",
          "bit_lengths": {
            "RV32": 3,
            "RV64": 3
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fcvt.w.d {rd}, {fs1}, {rm}"
      }
    },
    {
      "name": "REM",
      "extension": "M",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "rs2",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        }
      ],
      "assembly_syntax": {
        "Format": "rem {rd}, {rs1}, {rs2}"
      }
    },
    {
      "name": "FMSUB.S",
      "extension": "F",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "fd",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "fs1",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "fs2",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "fs3",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "rm",
          "bit_lengths": {
            "RV32": 3,
            "RV64": 3
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fmsub.s {fd}, {fs1}, {fs2}, {fs3}, {rm}"
      }
    },
    {
      "name": "FMSUB.Q",
      "extension": "Q",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "fd",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "fs1",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "fs2",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "fs3",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "rm",
          "bit_lengths": {
            "RV32": 3,
            "RV64": 3
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fmsub.q {fd}, {fs1}, {fs2}, {fs3}, {rm}"
      }
    },
    {
      "name": "LB",
      "extension": "I",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "imm",
          "bit_lengths": {
            "RV64": 12,
            "RV32": 12
          }
        }
      ],
      "assembly_syntax": {
        "Format": "lb {rd}, {imm}({rs1})"
      }
    },
    {
      "name": "MULHU",
      "extension": "M",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "rs2",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        }
      ],
      "assembly_syntax": {
        "Format": "mulhu {rd}, {rs1}, {rs2}"
      }
    },
    {
      "name": "FNMSUB.D",
      "extension": "D",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "fd",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "fs1",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "fs2",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "fs3",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "rm",
          "bit_lengths": {
            "RV32": 3,
            "RV64": 3
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fnmsub.d {fd}, {fs1}, {fs2}, {fs3}, {rm}"
      }
    },
    {
      "name": "FCVT.WU.Q",
      "extension": "Q",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "fs1",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "rm",
          "bit_lengths": {
            "RV32": 3,
            "RV64": 3
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fcvt.wu.q {rd}, {fs1}, {rm}"
      }
    },
    {
      "name": "BEQ",
      "extension": "I",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rs1",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "rs2",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "imm",
          "bit_lengths": {
            "RV64": 12,
            "RV32": 12
          }
        }
      ],
      "assembly_syntax": {
        "Format": "beq {rs1}, {rs2}, {imm}"
      }
    },
    {
      "name": "SW",
      "extension": "I",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rs1",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          },
          "restrictions": {
            "multiple_of": 4
          }
        },
        {
          "name": "rs2",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "imm",
          "bit_lengths": {
            "RV32": 12,
            "RV64": 12
          }
        }
      ],
      "assembly_syntax": {
        "Format": "sw {rs2}, {imm}({rs1})"
      }
    },
    {
      "name": "FCVT.LU.S",
      "extension": "F",
      "isa_bases": [
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV64": 5
          }
        },
        {
          "name": "fs1",
          "bit_lengths": {
            "RV64": 5
          }
        },
        {
          "name": "rm",
          "bit_lengths": {
            "RV64": 3
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fcvt.lu.s {rd}, {fs1}, {rm}"
      }
    },
    {
      "name": "LR.W",
      "extension": "A",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          },
          "restrictions": {
            "multiple_of": 4
          }
        },
        {
          "name": "aq",
          "bit_lengths": {
            "RV32": 1,
            "RV64": 1
          }
        },
        {
          "name": "rl",
          "bit_lengths": {
            "RV32": 1,
            "RV64": 1
          }
        }
      ],
      "assembly_syntax": {
        "RustCode": "if *aq && *rl {\n    format!(\"lr.w.aqrl {}, ({})\", rd, rs1)\n} else if *aq {\n    format!(\"lr.w.aq {}, ({})\", rd, rs1)\n} else if *rl {\n    format!(\"lr.w.rl {}, ({})\", rd, rs1)\n} else {\n    format!(\"lr.w {}, ({})\", rd, rs1)\n}"
      }
    },
    {
      "name": "FSQ",
      "extension": "Q",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rs1",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "fs2",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "imm",
          "bit_lengths": {
            "RV32": 12,
            "RV64": 12
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fsq {fs2}, {imm}({rs1})"
      }
    },
    {
      "name": "FMUL.Q",
      "extension": "Q",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "fd",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "fs1",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "fs2",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "rm",
          "bit_lengths": {
            "RV32": 3,
            "RV64": 3
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fmul.q {fd}, {fs1}, {fs2}, {rm}"
      }
    },
    {
      "name": "LBU",
      "extension": "I",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "imm",
          "bit_lengths": {
            "RV64": 12,
            "RV32": 12
          }
        }
      ],
      "assembly_syntax": {
        "Format": "lbu {rd}, {imm}({rs1})"
      }
    },
    {
      "name": "FCVT.D.WU",
      "extension": "D",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "fd",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fcvt.d.wu {fd}, {rs1}"
      }
    },
    {
      "name": "OR",
      "extension": "I",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "rs2",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        }
      ],
      "assembly_syntax": {
        "Format": "or {rd}, {rs1}, {rs2}"
      }
    },
    {
      "name": "FEQ.S",
      "extension": "F",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "fs1",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "fs2",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        }
      ],
      "assembly_syntax": {
        "Format": "feq.s {rd}, {fs1}, {fs2}"
      }
    },
    {
      "name": "CSRRCI",
      "extension": "Zicsr",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "uimm",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "csr",
          "bit_lengths": {
            "RV64": 12,
            "RV32": 12
          }
        }
      ],
      "assembly_syntax": {
        "Format": "csrrci {rd}, {csr}, {uimm}"
      }
    },
    {
      "name": "DIVW",
      "extension": "M",
      "isa_bases": [
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV64": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV64": 5
          }
        },
        {
          "name": "rs2",
          "bit_lengths": {
            "RV64": 5
          }
        }
      ],
      "assembly_syntax": {
        "Format": "divw {rd}, {rs1}, {rs2}"
      }
    },
    {
      "name": "FLW",
      "extension": "F",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "fd",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          },
          "restrictions": {
            "multiple_of": 4
          }
        },
        {
          "name": "imm",
          "bit_lengths": {
            "RV32": 12,
            "RV64": 12
          }
        }
      ],
      "assembly_syntax": {
        "Format": "flw {fd}, {imm}({rs1})"
      }
    },
    {
      "name": "MULH",
      "extension": "M",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "rs2",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        }
      ],
      "assembly_syntax": {
        "Format": "mulh {rd}, {rs1}, {rs2}"
      }
    },
    {
      "name": "XORI",
      "extension": "I",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "imm",
          "bit_lengths": {
            "RV64": 12,
            "RV32": 12
          }
        }
      ],
      "assembly_syntax": {
        "Format": "xori {rd}, {rs1}, {imm}"
      }
    },
    {
      "name": "LH",
      "extension": "I",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          },
          "restrictions": {
            "multiple_of": 2
          }
        },
        {
          "name": "imm",
          "bit_lengths": {
            "RV64": 12,
            "RV32": 12
          }
        }
      ],
      "assembly_syntax": {
        "Format": "lh {rd}, {imm}({rs1})"
      }
    },
    {
      "name": "AMOMINU.W",
      "extension": "A",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          },
          "restrictions": {
            "multiple_of": 4
          }
        },
        {
          "name": "rs2",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "aq",
          "bit_lengths": {
            "RV32": 1,
            "RV64": 1
          }
        },
        {
          "name": "rl",
          "bit_lengths": {
            "RV32": 1,
            "RV64": 1
          }
        }
      ],
      "assembly_syntax": {
        "RustCode": "if *aq && *rl {\n    format!(\"amominu.w.aqrl {}, {}, ({})\", rd, rs2, rs1)\n} else if *aq {\n    format!(\"amominu.w.aq {}, {}, ({})\", rd, rs2, rs1)\n} else if *rl {\n    format!(\"amominu.w.rl {}, {}, ({})\", rd, rs2, rs1)\n} else {\n    format!(\"amominu.w {}, {}, ({})\", rd, rs2, rs1)\n}"
      }
    },
    {
      "name": "FMUL.S",
      "extension": "F",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "fd",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "fs1",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "fs2",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "rm",
          "bit_lengths": {
            "RV32": 3,
            "RV64": 3
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fmul.s {fd}, {fs1}, {fs2}, {rm}"
      }
    },
    {
      "name": "FMV.W.X",
      "extension": "F",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "fd",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fmv.w.x {fd}, {rs1}"
      }
    },
    {
      "name": "FNMADD.D",
      "extension": "D",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "fd",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "fs1",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "fs2",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "fs3",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "rm",
          "bit_lengths": {
            "RV64": 3,
            "RV32": 3
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fnmadd.d {fd}, {fs1}, {fs2}, {fs3}, {rm}"
      }
    },
    {
      "name": "FCVT.S.LU",
      "extension": "F",
      "isa_bases": [
        "RV64"
      ],
      "operands": [
        {
          "name": "fd",
          "bit_lengths": {
            "RV64": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV64": 5
          }
        },
        {
          "name": "rm",
          "bit_lengths": {
            "RV64": 3
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fcvt.s.lu {fd}, {rs1}, {rm}"
      }
    },
    {
      "name": "FMIN.Q",
      "extension": "Q",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "fd",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "fs1",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "fs2",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fmin.q {fd}, {fs1}, {fs2}"
      }
    },
    {
      "name": "DIV",
      "extension": "M",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "rs2",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        }
      ],
      "assembly_syntax": {
        "Format": "div {rd}, {rs1}, {rs2}"
      }
    },
    {
      "name": "FMSUB.D",
      "extension": "D",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "fd",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "fs1",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "fs2",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "fs3",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "rm",
          "bit_lengths": {
            "RV64": 3,
            "RV32": 3
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fmsub.d {fd}, {fs1}, {fs2}, {fs3}, {rm}"
      }
    },
    {
      "name": "AMOXOR.D",
      "extension": "A",
      "isa_bases": [
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV64": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV64": 5
          },
          "restrictions": {
            "multiple_of": 8
          }
        },
        {
          "name": "rs2",
          "bit_lengths": {
            "RV64": 5
          }
        },
        {
          "name": "aq",
          "bit_lengths": {
            "RV64": 1
          }
        },
        {
          "name": "rl",
          "bit_lengths": {
            "RV64": 1
          }
        }
      ],
      "assembly_syntax": {
        "RustCode": "if *aq && *rl {\n    format!(\"amoxor.d.aqrl {}, {}, ({})\", rd, rs2, rs1)\n} else if *aq {\n    format!(\"amoxor.d.aq {}, {}, ({})\", rd, rs2, rs1)\n} else if *rl {\n    format!(\"amoxor.d.rl {}, {}, ({})\", rd, rs2, rs1)\n} else {\n    format!(\"amoxor.d {}, {}, ({})\", rd, rs2, rs1)\n}"
      }
    },
    {
      "name": "AMOADD.D",
      "extension": "A",
      "isa_bases": [
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV64": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV64": 5
          },
          "restrictions": {
            "multiple_of": 8
          }
        },
        {
          "name": "rs2",
          "bit_lengths": {
            "RV64": 5
          }
        },
        {
          "name": "aq",
          "bit_lengths": {
            "RV64": 1
          }
        },
        {
          "name": "rl",
          "bit_lengths": {
            "RV64": 1
          }
        }
      ],
      "assembly_syntax": {
        "RustCode": "if *aq && *rl {\n    format!(\"amoadd.d.aqrl {}, {}, ({})\", rd, rs2, rs1)\n} else if *aq {\n    format!(\"amoadd.d.aq {}, {}, ({})\", rd, rs2, rs1)\n} else if *rl {\n    format!(\"amoadd.d.rl {}, {}, ({})\", rd, rs2, rs1)\n} else {\n    format!(\"amoadd.d {}, {}, ({})\", rd, rs2, rs1)\n}"
      }
    },
    {
      "name": "AMOMAX.W",
      "extension": "A",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          },
          "restrictions": {
            "multiple_of": 4
          }
        },
        {
          "name": "rs2",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "aq",
          "bit_lengths": {
            "RV32": 1,
            "RV64": 1
          }
        },
        {
          "name": "rl",
          "bit_lengths": {
            "RV64": 1,
            "RV32": 1
          }
        }
      ],
      "assembly_syntax": {
        "RustCode": "if *aq && *rl {\n    format!(\"amomax.w.aqrl {}, {}, ({})\", rd, rs2, rs1)\n} else if *aq {\n    format!(\"amomax.w.aq {}, {}, ({})\", rd, rs2, rs1)\n} else if *rl {\n    format!(\"amomax.w.rl {}, {}, ({})\", rd, rs2, rs1)\n} else {\n    format!(\"amomax.w {}, {}, ({})\", rd, rs2, rs1)\n}"
      }
    },
    {
      "name": "FSUB.D",
      "extension": "D",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "fd",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "fs1",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "fs2",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "rm",
          "bit_lengths": {
            "RV32": 3,
            "RV64": 3
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fsub.d {fd}, {fs1}, {fs2}, {rm}"
      }
    },
    {
      "name": "EBREAK",
      "extension": "I",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [],
      "assembly_syntax": {
        "Format": "ebreak "
      }
    },
    {
      "name": "FCLASS.S",
      "extension": "F",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "fs1",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fclass.s {rd}, {fs1}"
      }
    },
    {
      "name": "FENCE",
      "extension": "I",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "pred",
          "bit_lengths": {
            "RV64": 4,
            "RV32": 4
          }
        },
        {
          "name": "succ",
          "bit_lengths": {
            "RV32": 4,
            "RV64": 4
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fence {pred}, {succ}"
      }
    },
    {
      "name": "FSUB.Q",
      "extension": "Q",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "fd",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "fs1",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "fs2",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "rm",
          "bit_lengths": {
            "RV32": 3,
            "RV64": 3
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fsub.q {fd}, {fs1}, {fs2}, {rm}"
      }
    },
    {
      "name": "ADDIW",
      "extension": "I",
      "isa_bases": [
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV64": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV64": 5
          }
        },
        {
          "name": "imm",
          "bit_lengths": {
            "RV64": 12
          }
        }
      ],
      "assembly_syntax": {
        "Format": "addiw {rd}, {rs1}, {imm}"
      }
    },
    {
      "name": "AMOXOR.W",
      "extension": "A",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          },
          "restrictions": {
            "multiple_of": 4
          }
        },
        {
          "name": "rs2",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "aq",
          "bit_lengths": {
            "RV32": 1,
            "RV64": 1
          }
        },
        {
          "name": "rl",
          "bit_lengths": {
            "RV64": 1,
            "RV32": 1
          }
        }
      ],
      "assembly_syntax": {
        "RustCode": "if *aq && *rl {\n    format!(\"amoxor.w.aqrl {}, {}, ({})\", rd, rs2, rs1)\n} else if *aq {\n    format!(\"amoxor.w.aq {}, {}, ({})\", rd, rs2, rs1)\n} else if *rl {\n    format!(\"amoxor.w.rl {}, {}, ({})\", rd, rs2, rs1)\n} else {\n    format!(\"amoxor.w {}, {}, ({})\", rd, rs2, rs1)\n}"
      }
    },
    {
      "name": "FADD.D",
      "extension": "D",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "fd",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "fs1",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "fs2",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "rm",
          "bit_lengths": {
            "RV64": 3,
            "RV32": 3
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fadd.d {fd}, {fs1}, {fs2}, {rm}"
      }
    },
    {
      "name": "LD",
      "extension": "I",
      "isa_bases": [
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV64": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV64": 5
          },
          "restrictions": {
            "multiple_of": 8
          }
        },
        {
          "name": "imm",
          "bit_lengths": {
            "RV64": 12
          }
        }
      ],
      "assembly_syntax": {
        "Format": "ld {rd}, {imm}({rs1})"
      }
    },
    {
      "name": "FENCE.I",
      "extension": "Zifencei",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [],
      "assembly_syntax": {
        "Format": "fence.i"
      }
    },
    {
      "name": "AMOMAXU.W",
      "extension": "A",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          },
          "restrictions": {
            "multiple_of": 4
          }
        },
        {
          "name": "rs2",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "aq",
          "bit_lengths": {
            "RV64": 1,
            "RV32": 1
          }
        },
        {
          "name": "rl",
          "bit_lengths": {
            "RV32": 1,
            "RV64": 1
          }
        }
      ],
      "assembly_syntax": {
        "RustCode": "if *aq && *rl {\n    format!(\"amomaxu.w.aqrl {}, {}, ({})\", rd, rs2, rs1)\n} else if *aq {\n    format!(\"amomaxu.w.aq {}, {}, ({})\", rd, rs2, rs1)\n} else if *rl {\n    format!(\"amomaxu.w.rl {}, {}, ({})\", rd, rs2, rs1)\n} else {\n    format!(\"amomaxu.w {}, {}, ({})\", rd, rs2, rs1)\n}"
      }
    },
    {
      "name": "AMOMINU.D",
      "extension": "A",
      "isa_bases": [
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV64": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV64": 5
          },
          "restrictions": {
            "multiple_of": 8
          }
        },
        {
          "name": "rs2",
          "bit_lengths": {
            "RV64": 5
          }
        },
        {
          "name": "aq",
          "bit_lengths": {
            "RV64": 1
          }
        },
        {
          "name": "rl",
          "bit_lengths": {
            "RV64": 1
          }
        }
      ],
      "assembly_syntax": {
        "RustCode": "if *aq && *rl {\n    format!(\"amominu.d.aqrl {}, {}, ({})\", rd, rs2, rs1)\n} else if *aq {\n    format!(\"amominu.d.aq {}, {}, ({})\", rd, rs2, rs1)\n} else if *rl {\n    format!(\"amominu.d.rl {}, {}, ({})\", rd, rs2, rs1)\n} else {\n    format!(\"amominu.d {}, {}, ({})\", rd, rs2, rs1)\n}"
      }
    },
    {
      "name": "FNMSUB.Q",
      "extension": "Q",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "fd",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "fs1",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "fs2",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "fs3",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "rm",
          "bit_lengths": {
            "RV64": 3,
            "RV32": 3
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fnmsub.q {fd}, {fs1}, {fs2}, {fs3}, {rm}"
      }
    },
    {
      "name": "FDIV.Q",
      "extension": "Q",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "fd",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "fs1",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "fs2",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "rm",
          "bit_lengths": {
            "RV32": 3,
            "RV64": 3
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fdiv.q {fd}, {fs1}, {fs2}, {rm}"
      }
    },
    {
      "name": "FCVT.WU.S",
      "extension": "F",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "fs1",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "rm",
          "bit_lengths": {
            "RV64": 3,
            "RV32": 3
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fcvt.wu.s {rd}, {fs1}, {rm}"
      }
    },
    {
      "name": "SH",
      "extension": "I",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rs1",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          },
          "restrictions": {
            "multiple_of": 2
          }
        },
        {
          "name": "rs2",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "imm",
          "bit_lengths": {
            "RV64": 12,
            "RV32": 12
          }
        }
      ],
      "assembly_syntax": {
        "Format": "sh {rs2}, {imm}({rs1})"
      }
    },
    {
      "name": "FCVT.S.L",
      "extension": "F",
      "isa_bases": [
        "RV64"
      ],
      "operands": [
        {
          "name": "fd",
          "bit_lengths": {
            "RV64": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV64": 5
          }
        },
        {
          "name": "rm",
          "bit_lengths": {
            "RV64": 3
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fcvt.s.l {fd}, {rs1}, {rm}"
      }
    },
    {
      "name": "FLE.Q",
      "extension": "Q",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "fs1",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "fs2",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fle.q {rd}, {fs1}, {fs2}"
      }
    },
    {
      "name": "SRAIW",
      "extension": "I",
      "isa_bases": [
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV64": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV64": 5
          }
        },
        {
          "name": "shamt",
          "bit_lengths": {
            "RV64": 5
          }
        }
      ],
      "assembly_syntax": {
        "Format": "sraiw {rd}, {rs1}, {shamt}"
      }
    },
    {
      "name": "FCVT.S.D",
      "extension": "D",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "fd",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "fs1",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "rm",
          "bit_lengths": {
            "RV32": 3,
            "RV64": 3
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fcvt.s.d {fd}, {fs1}, {rm}"
      }
    },
    {
      "name": "FEQ.D",
      "extension": "D",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "fs1",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "fs2",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        }
      ],
      "assembly_syntax": {
        "Format": "feq.d {rd}, {fs1}, {fs2}"
      }
    },
    {
      "name": "FCVT.D.LU",
      "extension": "D",
      "isa_bases": [
        "RV64"
      ],
      "operands": [
        {
          "name": "fd",
          "bit_lengths": {
            "RV64": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV64": 5
          }
        },
        {
          "name": "rm",
          "bit_lengths": {
            "RV64": 3
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fcvt.d.lu {fd}, {rs1}, {rm}"
      }
    },
    {
      "name": "FNMADD.Q",
      "extension": "Q",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "fd",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "fs1",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "fs2",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "fs3",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "rm",
          "bit_lengths": {
            "RV32": 3,
            "RV64": 3
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fnmadd.q {fd}, {fs1}, {fs2}, {fs3}, {rm}"
      }
    },
    {
      "name": "DIVUW",
      "extension": "M",
      "isa_bases": [
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV64": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV64": 5
          }
        },
        {
          "name": "rs2",
          "bit_lengths": {
            "RV64": 5
          }
        }
      ],
      "assembly_syntax": {
        "Format": "divuw {rd}, {rs1}, {rs2}"
      }
    },
    {
      "name": "AMOADD.W",
      "extension": "A",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          },
          "restrictions": {
            "multiple_of": 4
          }
        },
        {
          "name": "rs2",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "aq",
          "bit_lengths": {
            "RV32": 1,
            "RV64": 1
          }
        },
        {
          "name": "rl",
          "bit_lengths": {
            "RV64": 1,
            "RV32": 1
          }
        }
      ],
      "assembly_syntax": {
        "RustCode": "if *aq && *rl {\n    format!(\"amoadd.w.aqrl {}, {}, ({})\", rd, rs2, rs1)\n} else if *aq {\n    format!(\"amoadd.w.aq {}, {}, ({})\", rd, rs2, rs1)\n} else if *rl {\n    format!(\"amoadd.w.rl {}, {}, ({})\", rd, rs2, rs1)\n} else {\n    format!(\"amoadd.w {}, {}, ({})\", rd, rs2, rs1)\n}"
      }
    },
    {
      "name": "AMOOR.D",
      "extension": "A",
      "isa_bases": [
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV64": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV64": 5
          },
          "restrictions": {
            "multiple_of": 8
          }
        },
        {
          "name": "rs2",
          "bit_lengths": {
            "RV64": 5
          }
        },
        {
          "name": "aq",
          "bit_lengths": {
            "RV64": 1
          }
        },
        {
          "name": "rl",
          "bit_lengths": {
            "RV64": 1
          }
        }
      ],
      "assembly_syntax": {
        "RustCode": "if *aq && *rl {\n    format!(\"amoor.d.aqrl {}, {}, ({})\", rd, rs2, rs1)\n} else if *aq {\n    format!(\"amoor.d.aq {}, {}, ({})\", rd, rs2, rs1)\n} else if *rl {\n    format!(\"amoor.d.rl {}, {}, ({})\", rd, rs2, rs1)\n} else {\n    format!(\"amoor.d {}, {}, ({})\", rd, rs2, rs1)\n}"
      }
    },
    {
      "name": "FSUB.S",
      "extension": "F",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "fd",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "fs1",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "fs2",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "rm",
          "bit_lengths": {
            "RV64": 3,
            "RV32": 3
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fsub.s {fd}, {fs1}, {fs2}, {rm}"
      }
    },
    {
      "name": "SRA",
      "extension": "I",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "rs2",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        }
      ],
      "assembly_syntax": {
        "Format": "sra {rd}, {rs1}, {rs2}"
      }
    },
    {
      "name": "FCVT.S.WU",
      "extension": "F",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "fd",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "rm",
          "bit_lengths": {
            "RV64": 3,
            "RV32": 3
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fcvt.s.wu {fd}, {rs1}, {rm}"
      }
    },
    {
      "name": "FLE.S",
      "extension": "F",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "fs1",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "fs2",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fle.s {rd}, {fs1}, {fs2}"
      }
    },
    {
      "name": "SRL",
      "extension": "I",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "rs2",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        }
      ],
      "assembly_syntax": {
        "Format": "srl {rd}, {rs1}, {rs2}"
      }
    },
    {
      "name": "LR.D",
      "extension": "A",
      "isa_bases": [
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV64": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV64": 5
          },
          "restrictions": {
            "multiple_of": 8
          }
        },
        {
          "name": "aq",
          "bit_lengths": {
            "RV64": 1
          }
        },
        {
          "name": "rl",
          "bit_lengths": {
            "RV64": 1
          }
        }
      ],
      "assembly_syntax": {
        "RustCode": "if *aq && *rl {\n    format!(\"lr.d.aqrl {}, ({})\", rd, rs1)\n} else if *aq {\n    format!(\"lr.d.aq {}, ({})\", rd, rs1)\n} else if *rl {\n    format!(\"lr.d.rl {}, ({})\", rd, rs1)\n} else {\n    format!(\"lr.d {}, ({})\", rd, rs1)\n}"
      }
    },
    {
      "name": "FSD",
      "extension": "D",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rs1",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          },
          "restrictions": {
            "multiple_of": 8
          }
        },
        {
          "name": "fs2",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "imm",
          "bit_lengths": {
            "RV64": 12,
            "RV32": 12
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fsd {fs2}, {imm}({rs1})"
      }
    },
    {
      "name": "FMAX.Q",
      "extension": "Q",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "fd",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "fs1",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "fs2",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fmax.q {fd}, {fs1}, {fs2}"
      }
    },
    {
      "name": "SLTI",
      "extension": "I",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "imm",
          "bit_lengths": {
            "RV64": 12,
            "RV32": 12
          }
        }
      ],
      "assembly_syntax": {
        "Format": "slti {rd}, {rs1}, {imm}"
      }
    },
    {
      "name": "FDIV.S",
      "extension": "F",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "fd",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "fs1",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "fs2",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "rm",
          "bit_lengths": {
            "RV64": 3,
            "RV32": 3
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fdiv.s {fd}, {fs1}, {fs2}, {rm}"
      }
    },
    {
      "name": "ORI",
      "extension": "I",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "imm",
          "bit_lengths": {
            "RV64": 12,
            "RV32": 12
          }
        }
      ],
      "assembly_syntax": {
        "Format": "ori {rd}, {rs1}, {imm}"
      }
    },
    {
      "name": "FCVT.D.Q",
      "extension": "Q",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "fd",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "fs1",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "rm",
          "bit_lengths": {
            "RV64": 3,
            "RV32": 3
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fcvt.d.q {fd}, {fs1}, {rm}"
      }
    },
    {
      "name": "SC.W",
      "extension": "A",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          },
          "restrictions": {
            "multiple_of": 4
          }
        },
        {
          "name": "rs2",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "aq",
          "bit_lengths": {
            "RV64": 1,
            "RV32": 1
          }
        },
        {
          "name": "rl",
          "bit_lengths": {
            "RV64": 1,
            "RV32": 1
          }
        }
      ],
      "assembly_syntax": {
        "RustCode": "if *aq && *rl {\n    format!(\"sc.w.aqrl {}, {}, ({})\", rd, rs2, rs1)\n} else if *aq {\n    format!(\"sc.w.aq {}, {}, ({})\", rd, rs2, rs1)\n} else if *rl {\n    format!(\"sc.w.rl {}, {}, ({})\", rd, rs2, rs1)\n} else {\n    format!(\"sc.w {}, {}, ({})\", rd, rs2, rs1)\n}"
      }
    },
    {
      "name": "FCVT.Q.D",
      "extension": "Q",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "fd",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "fs1",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fcvt.q.d {fd}, {fs1}"
      }
    },
    {
      "name": "FLT.D",
      "extension": "D",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "fs1",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "fs2",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        }
      ],
      "assembly_syntax": {
        "Format": "flt.d {rd}, {fs1}, {fs2}"
      }
    },
    {
      "name": "REMW",
      "extension": "M",
      "isa_bases": [
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV64": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV64": 5
          }
        },
        {
          "name": "rs2",
          "bit_lengths": {
            "RV64": 5
          }
        }
      ],
      "assembly_syntax": {
        "Format": "remw {rd}, {rs1}, {rs2}"
      }
    },
    {
      "name": "SRLW",
      "extension": "I",
      "isa_bases": [
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV64": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV64": 5
          }
        },
        {
          "name": "rs2",
          "bit_lengths": {
            "RV64": 5
          }
        }
      ],
      "assembly_syntax": {
        "Format": "srlw {rd}, {rs1}, {rs2}"
      }
    },
    {
      "name": "MUL",
      "extension": "M",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "rs2",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        }
      ],
      "assembly_syntax": {
        "Format": "mul {rd}, {rs1}, {rs2}"
      }
    },
    {
      "name": "FSGNJN.D",
      "extension": "D",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "fd",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        },
        {
          "name": "fs1",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "fs2",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fsgnjn.d {fd}, {fs1}, {fs2}"
      }
    },
    {
      "name": "FSGNJ.D",
      "extension": "D",
      "isa_bases": [
        "RV32",
        "RV64"
      ],
      "operands": [
        {
          "name": "fd",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "fs1",
          "bit_lengths": {
            "RV32": 5,
            "RV64": 5
          }
        },
        {
          "name": "fs2",
          "bit_lengths": {
            "RV64": 5,
            "RV32": 5
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fsgnj.d {fd}, {fs1}, {fs2}"
      }
    },
    {
      "name": "SLLIW",
      "extension": "I",
      "isa_bases": [
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV64": 5
          }
        },
        {
          "name": "rs1",
          "bit_lengths": {
            "RV64": 5
          }
        },
        {
          "name": "shamt",
          "bit_lengths": {
            "RV64": 5
          }
        }
      ],
      "assembly_syntax": {
        "Format": "slliw {rd}, {rs1}, {shamt}"
      }
    },
    {
      "name": "FMV.X.D",
      "extension": "D",
      "isa_bases": [
        "RV64"
      ],
      "operands": [
        {
          "name": "rd",
          "bit_lengths": {
            "RV64": 5
          }
        },
        {
          "name": "fs1",
          "bit_lengths": {
            "RV64": 5
          }
        }
      ],
      "assembly_syntax": {
        "Format": "fmv.x.d {rd}, {fs1}"
      }
    }
  ]
}