{
  "Top": "fast_ip",
  "RtlTop": "fast_ip",
  "RtlPrefix": "",
  "RtlSubPrefix": "fast_ip_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg484",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "src_axi": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_uint<32>, 0, 0, 0, '8', false>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "src_axi",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "dst_axi": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_uint<32>, 0, 0, 0, '8', false>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "dst_axi",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "img_width": {
      "index": "2",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_CONTROL_BUS",
          "name": "img_width",
          "usage": "data",
          "direction": "in"
        }]
    },
    "img_height": {
      "index": "3",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_CONTROL_BUS",
          "name": "img_height",
          "usage": "data",
          "direction": "in"
        }]
    },
    "threshold": {
      "index": "4",
      "direction": "in",
      "srcType": "unsigned char",
      "srcSize": "8",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_CONTROL_BUS",
          "name": "threshold",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -flow=impl"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "fast_ip"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "fast_ip",
    "Version": "1.0",
    "DisplayName": "Fast_ip",
    "Revision": "2113947683",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_fast_ip_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/fast_ip.cpp",
      "..\/..\/fast_ip.h"
    ],
    "TestBench": ["..\/..\/fast_ip_tb.cpp"],
    "Vhdl": [
      "impl\/vhdl\/fast_ip_CONTROL_BUS_s_axi.vhd",
      "impl\/vhdl\/fast_ip_fast_ip_Pipeline_col_loop.vhd",
      "impl\/vhdl\/fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp.vhd",
      "impl\/vhdl\/fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb.vhd",
      "impl\/vhdl\/fast_ip_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/fast_ip_regslice_both.vhd",
      "impl\/vhdl\/fast_ip_sparsemux_33_4_8_1_1.vhd",
      "impl\/vhdl\/fast_ip.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/fast_ip_CONTROL_BUS_s_axi.v",
      "impl\/verilog\/fast_ip_fast_ip_Pipeline_col_loop.v",
      "impl\/verilog\/fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp.dat",
      "impl\/verilog\/fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp.v",
      "impl\/verilog\/fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb.dat",
      "impl\/verilog\/fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb.v",
      "impl\/verilog\/fast_ip_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/fast_ip_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/fast_ip_hls_deadlock_idx1_monitor.v",
      "impl\/verilog\/fast_ip_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/fast_ip_regslice_both.v",
      "impl\/verilog\/fast_ip_sparsemux_33_4_8_1_1.v",
      "impl\/verilog\/fast_ip.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/fast_ip_v1_0\/data\/fast_ip.mdd",
      "impl\/misc\/drivers\/fast_ip_v1_0\/data\/fast_ip.tcl",
      "impl\/misc\/drivers\/fast_ip_v1_0\/data\/fast_ip.yaml",
      "impl\/misc\/drivers\/fast_ip_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/fast_ip_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/fast_ip_v1_0\/src\/xfast_ip.c",
      "impl\/misc\/drivers\/fast_ip_v1_0\/src\/xfast_ip.h",
      "impl\/misc\/drivers\/fast_ip_v1_0\/src\/xfast_ip_hw.h",
      "impl\/misc\/drivers\/fast_ip_v1_0\/src\/xfast_ip_linux.c",
      "impl\/misc\/drivers\/fast_ip_v1_0\/src\/xfast_ip_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/fast_ip.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_CONTROL_BUS": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_CONTROL_BUS_",
      "paramPrefix": "C_S_AXI_CONTROL_BUS_",
      "ports": [
        "s_axi_CONTROL_BUS_ARADDR",
        "s_axi_CONTROL_BUS_ARREADY",
        "s_axi_CONTROL_BUS_ARVALID",
        "s_axi_CONTROL_BUS_AWADDR",
        "s_axi_CONTROL_BUS_AWREADY",
        "s_axi_CONTROL_BUS_AWVALID",
        "s_axi_CONTROL_BUS_BREADY",
        "s_axi_CONTROL_BUS_BRESP",
        "s_axi_CONTROL_BUS_BVALID",
        "s_axi_CONTROL_BUS_RDATA",
        "s_axi_CONTROL_BUS_RREADY",
        "s_axi_CONTROL_BUS_RRESP",
        "s_axi_CONTROL_BUS_RVALID",
        "s_axi_CONTROL_BUS_WDATA",
        "s_axi_CONTROL_BUS_WREADY",
        "s_axi_CONTROL_BUS_WSTRB",
        "s_axi_CONTROL_BUS_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "img_width",
          "access": "W",
          "description": "Data signal of img_width",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "img_width",
              "access": "W",
              "description": "Bit 31 to 0 of img_width"
            }]
        },
        {
          "offset": "0x18",
          "name": "img_height",
          "access": "W",
          "description": "Data signal of img_height",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "img_height",
              "access": "W",
              "description": "Bit 31 to 0 of img_height"
            }]
        },
        {
          "offset": "0x20",
          "name": "threshold",
          "access": "W",
          "description": "Data signal of threshold",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "threshold",
              "access": "W",
              "description": "Bit 7 to 0 of threshold"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "img_width"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "24",
          "argName": "img_height"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "32",
          "argName": "threshold"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_CONTROL_BUS:src_axi:dst_axi",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "src_axi": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "32",
      "portPrefix": "src_axi_",
      "ports": [
        "src_axi_TDATA",
        "src_axi_TKEEP",
        "src_axi_TLAST",
        "src_axi_TREADY",
        "src_axi_TSTRB",
        "src_axi_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "src_axi"
        }]
    },
    "dst_axi": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "direction": "out",
      "dataWidth": "32",
      "portPrefix": "dst_axi_",
      "ports": [
        "dst_axi_TDATA",
        "dst_axi_TKEEP",
        "dst_axi_TLAST",
        "dst_axi_TREADY",
        "dst_axi_TSTRB",
        "dst_axi_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "dst_axi"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_CONTROL_BUS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_CONTROL_BUS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_CONTROL_BUS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CONTROL_BUS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_CONTROL_BUS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_CONTROL_BUS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_CONTROL_BUS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "src_axi_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "src_axi_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "src_axi_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "src_axi_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "src_axi_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "src_axi_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "dst_axi_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "dst_axi_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "dst_axi_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "dst_axi_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "dst_axi_TKEEP": {
      "dir": "out",
      "width": "4"
    },
    "dst_axi_TSTRB": {
      "dir": "out",
      "width": "4"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "fast_ip",
      "BindInstances": "sub_fu_579_p2 sub120_fu_585_p2 sub23_fu_591_p2 sub122_fu_597_p2 icmp_ln27_fu_615_p2 y_2_fu_620_p2 cmp21_fu_626_p2 slt_fu_632_p2 rev_fu_642_p2 cmp123_fu_637_p2 CONTROL_BUS_s_axi_U",
      "Instances": [{
          "ModuleName": "fast_ip_Pipeline_col_loop",
          "InstanceName": "grp_fast_ip_Pipeline_col_loop_fu_328",
          "BindInstances": "icmp_ln29_fu_4076_p2 add_ln47_fu_4082_p2 sparsemux_33_4_8_1_1_U1 sparsemux_33_4_8_1_1_U2 sparsemux_33_4_8_1_1_U3 sparsemux_33_4_8_1_1_U4 sparsemux_33_4_8_1_1_U5 sparsemux_33_4_8_1_1_U6 icmp_ln42_fu_4106_p2 icmp_ln42_1_fu_4112_p2 xor_ln42_fu_6302_p2 or_ln42_fu_6307_p2 or_ln42_1_fu_6311_p2 or_ln42_2_fu_6316_p2 sparsemux_33_4_8_1_1_U7 add_ln47_1_fu_4825_p2 sparsemux_33_4_8_1_1_U8 add_ln47_2_fu_4876_p2 sparsemux_33_4_8_1_1_U9 sparsemux_33_4_8_1_1_U10 sparsemux_33_4_8_1_1_U11 sparsemux_33_4_8_1_1_U12 sparsemux_33_4_8_1_1_U13 add_ln47_3_fu_4943_p2 sparsemux_33_4_8_1_1_U14 add_ln47_4_fu_4994_p2 sparsemux_33_4_8_1_1_U15 add_ln47_5_fu_5045_p2 sparsemux_33_4_8_1_1_U16 sparsemux_33_4_8_1_1_U17 sparsemux_33_4_8_1_1_U18 sparsemux_33_4_8_1_1_U19 sparsemux_33_4_8_1_1_U20 th_high_fu_6106_p2 th_low_fu_6110_p2 bright_cont_fu_6114_p2 dark_cont_fu_6119_p2 bright_cont_2_fu_6124_p2 dark_cont_2_fu_6130_p2 bright_cont_4_fu_6136_p2 dark_cont_4_fu_6142_p2 bright_cont_6_fu_6148_p2 dark_cont_6_fu_6154_p2 bright_cont_8_fu_6160_p2 dark_cont_8_fu_6166_p2 bright_cont_10_fu_6172_p2 dark_cont_10_fu_6178_p2 bright_cont_12_fu_6184_p2 dark_cont_12_fu_6190_p2 bright_cont_14_fu_6196_p2 dark_cont_14_fu_6202_p2 bright_cont_16_fu_6208_p2 dark_cont_16_fu_6213_p2 bright_cont_18_fu_6218_p2 dark_cont_18_fu_6224_p2 bright_cont_20_fu_6230_p2 dark_cont_20_fu_6236_p2 bright_cont_22_fu_6242_p2 dark_cont_22_fu_6248_p2 bright_cont_24_fu_6254_p2 dark_cont_24_fu_6260_p2 bright_cont_26_fu_6266_p2 dark_cont_26_fu_6272_p2 bright_cont_28_fu_6278_p2 dark_cont_28_fu_6284_p2 bright_cont_30_fu_6290_p2 dark_cont_30_fu_6296_p2 and_ln76_fu_6322_p2 and_ln76_1_fu_6326_p2 and_ln76_2_fu_6330_p2 and_ln76_3_fu_6334_p2 and_ln76_4_fu_6339_p2 and_ln76_5_fu_6343_p2 and_ln76_6_fu_6348_p2 and_ln76_7_fu_6354_p2 and_ln76_8_fu_6359_p2 and_ln76_9_fu_6364_p2 bright_cont_1_fu_6370_p2 and_ln77_fu_6376_p2 and_ln77_1_fu_6380_p2 and_ln77_2_fu_6384_p2 and_ln77_3_fu_6388_p2 and_ln77_4_fu_6393_p2 and_ln77_5_fu_6397_p2 and_ln77_6_fu_6402_p2 and_ln77_7_fu_6408_p2 and_ln77_8_fu_6413_p2 and_ln77_9_fu_6418_p2 dark_cont_1_fu_6424_p2 and_ln76_11_fu_6430_p2 and_ln76_12_fu_6434_p2 and_ln76_13_fu_6438_p2 and_ln76_14_fu_6442_p2 and_ln76_15_fu_6447_p2 and_ln76_16_fu_6451_p2 and_ln76_17_fu_6456_p2 and_ln76_18_fu_6462_p2 and_ln76_19_fu_6467_p2 and_ln76_20_fu_6472_p2 bright_cont_3_fu_6478_p2 and_ln77_11_fu_6484_p2 and_ln77_12_fu_6488_p2 and_ln77_13_fu_6492_p2 and_ln77_14_fu_6496_p2 and_ln77_15_fu_6501_p2 and_ln77_16_fu_6505_p2 and_ln77_17_fu_6510_p2 and_ln77_18_fu_6516_p2 and_ln77_19_fu_6521_p2 and_ln77_20_fu_6526_p2 dark_cont_3_fu_6532_p2 and_ln76_22_fu_6538_p2 and_ln76_23_fu_6542_p2 and_ln76_24_fu_6546_p2 and_ln76_25_fu_6550_p2 and_ln76_26_fu_6555_p2 and_ln76_27_fu_6559_p2 and_ln76_28_fu_6564_p2 and_ln76_29_fu_6570_p2 and_ln76_30_fu_6575_p2 and_ln76_31_fu_6580_p2 bright_cont_5_fu_6586_p2 and_ln77_22_fu_6592_p2 and_ln77_23_fu_6596_p2 and_ln77_24_fu_6600_p2 and_ln77_25_fu_6604_p2 and_ln77_26_fu_6609_p2 and_ln77_27_fu_6613_p2 and_ln77_28_fu_6618_p2 and_ln77_29_fu_6624_p2 and_ln77_30_fu_6629_p2 and_ln77_31_fu_6634_p2 dark_cont_5_fu_6640_p2 and_ln76_33_fu_6646_p2 and_ln76_34_fu_6650_p2 and_ln76_35_fu_6654_p2 and_ln76_36_fu_6658_p2 and_ln76_37_fu_6663_p2 and_ln76_38_fu_6667_p2 and_ln76_39_fu_6672_p2 and_ln76_40_fu_6678_p2 and_ln76_41_fu_6683_p2 and_ln76_42_fu_6688_p2 bright_cont_7_fu_6694_p2 and_ln77_33_fu_6700_p2 and_ln77_34_fu_6704_p2 and_ln77_35_fu_6708_p2 and_ln77_36_fu_6712_p2 and_ln77_37_fu_6717_p2 and_ln77_38_fu_6721_p2 and_ln77_39_fu_6726_p2 and_ln77_40_fu_6732_p2 and_ln77_41_fu_6737_p2 and_ln77_42_fu_6742_p2 dark_cont_7_fu_6748_p2 and_ln76_44_fu_6754_p2 and_ln76_45_fu_6758_p2 and_ln76_46_fu_6762_p2 and_ln76_47_fu_6766_p2 and_ln76_48_fu_6771_p2 and_ln76_49_fu_6775_p2 and_ln76_50_fu_6780_p2 and_ln76_51_fu_6786_p2 and_ln76_52_fu_6791_p2 and_ln76_53_fu_6796_p2 bright_cont_9_fu_6802_p2 and_ln77_44_fu_6808_p2 and_ln77_45_fu_6812_p2 and_ln77_46_fu_6816_p2 and_ln77_47_fu_6820_p2 and_ln77_48_fu_6825_p2 and_ln77_49_fu_6829_p2 and_ln77_50_fu_6834_p2 and_ln77_51_fu_6840_p2 and_ln77_52_fu_6845_p2 and_ln77_53_fu_6850_p2 dark_cont_9_fu_6856_p2 and_ln76_55_fu_6862_p2 and_ln76_56_fu_6866_p2 and_ln76_57_fu_6870_p2 and_ln76_58_fu_6874_p2 and_ln76_59_fu_6879_p2 and_ln76_60_fu_6883_p2 and_ln76_61_fu_6888_p2 and_ln76_62_fu_6894_p2 and_ln76_63_fu_6899_p2 and_ln76_64_fu_6904_p2 bright_cont_11_fu_6910_p2 and_ln77_55_fu_6916_p2 and_ln77_56_fu_6920_p2 and_ln77_57_fu_6924_p2 and_ln77_58_fu_6928_p2 and_ln77_59_fu_6933_p2 and_ln77_60_fu_6937_p2 and_ln77_61_fu_6942_p2 and_ln77_62_fu_6948_p2 and_ln77_63_fu_6953_p2 and_ln77_64_fu_6958_p2 dark_cont_11_fu_6964_p2 and_ln76_66_fu_6970_p2 and_ln76_67_fu_6974_p2 and_ln76_68_fu_6978_p2 and_ln76_69_fu_6983_p2 and_ln76_70_fu_6989_p2 and_ln76_71_fu_6994_p2 and_ln76_72_fu_6999_p2 bright_cont_13_fu_7005_p2 and_ln77_66_fu_7011_p2 and_ln77_67_fu_7015_p2 and_ln77_68_fu_7019_p2 and_ln77_69_fu_7024_p2 and_ln77_70_fu_7030_p2 and_ln77_71_fu_7035_p2 and_ln77_72_fu_7040_p2 dark_cont_13_fu_7046_p2 and_ln76_74_fu_7052_p2 and_ln76_75_fu_7056_p2 and_ln76_76_fu_7060_p2 and_ln76_77_fu_7065_p2 and_ln76_78_fu_7071_p2 and_ln76_79_fu_7076_p2 and_ln76_80_fu_7081_p2 bright_cont_15_fu_7087_p2 and_ln77_74_fu_7093_p2 and_ln77_75_fu_7097_p2 and_ln77_76_fu_7101_p2 and_ln77_77_fu_7106_p2 and_ln77_78_fu_7112_p2 and_ln77_79_fu_7117_p2 and_ln77_80_fu_7122_p2 dark_cont_15_fu_7128_p2 and_ln76_82_fu_7134_p2 and_ln76_83_fu_7138_p2 and_ln76_84_fu_7142_p2 and_ln76_85_fu_7147_p2 and_ln76_86_fu_7153_p2 and_ln76_87_fu_7158_p2 and_ln76_88_fu_7163_p2 bright_cont_17_fu_7169_p2 and_ln77_82_fu_7175_p2 and_ln77_83_fu_7179_p2 and_ln77_84_fu_7183_p2 and_ln77_85_fu_7188_p2 and_ln77_86_fu_7194_p2 and_ln77_87_fu_7199_p2 and_ln77_88_fu_7204_p2 dark_cont_17_fu_7210_p2 and_ln76_90_fu_7216_p2 and_ln76_91_fu_7220_p2 and_ln76_92_fu_7224_p2 and_ln76_93_fu_7229_p2 and_ln76_94_fu_7235_p2 and_ln76_95_fu_7240_p2 and_ln76_96_fu_7245_p2 bright_cont_19_fu_7251_p2 and_ln77_90_fu_7257_p2 and_ln77_91_fu_7261_p2 and_ln77_92_fu_7265_p2 and_ln77_93_fu_7270_p2 and_ln77_94_fu_7276_p2 and_ln77_95_fu_7281_p2 and_ln77_96_fu_7286_p2 dark_cont_19_fu_7292_p2 and_ln76_98_fu_7298_p2 and_ln76_99_fu_7304_p2 and_ln76_100_fu_7309_p2 and_ln76_101_fu_7314_p2 bright_cont_21_fu_7320_p2 and_ln77_98_fu_7326_p2 and_ln77_99_fu_7332_p2 and_ln77_100_fu_7337_p2 and_ln77_101_fu_7342_p2 dark_cont_21_fu_7348_p2 and_ln76_103_fu_7354_p2 and_ln76_104_fu_7360_p2 and_ln76_105_fu_7365_p2 and_ln76_106_fu_7370_p2 bright_cont_23_fu_7376_p2 and_ln77_103_fu_7382_p2 and_ln77_104_fu_7388_p2 and_ln77_105_fu_7393_p2 and_ln77_106_fu_7398_p2 dark_cont_23_fu_7404_p2 and_ln76_108_fu_7410_p2 and_ln76_109_fu_7416_p2 and_ln76_110_fu_7421_p2 and_ln76_111_fu_7426_p2 bright_cont_25_fu_7432_p2 and_ln77_108_fu_7438_p2 and_ln77_109_fu_7444_p2 and_ln77_110_fu_7449_p2 and_ln77_111_fu_7454_p2 dark_cont_25_fu_7460_p2 and_ln76_113_fu_7466_p2 and_ln76_114_fu_7472_p2 and_ln76_115_fu_7477_p2 and_ln76_116_fu_7482_p2 bright_cont_27_fu_7488_p2 and_ln77_113_fu_7494_p2 and_ln77_114_fu_7500_p2 and_ln77_115_fu_7505_p2 and_ln77_116_fu_7510_p2 dark_cont_27_fu_7516_p2 and_ln76_118_fu_7522_p2 and_ln76_119_fu_7528_p2 and_ln76_120_fu_7533_p2 and_ln76_121_fu_7538_p2 bright_cont_29_fu_7544_p2 and_ln77_118_fu_7550_p2 and_ln77_119_fu_7556_p2 and_ln77_120_fu_7561_p2 and_ln77_121_fu_7566_p2 dark_cont_29_fu_7572_p2 and_ln76_123_fu_7578_p2 and_ln76_124_fu_7584_p2 and_ln76_125_fu_7589_p2 and_ln76_126_fu_7594_p2 bright_cont_31_fu_7600_p2 and_ln77_123_fu_7606_p2 and_ln77_124_fu_7612_p2 and_ln77_125_fu_7617_p2 and_ln77_126_fu_7622_p2 dark_cont_31_fu_7628_p2 or_ln81_fu_7634_p2 or_ln81_1_fu_7640_p2 or_ln81_2_fu_7646_p2 or_ln81_3_fu_7652_p2 or_ln81_4_fu_7658_p2 or_ln81_5_fu_7664_p2 or_ln81_6_fu_7670_p2 or_ln81_7_fu_7676_p2 or_ln81_8_fu_7682_p2 or_ln81_9_fu_7688_p2 or_ln81_10_fu_7694_p2 or_ln81_11_fu_7700_p2 or_ln81_12_fu_7706_p2 or_ln81_13_fu_7712_p2 or_ln81_14_fu_7718_p2 or_ln81_15_fu_7724_p2 or_ln81_16_fu_7730_p2 or_ln81_17_fu_7736_p2 or_ln81_18_fu_7742_p2 or_ln81_19_fu_7748_p2 or_ln81_20_fu_7754_p2 or_ln81_21_fu_7760_p2 or_ln81_22_fu_7766_p2 or_ln81_23_fu_7772_p2 or_ln81_24_fu_7778_p2 or_ln81_25_fu_7784_p2 or_ln81_26_fu_7790_p2 or_ln81_27_fu_7796_p2 or_ln81_28_fu_7802_p2 or_ln81_29_fu_7808_p2 pixel_out_fu_7814_p2 not_or_ln42_2_fu_7820_p2 pixel_out_2_fu_7826_p2 icmp_ln86_fu_4128_p2 mask_last_fu_4134_p2 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_14_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_7_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_5_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_10_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_31_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_23_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_21_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_19_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_17_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_29_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_27_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_25_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_47_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_46_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_36_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_35_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_32_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_42_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_63_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_62_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_55_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_53_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_52_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_51_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_49_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_48_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_61_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_59_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_58_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_57_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_79_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_78_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_71_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_69_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_68_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_67_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_65_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_64_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_77_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_75_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_74_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_73_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_87_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_85_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_83_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_81_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_93_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_91_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_89_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_112_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_119_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_121_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_122_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_99_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_98_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_97_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_96_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_114_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_116_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_118_U"
        }]
    },
    "Info": {
      "fast_ip_Pipeline_col_loop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fast_ip": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "fast_ip_Pipeline_col_loop": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.158"
        },
        "Loops": [{
            "Name": "col_loop",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "FF": "2641",
          "AVAIL_FF": "106400",
          "UTIL_FF": "2",
          "LUT": "6663",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "12",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0"
        }
      },
      "fast_ip": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.158"
        },
        "Loops": [{
            "Name": "row_loop",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": ""
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "FF": "3081",
          "AVAIL_FF": "106400",
          "UTIL_FF": "2",
          "LUT": "7291",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "13",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-02-09 15:23:22 +0700",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
