// Seed: 123220787
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input logic id_1,
    input logic id_2,
    input logic id_3,
    input id_4,
    input id_5,
    output id_6
);
  logic id_7 = 1;
  type_0 id_8 (
      1'b0,
      id_9 == id_1,
      id_4,
      1
  );
  logic id_10;
  assign id_6 = 1'b0;
  logic id_11;
  logic id_12 = id_2;
  assign id_10 = 1;
endmodule
