Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date              : Sun May 15 17:27:11 2022
| Host              : Youssef-Dell running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file top_eltop_timing_summary_routed.rpt -pb top_eltop_timing_summary_routed.pb -rpx top_eltop_timing_summary_routed.rpx -warn_on_violation
| Design            : top_eltop
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    224.851        0.000                      0                 2676        0.025        0.000                      0                 2676      129.300        0.000                       0                   923  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 130.000}      260.000         3.846           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk               224.851        0.000                      0                 2372        0.025        0.000                      0                 2372      129.300        0.000                       0                   923  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                    233.208        0.000                      0                  304       23.877        0.000                      0                  304  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack      224.851ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      129.300ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             224.851ns  (required time - arrival time)
  Source:                 U5/r_memArray_reg_uram_0/CLK
                            (rising edge-triggered cell URAM288 clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            w_storedContent[3]
                            (output port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        5.606ns  (logic 3.604ns (64.290%)  route 2.002ns (35.710%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           26.000ns
  Clock Path Skew:        -3.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 260.000 - 260.000 ) 
    Source Clock Delay      (SCD):    3.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.217ns (routing 1.261ns, distribution 0.956ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.059     1.059 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    i_clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.059 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.263    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.291 r  i_clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=922, routed)         2.217     3.508    U5/i_clk_IBUF_BUFG
    URAM288_X0Y84        URAM288                                      r  U5/r_memArray_reg_uram_0/CLK
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y84        URAM288 (Prop_URAM_288K_INST_URAM288_CLK_DOUT_A[3])
                                                      1.278     4.786 r  U5/r_memArray_reg_uram_0/DOUT_A[3]
                         net (fo=3, routed)           2.002     6.788    w_storedContent_OBUF[3]
    E4                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.326     9.114 r  w_storedContent_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.114    w_storedContent[3]
    E4                                                                r  w_storedContent[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
                         clock pessimism              0.000   260.000    
                         clock uncertainty           -0.035   259.965    
                         output delay               -26.000   233.965    
  -------------------------------------------------------------------
                         required time                        233.965    
                         arrival time                          -9.114    
  -------------------------------------------------------------------
                         slack                                224.851    

Slack (MET) :             224.914ns  (required time - arrival time)
  Source:                 U5/r_memArray_reg_uram_0/CLK
                            (rising edge-triggered cell URAM288 clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            w_storedContent[0]
                            (output port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        5.543ns  (logic 3.637ns (65.612%)  route 1.906ns (34.388%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           26.000ns
  Clock Path Skew:        -3.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 260.000 - 260.000 ) 
    Source Clock Delay      (SCD):    3.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.217ns (routing 1.261ns, distribution 0.956ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.059     1.059 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    i_clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.059 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.263    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.291 r  i_clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=922, routed)         2.217     3.508    U5/i_clk_IBUF_BUFG
    URAM288_X0Y84        URAM288                                      r  U5/r_memArray_reg_uram_0/CLK
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y84        URAM288 (Prop_URAM_288K_INST_URAM288_CLK_DOUT_A[0])
                                                      1.292     4.800 r  U5/r_memArray_reg_uram_0/DOUT_A[0]
                         net (fo=3, routed)           1.906     6.706    w_storedContent_OBUF[0]
    A5                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.345     9.050 r  w_storedContent_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.050    w_storedContent[0]
    A5                                                                r  w_storedContent[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
                         clock pessimism              0.000   260.000    
                         clock uncertainty           -0.035   259.965    
                         output delay               -26.000   233.965    
  -------------------------------------------------------------------
                         required time                        233.965    
                         arrival time                          -9.050    
  -------------------------------------------------------------------
                         slack                                224.914    

Slack (MET) :             224.953ns  (required time - arrival time)
  Source:                 U5/r_memArray_reg_uram_0/CLK
                            (rising edge-triggered cell URAM288 clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            w_storedContent[5]
                            (output port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        5.504ns  (logic 3.616ns (65.700%)  route 1.888ns (34.300%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           26.000ns
  Clock Path Skew:        -3.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 260.000 - 260.000 ) 
    Source Clock Delay      (SCD):    3.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.217ns (routing 1.261ns, distribution 0.956ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.059     1.059 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    i_clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.059 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.263    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.291 r  i_clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=922, routed)         2.217     3.508    U5/i_clk_IBUF_BUFG
    URAM288_X0Y84        URAM288                                      r  U5/r_memArray_reg_uram_0/CLK
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y84        URAM288 (Prop_URAM_288K_INST_URAM288_CLK_DOUT_A[5])
                                                      1.271     4.779 r  U5/r_memArray_reg_uram_0/DOUT_A[5]
                         net (fo=3, routed)           1.888     6.667    w_storedContent_OBUF[5]
    B4                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.345     9.012 r  w_storedContent_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.012    w_storedContent[5]
    B4                                                                r  w_storedContent[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
                         clock pessimism              0.000   260.000    
                         clock uncertainty           -0.035   259.965    
                         output delay               -26.000   233.965    
  -------------------------------------------------------------------
                         required time                        233.965    
                         arrival time                          -9.012    
  -------------------------------------------------------------------
                         slack                                224.953    

Slack (MET) :             224.975ns  (required time - arrival time)
  Source:                 U5/r_memArray_reg_uram_0/CLK
                            (rising edge-triggered cell URAM288 clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            w_storedContent[1]
                            (output port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        5.482ns  (logic 3.597ns (65.617%)  route 1.885ns (34.383%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           26.000ns
  Clock Path Skew:        -3.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 260.000 - 260.000 ) 
    Source Clock Delay      (SCD):    3.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.217ns (routing 1.261ns, distribution 0.956ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.059     1.059 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    i_clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.059 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.263    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.291 r  i_clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=922, routed)         2.217     3.508    U5/i_clk_IBUF_BUFG
    URAM288_X0Y84        URAM288                                      r  U5/r_memArray_reg_uram_0/CLK
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y84        URAM288 (Prop_URAM_288K_INST_URAM288_CLK_DOUT_A[1])
                                                      1.279     4.787 r  U5/r_memArray_reg_uram_0/DOUT_A[1]
                         net (fo=3, routed)           1.885     6.672    w_storedContent_OBUF[1]
    F5                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.318     8.990 r  w_storedContent_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.990    w_storedContent[1]
    F5                                                                r  w_storedContent[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
                         clock pessimism              0.000   260.000    
                         clock uncertainty           -0.035   259.965    
                         output delay               -26.000   233.965    
  -------------------------------------------------------------------
                         required time                        233.965    
                         arrival time                          -8.990    
  -------------------------------------------------------------------
                         slack                                224.975    

Slack (MET) :             224.986ns  (required time - arrival time)
  Source:                 U5/r_memArray_reg_uram_0/CLK
                            (rising edge-triggered cell URAM288 clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            w_storedContent[4]
                            (output port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        5.471ns  (logic 3.612ns (66.018%)  route 1.859ns (33.982%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           26.000ns
  Clock Path Skew:        -3.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 260.000 - 260.000 ) 
    Source Clock Delay      (SCD):    3.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.217ns (routing 1.261ns, distribution 0.956ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.059     1.059 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    i_clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.059 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.263    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.291 r  i_clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=922, routed)         2.217     3.508    U5/i_clk_IBUF_BUFG
    URAM288_X0Y84        URAM288                                      r  U5/r_memArray_reg_uram_0/CLK
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y84        URAM288 (Prop_URAM_288K_INST_URAM288_CLK_DOUT_A[4])
                                                      1.285     4.793 r  U5/r_memArray_reg_uram_0/DOUT_A[4]
                         net (fo=3, routed)           1.859     6.652    w_storedContent_OBUF[4]
    D4                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.327     8.978 r  w_storedContent_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.978    w_storedContent[4]
    D4                                                                r  w_storedContent[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
                         clock pessimism              0.000   260.000    
                         clock uncertainty           -0.035   259.965    
                         output delay               -26.000   233.965    
  -------------------------------------------------------------------
                         required time                        233.965    
                         arrival time                          -8.978    
  -------------------------------------------------------------------
                         slack                                224.986    

Slack (MET) :             225.057ns  (required time - arrival time)
  Source:                 U5/r_memArray_reg_uram_0/CLK
                            (rising edge-triggered cell URAM288 clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            w_storedContent[10]
                            (output port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        5.400ns  (logic 3.598ns (66.627%)  route 1.802ns (33.373%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           26.000ns
  Clock Path Skew:        -3.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 260.000 - 260.000 ) 
    Source Clock Delay      (SCD):    3.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.217ns (routing 1.261ns, distribution 0.956ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.059     1.059 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    i_clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.059 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.263    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.291 r  i_clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=922, routed)         2.217     3.508    U5/i_clk_IBUF_BUFG
    URAM288_X0Y84        URAM288                                      r  U5/r_memArray_reg_uram_0/CLK
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y84        URAM288 (Prop_URAM_288K_INST_URAM288_CLK_DOUT_A[10])
                                                      1.253     4.761 r  U5/r_memArray_reg_uram_0/DOUT_A[10]
                         net (fo=3, routed)           1.802     6.563    w_storedContent_OBUF[10]
    E3                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.345     8.907 r  w_storedContent_OBUF[10]_inst/O
                         net (fo=0)                   0.000     8.907    w_storedContent[10]
    E3                                                                r  w_storedContent[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
                         clock pessimism              0.000   260.000    
                         clock uncertainty           -0.035   259.965    
                         output delay               -26.000   233.965    
  -------------------------------------------------------------------
                         required time                        233.965    
                         arrival time                          -8.907    
  -------------------------------------------------------------------
                         slack                                225.057    

Slack (MET) :             225.101ns  (required time - arrival time)
  Source:                 U5/r_memArray_reg_uram_0/CLK
                            (rising edge-triggered cell URAM288 clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            w_storedContent[6]
                            (output port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        5.356ns  (logic 3.617ns (67.534%)  route 1.739ns (32.466%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           26.000ns
  Clock Path Skew:        -3.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 260.000 - 260.000 ) 
    Source Clock Delay      (SCD):    3.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.217ns (routing 1.261ns, distribution 0.956ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.059     1.059 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    i_clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.059 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.263    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.291 r  i_clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=922, routed)         2.217     3.508    U5/i_clk_IBUF_BUFG
    URAM288_X0Y84        URAM288                                      r  U5/r_memArray_reg_uram_0/CLK
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y84        URAM288 (Prop_URAM_288K_INST_URAM288_CLK_DOUT_A[6])
                                                      1.269     4.777 r  U5/r_memArray_reg_uram_0/DOUT_A[6]
                         net (fo=3, routed)           1.739     6.516    w_storedContent_OBUF[6]
    C3                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.348     8.864 r  w_storedContent_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.864    w_storedContent[6]
    C3                                                                r  w_storedContent[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
                         clock pessimism              0.000   260.000    
                         clock uncertainty           -0.035   259.965    
                         output delay               -26.000   233.965    
  -------------------------------------------------------------------
                         required time                        233.965    
                         arrival time                          -8.864    
  -------------------------------------------------------------------
                         slack                                225.101    

Slack (MET) :             225.104ns  (required time - arrival time)
  Source:                 U5/r_memArray_reg_uram_0/CLK
                            (rising edge-triggered cell URAM288 clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            w_storedContent[7]
                            (output port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        5.353ns  (logic 3.620ns (67.625%)  route 1.733ns (32.375%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           26.000ns
  Clock Path Skew:        -3.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 260.000 - 260.000 ) 
    Source Clock Delay      (SCD):    3.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.217ns (routing 1.261ns, distribution 0.956ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.059     1.059 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    i_clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.059 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.263    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.291 r  i_clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=922, routed)         2.217     3.508    U5/i_clk_IBUF_BUFG
    URAM288_X0Y84        URAM288                                      r  U5/r_memArray_reg_uram_0/CLK
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y84        URAM288 (Prop_URAM_288K_INST_URAM288_CLK_DOUT_A[7])
                                                      1.272     4.780 r  U5/r_memArray_reg_uram_0/DOUT_A[7]
                         net (fo=3, routed)           1.733     6.513    w_storedContent_OBUF[7]
    B3                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.348     8.861 r  w_storedContent_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.861    w_storedContent[7]
    B3                                                                r  w_storedContent[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
                         clock pessimism              0.000   260.000    
                         clock uncertainty           -0.035   259.965    
                         output delay               -26.000   233.965    
  -------------------------------------------------------------------
                         required time                        233.965    
                         arrival time                          -8.861    
  -------------------------------------------------------------------
                         slack                                225.104    

Slack (MET) :             225.151ns  (required time - arrival time)
  Source:                 U5/r_memArray_reg_uram_0/CLK
                            (rising edge-triggered cell URAM288 clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            w_storedContent[2]
                            (output port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        5.306ns  (logic 3.599ns (67.827%)  route 1.707ns (32.173%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           26.000ns
  Clock Path Skew:        -3.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 260.000 - 260.000 ) 
    Source Clock Delay      (SCD):    3.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.217ns (routing 1.261ns, distribution 0.956ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.059     1.059 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    i_clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.059 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.263    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.291 r  i_clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=922, routed)         2.217     3.508    U5/i_clk_IBUF_BUFG
    URAM288_X0Y84        URAM288                                      r  U5/r_memArray_reg_uram_0/CLK
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y84        URAM288 (Prop_URAM_288K_INST_URAM288_CLK_DOUT_A[2])
                                                      1.279     4.787 r  U5/r_memArray_reg_uram_0/DOUT_A[2]
                         net (fo=3, routed)           1.707     6.494    w_storedContent_OBUF[2]
    F4                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.320     8.813 r  w_storedContent_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.813    w_storedContent[2]
    F4                                                                r  w_storedContent[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
                         clock pessimism              0.000   260.000    
                         clock uncertainty           -0.035   259.965    
                         output delay               -26.000   233.965    
  -------------------------------------------------------------------
                         required time                        233.965    
                         arrival time                          -8.813    
  -------------------------------------------------------------------
                         slack                                225.151    

Slack (MET) :             225.152ns  (required time - arrival time)
  Source:                 U5/r_memArray_reg_uram_0/CLK
                            (rising edge-triggered cell URAM288 clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            w_storedContent[9]
                            (output port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        5.305ns  (logic 3.603ns (67.916%)  route 1.702ns (32.084%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           26.000ns
  Clock Path Skew:        -3.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 260.000 - 260.000 ) 
    Source Clock Delay      (SCD):    3.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.217ns (routing 1.261ns, distribution 0.956ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.059     1.059 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    i_clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.059 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.263    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.291 r  i_clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=922, routed)         2.217     3.508    U5/i_clk_IBUF_BUFG
    URAM288_X0Y84        URAM288                                      r  U5/r_memArray_reg_uram_0/CLK
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y84        URAM288 (Prop_URAM_288K_INST_URAM288_CLK_DOUT_A[9])
                                                      1.259     4.767 r  U5/r_memArray_reg_uram_0/DOUT_A[9]
                         net (fo=3, routed)           1.702     6.469    w_storedContent_OBUF[9]
    C2                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.344     8.812 r  w_storedContent_OBUF[9]_inst/O
                         net (fo=0)                   0.000     8.812    w_storedContent[9]
    C2                                                                r  w_storedContent[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
                         clock pessimism              0.000   260.000    
                         clock uncertainty           -0.035   259.965    
                         output delay               -26.000   233.965    
  -------------------------------------------------------------------
                         required time                        233.965    
                         arrival time                          -8.812    
  -------------------------------------------------------------------
                         slack                                225.152    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 u_LifoMemory/r_counterWrite_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_LifoMemory/r_lifoMemory_reg_1536_1791_0_0/DP.A/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.060ns (27.778%)  route 0.156ns (72.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.625ns
    Source Clock Delay      (SCD):    2.813ns
    Clock Pessimism Removal (CPR):    0.708ns
  Clock Net Delay (Source):      2.069ns (routing 1.148ns, distribution 0.921ns)
  Clock Net Delay (Destination): 2.334ns (routing 1.261ns, distribution 1.073ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.551     0.551 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.551    i_clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.551 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.720    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.744 r  i_clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=922, routed)         2.069     2.813    u_LifoMemory/i_clk_IBUF_BUFG
    SLICE_X86Y311        FDRE                                         r  u_LifoMemory/r_counterWrite_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y311        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     2.873 r  u_LifoMemory/r_counterWrite_reg[1]/Q
                         net (fo=126, routed)         0.156     3.029    u_LifoMemory/r_lifoMemory_reg_1536_1791_0_0/A1
    SLICE_X84Y314        RAMD64E                                      r  u_LifoMemory/r_lifoMemory_reg_1536_1791_0_0/DP.A/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.059     1.059 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    i_clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.059 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.263    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.291 r  i_clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=922, routed)         2.334     3.625    u_LifoMemory/r_lifoMemory_reg_1536_1791_0_0/WCLK
    SLICE_X84Y314        RAMD64E                                      r  u_LifoMemory/r_lifoMemory_reg_1536_1791_0_0/DP.A/CLK
                         clock pessimism             -0.708     2.916    
    SLICE_X84Y314        RAMD64E (Hold_D6LUT_SLICEM_CLK_WADR1)
                                                      0.088     3.004    u_LifoMemory/r_lifoMemory_reg_1536_1791_0_0/DP.A
  -------------------------------------------------------------------
                         required time                         -3.004    
                         arrival time                           3.029    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 u_LifoMemory/r_counterWrite_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_LifoMemory/r_lifoMemory_reg_1536_1791_0_0/DP.B/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.060ns (27.778%)  route 0.156ns (72.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.625ns
    Source Clock Delay      (SCD):    2.813ns
    Clock Pessimism Removal (CPR):    0.708ns
  Clock Net Delay (Source):      2.069ns (routing 1.148ns, distribution 0.921ns)
  Clock Net Delay (Destination): 2.334ns (routing 1.261ns, distribution 1.073ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.551     0.551 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.551    i_clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.551 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.720    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.744 r  i_clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=922, routed)         2.069     2.813    u_LifoMemory/i_clk_IBUF_BUFG
    SLICE_X86Y311        FDRE                                         r  u_LifoMemory/r_counterWrite_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y311        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     2.873 r  u_LifoMemory/r_counterWrite_reg[1]/Q
                         net (fo=126, routed)         0.156     3.029    u_LifoMemory/r_lifoMemory_reg_1536_1791_0_0/A1
    SLICE_X84Y314        RAMD64E                                      r  u_LifoMemory/r_lifoMemory_reg_1536_1791_0_0/DP.B/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.059     1.059 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    i_clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.059 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.263    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.291 r  i_clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=922, routed)         2.334     3.625    u_LifoMemory/r_lifoMemory_reg_1536_1791_0_0/WCLK
    SLICE_X84Y314        RAMD64E                                      r  u_LifoMemory/r_lifoMemory_reg_1536_1791_0_0/DP.B/CLK
                         clock pessimism             -0.708     2.916    
    SLICE_X84Y314        RAMD64E (Hold_C6LUT_SLICEM_CLK_WADR1)
                                                      0.088     3.004    u_LifoMemory/r_lifoMemory_reg_1536_1791_0_0/DP.B
  -------------------------------------------------------------------
                         required time                         -3.004    
                         arrival time                           3.029    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 u_LifoMemory/r_counterWrite_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_LifoMemory/r_lifoMemory_reg_1536_1791_0_0/DP.C/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.060ns (27.778%)  route 0.156ns (72.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.625ns
    Source Clock Delay      (SCD):    2.813ns
    Clock Pessimism Removal (CPR):    0.708ns
  Clock Net Delay (Source):      2.069ns (routing 1.148ns, distribution 0.921ns)
  Clock Net Delay (Destination): 2.334ns (routing 1.261ns, distribution 1.073ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.551     0.551 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.551    i_clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.551 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.720    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.744 r  i_clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=922, routed)         2.069     2.813    u_LifoMemory/i_clk_IBUF_BUFG
    SLICE_X86Y311        FDRE                                         r  u_LifoMemory/r_counterWrite_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y311        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     2.873 r  u_LifoMemory/r_counterWrite_reg[1]/Q
                         net (fo=126, routed)         0.156     3.029    u_LifoMemory/r_lifoMemory_reg_1536_1791_0_0/A1
    SLICE_X84Y314        RAMD64E                                      r  u_LifoMemory/r_lifoMemory_reg_1536_1791_0_0/DP.C/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.059     1.059 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    i_clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.059 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.263    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.291 r  i_clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=922, routed)         2.334     3.625    u_LifoMemory/r_lifoMemory_reg_1536_1791_0_0/WCLK
    SLICE_X84Y314        RAMD64E                                      r  u_LifoMemory/r_lifoMemory_reg_1536_1791_0_0/DP.C/CLK
                         clock pessimism             -0.708     2.916    
    SLICE_X84Y314        RAMD64E (Hold_B6LUT_SLICEM_CLK_WADR1)
                                                      0.088     3.004    u_LifoMemory/r_lifoMemory_reg_1536_1791_0_0/DP.C
  -------------------------------------------------------------------
                         required time                         -3.004    
                         arrival time                           3.029    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 u_LifoMemory/r_counterWrite_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_LifoMemory/r_lifoMemory_reg_1536_1791_0_0/DP.D/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.060ns (27.778%)  route 0.156ns (72.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.625ns
    Source Clock Delay      (SCD):    2.813ns
    Clock Pessimism Removal (CPR):    0.708ns
  Clock Net Delay (Source):      2.069ns (routing 1.148ns, distribution 0.921ns)
  Clock Net Delay (Destination): 2.334ns (routing 1.261ns, distribution 1.073ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.551     0.551 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.551    i_clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.551 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.720    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.744 r  i_clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=922, routed)         2.069     2.813    u_LifoMemory/i_clk_IBUF_BUFG
    SLICE_X86Y311        FDRE                                         r  u_LifoMemory/r_counterWrite_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y311        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     2.873 r  u_LifoMemory/r_counterWrite_reg[1]/Q
                         net (fo=126, routed)         0.156     3.029    u_LifoMemory/r_lifoMemory_reg_1536_1791_0_0/A1
    SLICE_X84Y314        RAMD64E                                      r  u_LifoMemory/r_lifoMemory_reg_1536_1791_0_0/DP.D/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.059     1.059 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    i_clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.059 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.263    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.291 r  i_clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=922, routed)         2.334     3.625    u_LifoMemory/r_lifoMemory_reg_1536_1791_0_0/WCLK
    SLICE_X84Y314        RAMD64E                                      r  u_LifoMemory/r_lifoMemory_reg_1536_1791_0_0/DP.D/CLK
                         clock pessimism             -0.708     2.916    
    SLICE_X84Y314        RAMD64E (Hold_A6LUT_SLICEM_CLK_WADR1)
                                                      0.088     3.004    u_LifoMemory/r_lifoMemory_reg_1536_1791_0_0/DP.D
  -------------------------------------------------------------------
                         required time                         -3.004    
                         arrival time                           3.029    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 u_LifoMemory/r_counterWrite_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_LifoMemory/r_lifoMemory_reg_1536_1791_0_0/SP.A/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.060ns (27.778%)  route 0.156ns (72.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.625ns
    Source Clock Delay      (SCD):    2.813ns
    Clock Pessimism Removal (CPR):    0.708ns
  Clock Net Delay (Source):      2.069ns (routing 1.148ns, distribution 0.921ns)
  Clock Net Delay (Destination): 2.334ns (routing 1.261ns, distribution 1.073ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.551     0.551 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.551    i_clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.551 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.720    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.744 r  i_clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=922, routed)         2.069     2.813    u_LifoMemory/i_clk_IBUF_BUFG
    SLICE_X86Y311        FDRE                                         r  u_LifoMemory/r_counterWrite_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y311        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     2.873 r  u_LifoMemory/r_counterWrite_reg[1]/Q
                         net (fo=126, routed)         0.156     3.029    u_LifoMemory/r_lifoMemory_reg_1536_1791_0_0/A1
    SLICE_X84Y314        RAMD64E                                      r  u_LifoMemory/r_lifoMemory_reg_1536_1791_0_0/SP.A/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.059     1.059 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    i_clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.059 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.263    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.291 r  i_clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=922, routed)         2.334     3.625    u_LifoMemory/r_lifoMemory_reg_1536_1791_0_0/WCLK
    SLICE_X84Y314        RAMD64E                                      r  u_LifoMemory/r_lifoMemory_reg_1536_1791_0_0/SP.A/CLK
                         clock pessimism             -0.708     2.916    
    SLICE_X84Y314        RAMD64E (Hold_H6LUT_SLICEM_CLK_WADR1)
                                                      0.088     3.004    u_LifoMemory/r_lifoMemory_reg_1536_1791_0_0/SP.A
  -------------------------------------------------------------------
                         required time                         -3.004    
                         arrival time                           3.029    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 u_LifoMemory/r_counterWrite_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_LifoMemory/r_lifoMemory_reg_1536_1791_0_0/SP.B/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.060ns (27.778%)  route 0.156ns (72.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.625ns
    Source Clock Delay      (SCD):    2.813ns
    Clock Pessimism Removal (CPR):    0.708ns
  Clock Net Delay (Source):      2.069ns (routing 1.148ns, distribution 0.921ns)
  Clock Net Delay (Destination): 2.334ns (routing 1.261ns, distribution 1.073ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.551     0.551 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.551    i_clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.551 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.720    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.744 r  i_clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=922, routed)         2.069     2.813    u_LifoMemory/i_clk_IBUF_BUFG
    SLICE_X86Y311        FDRE                                         r  u_LifoMemory/r_counterWrite_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y311        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     2.873 r  u_LifoMemory/r_counterWrite_reg[1]/Q
                         net (fo=126, routed)         0.156     3.029    u_LifoMemory/r_lifoMemory_reg_1536_1791_0_0/A1
    SLICE_X84Y314        RAMD64E                                      r  u_LifoMemory/r_lifoMemory_reg_1536_1791_0_0/SP.B/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.059     1.059 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    i_clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.059 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.263    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.291 r  i_clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=922, routed)         2.334     3.625    u_LifoMemory/r_lifoMemory_reg_1536_1791_0_0/WCLK
    SLICE_X84Y314        RAMD64E                                      r  u_LifoMemory/r_lifoMemory_reg_1536_1791_0_0/SP.B/CLK
                         clock pessimism             -0.708     2.916    
    SLICE_X84Y314        RAMD64E (Hold_G6LUT_SLICEM_CLK_WADR1)
                                                      0.088     3.004    u_LifoMemory/r_lifoMemory_reg_1536_1791_0_0/SP.B
  -------------------------------------------------------------------
                         required time                         -3.004    
                         arrival time                           3.029    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 u_LifoMemory/r_counterWrite_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_LifoMemory/r_lifoMemory_reg_1536_1791_0_0/SP.C/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.060ns (27.778%)  route 0.156ns (72.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.625ns
    Source Clock Delay      (SCD):    2.813ns
    Clock Pessimism Removal (CPR):    0.708ns
  Clock Net Delay (Source):      2.069ns (routing 1.148ns, distribution 0.921ns)
  Clock Net Delay (Destination): 2.334ns (routing 1.261ns, distribution 1.073ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.551     0.551 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.551    i_clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.551 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.720    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.744 r  i_clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=922, routed)         2.069     2.813    u_LifoMemory/i_clk_IBUF_BUFG
    SLICE_X86Y311        FDRE                                         r  u_LifoMemory/r_counterWrite_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y311        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     2.873 r  u_LifoMemory/r_counterWrite_reg[1]/Q
                         net (fo=126, routed)         0.156     3.029    u_LifoMemory/r_lifoMemory_reg_1536_1791_0_0/A1
    SLICE_X84Y314        RAMD64E                                      r  u_LifoMemory/r_lifoMemory_reg_1536_1791_0_0/SP.C/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.059     1.059 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    i_clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.059 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.263    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.291 r  i_clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=922, routed)         2.334     3.625    u_LifoMemory/r_lifoMemory_reg_1536_1791_0_0/WCLK
    SLICE_X84Y314        RAMD64E                                      r  u_LifoMemory/r_lifoMemory_reg_1536_1791_0_0/SP.C/CLK
                         clock pessimism             -0.708     2.916    
    SLICE_X84Y314        RAMD64E (Hold_F6LUT_SLICEM_CLK_WADR1)
                                                      0.088     3.004    u_LifoMemory/r_lifoMemory_reg_1536_1791_0_0/SP.C
  -------------------------------------------------------------------
                         required time                         -3.004    
                         arrival time                           3.029    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 u_LifoMemory/r_counterWrite_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_LifoMemory/r_lifoMemory_reg_1536_1791_0_0/SP.D/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.060ns (27.778%)  route 0.156ns (72.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.625ns
    Source Clock Delay      (SCD):    2.813ns
    Clock Pessimism Removal (CPR):    0.708ns
  Clock Net Delay (Source):      2.069ns (routing 1.148ns, distribution 0.921ns)
  Clock Net Delay (Destination): 2.334ns (routing 1.261ns, distribution 1.073ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.551     0.551 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.551    i_clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.551 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.720    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.744 r  i_clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=922, routed)         2.069     2.813    u_LifoMemory/i_clk_IBUF_BUFG
    SLICE_X86Y311        FDRE                                         r  u_LifoMemory/r_counterWrite_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y311        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     2.873 r  u_LifoMemory/r_counterWrite_reg[1]/Q
                         net (fo=126, routed)         0.156     3.029    u_LifoMemory/r_lifoMemory_reg_1536_1791_0_0/A1
    SLICE_X84Y314        RAMD64E                                      r  u_LifoMemory/r_lifoMemory_reg_1536_1791_0_0/SP.D/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.059     1.059 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    i_clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.059 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.263    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.291 r  i_clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=922, routed)         2.334     3.625    u_LifoMemory/r_lifoMemory_reg_1536_1791_0_0/WCLK
    SLICE_X84Y314        RAMD64E                                      r  u_LifoMemory/r_lifoMemory_reg_1536_1791_0_0/SP.D/CLK
                         clock pessimism             -0.708     2.916    
    SLICE_X84Y314        RAMD64E (Hold_E6LUT_SLICEM_CLK_WADR1)
                                                      0.088     3.004    u_LifoMemory/r_lifoMemory_reg_1536_1791_0_0/SP.D
  -------------------------------------------------------------------
                         required time                         -3.004    
                         arrival time                           3.029    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 u_LifoMemory/r_counterWrite_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_LifoMemory/r_lifoMemory_reg_1792_2047_0_0/DP.A/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.060ns (27.027%)  route 0.162ns (72.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.627ns
    Source Clock Delay      (SCD):    2.813ns
    Clock Pessimism Removal (CPR):    0.708ns
  Clock Net Delay (Source):      2.069ns (routing 1.148ns, distribution 0.921ns)
  Clock Net Delay (Destination): 2.336ns (routing 1.261ns, distribution 1.075ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.551     0.551 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.551    i_clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.551 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.720    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.744 r  i_clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=922, routed)         2.069     2.813    u_LifoMemory/i_clk_IBUF_BUFG
    SLICE_X86Y311        FDRE                                         r  u_LifoMemory/r_counterWrite_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y311        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     2.873 r  u_LifoMemory/r_counterWrite_reg[1]/Q
                         net (fo=126, routed)         0.162     3.035    u_LifoMemory/r_lifoMemory_reg_1792_2047_0_0/A1
    SLICE_X88Y313        RAMD64E                                      r  u_LifoMemory/r_lifoMemory_reg_1792_2047_0_0/DP.A/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.059     1.059 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    i_clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.059 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.263    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.291 r  i_clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=922, routed)         2.336     3.627    u_LifoMemory/r_lifoMemory_reg_1792_2047_0_0/WCLK
    SLICE_X88Y313        RAMD64E                                      r  u_LifoMemory/r_lifoMemory_reg_1792_2047_0_0/DP.A/CLK
                         clock pessimism             -0.708     2.918    
    SLICE_X88Y313        RAMD64E (Hold_D6LUT_SLICEM_CLK_WADR1)
                                                      0.088     3.006    u_LifoMemory/r_lifoMemory_reg_1792_2047_0_0/DP.A
  -------------------------------------------------------------------
                         required time                         -3.006    
                         arrival time                           3.035    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 u_LifoMemory/r_counterWrite_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_LifoMemory/r_lifoMemory_reg_1792_2047_0_0/DP.B/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.060ns (27.027%)  route 0.162ns (72.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.627ns
    Source Clock Delay      (SCD):    2.813ns
    Clock Pessimism Removal (CPR):    0.708ns
  Clock Net Delay (Source):      2.069ns (routing 1.148ns, distribution 0.921ns)
  Clock Net Delay (Destination): 2.336ns (routing 1.261ns, distribution 1.075ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.551     0.551 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.551    i_clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.551 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.720    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.744 r  i_clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=922, routed)         2.069     2.813    u_LifoMemory/i_clk_IBUF_BUFG
    SLICE_X86Y311        FDRE                                         r  u_LifoMemory/r_counterWrite_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y311        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     2.873 r  u_LifoMemory/r_counterWrite_reg[1]/Q
                         net (fo=126, routed)         0.162     3.035    u_LifoMemory/r_lifoMemory_reg_1792_2047_0_0/A1
    SLICE_X88Y313        RAMD64E                                      r  u_LifoMemory/r_lifoMemory_reg_1792_2047_0_0/DP.B/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.059     1.059 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    i_clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.059 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.263    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.291 r  i_clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=922, routed)         2.336     3.627    u_LifoMemory/r_lifoMemory_reg_1792_2047_0_0/WCLK
    SLICE_X88Y313        RAMD64E                                      r  u_LifoMemory/r_lifoMemory_reg_1792_2047_0_0/DP.B/CLK
                         clock pessimism             -0.708     2.918    
    SLICE_X88Y313        RAMD64E (Hold_C6LUT_SLICEM_CLK_WADR1)
                                                      0.088     3.006    u_LifoMemory/r_lifoMemory_reg_1792_2047_0_0/DP.B
  -------------------------------------------------------------------
                         required time                         -3.006    
                         arrival time                           3.035    
  -------------------------------------------------------------------
                         slack                                  0.029    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 130.000 }
Period(ns):         260.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     URAM288/CLK  n/a            2.000         260.000     258.000    URAM288_X0Y84     U5/r_memArray_reg_uram_0/CLK
Min Period        n/a     BUFGCE/I     n/a            1.290         260.000     258.710    BUFGCE_HDIO_X2Y2  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     RAMD64E/CLK  n/a            1.064         260.000     258.936    SLICE_X86Y315     u_LifoMemory/r_lifoMemory_reg_0_255_0_0/DP.A/CLK
Min Period        n/a     RAMD64E/CLK  n/a            1.064         260.000     258.936    SLICE_X86Y315     u_LifoMemory/r_lifoMemory_reg_0_255_0_0/DP.B/CLK
Min Period        n/a     RAMD64E/CLK  n/a            1.064         260.000     258.936    SLICE_X86Y315     u_LifoMemory/r_lifoMemory_reg_0_255_0_0/DP.C/CLK
Min Period        n/a     RAMD64E/CLK  n/a            1.064         260.000     258.936    SLICE_X86Y315     u_LifoMemory/r_lifoMemory_reg_0_255_0_0/DP.D/CLK
Min Period        n/a     RAMD64E/CLK  n/a            1.064         260.000     258.936    SLICE_X86Y315     u_LifoMemory/r_lifoMemory_reg_0_255_0_0/SP.A/CLK
Min Period        n/a     RAMD64E/CLK  n/a            1.064         260.000     258.936    SLICE_X86Y315     u_LifoMemory/r_lifoMemory_reg_0_255_0_0/SP.B/CLK
Min Period        n/a     RAMD64E/CLK  n/a            1.064         260.000     258.936    SLICE_X86Y315     u_LifoMemory/r_lifoMemory_reg_0_255_0_0/SP.C/CLK
Min Period        n/a     RAMD64E/CLK  n/a            1.064         260.000     258.936    SLICE_X86Y315     u_LifoMemory/r_lifoMemory_reg_0_255_0_0/SP.D/CLK
Low Pulse Width   Fast    URAM288/CLK  n/a            0.700         130.000     129.300    URAM288_X0Y84     U5/r_memArray_reg_uram_0/CLK
Low Pulse Width   Slow    URAM288/CLK  n/a            0.700         130.000     129.300    URAM288_X0Y84     U5/r_memArray_reg_uram_0/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            0.532         130.000     129.468    SLICE_X88Y316     u_LifoMemory/r_lifoMemory_reg_1024_1279_0_0/DP.A/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            0.532         130.000     129.468    SLICE_X88Y316     u_LifoMemory/r_lifoMemory_reg_1024_1279_0_0/DP.B/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            0.532         130.000     129.468    SLICE_X88Y316     u_LifoMemory/r_lifoMemory_reg_1024_1279_0_0/DP.C/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            0.532         130.000     129.468    SLICE_X88Y316     u_LifoMemory/r_lifoMemory_reg_1024_1279_0_0/DP.D/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            0.532         130.000     129.468    SLICE_X88Y316     u_LifoMemory/r_lifoMemory_reg_1024_1279_0_0/SP.A/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            0.532         130.000     129.468    SLICE_X88Y316     u_LifoMemory/r_lifoMemory_reg_1024_1279_0_0/SP.B/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            0.532         130.000     129.468    SLICE_X88Y316     u_LifoMemory/r_lifoMemory_reg_1024_1279_0_0/SP.C/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            0.532         130.000     129.468    SLICE_X88Y316     u_LifoMemory/r_lifoMemory_reg_1024_1279_0_0/SP.D/CLK
High Pulse Width  Slow    URAM288/CLK  n/a            0.700         130.000     129.300    URAM288_X0Y84     U5/r_memArray_reg_uram_0/CLK
High Pulse Width  Fast    URAM288/CLK  n/a            0.700         130.000     129.300    URAM288_X0Y84     U5/r_memArray_reg_uram_0/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            0.532         130.000     129.468    SLICE_X86Y315     u_LifoMemory/r_lifoMemory_reg_0_255_0_0/DP.A/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            0.532         130.000     129.468    SLICE_X86Y315     u_LifoMemory/r_lifoMemory_reg_0_255_0_0/DP.B/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            0.532         130.000     129.468    SLICE_X86Y315     u_LifoMemory/r_lifoMemory_reg_0_255_0_0/DP.C/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            0.532         130.000     129.468    SLICE_X86Y315     u_LifoMemory/r_lifoMemory_reg_0_255_0_0/DP.D/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            0.532         130.000     129.468    SLICE_X86Y315     u_LifoMemory/r_lifoMemory_reg_0_255_0_0/SP.A/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            0.532         130.000     129.468    SLICE_X86Y315     u_LifoMemory/r_lifoMemory_reg_0_255_0_0/SP.B/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            0.532         130.000     129.468    SLICE_X86Y315     u_LifoMemory/r_lifoMemory_reg_0_255_0_0/SP.C/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            0.532         130.000     129.468    SLICE_X86Y315     u_LifoMemory/r_lifoMemory_reg_0_255_0_0/SP.D/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack      233.208ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       23.877ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             233.208ns  (required time - arrival time)
  Source:                 i_rstn
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_ControlUnit/r_stateCounter_reg[6]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        3.493ns  (logic 1.054ns (30.178%)  route 2.439ns (69.822%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            26.000ns
  Clock Path Skew:        2.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 262.802 - 260.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.058ns (routing 1.148ns, distribution 0.910ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 26.000    26.000    
    B5                                                0.000    26.000 r  i_rstn (IN)
                         net (fo=0)                   0.000    26.000    i_rstn_IBUF_inst/I
    B5                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.054    27.054 r  i_rstn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    27.054    i_rstn_IBUF_inst/OUT
    B5                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    27.054 r  i_rstn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=304, routed)         2.439    29.493    u_ControlUnit/i_rstn_IBUF
    SLICE_X84Y319        FDPE                                         f  u_ControlUnit/r_stateCounter_reg[6]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    C4                                                0.000   260.000 r  i_clk (IN)
                         net (fo=0)                   0.000   260.000    i_clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.551   260.551 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.551    i_clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.551 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.720    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.744 r  i_clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=922, routed)         2.058   262.802    u_ControlUnit/i_clk_IBUF_BUFG
    SLICE_X84Y319        FDPE                                         r  u_ControlUnit/r_stateCounter_reg[6]/C
                         clock pessimism              0.000   262.802    
                         clock uncertainty           -0.035   262.767    
    SLICE_X84Y319        FDPE (Recov_DFF_SLICEM_C_PRE)
                                                     -0.066   262.701    u_ControlUnit/r_stateCounter_reg[6]
  -------------------------------------------------------------------
                         required time                        262.701    
                         arrival time                         -29.493    
  -------------------------------------------------------------------
                         slack                                233.208    

Slack (MET) :             233.208ns  (required time - arrival time)
  Source:                 i_rstn
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_ControlUnit/r_stateCounter_reg[7]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        3.493ns  (logic 1.054ns (30.178%)  route 2.439ns (69.822%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            26.000ns
  Clock Path Skew:        2.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 262.802 - 260.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.058ns (routing 1.148ns, distribution 0.910ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 26.000    26.000    
    B5                                                0.000    26.000 r  i_rstn (IN)
                         net (fo=0)                   0.000    26.000    i_rstn_IBUF_inst/I
    B5                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.054    27.054 r  i_rstn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    27.054    i_rstn_IBUF_inst/OUT
    B5                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    27.054 r  i_rstn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=304, routed)         2.439    29.493    u_ControlUnit/i_rstn_IBUF
    SLICE_X84Y319        FDPE                                         f  u_ControlUnit/r_stateCounter_reg[7]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    C4                                                0.000   260.000 r  i_clk (IN)
                         net (fo=0)                   0.000   260.000    i_clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.551   260.551 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.551    i_clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.551 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.720    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.744 r  i_clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=922, routed)         2.058   262.802    u_ControlUnit/i_clk_IBUF_BUFG
    SLICE_X84Y319        FDPE                                         r  u_ControlUnit/r_stateCounter_reg[7]/C
                         clock pessimism              0.000   262.802    
                         clock uncertainty           -0.035   262.767    
    SLICE_X84Y319        FDPE (Recov_DFF2_SLICEM_C_PRE)
                                                     -0.066   262.701    u_ControlUnit/r_stateCounter_reg[7]
  -------------------------------------------------------------------
                         required time                        262.701    
                         arrival time                         -29.493    
  -------------------------------------------------------------------
                         slack                                233.208    

Slack (MET) :             233.216ns  (required time - arrival time)
  Source:                 i_rstn
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_ControlUnit/r_stateCounter_reg[11]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 1.054ns (30.308%)  route 2.424ns (69.692%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            26.000ns
  Clock Path Skew:        2.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 262.795 - 260.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.051ns (routing 1.148ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 26.000    26.000    
    B5                                                0.000    26.000 r  i_rstn (IN)
                         net (fo=0)                   0.000    26.000    i_rstn_IBUF_inst/I
    B5                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.054    27.054 r  i_rstn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    27.054    i_rstn_IBUF_inst/OUT
    B5                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    27.054 r  i_rstn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=304, routed)         2.424    29.478    u_ControlUnit/i_rstn_IBUF
    SLICE_X85Y319        FDPE                                         f  u_ControlUnit/r_stateCounter_reg[11]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    C4                                                0.000   260.000 r  i_clk (IN)
                         net (fo=0)                   0.000   260.000    i_clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.551   260.551 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.551    i_clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.551 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.720    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.744 r  i_clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=922, routed)         2.051   262.795    u_ControlUnit/i_clk_IBUF_BUFG
    SLICE_X85Y319        FDPE                                         r  u_ControlUnit/r_stateCounter_reg[11]/C
                         clock pessimism              0.000   262.795    
                         clock uncertainty           -0.035   262.760    
    SLICE_X85Y319        FDPE (Recov_DFF_SLICEL_C_PRE)
                                                     -0.066   262.694    u_ControlUnit/r_stateCounter_reg[11]
  -------------------------------------------------------------------
                         required time                        262.694    
                         arrival time                         -29.478    
  -------------------------------------------------------------------
                         slack                                233.216    

Slack (MET) :             233.216ns  (required time - arrival time)
  Source:                 i_rstn
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_ControlUnit/r_stateCounter_reg[12]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 1.054ns (30.308%)  route 2.424ns (69.692%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            26.000ns
  Clock Path Skew:        2.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 262.795 - 260.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.051ns (routing 1.148ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 26.000    26.000    
    B5                                                0.000    26.000 r  i_rstn (IN)
                         net (fo=0)                   0.000    26.000    i_rstn_IBUF_inst/I
    B5                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.054    27.054 r  i_rstn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    27.054    i_rstn_IBUF_inst/OUT
    B5                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    27.054 r  i_rstn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=304, routed)         2.424    29.478    u_ControlUnit/i_rstn_IBUF
    SLICE_X85Y319        FDPE                                         f  u_ControlUnit/r_stateCounter_reg[12]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    C4                                                0.000   260.000 r  i_clk (IN)
                         net (fo=0)                   0.000   260.000    i_clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.551   260.551 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.551    i_clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.551 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.720    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.744 r  i_clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=922, routed)         2.051   262.795    u_ControlUnit/i_clk_IBUF_BUFG
    SLICE_X85Y319        FDPE                                         r  u_ControlUnit/r_stateCounter_reg[12]/C
                         clock pessimism              0.000   262.795    
                         clock uncertainty           -0.035   262.760    
    SLICE_X85Y319        FDPE (Recov_DFF2_SLICEL_C_PRE)
                                                     -0.066   262.694    u_ControlUnit/r_stateCounter_reg[12]
  -------------------------------------------------------------------
                         required time                        262.694    
                         arrival time                         -29.478    
  -------------------------------------------------------------------
                         slack                                233.216    

Slack (MET) :             233.216ns  (required time - arrival time)
  Source:                 i_rstn
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_ControlUnit/r_stateCounter_reg[8]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 1.054ns (30.308%)  route 2.424ns (69.692%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            26.000ns
  Clock Path Skew:        2.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 262.795 - 260.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.051ns (routing 1.148ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 26.000    26.000    
    B5                                                0.000    26.000 r  i_rstn (IN)
                         net (fo=0)                   0.000    26.000    i_rstn_IBUF_inst/I
    B5                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.054    27.054 r  i_rstn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    27.054    i_rstn_IBUF_inst/OUT
    B5                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    27.054 r  i_rstn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=304, routed)         2.424    29.478    u_ControlUnit/i_rstn_IBUF
    SLICE_X85Y319        FDPE                                         f  u_ControlUnit/r_stateCounter_reg[8]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    C4                                                0.000   260.000 r  i_clk (IN)
                         net (fo=0)                   0.000   260.000    i_clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.551   260.551 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.551    i_clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.551 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.720    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.744 r  i_clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=922, routed)         2.051   262.795    u_ControlUnit/i_clk_IBUF_BUFG
    SLICE_X85Y319        FDPE                                         r  u_ControlUnit/r_stateCounter_reg[8]/C
                         clock pessimism              0.000   262.795    
                         clock uncertainty           -0.035   262.760    
    SLICE_X85Y319        FDPE (Recov_CFF_SLICEL_C_PRE)
                                                     -0.066   262.694    u_ControlUnit/r_stateCounter_reg[8]
  -------------------------------------------------------------------
                         required time                        262.694    
                         arrival time                         -29.478    
  -------------------------------------------------------------------
                         slack                                233.216    

Slack (MET) :             233.338ns  (required time - arrival time)
  Source:                 i_rstn
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            r_bmu1_reg[22]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        3.325ns  (logic 1.054ns (31.702%)  route 2.271ns (68.298%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            26.000ns
  Clock Path Skew:        2.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.764ns = ( 262.764 - 260.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.020ns (routing 1.148ns, distribution 0.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 26.000    26.000    
    B5                                                0.000    26.000 r  i_rstn (IN)
                         net (fo=0)                   0.000    26.000    i_rstn_IBUF_inst/I
    B5                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.054    27.054 r  i_rstn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    27.054    i_rstn_IBUF_inst/OUT
    B5                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    27.054 r  i_rstn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=304, routed)         2.271    29.325    u_ControlUnit_n_0
    SLICE_X79Y297        FDCE                                         f  r_bmu1_reg[22]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    C4                                                0.000   260.000 r  i_clk (IN)
                         net (fo=0)                   0.000   260.000    i_clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.551   260.551 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.551    i_clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.551 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.720    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.744 r  i_clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=922, routed)         2.020   262.764    i_clk_IBUF_BUFG
    SLICE_X79Y297        FDCE                                         r  r_bmu1_reg[22]/C
                         clock pessimism              0.000   262.764    
                         clock uncertainty           -0.035   262.729    
    SLICE_X79Y297        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066   262.663    r_bmu1_reg[22]
  -------------------------------------------------------------------
                         required time                        262.663    
                         arrival time                         -29.325    
  -------------------------------------------------------------------
                         slack                                233.338    

Slack (MET) :             233.347ns  (required time - arrival time)
  Source:                 i_rstn
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            r_bmu1_reg[20]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        3.313ns  (logic 1.054ns (31.817%)  route 2.259ns (68.183%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            26.000ns
  Clock Path Skew:        2.761ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 262.761 - 260.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.017ns (routing 1.148ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 26.000    26.000    
    B5                                                0.000    26.000 r  i_rstn (IN)
                         net (fo=0)                   0.000    26.000    i_rstn_IBUF_inst/I
    B5                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.054    27.054 r  i_rstn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    27.054    i_rstn_IBUF_inst/OUT
    B5                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    27.054 r  i_rstn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=304, routed)         2.259    29.313    u_ControlUnit_n_0
    SLICE_X80Y297        FDCE                                         f  r_bmu1_reg[20]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    C4                                                0.000   260.000 r  i_clk (IN)
                         net (fo=0)                   0.000   260.000    i_clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.551   260.551 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.551    i_clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.551 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.720    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.744 r  i_clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=922, routed)         2.017   262.761    i_clk_IBUF_BUFG
    SLICE_X80Y297        FDCE                                         r  r_bmu1_reg[20]/C
                         clock pessimism              0.000   262.761    
                         clock uncertainty           -0.035   262.726    
    SLICE_X80Y297        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066   262.660    r_bmu1_reg[20]
  -------------------------------------------------------------------
                         required time                        262.660    
                         arrival time                         -29.313    
  -------------------------------------------------------------------
                         slack                                233.347    

Slack (MET) :             233.347ns  (required time - arrival time)
  Source:                 i_rstn
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            r_bmu1_reg[21]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        3.313ns  (logic 1.054ns (31.817%)  route 2.259ns (68.183%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            26.000ns
  Clock Path Skew:        2.761ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 262.761 - 260.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.017ns (routing 1.148ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 26.000    26.000    
    B5                                                0.000    26.000 r  i_rstn (IN)
                         net (fo=0)                   0.000    26.000    i_rstn_IBUF_inst/I
    B5                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.054    27.054 r  i_rstn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    27.054    i_rstn_IBUF_inst/OUT
    B5                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    27.054 r  i_rstn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=304, routed)         2.259    29.313    u_ControlUnit_n_0
    SLICE_X80Y297        FDCE                                         f  r_bmu1_reg[21]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    C4                                                0.000   260.000 r  i_clk (IN)
                         net (fo=0)                   0.000   260.000    i_clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.551   260.551 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.551    i_clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.551 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.720    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.744 r  i_clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=922, routed)         2.017   262.761    i_clk_IBUF_BUFG
    SLICE_X80Y297        FDCE                                         r  r_bmu1_reg[21]/C
                         clock pessimism              0.000   262.761    
                         clock uncertainty           -0.035   262.726    
    SLICE_X80Y297        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066   262.660    r_bmu1_reg[21]
  -------------------------------------------------------------------
                         required time                        262.660    
                         arrival time                         -29.313    
  -------------------------------------------------------------------
                         slack                                233.347    

Slack (MET) :             233.360ns  (required time - arrival time)
  Source:                 i_rstn
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            r_bmu1_reg[69]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        3.332ns  (logic 1.054ns (31.636%)  route 2.278ns (68.364%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            26.000ns
  Clock Path Skew:        2.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.793ns = ( 262.793 - 260.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.049ns (routing 1.148ns, distribution 0.901ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 26.000    26.000    
    B5                                                0.000    26.000 r  i_rstn (IN)
                         net (fo=0)                   0.000    26.000    i_rstn_IBUF_inst/I
    B5                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.054    27.054 r  i_rstn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    27.054    i_rstn_IBUF_inst/OUT
    B5                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    27.054 r  i_rstn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=304, routed)         2.278    29.332    u_ControlUnit_n_0
    SLICE_X78Y319        FDCE                                         f  r_bmu1_reg[69]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    C4                                                0.000   260.000 r  i_clk (IN)
                         net (fo=0)                   0.000   260.000    i_clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.551   260.551 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.551    i_clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.551 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.720    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.744 r  i_clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=922, routed)         2.049   262.793    i_clk_IBUF_BUFG
    SLICE_X78Y319        FDCE                                         r  r_bmu1_reg[69]/C
                         clock pessimism              0.000   262.793    
                         clock uncertainty           -0.035   262.758    
    SLICE_X78Y319        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066   262.692    r_bmu1_reg[69]
  -------------------------------------------------------------------
                         required time                        262.692    
                         arrival time                         -29.332    
  -------------------------------------------------------------------
                         slack                                233.360    

Slack (MET) :             233.371ns  (required time - arrival time)
  Source:                 i_rstn
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            r_bmu1_reg[13]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        3.284ns  (logic 1.054ns (32.098%)  route 2.230ns (67.902%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            26.000ns
  Clock Path Skew:        2.756ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.756ns = ( 262.756 - 260.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.012ns (routing 1.148ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 26.000    26.000    
    B5                                                0.000    26.000 r  i_rstn (IN)
                         net (fo=0)                   0.000    26.000    i_rstn_IBUF_inst/I
    B5                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.054    27.054 r  i_rstn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    27.054    i_rstn_IBUF_inst/OUT
    B5                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    27.054 r  i_rstn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=304, routed)         2.230    29.284    u_ControlUnit_n_0
    SLICE_X81Y292        FDCE                                         f  r_bmu1_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    C4                                                0.000   260.000 r  i_clk (IN)
                         net (fo=0)                   0.000   260.000    i_clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.551   260.551 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.551    i_clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.551 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.720    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.744 r  i_clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=922, routed)         2.012   262.756    i_clk_IBUF_BUFG
    SLICE_X81Y292        FDCE                                         r  r_bmu1_reg[13]/C
                         clock pessimism              0.000   262.756    
                         clock uncertainty           -0.035   262.721    
    SLICE_X81Y292        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066   262.655    r_bmu1_reg[13]
  -------------------------------------------------------------------
                         required time                        262.655    
                         arrival time                         -29.284    
  -------------------------------------------------------------------
                         slack                                233.371    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.877ns  (arrival time - required time)
  Source:                 i_rstn
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_ControlUnit/r_internalEnable_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.444ns  (logic 0.547ns (37.871%)  route 0.897ns (62.129%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            26.000ns
  Clock Path Skew:        3.599ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.599ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 2.308ns (routing 1.261ns, distribution 1.047ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 26.000    26.000    
    B5                                                0.000    26.000 r  i_rstn (IN)
                         net (fo=0)                   0.000    26.000    i_rstn_IBUF_inst/I
    B5                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.547    26.547 r  i_rstn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    26.547    i_rstn_IBUF_inst/OUT
    B5                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    26.547 r  i_rstn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=304, routed)         0.897    27.444    u_ControlUnit/i_rstn_IBUF
    SLICE_X86Y321        FDCE                                         f  u_ControlUnit/r_internalEnable_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.059     1.059 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    i_clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.059 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.263    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.291 r  i_clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=922, routed)         2.308     3.599    u_ControlUnit/i_clk_IBUF_BUFG
    SLICE_X86Y321        FDCE                                         r  u_ControlUnit/r_internalEnable_reg/C
                         clock pessimism              0.000     3.599    
    SLICE_X86Y321        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.032     3.567    u_ControlUnit/r_internalEnable_reg
  -------------------------------------------------------------------
                         required time                         -3.567    
                         arrival time                          27.444    
  -------------------------------------------------------------------
                         slack                                 23.877    

Slack (MET) :             23.877ns  (arrival time - required time)
  Source:                 i_rstn
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_ControlUnit/r_stateCounter_reg[4]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.444ns  (logic 0.547ns (37.871%)  route 0.897ns (62.129%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            26.000ns
  Clock Path Skew:        3.599ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.599ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 2.308ns (routing 1.261ns, distribution 1.047ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 26.000    26.000    
    B5                                                0.000    26.000 r  i_rstn (IN)
                         net (fo=0)                   0.000    26.000    i_rstn_IBUF_inst/I
    B5                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.547    26.547 r  i_rstn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    26.547    i_rstn_IBUF_inst/OUT
    B5                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    26.547 r  i_rstn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=304, routed)         0.897    27.444    u_ControlUnit/i_rstn_IBUF
    SLICE_X86Y321        FDPE                                         f  u_ControlUnit/r_stateCounter_reg[4]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.059     1.059 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    i_clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.059 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.263    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.291 r  i_clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=922, routed)         2.308     3.599    u_ControlUnit/i_clk_IBUF_BUFG
    SLICE_X86Y321        FDPE                                         r  u_ControlUnit/r_stateCounter_reg[4]/C
                         clock pessimism              0.000     3.599    
    SLICE_X86Y321        FDPE (Remov_CFF_SLICEM_C_PRE)
                                                     -0.032     3.567    u_ControlUnit/r_stateCounter_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.567    
                         arrival time                          27.444    
  -------------------------------------------------------------------
                         slack                                 23.877    

Slack (MET) :             23.877ns  (arrival time - required time)
  Source:                 i_rstn
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_ControlUnit/r_stateCounter_reg[5]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.443ns  (logic 0.547ns (37.897%)  route 0.896ns (62.103%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            26.000ns
  Clock Path Skew:        3.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.598ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 2.307ns (routing 1.261ns, distribution 1.046ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 26.000    26.000    
    B5                                                0.000    26.000 r  i_rstn (IN)
                         net (fo=0)                   0.000    26.000    i_rstn_IBUF_inst/I
    B5                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.547    26.547 r  i_rstn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    26.547    i_rstn_IBUF_inst/OUT
    B5                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    26.547 r  i_rstn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=304, routed)         0.896    27.443    u_ControlUnit/i_rstn_IBUF
    SLICE_X86Y321        FDPE                                         f  u_ControlUnit/r_stateCounter_reg[5]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.059     1.059 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    i_clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.059 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.263    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.291 r  i_clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=922, routed)         2.307     3.598    u_ControlUnit/i_clk_IBUF_BUFG
    SLICE_X86Y321        FDPE                                         r  u_ControlUnit/r_stateCounter_reg[5]/C
                         clock pessimism              0.000     3.598    
    SLICE_X86Y321        FDPE (Remov_EFF_SLICEM_C_PRE)
                                                     -0.032     3.566    u_ControlUnit/r_stateCounter_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.566    
                         arrival time                          27.443    
  -------------------------------------------------------------------
                         slack                                 23.877    

Slack (MET) :             23.883ns  (arrival time - required time)
  Source:                 i_rstn
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_ControlUnit/r_currState_reg[0]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.440ns  (logic 0.547ns (37.976%)  route 0.893ns (62.024%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            26.000ns
  Clock Path Skew:        3.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.589ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 2.298ns (routing 1.261ns, distribution 1.037ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 26.000    26.000    
    B5                                                0.000    26.000 r  i_rstn (IN)
                         net (fo=0)                   0.000    26.000    i_rstn_IBUF_inst/I
    B5                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.547    26.547 r  i_rstn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    26.547    i_rstn_IBUF_inst/OUT
    B5                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    26.547 r  i_rstn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=304, routed)         0.893    27.440    u_ControlUnit/i_rstn_IBUF
    SLICE_X86Y320        FDPE                                         f  u_ControlUnit/r_currState_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.059     1.059 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    i_clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.059 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.263    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.291 r  i_clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=922, routed)         2.298     3.589    u_ControlUnit/i_clk_IBUF_BUFG
    SLICE_X86Y320        FDPE                                         r  u_ControlUnit/r_currState_reg[0]/C
                         clock pessimism              0.000     3.589    
    SLICE_X86Y320        FDPE (Remov_CFF_SLICEM_C_PRE)
                                                     -0.032     3.557    u_ControlUnit/r_currState_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.557    
                         arrival time                          27.440    
  -------------------------------------------------------------------
                         slack                                 23.883    

Slack (MET) :             23.883ns  (arrival time - required time)
  Source:                 i_rstn
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_ControlUnit/r_currState_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.440ns  (logic 0.547ns (37.976%)  route 0.893ns (62.024%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            26.000ns
  Clock Path Skew:        3.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.589ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 2.298ns (routing 1.261ns, distribution 1.037ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 26.000    26.000    
    B5                                                0.000    26.000 r  i_rstn (IN)
                         net (fo=0)                   0.000    26.000    i_rstn_IBUF_inst/I
    B5                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.547    26.547 r  i_rstn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    26.547    i_rstn_IBUF_inst/OUT
    B5                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    26.547 r  i_rstn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=304, routed)         0.893    27.440    u_ControlUnit/i_rstn_IBUF
    SLICE_X86Y320        FDCE                                         f  u_ControlUnit/r_currState_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.059     1.059 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    i_clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.059 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.263    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.291 r  i_clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=922, routed)         2.298     3.589    u_ControlUnit/i_clk_IBUF_BUFG
    SLICE_X86Y320        FDCE                                         r  u_ControlUnit/r_currState_reg[3]/C
                         clock pessimism              0.000     3.589    
    SLICE_X86Y320        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.032     3.557    u_ControlUnit/r_currState_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.557    
                         arrival time                          27.440    
  -------------------------------------------------------------------
                         slack                                 23.883    

Slack (MET) :             23.883ns  (arrival time - required time)
  Source:                 i_rstn
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_ControlUnit/r_stateCounter_reg[0]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.441ns  (logic 0.547ns (37.950%)  route 0.894ns (62.050%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            26.000ns
  Clock Path Skew:        3.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.590ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 2.299ns (routing 1.261ns, distribution 1.038ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 26.000    26.000    
    B5                                                0.000    26.000 r  i_rstn (IN)
                         net (fo=0)                   0.000    26.000    i_rstn_IBUF_inst/I
    B5                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.547    26.547 r  i_rstn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    26.547    i_rstn_IBUF_inst/OUT
    B5                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    26.547 r  i_rstn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=304, routed)         0.894    27.441    u_ControlUnit/i_rstn_IBUF
    SLICE_X86Y319        FDPE                                         f  u_ControlUnit/r_stateCounter_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.059     1.059 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    i_clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.059 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.263    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.291 r  i_clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=922, routed)         2.299     3.590    u_ControlUnit/i_clk_IBUF_BUFG
    SLICE_X86Y319        FDPE                                         r  u_ControlUnit/r_stateCounter_reg[0]/C
                         clock pessimism              0.000     3.590    
    SLICE_X86Y319        FDPE (Remov_DFF_SLICEM_C_PRE)
                                                     -0.032     3.558    u_ControlUnit/r_stateCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.558    
                         arrival time                          27.441    
  -------------------------------------------------------------------
                         slack                                 23.883    

Slack (MET) :             23.883ns  (arrival time - required time)
  Source:                 i_rstn
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_ControlUnit/r_stateCounter_reg[10]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.441ns  (logic 0.547ns (37.950%)  route 0.894ns (62.050%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            26.000ns
  Clock Path Skew:        3.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.590ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 2.299ns (routing 1.261ns, distribution 1.038ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 26.000    26.000    
    B5                                                0.000    26.000 r  i_rstn (IN)
                         net (fo=0)                   0.000    26.000    i_rstn_IBUF_inst/I
    B5                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.547    26.547 r  i_rstn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    26.547    i_rstn_IBUF_inst/OUT
    B5                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    26.547 r  i_rstn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=304, routed)         0.894    27.441    u_ControlUnit/i_rstn_IBUF
    SLICE_X86Y319        FDPE                                         f  u_ControlUnit/r_stateCounter_reg[10]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.059     1.059 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    i_clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.059 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.263    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.291 r  i_clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=922, routed)         2.299     3.590    u_ControlUnit/i_clk_IBUF_BUFG
    SLICE_X86Y319        FDPE                                         r  u_ControlUnit/r_stateCounter_reg[10]/C
                         clock pessimism              0.000     3.590    
    SLICE_X86Y319        FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                     -0.032     3.558    u_ControlUnit/r_stateCounter_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.558    
                         arrival time                          27.441    
  -------------------------------------------------------------------
                         slack                                 23.883    

Slack (MET) :             23.883ns  (arrival time - required time)
  Source:                 i_rstn
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_ControlUnit/r_stateCounter_reg[9]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.441ns  (logic 0.547ns (37.950%)  route 0.894ns (62.050%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            26.000ns
  Clock Path Skew:        3.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.590ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 2.299ns (routing 1.261ns, distribution 1.038ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 26.000    26.000    
    B5                                                0.000    26.000 r  i_rstn (IN)
                         net (fo=0)                   0.000    26.000    i_rstn_IBUF_inst/I
    B5                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.547    26.547 r  i_rstn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    26.547    i_rstn_IBUF_inst/OUT
    B5                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    26.547 r  i_rstn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=304, routed)         0.894    27.441    u_ControlUnit/i_rstn_IBUF
    SLICE_X86Y319        FDPE                                         f  u_ControlUnit/r_stateCounter_reg[9]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.059     1.059 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    i_clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.059 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.263    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.291 r  i_clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=922, routed)         2.299     3.590    u_ControlUnit/i_clk_IBUF_BUFG
    SLICE_X86Y319        FDPE                                         r  u_ControlUnit/r_stateCounter_reg[9]/C
                         clock pessimism              0.000     3.590    
    SLICE_X86Y319        FDPE (Remov_CFF_SLICEM_C_PRE)
                                                     -0.032     3.558    u_ControlUnit/r_stateCounter_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.558    
                         arrival time                          27.441    
  -------------------------------------------------------------------
                         slack                                 23.883    

Slack (MET) :             23.895ns  (arrival time - required time)
  Source:                 i_rstn
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            r_bmu1_reg[99]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.425ns  (logic 0.547ns (38.376%)  route 0.878ns (61.624%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            26.000ns
  Clock Path Skew:        3.562ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.562ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 2.271ns (routing 1.261ns, distribution 1.010ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 26.000    26.000    
    B5                                                0.000    26.000 r  i_rstn (IN)
                         net (fo=0)                   0.000    26.000    i_rstn_IBUF_inst/I
    B5                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.547    26.547 r  i_rstn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    26.547    i_rstn_IBUF_inst/OUT
    B5                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    26.547 r  i_rstn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=304, routed)         0.878    27.425    u_ControlUnit_n_0
    SLICE_X80Y333        FDCE                                         f  r_bmu1_reg[99]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.059     1.059 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    i_clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.059 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.263    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.291 r  i_clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=922, routed)         2.271     3.562    i_clk_IBUF_BUFG
    SLICE_X80Y333        FDCE                                         r  r_bmu1_reg[99]/C
                         clock pessimism              0.000     3.562    
    SLICE_X80Y333        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.032     3.530    r_bmu1_reg[99]
  -------------------------------------------------------------------
                         required time                         -3.530    
                         arrival time                          27.425    
  -------------------------------------------------------------------
                         slack                                 23.895    

Slack (MET) :             23.943ns  (arrival time - required time)
  Source:                 i_rstn
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            r_bmu1_reg[81]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.486ns  (logic 0.547ns (36.800%)  route 0.939ns (63.200%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            26.000ns
  Clock Path Skew:        3.575ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.575ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 2.284ns (routing 1.261ns, distribution 1.023ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 26.000    26.000    
    B5                                                0.000    26.000 r  i_rstn (IN)
                         net (fo=0)                   0.000    26.000    i_rstn_IBUF_inst/I
    B5                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.547    26.547 r  i_rstn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    26.547    i_rstn_IBUF_inst/OUT
    B5                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    26.547 r  i_rstn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=304, routed)         0.939    27.486    u_ControlUnit_n_0
    SLICE_X76Y329        FDCE                                         f  r_bmu1_reg[81]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.059     1.059 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    i_clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.059 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.263    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.291 r  i_clk_IBUF_BUFG_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=922, routed)         2.284     3.575    i_clk_IBUF_BUFG
    SLICE_X76Y329        FDCE                                         r  r_bmu1_reg[81]/C
                         clock pessimism              0.000     3.575    
    SLICE_X76Y329        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.032     3.543    r_bmu1_reg[81]
  -------------------------------------------------------------------
                         required time                         -3.543    
                         arrival time                          27.486    
  -------------------------------------------------------------------
                         slack                                 23.943    





