<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.13.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ECHO V3: Firmware/Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_dma.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">ECHO V3<span id="projectnumber">&#160;1.00.00</span>
   </div>
   <div id="projectbrief">ECHO Firmware</div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.13.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('stm32h5xx__ll__dma_8h_source.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">stm32h5xx_ll_dma.h</div></div>
</div><!--header-->
<div class="contents">
<a href="stm32h5xx__ll__dma_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span> </div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="preprocessor">#ifndef STM32H5xx_LL_DMA_H</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="preprocessor">#define STM32H5xx_LL_DMA_H</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span> </div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="preprocessor">#endif </span><span class="comment">/* __cplusplus */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span> </div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="preprocessor">#include &quot;<a class="code" href="stm32h5xx_8h.html">stm32h5xx.h</a>&quot;</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span> </div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="preprocessor">#if defined (GPDMA1)</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span> </div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment">/* Private types -------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="comment">/* Private variables ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="preprocessor">#define DMA_CHANNEL0_OFFSET  (0x00000050UL)</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="preprocessor">#define DMA_CHANNEL1_OFFSET  (0x000000D0UL)</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="preprocessor">#define DMA_CHANNEL2_OFFSET  (0x00000150UL)</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="preprocessor">#define DMA_CHANNEL3_OFFSET  (0x000001D0UL)</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="preprocessor">#define DMA_CHANNEL4_OFFSET  (0x00000250UL)</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="preprocessor">#define DMA_CHANNEL5_OFFSET  (0x000002D0UL)</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="preprocessor">#define DMA_CHANNEL6_OFFSET  (0x00000350UL)</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="preprocessor">#define DMA_CHANNEL7_OFFSET  (0x000003D0UL)</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span> </div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span> </div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="comment">/* Array used to get the DMA Channel register offset versus Channel index LL_DMA_CHANNEL_x */</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="keyword">static</span> <span class="keyword">const</span> uint32_t LL_DMA_CH_OFFSET_TAB[] =</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>{</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>  DMA_CHANNEL0_OFFSET,  DMA_CHANNEL1_OFFSET,  DMA_CHANNEL2_OFFSET,  DMA_CHANNEL3_OFFSET,</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>  DMA_CHANNEL4_OFFSET,  DMA_CHANNEL5_OFFSET,  DMA_CHANNEL6_OFFSET,  DMA_CHANNEL7_OFFSET,</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>};</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span> </div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="comment">/* Private constants ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="comment">/* Private macros ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="comment">/* Exported types ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span> </div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="preprocessor">#if defined (USE_FULL_LL_DRIVER)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>{</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span>  uint32_t SrcAddress;               </div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span> </div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>  uint32_t DestAddress;              </div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span> </div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>  uint32_t Direction;                </div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span> </div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>  uint32_t BlkHWRequest;             </div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span> </div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>  uint32_t DataAlignment;            </div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span> </div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>  uint32_t SrcBurstLength;           </div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span> </div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span>  uint32_t DestBurstLength;          </div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span> </div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>  uint32_t SrcDataWidth;             </div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span> </div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span>  uint32_t DestDataWidth;            </div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span> </div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span>  uint32_t SrcIncMode;               </div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span> </div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>  uint32_t DestIncMode;              </div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span> </div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>  uint32_t Priority;                 </div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span> </div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>  uint32_t BlkDataLength;            </div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span> </div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span>  uint32_t BlkRptCount;              </div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span> </div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>  uint32_t TriggerMode;              </div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span> </div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span>  uint32_t TriggerPolarity;          </div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span> </div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>  uint32_t TriggerSelection;         </div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span> </div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>  uint32_t Request;                  </div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span> </div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>  uint32_t TransferEventMode;        </div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span> </div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>  uint32_t DestHWordExchange;        </div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span> </div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>  uint32_t DestByteExchange;         </div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span> </div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>  uint32_t SrcByteExchange;          </div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span> </div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>  uint32_t SrcAllocatedPort;         </div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span> </div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span>  uint32_t DestAllocatedPort;        </div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span> </div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>  uint32_t LinkAllocatedPort;        </div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span> </div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>  uint32_t LinkStepMode;             </div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span> </div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>  uint32_t SrcAddrUpdateMode;        </div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span> </div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span>  uint32_t DestAddrUpdateMode;       </div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span> </div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>  uint32_t SrcAddrOffset;            </div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span> </div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span>  uint32_t DestAddrOffset;           </div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span> </div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span>  uint32_t BlkRptSrcAddrUpdateMode;  </div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span> </div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span>  uint32_t BlkRptDestAddrUpdateMode; </div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span> </div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span>  uint32_t BlkRptSrcAddrOffset;      </div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span> </div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span>  uint32_t BlkRptDestAddrOffset;     </div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span> </div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span>  uint32_t LinkedListBaseAddr;       </div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span> </div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span>  uint32_t LinkedListAddrOffset;     </div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span> </div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span>  uint32_t Mode;                     </div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span>} LL_DMA_InitTypeDef;</div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span> </div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span>{</div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span>  uint32_t Priority;             </div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span> </div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span>  uint32_t LinkStepMode;         </div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span> </div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span>  uint32_t LinkAllocatedPort;    </div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span> </div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span>  uint32_t TransferEventMode;    </div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span>} LL_DMA_InitLinkedListTypeDef;</div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span> </div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span>{</div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span>  <span class="comment">/* CTR1 register fields ******************************************************</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span><span class="comment">     If any CTR1 fields need to be updated comparing to previous node, it is</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span><span class="comment">     mandatory to update the new value in CTR1 register fields and enable update</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span><span class="comment">     CTR1 register in UpdateRegisters fields if it is not enabled in the</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span><span class="comment">     previous node.</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span><span class="comment"></span> </div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span><span class="comment">  */</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span><span class="preprocessor">#if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span>  uint32_t DestSecure;           </div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span><span class="preprocessor">#endif </span><span class="comment">/* (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span> </div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span>  uint32_t DestAllocatedPort;    </div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span> </div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span>  uint32_t DestHWordExchange;    </div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span> </div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span>  uint32_t DestByteExchange;     </div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span> </div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span>  uint32_t DestBurstLength;      </div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span> </div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span>  uint32_t DestIncMode;          </div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span> </div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span>  uint32_t DestDataWidth;        </div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span> </div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span><span class="preprocessor">#if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span>  uint32_t SrcSecure;            </div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span><span class="preprocessor">#endif </span><span class="comment">/* (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span> </div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span>  uint32_t SrcAllocatedPort;     </div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span> </div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span>  uint32_t SrcByteExchange;      </div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span> </div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span>  uint32_t DataAlignment;        </div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span> </div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span>  uint32_t SrcBurstLength;       </div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span> </div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span>  uint32_t SrcIncMode;           </div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span> </div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span>  uint32_t SrcDataWidth;         </div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span> </div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span> </div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span>  <span class="comment">/* CTR2 register fields ******************************************************</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span><span class="comment">     If any CTR2 fields need to be updated comparing to previous node, it is</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span><span class="comment">     mandatory to update the new value in CTR2 register fields and enable update</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span><span class="comment">     CTR2 register in UpdateRegisters fields if it is not enabled in the</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span><span class="comment">     previous node.</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="comment"></span> </div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span><span class="comment">     For all node created, filling all fields is mandatory.</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span><span class="comment">  */</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span>  uint32_t TransferEventMode;    </div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span> </div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span>  uint32_t TriggerPolarity;      </div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span> </div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span>  uint32_t TriggerSelection;     </div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span> </div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span>  uint32_t TriggerMode;          </div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span> </div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span>  uint32_t BlkHWRequest;         </div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span> </div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span>  uint32_t Direction;            </div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span> </div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span>  uint32_t Request;              </div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span> </div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span>  uint32_t Mode;                  </div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span> </div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span>  <span class="comment">/* CBR1 register fields ******************************************************</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span><span class="comment">     If any CBR1 fields need to be updated comparing to previous node, it is</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span><span class="comment">     mandatory to update the new value in CBR1 register fields and enable update</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span><span class="comment">     CBR1 register in UpdateRegisters fields if it is not enabled in the</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span><span class="comment">     previous node.</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span><span class="comment"></span> </div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span><span class="comment">     If the node to be created is not for 2D addressing channels, there is no</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span><span class="comment">     need to fill the following fields for CBR1 register :</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span><span class="comment">     - BlkReptDestAddrUpdate.</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span><span class="comment">     - BlkRptSrcAddrUpdate.</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span><span class="comment">     - DestAddrUpdate.</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span><span class="comment">     - SrcAddrUpdate.</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span><span class="comment">     - BlkRptCount.</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span><span class="comment">  */</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span>  uint32_t BlkRptDestAddrUpdateMode; </div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span> </div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span>  uint32_t BlkRptSrcAddrUpdateMode;  </div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span> </div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span>  uint32_t DestAddrUpdateMode;       </div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span> </div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span>  uint32_t SrcAddrUpdateMode;        </div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span> </div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span>  uint32_t BlkRptCount;              </div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span> </div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span>  uint32_t BlkDataLength;            </div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span> </div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span>  <span class="comment">/* CSAR register fields ******************************************************</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span><span class="comment">     If any CSAR fields need to be updated comparing to previous node, it is</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span><span class="comment">     mandatory to update the new value in CSAR register fields and enable update</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span><span class="comment">     CSAR register in UpdateRegisters fields if it is not enabled in the</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span><span class="comment">     previous node.</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span><span class="comment"></span> </div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span><span class="comment">     For all node created, filling all fields is mandatory.</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span><span class="comment">  */</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span>  uint32_t SrcAddress;              </div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span> </div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span> </div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span>  <span class="comment">/* CDAR register fields ******************************************************</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span><span class="comment">     If any CDAR fields need to be updated comparing to previous node, it is</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span><span class="comment">     mandatory to update the new value in CDAR register fields and enable update</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span><span class="comment">     CDAR register in UpdateRegisters fields if it is not enabled in the</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span><span class="comment">     previous node.</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span><span class="comment"></span> </div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span><span class="comment">     For all node created, filling all fields is mandatory.</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span><span class="comment">  */</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span>  uint32_t DestAddress;             </div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span> </div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span>  <span class="comment">/* CTR3 register fields ******************************************************</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span><span class="comment">     If any CTR3 fields need to be updated comparing to previous node, it is</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span><span class="comment">     mandatory to update the new value in CTR3 register fields and enable update</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span><span class="comment">     CTR3 register in UpdateRegisters fields if it is not enabled in the</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span><span class="comment">     previous node.</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span><span class="comment"></span> </div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span><span class="comment">     This register is used only for 2D addressing channels.</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span><span class="comment">     If used channel is linear addressing, this register will be overwritten by</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span><span class="comment">     CLLR register in memory.</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span><span class="comment">     When this register is enabled on UpdateRegisters and the selected channel</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span><span class="comment">     is linear addressing, LL APIs will discard this register update in memory.</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span><span class="comment">  */</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span>  uint32_t DestAddrOffset;       </div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span> </div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span>  uint32_t SrcAddrOffset;        </div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span> </div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span> </div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span>  <span class="comment">/* CBR2 register fields ******************************************************</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span><span class="comment">     If any CBR2 fields need to be updated comparing to previous node, it is</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span><span class="comment">     mandatory to update the new value in CBR2 register fields and enable update</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span><span class="comment">     CBR2 register in UpdateRegisters fields if it is not enabled in the</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span><span class="comment">     previous node.</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span><span class="comment"></span> </div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span><span class="comment">     This register is used only for 2D addressing channels.</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span><span class="comment">     If used channel is linear addressing, this register will be discarded in</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span><span class="comment">     memory. When this register is enabled on UpdateRegisters and the selected</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span><span class="comment">     channel is linear addressing, LL APIs will discard this register update in</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span><span class="comment">     memory.</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span><span class="comment">  */</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span>  uint32_t BlkRptDestAddrOffset; </div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span> </div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span>  uint32_t BlkRptSrcAddrOffset;  </div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span> </div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span>  <span class="comment">/* CLLR register fields ******************************************************</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span><span class="comment">     If any CLLR fields need to be updated comparing to previous node, it is</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span><span class="comment">     mandatory to update the new value in CLLR register fields and enable update</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span><span class="comment">     CLLR register in UpdateRegisters fields if it is not enabled in the</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span><span class="comment">     previous node.</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span><span class="comment"></span> </div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span><span class="comment">     If used channel is linear addressing, there is no need to enable/disable</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span><span class="comment">     CTR3 and CBR2 register in UpdateRegisters fields as they will be discarded</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span><span class="comment">     by LL APIs.</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span><span class="comment">  */</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span>  uint32_t UpdateRegisters;      </div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span> </div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span>  <span class="comment">/* DMA Node type field *******************************************************</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span><span class="comment">     This parameter defines node types as node size and node content varies</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span><span class="comment">     between channels.</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span><span class="comment">     Thanks to this fields, linked list queue could be created independently</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span><span class="comment">     from channel selection. So, one queue could be executed by all DMA channels.</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span><span class="comment">  */</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span>  uint32_t NodeType;             </div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span>} LL_DMA_InitNodeTypeDef;</div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span>{</div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LinkRegisters[8U];</div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span> </div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span>} LL_DMA_LinkNodeTypeDef;</div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span> </div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span><span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span> </div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span><span class="comment">/* Exported constants --------------------------------------------------------*/</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span><span class="preprocessor">#define LL_DMA_CHANNEL_0   (0x00U)</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span><span class="preprocessor">#define LL_DMA_CHANNEL_1   (0x01U)</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span><span class="preprocessor">#define LL_DMA_CHANNEL_2   (0x02U)</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span><span class="preprocessor">#define LL_DMA_CHANNEL_3   (0x03U)</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span><span class="preprocessor">#define LL_DMA_CHANNEL_4   (0x04U)</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span><span class="preprocessor">#define LL_DMA_CHANNEL_5   (0x05U)</span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span><span class="preprocessor">#define LL_DMA_CHANNEL_6   (0x06U)</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span><span class="preprocessor">#define LL_DMA_CHANNEL_7   (0x07U)</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span><span class="preprocessor">#define LL_DMA_CHANNEL_8   (0x08U)</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span><span class="preprocessor">#define LL_DMA_CHANNEL_9   (0x09U)</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span><span class="preprocessor">#define LL_DMA_CHANNEL_10  (0x0AU)</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span><span class="preprocessor">#define LL_DMA_CHANNEL_11  (0x0BU)</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span><span class="preprocessor">#define LL_DMA_CHANNEL_12  (0x0CU)</span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span><span class="preprocessor">#define LL_DMA_CHANNEL_13  (0x0DU)</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span><span class="preprocessor">#define LL_DMA_CHANNEL_14  (0x0EU)</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span><span class="preprocessor">#define LL_DMA_CHANNEL_15  (0x0FU)</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span><span class="preprocessor">#if defined (USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span><span class="preprocessor">#define LL_DMA_CHANNEL_ALL (0x10U)</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span><span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span> </div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span><span class="preprocessor">#if defined (USE_FULL_LL_DRIVER)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span><span class="preprocessor">#define LL_DMA_CLLR_OFFSET0 (0x00U)</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span><span class="preprocessor">#define LL_DMA_CLLR_OFFSET1 (0x01U)</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span><span class="preprocessor">#define LL_DMA_CLLR_OFFSET2 (0x02U)</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span><span class="preprocessor">#define LL_DMA_CLLR_OFFSET3 (0x03U)</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span><span class="preprocessor">#define LL_DMA_CLLR_OFFSET4 (0x04U)</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span><span class="preprocessor">#define LL_DMA_CLLR_OFFSET5 (0x05U)</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span><span class="preprocessor">#define LL_DMA_CLLR_OFFSET6 (0x06U)</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span><span class="preprocessor">#define LL_DMA_CLLR_OFFSET7 (0x07U)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span><span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span><span class="preprocessor">#define LL_DMA_LOW_PRIORITY_LOW_WEIGHT  0x00000000U    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span><span class="preprocessor">#define LL_DMA_LOW_PRIORITY_MID_WEIGHT  DMA_CCR_PRIO_0 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span><span class="preprocessor">#define LL_DMA_LOW_PRIORITY_HIGH_WEIGHT DMA_CCR_PRIO_1 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span><span class="preprocessor">#define LL_DMA_HIGH_PRIORITY            DMA_CCR_PRIO   </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span><span class="preprocessor">#define LL_DMA_LINK_ALLOCATED_PORT0 0x00000000U </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span><span class="preprocessor">#define LL_DMA_LINK_ALLOCATED_PORT1 DMA_CCR_LAP </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span><span class="preprocessor">#define LL_DMA_LSM_FULL_EXECUTION  0x00000000U </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span><span class="preprocessor">#define LL_DMA_LSM_1LINK_EXECUTION DMA_CCR_LSM </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span><span class="preprocessor">#define LL_DMA_DEST_HALFWORD_PRESERVE 0x00000000U  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span><span class="preprocessor">#define LL_DMA_DEST_HALFWORD_EXCHANGE DMA_CTR1_DHX </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span><span class="preprocessor">#define LL_DMA_DEST_BYTE_PRESERVE 0x00000000U  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span><span class="preprocessor">#define LL_DMA_DEST_BYTE_EXCHANGE DMA_CTR1_DBX </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span><span class="preprocessor">#define LL_DMA_SRC_BYTE_PRESERVE 0x00000000U  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span><span class="preprocessor">#define LL_DMA_SRC_BYTE_EXCHANGE DMA_CTR1_SBX </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span><span class="preprocessor">#define LL_DMA_SRC_ALLOCATED_PORT0 0x00000000U  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span><span class="preprocessor">#define LL_DMA_SRC_ALLOCATED_PORT1 DMA_CTR1_SAP </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span><span class="preprocessor">#define LL_DMA_DEST_ALLOCATED_PORT0 0x00000000U  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span><span class="preprocessor">#define LL_DMA_DEST_ALLOCATED_PORT1 DMA_CTR1_DAP </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span><span class="preprocessor">#define LL_DMA_DEST_FIXED       0x00000000U   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span><span class="preprocessor">#define LL_DMA_DEST_INCREMENT   DMA_CTR1_DINC </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span><span class="preprocessor">#define LL_DMA_DEST_DATAWIDTH_BYTE       0x00000000U         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span><span class="preprocessor">#define LL_DMA_DEST_DATAWIDTH_HALFWORD   DMA_CTR1_DDW_LOG2_0 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span><span class="preprocessor">#define LL_DMA_DEST_DATAWIDTH_WORD       DMA_CTR1_DDW_LOG2_1 </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span><span class="preprocessor">#define LL_DMA_DATA_ALIGN_ZEROPADD    0x00000000U    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span><span class="preprocessor">#define LL_DMA_DATA_ALIGN_SIGNEXTPADD DMA_CTR1_PAM_0 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span><span class="preprocessor">#define LL_DMA_DATA_PACK_UNPACK       DMA_CTR1_PAM_1 </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span><span class="preprocessor">#define LL_DMA_SRC_FIXED     0x00000000U   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span><span class="preprocessor">#define LL_DMA_SRC_INCREMENT DMA_CTR1_SINC </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span><span class="preprocessor">#define LL_DMA_SRC_DATAWIDTH_BYTE        0x00000000U         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span><span class="preprocessor">#define LL_DMA_SRC_DATAWIDTH_HALFWORD    DMA_CTR1_SDW_LOG2_0 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span><span class="preprocessor">#define LL_DMA_SRC_DATAWIDTH_WORD        DMA_CTR1_SDW_LOG2_1 </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span><span class="preprocessor">#define LL_DMA_HWREQUEST_SINGLEBURST 0x00000000U   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span><span class="preprocessor">#define LL_DMA_HWREQUEST_BLK         DMA_CTR2_BREQ </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span><span class="preprocessor">#define LL_DMA_TCEM_BLK_TRANSFER         0x00000000U       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span><span class="preprocessor">#define LL_DMA_TCEM_RPT_BLK_TRANSFER     DMA_CTR2_TCEM_0   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span><span class="preprocessor">#define LL_DMA_TCEM_EACH_LLITEM_TRANSFER DMA_CTR2_TCEM_1   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span><span class="preprocessor">#define LL_DMA_TCEM_LAST_LLITEM_TRANSFER DMA_CTR2_TCEM     </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span><span class="preprocessor">#define LL_DMA_TRIG_POLARITY_MASKED    0x00000000U         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span><span class="preprocessor">#define LL_DMA_TRIG_POLARITY_RISING    DMA_CTR2_TRIGPOL_0  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span><span class="preprocessor">#define LL_DMA_TRIG_POLARITY_FALLING   DMA_CTR2_TRIGPOL_1  </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span><span class="preprocessor">#define LL_DMA_TRIGM_BLK_TRANSFER        0x00000000U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span><span class="preprocessor">#define LL_DMA_TRIGM_RPT_BLK_TRANSFER    DMA_CTR2_TRIGM_0 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span><span class="preprocessor">#define LL_DMA_TRIGM_LLI_LINK_TRANSFER   DMA_CTR2_TRIGM_1 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span><span class="preprocessor">#define LL_DMA_TRIGM_SINGLBURST_TRANSFER DMA_CTR2_TRIGM   </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span><span class="preprocessor">#define LL_DMA_DIRECTION_MEMORY_TO_MEMORY DMA_CTR2_SWREQ </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span><span class="preprocessor">#define LL_DMA_DIRECTION_PERIPH_TO_MEMORY 0x00000000U    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span><span class="preprocessor">#define LL_DMA_DIRECTION_MEMORY_TO_PERIPH DMA_CTR2_DREQ  </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span><span class="preprocessor">#define LL_DMA_NORMAL          0x00000000U       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span><span class="preprocessor">#define LL_DMA_PFCTRL       DMA_CTR2_PFREQ       </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span><span class="preprocessor">#define LL_DMA_BLKRPT_SRC_ADDR_INCREMENT 0x00000000U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span><span class="preprocessor">#define LL_DMA_BLKRPT_SRC_ADDR_DECREMENT DMA_CBR1_BRSDEC </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span><span class="preprocessor">#define LL_DMA_BLKRPT_DEST_ADDR_INCREMENT 0x00000000U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span><span class="preprocessor">#define LL_DMA_BLKRPT_DEST_ADDR_DECREMENT DMA_CBR1_BRDDEC </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span><span class="preprocessor">#define LL_DMA_BURST_SRC_ADDR_INCREMENT 0x00000000U   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span><span class="preprocessor">#define LL_DMA_BURST_SRC_ADDR_DECREMENT DMA_CBR1_SDEC </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span><span class="preprocessor">#define LL_DMA_BURST_DEST_ADDR_INCREMENT 0x00000000U   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span><span class="preprocessor">#define LL_DMA_BURST_DEST_ADDR_DECREMENT DMA_CBR1_DDEC </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span> </div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span><span class="preprocessor">#if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span><span class="preprocessor">#define LL_DMA_CHANNEL_NSEC 0x00000000U </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span><span class="preprocessor">#define LL_DMA_CHANNEL_SEC  0x00000001U </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span><span class="preprocessor">#define LL_DMA_CHANNEL_SRC_NSEC 0x00000000U   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span><span class="preprocessor">#define LL_DMA_CHANNEL_SRC_SEC  DMA_CTR1_SSEC </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span><span class="preprocessor">#define LL_DMA_CHANNEL_DEST_NSEC 0x00000000U   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span><span class="preprocessor">#define LL_DMA_CHANNEL_DEST_SEC  DMA_CTR1_DSEC </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span><span class="preprocessor">#endif </span><span class="comment">/* (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span><span class="preprocessor">#define LL_DMA_GPDMA_LINEAR_NODE 0x01U </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span><span class="preprocessor">#define LL_DMA_GPDMA_2D_NODE     0x02U </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span></div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span><span class="preprocessor">#define LL_DMA_UPDATE_CTR1 DMA_CLLR_UT1 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span><span class="preprocessor">#define LL_DMA_UPDATE_CTR2 DMA_CLLR_UT2 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span><span class="preprocessor">#define LL_DMA_UPDATE_CBR1 DMA_CLLR_UB1 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span><span class="preprocessor">#define LL_DMA_UPDATE_CSAR DMA_CLLR_USA </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span><span class="preprocessor">#define LL_DMA_UPDATE_CDAR DMA_CLLR_UDA </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span><span class="preprocessor">#define LL_DMA_UPDATE_CTR3 DMA_CLLR_UT3 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span><span class="preprocessor">#define LL_DMA_UPDATE_CBR2 DMA_CLLR_UB2 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span><span class="preprocessor">#define LL_DMA_UPDATE_CLLR DMA_CLLR_ULL </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span><span class="comment">/* GPDMA1 Hardware Requests */</span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_ADC1           0U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span><span class="preprocessor">#if defined (ADC2)</span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_ADC2           1U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span><span class="preprocessor">#endif </span><span class="comment">/* ADC2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_DAC1_CH1       2U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_DAC1_CH2       3U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_TIM6_UP        4U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_TIM7_UP        5U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_SPI1_RX        6U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_SPI1_TX        7U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_SPI2_RX        8U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_SPI2_TX        9U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_SPI3_RX        10U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno">  967</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_SPI3_TX        11U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_I2C1_RX        12U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_I2C1_TX        13U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_I2C2_RX        15U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_I2C2_TX        16U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span><span class="preprocessor">#if defined (I2C3)</span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_I2C3_RX        18U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_I2C3_TX        19U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span><span class="preprocessor">#endif </span><span class="comment">/* I2C3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_USART1_RX      21U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_USART1_TX      22U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno">  978</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_USART2_RX      23U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_USART2_TX      24U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_USART3_RX      25U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_USART3_TX      26U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span><span class="preprocessor">#if defined (UART4)</span></div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_UART4_RX       27U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_UART4_TX       28U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span><span class="preprocessor">#endif </span><span class="comment">/* UART4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span><span class="preprocessor">#if defined (UART4)</span></div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_UART5_RX       29U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_UART5_TX       30U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span><span class="preprocessor">#endif </span><span class="comment">/* UART5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span><span class="preprocessor">#if defined (UART4)</span></div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_USART6_RX      31U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_USART6_TX      32U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span><span class="preprocessor">#endif </span><span class="comment">/* USART6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span><span class="preprocessor">#if defined (UART7)</span></div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_UART7_RX       33U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_UART7_TX       34U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span><span class="preprocessor">#endif </span><span class="comment">/* UART7 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span><span class="preprocessor">#if defined (UART8)</span></div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_UART8_RX       35U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_UART8_TX       36U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span><span class="preprocessor">#endif </span><span class="comment">/* UART8 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span><span class="preprocessor">#if defined (UART9)</span></div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_UART9_RX       37U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_UART9_TX       38U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span><span class="preprocessor">#endif </span><span class="comment">/* UART9 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span><span class="preprocessor">#if defined (USART10)</span></div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_USART10_RX     39U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_USART10_TX     40U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span><span class="preprocessor">#endif </span><span class="comment">/* USART10 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span><span class="preprocessor">#if defined (USART11)</span></div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_USART11_RX     41U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_USART11_TX     42U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span><span class="preprocessor">#endif </span><span class="comment">/* USART11 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span><span class="preprocessor">#if defined (UART12)</span></div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_UART12_RX      43U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_UART12_TX      44U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span><span class="preprocessor">#endif </span><span class="comment">/* UART12 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_LPUART1_RX     45U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_LPUART1_TX     46U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span><span class="preprocessor">#if defined (SPI4)</span></div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_SPI4_RX        47U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_SPI4_TX        48U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span><span class="preprocessor">#endif </span><span class="comment">/* SPI4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span><span class="preprocessor">#if defined (SPI5)</span></div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_SPI5_RX        49U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_SPI5_TX        50U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span><span class="preprocessor">#endif </span><span class="comment">/* SPI5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span><span class="preprocessor">#if defined (SPI6)</span></div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_SPI6_RX        51U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_SPI6_TX        52U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span><span class="preprocessor">#endif </span><span class="comment">/* SPI6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span><span class="preprocessor">#if defined (SAI1)</span></div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_SAI1_A         53U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_SAI1_B         54U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span><span class="preprocessor">#endif </span><span class="comment">/* SAI1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span><span class="preprocessor">#if defined (SAI2)</span></div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_SAI2_A         55U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_SAI2_B         56U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span><span class="preprocessor">#endif </span><span class="comment">/* SAI2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span><span class="preprocessor">#if defined (OCTOSPI1)</span></div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_OCTOSPI1       57U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span><span class="preprocessor">#endif </span><span class="comment">/* OCTOSPI1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_TIM1_CH1       58U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_TIM1_CH2       59U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_TIM1_CH3       60U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_TIM1_CH4       61U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_TIM1_UP        62U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"> 1048</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_TIM1_TRIG      63U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"> 1049</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_TIM1_COM       64U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span><span class="preprocessor">#if defined (TIM8)</span></div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_TIM8_CH1       65U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_TIM8_CH2       66U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_TIM8_CH3       67U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_TIM8_CH4       68U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_TIM8_UP        69U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_TIM8_TRIG      70U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_TIM8_COM       71U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span><span class="preprocessor">#endif </span><span class="comment">/* TIM8 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_TIM2_CH1       72U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_TIM2_CH2       73U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"> 1061</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_TIM2_CH3       74U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_TIM2_CH4       75U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_TIM2_UP        76U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_TIM3_CH1       77U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_TIM3_CH2       78U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_TIM3_CH3       79U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_TIM3_CH4       80U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_TIM3_UP        81U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_TIM3_TRIG      82U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"> 1070</span><span class="preprocessor">#if defined (TIM4)</span></div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"> 1071</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_TIM4_CH1       83U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"> 1072</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_TIM4_CH2       84U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"> 1073</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_TIM4_CH3       85U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"> 1074</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_TIM4_CH4       86U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"> 1075</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_TIM4_UP        87U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"> 1076</span><span class="preprocessor">#endif </span><span class="comment">/* TIM4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span><span class="preprocessor">#if defined (TIM5)</span></div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"> 1078</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_TIM5_CH1       88U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_TIM5_CH2       89U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"> 1080</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_TIM5_CH3       90U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"> 1081</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_TIM5_CH4       91U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"> 1082</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_TIM5_UP        92U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"> 1083</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_TIM5_TRIG      93U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span><span class="preprocessor">#endif </span><span class="comment">/* TIM5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span><span class="preprocessor">#if defined (TIM15)</span></div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_TIM15_CH1      94U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"> 1087</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_TIM15_UP       95U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_TIM15_TRIG     96U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_TIM15_COM      97U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span><span class="preprocessor">#endif </span><span class="comment">/* TIM15 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span><span class="preprocessor">#if defined (TIM16)</span></div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_TIM16_CH1      98U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_TIM16_UP       99U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span><span class="preprocessor">#endif </span><span class="comment">/* TIM16 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span><span class="preprocessor">#if defined (TIM17)</span></div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"> 1096</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_TIM17_CH1      100U    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"> 1097</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_TIM17_UP       101U    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"> 1098</span><span class="preprocessor">#endif </span><span class="comment">/* TIM17 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"> 1099</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_LPTIM1_IC1     102U    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_LPTIM1_IC2     103U    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_LPTIM1_UE      104U    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_LPTIM2_IC1     105U    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"> 1103</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_LPTIM2_IC2     106U    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"> 1104</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_LPTIM2_UE      107U    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"> 1105</span><span class="preprocessor">#if defined (DCMI)</span></div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"> 1106</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_DCMI           108U    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"> 1107</span><span class="preprocessor">#endif </span><span class="comment">/* DCMI */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span><span class="preprocessor">#if defined (AES)</span></div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"> 1109</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_AES_OUT        109U    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"> 1110</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_AES_IN         110U    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"> 1111</span><span class="preprocessor">#endif </span><span class="comment">/* AES */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"> 1112</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_HASH_IN        111U    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span><span class="preprocessor">#if defined (UCPD1)</span></div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_UCPD1_RX       112U    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"> 1115</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_UCPD1_TX       113U    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"> 1116</span><span class="preprocessor">#endif </span><span class="comment">/* UCPD1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"> 1117</span><span class="preprocessor">#if defined (CORDIC)</span></div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"> 1118</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_CORDIC_READ    114U    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"> 1119</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_CORDIC_WRITE   115U    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"> 1120</span><span class="preprocessor">#endif </span><span class="comment">/* CORDIC */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"> 1121</span><span class="preprocessor">#if defined (FMAC)</span></div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"> 1122</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_FMAC_READ      116U    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"> 1123</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_FMAC_WRITE     117U    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"> 1124</span><span class="preprocessor">#endif </span><span class="comment">/* FMAC */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"> 1125</span><span class="preprocessor">#if defined (SAES)</span></div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"> 1126</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_SAES_OUT       118U    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"> 1127</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_SAES_IN        119U    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"> 1128</span><span class="preprocessor">#endif </span><span class="comment">/* SAES */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"> 1129</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_I3C1_RX        120U    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"> 1130</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_I3C1_TX        121U    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"> 1131</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_I3C1_TC        122U    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"> 1132</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_I3C1_RS        123U    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"> 1133</span><span class="preprocessor">#if defined (I2C4)</span></div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"> 1134</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_I2C4_RX        124U    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"> 1135</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_I2C4_TX        125U    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"> 1136</span><span class="preprocessor">#endif </span><span class="comment">/* I2C4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"> 1137</span><span class="preprocessor">#if defined (LPTIM3)</span></div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"> 1138</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_LPTIM3_IC1     127U    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"> 1139</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_LPTIM3_IC2     128U    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"> 1140</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_LPTIM3_UE      129U    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span><span class="preprocessor">#endif </span><span class="comment">/* LPTIM3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"> 1142</span><span class="preprocessor">#if defined (LPTIM5)</span></div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_LPTIM5_IC1     130U    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"> 1144</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_LPTIM5_IC2     131U    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"> 1145</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_LPTIM5_UE      132U    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"> 1146</span><span class="preprocessor">#endif </span><span class="comment">/* LPTIM5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"> 1147</span><span class="preprocessor">#if defined (LPTIM6)</span></div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_LPTIM6_IC1     133U    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"> 1149</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_LPTIM6_IC2     134U    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"> 1150</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_LPTIM6_UE      135U    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"> 1151</span><span class="preprocessor">#endif </span><span class="comment">/* LPTIM6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span><span class="preprocessor">#if defined (I3C2)</span></div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"> 1153</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_I3C2_RX        136U    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"> 1154</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_I3C2_TX        137U    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"> 1155</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_I3C2_TC        138U    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"> 1156</span><span class="preprocessor">#define LL_GPDMA1_REQUEST_I3C2_RS        139U    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"> 1157</span><span class="preprocessor">#endif </span><span class="comment">/* I3C2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"> 1158</span> </div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"> 1159</span><span class="comment">/* GPDMA2 Hardware Requests */</span></div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"> 1160</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_ADC1           0U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"> 1161</span><span class="preprocessor">#if defined (ADC2)</span></div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"> 1162</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_ADC2           1U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"> 1163</span><span class="preprocessor">#endif </span><span class="comment">/* ADC2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"> 1164</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_DAC1_CH1       2U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_DAC1_CH2       3U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"> 1166</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_TIM6_UP        4U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"> 1167</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_TIM7_UP        5U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"> 1168</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_SPI1_RX        6U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"> 1169</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_SPI1_TX        7U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"> 1170</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_SPI2_RX        8U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"> 1171</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_SPI2_TX        9U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"> 1172</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_SPI3_RX        10U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"> 1173</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_SPI3_TX        11U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"> 1174</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_I2C1_RX        12U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_I2C1_TX        13U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_I2C2_RX        15U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_I2C2_TX        16U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span><span class="preprocessor">#if defined (I2C3)</span></div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"> 1179</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_I2C3_RX        18U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"> 1180</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_I2C3_TX        19U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"> 1181</span><span class="preprocessor">#endif </span><span class="comment">/* I2C3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"> 1182</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_USART1_RX      21U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_USART1_TX      22U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_USART2_RX      23U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_USART2_TX      24U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"> 1186</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_USART3_RX      25U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"> 1187</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_USART3_TX      26U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"> 1188</span><span class="preprocessor">#if defined (UART4)</span></div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"> 1189</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_UART4_RX       27U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"> 1190</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_UART4_TX       28U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"> 1191</span><span class="preprocessor">#endif </span><span class="comment">/* UART4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"> 1192</span><span class="preprocessor">#if defined (UART4)</span></div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"> 1193</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_UART5_RX       29U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"> 1194</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_UART5_TX       30U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"> 1195</span><span class="preprocessor">#endif </span><span class="comment">/* UART5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"> 1196</span><span class="preprocessor">#if defined (UART4)</span></div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"> 1197</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_USART6_RX      31U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"> 1198</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_USART6_TX      32U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span><span class="preprocessor">#endif </span><span class="comment">/* USART6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"> 1200</span><span class="preprocessor">#if defined (UART7)</span></div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"> 1201</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_UART7_RX       33U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"> 1202</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_UART7_TX       34U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"> 1203</span><span class="preprocessor">#endif </span><span class="comment">/* UART7 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"> 1204</span><span class="preprocessor">#if defined (UART8)</span></div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"> 1205</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_UART8_RX       35U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"> 1206</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_UART8_TX       36U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"> 1207</span><span class="preprocessor">#endif </span><span class="comment">/* UART8 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span><span class="preprocessor">#if defined (UART9)</span></div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"> 1209</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_UART9_RX       37U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_UART9_TX       38U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"> 1211</span><span class="preprocessor">#endif </span><span class="comment">/* UART9 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"> 1212</span><span class="preprocessor">#if defined (USART10)</span></div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"> 1213</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_USART10_RX     39U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"> 1214</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_USART10_TX     40U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"> 1215</span><span class="preprocessor">#endif </span><span class="comment">/* USART10 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"> 1216</span><span class="preprocessor">#if defined (USART11)</span></div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"> 1217</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_USART11_RX     41U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"> 1218</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_USART11_TX     42U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"> 1219</span><span class="preprocessor">#endif </span><span class="comment">/* USART11 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span><span class="preprocessor">#if defined (UART12)</span></div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_UART12_RX      43U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"> 1222</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_UART12_TX      44U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"> 1223</span><span class="preprocessor">#endif </span><span class="comment">/* UART12 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"> 1224</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_LPUART1_RX     45U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"> 1225</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_LPUART1_TX     46U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"> 1226</span><span class="preprocessor">#if defined (SPI4)</span></div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"> 1227</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_SPI4_RX        47U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"> 1228</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_SPI4_TX        48U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"> 1229</span><span class="preprocessor">#endif </span><span class="comment">/* SPI4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"> 1230</span><span class="preprocessor">#if defined (SPI5)</span></div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"> 1231</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_SPI5_RX        49U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"> 1232</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_SPI5_TX        50U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"> 1233</span><span class="preprocessor">#endif </span><span class="comment">/* SPI5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"> 1234</span><span class="preprocessor">#if defined (SPI6)</span></div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"> 1235</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_SPI6_RX        51U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"> 1236</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_SPI6_TX        52U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"> 1237</span><span class="preprocessor">#endif </span><span class="comment">/* SPI6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"> 1238</span><span class="preprocessor">#if defined (SAI1)</span></div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"> 1239</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_SAI1_A         53U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"> 1240</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_SAI1_B         54U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span><span class="preprocessor">#endif </span><span class="comment">/* SAI1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"> 1242</span><span class="preprocessor">#if defined (SAI2)</span></div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"> 1243</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_SAI2_A         55U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"> 1244</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_SAI2_B         56U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"> 1245</span><span class="preprocessor">#endif </span><span class="comment">/* SAI2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"> 1246</span><span class="preprocessor">#if defined (OCTOSPI1)</span></div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"> 1247</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_OCTOSPI1       57U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"> 1248</span><span class="preprocessor">#endif </span><span class="comment">/* OCTOSPI1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"> 1249</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_TIM1_CH1       58U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"> 1250</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_TIM1_CH2       59U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"> 1251</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_TIM1_CH3       60U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"> 1252</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_TIM1_CH4       61U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"> 1253</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_TIM1_UP        62U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"> 1254</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_TIM1_TRIG      63U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"> 1255</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_TIM1_COM       64U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"> 1256</span><span class="preprocessor">#if defined (TIM8)</span></div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"> 1257</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_TIM8_CH1       65U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"> 1258</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_TIM8_CH2       66U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"> 1259</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_TIM8_CH3       67U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"> 1260</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_TIM8_CH4       68U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"> 1261</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_TIM8_UP        69U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"> 1262</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_TIM8_TRIG      70U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"> 1263</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_TIM8_COM       71U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"> 1264</span><span class="preprocessor">#endif </span><span class="comment">/* TIM8 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"> 1265</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_TIM2_CH1       72U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"> 1266</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_TIM2_CH2       73U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"> 1267</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_TIM2_CH3       74U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"> 1268</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_TIM2_CH4       75U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"> 1269</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_TIM2_UP        76U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"> 1270</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_TIM3_CH1       77U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"> 1271</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_TIM3_CH2       78U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"> 1272</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_TIM3_CH3       79U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"> 1273</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_TIM3_CH4       80U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"> 1274</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_TIM3_UP        81U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"> 1275</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_TIM3_TRIG      82U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"> 1276</span><span class="preprocessor">#if defined (TIM4)</span></div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"> 1277</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_TIM4_CH1       83U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"> 1278</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_TIM4_CH2       84U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"> 1279</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_TIM4_CH3       85U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"> 1280</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_TIM4_CH4       86U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"> 1281</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_TIM4_UP        87U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"> 1282</span><span class="preprocessor">#endif </span><span class="comment">/* TIM4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"> 1283</span><span class="preprocessor">#if defined (TIM5)</span></div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"> 1284</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_TIM5_CH1       88U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"> 1285</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_TIM5_CH2       89U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"> 1286</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_TIM5_CH3       90U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"> 1287</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_TIM5_CH4       91U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"> 1288</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_TIM5_UP        92U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"> 1289</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_TIM5_TRIG      93U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"> 1290</span><span class="preprocessor">#endif </span><span class="comment">/* TIM5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"> 1291</span><span class="preprocessor">#if defined (TIM15)</span></div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"> 1292</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_TIM15_CH1      94U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"> 1293</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_TIM15_UP       95U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"> 1294</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_TIM15_TRIG     96U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"> 1295</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_TIM15_COM      97U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"> 1296</span><span class="preprocessor">#endif </span><span class="comment">/* TIM15 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"> 1297</span><span class="preprocessor">#if defined (TIM16)</span></div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"> 1298</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_TIM16_CH1      98U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"> 1299</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_TIM16_UP       99U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"> 1300</span><span class="preprocessor">#endif </span><span class="comment">/* TIM16 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"> 1301</span><span class="preprocessor">#if defined (TIM17)</span></div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"> 1302</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_TIM17_CH1      100U    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"> 1303</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_TIM17_UP       101U    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"> 1304</span><span class="preprocessor">#endif </span><span class="comment">/* TIM17 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"> 1305</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_LPTIM1_IC1     102U    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"> 1306</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_LPTIM1_IC2     103U    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"> 1307</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_LPTIM1_UE      104U    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"> 1308</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_LPTIM2_IC1     105U    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"> 1309</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_LPTIM2_IC2     106U    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"> 1310</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_LPTIM2_UE      107U    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"> 1311</span><span class="preprocessor">#if defined (DCMI)</span></div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"> 1312</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_DCMI           108U    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"> 1313</span><span class="preprocessor">#endif </span><span class="comment">/* DCMI */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"> 1314</span><span class="preprocessor">#if defined (AES)</span></div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"> 1315</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_AES_OUT        109U    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"> 1316</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_AES_IN         110U    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"> 1317</span><span class="preprocessor">#endif </span><span class="comment">/* AES */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"> 1318</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_HASH_IN        111U    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"> 1319</span><span class="preprocessor">#if defined (UCPD1)</span></div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"> 1320</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_UCPD1_RX       112U    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"> 1321</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_UCPD1_TX       113U    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"> 1322</span><span class="preprocessor">#endif </span><span class="comment">/* UCPD1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"> 1323</span><span class="preprocessor">#if defined (CORDIC)</span></div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"> 1324</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_CORDIC_READ    114U    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"> 1325</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_CORDIC_WRITE   115U    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"> 1326</span><span class="preprocessor">#endif </span><span class="comment">/* CORDIC */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"> 1327</span><span class="preprocessor">#if defined (FMAC)</span></div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"> 1328</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_FMAC_READ      116U    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"> 1329</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_FMAC_WRITE     117U    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"> 1330</span><span class="preprocessor">#endif </span><span class="comment">/* FMAC */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"> 1331</span><span class="preprocessor">#if defined (SAES)</span></div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"> 1332</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_SAES_OUT       118U    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"> 1333</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_SAES_IN        119U    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"> 1334</span><span class="preprocessor">#endif </span><span class="comment">/* SAES */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"> 1335</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_I3C1_RX        120U    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"> 1336</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_I3C1_TX        121U    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"> 1337</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_I3C1_TC        122U    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"> 1338</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_I3C1_RS        123U    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"> 1339</span><span class="preprocessor">#if defined (I2C4)</span></div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"> 1340</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_I2C4_RX        124U    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"> 1341</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_I2C4_TX        125U    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"> 1342</span><span class="preprocessor">#endif </span><span class="comment">/* I2C4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"> 1343</span><span class="preprocessor">#if defined (LPTIM3)</span></div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"> 1344</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_LPTIM3_IC1     127U    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"> 1345</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_LPTIM3_IC2     128U    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"> 1346</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_LPTIM3_UE      129U    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"> 1347</span><span class="preprocessor">#endif </span><span class="comment">/* LPTIM3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"> 1348</span><span class="preprocessor">#if defined (LPTIM5)</span></div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"> 1349</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_LPTIM5_IC1     130U    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"> 1350</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_LPTIM5_IC2     131U    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"> 1351</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_LPTIM5_UE      132U    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"> 1352</span><span class="preprocessor">#endif </span><span class="comment">/* LPTIM5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"> 1353</span><span class="preprocessor">#if defined (LPTIM6)</span></div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"> 1354</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_LPTIM6_IC1     133U    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"> 1355</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_LPTIM6_IC2     134U    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"> 1356</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_LPTIM6_UE      135U    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"> 1357</span><span class="preprocessor">#endif </span><span class="comment">/* LPTIM6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"> 1358</span><span class="preprocessor">#if defined (I3C2)</span></div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"> 1359</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_I3C2_RX        136U    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"> 1360</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_I3C2_TX        137U    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"> 1361</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_I3C2_TC        138U    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"> 1362</span><span class="preprocessor">#define LL_GPDMA2_REQUEST_I3C2_RS        139U    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"> 1363</span><span class="preprocessor">#endif </span><span class="comment">/* I3C2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"> 1364</span></div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"> 1368</span></div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"> 1372</span><span class="comment">/* GPDMA1 Hardware Triggers */</span></div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"> 1373</span><span class="preprocessor">#define LL_GPDMA1_TRIGGER_EXTI_LINE0          0U       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"> 1374</span><span class="preprocessor">#define LL_GPDMA1_TRIGGER_EXTI_LINE1          1U       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"> 1375</span><span class="preprocessor">#define LL_GPDMA1_TRIGGER_EXTI_LINE2          2U       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"> 1376</span><span class="preprocessor">#define LL_GPDMA1_TRIGGER_EXTI_LINE3          3U       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"> 1377</span><span class="preprocessor">#define LL_GPDMA1_TRIGGER_EXTI_LINE4          4U       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"> 1378</span><span class="preprocessor">#define LL_GPDMA1_TRIGGER_EXTI_LINE5          5U       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"> 1379</span><span class="preprocessor">#define LL_GPDMA1_TRIGGER_EXTI_LINE6          6U       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"> 1380</span><span class="preprocessor">#define LL_GPDMA1_TRIGGER_EXTI_LINE7          7U       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"> 1381</span><span class="preprocessor">#define LL_GPDMA1_TRIGGER_TAMP_TRG1           8U       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"> 1382</span><span class="preprocessor">#define LL_GPDMA1_TRIGGER_TAMP_TRG2           9U       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"> 1383</span><span class="preprocessor">#if defined (TAMP_CR1_TAMP3E)</span></div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"> 1384</span><span class="preprocessor">#define LL_GPDMA1_TRIGGER_TAMP_TRG3           10U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"> 1385</span><span class="preprocessor">#endif </span><span class="comment">/* TAMP_CR1_TAMP3E */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"> 1386</span><span class="preprocessor">#define LL_GPDMA1_TRIGGER_LPTIM1_CH1          11U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"> 1387</span><span class="preprocessor">#define LL_GPDMA1_TRIGGER_LPTIM1_CH2          12U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"> 1388</span><span class="preprocessor">#define LL_GPDMA1_TRIGGER_LPTIM2_CH1          13U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"> 1389</span><span class="preprocessor">#define LL_GPDMA1_TRIGGER_LPTIM2_CH2          14U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"> 1390</span><span class="preprocessor">#define LL_GPDMA1_TRIGGER_RTC_ALRA_TRG        15U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"> 1391</span><span class="preprocessor">#define LL_GPDMA1_TRIGGER_RTC_ALRB_TRG        16U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"> 1392</span><span class="preprocessor">#define LL_GPDMA1_TRIGGER_RTC_WUT_TRG         17U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"> 1393</span><span class="preprocessor">#define LL_GPDMA1_TRIGGER_GPDMA1_CH0_TCF      18U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"> 1394</span><span class="preprocessor">#define LL_GPDMA1_TRIGGER_GPDMA1_CH1_TCF      19U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"> 1395</span><span class="preprocessor">#define LL_GPDMA1_TRIGGER_GPDMA1_CH2_TCF      20U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"> 1396</span><span class="preprocessor">#define LL_GPDMA1_TRIGGER_GPDMA1_CH3_TCF      21U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"> 1397</span><span class="preprocessor">#define LL_GPDMA1_TRIGGER_GPDMA1_CH4_TCF      22U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"> 1398</span><span class="preprocessor">#define LL_GPDMA1_TRIGGER_GPDMA1_CH5_TCF      23U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"> 1399</span><span class="preprocessor">#define LL_GPDMA1_TRIGGER_GPDMA1_CH6_TCF      24U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"> 1400</span><span class="preprocessor">#define LL_GPDMA1_TRIGGER_GPDMA1_CH7_TCF      25U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"> 1401</span><span class="preprocessor">#define LL_GPDMA1_TRIGGER_GPDMA2_CH0_TCF      26U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"> 1402</span><span class="preprocessor">#define LL_GPDMA1_TRIGGER_GPDMA2_CH1_TCF      27U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"> 1403</span><span class="preprocessor">#define LL_GPDMA1_TRIGGER_GPDMA2_CH2_TCF      28U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"> 1404</span><span class="preprocessor">#define LL_GPDMA1_TRIGGER_GPDMA2_CH3_TCF      29U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"> 1405</span><span class="preprocessor">#define LL_GPDMA1_TRIGGER_GPDMA2_CH4_TCF      30U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"> 1406</span><span class="preprocessor">#define LL_GPDMA1_TRIGGER_GPDMA2_CH5_TCF      31U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"> 1407</span><span class="preprocessor">#define LL_GPDMA1_TRIGGER_GPDMA2_CH6_TCF      32U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"> 1408</span><span class="preprocessor">#define LL_GPDMA1_TRIGGER_GPDMA2_CH7_TCF      33U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"> 1409</span><span class="preprocessor">#define LL_GPDMA1_TRIGGER_TIM2_TRGO           34U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"> 1410</span><span class="preprocessor">#if defined (TIM15)</span></div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"> 1411</span><span class="preprocessor">#define LL_GPDMA1_TRIGGER_TIM15_TRGO          35U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"> 1412</span><span class="preprocessor">#endif </span><span class="comment">/* TIM15 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"> 1413</span><span class="preprocessor">#if defined (TIM12)</span></div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"> 1414</span><span class="preprocessor">#define LL_GPDMA1_TRIGGER_TIM12_TRGO          36U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"> 1415</span><span class="preprocessor">#endif </span><span class="comment">/* TIM12 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"> 1416</span><span class="preprocessor">#if defined (LPTIM3)</span></div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"> 1417</span><span class="preprocessor">#define LL_GPDMA1_TRIGGER_LPTIM3_CH1          37U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"> 1418</span><span class="preprocessor">#define LL_GPDMA1_TRIGGER_LPTIM3_CH2          38U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"> 1419</span><span class="preprocessor">#endif </span><span class="comment">/* LPTIM3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"> 1420</span><span class="preprocessor">#if defined (LPTIM4)</span></div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"> 1421</span><span class="preprocessor">#define LL_GPDMA1_TRIGGER_LPTIM4_AIT          39U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"> 1422</span><span class="preprocessor">#endif </span><span class="comment">/* LPTIM4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"> 1423</span><span class="preprocessor">#if defined (LPTIM5)</span></div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"> 1424</span><span class="preprocessor">#define LL_GPDMA1_TRIGGER_LPTIM5_CH1          40U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"> 1425</span><span class="preprocessor">#define LL_GPDMA1_TRIGGER_LPTIM5_CH2          41U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"> 1426</span><span class="preprocessor">#endif </span><span class="comment">/* LPTIM5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"> 1427</span><span class="preprocessor">#if defined (LPTIM6)</span></div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"> 1428</span><span class="preprocessor">#define LL_GPDMA1_TRIGGER_LPTIM6_CH1          42U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"> 1429</span><span class="preprocessor">#define LL_GPDMA1_TRIGGER_LPTIM6_CH2          43U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"> 1430</span><span class="preprocessor">#endif </span><span class="comment">/* LPTIM6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"> 1431</span><span class="preprocessor">#if defined (COMP1)</span></div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"> 1432</span><span class="preprocessor">#define LL_GPDMA1_TRIGGER_COMP1_OUT           44U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"> 1433</span><span class="preprocessor">#endif </span><span class="comment">/* COMP1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"> 1434</span><span class="preprocessor">#if defined (STM32H503xx) || defined(STM32H523xx) || defined(STM32H533xx)</span></div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"> 1435</span><span class="preprocessor">#define LL_GPDMA1_TRIGGER_EVENTOUT            45U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"> 1436</span><span class="preprocessor">#endif </span><span class="comment">/* STM32H503xx || STM32H523xx || STM32H533xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"> 1437</span> </div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"> 1438</span><span class="comment">/* GPDMA2 Hardware Triggers */</span></div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"> 1439</span><span class="preprocessor">#define LL_GPDMA2_TRIGGER_EXTI_LINE0          0U       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"> 1440</span><span class="preprocessor">#define LL_GPDMA2_TRIGGER_EXTI_LINE1          1U       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"> 1441</span><span class="preprocessor">#define LL_GPDMA2_TRIGGER_EXTI_LINE2          2U       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01442" name="l01442"></a><span class="lineno"> 1442</span><span class="preprocessor">#define LL_GPDMA2_TRIGGER_EXTI_LINE3          3U       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01443" name="l01443"></a><span class="lineno"> 1443</span><span class="preprocessor">#define LL_GPDMA2_TRIGGER_EXTI_LINE4          4U       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01444" name="l01444"></a><span class="lineno"> 1444</span><span class="preprocessor">#define LL_GPDMA2_TRIGGER_EXTI_LINE5          5U       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01445" name="l01445"></a><span class="lineno"> 1445</span><span class="preprocessor">#define LL_GPDMA2_TRIGGER_EXTI_LINE6          6U       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01446" name="l01446"></a><span class="lineno"> 1446</span><span class="preprocessor">#define LL_GPDMA2_TRIGGER_EXTI_LINE7          7U       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01447" name="l01447"></a><span class="lineno"> 1447</span><span class="preprocessor">#define LL_GPDMA2_TRIGGER_TAMP_TRG1           8U       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01448" name="l01448"></a><span class="lineno"> 1448</span><span class="preprocessor">#define LL_GPDMA2_TRIGGER_TAMP_TRG2           9U       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"> 1449</span><span class="preprocessor">#define LL_GPDMA2_TRIGGER_TAMP_TRG3           10U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01450" name="l01450"></a><span class="lineno"> 1450</span><span class="preprocessor">#define LL_GPDMA2_TRIGGER_LPTIM1_CH1          11U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"> 1451</span><span class="preprocessor">#define LL_GPDMA2_TRIGGER_LPTIM1_CH2          12U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"> 1452</span><span class="preprocessor">#define LL_GPDMA2_TRIGGER_LPTIM2_CH1          13U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"> 1453</span><span class="preprocessor">#define LL_GPDMA2_TRIGGER_LPTIM2_CH2          14U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"> 1454</span><span class="preprocessor">#define LL_GPDMA2_TRIGGER_RTC_ALRA_TRG        15U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"> 1455</span><span class="preprocessor">#define LL_GPDMA2_TRIGGER_RTC_ALRB_TRG        16U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"> 1456</span><span class="preprocessor">#define LL_GPDMA2_TRIGGER_RTC_WUT_TRG         17U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"> 1457</span><span class="preprocessor">#define LL_GPDMA2_TRIGGER_GPDMA1_CH0_TCF      18U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"> 1458</span><span class="preprocessor">#define LL_GPDMA2_TRIGGER_GPDMA1_CH1_TCF      19U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"> 1459</span><span class="preprocessor">#define LL_GPDMA2_TRIGGER_GPDMA1_CH2_TCF      20U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"> 1460</span><span class="preprocessor">#define LL_GPDMA2_TRIGGER_GPDMA1_CH3_TCF      21U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"> 1461</span><span class="preprocessor">#define LL_GPDMA2_TRIGGER_GPDMA1_CH4_TCF      22U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"> 1462</span><span class="preprocessor">#define LL_GPDMA2_TRIGGER_GPDMA1_CH5_TCF      23U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"> 1463</span><span class="preprocessor">#define LL_GPDMA2_TRIGGER_GPDMA1_CH6_TCF      24U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"> 1464</span><span class="preprocessor">#define LL_GPDMA2_TRIGGER_GPDMA1_CH7_TCF      25U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"> 1465</span><span class="preprocessor">#define LL_GPDMA2_TRIGGER_GPDMA2_CH0_TCF      26U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"> 1466</span><span class="preprocessor">#define LL_GPDMA2_TRIGGER_GPDMA2_CH1_TCF      27U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"> 1467</span><span class="preprocessor">#define LL_GPDMA2_TRIGGER_GPDMA2_CH2_TCF      28U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"> 1468</span><span class="preprocessor">#define LL_GPDMA2_TRIGGER_GPDMA2_CH3_TCF      29U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"> 1469</span><span class="preprocessor">#define LL_GPDMA2_TRIGGER_GPDMA2_CH4_TCF      30U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"> 1470</span><span class="preprocessor">#define LL_GPDMA2_TRIGGER_GPDMA2_CH5_TCF      31U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01471" name="l01471"></a><span class="lineno"> 1471</span><span class="preprocessor">#define LL_GPDMA2_TRIGGER_GPDMA2_CH6_TCF      32U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01472" name="l01472"></a><span class="lineno"> 1472</span><span class="preprocessor">#define LL_GPDMA2_TRIGGER_GPDMA2_CH7_TCF      33U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"> 1473</span><span class="preprocessor">#define LL_GPDMA2_TRIGGER_TIM2_TRGO           34U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01474" name="l01474"></a><span class="lineno"> 1474</span><span class="preprocessor">#if defined (TIM15)</span></div>
<div class="line"><a id="l01475" name="l01475"></a><span class="lineno"> 1475</span><span class="preprocessor">#define LL_GPDMA2_TRIGGER_TIM15_TRGO          35U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"> 1476</span><span class="preprocessor">#endif </span><span class="comment">/* TIM15 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"> 1477</span><span class="preprocessor">#if defined (TIM12)</span></div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"> 1478</span><span class="preprocessor">#define LL_GPDMA2_TRIGGER_TIM12_TRGO          36U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"> 1479</span><span class="preprocessor">#endif </span><span class="comment">/* TIM12 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"> 1480</span><span class="preprocessor">#if defined (LPTIM3)</span></div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"> 1481</span><span class="preprocessor">#define LL_GPDMA2_TRIGGER_LPTIM3_CH1          37U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01482" name="l01482"></a><span class="lineno"> 1482</span><span class="preprocessor">#define LL_GPDMA2_TRIGGER_LPTIM3_CH2          38U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01483" name="l01483"></a><span class="lineno"> 1483</span><span class="preprocessor">#endif </span><span class="comment">/* LPTIM3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01484" name="l01484"></a><span class="lineno"> 1484</span><span class="preprocessor">#if defined (LPTIM4)</span></div>
<div class="line"><a id="l01485" name="l01485"></a><span class="lineno"> 1485</span><span class="preprocessor">#define LL_GPDMA2_TRIGGER_LPTIM4_AIT          39U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"> 1486</span><span class="preprocessor">#endif </span><span class="comment">/* LPTIM4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"> 1487</span><span class="preprocessor">#if defined (LPTIM5)</span></div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"> 1488</span><span class="preprocessor">#define LL_GPDMA2_TRIGGER_LPTIM5_CH1          40U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"> 1489</span><span class="preprocessor">#define LL_GPDMA2_TRIGGER_LPTIM5_CH2          41U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"> 1490</span><span class="preprocessor">#endif </span><span class="comment">/* LPTIM5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"> 1491</span><span class="preprocessor">#if defined (LPTIM6)</span></div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"> 1492</span><span class="preprocessor">#define LL_GPDMA2_TRIGGER_LPTIM6_CH1          42U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"> 1493</span><span class="preprocessor">#define LL_GPDMA2_TRIGGER_LPTIM6_CH2          43U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"> 1494</span><span class="preprocessor">#endif </span><span class="comment">/* LPTIM6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01495" name="l01495"></a><span class="lineno"> 1495</span><span class="preprocessor">#if defined (COMP1)</span></div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"> 1496</span><span class="preprocessor">#define LL_GPDMA2_TRIGGER_COMP1_OUT           44U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01497" name="l01497"></a><span class="lineno"> 1497</span><span class="preprocessor">#endif </span><span class="comment">/* COMP1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"> 1498</span><span class="preprocessor">#if defined (STM32H503xx) || defined(STM32H523xx) || defined(STM32H533xx)</span></div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"> 1499</span><span class="preprocessor">#define LL_GPDMA2_TRIGGER_EVENTOUT            45U      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"> 1500</span><span class="preprocessor">#endif </span><span class="comment">/* STM32H503xx || STM32H523xx || STM32H533xx */</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"> 1504</span></div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"> 1508</span> </div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"> 1509</span><span class="comment">/* Exported macro ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l01510" name="l01510"></a><span class="lineno"> 1510</span></div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"> 1514</span></div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"> 1525</span><span class="preprocessor">#define LL_DMA_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG((__INSTANCE__)-&gt;__REG__, (__VALUE__))</span></div>
<div class="line"><a id="l01526" name="l01526"></a><span class="lineno"> 1526</span></div>
<div class="line"><a id="l01533" name="l01533"></a><span class="lineno"> 1533</span><span class="preprocessor">#define LL_DMA_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__-&gt;__REG__)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01537" name="l01537"></a><span class="lineno"> 1537</span></div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"> 1546</span><span class="preprocessor">#define LL_DMA_GET_INSTANCE(__CHANNEL_INSTANCE__) \</span></div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"> 1547</span><span class="preprocessor">  (((uint32_t)(__CHANNEL_INSTANCE__) &gt; ((uint32_t)GPDMA1_Channel7)) ?  GPDMA2 : GPDMA1)</span></div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"> 1548</span></div>
<div class="line"><a id="l01554" name="l01554"></a><span class="lineno"> 1554</span><span class="preprocessor">#define LL_DMA_GET_CHANNEL(__CHANNEL_INSTANCE__) \</span></div>
<div class="line"><a id="l01555" name="l01555"></a><span class="lineno"> 1555</span><span class="preprocessor">  (((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)GPDMA1_Channel0))  ? LL_DMA_CHANNEL_0  : \</span></div>
<div class="line"><a id="l01556" name="l01556"></a><span class="lineno"> 1556</span><span class="preprocessor">   ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)GPDMA2_Channel0))  ? LL_DMA_CHANNEL_0  : \</span></div>
<div class="line"><a id="l01557" name="l01557"></a><span class="lineno"> 1557</span><span class="preprocessor">   ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)GPDMA1_Channel1))  ? LL_DMA_CHANNEL_1  : \</span></div>
<div class="line"><a id="l01558" name="l01558"></a><span class="lineno"> 1558</span><span class="preprocessor">   ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)GPDMA2_Channel1))  ? LL_DMA_CHANNEL_1  : \</span></div>
<div class="line"><a id="l01559" name="l01559"></a><span class="lineno"> 1559</span><span class="preprocessor">   ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)GPDMA1_Channel2))  ? LL_DMA_CHANNEL_2  : \</span></div>
<div class="line"><a id="l01560" name="l01560"></a><span class="lineno"> 1560</span><span class="preprocessor">   ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)GPDMA2_Channel2))  ? LL_DMA_CHANNEL_2  : \</span></div>
<div class="line"><a id="l01561" name="l01561"></a><span class="lineno"> 1561</span><span class="preprocessor">   ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)GPDMA1_Channel3))  ? LL_DMA_CHANNEL_3  : \</span></div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"> 1562</span><span class="preprocessor">   ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)GPDMA2_Channel3))  ? LL_DMA_CHANNEL_3  : \</span></div>
<div class="line"><a id="l01563" name="l01563"></a><span class="lineno"> 1563</span><span class="preprocessor">   ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)GPDMA1_Channel4))  ? LL_DMA_CHANNEL_4  : \</span></div>
<div class="line"><a id="l01564" name="l01564"></a><span class="lineno"> 1564</span><span class="preprocessor">   ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)GPDMA2_Channel4))  ? LL_DMA_CHANNEL_4  : \</span></div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"> 1565</span><span class="preprocessor">   ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)GPDMA1_Channel5))  ? LL_DMA_CHANNEL_5  : \</span></div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"> 1566</span><span class="preprocessor">   ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)GPDMA2_Channel5))  ? LL_DMA_CHANNEL_5  : \</span></div>
<div class="line"><a id="l01567" name="l01567"></a><span class="lineno"> 1567</span><span class="preprocessor">   ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)GPDMA1_Channel6))  ? LL_DMA_CHANNEL_6  : \</span></div>
<div class="line"><a id="l01568" name="l01568"></a><span class="lineno"> 1568</span><span class="preprocessor">   ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)GPDMA2_Channel6))  ? LL_DMA_CHANNEL_6  : \</span></div>
<div class="line"><a id="l01569" name="l01569"></a><span class="lineno"> 1569</span><span class="preprocessor">   ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)GPDMA1_Channel7))  ? LL_DMA_CHANNEL_7  : \</span></div>
<div class="line"><a id="l01570" name="l01570"></a><span class="lineno"> 1570</span><span class="preprocessor">   LL_DMA_CHANNEL_7)</span></div>
<div class="line"><a id="l01571" name="l01571"></a><span class="lineno"> 1571</span></div>
<div class="line"><a id="l01578" name="l01578"></a><span class="lineno"> 1578</span><span class="preprocessor">#define LL_DMA_GET_CHANNEL_INSTANCE(__DMA_INSTANCE__, __CHANNEL__) \</span></div>
<div class="line"><a id="l01579" name="l01579"></a><span class="lineno"> 1579</span><span class="preprocessor">  ((((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)GPDMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_0))) \</span></div>
<div class="line"><a id="l01580" name="l01580"></a><span class="lineno"> 1580</span><span class="preprocessor">   ? GPDMA1_Channel0  :                                                                                                \</span></div>
<div class="line"><a id="l01581" name="l01581"></a><span class="lineno"> 1581</span><span class="preprocessor">   (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)GPDMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_1))) \</span></div>
<div class="line"><a id="l01582" name="l01582"></a><span class="lineno"> 1582</span><span class="preprocessor">   ? GPDMA1_Channel1  :                                                                                                \</span></div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"> 1583</span><span class="preprocessor">   (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)GPDMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_2))) \</span></div>
<div class="line"><a id="l01584" name="l01584"></a><span class="lineno"> 1584</span><span class="preprocessor">   ? GPDMA1_Channel2  :                                                                                                \</span></div>
<div class="line"><a id="l01585" name="l01585"></a><span class="lineno"> 1585</span><span class="preprocessor">   (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)GPDMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_3))) \</span></div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"> 1586</span><span class="preprocessor">   ? GPDMA1_Channel3  :                                                                                                \</span></div>
<div class="line"><a id="l01587" name="l01587"></a><span class="lineno"> 1587</span><span class="preprocessor">   (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)GPDMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_4))) \</span></div>
<div class="line"><a id="l01588" name="l01588"></a><span class="lineno"> 1588</span><span class="preprocessor">   ? GPDMA1_Channel4  :                                                                                                \</span></div>
<div class="line"><a id="l01589" name="l01589"></a><span class="lineno"> 1589</span><span class="preprocessor">   (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)GPDMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_5))) \</span></div>
<div class="line"><a id="l01590" name="l01590"></a><span class="lineno"> 1590</span><span class="preprocessor">   ? GPDMA1_Channel5  :                                                                                                \</span></div>
<div class="line"><a id="l01591" name="l01591"></a><span class="lineno"> 1591</span><span class="preprocessor">   (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)GPDMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_6))) \</span></div>
<div class="line"><a id="l01592" name="l01592"></a><span class="lineno"> 1592</span><span class="preprocessor">   ? GPDMA1_Channel6  :                                                                                                \</span></div>
<div class="line"><a id="l01593" name="l01593"></a><span class="lineno"> 1593</span><span class="preprocessor">   (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)GPDMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_7))) \</span></div>
<div class="line"><a id="l01594" name="l01594"></a><span class="lineno"> 1594</span><span class="preprocessor">   ? GPDMA1_Channel7  :                                                                                                \</span></div>
<div class="line"><a id="l01595" name="l01595"></a><span class="lineno"> 1595</span><span class="preprocessor">   (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)GPDMA2)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_0))) \</span></div>
<div class="line"><a id="l01596" name="l01596"></a><span class="lineno"> 1596</span><span class="preprocessor">   ? GPDMA2_Channel0  :                                                                                                \</span></div>
<div class="line"><a id="l01597" name="l01597"></a><span class="lineno"> 1597</span><span class="preprocessor">   (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)GPDMA2)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_1))) \</span></div>
<div class="line"><a id="l01598" name="l01598"></a><span class="lineno"> 1598</span><span class="preprocessor">   ? GPDMA2_Channel1  :                                                                                                \</span></div>
<div class="line"><a id="l01599" name="l01599"></a><span class="lineno"> 1599</span><span class="preprocessor">   (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)GPDMA2)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_2)))\</span></div>
<div class="line"><a id="l01600" name="l01600"></a><span class="lineno"> 1600</span><span class="preprocessor">   ? GPDMA2_Channel2 :                                                                                                \</span></div>
<div class="line"><a id="l01601" name="l01601"></a><span class="lineno"> 1601</span><span class="preprocessor">   (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)GPDMA2)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_3)))\</span></div>
<div class="line"><a id="l01602" name="l01602"></a><span class="lineno"> 1602</span><span class="preprocessor">   ? GPDMA2_Channel3 :                                                                                                \</span></div>
<div class="line"><a id="l01603" name="l01603"></a><span class="lineno"> 1603</span><span class="preprocessor">   (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)GPDMA2)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_4)))\</span></div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"> 1604</span><span class="preprocessor">   ? GPDMA2_Channel4 :                                                                                                \</span></div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"> 1605</span><span class="preprocessor">   (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)GPDMA2)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_5)))\</span></div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"> 1606</span><span class="preprocessor">   ? GPDMA2_Channel5 :                                                                                                \</span></div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"> 1607</span><span class="preprocessor">   (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)GPDMA2)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_6)))\</span></div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"> 1608</span><span class="preprocessor">   ? GPDMA2_Channel6 :  GPDMA2_Channel7)</span></div>
<div class="line"><a id="l01609" name="l01609"></a><span class="lineno"> 1609</span></div>
<div class="line"><a id="l01613" name="l01613"></a><span class="lineno"> 1613</span></div>
<div class="line"><a id="l01617" name="l01617"></a><span class="lineno"> 1617</span> </div>
<div class="line"><a id="l01618" name="l01618"></a><span class="lineno"> 1618</span><span class="comment">/* Exported functions --------------------------------------------------------*/</span></div>
<div class="line"><a id="l01619" name="l01619"></a><span class="lineno"> 1619</span></div>
<div class="line"><a id="l01623" name="l01623"></a><span class="lineno"> 1623</span></div>
<div class="line"><a id="l01643" name="l01643"></a><span class="lineno"> 1643</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_EnableChannel(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l01644" name="l01644"></a><span class="lineno"> 1644</span>{</div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"> 1645</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l01646" name="l01646"></a><span class="lineno"> 1646</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gababa3817d21a78079be76bc26b2c10f2">DMA_CCR_EN</a>);</div>
<div class="line"><a id="l01647" name="l01647"></a><span class="lineno"> 1647</span>}</div>
<div class="line"><a id="l01648" name="l01648"></a><span class="lineno"> 1648</span></div>
<div class="line"><a id="l01665" name="l01665"></a><span class="lineno"> 1665</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_DisableChannel(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l01666" name="l01666"></a><span class="lineno"> 1666</span>{</div>
<div class="line"><a id="l01667" name="l01667"></a><span class="lineno"> 1667</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l01668" name="l01668"></a><span class="lineno"> 1668</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CCR,</div>
<div class="line"><a id="l01669" name="l01669"></a><span class="lineno"> 1669</span>          (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafc3c22838421fa0b9b8c72faebdb9457">DMA_CCR_SUSP</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6cf60516fc54b2ca9360d39762d88899">DMA_CCR_RESET</a>));</div>
<div class="line"><a id="l01670" name="l01670"></a><span class="lineno"> 1670</span>}</div>
<div class="line"><a id="l01671" name="l01671"></a><span class="lineno"> 1671</span></div>
<div class="line"><a id="l01688" name="l01688"></a><span class="lineno"> 1688</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsEnabledChannel(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l01689" name="l01689"></a><span class="lineno"> 1689</span>{</div>
<div class="line"><a id="l01690" name="l01690"></a><span class="lineno"> 1690</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l01691" name="l01691"></a><span class="lineno"> 1691</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gababa3817d21a78079be76bc26b2c10f2">DMA_CCR_EN</a>)</div>
<div class="line"><a id="l01692" name="l01692"></a><span class="lineno"> 1692</span>           == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gababa3817d21a78079be76bc26b2c10f2">DMA_CCR_EN</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01693" name="l01693"></a><span class="lineno"> 1693</span>}</div>
<div class="line"><a id="l01694" name="l01694"></a><span class="lineno"> 1694</span></div>
<div class="line"><a id="l01711" name="l01711"></a><span class="lineno"> 1711</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ResetChannel(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l01712" name="l01712"></a><span class="lineno"> 1712</span>{</div>
<div class="line"><a id="l01713" name="l01713"></a><span class="lineno"> 1713</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l01714" name="l01714"></a><span class="lineno"> 1714</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6cf60516fc54b2ca9360d39762d88899">DMA_CCR_RESET</a>);</div>
<div class="line"><a id="l01715" name="l01715"></a><span class="lineno"> 1715</span>}</div>
<div class="line"><a id="l01716" name="l01716"></a><span class="lineno"> 1716</span></div>
<div class="line"><a id="l01733" name="l01733"></a><span class="lineno"> 1733</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SuspendChannel(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l01734" name="l01734"></a><span class="lineno"> 1734</span>{</div>
<div class="line"><a id="l01735" name="l01735"></a><span class="lineno"> 1735</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l01736" name="l01736"></a><span class="lineno"> 1736</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafc3c22838421fa0b9b8c72faebdb9457">DMA_CCR_SUSP</a>);</div>
<div class="line"><a id="l01737" name="l01737"></a><span class="lineno"> 1737</span>}</div>
<div class="line"><a id="l01738" name="l01738"></a><span class="lineno"> 1738</span></div>
<div class="line"><a id="l01755" name="l01755"></a><span class="lineno"> 1755</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ResumeChannel(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l01756" name="l01756"></a><span class="lineno"> 1756</span>{</div>
<div class="line"><a id="l01757" name="l01757"></a><span class="lineno"> 1757</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l01758" name="l01758"></a><span class="lineno"> 1758</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafc3c22838421fa0b9b8c72faebdb9457">DMA_CCR_SUSP</a>);</div>
<div class="line"><a id="l01759" name="l01759"></a><span class="lineno"> 1759</span>}</div>
<div class="line"><a id="l01760" name="l01760"></a><span class="lineno"> 1760</span></div>
<div class="line"><a id="l01777" name="l01777"></a><span class="lineno"> 1777</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsSuspendedChannel(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l01778" name="l01778"></a><span class="lineno"> 1778</span>{</div>
<div class="line"><a id="l01779" name="l01779"></a><span class="lineno"> 1779</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l01780" name="l01780"></a><span class="lineno"> 1780</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafc3c22838421fa0b9b8c72faebdb9457">DMA_CCR_SUSP</a>)</div>
<div class="line"><a id="l01781" name="l01781"></a><span class="lineno"> 1781</span>           == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafc3c22838421fa0b9b8c72faebdb9457">DMA_CCR_SUSP</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01782" name="l01782"></a><span class="lineno"> 1782</span>}</div>
<div class="line"><a id="l01783" name="l01783"></a><span class="lineno"> 1783</span></div>
<div class="line"><a id="l01802" name="l01802"></a><span class="lineno"> 1802</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetLinkedListBaseAddr(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel,</div>
<div class="line"><a id="l01803" name="l01803"></a><span class="lineno"> 1803</span>                                                  uint32_t LinkedListBaseAddr)</div>
<div class="line"><a id="l01804" name="l01804"></a><span class="lineno"> 1804</span>{</div>
<div class="line"><a id="l01805" name="l01805"></a><span class="lineno"> 1805</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l01806" name="l01806"></a><span class="lineno"> 1806</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CLBAR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1918861516003f8fa4d378166780380f">DMA_CLBAR_LBA</a>,</div>
<div class="line"><a id="l01807" name="l01807"></a><span class="lineno"> 1807</span>             (LinkedListBaseAddr &amp; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1918861516003f8fa4d378166780380f">DMA_CLBAR_LBA</a>));</div>
<div class="line"><a id="l01808" name="l01808"></a><span class="lineno"> 1808</span>}</div>
<div class="line"><a id="l01809" name="l01809"></a><span class="lineno"> 1809</span></div>
<div class="line"><a id="l01826" name="l01826"></a><span class="lineno"> 1826</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetLinkedListBaseAddr(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l01827" name="l01827"></a><span class="lineno"> 1827</span>{</div>
<div class="line"><a id="l01828" name="l01828"></a><span class="lineno"> 1828</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l01829" name="l01829"></a><span class="lineno"> 1829</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CLBAR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1918861516003f8fa4d378166780380f">DMA_CLBAR_LBA</a>));</div>
<div class="line"><a id="l01830" name="l01830"></a><span class="lineno"> 1830</span>}</div>
<div class="line"><a id="l01831" name="l01831"></a><span class="lineno"> 1831</span></div>
<div class="line"><a id="l01855" name="l01855"></a><span class="lineno"> 1855</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ConfigControl(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t Configuration)</div>
<div class="line"><a id="l01856" name="l01856"></a><span class="lineno"> 1856</span>{</div>
<div class="line"><a id="l01857" name="l01857"></a><span class="lineno"> 1857</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l01858" name="l01858"></a><span class="lineno"> 1858</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CCR,</div>
<div class="line"><a id="l01859" name="l01859"></a><span class="lineno"> 1859</span>             (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga133e320b350eb5451b9154f3f1b30d16">DMA_CCR_PRIO</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga50274c8ae284f78631289b7f19826d3e">DMA_CCR_LAP</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2237142ecd5153f2ccc3de3aeada2200">DMA_CCR_LSM</a>), Configuration);</div>
<div class="line"><a id="l01860" name="l01860"></a><span class="lineno"> 1860</span>}</div>
<div class="line"><a id="l01861" name="l01861"></a><span class="lineno"> 1861</span></div>
<div class="line"><a id="l01883" name="l01883"></a><span class="lineno"> 1883</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetChannelPriorityLevel(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t  Priority)</div>
<div class="line"><a id="l01884" name="l01884"></a><span class="lineno"> 1884</span>{</div>
<div class="line"><a id="l01885" name="l01885"></a><span class="lineno"> 1885</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l01886" name="l01886"></a><span class="lineno"> 1886</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga133e320b350eb5451b9154f3f1b30d16">DMA_CCR_PRIO</a>, Priority);</div>
<div class="line"><a id="l01887" name="l01887"></a><span class="lineno"> 1887</span>}</div>
<div class="line"><a id="l01888" name="l01888"></a><span class="lineno"> 1888</span></div>
<div class="line"><a id="l01909" name="l01909"></a><span class="lineno"> 1909</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetChannelPriorityLevel(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l01910" name="l01910"></a><span class="lineno"> 1910</span>{</div>
<div class="line"><a id="l01911" name="l01911"></a><span class="lineno"> 1911</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l01912" name="l01912"></a><span class="lineno"> 1912</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga133e320b350eb5451b9154f3f1b30d16">DMA_CCR_PRIO</a>));</div>
<div class="line"><a id="l01913" name="l01913"></a><span class="lineno"> 1913</span>}</div>
<div class="line"><a id="l01914" name="l01914"></a><span class="lineno"> 1914</span></div>
<div class="line"><a id="l01933" name="l01933"></a><span class="lineno"> 1933</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetLinkAllocatedPort(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t  LinkAllocatedPort)</div>
<div class="line"><a id="l01934" name="l01934"></a><span class="lineno"> 1934</span>{</div>
<div class="line"><a id="l01935" name="l01935"></a><span class="lineno"> 1935</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l01936" name="l01936"></a><span class="lineno"> 1936</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CCR,</div>
<div class="line"><a id="l01937" name="l01937"></a><span class="lineno"> 1937</span>             <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga50274c8ae284f78631289b7f19826d3e">DMA_CCR_LAP</a>, LinkAllocatedPort);</div>
<div class="line"><a id="l01938" name="l01938"></a><span class="lineno"> 1938</span>}</div>
<div class="line"><a id="l01939" name="l01939"></a><span class="lineno"> 1939</span></div>
<div class="line"><a id="l01957" name="l01957"></a><span class="lineno"> 1957</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetLinkAllocatedPort(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l01958" name="l01958"></a><span class="lineno"> 1958</span>{</div>
<div class="line"><a id="l01959" name="l01959"></a><span class="lineno"> 1959</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l01960" name="l01960"></a><span class="lineno"> 1960</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga50274c8ae284f78631289b7f19826d3e">DMA_CCR_LAP</a>));</div>
<div class="line"><a id="l01961" name="l01961"></a><span class="lineno"> 1961</span>}</div>
<div class="line"><a id="l01962" name="l01962"></a><span class="lineno"> 1962</span></div>
<div class="line"><a id="l01982" name="l01982"></a><span class="lineno"> 1982</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetLinkStepMode(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t LinkStepMode)</div>
<div class="line"><a id="l01983" name="l01983"></a><span class="lineno"> 1983</span>{</div>
<div class="line"><a id="l01984" name="l01984"></a><span class="lineno"> 1984</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l01985" name="l01985"></a><span class="lineno"> 1985</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2237142ecd5153f2ccc3de3aeada2200">DMA_CCR_LSM</a>, LinkStepMode);</div>
<div class="line"><a id="l01986" name="l01986"></a><span class="lineno"> 1986</span>}</div>
<div class="line"><a id="l01987" name="l01987"></a><span class="lineno"> 1987</span></div>
<div class="line"><a id="l02006" name="l02006"></a><span class="lineno"> 2006</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetLinkStepMode(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l02007" name="l02007"></a><span class="lineno"> 2007</span>{</div>
<div class="line"><a id="l02008" name="l02008"></a><span class="lineno"> 2008</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l02009" name="l02009"></a><span class="lineno"> 2009</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2237142ecd5153f2ccc3de3aeada2200">DMA_CCR_LSM</a>));</div>
<div class="line"><a id="l02010" name="l02010"></a><span class="lineno"> 2010</span>}</div>
<div class="line"><a id="l02011" name="l02011"></a><span class="lineno"> 2011</span></div>
<div class="line"><a id="l02049" name="l02049"></a><span class="lineno"> 2049</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ConfigTransfer(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t Configuration)</div>
<div class="line"><a id="l02050" name="l02050"></a><span class="lineno"> 2050</span>{</div>
<div class="line"><a id="l02051" name="l02051"></a><span class="lineno"> 2051</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l02052" name="l02052"></a><span class="lineno"> 2052</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CTR1,</div>
<div class="line"><a id="l02053" name="l02053"></a><span class="lineno"> 2053</span>             <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga73e26f717afcf912ac562343f77b0b3b">DMA_CTR1_DAP</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1487ffa90f1beccf9c6a7a6c905310de">DMA_CTR1_DHX</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga18ed0ee891122f7a1290ac1287defe60">DMA_CTR1_DBX</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad5ca7aec50cf71d19d5cb532f7cbc06f">DMA_CTR1_SBX</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga13a763367571fd296025207580a44777">DMA_CTR1_DINC</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga20a725b9f2ebd47b7bd4945cd1771ce3">DMA_CTR1_SINC</a> | \</div>
<div class="line"><a id="l02054" name="l02054"></a><span class="lineno"> 2054</span>             <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga922b148473ccbaa25da62cdae60ad892">DMA_CTR1_SAP</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0dcd5fa566b5352f765975a913bb1d46">DMA_CTR1_PAM</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga95963911fc323639202931389d3e7fea">DMA_CTR1_DDW_LOG2</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9b7b37adf8c15e2726e7ebaafe4a9600">DMA_CTR1_SDW_LOG2</a>, Configuration);</div>
<div class="line"><a id="l02055" name="l02055"></a><span class="lineno"> 2055</span>}</div>
<div class="line"><a id="l02056" name="l02056"></a><span class="lineno"> 2056</span></div>
<div class="line"><a id="l02075" name="l02075"></a><span class="lineno"> 2075</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ConfigBurstLength(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t SrcBurstLength,</div>
<div class="line"><a id="l02076" name="l02076"></a><span class="lineno"> 2076</span>                                              uint32_t DestBurstLength)</div>
<div class="line"><a id="l02077" name="l02077"></a><span class="lineno"> 2077</span>{</div>
<div class="line"><a id="l02078" name="l02078"></a><span class="lineno"> 2078</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l02079" name="l02079"></a><span class="lineno"> 2079</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CTR1,</div>
<div class="line"><a id="l02080" name="l02080"></a><span class="lineno"> 2080</span>             (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaeb0bc48c8cdbe2a6899aafc405c5eab2">DMA_CTR1_SBL_1</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga79880a63ae1e3e86ddf2d313a1e779a2">DMA_CTR1_DBL_1</a>), (((SrcBurstLength - 1U) &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae4bd81a24ba4bfd7b185f2e7f7fe2fe7">DMA_CTR1_SBL_1_Pos</a>) &amp; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaeb0bc48c8cdbe2a6899aafc405c5eab2">DMA_CTR1_SBL_1</a>) | \</div>
<div class="line"><a id="l02081" name="l02081"></a><span class="lineno"> 2081</span>             (((DestBurstLength - 1U) &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6c5480db248419c671ad2cd4bca69556">DMA_CTR1_DBL_1_Pos</a>) &amp; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga79880a63ae1e3e86ddf2d313a1e779a2">DMA_CTR1_DBL_1</a>));</div>
<div class="line"><a id="l02082" name="l02082"></a><span class="lineno"> 2082</span>}</div>
<div class="line"><a id="l02083" name="l02083"></a><span class="lineno"> 2083</span> </div>
<div class="line"><a id="l02084" name="l02084"></a><span class="lineno"> 2084</span><span class="preprocessor">#if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02107" name="l02107"></a><span class="lineno"> 2107</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ConfigChannelSecure(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t Configuration)</div>
<div class="line"><a id="l02108" name="l02108"></a><span class="lineno"> 2108</span>{</div>
<div class="line"><a id="l02109" name="l02109"></a><span class="lineno"> 2109</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l02110" name="l02110"></a><span class="lineno"> 2110</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(DMAx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gaf02167f064f76326d181f4456aa92647">SECCFGR</a>, (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8b32c346d0c09adf1334b6276300cdd8">DMA_SECCFGR_SEC0</a> &lt;&lt; Channel), ((Configuration &amp; LL_DMA_CHANNEL_SEC) &lt;&lt; Channel));</div>
<div class="line"><a id="l02111" name="l02111"></a><span class="lineno"> 2111</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CTR1,</div>
<div class="line"><a id="l02112" name="l02112"></a><span class="lineno"> 2112</span>             (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaaa65da811144a7731c707a06304f9267">DMA_CTR1_SSEC</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac050b8f315bc8f418a97b0dec5384d57">DMA_CTR1_DSEC</a>), (Configuration &amp; (~LL_DMA_CHANNEL_SEC)));</div>
<div class="line"><a id="l02113" name="l02113"></a><span class="lineno"> 2113</span>}</div>
<div class="line"><a id="l02114" name="l02114"></a><span class="lineno"> 2114</span></div>
<div class="line"><a id="l02131" name="l02131"></a><span class="lineno"> 2131</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_EnableChannelDestSecure(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l02132" name="l02132"></a><span class="lineno"> 2132</span>{</div>
<div class="line"><a id="l02133" name="l02133"></a><span class="lineno"> 2133</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l02134" name="l02134"></a><span class="lineno"> 2134</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CTR1, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac050b8f315bc8f418a97b0dec5384d57">DMA_CTR1_DSEC</a>);</div>
<div class="line"><a id="l02135" name="l02135"></a><span class="lineno"> 2135</span>}</div>
<div class="line"><a id="l02136" name="l02136"></a><span class="lineno"> 2136</span></div>
<div class="line"><a id="l02153" name="l02153"></a><span class="lineno"> 2153</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_DisableChannelDestSecure(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l02154" name="l02154"></a><span class="lineno"> 2154</span>{</div>
<div class="line"><a id="l02155" name="l02155"></a><span class="lineno"> 2155</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l02156" name="l02156"></a><span class="lineno"> 2156</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CTR1, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac050b8f315bc8f418a97b0dec5384d57">DMA_CTR1_DSEC</a>);</div>
<div class="line"><a id="l02157" name="l02157"></a><span class="lineno"> 2157</span>}</div>
<div class="line"><a id="l02158" name="l02158"></a><span class="lineno"> 2158</span><span class="preprocessor">#endif </span><span class="comment">/* (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02159" name="l02159"></a><span class="lineno"> 2159</span> </div>
<div class="line"><a id="l02160" name="l02160"></a><span class="lineno"> 2160</span><span class="preprocessor">#if defined (DMA_SECCFGR_SEC0)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02177" name="l02177"></a><span class="lineno"> 2177</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsEnabledChannelDestSecure(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l02178" name="l02178"></a><span class="lineno"> 2178</span>{</div>
<div class="line"><a id="l02179" name="l02179"></a><span class="lineno"> 2179</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l02180" name="l02180"></a><span class="lineno"> 2180</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CTR1, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac050b8f315bc8f418a97b0dec5384d57">DMA_CTR1_DSEC</a>)</div>
<div class="line"><a id="l02181" name="l02181"></a><span class="lineno"> 2181</span>           == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac050b8f315bc8f418a97b0dec5384d57">DMA_CTR1_DSEC</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02182" name="l02182"></a><span class="lineno"> 2182</span>}</div>
<div class="line"><a id="l02183" name="l02183"></a><span class="lineno"> 2183</span><span class="preprocessor">#endif </span><span class="comment">/* DMA_SECCFGR_SEC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02184" name="l02184"></a><span class="lineno"> 2184</span> </div>
<div class="line"><a id="l02185" name="l02185"></a><span class="lineno"> 2185</span><span class="preprocessor">#if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02202" name="l02202"></a><span class="lineno"> 2202</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_EnableChannelSrcSecure(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l02203" name="l02203"></a><span class="lineno"> 2203</span>{</div>
<div class="line"><a id="l02204" name="l02204"></a><span class="lineno"> 2204</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l02205" name="l02205"></a><span class="lineno"> 2205</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CTR1, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaaa65da811144a7731c707a06304f9267">DMA_CTR1_SSEC</a>);</div>
<div class="line"><a id="l02206" name="l02206"></a><span class="lineno"> 2206</span>}</div>
<div class="line"><a id="l02207" name="l02207"></a><span class="lineno"> 2207</span></div>
<div class="line"><a id="l02224" name="l02224"></a><span class="lineno"> 2224</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_DisableChannelSrcSecure(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l02225" name="l02225"></a><span class="lineno"> 2225</span>{</div>
<div class="line"><a id="l02226" name="l02226"></a><span class="lineno"> 2226</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l02227" name="l02227"></a><span class="lineno"> 2227</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CTR1, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaaa65da811144a7731c707a06304f9267">DMA_CTR1_SSEC</a>);</div>
<div class="line"><a id="l02228" name="l02228"></a><span class="lineno"> 2228</span>}</div>
<div class="line"><a id="l02229" name="l02229"></a><span class="lineno"> 2229</span><span class="preprocessor">#endif </span><span class="comment">/* (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02230" name="l02230"></a><span class="lineno"> 2230</span> </div>
<div class="line"><a id="l02231" name="l02231"></a><span class="lineno"> 2231</span><span class="preprocessor">#if defined (DMA_SECCFGR_SEC0)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02248" name="l02248"></a><span class="lineno"> 2248</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsEnabledChannelSrcSecure(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l02249" name="l02249"></a><span class="lineno"> 2249</span>{</div>
<div class="line"><a id="l02250" name="l02250"></a><span class="lineno"> 2250</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l02251" name="l02251"></a><span class="lineno"> 2251</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CTR1, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaaa65da811144a7731c707a06304f9267">DMA_CTR1_SSEC</a>)</div>
<div class="line"><a id="l02252" name="l02252"></a><span class="lineno"> 2252</span>           == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaaa65da811144a7731c707a06304f9267">DMA_CTR1_SSEC</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02253" name="l02253"></a><span class="lineno"> 2253</span>}</div>
<div class="line"><a id="l02254" name="l02254"></a><span class="lineno"> 2254</span><span class="preprocessor">#endif </span><span class="comment">/* DMA_SECCFGR_SEC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02255" name="l02255"></a><span class="lineno"> 2255</span></div>
<div class="line"><a id="l02274" name="l02274"></a><span class="lineno"> 2274</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetDestAllocatedPort(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t DestAllocatedPort)</div>
<div class="line"><a id="l02275" name="l02275"></a><span class="lineno"> 2275</span>{</div>
<div class="line"><a id="l02276" name="l02276"></a><span class="lineno"> 2276</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l02277" name="l02277"></a><span class="lineno"> 2277</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CTR1, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga73e26f717afcf912ac562343f77b0b3b">DMA_CTR1_DAP</a>,</div>
<div class="line"><a id="l02278" name="l02278"></a><span class="lineno"> 2278</span>             DestAllocatedPort);</div>
<div class="line"><a id="l02279" name="l02279"></a><span class="lineno"> 2279</span>}</div>
<div class="line"><a id="l02280" name="l02280"></a><span class="lineno"> 2280</span></div>
<div class="line"><a id="l02298" name="l02298"></a><span class="lineno"> 2298</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetDestAllocatedPort(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l02299" name="l02299"></a><span class="lineno"> 2299</span>{</div>
<div class="line"><a id="l02300" name="l02300"></a><span class="lineno"> 2300</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l02301" name="l02301"></a><span class="lineno"> 2301</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CTR1, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga73e26f717afcf912ac562343f77b0b3b">DMA_CTR1_DAP</a>));</div>
<div class="line"><a id="l02302" name="l02302"></a><span class="lineno"> 2302</span>}</div>
<div class="line"><a id="l02303" name="l02303"></a><span class="lineno"> 2303</span></div>
<div class="line"><a id="l02322" name="l02322"></a><span class="lineno"> 2322</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetDestHWordExchange(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t DestHWordExchange)</div>
<div class="line"><a id="l02323" name="l02323"></a><span class="lineno"> 2323</span>{</div>
<div class="line"><a id="l02324" name="l02324"></a><span class="lineno"> 2324</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l02325" name="l02325"></a><span class="lineno"> 2325</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CTR1, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1487ffa90f1beccf9c6a7a6c905310de">DMA_CTR1_DHX</a>,</div>
<div class="line"><a id="l02326" name="l02326"></a><span class="lineno"> 2326</span>             DestHWordExchange);</div>
<div class="line"><a id="l02327" name="l02327"></a><span class="lineno"> 2327</span>}</div>
<div class="line"><a id="l02328" name="l02328"></a><span class="lineno"> 2328</span></div>
<div class="line"><a id="l02346" name="l02346"></a><span class="lineno"> 2346</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetDestHWordExchange(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l02347" name="l02347"></a><span class="lineno"> 2347</span>{</div>
<div class="line"><a id="l02348" name="l02348"></a><span class="lineno"> 2348</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l02349" name="l02349"></a><span class="lineno"> 2349</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CTR1, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1487ffa90f1beccf9c6a7a6c905310de">DMA_CTR1_DHX</a>));</div>
<div class="line"><a id="l02350" name="l02350"></a><span class="lineno"> 2350</span>}</div>
<div class="line"><a id="l02351" name="l02351"></a><span class="lineno"> 2351</span></div>
<div class="line"><a id="l02370" name="l02370"></a><span class="lineno"> 2370</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetDestByteExchange(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t DestByteExchange)</div>
<div class="line"><a id="l02371" name="l02371"></a><span class="lineno"> 2371</span>{</div>
<div class="line"><a id="l02372" name="l02372"></a><span class="lineno"> 2372</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l02373" name="l02373"></a><span class="lineno"> 2373</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CTR1, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga18ed0ee891122f7a1290ac1287defe60">DMA_CTR1_DBX</a>,</div>
<div class="line"><a id="l02374" name="l02374"></a><span class="lineno"> 2374</span>             DestByteExchange);</div>
<div class="line"><a id="l02375" name="l02375"></a><span class="lineno"> 2375</span>}</div>
<div class="line"><a id="l02376" name="l02376"></a><span class="lineno"> 2376</span></div>
<div class="line"><a id="l02394" name="l02394"></a><span class="lineno"> 2394</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetDestByteExchange(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l02395" name="l02395"></a><span class="lineno"> 2395</span>{</div>
<div class="line"><a id="l02396" name="l02396"></a><span class="lineno"> 2396</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l02397" name="l02397"></a><span class="lineno"> 2397</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CTR1, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga18ed0ee891122f7a1290ac1287defe60">DMA_CTR1_DBX</a>));</div>
<div class="line"><a id="l02398" name="l02398"></a><span class="lineno"> 2398</span>}</div>
<div class="line"><a id="l02399" name="l02399"></a><span class="lineno"> 2399</span></div>
<div class="line"><a id="l02418" name="l02418"></a><span class="lineno"> 2418</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetSrcByteExchange(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t SrcByteExchange)</div>
<div class="line"><a id="l02419" name="l02419"></a><span class="lineno"> 2419</span>{</div>
<div class="line"><a id="l02420" name="l02420"></a><span class="lineno"> 2420</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l02421" name="l02421"></a><span class="lineno"> 2421</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CTR1, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad5ca7aec50cf71d19d5cb532f7cbc06f">DMA_CTR1_SBX</a>,</div>
<div class="line"><a id="l02422" name="l02422"></a><span class="lineno"> 2422</span>             SrcByteExchange);</div>
<div class="line"><a id="l02423" name="l02423"></a><span class="lineno"> 2423</span>}</div>
<div class="line"><a id="l02424" name="l02424"></a><span class="lineno"> 2424</span></div>
<div class="line"><a id="l02442" name="l02442"></a><span class="lineno"> 2442</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetSrcByteExchange(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l02443" name="l02443"></a><span class="lineno"> 2443</span>{</div>
<div class="line"><a id="l02444" name="l02444"></a><span class="lineno"> 2444</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l02445" name="l02445"></a><span class="lineno"> 2445</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CTR1, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad5ca7aec50cf71d19d5cb532f7cbc06f">DMA_CTR1_SBX</a>));</div>
<div class="line"><a id="l02446" name="l02446"></a><span class="lineno"> 2446</span>}</div>
<div class="line"><a id="l02447" name="l02447"></a><span class="lineno"> 2447</span></div>
<div class="line"><a id="l02464" name="l02464"></a><span class="lineno"> 2464</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetDestBurstLength(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t DestBurstLength)</div>
<div class="line"><a id="l02465" name="l02465"></a><span class="lineno"> 2465</span>{</div>
<div class="line"><a id="l02466" name="l02466"></a><span class="lineno"> 2466</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l02467" name="l02467"></a><span class="lineno"> 2467</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CTR1, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga79880a63ae1e3e86ddf2d313a1e779a2">DMA_CTR1_DBL_1</a>,</div>
<div class="line"><a id="l02468" name="l02468"></a><span class="lineno"> 2468</span>             ((DestBurstLength - 1U) &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6c5480db248419c671ad2cd4bca69556">DMA_CTR1_DBL_1_Pos</a>) &amp; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga79880a63ae1e3e86ddf2d313a1e779a2">DMA_CTR1_DBL_1</a>);</div>
<div class="line"><a id="l02469" name="l02469"></a><span class="lineno"> 2469</span>}</div>
<div class="line"><a id="l02470" name="l02470"></a><span class="lineno"> 2470</span></div>
<div class="line"><a id="l02486" name="l02486"></a><span class="lineno"> 2486</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetDestBurstLength(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l02487" name="l02487"></a><span class="lineno"> 2487</span>{</div>
<div class="line"><a id="l02488" name="l02488"></a><span class="lineno"> 2488</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l02489" name="l02489"></a><span class="lineno"> 2489</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CTR1,</div>
<div class="line"><a id="l02490" name="l02490"></a><span class="lineno"> 2490</span>                    <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga79880a63ae1e3e86ddf2d313a1e779a2">DMA_CTR1_DBL_1</a>) &gt;&gt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6c5480db248419c671ad2cd4bca69556">DMA_CTR1_DBL_1_Pos</a>) + 1U);</div>
<div class="line"><a id="l02491" name="l02491"></a><span class="lineno"> 2491</span>}</div>
<div class="line"><a id="l02492" name="l02492"></a><span class="lineno"> 2492</span></div>
<div class="line"><a id="l02511" name="l02511"></a><span class="lineno"> 2511</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetDestIncMode(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t DestInc)</div>
<div class="line"><a id="l02512" name="l02512"></a><span class="lineno"> 2512</span>{</div>
<div class="line"><a id="l02513" name="l02513"></a><span class="lineno"> 2513</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l02514" name="l02514"></a><span class="lineno"> 2514</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CTR1, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga13a763367571fd296025207580a44777">DMA_CTR1_DINC</a>, DestInc);</div>
<div class="line"><a id="l02515" name="l02515"></a><span class="lineno"> 2515</span>}</div>
<div class="line"><a id="l02516" name="l02516"></a><span class="lineno"> 2516</span></div>
<div class="line"><a id="l02535" name="l02535"></a><span class="lineno"> 2535</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetDestIncMode(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l02536" name="l02536"></a><span class="lineno"> 2536</span>{</div>
<div class="line"><a id="l02537" name="l02537"></a><span class="lineno"> 2537</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l02538" name="l02538"></a><span class="lineno"> 2538</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CTR1, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga13a763367571fd296025207580a44777">DMA_CTR1_DINC</a>));</div>
<div class="line"><a id="l02539" name="l02539"></a><span class="lineno"> 2539</span>}</div>
<div class="line"><a id="l02540" name="l02540"></a><span class="lineno"> 2540</span></div>
<div class="line"><a id="l02561" name="l02561"></a><span class="lineno"> 2561</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetDestDataWidth(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t  DestDataWidth)</div>
<div class="line"><a id="l02562" name="l02562"></a><span class="lineno"> 2562</span>{</div>
<div class="line"><a id="l02563" name="l02563"></a><span class="lineno"> 2563</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l02564" name="l02564"></a><span class="lineno"> 2564</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CTR1, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga95963911fc323639202931389d3e7fea">DMA_CTR1_DDW_LOG2</a>,</div>
<div class="line"><a id="l02565" name="l02565"></a><span class="lineno"> 2565</span>             DestDataWidth);</div>
<div class="line"><a id="l02566" name="l02566"></a><span class="lineno"> 2566</span>}</div>
<div class="line"><a id="l02567" name="l02567"></a><span class="lineno"> 2567</span></div>
<div class="line"><a id="l02587" name="l02587"></a><span class="lineno"> 2587</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetDestDataWidth(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l02588" name="l02588"></a><span class="lineno"> 2588</span>{</div>
<div class="line"><a id="l02589" name="l02589"></a><span class="lineno"> 2589</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l02590" name="l02590"></a><span class="lineno"> 2590</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CTR1, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga95963911fc323639202931389d3e7fea">DMA_CTR1_DDW_LOG2</a>));</div>
<div class="line"><a id="l02591" name="l02591"></a><span class="lineno"> 2591</span>}</div>
<div class="line"><a id="l02592" name="l02592"></a><span class="lineno"> 2592</span></div>
<div class="line"><a id="l02611" name="l02611"></a><span class="lineno"> 2611</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetSrcAllocatedPort(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t SrcAllocatedPort)</div>
<div class="line"><a id="l02612" name="l02612"></a><span class="lineno"> 2612</span>{</div>
<div class="line"><a id="l02613" name="l02613"></a><span class="lineno"> 2613</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l02614" name="l02614"></a><span class="lineno"> 2614</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CTR1, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga922b148473ccbaa25da62cdae60ad892">DMA_CTR1_SAP</a>,</div>
<div class="line"><a id="l02615" name="l02615"></a><span class="lineno"> 2615</span>             SrcAllocatedPort);</div>
<div class="line"><a id="l02616" name="l02616"></a><span class="lineno"> 2616</span>}</div>
<div class="line"><a id="l02617" name="l02617"></a><span class="lineno"> 2617</span></div>
<div class="line"><a id="l02635" name="l02635"></a><span class="lineno"> 2635</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetSrcAllocatedPort(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l02636" name="l02636"></a><span class="lineno"> 2636</span>{</div>
<div class="line"><a id="l02637" name="l02637"></a><span class="lineno"> 2637</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l02638" name="l02638"></a><span class="lineno"> 2638</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CTR1, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga922b148473ccbaa25da62cdae60ad892">DMA_CTR1_SAP</a>));</div>
<div class="line"><a id="l02639" name="l02639"></a><span class="lineno"> 2639</span>}</div>
<div class="line"><a id="l02640" name="l02640"></a><span class="lineno"> 2640</span></div>
<div class="line"><a id="l02661" name="l02661"></a><span class="lineno"> 2661</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetDataAlignment(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t DataAlignment)</div>
<div class="line"><a id="l02662" name="l02662"></a><span class="lineno"> 2662</span>{</div>
<div class="line"><a id="l02663" name="l02663"></a><span class="lineno"> 2663</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l02664" name="l02664"></a><span class="lineno"> 2664</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CTR1, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0dcd5fa566b5352f765975a913bb1d46">DMA_CTR1_PAM</a>,</div>
<div class="line"><a id="l02665" name="l02665"></a><span class="lineno"> 2665</span>             DataAlignment);</div>
<div class="line"><a id="l02666" name="l02666"></a><span class="lineno"> 2666</span>}</div>
<div class="line"><a id="l02667" name="l02667"></a><span class="lineno"> 2667</span></div>
<div class="line"><a id="l02687" name="l02687"></a><span class="lineno"> 2687</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetDataAlignment(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l02688" name="l02688"></a><span class="lineno"> 2688</span>{</div>
<div class="line"><a id="l02689" name="l02689"></a><span class="lineno"> 2689</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l02690" name="l02690"></a><span class="lineno"> 2690</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CTR1, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0dcd5fa566b5352f765975a913bb1d46">DMA_CTR1_PAM</a>));</div>
<div class="line"><a id="l02691" name="l02691"></a><span class="lineno"> 2691</span>}</div>
<div class="line"><a id="l02692" name="l02692"></a><span class="lineno"> 2692</span></div>
<div class="line"><a id="l02709" name="l02709"></a><span class="lineno"> 2709</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetSrcBurstLength(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t SrcBurstLength)</div>
<div class="line"><a id="l02710" name="l02710"></a><span class="lineno"> 2710</span>{</div>
<div class="line"><a id="l02711" name="l02711"></a><span class="lineno"> 2711</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l02712" name="l02712"></a><span class="lineno"> 2712</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CTR1, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaeb0bc48c8cdbe2a6899aafc405c5eab2">DMA_CTR1_SBL_1</a>,</div>
<div class="line"><a id="l02713" name="l02713"></a><span class="lineno"> 2713</span>             ((SrcBurstLength - 1U) &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae4bd81a24ba4bfd7b185f2e7f7fe2fe7">DMA_CTR1_SBL_1_Pos</a>) &amp; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaeb0bc48c8cdbe2a6899aafc405c5eab2">DMA_CTR1_SBL_1</a>);</div>
<div class="line"><a id="l02714" name="l02714"></a><span class="lineno"> 2714</span>}</div>
<div class="line"><a id="l02715" name="l02715"></a><span class="lineno"> 2715</span></div>
<div class="line"><a id="l02732" name="l02732"></a><span class="lineno"> 2732</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetSrcBurstLength(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l02733" name="l02733"></a><span class="lineno"> 2733</span>{</div>
<div class="line"><a id="l02734" name="l02734"></a><span class="lineno"> 2734</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l02735" name="l02735"></a><span class="lineno"> 2735</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CTR1,</div>
<div class="line"><a id="l02736" name="l02736"></a><span class="lineno"> 2736</span>                    <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaeb0bc48c8cdbe2a6899aafc405c5eab2">DMA_CTR1_SBL_1</a>) &gt;&gt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae4bd81a24ba4bfd7b185f2e7f7fe2fe7">DMA_CTR1_SBL_1_Pos</a>) + 1U);</div>
<div class="line"><a id="l02737" name="l02737"></a><span class="lineno"> 2737</span>}</div>
<div class="line"><a id="l02738" name="l02738"></a><span class="lineno"> 2738</span></div>
<div class="line"><a id="l02758" name="l02758"></a><span class="lineno"> 2758</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetSrcIncMode(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t SrcInc)</div>
<div class="line"><a id="l02759" name="l02759"></a><span class="lineno"> 2759</span>{</div>
<div class="line"><a id="l02760" name="l02760"></a><span class="lineno"> 2760</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l02761" name="l02761"></a><span class="lineno"> 2761</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CTR1, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga20a725b9f2ebd47b7bd4945cd1771ce3">DMA_CTR1_SINC</a>, SrcInc);</div>
<div class="line"><a id="l02762" name="l02762"></a><span class="lineno"> 2762</span>}</div>
<div class="line"><a id="l02763" name="l02763"></a><span class="lineno"> 2763</span></div>
<div class="line"><a id="l02782" name="l02782"></a><span class="lineno"> 2782</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetSrcIncMode(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l02783" name="l02783"></a><span class="lineno"> 2783</span>{</div>
<div class="line"><a id="l02784" name="l02784"></a><span class="lineno"> 2784</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l02785" name="l02785"></a><span class="lineno"> 2785</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CTR1, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga20a725b9f2ebd47b7bd4945cd1771ce3">DMA_CTR1_SINC</a>));</div>
<div class="line"><a id="l02786" name="l02786"></a><span class="lineno"> 2786</span>}</div>
<div class="line"><a id="l02787" name="l02787"></a><span class="lineno"> 2787</span></div>
<div class="line"><a id="l02808" name="l02808"></a><span class="lineno"> 2808</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetSrcDataWidth(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t  SrcDataWidth)</div>
<div class="line"><a id="l02809" name="l02809"></a><span class="lineno"> 2809</span>{</div>
<div class="line"><a id="l02810" name="l02810"></a><span class="lineno"> 2810</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l02811" name="l02811"></a><span class="lineno"> 2811</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CTR1, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9b7b37adf8c15e2726e7ebaafe4a9600">DMA_CTR1_SDW_LOG2</a>,</div>
<div class="line"><a id="l02812" name="l02812"></a><span class="lineno"> 2812</span>             SrcDataWidth);</div>
<div class="line"><a id="l02813" name="l02813"></a><span class="lineno"> 2813</span>}</div>
<div class="line"><a id="l02814" name="l02814"></a><span class="lineno"> 2814</span></div>
<div class="line"><a id="l02834" name="l02834"></a><span class="lineno"> 2834</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetSrcDataWidth(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l02835" name="l02835"></a><span class="lineno"> 2835</span>{</div>
<div class="line"><a id="l02836" name="l02836"></a><span class="lineno"> 2836</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l02837" name="l02837"></a><span class="lineno"> 2837</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CTR1, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9b7b37adf8c15e2726e7ebaafe4a9600">DMA_CTR1_SDW_LOG2</a>));</div>
<div class="line"><a id="l02838" name="l02838"></a><span class="lineno"> 2838</span>}</div>
<div class="line"><a id="l02839" name="l02839"></a><span class="lineno"> 2839</span></div>
<div class="line"><a id="l02873" name="l02873"></a><span class="lineno"> 2873</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ConfigChannelTransfer(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t Configuration)</div>
<div class="line"><a id="l02874" name="l02874"></a><span class="lineno"> 2874</span>{</div>
<div class="line"><a id="l02875" name="l02875"></a><span class="lineno"> 2875</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l02876" name="l02876"></a><span class="lineno"> 2876</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CTR2,</div>
<div class="line"><a id="l02877" name="l02877"></a><span class="lineno"> 2877</span>             (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga58fdde8c8bce2b4b28063dae2726ae3a">DMA_CTR2_TCEM</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3788a05ee47ea71596d8b6bf71c5973d">DMA_CTR2_TRIGPOL</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7f840245dc82788ca8d3346cafa02c7a">DMA_CTR2_TRIGM</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga95871200c5bfe83d98dc0b128aff3dda">DMA_CTR2_DREQ</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae787d6adcbfb9287f95c6a311e6a3c73">DMA_CTR2_SWREQ</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8f578853f890f627493d04e72fcc1fb4">DMA_CTR2_BREQ</a> |</div>
<div class="line"><a id="l02878" name="l02878"></a><span class="lineno"> 2878</span>              <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaaf5b5efb05532c19cdc38dd02e80ef86">DMA_CTR2_PFREQ</a>), Configuration);</div>
<div class="line"><a id="l02879" name="l02879"></a><span class="lineno"> 2879</span>}</div>
<div class="line"><a id="l02880" name="l02880"></a><span class="lineno"> 2880</span></div>
<div class="line"><a id="l02902" name="l02902"></a><span class="lineno"> 2902</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetTransferEventMode(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t  TransferEventMode)</div>
<div class="line"><a id="l02903" name="l02903"></a><span class="lineno"> 2903</span>{</div>
<div class="line"><a id="l02904" name="l02904"></a><span class="lineno"> 2904</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l02905" name="l02905"></a><span class="lineno"> 2905</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CTR2, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga58fdde8c8bce2b4b28063dae2726ae3a">DMA_CTR2_TCEM</a>,</div>
<div class="line"><a id="l02906" name="l02906"></a><span class="lineno"> 2906</span>             TransferEventMode);</div>
<div class="line"><a id="l02907" name="l02907"></a><span class="lineno"> 2907</span>}</div>
<div class="line"><a id="l02908" name="l02908"></a><span class="lineno"> 2908</span></div>
<div class="line"><a id="l02929" name="l02929"></a><span class="lineno"> 2929</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetTransferEventMode(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l02930" name="l02930"></a><span class="lineno"> 2930</span>{</div>
<div class="line"><a id="l02931" name="l02931"></a><span class="lineno"> 2931</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l02932" name="l02932"></a><span class="lineno"> 2932</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CTR2, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga58fdde8c8bce2b4b28063dae2726ae3a">DMA_CTR2_TCEM</a>));</div>
<div class="line"><a id="l02933" name="l02933"></a><span class="lineno"> 2933</span>}</div>
<div class="line"><a id="l02934" name="l02934"></a><span class="lineno"> 2934</span></div>
<div class="line"><a id="l02955" name="l02955"></a><span class="lineno"> 2955</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetTriggerPolarity(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t TriggerPolarity)</div>
<div class="line"><a id="l02956" name="l02956"></a><span class="lineno"> 2956</span>{</div>
<div class="line"><a id="l02957" name="l02957"></a><span class="lineno"> 2957</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l02958" name="l02958"></a><span class="lineno"> 2958</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CTR2, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3788a05ee47ea71596d8b6bf71c5973d">DMA_CTR2_TRIGPOL</a>,</div>
<div class="line"><a id="l02959" name="l02959"></a><span class="lineno"> 2959</span>             TriggerPolarity);</div>
<div class="line"><a id="l02960" name="l02960"></a><span class="lineno"> 2960</span>}</div>
<div class="line"><a id="l02961" name="l02961"></a><span class="lineno"> 2961</span></div>
<div class="line"><a id="l02981" name="l02981"></a><span class="lineno"> 2981</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetTriggerPolarity(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l02982" name="l02982"></a><span class="lineno"> 2982</span>{</div>
<div class="line"><a id="l02983" name="l02983"></a><span class="lineno"> 2983</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l02984" name="l02984"></a><span class="lineno"> 2984</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CTR2, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3788a05ee47ea71596d8b6bf71c5973d">DMA_CTR2_TRIGPOL</a>));</div>
<div class="line"><a id="l02985" name="l02985"></a><span class="lineno"> 2985</span>}</div>
<div class="line"><a id="l02986" name="l02986"></a><span class="lineno"> 2986</span></div>
<div class="line"><a id="l03008" name="l03008"></a><span class="lineno"> 3008</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetTriggerMode(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t TriggerMode)</div>
<div class="line"><a id="l03009" name="l03009"></a><span class="lineno"> 3009</span>{</div>
<div class="line"><a id="l03010" name="l03010"></a><span class="lineno"> 3010</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l03011" name="l03011"></a><span class="lineno"> 3011</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CTR2, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7f840245dc82788ca8d3346cafa02c7a">DMA_CTR2_TRIGM</a>,</div>
<div class="line"><a id="l03012" name="l03012"></a><span class="lineno"> 3012</span>             TriggerMode);</div>
<div class="line"><a id="l03013" name="l03013"></a><span class="lineno"> 3013</span>}</div>
<div class="line"><a id="l03014" name="l03014"></a><span class="lineno"> 3014</span></div>
<div class="line"><a id="l03035" name="l03035"></a><span class="lineno"> 3035</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetTriggerMode(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l03036" name="l03036"></a><span class="lineno"> 3036</span>{</div>
<div class="line"><a id="l03037" name="l03037"></a><span class="lineno"> 3037</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l03038" name="l03038"></a><span class="lineno"> 3038</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CTR2, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7f840245dc82788ca8d3346cafa02c7a">DMA_CTR2_TRIGM</a>));</div>
<div class="line"><a id="l03039" name="l03039"></a><span class="lineno"> 3039</span>}</div>
<div class="line"><a id="l03040" name="l03040"></a><span class="lineno"> 3040</span></div>
<div class="line"><a id="l03062" name="l03062"></a><span class="lineno"> 3062</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetDataTransferDirection(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t Direction)</div>
<div class="line"><a id="l03063" name="l03063"></a><span class="lineno"> 3063</span>{</div>
<div class="line"><a id="l03064" name="l03064"></a><span class="lineno"> 3064</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l03065" name="l03065"></a><span class="lineno"> 3065</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CTR2,</div>
<div class="line"><a id="l03066" name="l03066"></a><span class="lineno"> 3066</span>             <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga95871200c5bfe83d98dc0b128aff3dda">DMA_CTR2_DREQ</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae787d6adcbfb9287f95c6a311e6a3c73">DMA_CTR2_SWREQ</a>, Direction);</div>
<div class="line"><a id="l03067" name="l03067"></a><span class="lineno"> 3067</span>}</div>
<div class="line"><a id="l03068" name="l03068"></a><span class="lineno"> 3068</span></div>
<div class="line"><a id="l03089" name="l03089"></a><span class="lineno"> 3089</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetDataTransferDirection(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l03090" name="l03090"></a><span class="lineno"> 3090</span>{</div>
<div class="line"><a id="l03091" name="l03091"></a><span class="lineno"> 3091</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l03092" name="l03092"></a><span class="lineno"> 3092</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CTR2,</div>
<div class="line"><a id="l03093" name="l03093"></a><span class="lineno"> 3093</span>                   <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga95871200c5bfe83d98dc0b128aff3dda">DMA_CTR2_DREQ</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae787d6adcbfb9287f95c6a311e6a3c73">DMA_CTR2_SWREQ</a>));</div>
<div class="line"><a id="l03094" name="l03094"></a><span class="lineno"> 3094</span>}</div>
<div class="line"><a id="l03095" name="l03095"></a><span class="lineno"> 3095</span></div>
<div class="line"><a id="l03115" name="l03115"></a><span class="lineno"> 3115</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetBlkHWRequest(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t BlkHWRequest)</div>
<div class="line"><a id="l03116" name="l03116"></a><span class="lineno"> 3116</span>{</div>
<div class="line"><a id="l03117" name="l03117"></a><span class="lineno"> 3117</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l03118" name="l03118"></a><span class="lineno"> 3118</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CTR2, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8f578853f890f627493d04e72fcc1fb4">DMA_CTR2_BREQ</a>,</div>
<div class="line"><a id="l03119" name="l03119"></a><span class="lineno"> 3119</span>             BlkHWRequest);</div>
<div class="line"><a id="l03120" name="l03120"></a><span class="lineno"> 3120</span>}</div>
<div class="line"><a id="l03121" name="l03121"></a><span class="lineno"> 3121</span></div>
<div class="line"><a id="l03140" name="l03140"></a><span class="lineno"> 3140</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetBlkHWRequest(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l03141" name="l03141"></a><span class="lineno"> 3141</span>{</div>
<div class="line"><a id="l03142" name="l03142"></a><span class="lineno"> 3142</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l03143" name="l03143"></a><span class="lineno"> 3143</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CTR2, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8f578853f890f627493d04e72fcc1fb4">DMA_CTR2_BREQ</a>));</div>
<div class="line"><a id="l03144" name="l03144"></a><span class="lineno"> 3144</span>}</div>
<div class="line"><a id="l03145" name="l03145"></a><span class="lineno"> 3145</span></div>
<div class="line"><a id="l03438" name="l03438"></a><span class="lineno"> 3438</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetPeriphRequest(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t Request)</div>
<div class="line"><a id="l03439" name="l03439"></a><span class="lineno"> 3439</span>{</div>
<div class="line"><a id="l03440" name="l03440"></a><span class="lineno"> 3440</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l03441" name="l03441"></a><span class="lineno"> 3441</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CTR2, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaee65dc8c8faaf02e2134bc82d9e84035">DMA_CTR2_REQSEL</a>, Request);</div>
<div class="line"><a id="l03442" name="l03442"></a><span class="lineno"> 3442</span>}</div>
<div class="line"><a id="l03443" name="l03443"></a><span class="lineno"> 3443</span></div>
<div class="line"><a id="l03735" name="l03735"></a><span class="lineno"> 3735</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a>  uint32_t LL_DMA_GetPeriphRequest(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l03736" name="l03736"></a><span class="lineno"> 3736</span>{</div>
<div class="line"><a id="l03737" name="l03737"></a><span class="lineno"> 3737</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l03738" name="l03738"></a><span class="lineno"> 3738</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CTR2, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaee65dc8c8faaf02e2134bc82d9e84035">DMA_CTR2_REQSEL</a>));</div>
<div class="line"><a id="l03739" name="l03739"></a><span class="lineno"> 3739</span>}</div>
<div class="line"><a id="l03740" name="l03740"></a><span class="lineno"> 3740</span></div>
<div class="line"><a id="l03871" name="l03871"></a><span class="lineno"> 3871</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetHWTrigger(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t Trigger)</div>
<div class="line"><a id="l03872" name="l03872"></a><span class="lineno"> 3872</span>{</div>
<div class="line"><a id="l03873" name="l03873"></a><span class="lineno"> 3873</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l03874" name="l03874"></a><span class="lineno"> 3874</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CTR2, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1753ffea4a1b931e560a4bd6f708cecf">DMA_CTR2_TRIGSEL</a>,</div>
<div class="line"><a id="l03875" name="l03875"></a><span class="lineno"> 3875</span>             (Trigger &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga788af51ec22363534a1efbdebc6d33a7">DMA_CTR2_TRIGSEL_Pos</a>) &amp; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1753ffea4a1b931e560a4bd6f708cecf">DMA_CTR2_TRIGSEL</a>);</div>
<div class="line"><a id="l03876" name="l03876"></a><span class="lineno"> 3876</span>}</div>
<div class="line"><a id="l03877" name="l03877"></a><span class="lineno"> 3877</span></div>
<div class="line"><a id="l04007" name="l04007"></a><span class="lineno"> 4007</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a>  uint32_t LL_DMA_GetHWTrigger(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l04008" name="l04008"></a><span class="lineno"> 4008</span>{</div>
<div class="line"><a id="l04009" name="l04009"></a><span class="lineno"> 4009</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l04010" name="l04010"></a><span class="lineno"> 4010</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CTR2,</div>
<div class="line"><a id="l04011" name="l04011"></a><span class="lineno"> 4011</span>                   <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1753ffea4a1b931e560a4bd6f708cecf">DMA_CTR2_TRIGSEL</a>) &gt;&gt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga788af51ec22363534a1efbdebc6d33a7">DMA_CTR2_TRIGSEL_Pos</a>);</div>
<div class="line"><a id="l04012" name="l04012"></a><span class="lineno"> 4012</span>}</div>
<div class="line"><a id="l04013" name="l04013"></a><span class="lineno"> 4013</span></div>
<div class="line"><a id="l04027" name="l04027"></a><span class="lineno"> 4027</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetTransferMode(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t Mode)</div>
<div class="line"><a id="l04028" name="l04028"></a><span class="lineno"> 4028</span>{</div>
<div class="line"><a id="l04029" name="l04029"></a><span class="lineno"> 4029</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l04030" name="l04030"></a><span class="lineno"> 4030</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CTR2, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaaf5b5efb05532c19cdc38dd02e80ef86">DMA_CTR2_PFREQ</a>,</div>
<div class="line"><a id="l04031" name="l04031"></a><span class="lineno"> 4031</span>             Mode &amp; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaaf5b5efb05532c19cdc38dd02e80ef86">DMA_CTR2_PFREQ</a>);</div>
<div class="line"><a id="l04032" name="l04032"></a><span class="lineno"> 4032</span>}</div>
<div class="line"><a id="l04033" name="l04033"></a><span class="lineno"> 4033</span></div>
<div class="line"><a id="l04046" name="l04046"></a><span class="lineno"> 4046</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a>  uint32_t LL_DMA_GetTransferMode(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l04047" name="l04047"></a><span class="lineno"> 4047</span>{</div>
<div class="line"><a id="l04048" name="l04048"></a><span class="lineno"> 4048</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l04049" name="l04049"></a><span class="lineno"> 4049</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CTR2,</div>
<div class="line"><a id="l04050" name="l04050"></a><span class="lineno"> 4050</span>                   <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaaf5b5efb05532c19cdc38dd02e80ef86">DMA_CTR2_PFREQ</a>));</div>
<div class="line"><a id="l04051" name="l04051"></a><span class="lineno"> 4051</span>}</div>
<div class="line"><a id="l04052" name="l04052"></a><span class="lineno"> 4052</span></div>
<div class="line"><a id="l04071" name="l04071"></a><span class="lineno"> 4071</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ConfigBlkRptAddrUpdate(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t Configuration)</div>
<div class="line"><a id="l04072" name="l04072"></a><span class="lineno"> 4072</span>{</div>
<div class="line"><a id="l04073" name="l04073"></a><span class="lineno"> 4073</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l04074" name="l04074"></a><span class="lineno"> 4074</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CBR1,</div>
<div class="line"><a id="l04075" name="l04075"></a><span class="lineno"> 4075</span>             <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga220bfb1ddf7add93c1742648c7325cc6">DMA_CBR1_BRDDEC</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9088cb1c1bf57499c36de90bb6a22cbd">DMA_CBR1_BRSDEC</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac9a731b05816444612d68890d5062f61">DMA_CBR1_DDEC</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga63473628b60cef21f2ba57f519bc9e3c">DMA_CBR1_SDEC</a>, Configuration);</div>
<div class="line"><a id="l04076" name="l04076"></a><span class="lineno"> 4076</span>}</div>
<div class="line"><a id="l04077" name="l04077"></a><span class="lineno"> 4077</span></div>
<div class="line"><a id="l04093" name="l04093"></a><span class="lineno"> 4093</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ConfigBlkCounters(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t BlkDataLength,</div>
<div class="line"><a id="l04094" name="l04094"></a><span class="lineno"> 4094</span>                                              uint32_t BlkRptCount)</div>
<div class="line"><a id="l04095" name="l04095"></a><span class="lineno"> 4095</span>{</div>
<div class="line"><a id="l04096" name="l04096"></a><span class="lineno"> 4096</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l04097" name="l04097"></a><span class="lineno"> 4097</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CBR1,</div>
<div class="line"><a id="l04098" name="l04098"></a><span class="lineno"> 4098</span>             (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga00ef5c3d21320dee835c45326081e8d5">DMA_CBR1_BNDT</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2acf349c8021cad85391cbe2470bb0de">DMA_CBR1_BRC</a>), (BlkDataLength | (BlkRptCount &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae523e4a31a66926d16bd18071af86a17">DMA_CBR1_BRC_Pos</a>)));</div>
<div class="line"><a id="l04099" name="l04099"></a><span class="lineno"> 4099</span>}</div>
<div class="line"><a id="l04100" name="l04100"></a><span class="lineno"> 4100</span></div>
<div class="line"><a id="l04114" name="l04114"></a><span class="lineno"> 4114</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetBlkRptDestAddrUpdate(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel,</div>
<div class="line"><a id="l04115" name="l04115"></a><span class="lineno"> 4115</span>                                                    uint32_t BlkRptDestAddrUpdate)</div>
<div class="line"><a id="l04116" name="l04116"></a><span class="lineno"> 4116</span>{</div>
<div class="line"><a id="l04117" name="l04117"></a><span class="lineno"> 4117</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l04118" name="l04118"></a><span class="lineno"> 4118</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CBR1, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga220bfb1ddf7add93c1742648c7325cc6">DMA_CBR1_BRDDEC</a>,</div>
<div class="line"><a id="l04119" name="l04119"></a><span class="lineno"> 4119</span>             BlkRptDestAddrUpdate);</div>
<div class="line"><a id="l04120" name="l04120"></a><span class="lineno"> 4120</span>}</div>
<div class="line"><a id="l04121" name="l04121"></a><span class="lineno"> 4121</span></div>
<div class="line"><a id="l04134" name="l04134"></a><span class="lineno"> 4134</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetBlkRptDestAddrUpdate(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l04135" name="l04135"></a><span class="lineno"> 4135</span>{</div>
<div class="line"><a id="l04136" name="l04136"></a><span class="lineno"> 4136</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l04137" name="l04137"></a><span class="lineno"> 4137</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CBR1, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga220bfb1ddf7add93c1742648c7325cc6">DMA_CBR1_BRDDEC</a>));</div>
<div class="line"><a id="l04138" name="l04138"></a><span class="lineno"> 4138</span>}</div>
<div class="line"><a id="l04139" name="l04139"></a><span class="lineno"> 4139</span></div>
<div class="line"><a id="l04153" name="l04153"></a><span class="lineno"> 4153</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetBlkRptSrcAddrUpdate(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel,</div>
<div class="line"><a id="l04154" name="l04154"></a><span class="lineno"> 4154</span>                                                   uint32_t BlkRptSrcAddrUpdate)</div>
<div class="line"><a id="l04155" name="l04155"></a><span class="lineno"> 4155</span>{</div>
<div class="line"><a id="l04156" name="l04156"></a><span class="lineno"> 4156</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l04157" name="l04157"></a><span class="lineno"> 4157</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CBR1, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9088cb1c1bf57499c36de90bb6a22cbd">DMA_CBR1_BRSDEC</a>,</div>
<div class="line"><a id="l04158" name="l04158"></a><span class="lineno"> 4158</span>             BlkRptSrcAddrUpdate);</div>
<div class="line"><a id="l04159" name="l04159"></a><span class="lineno"> 4159</span>}</div>
<div class="line"><a id="l04160" name="l04160"></a><span class="lineno"> 4160</span></div>
<div class="line"><a id="l04173" name="l04173"></a><span class="lineno"> 4173</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetBlkRptSrcAddrUpdate(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l04174" name="l04174"></a><span class="lineno"> 4174</span>{</div>
<div class="line"><a id="l04175" name="l04175"></a><span class="lineno"> 4175</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l04176" name="l04176"></a><span class="lineno"> 4176</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CBR1, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9088cb1c1bf57499c36de90bb6a22cbd">DMA_CBR1_BRSDEC</a>));</div>
<div class="line"><a id="l04177" name="l04177"></a><span class="lineno"> 4177</span>}</div>
<div class="line"><a id="l04178" name="l04178"></a><span class="lineno"> 4178</span></div>
<div class="line"><a id="l04192" name="l04192"></a><span class="lineno"> 4192</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetDestAddrUpdate(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t DestAddrUpdate)</div>
<div class="line"><a id="l04193" name="l04193"></a><span class="lineno"> 4193</span>{</div>
<div class="line"><a id="l04194" name="l04194"></a><span class="lineno"> 4194</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l04195" name="l04195"></a><span class="lineno"> 4195</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CBR1, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac9a731b05816444612d68890d5062f61">DMA_CBR1_DDEC</a>,</div>
<div class="line"><a id="l04196" name="l04196"></a><span class="lineno"> 4196</span>             DestAddrUpdate);</div>
<div class="line"><a id="l04197" name="l04197"></a><span class="lineno"> 4197</span>}</div>
<div class="line"><a id="l04198" name="l04198"></a><span class="lineno"> 4198</span></div>
<div class="line"><a id="l04211" name="l04211"></a><span class="lineno"> 4211</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetDestAddrUpdate(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l04212" name="l04212"></a><span class="lineno"> 4212</span>{</div>
<div class="line"><a id="l04213" name="l04213"></a><span class="lineno"> 4213</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l04214" name="l04214"></a><span class="lineno"> 4214</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CBR1, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac9a731b05816444612d68890d5062f61">DMA_CBR1_DDEC</a>));</div>
<div class="line"><a id="l04215" name="l04215"></a><span class="lineno"> 4215</span>}</div>
<div class="line"><a id="l04216" name="l04216"></a><span class="lineno"> 4216</span></div>
<div class="line"><a id="l04230" name="l04230"></a><span class="lineno"> 4230</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetSrcAddrUpdate(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t SrcAddrUpdate)</div>
<div class="line"><a id="l04231" name="l04231"></a><span class="lineno"> 4231</span>{</div>
<div class="line"><a id="l04232" name="l04232"></a><span class="lineno"> 4232</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l04233" name="l04233"></a><span class="lineno"> 4233</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CBR1, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga63473628b60cef21f2ba57f519bc9e3c">DMA_CBR1_SDEC</a>,</div>
<div class="line"><a id="l04234" name="l04234"></a><span class="lineno"> 4234</span>             SrcAddrUpdate);</div>
<div class="line"><a id="l04235" name="l04235"></a><span class="lineno"> 4235</span>}</div>
<div class="line"><a id="l04236" name="l04236"></a><span class="lineno"> 4236</span></div>
<div class="line"><a id="l04249" name="l04249"></a><span class="lineno"> 4249</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetSrcAddrUpdate(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l04250" name="l04250"></a><span class="lineno"> 4250</span>{</div>
<div class="line"><a id="l04251" name="l04251"></a><span class="lineno"> 4251</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l04252" name="l04252"></a><span class="lineno"> 4252</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CBR1, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga63473628b60cef21f2ba57f519bc9e3c">DMA_CBR1_SDEC</a>));</div>
<div class="line"><a id="l04253" name="l04253"></a><span class="lineno"> 4253</span>}</div>
<div class="line"><a id="l04254" name="l04254"></a><span class="lineno"> 4254</span></div>
<div class="line"><a id="l04267" name="l04267"></a><span class="lineno"> 4267</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetBlkRptCount(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t BlkRptCount)</div>
<div class="line"><a id="l04268" name="l04268"></a><span class="lineno"> 4268</span>{</div>
<div class="line"><a id="l04269" name="l04269"></a><span class="lineno"> 4269</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l04270" name="l04270"></a><span class="lineno"> 4270</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CBR1, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2acf349c8021cad85391cbe2470bb0de">DMA_CBR1_BRC</a>,</div>
<div class="line"><a id="l04271" name="l04271"></a><span class="lineno"> 4271</span>             (BlkRptCount &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae523e4a31a66926d16bd18071af86a17">DMA_CBR1_BRC_Pos</a>) &amp; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2acf349c8021cad85391cbe2470bb0de">DMA_CBR1_BRC</a>);</div>
<div class="line"><a id="l04272" name="l04272"></a><span class="lineno"> 4272</span>}</div>
<div class="line"><a id="l04273" name="l04273"></a><span class="lineno"> 4273</span></div>
<div class="line"><a id="l04284" name="l04284"></a><span class="lineno"> 4284</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetBlkRptCount(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l04285" name="l04285"></a><span class="lineno"> 4285</span>{</div>
<div class="line"><a id="l04286" name="l04286"></a><span class="lineno"> 4286</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l04287" name="l04287"></a><span class="lineno"> 4287</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CBR1,</div>
<div class="line"><a id="l04288" name="l04288"></a><span class="lineno"> 4288</span>                   <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2acf349c8021cad85391cbe2470bb0de">DMA_CBR1_BRC</a>) &gt;&gt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae523e4a31a66926d16bd18071af86a17">DMA_CBR1_BRC_Pos</a>);</div>
<div class="line"><a id="l04289" name="l04289"></a><span class="lineno"> 4289</span>}</div>
<div class="line"><a id="l04290" name="l04290"></a><span class="lineno"> 4290</span></div>
<div class="line"><a id="l04308" name="l04308"></a><span class="lineno"> 4308</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetBlkDataLength(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t BlkDataLength)</div>
<div class="line"><a id="l04309" name="l04309"></a><span class="lineno"> 4309</span>{</div>
<div class="line"><a id="l04310" name="l04310"></a><span class="lineno"> 4310</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l04311" name="l04311"></a><span class="lineno"> 4311</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CBR1, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga00ef5c3d21320dee835c45326081e8d5">DMA_CBR1_BNDT</a>,</div>
<div class="line"><a id="l04312" name="l04312"></a><span class="lineno"> 4312</span>             BlkDataLength);</div>
<div class="line"><a id="l04313" name="l04313"></a><span class="lineno"> 4313</span>}</div>
<div class="line"><a id="l04314" name="l04314"></a><span class="lineno"> 4314</span></div>
<div class="line"><a id="l04331" name="l04331"></a><span class="lineno"> 4331</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetBlkDataLength(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l04332" name="l04332"></a><span class="lineno"> 4332</span>{</div>
<div class="line"><a id="l04333" name="l04333"></a><span class="lineno"> 4333</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l04334" name="l04334"></a><span class="lineno"> 4334</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CBR1, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga00ef5c3d21320dee835c45326081e8d5">DMA_CBR1_BNDT</a>));</div>
<div class="line"><a id="l04335" name="l04335"></a><span class="lineno"> 4335</span>}</div>
<div class="line"><a id="l04336" name="l04336"></a><span class="lineno"> 4336</span></div>
<div class="line"><a id="l04357" name="l04357"></a><span class="lineno"> 4357</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ConfigAddresses(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t SrcAddress, uint32_t</div>
<div class="line"><a id="l04358" name="l04358"></a><span class="lineno"> 4358</span>                                            DestAddress)</div>
<div class="line"><a id="l04359" name="l04359"></a><span class="lineno"> 4359</span>{</div>
<div class="line"><a id="l04360" name="l04360"></a><span class="lineno"> 4360</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l04361" name="l04361"></a><span class="lineno"> 4361</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CSAR, SrcAddress);</div>
<div class="line"><a id="l04362" name="l04362"></a><span class="lineno"> 4362</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CDAR, DestAddress);</div>
<div class="line"><a id="l04363" name="l04363"></a><span class="lineno"> 4363</span>}</div>
<div class="line"><a id="l04364" name="l04364"></a><span class="lineno"> 4364</span></div>
<div class="line"><a id="l04382" name="l04382"></a><span class="lineno"> 4382</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetSrcAddress(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t SrcAddress)</div>
<div class="line"><a id="l04383" name="l04383"></a><span class="lineno"> 4383</span>{</div>
<div class="line"><a id="l04384" name="l04384"></a><span class="lineno"> 4384</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l04385" name="l04385"></a><span class="lineno"> 4385</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CSAR, SrcAddress);</div>
<div class="line"><a id="l04386" name="l04386"></a><span class="lineno"> 4386</span>}</div>
<div class="line"><a id="l04387" name="l04387"></a><span class="lineno"> 4387</span></div>
<div class="line"><a id="l04404" name="l04404"></a><span class="lineno"> 4404</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetSrcAddress(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l04405" name="l04405"></a><span class="lineno"> 4405</span>{</div>
<div class="line"><a id="l04406" name="l04406"></a><span class="lineno"> 4406</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l04407" name="l04407"></a><span class="lineno"> 4407</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CSAR));</div>
<div class="line"><a id="l04408" name="l04408"></a><span class="lineno"> 4408</span>}</div>
<div class="line"><a id="l04409" name="l04409"></a><span class="lineno"> 4409</span></div>
<div class="line"><a id="l04427" name="l04427"></a><span class="lineno"> 4427</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetDestAddress(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t DestAddress)</div>
<div class="line"><a id="l04428" name="l04428"></a><span class="lineno"> 4428</span>{</div>
<div class="line"><a id="l04429" name="l04429"></a><span class="lineno"> 4429</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l04430" name="l04430"></a><span class="lineno"> 4430</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CDAR, DestAddress);</div>
<div class="line"><a id="l04431" name="l04431"></a><span class="lineno"> 4431</span>}</div>
<div class="line"><a id="l04432" name="l04432"></a><span class="lineno"> 4432</span></div>
<div class="line"><a id="l04449" name="l04449"></a><span class="lineno"> 4449</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetDestAddress(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l04450" name="l04450"></a><span class="lineno"> 4450</span>{</div>
<div class="line"><a id="l04451" name="l04451"></a><span class="lineno"> 4451</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l04452" name="l04452"></a><span class="lineno"> 4452</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CDAR));</div>
<div class="line"><a id="l04453" name="l04453"></a><span class="lineno"> 4453</span>}</div>
<div class="line"><a id="l04454" name="l04454"></a><span class="lineno"> 4454</span></div>
<div class="line"><a id="l04469" name="l04469"></a><span class="lineno"> 4469</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ConfigAddrUpdateValue(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t SrcAddrOffset,</div>
<div class="line"><a id="l04470" name="l04470"></a><span class="lineno"> 4470</span>                                                  uint32_t DestAddrOffset)</div>
<div class="line"><a id="l04471" name="l04471"></a><span class="lineno"> 4471</span>{</div>
<div class="line"><a id="l04472" name="l04472"></a><span class="lineno"> 4472</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l04473" name="l04473"></a><span class="lineno"> 4473</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CTR3,</div>
<div class="line"><a id="l04474" name="l04474"></a><span class="lineno"> 4474</span>            (SrcAddrOffset  &amp; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5a4150c07fe874d948de256c5f4099e6">DMA_CTR3_SAO</a>) | ((DestAddrOffset &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7164ebfc3ad5353e7be8e1cd520566e9">DMA_CTR3_DAO_Pos</a>) &amp; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6f6f4b13fd280314a142cd8d652fe87e">DMA_CTR3_DAO</a>));</div>
<div class="line"><a id="l04475" name="l04475"></a><span class="lineno"> 4475</span>}</div>
<div class="line"><a id="l04476" name="l04476"></a><span class="lineno"> 4476</span></div>
<div class="line"><a id="l04488" name="l04488"></a><span class="lineno"> 4488</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetDestAddrUpdateValue(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t DestAddrOffset)</div>
<div class="line"><a id="l04489" name="l04489"></a><span class="lineno"> 4489</span>{</div>
<div class="line"><a id="l04490" name="l04490"></a><span class="lineno"> 4490</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l04491" name="l04491"></a><span class="lineno"> 4491</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CTR3, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6f6f4b13fd280314a142cd8d652fe87e">DMA_CTR3_DAO</a>,</div>
<div class="line"><a id="l04492" name="l04492"></a><span class="lineno"> 4492</span>             ((DestAddrOffset &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7164ebfc3ad5353e7be8e1cd520566e9">DMA_CTR3_DAO_Pos</a>) &amp; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6f6f4b13fd280314a142cd8d652fe87e">DMA_CTR3_DAO</a>));</div>
<div class="line"><a id="l04493" name="l04493"></a><span class="lineno"> 4493</span>}</div>
<div class="line"><a id="l04494" name="l04494"></a><span class="lineno"> 4494</span></div>
<div class="line"><a id="l04505" name="l04505"></a><span class="lineno"> 4505</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetDestAddrUpdateValue(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l04506" name="l04506"></a><span class="lineno"> 4506</span>{</div>
<div class="line"><a id="l04507" name="l04507"></a><span class="lineno"> 4507</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l04508" name="l04508"></a><span class="lineno"> 4508</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CTR3,</div>
<div class="line"><a id="l04509" name="l04509"></a><span class="lineno"> 4509</span>                   <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6f6f4b13fd280314a142cd8d652fe87e">DMA_CTR3_DAO</a>) &gt;&gt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7164ebfc3ad5353e7be8e1cd520566e9">DMA_CTR3_DAO_Pos</a>);</div>
<div class="line"><a id="l04510" name="l04510"></a><span class="lineno"> 4510</span>}</div>
<div class="line"><a id="l04511" name="l04511"></a><span class="lineno"> 4511</span></div>
<div class="line"><a id="l04523" name="l04523"></a><span class="lineno"> 4523</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetSrcAddrUpdateValue(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t SrcAddrOffset)</div>
<div class="line"><a id="l04524" name="l04524"></a><span class="lineno"> 4524</span>{</div>
<div class="line"><a id="l04525" name="l04525"></a><span class="lineno"> 4525</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l04526" name="l04526"></a><span class="lineno"> 4526</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CTR3, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5a4150c07fe874d948de256c5f4099e6">DMA_CTR3_SAO</a>,</div>
<div class="line"><a id="l04527" name="l04527"></a><span class="lineno"> 4527</span>             SrcAddrOffset &amp; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5a4150c07fe874d948de256c5f4099e6">DMA_CTR3_SAO</a>);</div>
<div class="line"><a id="l04528" name="l04528"></a><span class="lineno"> 4528</span>}</div>
<div class="line"><a id="l04529" name="l04529"></a><span class="lineno"> 4529</span></div>
<div class="line"><a id="l04540" name="l04540"></a><span class="lineno"> 4540</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetSrcAddrUpdateValue(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l04541" name="l04541"></a><span class="lineno"> 4541</span>{</div>
<div class="line"><a id="l04542" name="l04542"></a><span class="lineno"> 4542</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l04543" name="l04543"></a><span class="lineno"> 4543</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CTR3, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5a4150c07fe874d948de256c5f4099e6">DMA_CTR3_SAO</a>));</div>
<div class="line"><a id="l04544" name="l04544"></a><span class="lineno"> 4544</span>}</div>
<div class="line"><a id="l04545" name="l04545"></a><span class="lineno"> 4545</span></div>
<div class="line"><a id="l04560" name="l04560"></a><span class="lineno"> 4560</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ConfigBlkRptAddrUpdateValue(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel,</div>
<div class="line"><a id="l04561" name="l04561"></a><span class="lineno"> 4561</span>                                                        uint32_t BlkRptSrcAddrOffset, uint32_t BlkRptDestAddrOffset)</div>
<div class="line"><a id="l04562" name="l04562"></a><span class="lineno"> 4562</span>{</div>
<div class="line"><a id="l04563" name="l04563"></a><span class="lineno"> 4563</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l04564" name="l04564"></a><span class="lineno"> 4564</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CBR2,</div>
<div class="line"><a id="l04565" name="l04565"></a><span class="lineno"> 4565</span>            ((BlkRptDestAddrOffset &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaff868a91ee5cb044ec8ce6a4450e6757">DMA_CBR2_BRDAO_Pos</a>) &amp; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga907c5d285f31a9c23d366bceb0ca3d93">DMA_CBR2_BRDAO</a>) | (BlkRptSrcAddrOffset  &amp; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafe654cddd3aae17c38bd9f3977935df8">DMA_CBR2_BRSAO</a>));</div>
<div class="line"><a id="l04566" name="l04566"></a><span class="lineno"> 4566</span>}</div>
<div class="line"><a id="l04567" name="l04567"></a><span class="lineno"> 4567</span></div>
<div class="line"><a id="l04579" name="l04579"></a><span class="lineno"> 4579</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetBlkRptDestAddrUpdateValue(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel,</div>
<div class="line"><a id="l04580" name="l04580"></a><span class="lineno"> 4580</span>                                                         uint32_t BlkRptDestAddrOffset)</div>
<div class="line"><a id="l04581" name="l04581"></a><span class="lineno"> 4581</span>{</div>
<div class="line"><a id="l04582" name="l04582"></a><span class="lineno"> 4582</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l04583" name="l04583"></a><span class="lineno"> 4583</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CBR2, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga907c5d285f31a9c23d366bceb0ca3d93">DMA_CBR2_BRDAO</a>,</div>
<div class="line"><a id="l04584" name="l04584"></a><span class="lineno"> 4584</span>             ((BlkRptDestAddrOffset &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaff868a91ee5cb044ec8ce6a4450e6757">DMA_CBR2_BRDAO_Pos</a>) &amp; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga907c5d285f31a9c23d366bceb0ca3d93">DMA_CBR2_BRDAO</a>));</div>
<div class="line"><a id="l04585" name="l04585"></a><span class="lineno"> 4585</span>}</div>
<div class="line"><a id="l04586" name="l04586"></a><span class="lineno"> 4586</span></div>
<div class="line"><a id="l04597" name="l04597"></a><span class="lineno"> 4597</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetBlkRptDestAddrUpdateValue(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l04598" name="l04598"></a><span class="lineno"> 4598</span>{</div>
<div class="line"><a id="l04599" name="l04599"></a><span class="lineno"> 4599</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l04600" name="l04600"></a><span class="lineno"> 4600</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CBR2,</div>
<div class="line"><a id="l04601" name="l04601"></a><span class="lineno"> 4601</span>                   <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga907c5d285f31a9c23d366bceb0ca3d93">DMA_CBR2_BRDAO</a>) &gt;&gt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaff868a91ee5cb044ec8ce6a4450e6757">DMA_CBR2_BRDAO_Pos</a>);</div>
<div class="line"><a id="l04602" name="l04602"></a><span class="lineno"> 4602</span>}</div>
<div class="line"><a id="l04603" name="l04603"></a><span class="lineno"> 4603</span></div>
<div class="line"><a id="l04615" name="l04615"></a><span class="lineno"> 4615</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetBlkRptSrcAddrUpdateValue(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel,</div>
<div class="line"><a id="l04616" name="l04616"></a><span class="lineno"> 4616</span>                                                        uint32_t BlkRptSrcAddrOffset)</div>
<div class="line"><a id="l04617" name="l04617"></a><span class="lineno"> 4617</span>{</div>
<div class="line"><a id="l04618" name="l04618"></a><span class="lineno"> 4618</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l04619" name="l04619"></a><span class="lineno"> 4619</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CBR2, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafe654cddd3aae17c38bd9f3977935df8">DMA_CBR2_BRSAO</a>,</div>
<div class="line"><a id="l04620" name="l04620"></a><span class="lineno"> 4620</span>             BlkRptSrcAddrOffset);</div>
<div class="line"><a id="l04621" name="l04621"></a><span class="lineno"> 4621</span>}</div>
<div class="line"><a id="l04622" name="l04622"></a><span class="lineno"> 4622</span></div>
<div class="line"><a id="l04633" name="l04633"></a><span class="lineno"> 4633</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetBlkRptSrcAddrUpdateValue(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l04634" name="l04634"></a><span class="lineno"> 4634</span>{</div>
<div class="line"><a id="l04635" name="l04635"></a><span class="lineno"> 4635</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l04636" name="l04636"></a><span class="lineno"> 4636</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CBR2, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafe654cddd3aae17c38bd9f3977935df8">DMA_CBR2_BRSAO</a>));</div>
<div class="line"><a id="l04637" name="l04637"></a><span class="lineno"> 4637</span>}</div>
<div class="line"><a id="l04638" name="l04638"></a><span class="lineno"> 4638</span></div>
<div class="line"><a id="l04673" name="l04673"></a><span class="lineno"> 4673</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ConfigLinkUpdate(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t RegistersUpdate,</div>
<div class="line"><a id="l04674" name="l04674"></a><span class="lineno"> 4674</span>                                             uint32_t LinkedListAddrOffset)</div>
<div class="line"><a id="l04675" name="l04675"></a><span class="lineno"> 4675</span>{</div>
<div class="line"><a id="l04676" name="l04676"></a><span class="lineno"> 4676</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l04677" name="l04677"></a><span class="lineno"> 4677</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CLLR,</div>
<div class="line"><a id="l04678" name="l04678"></a><span class="lineno"> 4678</span>             (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac14965cb62769ca029e89254b378efc1">DMA_CLLR_UT1</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga486bf7fce5a484e71941719182cbf007">DMA_CLLR_UT2</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga43137c8c20d0de07690928200f4143b9">DMA_CLLR_UB1</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab406fd45b3cda3a68da4537756eb8cd3">DMA_CLLR_USA</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8f8fa7294bddffb7db6df8d36db23d5c">DMA_CLLR_UDA</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf1b50a7fc74bf4e63a733c21fa8edfdf">DMA_CLLR_UT3</a> | \</div>
<div class="line"><a id="l04679" name="l04679"></a><span class="lineno"> 4679</span>              <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae492523f04b077a468fdf3ac198d0e87">DMA_CLLR_UB2</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf5263439bb0d85696e1808be2a5d9c32">DMA_CLLR_ULL</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga22d592d6f70ffff387edd401cc154b94">DMA_CLLR_LA</a>), (RegistersUpdate | (LinkedListAddrOffset &amp; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga22d592d6f70ffff387edd401cc154b94">DMA_CLLR_LA</a>)));</div>
<div class="line"><a id="l04680" name="l04680"></a><span class="lineno"> 4680</span>}</div>
<div class="line"><a id="l04681" name="l04681"></a><span class="lineno"> 4681</span></div>
<div class="line"><a id="l04698" name="l04698"></a><span class="lineno"> 4698</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_EnableCTR1Update(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l04699" name="l04699"></a><span class="lineno"> 4699</span>{</div>
<div class="line"><a id="l04700" name="l04700"></a><span class="lineno"> 4700</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l04701" name="l04701"></a><span class="lineno"> 4701</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CLLR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac14965cb62769ca029e89254b378efc1">DMA_CLLR_UT1</a>);</div>
<div class="line"><a id="l04702" name="l04702"></a><span class="lineno"> 4702</span>}</div>
<div class="line"><a id="l04703" name="l04703"></a><span class="lineno"> 4703</span></div>
<div class="line"><a id="l04720" name="l04720"></a><span class="lineno"> 4720</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_DisableCTR1Update(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l04721" name="l04721"></a><span class="lineno"> 4721</span>{</div>
<div class="line"><a id="l04722" name="l04722"></a><span class="lineno"> 4722</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l04723" name="l04723"></a><span class="lineno"> 4723</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CLLR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac14965cb62769ca029e89254b378efc1">DMA_CLLR_UT1</a>);</div>
<div class="line"><a id="l04724" name="l04724"></a><span class="lineno"> 4724</span>}</div>
<div class="line"><a id="l04725" name="l04725"></a><span class="lineno"> 4725</span></div>
<div class="line"><a id="l04742" name="l04742"></a><span class="lineno"> 4742</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsEnabledCTR1Update(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l04743" name="l04743"></a><span class="lineno"> 4743</span>{</div>
<div class="line"><a id="l04744" name="l04744"></a><span class="lineno"> 4744</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l04745" name="l04745"></a><span class="lineno"> 4745</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CLLR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac14965cb62769ca029e89254b378efc1">DMA_CLLR_UT1</a>)</div>
<div class="line"><a id="l04746" name="l04746"></a><span class="lineno"> 4746</span>           == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac14965cb62769ca029e89254b378efc1">DMA_CLLR_UT1</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l04747" name="l04747"></a><span class="lineno"> 4747</span>}</div>
<div class="line"><a id="l04748" name="l04748"></a><span class="lineno"> 4748</span></div>
<div class="line"><a id="l04765" name="l04765"></a><span class="lineno"> 4765</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_EnableCTR2Update(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l04766" name="l04766"></a><span class="lineno"> 4766</span>{</div>
<div class="line"><a id="l04767" name="l04767"></a><span class="lineno"> 4767</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l04768" name="l04768"></a><span class="lineno"> 4768</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CLLR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga486bf7fce5a484e71941719182cbf007">DMA_CLLR_UT2</a>);</div>
<div class="line"><a id="l04769" name="l04769"></a><span class="lineno"> 4769</span>}</div>
<div class="line"><a id="l04770" name="l04770"></a><span class="lineno"> 4770</span></div>
<div class="line"><a id="l04787" name="l04787"></a><span class="lineno"> 4787</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_DisableCTR2Update(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l04788" name="l04788"></a><span class="lineno"> 4788</span>{</div>
<div class="line"><a id="l04789" name="l04789"></a><span class="lineno"> 4789</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l04790" name="l04790"></a><span class="lineno"> 4790</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CLLR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga486bf7fce5a484e71941719182cbf007">DMA_CLLR_UT2</a>);</div>
<div class="line"><a id="l04791" name="l04791"></a><span class="lineno"> 4791</span>}</div>
<div class="line"><a id="l04792" name="l04792"></a><span class="lineno"> 4792</span></div>
<div class="line"><a id="l04809" name="l04809"></a><span class="lineno"> 4809</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsEnabledCTR2Update(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l04810" name="l04810"></a><span class="lineno"> 4810</span>{</div>
<div class="line"><a id="l04811" name="l04811"></a><span class="lineno"> 4811</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l04812" name="l04812"></a><span class="lineno"> 4812</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CLLR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga486bf7fce5a484e71941719182cbf007">DMA_CLLR_UT2</a>)</div>
<div class="line"><a id="l04813" name="l04813"></a><span class="lineno"> 4813</span>           == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga486bf7fce5a484e71941719182cbf007">DMA_CLLR_UT2</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l04814" name="l04814"></a><span class="lineno"> 4814</span>}</div>
<div class="line"><a id="l04815" name="l04815"></a><span class="lineno"> 4815</span></div>
<div class="line"><a id="l04832" name="l04832"></a><span class="lineno"> 4832</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_EnableCBR1Update(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l04833" name="l04833"></a><span class="lineno"> 4833</span>{</div>
<div class="line"><a id="l04834" name="l04834"></a><span class="lineno"> 4834</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l04835" name="l04835"></a><span class="lineno"> 4835</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CLLR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga43137c8c20d0de07690928200f4143b9">DMA_CLLR_UB1</a>);</div>
<div class="line"><a id="l04836" name="l04836"></a><span class="lineno"> 4836</span>}</div>
<div class="line"><a id="l04837" name="l04837"></a><span class="lineno"> 4837</span></div>
<div class="line"><a id="l04854" name="l04854"></a><span class="lineno"> 4854</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_DisableCBR1Update(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l04855" name="l04855"></a><span class="lineno"> 4855</span>{</div>
<div class="line"><a id="l04856" name="l04856"></a><span class="lineno"> 4856</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l04857" name="l04857"></a><span class="lineno"> 4857</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CLLR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga43137c8c20d0de07690928200f4143b9">DMA_CLLR_UB1</a>);</div>
<div class="line"><a id="l04858" name="l04858"></a><span class="lineno"> 4858</span>}</div>
<div class="line"><a id="l04859" name="l04859"></a><span class="lineno"> 4859</span></div>
<div class="line"><a id="l04876" name="l04876"></a><span class="lineno"> 4876</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsEnabledCBR1Update(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l04877" name="l04877"></a><span class="lineno"> 4877</span>{</div>
<div class="line"><a id="l04878" name="l04878"></a><span class="lineno"> 4878</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l04879" name="l04879"></a><span class="lineno"> 4879</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CLLR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga43137c8c20d0de07690928200f4143b9">DMA_CLLR_UB1</a>)</div>
<div class="line"><a id="l04880" name="l04880"></a><span class="lineno"> 4880</span>           == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga43137c8c20d0de07690928200f4143b9">DMA_CLLR_UB1</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l04881" name="l04881"></a><span class="lineno"> 4881</span>}</div>
<div class="line"><a id="l04882" name="l04882"></a><span class="lineno"> 4882</span></div>
<div class="line"><a id="l04899" name="l04899"></a><span class="lineno"> 4899</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_EnableCSARUpdate(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l04900" name="l04900"></a><span class="lineno"> 4900</span>{</div>
<div class="line"><a id="l04901" name="l04901"></a><span class="lineno"> 4901</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l04902" name="l04902"></a><span class="lineno"> 4902</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CLLR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab406fd45b3cda3a68da4537756eb8cd3">DMA_CLLR_USA</a>);</div>
<div class="line"><a id="l04903" name="l04903"></a><span class="lineno"> 4903</span>}</div>
<div class="line"><a id="l04904" name="l04904"></a><span class="lineno"> 4904</span></div>
<div class="line"><a id="l04921" name="l04921"></a><span class="lineno"> 4921</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_DisableCSARUpdate(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l04922" name="l04922"></a><span class="lineno"> 4922</span>{</div>
<div class="line"><a id="l04923" name="l04923"></a><span class="lineno"> 4923</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l04924" name="l04924"></a><span class="lineno"> 4924</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CLLR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab406fd45b3cda3a68da4537756eb8cd3">DMA_CLLR_USA</a>);</div>
<div class="line"><a id="l04925" name="l04925"></a><span class="lineno"> 4925</span>}</div>
<div class="line"><a id="l04926" name="l04926"></a><span class="lineno"> 4926</span></div>
<div class="line"><a id="l04943" name="l04943"></a><span class="lineno"> 4943</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsEnabledCSARUpdate(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l04944" name="l04944"></a><span class="lineno"> 4944</span>{</div>
<div class="line"><a id="l04945" name="l04945"></a><span class="lineno"> 4945</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l04946" name="l04946"></a><span class="lineno"> 4946</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CLLR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab406fd45b3cda3a68da4537756eb8cd3">DMA_CLLR_USA</a>)</div>
<div class="line"><a id="l04947" name="l04947"></a><span class="lineno"> 4947</span>           == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab406fd45b3cda3a68da4537756eb8cd3">DMA_CLLR_USA</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l04948" name="l04948"></a><span class="lineno"> 4948</span>}</div>
<div class="line"><a id="l04949" name="l04949"></a><span class="lineno"> 4949</span></div>
<div class="line"><a id="l04966" name="l04966"></a><span class="lineno"> 4966</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_EnableCDARUpdate(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l04967" name="l04967"></a><span class="lineno"> 4967</span>{</div>
<div class="line"><a id="l04968" name="l04968"></a><span class="lineno"> 4968</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l04969" name="l04969"></a><span class="lineno"> 4969</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CLLR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8f8fa7294bddffb7db6df8d36db23d5c">DMA_CLLR_UDA</a>);</div>
<div class="line"><a id="l04970" name="l04970"></a><span class="lineno"> 4970</span>}</div>
<div class="line"><a id="l04971" name="l04971"></a><span class="lineno"> 4971</span></div>
<div class="line"><a id="l04988" name="l04988"></a><span class="lineno"> 4988</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_DisableCDARUpdate(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l04989" name="l04989"></a><span class="lineno"> 4989</span>{</div>
<div class="line"><a id="l04990" name="l04990"></a><span class="lineno"> 4990</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l04991" name="l04991"></a><span class="lineno"> 4991</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CLLR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8f8fa7294bddffb7db6df8d36db23d5c">DMA_CLLR_UDA</a>);</div>
<div class="line"><a id="l04992" name="l04992"></a><span class="lineno"> 4992</span>}</div>
<div class="line"><a id="l04993" name="l04993"></a><span class="lineno"> 4993</span></div>
<div class="line"><a id="l05010" name="l05010"></a><span class="lineno"> 5010</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsEnabledCDARUpdate(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l05011" name="l05011"></a><span class="lineno"> 5011</span>{</div>
<div class="line"><a id="l05012" name="l05012"></a><span class="lineno"> 5012</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l05013" name="l05013"></a><span class="lineno"> 5013</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CLLR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8f8fa7294bddffb7db6df8d36db23d5c">DMA_CLLR_UDA</a>)</div>
<div class="line"><a id="l05014" name="l05014"></a><span class="lineno"> 5014</span>           == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8f8fa7294bddffb7db6df8d36db23d5c">DMA_CLLR_UDA</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05015" name="l05015"></a><span class="lineno"> 5015</span>}</div>
<div class="line"><a id="l05016" name="l05016"></a><span class="lineno"> 5016</span></div>
<div class="line"><a id="l05027" name="l05027"></a><span class="lineno"> 5027</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_EnableCTR3Update(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l05028" name="l05028"></a><span class="lineno"> 5028</span>{</div>
<div class="line"><a id="l05029" name="l05029"></a><span class="lineno"> 5029</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l05030" name="l05030"></a><span class="lineno"> 5030</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CLLR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf1b50a7fc74bf4e63a733c21fa8edfdf">DMA_CLLR_UT3</a>);</div>
<div class="line"><a id="l05031" name="l05031"></a><span class="lineno"> 5031</span>}</div>
<div class="line"><a id="l05032" name="l05032"></a><span class="lineno"> 5032</span></div>
<div class="line"><a id="l05043" name="l05043"></a><span class="lineno"> 5043</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_DisableCTR3Update(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l05044" name="l05044"></a><span class="lineno"> 5044</span>{</div>
<div class="line"><a id="l05045" name="l05045"></a><span class="lineno"> 5045</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l05046" name="l05046"></a><span class="lineno"> 5046</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CLLR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf1b50a7fc74bf4e63a733c21fa8edfdf">DMA_CLLR_UT3</a>);</div>
<div class="line"><a id="l05047" name="l05047"></a><span class="lineno"> 5047</span>}</div>
<div class="line"><a id="l05048" name="l05048"></a><span class="lineno"> 5048</span></div>
<div class="line"><a id="l05059" name="l05059"></a><span class="lineno"> 5059</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsEnabledCTR3Update(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l05060" name="l05060"></a><span class="lineno"> 5060</span>{</div>
<div class="line"><a id="l05061" name="l05061"></a><span class="lineno"> 5061</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l05062" name="l05062"></a><span class="lineno"> 5062</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CLLR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf1b50a7fc74bf4e63a733c21fa8edfdf">DMA_CLLR_UT3</a>)</div>
<div class="line"><a id="l05063" name="l05063"></a><span class="lineno"> 5063</span>           == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf1b50a7fc74bf4e63a733c21fa8edfdf">DMA_CLLR_UT3</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05064" name="l05064"></a><span class="lineno"> 5064</span>}</div>
<div class="line"><a id="l05065" name="l05065"></a><span class="lineno"> 5065</span></div>
<div class="line"><a id="l05076" name="l05076"></a><span class="lineno"> 5076</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_EnableCBR2Update(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l05077" name="l05077"></a><span class="lineno"> 5077</span>{</div>
<div class="line"><a id="l05078" name="l05078"></a><span class="lineno"> 5078</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l05079" name="l05079"></a><span class="lineno"> 5079</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CLLR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae492523f04b077a468fdf3ac198d0e87">DMA_CLLR_UB2</a>);</div>
<div class="line"><a id="l05080" name="l05080"></a><span class="lineno"> 5080</span>}</div>
<div class="line"><a id="l05081" name="l05081"></a><span class="lineno"> 5081</span></div>
<div class="line"><a id="l05092" name="l05092"></a><span class="lineno"> 5092</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_DisableCBR2Update(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l05093" name="l05093"></a><span class="lineno"> 5093</span>{</div>
<div class="line"><a id="l05094" name="l05094"></a><span class="lineno"> 5094</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l05095" name="l05095"></a><span class="lineno"> 5095</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CLLR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae492523f04b077a468fdf3ac198d0e87">DMA_CLLR_UB2</a>);</div>
<div class="line"><a id="l05096" name="l05096"></a><span class="lineno"> 5096</span>}</div>
<div class="line"><a id="l05097" name="l05097"></a><span class="lineno"> 5097</span></div>
<div class="line"><a id="l05108" name="l05108"></a><span class="lineno"> 5108</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsEnabledCBR2Update(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l05109" name="l05109"></a><span class="lineno"> 5109</span>{</div>
<div class="line"><a id="l05110" name="l05110"></a><span class="lineno"> 5110</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l05111" name="l05111"></a><span class="lineno"> 5111</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CLLR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae492523f04b077a468fdf3ac198d0e87">DMA_CLLR_UB2</a>)</div>
<div class="line"><a id="l05112" name="l05112"></a><span class="lineno"> 5112</span>           == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae492523f04b077a468fdf3ac198d0e87">DMA_CLLR_UB2</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05113" name="l05113"></a><span class="lineno"> 5113</span>}</div>
<div class="line"><a id="l05114" name="l05114"></a><span class="lineno"> 5114</span></div>
<div class="line"><a id="l05131" name="l05131"></a><span class="lineno"> 5131</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_EnableCLLRUpdate(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l05132" name="l05132"></a><span class="lineno"> 5132</span>{</div>
<div class="line"><a id="l05133" name="l05133"></a><span class="lineno"> 5133</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l05134" name="l05134"></a><span class="lineno"> 5134</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CLLR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf5263439bb0d85696e1808be2a5d9c32">DMA_CLLR_ULL</a>);</div>
<div class="line"><a id="l05135" name="l05135"></a><span class="lineno"> 5135</span>}</div>
<div class="line"><a id="l05136" name="l05136"></a><span class="lineno"> 5136</span></div>
<div class="line"><a id="l05153" name="l05153"></a><span class="lineno"> 5153</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_DisableCLLRUpdate(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l05154" name="l05154"></a><span class="lineno"> 5154</span>{</div>
<div class="line"><a id="l05155" name="l05155"></a><span class="lineno"> 5155</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l05156" name="l05156"></a><span class="lineno"> 5156</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CLLR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf5263439bb0d85696e1808be2a5d9c32">DMA_CLLR_ULL</a>);</div>
<div class="line"><a id="l05157" name="l05157"></a><span class="lineno"> 5157</span>}</div>
<div class="line"><a id="l05158" name="l05158"></a><span class="lineno"> 5158</span></div>
<div class="line"><a id="l05175" name="l05175"></a><span class="lineno"> 5175</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsEnabledCLLRUpdate(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l05176" name="l05176"></a><span class="lineno"> 5176</span>{</div>
<div class="line"><a id="l05177" name="l05177"></a><span class="lineno"> 5177</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l05178" name="l05178"></a><span class="lineno"> 5178</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CLLR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf5263439bb0d85696e1808be2a5d9c32">DMA_CLLR_ULL</a>)</div>
<div class="line"><a id="l05179" name="l05179"></a><span class="lineno"> 5179</span>           == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf5263439bb0d85696e1808be2a5d9c32">DMA_CLLR_ULL</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05180" name="l05180"></a><span class="lineno"> 5180</span>}</div>
<div class="line"><a id="l05181" name="l05181"></a><span class="lineno"> 5181</span></div>
<div class="line"><a id="l05199" name="l05199"></a><span class="lineno"> 5199</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetLinkedListAddrOffset(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel,</div>
<div class="line"><a id="l05200" name="l05200"></a><span class="lineno"> 5200</span>                                                    uint32_t  LinkedListAddrOffset)</div>
<div class="line"><a id="l05201" name="l05201"></a><span class="lineno"> 5201</span>{</div>
<div class="line"><a id="l05202" name="l05202"></a><span class="lineno"> 5202</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l05203" name="l05203"></a><span class="lineno"> 5203</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CLLR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga22d592d6f70ffff387edd401cc154b94">DMA_CLLR_LA</a>,</div>
<div class="line"><a id="l05204" name="l05204"></a><span class="lineno"> 5204</span>             (LinkedListAddrOffset &amp; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga22d592d6f70ffff387edd401cc154b94">DMA_CLLR_LA</a>));</div>
<div class="line"><a id="l05205" name="l05205"></a><span class="lineno"> 5205</span>}</div>
<div class="line"><a id="l05206" name="l05206"></a><span class="lineno"> 5206</span></div>
<div class="line"><a id="l05223" name="l05223"></a><span class="lineno"> 5223</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetLinkedListAddrOffset(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l05224" name="l05224"></a><span class="lineno"> 5224</span>{</div>
<div class="line"><a id="l05225" name="l05225"></a><span class="lineno"> 5225</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l05226" name="l05226"></a><span class="lineno"> 5226</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CLLR,</div>
<div class="line"><a id="l05227" name="l05227"></a><span class="lineno"> 5227</span>                   <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga22d592d6f70ffff387edd401cc154b94">DMA_CLLR_LA</a>) &gt;&gt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga54d0f1c8bd89c9fe892411a956ae067b">DMA_CLLR_LA_Pos</a>);</div>
<div class="line"><a id="l05228" name="l05228"></a><span class="lineno"> 5228</span>}</div>
<div class="line"><a id="l05229" name="l05229"></a><span class="lineno"> 5229</span></div>
<div class="line"><a id="l05245" name="l05245"></a><span class="lineno"> 5245</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetFIFOLevel(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l05246" name="l05246"></a><span class="lineno"> 5246</span>{</div>
<div class="line"><a id="l05247" name="l05247"></a><span class="lineno"> 5247</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l05248" name="l05248"></a><span class="lineno"> 5248</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CSR,</div>
<div class="line"><a id="l05249" name="l05249"></a><span class="lineno"> 5249</span>                   <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga92bebba0d5b3740e1524a51e95f77fa0">DMA_CSR_FIFOL</a>) &gt;&gt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6b1ef7e10a228230b574d4b914bb82a8">DMA_CSR_FIFOL_Pos</a>);</div>
<div class="line"><a id="l05250" name="l05250"></a><span class="lineno"> 5250</span>}</div>
<div class="line"><a id="l05251" name="l05251"></a><span class="lineno"> 5251</span> </div>
<div class="line"><a id="l05252" name="l05252"></a><span class="lineno"> 5252</span><span class="preprocessor">#if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l05269" name="l05269"></a><span class="lineno"> 5269</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_EnableChannelSecure(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l05270" name="l05270"></a><span class="lineno"> 5270</span>{</div>
<div class="line"><a id="l05271" name="l05271"></a><span class="lineno"> 5271</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gaf02167f064f76326d181f4456aa92647">SECCFGR</a>, (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8b32c346d0c09adf1334b6276300cdd8">DMA_SECCFGR_SEC0</a> &lt;&lt; (Channel &amp; 0x0000000FU)));</div>
<div class="line"><a id="l05272" name="l05272"></a><span class="lineno"> 5272</span>}</div>
<div class="line"><a id="l05273" name="l05273"></a><span class="lineno"> 5273</span></div>
<div class="line"><a id="l05290" name="l05290"></a><span class="lineno"> 5290</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_DisableChannelSecure(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l05291" name="l05291"></a><span class="lineno"> 5291</span>{</div>
<div class="line"><a id="l05292" name="l05292"></a><span class="lineno"> 5292</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gaf02167f064f76326d181f4456aa92647">SECCFGR</a>, (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8b32c346d0c09adf1334b6276300cdd8">DMA_SECCFGR_SEC0</a> &lt;&lt; (Channel &amp; 0x0000000FU)));</div>
<div class="line"><a id="l05293" name="l05293"></a><span class="lineno"> 5293</span>}</div>
<div class="line"><a id="l05294" name="l05294"></a><span class="lineno"> 5294</span><span class="preprocessor">#endif </span><span class="comment">/* (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l05295" name="l05295"></a><span class="lineno"> 5295</span> </div>
<div class="line"><a id="l05296" name="l05296"></a><span class="lineno"> 5296</span><span class="preprocessor">#if defined (DMA_SECCFGR_SEC0)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l05313" name="l05313"></a><span class="lineno"> 5313</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsEnabledChannelSecure(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l05314" name="l05314"></a><span class="lineno"> 5314</span>{</div>
<div class="line"><a id="l05315" name="l05315"></a><span class="lineno"> 5315</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gaf02167f064f76326d181f4456aa92647">SECCFGR</a>, (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8b32c346d0c09adf1334b6276300cdd8">DMA_SECCFGR_SEC0</a> &lt;&lt; (Channel &amp; 0x0000000FU)))</div>
<div class="line"><a id="l05316" name="l05316"></a><span class="lineno"> 5316</span>           == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8b32c346d0c09adf1334b6276300cdd8">DMA_SECCFGR_SEC0</a> &lt;&lt; (Channel &amp; 0x0000000FU))) ? 1UL : 0UL);</div>
<div class="line"><a id="l05317" name="l05317"></a><span class="lineno"> 5317</span>}</div>
<div class="line"><a id="l05318" name="l05318"></a><span class="lineno"> 5318</span><span class="preprocessor">#endif </span><span class="comment">/* DMA_SECCFGR_SEC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l05319" name="l05319"></a><span class="lineno"> 5319</span></div>
<div class="line"><a id="l05336" name="l05336"></a><span class="lineno"> 5336</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_EnableChannelPrivilege(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l05337" name="l05337"></a><span class="lineno"> 5337</span>{</div>
<div class="line"><a id="l05338" name="l05338"></a><span class="lineno"> 5338</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga311b9395f3f6b08c48dafdd22f3d1ee3">PRIVCFGR</a>, (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4fb9c798514feb17797795bf87a2f8db">DMA_PRIVCFGR_PRIV0</a> &lt;&lt; (Channel &amp; 0x0000000FU)));</div>
<div class="line"><a id="l05339" name="l05339"></a><span class="lineno"> 5339</span>}</div>
<div class="line"><a id="l05340" name="l05340"></a><span class="lineno"> 5340</span></div>
<div class="line"><a id="l05357" name="l05357"></a><span class="lineno"> 5357</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_DisableChannelPrivilege(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l05358" name="l05358"></a><span class="lineno"> 5358</span>{</div>
<div class="line"><a id="l05359" name="l05359"></a><span class="lineno"> 5359</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga311b9395f3f6b08c48dafdd22f3d1ee3">PRIVCFGR</a>, (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4fb9c798514feb17797795bf87a2f8db">DMA_PRIVCFGR_PRIV0</a> &lt;&lt; (Channel &amp; 0x0000000FU)));</div>
<div class="line"><a id="l05360" name="l05360"></a><span class="lineno"> 5360</span>}</div>
<div class="line"><a id="l05361" name="l05361"></a><span class="lineno"> 5361</span></div>
<div class="line"><a id="l05378" name="l05378"></a><span class="lineno"> 5378</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsEnabledChannelPrivilege(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l05379" name="l05379"></a><span class="lineno"> 5379</span>{</div>
<div class="line"><a id="l05380" name="l05380"></a><span class="lineno"> 5380</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga311b9395f3f6b08c48dafdd22f3d1ee3">PRIVCFGR</a>, (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4fb9c798514feb17797795bf87a2f8db">DMA_PRIVCFGR_PRIV0</a> &lt;&lt; (Channel &amp; 0x0000000FU)))</div>
<div class="line"><a id="l05381" name="l05381"></a><span class="lineno"> 5381</span>           == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4fb9c798514feb17797795bf87a2f8db">DMA_PRIVCFGR_PRIV0</a> &lt;&lt; (Channel &amp; 0x0000000FU))) ? 1UL : 0UL);</div>
<div class="line"><a id="l05382" name="l05382"></a><span class="lineno"> 5382</span>}</div>
<div class="line"><a id="l05383" name="l05383"></a><span class="lineno"> 5383</span> </div>
<div class="line"><a id="l05384" name="l05384"></a><span class="lineno"> 5384</span><span class="preprocessor">#if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l05401" name="l05401"></a><span class="lineno"> 5401</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_EnableChannelLockAttribute(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l05402" name="l05402"></a><span class="lineno"> 5402</span>{</div>
<div class="line"><a id="l05403" name="l05403"></a><span class="lineno"> 5403</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gaf28708479372d0271966ded96952e7e9">RCFGLOCKR</a>, (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab5cd4d6be041658efad38b10d1109036">DMA_RCFGLOCKR_LOCK0</a> &lt;&lt; (Channel &amp; 0x0000000FU)));</div>
<div class="line"><a id="l05404" name="l05404"></a><span class="lineno"> 5404</span>}</div>
<div class="line"><a id="l05405" name="l05405"></a><span class="lineno"> 5405</span><span class="preprocessor">#endif </span><span class="comment">/* (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l05406" name="l05406"></a><span class="lineno"> 5406</span> </div>
<div class="line"><a id="l05407" name="l05407"></a><span class="lineno"> 5407</span><span class="preprocessor">#if defined (DMA_RCFGLOCKR_LOCK0)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l05424" name="l05424"></a><span class="lineno"> 5424</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsEnabledChannelLockAttribute(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l05425" name="l05425"></a><span class="lineno"> 5425</span>{</div>
<div class="line"><a id="l05426" name="l05426"></a><span class="lineno"> 5426</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gaf28708479372d0271966ded96952e7e9">RCFGLOCKR</a>, (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab5cd4d6be041658efad38b10d1109036">DMA_RCFGLOCKR_LOCK0</a> &lt;&lt; (Channel &amp; 0x0000000FU)))</div>
<div class="line"><a id="l05427" name="l05427"></a><span class="lineno"> 5427</span>           == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab5cd4d6be041658efad38b10d1109036">DMA_RCFGLOCKR_LOCK0</a> &lt;&lt; (Channel &amp; 0x0000000FU))) ? 1UL : 0UL);</div>
<div class="line"><a id="l05428" name="l05428"></a><span class="lineno"> 5428</span>}</div>
<div class="line"><a id="l05429" name="l05429"></a><span class="lineno"> 5429</span> </div>
<div class="line"><a id="l05430" name="l05430"></a><span class="lineno"> 5430</span><span class="preprocessor">#endif </span><span class="comment">/* DMA_RCFGLOCKR_LOCK0 */</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l05434" name="l05434"></a><span class="lineno"> 5434</span></div>
<div class="line"><a id="l05438" name="l05438"></a><span class="lineno"> 5438</span></div>
<div class="line"><a id="l05455" name="l05455"></a><span class="lineno"> 5455</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_TO(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l05456" name="l05456"></a><span class="lineno"> 5456</span>{</div>
<div class="line"><a id="l05457" name="l05457"></a><span class="lineno"> 5457</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l05458" name="l05458"></a><span class="lineno"> 5458</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CFCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga68e266d2deb3763517d8725a7f5b6b88">DMA_CFCR_TOF</a>);</div>
<div class="line"><a id="l05459" name="l05459"></a><span class="lineno"> 5459</span>}</div>
<div class="line"><a id="l05460" name="l05460"></a><span class="lineno"> 5460</span></div>
<div class="line"><a id="l05477" name="l05477"></a><span class="lineno"> 5477</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_SUSP(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l05478" name="l05478"></a><span class="lineno"> 5478</span>{</div>
<div class="line"><a id="l05479" name="l05479"></a><span class="lineno"> 5479</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l05480" name="l05480"></a><span class="lineno"> 5480</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CFCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaaafb00ae65cd0ff98f4c1e4af782b158">DMA_CFCR_SUSPF</a>);</div>
<div class="line"><a id="l05481" name="l05481"></a><span class="lineno"> 5481</span>}</div>
<div class="line"><a id="l05482" name="l05482"></a><span class="lineno"> 5482</span></div>
<div class="line"><a id="l05499" name="l05499"></a><span class="lineno"> 5499</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_USE(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l05500" name="l05500"></a><span class="lineno"> 5500</span>{</div>
<div class="line"><a id="l05501" name="l05501"></a><span class="lineno"> 5501</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l05502" name="l05502"></a><span class="lineno"> 5502</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CFCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab1d88b01dcc492744177ff7b12238b72">DMA_CFCR_USEF</a>);</div>
<div class="line"><a id="l05503" name="l05503"></a><span class="lineno"> 5503</span>}</div>
<div class="line"><a id="l05504" name="l05504"></a><span class="lineno"> 5504</span></div>
<div class="line"><a id="l05521" name="l05521"></a><span class="lineno"> 5521</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_ULE(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l05522" name="l05522"></a><span class="lineno"> 5522</span>{</div>
<div class="line"><a id="l05523" name="l05523"></a><span class="lineno"> 5523</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l05524" name="l05524"></a><span class="lineno"> 5524</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CFCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa0b3885dc91b250d209cf8ec1b0b3cbd">DMA_CFCR_ULEF</a>);</div>
<div class="line"><a id="l05525" name="l05525"></a><span class="lineno"> 5525</span>}</div>
<div class="line"><a id="l05526" name="l05526"></a><span class="lineno"> 5526</span></div>
<div class="line"><a id="l05543" name="l05543"></a><span class="lineno"> 5543</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_DTE(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l05544" name="l05544"></a><span class="lineno"> 5544</span>{</div>
<div class="line"><a id="l05545" name="l05545"></a><span class="lineno"> 5545</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l05546" name="l05546"></a><span class="lineno"> 5546</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CFCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga461e4cf044f1a0a32e01fe7d3aef91e0">DMA_CFCR_DTEF</a>);</div>
<div class="line"><a id="l05547" name="l05547"></a><span class="lineno"> 5547</span>}</div>
<div class="line"><a id="l05548" name="l05548"></a><span class="lineno"> 5548</span></div>
<div class="line"><a id="l05565" name="l05565"></a><span class="lineno"> 5565</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_HT(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l05566" name="l05566"></a><span class="lineno"> 5566</span>{</div>
<div class="line"><a id="l05567" name="l05567"></a><span class="lineno"> 5567</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l05568" name="l05568"></a><span class="lineno"> 5568</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CFCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad6a9337c4e47b5daf4d72a435f096341">DMA_CFCR_HTF</a>);</div>
<div class="line"><a id="l05569" name="l05569"></a><span class="lineno"> 5569</span>}</div>
<div class="line"><a id="l05570" name="l05570"></a><span class="lineno"> 5570</span></div>
<div class="line"><a id="l05587" name="l05587"></a><span class="lineno"> 5587</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_TC(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l05588" name="l05588"></a><span class="lineno"> 5588</span>{</div>
<div class="line"><a id="l05589" name="l05589"></a><span class="lineno"> 5589</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l05590" name="l05590"></a><span class="lineno"> 5590</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CFCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga220c167ab919c7251c474c2a4dafaf36">DMA_CFCR_TCF</a>);</div>
<div class="line"><a id="l05591" name="l05591"></a><span class="lineno"> 5591</span>}</div>
<div class="line"><a id="l05592" name="l05592"></a><span class="lineno"> 5592</span></div>
<div class="line"><a id="l05609" name="l05609"></a><span class="lineno"> 5609</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_TO(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l05610" name="l05610"></a><span class="lineno"> 5610</span>{</div>
<div class="line"><a id="l05611" name="l05611"></a><span class="lineno"> 5611</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l05612" name="l05612"></a><span class="lineno"> 5612</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CSR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf0d0bac04096a9f1e706d20b21e71b02">DMA_CSR_TOF</a>)</div>
<div class="line"><a id="l05613" name="l05613"></a><span class="lineno"> 5613</span>           == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf0d0bac04096a9f1e706d20b21e71b02">DMA_CSR_TOF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05614" name="l05614"></a><span class="lineno"> 5614</span>}</div>
<div class="line"><a id="l05615" name="l05615"></a><span class="lineno"> 5615</span></div>
<div class="line"><a id="l05632" name="l05632"></a><span class="lineno"> 5632</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_SUSP(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l05633" name="l05633"></a><span class="lineno"> 5633</span>{</div>
<div class="line"><a id="l05634" name="l05634"></a><span class="lineno"> 5634</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l05635" name="l05635"></a><span class="lineno"> 5635</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CSR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaaecfd2a091545648adbdf6cc88ddaa02">DMA_CSR_SUSPF</a>)</div>
<div class="line"><a id="l05636" name="l05636"></a><span class="lineno"> 5636</span>           == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaaecfd2a091545648adbdf6cc88ddaa02">DMA_CSR_SUSPF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05637" name="l05637"></a><span class="lineno"> 5637</span>}</div>
<div class="line"><a id="l05638" name="l05638"></a><span class="lineno"> 5638</span></div>
<div class="line"><a id="l05655" name="l05655"></a><span class="lineno"> 5655</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_USE(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l05656" name="l05656"></a><span class="lineno"> 5656</span>{</div>
<div class="line"><a id="l05657" name="l05657"></a><span class="lineno"> 5657</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l05658" name="l05658"></a><span class="lineno"> 5658</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CSR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7d823cf18297b8ce10e56464d1dfe3ff">DMA_CSR_USEF</a>)</div>
<div class="line"><a id="l05659" name="l05659"></a><span class="lineno"> 5659</span>           == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7d823cf18297b8ce10e56464d1dfe3ff">DMA_CSR_USEF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05660" name="l05660"></a><span class="lineno"> 5660</span>}</div>
<div class="line"><a id="l05661" name="l05661"></a><span class="lineno"> 5661</span></div>
<div class="line"><a id="l05678" name="l05678"></a><span class="lineno"> 5678</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_ULE(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l05679" name="l05679"></a><span class="lineno"> 5679</span>{</div>
<div class="line"><a id="l05680" name="l05680"></a><span class="lineno"> 5680</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l05681" name="l05681"></a><span class="lineno"> 5681</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CSR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0d5d86610f1e3e051ff004f42bbe3bbb">DMA_CSR_ULEF</a>)</div>
<div class="line"><a id="l05682" name="l05682"></a><span class="lineno"> 5682</span>           == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0d5d86610f1e3e051ff004f42bbe3bbb">DMA_CSR_ULEF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05683" name="l05683"></a><span class="lineno"> 5683</span>}</div>
<div class="line"><a id="l05684" name="l05684"></a><span class="lineno"> 5684</span></div>
<div class="line"><a id="l05701" name="l05701"></a><span class="lineno"> 5701</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_DTE(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l05702" name="l05702"></a><span class="lineno"> 5702</span>{</div>
<div class="line"><a id="l05703" name="l05703"></a><span class="lineno"> 5703</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l05704" name="l05704"></a><span class="lineno"> 5704</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CSR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafb6388eec0067a90bb834585915a0575">DMA_CSR_DTEF</a>)</div>
<div class="line"><a id="l05705" name="l05705"></a><span class="lineno"> 5705</span>           == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafb6388eec0067a90bb834585915a0575">DMA_CSR_DTEF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05706" name="l05706"></a><span class="lineno"> 5706</span>}</div>
<div class="line"><a id="l05707" name="l05707"></a><span class="lineno"> 5707</span></div>
<div class="line"><a id="l05724" name="l05724"></a><span class="lineno"> 5724</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_HT(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l05725" name="l05725"></a><span class="lineno"> 5725</span>{</div>
<div class="line"><a id="l05726" name="l05726"></a><span class="lineno"> 5726</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l05727" name="l05727"></a><span class="lineno"> 5727</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CSR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0e3ffa2528c1043e1d691ccd31188702">DMA_CSR_HTF</a>)</div>
<div class="line"><a id="l05728" name="l05728"></a><span class="lineno"> 5728</span>           == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0e3ffa2528c1043e1d691ccd31188702">DMA_CSR_HTF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05729" name="l05729"></a><span class="lineno"> 5729</span>}</div>
<div class="line"><a id="l05730" name="l05730"></a><span class="lineno"> 5730</span></div>
<div class="line"><a id="l05747" name="l05747"></a><span class="lineno"> 5747</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_TC(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l05748" name="l05748"></a><span class="lineno"> 5748</span>{</div>
<div class="line"><a id="l05749" name="l05749"></a><span class="lineno"> 5749</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l05750" name="l05750"></a><span class="lineno"> 5750</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CSR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa1ddaa077cc322cef03d2ad4c29ee5cf">DMA_CSR_TCF</a>)</div>
<div class="line"><a id="l05751" name="l05751"></a><span class="lineno"> 5751</span>           == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa1ddaa077cc322cef03d2ad4c29ee5cf">DMA_CSR_TCF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05752" name="l05752"></a><span class="lineno"> 5752</span>}</div>
<div class="line"><a id="l05753" name="l05753"></a><span class="lineno"> 5753</span></div>
<div class="line"><a id="l05770" name="l05770"></a><span class="lineno"> 5770</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_IDLE(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l05771" name="l05771"></a><span class="lineno"> 5771</span>{</div>
<div class="line"><a id="l05772" name="l05772"></a><span class="lineno"> 5772</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l05773" name="l05773"></a><span class="lineno"> 5773</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CSR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae8acbcfed18f9accfe205ab5cbba1dc5">DMA_CSR_IDLEF</a>)</div>
<div class="line"><a id="l05774" name="l05774"></a><span class="lineno"> 5774</span>           == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae8acbcfed18f9accfe205ab5cbba1dc5">DMA_CSR_IDLEF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05775" name="l05775"></a><span class="lineno"> 5775</span>}</div>
<div class="line"><a id="l05776" name="l05776"></a><span class="lineno"> 5776</span></div>
<div class="line"><a id="l05793" name="l05793"></a><span class="lineno"> 5793</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_MIS(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l05794" name="l05794"></a><span class="lineno"> 5794</span>{</div>
<div class="line"><a id="l05795" name="l05795"></a><span class="lineno"> 5795</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga524e134cec519206cb41d0545e382978">MISR</a>, (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1fbd76fa095115704172e98066d1bb1b">DMA_MISR_MIS0</a> &lt;&lt; (Channel &amp; 0x0FU)))</div>
<div class="line"><a id="l05796" name="l05796"></a><span class="lineno"> 5796</span>           == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1fbd76fa095115704172e98066d1bb1b">DMA_MISR_MIS0</a> &lt;&lt; (Channel &amp; 0x0FU))) ? 1UL : 0UL);</div>
<div class="line"><a id="l05797" name="l05797"></a><span class="lineno"> 5797</span>}</div>
<div class="line"><a id="l05798" name="l05798"></a><span class="lineno"> 5798</span> </div>
<div class="line"><a id="l05799" name="l05799"></a><span class="lineno"> 5799</span><span class="preprocessor">#if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l05816" name="l05816"></a><span class="lineno"> 5816</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_SMIS(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l05817" name="l05817"></a><span class="lineno"> 5817</span>{</div>
<div class="line"><a id="l05818" name="l05818"></a><span class="lineno"> 5818</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gadbb4b1b9401a4c7cff62b2c0e0af9cd3">SMISR</a>, (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8bd4ae1cc120fa35682daa9044e78727">DMA_SMISR_MIS0</a> &lt;&lt; (Channel &amp; 0x0000000FU)))</div>
<div class="line"><a id="l05819" name="l05819"></a><span class="lineno"> 5819</span>           == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8bd4ae1cc120fa35682daa9044e78727">DMA_SMISR_MIS0</a> &lt;&lt; (Channel &amp; 0x0000000FU))) ? 1UL : 0UL);</div>
<div class="line"><a id="l05820" name="l05820"></a><span class="lineno"> 5820</span>}</div>
<div class="line"><a id="l05821" name="l05821"></a><span class="lineno"> 5821</span><span class="preprocessor">#endif </span><span class="comment">/* (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U) */</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l05825" name="l05825"></a><span class="lineno"> 5825</span></div>
<div class="line"><a id="l05829" name="l05829"></a><span class="lineno"> 5829</span></div>
<div class="line"><a id="l05846" name="l05846"></a><span class="lineno"> 5846</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_EnableIT_TO(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l05847" name="l05847"></a><span class="lineno"> 5847</span>{</div>
<div class="line"><a id="l05848" name="l05848"></a><span class="lineno"> 5848</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l05849" name="l05849"></a><span class="lineno"> 5849</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabbf0fa0011a922edddd546406e0d5abb">DMA_CCR_TOIE</a>);</div>
<div class="line"><a id="l05850" name="l05850"></a><span class="lineno"> 5850</span>}</div>
<div class="line"><a id="l05851" name="l05851"></a><span class="lineno"> 5851</span></div>
<div class="line"><a id="l05868" name="l05868"></a><span class="lineno"> 5868</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_EnableIT_SUSP(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l05869" name="l05869"></a><span class="lineno"> 5869</span>{</div>
<div class="line"><a id="l05870" name="l05870"></a><span class="lineno"> 5870</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l05871" name="l05871"></a><span class="lineno"> 5871</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1ac060b99bf536fab08af11da74cdd6a">DMA_CCR_SUSPIE</a>);</div>
<div class="line"><a id="l05872" name="l05872"></a><span class="lineno"> 5872</span>}</div>
<div class="line"><a id="l05873" name="l05873"></a><span class="lineno"> 5873</span></div>
<div class="line"><a id="l05890" name="l05890"></a><span class="lineno"> 5890</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_EnableIT_USE(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l05891" name="l05891"></a><span class="lineno"> 5891</span>{</div>
<div class="line"><a id="l05892" name="l05892"></a><span class="lineno"> 5892</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l05893" name="l05893"></a><span class="lineno"> 5893</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8d7b128160e3845a7548d663ad1ad3b2">DMA_CCR_USEIE</a>);</div>
<div class="line"><a id="l05894" name="l05894"></a><span class="lineno"> 5894</span>}</div>
<div class="line"><a id="l05895" name="l05895"></a><span class="lineno"> 5895</span></div>
<div class="line"><a id="l05912" name="l05912"></a><span class="lineno"> 5912</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_EnableIT_ULE(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l05913" name="l05913"></a><span class="lineno"> 5913</span>{</div>
<div class="line"><a id="l05914" name="l05914"></a><span class="lineno"> 5914</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l05915" name="l05915"></a><span class="lineno"> 5915</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab00bc72b297f3766164066dcf0b4c224">DMA_CCR_ULEIE</a>);</div>
<div class="line"><a id="l05916" name="l05916"></a><span class="lineno"> 5916</span>}</div>
<div class="line"><a id="l05917" name="l05917"></a><span class="lineno"> 5917</span></div>
<div class="line"><a id="l05934" name="l05934"></a><span class="lineno"> 5934</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_EnableIT_DTE(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l05935" name="l05935"></a><span class="lineno"> 5935</span>{</div>
<div class="line"><a id="l05936" name="l05936"></a><span class="lineno"> 5936</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l05937" name="l05937"></a><span class="lineno"> 5937</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1b96d30f0b3cbf2d5df92bd981c296f3">DMA_CCR_DTEIE</a>);</div>
<div class="line"><a id="l05938" name="l05938"></a><span class="lineno"> 5938</span>}</div>
<div class="line"><a id="l05939" name="l05939"></a><span class="lineno"> 5939</span></div>
<div class="line"><a id="l05956" name="l05956"></a><span class="lineno"> 5956</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_EnableIT_HT(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l05957" name="l05957"></a><span class="lineno"> 5957</span>{</div>
<div class="line"><a id="l05958" name="l05958"></a><span class="lineno"> 5958</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l05959" name="l05959"></a><span class="lineno"> 5959</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0f0fae31377ab1d33e36cead97b1811b">DMA_CCR_HTIE</a>);</div>
<div class="line"><a id="l05960" name="l05960"></a><span class="lineno"> 5960</span>}</div>
<div class="line"><a id="l05961" name="l05961"></a><span class="lineno"> 5961</span></div>
<div class="line"><a id="l05978" name="l05978"></a><span class="lineno"> 5978</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_EnableIT_TC(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l05979" name="l05979"></a><span class="lineno"> 5979</span>{</div>
<div class="line"><a id="l05980" name="l05980"></a><span class="lineno"> 5980</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l05981" name="l05981"></a><span class="lineno"> 5981</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaaba9cd82cab0cca23de038e946f81c6a">DMA_CCR_TCIE</a>);</div>
<div class="line"><a id="l05982" name="l05982"></a><span class="lineno"> 5982</span>}</div>
<div class="line"><a id="l05983" name="l05983"></a><span class="lineno"> 5983</span></div>
<div class="line"><a id="l06000" name="l06000"></a><span class="lineno"> 6000</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_DisableIT_TO(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l06001" name="l06001"></a><span class="lineno"> 6001</span>{</div>
<div class="line"><a id="l06002" name="l06002"></a><span class="lineno"> 6002</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l06003" name="l06003"></a><span class="lineno"> 6003</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabbf0fa0011a922edddd546406e0d5abb">DMA_CCR_TOIE</a>);</div>
<div class="line"><a id="l06004" name="l06004"></a><span class="lineno"> 6004</span>}</div>
<div class="line"><a id="l06005" name="l06005"></a><span class="lineno"> 6005</span></div>
<div class="line"><a id="l06022" name="l06022"></a><span class="lineno"> 6022</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_DisableIT_SUSP(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l06023" name="l06023"></a><span class="lineno"> 6023</span>{</div>
<div class="line"><a id="l06024" name="l06024"></a><span class="lineno"> 6024</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l06025" name="l06025"></a><span class="lineno"> 6025</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1ac060b99bf536fab08af11da74cdd6a">DMA_CCR_SUSPIE</a>);</div>
<div class="line"><a id="l06026" name="l06026"></a><span class="lineno"> 6026</span>}</div>
<div class="line"><a id="l06027" name="l06027"></a><span class="lineno"> 6027</span></div>
<div class="line"><a id="l06044" name="l06044"></a><span class="lineno"> 6044</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_DisableIT_USE(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l06045" name="l06045"></a><span class="lineno"> 6045</span>{</div>
<div class="line"><a id="l06046" name="l06046"></a><span class="lineno"> 6046</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l06047" name="l06047"></a><span class="lineno"> 6047</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8d7b128160e3845a7548d663ad1ad3b2">DMA_CCR_USEIE</a>);</div>
<div class="line"><a id="l06048" name="l06048"></a><span class="lineno"> 6048</span>}</div>
<div class="line"><a id="l06049" name="l06049"></a><span class="lineno"> 6049</span></div>
<div class="line"><a id="l06066" name="l06066"></a><span class="lineno"> 6066</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_DisableIT_ULE(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l06067" name="l06067"></a><span class="lineno"> 6067</span>{</div>
<div class="line"><a id="l06068" name="l06068"></a><span class="lineno"> 6068</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l06069" name="l06069"></a><span class="lineno"> 6069</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab00bc72b297f3766164066dcf0b4c224">DMA_CCR_ULEIE</a>);</div>
<div class="line"><a id="l06070" name="l06070"></a><span class="lineno"> 6070</span>}</div>
<div class="line"><a id="l06071" name="l06071"></a><span class="lineno"> 6071</span></div>
<div class="line"><a id="l06088" name="l06088"></a><span class="lineno"> 6088</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_DisableIT_DTE(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l06089" name="l06089"></a><span class="lineno"> 6089</span>{</div>
<div class="line"><a id="l06090" name="l06090"></a><span class="lineno"> 6090</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l06091" name="l06091"></a><span class="lineno"> 6091</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1b96d30f0b3cbf2d5df92bd981c296f3">DMA_CCR_DTEIE</a>);</div>
<div class="line"><a id="l06092" name="l06092"></a><span class="lineno"> 6092</span>}</div>
<div class="line"><a id="l06093" name="l06093"></a><span class="lineno"> 6093</span></div>
<div class="line"><a id="l06110" name="l06110"></a><span class="lineno"> 6110</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_DisableIT_HT(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l06111" name="l06111"></a><span class="lineno"> 6111</span>{</div>
<div class="line"><a id="l06112" name="l06112"></a><span class="lineno"> 6112</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l06113" name="l06113"></a><span class="lineno"> 6113</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0f0fae31377ab1d33e36cead97b1811b">DMA_CCR_HTIE</a>);</div>
<div class="line"><a id="l06114" name="l06114"></a><span class="lineno"> 6114</span>}</div>
<div class="line"><a id="l06115" name="l06115"></a><span class="lineno"> 6115</span></div>
<div class="line"><a id="l06132" name="l06132"></a><span class="lineno"> 6132</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_DisableIT_TC(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l06133" name="l06133"></a><span class="lineno"> 6133</span>{</div>
<div class="line"><a id="l06134" name="l06134"></a><span class="lineno"> 6134</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l06135" name="l06135"></a><span class="lineno"> 6135</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaaba9cd82cab0cca23de038e946f81c6a">DMA_CCR_TCIE</a>);</div>
<div class="line"><a id="l06136" name="l06136"></a><span class="lineno"> 6136</span>}</div>
<div class="line"><a id="l06137" name="l06137"></a><span class="lineno"> 6137</span></div>
<div class="line"><a id="l06154" name="l06154"></a><span class="lineno"> 6154</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsEnabledIT_TO(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l06155" name="l06155"></a><span class="lineno"> 6155</span>{</div>
<div class="line"><a id="l06156" name="l06156"></a><span class="lineno"> 6156</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l06157" name="l06157"></a><span class="lineno"> 6157</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabbf0fa0011a922edddd546406e0d5abb">DMA_CCR_TOIE</a>)</div>
<div class="line"><a id="l06158" name="l06158"></a><span class="lineno"> 6158</span>           == <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabbf0fa0011a922edddd546406e0d5abb">DMA_CCR_TOIE</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l06159" name="l06159"></a><span class="lineno"> 6159</span>}</div>
<div class="line"><a id="l06160" name="l06160"></a><span class="lineno"> 6160</span></div>
<div class="line"><a id="l06177" name="l06177"></a><span class="lineno"> 6177</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsEnabledIT_SUSP(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l06178" name="l06178"></a><span class="lineno"> 6178</span>{</div>
<div class="line"><a id="l06179" name="l06179"></a><span class="lineno"> 6179</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l06180" name="l06180"></a><span class="lineno"> 6180</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1ac060b99bf536fab08af11da74cdd6a">DMA_CCR_SUSPIE</a>)</div>
<div class="line"><a id="l06181" name="l06181"></a><span class="lineno"> 6181</span>           == <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1ac060b99bf536fab08af11da74cdd6a">DMA_CCR_SUSPIE</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l06182" name="l06182"></a><span class="lineno"> 6182</span>}</div>
<div class="line"><a id="l06183" name="l06183"></a><span class="lineno"> 6183</span></div>
<div class="line"><a id="l06200" name="l06200"></a><span class="lineno"> 6200</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsEnabledIT_USE(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l06201" name="l06201"></a><span class="lineno"> 6201</span>{</div>
<div class="line"><a id="l06202" name="l06202"></a><span class="lineno"> 6202</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l06203" name="l06203"></a><span class="lineno"> 6203</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8d7b128160e3845a7548d663ad1ad3b2">DMA_CCR_USEIE</a>)</div>
<div class="line"><a id="l06204" name="l06204"></a><span class="lineno"> 6204</span>           == <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8d7b128160e3845a7548d663ad1ad3b2">DMA_CCR_USEIE</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l06205" name="l06205"></a><span class="lineno"> 6205</span>}</div>
<div class="line"><a id="l06206" name="l06206"></a><span class="lineno"> 6206</span></div>
<div class="line"><a id="l06223" name="l06223"></a><span class="lineno"> 6223</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsEnabledIT_ULE(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l06224" name="l06224"></a><span class="lineno"> 6224</span>{</div>
<div class="line"><a id="l06225" name="l06225"></a><span class="lineno"> 6225</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l06226" name="l06226"></a><span class="lineno"> 6226</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab00bc72b297f3766164066dcf0b4c224">DMA_CCR_ULEIE</a>)</div>
<div class="line"><a id="l06227" name="l06227"></a><span class="lineno"> 6227</span>           == <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab00bc72b297f3766164066dcf0b4c224">DMA_CCR_ULEIE</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l06228" name="l06228"></a><span class="lineno"> 6228</span>}</div>
<div class="line"><a id="l06229" name="l06229"></a><span class="lineno"> 6229</span></div>
<div class="line"><a id="l06246" name="l06246"></a><span class="lineno"> 6246</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsEnabledIT_DTE(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l06247" name="l06247"></a><span class="lineno"> 6247</span>{</div>
<div class="line"><a id="l06248" name="l06248"></a><span class="lineno"> 6248</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l06249" name="l06249"></a><span class="lineno"> 6249</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1b96d30f0b3cbf2d5df92bd981c296f3">DMA_CCR_DTEIE</a>)</div>
<div class="line"><a id="l06250" name="l06250"></a><span class="lineno"> 6250</span>           == <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1b96d30f0b3cbf2d5df92bd981c296f3">DMA_CCR_DTEIE</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l06251" name="l06251"></a><span class="lineno"> 6251</span>}</div>
<div class="line"><a id="l06252" name="l06252"></a><span class="lineno"> 6252</span></div>
<div class="line"><a id="l06269" name="l06269"></a><span class="lineno"> 6269</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsEnabledIT_HT(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l06270" name="l06270"></a><span class="lineno"> 6270</span>{</div>
<div class="line"><a id="l06271" name="l06271"></a><span class="lineno"> 6271</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l06272" name="l06272"></a><span class="lineno"> 6272</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0f0fae31377ab1d33e36cead97b1811b">DMA_CCR_HTIE</a>)</div>
<div class="line"><a id="l06273" name="l06273"></a><span class="lineno"> 6273</span>           == <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0f0fae31377ab1d33e36cead97b1811b">DMA_CCR_HTIE</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l06274" name="l06274"></a><span class="lineno"> 6274</span>}</div>
<div class="line"><a id="l06275" name="l06275"></a><span class="lineno"> 6275</span></div>
<div class="line"><a id="l06292" name="l06292"></a><span class="lineno"> 6292</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsEnabledIT_TC(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l06293" name="l06293"></a><span class="lineno"> 6293</span>{</div>
<div class="line"><a id="l06294" name="l06294"></a><span class="lineno"> 6294</span>  uint32_t dma_base_addr = (uint32_t)DMAx;</div>
<div class="line"><a id="l06295" name="l06295"></a><span class="lineno"> 6295</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))-&gt;CCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaaba9cd82cab0cca23de038e946f81c6a">DMA_CCR_TCIE</a>)</div>
<div class="line"><a id="l06296" name="l06296"></a><span class="lineno"> 6296</span>           == <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaaba9cd82cab0cca23de038e946f81c6a">DMA_CCR_TCIE</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l06297" name="l06297"></a><span class="lineno"> 6297</span>}</div>
<div class="line"><a id="l06301" name="l06301"></a><span class="lineno"> 6301</span> </div>
<div class="line"><a id="l06302" name="l06302"></a><span class="lineno"> 6302</span><span class="preprocessor">#if defined (USE_FULL_LL_DRIVER)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l06306" name="l06306"></a><span class="lineno"> 6306</span>uint32_t LL_DMA_Init(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, LL_DMA_InitTypeDef *DMA_InitStruct);</div>
<div class="line"><a id="l06307" name="l06307"></a><span class="lineno"> 6307</span>uint32_t LL_DMA_DeInit(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel);</div>
<div class="line"><a id="l06308" name="l06308"></a><span class="lineno"> 6308</span> </div>
<div class="line"><a id="l06309" name="l06309"></a><span class="lineno"> 6309</span><span class="keywordtype">void</span>     LL_DMA_StructInit(LL_DMA_InitTypeDef *DMA_InitStruct);</div>
<div class="line"><a id="l06310" name="l06310"></a><span class="lineno"> 6310</span><span class="keywordtype">void</span>     LL_DMA_ListStructInit(LL_DMA_InitLinkedListTypeDef *DMA_InitLinkedListStruct);</div>
<div class="line"><a id="l06311" name="l06311"></a><span class="lineno"> 6311</span><span class="keywordtype">void</span>     LL_DMA_NodeStructInit(LL_DMA_InitNodeTypeDef *DMA_InitNodeStruct);</div>
<div class="line"><a id="l06312" name="l06312"></a><span class="lineno"> 6312</span> </div>
<div class="line"><a id="l06313" name="l06313"></a><span class="lineno"> 6313</span>uint32_t LL_DMA_List_Init(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel,</div>
<div class="line"><a id="l06314" name="l06314"></a><span class="lineno"> 6314</span>                          LL_DMA_InitLinkedListTypeDef *DMA_InitLinkedListStruct);</div>
<div class="line"><a id="l06315" name="l06315"></a><span class="lineno"> 6315</span>uint32_t LL_DMA_List_DeInit(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Channel);</div>
<div class="line"><a id="l06316" name="l06316"></a><span class="lineno"> 6316</span> </div>
<div class="line"><a id="l06317" name="l06317"></a><span class="lineno"> 6317</span>uint32_t LL_DMA_CreateLinkNode(LL_DMA_InitNodeTypeDef *DMA_InitNodeStruct, LL_DMA_LinkNodeTypeDef *pNode);</div>
<div class="line"><a id="l06318" name="l06318"></a><span class="lineno"> 6318</span><span class="keywordtype">void</span>     LL_DMA_ConnectLinkNode(LL_DMA_LinkNodeTypeDef *pPrevLinkNode, uint32_t PrevNodeCLLRIdx,</div>
<div class="line"><a id="l06319" name="l06319"></a><span class="lineno"> 6319</span>                                LL_DMA_LinkNodeTypeDef *pNewLinkNode, uint32_t NewNodeCLLRIdx);</div>
<div class="line"><a id="l06320" name="l06320"></a><span class="lineno"> 6320</span><span class="keywordtype">void</span>     LL_DMA_DisconnectNextLinkNode(LL_DMA_LinkNodeTypeDef *pLinkNode, uint32_t LinkNodeCLLRIdx);</div>
<div class="line"><a id="l06324" name="l06324"></a><span class="lineno"> 6324</span><span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l06325" name="l06325"></a><span class="lineno"> 6325</span></div>
<div class="line"><a id="l06329" name="l06329"></a><span class="lineno"> 6329</span></div>
<div class="line"><a id="l06333" name="l06333"></a><span class="lineno"> 6333</span> </div>
<div class="line"><a id="l06334" name="l06334"></a><span class="lineno"> 6334</span><span class="preprocessor">#endif </span><span class="comment">/* GPDMA1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l06335" name="l06335"></a><span class="lineno"> 6335</span></div>
<div class="line"><a id="l06339" name="l06339"></a><span class="lineno"> 6339</span> </div>
<div class="line"><a id="l06340" name="l06340"></a><span class="lineno"> 6340</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l06341" name="l06341"></a><span class="lineno"> 6341</span>}</div>
<div class="line"><a id="l06342" name="l06342"></a><span class="lineno"> 6342</span><span class="preprocessor">#endif </span><span class="comment">/* __cplusplus */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l06343" name="l06343"></a><span class="lineno"> 6343</span> </div>
<div class="line"><a id="l06344" name="l06344"></a><span class="lineno"> 6344</span><span class="preprocessor">#endif </span><span class="comment">/* STM32H5xx_LL_DMA_H */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l06345" name="l06345"></a><span class="lineno"> 6345</span> </div>
<div class="ttc" id="acmsis__armcc_8h_html_aba87361bfad2ae52cfe2f40c1a1dbf9c"><div class="ttname"><a href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a></div><div class="ttdeci">#define __STATIC_INLINE</div><div class="ttdef"><b>Definition</b> <a href="cmsis__armcc_8h_source.html#l00064">cmsis_armcc.h:64</a></div></div>
<div class="ttc" id="acore__armv81mml_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition</b> <a href="core__armv81mml_8h_source.html#l00290">core_armv81mml.h:290</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga133aae6fc0d41bffab39ab223a7001de"><div class="ttname"><a href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a></div><div class="ttdeci">#define CLEAR_BIT(REG, BIT)</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx_8h_source.html#l00155">stm32h5xx.h:155</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga26474f43799fbade9cf300e21dd3a91a"><div class="ttname"><a href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a></div><div class="ttdeci">#define SET_BIT(REG, BIT)</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx_8h_source.html#l00153">stm32h5xx.h:153</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga32f78bffcaf6d13023dcd7f05e0c4d57"><div class="ttname"><a href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a></div><div class="ttdeci">#define WRITE_REG(REG, VAL)</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx_8h_source.html#l00161">stm32h5xx.h:161</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga6553c99f510c3bab8cc0a91602053247"><div class="ttname"><a href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a></div><div class="ttdeci">#define MODIFY_REG(REG, CLEARMASK, SETMASK)</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx_8h_source.html#l00165">stm32h5xx.h:165</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga822bb1bb9710d5f2fa6396b84e583c33"><div class="ttname"><a href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a></div><div class="ttdeci">#define READ_BIT(REG, BIT)</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx_8h_source.html#l00157">stm32h5xx.h:157</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_gae7f188a4d26c9e713a48414783421071"><div class="ttname"><a href="group___exported__macros.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a></div><div class="ttdeci">#define READ_REG(REG)</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx_8h_source.html#l00163">stm32h5xx.h:163</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h563xx_html_ga311b9395f3f6b08c48dafdd22f3d1ee3"><div class="ttname"><a href="group___s_t_m32_h563xx.html#ga311b9395f3f6b08c48dafdd22f3d1ee3">DMA_TypeDef::PRIVCFGR</a></div><div class="ttdeci">__IO uint32_t PRIVCFGR</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l00481">stm32h563xx.h:481</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h563xx_html_ga524e134cec519206cb41d0545e382978"><div class="ttname"><a href="group___s_t_m32_h563xx.html#ga524e134cec519206cb41d0545e382978">DMA_TypeDef::MISR</a></div><div class="ttdeci">__IO uint32_t MISR</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l00483">stm32h563xx.h:483</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h563xx_html_gadbb4b1b9401a4c7cff62b2c0e0af9cd3"><div class="ttname"><a href="group___s_t_m32_h563xx.html#gadbb4b1b9401a4c7cff62b2c0e0af9cd3">DMA_TypeDef::SMISR</a></div><div class="ttdeci">__IO uint32_t SMISR</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l00484">stm32h563xx.h:484</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h563xx_html_gaf02167f064f76326d181f4456aa92647"><div class="ttname"><a href="group___s_t_m32_h563xx.html#gaf02167f064f76326d181f4456aa92647">DMA_TypeDef::SECCFGR</a></div><div class="ttdeci">__IO uint32_t SECCFGR</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l00480">stm32h563xx.h:480</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h563xx_html_gaf28708479372d0271966ded96952e7e9"><div class="ttname"><a href="group___s_t_m32_h563xx.html#gaf28708479372d0271966ded96952e7e9">DMA_TypeDef::RCFGLOCKR</a></div><div class="ttdeci">__IO uint32_t RCFGLOCKR</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l00482">stm32h563xx.h:482</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga00ef5c3d21320dee835c45326081e8d5"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga00ef5c3d21320dee835c45326081e8d5">DMA_CBR1_BNDT</a></div><div class="ttdeci">#define DMA_CBR1_BNDT</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07830">stm32h563xx.h:7830</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga0d5d86610f1e3e051ff004f42bbe3bbb"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0d5d86610f1e3e051ff004f42bbe3bbb">DMA_CSR_ULEF</a></div><div class="ttdeci">#define DMA_CSR_ULEF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07685">stm32h563xx.h:7685</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga0dcd5fa566b5352f765975a913bb1d46"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0dcd5fa566b5352f765975a913bb1d46">DMA_CTR1_PAM</a></div><div class="ttdeci">#define DMA_CTR1_PAM</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07756">stm32h563xx.h:7756</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga0e3ffa2528c1043e1d691ccd31188702"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0e3ffa2528c1043e1d691ccd31188702">DMA_CSR_HTF</a></div><div class="ttdeci">#define DMA_CSR_HTF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07679">stm32h563xx.h:7679</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga0f0fae31377ab1d33e36cead97b1811b"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0f0fae31377ab1d33e36cead97b1811b">DMA_CCR_HTIE</a></div><div class="ttdeci">#define DMA_CCR_HTIE</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07714">stm32h563xx.h:7714</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga133e320b350eb5451b9154f3f1b30d16"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga133e320b350eb5451b9154f3f1b30d16">DMA_CCR_PRIO</a></div><div class="ttdeci">#define DMA_CCR_PRIO</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07738">stm32h563xx.h:7738</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga13a763367571fd296025207580a44777"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga13a763367571fd296025207580a44777">DMA_CTR1_DINC</a></div><div class="ttdeci">#define DMA_CTR1_DINC</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07775">stm32h563xx.h:7775</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga1487ffa90f1beccf9c6a7a6c905310de"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1487ffa90f1beccf9c6a7a6c905310de">DMA_CTR1_DHX</a></div><div class="ttdeci">#define DMA_CTR1_DHX</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07784">stm32h563xx.h:7784</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga1753ffea4a1b931e560a4bd6f708cecf"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1753ffea4a1b931e560a4bd6f708cecf">DMA_CTR2_TRIGSEL</a></div><div class="ttdeci">#define DMA_CTR2_TRIGSEL</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07815">stm32h563xx.h:7815</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga18ed0ee891122f7a1290ac1287defe60"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga18ed0ee891122f7a1290ac1287defe60">DMA_CTR1_DBX</a></div><div class="ttdeci">#define DMA_CTR1_DBX</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07781">stm32h563xx.h:7781</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga1918861516003f8fa4d378166780380f"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1918861516003f8fa4d378166780380f">DMA_CLBAR_LBA</a></div><div class="ttdeci">#define DMA_CLBAR_LBA</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07645">stm32h563xx.h:7645</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga1ac060b99bf536fab08af11da74cdd6a"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1ac060b99bf536fab08af11da74cdd6a">DMA_CCR_SUSPIE</a></div><div class="ttdeci">#define DMA_CCR_SUSPIE</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07726">stm32h563xx.h:7726</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga1b96d30f0b3cbf2d5df92bd981c296f3"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1b96d30f0b3cbf2d5df92bd981c296f3">DMA_CCR_DTEIE</a></div><div class="ttdeci">#define DMA_CCR_DTEIE</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07717">stm32h563xx.h:7717</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga1fbd76fa095115704172e98066d1bb1b"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1fbd76fa095115704172e98066d1bb1b">DMA_MISR_MIS0</a></div><div class="ttdeci">#define DMA_MISR_MIS0</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07593">stm32h563xx.h:7593</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga20a725b9f2ebd47b7bd4945cd1771ce3"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga20a725b9f2ebd47b7bd4945cd1771ce3">DMA_CTR1_SINC</a></div><div class="ttdeci">#define DMA_CTR1_SINC</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07750">stm32h563xx.h:7750</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga220bfb1ddf7add93c1742648c7325cc6"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga220bfb1ddf7add93c1742648c7325cc6">DMA_CBR1_BRDDEC</a></div><div class="ttdeci">#define DMA_CBR1_BRDDEC</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07845">stm32h563xx.h:7845</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga220c167ab919c7251c474c2a4dafaf36"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga220c167ab919c7251c474c2a4dafaf36">DMA_CFCR_TCF</a></div><div class="ttdeci">#define DMA_CFCR_TCF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07650">stm32h563xx.h:7650</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga2237142ecd5153f2ccc3de3aeada2200"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2237142ecd5153f2ccc3de3aeada2200">DMA_CCR_LSM</a></div><div class="ttdeci">#define DMA_CCR_LSM</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07732">stm32h563xx.h:7732</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga22d592d6f70ffff387edd401cc154b94"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga22d592d6f70ffff387edd401cc154b94">DMA_CLLR_LA</a></div><div class="ttdeci">#define DMA_CLLR_LA</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07876">stm32h563xx.h:7876</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga2acf349c8021cad85391cbe2470bb0de"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2acf349c8021cad85391cbe2470bb0de">DMA_CBR1_BRC</a></div><div class="ttdeci">#define DMA_CBR1_BRC</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07833">stm32h563xx.h:7833</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga3788a05ee47ea71596d8b6bf71c5973d"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3788a05ee47ea71596d8b6bf71c5973d">DMA_CTR2_TRIGPOL</a></div><div class="ttdeci">#define DMA_CTR2_TRIGPOL</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07818">stm32h563xx.h:7818</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga43137c8c20d0de07690928200f4143b9"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga43137c8c20d0de07690928200f4143b9">DMA_CLLR_UB1</a></div><div class="ttdeci">#define DMA_CLLR_UB1</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07894">stm32h563xx.h:7894</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga461e4cf044f1a0a32e01fe7d3aef91e0"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga461e4cf044f1a0a32e01fe7d3aef91e0">DMA_CFCR_DTEF</a></div><div class="ttdeci">#define DMA_CFCR_DTEF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07656">stm32h563xx.h:7656</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga486bf7fce5a484e71941719182cbf007"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga486bf7fce5a484e71941719182cbf007">DMA_CLLR_UT2</a></div><div class="ttdeci">#define DMA_CLLR_UT2</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07897">stm32h563xx.h:7897</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga4fb9c798514feb17797795bf87a2f8db"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4fb9c798514feb17797795bf87a2f8db">DMA_PRIVCFGR_PRIV0</a></div><div class="ttdeci">#define DMA_PRIVCFGR_PRIV0</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07541">stm32h563xx.h:7541</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga50274c8ae284f78631289b7f19826d3e"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga50274c8ae284f78631289b7f19826d3e">DMA_CCR_LAP</a></div><div class="ttdeci">#define DMA_CCR_LAP</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07735">stm32h563xx.h:7735</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga54d0f1c8bd89c9fe892411a956ae067b"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga54d0f1c8bd89c9fe892411a956ae067b">DMA_CLLR_LA_Pos</a></div><div class="ttdeci">#define DMA_CLLR_LA_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07874">stm32h563xx.h:7874</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga58fdde8c8bce2b4b28063dae2726ae3a"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga58fdde8c8bce2b4b28063dae2726ae3a">DMA_CTR2_TCEM</a></div><div class="ttdeci">#define DMA_CTR2_TCEM</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07823">stm32h563xx.h:7823</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga5a4150c07fe874d948de256c5f4099e6"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5a4150c07fe874d948de256c5f4099e6">DMA_CTR3_SAO</a></div><div class="ttdeci">#define DMA_CTR3_SAO</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07860">stm32h563xx.h:7860</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga63473628b60cef21f2ba57f519bc9e3c"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga63473628b60cef21f2ba57f519bc9e3c">DMA_CBR1_SDEC</a></div><div class="ttdeci">#define DMA_CBR1_SDEC</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07836">stm32h563xx.h:7836</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga68e266d2deb3763517d8725a7f5b6b88"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga68e266d2deb3763517d8725a7f5b6b88">DMA_CFCR_TOF</a></div><div class="ttdeci">#define DMA_CFCR_TOF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07668">stm32h563xx.h:7668</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga6b1ef7e10a228230b574d4b914bb82a8"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6b1ef7e10a228230b574d4b914bb82a8">DMA_CSR_FIFOL_Pos</a></div><div class="ttdeci">#define DMA_CSR_FIFOL_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07695">stm32h563xx.h:7695</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga6c5480db248419c671ad2cd4bca69556"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6c5480db248419c671ad2cd4bca69556">DMA_CTR1_DBL_1_Pos</a></div><div class="ttdeci">#define DMA_CTR1_DBL_1_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07776">stm32h563xx.h:7776</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga6cf60516fc54b2ca9360d39762d88899"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6cf60516fc54b2ca9360d39762d88899">DMA_CCR_RESET</a></div><div class="ttdeci">#define DMA_CCR_RESET</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07705">stm32h563xx.h:7705</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga6f6f4b13fd280314a142cd8d652fe87e"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6f6f4b13fd280314a142cd8d652fe87e">DMA_CTR3_DAO</a></div><div class="ttdeci">#define DMA_CTR3_DAO</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07863">stm32h563xx.h:7863</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga7164ebfc3ad5353e7be8e1cd520566e9"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7164ebfc3ad5353e7be8e1cd520566e9">DMA_CTR3_DAO_Pos</a></div><div class="ttdeci">#define DMA_CTR3_DAO_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07861">stm32h563xx.h:7861</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga73e26f717afcf912ac562343f77b0b3b"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga73e26f717afcf912ac562343f77b0b3b">DMA_CTR1_DAP</a></div><div class="ttdeci">#define DMA_CTR1_DAP</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07787">stm32h563xx.h:7787</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga788af51ec22363534a1efbdebc6d33a7"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga788af51ec22363534a1efbdebc6d33a7">DMA_CTR2_TRIGSEL_Pos</a></div><div class="ttdeci">#define DMA_CTR2_TRIGSEL_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07813">stm32h563xx.h:7813</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga79880a63ae1e3e86ddf2d313a1e779a2"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga79880a63ae1e3e86ddf2d313a1e779a2">DMA_CTR1_DBL_1</a></div><div class="ttdeci">#define DMA_CTR1_DBL_1</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07778">stm32h563xx.h:7778</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga7d823cf18297b8ce10e56464d1dfe3ff"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7d823cf18297b8ce10e56464d1dfe3ff">DMA_CSR_USEF</a></div><div class="ttdeci">#define DMA_CSR_USEF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07688">stm32h563xx.h:7688</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga7f840245dc82788ca8d3346cafa02c7a"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7f840245dc82788ca8d3346cafa02c7a">DMA_CTR2_TRIGM</a></div><div class="ttdeci">#define DMA_CTR2_TRIGM</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07810">stm32h563xx.h:7810</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga8b32c346d0c09adf1334b6276300cdd8"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8b32c346d0c09adf1334b6276300cdd8">DMA_SECCFGR_SEC0</a></div><div class="ttdeci">#define DMA_SECCFGR_SEC0</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07515">stm32h563xx.h:7515</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga8bd4ae1cc120fa35682daa9044e78727"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8bd4ae1cc120fa35682daa9044e78727">DMA_SMISR_MIS0</a></div><div class="ttdeci">#define DMA_SMISR_MIS0</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07619">stm32h563xx.h:7619</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga8d7b128160e3845a7548d663ad1ad3b2"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8d7b128160e3845a7548d663ad1ad3b2">DMA_CCR_USEIE</a></div><div class="ttdeci">#define DMA_CCR_USEIE</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07723">stm32h563xx.h:7723</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga8f578853f890f627493d04e72fcc1fb4"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8f578853f890f627493d04e72fcc1fb4">DMA_CTR2_BREQ</a></div><div class="ttdeci">#define DMA_CTR2_BREQ</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07804">stm32h563xx.h:7804</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga8f8fa7294bddffb7db6df8d36db23d5c"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8f8fa7294bddffb7db6df8d36db23d5c">DMA_CLLR_UDA</a></div><div class="ttdeci">#define DMA_CLLR_UDA</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07888">stm32h563xx.h:7888</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga907c5d285f31a9c23d366bceb0ca3d93"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga907c5d285f31a9c23d366bceb0ca3d93">DMA_CBR2_BRDAO</a></div><div class="ttdeci">#define DMA_CBR2_BRDAO</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07871">stm32h563xx.h:7871</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga9088cb1c1bf57499c36de90bb6a22cbd"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9088cb1c1bf57499c36de90bb6a22cbd">DMA_CBR1_BRSDEC</a></div><div class="ttdeci">#define DMA_CBR1_BRSDEC</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07842">stm32h563xx.h:7842</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga922b148473ccbaa25da62cdae60ad892"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga922b148473ccbaa25da62cdae60ad892">DMA_CTR1_SAP</a></div><div class="ttdeci">#define DMA_CTR1_SAP</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07764">stm32h563xx.h:7764</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga92bebba0d5b3740e1524a51e95f77fa0"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga92bebba0d5b3740e1524a51e95f77fa0">DMA_CSR_FIFOL</a></div><div class="ttdeci">#define DMA_CSR_FIFOL</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07697">stm32h563xx.h:7697</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga95871200c5bfe83d98dc0b128aff3dda"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga95871200c5bfe83d98dc0b128aff3dda">DMA_CTR2_DREQ</a></div><div class="ttdeci">#define DMA_CTR2_DREQ</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07801">stm32h563xx.h:7801</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga95963911fc323639202931389d3e7fea"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga95963911fc323639202931389d3e7fea">DMA_CTR1_DDW_LOG2</a></div><div class="ttdeci">#define DMA_CTR1_DDW_LOG2</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07770">stm32h563xx.h:7770</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga9b7b37adf8c15e2726e7ebaafe4a9600"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9b7b37adf8c15e2726e7ebaafe4a9600">DMA_CTR1_SDW_LOG2</a></div><div class="ttdeci">#define DMA_CTR1_SDW_LOG2</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07745">stm32h563xx.h:7745</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaa0b3885dc91b250d209cf8ec1b0b3cbd"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa0b3885dc91b250d209cf8ec1b0b3cbd">DMA_CFCR_ULEF</a></div><div class="ttdeci">#define DMA_CFCR_ULEF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07659">stm32h563xx.h:7659</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaa1ddaa077cc322cef03d2ad4c29ee5cf"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa1ddaa077cc322cef03d2ad4c29ee5cf">DMA_CSR_TCF</a></div><div class="ttdeci">#define DMA_CSR_TCF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07676">stm32h563xx.h:7676</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaaa65da811144a7731c707a06304f9267"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaaa65da811144a7731c707a06304f9267">DMA_CTR1_SSEC</a></div><div class="ttdeci">#define DMA_CTR1_SSEC</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07767">stm32h563xx.h:7767</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaaafb00ae65cd0ff98f4c1e4af782b158"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaaafb00ae65cd0ff98f4c1e4af782b158">DMA_CFCR_SUSPF</a></div><div class="ttdeci">#define DMA_CFCR_SUSPF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07665">stm32h563xx.h:7665</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaaba9cd82cab0cca23de038e946f81c6a"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaaba9cd82cab0cca23de038e946f81c6a">DMA_CCR_TCIE</a></div><div class="ttdeci">#define DMA_CCR_TCIE</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07711">stm32h563xx.h:7711</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaaecfd2a091545648adbdf6cc88ddaa02"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaaecfd2a091545648adbdf6cc88ddaa02">DMA_CSR_SUSPF</a></div><div class="ttdeci">#define DMA_CSR_SUSPF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07691">stm32h563xx.h:7691</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaaf5b5efb05532c19cdc38dd02e80ef86"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaaf5b5efb05532c19cdc38dd02e80ef86">DMA_CTR2_PFREQ</a></div><div class="ttdeci">#define DMA_CTR2_PFREQ</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07807">stm32h563xx.h:7807</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gab00bc72b297f3766164066dcf0b4c224"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gab00bc72b297f3766164066dcf0b4c224">DMA_CCR_ULEIE</a></div><div class="ttdeci">#define DMA_CCR_ULEIE</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07720">stm32h563xx.h:7720</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gab1d88b01dcc492744177ff7b12238b72"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gab1d88b01dcc492744177ff7b12238b72">DMA_CFCR_USEF</a></div><div class="ttdeci">#define DMA_CFCR_USEF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07662">stm32h563xx.h:7662</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gab406fd45b3cda3a68da4537756eb8cd3"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gab406fd45b3cda3a68da4537756eb8cd3">DMA_CLLR_USA</a></div><div class="ttdeci">#define DMA_CLLR_USA</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07891">stm32h563xx.h:7891</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gab5cd4d6be041658efad38b10d1109036"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gab5cd4d6be041658efad38b10d1109036">DMA_RCFGLOCKR_LOCK0</a></div><div class="ttdeci">#define DMA_RCFGLOCKR_LOCK0</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07567">stm32h563xx.h:7567</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gababa3817d21a78079be76bc26b2c10f2"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gababa3817d21a78079be76bc26b2c10f2">DMA_CCR_EN</a></div><div class="ttdeci">#define DMA_CCR_EN</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07702">stm32h563xx.h:7702</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gabbf0fa0011a922edddd546406e0d5abb"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gabbf0fa0011a922edddd546406e0d5abb">DMA_CCR_TOIE</a></div><div class="ttdeci">#define DMA_CCR_TOIE</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07729">stm32h563xx.h:7729</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gac050b8f315bc8f418a97b0dec5384d57"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gac050b8f315bc8f418a97b0dec5384d57">DMA_CTR1_DSEC</a></div><div class="ttdeci">#define DMA_CTR1_DSEC</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07790">stm32h563xx.h:7790</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gac14965cb62769ca029e89254b378efc1"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gac14965cb62769ca029e89254b378efc1">DMA_CLLR_UT1</a></div><div class="ttdeci">#define DMA_CLLR_UT1</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07900">stm32h563xx.h:7900</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gac9a731b05816444612d68890d5062f61"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gac9a731b05816444612d68890d5062f61">DMA_CBR1_DDEC</a></div><div class="ttdeci">#define DMA_CBR1_DDEC</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07839">stm32h563xx.h:7839</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gad5ca7aec50cf71d19d5cb532f7cbc06f"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gad5ca7aec50cf71d19d5cb532f7cbc06f">DMA_CTR1_SBX</a></div><div class="ttdeci">#define DMA_CTR1_SBX</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07761">stm32h563xx.h:7761</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gad6a9337c4e47b5daf4d72a435f096341"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gad6a9337c4e47b5daf4d72a435f096341">DMA_CFCR_HTF</a></div><div class="ttdeci">#define DMA_CFCR_HTF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07653">stm32h563xx.h:7653</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gae492523f04b077a468fdf3ac198d0e87"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gae492523f04b077a468fdf3ac198d0e87">DMA_CLLR_UB2</a></div><div class="ttdeci">#define DMA_CLLR_UB2</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07882">stm32h563xx.h:7882</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gae4bd81a24ba4bfd7b185f2e7f7fe2fe7"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gae4bd81a24ba4bfd7b185f2e7f7fe2fe7">DMA_CTR1_SBL_1_Pos</a></div><div class="ttdeci">#define DMA_CTR1_SBL_1_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07751">stm32h563xx.h:7751</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gae523e4a31a66926d16bd18071af86a17"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gae523e4a31a66926d16bd18071af86a17">DMA_CBR1_BRC_Pos</a></div><div class="ttdeci">#define DMA_CBR1_BRC_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07831">stm32h563xx.h:7831</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gae787d6adcbfb9287f95c6a311e6a3c73"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gae787d6adcbfb9287f95c6a311e6a3c73">DMA_CTR2_SWREQ</a></div><div class="ttdeci">#define DMA_CTR2_SWREQ</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07798">stm32h563xx.h:7798</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gae8acbcfed18f9accfe205ab5cbba1dc5"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gae8acbcfed18f9accfe205ab5cbba1dc5">DMA_CSR_IDLEF</a></div><div class="ttdeci">#define DMA_CSR_IDLEF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07673">stm32h563xx.h:7673</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaeb0bc48c8cdbe2a6899aafc405c5eab2"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaeb0bc48c8cdbe2a6899aafc405c5eab2">DMA_CTR1_SBL_1</a></div><div class="ttdeci">#define DMA_CTR1_SBL_1</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07753">stm32h563xx.h:7753</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaee65dc8c8faaf02e2134bc82d9e84035"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaee65dc8c8faaf02e2134bc82d9e84035">DMA_CTR2_REQSEL</a></div><div class="ttdeci">#define DMA_CTR2_REQSEL</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07795">stm32h563xx.h:7795</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaf0d0bac04096a9f1e706d20b21e71b02"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf0d0bac04096a9f1e706d20b21e71b02">DMA_CSR_TOF</a></div><div class="ttdeci">#define DMA_CSR_TOF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07694">stm32h563xx.h:7694</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaf1b50a7fc74bf4e63a733c21fa8edfdf"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf1b50a7fc74bf4e63a733c21fa8edfdf">DMA_CLLR_UT3</a></div><div class="ttdeci">#define DMA_CLLR_UT3</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07885">stm32h563xx.h:7885</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaf5263439bb0d85696e1808be2a5d9c32"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf5263439bb0d85696e1808be2a5d9c32">DMA_CLLR_ULL</a></div><div class="ttdeci">#define DMA_CLLR_ULL</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07879">stm32h563xx.h:7879</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gafb6388eec0067a90bb834585915a0575"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gafb6388eec0067a90bb834585915a0575">DMA_CSR_DTEF</a></div><div class="ttdeci">#define DMA_CSR_DTEF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07682">stm32h563xx.h:7682</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gafc3c22838421fa0b9b8c72faebdb9457"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gafc3c22838421fa0b9b8c72faebdb9457">DMA_CCR_SUSP</a></div><div class="ttdeci">#define DMA_CCR_SUSP</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07708">stm32h563xx.h:7708</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gafe654cddd3aae17c38bd9f3977935df8"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gafe654cddd3aae17c38bd9f3977935df8">DMA_CBR2_BRSAO</a></div><div class="ttdeci">#define DMA_CBR2_BRSAO</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07868">stm32h563xx.h:7868</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaff868a91ee5cb044ec8ce6a4450e6757"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaff868a91ee5cb044ec8ce6a4450e6757">DMA_CBR2_BRDAO_Pos</a></div><div class="ttdeci">#define DMA_CBR2_BRDAO_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l07869">stm32h563xx.h:7869</a></div></div>
<div class="ttc" id="astm32h5xx_8h_html"><div class="ttname"><a href="stm32h5xx_8h.html">stm32h5xx.h</a></div><div class="ttdoc">CMSIS STM32H5xx Device Peripheral Access Layer Header File.</div></div>
<div class="ttc" id="astruct_d_m_a___channel___type_def_html"><div class="ttname"><a href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a></div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l00487">stm32h563xx.h:488</a></div></div>
<div class="ttc" id="astruct_d_m_a___type_def_html"><div class="ttname"><a href="struct_d_m_a___type_def.html">DMA_TypeDef</a></div><div class="ttdoc">DMA Controller.</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l00478">stm32h563xx.h:479</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_74b6a3b63f61c160c0f14b7a283a4c9b.html">Firmware</a></li><li class="navelem"><a class="el" href="dir_f86e3d2d729eeb8991b01a437a807aa5.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_0ffb97dd1c0741626f6b666905986dda.html">STM32H5xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_6fe25a8774aa16aa41e19fdc2b8f0421.html">Inc</a></li><li class="navelem"><a class="el" href="stm32h5xx__ll__dma_8h.html">stm32h5xx_ll_dma.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.13.2 </li>
  </ul>
</div>
</body>
</html>
