Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Jan 10 11:19:16 2023
| Host         : LAPTOP-LRNTV21L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.980        0.000                      0                  111        0.097        0.000                      0                  111        4.020        0.000                       0                    68  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          4.980        0.000                      0                  111        0.097        0.000                      0                  111        4.020        0.000                       0                    68  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.980ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.980ns  (required time - arrival time)
  Source:                 design_1_i/hb_0/inst/countR_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hb_0/inst/countR_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.153ns  (logic 0.890ns (21.431%)  route 3.263ns (78.569%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.758 - 10.000 ) 
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=69, routed)          1.755     3.063    design_1_i/hb_0/inst/clkIn
    SLICE_X42Y49         FDRE                                         r  design_1_i/hb_0/inst/countR_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518     3.581 r  design_1_i/hb_0/inst/countR_reg[7]/Q
                         net (fo=2, routed)           0.986     4.567    design_1_i/hb_0/inst/countR_reg[7]
    SLICE_X43Y50         LUT3 (Prop_lut3_I2_O)        0.124     4.691 r  design_1_i/hb_0/inst/hbR_i_6/O
                         net (fo=1, routed)           0.433     5.124    design_1_i/hb_0/inst/hbR_i_6_n_0
    SLICE_X43Y50         LUT6 (Prop_lut6_I1_O)        0.124     5.248 r  design_1_i/hb_0/inst/hbR_i_3/O
                         net (fo=2, routed)           0.860     6.108    design_1_i/hb_0/inst/hbR_i_3_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I2_O)        0.124     6.232 r  design_1_i/hb_0/inst/countR[0]_i_1/O
                         net (fo=32, routed)          0.984     7.216    design_1_i/hb_0/inst/countR[0]_i_1_n_0
    SLICE_X42Y54         FDRE                                         r  design_1_i/hb_0/inst/countR_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=69, routed)          1.566    12.758    design_1_i/hb_0/inst/clkIn
    SLICE_X42Y54         FDRE                                         r  design_1_i/hb_0/inst/countR_reg[24]/C
                         clock pessimism              0.116    12.874    
                         clock uncertainty           -0.154    12.720    
    SLICE_X42Y54         FDRE (Setup_fdre_C_R)       -0.524    12.196    design_1_i/hb_0/inst/countR_reg[24]
  -------------------------------------------------------------------
                         required time                         12.196    
                         arrival time                          -7.216    
  -------------------------------------------------------------------
                         slack                                  4.980    

Slack (MET) :             4.980ns  (required time - arrival time)
  Source:                 design_1_i/hb_0/inst/countR_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hb_0/inst/countR_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.153ns  (logic 0.890ns (21.431%)  route 3.263ns (78.569%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.758 - 10.000 ) 
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=69, routed)          1.755     3.063    design_1_i/hb_0/inst/clkIn
    SLICE_X42Y49         FDRE                                         r  design_1_i/hb_0/inst/countR_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518     3.581 r  design_1_i/hb_0/inst/countR_reg[7]/Q
                         net (fo=2, routed)           0.986     4.567    design_1_i/hb_0/inst/countR_reg[7]
    SLICE_X43Y50         LUT3 (Prop_lut3_I2_O)        0.124     4.691 r  design_1_i/hb_0/inst/hbR_i_6/O
                         net (fo=1, routed)           0.433     5.124    design_1_i/hb_0/inst/hbR_i_6_n_0
    SLICE_X43Y50         LUT6 (Prop_lut6_I1_O)        0.124     5.248 r  design_1_i/hb_0/inst/hbR_i_3/O
                         net (fo=2, routed)           0.860     6.108    design_1_i/hb_0/inst/hbR_i_3_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I2_O)        0.124     6.232 r  design_1_i/hb_0/inst/countR[0]_i_1/O
                         net (fo=32, routed)          0.984     7.216    design_1_i/hb_0/inst/countR[0]_i_1_n_0
    SLICE_X42Y54         FDRE                                         r  design_1_i/hb_0/inst/countR_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=69, routed)          1.566    12.758    design_1_i/hb_0/inst/clkIn
    SLICE_X42Y54         FDRE                                         r  design_1_i/hb_0/inst/countR_reg[25]/C
                         clock pessimism              0.116    12.874    
                         clock uncertainty           -0.154    12.720    
    SLICE_X42Y54         FDRE (Setup_fdre_C_R)       -0.524    12.196    design_1_i/hb_0/inst/countR_reg[25]
  -------------------------------------------------------------------
                         required time                         12.196    
                         arrival time                          -7.216    
  -------------------------------------------------------------------
                         slack                                  4.980    

Slack (MET) :             4.980ns  (required time - arrival time)
  Source:                 design_1_i/hb_0/inst/countR_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hb_0/inst/countR_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.153ns  (logic 0.890ns (21.431%)  route 3.263ns (78.569%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.758 - 10.000 ) 
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=69, routed)          1.755     3.063    design_1_i/hb_0/inst/clkIn
    SLICE_X42Y49         FDRE                                         r  design_1_i/hb_0/inst/countR_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518     3.581 r  design_1_i/hb_0/inst/countR_reg[7]/Q
                         net (fo=2, routed)           0.986     4.567    design_1_i/hb_0/inst/countR_reg[7]
    SLICE_X43Y50         LUT3 (Prop_lut3_I2_O)        0.124     4.691 r  design_1_i/hb_0/inst/hbR_i_6/O
                         net (fo=1, routed)           0.433     5.124    design_1_i/hb_0/inst/hbR_i_6_n_0
    SLICE_X43Y50         LUT6 (Prop_lut6_I1_O)        0.124     5.248 r  design_1_i/hb_0/inst/hbR_i_3/O
                         net (fo=2, routed)           0.860     6.108    design_1_i/hb_0/inst/hbR_i_3_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I2_O)        0.124     6.232 r  design_1_i/hb_0/inst/countR[0]_i_1/O
                         net (fo=32, routed)          0.984     7.216    design_1_i/hb_0/inst/countR[0]_i_1_n_0
    SLICE_X42Y54         FDRE                                         r  design_1_i/hb_0/inst/countR_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=69, routed)          1.566    12.758    design_1_i/hb_0/inst/clkIn
    SLICE_X42Y54         FDRE                                         r  design_1_i/hb_0/inst/countR_reg[26]/C
                         clock pessimism              0.116    12.874    
                         clock uncertainty           -0.154    12.720    
    SLICE_X42Y54         FDRE (Setup_fdre_C_R)       -0.524    12.196    design_1_i/hb_0/inst/countR_reg[26]
  -------------------------------------------------------------------
                         required time                         12.196    
                         arrival time                          -7.216    
  -------------------------------------------------------------------
                         slack                                  4.980    

Slack (MET) :             4.980ns  (required time - arrival time)
  Source:                 design_1_i/hb_0/inst/countR_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hb_0/inst/countR_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.153ns  (logic 0.890ns (21.431%)  route 3.263ns (78.569%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.758 - 10.000 ) 
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=69, routed)          1.755     3.063    design_1_i/hb_0/inst/clkIn
    SLICE_X42Y49         FDRE                                         r  design_1_i/hb_0/inst/countR_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518     3.581 r  design_1_i/hb_0/inst/countR_reg[7]/Q
                         net (fo=2, routed)           0.986     4.567    design_1_i/hb_0/inst/countR_reg[7]
    SLICE_X43Y50         LUT3 (Prop_lut3_I2_O)        0.124     4.691 r  design_1_i/hb_0/inst/hbR_i_6/O
                         net (fo=1, routed)           0.433     5.124    design_1_i/hb_0/inst/hbR_i_6_n_0
    SLICE_X43Y50         LUT6 (Prop_lut6_I1_O)        0.124     5.248 r  design_1_i/hb_0/inst/hbR_i_3/O
                         net (fo=2, routed)           0.860     6.108    design_1_i/hb_0/inst/hbR_i_3_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I2_O)        0.124     6.232 r  design_1_i/hb_0/inst/countR[0]_i_1/O
                         net (fo=32, routed)          0.984     7.216    design_1_i/hb_0/inst/countR[0]_i_1_n_0
    SLICE_X42Y54         FDRE                                         r  design_1_i/hb_0/inst/countR_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=69, routed)          1.566    12.758    design_1_i/hb_0/inst/clkIn
    SLICE_X42Y54         FDRE                                         r  design_1_i/hb_0/inst/countR_reg[27]/C
                         clock pessimism              0.116    12.874    
                         clock uncertainty           -0.154    12.720    
    SLICE_X42Y54         FDRE (Setup_fdre_C_R)       -0.524    12.196    design_1_i/hb_0/inst/countR_reg[27]
  -------------------------------------------------------------------
                         required time                         12.196    
                         arrival time                          -7.216    
  -------------------------------------------------------------------
                         slack                                  4.980    

Slack (MET) :             5.127ns  (required time - arrival time)
  Source:                 design_1_i/hb_0/inst/countR_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hb_0/inst/countR_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 0.890ns (22.220%)  route 3.115ns (77.780%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.758 - 10.000 ) 
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=69, routed)          1.755     3.063    design_1_i/hb_0/inst/clkIn
    SLICE_X42Y49         FDRE                                         r  design_1_i/hb_0/inst/countR_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518     3.581 r  design_1_i/hb_0/inst/countR_reg[7]/Q
                         net (fo=2, routed)           0.986     4.567    design_1_i/hb_0/inst/countR_reg[7]
    SLICE_X43Y50         LUT3 (Prop_lut3_I2_O)        0.124     4.691 r  design_1_i/hb_0/inst/hbR_i_6/O
                         net (fo=1, routed)           0.433     5.124    design_1_i/hb_0/inst/hbR_i_6_n_0
    SLICE_X43Y50         LUT6 (Prop_lut6_I1_O)        0.124     5.248 r  design_1_i/hb_0/inst/hbR_i_3/O
                         net (fo=2, routed)           0.860     6.108    design_1_i/hb_0/inst/hbR_i_3_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I2_O)        0.124     6.232 r  design_1_i/hb_0/inst/countR[0]_i_1/O
                         net (fo=32, routed)          0.837     7.068    design_1_i/hb_0/inst/countR[0]_i_1_n_0
    SLICE_X42Y55         FDRE                                         r  design_1_i/hb_0/inst/countR_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=69, routed)          1.566    12.758    design_1_i/hb_0/inst/clkIn
    SLICE_X42Y55         FDRE                                         r  design_1_i/hb_0/inst/countR_reg[28]/C
                         clock pessimism              0.116    12.874    
                         clock uncertainty           -0.154    12.720    
    SLICE_X42Y55         FDRE (Setup_fdre_C_R)       -0.524    12.196    design_1_i/hb_0/inst/countR_reg[28]
  -------------------------------------------------------------------
                         required time                         12.196    
                         arrival time                          -7.068    
  -------------------------------------------------------------------
                         slack                                  5.127    

Slack (MET) :             5.127ns  (required time - arrival time)
  Source:                 design_1_i/hb_0/inst/countR_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hb_0/inst/countR_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 0.890ns (22.220%)  route 3.115ns (77.780%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.758 - 10.000 ) 
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=69, routed)          1.755     3.063    design_1_i/hb_0/inst/clkIn
    SLICE_X42Y49         FDRE                                         r  design_1_i/hb_0/inst/countR_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518     3.581 r  design_1_i/hb_0/inst/countR_reg[7]/Q
                         net (fo=2, routed)           0.986     4.567    design_1_i/hb_0/inst/countR_reg[7]
    SLICE_X43Y50         LUT3 (Prop_lut3_I2_O)        0.124     4.691 r  design_1_i/hb_0/inst/hbR_i_6/O
                         net (fo=1, routed)           0.433     5.124    design_1_i/hb_0/inst/hbR_i_6_n_0
    SLICE_X43Y50         LUT6 (Prop_lut6_I1_O)        0.124     5.248 r  design_1_i/hb_0/inst/hbR_i_3/O
                         net (fo=2, routed)           0.860     6.108    design_1_i/hb_0/inst/hbR_i_3_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I2_O)        0.124     6.232 r  design_1_i/hb_0/inst/countR[0]_i_1/O
                         net (fo=32, routed)          0.837     7.068    design_1_i/hb_0/inst/countR[0]_i_1_n_0
    SLICE_X42Y55         FDRE                                         r  design_1_i/hb_0/inst/countR_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=69, routed)          1.566    12.758    design_1_i/hb_0/inst/clkIn
    SLICE_X42Y55         FDRE                                         r  design_1_i/hb_0/inst/countR_reg[29]/C
                         clock pessimism              0.116    12.874    
                         clock uncertainty           -0.154    12.720    
    SLICE_X42Y55         FDRE (Setup_fdre_C_R)       -0.524    12.196    design_1_i/hb_0/inst/countR_reg[29]
  -------------------------------------------------------------------
                         required time                         12.196    
                         arrival time                          -7.068    
  -------------------------------------------------------------------
                         slack                                  5.127    

Slack (MET) :             5.127ns  (required time - arrival time)
  Source:                 design_1_i/hb_0/inst/countR_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hb_0/inst/countR_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 0.890ns (22.220%)  route 3.115ns (77.780%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.758 - 10.000 ) 
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=69, routed)          1.755     3.063    design_1_i/hb_0/inst/clkIn
    SLICE_X42Y49         FDRE                                         r  design_1_i/hb_0/inst/countR_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518     3.581 r  design_1_i/hb_0/inst/countR_reg[7]/Q
                         net (fo=2, routed)           0.986     4.567    design_1_i/hb_0/inst/countR_reg[7]
    SLICE_X43Y50         LUT3 (Prop_lut3_I2_O)        0.124     4.691 r  design_1_i/hb_0/inst/hbR_i_6/O
                         net (fo=1, routed)           0.433     5.124    design_1_i/hb_0/inst/hbR_i_6_n_0
    SLICE_X43Y50         LUT6 (Prop_lut6_I1_O)        0.124     5.248 r  design_1_i/hb_0/inst/hbR_i_3/O
                         net (fo=2, routed)           0.860     6.108    design_1_i/hb_0/inst/hbR_i_3_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I2_O)        0.124     6.232 r  design_1_i/hb_0/inst/countR[0]_i_1/O
                         net (fo=32, routed)          0.837     7.068    design_1_i/hb_0/inst/countR[0]_i_1_n_0
    SLICE_X42Y55         FDRE                                         r  design_1_i/hb_0/inst/countR_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=69, routed)          1.566    12.758    design_1_i/hb_0/inst/clkIn
    SLICE_X42Y55         FDRE                                         r  design_1_i/hb_0/inst/countR_reg[30]/C
                         clock pessimism              0.116    12.874    
                         clock uncertainty           -0.154    12.720    
    SLICE_X42Y55         FDRE (Setup_fdre_C_R)       -0.524    12.196    design_1_i/hb_0/inst/countR_reg[30]
  -------------------------------------------------------------------
                         required time                         12.196    
                         arrival time                          -7.068    
  -------------------------------------------------------------------
                         slack                                  5.127    

Slack (MET) :             5.127ns  (required time - arrival time)
  Source:                 design_1_i/hb_0/inst/countR_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hb_0/inst/countR_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 0.890ns (22.220%)  route 3.115ns (77.780%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.758 - 10.000 ) 
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=69, routed)          1.755     3.063    design_1_i/hb_0/inst/clkIn
    SLICE_X42Y49         FDRE                                         r  design_1_i/hb_0/inst/countR_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518     3.581 r  design_1_i/hb_0/inst/countR_reg[7]/Q
                         net (fo=2, routed)           0.986     4.567    design_1_i/hb_0/inst/countR_reg[7]
    SLICE_X43Y50         LUT3 (Prop_lut3_I2_O)        0.124     4.691 r  design_1_i/hb_0/inst/hbR_i_6/O
                         net (fo=1, routed)           0.433     5.124    design_1_i/hb_0/inst/hbR_i_6_n_0
    SLICE_X43Y50         LUT6 (Prop_lut6_I1_O)        0.124     5.248 r  design_1_i/hb_0/inst/hbR_i_3/O
                         net (fo=2, routed)           0.860     6.108    design_1_i/hb_0/inst/hbR_i_3_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I2_O)        0.124     6.232 r  design_1_i/hb_0/inst/countR[0]_i_1/O
                         net (fo=32, routed)          0.837     7.068    design_1_i/hb_0/inst/countR[0]_i_1_n_0
    SLICE_X42Y55         FDRE                                         r  design_1_i/hb_0/inst/countR_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=69, routed)          1.566    12.758    design_1_i/hb_0/inst/clkIn
    SLICE_X42Y55         FDRE                                         r  design_1_i/hb_0/inst/countR_reg[31]/C
                         clock pessimism              0.116    12.874    
                         clock uncertainty           -0.154    12.720    
    SLICE_X42Y55         FDRE (Setup_fdre_C_R)       -0.524    12.196    design_1_i/hb_0/inst/countR_reg[31]
  -------------------------------------------------------------------
                         required time                         12.196    
                         arrival time                          -7.068    
  -------------------------------------------------------------------
                         slack                                  5.127    

Slack (MET) :             5.242ns  (required time - arrival time)
  Source:                 design_1_i/hb_0/inst/countR_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hb_0/inst/countR_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.055ns  (logic 0.890ns (21.951%)  route 3.165ns (78.049%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 12.769 - 10.000 ) 
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=69, routed)          1.755     3.063    design_1_i/hb_0/inst/clkIn
    SLICE_X42Y49         FDRE                                         r  design_1_i/hb_0/inst/countR_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518     3.581 r  design_1_i/hb_0/inst/countR_reg[7]/Q
                         net (fo=2, routed)           0.986     4.567    design_1_i/hb_0/inst/countR_reg[7]
    SLICE_X43Y50         LUT3 (Prop_lut3_I2_O)        0.124     4.691 r  design_1_i/hb_0/inst/hbR_i_6/O
                         net (fo=1, routed)           0.433     5.124    design_1_i/hb_0/inst/hbR_i_6_n_0
    SLICE_X43Y50         LUT6 (Prop_lut6_I1_O)        0.124     5.248 r  design_1_i/hb_0/inst/hbR_i_3/O
                         net (fo=2, routed)           0.860     6.108    design_1_i/hb_0/inst/hbR_i_3_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I2_O)        0.124     6.232 r  design_1_i/hb_0/inst/countR[0]_i_1/O
                         net (fo=32, routed)          0.886     7.118    design_1_i/hb_0/inst/countR[0]_i_1_n_0
    SLICE_X42Y48         FDRE                                         r  design_1_i/hb_0/inst/countR_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=69, routed)          1.577    12.769    design_1_i/hb_0/inst/clkIn
    SLICE_X42Y48         FDRE                                         r  design_1_i/hb_0/inst/countR_reg[0]/C
                         clock pessimism              0.269    13.038    
                         clock uncertainty           -0.154    12.884    
    SLICE_X42Y48         FDRE (Setup_fdre_C_R)       -0.524    12.360    design_1_i/hb_0/inst/countR_reg[0]
  -------------------------------------------------------------------
                         required time                         12.360    
                         arrival time                          -7.118    
  -------------------------------------------------------------------
                         slack                                  5.242    

Slack (MET) :             5.242ns  (required time - arrival time)
  Source:                 design_1_i/hb_0/inst/countR_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hb_0/inst/countR_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.055ns  (logic 0.890ns (21.951%)  route 3.165ns (78.049%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 12.769 - 10.000 ) 
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=69, routed)          1.755     3.063    design_1_i/hb_0/inst/clkIn
    SLICE_X42Y49         FDRE                                         r  design_1_i/hb_0/inst/countR_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518     3.581 r  design_1_i/hb_0/inst/countR_reg[7]/Q
                         net (fo=2, routed)           0.986     4.567    design_1_i/hb_0/inst/countR_reg[7]
    SLICE_X43Y50         LUT3 (Prop_lut3_I2_O)        0.124     4.691 r  design_1_i/hb_0/inst/hbR_i_6/O
                         net (fo=1, routed)           0.433     5.124    design_1_i/hb_0/inst/hbR_i_6_n_0
    SLICE_X43Y50         LUT6 (Prop_lut6_I1_O)        0.124     5.248 r  design_1_i/hb_0/inst/hbR_i_3/O
                         net (fo=2, routed)           0.860     6.108    design_1_i/hb_0/inst/hbR_i_3_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I2_O)        0.124     6.232 r  design_1_i/hb_0/inst/countR[0]_i_1/O
                         net (fo=32, routed)          0.886     7.118    design_1_i/hb_0/inst/countR[0]_i_1_n_0
    SLICE_X42Y48         FDRE                                         r  design_1_i/hb_0/inst/countR_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=69, routed)          1.577    12.769    design_1_i/hb_0/inst/clkIn
    SLICE_X42Y48         FDRE                                         r  design_1_i/hb_0/inst/countR_reg[1]/C
                         clock pessimism              0.269    13.038    
                         clock uncertainty           -0.154    12.884    
    SLICE_X42Y48         FDRE (Setup_fdre_C_R)       -0.524    12.360    design_1_i/hb_0/inst/countR_reg[1]
  -------------------------------------------------------------------
                         required time                         12.360    
                         arrival time                          -7.118    
  -------------------------------------------------------------------
                         slack                                  5.242    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_1_i/hb_0/inst/countR_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hb_0/inst/countR_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.373ns (74.723%)  route 0.126ns (25.277%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=69, routed)          0.593     0.934    design_1_i/hb_0/inst/clkIn
    SLICE_X42Y49         FDRE                                         r  design_1_i/hb_0/inst/countR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.098 r  design_1_i/hb_0/inst/countR_reg[6]/Q
                         net (fo=2, routed)           0.125     1.223    design_1_i/hb_0/inst/countR_reg[6]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.379 r  design_1_i/hb_0/inst/countR_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.380    design_1_i/hb_0/inst/countR_reg[4]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.433 r  design_1_i/hb_0/inst/countR_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.433    design_1_i/hb_0/inst/countR_reg[8]_i_1_n_7
    SLICE_X42Y50         FDRE                                         r  design_1_i/hb_0/inst/countR_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=69, routed)          0.861     1.231    design_1_i/hb_0/inst/clkIn
    SLICE_X42Y50         FDRE                                         r  design_1_i/hb_0/inst/countR_reg[8]/C
                         clock pessimism             -0.029     1.202    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134     1.336    design_1_i/hb_0/inst/countR_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.336    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/hb_0/inst/countR_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hb_0/inst/countR_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.386ns (75.365%)  route 0.126ns (24.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=69, routed)          0.593     0.934    design_1_i/hb_0/inst/clkIn
    SLICE_X42Y49         FDRE                                         r  design_1_i/hb_0/inst/countR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.098 r  design_1_i/hb_0/inst/countR_reg[6]/Q
                         net (fo=2, routed)           0.125     1.223    design_1_i/hb_0/inst/countR_reg[6]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.379 r  design_1_i/hb_0/inst/countR_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.380    design_1_i/hb_0/inst/countR_reg[4]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.446 r  design_1_i/hb_0/inst/countR_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.446    design_1_i/hb_0/inst/countR_reg[8]_i_1_n_5
    SLICE_X42Y50         FDRE                                         r  design_1_i/hb_0/inst/countR_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=69, routed)          0.861     1.231    design_1_i/hb_0/inst/clkIn
    SLICE_X42Y50         FDRE                                         r  design_1_i/hb_0/inst/countR_reg[10]/C
                         clock pessimism             -0.029     1.202    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134     1.336    design_1_i/hb_0/inst/countR_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.336    
                         arrival time                           1.446    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=69, routed)          0.590     0.931    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X40Y53         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065     1.137    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X40Y53         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=69, routed)          0.860     1.230    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X40Y53         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.299     0.931    
    SLICE_X40Y53         FDRE (Hold_fdre_C_D)         0.075     1.006    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.006    
                         arrival time                           1.137    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=69, routed)          0.589     0.930    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X36Y51         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.141     1.071 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065     1.136    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X36Y51         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=69, routed)          0.859     1.229    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X36Y51         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.299     0.930    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.075     1.005    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.005    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/hb_0/inst/countR_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hb_0/inst/countR_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.409ns (76.423%)  route 0.126ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=69, routed)          0.593     0.934    design_1_i/hb_0/inst/clkIn
    SLICE_X42Y49         FDRE                                         r  design_1_i/hb_0/inst/countR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.098 r  design_1_i/hb_0/inst/countR_reg[6]/Q
                         net (fo=2, routed)           0.125     1.223    design_1_i/hb_0/inst/countR_reg[6]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.379 r  design_1_i/hb_0/inst/countR_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.380    design_1_i/hb_0/inst/countR_reg[4]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.469 r  design_1_i/hb_0/inst/countR_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.469    design_1_i/hb_0/inst/countR_reg[8]_i_1_n_6
    SLICE_X42Y50         FDRE                                         r  design_1_i/hb_0/inst/countR_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=69, routed)          0.861     1.231    design_1_i/hb_0/inst/clkIn
    SLICE_X42Y50         FDRE                                         r  design_1_i/hb_0/inst/countR_reg[9]/C
                         clock pessimism             -0.029     1.202    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134     1.336    design_1_i/hb_0/inst/countR_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.336    
                         arrival time                           1.469    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/hb_0/inst/countR_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hb_0/inst/countR_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.411ns (76.511%)  route 0.126ns (23.489%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=69, routed)          0.593     0.934    design_1_i/hb_0/inst/clkIn
    SLICE_X42Y49         FDRE                                         r  design_1_i/hb_0/inst/countR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.098 r  design_1_i/hb_0/inst/countR_reg[6]/Q
                         net (fo=2, routed)           0.125     1.223    design_1_i/hb_0/inst/countR_reg[6]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.379 r  design_1_i/hb_0/inst/countR_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.380    design_1_i/hb_0/inst/countR_reg[4]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.471 r  design_1_i/hb_0/inst/countR_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.471    design_1_i/hb_0/inst/countR_reg[8]_i_1_n_4
    SLICE_X42Y50         FDRE                                         r  design_1_i/hb_0/inst/countR_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=69, routed)          0.861     1.231    design_1_i/hb_0/inst/clkIn
    SLICE_X42Y50         FDRE                                         r  design_1_i/hb_0/inst/countR_reg[11]/C
                         clock pessimism             -0.029     1.202    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134     1.336    design_1_i/hb_0/inst/countR_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.336    
                         arrival time                           1.471    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 design_1_i/hb_0/inst/countR_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hb_0/inst/countR_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.413ns (76.598%)  route 0.126ns (23.402%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=69, routed)          0.593     0.934    design_1_i/hb_0/inst/clkIn
    SLICE_X42Y49         FDRE                                         r  design_1_i/hb_0/inst/countR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.098 r  design_1_i/hb_0/inst/countR_reg[6]/Q
                         net (fo=2, routed)           0.125     1.223    design_1_i/hb_0/inst/countR_reg[6]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.379 r  design_1_i/hb_0/inst/countR_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.380    design_1_i/hb_0/inst/countR_reg[4]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.420 r  design_1_i/hb_0/inst/countR_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.420    design_1_i/hb_0/inst/countR_reg[8]_i_1_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.473 r  design_1_i/hb_0/inst/countR_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.473    design_1_i/hb_0/inst/countR_reg[12]_i_1_n_7
    SLICE_X42Y51         FDRE                                         r  design_1_i/hb_0/inst/countR_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=69, routed)          0.861     1.231    design_1_i/hb_0/inst/clkIn
    SLICE_X42Y51         FDRE                                         r  design_1_i/hb_0/inst/countR_reg[12]/C
                         clock pessimism             -0.029     1.202    
    SLICE_X42Y51         FDRE (Hold_fdre_C_D)         0.134     1.336    design_1_i/hb_0/inst/countR_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.336    
                         arrival time                           1.473    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 design_1_i/hb_0/inst/countR_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hb_0/inst/countR_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.426ns (77.149%)  route 0.126ns (22.851%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=69, routed)          0.593     0.934    design_1_i/hb_0/inst/clkIn
    SLICE_X42Y49         FDRE                                         r  design_1_i/hb_0/inst/countR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.098 r  design_1_i/hb_0/inst/countR_reg[6]/Q
                         net (fo=2, routed)           0.125     1.223    design_1_i/hb_0/inst/countR_reg[6]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.379 r  design_1_i/hb_0/inst/countR_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.380    design_1_i/hb_0/inst/countR_reg[4]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.420 r  design_1_i/hb_0/inst/countR_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.420    design_1_i/hb_0/inst/countR_reg[8]_i_1_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.486 r  design_1_i/hb_0/inst/countR_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.486    design_1_i/hb_0/inst/countR_reg[12]_i_1_n_5
    SLICE_X42Y51         FDRE                                         r  design_1_i/hb_0/inst/countR_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=69, routed)          0.861     1.231    design_1_i/hb_0/inst/clkIn
    SLICE_X42Y51         FDRE                                         r  design_1_i/hb_0/inst/countR_reg[14]/C
                         clock pessimism             -0.029     1.202    
    SLICE_X42Y51         FDRE (Hold_fdre_C_D)         0.134     1.336    design_1_i/hb_0/inst/countR_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.336    
                         arrival time                           1.486    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.634%)  route 0.127ns (47.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=69, routed)          0.590     0.931    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X40Y53         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.127     1.198    design_1_i/proc_sys_reset_0/U0/EXT_LPF/p_3_in1_in
    SLICE_X39Y53         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=69, routed)          0.858     1.228    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X39Y53         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                         clock pessimism             -0.263     0.965    
    SLICE_X39Y53         FDRE (Hold_fdre_C_D)         0.075     1.040    design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 design_1_i/hb_0/inst/countR_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hb_0/inst/countR_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.449ns (78.063%)  route 0.126ns (21.937%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=69, routed)          0.593     0.934    design_1_i/hb_0/inst/clkIn
    SLICE_X42Y49         FDRE                                         r  design_1_i/hb_0/inst/countR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.098 r  design_1_i/hb_0/inst/countR_reg[6]/Q
                         net (fo=2, routed)           0.125     1.223    design_1_i/hb_0/inst/countR_reg[6]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.379 r  design_1_i/hb_0/inst/countR_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.380    design_1_i/hb_0/inst/countR_reg[4]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.420 r  design_1_i/hb_0/inst/countR_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.420    design_1_i/hb_0/inst/countR_reg[8]_i_1_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.509 r  design_1_i/hb_0/inst/countR_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.509    design_1_i/hb_0/inst/countR_reg[12]_i_1_n_6
    SLICE_X42Y51         FDRE                                         r  design_1_i/hb_0/inst/countR_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=69, routed)          0.861     1.231    design_1_i/hb_0/inst/clkIn
    SLICE_X42Y51         FDRE                                         r  design_1_i/hb_0/inst/countR_reg[13]/C
                         clock pessimism             -0.029     1.202    
    SLICE_X42Y51         FDRE (Hold_fdre_C_D)         0.134     1.336    design_1_i/hb_0/inst/countR_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.336    
                         arrival time                           1.509    
  -------------------------------------------------------------------
                         slack                                  0.173    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X42Y48   design_1_i/hb_0/inst/countR_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X42Y50   design_1_i/hb_0/inst/countR_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X42Y50   design_1_i/hb_0/inst/countR_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X42Y51   design_1_i/hb_0/inst/countR_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X42Y51   design_1_i/hb_0/inst/countR_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X42Y51   design_1_i/hb_0/inst/countR_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X42Y51   design_1_i/hb_0/inst/countR_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X42Y52   design_1_i/hb_0/inst/countR_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X42Y54   design_1_i/hb_0/inst/countR_reg[24]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y53   design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y53   design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X40Y66   design_1_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X40Y70   design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X40Y69   design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X40Y69   design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X40Y70   design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X40Y70   design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X40Y69   design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X40Y67   design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y53   design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y53   design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X39Y53   design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X39Y53   design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X39Y53   design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X39Y53   design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X39Y53   design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
High Pulse Width  Slow    FDSE/C      n/a            0.500         5.000       4.500      SLICE_X40Y62   design_1_i/proc_sys_reset_0/U0/SEQ/Core_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X40Y70   design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X40Y69   design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C



