ğŸ§  Toy OS Simulator
A two-phase operating system simulator that demonstrates core OS concepts â€” from basic instruction execution to advanced memory management with paging.

ğŸ“ Project Structure
Toy-OS-Simulator/
â”‚
â”œâ”€â”€ Phase-1/
â”‚   â”œâ”€â”€ phase1.cpp           # Basic OS simulation source code
â”‚   â”œâ”€â”€ input_Phase1.txt     # Job input file with control cards
â”‚   â””â”€â”€ output.txt           # Execution output
â”‚
â”œâ”€â”€ Phase-2/
â”‚   â”œâ”€â”€ ph2.cpp              # Memory management simulation source code
â”‚   â”œâ”€â”€ input_phase2.txt     # Process and memory operation commands
â”‚   â””â”€â”€ output.txt           # Paging simulation output
â”‚
â””â”€â”€ README.md                # This file

ğŸš€ Quick Start
Phase 1 â€” Basic OS Execution
bashcd Phase-1
g++ phase1.cpp -o phase1
./phase1
Input: input_Phase1.txt
Output: output.txt
Phase 2 â€” Memory Management & Paging
bashcd Phase-2
g++ ph2.cpp -o ph2
./ph2
```

**Input:** `input_phase2.txt`  
**Output:** Console and/or `output.txt`

---

## ğŸ§© Phase 1 â€” Basic OS Simulation

### ğŸ¯ Objective

Simulate a simple operating system that can:
- Load and execute user programs from input files
- Allocate memory for processes
- Execute CPU instructions
- Handle I/O operations through interrupts

This phase establishes the foundation of **process management** â€” mimicking how an OS loads and runs batch jobs.

### ğŸ“ Input File Format

The input file (`input_Phase1.txt`) contains simulated jobs using control cards:

| Control Card | Purpose |
|--------------|---------|
| `$AMJ` | Start of job (Assign Memory for Job) |
| `$DTA` | Start of data section |
| `$END` | End of job |

**Example:**
```
$AMJ000100050001
GD20 PD20 H
$DTA
HELLO WORLD
$END0001
```

### âš™ï¸ System Components

| Component | Description |
|-----------|-------------|
| **Memory** | 100 blocks Ã— 4 bytes each (simulates RAM) |
| **Registers** | IR (Instruction Register), R (General Purpose), IC (Instruction Counter), C (Condition Flag) |
| **MOS** | Master Operating System â€” handles interrupts (READ, WRITE, TERMINATE) |
| **Buffer** | Simulates I/O buffer for data transfer |

### ğŸ’» Instruction Set

| Instruction | Description |
|-------------|-------------|
| `GD xx` | **Get Data** â€” Read from input, load into memory block xx |
| `PD xx` | **Put Data** â€” Write memory block xx to output |
| `LR xx` | **Load Register** â€” Load memory xx into register R |
| `SR xx` | **Store Register** â€” Store R into memory xx |
| `CR xx` | **Compare Register** â€” Compare R with memory xx |
| `BT xx` | **Branch Toggle** â€” Jump to xx if condition C is true |
| `H` | **Halt** â€” Stop execution |

### ğŸ”” Interrupt Handling

When the CPU needs I/O or must stop, it sets **SI (System Interrupt)**:

- **SI = 1**: READ (GD instruction)
- **SI = 2**: WRITE (PD instruction)
- **SI = 3**: TERMINATE (H instruction)

Control transfers to the MOS, which performs the requested operation.

### ğŸ“¤ Output

Results are written to `output.txt`:
```
HELLO WORLD
ğŸ§  Key Learning Points
âœ… How an OS loads, runs, and terminates programs
âœ… Instruction cycle: Fetch â†’ Decode â†’ Execute
âœ… I/O handling through software interrupts
âœ… Register-memory interaction basics

ğŸ§® Phase 2 â€” Memory Management & Paging
ğŸ¯ Objective
Extend the basic OS with realistic Memory Management Unit (MMU) simulation:

Virtual-to-physical address translation
Page tables and TLB (Translation Lookaside Buffer)
Page fault handling and replacement policies

âš™ï¸ System Components
ComponentDescriptionPage TableMaps virtual pages to physical framesTLBSmall cache for fast address translation (4 entries)Page Fault HandlerLoads missing pages into memoryReplacement PolicyFIFO (First In First Out) for page replacementPCBProcess Control Block â€” tracks process ID, pages, faults
ğŸ”„ Paging Workflow

Program issues memory access â†’ ACCESS 1 1024
OS checks TLB:

Hit â†’ Fast translation âœ…
Miss â†’ Check Page Table


If page not in memory â†’ Page Fault:

Load page into free frame
If memory full â†’ Replace page (FIFO)
Update TLB


Perform read/write on resolved physical frame

ğŸ’» Supported Commands
CommandDescriptionCREATE <pid> <pages>Create new process with N pagesACCESS <pid> <address>Read from memory addressWRITE <pid> <address>Write to memory addressMEMMAPDisplay memory allocation mapSTATSShow TLB hits/misses, page faults, free framesTERMINATE <pid>Free all memory for process
âš™ï¸ Configuration
ParameterValuePage Size1024 bytesPhysical Memory64 framesVirtual Memory256 pages per processTLB Size4 entries
ğŸ“Š Output
The simulator logs:

Address translations
TLB hits/misses
Page replacements
Page fault statistics

ğŸ§  Key Learning Points
âœ… How real OS handles virtual memory
âœ… Paging and TLB operation in CPUs
âœ… Dynamic page fault resolution
âœ… Process memory tracking via PCB

ğŸ“Š Comparison: Phase 1 vs Phase 2
ConceptPhase 1Phase 2PurposeBasic OS job executionVirtual memory & pagingMemory ModelSimple 100Ã—4 memory arrayPaging + TLB + Page TableOperationsInstructions (GD, PD, H, etc.)Commands (ACCESS, CREATE, etc.)InterruptsREAD/WRITE/TERMINATEPage Faults, TLB MissesFocusInstruction Cycle & I/OMemory Management & Translation

ğŸ› ï¸ Requirements

Compiler: g++ (or any C++ compiler)
C++ Standard: C++11 or later
OS: Linux, macOS, or Windows (with MinGW)


ğŸ“š Educational Value
This project provides hands-on experience with:

Operating system fundamentals
Process execution lifecycle
Memory management techniques
Virtual memory and paging
Interrupt-driven I/O
Address translation mechanisms

Perfect for students learning Operating Systems concepts in a practical, interactive way
