
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003550                       # Number of seconds simulated
sim_ticks                                  3550204560                       # Number of ticks simulated
final_tick                               533114584497                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  60551                       # Simulator instruction rate (inst/s)
host_op_rate                                    76758                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 106261                       # Simulator tick rate (ticks/s)
host_mem_usage                               16888496                       # Number of bytes of host memory used
host_seconds                                 33410.29                       # Real time elapsed on the host
sim_insts                                  2023031811                       # Number of instructions simulated
sim_ops                                    2564511408                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       208000                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        91904                       # Number of bytes read from this memory
system.physmem.bytes_read::total               303104                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3200                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       120192                       # Number of bytes written to this memory
system.physmem.bytes_written::total            120192                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1625                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          718                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2368                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             939                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  939                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       396597                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     58588173                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       504760                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     25886959                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                85376489                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       396597                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       504760                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             901357                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          33854951                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               33854951                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          33854951                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       396597                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     58588173                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       504760                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     25886959                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              119231439                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8513681                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3110342                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2554353                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       202711                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1261523                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1204298                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          314066                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8861                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3200138                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17069532                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3110342                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1518364                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3662105                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1084238                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        672421                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1563786                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        79334                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8413107                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.493414                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.338353                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4751002     56.47%     56.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          365824      4.35%     60.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          317948      3.78%     64.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          342697      4.07%     68.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          299615      3.56%     72.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          154249      1.83%     74.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          102813      1.22%     75.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          270710      3.22%     78.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1808249     21.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8413107                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.365335                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.004953                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3368778                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       629416                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3480813                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        56499                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        877592                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       506383                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         1026                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20236224                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6393                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        877592                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3537254                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         276106                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        77503                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3365086                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       279558                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19545070                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          463                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        175478                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76311                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     27144352                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     91112220                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     91112220                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16806914                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10337360                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3351                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1754                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           742811                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1936544                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1007206                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        26213                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       277660                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18420211                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3349                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14775376                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        28559                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6145355                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18773291                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          153                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8413107                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.756233                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.913196                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3000221     35.66%     35.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1794527     21.33%     56.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1173284     13.95%     70.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       760154      9.04%     79.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       761250      9.05%     89.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       440976      5.24%     94.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       341027      4.05%     98.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        75567      0.90%     99.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        66101      0.79%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8413107                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108389     69.01%     69.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21372     13.61%     82.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        27303     17.38%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12140355     82.17%     82.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200792      1.36%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1597      0.01%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1579456     10.69%     94.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       853176      5.77%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14775376                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.735486                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             157069                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010630                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38149485                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24569053                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14359329                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14932445                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        26085                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       707341                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           29                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          139                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       227306                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           68                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        877592                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         202346                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        16231                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18423560                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        30298                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1936544                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1007206                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1751                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         11503                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          777                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          139                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122780                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       114667                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       237447                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14516343                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1485697                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       259031                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2313716                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2056607                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            828019                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.705061                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14373916                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14359329                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9359887                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26135422                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.686618                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358130                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239327                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6184623                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       204846                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7535515                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.624219                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.174430                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3010741     39.95%     39.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2041805     27.10%     67.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       836928     11.11%     78.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       428693      5.69%     83.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       366018      4.86%     88.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       179965      2.39%     91.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       198138      2.63%     93.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       100954      1.34%     95.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       372273      4.94%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7535515                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239327                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2009100                       # Number of memory references committed
system.switch_cpus0.commit.loads              1229200                       # Number of loads committed
system.switch_cpus0.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755939                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11011698                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240662                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       372273                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25587192                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37726446                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3854                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 100574                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.851368                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.851368                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.174580                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.174580                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65554143                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19682316                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18996826                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8513681                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3145373                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2565743                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       211654                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1333134                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1227965                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          338386                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9521                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3146924                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17283033                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3145373                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1566351                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3838449                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1122575                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        526403                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1553426                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       102561                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8420133                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.545282                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.295969                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4581684     54.41%     54.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          253445      3.01%     57.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          474343      5.63%     63.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          471104      5.59%     68.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          292662      3.48%     72.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          232680      2.76%     74.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          147377      1.75%     76.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          136845      1.63%     78.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1829993     21.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8420133                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.369449                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.030031                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3283682                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       520068                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3685587                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22673                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        908116                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       530221                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          235                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20736235                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1307                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        908116                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3523870                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         100345                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        94032                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3463519                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       330245                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19982634                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        136202                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       102082                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28051923                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     93223725                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     93223725                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17305408                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10746493                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3534                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1706                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           926762                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1855415                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       941418                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        11882                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       394757                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18836423                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3412                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14975394                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        28954                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6400613                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19616133                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples      8420133                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.778522                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.892129                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2884202     34.25%     34.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1809726     21.49%     55.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1246514     14.80%     70.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       790167      9.38%     79.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       824912      9.80%     89.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       404067      4.80%     94.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       315029      3.74%     98.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        72146      0.86%     99.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        73370      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8420133                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          93176     72.44%     72.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         18191     14.14%     86.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17255     13.42%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12530402     83.67%     83.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       201126      1.34%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1705      0.01%     85.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1448404      9.67%     94.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       793757      5.30%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14975394                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.758980                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             128622                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008589                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38528495                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25240484                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14634713                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15104016                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        47102                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       726877                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          171                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           36                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       226417                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        908116                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          52460                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         9146                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18839838                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        37544                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1855415                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       941418                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1706                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7158                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           36                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       131416                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       118601                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       250017                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14777979                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1382445                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       197413                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2158719                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2094599                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            776274                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.735792                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14639542                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14634713                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9329650                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26774297                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.718964                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348455                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10079584                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12411301                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6428608                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3412                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       213992                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7512017                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.652193                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.145752                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2852681     37.97%     37.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2102082     27.98%     65.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       873458     11.63%     77.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       434356      5.78%     83.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       436825      5.82%     89.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       177448      2.36%     91.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       180750      2.41%     93.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        95141      1.27%     95.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       359276      4.78%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7512017                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10079584                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12411301                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1843535                       # Number of memory references committed
system.switch_cpus1.commit.loads              1128534                       # Number of loads committed
system.switch_cpus1.commit.membars               1706                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1791438                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11181703                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       255999                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       359276                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25992650                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38588558                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3320                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  93548                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10079584                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12411301                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10079584                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.844646                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.844646                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.183928                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.183928                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        66386316                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20330403                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19042975                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3412                       # number of misc regfile writes
system.l2.replacements                           2368                       # number of replacements
system.l2.tagsinuse                             16384                       # Cycle average of tags in use
system.l2.total_refs                           913368                       # Total number of references to valid blocks.
system.l2.sampled_refs                          18752                       # Sample count of references to valid blocks.
system.l2.avg_refs                          48.707765                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks                  175                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     10.966004                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    839.369807                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.977238                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    360.540983                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           9546.275756                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           5437.870211                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.010681                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000669                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.051231                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000853                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.022006                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.582658                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.331901                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         8222                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3294                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   11516                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             2913                       # number of Writeback hits
system.l2.Writeback_hits::total                  2913                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         8222                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3294                       # number of demand (read+write) hits
system.l2.demand_hits::total                    11516                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         8222                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3294                       # number of overall hits
system.l2.overall_hits::total                   11516                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1625                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          718                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2368                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1625                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          718                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2368                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1625                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          718                       # number of overall misses
system.l2.overall_misses::total                  2368                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       456754                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     76680181                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       595747                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     34085342                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       111818024                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       456754                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     76680181                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       595747                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     34085342                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        111818024                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       456754                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     76680181                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       595747                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     34085342                       # number of overall miss cycles
system.l2.overall_miss_latency::total       111818024                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         9847                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         4012                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               13884                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         2913                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              2913                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         9847                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         4012                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                13884                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         9847                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         4012                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               13884                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.165025                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.178963                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.170556                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.165025                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.178963                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.170556                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.165025                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.178963                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.170556                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 41523.090909                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 47187.803692                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 42553.357143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 47472.621170                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 47220.449324                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 41523.090909                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 47187.803692                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 42553.357143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 47472.621170                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 47220.449324                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 41523.090909                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 47187.803692                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 42553.357143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 47472.621170                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 47220.449324                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  939                       # number of writebacks
system.l2.writebacks::total                       939                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1625                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          718                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2368                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1625                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          718                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2368                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1625                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          718                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2368                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       393858                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     67333861                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       515356                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     29936476                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     98179551                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       393858                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     67333861                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       515356                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     29936476                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     98179551                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       393858                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     67333861                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       515356                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     29936476                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     98179551                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.165025                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.178963                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.170556                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.165025                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.178963                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.170556                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.165025                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.178963                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.170556                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 35805.272727                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 41436.222154                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 36811.142857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 41694.256267                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41460.959037                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 35805.272727                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 41436.222154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 36811.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 41694.256267                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41460.959037                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 35805.272727                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 41436.222154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 36811.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 41694.256267                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41460.959037                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.965986                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001571435                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1817734.001815                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.965986                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017574                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.882958                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1563774                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1563774                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1563774                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1563774                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1563774                       # number of overall hits
system.cpu0.icache.overall_hits::total        1563774                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           12                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           12                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            12                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           12                       # number of overall misses
system.cpu0.icache.overall_misses::total           12                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       547183                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       547183                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       547183                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       547183                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       547183                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       547183                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1563786                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1563786                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1563786                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1563786                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1563786                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1563786                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000008                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000008                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 45598.583333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 45598.583333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 45598.583333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 45598.583333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 45598.583333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 45598.583333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       468424                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       468424                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       468424                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       468424                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       468424                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       468424                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst        42584                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total        42584                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst        42584                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total        42584                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst        42584                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total        42584                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  9847                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174469733                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10103                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              17269.101554                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   229.894844                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    26.105156                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.898027                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.101973                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1167952                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1167952                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       776682                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        776682                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1679                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1679                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1944634                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1944634                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1944634                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1944634                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37969                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37969                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           10                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           10                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37979                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37979                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37979                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37979                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1056341135                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1056341135                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data       318072                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total       318072                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1056659207                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1056659207                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1056659207                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1056659207                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1205921                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1205921                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1679                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1679                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1982613                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1982613                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1982613                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1982613                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031485                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031485                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019156                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019156                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019156                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019156                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 27821.147120                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27821.147120                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 31807.200000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 31807.200000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 27822.196661                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 27822.196661                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 27822.196661                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 27822.196661                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1888                       # number of writebacks
system.cpu0.dcache.writebacks::total             1888                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        28122                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        28122                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           10                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           10                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        28132                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        28132                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        28132                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        28132                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         9847                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9847                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         9847                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         9847                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         9847                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         9847                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    152900864                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    152900864                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    152900864                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    152900864                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    152900864                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    152900864                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008166                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008166                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004967                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004967                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004967                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004967                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 15527.659592                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15527.659592                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 15527.659592                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 15527.659592                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 15527.659592                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 15527.659592                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.977208                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1004513283                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2169575.125270                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.977208                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022399                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741951                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1553409                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1553409                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1553409                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1553409                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1553409                       # number of overall hits
system.cpu1.icache.overall_hits::total        1553409                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       788721                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       788721                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       788721                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       788721                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       788721                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       788721                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1553426                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1553426                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1553426                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1553426                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1553426                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1553426                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 46395.352941                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 46395.352941                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 46395.352941                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 46395.352941                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 46395.352941                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 46395.352941                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       636757                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       636757                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       636757                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       636757                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       636757                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       636757                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 45482.642857                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 45482.642857                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 45482.642857                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 45482.642857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 45482.642857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 45482.642857                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4012                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               153869211                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4268                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              36051.830131                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   220.915585                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    35.084415                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.862952                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.137048                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1054382                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1054382                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       711653                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        711653                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1706                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1706                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1706                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1706                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1766035                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1766035                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1766035                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1766035                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        10439                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        10439                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        10439                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         10439                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        10439                       # number of overall misses
system.cpu1.dcache.overall_misses::total        10439                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    327487920                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    327487920                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    327487920                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    327487920                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    327487920                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    327487920                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1064821                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1064821                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       711653                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       711653                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1706                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1706                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1706                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1706                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1776474                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1776474                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1776474                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1776474                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009804                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009804                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005876                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005876                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005876                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005876                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 31371.579653                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 31371.579653                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 31371.579653                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 31371.579653                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 31371.579653                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 31371.579653                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1025                       # number of writebacks
system.cpu1.dcache.writebacks::total             1025                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6427                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6427                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6427                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6427                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6427                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6427                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4012                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4012                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4012                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4012                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4012                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4012                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     58246537                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     58246537                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     58246537                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     58246537                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     58246537                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     58246537                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003768                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003768                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002258                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002258                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002258                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002258                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 14518.080010                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14518.080010                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 14518.080010                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 14518.080010                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 14518.080010                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 14518.080010                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
