============================================================
   Tang Dynasty, V4.2.511
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.2.511/bin/td.exe
   Built at =   13:05:02 Aug 20 2018
   Run by =     Administrator
   Run Date =   Mon Aug 27 17:08:59 2018

   Run on =     Y1YBFM96WTED81W
============================================================
CMD-004 : start command "import_device ef2_4.db -package EF2L45LG144B"
CMD-004 : start command "open_project Quick_Start.al"
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/FLASH_Demo/FPGA144/al_ip/sys_pll.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/FLASH_Demo/FPGA144/al_ip/AL_MCU.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/FLASH_Demo/FPGA144/src/quick_start.v
DAT-001 : Device setting, mark IO P119 as dedicated.
DAT-001 : Device setting, mark IO P130 as dedicated.
DAT-001 : Device setting, mark IO P131 as dedicated.
DAT-001 : Device setting, mark IO P136 as dedicated.
DAT-001 : Device setting, mark IO P137 as dedicated.
CMD-005 : finish command "import_device ef2_4.db -package EF2L45LG144B" in  1.239106s wall, 1.326008s user + 0.156001s system = 1.482009s CPU (119.6%)

CMD-006 : used memory is 109 MB, reserved memory is 84 MB, peak memory is 109 MB
CMD-004 : start command "import_db Quick_Start_pr.db"
RUN-001 : Importing design generated by Tang Dynasty, V4.2.217.
RUN-001 : Import IO constraints
RUN-001 : Import Inst constraints
RUN-001 : Import flow parameters
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/FLASH_Demo/FPGA144/al_ip/sys_pll.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/FLASH_Demo/FPGA144/al_ip/AL_MCU.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/FLASH_Demo/FPGA144/src/quick_start.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/FLASH_Demo/FPGA144/al_ip/AL_MCU.v
VLG-218 WARNING: overwrite current module AL_MCU in F:/SVN_ELF2_SOC/trunk/Basic_Demo/FLASH_Demo/FPGA144/al_ip/AL_MCU.v(47)
VLG-1154 : previous definition of module AL_MCU is here in F:/SVN_ELF2_SOC/trunk/Basic_Demo/FLASH_Demo/FPGA144/al_ip/AL_MCU.v(47)
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/FLASH_Demo/FPGA144/src/quick_start.v
VLG-218 WARNING: overwrite current module quick_start in F:/SVN_ELF2_SOC/trunk/Basic_Demo/FLASH_Demo/FPGA144/src/quick_start.v(87)
VLG-1154 : previous definition of module quick_start is here in F:/SVN_ELF2_SOC/trunk/Basic_Demo/FLASH_Demo/FPGA144/src/quick_start.v(59)
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/FLASH_Demo/FPGA144/al_ip/sys_pll.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/FLASH_Demo/FPGA144/al_ip/AL_MCU.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/FLASH_Demo/FPGA144/src/quick_start.v
CMD-004 : start command "elaborate -top quick_start"
VLG-004 : elaborate module quick_start in F:/SVN_ELF2_SOC/trunk/Basic_Demo/FLASH_Demo/FPGA144/src/quick_start.v(2)
VLG-004 : elaborate module sys_pll in F:/SVN_ELF2_SOC/trunk/Basic_Demo/FLASH_Demo/FPGA144/al_ip/sys_pll.v(23)
VLG-004 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.2.511/arch/ef2_macro.v(8)
VLG-004 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=5,CLKC1_CPHASE=40,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=21) in C:/Anlogic/TD4.2.511/arch/ef2_macro.v(2604)
VLG-939 WARNING: port i2s_mst_clk remains unconnected for this instance in F:/SVN_ELF2_SOC/trunk/Basic_Demo/FLASH_Demo/FPGA144/al_ip/AL_MCU.v(46)
VLG-004 : elaborate module AL_MCU in F:/SVN_ELF2_SOC/trunk/Basic_Demo/FLASH_Demo/FPGA144/al_ip/AL_MCU.v(14)
VLG-004 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in C:/Anlogic/TD4.2.511/arch/ef2_macro.v(707)
VIN-1013 WARNING: input port i2s_mst_clk is not connected on this instance in F:/SVN_ELF2_SOC/trunk/Basic_Demo/FLASH_Demo/FPGA144/al_ip/AL_MCU.v(46)
VLG-004 : elaborate module EF2_PHY_INTFLASH in C:/Anlogic/TD4.2.511/arch/ef2_macro.v(2474)
RTL-100 : Current top model is quick_start
RAM-300 : Inferred 0 RAMs.
CMD-004 : start command "optimize_rtl"
RUN-001 : Open license file C:/Anlogic/TD4.2.511/license/Anlogic.lic
SNT-300 : SanityCheck: Model "quick_start"
SNT-300 : SanityCheck: Model "AL_MCU"
SNT-300 : SanityCheck: Model "sys_pll"
RTL-100 : Mark sys_pll as IO macro for instance bufg_feedback
FLT-300 : Flatten model quick_start
FLT-300 : Flatten model AL_MCU
FLT-300 : Flatten model sys_pll
MRG-300 : Merged 2 instances.
OPT-300 : Optimize round 1
RTL-100 : 94/15 useful/useless nets, 57/7 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 1, 24 better
OPT-300 : Optimize round 2
RTL-100 : 93/1 useful/useless nets, 56/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 2, 0 better
CMD-004 : start command "report_area -file Quick_Start_rtl.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Gate Statistics
#Basic gates           35
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  5
  #bufif1               5
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

CMD-004 : start command "read_adc constrs/board.adc"
CMD-004 : start command "set_pin_assignment fpga_clk_in  LOCATION = P28;  "
CMD-004 : start command "set_pin_assignment fpga_rst_n  LOCATION = P38;  "
CMD-004 : start command "set_pin_assignment hw_led  LOCATION = P100;  "
CMD-004 : start command "set_pin_assignment sw_led  LOCATION = P99;   "
CMD-004 : start command "export_db Quick_Start_rtl.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-001 : Open license file C:/Anlogic/TD4.2.511/license/Anlogic.lic
GAT-100 : EF2_PHY_INTFLASH instance xintflash.
RTL-100 : Map 10 IOs to PADs
GAT-100 : Processed 0 LOGIC_BUF instances.
GAT-100 : 1 BUFG to GCLK
RTL-100 : Optimize after map_dsp, round 1
RTL-100 : 97/0 useful/useless nets, 61/0 useful/useless insts
RTL-100 : Optimize after map_dsp, round 1, 0 better
RTL-100 : Optimize round 1
RTL-100 : 97/0 useful/useless nets, 61/0 useful/useless insts
RTL-100 : Optimize round 1, 0 better
RTL-100 : Map 1 macro adder
RTL-100 : 173/50 useful/useless nets, 87/25 useful/useless insts
GAT-100 : Running gate level optimization.
GAT-100 : LUT mapping.
GAT-100 : Post mapping optimization.
GAT-100 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
GAT-100 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
GAT-100 : Mapper mapped 5 instances into 5 LUTs, name keeping = 100%.
GAT-100 : Packing top model "quick_start" ...
PAK-301 : Pack lib has 35 rtl pack models with 12 top pack blocks
OPT-300 : Optimize round 1
RTL-100 : 122/0 useful/useless nets, 86/0 useful/useless insts
OPT-301 : Optimize round 1, 0 better
PAK-SEQ-305 : Packing 25 DFF/LATCH to SEQ ...
PAK-RLS : Pack 1 carry chain into lslice
PAK-BLE-301 : Packing 0 adder to BLE ...
PAK-BLE-302 : Packed 0 adder and 0 SEQ to BLE.
PAK-BLE-301 : Packing 0 gate4 to BLE ...
PAK-BLE-302 : Packed 0 gate4 and 0 SEQ to BLE.
PAK-309 : Packed 0 FxMUX
PAK-BLE-301 : Packing 0 MUX to BLE ...
PAK-BLE-302 : Packed 0 MUX and 0 SEQ to BLE.
PAK-BLE-301 : Packing 5 LUT to BLE ...
PAK-BLE-302 : Packed 5 LUT and 0 SEQ to BLE.
PAK-SEQ-301 : Packing 25 remaining SEQ's ...
PAK-SEQ-302 : #0: Packed 0 SEQ (25 nodes)...
PAK-SEQ-302 : #1: Packed 2 SEQ (24 nodes)...
PAK-SEQ-303 : Packed 2 SEQ with LUT/SLICE
PAK-SEQ-304 : 5 single LUT's are left
PAK-SEQ-304 : 25 single SEQ's are left
PAK-303 : Packing model "quick_start" (AL_USER_NORMAL) with 28/65 primitive instances ...
CLK-302 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
CLK-311 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
CLK-304 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
CLK-305 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
CLK-309 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
CLK-309 : Tag rtl::Net clk25 as clock net
CLK-309 : Tag rtl::Net fpga_clk_in_pad as clock net
CLK-310 : Tagged 3 rtl::Net as clock net
CMD-004 : start command "report_area -file Quick_Start_gate.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Utilization Statistics
#lut                   19   out of   4480    0.42%
#reg                   25   out of   4480    0.56%
#le                    42
  #lut only            17   out of     42   40.48%
  #reg only            23   out of     42   54.76%
  #lut&reg              2   out of     42    4.76%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                   10   out of    109    9.17%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

CMD-004 : start command "export_db Quick_Start_gate.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "place"
RUN-001 : Open license file C:/Anlogic/TD4.2.511/license/Anlogic.lic
PLC-001 : Placer runs in 4 thread(s).
RUN-001 : There are total 38 instances
RUN-001 : 11 mslices, 11 lslices, 10 pads, 0 brams, 0 dsps
RUN-001 : There are total 89 nets
RUN-001 : 84 nets have 2 pins
RUN-001 : 1 nets have [3 - 5] pins
RUN-001 : 1 nets have [6 - 10] pins
RUN-001 : 2 nets have [11 - 20] pins
RUN-001 : 1 nets have [21 - 99] pins
PLC-001 : Initial placement ...
PLC-001 : design contains 36 instances, 22 slices, 1 macros(7 instances)
PLC-001 : Start timing update ...
CMD-004 : start command "start_timer"
TMR-611 WARNING: No sdc constraints found while initiating timer.
TMR-601 : Start building timing graph for model quick_start
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 200, tnet num: 87, tinst num: 35, tnode num: 253, tedge num: 309.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 18 levels in all.
TMR-601 : Timing graph initialized successfully.

TMR-601 : Start to update net delay, extr mode = 2.
TMR-601 : Update delay of 87 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 2.
TMR-601 : No user constraint, initiate default constraint.
TMR-601 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-601 : Start to map constraints to rules, there are 0 constraints in all.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Constraints initiated successfully.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
PLC-001 : End timing update;  0.030340s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (154.3%)

PLC-001 : Global placement ...
PLC-001 : Initial: Len = 8904
PLC-001 : Run with size of 3
PLC-001 : Cell area utilization is 0%, beta_incr = 0.994107
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0
PLC-004 : Step(1): len = 5212.9, overlap = 0
PLC-004 : Step(2): len = 4334, overlap = 0
PLC-004 : Step(3): len = 3734, overlap = 0
PLC-004 : Step(4): len = 3433.8, overlap = 0
PLC-004 : Step(5): len = 3269.1, overlap = 0
PLC-004 : Step(6): len = 2596.6, overlap = 0
PLC-004 : Step(7): len = 2157.7, overlap = 0
PLC-004 : Step(8): len = 2061, overlap = 0
PLC-004 : Step(9): len = 1921.7, overlap = 0
PLC-004 : Step(10): len = 1914.9, overlap = 0
PLC-004 : Step(11): len = 1830.6, overlap = 0
PLC-004 : Step(12): len = 1807.1, overlap = 0
PLC-004 : Step(13): len = 1846.8, overlap = 0
PLC-004 : Step(14): len = 1691.2, overlap = 0
PLC-004 : Step(15): len = 1605.5, overlap = 0
PLC-004 : Step(16): len = 1582.4, overlap = 0
PLC-001 : :::1::: Try harder cell spreading with beta_ = 6.63882
PLC-004 : Step(17): len = 1582.8, overlap = 0
PLC-004 : Step(18): len = 1525.3, overlap = 0
PLC-004 : Step(19): len = 1555.4, overlap = 0
PLC-004 : Step(20): len = 1576.5, overlap = 0
PLC-001 : Legalization ...
PLC-001 : Run with size of 3
PLC-001 : Cell area utilization is 1%, beta_incr = 0.994107
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0
PLC-004 : Step(21): len = 1499.1, overlap = 0
PLC-004 : Step(22): len = 1513.1, overlap = 0
PLC-004 : Step(23): len = 1522.2, overlap = 0
PLC-004 : Step(24): len = 1515, overlap = 0
PLC-004 : Step(25): len = 1492.3, overlap = 0
PLC-004 : Step(26): len = 1429.8, overlap = 0
PLC-004 : Step(27): len = 1388.5, overlap = 0
PLC-004 : Step(28): len = 1385, overlap = 0
PLC-001 : :::1::: Try harder cell spreading with beta_ = 2.0885
PLC-004 : Step(29): len = 1390.6, overlap = 0
PLC-004 : Step(30): len = 1379, overlap = 0
PLC-001 : :::2::: Try harder cell spreading with beta_ = 4.177
PLC-004 : Step(31): len = 1384.9, overlap = 0
PLC-004 : Step(32): len = 1384.9, overlap = 0
PLC-001 : Run with size of 1
PLC-001 : Cell area utilization is 1%, beta_incr = 0.994107
PLC-001 : :::0::: Try harder cell spreading with beta_ = 1.16388e-05
PLC-004 : Step(33): len = 1379.8, overlap = 1.25
PLC-004 : Step(34): len = 1383.3, overlap = 1.5
PLC-001 : :::1::: Try harder cell spreading with beta_ = 2.32776e-05
PLC-004 : Step(35): len = 1377.1, overlap = 1.5
PLC-004 : Step(36): len = 1381.4, overlap = 1.5
PLC-001 : Legalization ...
PLC-001 : Run with size of 1
PLC-001 : Cell area utilization is 1%, beta_incr = 0.994107
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0
PLC-004 : Step(37): len = 1505.3, overlap = 1.5
PLC-004 : Step(38): len = 1421.4, overlap = 1.75
PLC-004 : Step(39): len = 1414, overlap = 2
PLC-004 : Step(40): len = 1414, overlap = 2
PLC-001 : :::1::: Try harder cell spreading with beta_ = 6.71677e-05
PLC-004 : Step(41): len = 1408.4, overlap = 2.25
PLC-004 : Step(42): len = 1408.2, overlap = 2.25
PLC-001 : :::2::: Try harder cell spreading with beta_ = 0.000134335
PLC-004 : Step(43): len = 1409.4, overlap = 2.25
PLC-004 : Step(44): len = 1409.4, overlap = 2.25
PLC-001 : Legalization ...
PLC-001 : Legalized: Len = 1658, Over = 0
PLC-001 : Final: Len = 1658, Over = 0
CMD-004 : start command "route"
RUN-001 : Open license file C:/Anlogic/TD4.2.511/license/Anlogic.lic
RUN-001 : Pin swapping for better routability
RUN-001 : Pin misalignment score is improved from 4 to 4
RUN-001 : Pin local connectivity score is improved from 1 to 1
RUN-001 : Pin misalignment score is improved from 4 to 4
RUN-001 : Pin local connectivity score is improved from 1 to 1
RTE-301 : End pin swap;  0.002242s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RTE-301 : Route runs in 4 thread(s)
RUN-001 : There are total 38 instances
RUN-001 : 11 mslices, 11 lslices, 10 pads, 0 brams, 0 dsps
RUN-001 : There are total 89 nets
RUN-001 : 84 nets have 2 pins
RUN-001 : 1 nets have [3 - 5] pins
RUN-001 : 1 nets have [6 - 10] pins
RUN-001 : 2 nets have [11 - 20] pins
RUN-001 : 1 nets have [21 - 99] pins
RTE-301 : Start global routing ...
RTE-301 : Generate routing grids ...
RTE-301 : Initialize routing nets ...
RTE-301 : Ripup & Reroute ...
RTE-302 : len = 1736, over cnt = 4(0%), over = 7, worst = 3
RTE-302 : len = 1744, over cnt = 2(0%), over = 5, worst = 3
RTE-302 : len = 1760, over cnt = 2(0%), over = 4, worst = 2
RTE-302 : len = 1824, over cnt = 2(0%), over = 2, worst = 1
RTE-302 : len = 1824, over cnt = 2(0%), over = 2, worst = 1
RTE-302 : len = 1824, over cnt = 2(0%), over = 2, worst = 1
CMD-004 : start command "start_timer"
TMR-611 WARNING: No sdc constraints found while initiating timer.
TMR-601 : Start building timing graph for model quick_start
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 200, tnet num: 87, tinst num: 35, tnode num: 253, tedge num: 309.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 18 levels in all.
TMR-601 : Timing graph initialized successfully.

RTE-301 : Generate timing info.
TMR-601 : Start to update net delay, extr mode = 5.
TMR-601 : Update delay of 87 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 5.
TMR-601 : No user constraint, initiate default constraint.
TMR-601 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-601 : Start to map constraints to rules, there are 0 constraints in all.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Constraints initiated successfully.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
RTE-301 : Optimize timing.
RTE-301 : End global routing;  0.045659s wall, 0.046800s user + 0.031200s system = 0.078001s CPU (170.8%)

RTE-301 : Start detail routing ...
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
RTE-301 : net clk25 will be routed on clock mesh
RTE-301 : net fpga_clk_in_pad will be routed on clock mesh
RTE-301 : Detail Route ...
RTE-301 : ===== Initial DR =====
RTE-301 : Routed 49% nets. 
RTE-301 : Routed 53% nets. 
RTE-301 : Routed 58% nets. 
RTE-301 : Routed 65% nets. 
RTE-301 : Routed 65% nets. 
RTE-301 : Routed 66% nets. 
RTE-301 : Routed 67% nets. 
RTE-301 : Routed 67% nets. 
RTE-301 :  0.041181s wall, 0.062400s user + 0.015600s system = 0.078001s CPU (189.4%)

RTE-302 : len = 4320, over cnt = 13(0%), over = 13, worst = 1
RTE-301 : ===== DR Iter 1 =====
RTE-301 :  0.010084s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RTE-302 : len = 4336, over cnt = 4(0%), over = 4, worst = 1
RTE-301 : ===== DR Iter 2 =====
RTE-301 :  0.005516s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (1131.3%)

RTE-302 : len = 4352, over cnt = 0(0%), over = 0, worst = 0
RTE-303 : Routed, final wirelength = 4352
RTE-301 : 0 feed throughs used by 0 nets
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
RTE-301 : net clk25 will be routed on clock mesh
RTE-301 : net fpga_clk_in_pad will be routed on clock mesh
RTE-301 : eco open net = 0
RTE-301 : End detail routing;  1.152164s wall, 1.170008s user + 0.078001s system = 1.248008s CPU (108.3%)

RTE-301 : Routing violations:
RTE-301 : End of Routing Violations.
CMD-005 : finish command "route" in  1.245754s wall, 1.263608s user + 0.109201s system = 1.372809s CPU (110.2%)

CMD-006 : used memory is 175 MB, reserved memory is 135 MB, peak memory is 253 MB
CMD-004 : start command "report_area -io_info -file Quick_Start_phy.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Utilization Statistics
#lut                   19   out of   4480    0.42%
#reg                   25   out of   4480    0.56%
#le                    42
  #lut only            17   out of     42   40.48%
  #reg only            23   out of     42   54.76%
  #lut&reg              2   out of     42    4.76%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                   10   out of    109    9.17%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

CMD-004 : start command "export_db Quick_Start_pr.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 F:/SVN_ELF2_SOC/trunk/Basic_Demo/WDT_Demo/SDK144/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-701 : Start to generate bitstream. 
BIT-701 : Init instances with 4 threads.
BIT-701 : Init instances completely, inst num: 38
BIT-701 : Init pips with 4 threads.
BIT-701 : Init pips completely, net num: 89, pip num: 511
BIT-701 : Multithreading accelaration with 4 threads.
BIT-701 : Generate bitstream completely, there are 143 valid insts, and 1284 bits set as '1'.
BIT-701 : Generate bits file Quick_Start.bit.
CMD-004 : start command "import_db F:/SVN_ELF2_SOC/trunk/Basic_Demo/FLASH_Demo/FPGA144/Quick_Start_pr.db"
RUN-001 : Importing design generated by Tang Dynasty, V4.2.511.
RUN-001 : Import IO constraints
RUN-001 : Import Inst constraints
RUN-001 : Import flow parameters
CMD-004 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 F:/SVN_ELF2_SOC/trunk/Basic_Demo/FLASH_Demo/SDK144/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-701 : Start to generate bitstream. 
BIT-701 : Init instances completely, inst num: 38
BIT-701 : Init pips completely, net num: 89, pip num: 511
BIT-701 : Generate bitstream completely, there are 143 valid insts, and 1284 bits set as '1'.
BIT-701 : Generate bits file Quick_Start.bit.
CMD-004 : start command "svfgen -scan_mode prog_sram -level 1 -bit Quick_Start.bit -svf Quick_Start.svf -opt no_comment -bypass 11111111"
RUN-001 : JTAGDaisyChain:: start to program through daisy chain for chip at level 1....
BIT-701 : Generate tde file Quick_Start.tde
RUN-001 : JTAGDaisyChain:: Generate Quick_Start.svf successfully.
CMD-005 : finish command "svfgen -scan_mode prog_sram -level 1 -bit Quick_Start.bit -svf Quick_Start.svf -opt no_comment -bypass 11111111" in  1.170195s wall, 1.170008s user + 0.000000s system = 1.170008s CPU (100.0%)

CMD-006 : used memory is 188 MB, reserved memory is 141 MB, peak memory is 253 MB
CMD-004 : start command "download -svf F:\SVN_ELF2_SOC\trunk\Basic_Demo\FLASH_Demo\FPGA144\Quick_Start.svf -mode jtag -wait 20 -spd 6 -sec 64 -cable 0 -chip EF2L45B"
CMD-004 : start command "bit_to_vec -chip EF2L45B -m jtag -svf F:/SVN_ELF2_SOC/trunk/Basic_Demo/FLASH_Demo/FPGA144/Quick_Start.svf"
CMD-004 : start command "program -cable 0 -spd 6"
CMD-005 : finish command "program -cable 0 -spd 6" in  1.364451s wall, 0.124801s user + 0.015600s system = 0.140401s CPU (10.3%)

CMD-006 : used memory is 241 MB, reserved memory is 192 MB, peak memory is 253 MB
CMD-005 : finish command "download -svf F:\SVN_ELF2_SOC\trunk\Basic_Demo\FLASH_Demo\FPGA144\Quick_Start.svf -mode jtag -wait 20 -spd 6 -sec 64 -cable 0 -chip EF2L45B" in  1.517571s wall, 0.280802s user + 0.031200s system = 0.312002s CPU (20.6%)

CMD-006 : used memory is 241 MB, reserved memory is 192 MB, peak memory is 253 MB
GUI-001 : Download success!
CMD-004 : start command "import_db F:/SVN_ELF2_SOC/trunk/Basic_Demo/FLASH_Demo/FPGA144/Quick_Start_pr.db"
RUN-001 : Importing design generated by Tang Dynasty, V4.2.511.
RUN-001 : Import IO constraints
RUN-001 : Import Inst constraints
RUN-001 : Import flow parameters
CMD-004 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 F:/SVN_ELF2_SOC/trunk/Basic_Demo/FLASH_Demo/SDK144/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-701 : Start to generate bitstream. 
BIT-701 : Init instances completely, inst num: 38
BIT-701 : Init pips completely, net num: 89, pip num: 511
BIT-701 : Generate bitstream completely, there are 143 valid insts, and 1284 bits set as '1'.
BIT-701 : Generate bits file Quick_Start.bit.
CMD-004 : start command "svfgen -scan_mode prog_sram -level 1 -bit Quick_Start.bit -svf Quick_Start.svf -opt no_comment -bypass 11111111"
RUN-001 : JTAGDaisyChain:: start to program through daisy chain for chip at level 1....
BIT-701 : Generate tde file Quick_Start.tde
RUN-001 : JTAGDaisyChain:: Generate Quick_Start.svf successfully.
CMD-005 : finish command "svfgen -scan_mode prog_sram -level 1 -bit Quick_Start.bit -svf Quick_Start.svf -opt no_comment -bypass 11111111" in  1.186725s wall, 1.154407s user + 0.015600s system = 1.170008s CPU (98.6%)

CMD-006 : used memory is 245 MB, reserved memory is 195 MB, peak memory is 253 MB
RUN-003 ERROR: USB device open error, please re-connect the USB cable!
RUN-003 ERROR: USB device open error, please re-connect the USB cable!
CMD-004 : start command "download -svf F:\SVN_ELF2_SOC\trunk\Basic_Demo\FLASH_Demo\FPGA144\Quick_Start.svf -mode jtag -wait 20 -spd 6 -sec 64 -cable 0 -chip EF2L45B"
CMD-004 : start command "bit_to_vec -chip EF2L45B -m jtag -svf F:/SVN_ELF2_SOC/trunk/Basic_Demo/FLASH_Demo/FPGA144/Quick_Start.svf"
CMD-004 : start command "program -cable 0 -spd 6"
CMD-005 : finish command "program -cable 0 -spd 6" in  1.365382s wall, 0.109201s user + 0.015600s system = 0.124801s CPU (9.1%)

CMD-006 : used memory is 242 MB, reserved memory is 193 MB, peak memory is 253 MB
CMD-005 : finish command "download -svf F:\SVN_ELF2_SOC\trunk\Basic_Demo\FLASH_Demo\FPGA144\Quick_Start.svf -mode jtag -wait 20 -spd 6 -sec 64 -cable 0 -chip EF2L45B" in  1.514854s wall, 0.249602s user + 0.031200s system = 0.280802s CPU (18.5%)

CMD-006 : used memory is 242 MB, reserved memory is 193 MB, peak memory is 253 MB
GUI-001 : Download success!
CMD-004 : start command "import_db F:/SVN_ELF2_SOC/trunk/Basic_Demo/FLASH_Demo/FPGA144/Quick_Start_pr.db"
RUN-001 : Importing design generated by Tang Dynasty, V4.2.511.
RUN-001 : Import IO constraints
RUN-001 : Import Inst constraints
RUN-001 : Import flow parameters
CMD-004 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 F:/SVN_ELF2_SOC/trunk/Basic_Demo/FLASH_Demo/SDK144/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-701 : Start to generate bitstream. 
BIT-701 : Init instances completely, inst num: 38
BIT-701 : Init pips completely, net num: 89, pip num: 511
BIT-701 : Generate bitstream completely, there are 143 valid insts, and 1284 bits set as '1'.
BIT-701 : Generate bits file Quick_Start.bit.
CMD-004 : start command "svfgen -scan_mode prog_sram -level 1 -bit Quick_Start.bit -svf Quick_Start.svf -opt no_comment -bypass 11111111"
RUN-001 : JTAGDaisyChain:: start to program through daisy chain for chip at level 1....
BIT-701 : Generate tde file Quick_Start.tde
RUN-001 : JTAGDaisyChain:: Generate Quick_Start.svf successfully.
CMD-005 : finish command "svfgen -scan_mode prog_sram -level 1 -bit Quick_Start.bit -svf Quick_Start.svf -opt no_comment -bypass 11111111" in  1.180494s wall, 1.185608s user + 0.000000s system = 1.185608s CPU (100.4%)

CMD-006 : used memory is 245 MB, reserved memory is 195 MB, peak memory is 253 MB
CMD-004 : start command "download -svf F:\SVN_ELF2_SOC\trunk\Basic_Demo\FLASH_Demo\FPGA144\Quick_Start.svf -mode jtag -wait 20 -spd 6 -sec 64 -cable 0 -chip EF2L45B"
CMD-004 : start command "bit_to_vec -chip EF2L45B -m jtag -svf F:/SVN_ELF2_SOC/trunk/Basic_Demo/FLASH_Demo/FPGA144/Quick_Start.svf"
CMD-004 : start command "program -cable 0 -spd 6"
CMD-005 : finish command "program -cable 0 -spd 6" in  1.355003s wall, 0.093601s user + 0.015600s system = 0.109201s CPU (8.1%)

CMD-006 : used memory is 242 MB, reserved memory is 192 MB, peak memory is 253 MB
CMD-005 : finish command "download -svf F:\SVN_ELF2_SOC\trunk\Basic_Demo\FLASH_Demo\FPGA144\Quick_Start.svf -mode jtag -wait 20 -spd 6 -sec 64 -cable 0 -chip EF2L45B" in  1.537726s wall, 0.280802s user + 0.015600s system = 0.296402s CPU (19.3%)

CMD-006 : used memory is 242 MB, reserved memory is 192 MB, peak memory is 253 MB
GUI-001 : Download success!
RUN-003 ERROR: USB device open error, please re-connect the USB cable!
RUN-003 ERROR: USB device open error, please re-connect the USB cable!
CMD-004 : start command "download -svf F:\SVN_ELF2_SOC\trunk\Basic_Demo\FLASH_Demo\FPGA144\Quick_Start.svf -mode jtag -wait 20 -spd 6 -sec 64 -cable 0 -chip EF2L45B"
CMD-004 : start command "bit_to_vec -chip EF2L45B -m jtag -svf F:/SVN_ELF2_SOC/trunk/Basic_Demo/FLASH_Demo/FPGA144/Quick_Start.svf"
CMD-004 : start command "program -cable 0 -spd 6"
CMD-005 : finish command "program -cable 0 -spd 6" in  1.353219s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (8.1%)

CMD-006 : used memory is 242 MB, reserved memory is 192 MB, peak memory is 253 MB
CMD-005 : finish command "download -svf F:\SVN_ELF2_SOC\trunk\Basic_Demo\FLASH_Demo\FPGA144\Quick_Start.svf -mode jtag -wait 20 -spd 6 -sec 64 -cable 0 -chip EF2L45B" in  1.503536s wall, 0.234002s user + 0.015600s system = 0.249602s CPU (16.6%)

CMD-006 : used memory is 242 MB, reserved memory is 192 MB, peak memory is 253 MB
GUI-001 : Download success!
CMD-004 : start command "download -svf F:\SVN_ELF2_SOC\trunk\Basic_Demo\FLASH_Demo\FPGA144\Quick_Start.svf -mode jtag -wait 20 -spd 6 -sec 64 -cable 0 -chip EF2L45B"
CMD-004 : start command "bit_to_vec -chip EF2L45B -m jtag -svf F:/SVN_ELF2_SOC/trunk/Basic_Demo/FLASH_Demo/FPGA144/Quick_Start.svf"
CMD-004 : start command "program -cable 0 -spd 6"
CMD-005 : finish command "program -cable 0 -spd 6" in  1.358899s wall, 0.062400s user + 0.046800s system = 0.109201s CPU (8.0%)

CMD-006 : used memory is 242 MB, reserved memory is 193 MB, peak memory is 253 MB
CMD-005 : finish command "download -svf F:\SVN_ELF2_SOC\trunk\Basic_Demo\FLASH_Demo\FPGA144\Quick_Start.svf -mode jtag -wait 20 -spd 6 -sec 64 -cable 0 -chip EF2L45B" in  1.538908s wall, 0.218401s user + 0.078001s system = 0.296402s CPU (19.3%)

CMD-006 : used memory is 242 MB, reserved memory is 193 MB, peak memory is 253 MB
GUI-001 : Download success!
RUN-003 ERROR: USB device open error, please re-connect the USB cable!
RUN-003 ERROR: USB device open error, please re-connect the USB cable!
CMD-004 : start command "download -svf F:\SVN_ELF2_SOC\trunk\Basic_Demo\FLASH_Demo\FPGA144\Quick_Start.svf -mode jtag -wait 20 -spd 6 -sec 64 -cable 0 -chip EF2L45B"
CMD-004 : start command "bit_to_vec -chip EF2L45B -m jtag -svf F:/SVN_ELF2_SOC/trunk/Basic_Demo/FLASH_Demo/FPGA144/Quick_Start.svf"
CMD-004 : start command "program -cable 0 -spd 6"
CMD-005 : finish command "program -cable 0 -spd 6" in  1.363200s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (3.4%)

CMD-006 : used memory is 241 MB, reserved memory is 192 MB, peak memory is 253 MB
CMD-005 : finish command "download -svf F:\SVN_ELF2_SOC\trunk\Basic_Demo\FLASH_Demo\FPGA144\Quick_Start.svf -mode jtag -wait 20 -spd 6 -sec 64 -cable 0 -chip EF2L45B" in  1.511169s wall, 0.187201s user + 0.031200s system = 0.218401s CPU (14.5%)

CMD-006 : used memory is 241 MB, reserved memory is 192 MB, peak memory is 253 MB
GUI-001 : Download success!
RUN-003 ERROR: USB device open error, please re-connect the USB cable!
RUN-003 ERROR: USB device open error, please re-connect the USB cable!
CMD-004 : start command "download -svf F:\SVN_ELF2_SOC\trunk\Basic_Demo\FLASH_Demo\FPGA144\Quick_Start.svf -mode jtag -wait 20 -spd 6 -sec 64 -cable 0 -chip EF2L45B"
CMD-004 : start command "bit_to_vec -chip EF2L45B -m jtag -svf F:/SVN_ELF2_SOC/trunk/Basic_Demo/FLASH_Demo/FPGA144/Quick_Start.svf"
CMD-004 : start command "program -cable 0 -spd 6"
CMD-005 : finish command "program -cable 0 -spd 6" in  1.357466s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (8.0%)

CMD-006 : used memory is 242 MB, reserved memory is 192 MB, peak memory is 253 MB
CMD-005 : finish command "download -svf F:\SVN_ELF2_SOC\trunk\Basic_Demo\FLASH_Demo\FPGA144\Quick_Start.svf -mode jtag -wait 20 -spd 6 -sec 64 -cable 0 -chip EF2L45B" in  1.554035s wall, 0.280802s user + 0.000000s system = 0.280802s CPU (18.1%)

CMD-006 : used memory is 242 MB, reserved memory is 192 MB, peak memory is 253 MB
GUI-001 : Download success!
CMD-004 : start command "download -spd 1 -mode erase_spi"
RUN-001 : Chip validation success: EF2L45B
CMD-004 : start command "program -cable 0 -spd 1"
CMD-004 : start command "set_print_message_level warning"
CMD-004 : start command "set_print_message_level note"
RUN-001 : Erase flash successfully.
CMD-005 : finish command "download -spd 1 -mode erase_spi" in  1.482162s wall, 1.029607s user + 0.015600s system = 1.045207s CPU (70.5%)

CMD-006 : used memory is 216 MB, reserved memory is 166 MB, peak memory is 253 MB
GUI-001 : Erase flash success!
CMD-004 : start command "download -svf F:\SVN_ELF2_SOC\trunk\Basic_Demo\FLASH_Demo\FPGA144\Quick_Start.svf -mode jtag -wait 20 -spd 6 -sec 64 -cable 0 -chip EF2L45B"
CMD-004 : start command "bit_to_vec -chip EF2L45B -m jtag -svf F:/SVN_ELF2_SOC/trunk/Basic_Demo/FLASH_Demo/FPGA144/Quick_Start.svf"
CMD-004 : start command "program -cable 0 -spd 6"
CMD-005 : finish command "program -cable 0 -spd 6" in  1.350367s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (6.9%)

CMD-006 : used memory is 242 MB, reserved memory is 191 MB, peak memory is 253 MB
CMD-005 : finish command "download -svf F:\SVN_ELF2_SOC\trunk\Basic_Demo\FLASH_Demo\FPGA144\Quick_Start.svf -mode jtag -wait 20 -spd 6 -sec 64 -cable 0 -chip EF2L45B" in  1.500103s wall, 0.249602s user + 0.015600s system = 0.265202s CPU (17.7%)

CMD-006 : used memory is 242 MB, reserved memory is 191 MB, peak memory is 253 MB
GUI-001 : Download success!
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/FLASH_Demo/FPGA144/al_ip/sys_pll.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/FLASH_Demo/FPGA144/al_ip/AL_MCU.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/FLASH_Demo/FPGA144/src/quick_start.v
CMD-004 : start command "elaborate -top quick_start"
VLG-004 : elaborate module quick_start in F:/SVN_ELF2_SOC/trunk/Basic_Demo/FLASH_Demo/FPGA144/src/quick_start.v(2)
VLG-004 : elaborate module sys_pll in F:/SVN_ELF2_SOC/trunk/Basic_Demo/FLASH_Demo/FPGA144/al_ip/sys_pll.v(23)
VLG-004 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.2.511/arch/ef2_macro.v(8)
VLG-004 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=5,CLKC1_CPHASE=40,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=21) in C:/Anlogic/TD4.2.511/arch/ef2_macro.v(2604)
VLG-939 WARNING: port i2s_mst_clk remains unconnected for this instance in F:/SVN_ELF2_SOC/trunk/Basic_Demo/FLASH_Demo/FPGA144/al_ip/AL_MCU.v(46)
VLG-004 : elaborate module AL_MCU in F:/SVN_ELF2_SOC/trunk/Basic_Demo/FLASH_Demo/FPGA144/al_ip/AL_MCU.v(14)
VLG-004 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in C:/Anlogic/TD4.2.511/arch/ef2_macro.v(707)
VIN-1013 WARNING: input port i2s_mst_clk is not connected on this instance in F:/SVN_ELF2_SOC/trunk/Basic_Demo/FLASH_Demo/FPGA144/al_ip/AL_MCU.v(46)
VLG-004 : elaborate module EF2_PHY_INTFLASH in C:/Anlogic/TD4.2.511/arch/ef2_macro.v(2474)
RTL-100 : Current top model is quick_start
RAM-300 : Inferred 0 RAMs.
CMD-004 : start command "optimize_rtl"
RUN-001 : Open license file C:/Anlogic/TD4.2.511/license/Anlogic.lic
SNT-300 : SanityCheck: Model "quick_start"
SNT-300 : SanityCheck: Model "AL_MCU"
SNT-300 : SanityCheck: Model "sys_pll"
RTL-100 : Mark sys_pll as IO macro for instance bufg_feedback
FLT-300 : Flatten model quick_start
FLT-300 : Flatten model AL_MCU
FLT-300 : Flatten model sys_pll
MRG-300 : Merged 2 instances.
OPT-300 : Optimize round 1
RTL-100 : 94/15 useful/useless nets, 57/7 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 1, 24 better
OPT-300 : Optimize round 2
RTL-100 : 93/1 useful/useless nets, 56/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 2, 0 better
CMD-004 : start command "report_area -file Quick_Start_rtl.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Gate Statistics
#Basic gates           35
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  5
  #bufif1               5
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

CMD-004 : start command "read_adc constrs/board.adc"
CMD-004 : start command "set_pin_assignment fpga_clk_in  LOCATION = P28;  "
CMD-004 : start command "set_pin_assignment fpga_rst_n  LOCATION = P38;  "
CMD-004 : start command "set_pin_assignment hw_led  LOCATION = P100;  "
CMD-004 : start command "set_pin_assignment sw_led  LOCATION = P99;   "
CMD-004 : start command "export_db Quick_Start_rtl.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-001 : Open license file C:/Anlogic/TD4.2.511/license/Anlogic.lic
GAT-100 : EF2_PHY_INTFLASH instance xintflash.
RTL-100 : Map 10 IOs to PADs
GAT-100 : Processed 0 LOGIC_BUF instances.
GAT-100 : 1 BUFG to GCLK
RTL-100 : Optimize after map_dsp, round 1
RTL-100 : 97/0 useful/useless nets, 61/0 useful/useless insts
RTL-100 : Optimize after map_dsp, round 1, 0 better
RTL-100 : Optimize round 1
RTL-100 : 97/0 useful/useless nets, 61/0 useful/useless insts
RTL-100 : Optimize round 1, 0 better
RTL-100 : Map 1 macro adder
RTL-100 : 173/50 useful/useless nets, 87/25 useful/useless insts
GAT-100 : Running gate level optimization.
GAT-100 : LUT mapping.
GAT-100 : Post mapping optimization.
GAT-100 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
GAT-100 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
GAT-100 : Mapper mapped 5 instances into 5 LUTs, name keeping = 100%.
GAT-100 : Packing top model "quick_start" ...
PAK-301 : Pack lib has 35 rtl pack models with 12 top pack blocks
OPT-300 : Optimize round 1
RTL-100 : 122/0 useful/useless nets, 86/0 useful/useless insts
OPT-301 : Optimize round 1, 0 better
PAK-SEQ-305 : Packing 25 DFF/LATCH to SEQ ...
PAK-RLS : Pack 1 carry chain into lslice
PAK-BLE-301 : Packing 0 adder to BLE ...
PAK-BLE-302 : Packed 0 adder and 0 SEQ to BLE.
PAK-BLE-301 : Packing 0 gate4 to BLE ...
PAK-BLE-302 : Packed 0 gate4 and 0 SEQ to BLE.
PAK-309 : Packed 0 FxMUX
PAK-BLE-301 : Packing 0 MUX to BLE ...
PAK-BLE-302 : Packed 0 MUX and 0 SEQ to BLE.
PAK-BLE-301 : Packing 5 LUT to BLE ...
PAK-BLE-302 : Packed 5 LUT and 0 SEQ to BLE.
PAK-SEQ-301 : Packing 25 remaining SEQ's ...
PAK-SEQ-302 : #0: Packed 0 SEQ (25 nodes)...
PAK-SEQ-302 : #1: Packed 2 SEQ (24 nodes)...
PAK-SEQ-303 : Packed 2 SEQ with LUT/SLICE
PAK-SEQ-304 : 5 single LUT's are left
PAK-SEQ-304 : 25 single SEQ's are left
PAK-303 : Packing model "quick_start" (AL_USER_NORMAL) with 28/65 primitive instances ...
CLK-302 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
CLK-311 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
CLK-304 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
CLK-305 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
CLK-309 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
CLK-309 : Tag rtl::Net clk25 as clock net
CLK-309 : Tag rtl::Net fpga_clk_in_pad as clock net
CLK-310 : Tagged 3 rtl::Net as clock net
CMD-004 : start command "report_area -file Quick_Start_gate.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Utilization Statistics
#lut                   19   out of   4480    0.42%
#reg                   25   out of   4480    0.56%
#le                    42
  #lut only            17   out of     42   40.48%
  #reg only            23   out of     42   54.76%
  #lut&reg              2   out of     42    4.76%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                   10   out of    109    9.17%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

CMD-004 : start command "export_db Quick_Start_gate.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "place"
RUN-001 : Open license file C:/Anlogic/TD4.2.511/license/Anlogic.lic
PLC-001 : Placer runs in 4 thread(s).
RUN-001 : There are total 38 instances
RUN-001 : 11 mslices, 11 lslices, 10 pads, 0 brams, 0 dsps
RUN-001 : There are total 89 nets
RUN-001 : 84 nets have 2 pins
RUN-001 : 1 nets have [3 - 5] pins
RUN-001 : 1 nets have [6 - 10] pins
RUN-001 : 2 nets have [11 - 20] pins
RUN-001 : 1 nets have [21 - 99] pins
PLC-001 : Initial placement ...
PLC-001 : design contains 36 instances, 22 slices, 1 macros(7 instances)
PLC-001 : Start timing update ...
CMD-004 : start command "start_timer"
TMR-611 WARNING: No sdc constraints found while initiating timer.
TMR-601 : Start building timing graph for model quick_start
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 200, tnet num: 87, tinst num: 35, tnode num: 253, tedge num: 309.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 18 levels in all.
TMR-601 : Timing graph initialized successfully.

TMR-601 : Start to update net delay, extr mode = 2.
TMR-601 : Update delay of 87 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 2.
TMR-601 : No user constraint, initiate default constraint.
TMR-601 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-601 : Start to map constraints to rules, there are 0 constraints in all.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Constraints initiated successfully.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
PLC-001 : End timing update;  0.029073s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (107.3%)

PLC-001 : Global placement ...
PLC-001 : Initial: Len = 8904
PLC-001 : Run with size of 3
PLC-001 : Cell area utilization is 0%, beta_incr = 0.994107
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0
PLC-004 : Step(45): len = 5212.9, overlap = 0
PLC-004 : Step(46): len = 4334, overlap = 0
PLC-004 : Step(47): len = 3734, overlap = 0
PLC-004 : Step(48): len = 3433.8, overlap = 0
PLC-004 : Step(49): len = 3269.1, overlap = 0
PLC-004 : Step(50): len = 2596.6, overlap = 0
PLC-004 : Step(51): len = 2157.7, overlap = 0
PLC-004 : Step(52): len = 2061, overlap = 0
PLC-004 : Step(53): len = 1921.7, overlap = 0
PLC-004 : Step(54): len = 1914.9, overlap = 0
PLC-004 : Step(55): len = 1830.6, overlap = 0
PLC-004 : Step(56): len = 1807.1, overlap = 0
PLC-004 : Step(57): len = 1846.8, overlap = 0
PLC-004 : Step(58): len = 1691.2, overlap = 0
PLC-004 : Step(59): len = 1605.5, overlap = 0
PLC-004 : Step(60): len = 1582.4, overlap = 0
PLC-001 : :::1::: Try harder cell spreading with beta_ = 6.63882
PLC-004 : Step(61): len = 1582.8, overlap = 0
PLC-004 : Step(62): len = 1525.3, overlap = 0
PLC-004 : Step(63): len = 1555.4, overlap = 0
PLC-004 : Step(64): len = 1576.5, overlap = 0
PLC-001 : Legalization ...
PLC-001 : Run with size of 3
PLC-001 : Cell area utilization is 1%, beta_incr = 0.994107
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0
PLC-004 : Step(65): len = 1499.1, overlap = 0
PLC-004 : Step(66): len = 1513.1, overlap = 0
PLC-004 : Step(67): len = 1522.2, overlap = 0
PLC-004 : Step(68): len = 1515, overlap = 0
PLC-004 : Step(69): len = 1492.3, overlap = 0
PLC-004 : Step(70): len = 1429.8, overlap = 0
PLC-004 : Step(71): len = 1388.5, overlap = 0
PLC-004 : Step(72): len = 1385, overlap = 0
PLC-001 : :::1::: Try harder cell spreading with beta_ = 2.0885
PLC-004 : Step(73): len = 1390.6, overlap = 0
PLC-004 : Step(74): len = 1379, overlap = 0
PLC-001 : :::2::: Try harder cell spreading with beta_ = 4.177
PLC-004 : Step(75): len = 1384.9, overlap = 0
PLC-004 : Step(76): len = 1384.9, overlap = 0
PLC-001 : Run with size of 1
PLC-001 : Cell area utilization is 1%, beta_incr = 0.994107
PLC-001 : :::0::: Try harder cell spreading with beta_ = 1.16388e-05
PLC-004 : Step(77): len = 1379.8, overlap = 1.25
PLC-004 : Step(78): len = 1383.3, overlap = 1.5
PLC-001 : :::1::: Try harder cell spreading with beta_ = 2.32776e-05
PLC-004 : Step(79): len = 1377.1, overlap = 1.5
PLC-004 : Step(80): len = 1381.4, overlap = 1.5
PLC-001 : Legalization ...
PLC-001 : Run with size of 1
PLC-001 : Cell area utilization is 1%, beta_incr = 0.994107
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0
PLC-004 : Step(81): len = 1505.3, overlap = 1.5
PLC-004 : Step(82): len = 1421.4, overlap = 1.75
PLC-004 : Step(83): len = 1414, overlap = 2
PLC-004 : Step(84): len = 1414, overlap = 2
PLC-001 : :::1::: Try harder cell spreading with beta_ = 6.71677e-05
PLC-004 : Step(85): len = 1408.4, overlap = 2.25
PLC-004 : Step(86): len = 1408.2, overlap = 2.25
PLC-001 : :::2::: Try harder cell spreading with beta_ = 0.000134335
PLC-004 : Step(87): len = 1409.4, overlap = 2.25
PLC-004 : Step(88): len = 1409.4, overlap = 2.25
PLC-001 : Legalization ...
PLC-001 : Legalized: Len = 1658, Over = 0
PLC-001 : Final: Len = 1658, Over = 0
CMD-004 : start command "route"
RUN-001 : Open license file C:/Anlogic/TD4.2.511/license/Anlogic.lic
RUN-001 : Pin swapping for better routability
RUN-001 : Pin misalignment score is improved from 4 to 4
RUN-001 : Pin local connectivity score is improved from 1 to 1
RUN-001 : Pin misalignment score is improved from 4 to 4
RUN-001 : Pin local connectivity score is improved from 1 to 1
RTE-301 : End pin swap;  0.002286s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RTE-301 : Route runs in 4 thread(s)
RUN-001 : There are total 38 instances
RUN-001 : 11 mslices, 11 lslices, 10 pads, 0 brams, 0 dsps
RUN-001 : There are total 89 nets
RUN-001 : 84 nets have 2 pins
RUN-001 : 1 nets have [3 - 5] pins
RUN-001 : 1 nets have [6 - 10] pins
RUN-001 : 2 nets have [11 - 20] pins
RUN-001 : 1 nets have [21 - 99] pins
RTE-301 : Start global routing ...
RTE-301 : Generate routing grids ...
RTE-301 : Initialize routing nets ...
RTE-301 : Ripup & Reroute ...
RTE-302 : len = 1736, over cnt = 4(0%), over = 7, worst = 3
RTE-302 : len = 1744, over cnt = 2(0%), over = 5, worst = 3
RTE-302 : len = 1760, over cnt = 2(0%), over = 4, worst = 2
RTE-302 : len = 1824, over cnt = 2(0%), over = 2, worst = 1
RTE-302 : len = 1824, over cnt = 2(0%), over = 2, worst = 1
RTE-302 : len = 1824, over cnt = 2(0%), over = 2, worst = 1
CMD-004 : start command "start_timer"
TMR-611 WARNING: No sdc constraints found while initiating timer.
TMR-601 : Start building timing graph for model quick_start
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 200, tnet num: 87, tinst num: 35, tnode num: 253, tedge num: 309.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 18 levels in all.
TMR-601 : Timing graph initialized successfully.

RTE-301 : Generate timing info.
TMR-601 : Start to update net delay, extr mode = 5.
TMR-601 : Update delay of 87 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 5.
TMR-601 : No user constraint, initiate default constraint.
TMR-601 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-601 : Start to map constraints to rules, there are 0 constraints in all.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Constraints initiated successfully.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
RTE-301 : Optimize timing.
RTE-301 : End global routing;  0.043154s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (108.4%)

RTE-301 : Start detail routing ...
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
RTE-301 : net clk25 will be routed on clock mesh
RTE-301 : net fpga_clk_in_pad will be routed on clock mesh
RTE-301 : Detail Route ...
RTE-301 : ===== Initial DR =====
RTE-301 : Routed 49% nets. 
RTE-301 : Routed 53% nets. 
RTE-301 : Routed 58% nets. 
RTE-301 : Routed 65% nets. 
RTE-301 : Routed 65% nets. 
RTE-301 : Routed 66% nets. 
RTE-301 : Routed 67% nets. 
RTE-301 : Routed 67% nets. 
RTE-301 :  0.039806s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (117.6%)

RTE-302 : len = 4320, over cnt = 13(0%), over = 13, worst = 1
RTE-301 : ===== DR Iter 1 =====
RTE-301 :  0.009555s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RTE-302 : len = 4336, over cnt = 4(0%), over = 4, worst = 1
RTE-301 : ===== DR Iter 2 =====
RTE-301 :  0.004936s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RTE-302 : len = 4352, over cnt = 0(0%), over = 0, worst = 0
RTE-303 : Routed, final wirelength = 4352
RTE-301 : 0 feed throughs used by 0 nets
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
RTE-301 : net clk25 will be routed on clock mesh
RTE-301 : net fpga_clk_in_pad will be routed on clock mesh
RTE-301 : eco open net = 0
RTE-301 : End detail routing;  0.596165s wall, 0.561604s user + 0.046800s system = 0.608404s CPU (102.1%)

RTE-301 : Routing violations:
RTE-301 : End of Routing Violations.
CMD-004 : start command "report_area -io_info -file Quick_Start_phy.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Utilization Statistics
#lut                   19   out of   4480    0.42%
#reg                   25   out of   4480    0.56%
#le                    42
  #lut only            17   out of     42   40.48%
  #reg only            23   out of     42   54.76%
  #lut&reg              2   out of     42    4.76%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                   10   out of    109    9.17%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

CMD-004 : start command "export_db Quick_Start_pr.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 F:/SVN_ELF2_SOC/trunk/Basic_Demo/FLASH_Demo/SDK144/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-701 : Start to generate bitstream. 
BIT-701 : Init instances with 4 threads.
BIT-701 : Init instances completely, inst num: 38
BIT-701 : Init pips with 4 threads.
BIT-701 : Init pips completely, net num: 89, pip num: 511
BIT-701 : Multithreading accelaration with 4 threads.
BIT-701 : Generate bitstream completely, there are 143 valid insts, and 1284 bits set as '1'.
BIT-701 : Generate bits file Quick_Start.bit.
CMD-004 : start command "svfgen -scan_mode prog_sram -level 1 -bit Quick_Start.bit -svf Quick_Start.svf -opt no_comment -bypass 11111111"
RUN-001 : JTAGDaisyChain:: start to program through daisy chain for chip at level 1....
BIT-701 : Generate tde file Quick_Start.tde
RUN-001 : JTAGDaisyChain:: Generate Quick_Start.svf successfully.
CMD-005 : finish command "svfgen -scan_mode prog_sram -level 1 -bit Quick_Start.bit -svf Quick_Start.svf -opt no_comment -bypass 11111111" in  1.170750s wall, 1.154407s user + 0.015600s system = 1.170008s CPU (99.9%)

CMD-006 : used memory is 284 MB, reserved memory is 233 MB, peak memory is 353 MB
CMD-004 : start command "download -svf F:\SVN_ELF2_SOC\trunk\Basic_Demo\FLASH_Demo\FPGA144\Quick_Start.svf -mode jtag -wait 20 -spd 6 -sec 64 -cable 0 -chip EF2L45B"
CMD-004 : start command "bit_to_vec -chip EF2L45B -m jtag -svf F:/SVN_ELF2_SOC/trunk/Basic_Demo/FLASH_Demo/FPGA144/Quick_Start.svf"
CMD-004 : start command "program -cable 0 -spd 6"
CMD-005 : finish command "program -cable 0 -spd 6" in  1.356127s wall, 0.062400s user + 0.015600s system = 0.078001s CPU (5.8%)

CMD-006 : used memory is 269 MB, reserved memory is 218 MB, peak memory is 353 MB
CMD-005 : finish command "download -svf F:\SVN_ELF2_SOC\trunk\Basic_Demo\FLASH_Demo\FPGA144\Quick_Start.svf -mode jtag -wait 20 -spd 6 -sec 64 -cable 0 -chip EF2L45B" in  1.536813s wall, 0.202801s user + 0.046800s system = 0.249602s CPU (16.2%)

CMD-006 : used memory is 269 MB, reserved memory is 218 MB, peak memory is 353 MB
GUI-001 : Download success!
CMD-004 : start command "download -svf F:\SVN_ELF2_SOC\trunk\Basic_Demo\FLASH_Demo\FPGA144\Quick_Start.svf -mode jtag -wait 20 -spd 6 -sec 64 -cable 0 -chip EF2L45B"
CMD-004 : start command "bit_to_vec -chip EF2L45B -m jtag -svf F:/SVN_ELF2_SOC/trunk/Basic_Demo/FLASH_Demo/FPGA144/Quick_Start.svf"
CMD-004 : start command "program -cable 0 -spd 6"
CMD-005 : finish command "program -cable 0 -spd 6" in  1.352419s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (5.8%)

CMD-006 : used memory is 265 MB, reserved memory is 213 MB, peak memory is 353 MB
CMD-005 : finish command "download -svf F:\SVN_ELF2_SOC\trunk\Basic_Demo\FLASH_Demo\FPGA144\Quick_Start.svf -mode jtag -wait 20 -spd 6 -sec 64 -cable 0 -chip EF2L45B" in  1.532100s wall, 0.234002s user + 0.015600s system = 0.249602s CPU (16.3%)

CMD-006 : used memory is 265 MB, reserved memory is 213 MB, peak memory is 353 MB
GUI-001 : Download success!
CMD-004 : start command "download -svf F:\SVN_ELF2_SOC\trunk\Basic_Demo\FLASH_Demo\FPGA144\Quick_Start.svf -mode jtag -wait 20 -spd 6 -sec 64 -cable 0 -chip EF2L45B"
CMD-004 : start command "bit_to_vec -chip EF2L45B -m jtag -svf F:/SVN_ELF2_SOC/trunk/Basic_Demo/FLASH_Demo/FPGA144/Quick_Start.svf"
CMD-004 : start command "program -cable 0 -spd 6"
CMD-005 : finish command "program -cable 0 -spd 6" in  1.352850s wall, 0.078001s user + 0.015600s system = 0.093601s CPU (6.9%)

CMD-006 : used memory is 265 MB, reserved memory is 214 MB, peak memory is 353 MB
CMD-005 : finish command "download -svf F:\SVN_ELF2_SOC\trunk\Basic_Demo\FLASH_Demo\FPGA144\Quick_Start.svf -mode jtag -wait 20 -spd 6 -sec 64 -cable 0 -chip EF2L45B" in  1.528393s wall, 0.249602s user + 0.015600s system = 0.265202s CPU (17.4%)

CMD-006 : used memory is 265 MB, reserved memory is 214 MB, peak memory is 353 MB
GUI-001 : Download success!
RUN-003 ERROR: USB device open error, please re-connect the USB cable!
RUN-003 ERROR: USB device open error, please re-connect the USB cable!
CMD-004 : start command "download -svf F:\SVN_ELF2_SOC\trunk\Basic_Demo\FLASH_Demo\FPGA144\Quick_Start.svf -mode jtag -wait 20 -spd 6 -sec 64 -cable 0 -chip EF2L45B"
CMD-004 : start command "bit_to_vec -chip EF2L45B -m jtag -svf F:/SVN_ELF2_SOC/trunk/Basic_Demo/FLASH_Demo/FPGA144/Quick_Start.svf"
CMD-004 : start command "program -cable 0 -spd 6"
CMD-005 : finish command "program -cable 0 -spd 6" in  1.353711s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (4.6%)

CMD-006 : used memory is 265 MB, reserved memory is 215 MB, peak memory is 353 MB
CMD-005 : finish command "download -svf F:\SVN_ELF2_SOC\trunk\Basic_Demo\FLASH_Demo\FPGA144\Quick_Start.svf -mode jtag -wait 20 -spd 6 -sec 64 -cable 0 -chip EF2L45B" in  1.501535s wall, 0.202801s user + 0.000000s system = 0.202801s CPU (13.5%)

CMD-006 : used memory is 265 MB, reserved memory is 215 MB, peak memory is 353 MB
GUI-001 : Download success!
