# cva6

##ariane_pkg
## ğŸ§¾ scoreboard_entry_t çµæ§‹èªªæ˜
```systemverilog
typedef struct packed {
  logic [riscv::VLEN-1:0] pc;
  logic [TRANS_ID_BITS-1:0] trans_id;
  fu_t fu;
  fu_op op;
  logic [REG_ADDR_SIZE-1:0] rs1;
  logic [REG_ADDR_SIZE-1:0] rs2;
  logic [REG_ADDR_SIZE-1:0] rd;
  riscv::xlen_t result;
  logic valid;
  logic use_imm;
  logic use_zimm;
  logic use_pc;
  exception_t ex;
  branchpredict_sbe_t bp;
  logic is_compressed;
  riscv::xlen_t rs1_rdata;
  riscv::xlen_t rs2_rdata;
  logic [riscv::VLEN-1:0] lsu_addr;
  logic [(riscv::XLEN/8)-1:0] lsu_rmask;
  logic [(riscv::XLEN/8)-1:0] lsu_wmask;
  riscv::xlen_t lsu_wdata;
  logic vfp;
} scoreboard_entry_t;
### ğŸ“ scoreboard_entry_t æ¬„ä½å°æ‡‰èªªæ˜

| æ¬„ä½åç¨±         | è³‡æ–™å‹æ…‹                                | èªªæ˜ |
|------------------|------------------------------------------|------|
| `pc`             | `logic [riscv::VLEN-1:0]`                | æŒ‡ä»¤çš„ç¨‹å¼è¨ˆæ•¸å™¨ï¼ˆProgram Counterï¼‰ |
| `trans_id`       | `logic [TRANS_ID_BITS-1:0]`             | transaction IDï¼Œç”¨æ–¼ scoreboard å°æ‡‰ |
| `fu`             | `fu_t`                                   | åŠŸèƒ½å–®å…ƒä»£ç¢¼ï¼Œä¾‹å¦‚ ALUã€LSUã€BRU ç­‰ |
| `op`             | `fu_op`                                  | å°æ‡‰åŠŸèƒ½å–®å…ƒçš„ operation code |
| `rs1`            | `logic [REG_ADDR_SIZE-1:0]`             | ç¬¬ä¸€å€‹ä¾†æºæš«å­˜å™¨ç´¢å¼• |
| `rs2`            | `logic [REG_ADDR_SIZE-1:0]`             | ç¬¬äºŒå€‹ä¾†æºæš«å­˜å™¨ç´¢å¼• |
| `rd`             | `logic [REG_ADDR_SIZE-1:0]`             | å¯«å…¥ç›®çš„æš«å­˜å™¨ç´¢å¼• |
| `result`         | `riscv::xlen_t`                          | è¨ˆç®—çµæœæˆ– immediateã€æµ®é»å…ƒä»¶ä¸­çš„ rs2 |
| `valid`          | `logic`                                  | çµæœæ˜¯å¦æœ‰æ•ˆ |
| `use_imm`        | `logic`                                  | æ˜¯å¦ä½¿ç”¨ç«‹å³æ•¸ä½œç‚º Operand B |
| `use_zimm`       | `logic`                                  | æ˜¯å¦ä½¿ç”¨é›¶æ“´å±•çš„ç«‹å³æ•¸ä½œç‚º Operand A |
| `use_pc`         | `logic`                                  | æ˜¯å¦ä»¥ PC ä½œç‚º Operand Aï¼ˆå¦‚ auipcï¼‰ |
| `ex`             | `exception_t`                            | æŒ‡ä»¤æ˜¯å¦ç™¼ç”Ÿä¾‹å¤– |
| `bp`             | `branchpredict_sbe_t`                    | åˆ†æ”¯é æ¸¬è³‡è¨Šçµæ§‹ |
| `is_compressed`  | `logic`                                  | æ˜¯å¦ç‚ºå£“ç¸®æŒ‡ä»¤ |
| `rs1_rdata`      | `riscv::xlen_t`                          | rs1 çš„å¯¦éš›å€¼ï¼Œä¾› RVFI ä½¿ç”¨ |
| `rs2_rdata`      | `riscv::xlen_t`                          | rs2 çš„å¯¦éš›å€¼ï¼Œä¾› RVFI ä½¿ç”¨ |
| `lsu_addr`       | `logic [riscv::VLEN-1:0]`                | Load/Store ä½¿ç”¨çš„ç›®æ¨™åœ°å€ |
| `lsu_rmask`      | `logic [(riscv::XLEN/8)-1:0]`            | è¨˜æ†¶é«”è®€é®ç½© |
| `lsu_wmask`      | `logic [(riscv::XLEN/8)-1:0]`            | è¨˜æ†¶é«”å¯«é®ç½© |
| `lsu_wdata`      | `riscv::xlen_t`                          | è¦å¯«å…¥è¨˜æ†¶é«”çš„è³‡æ–™ |
| `vfp`            | `logic`                                  | æ˜¯å¦ç‚ºå‘é‡æµ®é»é‹ç®—æŒ‡ä»¤ |

RVFI æ˜¯ RISC-V Formal Interface çš„ç¸®å¯«
