<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="95" />
   <irq preferredWidth="34" />
   <name preferredWidth="285" />
   <inputclock preferredWidth="168" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library,Library/Peripherals,Library/Peripherals/Microcontroller Peripherals,Project" />
 <window width="1386" height="764" x="-10" y="14" />
 <hdlexample language="VERILOG" />
 <clocktable>
  <columns>
   <clockname preferredWidth="360" />
   <clocksource preferredWidth="360" />
   <frequency preferredWidth="340" />
  </columns>
 </clocktable>
 <generation block_symbol_file="0" />
</preferences>
