====Running AXI Lite DEMUX ROUTER Testbench for Anvil======== 


 
sed "s/Vtop/Vaxi_router_top/g" sim_main.cpp > axi_router_top_driver.cpp
anvil -O 3 axi_router_top.anvil > axi_router_top.anvil.sv 2>/dev/null
verilator --cc --exe --build --top axi_router_top -j 1 axi_router_top_driver.cpp axi_router_top.anvil.sv > /dev/null 2>/dev/null
[Cycle          0] AW Request sent
[Cycle          0] Sending AW Request
[Cycle          1] Master 1 AW Request: 00000001
[Cycle          1] W Request sent
[Cycle          2] Master 1 W Request: deadbeef
[Cycle          4] AR Request sent
[Cycle          4] Received b_resp: 11
[Cycle          5] Master 1 AR Request: 00000001
[Cycle          6] Master 1 R Response: deadbeef | resp = 00
[Cycle          7] Received r_resp: deadbeef | resp = 00
[Cycle          8] AW Request sent
[Cycle          8] Sending AW Request
[Cycle          9] Master 2 AW Request: 00000001
[Cycle          9] W Request sent
[Cycle         10] Master 2 W Request: deadbeef
[Cycle         12] AR Request sent
[Cycle         12] Received b_resp: 11
[Cycle         13] Master 2 AR Request: 00000001
[Cycle         14] Master 2 R Response: deadbeef | resp = 00
[Cycle         15] Received r_resp: deadbeef | resp = 00
[Cycle         16] AW Request sent
[Cycle         16] Sending AW Request
[Cycle         17] Master 3 AW Request: 00000001
[Cycle         17] W Request sent
[Cycle         18] Master 3 W Request: deadbeef
[Cycle         20] AR Request sent
[Cycle         20] Received b_resp: 11
[Cycle         21] Master 3 AR Request: 00000001
[Cycle         22] Master 3 R Response: deadbeef | resp = 00
[Cycle         23] Received r_resp: deadbeef | resp = 00
[Cycle         24] AW Request sent
[Cycle         24] Sending AW Request
[Cycle         25] Master 4 AW Request: 00000001
[Cycle         25] W Request sent
[Cycle         26] Master 4 W Request: deadbeef
[Cycle         28] AR Request sent
[Cycle         28] Received b_resp: 11
[Cycle         29] Master 4 AR Request: 00000001
[Cycle         30] Master 4 R Response: deadbeef | resp = 00
[Cycle         31] Received r_resp: deadbeef | resp = 00
[Cycle         32] AW Request sent
[Cycle         32] Sending AW Request
[Cycle         33] Master 5 AW Request: 00000001
[Cycle         33] W Request sent
[Cycle         34] Master 5 W Request: deadbeef
[Cycle         36] AR Request sent
[Cycle         36] Received b_resp: 11
[Cycle         37] Master 5 AR Request: 00000001
[Cycle         38] Master 5 R Response: deadbeef | resp = 00
[Cycle         39] Received r_resp: deadbeef | resp = 00
[Cycle         40] AW Request sent
[Cycle         40] Sending AW Request
[Cycle         41] Master 6 AW Request: 00000001
[Cycle         41] W Request sent
[Cycle         42] Master 6 W Request: deadbeef
[Cycle         44] AR Request sent
[Cycle         44] Received b_resp: 11
[Cycle         45] Master 6 AR Request: 00000001
[Cycle         46] Master 6 R Response: deadbeef | resp = 00
[Cycle         47] Received r_resp: deadbeef | resp = 00
[Cycle         48] AW Request sent
[Cycle         48] Sending AW Request
[Cycle         49] Master 7 AW Request: 00000001
[Cycle         49] W Request sent
[Cycle         50] Master 7 W Request: deadbeef
[Cycle         52] AR Request sent
[Cycle         52] Received b_resp: 11
[Cycle         53] Master 7 AR Request: 00000001
[Cycle         54] Master 7 R Response: deadbeef | resp = 00
[Cycle         55] Received r_resp: deadbeef | resp = 00
[Cycle         56] AW Request sent
[Cycle         56] Sending AW Request
[Cycle         57] Master  8 AW Request: 00000001
[Cycle         57] W Request sent
[Cycle         58] Master  8 W Request: deadbeef
[Cycle         60] AR Request sent
[Cycle         60] Received b_resp: 11
[Cycle         61] Master  8 AR Request: 00000001
[Cycle         62] Master  8 R Response: deadbeef | resp = 00
[Cycle         63] Received r_resp: deadbeef | resp = 00
- axi_router_top.anvil.sv:1107: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.036 2025-04-27
- Verilator: $finish at 139ps; walltime 0.005 s; speed 21.041 ns/s
- Verilator: cpu 0.007 s on 1 threads; alloced 505 MB
====Running AXI Lite DEMUX ROUTER Testbench for SV(Baseline)========


 
Testbench path file: /home/aditya/Workspace/Anvil-Experiments/axi/src/axi_router_top.sv
Running Verilator with testbench: axi_router_top
Timeout set to: 10000 cycles
make: Entering directory '/home/aditya/Workspace/Anvil-Experiments/axi/src/obj_dir'
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable      -Os  -c -o sim_main.o /home/aditya/Workspace/Anvil-Experiments/axi/src/sim_main.cpp
ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable      -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable      -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp
python3 /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vaxi_router_top.cpp Vaxi_router_top___024root__DepSet_he7b55352__0.cpp Vaxi_router_top___024root__DepSet_h23c8be18__0.cpp Vaxi_router_top__ConstPool_0.cpp Vaxi_router_top___024root__Slow.cpp Vaxi_router_top___024root__DepSet_he7b55352__0__Slow.cpp Vaxi_router_top___024root__DepSet_h23c8be18__0__Slow.cpp Vaxi_router_top__Syms.cpp > Vaxi_router_top__ALL.cpp
ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable      -c -o Vaxi_router_top__ALL.o Vaxi_router_top__ALL.cpp
echo "" > Vaxi_router_top__ALL.verilator_deplist.tmp
g++    sim_main.o verilated.o verilated_threads.o Vaxi_router_top__ALL.a    -pthread -lpthread -latomic   -o Vaxi_router_top
rm Vaxi_router_top__ALL.verilator_deplist.tmp
make: Leaving directory '/home/aditya/Workspace/Anvil-Experiments/axi/src/obj_dir'
- V e r i l a t i o n   R e p o r t: Verilator 5.036 2025-04-27 rev v5.036-48-g0dc93c1d5
- Verilator: Built from 11.165 MB sources in 81 modules, into 0.621 MB in 8 C++ files needing 0.000 MB
- Verilator: Walltime 1.954 s (elab=0.019, cvt=0.060, bld=1.794); cpu 0.181 s on 4 threads; alloced 46.801 MB
Compilation successful. Running simulation...
Starting axi_router_top simulation (timeout: 10000 cycles)
[Cycle          0] AW Request sent
[Cycle          0] Sending AW Request
[Cycle          1] Master 1 AW Request: 00000001
[Cycle          1] W Request sent
[Cycle          2] Master 1 W Request: deadbeef
[Cycle          4] AR Request sent
[Cycle          4] Received b_resp: 11
[Cycle          5] Master 1 AR Request: 00000001
[Cycle          6] Master 1 R Response: deadbeef | resp = 00
[Cycle          7] Received r_resp: deadbeef | resp = 00
[Cycle          8] AW Request sent
[Cycle          8] Sending AW Request
[Cycle          9] Master 2 AW Request: 00000001
[Cycle          9] W Request sent
[Cycle         10] Master 2 W Request: deadbeef
[Cycle         12] AR Request sent
[Cycle         12] Received b_resp: 11
[Cycle         13] Master 2 AR Request: 00000001
[Cycle         14] Master 2 R Response: deadbeef | resp = 00
[Cycle         15] Received r_resp: deadbeef | resp = 00
[Cycle         16] AW Request sent
[Cycle         16] Sending AW Request
[Cycle         17] Master 3 AW Request: 00000001
[Cycle         17] W Request sent
[Cycle         18] Master 3 W Request: deadbeef
[Cycle         20] AR Request sent
[Cycle         20] Received b_resp: 11
[Cycle         21] Master 3 AR Request: 00000001
[Cycle         22] Master 3 R Response: deadbeef | resp = 00
[Cycle         23] Received r_resp: deadbeef | resp = 00
[Cycle         24] AW Request sent
[Cycle         24] Sending AW Request
[Cycle         25] Master 4 AW Request: 00000001
[Cycle         25] W Request sent
[Cycle         26] Master 4 W Request: deadbeef
[Cycle         28] AR Request sent
[Cycle         28] Received b_resp: 11
[Cycle         29] Master 4 AR Request: 00000001
[Cycle         30] Master 4 R Response: deadbeef | resp = 00
[Cycle         31] Received r_resp: deadbeef | resp = 00
[Cycle         32] AW Request sent
[Cycle         32] Sending AW Request
[Cycle         33] Master 5 AW Request: 00000001
[Cycle         33] W Request sent
[Cycle         34] Master 5 W Request: deadbeef
[Cycle         36] AR Request sent
[Cycle         36] Received b_resp: 11
[Cycle         37] Master 5 AR Request: 00000001
[Cycle         38] Master 5 R Response: deadbeef | resp = 00
[Cycle         39] Received r_resp: deadbeef | resp = 00
[Cycle         40] AW Request sent
[Cycle         40] Sending AW Request
[Cycle         41] Master 6 AW Request: 00000001
[Cycle         41] W Request sent
[Cycle         42] Master 6 W Request: deadbeef
[Cycle         44] AR Request sent
[Cycle         44] Received b_resp: 11
[Cycle         45] Master 6 AR Request: 00000001
[Cycle         46] Master 6 R Response: deadbeef | resp = 00
[Cycle         47] Received r_resp: deadbeef | resp = 00
[Cycle         48] AW Request sent
[Cycle         48] Sending AW Request
[Cycle         49] Master 7 AW Request: 00000001
[Cycle         49] W Request sent
[Cycle         50] Master 7 W Request: deadbeef
[Cycle         52] AR Request sent
[Cycle         52] Received b_resp: 11
[Cycle         53] Master 7 AR Request: 00000001
[Cycle         54] Master 7 R Response: deadbeef | resp = 00
[Cycle         55] Received r_resp: deadbeef | resp = 00
[Cycle         56] AW Request sent
[Cycle         56] Sending AW Request
[Cycle         57] Master  8 AW Request: 00000001
[Cycle         57] W Request sent
[Cycle         58] Master  8 W Request: deadbeef
[Cycle         60] AR Request sent
[Cycle         60] Received b_resp: 11
[Cycle         61] Master  8 AR Request: 00000001
[Cycle         62] Master  8 R Response: deadbeef | resp = 00
[Cycle         63] Received r_resp: deadbeef | resp = 00
- /home/aditya/Workspace/Anvil-Experiments/axi/src/axi_router_top.sv:1107: Verilog $finish
Simulation completed with \ at cycle 139
- S i m u l a t i o n   R e p o r t: Verilator 5.036 2025-04-27
- Verilator: $finish at 139ps; walltime 0.006 s; speed 21.418 ns/s
- Verilator: cpu 0.006 s on 1 threads; alloced 505 MB
