
stm32f4-usart_test.elf:     file format elf32-littlearm


Disassembly of section .text:

08000188 <GPIOPort_number>:
	uint8 ith;
	for (ith = 0 ; ith < 10 ; ith++ ) {
		if ( GPIOPort[ith] == port )
			return ith;
	}
	return 0;
 8000188:	4b06      	ldr	r3, [pc, #24]	; (80001a4 <GPIOPort_number+0x1c>)
#define NUM_DIGITAL_PINS            32
//#define NUM_ANALOG_INPUTS           8
//#define analogInputToDigitalPin(p)  ((p < 8) ? (p) + 24 : -1)


uint8 GPIOPort_number(GPIO_TypeDef * port) {
 800018a:	4602      	mov	r2, r0
	uint8 ith;
	for (ith = 0 ; ith < 10 ; ith++ ) {
 800018c:	2000      	movs	r0, #0
		if ( GPIOPort[ith] == port )
 800018e:	f853 1f04 	ldr.w	r1, [r3, #4]!
 8000192:	4291      	cmp	r1, r2
 8000194:	d004      	beq.n	80001a0 <GPIOPort_number+0x18>
//#define analogInputToDigitalPin(p)  ((p < 8) ? (p) + 24 : -1)


uint8 GPIOPort_number(GPIO_TypeDef * port) {
	uint8 ith;
	for (ith = 0 ; ith < 10 ; ith++ ) {
 8000196:	3001      	adds	r0, #1
 8000198:	b2c0      	uxtb	r0, r0
 800019a:	280a      	cmp	r0, #10
 800019c:	d1f7      	bne.n	800018e <GPIOPort_number+0x6>
		if ( GPIOPort[ith] == port )
			return ith;
	}
	return 0;
 800019e:	2000      	movs	r0, #0
}
 80001a0:	4770      	bx	lr
 80001a2:	bf00      	nop
 80001a4:	1ffffffc 	.word	0x1ffffffc

080001a8 <GPIOMode>:

void GPIOMode(GPIO_TypeDef * port, uint16 pins,
		GPIOMode_TypeDef mode,
		GPIOSpeed_TypeDef speed,
		GPIOOType_TypeDef otype,
		GPIOPuPd_TypeDef pull) {
 80001a8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80001ac:	f89d 6024 	ldrb.w	r6, [sp, #36]	; 0x24
 80001b0:	460d      	mov	r5, r1
 80001b2:	461f      	mov	r7, r3
	//  GPIO_PuPd_NOPULL = 0x00,
	//  GPIO_PuPd_UP     = 0x01,
	//  GPIO_PuPd_DOWN   = 0x02
	// }GPIOPuPd_TypeDef;

	if ( mode == GPIO_Mode_IN )
 80001b4:	4690      	mov	r8, r2
		pull = GPIO_PuPd_UP;
 80001b6:	2a00      	cmp	r2, #0
 80001b8:	bf08      	it	eq
 80001ba:	2601      	moveq	r6, #1

void GPIOMode(GPIO_TypeDef * port, uint16 pins,
		GPIOMode_TypeDef mode,
		GPIOSpeed_TypeDef speed,
		GPIOOType_TypeDef otype,
		GPIOPuPd_TypeDef pull) {
 80001bc:	4604      	mov	r4, r0
//	  GPIO_Speed_50MHz  = 0x02, /*!< Fast speed */
//	  GPIO_Speed_100MHz = 0x03  /*!< High speed on 30 pF (80 MHz Output max speed on 15 pF) */
//	}GPIOSpeed_TypeDef;

	// wake up the port
	RCC_AHB1PeriphClockCmd(GPIOPeripheral[GPIOPort_number(port)], (FunctionalState)ENABLE);
 80001be:	f7ff ffe3 	bl	8000188 <GPIOPort_number>
 80001c2:	4b0b      	ldr	r3, [pc, #44]	; (80001f0 <GPIOMode+0x48>)
 80001c4:	2101      	movs	r1, #1
 80001c6:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 80001ca:	f003 fc69 	bl	8003aa0 <RCC_AHB1PeriphClockCmd>
	//
	GPIO_InitStructure.GPIO_Pin = pins;
	GPIO_InitStructure.GPIO_Mode = mode;
	GPIO_InitStructure.GPIO_Speed = speed;
	GPIO_InitStructure.GPIO_PuPd = pull;
	GPIO_InitStructure.GPIO_OType = otype;
 80001ce:	f89d 3020 	ldrb.w	r3, [sp, #32]
//	}GPIOSpeed_TypeDef;

	// wake up the port
	RCC_AHB1PeriphClockCmd(GPIOPeripheral[GPIOPort_number(port)], (FunctionalState)ENABLE);
	//
	GPIO_InitStructure.GPIO_Pin = pins;
 80001d2:	9500      	str	r5, [sp, #0]
	GPIO_InitStructure.GPIO_Mode = mode;
	GPIO_InitStructure.GPIO_Speed = speed;
	GPIO_InitStructure.GPIO_PuPd = pull;
	GPIO_InitStructure.GPIO_OType = otype;
	//
	GPIO_Init(port, &GPIO_InitStructure);
 80001d4:	4620      	mov	r0, r4
 80001d6:	4669      	mov	r1, sp

	// wake up the port
	RCC_AHB1PeriphClockCmd(GPIOPeripheral[GPIOPort_number(port)], (FunctionalState)ENABLE);
	//
	GPIO_InitStructure.GPIO_Pin = pins;
	GPIO_InitStructure.GPIO_Mode = mode;
 80001d8:	f88d 8004 	strb.w	r8, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = speed;
 80001dc:	f88d 7005 	strb.w	r7, [sp, #5]
	GPIO_InitStructure.GPIO_PuPd = pull;
 80001e0:	f88d 6007 	strb.w	r6, [sp, #7]
	GPIO_InitStructure.GPIO_OType = otype;
 80001e4:	f88d 3006 	strb.w	r3, [sp, #6]
	//
	GPIO_Init(port, &GPIO_InitStructure);
 80001e8:	f002 fd50 	bl	8002c8c <GPIO_Init>
}
 80001ec:	e8bd 81fc 	ldmia.w	sp!, {r2, r3, r4, r5, r6, r7, r8, pc}
 80001f0:	08005f84 	.word	0x08005f84

080001f4 <pinMode>:
	//  GPIO_PuPd_NOPULL = 0x00,
	//  GPIO_PuPd_UP     = 0x01,
	//  GPIO_PuPd_DOWN   = 0x02
	// }GPIOPuPd_TypeDef;

	if (pin >= NUM_DIGITAL_PINS) {
 80001f4:	281f      	cmp	r0, #31


void pinMode(uint8 pin,
		GPIOMode_TypeDef mode,
		GPIOSpeed_TypeDef clk,
		GPIOPuPd_TypeDef pupd) {
 80001f6:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80001fa:	4604      	mov	r4, r0
 80001fc:	460d      	mov	r5, r1
 80001fe:	4616      	mov	r6, r2
 8000200:	4699      	mov	r9, r3
	//  GPIO_PuPd_NOPULL = 0x00,
	//  GPIO_PuPd_UP     = 0x01,
	//  GPIO_PuPd_DOWN   = 0x02
	// }GPIOPuPd_TypeDef;

	if (pin >= NUM_DIGITAL_PINS) {
 8000202:	d91c      	bls.n	800023e <pinMode+0x4a>
		// wake up the port
		RCC_AHB1PeriphClockCmd(digitalPinToGPIOPeriph(pin), (FunctionalState) ENABLE);
 8000204:	f8df 8040 	ldr.w	r8, [pc, #64]	; 8000248 <pinMode+0x54>
 8000208:	0947      	lsrs	r7, r0, #5
		//
		GPIO_InitStructure.GPIO_Pin   = digitalPinToGPIOPin(pin);
 800020a:	f004 041f 	and.w	r4, r4, #31
 800020e:	eb08 0444 	add.w	r4, r8, r4, lsl #1
	//  GPIO_PuPd_DOWN   = 0x02
	// }GPIOPuPd_TypeDef;

	if (pin >= NUM_DIGITAL_PINS) {
		// wake up the port
		RCC_AHB1PeriphClockCmd(digitalPinToGPIOPeriph(pin), (FunctionalState) ENABLE);
 8000212:	f858 0027 	ldr.w	r0, [r8, r7, lsl #2]
 8000216:	2101      	movs	r1, #1
 8000218:	f003 fc42 	bl	8003aa0 <RCC_AHB1PeriphClockCmd>
		//
		GPIO_InitStructure.GPIO_Pin   = digitalPinToGPIOPin(pin);
 800021c:	8d23      	ldrh	r3, [r4, #40]	; 0x28
		GPIO_InitStructure.GPIO_Mode  = mode;
 800021e:	f88d 5004 	strb.w	r5, [sp, #4]

	if (pin >= NUM_DIGITAL_PINS) {
		// wake up the port
		RCC_AHB1PeriphClockCmd(digitalPinToGPIOPeriph(pin), (FunctionalState) ENABLE);
		//
		GPIO_InitStructure.GPIO_Pin   = digitalPinToGPIOPin(pin);
 8000222:	9300      	str	r3, [sp, #0]
		GPIO_InitStructure.GPIO_Mode  = mode;
		GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8000224:	2300      	movs	r3, #0
 8000226:	f88d 3006 	strb.w	r3, [sp, #6]
		GPIO_InitStructure.GPIO_PuPd  = pupd;
		GPIO_InitStructure.GPIO_Speed = clk;
		//
		GPIO_Init((GPIO_TypeDef*) digitalPinToGPIOPort(pin), &GPIO_InitStructure);
 800022a:	4b06      	ldr	r3, [pc, #24]	; (8000244 <pinMode+0x50>)
		RCC_AHB1PeriphClockCmd(digitalPinToGPIOPeriph(pin), (FunctionalState) ENABLE);
		//
		GPIO_InitStructure.GPIO_Pin   = digitalPinToGPIOPin(pin);
		GPIO_InitStructure.GPIO_Mode  = mode;
		GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
		GPIO_InitStructure.GPIO_PuPd  = pupd;
 800022c:	f88d 9007 	strb.w	r9, [sp, #7]
		GPIO_InitStructure.GPIO_Speed = clk;
		//
		GPIO_Init((GPIO_TypeDef*) digitalPinToGPIOPort(pin), &GPIO_InitStructure);
 8000230:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
		//
		GPIO_InitStructure.GPIO_Pin   = digitalPinToGPIOPin(pin);
		GPIO_InitStructure.GPIO_Mode  = mode;
		GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
		GPIO_InitStructure.GPIO_PuPd  = pupd;
		GPIO_InitStructure.GPIO_Speed = clk;
 8000234:	f88d 6005 	strb.w	r6, [sp, #5]
		//
		GPIO_Init((GPIO_TypeDef*) digitalPinToGPIOPort(pin), &GPIO_InitStructure);
 8000238:	4669      	mov	r1, sp
 800023a:	f002 fd27 	bl	8002c8c <GPIO_Init>
	} else {
		// mapping from arduino pins to original pins must be implemented.
	}
}
 800023e:	e8bd 83fe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, pc}
 8000242:	bf00      	nop
 8000244:	20000000 	.word	0x20000000
 8000248:	08005f84 	.word	0x08005f84

0800024c <digitalWrite>:

/*
 static void turnOffPWM(uint8_t timer) {
 }
 */
void digitalWrite(uint8 pin, uint8 val) {
 800024c:	0942      	lsrs	r2, r0, #5
 800024e:	b510      	push	{r4, lr}
 8000250:	4b09      	ldr	r3, [pc, #36]	; (8000278 <digitalWrite+0x2c>)
 8000252:	4c0a      	ldr	r4, [pc, #40]	; (800027c <digitalWrite+0x30>)
	if ( val ) {
		//? Bit_SET : Bit_RESET ));
		GPIO_SetBits((GPIO_TypeDef*) digitalPinToGPIOPort(pin), digitalPinToGPIOPin(pin));
 8000254:	f000 001f 	and.w	r0, r0, #31
 8000258:	eb04 0440 	add.w	r4, r4, r0, lsl #1
 800025c:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
/*
 static void turnOffPWM(uint8_t timer) {
 }
 */
void digitalWrite(uint8 pin, uint8 val) {
	if ( val ) {
 8000260:	b121      	cbz	r1, 800026c <digitalWrite+0x20>
		//? Bit_SET : Bit_RESET ));
		GPIO_SetBits((GPIO_TypeDef*) digitalPinToGPIOPort(pin), digitalPinToGPIOPin(pin));
 8000262:	8d21      	ldrh	r1, [r4, #40]	; 0x28
	} else {
		GPIO_ResetBits((GPIO_TypeDef*) digitalPinToGPIOPort(pin), digitalPinToGPIOPin(pin));
	}
}
 8000264:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 }
 */
void digitalWrite(uint8 pin, uint8 val) {
	if ( val ) {
		//? Bit_SET : Bit_RESET ));
		GPIO_SetBits((GPIO_TypeDef*) digitalPinToGPIOPort(pin), digitalPinToGPIOPin(pin));
 8000268:	f002 bd81 	b.w	8002d6e <GPIO_SetBits>
	} else {
		GPIO_ResetBits((GPIO_TypeDef*) digitalPinToGPIOPort(pin), digitalPinToGPIOPin(pin));
 800026c:	8d21      	ldrh	r1, [r4, #40]	; 0x28
	}
}
 800026e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
void digitalWrite(uint8 pin, uint8 val) {
	if ( val ) {
		//? Bit_SET : Bit_RESET ));
		GPIO_SetBits((GPIO_TypeDef*) digitalPinToGPIOPort(pin), digitalPinToGPIOPin(pin));
	} else {
		GPIO_ResetBits((GPIO_TypeDef*) digitalPinToGPIOPort(pin), digitalPinToGPIOPin(pin));
 8000272:	f002 bd7e 	b.w	8002d72 <GPIO_ResetBits>
 8000276:	bf00      	nop
 8000278:	20000000 	.word	0x20000000
 800027c:	08005f84 	.word	0x08005f84

08000280 <GPIOWrite>:
	}
}

void GPIOWrite(GPIO_TypeDef * port, uint16 portValue) {
	GPIO_Write(port, portValue);
 8000280:	f002 bd7e 	b.w	8002d80 <GPIO_Write>

08000284 <digitalRead>:
}

uint16_t digitalRead(uint8 pin) {
	uint8 mode = (digitalPinToGPIOPort(pin)->MODER) >> ((uint16_t)digitalPinToGPIOPin(pin) * 2);
 8000284:	0941      	lsrs	r1, r0, #5
 8000286:	4a0f      	ldr	r2, [pc, #60]	; (80002c4 <digitalRead+0x40>)

void GPIOWrite(GPIO_TypeDef * port, uint16 portValue) {
	GPIO_Write(port, portValue);
}

uint16_t digitalRead(uint8 pin) {
 8000288:	b508      	push	{r3, lr}
 800028a:	4603      	mov	r3, r0
	uint8 mode = (digitalPinToGPIOPort(pin)->MODER) >> ((uint16_t)digitalPinToGPIOPin(pin) * 2);
 800028c:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
 8000290:	490d      	ldr	r1, [pc, #52]	; (80002c8 <digitalRead+0x44>)
 8000292:	6802      	ldr	r2, [r0, #0]
 8000294:	f003 031f 	and.w	r3, r3, #31
 8000298:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 800029c:	8d19      	ldrh	r1, [r3, #40]	; 0x28
 800029e:	004b      	lsls	r3, r1, #1
 80002a0:	fa32 f303 	lsrs.w	r3, r2, r3
	if ( mode == GPIO_Mode_OUT )
 80002a4:	b2db      	uxtb	r3, r3
 80002a6:	2b01      	cmp	r3, #1
 80002a8:	d105      	bne.n	80002b6 <digitalRead+0x32>
		return (GPIO_ReadOutputDataBit((GPIO_TypeDef*)digitalPinToGPIOPort(pin),
 80002aa:	f002 fd57 	bl	8002d5c <GPIO_ReadOutputDataBit>
 80002ae:	3000      	adds	r0, #0
 80002b0:	bf18      	it	ne
 80002b2:	2001      	movne	r0, #1
 80002b4:	bd08      	pop	{r3, pc}
				(uint16_t) digitalPinToGPIOPin(pin)) ?
				HIGH : LOW );
	return (GPIO_ReadInputDataBit((GPIO_TypeDef*)digitalPinToGPIOPort(pin),
 80002b6:	f002 fd48 	bl	8002d4a <GPIO_ReadInputDataBit>
 80002ba:	3000      	adds	r0, #0
 80002bc:	bf18      	it	ne
 80002be:	2001      	movne	r0, #1
			(uint16_t)digitalPinToGPIOPin(pin)) ?
			HIGH : LOW );
}
 80002c0:	bd08      	pop	{r3, pc}
 80002c2:	bf00      	nop
 80002c4:	20000000 	.word	0x20000000
 80002c8:	08005f84 	.word	0x08005f84

080002cc <digitalPin>:

uint8_t digitalPin(const GPIO_TypeDef * port, uint16 pin) {
 80002cc:	b510      	push	{r4, lr}
	uint8_t portNo;
	for(portNo = 0; portNo < 7; portNo++) {
 80002ce:	4a07      	ldr	r2, [pc, #28]	; (80002ec <digitalPin+0x20>)
 80002d0:	2300      	movs	r3, #0
		if ( GPIOPort[portNo] == port )
 80002d2:	f852 4f04 	ldr.w	r4, [r2, #4]!
 80002d6:	4284      	cmp	r4, r0
 80002d8:	d003      	beq.n	80002e2 <digitalPin+0x16>
			HIGH : LOW );
}

uint8_t digitalPin(const GPIO_TypeDef * port, uint16 pin) {
	uint8_t portNo;
	for(portNo = 0; portNo < 7; portNo++) {
 80002da:	3301      	adds	r3, #1
 80002dc:	b2db      	uxtb	r3, r3
 80002de:	2b07      	cmp	r3, #7
 80002e0:	d1f7      	bne.n	80002d2 <digitalPin+0x6>
		if ( GPIOPort[portNo] == port )
			break;
	}
	return ((portNo<<5) + pin);
 80002e2:	eb01 1343 	add.w	r3, r1, r3, lsl #5

}
 80002e6:	b2d8      	uxtb	r0, r3
 80002e8:	bd10      	pop	{r4, pc}
 80002ea:	bf00      	nop
 80002ec:	1ffffffc 	.word	0x1ffffffc

080002f0 <SysTick_Handler>:
 */
//#include "stm32f4xx_it.h"
#include "systick.h"

void SysTick_Handler(void) {
	msTicks++; /* increment timeTicks counter */
 80002f0:	4b02      	ldr	r3, [pc, #8]	; (80002fc <SysTick_Handler+0xc>)
 80002f2:	681a      	ldr	r2, [r3, #0]
 80002f4:	3201      	adds	r2, #1
 80002f6:	601a      	str	r2, [r3, #0]
}
 80002f8:	4770      	bx	lr
 80002fa:	bf00      	nop
 80002fc:	2000004c 	.word	0x2000004c

08000300 <delay>:

void delay(const uint32_t dlyTicks) {
	uint32_t currTicks = msTicks;
 8000300:	4b03      	ldr	r3, [pc, #12]	; (8000310 <delay+0x10>)
 8000302:	681a      	ldr	r2, [r3, #0]

	while ((msTicks - currTicks) < dlyTicks)
 8000304:	6819      	ldr	r1, [r3, #0]
 8000306:	1a89      	subs	r1, r1, r2
 8000308:	4281      	cmp	r1, r0
 800030a:	d3fb      	bcc.n	8000304 <delay+0x4>
		;
}
 800030c:	4770      	bx	lr
 800030e:	bf00      	nop
 8000310:	2000004c 	.word	0x2000004c

08000314 <SysTick_Start>:

void SysTick_Start() {
	if (SysTick_Config(SystemCoreClock / 1000)) {
 8000314:	4b08      	ldr	r3, [pc, #32]	; (8000338 <SysTick_Start+0x24>)
 8000316:	681a      	ldr	r2, [r3, #0]
 8000318:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800031c:	fbb2 f2f3 	udiv	r2, r2, r3
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 8000320:	4b06      	ldr	r3, [pc, #24]	; (800033c <SysTick_Start+0x28>)
 8000322:	3a01      	subs	r2, #1
 8000324:	605a      	str	r2, [r3, #4]
    \param [in]  priority  Priority to set
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8000326:	4a06      	ldr	r2, [pc, #24]	; (8000340 <SysTick_Start+0x2c>)
 8000328:	21f0      	movs	r1, #240	; 0xf0
 800032a:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
{
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 System Interrupts */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 800032e:	2200      	movs	r2, #0
 8000330:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000332:	2207      	movs	r2, #7
 8000334:	601a      	str	r2, [r3, #0]
		/* Setup SysTick for 1 msec interrupts */
		/* Handle Error */
		while (1)
			;
	}
}
 8000336:	4770      	bx	lr
 8000338:	20000038 	.word	0x20000038
 800033c:	e000e010 	.word	0xe000e010
 8000340:	e000ed00 	.word	0xe000ed00

08000344 <millis>:

uint32 millis() {
	return msTicks;
 8000344:	4b01      	ldr	r3, [pc, #4]	; (800034c <millis+0x8>)
 8000346:	6818      	ldr	r0, [r3, #0]
}
 8000348:	4770      	bx	lr
 800034a:	bf00      	nop
 800034c:	2000004c 	.word	0x2000004c

08000350 <usart_begin>:
#include "favorites.h"
#include "gpio_digital.h"
#include "systick.h"
#include "usart.h"

void usart_begin(uint32 baud) {
 8000350:	b5f0      	push	{r4, r5, r6, r7, lr}
//	GPIO_InitTypeDef GPIO_InitStruct; // this is for the GPIO pins used as TX and RX
	USART_InitTypeDef USART_InitStruct; // this is for the USART1 initilization
//	NVIC_InitTypeDef NVIC_InitStructure; // this is used to configure the NVIC (nested vector interrupt controller)

	/* USART3 clock enable */
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, (FunctionalState) ENABLE);
 8000352:	2101      	movs	r1, #1
#include "favorites.h"
#include "gpio_digital.h"
#include "systick.h"
#include "usart.h"

void usart_begin(uint32 baud) {
 8000354:	b087      	sub	sp, #28
 8000356:	4607      	mov	r7, r0
//	GPIO_InitTypeDef GPIO_InitStruct; // this is for the GPIO pins used as TX and RX
	USART_InitTypeDef USART_InitStruct; // this is for the USART1 initilization
//	NVIC_InitTypeDef NVIC_InitStructure; // this is used to configure the NVIC (nested vector interrupt controller)

	/* USART3 clock enable */
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, (FunctionalState) ENABLE);
 8000358:	2002      	movs	r0, #2
 800035a:	f003 fba1 	bl	8003aa0 <RCC_AHB1PeriphClockCmd>
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART3, (FunctionalState) ENABLE);

	GPIOMode(GPIOB, GPIO_Pin_10 | GPIO_Pin_11, GPIO_Mode_AF, GPIO_Speed_50MHz,
 800035e:	4d1d      	ldr	r5, [pc, #116]	; (80003d4 <usart_begin+0x84>)
	USART_InitTypeDef USART_InitStruct; // this is for the USART1 initilization
//	NVIC_InitTypeDef NVIC_InitStructure; // this is used to configure the NVIC (nested vector interrupt controller)

	/* USART3 clock enable */
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, (FunctionalState) ENABLE);
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART3, (FunctionalState) ENABLE);
 8000360:	2101      	movs	r1, #1
 8000362:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8000366:	f003 fbbf 	bl	8003ae8 <RCC_APB1PeriphClockCmd>

	GPIOMode(GPIOB, GPIO_Pin_10 | GPIO_Pin_11, GPIO_Mode_AF, GPIO_Speed_50MHz,
 800036a:	2202      	movs	r2, #2
 800036c:	2400      	movs	r4, #0
 800036e:	4613      	mov	r3, r2
 8000370:	2601      	movs	r6, #1
 8000372:	4628      	mov	r0, r5
 8000374:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8000378:	e88d 0050 	stmia.w	sp, {r4, r6}
 800037c:	f7ff ff14 	bl	80001a8 <GPIOMode>
			GPIO_OType_PP, GPIO_PuPd_UP);

	digitalWrite(PD12, LOW);
 8000380:	208c      	movs	r0, #140	; 0x8c
 8000382:	4621      	mov	r1, r4
 8000384:	f7ff ff62 	bl	800024c <digitalWrite>
	digitalWrite(PD15, LOW);
 8000388:	208f      	movs	r0, #143	; 0x8f
 800038a:	4621      	mov	r1, r4
 800038c:	f7ff ff5e 	bl	800024c <digitalWrite>

	GPIO_PinAFConfig(GPIOB, GPIO_PinSource10, GPIO_AF_USART3 ); // TX -- PB10
 8000390:	4628      	mov	r0, r5
 8000392:	210a      	movs	r1, #10
 8000394:	2207      	movs	r2, #7
 8000396:	f002 fcf9 	bl	8002d8c <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOB, GPIO_PinSource11, GPIO_AF_USART3 ); // RX -- PB11
 800039a:	4628      	mov	r0, r5
 800039c:	210b      	movs	r1, #11
 800039e:	2207      	movs	r2, #7
 80003a0:	f002 fcf4 	bl	8002d8c <GPIO_PinAFConfig>

	USART_InitStruct.USART_BaudRate = baud;	// the baudrate is set to the value we passed into this init function
	USART_InitStruct.USART_WordLength = USART_WordLength_8b;// we want the data frame size to be 8 bits (standard)
 80003a4:	f8ad 400c 	strh.w	r4, [sp, #12]
	USART_InitStruct.USART_StopBits = USART_StopBits_1;	// we want 1 stop bit (standard)
 80003a8:	f8ad 400e 	strh.w	r4, [sp, #14]
	USART_InitStruct.USART_Parity = USART_Parity_No;// we don't want a parity bit (standard)
 80003ac:	f8ad 4010 	strh.w	r4, [sp, #16]
	USART_InitStruct.USART_HardwareFlowControl = USART_HardwareFlowControl_None; // we don't want flow control (standard)
 80003b0:	f8ad 4014 	strh.w	r4, [sp, #20]
	USART_InitStruct.USART_Mode = USART_Mode_Tx | USART_Mode_Rx; // we want to enable the transmitter and the receiver

	USART_Init(USART3, &USART_InitStruct); // again all the properties are passed to the USART_Init function which takes care of all the bit setting
 80003b4:	4c08      	ldr	r4, [pc, #32]	; (80003d8 <usart_begin+0x88>)
	digitalWrite(PD15, LOW);

	GPIO_PinAFConfig(GPIOB, GPIO_PinSource10, GPIO_AF_USART3 ); // TX -- PB10
	GPIO_PinAFConfig(GPIOB, GPIO_PinSource11, GPIO_AF_USART3 ); // RX -- PB11

	USART_InitStruct.USART_BaudRate = baud;	// the baudrate is set to the value we passed into this init function
 80003b6:	9702      	str	r7, [sp, #8]
	USART_InitStruct.USART_WordLength = USART_WordLength_8b;// we want the data frame size to be 8 bits (standard)
	USART_InitStruct.USART_StopBits = USART_StopBits_1;	// we want 1 stop bit (standard)
	USART_InitStruct.USART_Parity = USART_Parity_No;// we don't want a parity bit (standard)
	USART_InitStruct.USART_HardwareFlowControl = USART_HardwareFlowControl_None; // we don't want flow control (standard)
	USART_InitStruct.USART_Mode = USART_Mode_Tx | USART_Mode_Rx; // we want to enable the transmitter and the receiver
 80003b8:	230c      	movs	r3, #12

	USART_Init(USART3, &USART_InitStruct); // again all the properties are passed to the USART_Init function which takes care of all the bit setting
 80003ba:	4620      	mov	r0, r4
 80003bc:	a902      	add	r1, sp, #8
	USART_InitStruct.USART_BaudRate = baud;	// the baudrate is set to the value we passed into this init function
	USART_InitStruct.USART_WordLength = USART_WordLength_8b;// we want the data frame size to be 8 bits (standard)
	USART_InitStruct.USART_StopBits = USART_StopBits_1;	// we want 1 stop bit (standard)
	USART_InitStruct.USART_Parity = USART_Parity_No;// we don't want a parity bit (standard)
	USART_InitStruct.USART_HardwareFlowControl = USART_HardwareFlowControl_None; // we don't want flow control (standard)
	USART_InitStruct.USART_Mode = USART_Mode_Tx | USART_Mode_Rx; // we want to enable the transmitter and the receiver
 80003be:	f8ad 3012 	strh.w	r3, [sp, #18]

	USART_Init(USART3, &USART_InitStruct); // again all the properties are passed to the USART_Init function which takes care of all the bit setting
 80003c2:	f005 faaf 	bl	8005924 <USART_Init>
	 NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;	// the USART1 interrupts are globally enabled
	 NVIC_Init(&NVIC_InitStructure);	// the properties are passed to the NVIC_Init function which takes care of the low level stuff
	 */

	// finally this enables the complete USART1 peripheral
	USART_Cmd(USART3, (FunctionalState) ENABLE);
 80003c6:	4620      	mov	r0, r4
 80003c8:	4631      	mov	r1, r6
 80003ca:	f005 fb28 	bl	8005a1e <USART_Cmd>

}
 80003ce:	b007      	add	sp, #28
 80003d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80003d2:	bf00      	nop
 80003d4:	40020400 	.word	0x40020400
 80003d8:	40004800 	.word	0x40004800

080003dc <usart_write>:
 *
 * Note 2: At the moment it takes a volatile char because the received_string variable
 * 		   declared as volatile char --> otherwise the compiler will spit out warnings
 * */

size_t usart_write(uint8 ch) {
 80003dc:	b508      	push	{r3, lr}
	while (!(USART3->SR & 0x00000040))
 80003de:	4b08      	ldr	r3, [pc, #32]	; (8000400 <usart_write+0x24>)
 *
 * Note 2: At the moment it takes a volatile char because the received_string variable
 * 		   declared as volatile char --> otherwise the compiler will spit out warnings
 * */

size_t usart_write(uint8 ch) {
 80003e0:	4601      	mov	r1, r0
	while (!(USART3->SR & 0x00000040))
 80003e2:	881a      	ldrh	r2, [r3, #0]
 80003e4:	0652      	lsls	r2, r2, #25
 80003e6:	d5fc      	bpl.n	80003e2 <usart_write+0x6>
	;
	USART_SendData(USART3, (uint16) ch);
 80003e8:	4805      	ldr	r0, [pc, #20]	; (8000400 <usart_write+0x24>)
 80003ea:	f005 fb45 	bl	8005a78 <USART_SendData>
	/* Loop until the end of transmission */
	while (USART_GetFlagStatus(USART3, USART_FLAG_TC )
 80003ee:	4804      	ldr	r0, [pc, #16]	; (8000400 <usart_write+0x24>)
 80003f0:	2140      	movs	r1, #64	; 0x40
 80003f2:	f005 fbee 	bl	8005bd2 <USART_GetFlagStatus>
 80003f6:	2800      	cmp	r0, #0
 80003f8:	d0f9      	beq.n	80003ee <usart_write+0x12>
			== RESET) {
	}
	return 1;
}
 80003fa:	2001      	movs	r0, #1
 80003fc:	bd08      	pop	{r3, pc}
 80003fe:	bf00      	nop
 8000400:	40004800 	.word	0x40004800

08000404 <usart_print>:


size_t usart_print(const char * s) {
 8000404:	b538      	push	{r3, r4, r5, lr}
 8000406:	4605      	mov	r5, r0
	size_t n = 0;
 8000408:	2400      	movs	r4, #0
	while ( *s ) {
 800040a:	e002      	b.n	8000412 <usart_print+0xe>
		usart_write(*s);
 800040c:	f7ff ffe6 	bl	80003dc <usart_write>
		s++;
		n++;
 8000410:	3401      	adds	r4, #1
}


size_t usart_print(const char * s) {
	size_t n = 0;
	while ( *s ) {
 8000412:	5d28      	ldrb	r0, [r5, r4]
 8000414:	2800      	cmp	r0, #0
 8000416:	d1f9      	bne.n	800040c <usart_print+0x8>
		usart_write(*s);
		s++;
		n++;
	}
	return n;
}
 8000418:	4620      	mov	r0, r4
 800041a:	bd38      	pop	{r3, r4, r5, pc}

0800041c <usart_printNumber>:


size_t usart_printNumber(uint32 val) {
 800041c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	size_t n = 0;
	uint8 base = 10;
	uint32 divider = 1000000000;
	uint8 msd = 0;
 8000420:	2300      	movs	r3, #0
	}
	return n;
}


size_t usart_printNumber(uint32 val) {
 8000422:	240a      	movs	r4, #10
	size_t n = 0;
	uint8 base = 10;
	uint32 divider = 1000000000;
 8000424:	4f0c      	ldr	r7, [pc, #48]	; (8000458 <usart_printNumber+0x3c>)
	}
	return n;
}


size_t usart_printNumber(uint32 val) {
 8000426:	4680      	mov	r8, r0
	size_t n = 0;
 8000428:	461d      	mov	r5, r3
	uint8 base = 10;
	uint32 divider = 1000000000;
	uint8 msd = 0;
	uint8 digit;
	while ( divider > 0 ) {
		digit = val / divider % base;
 800042a:	4626      	mov	r6, r4
 800042c:	fbb8 f2f7 	udiv	r2, r8, r7
 8000430:	fbb2 f0f6 	udiv	r0, r2, r6
 8000434:	fb06 2010 	mls	r0, r6, r0, r2
 8000438:	b2c0      	uxtb	r0, r0
		if ( digit || msd ) {
 800043a:	b900      	cbnz	r0, 800043e <usart_printNumber+0x22>
 800043c:	b12b      	cbz	r3, 800044a <usart_printNumber+0x2e>
			usart_write('0'+(digit>10 ? digit+7 : digit));
 800043e:	3030      	adds	r0, #48	; 0x30
 8000440:	b2c0      	uxtb	r0, r0
 8000442:	f7ff ffcb 	bl	80003dc <usart_write>
			msd = 1;
			n++;
 8000446:	3501      	adds	r5, #1
	uint8 digit;
	while ( divider > 0 ) {
		digit = val / divider % base;
		if ( digit || msd ) {
			usart_write('0'+(digit>10 ? digit+7 : digit));
			msd = 1;
 8000448:	2301      	movs	r3, #1
	size_t n = 0;
	uint8 base = 10;
	uint32 divider = 1000000000;
	uint8 msd = 0;
	uint8 digit;
	while ( divider > 0 ) {
 800044a:	3c01      	subs	r4, #1
		if ( digit || msd ) {
			usart_write('0'+(digit>10 ? digit+7 : digit));
			msd = 1;
			n++;
		}
		divider /= base;
 800044c:	fbb7 f7f6 	udiv	r7, r7, r6
	size_t n = 0;
	uint8 base = 10;
	uint32 divider = 1000000000;
	uint8 msd = 0;
	uint8 digit;
	while ( divider > 0 ) {
 8000450:	d1ec      	bne.n	800042c <usart_printNumber+0x10>
			n++;
		}
		divider /= base;
	}
	return n;
}
 8000452:	4628      	mov	r0, r5
 8000454:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000458:	3b9aca00 	.word	0x3b9aca00

0800045c <usart_printFloat>:

size_t usart_printFloat(float val, uint8 prec) {
 800045c:	b570      	push	{r4, r5, r6, lr}
	size_t n = 0;
	if ( val < 0 ) {
 800045e:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8000462:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
		divider /= base;
	}
	return n;
}

size_t usart_printFloat(float val, uint8 prec) {
 8000466:	ed2d 8b04 	vpush	{d8-d9}
 800046a:	4606      	mov	r6, r0
 800046c:	eeb0 8a40 	vmov.f32	s16, s0
	size_t n = 0;
	if ( val < 0 ) {
 8000470:	d506      	bpl.n	8000480 <usart_printFloat+0x24>
		usart_write('-');
 8000472:	202d      	movs	r0, #45	; 0x2d
 8000474:	f7ff ffb2 	bl	80003dc <usart_write>
		val = -val;
 8000478:	eeb1 8a48 	vneg.f32	s16, s16
		n++;
 800047c:	2401      	movs	r4, #1
 800047e:	e000      	b.n	8000482 <usart_printFloat+0x26>
	}
	return n;
}

size_t usart_printFloat(float val, uint8 prec) {
	size_t n = 0;
 8000480:	2400      	movs	r4, #0
	if ( val < 0 ) {
		usart_write('-');
		val = -val;
		n++;
	}
	uint32 intpart = (uint32)val;
 8000482:	eefc 7ac8 	vcvt.u32.f32	s15, s16
	val -= intpart;
 8000486:	eef8 8a67 	vcvt.f32.u32	s17, s15
	n += usart_printNumber(intpart);
 800048a:	ee17 0a90 	vmov	r0, s15
		usart_write('-');
		val = -val;
		n++;
	}
	uint32 intpart = (uint32)val;
	val -= intpart;
 800048e:	ee38 8a68 	vsub.f32	s16, s16, s17
	n += usart_printNumber(intpart);
 8000492:	f7ff ffc3 	bl	800041c <usart_printNumber>
	int i;
	if ( val > 0 ) {
 8000496:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800049a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
		val = -val;
		n++;
	}
	uint32 intpart = (uint32)val;
	val -= intpart;
	n += usart_printNumber(intpart);
 800049e:	4404      	add	r4, r0
	int i;
	if ( val > 0 ) {
 80004a0:	dd17      	ble.n	80004d2 <usart_printFloat+0x76>
		usart_write('.');
 80004a2:	202e      	movs	r0, #46	; 0x2e
 80004a4:	f7ff ff9a 	bl	80003dc <usart_write>
		n++;
		for(i = 0; i < prec; i++) {
 80004a8:	2500      	movs	r5, #0
			val *= 10;
 80004aa:	eeb2 9a04 	vmov.f32	s18, #36	; 0x24
	n += usart_printNumber(intpart);
	int i;
	if ( val > 0 ) {
		usart_write('.');
		n++;
		for(i = 0; i < prec; i++) {
 80004ae:	e00c      	b.n	80004ca <usart_printFloat+0x6e>
			val *= 10;
 80004b0:	ee68 8a09 	vmul.f32	s17, s16, s18
	n += usart_printNumber(intpart);
	int i;
	if ( val > 0 ) {
		usart_write('.');
		n++;
		for(i = 0; i < prec; i++) {
 80004b4:	3501      	adds	r5, #1
			val *= 10;
			usart_printNumber((uint32)val);
 80004b6:	eebc 8ae8 	vcvt.u32.f32	s16, s17
 80004ba:	ee18 0a10 	vmov	r0, s16
 80004be:	f7ff ffad 	bl	800041c <usart_printNumber>
			val -= (uint32)val;
 80004c2:	eeb8 8a48 	vcvt.f32.u32	s16, s16
 80004c6:	ee38 8ac8 	vsub.f32	s16, s17, s16
	n += usart_printNumber(intpart);
	int i;
	if ( val > 0 ) {
		usart_write('.');
		n++;
		for(i = 0; i < prec; i++) {
 80004ca:	42b5      	cmp	r5, r6
 80004cc:	dbf0      	blt.n	80004b0 <usart_printFloat+0x54>
	val -= intpart;
	n += usart_printNumber(intpart);
	int i;
	if ( val > 0 ) {
		usart_write('.');
		n++;
 80004ce:	3601      	adds	r6, #1
 80004d0:	19a4      	adds	r4, r4, r6
			val -= (uint32)val;
			n++;
		}
	}
	return n;
}
 80004d2:	4620      	mov	r0, r4
 80004d4:	ecbd 8b04 	vpop	{d8-d9}
 80004d8:	bd70      	pop	{r4, r5, r6, pc}

080004da <usart_getch>:
/**
 * @brief  Waits for then gets a char from the USART.
 * @param  none
 * @retval char
 */
int usart_getch() {
 80004da:	b508      	push	{r3, lr}
	int ch;
	while (USART_GetFlagStatus(USART3, USART_FLAG_RXNE )
 80004dc:	4804      	ldr	r0, [pc, #16]	; (80004f0 <usart_getch+0x16>)
 80004de:	2120      	movs	r1, #32
 80004e0:	f005 fb77 	bl	8005bd2 <USART_GetFlagStatus>
 80004e4:	2800      	cmp	r0, #0
 80004e6:	d0f9      	beq.n	80004dc <usart_getch+0x2>
			== RESET) {
	}
	ch = USART_ReceiveData(USART3);
 80004e8:	4801      	ldr	r0, [pc, #4]	; (80004f0 <usart_getch+0x16>)
 80004ea:	f005 fac9 	bl	8005a80 <USART_ReceiveData>
	//uartPutch(ch);
	return ch;
}
 80004ee:	bd08      	pop	{r3, pc}
 80004f0:	40004800 	.word	0x40004800

080004f4 <NVIC_PriorityGroupConfig>:
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 80004f4:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 80004f8:	4b02      	ldr	r3, [pc, #8]	; (8000504 <NVIC_PriorityGroupConfig+0x10>)
 80004fa:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
 80004fe:	60d8      	str	r0, [r3, #12]
}
 8000500:	4770      	bx	lr
 8000502:	bf00      	nop
 8000504:	e000ed00 	.word	0xe000ed00

08000508 <NVIC_Init>:
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8000508:	78c3      	ldrb	r3, [r0, #3]
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 800050a:	b510      	push	{r4, lr}
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 800050c:	b30b      	cbz	r3, 8000552 <NVIC_Init+0x4a>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 800050e:	4b17      	ldr	r3, [pc, #92]	; (800056c <NVIC_Init+0x64>)
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000510:	7842      	ldrb	r2, [r0, #1]
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8000512:	68db      	ldr	r3, [r3, #12]
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8000514:	7884      	ldrb	r4, [r0, #2]
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8000516:	43db      	mvns	r3, r3
 8000518:	f3c3 2302 	ubfx	r3, r3, #8, #3
    tmppre = (0x4 - tmppriority);
 800051c:	f1c3 0104 	rsb	r1, r3, #4
    tmpsub = tmpsub >> tmppriority;

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000520:	b2c9      	uxtb	r1, r1
 8000522:	fa12 f101 	lsls.w	r1, r2, r1
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
 8000526:	220f      	movs	r2, #15
 8000528:	411a      	asrs	r2, r3
    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
        
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 800052a:	7803      	ldrb	r3, [r0, #0]
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 800052c:	b2c9      	uxtb	r1, r1
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 800052e:	4022      	ands	r2, r4
 8000530:	430a      	orrs	r2, r1
        
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000532:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8000536:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    tmpsub = tmpsub >> tmppriority;

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
        
    tmppriority = tmppriority << 0x04;
 800053a:	0112      	lsls	r2, r2, #4
 800053c:	b2d2      	uxtb	r2, r2
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 800053e:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000542:	7803      	ldrb	r3, [r0, #0]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000544:	2201      	movs	r2, #1
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000546:	0959      	lsrs	r1, r3, #5
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000548:	f003 031f 	and.w	r3, r3, #31
 800054c:	fa12 f303 	lsls.w	r3, r2, r3
 8000550:	e007      	b.n	8000562 <NVIC_Init+0x5a>
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000552:	7803      	ldrb	r3, [r0, #0]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000554:	2201      	movs	r2, #1
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000556:	0959      	lsrs	r1, r3, #5
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000558:	f003 031f 	and.w	r3, r3, #31
 800055c:	fa12 f303 	lsls.w	r3, r2, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000560:	3120      	adds	r1, #32
 8000562:	4a03      	ldr	r2, [pc, #12]	; (8000570 <NVIC_Init+0x68>)
 8000564:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8000568:	bd10      	pop	{r4, pc}
 800056a:	bf00      	nop
 800056c:	e000ed00 	.word	0xe000ed00
 8000570:	e000e100 	.word	0xe000e100

08000574 <NVIC_SetVectorTable>:
{ 
  /* Check the parameters */
  assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
  assert_param(IS_NVIC_OFFSET(Offset));  
   
  SCB->VTOR = NVIC_VectTab | (Offset & (uint32_t)0x1FFFFF80);
 8000574:	f021 4160 	bic.w	r1, r1, #3758096384	; 0xe0000000
 8000578:	f021 017f 	bic.w	r1, r1, #127	; 0x7f
 800057c:	4b01      	ldr	r3, [pc, #4]	; (8000584 <NVIC_SetVectorTable+0x10>)
 800057e:	4301      	orrs	r1, r0
 8000580:	6099      	str	r1, [r3, #8]
}
 8000582:	4770      	bx	lr
 8000584:	e000ed00 	.word	0xe000ed00

08000588 <NVIC_SystemLPConfig>:
  *     @arg NVIC_LP_SLEEPONEXIT: Low Power Sleep on Exit.
  * @param  NewState: new state of LP condition. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void NVIC_SystemLPConfig(uint8_t LowPowerMode, FunctionalState NewState)
{
 8000588:	4b04      	ldr	r3, [pc, #16]	; (800059c <NVIC_SystemLPConfig+0x14>)
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
  {
    SCB->SCR |= LowPowerMode;
 800058a:	691a      	ldr	r2, [r3, #16]
{
  /* Check the parameters */
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
 800058c:	b109      	cbz	r1, 8000592 <NVIC_SystemLPConfig+0xa>
  {
    SCB->SCR |= LowPowerMode;
 800058e:	4310      	orrs	r0, r2
 8000590:	e001      	b.n	8000596 <NVIC_SystemLPConfig+0xe>
  }
  else
  {
    SCB->SCR &= (uint32_t)(~(uint32_t)LowPowerMode);
 8000592:	ea22 0000 	bic.w	r0, r2, r0
 8000596:	6118      	str	r0, [r3, #16]
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop
 800059c:	e000ed00 	.word	0xe000ed00

080005a0 <SysTick_CLKSourceConfig>:
  *     @arg SysTick_CLKSource_HCLK_Div8: AHB clock divided by 8 selected as SysTick clock source.
  *     @arg SysTick_CLKSource_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource)
{
 80005a0:	4b04      	ldr	r3, [pc, #16]	; (80005b4 <SysTick_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));
  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 80005a2:	681a      	ldr	r2, [r3, #0]
  */
void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));
  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
 80005a4:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 80005a6:	bf0c      	ite	eq
 80005a8:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
 80005ac:	f022 0204 	bicne.w	r2, r2, #4
 80005b0:	601a      	str	r2, [r3, #0]
 80005b2:	4770      	bx	lr
 80005b4:	e000e010 	.word	0xe000e010

080005b8 <ADC_DeInit>:
  *         values.
  * @param  None
  * @retval None
  */
void ADC_DeInit(void)
{
 80005b8:	b508      	push	{r3, lr}
  /* Enable all ADCs reset state */
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC, ENABLE);
 80005ba:	2101      	movs	r1, #1
 80005bc:	f44f 7080 	mov.w	r0, #256	; 0x100
 80005c0:	f003 fada 	bl	8003b78 <RCC_APB2PeriphResetCmd>
  
  /* Release all ADCs from reset state */
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC, DISABLE);
 80005c4:	f44f 7080 	mov.w	r0, #256	; 0x100
 80005c8:	2100      	movs	r1, #0
}
 80005ca:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
{
  /* Enable all ADCs reset state */
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC, ENABLE);
  
  /* Release all ADCs from reset state */
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC, DISABLE);
 80005ce:	f003 bad3 	b.w	8003b78 <RCC_APB2PeriphResetCmd>

080005d2 <ADC_Init>:
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfConversion));
  
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 80005d2:	6843      	ldr	r3, [r0, #4]
  tmpreg1 &= CR1_CLEAR_MASK;
  
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 80005d4:	680a      	ldr	r2, [r1, #0]
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
  
  /* Clear RES and SCAN bits */
  tmpreg1 &= CR1_CLEAR_MASK;
 80005d6:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 80005da:	f423 7380 	bic.w	r3, r3, #256	; 0x100
  
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 80005de:	4313      	orrs	r3, r2
 80005e0:	790a      	ldrb	r2, [r1, #4]
 80005e2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
                                   ADC_InitStruct->ADC_Resolution);
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 80005e6:	6043      	str	r3, [r0, #4]
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 80005e8:	68ca      	ldr	r2, [r1, #12]
 80005ea:	690b      	ldr	r3, [r1, #16]
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 80005ec:	b530      	push	{r4, r5, lr}
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 80005ee:	431a      	orrs	r2, r3
                                   ADC_InitStruct->ADC_Resolution);
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 80005f0:	6884      	ldr	r4, [r0, #8]
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 80005f2:	688d      	ldr	r5, [r1, #8]
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
  
  /* Clear CONT, ALIGN, EXTEN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_MASK;
 80005f4:	4b08      	ldr	r3, [pc, #32]	; (8000618 <ADC_Init+0x46>)
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 80005f6:	432a      	orrs	r2, r5
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
  
  /* Clear CONT, ALIGN, EXTEN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_MASK;
 80005f8:	4023      	ands	r3, r4
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 80005fa:	4313      	orrs	r3, r2
                        ADC_InitStruct->ADC_ExternalTrigConv | 
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
                        ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 80005fc:	794a      	ldrb	r2, [r1, #5]
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 80005fe:	ea43 0342 	orr.w	r3, r3, r2, lsl #1
                        ADC_InitStruct->ADC_ExternalTrigConv | 
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
                        ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
                        
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 8000602:	6083      	str	r3, [r0, #8]
  /* Clear L bits */
  tmpreg1 &= SQR1_L_RESET;
  
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfConversion value */
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
 8000604:	7d0b      	ldrb	r3, [r1, #20]
                        
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 8000606:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  /* Clear L bits */
  tmpreg1 &= SQR1_L_RESET;
  
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfConversion value */
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
 8000608:	3b01      	subs	r3, #1
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
  
  /* Clear L bits */
  tmpreg1 &= SQR1_L_RESET;
 800060a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
  
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfConversion value */
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
  tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 800060e:	b2db      	uxtb	r3, r3
 8000610:	ea42 5303 	orr.w	r3, r2, r3, lsl #20
  
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 8000614:	62c3      	str	r3, [r0, #44]	; 0x2c
}
 8000616:	bd30      	pop	{r4, r5, pc}
 8000618:	c0fff7fd 	.word	0xc0fff7fd

0800061c <ADC_StructInit>:
  * @retval None
  */
void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)
{
  /* Initialize the ADC_Mode member */
  ADC_InitStruct->ADC_Resolution = ADC_Resolution_12b;
 800061c:	2300      	movs	r3, #0
 800061e:	6003      	str	r3, [r0, #0]

  /* initialize the ADC_ScanConvMode member */
  ADC_InitStruct->ADC_ScanConvMode = DISABLE;
 8000620:	7103      	strb	r3, [r0, #4]

  /* Initialize the ADC_ContinuousConvMode member */
  ADC_InitStruct->ADC_ContinuousConvMode = DISABLE;
 8000622:	7143      	strb	r3, [r0, #5]

  /* Initialize the ADC_ExternalTrigConvEdge member */
  ADC_InitStruct->ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_None;
 8000624:	6083      	str	r3, [r0, #8]

  /* Initialize the ADC_ExternalTrigConv member */
  ADC_InitStruct->ADC_ExternalTrigConv = ADC_ExternalTrigConv_T1_CC1;
 8000626:	60c3      	str	r3, [r0, #12]

  /* Initialize the ADC_DataAlign member */
  ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;
 8000628:	6103      	str	r3, [r0, #16]

  /* Initialize the ADC_NbrOfConversion member */
  ADC_InitStruct->ADC_NbrOfConversion = 1;
 800062a:	2301      	movs	r3, #1
 800062c:	7503      	strb	r3, [r0, #20]
}
 800062e:	4770      	bx	lr

08000630 <ADC_CommonInit>:
  assert_param(IS_ADC_PRESCALER(ADC_CommonInitStruct->ADC_Prescaler));
  assert_param(IS_ADC_DMA_ACCESS_MODE(ADC_CommonInitStruct->ADC_DMAAccessMode));
  assert_param(IS_ADC_SAMPLING_DELAY(ADC_CommonInitStruct->ADC_TwoSamplingDelay));
  /*---------------------------- ADC CCR Configuration -----------------*/
  /* Get the ADC CCR value */
  tmpreg1 = ADC->CCR;
 8000630:	4a07      	ldr	r2, [pc, #28]	; (8000650 <ADC_CommonInit+0x20>)
  
  /* Clear MULTI, DELAY, DMA and ADCPRE bits */
  tmpreg1 &= CR_CLEAR_MASK;
 8000632:	4b08      	ldr	r3, [pc, #32]	; (8000654 <ADC_CommonInit+0x24>)
  assert_param(IS_ADC_PRESCALER(ADC_CommonInitStruct->ADC_Prescaler));
  assert_param(IS_ADC_DMA_ACCESS_MODE(ADC_CommonInitStruct->ADC_DMAAccessMode));
  assert_param(IS_ADC_SAMPLING_DELAY(ADC_CommonInitStruct->ADC_TwoSamplingDelay));
  /*---------------------------- ADC CCR Configuration -----------------*/
  /* Get the ADC CCR value */
  tmpreg1 = ADC->CCR;
 8000634:	6851      	ldr	r1, [r2, #4]
  * @param  ADC_CommonInitStruct: pointer to an ADC_CommonInitTypeDef structure 
  *         that contains the configuration information for  All ADCs peripherals.
  * @retval None
  */
void ADC_CommonInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct)
{
 8000636:	b510      	push	{r4, lr}
  /*---------------------------- ADC CCR Configuration -----------------*/
  /* Get the ADC CCR value */
  tmpreg1 = ADC->CCR;
  
  /* Clear MULTI, DELAY, DMA and ADCPRE bits */
  tmpreg1 &= CR_CLEAR_MASK;
 8000638:	400b      	ands	r3, r1
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 800063a:	e890 0012 	ldmia.w	r0, {r1, r4}
 800063e:	4321      	orrs	r1, r4
                        ADC_CommonInitStruct->ADC_Prescaler | 
 8000640:	6884      	ldr	r4, [r0, #8]
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8000642:	68c0      	ldr	r0, [r0, #12]
                        ADC_CommonInitStruct->ADC_Prescaler | 
 8000644:	4321      	orrs	r1, r4
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8000646:	4301      	orrs	r1, r0
 8000648:	430b      	orrs	r3, r1
                        ADC_CommonInitStruct->ADC_Prescaler | 
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
                        ADC_CommonInitStruct->ADC_TwoSamplingDelay);
                        
  /* Write to ADC CCR */
  ADC->CCR = tmpreg1;
 800064a:	6053      	str	r3, [r2, #4]
}
 800064c:	bd10      	pop	{r4, pc}
 800064e:	bf00      	nop
 8000650:	40012300 	.word	0x40012300
 8000654:	fffc30e0 	.word	0xfffc30e0

08000658 <ADC_CommonStructInit>:
  * @retval None
  */
void ADC_CommonStructInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct)
{
  /* Initialize the ADC_Mode member */
  ADC_CommonInitStruct->ADC_Mode = ADC_Mode_Independent;
 8000658:	2300      	movs	r3, #0
 800065a:	6003      	str	r3, [r0, #0]

  /* initialize the ADC_Prescaler member */
  ADC_CommonInitStruct->ADC_Prescaler = ADC_Prescaler_Div2;
 800065c:	6043      	str	r3, [r0, #4]

  /* Initialize the ADC_DMAAccessMode member */
  ADC_CommonInitStruct->ADC_DMAAccessMode = ADC_DMAAccessMode_Disabled;
 800065e:	6083      	str	r3, [r0, #8]

  /* Initialize the ADC_TwoSamplingDelay member */
  ADC_CommonInitStruct->ADC_TwoSamplingDelay = ADC_TwoSamplingDelay_5Cycles;
 8000660:	60c3      	str	r3, [r0, #12]
}
 8000662:	4770      	bx	lr

08000664 <ADC_Cmd>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
 8000664:	6883      	ldr	r3, [r0, #8]
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000666:	b111      	cbz	r1, 800066e <ADC_Cmd+0xa>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
 8000668:	f043 0301 	orr.w	r3, r3, #1
 800066c:	e001      	b.n	8000672 <ADC_Cmd+0xe>
  }
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
 800066e:	f023 0301 	bic.w	r3, r3, #1
 8000672:	6083      	str	r3, [r0, #8]
 8000674:	4770      	bx	lr

08000676 <ADC_AnalogWatchdogCmd>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_ANALOG_WATCHDOG(ADC_AnalogWatchdog));
  
  /* Get the old register value */
  tmpreg = ADCx->CR1;
 8000676:	6843      	ldr	r3, [r0, #4]
  
  /* Clear AWDEN, JAWDEN and AWDSGL bits */
  tmpreg &= CR1_AWDMode_RESET;
 8000678:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 800067c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  
  /* Set the analog watchdog enable mode */
  tmpreg |= ADC_AnalogWatchdog;
 8000680:	430b      	orrs	r3, r1
  
  /* Store the new register value */
  ADCx->CR1 = tmpreg;
 8000682:	6043      	str	r3, [r0, #4]
}
 8000684:	4770      	bx	lr

08000686 <ADC_AnalogWatchdogThresholdsConfig>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_THRESHOLD(HighThreshold));
  assert_param(IS_ADC_THRESHOLD(LowThreshold));
  
  /* Set the ADCx high threshold */
  ADCx->HTR = HighThreshold;
 8000686:	6241      	str	r1, [r0, #36]	; 0x24
  
  /* Set the ADCx low threshold */
  ADCx->LTR = LowThreshold;
 8000688:	6282      	str	r2, [r0, #40]	; 0x28
}
 800068a:	4770      	bx	lr

0800068c <ADC_AnalogWatchdogSingleChannelConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  
  /* Get the old register value */
  tmpreg = ADCx->CR1;
 800068c:	6843      	ldr	r3, [r0, #4]
  
  /* Clear the Analog watchdog channel select bits */
  tmpreg &= CR1_AWDCH_RESET;
 800068e:	f023 031f 	bic.w	r3, r3, #31
  
  /* Set the Analog watchdog channel */
  tmpreg |= ADC_Channel;
 8000692:	430b      	orrs	r3, r1
  
  /* Store the new register value */
  ADCx->CR1 = tmpreg;
 8000694:	6043      	str	r3, [r0, #4]
}
 8000696:	4770      	bx	lr

08000698 <ADC_TempSensorVrefintCmd>:
  * @param  NewState: new state of the temperature sensor and Vrefint channels.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_TempSensorVrefintCmd(FunctionalState NewState)                
{
 8000698:	4b04      	ldr	r3, [pc, #16]	; (80006ac <ADC_TempSensorVrefintCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the temperature sensor and Vrefint channel*/
    ADC->CCR |= (uint32_t)ADC_CCR_TSVREFE;
 800069a:	685a      	ldr	r2, [r3, #4]
  */
void ADC_TempSensorVrefintCmd(FunctionalState NewState)                
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800069c:	b110      	cbz	r0, 80006a4 <ADC_TempSensorVrefintCmd+0xc>
  {
    /* Enable the temperature sensor and Vrefint channel*/
    ADC->CCR |= (uint32_t)ADC_CCR_TSVREFE;
 800069e:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80006a2:	e001      	b.n	80006a8 <ADC_TempSensorVrefintCmd+0x10>
  }
  else
  {
    /* Disable the temperature sensor and Vrefint channel*/
    ADC->CCR &= (uint32_t)(~ADC_CCR_TSVREFE);
 80006a4:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 80006a8:	605a      	str	r2, [r3, #4]
 80006aa:	4770      	bx	lr
 80006ac:	40012300 	.word	0x40012300

080006b0 <ADC_VBATCmd>:
  * @param  NewState: new state of the VBAT channel.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_VBATCmd(FunctionalState NewState)                             
{
 80006b0:	4b04      	ldr	r3, [pc, #16]	; (80006c4 <ADC_VBATCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= (uint32_t)ADC_CCR_VBATE;
 80006b2:	685a      	ldr	r2, [r3, #4]
  */
void ADC_VBATCmd(FunctionalState NewState)                             
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80006b4:	b110      	cbz	r0, 80006bc <ADC_VBATCmd+0xc>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= (uint32_t)ADC_CCR_VBATE;
 80006b6:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 80006ba:	e001      	b.n	80006c0 <ADC_VBATCmd+0x10>
  }
  else
  {
    /* Disable the VBAT channel*/
    ADC->CCR &= (uint32_t)(~ADC_CCR_VBATE);
 80006bc:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
 80006c0:	605a      	str	r2, [r3, #4]
 80006c2:	4770      	bx	lr
 80006c4:	40012300 	.word	0x40012300

080006c8 <ADC_RegularChannelConfig>:
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
 80006c8:	2909      	cmp	r1, #9
  *            @arg ADC_SampleTime_144Cycles: Sample time equal to 144 cycles	
  *            @arg ADC_SampleTime_480Cycles: Sample time equal to 480 cycles	
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 80006ca:	b570      	push	{r4, r5, r6, lr}
 80006cc:	b20c      	sxth	r4, r1
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
 80006ce:	d90c      	bls.n	80006ea <ADC_RegularChannelConfig+0x22>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3 * (ADC_Channel - 10));
 80006d0:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 80006d4:	3c1e      	subs	r4, #30
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 80006d6:	68c6      	ldr	r6, [r0, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3 * (ADC_Channel - 10));
 80006d8:	2507      	movs	r5, #7
 80006da:	40a5      	lsls	r5, r4
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 80006dc:	ea26 0505 	bic.w	r5, r6, r5
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 80006e0:	40a3      	lsls	r3, r4
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 80006e2:	ea45 0403 	orr.w	r4, r5, r3
    
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 80006e6:	60c4      	str	r4, [r0, #12]
 80006e8:	e00a      	b.n	8000700 <ADC_RegularChannelConfig+0x38>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 80006ea:	6906      	ldr	r6, [r0, #16]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_SET << (3 * ADC_Channel);
 80006ec:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 80006f0:	2507      	movs	r5, #7
 80006f2:	40a5      	lsls	r5, r4
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 80006f4:	ea26 0505 	bic.w	r5, r6, r5
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 80006f8:	fa13 f404 	lsls.w	r4, r3, r4
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 80006fc:	432c      	orrs	r4, r5
    
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 80006fe:	6104      	str	r4, [r0, #16]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 8000700:	2a06      	cmp	r2, #6
 8000702:	d80c      	bhi.n	800071e <ADC_RegularChannelConfig+0x56>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_SET << (5 * (Rank - 1));
 8000704:	2305      	movs	r3, #5
 8000706:	3a01      	subs	r2, #1
 8000708:	435a      	muls	r2, r3
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 800070a:	6b44      	ldr	r4, [r0, #52]	; 0x34
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_SET << (5 * (Rank - 1));
 800070c:	231f      	movs	r3, #31
 800070e:	4093      	lsls	r3, r2
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000710:	ea24 0303 	bic.w	r3, r4, r3
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
 8000714:	4091      	lsls	r1, r2
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000716:	ea43 0201 	orr.w	r2, r3, r1
    
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 800071a:	6342      	str	r2, [r0, #52]	; 0x34
 800071c:	bd70      	pop	{r4, r5, r6, pc}
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
 800071e:	2a0c      	cmp	r2, #12
 8000720:	b212      	sxth	r2, r2
 8000722:	d80c      	bhi.n	800073e <ADC_RegularChannelConfig+0x76>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_SET << (5 * (Rank - 7));
 8000724:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8000728:	3a23      	subs	r2, #35	; 0x23
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
 800072a:	6b04      	ldr	r4, [r0, #48]	; 0x30
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_SET << (5 * (Rank - 7));
 800072c:	231f      	movs	r3, #31
 800072e:	4093      	lsls	r3, r2
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000730:	ea24 0303 	bic.w	r3, r4, r3
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
 8000734:	4091      	lsls	r1, r2
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000736:	ea43 0201 	orr.w	r2, r3, r1
    
    /* Store the new register value */
    ADCx->SQR2 = tmpreg1;
 800073a:	6302      	str	r2, [r0, #48]	; 0x30
 800073c:	bd70      	pop	{r4, r5, r6, pc}
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_SET << (5 * (Rank - 13));
 800073e:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8000742:	3a41      	subs	r2, #65	; 0x41
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
 8000744:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_SET << (5 * (Rank - 13));
 8000746:	231f      	movs	r3, #31
 8000748:	4093      	lsls	r3, r2
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 800074a:	ea24 0303 	bic.w	r3, r4, r3
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
 800074e:	4091      	lsls	r1, r2
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000750:	ea43 0201 	orr.w	r2, r3, r1
    
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
 8000754:	62c2      	str	r2, [r0, #44]	; 0x2c
 8000756:	bd70      	pop	{r4, r5, r6, pc}

08000758 <ADC_SoftwareStartConv>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  /* Enable the selected ADC conversion for regular group */
  ADCx->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8000758:	6883      	ldr	r3, [r0, #8]
 800075a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800075e:	6083      	str	r3, [r0, #8]
}
 8000760:	4770      	bx	lr

08000762 <ADC_GetSoftwareStartConvStatus>:
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  /* Check the status of SWSTART bit */
  if ((ADCx->CR2 & ADC_CR2_JSWSTART) != (uint32_t)RESET)
 8000762:	6880      	ldr	r0, [r0, #8]
    bitstatus = RESET;
  }
  
  /* Return the SWSTART bit status */
  return  bitstatus;
}
 8000764:	f3c0 5080 	ubfx	r0, r0, #22, #1
 8000768:	4770      	bx	lr

0800076a <ADC_EOCOnEachRegularChannelCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC EOC rising on each regular channel conversion */
    ADCx->CR2 |= (uint32_t)ADC_CR2_EOCS;
 800076a:	6883      	ldr	r3, [r0, #8]
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800076c:	b111      	cbz	r1, 8000774 <ADC_EOCOnEachRegularChannelCmd+0xa>
  {
    /* Enable the selected ADC EOC rising on each regular channel conversion */
    ADCx->CR2 |= (uint32_t)ADC_CR2_EOCS;
 800076e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000772:	e001      	b.n	8000778 <ADC_EOCOnEachRegularChannelCmd+0xe>
  }
  else
  {
    /* Disable the selected ADC EOC rising on each regular channel conversion */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_EOCS);
 8000774:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000778:	6083      	str	r3, [r0, #8]
 800077a:	4770      	bx	lr

0800077c <ADC_ContinuousModeCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC continuous conversion mode */
    ADCx->CR2 |= (uint32_t)ADC_CR2_CONT;
 800077c:	6883      	ldr	r3, [r0, #8]
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800077e:	b111      	cbz	r1, 8000786 <ADC_ContinuousModeCmd+0xa>
  {
    /* Enable the selected ADC continuous conversion mode */
    ADCx->CR2 |= (uint32_t)ADC_CR2_CONT;
 8000780:	f043 0302 	orr.w	r3, r3, #2
 8000784:	e001      	b.n	800078a <ADC_ContinuousModeCmd+0xe>
  }
  else
  {
    /* Disable the selected ADC continuous conversion mode */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_CONT);
 8000786:	f023 0302 	bic.w	r3, r3, #2
 800078a:	6083      	str	r3, [r0, #8]
 800078c:	4770      	bx	lr

0800078e <ADC_DiscModeChannelCountConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_REGULAR_DISC_NUMBER(Number));
  
  /* Get the old register value */
  tmpreg1 = ADCx->CR1;
 800078e:	6843      	ldr	r3, [r0, #4]
  
  /* Clear the old discontinuous mode channel count */
  tmpreg1 &= CR1_DISCNUM_RESET;
  
  /* Set the discontinuous mode channel count */
  tmpreg2 = Number - 1;
 8000790:	3901      	subs	r1, #1
  
  /* Get the old register value */
  tmpreg1 = ADCx->CR1;
  
  /* Clear the old discontinuous mode channel count */
  tmpreg1 &= CR1_DISCNUM_RESET;
 8000792:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
  
  /* Set the discontinuous mode channel count */
  tmpreg2 = Number - 1;
  tmpreg1 |= tmpreg2 << 13;
 8000796:	ea43 3341 	orr.w	r3, r3, r1, lsl #13
  
  /* Store the new register value */
  ADCx->CR1 = tmpreg1;
 800079a:	6043      	str	r3, [r0, #4]
}
 800079c:	4770      	bx	lr

0800079e <ADC_DiscModeCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC regular discontinuous mode */
    ADCx->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800079e:	6843      	ldr	r3, [r0, #4]
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80007a0:	b111      	cbz	r1, 80007a8 <ADC_DiscModeCmd+0xa>
  {
    /* Enable the selected ADC regular discontinuous mode */
    ADCx->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80007a2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80007a6:	e001      	b.n	80007ac <ADC_DiscModeCmd+0xe>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    ADCx->CR1 &= (uint32_t)(~ADC_CR1_DISCEN);
 80007a8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80007ac:	6043      	str	r3, [r0, #4]
 80007ae:	4770      	bx	lr

080007b0 <ADC_GetConversionValue>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  /* Return the selected ADC conversion value */
  return (uint16_t) ADCx->DR;
 80007b0:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
 80007b2:	b280      	uxth	r0, r0
 80007b4:	4770      	bx	lr

080007b6 <ADC_GetMultiModeConversionValue>:
  *           Data[31:16]: these bits contain alternatively the regular data of ADC2, ADC1 and ADC3.           
  */
uint32_t ADC_GetMultiModeConversionValue(void)
{
  /* Return the multi mode conversion value */
  return (*(__IO uint32_t *) CDR_ADDRESS);
 80007b6:	4b01      	ldr	r3, [pc, #4]	; (80007bc <ADC_GetMultiModeConversionValue+0x6>)
 80007b8:	6818      	ldr	r0, [r3, #0]
}
 80007ba:	4770      	bx	lr
 80007bc:	40012308 	.word	0x40012308

080007c0 <ADC_DMACmd>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC DMA request */
    ADCx->CR2 |= (uint32_t)ADC_CR2_DMA;
 80007c0:	6883      	ldr	r3, [r0, #8]
void ADC_DMACmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80007c2:	b111      	cbz	r1, 80007ca <ADC_DMACmd+0xa>
  {
    /* Enable the selected ADC DMA request */
    ADCx->CR2 |= (uint32_t)ADC_CR2_DMA;
 80007c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80007c8:	e001      	b.n	80007ce <ADC_DMACmd+0xe>
  }
  else
  {
    /* Disable the selected ADC DMA request */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_DMA);
 80007ca:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80007ce:	6083      	str	r3, [r0, #8]
 80007d0:	4770      	bx	lr

080007d2 <ADC_DMARequestAfterLastTransferCmd>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC DMA request after last transfer */
    ADCx->CR2 |= (uint32_t)ADC_CR2_DDS;
 80007d2:	6883      	ldr	r3, [r0, #8]
void ADC_DMARequestAfterLastTransferCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80007d4:	b111      	cbz	r1, 80007dc <ADC_DMARequestAfterLastTransferCmd+0xa>
  {
    /* Enable the selected ADC DMA request after last transfer */
    ADCx->CR2 |= (uint32_t)ADC_CR2_DDS;
 80007d6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80007da:	e001      	b.n	80007e0 <ADC_DMARequestAfterLastTransferCmd+0xe>
  }
  else
  {
    /* Disable the selected ADC DMA request after last transfer */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_DDS);
 80007dc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80007e0:	6083      	str	r3, [r0, #8]
 80007e2:	4770      	bx	lr

080007e4 <ADC_MultiModeDMARequestAfterLastTransferCmd>:
  *         by ADC_CommonInitStruct.ADC_DMAAccessMode structure member) is 
  *          ADC_DMAAccessMode_1, ADC_DMAAccessMode_2 or ADC_DMAAccessMode_3.     
  * @retval None
  */
void ADC_MultiModeDMARequestAfterLastTransferCmd(FunctionalState NewState)
{
 80007e4:	4b04      	ldr	r3, [pc, #16]	; (80007f8 <ADC_MultiModeDMARequestAfterLastTransferCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC DMA request after last transfer */
    ADC->CCR |= (uint32_t)ADC_CCR_DDS;
 80007e6:	685a      	ldr	r2, [r3, #4]
  */
void ADC_MultiModeDMARequestAfterLastTransferCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80007e8:	b110      	cbz	r0, 80007f0 <ADC_MultiModeDMARequestAfterLastTransferCmd+0xc>
  {
    /* Enable the selected ADC DMA request after last transfer */
    ADC->CCR |= (uint32_t)ADC_CCR_DDS;
 80007ea:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80007ee:	e001      	b.n	80007f4 <ADC_MultiModeDMARequestAfterLastTransferCmd+0x10>
  }
  else
  {
    /* Disable the selected ADC DMA request after last transfer */
    ADC->CCR &= (uint32_t)(~ADC_CCR_DDS);
 80007f0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80007f4:	605a      	str	r2, [r3, #4]
 80007f6:	4770      	bx	lr
 80007f8:	40012300 	.word	0x40012300

080007fc <ADC_InjectedChannelConfig>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_INJECTED_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
 80007fc:	2909      	cmp	r1, #9
  *            @arg ADC_SampleTime_144Cycles: Sample time equal to 144 cycles	
  *            @arg ADC_SampleTime_480Cycles: Sample time equal to 480 cycles	
  * @retval None
  */
void ADC_InjectedChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 80007fe:	b570      	push	{r4, r5, r6, lr}
 8000800:	b20c      	sxth	r4, r1
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_INJECTED_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8000802:	d90c      	bls.n	800081e <ADC_InjectedChannelConfig+0x22>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3*(ADC_Channel - 10));
 8000804:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8000808:	3c1e      	subs	r4, #30
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 800080a:	68c6      	ldr	r6, [r0, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3*(ADC_Channel - 10));
 800080c:	2507      	movs	r5, #7
 800080e:	40a5      	lsls	r5, r4
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8000810:	ea26 0505 	bic.w	r5, r6, r5
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3*(ADC_Channel - 10));
 8000814:	40a3      	lsls	r3, r4
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8000816:	ea45 0403 	orr.w	r4, r5, r3
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 800081a:	60c4      	str	r4, [r0, #12]
 800081c:	e00a      	b.n	8000834 <ADC_InjectedChannelConfig+0x38>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 800081e:	6906      	ldr	r6, [r0, #16]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_SET << (3 * ADC_Channel);
 8000820:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8000824:	2507      	movs	r5, #7
 8000826:	40a5      	lsls	r5, r4
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8000828:	ea26 0505 	bic.w	r5, r6, r5
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 800082c:	fa13 f404 	lsls.w	r4, r3, r4
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8000830:	432c      	orrs	r4, r5
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 8000832:	6104      	str	r4, [r0, #16]
  }
  /* Rank configuration */
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
 8000834:	6b83      	ldr	r3, [r0, #56]	; 0x38
  /* Get JL value: Number = JL+1 */
  tmpreg3 =  (tmpreg1 & JSQR_JL_SET)>> 20;
 8000836:	f3c3 5401 	ubfx	r4, r3, #20, #2
  /* Calculate the mask to clear: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = JSQR_JSQ_SET << (5 * (uint8_t)((Rank + 3) - (tmpreg3 + 1)));
 800083a:	1b12      	subs	r2, r2, r4
 800083c:	3202      	adds	r2, #2
 800083e:	b2d2      	uxtb	r2, r2
 8000840:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8000844:	241f      	movs	r4, #31
 8000846:	4094      	lsls	r4, r2
  /* Clear the old JSQx bits for the selected rank */
  tmpreg1 &= ~tmpreg2;
 8000848:	ea23 0304 	bic.w	r3, r3, r4
  /* Calculate the mask to set: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = (uint32_t)ADC_Channel << (5 * (uint8_t)((Rank + 3) - (tmpreg3 + 1)));
 800084c:	4091      	lsls	r1, r2
  /* Set the JSQx bits for the selected rank */
  tmpreg1 |= tmpreg2;
 800084e:	430b      	orrs	r3, r1
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
 8000850:	6383      	str	r3, [r0, #56]	; 0x38
}
 8000852:	bd70      	pop	{r4, r5, r6, pc}

08000854 <ADC_InjectedSequencerLengthConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_LENGTH(Length));
  
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
 8000854:	6b83      	ldr	r3, [r0, #56]	; 0x38
  
  /* Clear the old injected sequence length JL bits */
  tmpreg1 &= JSQR_JL_RESET;
  
  /* Set the injected sequence length JL bits */
  tmpreg2 = Length - 1; 
 8000856:	3901      	subs	r1, #1
  
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
  
  /* Clear the old injected sequence length JL bits */
  tmpreg1 &= JSQR_JL_RESET;
 8000858:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
  
  /* Set the injected sequence length JL bits */
  tmpreg2 = Length - 1; 
  tmpreg1 |= tmpreg2 << 20;
 800085c:	ea43 5301 	orr.w	r3, r3, r1, lsl #20
  
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
 8000860:	6383      	str	r3, [r0, #56]	; 0x38
}
 8000862:	4770      	bx	lr

08000864 <ADC_SetInjectedOffset>:
  * @param  Offset: the offset value for the selected ADC injected channel
  *          This parameter must be a 12bit value.
  * @retval None
  */
void ADC_SetInjectedOffset(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel, uint16_t Offset)
{
 8000864:	b082      	sub	sp, #8
    __IO uint32_t tmp = 0;
 8000866:	2300      	movs	r3, #0
 8000868:	9301      	str	r3, [sp, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));
  assert_param(IS_ADC_OFFSET(Offset));
  
  tmp = (uint32_t)ADCx;
 800086a:	9001      	str	r0, [sp, #4]
  tmp += ADC_InjectedChannel;
 800086c:	9b01      	ldr	r3, [sp, #4]
 800086e:	18cb      	adds	r3, r1, r3
 8000870:	9301      	str	r3, [sp, #4]
  
  /* Set the selected injected channel data offset */
 *(__IO uint32_t *) tmp = (uint32_t)Offset;
 8000872:	9b01      	ldr	r3, [sp, #4]
 8000874:	601a      	str	r2, [r3, #0]
}
 8000876:	b002      	add	sp, #8
 8000878:	4770      	bx	lr

0800087a <ADC_ExternalTrigInjectedConvConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_EXT_INJEC_TRIG(ADC_ExternalTrigInjecConv));
  
  /* Get the old register value */
  tmpreg = ADCx->CR2;
 800087a:	6883      	ldr	r3, [r0, #8]
  
  /* Clear the old external event selection for injected group */
  tmpreg &= CR2_JEXTSEL_RESET;
 800087c:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  
  /* Set the external event selection for injected group */
  tmpreg |= ADC_ExternalTrigInjecConv;
 8000880:	430b      	orrs	r3, r1
  
  /* Store the new register value */
  ADCx->CR2 = tmpreg;
 8000882:	6083      	str	r3, [r0, #8]
}
 8000884:	4770      	bx	lr

08000886 <ADC_ExternalTrigInjectedConvEdgeConfig>:
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_EXT_INJEC_TRIG_EDGE(ADC_ExternalTrigInjecConvEdge));
  /* Get the old register value */
  tmpreg = ADCx->CR2;
 8000886:	6883      	ldr	r3, [r0, #8]
  /* Clear the old external trigger edge for injected group */
  tmpreg &= CR2_JEXTEN_RESET;
 8000888:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
  /* Set the new external trigger edge for injected group */
  tmpreg |= ADC_ExternalTrigInjecConvEdge;
 800088c:	430b      	orrs	r3, r1
  /* Store the new register value */
  ADCx->CR2 = tmpreg;
 800088e:	6083      	str	r3, [r0, #8]
}
 8000890:	4770      	bx	lr

08000892 <ADC_SoftwareStartInjectedConv>:
void ADC_SoftwareStartInjectedConv(ADC_TypeDef* ADCx)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Enable the selected ADC conversion for injected group */
  ADCx->CR2 |= (uint32_t)ADC_CR2_JSWSTART;
 8000892:	6883      	ldr	r3, [r0, #8]
 8000894:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000898:	6083      	str	r3, [r0, #8]
}
 800089a:	4770      	bx	lr

0800089c <ADC_GetSoftwareStartInjectedConvCmdStatus>:
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  /* Check the status of JSWSTART bit */
  if ((ADCx->CR2 & ADC_CR2_JSWSTART) != (uint32_t)RESET)
 800089c:	6880      	ldr	r0, [r0, #8]
    /* JSWSTART bit is reset */
    bitstatus = RESET;
  }
  /* Return the JSWSTART bit status */
  return  bitstatus;
}
 800089e:	f3c0 5080 	ubfx	r0, r0, #22, #1
 80008a2:	4770      	bx	lr

080008a4 <ADC_AutoInjectedConvCmd>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC automatic injected group conversion */
    ADCx->CR1 |= (uint32_t)ADC_CR1_JAUTO;
 80008a4:	6843      	ldr	r3, [r0, #4]
void ADC_AutoInjectedConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80008a6:	b111      	cbz	r1, 80008ae <ADC_AutoInjectedConvCmd+0xa>
  {
    /* Enable the selected ADC automatic injected group conversion */
    ADCx->CR1 |= (uint32_t)ADC_CR1_JAUTO;
 80008a8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80008ac:	e001      	b.n	80008b2 <ADC_AutoInjectedConvCmd+0xe>
  }
  else
  {
    /* Disable the selected ADC automatic injected group conversion */
    ADCx->CR1 &= (uint32_t)(~ADC_CR1_JAUTO);
 80008ae:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80008b2:	6043      	str	r3, [r0, #4]
 80008b4:	4770      	bx	lr

080008b6 <ADC_InjectedDiscModeCmd>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC injected discontinuous mode */
    ADCx->CR1 |= (uint32_t)ADC_CR1_JDISCEN;
 80008b6:	6843      	ldr	r3, [r0, #4]
void ADC_InjectedDiscModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80008b8:	b111      	cbz	r1, 80008c0 <ADC_InjectedDiscModeCmd+0xa>
  {
    /* Enable the selected ADC injected discontinuous mode */
    ADCx->CR1 |= (uint32_t)ADC_CR1_JDISCEN;
 80008ba:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80008be:	e001      	b.n	80008c4 <ADC_InjectedDiscModeCmd+0xe>
  }
  else
  {
    /* Disable the selected ADC injected discontinuous mode */
    ADCx->CR1 &= (uint32_t)(~ADC_CR1_JDISCEN);
 80008c0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80008c4:	6043      	str	r3, [r0, #4]
 80008c6:	4770      	bx	lr

080008c8 <ADC_GetInjectedConversionValue>:
  *            @arg ADC_InjectedChannel_3: Injected Channel3 selected
  *            @arg ADC_InjectedChannel_4: Injected Channel4 selected
  * @retval The Data conversion value.
  */
uint16_t ADC_GetInjectedConversionValue(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel)
{
 80008c8:	b082      	sub	sp, #8
  __IO uint32_t tmp = 0;
 80008ca:	2300      	movs	r3, #0
 80008cc:	9301      	str	r3, [sp, #4]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));

  tmp = (uint32_t)ADCx;
 80008ce:	9001      	str	r0, [sp, #4]
  tmp += ADC_InjectedChannel + JDR_OFFSET;
 80008d0:	9b01      	ldr	r3, [sp, #4]
 80008d2:	3328      	adds	r3, #40	; 0x28
 80008d4:	185b      	adds	r3, r3, r1
 80008d6:	9301      	str	r3, [sp, #4]
  
  /* Returns the selected injected channel conversion data value */
  return (uint16_t) (*(__IO uint32_t*)  tmp); 
 80008d8:	9b01      	ldr	r3, [sp, #4]
 80008da:	6818      	ldr	r0, [r3, #0]
}
 80008dc:	b280      	uxth	r0, r0
 80008de:	b002      	add	sp, #8
 80008e0:	4770      	bx	lr

080008e2 <ADC_ITConfig>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_ADC_IT(ADC_IT)); 

  /* Get the ADC IT index */
  itmask = (uint8_t)ADC_IT;
  itmask = (uint32_t)0x01 << itmask;    
 80008e2:	2301      	movs	r3, #1
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_ADC_IT(ADC_IT)); 

  /* Get the ADC IT index */
  itmask = (uint8_t)ADC_IT;
 80008e4:	b2c9      	uxtb	r1, r1
  itmask = (uint32_t)0x01 << itmask;    
 80008e6:	fa13 f101 	lsls.w	r1, r3, r1

  if (NewState != DISABLE)
  {
    /* Enable the selected ADC interrupts */
    ADCx->CR1 |= itmask;
 80008ea:	6843      	ldr	r3, [r0, #4]

  /* Get the ADC IT index */
  itmask = (uint8_t)ADC_IT;
  itmask = (uint32_t)0x01 << itmask;    

  if (NewState != DISABLE)
 80008ec:	b10a      	cbz	r2, 80008f2 <ADC_ITConfig+0x10>
  {
    /* Enable the selected ADC interrupts */
    ADCx->CR1 |= itmask;
 80008ee:	4319      	orrs	r1, r3
 80008f0:	e001      	b.n	80008f6 <ADC_ITConfig+0x14>
  }
  else
  {
    /* Disable the selected ADC interrupts */
    ADCx->CR1 &= (~(uint32_t)itmask);
 80008f2:	ea23 0101 	bic.w	r1, r3, r1
 80008f6:	6041      	str	r1, [r0, #4]
 80008f8:	4770      	bx	lr

080008fa <ADC_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));

  /* Check the status of the specified ADC flag */
  if ((ADCx->SR & ADC_FLAG) != (uint8_t)RESET)
 80008fa:	6803      	ldr	r3, [r0, #0]
  {
    /* ADC_FLAG is set */
    bitstatus = SET;
 80008fc:	4219      	tst	r1, r3
    /* ADC_FLAG is reset */
    bitstatus = RESET;
  }
  /* Return the ADC_FLAG status */
  return  bitstatus;
}
 80008fe:	bf0c      	ite	eq
 8000900:	2000      	moveq	r0, #0
 8000902:	2001      	movne	r0, #1
 8000904:	4770      	bx	lr

08000906 <ADC_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CLEAR_FLAG(ADC_FLAG));

  /* Clear the selected ADC flags */
  ADCx->SR = ~(uint32_t)ADC_FLAG;
 8000906:	43c9      	mvns	r1, r1
 8000908:	6001      	str	r1, [r0, #0]
}
 800090a:	4770      	bx	lr

0800090c <ADC_GetITStatus>:

  /* Get the ADC IT index */
  itmask = ADC_IT >> 8;

  /* Get the ADC_IT enable bit status */
  enablestatus = (ADCx->CR1 & ((uint32_t)0x01 << (uint8_t)ADC_IT)) ;
 800090c:	6843      	ldr	r3, [r0, #4]

  /* Check the status of the specified ADC interrupt */
  if (((ADCx->SR & itmask) != (uint32_t)RESET) && enablestatus)
 800090e:	6800      	ldr	r0, [r0, #0]
 8000910:	ea10 2011 	ands.w	r0, r0, r1, lsr #8
 8000914:	d007      	beq.n	8000926 <ADC_GetITStatus+0x1a>

  /* Get the ADC IT index */
  itmask = ADC_IT >> 8;

  /* Get the ADC_IT enable bit status */
  enablestatus = (ADCx->CR1 & ((uint32_t)0x01 << (uint8_t)ADC_IT)) ;
 8000916:	2201      	movs	r2, #1
 8000918:	b2c9      	uxtb	r1, r1
 800091a:	fa12 f101 	lsls.w	r1, r2, r1
  *            @arg ADC_IT_AWD: Analog watchdog interrupt mask
  *            @arg ADC_IT_JEOC: End of injected conversion interrupt mask
  *            @arg ADC_IT_OVR: Overrun interrupt mask                        
  * @retval The new state of ADC_IT (SET or RESET).
  */
ITStatus ADC_GetITStatus(ADC_TypeDef* ADCx, uint16_t ADC_IT)
 800091e:	4219      	tst	r1, r3

  /* Check the status of the specified ADC interrupt */
  if (((ADCx->SR & itmask) != (uint32_t)RESET) && enablestatus)
  {
    /* ADC_IT is set */
    bitstatus = SET;
 8000920:	bf0c      	ite	eq
 8000922:	2000      	moveq	r0, #0
 8000924:	2001      	movne	r0, #1
    /* ADC_IT is reset */
    bitstatus = RESET;
  }
  /* Return the ADC_IT status */
  return  bitstatus;
}
 8000926:	4770      	bx	lr

08000928 <ADC_ClearITPendingBit>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_IT(ADC_IT)); 
  /* Get the ADC IT index */
  itmask = (uint8_t)(ADC_IT >> 8);
  /* Clear the selected ADC interrupt pending bits */
  ADCx->SR = ~(uint32_t)itmask;
 8000928:	ea6f 2111 	mvn.w	r1, r1, lsr #8
 800092c:	6001      	str	r1, [r0, #0]
}                    
 800092e:	4770      	bx	lr

08000930 <CAN_DeInit>:
  * @brief  Deinitializes the CAN peripheral registers to their default reset values.
  * @param  CANx: where x can be 1 or 2 to select the CAN peripheral.
  * @retval None.
  */
void CAN_DeInit(CAN_TypeDef* CANx)
{
 8000930:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
 
  if (CANx == CAN1)
 8000932:	4b0b      	ldr	r3, [pc, #44]	; (8000960 <CAN_DeInit+0x30>)
 8000934:	4298      	cmp	r0, r3
 8000936:	d107      	bne.n	8000948 <CAN_DeInit+0x18>
  {
    /* Enable CAN1 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN1, ENABLE);
 8000938:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 800093c:	2101      	movs	r1, #1
 800093e:	f003 f90f 	bl	8003b60 <RCC_APB1PeriphResetCmd>
    /* Release CAN1 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN1, DISABLE);
 8000942:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 8000946:	e006      	b.n	8000956 <CAN_DeInit+0x26>
  }
  else
  {  
    /* Enable CAN2 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN2, ENABLE);
 8000948:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 800094c:	2101      	movs	r1, #1
 800094e:	f003 f907 	bl	8003b60 <RCC_APB1PeriphResetCmd>
    /* Release CAN2 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN2, DISABLE);
 8000952:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8000956:	2100      	movs	r1, #0
  }
}
 8000958:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  else
  {  
    /* Enable CAN2 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN2, ENABLE);
    /* Release CAN2 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN2, DISABLE);
 800095c:	f003 b900 	b.w	8003b60 <RCC_APB1PeriphResetCmd>
 8000960:	40006400 	.word	0x40006400

08000964 <CAN_Init>:
  assert_param(IS_CAN_BS1(CAN_InitStruct->CAN_BS1));
  assert_param(IS_CAN_BS2(CAN_InitStruct->CAN_BS2));
  assert_param(IS_CAN_PRESCALER(CAN_InitStruct->CAN_Prescaler));

  /* Exit from sleep mode */
  CANx->MCR &= (~(uint32_t)CAN_MCR_SLEEP);
 8000964:	6803      	ldr	r3, [r0, #0]
 8000966:	f023 0302 	bic.w	r3, r3, #2
 800096a:	6003      	str	r3, [r0, #0]

  /* Request initialisation */
  CANx->MCR |= CAN_MCR_INRQ ;
 800096c:	6803      	ldr	r3, [r0, #0]
 800096e:	f043 0301 	orr.w	r3, r3, #1
 8000972:	6003      	str	r3, [r0, #0]

  /* Wait the acknowledge */
  while (((CANx->MSR & CAN_MSR_INAK) != CAN_MSR_INAK) && (wait_ack != INAK_TIMEOUT))
 8000974:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000978:	6842      	ldr	r2, [r0, #4]
 800097a:	07d2      	lsls	r2, r2, #31
 800097c:	d401      	bmi.n	8000982 <CAN_Init+0x1e>
 800097e:	3b01      	subs	r3, #1
 8000980:	d1fa      	bne.n	8000978 <CAN_Init+0x14>
  {
    wait_ack++;
  }

  /* Check acknowledge */
  if ((CANx->MSR & CAN_MSR_INAK) != CAN_MSR_INAK)
 8000982:	6843      	ldr	r3, [r0, #4]
 8000984:	f013 0301 	ands.w	r3, r3, #1
 8000988:	d056      	beq.n	8000a38 <CAN_Init+0xd4>
    InitStatus = CAN_InitStatus_Failed;
  }
  else 
  {
    /* Set the time triggered communication mode */
    if (CAN_InitStruct->CAN_TTCM == ENABLE)
 800098a:	798b      	ldrb	r3, [r1, #6]
 800098c:	2b01      	cmp	r3, #1
    {
      CANx->MCR |= CAN_MCR_TTCM;
 800098e:	6803      	ldr	r3, [r0, #0]
 8000990:	bf0c      	ite	eq
 8000992:	f043 0380 	orreq.w	r3, r3, #128	; 0x80
    }
    else
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_TTCM;
 8000996:	f023 0380 	bicne.w	r3, r3, #128	; 0x80
 800099a:	6003      	str	r3, [r0, #0]
    }

    /* Set the automatic bus-off management */
    if (CAN_InitStruct->CAN_ABOM == ENABLE)
 800099c:	79cb      	ldrb	r3, [r1, #7]
 800099e:	2b01      	cmp	r3, #1
    {
      CANx->MCR |= CAN_MCR_ABOM;
 80009a0:	6803      	ldr	r3, [r0, #0]
 80009a2:	bf0c      	ite	eq
 80009a4:	f043 0340 	orreq.w	r3, r3, #64	; 0x40
    }
    else
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_ABOM;
 80009a8:	f023 0340 	bicne.w	r3, r3, #64	; 0x40
 80009ac:	6003      	str	r3, [r0, #0]
    }

    /* Set the automatic wake-up mode */
    if (CAN_InitStruct->CAN_AWUM == ENABLE)
 80009ae:	7a0b      	ldrb	r3, [r1, #8]
 80009b0:	2b01      	cmp	r3, #1
    {
      CANx->MCR |= CAN_MCR_AWUM;
 80009b2:	6803      	ldr	r3, [r0, #0]
 80009b4:	bf0c      	ite	eq
 80009b6:	f043 0320 	orreq.w	r3, r3, #32
    }
    else
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_AWUM;
 80009ba:	f023 0320 	bicne.w	r3, r3, #32
 80009be:	6003      	str	r3, [r0, #0]
    }

    /* Set the no automatic retransmission */
    if (CAN_InitStruct->CAN_NART == ENABLE)
 80009c0:	7a4b      	ldrb	r3, [r1, #9]
 80009c2:	2b01      	cmp	r3, #1
    {
      CANx->MCR |= CAN_MCR_NART;
 80009c4:	6803      	ldr	r3, [r0, #0]
 80009c6:	bf0c      	ite	eq
 80009c8:	f043 0310 	orreq.w	r3, r3, #16
    }
    else
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_NART;
 80009cc:	f023 0310 	bicne.w	r3, r3, #16
 80009d0:	6003      	str	r3, [r0, #0]
    }

    /* Set the receive FIFO locked mode */
    if (CAN_InitStruct->CAN_RFLM == ENABLE)
 80009d2:	7a8b      	ldrb	r3, [r1, #10]
 80009d4:	2b01      	cmp	r3, #1
    {
      CANx->MCR |= CAN_MCR_RFLM;
 80009d6:	6803      	ldr	r3, [r0, #0]
 80009d8:	bf0c      	ite	eq
 80009da:	f043 0308 	orreq.w	r3, r3, #8
    }
    else
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_RFLM;
 80009de:	f023 0308 	bicne.w	r3, r3, #8
 80009e2:	6003      	str	r3, [r0, #0]
    }

    /* Set the transmit FIFO priority */
    if (CAN_InitStruct->CAN_TXFP == ENABLE)
 80009e4:	7acb      	ldrb	r3, [r1, #11]
 80009e6:	2b01      	cmp	r3, #1
    {
      CANx->MCR |= CAN_MCR_TXFP;
 80009e8:	6803      	ldr	r3, [r0, #0]
 80009ea:	bf0c      	ite	eq
 80009ec:	f043 0304 	orreq.w	r3, r3, #4
    }
    else
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_TXFP;
 80009f0:	f023 0304 	bicne.w	r3, r3, #4
 80009f4:	6003      	str	r3, [r0, #0]
    }

    /* Set the bit timing register */
    CANx->BTR = (uint32_t)((uint32_t)CAN_InitStruct->CAN_Mode << 30) | \
 80009f6:	788b      	ldrb	r3, [r1, #2]
                ((uint32_t)CAN_InitStruct->CAN_SJW << 24) | \
 80009f8:	78ca      	ldrb	r2, [r1, #3]
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_TXFP;
    }

    /* Set the bit timing register */
    CANx->BTR = (uint32_t)((uint32_t)CAN_InitStruct->CAN_Mode << 30) | \
 80009fa:	079b      	lsls	r3, r3, #30
 80009fc:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
                ((uint32_t)CAN_InitStruct->CAN_SJW << 24) | \
                ((uint32_t)CAN_InitStruct->CAN_BS1 << 16) | \
 8000a00:	790a      	ldrb	r2, [r1, #4]
      CANx->MCR &= ~(uint32_t)CAN_MCR_TXFP;
    }

    /* Set the bit timing register */
    CANx->BTR = (uint32_t)((uint32_t)CAN_InitStruct->CAN_Mode << 30) | \
                ((uint32_t)CAN_InitStruct->CAN_SJW << 24) | \
 8000a02:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
                ((uint32_t)CAN_InitStruct->CAN_BS1 << 16) | \
                ((uint32_t)CAN_InitStruct->CAN_BS2 << 20) | \
 8000a06:	794a      	ldrb	r2, [r1, #5]
    }

    /* Set the bit timing register */
    CANx->BTR = (uint32_t)((uint32_t)CAN_InitStruct->CAN_Mode << 30) | \
                ((uint32_t)CAN_InitStruct->CAN_SJW << 24) | \
                ((uint32_t)CAN_InitStruct->CAN_BS1 << 16) | \
 8000a08:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
                ((uint32_t)CAN_InitStruct->CAN_BS2 << 20) | \
               ((uint32_t)CAN_InitStruct->CAN_Prescaler - 1);
 8000a0c:	880a      	ldrh	r2, [r1, #0]
 8000a0e:	3a01      	subs	r2, #1

    /* Set the bit timing register */
    CANx->BTR = (uint32_t)((uint32_t)CAN_InitStruct->CAN_Mode << 30) | \
                ((uint32_t)CAN_InitStruct->CAN_SJW << 24) | \
                ((uint32_t)CAN_InitStruct->CAN_BS1 << 16) | \
                ((uint32_t)CAN_InitStruct->CAN_BS2 << 20) | \
 8000a10:	4313      	orrs	r3, r2
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_TXFP;
    }

    /* Set the bit timing register */
    CANx->BTR = (uint32_t)((uint32_t)CAN_InitStruct->CAN_Mode << 30) | \
 8000a12:	61c3      	str	r3, [r0, #28]
                ((uint32_t)CAN_InitStruct->CAN_BS1 << 16) | \
                ((uint32_t)CAN_InitStruct->CAN_BS2 << 20) | \
               ((uint32_t)CAN_InitStruct->CAN_Prescaler - 1);

    /* Request leave initialisation */
    CANx->MCR &= ~(uint32_t)CAN_MCR_INRQ;
 8000a14:	6803      	ldr	r3, [r0, #0]
 8000a16:	f023 0301 	bic.w	r3, r3, #1
 8000a1a:	6003      	str	r3, [r0, #0]

   /* Wait the acknowledge */
   wait_ack = 0;

   while (((CANx->MSR & CAN_MSR_INAK) == CAN_MSR_INAK) && (wait_ack != INAK_TIMEOUT))
 8000a1c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000a20:	6842      	ldr	r2, [r0, #4]
 8000a22:	07d2      	lsls	r2, r2, #31
 8000a24:	d501      	bpl.n	8000a2a <CAN_Init+0xc6>
 8000a26:	3b01      	subs	r3, #1
 8000a28:	d1fa      	bne.n	8000a20 <CAN_Init+0xbc>
   {
     wait_ack++;
   }

    /* ...and check acknowledged */
    if ((CANx->MSR & CAN_MSR_INAK) == CAN_MSR_INAK)
 8000a2a:	6843      	ldr	r3, [r0, #4]
  }

  /* Check acknowledge */
  if ((CANx->MSR & CAN_MSR_INAK) != CAN_MSR_INAK)
  {
    InitStatus = CAN_InitStatus_Failed;
 8000a2c:	f013 0f01 	tst.w	r3, #1
 8000a30:	bf14      	ite	ne
 8000a32:	2000      	movne	r0, #0
 8000a34:	2001      	moveq	r0, #1
 8000a36:	4770      	bx	lr
 8000a38:	4618      	mov	r0, r3
    }
  }

  /* At this step, return the status of initialization */
  return InitStatus;
}
 8000a3a:	4770      	bx	lr

08000a3c <CAN_FilterInit>:
  assert_param(IS_CAN_FILTER_MODE(CAN_FilterInitStruct->CAN_FilterMode));
  assert_param(IS_CAN_FILTER_SCALE(CAN_FilterInitStruct->CAN_FilterScale));
  assert_param(IS_CAN_FILTER_FIFO(CAN_FilterInitStruct->CAN_FilterFIFOAssignment));
  assert_param(IS_FUNCTIONAL_STATE(CAN_FilterInitStruct->CAN_FilterActivation));

  filter_number_bit_pos = ((uint32_t)1) << CAN_FilterInitStruct->CAN_FilterNumber;
 8000a3c:	7a83      	ldrb	r3, [r0, #10]
 8000a3e:	2101      	movs	r1, #1
 8000a40:	4099      	lsls	r1, r3

  /* Initialisation mode for the filter */
  CAN1->FMR |= FMR_FINIT;
 8000a42:	4b35      	ldr	r3, [pc, #212]	; (8000b18 <CAN_FilterInit+0xdc>)
 8000a44:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8000a48:	f042 0201 	orr.w	r2, r2, #1
  * @param  CAN_FilterInitStruct: pointer to a CAN_FilterInitTypeDef structure that
  *         contains the configuration information.
  * @retval None
  */
void CAN_FilterInit(CAN_FilterInitTypeDef* CAN_FilterInitStruct)
{
 8000a4c:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_FUNCTIONAL_STATE(CAN_FilterInitStruct->CAN_FilterActivation));

  filter_number_bit_pos = ((uint32_t)1) << CAN_FilterInitStruct->CAN_FilterNumber;

  /* Initialisation mode for the filter */
  CAN1->FMR |= FMR_FINIT;
 8000a4e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

  /* Filter Deactivation */
  CAN1->FA1R &= ~(uint32_t)filter_number_bit_pos;
 8000a52:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8000a56:	43cc      	mvns	r4, r1
 8000a58:	4022      	ands	r2, r4
 8000a5a:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

  /* Filter Scale */
  if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_16bit)
 8000a5e:	7b02      	ldrb	r2, [r0, #12]
 8000a60:	b9aa      	cbnz	r2, 8000a8e <CAN_FilterInit+0x52>
  {
    /* 16-bit scale for the filter */
    CAN1->FS1R &= ~(uint32_t)filter_number_bit_pos;
 8000a62:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c

    /* First 16-bit identifier and First 16-bit mask */
    /* Or First 16-bit identifier and Second 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdLow) << 16) |
 8000a66:	88c6      	ldrh	r6, [r0, #6]
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdLow);
 8000a68:	8845      	ldrh	r5, [r0, #2]

  /* Filter Scale */
  if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_16bit)
  {
    /* 16-bit scale for the filter */
    CAN1->FS1R &= ~(uint32_t)filter_number_bit_pos;
 8000a6a:	4022      	ands	r2, r4
 8000a6c:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

    /* First 16-bit identifier and First 16-bit mask */
    /* Or First 16-bit identifier and Second 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
 8000a70:	7a82      	ldrb	r2, [r0, #10]
 8000a72:	3248      	adds	r2, #72	; 0x48
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdLow) << 16) |
 8000a74:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
    /* 16-bit scale for the filter */
    CAN1->FS1R &= ~(uint32_t)filter_number_bit_pos;

    /* First 16-bit identifier and First 16-bit mask */
    /* Or First 16-bit identifier and Second 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
 8000a78:	f843 5032 	str.w	r5, [r3, r2, lsl #3]

    /* Second 16-bit identifier and Second 16-bit mask */
    /* Or Third 16-bit identifier and Fourth 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdHigh);
 8000a7c:	8803      	ldrh	r3, [r0, #0]
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdLow);

    /* Second 16-bit identifier and Second 16-bit mask */
    /* Or Third 16-bit identifier and Fourth 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
 8000a7e:	8882      	ldrh	r2, [r0, #4]
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdLow) << 16) |
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdLow);

    /* Second 16-bit identifier and Second 16-bit mask */
    /* Or Third 16-bit identifier and Fourth 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
 8000a80:	7a85      	ldrb	r5, [r0, #10]
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
 8000a82:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdLow) << 16) |
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdLow);

    /* Second 16-bit identifier and Second 16-bit mask */
    /* Or Third 16-bit identifier and Fourth 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
 8000a86:	4b25      	ldr	r3, [pc, #148]	; (8000b1c <CAN_FilterInit+0xe0>)
 8000a88:	00ed      	lsls	r5, r5, #3
 8000a8a:	18eb      	adds	r3, r5, r3
 8000a8c:	605a      	str	r2, [r3, #4]
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdHigh);
  }

  if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_32bit)
 8000a8e:	7b03      	ldrb	r3, [r0, #12]
 8000a90:	2b01      	cmp	r3, #1
 8000a92:	d116      	bne.n	8000ac2 <CAN_FilterInit+0x86>
  {
    /* 32-bit scale for the filter */
    CAN1->FS1R |= filter_number_bit_pos;
 8000a94:	4b20      	ldr	r3, [pc, #128]	; (8000b18 <CAN_FilterInit+0xdc>)
    /* 32-bit identifier or First 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
 8000a96:	8806      	ldrh	r6, [r0, #0]
  }

  if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_32bit)
  {
    /* 32-bit scale for the filter */
    CAN1->FS1R |= filter_number_bit_pos;
 8000a98:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
    /* 32-bit identifier or First 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdLow);
 8000a9c:	8845      	ldrh	r5, [r0, #2]
  }

  if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_32bit)
  {
    /* 32-bit scale for the filter */
    CAN1->FS1R |= filter_number_bit_pos;
 8000a9e:	430a      	orrs	r2, r1
 8000aa0:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
    /* 32-bit identifier or First 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
 8000aa4:	7a82      	ldrb	r2, [r0, #10]
 8000aa6:	3248      	adds	r2, #72	; 0x48
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
 8000aa8:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
  if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_32bit)
  {
    /* 32-bit scale for the filter */
    CAN1->FS1R |= filter_number_bit_pos;
    /* 32-bit identifier or First 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
 8000aac:	f843 5032 	str.w	r5, [r3, r2, lsl #3]
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdLow);
    /* 32-bit mask or Second 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdLow);
 8000ab0:	88c3      	ldrh	r3, [r0, #6]
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdLow);
    /* 32-bit mask or Second 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
 8000ab2:	8882      	ldrh	r2, [r0, #4]
    /* 32-bit identifier or First 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdLow);
    /* 32-bit mask or Second 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
 8000ab4:	7a85      	ldrb	r5, [r0, #10]
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
 8000ab6:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
    /* 32-bit identifier or First 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdLow);
    /* 32-bit mask or Second 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
 8000aba:	4b18      	ldr	r3, [pc, #96]	; (8000b1c <CAN_FilterInit+0xe0>)
 8000abc:	00ed      	lsls	r5, r5, #3
 8000abe:	18eb      	adds	r3, r5, r3
 8000ac0:	605a      	str	r2, [r3, #4]
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdLow);
  }

  /* Filter Mode */
  if (CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdMask)
 8000ac2:	7ac3      	ldrb	r3, [r0, #11]
 8000ac4:	4a14      	ldr	r2, [pc, #80]	; (8000b18 <CAN_FilterInit+0xdc>)
 8000ac6:	b91b      	cbnz	r3, 8000ad0 <CAN_FilterInit+0x94>
  {
    /*Id/Mask mode for the filter*/
    CAN1->FM1R &= ~(uint32_t)filter_number_bit_pos;
 8000ac8:	f8d2 3204 	ldr.w	r3, [r2, #516]	; 0x204
 8000acc:	4023      	ands	r3, r4
 8000ace:	e002      	b.n	8000ad6 <CAN_FilterInit+0x9a>
  }
  else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
  {
    /*Identifier list mode for the filter*/
    CAN1->FM1R |= (uint32_t)filter_number_bit_pos;
 8000ad0:	f8d2 3204 	ldr.w	r3, [r2, #516]	; 0x204
 8000ad4:	430b      	orrs	r3, r1
  }

  /* Filter FIFO assignment */
  if (CAN_FilterInitStruct->CAN_FilterFIFOAssignment == CAN_Filter_FIFO0)
 8000ad6:	8905      	ldrh	r5, [r0, #8]
    CAN1->FM1R &= ~(uint32_t)filter_number_bit_pos;
  }
  else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
  {
    /*Identifier list mode for the filter*/
    CAN1->FM1R |= (uint32_t)filter_number_bit_pos;
 8000ad8:	f8c2 3204 	str.w	r3, [r2, #516]	; 0x204
 8000adc:	4b0e      	ldr	r3, [pc, #56]	; (8000b18 <CAN_FilterInit+0xdc>)
  }

  /* Filter FIFO assignment */
  if (CAN_FilterInitStruct->CAN_FilterFIFOAssignment == CAN_Filter_FIFO0)
 8000ade:	b92d      	cbnz	r5, 8000aec <CAN_FilterInit+0xb0>
  {
    /* FIFO 0 assignation for the filter */
    CAN1->FFA1R &= ~(uint32_t)filter_number_bit_pos;
 8000ae0:	f8d2 5214 	ldr.w	r5, [r2, #532]	; 0x214
 8000ae4:	402c      	ands	r4, r5
 8000ae6:	f8c2 4214 	str.w	r4, [r2, #532]	; 0x214
 8000aea:	e006      	b.n	8000afa <CAN_FilterInit+0xbe>
  }

  if (CAN_FilterInitStruct->CAN_FilterFIFOAssignment == CAN_Filter_FIFO1)
 8000aec:	2d01      	cmp	r5, #1
 8000aee:	d104      	bne.n	8000afa <CAN_FilterInit+0xbe>
  {
    /* FIFO 1 assignation for the filter */
    CAN1->FFA1R |= (uint32_t)filter_number_bit_pos;
 8000af0:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8000af4:	430a      	orrs	r2, r1
 8000af6:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  }
  
  /* Filter activation */
  if (CAN_FilterInitStruct->CAN_FilterActivation == ENABLE)
 8000afa:	7b42      	ldrb	r2, [r0, #13]
 8000afc:	2a01      	cmp	r2, #1
 8000afe:	d104      	bne.n	8000b0a <CAN_FilterInit+0xce>
  {
    CAN1->FA1R |= filter_number_bit_pos;
 8000b00:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8000b04:	4311      	orrs	r1, r2
 8000b06:	f8c3 121c 	str.w	r1, [r3, #540]	; 0x21c
  }

  /* Leave the initialisation mode for the filter */
  CAN1->FMR &= ~FMR_FINIT;
 8000b0a:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8000b0e:	f022 0201 	bic.w	r2, r2, #1
 8000b12:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}
 8000b16:	bd70      	pop	{r4, r5, r6, pc}
 8000b18:	40006400 	.word	0x40006400
 8000b1c:	40006640 	.word	0x40006640

08000b20 <CAN_StructInit>:
void CAN_StructInit(CAN_InitTypeDef* CAN_InitStruct)
{
  /* Reset CAN init structure parameters values */
  
  /* Initialize the time triggered communication mode */
  CAN_InitStruct->CAN_TTCM = DISABLE;
 8000b20:	2300      	movs	r3, #0
 8000b22:	7183      	strb	r3, [r0, #6]
  
  /* Initialize the automatic bus-off management */
  CAN_InitStruct->CAN_ABOM = DISABLE;
 8000b24:	71c3      	strb	r3, [r0, #7]
  
  /* Initialize the automatic wake-up mode */
  CAN_InitStruct->CAN_AWUM = DISABLE;
 8000b26:	7203      	strb	r3, [r0, #8]
  
  /* Initialize the no automatic retransmission */
  CAN_InitStruct->CAN_NART = DISABLE;
 8000b28:	7243      	strb	r3, [r0, #9]
  
  /* Initialize the receive FIFO locked mode */
  CAN_InitStruct->CAN_RFLM = DISABLE;
 8000b2a:	7283      	strb	r3, [r0, #10]
  
  /* Initialize the transmit FIFO priority */
  CAN_InitStruct->CAN_TXFP = DISABLE;
 8000b2c:	72c3      	strb	r3, [r0, #11]
  
  /* Initialize the CAN_Mode member */
  CAN_InitStruct->CAN_Mode = CAN_Mode_Normal;
 8000b2e:	7083      	strb	r3, [r0, #2]
  
  /* Initialize the CAN_SJW member */
  CAN_InitStruct->CAN_SJW = CAN_SJW_1tq;
 8000b30:	70c3      	strb	r3, [r0, #3]
  
  /* Initialize the CAN_BS1 member */
  CAN_InitStruct->CAN_BS1 = CAN_BS1_4tq;
 8000b32:	2303      	movs	r3, #3
 8000b34:	7103      	strb	r3, [r0, #4]
  
  /* Initialize the CAN_BS2 member */
  CAN_InitStruct->CAN_BS2 = CAN_BS2_3tq;
 8000b36:	2302      	movs	r3, #2
 8000b38:	7143      	strb	r3, [r0, #5]
  
  /* Initialize the CAN_Prescaler member */
  CAN_InitStruct->CAN_Prescaler = 1;
 8000b3a:	2301      	movs	r3, #1
 8000b3c:	8003      	strh	r3, [r0, #0]
}
 8000b3e:	4770      	bx	lr

08000b40 <CAN_SlaveStartBank>:
{
  /* Check the parameters */
  assert_param(IS_CAN_BANKNUMBER(CAN_BankNumber));
  
  /* Enter Initialisation mode for the filter */
  CAN1->FMR |= FMR_FINIT;
 8000b40:	4b0d      	ldr	r3, [pc, #52]	; (8000b78 <CAN_SlaveStartBank+0x38>)
 8000b42:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8000b46:	f042 0201 	orr.w	r2, r2, #1
 8000b4a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
  
  /* Select the start slave bank */
  CAN1->FMR &= (uint32_t)0xFFFFC0F1 ;
 8000b4e:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8000b52:	f422 527c 	bic.w	r2, r2, #16128	; 0x3f00
 8000b56:	f022 020e 	bic.w	r2, r2, #14
 8000b5a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
  CAN1->FMR |= (uint32_t)(CAN_BankNumber)<<8;
 8000b5e:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8000b62:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8000b66:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
  
  /* Leave Initialisation mode for the filter */
  CAN1->FMR &= ~FMR_FINIT;
 8000b6a:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8000b6e:	f022 0201 	bic.w	r2, r2, #1
 8000b72:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}
 8000b76:	4770      	bx	lr
 8000b78:	40006400 	.word	0x40006400

08000b7c <CAN_DBGFreeze>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable Debug Freeze  */
    CANx->MCR |= MCR_DBF;
 8000b7c:	6803      	ldr	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000b7e:	b111      	cbz	r1, 8000b86 <CAN_DBGFreeze+0xa>
  {
    /* Enable Debug Freeze  */
    CANx->MCR |= MCR_DBF;
 8000b80:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000b84:	e001      	b.n	8000b8a <CAN_DBGFreeze+0xe>
  }
  else
  {
    /* Disable Debug Freeze */
    CANx->MCR &= ~MCR_DBF;
 8000b86:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000b8a:	6003      	str	r3, [r0, #0]
 8000b8c:	4770      	bx	lr

08000b8e <CAN_TTComModeCmd>:
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the TTCM mode */
    CANx->MCR |= CAN_MCR_TTCM;
 8000b8e:	6803      	ldr	r3, [r0, #0]
void CAN_TTComModeCmd(CAN_TypeDef* CANx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000b90:	b199      	cbz	r1, 8000bba <CAN_TTComModeCmd+0x2c>
  {
    /* Enable the TTCM mode */
    CANx->MCR |= CAN_MCR_TTCM;
 8000b92:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000b96:	6003      	str	r3, [r0, #0]

    /* Set TGT bits */
    CANx->sTxMailBox[0].TDTR |= ((uint32_t)CAN_TDT0R_TGT);
 8000b98:	f8d0 3184 	ldr.w	r3, [r0, #388]	; 0x184
 8000b9c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ba0:	f8c0 3184 	str.w	r3, [r0, #388]	; 0x184
    CANx->sTxMailBox[1].TDTR |= ((uint32_t)CAN_TDT1R_TGT);
 8000ba4:	f8d0 3194 	ldr.w	r3, [r0, #404]	; 0x194
 8000ba8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000bac:	f8c0 3194 	str.w	r3, [r0, #404]	; 0x194
    CANx->sTxMailBox[2].TDTR |= ((uint32_t)CAN_TDT2R_TGT);
 8000bb0:	f8d0 31a4 	ldr.w	r3, [r0, #420]	; 0x1a4
 8000bb4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000bb8:	e012      	b.n	8000be0 <CAN_TTComModeCmd+0x52>
  }
  else
  {
    /* Disable the TTCM mode */
    CANx->MCR &= (uint32_t)(~(uint32_t)CAN_MCR_TTCM);
 8000bba:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000bbe:	6003      	str	r3, [r0, #0]

    /* Reset TGT bits */
    CANx->sTxMailBox[0].TDTR &= ((uint32_t)~CAN_TDT0R_TGT);
 8000bc0:	f8d0 3184 	ldr.w	r3, [r0, #388]	; 0x184
 8000bc4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000bc8:	f8c0 3184 	str.w	r3, [r0, #388]	; 0x184
    CANx->sTxMailBox[1].TDTR &= ((uint32_t)~CAN_TDT1R_TGT);
 8000bcc:	f8d0 3194 	ldr.w	r3, [r0, #404]	; 0x194
 8000bd0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000bd4:	f8c0 3194 	str.w	r3, [r0, #404]	; 0x194
    CANx->sTxMailBox[2].TDTR &= ((uint32_t)~CAN_TDT2R_TGT);
 8000bd8:	f8d0 31a4 	ldr.w	r3, [r0, #420]	; 0x1a4
 8000bdc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000be0:	f8c0 31a4 	str.w	r3, [r0, #420]	; 0x1a4
 8000be4:	4770      	bx	lr

08000be6 <CAN_Transmit>:
  assert_param(IS_CAN_IDTYPE(TxMessage->IDE));
  assert_param(IS_CAN_RTR(TxMessage->RTR));
  assert_param(IS_CAN_DLC(TxMessage->DLC));

  /* Select one empty transmit mailbox */
  if ((CANx->TSR&CAN_TSR_TME0) == CAN_TSR_TME0)
 8000be6:	6882      	ldr	r2, [r0, #8]
  * @param  TxMessage: pointer to a structure which contains CAN Id, CAN DLC and CAN data.
  * @retval The number of the mailbox that is used for transmission or
  *         CAN_TxStatus_NoMailBox if there is no empty mailbox.
  */
uint8_t CAN_Transmit(CAN_TypeDef* CANx, CanTxMsg* TxMessage)
{
 8000be8:	4603      	mov	r3, r0
  assert_param(IS_CAN_IDTYPE(TxMessage->IDE));
  assert_param(IS_CAN_RTR(TxMessage->RTR));
  assert_param(IS_CAN_DLC(TxMessage->DLC));

  /* Select one empty transmit mailbox */
  if ((CANx->TSR&CAN_TSR_TME0) == CAN_TSR_TME0)
 8000bea:	0150      	lsls	r0, r2, #5
  * @param  TxMessage: pointer to a structure which contains CAN Id, CAN DLC and CAN data.
  * @retval The number of the mailbox that is used for transmission or
  *         CAN_TxStatus_NoMailBox if there is no empty mailbox.
  */
uint8_t CAN_Transmit(CAN_TypeDef* CANx, CanTxMsg* TxMessage)
{
 8000bec:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_CAN_IDTYPE(TxMessage->IDE));
  assert_param(IS_CAN_RTR(TxMessage->RTR));
  assert_param(IS_CAN_DLC(TxMessage->DLC));

  /* Select one empty transmit mailbox */
  if ((CANx->TSR&CAN_TSR_TME0) == CAN_TSR_TME0)
 8000bee:	d407      	bmi.n	8000c00 <CAN_Transmit+0x1a>
  {
    transmit_mailbox = 0;
  }
  else if ((CANx->TSR&CAN_TSR_TME1) == CAN_TSR_TME1)
 8000bf0:	689a      	ldr	r2, [r3, #8]
 8000bf2:	0112      	lsls	r2, r2, #4
 8000bf4:	d406      	bmi.n	8000c04 <CAN_Transmit+0x1e>
  {
    transmit_mailbox = 1;
  }
  else if ((CANx->TSR&CAN_TSR_TME2) == CAN_TSR_TME2)
 8000bf6:	689a      	ldr	r2, [r3, #8]
 8000bf8:	00d0      	lsls	r0, r2, #3
 8000bfa:	d54a      	bpl.n	8000c92 <CAN_Transmit+0xac>
  {
    transmit_mailbox = 2;
 8000bfc:	2002      	movs	r0, #2
 8000bfe:	e002      	b.n	8000c06 <CAN_Transmit+0x20>
  assert_param(IS_CAN_DLC(TxMessage->DLC));

  /* Select one empty transmit mailbox */
  if ((CANx->TSR&CAN_TSR_TME0) == CAN_TSR_TME0)
  {
    transmit_mailbox = 0;
 8000c00:	2000      	movs	r0, #0
 8000c02:	e000      	b.n	8000c06 <CAN_Transmit+0x20>
  }
  else if ((CANx->TSR&CAN_TSR_TME1) == CAN_TSR_TME1)
  {
    transmit_mailbox = 1;
 8000c04:	2001      	movs	r0, #1
  }

  if (transmit_mailbox != CAN_TxStatus_NoMailBox)
  {
    /* Set up the Id */
    CANx->sTxMailBox[transmit_mailbox].TIR &= TMIDxR_TXRQ;
 8000c06:	f100 0218 	add.w	r2, r0, #24
 8000c0a:	0112      	lsls	r2, r2, #4
 8000c0c:	589c      	ldr	r4, [r3, r2]
 8000c0e:	f004 0401 	and.w	r4, r4, #1
 8000c12:	509c      	str	r4, [r3, r2]
    if (TxMessage->IDE == CAN_Id_Standard)
 8000c14:	7a0c      	ldrb	r4, [r1, #8]
    {
      assert_param(IS_CAN_STDID(TxMessage->StdId));  
      CANx->sTxMailBox[transmit_mailbox].TIR |= ((TxMessage->StdId << 21) | \
 8000c16:	589d      	ldr	r5, [r3, r2]

  if (transmit_mailbox != CAN_TxStatus_NoMailBox)
  {
    /* Set up the Id */
    CANx->sTxMailBox[transmit_mailbox].TIR &= TMIDxR_TXRQ;
    if (TxMessage->IDE == CAN_Id_Standard)
 8000c18:	b924      	cbnz	r4, 8000c24 <CAN_Transmit+0x3e>
    {
      assert_param(IS_CAN_STDID(TxMessage->StdId));  
      CANx->sTxMailBox[transmit_mailbox].TIR |= ((TxMessage->StdId << 21) | \
 8000c1a:	680e      	ldr	r6, [r1, #0]
 8000c1c:	7a4c      	ldrb	r4, [r1, #9]
 8000c1e:	ea44 5446 	orr.w	r4, r4, r6, lsl #21
 8000c22:	e004      	b.n	8000c2e <CAN_Transmit+0x48>
                                                  TxMessage->RTR);
    }
    else
    {
      assert_param(IS_CAN_EXTID(TxMessage->ExtId));
      CANx->sTxMailBox[transmit_mailbox].TIR |= ((TxMessage->ExtId << 3) | \
 8000c24:	684e      	ldr	r6, [r1, #4]
 8000c26:	ea44 04c6 	orr.w	r4, r4, r6, lsl #3
                                                  TxMessage->IDE | \
 8000c2a:	432c      	orrs	r4, r5
 8000c2c:	7a4d      	ldrb	r5, [r1, #9]
                                                  TxMessage->RTR);
    }
    else
    {
      assert_param(IS_CAN_EXTID(TxMessage->ExtId));
      CANx->sTxMailBox[transmit_mailbox].TIR |= ((TxMessage->ExtId << 3) | \
 8000c2e:	432c      	orrs	r4, r5
 8000c30:	509c      	str	r4, [r3, r2]
                                                  TxMessage->IDE | \
                                                  TxMessage->RTR);
    }
    
    /* Set up the DLC */
    TxMessage->DLC &= (uint8_t)0x0000000F;
 8000c32:	7a8a      	ldrb	r2, [r1, #10]
    CANx->sTxMailBox[transmit_mailbox].TDTR &= (uint32_t)0xFFFFFFF0;
 8000c34:	f100 0418 	add.w	r4, r0, #24
 8000c38:	0124      	lsls	r4, r4, #4
                                                  TxMessage->IDE | \
                                                  TxMessage->RTR);
    }
    
    /* Set up the DLC */
    TxMessage->DLC &= (uint8_t)0x0000000F;
 8000c3a:	f002 020f 	and.w	r2, r2, #15
 8000c3e:	728a      	strb	r2, [r1, #10]
    CANx->sTxMailBox[transmit_mailbox].TDTR &= (uint32_t)0xFFFFFFF0;
 8000c40:	191a      	adds	r2, r3, r4
 8000c42:	6855      	ldr	r5, [r2, #4]
 8000c44:	f025 050f 	bic.w	r5, r5, #15
 8000c48:	6055      	str	r5, [r2, #4]
    CANx->sTxMailBox[transmit_mailbox].TDTR |= TxMessage->DLC;
 8000c4a:	6855      	ldr	r5, [r2, #4]
 8000c4c:	7a8e      	ldrb	r6, [r1, #10]
 8000c4e:	4335      	orrs	r5, r6
 8000c50:	6055      	str	r5, [r2, #4]

    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
                                             ((uint32_t)TxMessage->Data[2] << 16) |
 8000c52:	7b4e      	ldrb	r6, [r1, #13]
    TxMessage->DLC &= (uint8_t)0x0000000F;
    CANx->sTxMailBox[transmit_mailbox].TDTR &= (uint32_t)0xFFFFFFF0;
    CANx->sTxMailBox[transmit_mailbox].TDTR |= TxMessage->DLC;

    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
 8000c54:	7b8a      	ldrb	r2, [r1, #14]
                                             ((uint32_t)TxMessage->Data[2] << 16) |
 8000c56:	0436      	lsls	r6, r6, #16
    TxMessage->DLC &= (uint8_t)0x0000000F;
    CANx->sTxMailBox[transmit_mailbox].TDTR &= (uint32_t)0xFFFFFFF0;
    CANx->sTxMailBox[transmit_mailbox].TDTR |= TxMessage->DLC;

    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
 8000c58:	ea46 6602 	orr.w	r6, r6, r2, lsl #24
                                             ((uint32_t)TxMessage->Data[2] << 16) |
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
                                             ((uint32_t)TxMessage->Data[0]));
 8000c5c:	7aca      	ldrb	r2, [r1, #11]
    CANx->sTxMailBox[transmit_mailbox].TDTR &= (uint32_t)0xFFFFFFF0;
    CANx->sTxMailBox[transmit_mailbox].TDTR |= TxMessage->DLC;

    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
                                             ((uint32_t)TxMessage->Data[2] << 16) |
 8000c5e:	4316      	orrs	r6, r2
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
 8000c60:	7b0a      	ldrb	r2, [r1, #12]
 8000c62:	ea46 2602 	orr.w	r6, r6, r2, lsl #8
    TxMessage->DLC &= (uint8_t)0x0000000F;
    CANx->sTxMailBox[transmit_mailbox].TDTR &= (uint32_t)0xFFFFFFF0;
    CANx->sTxMailBox[transmit_mailbox].TDTR |= TxMessage->DLC;

    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
 8000c66:	eb03 1200 	add.w	r2, r3, r0, lsl #4
 8000c6a:	f502 75c4 	add.w	r5, r2, #392	; 0x188
 8000c6e:	f8c2 6188 	str.w	r6, [r2, #392]	; 0x188
                                             ((uint32_t)TxMessage->Data[2] << 16) |
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
                                             ((uint32_t)TxMessage->Data[0]));
    CANx->sTxMailBox[transmit_mailbox].TDHR = (((uint32_t)TxMessage->Data[7] << 24) | 
                                             ((uint32_t)TxMessage->Data[6] << 16) |
 8000c72:	7c4a      	ldrb	r2, [r1, #17]
    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
                                             ((uint32_t)TxMessage->Data[2] << 16) |
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
                                             ((uint32_t)TxMessage->Data[0]));
    CANx->sTxMailBox[transmit_mailbox].TDHR = (((uint32_t)TxMessage->Data[7] << 24) | 
 8000c74:	7c8e      	ldrb	r6, [r1, #18]
                                             ((uint32_t)TxMessage->Data[6] << 16) |
 8000c76:	0412      	lsls	r2, r2, #16
    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
                                             ((uint32_t)TxMessage->Data[2] << 16) |
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
                                             ((uint32_t)TxMessage->Data[0]));
    CANx->sTxMailBox[transmit_mailbox].TDHR = (((uint32_t)TxMessage->Data[7] << 24) | 
 8000c78:	ea42 6206 	orr.w	r2, r2, r6, lsl #24
                                             ((uint32_t)TxMessage->Data[6] << 16) |
                                             ((uint32_t)TxMessage->Data[5] << 8) |
                                             ((uint32_t)TxMessage->Data[4]));
 8000c7c:	7bce      	ldrb	r6, [r1, #15]
                                             ((uint32_t)TxMessage->Data[2] << 16) |
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
                                             ((uint32_t)TxMessage->Data[0]));
    CANx->sTxMailBox[transmit_mailbox].TDHR = (((uint32_t)TxMessage->Data[7] << 24) | 
                                             ((uint32_t)TxMessage->Data[6] << 16) |
                                             ((uint32_t)TxMessage->Data[5] << 8) |
 8000c7e:	7c09      	ldrb	r1, [r1, #16]
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
                                             ((uint32_t)TxMessage->Data[2] << 16) |
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
                                             ((uint32_t)TxMessage->Data[0]));
    CANx->sTxMailBox[transmit_mailbox].TDHR = (((uint32_t)TxMessage->Data[7] << 24) | 
                                             ((uint32_t)TxMessage->Data[6] << 16) |
 8000c80:	4332      	orrs	r2, r6
                                             ((uint32_t)TxMessage->Data[5] << 8) |
 8000c82:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
                                             ((uint32_t)TxMessage->Data[2] << 16) |
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
                                             ((uint32_t)TxMessage->Data[0]));
    CANx->sTxMailBox[transmit_mailbox].TDHR = (((uint32_t)TxMessage->Data[7] << 24) | 
 8000c86:	606a      	str	r2, [r5, #4]
                                             ((uint32_t)TxMessage->Data[6] << 16) |
                                             ((uint32_t)TxMessage->Data[5] << 8) |
                                             ((uint32_t)TxMessage->Data[4]));
    /* Request transmission */
    CANx->sTxMailBox[transmit_mailbox].TIR |= TMIDxR_TXRQ;
 8000c88:	591a      	ldr	r2, [r3, r4]
 8000c8a:	f042 0201 	orr.w	r2, r2, #1
 8000c8e:	511a      	str	r2, [r3, r4]
 8000c90:	bd70      	pop	{r4, r5, r6, pc}
  {
    transmit_mailbox = 2;
  }
  else
  {
    transmit_mailbox = CAN_TxStatus_NoMailBox;
 8000c92:	2004      	movs	r0, #4
                                             ((uint32_t)TxMessage->Data[4]));
    /* Request transmission */
    CANx->sTxMailBox[transmit_mailbox].TIR |= TMIDxR_TXRQ;
  }
  return transmit_mailbox;
}
 8000c94:	bd70      	pop	{r4, r5, r6, pc}

08000c96 <CAN_TransmitStatus>:

  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_TRANSMITMAILBOX(TransmitMailbox));
 
  switch (TransmitMailbox)
 8000c96:	2901      	cmp	r1, #1
 8000c98:	d006      	beq.n	8000ca8 <CAN_TransmitStatus+0x12>
 8000c9a:	d302      	bcc.n	8000ca2 <CAN_TransmitStatus+0xc>
 8000c9c:	2902      	cmp	r1, #2
 8000c9e:	d10a      	bne.n	8000cb6 <CAN_TransmitStatus+0x20>
 8000ca0:	e005      	b.n	8000cae <CAN_TransmitStatus+0x18>
  {
    case (CAN_TXMAILBOX_0): 
      state =   CANx->TSR &  (CAN_TSR_RQCP0 | CAN_TSR_TXOK0 | CAN_TSR_TME0);
 8000ca2:	6882      	ldr	r2, [r0, #8]
 8000ca4:	4b0e      	ldr	r3, [pc, #56]	; (8000ce0 <CAN_TransmitStatus+0x4a>)
 8000ca6:	e004      	b.n	8000cb2 <CAN_TransmitStatus+0x1c>
      break;
    case (CAN_TXMAILBOX_1): 
      state =   CANx->TSR &  (CAN_TSR_RQCP1 | CAN_TSR_TXOK1 | CAN_TSR_TME1);
 8000ca8:	6882      	ldr	r2, [r0, #8]
 8000caa:	4b0e      	ldr	r3, [pc, #56]	; (8000ce4 <CAN_TransmitStatus+0x4e>)
 8000cac:	e001      	b.n	8000cb2 <CAN_TransmitStatus+0x1c>
      break;
    case (CAN_TXMAILBOX_2): 
      state =   CANx->TSR &  (CAN_TSR_RQCP2 | CAN_TSR_TXOK2 | CAN_TSR_TME2);
 8000cae:	6882      	ldr	r2, [r0, #8]
 8000cb0:	4b0d      	ldr	r3, [pc, #52]	; (8000ce8 <CAN_TransmitStatus+0x52>)
 8000cb2:	4013      	ands	r3, r2
      break;
 8000cb4:	e000      	b.n	8000cb8 <CAN_TransmitStatus+0x22>
    default:
      state = CAN_TxStatus_Failed;
 8000cb6:	2300      	movs	r3, #0
      break;
  }
  switch (state)
 8000cb8:	4a09      	ldr	r2, [pc, #36]	; (8000ce0 <CAN_TransmitStatus+0x4a>)
 8000cba:	4293      	cmp	r3, r2
 8000cbc:	d00b      	beq.n	8000cd6 <CAN_TransmitStatus+0x40>
 8000cbe:	d801      	bhi.n	8000cc4 <CAN_TransmitStatus+0x2e>
 8000cc0:	b13b      	cbz	r3, 8000cd2 <CAN_TransmitStatus+0x3c>
 8000cc2:	e00a      	b.n	8000cda <CAN_TransmitStatus+0x44>
 8000cc4:	4a07      	ldr	r2, [pc, #28]	; (8000ce4 <CAN_TransmitStatus+0x4e>)
 8000cc6:	4293      	cmp	r3, r2
 8000cc8:	d005      	beq.n	8000cd6 <CAN_TransmitStatus+0x40>
 8000cca:	4a07      	ldr	r2, [pc, #28]	; (8000ce8 <CAN_TransmitStatus+0x52>)
 8000ccc:	4293      	cmp	r3, r2
 8000cce:	d104      	bne.n	8000cda <CAN_TransmitStatus+0x44>
 8000cd0:	e001      	b.n	8000cd6 <CAN_TransmitStatus+0x40>
  {
      /* transmit pending  */
    case (0x0): state = CAN_TxStatus_Pending;
 8000cd2:	2002      	movs	r0, #2
 8000cd4:	4770      	bx	lr
      /* transmit succeeded  */
    case (CAN_TSR_RQCP0 | CAN_TSR_TXOK0 | CAN_TSR_TME0):state = CAN_TxStatus_Ok;
      break;
    case (CAN_TSR_RQCP1 | CAN_TSR_TXOK1 | CAN_TSR_TME1):state = CAN_TxStatus_Ok;
      break;
    case (CAN_TSR_RQCP2 | CAN_TSR_TXOK2 | CAN_TSR_TME2):state = CAN_TxStatus_Ok;
 8000cd6:	2001      	movs	r0, #1
      break;
 8000cd8:	4770      	bx	lr
  {
      /* transmit pending  */
    case (0x0): state = CAN_TxStatus_Pending;
      break;
      /* transmit failed  */
     case (CAN_TSR_RQCP0 | CAN_TSR_TME0): state = CAN_TxStatus_Failed;
 8000cda:	2000      	movs	r0, #0
      break;
    default: state = CAN_TxStatus_Failed;
      break;
  }
  return (uint8_t) state;
}
 8000cdc:	4770      	bx	lr
 8000cde:	bf00      	nop
 8000ce0:	04000003 	.word	0x04000003
 8000ce4:	08000300 	.word	0x08000300
 8000ce8:	10030000 	.word	0x10030000

08000cec <CAN_CancelTransmit>:
{
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_TRANSMITMAILBOX(Mailbox));
  /* abort transmission */
  switch (Mailbox)
 8000cec:	2901      	cmp	r1, #1
 8000cee:	d007      	beq.n	8000d00 <CAN_CancelTransmit+0x14>
 8000cf0:	d302      	bcc.n	8000cf8 <CAN_CancelTransmit+0xc>
 8000cf2:	2902      	cmp	r1, #2
 8000cf4:	d10d      	bne.n	8000d12 <CAN_CancelTransmit+0x26>
 8000cf6:	e008      	b.n	8000d0a <CAN_CancelTransmit+0x1e>
  {
    case (CAN_TXMAILBOX_0): CANx->TSR |= CAN_TSR_ABRQ0;
 8000cf8:	6883      	ldr	r3, [r0, #8]
 8000cfa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000cfe:	e002      	b.n	8000d06 <CAN_CancelTransmit+0x1a>
      break;
    case (CAN_TXMAILBOX_1): CANx->TSR |= CAN_TSR_ABRQ1;
 8000d00:	6883      	ldr	r3, [r0, #8]
 8000d02:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000d06:	6083      	str	r3, [r0, #8]
      break;
 8000d08:	4770      	bx	lr
    case (CAN_TXMAILBOX_2): CANx->TSR |= CAN_TSR_ABRQ2;
 8000d0a:	6883      	ldr	r3, [r0, #8]
 8000d0c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000d10:	6083      	str	r3, [r0, #8]
 8000d12:	4770      	bx	lr

08000d14 <CAN_Receive>:
  * @param  RxMessage: pointer to a structure receive frame which contains CAN Id,
  *         CAN DLC, CAN data and FMI number.
  * @retval None
  */
void CAN_Receive(CAN_TypeDef* CANx, uint8_t FIFONumber, CanRxMsg* RxMessage)
{
 8000d14:	b530      	push	{r4, r5, lr}
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_FIFO(FIFONumber));
  /* Get the Id */
  RxMessage->IDE = (uint8_t)0x04 & CANx->sFIFOMailBox[FIFONumber].RIR;
 8000d16:	f101 041b 	add.w	r4, r1, #27
 8000d1a:	0123      	lsls	r3, r4, #4
 8000d1c:	58c5      	ldr	r5, [r0, r3]
 8000d1e:	f005 0504 	and.w	r5, r5, #4
 8000d22:	b2ed      	uxtb	r5, r5
 8000d24:	7215      	strb	r5, [r2, #8]
  if (RxMessage->IDE == CAN_Id_Standard)
  {
    RxMessage->StdId = (uint32_t)0x000007FF & (CANx->sFIFOMailBox[FIFONumber].RIR >> 21);
 8000d26:	58c3      	ldr	r3, [r0, r3]
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_FIFO(FIFONumber));
  /* Get the Id */
  RxMessage->IDE = (uint8_t)0x04 & CANx->sFIFOMailBox[FIFONumber].RIR;
  if (RxMessage->IDE == CAN_Id_Standard)
 8000d28:	b915      	cbnz	r5, 8000d30 <CAN_Receive+0x1c>
  {
    RxMessage->StdId = (uint32_t)0x000007FF & (CANx->sFIFOMailBox[FIFONumber].RIR >> 21);
 8000d2a:	0d5b      	lsrs	r3, r3, #21
 8000d2c:	6013      	str	r3, [r2, #0]
 8000d2e:	e001      	b.n	8000d34 <CAN_Receive+0x20>
  }
  else
  {
    RxMessage->ExtId = (uint32_t)0x1FFFFFFF & (CANx->sFIFOMailBox[FIFONumber].RIR >> 3);
 8000d30:	08db      	lsrs	r3, r3, #3
 8000d32:	6053      	str	r3, [r2, #4]
  }
  
  RxMessage->RTR = (uint8_t)0x02 & CANx->sFIFOMailBox[FIFONumber].RIR;
 8000d34:	0124      	lsls	r4, r4, #4
 8000d36:	1903      	adds	r3, r0, r4
 8000d38:	5904      	ldr	r4, [r0, r4]
 8000d3a:	f004 0402 	and.w	r4, r4, #2
 8000d3e:	7254      	strb	r4, [r2, #9]
  /* Get the DLC */
  RxMessage->DLC = (uint8_t)0x0F & CANx->sFIFOMailBox[FIFONumber].RDTR;
 8000d40:	685c      	ldr	r4, [r3, #4]
 8000d42:	f004 040f 	and.w	r4, r4, #15
 8000d46:	7294      	strb	r4, [r2, #10]
  /* Get the FMI */
  RxMessage->FMI = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDTR >> 8);
 8000d48:	685b      	ldr	r3, [r3, #4]
 8000d4a:	0a1b      	lsrs	r3, r3, #8
 8000d4c:	74d3      	strb	r3, [r2, #19]
  /* Get the data field */
  RxMessage->Data[0] = (uint8_t)0xFF & CANx->sFIFOMailBox[FIFONumber].RDLR;
 8000d4e:	eb00 1301 	add.w	r3, r0, r1, lsl #4
 8000d52:	f503 74dc 	add.w	r4, r3, #440	; 0x1b8
 8000d56:	f8d3 51b8 	ldr.w	r5, [r3, #440]	; 0x1b8
 8000d5a:	72d5      	strb	r5, [r2, #11]
  RxMessage->Data[1] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDLR >> 8);
 8000d5c:	f8d3 51b8 	ldr.w	r5, [r3, #440]	; 0x1b8
 8000d60:	0a2d      	lsrs	r5, r5, #8
 8000d62:	7315      	strb	r5, [r2, #12]
  RxMessage->Data[2] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDLR >> 16);
 8000d64:	f8d3 51b8 	ldr.w	r5, [r3, #440]	; 0x1b8
 8000d68:	0c2d      	lsrs	r5, r5, #16
 8000d6a:	7355      	strb	r5, [r2, #13]
  RxMessage->Data[3] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDLR >> 24);
 8000d6c:	f8d3 31b8 	ldr.w	r3, [r3, #440]	; 0x1b8
 8000d70:	0e1b      	lsrs	r3, r3, #24
 8000d72:	7393      	strb	r3, [r2, #14]
  RxMessage->Data[4] = (uint8_t)0xFF & CANx->sFIFOMailBox[FIFONumber].RDHR;
 8000d74:	6863      	ldr	r3, [r4, #4]
 8000d76:	73d3      	strb	r3, [r2, #15]
  RxMessage->Data[5] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDHR >> 8);
 8000d78:	6863      	ldr	r3, [r4, #4]
 8000d7a:	0a1b      	lsrs	r3, r3, #8
 8000d7c:	7413      	strb	r3, [r2, #16]
  RxMessage->Data[6] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDHR >> 16);
 8000d7e:	6863      	ldr	r3, [r4, #4]
 8000d80:	0c1b      	lsrs	r3, r3, #16
 8000d82:	7453      	strb	r3, [r2, #17]
  RxMessage->Data[7] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDHR >> 24);
 8000d84:	6863      	ldr	r3, [r4, #4]
 8000d86:	0e1b      	lsrs	r3, r3, #24
 8000d88:	7493      	strb	r3, [r2, #18]
  /* Release the FIFO */
  /* Release FIFO0 */
  if (FIFONumber == CAN_FIFO0)
 8000d8a:	b921      	cbnz	r1, 8000d96 <CAN_Receive+0x82>
  {
    CANx->RF0R |= CAN_RF0R_RFOM0;
 8000d8c:	68c3      	ldr	r3, [r0, #12]
 8000d8e:	f043 0320 	orr.w	r3, r3, #32
 8000d92:	60c3      	str	r3, [r0, #12]
 8000d94:	bd30      	pop	{r4, r5, pc}
  }
  /* Release FIFO1 */
  else /* FIFONumber == CAN_FIFO1 */
  {
    CANx->RF1R |= CAN_RF1R_RFOM1;
 8000d96:	6903      	ldr	r3, [r0, #16]
 8000d98:	f043 0320 	orr.w	r3, r3, #32
 8000d9c:	6103      	str	r3, [r0, #16]
 8000d9e:	bd30      	pop	{r4, r5, pc}

08000da0 <CAN_FIFORelease>:
{
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_FIFO(FIFONumber));
  /* Release FIFO0 */
  if (FIFONumber == CAN_FIFO0)
 8000da0:	b921      	cbnz	r1, 8000dac <CAN_FIFORelease+0xc>
  {
    CANx->RF0R |= CAN_RF0R_RFOM0;
 8000da2:	68c3      	ldr	r3, [r0, #12]
 8000da4:	f043 0320 	orr.w	r3, r3, #32
 8000da8:	60c3      	str	r3, [r0, #12]
 8000daa:	4770      	bx	lr
  }
  /* Release FIFO1 */
  else /* FIFONumber == CAN_FIFO1 */
  {
    CANx->RF1R |= CAN_RF1R_RFOM1;
 8000dac:	6903      	ldr	r3, [r0, #16]
 8000dae:	f043 0320 	orr.w	r3, r3, #32
 8000db2:	6103      	str	r3, [r0, #16]
 8000db4:	4770      	bx	lr

08000db6 <CAN_MessagePending>:
{
  uint8_t message_pending=0;
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_FIFO(FIFONumber));
  if (FIFONumber == CAN_FIFO0)
 8000db6:	b909      	cbnz	r1, 8000dbc <CAN_MessagePending+0x6>
  {
    message_pending = (uint8_t)(CANx->RF0R&(uint32_t)0x03);
 8000db8:	68c0      	ldr	r0, [r0, #12]
 8000dba:	e002      	b.n	8000dc2 <CAN_MessagePending+0xc>
  }
  else if (FIFONumber == CAN_FIFO1)
 8000dbc:	2901      	cmp	r1, #1
 8000dbe:	d103      	bne.n	8000dc8 <CAN_MessagePending+0x12>
  {
    message_pending = (uint8_t)(CANx->RF1R&(uint32_t)0x03);
 8000dc0:	6900      	ldr	r0, [r0, #16]
 8000dc2:	f000 0003 	and.w	r0, r0, #3
 8000dc6:	4770      	bx	lr
  }
  else
  {
    message_pending = 0;
 8000dc8:	2000      	movs	r0, #0
  }
  return message_pending;
}
 8000dca:	4770      	bx	lr

08000dcc <CAN_OperatingModeRequest>:

  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_OPERATING_MODE(CAN_OperatingMode));

  if (CAN_OperatingMode == CAN_OperatingMode_Initialization)
 8000dcc:	b999      	cbnz	r1, 8000df6 <CAN_OperatingModeRequest+0x2a>
  {
    /* Request initialisation */
    CANx->MCR = (uint32_t)((CANx->MCR & (uint32_t)(~(uint32_t)CAN_MCR_SLEEP)) | CAN_MCR_INRQ);
 8000dce:	6803      	ldr	r3, [r0, #0]
 8000dd0:	f023 0303 	bic.w	r3, r3, #3
 8000dd4:	f043 0301 	orr.w	r3, r3, #1
 8000dd8:	6003      	str	r3, [r0, #0]

    /* Wait the acknowledge */
    while (((CANx->MSR & CAN_MODE_MASK) != CAN_MSR_INAK) && (timeout != 0))
 8000dda:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000dde:	6842      	ldr	r2, [r0, #4]
 8000de0:	f002 0203 	and.w	r2, r2, #3
 8000de4:	2a01      	cmp	r2, #1
 8000de6:	d001      	beq.n	8000dec <CAN_OperatingModeRequest+0x20>
 8000de8:	3b01      	subs	r3, #1
 8000dea:	d1f8      	bne.n	8000dde <CAN_OperatingModeRequest+0x12>
    {
      timeout--;
    }
    if ((CANx->MSR & CAN_MODE_MASK) != CAN_MSR_INAK)
 8000dec:	6840      	ldr	r0, [r0, #4]
 8000dee:	f000 0003 	and.w	r0, r0, #3
    {
      status = CAN_ModeStatus_Failed;
    }
    else
    {
      status = CAN_ModeStatus_Success;
 8000df2:	2801      	cmp	r0, #1
 8000df4:	e028      	b.n	8000e48 <CAN_OperatingModeRequest+0x7c>
    }
  }
  else  if (CAN_OperatingMode == CAN_OperatingMode_Normal)
 8000df6:	2901      	cmp	r1, #1
 8000df8:	d111      	bne.n	8000e1e <CAN_OperatingModeRequest+0x52>
  {
    /* Request leave initialisation and sleep mode  and enter Normal mode */
    CANx->MCR &= (uint32_t)(~(CAN_MCR_SLEEP|CAN_MCR_INRQ));
 8000dfa:	6803      	ldr	r3, [r0, #0]
 8000dfc:	f023 0303 	bic.w	r3, r3, #3
 8000e00:	6003      	str	r3, [r0, #0]

    /* Wait the acknowledge */
    while (((CANx->MSR & CAN_MODE_MASK) != 0) && (timeout!=0))
 8000e02:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000e06:	6842      	ldr	r2, [r0, #4]
 8000e08:	0792      	lsls	r2, r2, #30
 8000e0a:	d001      	beq.n	8000e10 <CAN_OperatingModeRequest+0x44>
 8000e0c:	3b01      	subs	r3, #1
 8000e0e:	d1fa      	bne.n	8000e06 <CAN_OperatingModeRequest+0x3a>
    {
      timeout--;
    }
    if ((CANx->MSR & CAN_MODE_MASK) != 0)
 8000e10:	6843      	ldr	r3, [r0, #4]
    {
      status = CAN_ModeStatus_Failed;
    }
    else
    {
      status = CAN_ModeStatus_Success;
 8000e12:	f013 0f03 	tst.w	r3, #3
 8000e16:	bf14      	ite	ne
 8000e18:	2000      	movne	r0, #0
 8000e1a:	2001      	moveq	r0, #1
 8000e1c:	4770      	bx	lr
    else
    {
      status = CAN_ModeStatus_Success;
    }
  }
  else  if (CAN_OperatingMode == CAN_OperatingMode_Sleep)
 8000e1e:	2902      	cmp	r1, #2
 8000e20:	d116      	bne.n	8000e50 <CAN_OperatingModeRequest+0x84>
  {
    /* Request Sleep mode */
    CANx->MCR = (uint32_t)((CANx->MCR & (uint32_t)(~(uint32_t)CAN_MCR_INRQ)) | CAN_MCR_SLEEP);
 8000e22:	6803      	ldr	r3, [r0, #0]
 8000e24:	f023 0303 	bic.w	r3, r3, #3
 8000e28:	f043 0302 	orr.w	r3, r3, #2
 8000e2c:	6003      	str	r3, [r0, #0]

    /* Wait the acknowledge */
    while (((CANx->MSR & CAN_MODE_MASK) != CAN_MSR_SLAK) && (timeout!=0))
 8000e2e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000e32:	6842      	ldr	r2, [r0, #4]
 8000e34:	f002 0203 	and.w	r2, r2, #3
 8000e38:	2a02      	cmp	r2, #2
 8000e3a:	d001      	beq.n	8000e40 <CAN_OperatingModeRequest+0x74>
 8000e3c:	3b01      	subs	r3, #1
 8000e3e:	d1f8      	bne.n	8000e32 <CAN_OperatingModeRequest+0x66>
    {
      timeout--;
    }
    if ((CANx->MSR & CAN_MODE_MASK) != CAN_MSR_SLAK)
 8000e40:	6840      	ldr	r0, [r0, #4]
 8000e42:	f000 0003 	and.w	r0, r0, #3
    {
      status = CAN_ModeStatus_Failed;
    }
    else
    {
      status = CAN_ModeStatus_Success;
 8000e46:	2802      	cmp	r0, #2
 8000e48:	bf14      	ite	ne
 8000e4a:	2000      	movne	r0, #0
 8000e4c:	2001      	moveq	r0, #1
 8000e4e:	4770      	bx	lr
      status = CAN_ModeStatus_Success;
    }
  }
  else
  {
    status = CAN_ModeStatus_Failed;
 8000e50:	2000      	movs	r0, #0
  }

  return  (uint8_t) status;
}
 8000e52:	4770      	bx	lr

08000e54 <CAN_Sleep>:
  
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
    
  /* Request Sleep mode */
   CANx->MCR = (((CANx->MCR) & (uint32_t)(~(uint32_t)CAN_MCR_INRQ)) | CAN_MCR_SLEEP);
 8000e54:	6803      	ldr	r3, [r0, #0]
 8000e56:	f023 0303 	bic.w	r3, r3, #3
 8000e5a:	f043 0302 	orr.w	r3, r3, #2
 8000e5e:	6003      	str	r3, [r0, #0]
   
  /* Sleep mode status */
  if ((CANx->MSR & (CAN_MSR_SLAK|CAN_MSR_INAK)) == CAN_MSR_SLAK)
 8000e60:	6840      	ldr	r0, [r0, #4]
 8000e62:	f000 0003 	and.w	r0, r0, #3
    /* Sleep mode not entered */
    sleepstatus =  CAN_Sleep_Ok;
  }
  /* return sleep mode status */
   return (uint8_t)sleepstatus;
}
 8000e66:	f1a0 0102 	sub.w	r1, r0, #2
 8000e6a:	4248      	negs	r0, r1
 8000e6c:	eb40 0001 	adc.w	r0, r0, r1
 8000e70:	4770      	bx	lr

08000e72 <CAN_WakeUp>:
  
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
    
  /* Wake up request */
  CANx->MCR &= ~(uint32_t)CAN_MCR_SLEEP;
 8000e72:	6803      	ldr	r3, [r0, #0]
 8000e74:	f023 0302 	bic.w	r3, r3, #2
 8000e78:	6003      	str	r3, [r0, #0]
    
  /* Sleep mode status */
  while(((CANx->MSR & CAN_MSR_SLAK) == CAN_MSR_SLAK)&&(wait_slak!=0x00))
 8000e7a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000e7e:	6842      	ldr	r2, [r0, #4]
 8000e80:	0792      	lsls	r2, r2, #30
 8000e82:	d501      	bpl.n	8000e88 <CAN_WakeUp+0x16>
 8000e84:	3b01      	subs	r3, #1
 8000e86:	d1fa      	bne.n	8000e7e <CAN_WakeUp+0xc>
  {
   wait_slak--;
  }
  if((CANx->MSR & CAN_MSR_SLAK) != CAN_MSR_SLAK)
 8000e88:	6843      	ldr	r3, [r0, #4]
  * @retval CAN_WakeUp_Ok if sleep mode left, CAN_WakeUp_Failed otherwise.
  */
uint8_t CAN_WakeUp(CAN_TypeDef* CANx)
{
  uint32_t wait_slak = SLAK_TIMEOUT;
  uint8_t wakeupstatus = CAN_WakeUp_Failed;
 8000e8a:	f013 0f02 	tst.w	r3, #2
   /* wake up done : Sleep mode exited */
    wakeupstatus = CAN_WakeUp_Ok;
  }
  /* return wakeup status */
  return (uint8_t)wakeupstatus;
}
 8000e8e:	bf14      	ite	ne
 8000e90:	2000      	movne	r0, #0
 8000e92:	2001      	moveq	r0, #1
 8000e94:	4770      	bx	lr

08000e96 <CAN_GetLastErrorCode>:
  
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  
  /* Get the error code*/
  errorcode = (((uint8_t)CANx->ESR) & (uint8_t)CAN_ESR_LEC);
 8000e96:	6980      	ldr	r0, [r0, #24]
  
  /* Return the error code*/
  return errorcode;
}
 8000e98:	f000 0070 	and.w	r0, r0, #112	; 0x70
 8000e9c:	4770      	bx	lr

08000e9e <CAN_GetReceiveErrorCounter>:
  
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  
  /* Get the Receive Error Counter*/
  counter = (uint8_t)((CANx->ESR & CAN_ESR_REC)>> 24);
 8000e9e:	6980      	ldr	r0, [r0, #24]
  
  /* Return the Receive Error Counter*/
  return counter;
}
 8000ea0:	0e00      	lsrs	r0, r0, #24
 8000ea2:	4770      	bx	lr

08000ea4 <CAN_GetLSBTransmitErrorCounter>:
  
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  
  /* Get the LSB of the 9-bit CANx Transmit Error Counter(TEC) */
  counter = (uint8_t)((CANx->ESR & CAN_ESR_TEC)>> 16);
 8000ea4:	6980      	ldr	r0, [r0, #24]
  
  /* Return the LSB of the 9-bit CANx Transmit Error Counter(TEC) */
  return counter;
}
 8000ea6:	f3c0 4007 	ubfx	r0, r0, #16, #8
 8000eaa:	4770      	bx	lr

08000eac <CAN_ITConfig>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected CANx interrupt */
    CANx->IER |= CAN_IT;
 8000eac:	6943      	ldr	r3, [r0, #20]
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_IT(CAN_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000eae:	b10a      	cbz	r2, 8000eb4 <CAN_ITConfig+0x8>
  {
    /* Enable the selected CANx interrupt */
    CANx->IER |= CAN_IT;
 8000eb0:	4319      	orrs	r1, r3
 8000eb2:	e001      	b.n	8000eb8 <CAN_ITConfig+0xc>
  }
  else
  {
    /* Disable the selected CANx interrupt */
    CANx->IER &= ~CAN_IT;
 8000eb4:	ea23 0101 	bic.w	r1, r3, r1
 8000eb8:	6141      	str	r1, [r0, #20]
 8000eba:	4770      	bx	lr

08000ebc <CAN_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_GET_FLAG(CAN_FLAG));
  

  if((CAN_FLAG & CAN_FLAGS_ESR) != (uint32_t)RESET)
 8000ebc:	f411 0f70 	tst.w	r1, #15728640	; 0xf00000
 8000ec0:	d001      	beq.n	8000ec6 <CAN_GetFlagStatus+0xa>
  { 
    /* Check the status of the specified CAN flag */
    if ((CANx->ESR & (CAN_FLAG & 0x000FFFFF)) != (uint32_t)RESET)
 8000ec2:	6983      	ldr	r3, [r0, #24]
 8000ec4:	e00a      	b.n	8000edc <CAN_GetFlagStatus+0x20>
    { 
      /* CAN_FLAG is reset */
      bitstatus = RESET;
    }
  }
  else if((CAN_FLAG & CAN_FLAGS_MSR) != (uint32_t)RESET)
 8000ec6:	01cb      	lsls	r3, r1, #7
 8000ec8:	d501      	bpl.n	8000ece <CAN_GetFlagStatus+0x12>
  { 
    /* Check the status of the specified CAN flag */
    if ((CANx->MSR & (CAN_FLAG & 0x000FFFFF)) != (uint32_t)RESET)
 8000eca:	6843      	ldr	r3, [r0, #4]
 8000ecc:	e006      	b.n	8000edc <CAN_GetFlagStatus+0x20>
    { 
      /* CAN_FLAG is reset */
      bitstatus = RESET;
    }
  }
  else if((CAN_FLAG & CAN_FLAGS_TSR) != (uint32_t)RESET)
 8000ece:	010a      	lsls	r2, r1, #4
 8000ed0:	d501      	bpl.n	8000ed6 <CAN_GetFlagStatus+0x1a>
  { 
    /* Check the status of the specified CAN flag */
    if ((CANx->TSR & (CAN_FLAG & 0x000FFFFF)) != (uint32_t)RESET)
 8000ed2:	6883      	ldr	r3, [r0, #8]
 8000ed4:	e002      	b.n	8000edc <CAN_GetFlagStatus+0x20>
    { 
      /* CAN_FLAG is reset */
      bitstatus = RESET;
    }
  }
  else if((CAN_FLAG & CAN_FLAGS_RF0R) != (uint32_t)RESET)
 8000ed6:	018b      	lsls	r3, r1, #6
 8000ed8:	d509      	bpl.n	8000eee <CAN_GetFlagStatus+0x32>
  { 
    /* Check the status of the specified CAN flag */
    if ((CANx->RF0R & (CAN_FLAG & 0x000FFFFF)) != (uint32_t)RESET)
 8000eda:	68c3      	ldr	r3, [r0, #12]
 8000edc:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8000ee0:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
      bitstatus = SET;
    }
    else
    { 
      /* CAN_FLAG is reset */
      bitstatus = RESET;
 8000ee4:	420b      	tst	r3, r1
 8000ee6:	bf0c      	ite	eq
 8000ee8:	2000      	moveq	r0, #0
 8000eea:	2001      	movne	r0, #1
 8000eec:	4770      	bx	lr
    }
  }
  else /* If(CAN_FLAG & CAN_FLAGS_RF1R != (uint32_t)RESET) */
  { 
    /* Check the status of the specified CAN flag */
    if ((uint32_t)(CANx->RF1R & (CAN_FLAG & 0x000FFFFF)) != (uint32_t)RESET)
 8000eee:	6903      	ldr	r3, [r0, #16]
 8000ef0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8000ef4:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
      bitstatus = SET;
    }
    else
    { 
      /* CAN_FLAG is reset */
      bitstatus = RESET;
 8000ef8:	420b      	tst	r3, r1
 8000efa:	bf0c      	ite	eq
 8000efc:	2000      	moveq	r0, #0
 8000efe:	2001      	movne	r0, #1
      bitstatus = RESET;
    }
  }
  /* Return the CAN_FLAG status */
  return  bitstatus;
}
 8000f00:	4770      	bx	lr

08000f02 <CAN_ClearFlag>:
  uint32_t flagtmp=0;
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_CLEAR_FLAG(CAN_FLAG));
  
  if (CAN_FLAG == CAN_FLAG_LEC) /* ESR register */
 8000f02:	4b0b      	ldr	r3, [pc, #44]	; (8000f30 <CAN_ClearFlag+0x2e>)
 8000f04:	4299      	cmp	r1, r3
 8000f06:	d102      	bne.n	8000f0e <CAN_ClearFlag+0xc>
  {
    /* Clear the selected CAN flags */
    CANx->ESR = (uint32_t)RESET;
 8000f08:	2300      	movs	r3, #0
 8000f0a:	6183      	str	r3, [r0, #24]
 8000f0c:	4770      	bx	lr
  }
  else /* MSR or TSR or RF0R or RF1R */
  {
    flagtmp = CAN_FLAG & 0x000FFFFF;
 8000f0e:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000

    if ((CAN_FLAG & CAN_FLAGS_RF0R)!=(uint32_t)RESET)
 8000f12:	018a      	lsls	r2, r1, #6
    /* Clear the selected CAN flags */
    CANx->ESR = (uint32_t)RESET;
  }
  else /* MSR or TSR or RF0R or RF1R */
  {
    flagtmp = CAN_FLAG & 0x000FFFFF;
 8000f14:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000

    if ((CAN_FLAG & CAN_FLAGS_RF0R)!=(uint32_t)RESET)
 8000f18:	d501      	bpl.n	8000f1e <CAN_ClearFlag+0x1c>
    {
      /* Receive Flags */
      CANx->RF0R = (uint32_t)(flagtmp);
 8000f1a:	60c3      	str	r3, [r0, #12]
 8000f1c:	4770      	bx	lr
    }
    else if ((CAN_FLAG & CAN_FLAGS_RF1R)!=(uint32_t)RESET)
 8000f1e:	014a      	lsls	r2, r1, #5
 8000f20:	d501      	bpl.n	8000f26 <CAN_ClearFlag+0x24>
    {
      /* Receive Flags */
      CANx->RF1R = (uint32_t)(flagtmp);
 8000f22:	6103      	str	r3, [r0, #16]
 8000f24:	4770      	bx	lr
    }
    else if ((CAN_FLAG & CAN_FLAGS_TSR)!=(uint32_t)RESET)
 8000f26:	010a      	lsls	r2, r1, #4
    {
      /* Transmit Flags */
      CANx->TSR = (uint32_t)(flagtmp);
 8000f28:	bf4c      	ite	mi
 8000f2a:	6083      	strmi	r3, [r0, #8]
    }
    else /* If((CAN_FLAG & CAN_FLAGS_MSR)!=(uint32_t)RESET) */
    {
      /* Operating mode Flags */
      CANx->MSR = (uint32_t)(flagtmp);
 8000f2c:	6043      	strpl	r3, [r0, #4]
 8000f2e:	4770      	bx	lr
 8000f30:	30f00070 	.word	0x30f00070

08000f34 <CAN_GetITStatus>:
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_IT(CAN_IT));
  
  /* check the interrupt enable bit */
 if((CANx->IER & CAN_IT) != RESET)
 8000f34:	6943      	ldr	r3, [r0, #20]
 8000f36:	400b      	ands	r3, r1
 8000f38:	d05f      	beq.n	8000ffa <CAN_GetITStatus+0xc6>
 {
   /* in case the Interrupt is enabled, .... */
    switch (CAN_IT)
 8000f3a:	2940      	cmp	r1, #64	; 0x40
 8000f3c:	d03e      	beq.n	8000fbc <CAN_GetITStatus+0x88>
 8000f3e:	d80e      	bhi.n	8000f5e <CAN_GetITStatus+0x2a>
 8000f40:	2904      	cmp	r1, #4
 8000f42:	d02f      	beq.n	8000fa4 <CAN_GetITStatus+0x70>
 8000f44:	d804      	bhi.n	8000f50 <CAN_GetITStatus+0x1c>
 8000f46:	2901      	cmp	r1, #1
 8000f48:	d021      	beq.n	8000f8e <CAN_GetITStatus+0x5a>
 8000f4a:	2902      	cmp	r1, #2
 8000f4c:	d157      	bne.n	8000ffe <CAN_GetITStatus+0xca>
 8000f4e:	e027      	b.n	8000fa0 <CAN_GetITStatus+0x6c>
 8000f50:	2910      	cmp	r1, #16
 8000f52:	d02b      	beq.n	8000fac <CAN_GetITStatus+0x78>
 8000f54:	2920      	cmp	r1, #32
 8000f56:	d02f      	beq.n	8000fb8 <CAN_GetITStatus+0x84>
 8000f58:	2908      	cmp	r1, #8
 8000f5a:	d150      	bne.n	8000ffe <CAN_GetITStatus+0xca>
 8000f5c:	e024      	b.n	8000fa8 <CAN_GetITStatus+0x74>
 8000f5e:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
 8000f62:	d03f      	beq.n	8000fe4 <CAN_GetITStatus+0xb0>
 8000f64:	d809      	bhi.n	8000f7a <CAN_GetITStatus+0x46>
 8000f66:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8000f6a:	d035      	beq.n	8000fd8 <CAN_GetITStatus+0xa4>
 8000f6c:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8000f70:	d036      	beq.n	8000fe0 <CAN_GetITStatus+0xac>
 8000f72:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8000f76:	d142      	bne.n	8000ffe <CAN_GetITStatus+0xca>
 8000f78:	e02a      	b.n	8000fd0 <CAN_GetITStatus+0x9c>
 8000f7a:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 8000f7e:	d01f      	beq.n	8000fc0 <CAN_GetITStatus+0x8c>
 8000f80:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 8000f84:	d020      	beq.n	8000fc8 <CAN_GetITStatus+0x94>
 8000f86:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8000f8a:	d138      	bne.n	8000ffe <CAN_GetITStatus+0xca>
 8000f8c:	e031      	b.n	8000ff2 <CAN_GetITStatus+0xbe>
    {
      case CAN_IT_TME:
        /* Check CAN_TSR_RQCPx bits */
        itstatus = CheckITStatus(CANx->TSR, CAN_TSR_RQCP0|CAN_TSR_RQCP1|CAN_TSR_RQCP2);  
 8000f8e:	6880      	ldr	r0, [r0, #8]
  */
static ITStatus CheckITStatus(uint32_t CAN_Reg, uint32_t It_Bit)
{
  ITStatus pendingbitstatus = RESET;
  
  if ((CAN_Reg & It_Bit) != (uint32_t)RESET)
 8000f90:	f000 3001 	and.w	r0, r0, #16843009	; 0x1010101
 8000f94:	f020 7080 	bic.w	r0, r0, #16777216	; 0x1000000
  {
    /* CAN_IT is set */
    pendingbitstatus = SET;
 8000f98:	3000      	adds	r0, #0
 8000f9a:	bf18      	it	ne
 8000f9c:	2001      	movne	r0, #1
 8000f9e:	4770      	bx	lr
        /* Check CAN_TSR_RQCPx bits */
        itstatus = CheckITStatus(CANx->TSR, CAN_TSR_RQCP0|CAN_TSR_RQCP1|CAN_TSR_RQCP2);  
        break;
      case CAN_IT_FMP0:
        /* Check CAN_RF0R_FMP0 bit */
        itstatus = CheckITStatus(CANx->RF0R, CAN_RF0R_FMP0);  
 8000fa0:	68c0      	ldr	r0, [r0, #12]
 8000fa2:	e004      	b.n	8000fae <CAN_GetITStatus+0x7a>
        break;
      case CAN_IT_FF0:
        /* Check CAN_RF0R_FULL0 bit */
        itstatus = CheckITStatus(CANx->RF0R, CAN_RF0R_FULL0);  
 8000fa4:	68c0      	ldr	r0, [r0, #12]
 8000fa6:	e00c      	b.n	8000fc2 <CAN_GetITStatus+0x8e>
        break;
      case CAN_IT_FOV0:
        /* Check CAN_RF0R_FOVR0 bit */
        itstatus = CheckITStatus(CANx->RF0R, CAN_RF0R_FOVR0);  
 8000fa8:	68c0      	ldr	r0, [r0, #12]
 8000faa:	e00e      	b.n	8000fca <CAN_GetITStatus+0x96>
        break;
      case CAN_IT_FMP1:
        /* Check CAN_RF1R_FMP1 bit */
        itstatus = CheckITStatus(CANx->RF1R, CAN_RF1R_FMP1);  
 8000fac:	6900      	ldr	r0, [r0, #16]
    pendingbitstatus = SET;
  }
  else
  {
    /* CAN_IT is reset */
    pendingbitstatus = RESET;
 8000fae:	f010 0003 	ands.w	r0, r0, #3
 8000fb2:	bf18      	it	ne
 8000fb4:	2001      	movne	r0, #1
 8000fb6:	4770      	bx	lr
        /* Check CAN_RF1R_FMP1 bit */
        itstatus = CheckITStatus(CANx->RF1R, CAN_RF1R_FMP1);  
        break;
      case CAN_IT_FF1:
        /* Check CAN_RF1R_FULL1 bit */
        itstatus = CheckITStatus(CANx->RF1R, CAN_RF1R_FULL1);  
 8000fb8:	6900      	ldr	r0, [r0, #16]
 8000fba:	e002      	b.n	8000fc2 <CAN_GetITStatus+0x8e>
        break;
      case CAN_IT_FOV1:
        /* Check CAN_RF1R_FOVR1 bit */
        itstatus = CheckITStatus(CANx->RF1R, CAN_RF1R_FOVR1);  
 8000fbc:	6900      	ldr	r0, [r0, #16]
 8000fbe:	e004      	b.n	8000fca <CAN_GetITStatus+0x96>
        break;
      case CAN_IT_WKU:
        /* Check CAN_MSR_WKUI bit */
        itstatus = CheckITStatus(CANx->MSR, CAN_MSR_WKUI);  
 8000fc0:	6840      	ldr	r0, [r0, #4]
    pendingbitstatus = SET;
  }
  else
  {
    /* CAN_IT is reset */
    pendingbitstatus = RESET;
 8000fc2:	f3c0 00c0 	ubfx	r0, r0, #3, #1
 8000fc6:	4770      	bx	lr
        /* Check CAN_MSR_WKUI bit */
        itstatus = CheckITStatus(CANx->MSR, CAN_MSR_WKUI);  
        break;
      case CAN_IT_SLK:
        /* Check CAN_MSR_SLAKI bit */
        itstatus = CheckITStatus(CANx->MSR, CAN_MSR_SLAKI);  
 8000fc8:	6840      	ldr	r0, [r0, #4]
    pendingbitstatus = SET;
  }
  else
  {
    /* CAN_IT is reset */
    pendingbitstatus = RESET;
 8000fca:	f3c0 1000 	ubfx	r0, r0, #4, #1
 8000fce:	4770      	bx	lr
        /* Check CAN_MSR_SLAKI bit */
        itstatus = CheckITStatus(CANx->MSR, CAN_MSR_SLAKI);  
        break;
      case CAN_IT_EWG:
        /* Check CAN_ESR_EWGF bit */
        itstatus = CheckITStatus(CANx->ESR, CAN_ESR_EWGF);  
 8000fd0:	6980      	ldr	r0, [r0, #24]
    pendingbitstatus = SET;
  }
  else
  {
    /* CAN_IT is reset */
    pendingbitstatus = RESET;
 8000fd2:	f000 0001 	and.w	r0, r0, #1
 8000fd6:	4770      	bx	lr
        /* Check CAN_ESR_EWGF bit */
        itstatus = CheckITStatus(CANx->ESR, CAN_ESR_EWGF);  
        break;
      case CAN_IT_EPV:
        /* Check CAN_ESR_EPVF bit */
        itstatus = CheckITStatus(CANx->ESR, CAN_ESR_EPVF);  
 8000fd8:	6980      	ldr	r0, [r0, #24]
    pendingbitstatus = SET;
  }
  else
  {
    /* CAN_IT is reset */
    pendingbitstatus = RESET;
 8000fda:	f3c0 0040 	ubfx	r0, r0, #1, #1
 8000fde:	4770      	bx	lr
        /* Check CAN_ESR_EPVF bit */
        itstatus = CheckITStatus(CANx->ESR, CAN_ESR_EPVF);  
        break;
      case CAN_IT_BOF:
        /* Check CAN_ESR_BOFF bit */
        itstatus = CheckITStatus(CANx->ESR, CAN_ESR_BOFF);  
 8000fe0:	6980      	ldr	r0, [r0, #24]
 8000fe2:	e007      	b.n	8000ff4 <CAN_GetITStatus+0xc0>
        break;
      case CAN_IT_LEC:
        /* Check CAN_ESR_LEC bit */
        itstatus = CheckITStatus(CANx->ESR, CAN_ESR_LEC);  
 8000fe4:	6983      	ldr	r3, [r0, #24]
    pendingbitstatus = SET;
  }
  else
  {
    /* CAN_IT is reset */
    pendingbitstatus = RESET;
 8000fe6:	f013 0f70 	tst.w	r3, #112	; 0x70
 8000fea:	bf0c      	ite	eq
 8000fec:	2000      	moveq	r0, #0
 8000fee:	2001      	movne	r0, #1
 8000ff0:	4770      	bx	lr
        /* Check CAN_ESR_LEC bit */
        itstatus = CheckITStatus(CANx->ESR, CAN_ESR_LEC);  
        break;
      case CAN_IT_ERR:
        /* Check CAN_MSR_ERRI bit */ 
        itstatus = CheckITStatus(CANx->MSR, CAN_MSR_ERRI); 
 8000ff2:	6840      	ldr	r0, [r0, #4]
    pendingbitstatus = SET;
  }
  else
  {
    /* CAN_IT is reset */
    pendingbitstatus = RESET;
 8000ff4:	f3c0 0080 	ubfx	r0, r0, #2, #1
 8000ff8:	4770      	bx	lr
    }
  }
  else
  {
   /* in case the Interrupt is not enabled, return RESET */
    itstatus  = RESET;
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	4770      	bx	lr
        /* Check CAN_MSR_ERRI bit */ 
        itstatus = CheckITStatus(CANx->MSR, CAN_MSR_ERRI); 
        break;
      default:
        /* in case of error, return RESET */
        itstatus = RESET;
 8000ffe:	2000      	movs	r0, #0
    itstatus  = RESET;
  }
  
  /* Return the CAN_IT status */
  return  itstatus;
}
 8001000:	4770      	bx	lr

08001002 <CAN_ClearITPendingBit>:
{
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_CLEAR_IT(CAN_IT));

  switch (CAN_IT)
 8001002:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8001006:	d035      	beq.n	8001074 <CAN_ClearITPendingBit+0x72>
 8001008:	d80c      	bhi.n	8001024 <CAN_ClearITPendingBit+0x22>
 800100a:	2908      	cmp	r1, #8
 800100c:	d024      	beq.n	8001058 <CAN_ClearITPendingBit+0x56>
 800100e:	d804      	bhi.n	800101a <CAN_ClearITPendingBit+0x18>
 8001010:	2901      	cmp	r1, #1
 8001012:	d01c      	beq.n	800104e <CAN_ClearITPendingBit+0x4c>
 8001014:	2904      	cmp	r1, #4
 8001016:	d134      	bne.n	8001082 <CAN_ClearITPendingBit+0x80>
 8001018:	e01c      	b.n	8001054 <CAN_ClearITPendingBit+0x52>
 800101a:	2920      	cmp	r1, #32
 800101c:	d01f      	beq.n	800105e <CAN_ClearITPendingBit+0x5c>
 800101e:	2940      	cmp	r1, #64	; 0x40
 8001020:	d12f      	bne.n	8001082 <CAN_ClearITPendingBit+0x80>
 8001022:	e01e      	b.n	8001062 <CAN_ClearITPendingBit+0x60>
 8001024:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
 8001028:	d022      	beq.n	8001070 <CAN_ClearITPendingBit+0x6e>
 800102a:	d806      	bhi.n	800103a <CAN_ClearITPendingBit+0x38>
 800102c:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8001030:	d020      	beq.n	8001074 <CAN_ClearITPendingBit+0x72>
 8001032:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8001036:	d124      	bne.n	8001082 <CAN_ClearITPendingBit+0x80>
 8001038:	e01c      	b.n	8001074 <CAN_ClearITPendingBit+0x72>
 800103a:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 800103e:	d013      	beq.n	8001068 <CAN_ClearITPendingBit+0x66>
 8001040:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 8001044:	d012      	beq.n	800106c <CAN_ClearITPendingBit+0x6a>
 8001046:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 800104a:	d11a      	bne.n	8001082 <CAN_ClearITPendingBit+0x80>
 800104c:	e015      	b.n	800107a <CAN_ClearITPendingBit+0x78>
  {
    case CAN_IT_TME:
      /* Clear CAN_TSR_RQCPx (rc_w1)*/
      CANx->TSR = CAN_TSR_RQCP0|CAN_TSR_RQCP1|CAN_TSR_RQCP2;  
 800104e:	4b0d      	ldr	r3, [pc, #52]	; (8001084 <CAN_ClearITPendingBit+0x82>)
 8001050:	6083      	str	r3, [r0, #8]
      break;
 8001052:	4770      	bx	lr
    case CAN_IT_FF0:
      /* Clear CAN_RF0R_FULL0 (rc_w1)*/
      CANx->RF0R = CAN_RF0R_FULL0; 
 8001054:	2308      	movs	r3, #8
 8001056:	e000      	b.n	800105a <CAN_ClearITPendingBit+0x58>
      break;
    case CAN_IT_FOV0:
      /* Clear CAN_RF0R_FOVR0 (rc_w1)*/
      CANx->RF0R = CAN_RF0R_FOVR0; 
 8001058:	2310      	movs	r3, #16
 800105a:	60c3      	str	r3, [r0, #12]
      break;
 800105c:	4770      	bx	lr
    case CAN_IT_FF1:
      /* Clear CAN_RF1R_FULL1 (rc_w1)*/
      CANx->RF1R = CAN_RF1R_FULL1;  
 800105e:	2308      	movs	r3, #8
 8001060:	e000      	b.n	8001064 <CAN_ClearITPendingBit+0x62>
      break;
    case CAN_IT_FOV1:
      /* Clear CAN_RF1R_FOVR1 (rc_w1)*/
      CANx->RF1R = CAN_RF1R_FOVR1; 
 8001062:	2310      	movs	r3, #16
 8001064:	6103      	str	r3, [r0, #16]
      break;
 8001066:	4770      	bx	lr
    case CAN_IT_WKU:
      /* Clear CAN_MSR_WKUI (rc_w1)*/
      CANx->MSR = CAN_MSR_WKUI;  
 8001068:	2308      	movs	r3, #8
 800106a:	e004      	b.n	8001076 <CAN_ClearITPendingBit+0x74>
      break;
    case CAN_IT_SLK:
      /* Clear CAN_MSR_SLAKI (rc_w1)*/ 
      CANx->MSR = CAN_MSR_SLAKI;   
 800106c:	2310      	movs	r3, #16
 800106e:	e002      	b.n	8001076 <CAN_ClearITPendingBit+0x74>
      CANx->MSR = CAN_MSR_ERRI; 
       /* @note the corresponding Flag is cleared by hardware depending on the CAN Bus status*/
       break;
    case CAN_IT_LEC:
      /*  Clear LEC bits */
      CANx->ESR = RESET; 
 8001070:	2300      	movs	r3, #0
 8001072:	6183      	str	r3, [r0, #24]
      /* Clear CAN_MSR_ERRI (rc_w1) */
      CANx->MSR = CAN_MSR_ERRI; 
 8001074:	2304      	movs	r3, #4
 8001076:	6043      	str	r3, [r0, #4]
      break;
 8001078:	4770      	bx	lr
    case CAN_IT_ERR:
      /*Clear LEC bits */
      CANx->ESR = RESET; 
 800107a:	2300      	movs	r3, #0
 800107c:	6183      	str	r3, [r0, #24]
      /* Clear CAN_MSR_ERRI (rc_w1) */
      CANx->MSR = CAN_MSR_ERRI; 
 800107e:	2304      	movs	r3, #4
 8001080:	6043      	str	r3, [r0, #4]
 8001082:	4770      	bx	lr
 8001084:	00010101 	.word	0x00010101

08001088 <CRC_ResetDR>:
  * @retval None
  */
void CRC_ResetDR(void)
{
  /* Reset CRC generator */
  CRC->CR = CRC_CR_RESET;
 8001088:	4b01      	ldr	r3, [pc, #4]	; (8001090 <CRC_ResetDR+0x8>)
 800108a:	2201      	movs	r2, #1
 800108c:	609a      	str	r2, [r3, #8]
}
 800108e:	4770      	bx	lr
 8001090:	40023000 	.word	0x40023000

08001094 <CRC_CalcCRC>:
  * @param  Data: data word(32-bit) to compute its CRC
  * @retval 32-bit CRC
  */
uint32_t CRC_CalcCRC(uint32_t Data)
{
  CRC->DR = Data;
 8001094:	4b01      	ldr	r3, [pc, #4]	; (800109c <CRC_CalcCRC+0x8>)
 8001096:	6018      	str	r0, [r3, #0]
  
  return (CRC->DR);
 8001098:	6818      	ldr	r0, [r3, #0]
}
 800109a:	4770      	bx	lr
 800109c:	40023000 	.word	0x40023000

080010a0 <CRC_CalcBlockCRC>:
  * @param  pBuffer: pointer to the buffer containing the data to be computed
  * @param  BufferLength: length of the buffer to be computed					
  * @retval 32-bit CRC
  */
uint32_t CRC_CalcBlockCRC(uint32_t pBuffer[], uint32_t BufferLength)
{
 80010a0:	b510      	push	{r4, lr}
  uint32_t index = 0;
  
  for(index = 0; index < BufferLength; index++)
 80010a2:	2300      	movs	r3, #0
 80010a4:	4a05      	ldr	r2, [pc, #20]	; (80010bc <CRC_CalcBlockCRC+0x1c>)
 80010a6:	e003      	b.n	80010b0 <CRC_CalcBlockCRC+0x10>
  {
    CRC->DR = pBuffer[index];
 80010a8:	f850 4b04 	ldr.w	r4, [r0], #4
  */
uint32_t CRC_CalcBlockCRC(uint32_t pBuffer[], uint32_t BufferLength)
{
  uint32_t index = 0;
  
  for(index = 0; index < BufferLength; index++)
 80010ac:	3301      	adds	r3, #1
  {
    CRC->DR = pBuffer[index];
 80010ae:	6014      	str	r4, [r2, #0]
  */
uint32_t CRC_CalcBlockCRC(uint32_t pBuffer[], uint32_t BufferLength)
{
  uint32_t index = 0;
  
  for(index = 0; index < BufferLength; index++)
 80010b0:	428b      	cmp	r3, r1
 80010b2:	d1f9      	bne.n	80010a8 <CRC_CalcBlockCRC+0x8>
  {
    CRC->DR = pBuffer[index];
  }
  return (CRC->DR);
 80010b4:	4b01      	ldr	r3, [pc, #4]	; (80010bc <CRC_CalcBlockCRC+0x1c>)
 80010b6:	6818      	ldr	r0, [r3, #0]
}
 80010b8:	bd10      	pop	{r4, pc}
 80010ba:	bf00      	nop
 80010bc:	40023000 	.word	0x40023000

080010c0 <CRC_GetCRC>:
  * @param  None
  * @retval 32-bit CRC
  */
uint32_t CRC_GetCRC(void)
{
  return (CRC->DR);
 80010c0:	4b01      	ldr	r3, [pc, #4]	; (80010c8 <CRC_GetCRC+0x8>)
 80010c2:	6818      	ldr	r0, [r3, #0]
}
 80010c4:	4770      	bx	lr
 80010c6:	bf00      	nop
 80010c8:	40023000 	.word	0x40023000

080010cc <CRC_SetIDRegister>:
  * @param  IDValue: 8-bit value to be stored in the ID register 					
  * @retval None
  */
void CRC_SetIDRegister(uint8_t IDValue)
{
  CRC->IDR = IDValue;
 80010cc:	4b01      	ldr	r3, [pc, #4]	; (80010d4 <CRC_SetIDRegister+0x8>)
 80010ce:	7118      	strb	r0, [r3, #4]
}
 80010d0:	4770      	bx	lr
 80010d2:	bf00      	nop
 80010d4:	40023000 	.word	0x40023000

080010d8 <CRC_GetIDRegister>:
  * @param  None
  * @retval 8-bit value of the ID register 
  */
uint8_t CRC_GetIDRegister(void)
{
  return (CRC->IDR);
 80010d8:	4b01      	ldr	r3, [pc, #4]	; (80010e0 <CRC_GetIDRegister+0x8>)
 80010da:	7918      	ldrb	r0, [r3, #4]
}
 80010dc:	4770      	bx	lr
 80010de:	bf00      	nop
 80010e0:	40023000 	.word	0x40023000

080010e4 <CRYP_DeInit>:
  * @brief  Deinitializes the CRYP peripheral registers to their default reset values
  * @param  None
  * @retval None
  */
void CRYP_DeInit(void)
{
 80010e4:	b508      	push	{r3, lr}
  /* Enable CRYP reset state */
  RCC_AHB2PeriphResetCmd(RCC_AHB2Periph_CRYP, ENABLE);
 80010e6:	2010      	movs	r0, #16
 80010e8:	2101      	movs	r1, #1
 80010ea:	f002 fd21 	bl	8003b30 <RCC_AHB2PeriphResetCmd>

  /* Release CRYP from reset state */
  RCC_AHB2PeriphResetCmd(RCC_AHB2Periph_CRYP, DISABLE);
 80010ee:	2010      	movs	r0, #16
 80010f0:	2100      	movs	r1, #0
}
 80010f2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
{
  /* Enable CRYP reset state */
  RCC_AHB2PeriphResetCmd(RCC_AHB2Periph_CRYP, ENABLE);

  /* Release CRYP from reset state */
  RCC_AHB2PeriphResetCmd(RCC_AHB2Periph_CRYP, DISABLE);
 80010f6:	f002 bd1b 	b.w	8003b30 <RCC_AHB2PeriphResetCmd>

080010fa <CRYP_Init>:
  assert_param(IS_CRYP_ALGOMODE(CRYP_InitStruct->CRYP_AlgoMode));
  assert_param(IS_CRYP_DATATYPE(CRYP_InitStruct->CRYP_DataType));
  assert_param(IS_CRYP_ALGODIR(CRYP_InitStruct->CRYP_AlgoDir));

  /* Select Algorithm mode*/  
  CRYP->CR &= ~CRYP_CR_ALGOMODE;
 80010fa:	4b16      	ldr	r3, [pc, #88]	; (8001154 <CRYP_Init+0x5a>)
 80010fc:	681a      	ldr	r2, [r3, #0]
 80010fe:	f022 0238 	bic.w	r2, r2, #56	; 0x38
  * @param  CRYP_InitStruct: pointer to a CRYP_InitTypeDef structure that contains
  *         the configuration information for the CRYP peripheral.
  * @retval None
  */
void CRYP_Init(CRYP_InitTypeDef* CRYP_InitStruct)
{
 8001102:	b510      	push	{r4, lr}
  assert_param(IS_CRYP_ALGOMODE(CRYP_InitStruct->CRYP_AlgoMode));
  assert_param(IS_CRYP_DATATYPE(CRYP_InitStruct->CRYP_DataType));
  assert_param(IS_CRYP_ALGODIR(CRYP_InitStruct->CRYP_AlgoDir));

  /* Select Algorithm mode*/  
  CRYP->CR &= ~CRYP_CR_ALGOMODE;
 8001104:	601a      	str	r2, [r3, #0]
  CRYP->CR |= CRYP_InitStruct->CRYP_AlgoMode;
 8001106:	6819      	ldr	r1, [r3, #0]
 8001108:	8842      	ldrh	r2, [r0, #2]

  /* Select dataType */ 
  CRYP->CR &= ~CRYP_CR_DATATYPE;
  CRYP->CR |= CRYP_InitStruct->CRYP_DataType;
 800110a:	8884      	ldrh	r4, [r0, #4]
  assert_param(IS_CRYP_DATATYPE(CRYP_InitStruct->CRYP_DataType));
  assert_param(IS_CRYP_ALGODIR(CRYP_InitStruct->CRYP_AlgoDir));

  /* Select Algorithm mode*/  
  CRYP->CR &= ~CRYP_CR_ALGOMODE;
  CRYP->CR |= CRYP_InitStruct->CRYP_AlgoMode;
 800110c:	4311      	orrs	r1, r2
 800110e:	6019      	str	r1, [r3, #0]

  /* Select dataType */ 
  CRYP->CR &= ~CRYP_CR_DATATYPE;
 8001110:	6819      	ldr	r1, [r3, #0]
 8001112:	f021 01c0 	bic.w	r1, r1, #192	; 0xc0
 8001116:	6019      	str	r1, [r3, #0]
  CRYP->CR |= CRYP_InitStruct->CRYP_DataType;
 8001118:	6819      	ldr	r1, [r3, #0]

  /* select Key size (used only with AES algorithm) */
  if ((CRYP_InitStruct->CRYP_AlgoMode == CRYP_AlgoMode_AES_ECB) ||
 800111a:	2a20      	cmp	r2, #32
  CRYP->CR &= ~CRYP_CR_ALGOMODE;
  CRYP->CR |= CRYP_InitStruct->CRYP_AlgoMode;

  /* Select dataType */ 
  CRYP->CR &= ~CRYP_CR_DATATYPE;
  CRYP->CR |= CRYP_InitStruct->CRYP_DataType;
 800111c:	ea44 0101 	orr.w	r1, r4, r1
 8001120:	6019      	str	r1, [r3, #0]

  /* select Key size (used only with AES algorithm) */
  if ((CRYP_InitStruct->CRYP_AlgoMode == CRYP_AlgoMode_AES_ECB) ||
 8001122:	d005      	beq.n	8001130 <CRYP_Init+0x36>
 8001124:	2a28      	cmp	r2, #40	; 0x28
 8001126:	d003      	beq.n	8001130 <CRYP_Init+0x36>
      (CRYP_InitStruct->CRYP_AlgoMode == CRYP_AlgoMode_AES_CBC) ||
 8001128:	2a30      	cmp	r2, #48	; 0x30
 800112a:	d001      	beq.n	8001130 <CRYP_Init+0x36>
      (CRYP_InitStruct->CRYP_AlgoMode == CRYP_AlgoMode_AES_CTR) ||
 800112c:	2a38      	cmp	r2, #56	; 0x38
 800112e:	d107      	bne.n	8001140 <CRYP_Init+0x46>
      (CRYP_InitStruct->CRYP_AlgoMode == CRYP_AlgoMode_AES_Key))
  {
    assert_param(IS_CRYP_KEYSIZE(CRYP_InitStruct->CRYP_KeySize));
    CRYP->CR &= ~CRYP_CR_KEYSIZE;
 8001130:	681a      	ldr	r2, [r3, #0]
    CRYP->CR |= CRYP_InitStruct->CRYP_KeySize; /* Key size and value must be 
 8001132:	88c1      	ldrh	r1, [r0, #6]
      (CRYP_InitStruct->CRYP_AlgoMode == CRYP_AlgoMode_AES_CBC) ||
      (CRYP_InitStruct->CRYP_AlgoMode == CRYP_AlgoMode_AES_CTR) ||
      (CRYP_InitStruct->CRYP_AlgoMode == CRYP_AlgoMode_AES_Key))
  {
    assert_param(IS_CRYP_KEYSIZE(CRYP_InitStruct->CRYP_KeySize));
    CRYP->CR &= ~CRYP_CR_KEYSIZE;
 8001134:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8001138:	601a      	str	r2, [r3, #0]
    CRYP->CR |= CRYP_InitStruct->CRYP_KeySize; /* Key size and value must be 
 800113a:	681a      	ldr	r2, [r3, #0]
 800113c:	430a      	orrs	r2, r1
 800113e:	601a      	str	r2, [r3, #0]
                                                  configured once the key has 
                                                  been prepared */
  }

  /* Select data Direction */ 
  CRYP->CR &= ~CRYP_CR_ALGODIR;
 8001140:	4b04      	ldr	r3, [pc, #16]	; (8001154 <CRYP_Init+0x5a>)
  CRYP->CR |= CRYP_InitStruct->CRYP_AlgoDir;
 8001142:	8801      	ldrh	r1, [r0, #0]
                                                  configured once the key has 
                                                  been prepared */
  }

  /* Select data Direction */ 
  CRYP->CR &= ~CRYP_CR_ALGODIR;
 8001144:	681a      	ldr	r2, [r3, #0]
 8001146:	f022 0204 	bic.w	r2, r2, #4
 800114a:	601a      	str	r2, [r3, #0]
  CRYP->CR |= CRYP_InitStruct->CRYP_AlgoDir;
 800114c:	681a      	ldr	r2, [r3, #0]
 800114e:	430a      	orrs	r2, r1
 8001150:	601a      	str	r2, [r3, #0]
}
 8001152:	bd10      	pop	{r4, pc}
 8001154:	50060000 	.word	0x50060000

08001158 <CRYP_StructInit>:
  * @retval None
  */
void CRYP_StructInit(CRYP_InitTypeDef* CRYP_InitStruct)
{
  /* Initialize the CRYP_AlgoDir member */
  CRYP_InitStruct->CRYP_AlgoDir = CRYP_AlgoDir_Encrypt;
 8001158:	2300      	movs	r3, #0
 800115a:	8003      	strh	r3, [r0, #0]

  /* initialize the CRYP_AlgoMode member */
  CRYP_InitStruct->CRYP_AlgoMode = CRYP_AlgoMode_TDES_ECB;
 800115c:	8043      	strh	r3, [r0, #2]

  /* initialize the CRYP_DataType member */
  CRYP_InitStruct->CRYP_DataType = CRYP_DataType_32b;
 800115e:	8083      	strh	r3, [r0, #4]
  
  /* Initialize the CRYP_KeySize member */
  CRYP_InitStruct->CRYP_KeySize = CRYP_KeySize_128b;
 8001160:	80c3      	strh	r3, [r0, #6]
}
 8001162:	4770      	bx	lr

08001164 <CRYP_KeyInit>:
  * @retval None
  */
void CRYP_KeyInit(CRYP_KeyInitTypeDef* CRYP_KeyInitStruct)
{
  /* Key Initialisation */
  CRYP->K0LR = CRYP_KeyInitStruct->CRYP_Key0Left;
 8001164:	6802      	ldr	r2, [r0, #0]
 8001166:	4b08      	ldr	r3, [pc, #32]	; (8001188 <CRYP_KeyInit+0x24>)
 8001168:	621a      	str	r2, [r3, #32]
  CRYP->K0RR = CRYP_KeyInitStruct->CRYP_Key0Right;
 800116a:	6842      	ldr	r2, [r0, #4]
 800116c:	625a      	str	r2, [r3, #36]	; 0x24
  CRYP->K1LR = CRYP_KeyInitStruct->CRYP_Key1Left;
 800116e:	6882      	ldr	r2, [r0, #8]
 8001170:	629a      	str	r2, [r3, #40]	; 0x28
  CRYP->K1RR = CRYP_KeyInitStruct->CRYP_Key1Right;
 8001172:	68c2      	ldr	r2, [r0, #12]
 8001174:	62da      	str	r2, [r3, #44]	; 0x2c
  CRYP->K2LR = CRYP_KeyInitStruct->CRYP_Key2Left;
 8001176:	6902      	ldr	r2, [r0, #16]
 8001178:	631a      	str	r2, [r3, #48]	; 0x30
  CRYP->K2RR = CRYP_KeyInitStruct->CRYP_Key2Right;
 800117a:	6942      	ldr	r2, [r0, #20]
 800117c:	635a      	str	r2, [r3, #52]	; 0x34
  CRYP->K3LR = CRYP_KeyInitStruct->CRYP_Key3Left;
 800117e:	6982      	ldr	r2, [r0, #24]
 8001180:	639a      	str	r2, [r3, #56]	; 0x38
  CRYP->K3RR = CRYP_KeyInitStruct->CRYP_Key3Right;
 8001182:	69c2      	ldr	r2, [r0, #28]
 8001184:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8001186:	4770      	bx	lr
 8001188:	50060000 	.word	0x50060000

0800118c <CRYP_KeyStructInit>:
  *         which will be initialized.
  * @retval None
  */
void CRYP_KeyStructInit(CRYP_KeyInitTypeDef* CRYP_KeyInitStruct)
{
  CRYP_KeyInitStruct->CRYP_Key0Left  = 0;
 800118c:	2300      	movs	r3, #0
 800118e:	6003      	str	r3, [r0, #0]
  CRYP_KeyInitStruct->CRYP_Key0Right = 0;
 8001190:	6043      	str	r3, [r0, #4]
  CRYP_KeyInitStruct->CRYP_Key1Left  = 0;
 8001192:	6083      	str	r3, [r0, #8]
  CRYP_KeyInitStruct->CRYP_Key1Right = 0;
 8001194:	60c3      	str	r3, [r0, #12]
  CRYP_KeyInitStruct->CRYP_Key2Left  = 0;
 8001196:	6103      	str	r3, [r0, #16]
  CRYP_KeyInitStruct->CRYP_Key2Right = 0;
 8001198:	6143      	str	r3, [r0, #20]
  CRYP_KeyInitStruct->CRYP_Key3Left  = 0;
 800119a:	6183      	str	r3, [r0, #24]
  CRYP_KeyInitStruct->CRYP_Key3Right = 0;
 800119c:	61c3      	str	r3, [r0, #28]
}
 800119e:	4770      	bx	lr

080011a0 <CRYP_IVInit>:
  *         the configuration information for the CRYP Initialization Vectors(IV).
  * @retval None
  */
void CRYP_IVInit(CRYP_IVInitTypeDef* CRYP_IVInitStruct)
{
  CRYP->IV0LR = CRYP_IVInitStruct->CRYP_IV0Left;
 80011a0:	6802      	ldr	r2, [r0, #0]
 80011a2:	4b04      	ldr	r3, [pc, #16]	; (80011b4 <CRYP_IVInit+0x14>)
 80011a4:	641a      	str	r2, [r3, #64]	; 0x40
  CRYP->IV0RR = CRYP_IVInitStruct->CRYP_IV0Right;
 80011a6:	6842      	ldr	r2, [r0, #4]
 80011a8:	645a      	str	r2, [r3, #68]	; 0x44
  CRYP->IV1LR = CRYP_IVInitStruct->CRYP_IV1Left;
 80011aa:	6882      	ldr	r2, [r0, #8]
 80011ac:	649a      	str	r2, [r3, #72]	; 0x48
  CRYP->IV1RR = CRYP_IVInitStruct->CRYP_IV1Right;
 80011ae:	68c2      	ldr	r2, [r0, #12]
 80011b0:	64da      	str	r2, [r3, #76]	; 0x4c
}
 80011b2:	4770      	bx	lr
 80011b4:	50060000 	.word	0x50060000

080011b8 <CRYP_IVStructInit>:
  *         Vectors(IV) structure which will be initialized.
  * @retval None
  */
void CRYP_IVStructInit(CRYP_IVInitTypeDef* CRYP_IVInitStruct)
{
  CRYP_IVInitStruct->CRYP_IV0Left  = 0;
 80011b8:	2300      	movs	r3, #0
 80011ba:	6003      	str	r3, [r0, #0]
  CRYP_IVInitStruct->CRYP_IV0Right = 0;
 80011bc:	6043      	str	r3, [r0, #4]
  CRYP_IVInitStruct->CRYP_IV1Left  = 0;
 80011be:	6083      	str	r3, [r0, #8]
  CRYP_IVInitStruct->CRYP_IV1Right = 0;
 80011c0:	60c3      	str	r3, [r0, #12]
}
 80011c2:	4770      	bx	lr

080011c4 <CRYP_FIFOFlush>:
  * @retval None
  */
void CRYP_FIFOFlush(void)
{
  /* Reset the read and write pointers of the FIFOs */
  CRYP->CR |= CRYP_CR_FFLUSH;
 80011c4:	4b02      	ldr	r3, [pc, #8]	; (80011d0 <CRYP_FIFOFlush+0xc>)
 80011c6:	681a      	ldr	r2, [r3, #0]
 80011c8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80011cc:	601a      	str	r2, [r3, #0]
}
 80011ce:	4770      	bx	lr
 80011d0:	50060000 	.word	0x50060000

080011d4 <CRYP_Cmd>:
  * @param  NewState: new state of the CRYP peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void CRYP_Cmd(FunctionalState NewState)
{
 80011d4:	4b04      	ldr	r3, [pc, #16]	; (80011e8 <CRYP_Cmd+0x14>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the Cryptographic processor */
    CRYP->CR |= CRYP_CR_CRYPEN;
 80011d6:	681a      	ldr	r2, [r3, #0]
void CRYP_Cmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80011d8:	b110      	cbz	r0, 80011e0 <CRYP_Cmd+0xc>
  {
    /* Enable the Cryptographic processor */
    CRYP->CR |= CRYP_CR_CRYPEN;
 80011da:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80011de:	e001      	b.n	80011e4 <CRYP_Cmd+0x10>
  }
  else
  {
    /* Disable the Cryptographic processor */
    CRYP->CR &= ~CRYP_CR_CRYPEN;
 80011e0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80011e4:	601a      	str	r2, [r3, #0]
 80011e6:	4770      	bx	lr
 80011e8:	50060000 	.word	0x50060000

080011ec <CRYP_DataIn>:
  * @param  Data: data to write in Data Input register
  * @retval None
  */
void CRYP_DataIn(uint32_t Data)
{
  CRYP->DR = Data;
 80011ec:	4b01      	ldr	r3, [pc, #4]	; (80011f4 <CRYP_DataIn+0x8>)
 80011ee:	6098      	str	r0, [r3, #8]
}
 80011f0:	4770      	bx	lr
 80011f2:	bf00      	nop
 80011f4:	50060000 	.word	0x50060000

080011f8 <CRYP_DataOut>:
  * @param  None
  * @retval Last data entered into the output FIFO.
  */
uint32_t CRYP_DataOut(void)
{
  return CRYP->DOUT;
 80011f8:	4b01      	ldr	r3, [pc, #4]	; (8001200 <CRYP_DataOut+0x8>)
 80011fa:	68d8      	ldr	r0, [r3, #12]
}
 80011fc:	4770      	bx	lr
 80011fe:	bf00      	nop
 8001200:	50060000 	.word	0x50060000

08001204 <CRYP_SaveContext>:
  *         contains the configuration information for the CRYP Keys.  
  * @retval None
  */
ErrorStatus CRYP_SaveContext(CRYP_Context* CRYP_ContextSave,
                             CRYP_KeyInitTypeDef* CRYP_KeyInitStruct)
{
 8001204:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t timeout = 0;
 8001206:	2300      	movs	r3, #0
 8001208:	9301      	str	r3, [sp, #4]
  uint32_t ckeckmask = 0, bitstatus;    
  ErrorStatus status = ERROR;

  /* Stop DMA transfers on the IN FIFO by clearing the DIEN bit in the CRYP_DMACR */
  CRYP->DMACR &= ~(uint32_t)CRYP_DMACR_DIEN;
 800120a:	4b22      	ldr	r3, [pc, #136]	; (8001294 <CRYP_SaveContext+0x90>)
 800120c:	691a      	ldr	r2, [r3, #16]
 800120e:	f022 0201 	bic.w	r2, r2, #1
 8001212:	611a      	str	r2, [r3, #16]
    
  /* Wait until both the IN and OUT FIFOs are empty  
    (IFEM=1 and OFNE=0 in the CRYP_SR register) and the 
     BUSY bit is cleared. */

  if ((CRYP->CR & (uint32_t)(CRYP_CR_ALGOMODE_TDES_ECB | CRYP_CR_ALGOMODE_TDES_CBC)) != (uint32_t)0 )/* TDES */
 8001214:	681a      	ldr	r2, [r3, #0]
  { 
    ckeckmask =  CRYP_SR_IFEM | CRYP_SR_BUSY ;
 8001216:	f012 0f08 	tst.w	r2, #8
 800121a:	bf0c      	ite	eq
 800121c:	2215      	moveq	r2, #21
 800121e:	2211      	movne	r2, #17
  do 
  {
    bitstatus = CRYP->SR & ckeckmask;
    timeout++;
  }
  while ((timeout != MAX_TIMEOUT) && (bitstatus != CRYP_SR_IFEM));
 8001220:	f64f 74ff 	movw	r4, #65535	; 0xffff
    ckeckmask =  CRYP_SR_IFEM | CRYP_SR_BUSY | CRYP_SR_OFNE;
  }           
   
  do 
  {
    bitstatus = CRYP->SR & ckeckmask;
 8001224:	685d      	ldr	r5, [r3, #4]
    timeout++;
 8001226:	9e01      	ldr	r6, [sp, #4]
 8001228:	3601      	adds	r6, #1
 800122a:	9601      	str	r6, [sp, #4]
  }
  while ((timeout != MAX_TIMEOUT) && (bitstatus != CRYP_SR_IFEM));
 800122c:	9e01      	ldr	r6, [sp, #4]
 800122e:	42a6      	cmp	r6, r4
 8001230:	d002      	beq.n	8001238 <CRYP_SaveContext+0x34>
    ckeckmask =  CRYP_SR_IFEM | CRYP_SR_BUSY | CRYP_SR_OFNE;
  }           
   
  do 
  {
    bitstatus = CRYP->SR & ckeckmask;
 8001232:	4015      	ands	r5, r2
    timeout++;
  }
  while ((timeout != MAX_TIMEOUT) && (bitstatus != CRYP_SR_IFEM));
 8001234:	2d01      	cmp	r5, #1
 8001236:	d1f5      	bne.n	8001224 <CRYP_SaveContext+0x20>
     
  if ((CRYP->SR & ckeckmask) != CRYP_SR_IFEM)
 8001238:	4b16      	ldr	r3, [pc, #88]	; (8001294 <CRYP_SaveContext+0x90>)
 800123a:	685c      	ldr	r4, [r3, #4]
 800123c:	4022      	ands	r2, r4
 800123e:	2a01      	cmp	r2, #1
 8001240:	d125      	bne.n	800128e <CRYP_SaveContext+0x8a>
  {      
    /* Stop DMA transfers on the OUT FIFO by 
       - writing the DOEN bit to 0 in the CRYP_DMACR register 
       - and clear the CRYPEN bit. */

    CRYP->DMACR &= ~(uint32_t)CRYP_DMACR_DOEN;
 8001242:	691c      	ldr	r4, [r3, #16]
 8001244:	f024 0402 	bic.w	r4, r4, #2
 8001248:	611c      	str	r4, [r3, #16]
    CRYP->CR &= ~(uint32_t)CRYP_CR_CRYPEN;
 800124a:	681c      	ldr	r4, [r3, #0]
 800124c:	f424 4400 	bic.w	r4, r4, #32768	; 0x8000
 8001250:	601c      	str	r4, [r3, #0]

    /* Save the current configuration (bits [9:2] in the CRYP_CR register) */
    CRYP_ContextSave->CR_bits9to2  = CRYP->CR & (CRYP_CR_KEYSIZE  | 
 8001252:	681c      	ldr	r4, [r3, #0]
 8001254:	f404 747f 	and.w	r4, r4, #1020	; 0x3fc
 8001258:	6004      	str	r4, [r0, #0]
                                                 CRYP_CR_DATATYPE | 
                                                 CRYP_CR_ALGOMODE |
                                                 CRYP_CR_ALGODIR); 

    /* and, if not in ECB mode, the initialization vectors. */
    CRYP_ContextSave->CRYP_IV0LR = CRYP->IV0LR;
 800125a:	6c1c      	ldr	r4, [r3, #64]	; 0x40
 800125c:	6044      	str	r4, [r0, #4]
    CRYP_ContextSave->CRYP_IV0RR = CRYP->IV0RR;
 800125e:	6c5c      	ldr	r4, [r3, #68]	; 0x44
 8001260:	6084      	str	r4, [r0, #8]
    CRYP_ContextSave->CRYP_IV1LR = CRYP->IV1LR;
 8001262:	6c9c      	ldr	r4, [r3, #72]	; 0x48
 8001264:	60c4      	str	r4, [r0, #12]
    CRYP_ContextSave->CRYP_IV1RR = CRYP->IV1RR;
 8001266:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001268:	6103      	str	r3, [r0, #16]

    /* save The key value */
    CRYP_ContextSave->CRYP_K0LR = CRYP_KeyInitStruct->CRYP_Key0Left; 
 800126a:	680b      	ldr	r3, [r1, #0]
 800126c:	6143      	str	r3, [r0, #20]
    CRYP_ContextSave->CRYP_K0RR = CRYP_KeyInitStruct->CRYP_Key0Right; 
 800126e:	684b      	ldr	r3, [r1, #4]
 8001270:	6183      	str	r3, [r0, #24]
    CRYP_ContextSave->CRYP_K1LR = CRYP_KeyInitStruct->CRYP_Key1Left; 
 8001272:	688b      	ldr	r3, [r1, #8]
 8001274:	61c3      	str	r3, [r0, #28]
    CRYP_ContextSave->CRYP_K1RR = CRYP_KeyInitStruct->CRYP_Key1Right; 
 8001276:	68cb      	ldr	r3, [r1, #12]
 8001278:	6203      	str	r3, [r0, #32]
    CRYP_ContextSave->CRYP_K2LR = CRYP_KeyInitStruct->CRYP_Key2Left; 
 800127a:	690b      	ldr	r3, [r1, #16]
 800127c:	6243      	str	r3, [r0, #36]	; 0x24
    CRYP_ContextSave->CRYP_K2RR = CRYP_KeyInitStruct->CRYP_Key2Right; 
 800127e:	694b      	ldr	r3, [r1, #20]
 8001280:	6283      	str	r3, [r0, #40]	; 0x28
    CRYP_ContextSave->CRYP_K3LR = CRYP_KeyInitStruct->CRYP_Key3Left; 
 8001282:	698b      	ldr	r3, [r1, #24]
 8001284:	62c3      	str	r3, [r0, #44]	; 0x2c
    CRYP_ContextSave->CRYP_K3RR = CRYP_KeyInitStruct->CRYP_Key3Right; 
 8001286:	69cb      	ldr	r3, [r1, #28]
 8001288:	6303      	str	r3, [r0, #48]	; 0x30

   /* When needed, save the DMA status (pointers for IN and OUT messages, 
      number of remaining bytes, etc.) */
     
    status = SUCCESS;
 800128a:	4610      	mov	r0, r2
 800128c:	e000      	b.n	8001290 <CRYP_SaveContext+0x8c>
  }
  while ((timeout != MAX_TIMEOUT) && (bitstatus != CRYP_SR_IFEM));
     
  if ((CRYP->SR & ckeckmask) != CRYP_SR_IFEM)
  {
    status = ERROR;
 800128e:	2000      	movs	r0, #0
     
    status = SUCCESS;
  }

   return status;
}
 8001290:	bd7c      	pop	{r2, r3, r4, r5, r6, pc}
 8001292:	bf00      	nop
 8001294:	50060000 	.word	0x50060000

08001298 <CRYP_RestoreContext>:
  */
void CRYP_RestoreContext(CRYP_Context* CRYP_ContextRestore)  
{

  /* Configure the processor with the saved configuration */
  CRYP->CR = CRYP_ContextRestore->CR_bits9to2;
 8001298:	6802      	ldr	r2, [r0, #0]
 800129a:	4b0f      	ldr	r3, [pc, #60]	; (80012d8 <CRYP_RestoreContext+0x40>)
 800129c:	601a      	str	r2, [r3, #0]

  /* restore The key value */
  CRYP->K0LR = CRYP_ContextRestore->CRYP_K0LR; 
 800129e:	6942      	ldr	r2, [r0, #20]
 80012a0:	621a      	str	r2, [r3, #32]
  CRYP->K0RR = CRYP_ContextRestore->CRYP_K0RR;
 80012a2:	6982      	ldr	r2, [r0, #24]
 80012a4:	625a      	str	r2, [r3, #36]	; 0x24
  CRYP->K1LR = CRYP_ContextRestore->CRYP_K1LR;
 80012a6:	69c2      	ldr	r2, [r0, #28]
 80012a8:	629a      	str	r2, [r3, #40]	; 0x28
  CRYP->K1RR = CRYP_ContextRestore->CRYP_K1RR;
 80012aa:	6a02      	ldr	r2, [r0, #32]
 80012ac:	62da      	str	r2, [r3, #44]	; 0x2c
  CRYP->K2LR = CRYP_ContextRestore->CRYP_K2LR;
 80012ae:	6a42      	ldr	r2, [r0, #36]	; 0x24
 80012b0:	631a      	str	r2, [r3, #48]	; 0x30
  CRYP->K2RR = CRYP_ContextRestore->CRYP_K2RR;
 80012b2:	6a82      	ldr	r2, [r0, #40]	; 0x28
 80012b4:	635a      	str	r2, [r3, #52]	; 0x34
  CRYP->K3LR = CRYP_ContextRestore->CRYP_K3LR;
 80012b6:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 80012b8:	639a      	str	r2, [r3, #56]	; 0x38
  CRYP->K3RR = CRYP_ContextRestore->CRYP_K3RR;
 80012ba:	6b02      	ldr	r2, [r0, #48]	; 0x30
 80012bc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* and the initialization vectors. */
  CRYP->IV0LR = CRYP_ContextRestore->CRYP_IV0LR;
 80012be:	6842      	ldr	r2, [r0, #4]
 80012c0:	641a      	str	r2, [r3, #64]	; 0x40
  CRYP->IV0RR = CRYP_ContextRestore->CRYP_IV0RR;
 80012c2:	6882      	ldr	r2, [r0, #8]
 80012c4:	645a      	str	r2, [r3, #68]	; 0x44
  CRYP->IV1LR = CRYP_ContextRestore->CRYP_IV1LR;
 80012c6:	68c2      	ldr	r2, [r0, #12]
 80012c8:	649a      	str	r2, [r3, #72]	; 0x48
  CRYP->IV1RR = CRYP_ContextRestore->CRYP_IV1RR;
 80012ca:	6902      	ldr	r2, [r0, #16]
 80012cc:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Enable the cryptographic processor */
  CRYP->CR |= CRYP_CR_CRYPEN;
 80012ce:	681a      	ldr	r2, [r3, #0]
 80012d0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80012d4:	601a      	str	r2, [r3, #0]
}
 80012d6:	4770      	bx	lr
 80012d8:	50060000 	.word	0x50060000

080012dc <CRYP_DMACmd>:
  * @param  NewState: new state of the selected CRYP DMA transfer request.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void CRYP_DMACmd(uint8_t CRYP_DMAReq, FunctionalState NewState)
{
 80012dc:	4b05      	ldr	r3, [pc, #20]	; (80012f4 <CRYP_DMACmd+0x18>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected CRYP DMA request */
    CRYP->DMACR |= CRYP_DMAReq;
 80012de:	691a      	ldr	r2, [r3, #16]
{
  /* Check the parameters */
  assert_param(IS_CRYP_DMAREQ(CRYP_DMAReq));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80012e0:	b109      	cbz	r1, 80012e6 <CRYP_DMACmd+0xa>
  {
    /* Enable the selected CRYP DMA request */
    CRYP->DMACR |= CRYP_DMAReq;
 80012e2:	4310      	orrs	r0, r2
 80012e4:	e003      	b.n	80012ee <CRYP_DMACmd+0x12>
  }
  else
  {
    /* Disable the selected CRYP DMA request */
    CRYP->DMACR &= (uint8_t)~CRYP_DMAReq;
 80012e6:	ea22 0000 	bic.w	r0, r2, r0
 80012ea:	f000 00ff 	and.w	r0, r0, #255	; 0xff
 80012ee:	6118      	str	r0, [r3, #16]
 80012f0:	4770      	bx	lr
 80012f2:	bf00      	nop
 80012f4:	50060000 	.word	0x50060000

080012f8 <CRYP_ITConfig>:
  * @param  NewState: new state of the specified CRYP interrupt.
  *           This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void CRYP_ITConfig(uint8_t CRYP_IT, FunctionalState NewState)
{
 80012f8:	4b05      	ldr	r3, [pc, #20]	; (8001310 <CRYP_ITConfig+0x18>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected CRYP interrupt */
    CRYP->IMSCR |= CRYP_IT;
 80012fa:	695a      	ldr	r2, [r3, #20]
{
  /* Check the parameters */
  assert_param(IS_CRYP_CONFIG_IT(CRYP_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80012fc:	b109      	cbz	r1, 8001302 <CRYP_ITConfig+0xa>
  {
    /* Enable the selected CRYP interrupt */
    CRYP->IMSCR |= CRYP_IT;
 80012fe:	4310      	orrs	r0, r2
 8001300:	e003      	b.n	800130a <CRYP_ITConfig+0x12>
  }
  else
  {
    /* Disable the selected CRYP interrupt */
    CRYP->IMSCR &= (uint8_t)~CRYP_IT;
 8001302:	ea22 0000 	bic.w	r0, r2, r0
 8001306:	f000 00ff 	and.w	r0, r0, #255	; 0xff
 800130a:	6158      	str	r0, [r3, #20]
 800130c:	4770      	bx	lr
 800130e:	bf00      	nop
 8001310:	50060000 	.word	0x50060000

08001314 <CRYP_GetITStatus>:
  ITStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_CRYP_GET_IT(CRYP_IT));

  /* Check the status of the specified CRYP interrupt */
  if ((CRYP->MISR &  CRYP_IT) != (uint8_t)RESET)
 8001314:	4b03      	ldr	r3, [pc, #12]	; (8001324 <CRYP_GetITStatus+0x10>)
 8001316:	69db      	ldr	r3, [r3, #28]
  {
    /* CRYP_IT is set */
    bitstatus = SET;
 8001318:	4218      	tst	r0, r3
    /* CRYP_IT is reset */
    bitstatus = RESET;
  }
  /* Return the CRYP_IT status */
  return bitstatus;
}
 800131a:	bf0c      	ite	eq
 800131c:	2000      	moveq	r0, #0
 800131e:	2001      	movne	r0, #1
 8001320:	4770      	bx	lr
 8001322:	bf00      	nop
 8001324:	50060000 	.word	0x50060000

08001328 <CRYP_GetFlagStatus>:
  *            @arg CRYP_FLAG_OUTRIS: Output FIFO raw interrupt flag.
  *            @arg CRYP_FLAG_INRIS: Input FIFO raw interrupt flag.
  * @retval The new state of CRYP_FLAG (SET or RESET).
  */
FlagStatus CRYP_GetFlagStatus(uint8_t CRYP_FLAG)
{
 8001328:	4b05      	ldr	r3, [pc, #20]	; (8001340 <CRYP_GetFlagStatus+0x18>)

  /* Check the parameters */
  assert_param(IS_CRYP_GET_FLAG(CRYP_FLAG));

  /* check if the FLAG is in RISR register */
  if ((CRYP_FLAG & FLAG_MASK) != 0x00) 
 800132a:	f010 0f20 	tst.w	r0, #32
  {
    tempreg = CRYP->RISR;
 800132e:	bf14      	ite	ne
 8001330:	699b      	ldrne	r3, [r3, #24]
  }
  else  /* The FLAG is in SR register */
  {
    tempreg = CRYP->SR;
 8001332:	685b      	ldreq	r3, [r3, #4]

  /* Check the status of the specified CRYP flag */
  if ((tempreg & CRYP_FLAG ) != (uint8_t)RESET)
  {
    /* CRYP_FLAG is set */
    bitstatus = SET;
 8001334:	4203      	tst	r3, r0
    bitstatus = RESET;
  }

  /* Return the CRYP_FLAG status */
  return  bitstatus;
}
 8001336:	bf0c      	ite	eq
 8001338:	2000      	moveq	r0, #0
 800133a:	2001      	movne	r0, #1
 800133c:	4770      	bx	lr
 800133e:	bf00      	nop
 8001340:	50060000 	.word	0x50060000

08001344 <CRYP_AES_ECB>:
  *          - SUCCESS: Operation done
  *          - ERROR: Operation failed
  */
ErrorStatus CRYP_AES_ECB(uint8_t Mode, uint8_t* Key, uint16_t Keysize,
                         uint8_t* Input, uint32_t Ilength, uint8_t* Output)
{
 8001344:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001348:	b08d      	sub	sp, #52	; 0x34
 800134a:	4616      	mov	r6, r2
 800134c:	4604      	mov	r4, r0
  CRYP_InitTypeDef AES_CRYP_InitStructure;
  CRYP_KeyInitTypeDef AES_CRYP_KeyInitStructure;
  __IO uint32_t counter = 0;
 800134e:	f04f 0a00 	mov.w	sl, #0
  uint32_t inputaddr  = (uint32_t)Input;
  uint32_t outputaddr = (uint32_t)Output;
  uint32_t i = 0;

  /* Crypto structures initialisation*/
  CRYP_KeyStructInit(&AES_CRYP_KeyInitStructure);
 8001352:	a801      	add	r0, sp, #4
  *          - SUCCESS: Operation done
  *          - ERROR: Operation failed
  */
ErrorStatus CRYP_AES_ECB(uint8_t Mode, uint8_t* Key, uint16_t Keysize,
                         uint8_t* Input, uint32_t Ilength, uint8_t* Output)
{
 8001354:	460d      	mov	r5, r1
 8001356:	4699      	mov	r9, r3
 8001358:	f8dd b058 	ldr.w	fp, [sp, #88]	; 0x58
  CRYP_InitTypeDef AES_CRYP_InitStructure;
  CRYP_KeyInitTypeDef AES_CRYP_KeyInitStructure;
  __IO uint32_t counter = 0;
 800135c:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
  uint32_t busystatus = 0;
  ErrorStatus status = SUCCESS;
  uint32_t keyaddr    = (uint32_t)Key;
  uint32_t inputaddr  = (uint32_t)Input;
 8001360:	4698      	mov	r8, r3
  uint32_t outputaddr = (uint32_t)Output;
 8001362:	9f17      	ldr	r7, [sp, #92]	; 0x5c
  uint32_t i = 0;

  /* Crypto structures initialisation*/
  CRYP_KeyStructInit(&AES_CRYP_KeyInitStructure);
 8001364:	f7ff ff12 	bl	800118c <CRYP_KeyStructInit>

  switch(Keysize)
 8001368:	2ec0      	cmp	r6, #192	; 0xc0
 800136a:	d011      	beq.n	8001390 <CRYP_AES_ECB+0x4c>
 800136c:	f5b6 7f80 	cmp.w	r6, #256	; 0x100
 8001370:	d023      	beq.n	80013ba <CRYP_AES_ECB+0x76>
 8001372:	2e80      	cmp	r6, #128	; 0x80
 8001374:	d13d      	bne.n	80013f2 <CRYP_AES_ECB+0xae>
  {
    case 128:
    AES_CRYP_InitStructure.CRYP_KeySize = CRYP_KeySize_128b;
 8001376:	f8ad a02a 	strh.w	sl, [sp, #42]	; 0x2a
 */
__attribute__( ( always_inline ) ) static __INLINE uint32_t __REV(uint32_t value)
{
  uint32_t result;
  
  __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
 800137a:	682b      	ldr	r3, [r5, #0]
 800137c:	ba1b      	rev	r3, r3
    AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 800137e:	9305      	str	r3, [sp, #20]
 8001380:	686b      	ldr	r3, [r5, #4]
 8001382:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 8001384:	9306      	str	r3, [sp, #24]
 8001386:	68ab      	ldr	r3, [r5, #8]
 8001388:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 800138a:	9307      	str	r3, [sp, #28]
 800138c:	68eb      	ldr	r3, [r5, #12]
 800138e:	e02e      	b.n	80013ee <CRYP_AES_ECB+0xaa>
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
    break;
    case 192:
    AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_192b;
 8001390:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001394:	f8ad 302a 	strh.w	r3, [sp, #42]	; 0x2a
 8001398:	682b      	ldr	r3, [r5, #0]
 800139a:	ba1b      	rev	r3, r3
    AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 800139c:	9303      	str	r3, [sp, #12]
 800139e:	686b      	ldr	r3, [r5, #4]
 80013a0:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 80013a2:	9304      	str	r3, [sp, #16]
 80013a4:	68ab      	ldr	r3, [r5, #8]
 80013a6:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 80013a8:	9305      	str	r3, [sp, #20]
 80013aa:	68eb      	ldr	r3, [r5, #12]
 80013ac:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 80013ae:	9306      	str	r3, [sp, #24]
 80013b0:	692b      	ldr	r3, [r5, #16]
 80013b2:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 80013b4:	9307      	str	r3, [sp, #28]
 80013b6:	696b      	ldr	r3, [r5, #20]
 80013b8:	e019      	b.n	80013ee <CRYP_AES_ECB+0xaa>
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
    break;
    case 256:
    AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_256b;
 80013ba:	f44f 7300 	mov.w	r3, #512	; 0x200
 80013be:	f8ad 302a 	strh.w	r3, [sp, #42]	; 0x2a
 80013c2:	682b      	ldr	r3, [r5, #0]
 80013c4:	ba1b      	rev	r3, r3
    AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 80013c6:	9301      	str	r3, [sp, #4]
 80013c8:	686b      	ldr	r3, [r5, #4]
 80013ca:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
 80013cc:	9302      	str	r3, [sp, #8]
 80013ce:	68ab      	ldr	r3, [r5, #8]
 80013d0:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 80013d2:	9303      	str	r3, [sp, #12]
 80013d4:	68eb      	ldr	r3, [r5, #12]
 80013d6:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 80013d8:	9304      	str	r3, [sp, #16]
 80013da:	692b      	ldr	r3, [r5, #16]
 80013dc:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 80013de:	9305      	str	r3, [sp, #20]
 80013e0:	696b      	ldr	r3, [r5, #20]
 80013e2:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 80013e4:	9306      	str	r3, [sp, #24]
 80013e6:	69ab      	ldr	r3, [r5, #24]
 80013e8:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 80013ea:	9307      	str	r3, [sp, #28]
 80013ec:	69eb      	ldr	r3, [r5, #28]
 80013ee:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 80013f0:	9308      	str	r3, [sp, #32]
    default:
    break;
  }

  /*------------------ AES Decryption ------------------*/
  if(Mode == MODE_DECRYPT) /* AES decryption */
 80013f2:	bb14      	cbnz	r4, 800143a <CRYP_AES_ECB+0xf6>
  {
    /* Flush IN/OUT FIFOs */
    CRYP_FIFOFlush();
 80013f4:	f7ff fee6 	bl	80011c4 <CRYP_FIFOFlush>

    /* Crypto Init for Key preparation for decryption process */
    AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
 80013f8:	2304      	movs	r3, #4
 80013fa:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
    AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_Key;
    AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_32b;
    CRYP_Init(&AES_CRYP_InitStructure);
 80013fe:	a809      	add	r0, sp, #36	; 0x24
    /* Flush IN/OUT FIFOs */
    CRYP_FIFOFlush();

    /* Crypto Init for Key preparation for decryption process */
    AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
    AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_Key;
 8001400:	2338      	movs	r3, #56	; 0x38
 8001402:	f8ad 3026 	strh.w	r3, [sp, #38]	; 0x26
    AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_32b;
 8001406:	f8ad 4028 	strh.w	r4, [sp, #40]	; 0x28
    CRYP_Init(&AES_CRYP_InitStructure);
 800140a:	f7ff fe76 	bl	80010fa <CRYP_Init>

    /* Key Initialisation */
    CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
 800140e:	a801      	add	r0, sp, #4
 8001410:	f7ff fea8 	bl	8001164 <CRYP_KeyInit>

    /* Enable Crypto processor */
    CRYP_Cmd(ENABLE);
 8001414:	2001      	movs	r0, #1
 8001416:	f7ff fedd 	bl	80011d4 <CRYP_Cmd>

    /* wait until the Busy flag is RESET */
    do
    {
      busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 800141a:	2010      	movs	r0, #16
 800141c:	f7ff ff84 	bl	8001328 <CRYP_GetFlagStatus>
      counter++;
 8001420:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8001422:	3301      	adds	r3, #1
 8001424:	930b      	str	r3, [sp, #44]	; 0x2c
    }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 8001426:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8001428:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800142c:	d002      	beq.n	8001434 <CRYP_AES_ECB+0xf0>
 800142e:	2800      	cmp	r0, #0
 8001430:	d1f3      	bne.n	800141a <CRYP_AES_ECB+0xd6>
 8001432:	e000      	b.n	8001436 <CRYP_AES_ECB+0xf2>

    if (busystatus != RESET)
 8001434:	b948      	cbnz	r0, 800144a <CRYP_AES_ECB+0x106>
       status = ERROR;
    }
    else
    {
      /* Crypto Init for decryption process */  
      AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
 8001436:	2304      	movs	r3, #4
 8001438:	e003      	b.n	8001442 <CRYP_AES_ECB+0xfe>
  }
  /*------------------ AES Encryption ------------------*/
  else /* AES encryption */
  {

    CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
 800143a:	a801      	add	r0, sp, #4
 800143c:	f7ff fe92 	bl	8001164 <CRYP_KeyInit>

    /* Crypto Init for Encryption process */
    AES_CRYP_InitStructure.CRYP_AlgoDir  = CRYP_AlgoDir_Encrypt;
 8001440:	2300      	movs	r3, #0
 8001442:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
{
  CRYP_InitTypeDef AES_CRYP_InitStructure;
  CRYP_KeyInitTypeDef AES_CRYP_KeyInitStructure;
  __IO uint32_t counter = 0;
  uint32_t busystatus = 0;
  ErrorStatus status = SUCCESS;
 8001446:	2401      	movs	r4, #1
 8001448:	e000      	b.n	800144c <CRYP_AES_ECB+0x108>
      counter++;
    }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));

    if (busystatus != RESET)
   {
       status = ERROR;
 800144a:	2400      	movs	r4, #0

    /* Crypto Init for Encryption process */
    AES_CRYP_InitStructure.CRYP_AlgoDir  = CRYP_AlgoDir_Encrypt;
  }

  AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_ECB;
 800144c:	2320      	movs	r3, #32
  AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
  CRYP_Init(&AES_CRYP_InitStructure);
 800144e:	a809      	add	r0, sp, #36	; 0x24

    /* Crypto Init for Encryption process */
    AES_CRYP_InitStructure.CRYP_AlgoDir  = CRYP_AlgoDir_Encrypt;
  }

  AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_ECB;
 8001450:	f8ad 3026 	strh.w	r3, [sp, #38]	; 0x26
  AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 8001454:	2380      	movs	r3, #128	; 0x80
 8001456:	f8ad 3028 	strh.w	r3, [sp, #40]	; 0x28
  CRYP_FIFOFlush();

  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);

  for(i=0; ((i<Ilength) && (status != ERROR)); i+=16)
 800145a:	2500      	movs	r5, #0
    AES_CRYP_InitStructure.CRYP_AlgoDir  = CRYP_AlgoDir_Encrypt;
  }

  AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_ECB;
  AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
  CRYP_Init(&AES_CRYP_InitStructure);
 800145c:	f7ff fe4d 	bl	80010fa <CRYP_Init>

  /* Flush IN/OUT FIFOs */
  CRYP_FIFOFlush();
 8001460:	f7ff feb0 	bl	80011c4 <CRYP_FIFOFlush>

  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);
 8001464:	2001      	movs	r0, #1
 8001466:	f7ff feb5 	bl	80011d4 <CRYP_Cmd>
    inputaddr+=4;
    CRYP_DataIn(*(uint32_t*)(inputaddr));
    inputaddr+=4;

    /* Wait until the complete message has been processed */
    counter = 0;
 800146a:	462e      	mov	r6, r5
  CRYP_FIFOFlush();

  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);

  for(i=0; ((i<Ilength) && (status != ERROR)); i+=16)
 800146c:	e031      	b.n	80014d2 <CRYP_AES_ECB+0x18e>
  {

    /* Write the Input block in the IN FIFO */
    CRYP_DataIn(*(uint32_t*)(inputaddr));
 800146e:	f859 0005 	ldr.w	r0, [r9, r5]
 8001472:	f7ff febb 	bl	80011ec <CRYP_DataIn>
    inputaddr+=4;
    CRYP_DataIn(*(uint32_t*)(inputaddr));
 8001476:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800147a:	f7ff feb7 	bl	80011ec <CRYP_DataIn>
    inputaddr+=4;
    CRYP_DataIn(*(uint32_t*)(inputaddr));
 800147e:	f8d8 0008 	ldr.w	r0, [r8, #8]
 8001482:	f7ff feb3 	bl	80011ec <CRYP_DataIn>
    inputaddr+=4;
    CRYP_DataIn(*(uint32_t*)(inputaddr));
 8001486:	f8d8 000c 	ldr.w	r0, [r8, #12]
 800148a:	f7ff feaf 	bl	80011ec <CRYP_DataIn>
    inputaddr+=4;
 800148e:	f108 0810 	add.w	r8, r8, #16

    /* Wait until the complete message has been processed */
    counter = 0;
 8001492:	960b      	str	r6, [sp, #44]	; 0x2c
    do
    {
      busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 8001494:	2010      	movs	r0, #16
 8001496:	f7ff ff47 	bl	8001328 <CRYP_GetFlagStatus>
      counter++;
 800149a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800149c:	3301      	adds	r3, #1
 800149e:	930b      	str	r3, [sp, #44]	; 0x2c
    }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 80014a0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80014a2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80014a6:	d002      	beq.n	80014ae <CRYP_AES_ECB+0x16a>
 80014a8:	2800      	cmp	r0, #0
 80014aa:	d1f3      	bne.n	8001494 <CRYP_AES_ECB+0x150>
 80014ac:	e000      	b.n	80014b0 <CRYP_AES_ECB+0x16c>

    if (busystatus != RESET)
 80014ae:	b970      	cbnz	r0, 80014ce <CRYP_AES_ECB+0x18a>
    }
    else
    {

      /* Read the Output block from the Output FIFO */
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
 80014b0:	f7ff fea2 	bl	80011f8 <CRYP_DataOut>
 80014b4:	6038      	str	r0, [r7, #0]
      outputaddr+=4;
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
 80014b6:	f7ff fe9f 	bl	80011f8 <CRYP_DataOut>
 80014ba:	6078      	str	r0, [r7, #4]
      outputaddr+=4;
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
 80014bc:	f7ff fe9c 	bl	80011f8 <CRYP_DataOut>
 80014c0:	60b8      	str	r0, [r7, #8]
      outputaddr+=4;
      *(uint32_t*)(outputaddr) = CRYP_DataOut(); 
 80014c2:	f7ff fe99 	bl	80011f8 <CRYP_DataOut>
      outputaddr+=4;
 80014c6:	2401      	movs	r4, #1
      outputaddr+=4;
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
      outputaddr+=4;
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
      outputaddr+=4;
      *(uint32_t*)(outputaddr) = CRYP_DataOut(); 
 80014c8:	60f8      	str	r0, [r7, #12]
      outputaddr+=4;
 80014ca:	3710      	adds	r7, #16
 80014cc:	e000      	b.n	80014d0 <CRYP_AES_ECB+0x18c>
      counter++;
    }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));

    if (busystatus != RESET)
   {
       status = ERROR;
 80014ce:	2400      	movs	r4, #0
  CRYP_FIFOFlush();

  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);

  for(i=0; ((i<Ilength) && (status != ERROR)); i+=16)
 80014d0:	3510      	adds	r5, #16
 80014d2:	455d      	cmp	r5, fp
 80014d4:	d201      	bcs.n	80014da <CRYP_AES_ECB+0x196>
 80014d6:	2c00      	cmp	r4, #0
 80014d8:	d1c9      	bne.n	800146e <CRYP_AES_ECB+0x12a>
      outputaddr+=4;
    }
  }

  /* Disable Crypto */
  CRYP_Cmd(DISABLE);
 80014da:	2000      	movs	r0, #0
 80014dc:	f7ff fe7a 	bl	80011d4 <CRYP_Cmd>

  return status; 
}
 80014e0:	4620      	mov	r0, r4
 80014e2:	b00d      	add	sp, #52	; 0x34
 80014e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080014e8 <CRYP_AES_CBC>:
  *          - ERROR: Operation failed
  */
ErrorStatus CRYP_AES_CBC(uint8_t Mode, uint8_t InitVectors[16], uint8_t *Key,
                         uint16_t Keysize, uint8_t *Input, uint32_t Ilength,
                         uint8_t *Output)
{
 80014e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80014ec:	b093      	sub	sp, #76	; 0x4c
 80014ee:	4699      	mov	r9, r3
 80014f0:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
 80014f4:	f8dd b074 	ldr.w	fp, [sp, #116]	; 0x74
  __IO uint32_t counter = 0;
  uint32_t busystatus = 0;
  ErrorStatus status = SUCCESS;
  uint32_t keyaddr    = (uint32_t)Key;
  uint32_t inputaddr  = (uint32_t)Input;
  uint32_t outputaddr = (uint32_t)Output;
 80014f8:	9f1e      	ldr	r7, [sp, #120]	; 0x78
                         uint8_t *Output)
{
  CRYP_InitTypeDef AES_CRYP_InitStructure;
  CRYP_KeyInitTypeDef AES_CRYP_KeyInitStructure;
  CRYP_IVInitTypeDef AES_CRYP_IVInitStructure;
  __IO uint32_t counter = 0;
 80014fa:	2300      	movs	r3, #0
  *          - ERROR: Operation failed
  */
ErrorStatus CRYP_AES_CBC(uint8_t Mode, uint8_t InitVectors[16], uint8_t *Key,
                         uint16_t Keysize, uint8_t *Input, uint32_t Ilength,
                         uint8_t *Output)
{
 80014fc:	4604      	mov	r4, r0
  uint32_t outputaddr = (uint32_t)Output;
  uint32_t ivaddr     = (uint32_t)InitVectors;
  uint32_t i = 0;

  /* Crypto structures initialisation*/
  CRYP_KeyStructInit(&AES_CRYP_KeyInitStructure);
 80014fe:	a803      	add	r0, sp, #12
                         uint8_t *Output)
{
  CRYP_InitTypeDef AES_CRYP_InitStructure;
  CRYP_KeyInitTypeDef AES_CRYP_KeyInitStructure;
  CRYP_IVInitTypeDef AES_CRYP_IVInitStructure;
  __IO uint32_t counter = 0;
 8001500:	9311      	str	r3, [sp, #68]	; 0x44
  uint32_t outputaddr = (uint32_t)Output;
  uint32_t ivaddr     = (uint32_t)InitVectors;
  uint32_t i = 0;

  /* Crypto structures initialisation*/
  CRYP_KeyStructInit(&AES_CRYP_KeyInitStructure);
 8001502:	9301      	str	r3, [sp, #4]
  *          - ERROR: Operation failed
  */
ErrorStatus CRYP_AES_CBC(uint8_t Mode, uint8_t InitVectors[16], uint8_t *Key,
                         uint16_t Keysize, uint8_t *Input, uint32_t Ilength,
                         uint8_t *Output)
{
 8001504:	460d      	mov	r5, r1
 8001506:	4616      	mov	r6, r2
  uint32_t outputaddr = (uint32_t)Output;
  uint32_t ivaddr     = (uint32_t)InitVectors;
  uint32_t i = 0;

  /* Crypto structures initialisation*/
  CRYP_KeyStructInit(&AES_CRYP_KeyInitStructure);
 8001508:	f7ff fe40 	bl	800118c <CRYP_KeyStructInit>

  switch(Keysize)
 800150c:	f1b9 0fc0 	cmp.w	r9, #192	; 0xc0
  CRYP_IVInitTypeDef AES_CRYP_IVInitStructure;
  __IO uint32_t counter = 0;
  uint32_t busystatus = 0;
  ErrorStatus status = SUCCESS;
  uint32_t keyaddr    = (uint32_t)Key;
  uint32_t inputaddr  = (uint32_t)Input;
 8001510:	46d0      	mov	r8, sl
  uint32_t i = 0;

  /* Crypto structures initialisation*/
  CRYP_KeyStructInit(&AES_CRYP_KeyInitStructure);

  switch(Keysize)
 8001512:	9b01      	ldr	r3, [sp, #4]
 8001514:	d012      	beq.n	800153c <CRYP_AES_CBC+0x54>
 8001516:	f5b9 7f80 	cmp.w	r9, #256	; 0x100
 800151a:	d024      	beq.n	8001566 <CRYP_AES_CBC+0x7e>
 800151c:	f1b9 0f80 	cmp.w	r9, #128	; 0x80
 8001520:	d13d      	bne.n	800159e <CRYP_AES_CBC+0xb6>
  {
    case 128:
    AES_CRYP_InitStructure.CRYP_KeySize = CRYP_KeySize_128b;
 8001522:	f8ad 3042 	strh.w	r3, [sp, #66]	; 0x42
 8001526:	6833      	ldr	r3, [r6, #0]
 8001528:	ba1b      	rev	r3, r3
    AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 800152a:	9307      	str	r3, [sp, #28]
 800152c:	6873      	ldr	r3, [r6, #4]
 800152e:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 8001530:	9308      	str	r3, [sp, #32]
 8001532:	68b3      	ldr	r3, [r6, #8]
 8001534:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 8001536:	9309      	str	r3, [sp, #36]	; 0x24
 8001538:	68f3      	ldr	r3, [r6, #12]
 800153a:	e02e      	b.n	800159a <CRYP_AES_CBC+0xb2>
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
    break;
    case 192:
    AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_192b;
 800153c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001540:	f8ad 3042 	strh.w	r3, [sp, #66]	; 0x42
 8001544:	6833      	ldr	r3, [r6, #0]
 8001546:	ba1b      	rev	r3, r3
    AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 8001548:	9305      	str	r3, [sp, #20]
 800154a:	6873      	ldr	r3, [r6, #4]
 800154c:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 800154e:	9306      	str	r3, [sp, #24]
 8001550:	68b3      	ldr	r3, [r6, #8]
 8001552:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 8001554:	9307      	str	r3, [sp, #28]
 8001556:	68f3      	ldr	r3, [r6, #12]
 8001558:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 800155a:	9308      	str	r3, [sp, #32]
 800155c:	6933      	ldr	r3, [r6, #16]
 800155e:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 8001560:	9309      	str	r3, [sp, #36]	; 0x24
 8001562:	6973      	ldr	r3, [r6, #20]
 8001564:	e019      	b.n	800159a <CRYP_AES_CBC+0xb2>
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
    break;
    case 256:
    AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_256b;
 8001566:	f44f 7300 	mov.w	r3, #512	; 0x200
 800156a:	f8ad 3042 	strh.w	r3, [sp, #66]	; 0x42
 800156e:	6833      	ldr	r3, [r6, #0]
 8001570:	ba1b      	rev	r3, r3
    AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 8001572:	9303      	str	r3, [sp, #12]
 8001574:	6873      	ldr	r3, [r6, #4]
 8001576:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
 8001578:	9304      	str	r3, [sp, #16]
 800157a:	68b3      	ldr	r3, [r6, #8]
 800157c:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 800157e:	9305      	str	r3, [sp, #20]
 8001580:	68f3      	ldr	r3, [r6, #12]
 8001582:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 8001584:	9306      	str	r3, [sp, #24]
 8001586:	6933      	ldr	r3, [r6, #16]
 8001588:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 800158a:	9307      	str	r3, [sp, #28]
 800158c:	6973      	ldr	r3, [r6, #20]
 800158e:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 8001590:	9308      	str	r3, [sp, #32]
 8001592:	69b3      	ldr	r3, [r6, #24]
 8001594:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 8001596:	9309      	str	r3, [sp, #36]	; 0x24
 8001598:	69f3      	ldr	r3, [r6, #28]
 800159a:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 800159c:	930a      	str	r3, [sp, #40]	; 0x28
 800159e:	682b      	ldr	r3, [r5, #0]
 80015a0:	ba1b      	rev	r3, r3
    default:
    break;
  }

  /* CRYP Initialization Vectors */
  AES_CRYP_IVInitStructure.CRYP_IV0Left = __REV(*(uint32_t*)(ivaddr));
 80015a2:	930b      	str	r3, [sp, #44]	; 0x2c
 80015a4:	686b      	ldr	r3, [r5, #4]
 80015a6:	ba1b      	rev	r3, r3
  ivaddr+=4;
  AES_CRYP_IVInitStructure.CRYP_IV0Right= __REV(*(uint32_t*)(ivaddr));
 80015a8:	930c      	str	r3, [sp, #48]	; 0x30
 80015aa:	68ab      	ldr	r3, [r5, #8]
 80015ac:	ba1b      	rev	r3, r3
  ivaddr+=4;
  AES_CRYP_IVInitStructure.CRYP_IV1Left = __REV(*(uint32_t*)(ivaddr));
 80015ae:	930d      	str	r3, [sp, #52]	; 0x34
 80015b0:	68eb      	ldr	r3, [r5, #12]
 80015b2:	ba1b      	rev	r3, r3
  ivaddr+=4;
  AES_CRYP_IVInitStructure.CRYP_IV1Right= __REV(*(uint32_t*)(ivaddr));
 80015b4:	930e      	str	r3, [sp, #56]	; 0x38


  /*------------------ AES Decryption ------------------*/
  if(Mode == MODE_DECRYPT) /* AES decryption */
 80015b6:	bb14      	cbnz	r4, 80015fe <CRYP_AES_CBC+0x116>
  {
    /* Flush IN/OUT FIFOs */
    CRYP_FIFOFlush();
 80015b8:	f7ff fe04 	bl	80011c4 <CRYP_FIFOFlush>

    /* Crypto Init for Key preparation for decryption process */
    AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
 80015bc:	2304      	movs	r3, #4
 80015be:	f8ad 303c 	strh.w	r3, [sp, #60]	; 0x3c
    AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_Key;
    AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_32b;

    CRYP_Init(&AES_CRYP_InitStructure);
 80015c2:	a80f      	add	r0, sp, #60	; 0x3c
    /* Flush IN/OUT FIFOs */
    CRYP_FIFOFlush();

    /* Crypto Init for Key preparation for decryption process */
    AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
    AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_Key;
 80015c4:	2338      	movs	r3, #56	; 0x38
 80015c6:	f8ad 303e 	strh.w	r3, [sp, #62]	; 0x3e
    AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_32b;
 80015ca:	f8ad 4040 	strh.w	r4, [sp, #64]	; 0x40

    CRYP_Init(&AES_CRYP_InitStructure);
 80015ce:	f7ff fd94 	bl	80010fa <CRYP_Init>

    /* Key Initialisation */
    CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
 80015d2:	a803      	add	r0, sp, #12
 80015d4:	f7ff fdc6 	bl	8001164 <CRYP_KeyInit>

    /* Enable Crypto processor */
    CRYP_Cmd(ENABLE);
 80015d8:	2001      	movs	r0, #1
 80015da:	f7ff fdfb 	bl	80011d4 <CRYP_Cmd>

    /* wait until the Busy flag is RESET */
    do
    {
      busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 80015de:	2010      	movs	r0, #16
 80015e0:	f7ff fea2 	bl	8001328 <CRYP_GetFlagStatus>
      counter++;
 80015e4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80015e6:	3301      	adds	r3, #1
 80015e8:	9311      	str	r3, [sp, #68]	; 0x44
    }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 80015ea:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80015ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80015f0:	d002      	beq.n	80015f8 <CRYP_AES_CBC+0x110>
 80015f2:	2800      	cmp	r0, #0
 80015f4:	d1f3      	bne.n	80015de <CRYP_AES_CBC+0xf6>
 80015f6:	e000      	b.n	80015fa <CRYP_AES_CBC+0x112>

    if (busystatus != RESET)
 80015f8:	b948      	cbnz	r0, 800160e <CRYP_AES_CBC+0x126>
       status = ERROR;
    }
    else
    {
      /* Crypto Init for decryption process */  
      AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
 80015fa:	2304      	movs	r3, #4
 80015fc:	e003      	b.n	8001606 <CRYP_AES_CBC+0x11e>
    }
  }
  /*------------------ AES Encryption ------------------*/
  else /* AES encryption */
  {
    CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
 80015fe:	a803      	add	r0, sp, #12
 8001600:	f7ff fdb0 	bl	8001164 <CRYP_KeyInit>

    /* Crypto Init for Encryption process */
    AES_CRYP_InitStructure.CRYP_AlgoDir  = CRYP_AlgoDir_Encrypt;
 8001604:	2300      	movs	r3, #0
 8001606:	f8ad 303c 	strh.w	r3, [sp, #60]	; 0x3c
  CRYP_InitTypeDef AES_CRYP_InitStructure;
  CRYP_KeyInitTypeDef AES_CRYP_KeyInitStructure;
  CRYP_IVInitTypeDef AES_CRYP_IVInitStructure;
  __IO uint32_t counter = 0;
  uint32_t busystatus = 0;
  ErrorStatus status = SUCCESS;
 800160a:	2401      	movs	r4, #1
 800160c:	e000      	b.n	8001610 <CRYP_AES_CBC+0x128>
      counter++;
    }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));

    if (busystatus != RESET)
   {
       status = ERROR;
 800160e:	2400      	movs	r4, #0
    CRYP_KeyInit(&AES_CRYP_KeyInitStructure);

    /* Crypto Init for Encryption process */
    AES_CRYP_InitStructure.CRYP_AlgoDir  = CRYP_AlgoDir_Encrypt;
  }
  AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_CBC;
 8001610:	2328      	movs	r3, #40	; 0x28
 8001612:	f8ad 303e 	strh.w	r3, [sp, #62]	; 0x3e
  AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
  CRYP_Init(&AES_CRYP_InitStructure);
 8001616:	a80f      	add	r0, sp, #60	; 0x3c

    /* Crypto Init for Encryption process */
    AES_CRYP_InitStructure.CRYP_AlgoDir  = CRYP_AlgoDir_Encrypt;
  }
  AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_CBC;
  AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 8001618:	2380      	movs	r3, #128	; 0x80
 800161a:	f8ad 3040 	strh.w	r3, [sp, #64]	; 0x40
  CRYP_Init(&AES_CRYP_InitStructure);
 800161e:	f7ff fd6c 	bl	80010fa <CRYP_Init>

  /* CRYP Initialization Vectors */
  CRYP_IVInit(&AES_CRYP_IVInitStructure);
 8001622:	a80b      	add	r0, sp, #44	; 0x2c
 8001624:	f7ff fdbc 	bl	80011a0 <CRYP_IVInit>

  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);


  for(i=0; ((i<Ilength) && (status != ERROR)); i+=16)
 8001628:	2500      	movs	r5, #0

  /* CRYP Initialization Vectors */
  CRYP_IVInit(&AES_CRYP_IVInitStructure);

  /* Flush IN/OUT FIFOs */
  CRYP_FIFOFlush();
 800162a:	f7ff fdcb 	bl	80011c4 <CRYP_FIFOFlush>

  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);
 800162e:	2001      	movs	r0, #1
 8001630:	f7ff fdd0 	bl	80011d4 <CRYP_Cmd>
    CRYP_DataIn(*(uint32_t*)(inputaddr));
    inputaddr+=4;
    CRYP_DataIn(*(uint32_t*)(inputaddr));
    inputaddr+=4;
    /* Wait until the complete message has been processed */
    counter = 0;
 8001634:	462e      	mov	r6, r5

  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);


  for(i=0; ((i<Ilength) && (status != ERROR)); i+=16)
 8001636:	e031      	b.n	800169c <CRYP_AES_CBC+0x1b4>
  {

    /* Write the Input block in the IN FIFO */
    CRYP_DataIn(*(uint32_t*)(inputaddr));
 8001638:	f85a 0005 	ldr.w	r0, [sl, r5]
 800163c:	f7ff fdd6 	bl	80011ec <CRYP_DataIn>
    inputaddr+=4;
    CRYP_DataIn(*(uint32_t*)(inputaddr));
 8001640:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8001644:	f7ff fdd2 	bl	80011ec <CRYP_DataIn>
    inputaddr+=4;
    CRYP_DataIn(*(uint32_t*)(inputaddr));
 8001648:	f8d8 0008 	ldr.w	r0, [r8, #8]
 800164c:	f7ff fdce 	bl	80011ec <CRYP_DataIn>
    inputaddr+=4;
    CRYP_DataIn(*(uint32_t*)(inputaddr));
 8001650:	f8d8 000c 	ldr.w	r0, [r8, #12]
 8001654:	f7ff fdca 	bl	80011ec <CRYP_DataIn>
    inputaddr+=4;
 8001658:	f108 0810 	add.w	r8, r8, #16
    /* Wait until the complete message has been processed */
    counter = 0;
 800165c:	9611      	str	r6, [sp, #68]	; 0x44
    do
    {
      busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 800165e:	2010      	movs	r0, #16
 8001660:	f7ff fe62 	bl	8001328 <CRYP_GetFlagStatus>
      counter++;
 8001664:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8001666:	3301      	adds	r3, #1
 8001668:	9311      	str	r3, [sp, #68]	; 0x44
    }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 800166a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800166c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001670:	d002      	beq.n	8001678 <CRYP_AES_CBC+0x190>
 8001672:	2800      	cmp	r0, #0
 8001674:	d1f3      	bne.n	800165e <CRYP_AES_CBC+0x176>
 8001676:	e000      	b.n	800167a <CRYP_AES_CBC+0x192>

    if (busystatus != RESET)
 8001678:	b970      	cbnz	r0, 8001698 <CRYP_AES_CBC+0x1b0>
    }
    else
    {

      /* Read the Output block from the Output FIFO */
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
 800167a:	f7ff fdbd 	bl	80011f8 <CRYP_DataOut>
 800167e:	6038      	str	r0, [r7, #0]
      outputaddr+=4;
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
 8001680:	f7ff fdba 	bl	80011f8 <CRYP_DataOut>
 8001684:	6078      	str	r0, [r7, #4]
      outputaddr+=4;
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
 8001686:	f7ff fdb7 	bl	80011f8 <CRYP_DataOut>
 800168a:	60b8      	str	r0, [r7, #8]
      outputaddr+=4;
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
 800168c:	f7ff fdb4 	bl	80011f8 <CRYP_DataOut>
      outputaddr+=4;
 8001690:	2401      	movs	r4, #1
      outputaddr+=4;
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
      outputaddr+=4;
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
      outputaddr+=4;
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
 8001692:	60f8      	str	r0, [r7, #12]
      outputaddr+=4;
 8001694:	3710      	adds	r7, #16
 8001696:	e000      	b.n	800169a <CRYP_AES_CBC+0x1b2>
      counter++;
    }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));

    if (busystatus != RESET)
   {
       status = ERROR;
 8001698:	2400      	movs	r4, #0

  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);


  for(i=0; ((i<Ilength) && (status != ERROR)); i+=16)
 800169a:	3510      	adds	r5, #16
 800169c:	455d      	cmp	r5, fp
 800169e:	d201      	bcs.n	80016a4 <CRYP_AES_CBC+0x1bc>
 80016a0:	2c00      	cmp	r4, #0
 80016a2:	d1c9      	bne.n	8001638 <CRYP_AES_CBC+0x150>
      outputaddr+=4;
    }
  }

  /* Disable Crypto */
  CRYP_Cmd(DISABLE);
 80016a4:	2000      	movs	r0, #0
 80016a6:	f7ff fd95 	bl	80011d4 <CRYP_Cmd>

  return status;
}
 80016aa:	4620      	mov	r0, r4
 80016ac:	b013      	add	sp, #76	; 0x4c
 80016ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080016b2 <CRYP_AES_CTR>:
  *          - ERROR: Operation failed
  */
ErrorStatus CRYP_AES_CTR(uint8_t Mode, uint8_t InitVectors[16], uint8_t *Key, 
                         uint16_t Keysize, uint8_t *Input, uint32_t Ilength,
                         uint8_t *Output)
{
 80016b2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80016b6:	b093      	sub	sp, #76	; 0x4c
 80016b8:	4699      	mov	r9, r3
 80016ba:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
 80016be:	f8dd b074 	ldr.w	fp, [sp, #116]	; 0x74
  __IO uint32_t counter = 0;
  uint32_t busystatus = 0;
  ErrorStatus status = SUCCESS;
  uint32_t keyaddr    = (uint32_t)Key;
  uint32_t inputaddr  = (uint32_t)Input;
  uint32_t outputaddr = (uint32_t)Output;
 80016c2:	9f1e      	ldr	r7, [sp, #120]	; 0x78
                         uint8_t *Output)
{
  CRYP_InitTypeDef AES_CRYP_InitStructure;
  CRYP_KeyInitTypeDef AES_CRYP_KeyInitStructure;
  CRYP_IVInitTypeDef AES_CRYP_IVInitStructure;
  __IO uint32_t counter = 0;
 80016c4:	2300      	movs	r3, #0
  *          - ERROR: Operation failed
  */
ErrorStatus CRYP_AES_CTR(uint8_t Mode, uint8_t InitVectors[16], uint8_t *Key, 
                         uint16_t Keysize, uint8_t *Input, uint32_t Ilength,
                         uint8_t *Output)
{
 80016c6:	4604      	mov	r4, r0
  uint32_t outputaddr = (uint32_t)Output;
  uint32_t ivaddr     = (uint32_t)InitVectors;
  uint32_t i = 0;

  /* Crypto structures initialisation*/
  CRYP_KeyStructInit(&AES_CRYP_KeyInitStructure);
 80016c8:	a803      	add	r0, sp, #12
                         uint8_t *Output)
{
  CRYP_InitTypeDef AES_CRYP_InitStructure;
  CRYP_KeyInitTypeDef AES_CRYP_KeyInitStructure;
  CRYP_IVInitTypeDef AES_CRYP_IVInitStructure;
  __IO uint32_t counter = 0;
 80016ca:	9311      	str	r3, [sp, #68]	; 0x44
  uint32_t outputaddr = (uint32_t)Output;
  uint32_t ivaddr     = (uint32_t)InitVectors;
  uint32_t i = 0;

  /* Crypto structures initialisation*/
  CRYP_KeyStructInit(&AES_CRYP_KeyInitStructure);
 80016cc:	9301      	str	r3, [sp, #4]
  *          - ERROR: Operation failed
  */
ErrorStatus CRYP_AES_CTR(uint8_t Mode, uint8_t InitVectors[16], uint8_t *Key, 
                         uint16_t Keysize, uint8_t *Input, uint32_t Ilength,
                         uint8_t *Output)
{
 80016ce:	460d      	mov	r5, r1
 80016d0:	4616      	mov	r6, r2
  uint32_t outputaddr = (uint32_t)Output;
  uint32_t ivaddr     = (uint32_t)InitVectors;
  uint32_t i = 0;

  /* Crypto structures initialisation*/
  CRYP_KeyStructInit(&AES_CRYP_KeyInitStructure);
 80016d2:	f7ff fd5b 	bl	800118c <CRYP_KeyStructInit>

  switch(Keysize)
 80016d6:	f1b9 0fc0 	cmp.w	r9, #192	; 0xc0
  CRYP_IVInitTypeDef AES_CRYP_IVInitStructure;
  __IO uint32_t counter = 0;
  uint32_t busystatus = 0;
  ErrorStatus status = SUCCESS;
  uint32_t keyaddr    = (uint32_t)Key;
  uint32_t inputaddr  = (uint32_t)Input;
 80016da:	46d0      	mov	r8, sl
  uint32_t i = 0;

  /* Crypto structures initialisation*/
  CRYP_KeyStructInit(&AES_CRYP_KeyInitStructure);

  switch(Keysize)
 80016dc:	9b01      	ldr	r3, [sp, #4]
 80016de:	d012      	beq.n	8001706 <CRYP_AES_CTR+0x54>
 80016e0:	f5b9 7f80 	cmp.w	r9, #256	; 0x100
 80016e4:	d024      	beq.n	8001730 <CRYP_AES_CTR+0x7e>
 80016e6:	f1b9 0f80 	cmp.w	r9, #128	; 0x80
 80016ea:	d13d      	bne.n	8001768 <CRYP_AES_CTR+0xb6>
  {
    case 128:
    AES_CRYP_InitStructure.CRYP_KeySize = CRYP_KeySize_128b;
 80016ec:	f8ad 3042 	strh.w	r3, [sp, #66]	; 0x42
 80016f0:	6833      	ldr	r3, [r6, #0]
 80016f2:	ba1b      	rev	r3, r3
    AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 80016f4:	9307      	str	r3, [sp, #28]
 80016f6:	6873      	ldr	r3, [r6, #4]
 80016f8:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 80016fa:	9308      	str	r3, [sp, #32]
 80016fc:	68b3      	ldr	r3, [r6, #8]
 80016fe:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 8001700:	9309      	str	r3, [sp, #36]	; 0x24
 8001702:	68f3      	ldr	r3, [r6, #12]
 8001704:	e02e      	b.n	8001764 <CRYP_AES_CTR+0xb2>
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
    break;
    case 192:
    AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_192b;
 8001706:	f44f 7380 	mov.w	r3, #256	; 0x100
 800170a:	f8ad 3042 	strh.w	r3, [sp, #66]	; 0x42
 800170e:	6833      	ldr	r3, [r6, #0]
 8001710:	ba1b      	rev	r3, r3
    AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 8001712:	9305      	str	r3, [sp, #20]
 8001714:	6873      	ldr	r3, [r6, #4]
 8001716:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 8001718:	9306      	str	r3, [sp, #24]
 800171a:	68b3      	ldr	r3, [r6, #8]
 800171c:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 800171e:	9307      	str	r3, [sp, #28]
 8001720:	68f3      	ldr	r3, [r6, #12]
 8001722:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 8001724:	9308      	str	r3, [sp, #32]
 8001726:	6933      	ldr	r3, [r6, #16]
 8001728:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 800172a:	9309      	str	r3, [sp, #36]	; 0x24
 800172c:	6973      	ldr	r3, [r6, #20]
 800172e:	e019      	b.n	8001764 <CRYP_AES_CTR+0xb2>
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
    break;
    case 256:
    AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_256b;
 8001730:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001734:	f8ad 3042 	strh.w	r3, [sp, #66]	; 0x42
 8001738:	6833      	ldr	r3, [r6, #0]
 800173a:	ba1b      	rev	r3, r3
    AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 800173c:	9303      	str	r3, [sp, #12]
 800173e:	6873      	ldr	r3, [r6, #4]
 8001740:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
 8001742:	9304      	str	r3, [sp, #16]
 8001744:	68b3      	ldr	r3, [r6, #8]
 8001746:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 8001748:	9305      	str	r3, [sp, #20]
 800174a:	68f3      	ldr	r3, [r6, #12]
 800174c:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 800174e:	9306      	str	r3, [sp, #24]
 8001750:	6933      	ldr	r3, [r6, #16]
 8001752:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 8001754:	9307      	str	r3, [sp, #28]
 8001756:	6973      	ldr	r3, [r6, #20]
 8001758:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 800175a:	9308      	str	r3, [sp, #32]
 800175c:	69b3      	ldr	r3, [r6, #24]
 800175e:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 8001760:	9309      	str	r3, [sp, #36]	; 0x24
 8001762:	69f3      	ldr	r3, [r6, #28]
 8001764:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 8001766:	930a      	str	r3, [sp, #40]	; 0x28
 8001768:	682b      	ldr	r3, [r5, #0]
 800176a:	ba1b      	rev	r3, r3
    break;
    default:
    break;
  }
  /* CRYP Initialization Vectors */
  AES_CRYP_IVInitStructure.CRYP_IV0Left = __REV(*(uint32_t*)(ivaddr));
 800176c:	930b      	str	r3, [sp, #44]	; 0x2c
 800176e:	686b      	ldr	r3, [r5, #4]
 8001770:	ba1b      	rev	r3, r3
  ivaddr+=4;
  AES_CRYP_IVInitStructure.CRYP_IV0Right= __REV(*(uint32_t*)(ivaddr));
 8001772:	930c      	str	r3, [sp, #48]	; 0x30
 8001774:	68ab      	ldr	r3, [r5, #8]
 8001776:	ba1b      	rev	r3, r3
  ivaddr+=4;
  AES_CRYP_IVInitStructure.CRYP_IV1Left = __REV(*(uint32_t*)(ivaddr));
 8001778:	930d      	str	r3, [sp, #52]	; 0x34
 800177a:	68eb      	ldr	r3, [r5, #12]
 800177c:	ba1b      	rev	r3, r3
  ivaddr+=4;
  AES_CRYP_IVInitStructure.CRYP_IV1Right= __REV(*(uint32_t*)(ivaddr));

  /* Key Initialisation */
  CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
 800177e:	a803      	add	r0, sp, #12
  ivaddr+=4;
  AES_CRYP_IVInitStructure.CRYP_IV0Right= __REV(*(uint32_t*)(ivaddr));
  ivaddr+=4;
  AES_CRYP_IVInitStructure.CRYP_IV1Left = __REV(*(uint32_t*)(ivaddr));
  ivaddr+=4;
  AES_CRYP_IVInitStructure.CRYP_IV1Right= __REV(*(uint32_t*)(ivaddr));
 8001780:	930e      	str	r3, [sp, #56]	; 0x38

  /* Key Initialisation */
  CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
 8001782:	f7ff fcef 	bl	8001164 <CRYP_KeyInit>

  /*------------------ AES Decryption ------------------*/
  if(Mode == MODE_DECRYPT) /* AES decryption */
 8001786:	b90c      	cbnz	r4, 800178c <CRYP_AES_CTR+0xda>
  {
    /* Crypto Init for decryption process */
    AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
 8001788:	2304      	movs	r3, #4
 800178a:	e000      	b.n	800178e <CRYP_AES_CTR+0xdc>
  }
  /*------------------ AES Encryption ------------------*/
  else /* AES encryption */
  {
    /* Crypto Init for Encryption process */
    AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Encrypt;
 800178c:	2300      	movs	r3, #0
 800178e:	f8ad 303c 	strh.w	r3, [sp, #60]	; 0x3c
  }
  AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_CTR;
 8001792:	2330      	movs	r3, #48	; 0x30
 8001794:	f8ad 303e 	strh.w	r3, [sp, #62]	; 0x3e
  AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
  CRYP_Init(&AES_CRYP_InitStructure);
 8001798:	a80f      	add	r0, sp, #60	; 0x3c
  {
    /* Crypto Init for Encryption process */
    AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Encrypt;
  }
  AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_CTR;
  AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 800179a:	2380      	movs	r3, #128	; 0x80
 800179c:	f8ad 3040 	strh.w	r3, [sp, #64]	; 0x40
  CRYP_Init(&AES_CRYP_InitStructure);
 80017a0:	f7ff fcab 	bl	80010fa <CRYP_Init>

  /* CRYP Initialization Vectors */
  CRYP_IVInit(&AES_CRYP_IVInitStructure);
 80017a4:	a80b      	add	r0, sp, #44	; 0x2c
 80017a6:	f7ff fcfb 	bl	80011a0 <CRYP_IVInit>
  CRYP_FIFOFlush();

  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);

  for(i=0; ((i<Ilength) && (status != ERROR)); i+=16)
 80017aa:	2400      	movs	r4, #0

  /* CRYP Initialization Vectors */
  CRYP_IVInit(&AES_CRYP_IVInitStructure);

  /* Flush IN/OUT FIFOs */
  CRYP_FIFOFlush();
 80017ac:	f7ff fd0a 	bl	80011c4 <CRYP_FIFOFlush>

  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);
 80017b0:	2001      	movs	r0, #1
 80017b2:	f7ff fd0f 	bl	80011d4 <CRYP_Cmd>
  CRYP_InitTypeDef AES_CRYP_InitStructure;
  CRYP_KeyInitTypeDef AES_CRYP_KeyInitStructure;
  CRYP_IVInitTypeDef AES_CRYP_IVInitStructure;
  __IO uint32_t counter = 0;
  uint32_t busystatus = 0;
  ErrorStatus status = SUCCESS;
 80017b6:	2501      	movs	r5, #1
    CRYP_DataIn(*(uint32_t*)(inputaddr));
    inputaddr+=4;
    CRYP_DataIn(*(uint32_t*)(inputaddr));
    inputaddr+=4;
    /* Wait until the complete message has been processed */
    counter = 0;
 80017b8:	4626      	mov	r6, r4
  CRYP_FIFOFlush();

  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);

  for(i=0; ((i<Ilength) && (status != ERROR)); i+=16)
 80017ba:	e031      	b.n	8001820 <CRYP_AES_CTR+0x16e>
  {

    /* Write the Input block in the IN FIFO */
    CRYP_DataIn(*(uint32_t*)(inputaddr));
 80017bc:	f85a 0004 	ldr.w	r0, [sl, r4]
 80017c0:	f7ff fd14 	bl	80011ec <CRYP_DataIn>
    inputaddr+=4;
    CRYP_DataIn(*(uint32_t*)(inputaddr));
 80017c4:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80017c8:	f7ff fd10 	bl	80011ec <CRYP_DataIn>
    inputaddr+=4;
    CRYP_DataIn(*(uint32_t*)(inputaddr));
 80017cc:	f8d8 0008 	ldr.w	r0, [r8, #8]
 80017d0:	f7ff fd0c 	bl	80011ec <CRYP_DataIn>
    inputaddr+=4;
    CRYP_DataIn(*(uint32_t*)(inputaddr));
 80017d4:	f8d8 000c 	ldr.w	r0, [r8, #12]
 80017d8:	f7ff fd08 	bl	80011ec <CRYP_DataIn>
    inputaddr+=4;
 80017dc:	f108 0810 	add.w	r8, r8, #16
    /* Wait until the complete message has been processed */
    counter = 0;
 80017e0:	9611      	str	r6, [sp, #68]	; 0x44
    do
    {
      busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 80017e2:	2010      	movs	r0, #16
 80017e4:	f7ff fda0 	bl	8001328 <CRYP_GetFlagStatus>
      counter++;
 80017e8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80017ea:	3301      	adds	r3, #1
 80017ec:	9311      	str	r3, [sp, #68]	; 0x44
    }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 80017ee:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80017f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80017f4:	d002      	beq.n	80017fc <CRYP_AES_CTR+0x14a>
 80017f6:	2800      	cmp	r0, #0
 80017f8:	d1f3      	bne.n	80017e2 <CRYP_AES_CTR+0x130>
 80017fa:	e000      	b.n	80017fe <CRYP_AES_CTR+0x14c>

    if (busystatus != RESET)
 80017fc:	b970      	cbnz	r0, 800181c <CRYP_AES_CTR+0x16a>
    }
    else
    {

      /* Read the Output block from the Output FIFO */
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
 80017fe:	f7ff fcfb 	bl	80011f8 <CRYP_DataOut>
 8001802:	6038      	str	r0, [r7, #0]
      outputaddr+=4;
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
 8001804:	f7ff fcf8 	bl	80011f8 <CRYP_DataOut>
 8001808:	6078      	str	r0, [r7, #4]
      outputaddr+=4;
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
 800180a:	f7ff fcf5 	bl	80011f8 <CRYP_DataOut>
 800180e:	60b8      	str	r0, [r7, #8]
      outputaddr+=4;
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
 8001810:	f7ff fcf2 	bl	80011f8 <CRYP_DataOut>
      outputaddr+=4;
 8001814:	2501      	movs	r5, #1
      outputaddr+=4;
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
      outputaddr+=4;
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
      outputaddr+=4;
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
 8001816:	60f8      	str	r0, [r7, #12]
      outputaddr+=4;
 8001818:	3710      	adds	r7, #16
 800181a:	e000      	b.n	800181e <CRYP_AES_CTR+0x16c>
      counter++;
    }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));

    if (busystatus != RESET)
   {
       status = ERROR;
 800181c:	2500      	movs	r5, #0
  CRYP_FIFOFlush();

  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);

  for(i=0; ((i<Ilength) && (status != ERROR)); i+=16)
 800181e:	3410      	adds	r4, #16
 8001820:	455c      	cmp	r4, fp
 8001822:	d201      	bcs.n	8001828 <CRYP_AES_CTR+0x176>
 8001824:	2d00      	cmp	r5, #0
 8001826:	d1c9      	bne.n	80017bc <CRYP_AES_CTR+0x10a>
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
      outputaddr+=4;
    }
  }
  /* Disable Crypto */
  CRYP_Cmd(DISABLE);
 8001828:	2000      	movs	r0, #0
 800182a:	f7ff fcd3 	bl	80011d4 <CRYP_Cmd>

  return status;
}
 800182e:	4628      	mov	r0, r5
 8001830:	b013      	add	sp, #76	; 0x4c
 8001832:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08001836 <CRYP_DES_ECB>:
  *          - SUCCESS: Operation done
  *          - ERROR: Operation failed
  */
ErrorStatus CRYP_DES_ECB(uint8_t Mode, uint8_t Key[8], uint8_t *Input, 
                         uint32_t Ilength, uint8_t *Output)
{
 8001836:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800183a:	b08c      	sub	sp, #48	; 0x30
 800183c:	4604      	mov	r4, r0
  CRYP_InitTypeDef DES_CRYP_InitStructure;
  CRYP_KeyInitTypeDef DES_CRYP_KeyInitStructure;
  __IO uint32_t counter = 0;
 800183e:	f04f 0900 	mov.w	r9, #0
  uint32_t inputaddr  = (uint32_t)Input;
  uint32_t outputaddr = (uint32_t)Output;
  uint32_t i = 0;

  /* Crypto structures initialisation*/
  CRYP_KeyStructInit(&DES_CRYP_KeyInitStructure);
 8001842:	a801      	add	r0, sp, #4
  *          - SUCCESS: Operation done
  *          - ERROR: Operation failed
  */
ErrorStatus CRYP_DES_ECB(uint8_t Mode, uint8_t Key[8], uint8_t *Input, 
                         uint32_t Ilength, uint8_t *Output)
{
 8001844:	460d      	mov	r5, r1
 8001846:	4616      	mov	r6, r2
 8001848:	469a      	mov	sl, r3
  CRYP_InitTypeDef DES_CRYP_InitStructure;
  CRYP_KeyInitTypeDef DES_CRYP_KeyInitStructure;
  __IO uint32_t counter = 0;
 800184a:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  uint32_t busystatus = 0;
  ErrorStatus status = SUCCESS;
  uint32_t keyaddr    = (uint32_t)Key;
  uint32_t inputaddr  = (uint32_t)Input;
 800184e:	4690      	mov	r8, r2
  uint32_t outputaddr = (uint32_t)Output;
 8001850:	9f14      	ldr	r7, [sp, #80]	; 0x50
  uint32_t i = 0;

  /* Crypto structures initialisation*/
  CRYP_KeyStructInit(&DES_CRYP_KeyInitStructure);
 8001852:	f7ff fc9b 	bl	800118c <CRYP_KeyStructInit>

  /* Crypto Init for Encryption process */
  if( Mode == MODE_ENCRYPT ) /* DES encryption */
 8001856:	2c01      	cmp	r4, #1
 8001858:	d102      	bne.n	8001860 <CRYP_DES_ECB+0x2a>
  {
     DES_CRYP_InitStructure.CRYP_AlgoDir  = CRYP_AlgoDir_Encrypt;
 800185a:	f8ad 9024 	strh.w	r9, [sp, #36]	; 0x24
 800185e:	e002      	b.n	8001866 <CRYP_DES_ECB+0x30>
  }
  else/* if( Mode == MODE_DECRYPT )*/ /* DES decryption */
  {      
     DES_CRYP_InitStructure.CRYP_AlgoDir  = CRYP_AlgoDir_Decrypt;
 8001860:	2304      	movs	r3, #4
 8001862:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
  }

  DES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_DES_ECB;
 8001866:	2310      	movs	r3, #16
 8001868:	f8ad 3026 	strh.w	r3, [sp, #38]	; 0x26
  DES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
  CRYP_Init(&DES_CRYP_InitStructure);
 800186c:	a809      	add	r0, sp, #36	; 0x24
  {      
     DES_CRYP_InitStructure.CRYP_AlgoDir  = CRYP_AlgoDir_Decrypt;
  }

  DES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_DES_ECB;
  DES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 800186e:	2380      	movs	r3, #128	; 0x80
 8001870:	f8ad 3028 	strh.w	r3, [sp, #40]	; 0x28
  CRYP_Init(&DES_CRYP_InitStructure);
 8001874:	f7ff fc41 	bl	80010fa <CRYP_Init>
 8001878:	682b      	ldr	r3, [r5, #0]
 800187a:	ba1b      	rev	r3, r3

  /* Key Initialisation */
  DES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 800187c:	9303      	str	r3, [sp, #12]
 800187e:	686b      	ldr	r3, [r5, #4]
 8001880:	ba1b      	rev	r3, r3
  keyaddr+=4;
  DES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
  CRYP_KeyInit(& DES_CRYP_KeyInitStructure);
 8001882:	a801      	add	r0, sp, #4
  CRYP_Init(&DES_CRYP_InitStructure);

  /* Key Initialisation */
  DES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
  keyaddr+=4;
  DES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 8001884:	9304      	str	r3, [sp, #16]
  CRYP_FIFOFlush();

  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);

  for(i=0; ((i<Ilength) && (status != ERROR)); i+=8)
 8001886:	2400      	movs	r4, #0

  /* Key Initialisation */
  DES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
  keyaddr+=4;
  DES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
  CRYP_KeyInit(& DES_CRYP_KeyInitStructure);
 8001888:	f7ff fc6c 	bl	8001164 <CRYP_KeyInit>

  /* Flush IN/OUT FIFO */
  CRYP_FIFOFlush();
 800188c:	f7ff fc9a 	bl	80011c4 <CRYP_FIFOFlush>

  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);
 8001890:	2001      	movs	r0, #1
 8001892:	f7ff fc9f 	bl	80011d4 <CRYP_Cmd>
{
  CRYP_InitTypeDef DES_CRYP_InitStructure;
  CRYP_KeyInitTypeDef DES_CRYP_KeyInitStructure;
  __IO uint32_t counter = 0;
  uint32_t busystatus = 0;
  ErrorStatus status = SUCCESS;
 8001896:	2501      	movs	r5, #1
    inputaddr+=4;
    CRYP_DataIn(*(uint32_t*)(inputaddr));
    inputaddr+=4;

/* Wait until the complete message has been processed */
    counter = 0;
 8001898:	46a1      	mov	r9, r4
  CRYP_FIFOFlush();

  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);

  for(i=0; ((i<Ilength) && (status != ERROR)); i+=8)
 800189a:	e023      	b.n	80018e4 <CRYP_DES_ECB+0xae>
  {

    /* Write the Input block in the Input FIFO */
    CRYP_DataIn(*(uint32_t*)(inputaddr));
 800189c:	5930      	ldr	r0, [r6, r4]
 800189e:	f7ff fca5 	bl	80011ec <CRYP_DataIn>
    inputaddr+=4;
    CRYP_DataIn(*(uint32_t*)(inputaddr));
 80018a2:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80018a6:	f7ff fca1 	bl	80011ec <CRYP_DataIn>
    inputaddr+=4;
 80018aa:	f108 0808 	add.w	r8, r8, #8

/* Wait until the complete message has been processed */
    counter = 0;
 80018ae:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
    do
    {
      busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 80018b2:	2010      	movs	r0, #16
 80018b4:	f7ff fd38 	bl	8001328 <CRYP_GetFlagStatus>
      counter++;
 80018b8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80018ba:	3301      	adds	r3, #1
 80018bc:	930b      	str	r3, [sp, #44]	; 0x2c
    }while ((counter != DESBUSY_TIMEOUT) && (busystatus != RESET));
 80018be:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80018c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80018c4:	d002      	beq.n	80018cc <CRYP_DES_ECB+0x96>
 80018c6:	2800      	cmp	r0, #0
 80018c8:	d1f3      	bne.n	80018b2 <CRYP_DES_ECB+0x7c>
 80018ca:	e000      	b.n	80018ce <CRYP_DES_ECB+0x98>

    if (busystatus != RESET)
 80018cc:	b940      	cbnz	r0, 80018e0 <CRYP_DES_ECB+0xaa>
    }
    else
    {

      /* Read the Output block from the Output FIFO */
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
 80018ce:	f7ff fc93 	bl	80011f8 <CRYP_DataOut>
 80018d2:	6038      	str	r0, [r7, #0]
      outputaddr+=4;
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
 80018d4:	f7ff fc90 	bl	80011f8 <CRYP_DataOut>
      outputaddr+=4;
 80018d8:	2501      	movs	r5, #1
    {

      /* Read the Output block from the Output FIFO */
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
      outputaddr+=4;
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
 80018da:	6078      	str	r0, [r7, #4]
      outputaddr+=4;
 80018dc:	3708      	adds	r7, #8
 80018de:	e000      	b.n	80018e2 <CRYP_DES_ECB+0xac>
      counter++;
    }while ((counter != DESBUSY_TIMEOUT) && (busystatus != RESET));

    if (busystatus != RESET)
   {
       status = ERROR;
 80018e0:	2500      	movs	r5, #0
  CRYP_FIFOFlush();

  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);

  for(i=0; ((i<Ilength) && (status != ERROR)); i+=8)
 80018e2:	3408      	adds	r4, #8
 80018e4:	4554      	cmp	r4, sl
 80018e6:	d201      	bcs.n	80018ec <CRYP_DES_ECB+0xb6>
 80018e8:	2d00      	cmp	r5, #0
 80018ea:	d1d7      	bne.n	800189c <CRYP_DES_ECB+0x66>
      outputaddr+=4;
    }
  }

  /* Disable Crypto */
  CRYP_Cmd(DISABLE);
 80018ec:	2000      	movs	r0, #0
 80018ee:	f7ff fc71 	bl	80011d4 <CRYP_Cmd>

  return status; 
}
 80018f2:	4628      	mov	r0, r5
 80018f4:	b00c      	add	sp, #48	; 0x30
 80018f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080018fa <CRYP_DES_CBC>:
  *          - SUCCESS: Operation done
  *          - ERROR: Operation failed
  */
ErrorStatus CRYP_DES_CBC(uint8_t Mode, uint8_t Key[8], uint8_t InitVectors[8],
                         uint8_t *Input, uint32_t Ilength, uint8_t *Output)
{
 80018fa:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80018fe:	b091      	sub	sp, #68	; 0x44
 8001900:	4604      	mov	r4, r0
  CRYP_InitTypeDef DES_CRYP_InitStructure;
  CRYP_KeyInitTypeDef DES_CRYP_KeyInitStructure;
  CRYP_IVInitTypeDef DES_CRYP_IVInitStructure;
  __IO uint32_t counter = 0;
 8001902:	f04f 0a00 	mov.w	sl, #0
  uint32_t outputaddr = (uint32_t)Output;
  uint32_t ivaddr     = (uint32_t)InitVectors;
  uint32_t i = 0;

  /* Crypto structures initialisation*/
  CRYP_KeyStructInit(&DES_CRYP_KeyInitStructure);
 8001906:	a801      	add	r0, sp, #4
  *          - SUCCESS: Operation done
  *          - ERROR: Operation failed
  */
ErrorStatus CRYP_DES_CBC(uint8_t Mode, uint8_t Key[8], uint8_t InitVectors[8],
                         uint8_t *Input, uint32_t Ilength, uint8_t *Output)
{
 8001908:	460d      	mov	r5, r1
 800190a:	4616      	mov	r6, r2
 800190c:	4699      	mov	r9, r3
 800190e:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
  CRYP_InitTypeDef DES_CRYP_InitStructure;
  CRYP_KeyInitTypeDef DES_CRYP_KeyInitStructure;
  CRYP_IVInitTypeDef DES_CRYP_IVInitStructure;
  __IO uint32_t counter = 0;
 8001912:	f8cd a03c 	str.w	sl, [sp, #60]	; 0x3c
  uint32_t busystatus = 0;
  ErrorStatus status = SUCCESS;
  uint32_t keyaddr    = (uint32_t)Key;
  uint32_t inputaddr  = (uint32_t)Input;
 8001916:	4698      	mov	r8, r3
  uint32_t outputaddr = (uint32_t)Output;
 8001918:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
  uint32_t ivaddr     = (uint32_t)InitVectors;
  uint32_t i = 0;

  /* Crypto structures initialisation*/
  CRYP_KeyStructInit(&DES_CRYP_KeyInitStructure);
 800191a:	f7ff fc37 	bl	800118c <CRYP_KeyStructInit>

  /* Crypto Init for Encryption process */
  if(Mode == MODE_ENCRYPT) /* DES encryption */
 800191e:	2c01      	cmp	r4, #1
 8001920:	d102      	bne.n	8001928 <CRYP_DES_CBC+0x2e>
  {
     DES_CRYP_InitStructure.CRYP_AlgoDir  = CRYP_AlgoDir_Encrypt;
 8001922:	f8ad a034 	strh.w	sl, [sp, #52]	; 0x34
 8001926:	e002      	b.n	800192e <CRYP_DES_CBC+0x34>
  }
  else /*if(Mode == MODE_DECRYPT)*/ /* DES decryption */
  {
     DES_CRYP_InitStructure.CRYP_AlgoDir  = CRYP_AlgoDir_Decrypt;
 8001928:	2304      	movs	r3, #4
 800192a:	f8ad 3034 	strh.w	r3, [sp, #52]	; 0x34
  }

  DES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_DES_CBC;
 800192e:	2318      	movs	r3, #24
 8001930:	f8ad 3036 	strh.w	r3, [sp, #54]	; 0x36
  DES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
  CRYP_Init(&DES_CRYP_InitStructure);
 8001934:	a80d      	add	r0, sp, #52	; 0x34
  {
     DES_CRYP_InitStructure.CRYP_AlgoDir  = CRYP_AlgoDir_Decrypt;
  }

  DES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_DES_CBC;
  DES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 8001936:	2380      	movs	r3, #128	; 0x80
 8001938:	f8ad 3038 	strh.w	r3, [sp, #56]	; 0x38
  CRYP_Init(&DES_CRYP_InitStructure);
 800193c:	f7ff fbdd 	bl	80010fa <CRYP_Init>
 8001940:	682b      	ldr	r3, [r5, #0]
 8001942:	ba1b      	rev	r3, r3

  /* Key Initialisation */
  DES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 8001944:	9303      	str	r3, [sp, #12]
 8001946:	686b      	ldr	r3, [r5, #4]
 8001948:	ba1b      	rev	r3, r3
  keyaddr+=4;
  DES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
  CRYP_KeyInit(& DES_CRYP_KeyInitStructure);
 800194a:	a801      	add	r0, sp, #4
  CRYP_Init(&DES_CRYP_InitStructure);

  /* Key Initialisation */
  DES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
  keyaddr+=4;
  DES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 800194c:	9304      	str	r3, [sp, #16]
  CRYP_KeyInit(& DES_CRYP_KeyInitStructure);
 800194e:	f7ff fc09 	bl	8001164 <CRYP_KeyInit>
 8001952:	6833      	ldr	r3, [r6, #0]
 8001954:	ba1b      	rev	r3, r3

  /* Initialization Vectors */
  DES_CRYP_IVInitStructure.CRYP_IV0Left = __REV(*(uint32_t*)(ivaddr));
 8001956:	9309      	str	r3, [sp, #36]	; 0x24
 8001958:	6873      	ldr	r3, [r6, #4]
 800195a:	ba1b      	rev	r3, r3
  ivaddr+=4;
  DES_CRYP_IVInitStructure.CRYP_IV0Right= __REV(*(uint32_t*)(ivaddr));
  CRYP_IVInit(&DES_CRYP_IVInitStructure);
 800195c:	a809      	add	r0, sp, #36	; 0x24
  CRYP_KeyInit(& DES_CRYP_KeyInitStructure);

  /* Initialization Vectors */
  DES_CRYP_IVInitStructure.CRYP_IV0Left = __REV(*(uint32_t*)(ivaddr));
  ivaddr+=4;
  DES_CRYP_IVInitStructure.CRYP_IV0Right= __REV(*(uint32_t*)(ivaddr));
 800195e:	930a      	str	r3, [sp, #40]	; 0x28
  CRYP_FIFOFlush();
  
  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);

  for(i=0; ((i<Ilength) && (status != ERROR)); i+=8)
 8001960:	2400      	movs	r4, #0

  /* Initialization Vectors */
  DES_CRYP_IVInitStructure.CRYP_IV0Left = __REV(*(uint32_t*)(ivaddr));
  ivaddr+=4;
  DES_CRYP_IVInitStructure.CRYP_IV0Right= __REV(*(uint32_t*)(ivaddr));
  CRYP_IVInit(&DES_CRYP_IVInitStructure);
 8001962:	f7ff fc1d 	bl	80011a0 <CRYP_IVInit>

  /* Flush IN/OUT FIFO */
  CRYP_FIFOFlush();
 8001966:	f7ff fc2d 	bl	80011c4 <CRYP_FIFOFlush>
  
  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);
 800196a:	2001      	movs	r0, #1
 800196c:	f7ff fc32 	bl	80011d4 <CRYP_Cmd>
  CRYP_InitTypeDef DES_CRYP_InitStructure;
  CRYP_KeyInitTypeDef DES_CRYP_KeyInitStructure;
  CRYP_IVInitTypeDef DES_CRYP_IVInitStructure;
  __IO uint32_t counter = 0;
  uint32_t busystatus = 0;
  ErrorStatus status = SUCCESS;
 8001970:	2501      	movs	r5, #1
    inputaddr+=4;
    CRYP_DataIn(*(uint32_t*)(inputaddr));
    inputaddr+=4;

    /* Wait until the complete message has been processed */
    counter = 0;
 8001972:	4626      	mov	r6, r4
  CRYP_FIFOFlush();
  
  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);

  for(i=0; ((i<Ilength) && (status != ERROR)); i+=8)
 8001974:	e023      	b.n	80019be <CRYP_DES_CBC+0xc4>
  {
    /* Write the Input block in the Input FIFO */
    CRYP_DataIn(*(uint32_t*)(inputaddr));
 8001976:	f859 0004 	ldr.w	r0, [r9, r4]
 800197a:	f7ff fc37 	bl	80011ec <CRYP_DataIn>
    inputaddr+=4;
    CRYP_DataIn(*(uint32_t*)(inputaddr));
 800197e:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8001982:	f7ff fc33 	bl	80011ec <CRYP_DataIn>
    inputaddr+=4;
 8001986:	f108 0808 	add.w	r8, r8, #8

    /* Wait until the complete message has been processed */
    counter = 0;
 800198a:	960f      	str	r6, [sp, #60]	; 0x3c
    do
    {
      busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 800198c:	2010      	movs	r0, #16
 800198e:	f7ff fccb 	bl	8001328 <CRYP_GetFlagStatus>
      counter++;
 8001992:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8001994:	3301      	adds	r3, #1
 8001996:	930f      	str	r3, [sp, #60]	; 0x3c
    }while ((counter != DESBUSY_TIMEOUT) && (busystatus != RESET));
 8001998:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800199a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800199e:	d002      	beq.n	80019a6 <CRYP_DES_CBC+0xac>
 80019a0:	2800      	cmp	r0, #0
 80019a2:	d1f3      	bne.n	800198c <CRYP_DES_CBC+0x92>
 80019a4:	e000      	b.n	80019a8 <CRYP_DES_CBC+0xae>

    if (busystatus != RESET)
 80019a6:	b940      	cbnz	r0, 80019ba <CRYP_DES_CBC+0xc0>
       status = ERROR;
    }
    else
    {
      /* Read the Output block from the Output FIFO */
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
 80019a8:	f7ff fc26 	bl	80011f8 <CRYP_DataOut>
 80019ac:	6038      	str	r0, [r7, #0]
      outputaddr+=4;
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
 80019ae:	f7ff fc23 	bl	80011f8 <CRYP_DataOut>
      outputaddr+=4;
 80019b2:	2501      	movs	r5, #1
    else
    {
      /* Read the Output block from the Output FIFO */
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
      outputaddr+=4;
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
 80019b4:	6078      	str	r0, [r7, #4]
      outputaddr+=4;
 80019b6:	3708      	adds	r7, #8
 80019b8:	e000      	b.n	80019bc <CRYP_DES_CBC+0xc2>
      counter++;
    }while ((counter != DESBUSY_TIMEOUT) && (busystatus != RESET));

    if (busystatus != RESET)
   {
       status = ERROR;
 80019ba:	2500      	movs	r5, #0
  CRYP_FIFOFlush();
  
  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);

  for(i=0; ((i<Ilength) && (status != ERROR)); i+=8)
 80019bc:	3408      	adds	r4, #8
 80019be:	455c      	cmp	r4, fp
 80019c0:	d201      	bcs.n	80019c6 <CRYP_DES_CBC+0xcc>
 80019c2:	2d00      	cmp	r5, #0
 80019c4:	d1d7      	bne.n	8001976 <CRYP_DES_CBC+0x7c>
      outputaddr+=4;
    }
  }

  /* Disable Crypto */
  CRYP_Cmd(DISABLE);
 80019c6:	2000      	movs	r0, #0
 80019c8:	f7ff fc04 	bl	80011d4 <CRYP_Cmd>

  return status; 
}
 80019cc:	4628      	mov	r0, r5
 80019ce:	b011      	add	sp, #68	; 0x44
 80019d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080019d4 <CRYP_TDES_ECB>:
  *          - SUCCESS: Operation done
  *          - ERROR: Operation failed
  */
ErrorStatus CRYP_TDES_ECB(uint8_t Mode, uint8_t Key[24], uint8_t *Input, 
                          uint32_t Ilength, uint8_t *Output)
{
 80019d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80019d8:	b08c      	sub	sp, #48	; 0x30
 80019da:	4604      	mov	r4, r0
  CRYP_InitTypeDef TDES_CRYP_InitStructure;
  CRYP_KeyInitTypeDef TDES_CRYP_KeyInitStructure;
  __IO uint32_t counter = 0;
 80019dc:	f04f 0900 	mov.w	r9, #0
  uint32_t inputaddr  = (uint32_t)Input;
  uint32_t outputaddr = (uint32_t)Output;
  uint32_t i = 0;

  /* Crypto structures initialisation*/
  CRYP_KeyStructInit(&TDES_CRYP_KeyInitStructure);
 80019e0:	a801      	add	r0, sp, #4
  *          - SUCCESS: Operation done
  *          - ERROR: Operation failed
  */
ErrorStatus CRYP_TDES_ECB(uint8_t Mode, uint8_t Key[24], uint8_t *Input, 
                          uint32_t Ilength, uint8_t *Output)
{
 80019e2:	460d      	mov	r5, r1
 80019e4:	4616      	mov	r6, r2
 80019e6:	469a      	mov	sl, r3
  CRYP_InitTypeDef TDES_CRYP_InitStructure;
  CRYP_KeyInitTypeDef TDES_CRYP_KeyInitStructure;
  __IO uint32_t counter = 0;
 80019e8:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  uint32_t busystatus = 0;
  ErrorStatus status = SUCCESS;
  uint32_t keyaddr    = (uint32_t)Key;
  uint32_t inputaddr  = (uint32_t)Input;
 80019ec:	4690      	mov	r8, r2
  uint32_t outputaddr = (uint32_t)Output;
 80019ee:	9f14      	ldr	r7, [sp, #80]	; 0x50
  uint32_t i = 0;

  /* Crypto structures initialisation*/
  CRYP_KeyStructInit(&TDES_CRYP_KeyInitStructure);
 80019f0:	f7ff fbcc 	bl	800118c <CRYP_KeyStructInit>

  /* Crypto Init for Encryption process */
  if(Mode == MODE_ENCRYPT) /* TDES encryption */
 80019f4:	2c01      	cmp	r4, #1
 80019f6:	d102      	bne.n	80019fe <CRYP_TDES_ECB+0x2a>
  {
     TDES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Encrypt;
 80019f8:	f8ad 9024 	strh.w	r9, [sp, #36]	; 0x24
 80019fc:	e002      	b.n	8001a04 <CRYP_TDES_ECB+0x30>
  }
  else /*if(Mode == MODE_DECRYPT)*/ /* TDES decryption */
  {
     TDES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
 80019fe:	2304      	movs	r3, #4
 8001a00:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
  }

  TDES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_TDES_ECB;
  TDES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 8001a04:	2380      	movs	r3, #128	; 0x80
  CRYP_Init(&TDES_CRYP_InitStructure);
 8001a06:	a809      	add	r0, sp, #36	; 0x24
  {
     TDES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
  }

  TDES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_TDES_ECB;
  TDES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 8001a08:	f8ad 3028 	strh.w	r3, [sp, #40]	; 0x28
  else /*if(Mode == MODE_DECRYPT)*/ /* TDES decryption */
  {
     TDES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
  }

  TDES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_TDES_ECB;
 8001a0c:	f8ad 9026 	strh.w	r9, [sp, #38]	; 0x26
  TDES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
  CRYP_Init(&TDES_CRYP_InitStructure);
 8001a10:	f7ff fb73 	bl	80010fa <CRYP_Init>
 8001a14:	682b      	ldr	r3, [r5, #0]
 8001a16:	ba1b      	rev	r3, r3

  /* Key Initialisation */
  TDES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 8001a18:	9303      	str	r3, [sp, #12]
 8001a1a:	686b      	ldr	r3, [r5, #4]
 8001a1c:	ba1b      	rev	r3, r3
  keyaddr+=4;
  TDES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 8001a1e:	9304      	str	r3, [sp, #16]
 8001a20:	68ab      	ldr	r3, [r5, #8]
 8001a22:	ba1b      	rev	r3, r3
  keyaddr+=4;
  TDES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 8001a24:	9305      	str	r3, [sp, #20]
 8001a26:	68eb      	ldr	r3, [r5, #12]
 8001a28:	ba1b      	rev	r3, r3
  keyaddr+=4;
  TDES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 8001a2a:	9306      	str	r3, [sp, #24]
 8001a2c:	692b      	ldr	r3, [r5, #16]
 8001a2e:	ba1b      	rev	r3, r3
  keyaddr+=4;
  TDES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 8001a30:	9307      	str	r3, [sp, #28]
 8001a32:	696b      	ldr	r3, [r5, #20]
 8001a34:	ba1b      	rev	r3, r3
  keyaddr+=4;
  TDES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
  CRYP_KeyInit(& TDES_CRYP_KeyInitStructure);
 8001a36:	a801      	add	r0, sp, #4
  keyaddr+=4;
  TDES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
  keyaddr+=4;
  TDES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
  keyaddr+=4;
  TDES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 8001a38:	9308      	str	r3, [sp, #32]
  CRYP_FIFOFlush();

  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);

  for(i=0; ((i<Ilength) && (status != ERROR)); i+=8)
 8001a3a:	2400      	movs	r4, #0
  TDES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
  keyaddr+=4;
  TDES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
  keyaddr+=4;
  TDES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
  CRYP_KeyInit(& TDES_CRYP_KeyInitStructure);
 8001a3c:	f7ff fb92 	bl	8001164 <CRYP_KeyInit>

  /* Flush IN/OUT FIFO */
  CRYP_FIFOFlush();
 8001a40:	f7ff fbc0 	bl	80011c4 <CRYP_FIFOFlush>

  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);
 8001a44:	2001      	movs	r0, #1
 8001a46:	f7ff fbc5 	bl	80011d4 <CRYP_Cmd>
{
  CRYP_InitTypeDef TDES_CRYP_InitStructure;
  CRYP_KeyInitTypeDef TDES_CRYP_KeyInitStructure;
  __IO uint32_t counter = 0;
  uint32_t busystatus = 0;
  ErrorStatus status = SUCCESS;
 8001a4a:	2501      	movs	r5, #1
    inputaddr+=4;
    CRYP_DataIn(*(uint32_t*)(inputaddr));
    inputaddr+=4;

    /* Wait until the complete message has been processed */
    counter = 0;
 8001a4c:	46a1      	mov	r9, r4
  CRYP_FIFOFlush();

  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);

  for(i=0; ((i<Ilength) && (status != ERROR)); i+=8)
 8001a4e:	e023      	b.n	8001a98 <CRYP_TDES_ECB+0xc4>
  {
    /* Write the Input block in the Input FIFO */
    CRYP_DataIn(*(uint32_t*)(inputaddr));
 8001a50:	5930      	ldr	r0, [r6, r4]
 8001a52:	f7ff fbcb 	bl	80011ec <CRYP_DataIn>
    inputaddr+=4;
    CRYP_DataIn(*(uint32_t*)(inputaddr));
 8001a56:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8001a5a:	f7ff fbc7 	bl	80011ec <CRYP_DataIn>
    inputaddr+=4;
 8001a5e:	f108 0808 	add.w	r8, r8, #8

    /* Wait until the complete message has been processed */
    counter = 0;
 8001a62:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
    do
    {
      busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 8001a66:	2010      	movs	r0, #16
 8001a68:	f7ff fc5e 	bl	8001328 <CRYP_GetFlagStatus>
      counter++;
 8001a6c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8001a6e:	3301      	adds	r3, #1
 8001a70:	930b      	str	r3, [sp, #44]	; 0x2c
    }while ((counter != TDESBUSY_TIMEOUT) && (busystatus != RESET));
 8001a72:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8001a74:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a78:	d002      	beq.n	8001a80 <CRYP_TDES_ECB+0xac>
 8001a7a:	2800      	cmp	r0, #0
 8001a7c:	d1f3      	bne.n	8001a66 <CRYP_TDES_ECB+0x92>
 8001a7e:	e000      	b.n	8001a82 <CRYP_TDES_ECB+0xae>

    if (busystatus != RESET)
 8001a80:	b940      	cbnz	r0, 8001a94 <CRYP_TDES_ECB+0xc0>
    }
    else
    {

      /* Read the Output block from the Output FIFO */
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
 8001a82:	f7ff fbb9 	bl	80011f8 <CRYP_DataOut>
 8001a86:	6038      	str	r0, [r7, #0]
      outputaddr+=4;
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
 8001a88:	f7ff fbb6 	bl	80011f8 <CRYP_DataOut>
      outputaddr+=4;
 8001a8c:	2501      	movs	r5, #1
    {

      /* Read the Output block from the Output FIFO */
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
      outputaddr+=4;
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
 8001a8e:	6078      	str	r0, [r7, #4]
      outputaddr+=4;
 8001a90:	3708      	adds	r7, #8
 8001a92:	e000      	b.n	8001a96 <CRYP_TDES_ECB+0xc2>
      counter++;
    }while ((counter != TDESBUSY_TIMEOUT) && (busystatus != RESET));

    if (busystatus != RESET)
    {
       status = ERROR;
 8001a94:	2500      	movs	r5, #0
  CRYP_FIFOFlush();

  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);

  for(i=0; ((i<Ilength) && (status != ERROR)); i+=8)
 8001a96:	3408      	adds	r4, #8
 8001a98:	4554      	cmp	r4, sl
 8001a9a:	d201      	bcs.n	8001aa0 <CRYP_TDES_ECB+0xcc>
 8001a9c:	2d00      	cmp	r5, #0
 8001a9e:	d1d7      	bne.n	8001a50 <CRYP_TDES_ECB+0x7c>
      outputaddr+=4;
    }
  }

  /* Disable Crypto */
  CRYP_Cmd(DISABLE);
 8001aa0:	2000      	movs	r0, #0
 8001aa2:	f7ff fb97 	bl	80011d4 <CRYP_Cmd>

  return status; 
}
 8001aa6:	4628      	mov	r0, r5
 8001aa8:	b00c      	add	sp, #48	; 0x30
 8001aaa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08001aae <CRYP_TDES_CBC>:
  *          - SUCCESS: Operation done
  *          - ERROR: Operation failed
  */
ErrorStatus CRYP_TDES_CBC(uint8_t Mode, uint8_t Key[24], uint8_t InitVectors[8],
                          uint8_t *Input, uint32_t Ilength, uint8_t *Output)
{
 8001aae:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001ab2:	b091      	sub	sp, #68	; 0x44
 8001ab4:	4604      	mov	r4, r0
  CRYP_InitTypeDef TDES_CRYP_InitStructure;
  CRYP_KeyInitTypeDef TDES_CRYP_KeyInitStructure;
  CRYP_IVInitTypeDef TDES_CRYP_IVInitStructure;
  __IO uint32_t counter = 0;
 8001ab6:	f04f 0a00 	mov.w	sl, #0
  uint32_t outputaddr = (uint32_t)Output;
  uint32_t ivaddr     = (uint32_t)InitVectors;
  uint32_t i = 0;

  /* Crypto structures initialisation*/
  CRYP_KeyStructInit(&TDES_CRYP_KeyInitStructure);
 8001aba:	a801      	add	r0, sp, #4
  *          - SUCCESS: Operation done
  *          - ERROR: Operation failed
  */
ErrorStatus CRYP_TDES_CBC(uint8_t Mode, uint8_t Key[24], uint8_t InitVectors[8],
                          uint8_t *Input, uint32_t Ilength, uint8_t *Output)
{
 8001abc:	460d      	mov	r5, r1
 8001abe:	4616      	mov	r6, r2
 8001ac0:	4699      	mov	r9, r3
 8001ac2:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
  CRYP_InitTypeDef TDES_CRYP_InitStructure;
  CRYP_KeyInitTypeDef TDES_CRYP_KeyInitStructure;
  CRYP_IVInitTypeDef TDES_CRYP_IVInitStructure;
  __IO uint32_t counter = 0;
 8001ac6:	f8cd a03c 	str.w	sl, [sp, #60]	; 0x3c
  uint32_t busystatus = 0;
  ErrorStatus status = SUCCESS;
  uint32_t keyaddr    = (uint32_t)Key;
  uint32_t inputaddr  = (uint32_t)Input;
 8001aca:	4698      	mov	r8, r3
  uint32_t outputaddr = (uint32_t)Output;
 8001acc:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
  uint32_t ivaddr     = (uint32_t)InitVectors;
  uint32_t i = 0;

  /* Crypto structures initialisation*/
  CRYP_KeyStructInit(&TDES_CRYP_KeyInitStructure);
 8001ace:	f7ff fb5d 	bl	800118c <CRYP_KeyStructInit>

  /* Crypto Init for Encryption process */
  if(Mode == MODE_ENCRYPT) /* TDES encryption */
 8001ad2:	2c01      	cmp	r4, #1
 8001ad4:	d102      	bne.n	8001adc <CRYP_TDES_CBC+0x2e>
  {
    TDES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Encrypt;
 8001ad6:	f8ad a034 	strh.w	sl, [sp, #52]	; 0x34
 8001ada:	e002      	b.n	8001ae2 <CRYP_TDES_CBC+0x34>
  }
  else
  {
    TDES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
 8001adc:	2304      	movs	r3, #4
 8001ade:	f8ad 3034 	strh.w	r3, [sp, #52]	; 0x34
  }
  TDES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_TDES_CBC;
 8001ae2:	2308      	movs	r3, #8
 8001ae4:	f8ad 3036 	strh.w	r3, [sp, #54]	; 0x36
  TDES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;

  CRYP_Init(&TDES_CRYP_InitStructure);
 8001ae8:	a80d      	add	r0, sp, #52	; 0x34
  else
  {
    TDES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
  }
  TDES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_TDES_CBC;
  TDES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 8001aea:	2380      	movs	r3, #128	; 0x80
 8001aec:	f8ad 3038 	strh.w	r3, [sp, #56]	; 0x38

  CRYP_Init(&TDES_CRYP_InitStructure);
 8001af0:	f7ff fb03 	bl	80010fa <CRYP_Init>
 8001af4:	682b      	ldr	r3, [r5, #0]
 8001af6:	ba1b      	rev	r3, r3

  /* Key Initialisation */
  TDES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 8001af8:	9303      	str	r3, [sp, #12]
 8001afa:	686b      	ldr	r3, [r5, #4]
 8001afc:	ba1b      	rev	r3, r3
  keyaddr+=4;
  TDES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 8001afe:	9304      	str	r3, [sp, #16]
 8001b00:	68ab      	ldr	r3, [r5, #8]
 8001b02:	ba1b      	rev	r3, r3
  keyaddr+=4;
  TDES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 8001b04:	9305      	str	r3, [sp, #20]
 8001b06:	68eb      	ldr	r3, [r5, #12]
 8001b08:	ba1b      	rev	r3, r3
  keyaddr+=4;
  TDES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 8001b0a:	9306      	str	r3, [sp, #24]
 8001b0c:	692b      	ldr	r3, [r5, #16]
 8001b0e:	ba1b      	rev	r3, r3
  keyaddr+=4;
  TDES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 8001b10:	9307      	str	r3, [sp, #28]
 8001b12:	696b      	ldr	r3, [r5, #20]
 8001b14:	ba1b      	rev	r3, r3
  keyaddr+=4;
  TDES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
  CRYP_KeyInit(& TDES_CRYP_KeyInitStructure);
 8001b16:	a801      	add	r0, sp, #4
  keyaddr+=4;
  TDES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
  keyaddr+=4;
  TDES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
  keyaddr+=4;
  TDES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 8001b18:	9308      	str	r3, [sp, #32]
  CRYP_KeyInit(& TDES_CRYP_KeyInitStructure);
 8001b1a:	f7ff fb23 	bl	8001164 <CRYP_KeyInit>
 8001b1e:	6833      	ldr	r3, [r6, #0]
 8001b20:	ba1b      	rev	r3, r3

  /* Initialization Vectors */
  TDES_CRYP_IVInitStructure.CRYP_IV0Left = __REV(*(uint32_t*)(ivaddr));
 8001b22:	9309      	str	r3, [sp, #36]	; 0x24
 8001b24:	6873      	ldr	r3, [r6, #4]
 8001b26:	ba1b      	rev	r3, r3
  ivaddr+=4;
  TDES_CRYP_IVInitStructure.CRYP_IV0Right= __REV(*(uint32_t*)(ivaddr));
  CRYP_IVInit(&TDES_CRYP_IVInitStructure);
 8001b28:	a809      	add	r0, sp, #36	; 0x24
  CRYP_KeyInit(& TDES_CRYP_KeyInitStructure);

  /* Initialization Vectors */
  TDES_CRYP_IVInitStructure.CRYP_IV0Left = __REV(*(uint32_t*)(ivaddr));
  ivaddr+=4;
  TDES_CRYP_IVInitStructure.CRYP_IV0Right= __REV(*(uint32_t*)(ivaddr));
 8001b2a:	930a      	str	r3, [sp, #40]	; 0x28
  CRYP_FIFOFlush();

  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);

  for(i=0; ((i<Ilength) && (status != ERROR)); i+=8)
 8001b2c:	2400      	movs	r4, #0

  /* Initialization Vectors */
  TDES_CRYP_IVInitStructure.CRYP_IV0Left = __REV(*(uint32_t*)(ivaddr));
  ivaddr+=4;
  TDES_CRYP_IVInitStructure.CRYP_IV0Right= __REV(*(uint32_t*)(ivaddr));
  CRYP_IVInit(&TDES_CRYP_IVInitStructure);
 8001b2e:	f7ff fb37 	bl	80011a0 <CRYP_IVInit>

  /* Flush IN/OUT FIFO */
  CRYP_FIFOFlush();
 8001b32:	f7ff fb47 	bl	80011c4 <CRYP_FIFOFlush>

  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);
 8001b36:	2001      	movs	r0, #1
 8001b38:	f7ff fb4c 	bl	80011d4 <CRYP_Cmd>
  CRYP_InitTypeDef TDES_CRYP_InitStructure;
  CRYP_KeyInitTypeDef TDES_CRYP_KeyInitStructure;
  CRYP_IVInitTypeDef TDES_CRYP_IVInitStructure;
  __IO uint32_t counter = 0;
  uint32_t busystatus = 0;
  ErrorStatus status = SUCCESS;
 8001b3c:	2501      	movs	r5, #1
    inputaddr+=4;
    CRYP_DataIn(*(uint32_t*)(inputaddr));
    inputaddr+=4;

    /* Wait until the complete message has been processed */
    counter = 0;
 8001b3e:	4626      	mov	r6, r4
  CRYP_FIFOFlush();

  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);

  for(i=0; ((i<Ilength) && (status != ERROR)); i+=8)
 8001b40:	e023      	b.n	8001b8a <CRYP_TDES_CBC+0xdc>
  {
    /* Write the Input block in the Input FIFO */
    CRYP_DataIn(*(uint32_t*)(inputaddr));
 8001b42:	f859 0004 	ldr.w	r0, [r9, r4]
 8001b46:	f7ff fb51 	bl	80011ec <CRYP_DataIn>
    inputaddr+=4;
    CRYP_DataIn(*(uint32_t*)(inputaddr));
 8001b4a:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8001b4e:	f7ff fb4d 	bl	80011ec <CRYP_DataIn>
    inputaddr+=4;
 8001b52:	f108 0808 	add.w	r8, r8, #8

    /* Wait until the complete message has been processed */
    counter = 0;
 8001b56:	960f      	str	r6, [sp, #60]	; 0x3c
    do
    {
      busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 8001b58:	2010      	movs	r0, #16
 8001b5a:	f7ff fbe5 	bl	8001328 <CRYP_GetFlagStatus>
      counter++;
 8001b5e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8001b60:	3301      	adds	r3, #1
 8001b62:	930f      	str	r3, [sp, #60]	; 0x3c
    }while ((counter != TDESBUSY_TIMEOUT) && (busystatus != RESET));
 8001b64:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8001b66:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b6a:	d002      	beq.n	8001b72 <CRYP_TDES_CBC+0xc4>
 8001b6c:	2800      	cmp	r0, #0
 8001b6e:	d1f3      	bne.n	8001b58 <CRYP_TDES_CBC+0xaa>
 8001b70:	e000      	b.n	8001b74 <CRYP_TDES_CBC+0xc6>

    if (busystatus != RESET)
 8001b72:	b940      	cbnz	r0, 8001b86 <CRYP_TDES_CBC+0xd8>
    }
    else
    {

      /* Read the Output block from the Output FIFO */
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
 8001b74:	f7ff fb40 	bl	80011f8 <CRYP_DataOut>
 8001b78:	6038      	str	r0, [r7, #0]
      outputaddr+=4;
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
 8001b7a:	f7ff fb3d 	bl	80011f8 <CRYP_DataOut>
      outputaddr+=4;
 8001b7e:	2501      	movs	r5, #1
    {

      /* Read the Output block from the Output FIFO */
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
      outputaddr+=4;
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
 8001b80:	6078      	str	r0, [r7, #4]
      outputaddr+=4;
 8001b82:	3708      	adds	r7, #8
 8001b84:	e000      	b.n	8001b88 <CRYP_TDES_CBC+0xda>
      counter++;
    }while ((counter != TDESBUSY_TIMEOUT) && (busystatus != RESET));

    if (busystatus != RESET)
   {
       status = ERROR;
 8001b86:	2500      	movs	r5, #0
  CRYP_FIFOFlush();

  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);

  for(i=0; ((i<Ilength) && (status != ERROR)); i+=8)
 8001b88:	3408      	adds	r4, #8
 8001b8a:	455c      	cmp	r4, fp
 8001b8c:	d201      	bcs.n	8001b92 <CRYP_TDES_CBC+0xe4>
 8001b8e:	2d00      	cmp	r5, #0
 8001b90:	d1d7      	bne.n	8001b42 <CRYP_TDES_CBC+0x94>
      outputaddr+=4;
    }
  }

  /* Disable Crypto */
  CRYP_Cmd(DISABLE);
 8001b92:	2000      	movs	r0, #0
 8001b94:	f7ff fb1e 	bl	80011d4 <CRYP_Cmd>

  return status; 
}
 8001b98:	4628      	mov	r0, r5
 8001b9a:	b011      	add	sp, #68	; 0x44
 8001b9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08001ba0 <DAC_DeInit>:
  * @brief  Deinitializes the DAC peripheral registers to their default reset values.
  * @param  None
  * @retval None
  */
void DAC_DeInit(void)
{
 8001ba0:	b508      	push	{r3, lr}
  /* Enable DAC reset state */
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_DAC, ENABLE);
 8001ba2:	2101      	movs	r1, #1
 8001ba4:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 8001ba8:	f001 ffda 	bl	8003b60 <RCC_APB1PeriphResetCmd>
  /* Release DAC from reset state */
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_DAC, DISABLE);
 8001bac:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 8001bb0:	2100      	movs	r1, #0
}
 8001bb2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
void DAC_DeInit(void)
{
  /* Enable DAC reset state */
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_DAC, ENABLE);
  /* Release DAC from reset state */
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_DAC, DISABLE);
 8001bb6:	f001 bfd3 	b.w	8003b60 <RCC_APB1PeriphResetCmd>

08001bba <DAC_Init>:
  assert_param(IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE(DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(DAC_InitStruct->DAC_OutputBuffer));

/*---------------------------- DAC CR Configuration --------------------------*/
  /* Get the DAC CR value */
  tmpreg1 = DAC->CR;
 8001bba:	4b0a      	ldr	r3, [pc, #40]	; (8001be4 <DAC_Init+0x2a>)
  * @param  DAC_InitStruct: pointer to a DAC_InitTypeDef structure that contains
  *         the configuration information for the  specified DAC channel.
  * @retval None
  */
void DAC_Init(uint32_t DAC_Channel, DAC_InitTypeDef* DAC_InitStruct)
{
 8001bbc:	b530      	push	{r4, r5, lr}

/*---------------------------- DAC CR Configuration --------------------------*/
  /* Get the DAC CR value */
  tmpreg1 = DAC->CR;
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(CR_CLEAR_MASK << DAC_Channel);
 8001bbe:	f640 72fe 	movw	r2, #4094	; 0xffe
  assert_param(IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE(DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(DAC_InitStruct->DAC_OutputBuffer));

/*---------------------------- DAC CR Configuration --------------------------*/
  /* Get the DAC CR value */
  tmpreg1 = DAC->CR;
 8001bc2:	681c      	ldr	r4, [r3, #0]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(CR_CLEAR_MASK << DAC_Channel);
 8001bc4:	4082      	lsls	r2, r0
 8001bc6:	ea24 0202 	bic.w	r2, r4, r2
     wave generation, mask/amplitude for wave generation */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set WAVEx bits according to DAC_WaveGeneration value */
  /* Set MAMPx bits according to DAC_LFSRUnmask_TriangleAmplitude value */ 
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
 8001bca:	e891 0030 	ldmia.w	r1, {r4, r5}
 8001bce:	4325      	orrs	r5, r4
 8001bd0:	688c      	ldr	r4, [r1, #8]
 8001bd2:	4325      	orrs	r5, r4
 8001bd4:	68cc      	ldr	r4, [r1, #12]
 8001bd6:	ea45 0104 	orr.w	r1, r5, r4
             DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude | \
             DAC_InitStruct->DAC_OutputBuffer);
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << DAC_Channel;
 8001bda:	fa11 f000 	lsls.w	r0, r1, r0
 8001bde:	4310      	orrs	r0, r2
  /* Write to DAC CR */
  DAC->CR = tmpreg1;
 8001be0:	6018      	str	r0, [r3, #0]
}
 8001be2:	bd30      	pop	{r4, r5, pc}
 8001be4:	40007400 	.word	0x40007400

08001be8 <DAC_StructInit>:
  */
void DAC_StructInit(DAC_InitTypeDef* DAC_InitStruct)
{
/*--------------- Reset DAC init structure parameters values -----------------*/
  /* Initialize the DAC_Trigger member */
  DAC_InitStruct->DAC_Trigger = DAC_Trigger_None;
 8001be8:	2300      	movs	r3, #0
 8001bea:	6003      	str	r3, [r0, #0]
  /* Initialize the DAC_WaveGeneration member */
  DAC_InitStruct->DAC_WaveGeneration = DAC_WaveGeneration_None;
 8001bec:	6043      	str	r3, [r0, #4]
  /* Initialize the DAC_LFSRUnmask_TriangleAmplitude member */
  DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude = DAC_LFSRUnmask_Bit0;
 8001bee:	6083      	str	r3, [r0, #8]
  /* Initialize the DAC_OutputBuffer member */
  DAC_InitStruct->DAC_OutputBuffer = DAC_OutputBuffer_Enable;
 8001bf0:	60c3      	str	r3, [r0, #12]
}
 8001bf2:	4770      	bx	lr

08001bf4 <DAC_Cmd>:
  *          This parameter can be: ENABLE or DISABLE.
  * @note   When the DAC channel is enabled the trigger source can no more be modified.
  * @retval None
  */
void DAC_Cmd(uint32_t DAC_Channel, FunctionalState NewState)
{
 8001bf4:	4b06      	ldr	r3, [pc, #24]	; (8001c10 <DAC_Cmd+0x1c>)
 8001bf6:	2201      	movs	r2, #1
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001bf8:	b119      	cbz	r1, 8001c02 <DAC_Cmd+0xe>
  {
    /* Enable the selected DAC channel */
    DAC->CR |= (DAC_CR_EN1 << DAC_Channel);
 8001bfa:	6819      	ldr	r1, [r3, #0]
 8001bfc:	4082      	lsls	r2, r0
 8001bfe:	430a      	orrs	r2, r1
 8001c00:	e003      	b.n	8001c0a <DAC_Cmd+0x16>
  }
  else
  {
    /* Disable the selected DAC channel */
    DAC->CR &= (~(DAC_CR_EN1 << DAC_Channel));
 8001c02:	6819      	ldr	r1, [r3, #0]
 8001c04:	4082      	lsls	r2, r0
 8001c06:	ea21 0202 	bic.w	r2, r1, r2
 8001c0a:	601a      	str	r2, [r3, #0]
 8001c0c:	4770      	bx	lr
 8001c0e:	bf00      	nop
 8001c10:	40007400 	.word	0x40007400

08001c14 <DAC_SoftwareTriggerCmd>:
  * @param  NewState: new state of the selected DAC channel software trigger.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DAC_SoftwareTriggerCmd(uint32_t DAC_Channel, FunctionalState NewState)
{
 8001c14:	4b06      	ldr	r3, [pc, #24]	; (8001c30 <DAC_SoftwareTriggerCmd+0x1c>)
 8001c16:	0900      	lsrs	r0, r0, #4
 8001c18:	2201      	movs	r2, #1
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001c1a:	b119      	cbz	r1, 8001c24 <DAC_SoftwareTriggerCmd+0x10>
  {
    /* Enable software trigger for the selected DAC channel */
    DAC->SWTRIGR |= (uint32_t)DAC_SWTRIGR_SWTRIG1 << (DAC_Channel >> 4);
 8001c1c:	6859      	ldr	r1, [r3, #4]
 8001c1e:	4082      	lsls	r2, r0
 8001c20:	430a      	orrs	r2, r1
 8001c22:	e003      	b.n	8001c2c <DAC_SoftwareTriggerCmd+0x18>
  }
  else
  {
    /* Disable software trigger for the selected DAC channel */
    DAC->SWTRIGR &= ~((uint32_t)DAC_SWTRIGR_SWTRIG1 << (DAC_Channel >> 4));
 8001c24:	6859      	ldr	r1, [r3, #4]
 8001c26:	4082      	lsls	r2, r0
 8001c28:	ea21 0202 	bic.w	r2, r1, r2
 8001c2c:	605a      	str	r2, [r3, #4]
 8001c2e:	4770      	bx	lr
 8001c30:	40007400 	.word	0x40007400

08001c34 <DAC_DualSoftwareTriggerCmd>:
  * @param  NewState: new state of the DAC channels software triggers.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DAC_DualSoftwareTriggerCmd(FunctionalState NewState)
{
 8001c34:	4b04      	ldr	r3, [pc, #16]	; (8001c48 <DAC_DualSoftwareTriggerCmd+0x14>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable software trigger for both DAC channels */
    DAC->SWTRIGR |= DUAL_SWTRIG_SET;
 8001c36:	685a      	ldr	r2, [r3, #4]
void DAC_DualSoftwareTriggerCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001c38:	b110      	cbz	r0, 8001c40 <DAC_DualSoftwareTriggerCmd+0xc>
  {
    /* Enable software trigger for both DAC channels */
    DAC->SWTRIGR |= DUAL_SWTRIG_SET;
 8001c3a:	f042 0203 	orr.w	r2, r2, #3
 8001c3e:	e001      	b.n	8001c44 <DAC_DualSoftwareTriggerCmd+0x10>
  }
  else
  {
    /* Disable software trigger for both DAC channels */
    DAC->SWTRIGR &= DUAL_SWTRIG_RESET;
 8001c40:	f022 0203 	bic.w	r2, r2, #3
 8001c44:	605a      	str	r2, [r3, #4]
 8001c46:	4770      	bx	lr
 8001c48:	40007400 	.word	0x40007400

08001c4c <DAC_WaveGenerationCmd>:
  * @param  NewState: new state of the selected DAC channel wave generation.
  *          This parameter can be: ENABLE or DISABLE.  
  * @retval None
  */
void DAC_WaveGenerationCmd(uint32_t DAC_Channel, uint32_t DAC_Wave, FunctionalState NewState)
{
 8001c4c:	4b05      	ldr	r3, [pc, #20]	; (8001c64 <DAC_WaveGenerationCmd+0x18>)
 8001c4e:	4081      	lsls	r1, r0
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_DAC_WAVE(DAC_Wave)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001c50:	b112      	cbz	r2, 8001c58 <DAC_WaveGenerationCmd+0xc>
  {
    /* Enable the selected wave generation for the selected DAC channel */
    DAC->CR |= DAC_Wave << DAC_Channel;
 8001c52:	681a      	ldr	r2, [r3, #0]
 8001c54:	4311      	orrs	r1, r2
 8001c56:	e002      	b.n	8001c5e <DAC_WaveGenerationCmd+0x12>
  }
  else
  {
    /* Disable the selected wave generation for the selected DAC channel */
    DAC->CR &= ~(DAC_Wave << DAC_Channel);
 8001c58:	681a      	ldr	r2, [r3, #0]
 8001c5a:	ea22 0101 	bic.w	r1, r2, r1
 8001c5e:	6019      	str	r1, [r3, #0]
 8001c60:	4770      	bx	lr
 8001c62:	bf00      	nop
 8001c64:	40007400 	.word	0x40007400

08001c68 <DAC_SetChannel1Data>:
  *            @arg DAC_Align_12b_R: 12bit right data alignment selected
  * @param  Data: Data to be loaded in the selected data holding register.
  * @retval None
  */
void DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
{  
 8001c68:	b082      	sub	sp, #8
  __IO uint32_t tmp = 0;
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	9301      	str	r3, [sp, #4]
  
  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)DAC_BASE; 
 8001c6e:	4b05      	ldr	r3, [pc, #20]	; (8001c84 <DAC_SetChannel1Data+0x1c>)
 8001c70:	9301      	str	r3, [sp, #4]
  tmp += DHR12R1_OFFSET + DAC_Align;
 8001c72:	9b01      	ldr	r3, [sp, #4]
 8001c74:	3308      	adds	r3, #8
 8001c76:	181b      	adds	r3, r3, r0
 8001c78:	9301      	str	r3, [sp, #4]

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8001c7a:	9b01      	ldr	r3, [sp, #4]
 8001c7c:	6019      	str	r1, [r3, #0]
}
 8001c7e:	b002      	add	sp, #8
 8001c80:	4770      	bx	lr
 8001c82:	bf00      	nop
 8001c84:	40007400 	.word	0x40007400

08001c88 <DAC_SetChannel2Data>:
  *            @arg DAC_Align_12b_R: 12bit right data alignment selected
  * @param  Data: Data to be loaded in the selected data holding register.
  * @retval None
  */
void DAC_SetChannel2Data(uint32_t DAC_Align, uint16_t Data)
{
 8001c88:	b082      	sub	sp, #8
  __IO uint32_t tmp = 0;
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	9301      	str	r3, [sp, #4]

  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)DAC_BASE;
 8001c8e:	4b05      	ldr	r3, [pc, #20]	; (8001ca4 <DAC_SetChannel2Data+0x1c>)
 8001c90:	9301      	str	r3, [sp, #4]
  tmp += DHR12R2_OFFSET + DAC_Align;
 8001c92:	9b01      	ldr	r3, [sp, #4]
 8001c94:	3314      	adds	r3, #20
 8001c96:	181b      	adds	r3, r3, r0
 8001c98:	9301      	str	r3, [sp, #4]

  /* Set the DAC channel2 selected data holding register */
  *(__IO uint32_t *)tmp = Data;
 8001c9a:	9b01      	ldr	r3, [sp, #4]
 8001c9c:	6019      	str	r1, [r3, #0]
}
 8001c9e:	b002      	add	sp, #8
 8001ca0:	4770      	bx	lr
 8001ca2:	bf00      	nop
 8001ca4:	40007400 	.word	0x40007400

08001ca8 <DAC_SetDualChannelData>:
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data1));
  assert_param(IS_DAC_DATA(Data2));
  
  /* Calculate and set dual DAC data holding register value */
  if (DAC_Align == DAC_Align_8b_R)
 8001ca8:	2808      	cmp	r0, #8
  {
    data = ((uint32_t)Data2 << 16) | Data1;
  }
  
  tmp = (uint32_t)DAC_BASE;
  tmp += DHR12RD_OFFSET + DAC_Align;
 8001caa:	4b04      	ldr	r3, [pc, #16]	; (8001cbc <DAC_SetDualChannelData+0x14>)
  assert_param(IS_DAC_DATA(Data2));
  
  /* Calculate and set dual DAC data holding register value */
  if (DAC_Align == DAC_Align_8b_R)
  {
    data = ((uint32_t)Data2 << 8) | Data1; 
 8001cac:	bf0c      	ite	eq
 8001cae:	ea42 2101 	orreq.w	r1, r2, r1, lsl #8
  }
  else
  {
    data = ((uint32_t)Data2 << 16) | Data1;
 8001cb2:	ea42 4101 	orrne.w	r1, r2, r1, lsl #16
  
  tmp = (uint32_t)DAC_BASE;
  tmp += DHR12RD_OFFSET + DAC_Align;

  /* Set the dual DAC selected data holding register */
  *(__IO uint32_t *)tmp = data;
 8001cb6:	50c1      	str	r1, [r0, r3]
}
 8001cb8:	4770      	bx	lr
 8001cba:	bf00      	nop
 8001cbc:	40007420 	.word	0x40007420

08001cc0 <DAC_GetDataOutputValue>:
  *            @arg DAC_Channel_1: DAC Channel1 selected
  *            @arg DAC_Channel_2: DAC Channel2 selected
  * @retval The selected DAC channel data output value.
  */
uint16_t DAC_GetDataOutputValue(uint32_t DAC_Channel)
{
 8001cc0:	b082      	sub	sp, #8
  __IO uint32_t tmp = 0;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	9301      	str	r3, [sp, #4]
  
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  
  tmp = (uint32_t) DAC_BASE ;
 8001cc6:	4b06      	ldr	r3, [pc, #24]	; (8001ce0 <DAC_GetDataOutputValue+0x20>)
 8001cc8:	9301      	str	r3, [sp, #4]
  tmp += DOR_OFFSET + ((uint32_t)DAC_Channel >> 2);
 8001cca:	9b01      	ldr	r3, [sp, #4]
 8001ccc:	332c      	adds	r3, #44	; 0x2c
 8001cce:	eb03 0390 	add.w	r3, r3, r0, lsr #2
 8001cd2:	9301      	str	r3, [sp, #4]
  
  /* Returns the DAC channel data output register value */
  return (uint16_t) (*(__IO uint32_t*) tmp);
 8001cd4:	9b01      	ldr	r3, [sp, #4]
 8001cd6:	6818      	ldr	r0, [r3, #0]
}
 8001cd8:	b280      	uxth	r0, r0
 8001cda:	b002      	add	sp, #8
 8001cdc:	4770      	bx	lr
 8001cde:	bf00      	nop
 8001ce0:	40007400 	.word	0x40007400

08001ce4 <DAC_DMACmd>:
  * @note   The DAC channel2 is mapped on DMA1 Stream 6 channel7 which must be
  *          already configured.    
  * @retval None
  */
void DAC_DMACmd(uint32_t DAC_Channel, FunctionalState NewState)
{
 8001ce4:	4b06      	ldr	r3, [pc, #24]	; (8001d00 <DAC_DMACmd+0x1c>)
 8001ce6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001cea:	b119      	cbz	r1, 8001cf4 <DAC_DMACmd+0x10>
  {
    /* Enable the selected DAC channel DMA request */
    DAC->CR |= (DAC_CR_DMAEN1 << DAC_Channel);
 8001cec:	6819      	ldr	r1, [r3, #0]
 8001cee:	4082      	lsls	r2, r0
 8001cf0:	430a      	orrs	r2, r1
 8001cf2:	e003      	b.n	8001cfc <DAC_DMACmd+0x18>
  }
  else
  {
    /* Disable the selected DAC channel DMA request */
    DAC->CR &= (~(DAC_CR_DMAEN1 << DAC_Channel));
 8001cf4:	6819      	ldr	r1, [r3, #0]
 8001cf6:	4082      	lsls	r2, r0
 8001cf8:	ea21 0202 	bic.w	r2, r1, r2
 8001cfc:	601a      	str	r2, [r3, #0]
 8001cfe:	4770      	bx	lr
 8001d00:	40007400 	.word	0x40007400

08001d04 <DAC_ITConfig>:
  * @param  NewState: new state of the specified DAC interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */ 
void DAC_ITConfig(uint32_t DAC_Channel, uint32_t DAC_IT, FunctionalState NewState)  
{
 8001d04:	4b05      	ldr	r3, [pc, #20]	; (8001d1c <DAC_ITConfig+0x18>)
 8001d06:	4081      	lsls	r1, r0
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_DAC_IT(DAC_IT)); 

  if (NewState != DISABLE)
 8001d08:	b112      	cbz	r2, 8001d10 <DAC_ITConfig+0xc>
  {
    /* Enable the selected DAC interrupts */
    DAC->CR |=  (DAC_IT << DAC_Channel);
 8001d0a:	681a      	ldr	r2, [r3, #0]
 8001d0c:	4311      	orrs	r1, r2
 8001d0e:	e002      	b.n	8001d16 <DAC_ITConfig+0x12>
  }
  else
  {
    /* Disable the selected DAC interrupts */
    DAC->CR &= (~(uint32_t)(DAC_IT << DAC_Channel));
 8001d10:	681a      	ldr	r2, [r3, #0]
 8001d12:	ea22 0101 	bic.w	r1, r2, r1
 8001d16:	6019      	str	r1, [r3, #0]
 8001d18:	4770      	bx	lr
 8001d1a:	bf00      	nop
 8001d1c:	40007400 	.word	0x40007400

08001d20 <DAC_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_DAC_FLAG(DAC_FLAG));

  /* Check the status of the specified DAC flag */
  if ((DAC->SR & (DAC_FLAG << DAC_Channel)) != (uint8_t)RESET)
 8001d20:	4b03      	ldr	r3, [pc, #12]	; (8001d30 <DAC_GetFlagStatus+0x10>)
 8001d22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001d24:	4081      	lsls	r1, r0
  {
    /* DAC_FLAG is set */
    bitstatus = SET;
 8001d26:	4219      	tst	r1, r3
    /* DAC_FLAG is reset */
    bitstatus = RESET;
  }
  /* Return the DAC_FLAG status */
  return  bitstatus;
}
 8001d28:	bf0c      	ite	eq
 8001d2a:	2000      	moveq	r0, #0
 8001d2c:	2001      	movne	r0, #1
 8001d2e:	4770      	bx	lr
 8001d30:	40007400 	.word	0x40007400

08001d34 <DAC_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_DAC_FLAG(DAC_FLAG));

  /* Clear the selected DAC flags */
  DAC->SR = (DAC_FLAG << DAC_Channel);
 8001d34:	4b01      	ldr	r3, [pc, #4]	; (8001d3c <DAC_ClearFlag+0x8>)
 8001d36:	4081      	lsls	r1, r0
 8001d38:	6359      	str	r1, [r3, #52]	; 0x34
}
 8001d3a:	4770      	bx	lr
 8001d3c:	40007400 	.word	0x40007400

08001d40 <DAC_GetITStatus>:
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_DAC_IT(DAC_IT));

  /* Get the DAC_IT enable bit status */
  enablestatus = (DAC->CR & (DAC_IT << DAC_Channel)) ;
 8001d40:	4b05      	ldr	r3, [pc, #20]	; (8001d58 <DAC_GetITStatus+0x18>)
 8001d42:	4081      	lsls	r1, r0
 8001d44:	681a      	ldr	r2, [r3, #0]
  
  /* Check the status of the specified DAC interrupt */
  if (((DAC->SR & (DAC_IT << DAC_Channel)) != (uint32_t)RESET) && enablestatus)
 8001d46:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8001d48:	4008      	ands	r0, r1
 8001d4a:	d003      	beq.n	8001d54 <DAC_GetITStatus+0x14>
  {
    /* DAC_IT is set */
    bitstatus = SET;
 8001d4c:	4211      	tst	r1, r2
 8001d4e:	bf0c      	ite	eq
 8001d50:	2000      	moveq	r0, #0
 8001d52:	2001      	movne	r0, #1
    /* DAC_IT is reset */
    bitstatus = RESET;
  }
  /* Return the DAC_IT status */
  return  bitstatus;
}
 8001d54:	4770      	bx	lr
 8001d56:	bf00      	nop
 8001d58:	40007400 	.word	0x40007400

08001d5c <DAC_ClearITPendingBit>:
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_DAC_IT(DAC_IT)); 

  /* Clear the selected DAC interrupt pending bits */
  DAC->SR = (DAC_IT << DAC_Channel);
 8001d5c:	4b01      	ldr	r3, [pc, #4]	; (8001d64 <DAC_ClearITPendingBit+0x8>)
 8001d5e:	4081      	lsls	r1, r0
 8001d60:	6359      	str	r1, [r3, #52]	; 0x34
}
 8001d62:	4770      	bx	lr
 8001d64:	40007400 	.word	0x40007400

08001d68 <DBGMCU_GetREVID>:
  * @param  None
  * @retval Device revision identifier
  */
uint32_t DBGMCU_GetREVID(void)
{
   return(DBGMCU->IDCODE >> 16);
 8001d68:	4b01      	ldr	r3, [pc, #4]	; (8001d70 <DBGMCU_GetREVID+0x8>)
 8001d6a:	6818      	ldr	r0, [r3, #0]
}
 8001d6c:	0c00      	lsrs	r0, r0, #16
 8001d6e:	4770      	bx	lr
 8001d70:	e0042000 	.word	0xe0042000

08001d74 <DBGMCU_GetDEVID>:
  * @param  None
  * @retval Device identifier
  */
uint32_t DBGMCU_GetDEVID(void)
{
   return(DBGMCU->IDCODE & IDCODE_DEVID_MASK);
 8001d74:	4b02      	ldr	r3, [pc, #8]	; (8001d80 <DBGMCU_GetDEVID+0xc>)
 8001d76:	6818      	ldr	r0, [r3, #0]
 8001d78:	0500      	lsls	r0, r0, #20
}
 8001d7a:	0d00      	lsrs	r0, r0, #20
 8001d7c:	4770      	bx	lr
 8001d7e:	bf00      	nop
 8001d80:	e0042000 	.word	0xe0042000

08001d84 <DBGMCU_Config>:
  * @param  NewState: new state of the specified low power mode in Debug mode.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DBGMCU_Config(uint32_t DBGMCU_Periph, FunctionalState NewState)
{
 8001d84:	4b04      	ldr	r3, [pc, #16]	; (8001d98 <DBGMCU_Config+0x14>)
  /* Check the parameters */
  assert_param(IS_DBGMCU_PERIPH(DBGMCU_Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    DBGMCU->CR |= DBGMCU_Periph;
 8001d86:	685a      	ldr	r2, [r3, #4]
void DBGMCU_Config(uint32_t DBGMCU_Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_DBGMCU_PERIPH(DBGMCU_Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001d88:	b109      	cbz	r1, 8001d8e <DBGMCU_Config+0xa>
  {
    DBGMCU->CR |= DBGMCU_Periph;
 8001d8a:	4310      	orrs	r0, r2
 8001d8c:	e001      	b.n	8001d92 <DBGMCU_Config+0xe>
  }
  else
  {
    DBGMCU->CR &= ~DBGMCU_Periph;
 8001d8e:	ea22 0000 	bic.w	r0, r2, r0
 8001d92:	6058      	str	r0, [r3, #4]
 8001d94:	4770      	bx	lr
 8001d96:	bf00      	nop
 8001d98:	e0042000 	.word	0xe0042000

08001d9c <DBGMCU_APB1PeriphConfig>:
  *     @arg DBGMCU_CAN1_STOP: Debug CAN2 stopped when Core is halted        
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DBGMCU_APB1PeriphConfig(uint32_t DBGMCU_Periph, FunctionalState NewState)
{
 8001d9c:	4b04      	ldr	r3, [pc, #16]	; (8001db0 <DBGMCU_APB1PeriphConfig+0x14>)
  assert_param(IS_DBGMCU_APB1PERIPH(DBGMCU_Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    DBGMCU->APB1FZ |= DBGMCU_Periph;
 8001d9e:	689a      	ldr	r2, [r3, #8]
{
  /* Check the parameters */
  assert_param(IS_DBGMCU_APB1PERIPH(DBGMCU_Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001da0:	b109      	cbz	r1, 8001da6 <DBGMCU_APB1PeriphConfig+0xa>
  {
    DBGMCU->APB1FZ |= DBGMCU_Periph;
 8001da2:	4310      	orrs	r0, r2
 8001da4:	e001      	b.n	8001daa <DBGMCU_APB1PeriphConfig+0xe>
  }
  else
  {
    DBGMCU->APB1FZ &= ~DBGMCU_Periph;
 8001da6:	ea22 0000 	bic.w	r0, r2, r0
 8001daa:	6098      	str	r0, [r3, #8]
 8001dac:	4770      	bx	lr
 8001dae:	bf00      	nop
 8001db0:	e0042000 	.word	0xe0042000

08001db4 <DBGMCU_APB2PeriphConfig>:
  * @param  NewState: new state of the specified peripheral in Debug mode.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DBGMCU_APB2PeriphConfig(uint32_t DBGMCU_Periph, FunctionalState NewState)
{
 8001db4:	4b04      	ldr	r3, [pc, #16]	; (8001dc8 <DBGMCU_APB2PeriphConfig+0x14>)
  assert_param(IS_DBGMCU_APB2PERIPH(DBGMCU_Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    DBGMCU->APB2FZ |= DBGMCU_Periph;
 8001db6:	68da      	ldr	r2, [r3, #12]
{
  /* Check the parameters */
  assert_param(IS_DBGMCU_APB2PERIPH(DBGMCU_Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001db8:	b109      	cbz	r1, 8001dbe <DBGMCU_APB2PeriphConfig+0xa>
  {
    DBGMCU->APB2FZ |= DBGMCU_Periph;
 8001dba:	4310      	orrs	r0, r2
 8001dbc:	e001      	b.n	8001dc2 <DBGMCU_APB2PeriphConfig+0xe>
  }
  else
  {
    DBGMCU->APB2FZ &= ~DBGMCU_Periph;
 8001dbe:	ea22 0000 	bic.w	r0, r2, r0
 8001dc2:	60d8      	str	r0, [r3, #12]
 8001dc4:	4770      	bx	lr
 8001dc6:	bf00      	nop
 8001dc8:	e0042000 	.word	0xe0042000

08001dcc <DCMI_DeInit>:
  * @param  None
  * @retval None
  */
void DCMI_DeInit(void)
{
  DCMI->CR = 0x0;
 8001dcc:	4b05      	ldr	r3, [pc, #20]	; (8001de4 <DCMI_DeInit+0x18>)
 8001dce:	2200      	movs	r2, #0
  DCMI->IER = 0x0;
  DCMI->ICR = 0x1F;
 8001dd0:	211f      	movs	r1, #31
  * @param  None
  * @retval None
  */
void DCMI_DeInit(void)
{
  DCMI->CR = 0x0;
 8001dd2:	601a      	str	r2, [r3, #0]
  DCMI->IER = 0x0;
 8001dd4:	60da      	str	r2, [r3, #12]
  DCMI->ICR = 0x1F;
 8001dd6:	6159      	str	r1, [r3, #20]
  DCMI->ESCR = 0x0;
 8001dd8:	619a      	str	r2, [r3, #24]
  DCMI->ESUR = 0x0;
 8001dda:	61da      	str	r2, [r3, #28]
  DCMI->CWSTRTR = 0x0;
 8001ddc:	621a      	str	r2, [r3, #32]
  DCMI->CWSIZER = 0x0;
 8001dde:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001de0:	4770      	bx	lr
 8001de2:	bf00      	nop
 8001de4:	50050000 	.word	0x50050000

08001de8 <DCMI_Init>:
  assert_param(IS_DCMI_CAPTURE_RATE(DCMI_InitStruct->DCMI_CaptureRate));
  assert_param(IS_DCMI_EXTENDED_DATA(DCMI_InitStruct->DCMI_ExtendedDataMode));

  /* The DCMI configuration registers should be programmed correctly before 
  enabling the CR_ENABLE Bit and the CR_CAPTURE Bit */
  DCMI->CR &= ~(DCMI_CR_ENABLE | DCMI_CR_CAPTURE);
 8001de8:	4b0e      	ldr	r3, [pc, #56]	; (8001e24 <DCMI_Init+0x3c>)
 8001dea:	681a      	ldr	r2, [r3, #0]
 8001dec:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8001df0:	f022 0201 	bic.w	r2, r2, #1
  * @param  DCMI_InitStruct: pointer to a DCMI_InitTypeDef structure that contains 
  *         the configuration information for the DCMI.
  * @retval None
  */
void DCMI_Init(DCMI_InitTypeDef* DCMI_InitStruct)
{
 8001df4:	b510      	push	{r4, lr}
  temp |= ((uint32_t)DCMI_InitStruct->DCMI_CaptureMode |
                     DCMI_InitStruct->DCMI_SynchroMode |
                     DCMI_InitStruct->DCMI_PCKPolarity |
                     DCMI_InitStruct->DCMI_VSPolarity |
                     DCMI_InitStruct->DCMI_HSPolarity |
                     DCMI_InitStruct->DCMI_CaptureRate |
 8001df6:	8844      	ldrh	r4, [r0, #2]
  assert_param(IS_DCMI_CAPTURE_RATE(DCMI_InitStruct->DCMI_CaptureRate));
  assert_param(IS_DCMI_EXTENDED_DATA(DCMI_InitStruct->DCMI_ExtendedDataMode));

  /* The DCMI configuration registers should be programmed correctly before 
  enabling the CR_ENABLE Bit and the CR_CAPTURE Bit */
  DCMI->CR &= ~(DCMI_CR_ENABLE | DCMI_CR_CAPTURE);
 8001df8:	601a      	str	r2, [r3, #0]
  temp |= ((uint32_t)DCMI_InitStruct->DCMI_CaptureMode |
                     DCMI_InitStruct->DCMI_SynchroMode |
                     DCMI_InitStruct->DCMI_PCKPolarity |
                     DCMI_InitStruct->DCMI_VSPolarity |
                     DCMI_InitStruct->DCMI_HSPolarity |
                     DCMI_InitStruct->DCMI_CaptureRate |
 8001dfa:	8802      	ldrh	r2, [r0, #0]
  /* The DCMI configuration registers should be programmed correctly before 
  enabling the CR_ENABLE Bit and the CR_CAPTURE Bit */
  DCMI->CR &= ~(DCMI_CR_ENABLE | DCMI_CR_CAPTURE);
   
  /* Reset the old DCMI configuration */
  temp = DCMI->CR;
 8001dfc:	6819      	ldr	r1, [r3, #0]
  temp |= ((uint32_t)DCMI_InitStruct->DCMI_CaptureMode |
                     DCMI_InitStruct->DCMI_SynchroMode |
                     DCMI_InitStruct->DCMI_PCKPolarity |
                     DCMI_InitStruct->DCMI_VSPolarity |
                     DCMI_InitStruct->DCMI_HSPolarity |
                     DCMI_InitStruct->DCMI_CaptureRate |
 8001dfe:	4322      	orrs	r2, r4
 8001e00:	8884      	ldrh	r4, [r0, #4]
 8001e02:	4322      	orrs	r2, r4
 8001e04:	88c4      	ldrh	r4, [r0, #6]
 8001e06:	4322      	orrs	r2, r4
 8001e08:	8904      	ldrh	r4, [r0, #8]
 8001e0a:	4322      	orrs	r2, r4
 8001e0c:	8944      	ldrh	r4, [r0, #10]
 8001e0e:	8980      	ldrh	r0, [r0, #12]
 8001e10:	4322      	orrs	r2, r4
  DCMI->CR &= ~(DCMI_CR_ENABLE | DCMI_CR_CAPTURE);
   
  /* Reset the old DCMI configuration */
  temp = DCMI->CR;
  
  temp &= ~((uint32_t)DCMI_CR_CM     | DCMI_CR_ESS   | DCMI_CR_PCKPOL |
 8001e12:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  temp |= ((uint32_t)DCMI_InitStruct->DCMI_CaptureMode |
                     DCMI_InitStruct->DCMI_SynchroMode |
                     DCMI_InitStruct->DCMI_PCKPolarity |
                     DCMI_InitStruct->DCMI_VSPolarity |
                     DCMI_InitStruct->DCMI_HSPolarity |
                     DCMI_InitStruct->DCMI_CaptureRate |
 8001e16:	4302      	orrs	r2, r0
  DCMI->CR &= ~(DCMI_CR_ENABLE | DCMI_CR_CAPTURE);
   
  /* Reset the old DCMI configuration */
  temp = DCMI->CR;
  
  temp &= ~((uint32_t)DCMI_CR_CM     | DCMI_CR_ESS   | DCMI_CR_PCKPOL |
 8001e18:	f021 0102 	bic.w	r1, r1, #2
  temp |= ((uint32_t)DCMI_InitStruct->DCMI_CaptureMode |
                     DCMI_InitStruct->DCMI_SynchroMode |
                     DCMI_InitStruct->DCMI_PCKPolarity |
                     DCMI_InitStruct->DCMI_VSPolarity |
                     DCMI_InitStruct->DCMI_HSPolarity |
                     DCMI_InitStruct->DCMI_CaptureRate |
 8001e1c:	b292      	uxth	r2, r2
  temp &= ~((uint32_t)DCMI_CR_CM     | DCMI_CR_ESS   | DCMI_CR_PCKPOL |
                      DCMI_CR_HSPOL  | DCMI_CR_VSPOL | DCMI_CR_FCRC_0 | 
                      DCMI_CR_FCRC_1 | DCMI_CR_EDM_0 | DCMI_CR_EDM_1); 
                  
  /* Sets the new configuration of the DCMI peripheral */
  temp |= ((uint32_t)DCMI_InitStruct->DCMI_CaptureMode |
 8001e1e:	430a      	orrs	r2, r1
                     DCMI_InitStruct->DCMI_VSPolarity |
                     DCMI_InitStruct->DCMI_HSPolarity |
                     DCMI_InitStruct->DCMI_CaptureRate |
                     DCMI_InitStruct->DCMI_ExtendedDataMode);

  DCMI->CR = temp;                              
 8001e20:	601a      	str	r2, [r3, #0]
}
 8001e22:	bd10      	pop	{r4, pc}
 8001e24:	50050000 	.word	0x50050000

08001e28 <DCMI_StructInit>:
  * @retval None
  */
void DCMI_StructInit(DCMI_InitTypeDef* DCMI_InitStruct)
{
  /* Set the default configuration */
  DCMI_InitStruct->DCMI_CaptureMode = DCMI_CaptureMode_Continuous;
 8001e28:	2300      	movs	r3, #0
 8001e2a:	8003      	strh	r3, [r0, #0]
  DCMI_InitStruct->DCMI_SynchroMode = DCMI_SynchroMode_Hardware;
 8001e2c:	8043      	strh	r3, [r0, #2]
  DCMI_InitStruct->DCMI_PCKPolarity = DCMI_PCKPolarity_Falling;
 8001e2e:	8083      	strh	r3, [r0, #4]
  DCMI_InitStruct->DCMI_VSPolarity = DCMI_VSPolarity_Low;
 8001e30:	80c3      	strh	r3, [r0, #6]
  DCMI_InitStruct->DCMI_HSPolarity = DCMI_HSPolarity_Low;
 8001e32:	8103      	strh	r3, [r0, #8]
  DCMI_InitStruct->DCMI_CaptureRate = DCMI_CaptureRate_All_Frame;
 8001e34:	8143      	strh	r3, [r0, #10]
  DCMI_InitStruct->DCMI_ExtendedDataMode = DCMI_ExtendedDataMode_8b;
 8001e36:	8183      	strh	r3, [r0, #12]
}
 8001e38:	4770      	bx	lr

08001e3a <DCMI_CROPConfig>:
  * @retval None
  */
void DCMI_CROPConfig(DCMI_CROPInitTypeDef* DCMI_CROPInitStruct)
{  
  /* Sets the CROP window coordinates */
  DCMI->CWSTRTR = (uint32_t)((uint32_t)DCMI_CROPInitStruct->DCMI_HorizontalOffsetCount |
 8001e3a:	8843      	ldrh	r3, [r0, #2]
                  ((uint32_t)DCMI_CROPInitStruct->DCMI_VerticalStartLine << 16));
 8001e3c:	8802      	ldrh	r2, [r0, #0]

  /* Sets the CROP window size */
  DCMI->CWSIZER = (uint32_t)(DCMI_CROPInitStruct->DCMI_CaptureCount |
                  ((uint32_t)DCMI_CROPInitStruct->DCMI_VerticalLineCount << 16));
 8001e3e:	8881      	ldrh	r1, [r0, #4]
  * @retval None
  */
void DCMI_CROPConfig(DCMI_CROPInitTypeDef* DCMI_CROPInitStruct)
{  
  /* Sets the CROP window coordinates */
  DCMI->CWSTRTR = (uint32_t)((uint32_t)DCMI_CROPInitStruct->DCMI_HorizontalOffsetCount |
 8001e40:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
 8001e44:	4b03      	ldr	r3, [pc, #12]	; (8001e54 <DCMI_CROPConfig+0x1a>)
 8001e46:	621a      	str	r2, [r3, #32]
                  ((uint32_t)DCMI_CROPInitStruct->DCMI_VerticalStartLine << 16));

  /* Sets the CROP window size */
  DCMI->CWSIZER = (uint32_t)(DCMI_CROPInitStruct->DCMI_CaptureCount |
 8001e48:	88c2      	ldrh	r2, [r0, #6]
 8001e4a:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001e4e:	625a      	str	r2, [r3, #36]	; 0x24
                  ((uint32_t)DCMI_CROPInitStruct->DCMI_VerticalLineCount << 16));
}
 8001e50:	4770      	bx	lr
 8001e52:	bf00      	nop
 8001e54:	50050000 	.word	0x50050000

08001e58 <DCMI_CROPCmd>:
  * @param  NewState: new state of the DCMI Crop feature. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DCMI_CROPCmd(FunctionalState NewState)
{
 8001e58:	4b04      	ldr	r3, [pc, #16]	; (8001e6c <DCMI_CROPCmd+0x14>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
  {
    /* Enable the DCMI Crop feature */
    DCMI->CR |= (uint32_t)DCMI_CR_CROP;
 8001e5a:	681a      	ldr	r2, [r3, #0]
void DCMI_CROPCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
 8001e5c:	b110      	cbz	r0, 8001e64 <DCMI_CROPCmd+0xc>
  {
    /* Enable the DCMI Crop feature */
    DCMI->CR |= (uint32_t)DCMI_CR_CROP;
 8001e5e:	f042 0204 	orr.w	r2, r2, #4
 8001e62:	e001      	b.n	8001e68 <DCMI_CROPCmd+0x10>
  }
  else
  {
    /* Disable the DCMI Crop feature */
    DCMI->CR &= ~(uint32_t)DCMI_CR_CROP;
 8001e64:	f022 0204 	bic.w	r2, r2, #4
 8001e68:	601a      	str	r2, [r3, #0]
 8001e6a:	4770      	bx	lr
 8001e6c:	50050000 	.word	0x50050000

08001e70 <DCMI_SetEmbeddedSynchroCodes>:
  */
void DCMI_SetEmbeddedSynchroCodes(DCMI_CodesInitTypeDef* DCMI_CodesInitStruct)
{
  DCMI->ESCR = (uint32_t)(DCMI_CodesInitStruct->DCMI_FrameStartCode |
                          ((uint32_t)DCMI_CodesInitStruct->DCMI_LineStartCode << 8)|
                          ((uint32_t)DCMI_CodesInitStruct->DCMI_LineEndCode << 16)|
 8001e70:	7882      	ldrb	r2, [r0, #2]
  * @retval None
  */
void DCMI_SetEmbeddedSynchroCodes(DCMI_CodesInitTypeDef* DCMI_CodesInitStruct)
{
  DCMI->ESCR = (uint32_t)(DCMI_CodesInitStruct->DCMI_FrameStartCode |
                          ((uint32_t)DCMI_CodesInitStruct->DCMI_LineStartCode << 8)|
 8001e72:	7843      	ldrb	r3, [r0, #1]
                          ((uint32_t)DCMI_CodesInitStruct->DCMI_LineEndCode << 16)|
 8001e74:	0412      	lsls	r2, r2, #16
  *         contains the embedded synchronization codes for the DCMI peripheral.
  * @retval None
  */
void DCMI_SetEmbeddedSynchroCodes(DCMI_CodesInitTypeDef* DCMI_CodesInitStruct)
{
  DCMI->ESCR = (uint32_t)(DCMI_CodesInitStruct->DCMI_FrameStartCode |
 8001e76:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8001e7a:	7803      	ldrb	r3, [r0, #0]
                          ((uint32_t)DCMI_CodesInitStruct->DCMI_LineStartCode << 8)|
 8001e7c:	431a      	orrs	r2, r3
                          ((uint32_t)DCMI_CodesInitStruct->DCMI_LineEndCode << 16)|
                          ((uint32_t)DCMI_CodesInitStruct->DCMI_FrameEndCode << 24));
 8001e7e:	78c3      	ldrb	r3, [r0, #3]
  *         contains the embedded synchronization codes for the DCMI peripheral.
  * @retval None
  */
void DCMI_SetEmbeddedSynchroCodes(DCMI_CodesInitTypeDef* DCMI_CodesInitStruct)
{
  DCMI->ESCR = (uint32_t)(DCMI_CodesInitStruct->DCMI_FrameStartCode |
 8001e80:	ea42 6203 	orr.w	r2, r2, r3, lsl #24
 8001e84:	4b01      	ldr	r3, [pc, #4]	; (8001e8c <DCMI_SetEmbeddedSynchroCodes+0x1c>)
 8001e86:	619a      	str	r2, [r3, #24]
                          ((uint32_t)DCMI_CodesInitStruct->DCMI_LineStartCode << 8)|
                          ((uint32_t)DCMI_CodesInitStruct->DCMI_LineEndCode << 16)|
                          ((uint32_t)DCMI_CodesInitStruct->DCMI_FrameEndCode << 24));
}
 8001e88:	4770      	bx	lr
 8001e8a:	bf00      	nop
 8001e8c:	50050000 	.word	0x50050000

08001e90 <DCMI_JPEGCmd>:
  * @param  NewState: new state of the DCMI JPEG format. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DCMI_JPEGCmd(FunctionalState NewState)
{
 8001e90:	4b04      	ldr	r3, [pc, #16]	; (8001ea4 <DCMI_JPEGCmd+0x14>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));
 
  if (NewState != DISABLE)
  {
    /* Enable the DCMI JPEG format */
    DCMI->CR |= (uint32_t)DCMI_CR_JPEG;
 8001e92:	681a      	ldr	r2, [r3, #0]
void DCMI_JPEGCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
 
  if (NewState != DISABLE)
 8001e94:	b110      	cbz	r0, 8001e9c <DCMI_JPEGCmd+0xc>
  {
    /* Enable the DCMI JPEG format */
    DCMI->CR |= (uint32_t)DCMI_CR_JPEG;
 8001e96:	f042 0208 	orr.w	r2, r2, #8
 8001e9a:	e001      	b.n	8001ea0 <DCMI_JPEGCmd+0x10>
  }
  else
  {
    /* Disable the DCMI JPEG format */
    DCMI->CR &= ~(uint32_t)DCMI_CR_JPEG;
 8001e9c:	f022 0208 	bic.w	r2, r2, #8
 8001ea0:	601a      	str	r2, [r3, #0]
 8001ea2:	4770      	bx	lr
 8001ea4:	50050000 	.word	0x50050000

08001ea8 <DCMI_Cmd>:
  * @param  NewState: new state of the DCMI interface. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DCMI_Cmd(FunctionalState NewState)
{
 8001ea8:	4b04      	ldr	r3, [pc, #16]	; (8001ebc <DCMI_Cmd+0x14>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the DCMI by setting ENABLE bit */
    DCMI->CR |= (uint32_t)DCMI_CR_ENABLE;
 8001eaa:	681a      	ldr	r2, [r3, #0]
void DCMI_Cmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001eac:	b110      	cbz	r0, 8001eb4 <DCMI_Cmd+0xc>
  {
    /* Enable the DCMI by setting ENABLE bit */
    DCMI->CR |= (uint32_t)DCMI_CR_ENABLE;
 8001eae:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001eb2:	e001      	b.n	8001eb8 <DCMI_Cmd+0x10>
  }
  else
  {
    /* Disable the DCMI by clearing ENABLE bit */
    DCMI->CR &= ~(uint32_t)DCMI_CR_ENABLE;
 8001eb4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8001eb8:	601a      	str	r2, [r3, #0]
 8001eba:	4770      	bx	lr
 8001ebc:	50050000 	.word	0x50050000

08001ec0 <DCMI_CaptureCmd>:
  * @param  NewState: new state of the DCMI capture. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DCMI_CaptureCmd(FunctionalState NewState)
{
 8001ec0:	4b04      	ldr	r3, [pc, #16]	; (8001ed4 <DCMI_CaptureCmd+0x14>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
  {
    /* Enable the DCMI Capture */
    DCMI->CR |= (uint32_t)DCMI_CR_CAPTURE;
 8001ec2:	681a      	ldr	r2, [r3, #0]
void DCMI_CaptureCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
 8001ec4:	b110      	cbz	r0, 8001ecc <DCMI_CaptureCmd+0xc>
  {
    /* Enable the DCMI Capture */
    DCMI->CR |= (uint32_t)DCMI_CR_CAPTURE;
 8001ec6:	f042 0201 	orr.w	r2, r2, #1
 8001eca:	e001      	b.n	8001ed0 <DCMI_CaptureCmd+0x10>
  }
  else
  {
    /* Disable the DCMI Capture */
    DCMI->CR &= ~(uint32_t)DCMI_CR_CAPTURE;
 8001ecc:	f022 0201 	bic.w	r2, r2, #1
 8001ed0:	601a      	str	r2, [r3, #0]
 8001ed2:	4770      	bx	lr
 8001ed4:	50050000 	.word	0x50050000

08001ed8 <DCMI_ReadData>:
  * @param  None 
  * @retval Data register value
  */
uint32_t DCMI_ReadData(void)
{
  return DCMI->DR;
 8001ed8:	4b01      	ldr	r3, [pc, #4]	; (8001ee0 <DCMI_ReadData+0x8>)
 8001eda:	6a98      	ldr	r0, [r3, #40]	; 0x28
}
 8001edc:	4770      	bx	lr
 8001ede:	bf00      	nop
 8001ee0:	50050000 	.word	0x50050000

08001ee4 <DCMI_ITConfig>:
  * @param  NewState: new state of the specified DCMI interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DCMI_ITConfig(uint16_t DCMI_IT, FunctionalState NewState)
{
 8001ee4:	4b04      	ldr	r3, [pc, #16]	; (8001ef8 <DCMI_ITConfig+0x14>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the Interrupt sources */
    DCMI->IER |= DCMI_IT;
 8001ee6:	68da      	ldr	r2, [r3, #12]
{
  /* Check the parameters */
  assert_param(IS_DCMI_CONFIG_IT(DCMI_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001ee8:	b109      	cbz	r1, 8001eee <DCMI_ITConfig+0xa>
  {
    /* Enable the Interrupt sources */
    DCMI->IER |= DCMI_IT;
 8001eea:	4310      	orrs	r0, r2
 8001eec:	e002      	b.n	8001ef4 <DCMI_ITConfig+0x10>
  }
  else
  {
    /* Disable the Interrupt sources */
    DCMI->IER &= (uint16_t)(~DCMI_IT);
 8001eee:	43c0      	mvns	r0, r0
 8001ef0:	b280      	uxth	r0, r0
 8001ef2:	4010      	ands	r0, r2
 8001ef4:	60d8      	str	r0, [r3, #12]
 8001ef6:	4770      	bx	lr
 8001ef8:	50050000 	.word	0x50050000

08001efc <DCMI_GetFlagStatus>:
  assert_param(IS_DCMI_GET_FLAG(DCMI_FLAG));
  
  /* Get the DCMI register index */
  dcmireg = (((uint16_t)DCMI_FLAG) >> 12);
  
  if (dcmireg == 0x00) /* The FLAG is in RISR register */
 8001efc:	0b02      	lsrs	r2, r0, #12
 8001efe:	4b06      	ldr	r3, [pc, #24]	; (8001f18 <DCMI_GetFlagStatus+0x1c>)
 8001f00:	d101      	bne.n	8001f06 <DCMI_GetFlagStatus+0xa>
  {
    tempreg= DCMI->RISR;
 8001f02:	689b      	ldr	r3, [r3, #8]
 8001f04:	e003      	b.n	8001f0e <DCMI_GetFlagStatus+0x12>
  }
  else if (dcmireg == 0x02) /* The FLAG is in SR register */
 8001f06:	2a02      	cmp	r2, #2
  {
    tempreg = DCMI->SR;
 8001f08:	bf0c      	ite	eq
 8001f0a:	685b      	ldreq	r3, [r3, #4]
  }
  else /* The FLAG is in MISR register */
  {
    tempreg = DCMI->MISR;
 8001f0c:	691b      	ldrne	r3, [r3, #16]
  }
  
  if ((tempreg & DCMI_FLAG) != (uint16_t)RESET )
  {
    bitstatus = SET;
 8001f0e:	4203      	tst	r3, r0
  {
    bitstatus = RESET;
  }
  /* Return the DCMI_FLAG status */
  return  bitstatus;
}
 8001f10:	bf0c      	ite	eq
 8001f12:	2000      	moveq	r0, #0
 8001f14:	2001      	movne	r0, #1
 8001f16:	4770      	bx	lr
 8001f18:	50050000 	.word	0x50050000

08001f1c <DCMI_ClearFlag>:
  assert_param(IS_DCMI_CLEAR_FLAG(DCMI_FLAG));
  
  /* Clear the flag by writing in the ICR register 1 in the corresponding 
  Flag position*/
  
  DCMI->ICR = DCMI_FLAG;
 8001f1c:	4b01      	ldr	r3, [pc, #4]	; (8001f24 <DCMI_ClearFlag+0x8>)
 8001f1e:	6158      	str	r0, [r3, #20]
}
 8001f20:	4770      	bx	lr
 8001f22:	bf00      	nop
 8001f24:	50050000 	.word	0x50050000

08001f28 <DCMI_GetITStatus>:
  uint32_t itstatus = 0;
  
  /* Check the parameters */
  assert_param(IS_DCMI_GET_IT(DCMI_IT));
  
  itstatus = DCMI->MISR & DCMI_IT; /* Only masked interrupts are checked */
 8001f28:	4b03      	ldr	r3, [pc, #12]	; (8001f38 <DCMI_GetITStatus+0x10>)
 8001f2a:	691b      	ldr	r3, [r3, #16]
  
  if ((itstatus != (uint16_t)RESET))
  {
    bitstatus = SET;
 8001f2c:	4218      	tst	r0, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8001f2e:	bf0c      	ite	eq
 8001f30:	2000      	moveq	r0, #0
 8001f32:	2001      	movne	r0, #1
 8001f34:	4770      	bx	lr
 8001f36:	bf00      	nop
 8001f38:	50050000 	.word	0x50050000

08001f3c <DCMI_ClearITPendingBit>:
void DCMI_ClearITPendingBit(uint16_t DCMI_IT)
{
  /* Clear the interrupt pending Bit by writing in the ICR register 1 in the 
  corresponding pending Bit position*/
  
  DCMI->ICR = DCMI_IT;
 8001f3c:	4b01      	ldr	r3, [pc, #4]	; (8001f44 <DCMI_ClearITPendingBit+0x8>)
 8001f3e:	6158      	str	r0, [r3, #20]
}
 8001f40:	4770      	bx	lr
 8001f42:	bf00      	nop
 8001f44:	50050000 	.word	0x50050000

08001f48 <DMA_DeInit>:
{
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  /* Disable the selected DMAy Streamx */
  DMAy_Streamx->CR &= ~((uint32_t)DMA_SxCR_EN);
 8001f48:	6803      	ldr	r3, [r0, #0]
 8001f4a:	f023 0301 	bic.w	r3, r3, #1
 8001f4e:	6003      	str	r3, [r0, #0]

  /* Reset DMAy Streamx control register */
  DMAy_Streamx->CR  = 0;
 8001f50:	2300      	movs	r3, #0
 8001f52:	6003      	str	r3, [r0, #0]
  
  /* Reset DMAy Streamx Number of Data to Transfer register */
  DMAy_Streamx->NDTR = 0;
 8001f54:	6043      	str	r3, [r0, #4]
  
  /* Reset DMAy Streamx peripheral address register */
  DMAy_Streamx->PAR  = 0;
 8001f56:	6083      	str	r3, [r0, #8]
  
  /* Reset DMAy Streamx memory 0 address register */
  DMAy_Streamx->M0AR = 0;
 8001f58:	60c3      	str	r3, [r0, #12]

  /* Reset DMAy Streamx memory 1 address register */
  DMAy_Streamx->M1AR = 0;
 8001f5a:	6103      	str	r3, [r0, #16]

  /* Reset DMAy Streamx FIFO control register */
  DMAy_Streamx->FCR = (uint32_t)0x00000021; 
 8001f5c:	2321      	movs	r3, #33	; 0x21
 8001f5e:	6143      	str	r3, [r0, #20]

  /* Reset interrupt pending bits for the selected stream */
  if (DMAy_Streamx == DMA1_Stream0)
 8001f60:	4b2c      	ldr	r3, [pc, #176]	; (8002014 <DMA_DeInit+0xcc>)
 8001f62:	4298      	cmp	r0, r3
 8001f64:	d01c      	beq.n	8001fa0 <DMA_DeInit+0x58>
  {
    /* Reset interrupt pending bits for DMA1 Stream0 */
    DMA1->LIFCR = DMA_Stream0_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream1)
 8001f66:	4b2c      	ldr	r3, [pc, #176]	; (8002018 <DMA_DeInit+0xd0>)
 8001f68:	4298      	cmp	r0, r3
 8001f6a:	d020      	beq.n	8001fae <DMA_DeInit+0x66>
  {
    /* Reset interrupt pending bits for DMA1 Stream1 */
    DMA1->LIFCR = DMA_Stream1_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream2)
 8001f6c:	4b2b      	ldr	r3, [pc, #172]	; (800201c <DMA_DeInit+0xd4>)
 8001f6e:	4298      	cmp	r0, r3
 8001f70:	d025      	beq.n	8001fbe <DMA_DeInit+0x76>
  {
    /* Reset interrupt pending bits for DMA1 Stream2 */
    DMA1->LIFCR = DMA_Stream2_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream3)
 8001f72:	4b2b      	ldr	r3, [pc, #172]	; (8002020 <DMA_DeInit+0xd8>)
 8001f74:	4298      	cmp	r0, r3
 8001f76:	d02a      	beq.n	8001fce <DMA_DeInit+0x86>
  {
    /* Reset interrupt pending bits for DMA1 Stream3 */
    DMA1->LIFCR = DMA_Stream3_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream4)
 8001f78:	4b2a      	ldr	r3, [pc, #168]	; (8002024 <DMA_DeInit+0xdc>)
 8001f7a:	4298      	cmp	r0, r3
 8001f7c:	d02f      	beq.n	8001fde <DMA_DeInit+0x96>
  {
    /* Reset interrupt pending bits for DMA1 Stream4 */
    DMA1->HIFCR = DMA_Stream4_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream5)
 8001f7e:	4b2a      	ldr	r3, [pc, #168]	; (8002028 <DMA_DeInit+0xe0>)
 8001f80:	4298      	cmp	r0, r3
 8001f82:	d033      	beq.n	8001fec <DMA_DeInit+0xa4>
  {
    /* Reset interrupt pending bits for DMA1 Stream5 */
    DMA1->HIFCR = DMA_Stream5_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream6)
 8001f84:	4b29      	ldr	r3, [pc, #164]	; (800202c <DMA_DeInit+0xe4>)
 8001f86:	4298      	cmp	r0, r3
 8001f88:	d037      	beq.n	8001ffa <DMA_DeInit+0xb2>
  {
    /* Reset interrupt pending bits for DMA1 Stream6 */
    DMA1->HIFCR = (uint32_t)DMA_Stream6_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream7)
 8001f8a:	4b29      	ldr	r3, [pc, #164]	; (8002030 <DMA_DeInit+0xe8>)
 8001f8c:	4298      	cmp	r0, r3
 8001f8e:	d104      	bne.n	8001f9a <DMA_DeInit+0x52>
  {
    /* Reset interrupt pending bits for DMA1 Stream7 */
    DMA1->HIFCR = DMA_Stream7_IT_MASK;
 8001f90:	f04f 523d 	mov.w	r2, #792723456	; 0x2f400000
 8001f94:	f843 2cac 	str.w	r2, [r3, #-172]
 8001f98:	4770      	bx	lr
  }
  else if (DMAy_Streamx == DMA2_Stream0)
 8001f9a:	4b26      	ldr	r3, [pc, #152]	; (8002034 <DMA_DeInit+0xec>)
 8001f9c:	4298      	cmp	r0, r3
 8001f9e:	d103      	bne.n	8001fa8 <DMA_DeInit+0x60>
  {
    /* Reset interrupt pending bits for DMA2 Stream0 */
    DMA2->LIFCR = DMA_Stream0_IT_MASK;
 8001fa0:	223d      	movs	r2, #61	; 0x3d
 8001fa2:	f843 2c08 	str.w	r2, [r3, #-8]
 8001fa6:	4770      	bx	lr
  }
  else if (DMAy_Streamx == DMA2_Stream1)
 8001fa8:	4b23      	ldr	r3, [pc, #140]	; (8002038 <DMA_DeInit+0xf0>)
 8001faa:	4298      	cmp	r0, r3
 8001fac:	d104      	bne.n	8001fb8 <DMA_DeInit+0x70>
  {
    /* Reset interrupt pending bits for DMA2 Stream1 */
    DMA2->LIFCR = DMA_Stream1_IT_MASK;
 8001fae:	f44f 6274 	mov.w	r2, #3904	; 0xf40
 8001fb2:	f843 2c20 	str.w	r2, [r3, #-32]
 8001fb6:	4770      	bx	lr
  }
  else if (DMAy_Streamx == DMA2_Stream2)
 8001fb8:	4b20      	ldr	r3, [pc, #128]	; (800203c <DMA_DeInit+0xf4>)
 8001fba:	4298      	cmp	r0, r3
 8001fbc:	d104      	bne.n	8001fc8 <DMA_DeInit+0x80>
  {
    /* Reset interrupt pending bits for DMA2 Stream2 */
    DMA2->LIFCR = DMA_Stream2_IT_MASK;
 8001fbe:	f44f 1274 	mov.w	r2, #3997696	; 0x3d0000
 8001fc2:	f843 2c38 	str.w	r2, [r3, #-56]
 8001fc6:	4770      	bx	lr
  }
  else if (DMAy_Streamx == DMA2_Stream3)
 8001fc8:	4b1d      	ldr	r3, [pc, #116]	; (8002040 <DMA_DeInit+0xf8>)
 8001fca:	4298      	cmp	r0, r3
 8001fcc:	d104      	bne.n	8001fd8 <DMA_DeInit+0x90>
  {
    /* Reset interrupt pending bits for DMA2 Stream3 */
    DMA2->LIFCR = DMA_Stream3_IT_MASK;
 8001fce:	f04f 6274 	mov.w	r2, #255852544	; 0xf400000
 8001fd2:	f843 2c50 	str.w	r2, [r3, #-80]
 8001fd6:	4770      	bx	lr
  }
  else if (DMAy_Streamx == DMA2_Stream4)
 8001fd8:	4b1a      	ldr	r3, [pc, #104]	; (8002044 <DMA_DeInit+0xfc>)
 8001fda:	4298      	cmp	r0, r3
 8001fdc:	d103      	bne.n	8001fe6 <DMA_DeInit+0x9e>
  {
    /* Reset interrupt pending bits for DMA2 Stream4 */
    DMA2->HIFCR = DMA_Stream4_IT_MASK;
 8001fde:	4a1a      	ldr	r2, [pc, #104]	; (8002048 <DMA_DeInit+0x100>)
 8001fe0:	f843 2c64 	str.w	r2, [r3, #-100]
 8001fe4:	4770      	bx	lr
  }
  else if (DMAy_Streamx == DMA2_Stream5)
 8001fe6:	4b19      	ldr	r3, [pc, #100]	; (800204c <DMA_DeInit+0x104>)
 8001fe8:	4298      	cmp	r0, r3
 8001fea:	d103      	bne.n	8001ff4 <DMA_DeInit+0xac>
  {
    /* Reset interrupt pending bits for DMA2 Stream5 */
    DMA2->HIFCR = DMA_Stream5_IT_MASK;
 8001fec:	4a18      	ldr	r2, [pc, #96]	; (8002050 <DMA_DeInit+0x108>)
 8001fee:	f843 2c7c 	str.w	r2, [r3, #-124]
 8001ff2:	4770      	bx	lr
  }
  else if (DMAy_Streamx == DMA2_Stream6)
 8001ff4:	4b17      	ldr	r3, [pc, #92]	; (8002054 <DMA_DeInit+0x10c>)
 8001ff6:	4298      	cmp	r0, r3
 8001ff8:	d103      	bne.n	8002002 <DMA_DeInit+0xba>
  {
    /* Reset interrupt pending bits for DMA2 Stream6 */
    DMA2->HIFCR = DMA_Stream6_IT_MASK;
 8001ffa:	4a17      	ldr	r2, [pc, #92]	; (8002058 <DMA_DeInit+0x110>)
 8001ffc:	f843 2c94 	str.w	r2, [r3, #-148]
 8002000:	4770      	bx	lr
  }
  else 
  {
    if (DMAy_Streamx == DMA2_Stream7)
 8002002:	4b16      	ldr	r3, [pc, #88]	; (800205c <DMA_DeInit+0x114>)
 8002004:	4298      	cmp	r0, r3
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
 8002006:	bf04      	itt	eq
 8002008:	f04f 523d 	moveq.w	r2, #792723456	; 0x2f400000
 800200c:	f843 2cac 	streq.w	r2, [r3, #-172]
 8002010:	4770      	bx	lr
 8002012:	bf00      	nop
 8002014:	40026010 	.word	0x40026010
 8002018:	40026028 	.word	0x40026028
 800201c:	40026040 	.word	0x40026040
 8002020:	40026058 	.word	0x40026058
 8002024:	40026070 	.word	0x40026070
 8002028:	40026088 	.word	0x40026088
 800202c:	400260a0 	.word	0x400260a0
 8002030:	400260b8 	.word	0x400260b8
 8002034:	40026410 	.word	0x40026410
 8002038:	40026428 	.word	0x40026428
 800203c:	40026440 	.word	0x40026440
 8002040:	40026458 	.word	0x40026458
 8002044:	40026470 	.word	0x40026470
 8002048:	2000003d 	.word	0x2000003d
 800204c:	40026488 	.word	0x40026488
 8002050:	20000f40 	.word	0x20000f40
 8002054:	400264a0 	.word	0x400264a0
 8002058:	203d0000 	.word	0x203d0000
 800205c:	400264b8 	.word	0x400264b8

08002060 <DMA_Init>:
  assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
  assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));

  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;
 8002060:	6802      	ldr	r2, [r0, #0]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002062:	4b13      	ldr	r3, [pc, #76]	; (80020b0 <DMA_Init+0x50>)
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Stream.  
  * @retval None
  */
void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
{
 8002064:	b510      	push	{r4, lr}
  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002066:	4013      	ands	r3, r2
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8002068:	68cc      	ldr	r4, [r1, #12]
 800206a:	680a      	ldr	r2, [r1, #0]
 800206c:	4322      	orrs	r2, r4
 800206e:	694c      	ldr	r4, [r1, #20]
 8002070:	4322      	orrs	r2, r4
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8002072:	698c      	ldr	r4, [r1, #24]
 8002074:	4322      	orrs	r2, r4
 8002076:	69cc      	ldr	r4, [r1, #28]
 8002078:	4322      	orrs	r2, r4
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 800207a:	6a0c      	ldr	r4, [r1, #32]
 800207c:	4322      	orrs	r2, r4
 800207e:	6a4c      	ldr	r4, [r1, #36]	; 0x24
 8002080:	4322      	orrs	r2, r4
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8002082:	6a8c      	ldr	r4, [r1, #40]	; 0x28
 8002084:	4322      	orrs	r2, r4
 8002086:	6b4c      	ldr	r4, [r1, #52]	; 0x34
 8002088:	4322      	orrs	r2, r4
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 800208a:	6b8c      	ldr	r4, [r1, #56]	; 0x38
 800208c:	4322      	orrs	r2, r4
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 800208e:	4313      	orrs	r3, r2
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;

  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;
 8002090:	6003      	str	r3, [r0, #0]

  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;
 8002092:	6942      	ldr	r2, [r0, #20]
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 8002094:	6b0c      	ldr	r4, [r1, #48]	; 0x30
 8002096:	6acb      	ldr	r3, [r1, #44]	; 0x2c
  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;

  /* Clear DMDIS and FTH bits */
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002098:	f022 0207 	bic.w	r2, r2, #7

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 800209c:	4323      	orrs	r3, r4
 800209e:	4313      	orrs	r3, r2

  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;
 80020a0:	6143      	str	r3, [r0, #20]

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 80020a2:	690b      	ldr	r3, [r1, #16]
 80020a4:	6043      	str	r3, [r0, #4]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 80020a6:	684b      	ldr	r3, [r1, #4]
 80020a8:	6083      	str	r3, [r0, #8]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 80020aa:	688b      	ldr	r3, [r1, #8]
 80020ac:	60c3      	str	r3, [r0, #12]
}
 80020ae:	bd10      	pop	{r4, pc}
 80020b0:	f01c803f 	.word	0xf01c803f

080020b4 <DMA_StructInit>:
  */
void DMA_StructInit(DMA_InitTypeDef* DMA_InitStruct)
{
  /*-------------- Reset DMA init structure parameters values ----------------*/
  /* Initialize the DMA_Channel member */
  DMA_InitStruct->DMA_Channel = 0;
 80020b4:	2300      	movs	r3, #0
 80020b6:	6003      	str	r3, [r0, #0]

  /* Initialize the DMA_PeripheralBaseAddr member */
  DMA_InitStruct->DMA_PeripheralBaseAddr = 0;
 80020b8:	6043      	str	r3, [r0, #4]

  /* Initialize the DMA_Memory0BaseAddr member */
  DMA_InitStruct->DMA_Memory0BaseAddr = 0;
 80020ba:	6083      	str	r3, [r0, #8]

  /* Initialize the DMA_DIR member */
  DMA_InitStruct->DMA_DIR = DMA_DIR_PeripheralToMemory;
 80020bc:	60c3      	str	r3, [r0, #12]

  /* Initialize the DMA_BufferSize member */
  DMA_InitStruct->DMA_BufferSize = 0;
 80020be:	6103      	str	r3, [r0, #16]

  /* Initialize the DMA_PeripheralInc member */
  DMA_InitStruct->DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 80020c0:	6143      	str	r3, [r0, #20]

  /* Initialize the DMA_MemoryInc member */
  DMA_InitStruct->DMA_MemoryInc = DMA_MemoryInc_Disable;
 80020c2:	6183      	str	r3, [r0, #24]

  /* Initialize the DMA_PeripheralDataSize member */
  DMA_InitStruct->DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 80020c4:	61c3      	str	r3, [r0, #28]

  /* Initialize the DMA_MemoryDataSize member */
  DMA_InitStruct->DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 80020c6:	6203      	str	r3, [r0, #32]

  /* Initialize the DMA_Mode member */
  DMA_InitStruct->DMA_Mode = DMA_Mode_Normal;
 80020c8:	6243      	str	r3, [r0, #36]	; 0x24

  /* Initialize the DMA_Priority member */
  DMA_InitStruct->DMA_Priority = DMA_Priority_Low;
 80020ca:	6283      	str	r3, [r0, #40]	; 0x28

  /* Initialize the DMA_FIFOMode member */
  DMA_InitStruct->DMA_FIFOMode = DMA_FIFOMode_Disable;
 80020cc:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Initialize the DMA_FIFOThreshold member */
  DMA_InitStruct->DMA_FIFOThreshold = DMA_FIFOThreshold_1QuarterFull;
 80020ce:	6303      	str	r3, [r0, #48]	; 0x30

  /* Initialize the DMA_MemoryBurst member */
  DMA_InitStruct->DMA_MemoryBurst = DMA_MemoryBurst_Single;
 80020d0:	6343      	str	r3, [r0, #52]	; 0x34

  /* Initialize the DMA_PeripheralBurst member */
  DMA_InitStruct->DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
 80020d2:	6383      	str	r3, [r0, #56]	; 0x38
}
 80020d4:	4770      	bx	lr

080020d6 <DMA_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 80020d6:	6803      	ldr	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80020d8:	b111      	cbz	r1, 80020e0 <DMA_Cmd+0xa>
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 80020da:	f043 0301 	orr.w	r3, r3, #1
 80020de:	e001      	b.n	80020e4 <DMA_Cmd+0xe>
  }
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 80020e0:	f023 0301 	bic.w	r3, r3, #1
 80020e4:	6003      	str	r3, [r0, #0]
 80020e6:	4770      	bx	lr

080020e8 <DMA_PeriphIncOffsetSizeConfig>:

  /* Check the needed Peripheral increment offset */
  if(DMA_Pincos != DMA_PINCOS_Psize)
  {
    /* Configure DMA_SxCR_PINCOS bit with the input parameter */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_PINCOS;     
 80020e8:	6803      	ldr	r3, [r0, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_PINCOS_SIZE(DMA_Pincos));

  /* Check the needed Peripheral increment offset */
  if(DMA_Pincos != DMA_PINCOS_Psize)
 80020ea:	b111      	cbz	r1, 80020f2 <DMA_PeriphIncOffsetSizeConfig+0xa>
  {
    /* Configure DMA_SxCR_PINCOS bit with the input parameter */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_PINCOS;     
 80020ec:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80020f0:	e001      	b.n	80020f6 <DMA_PeriphIncOffsetSizeConfig+0xe>
  }
  else
  {
    /* Clear the PINCOS bit: Peripheral address incremented according to PSIZE */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_PINCOS;    
 80020f2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80020f6:	6003      	str	r3, [r0, #0]
 80020f8:	4770      	bx	lr

080020fa <DMA_FlowControllerConfig>:

  /* Check the needed flow controller  */
  if(DMA_FlowCtrl != DMA_FlowCtrl_Memory)
  {
    /* Configure DMA_SxCR_PFCTRL bit with the input parameter */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_PFCTRL;   
 80020fa:	6803      	ldr	r3, [r0, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_FLOW_CTRL(DMA_FlowCtrl));

  /* Check the needed flow controller  */
  if(DMA_FlowCtrl != DMA_FlowCtrl_Memory)
 80020fc:	b111      	cbz	r1, 8002104 <DMA_FlowControllerConfig+0xa>
  {
    /* Configure DMA_SxCR_PFCTRL bit with the input parameter */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_PFCTRL;   
 80020fe:	f043 0320 	orr.w	r3, r3, #32
 8002102:	e001      	b.n	8002108 <DMA_FlowControllerConfig+0xe>
  }
  else
  {
    /* Clear the PFCTRL bit: Memory is the flow controller */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_PFCTRL;    
 8002104:	f023 0320 	bic.w	r3, r3, #32
 8002108:	6003      	str	r3, [r0, #0]
 800210a:	4770      	bx	lr

0800210c <DMA_SetCurrDataCounter>:
{
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  /* Write the number of data units to be transferred */
  DMAy_Streamx->NDTR = (uint16_t)Counter;
 800210c:	6041      	str	r1, [r0, #4]
}
 800210e:	4770      	bx	lr

08002110 <DMA_GetCurrDataCounter>:
{
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  /* Return the number of remaining data units for DMAy Streamx */
  return ((uint16_t)(DMAy_Streamx->NDTR));
 8002110:	6840      	ldr	r0, [r0, #4]
}
 8002112:	b280      	uxth	r0, r0
 8002114:	4770      	bx	lr

08002116 <DMA_DoubleBufferModeConfig>:
  assert_param(IS_DMA_CURRENT_MEM(DMA_CurrentMemory));

  if (DMA_CurrentMemory != DMA_Memory_0)
  {
    /* Set Memory 1 as current memory address */
    DMAy_Streamx->CR |= (uint32_t)(DMA_SxCR_CT);    
 8002116:	6803      	ldr	r3, [r0, #0]
{  
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CURRENT_MEM(DMA_CurrentMemory));

  if (DMA_CurrentMemory != DMA_Memory_0)
 8002118:	b112      	cbz	r2, 8002120 <DMA_DoubleBufferModeConfig+0xa>
  {
    /* Set Memory 1 as current memory address */
    DMAy_Streamx->CR |= (uint32_t)(DMA_SxCR_CT);    
 800211a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800211e:	e001      	b.n	8002124 <DMA_DoubleBufferModeConfig+0xe>
  }
  else
  {
    /* Set Memory 0 as current memory address */
    DMAy_Streamx->CR &= ~(uint32_t)(DMA_SxCR_CT);    
 8002120:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8002124:	6003      	str	r3, [r0, #0]
  }

  /* Write to DMAy Streamx M1AR */
  DMAy_Streamx->M1AR = Memory1BaseAddr;
 8002126:	6101      	str	r1, [r0, #16]
}
 8002128:	4770      	bx	lr

0800212a <DMA_DoubleBufferModeCmd>:

  /* Configure the Double Buffer mode */
  if (NewState != DISABLE)
  {
    /* Enable the Double buffer mode */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_DBM;
 800212a:	6803      	ldr	r3, [r0, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* Configure the Double Buffer mode */
  if (NewState != DISABLE)
 800212c:	b111      	cbz	r1, 8002134 <DMA_DoubleBufferModeCmd+0xa>
  {
    /* Enable the Double buffer mode */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_DBM;
 800212e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002132:	e001      	b.n	8002138 <DMA_DoubleBufferModeCmd+0xe>
  }
  else
  {
    /* Disable the Double buffer mode */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_DBM;
 8002134:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002138:	6003      	str	r3, [r0, #0]
 800213a:	4770      	bx	lr

0800213c <DMA_MemoryTargetConfig>:
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CURRENT_MEM(DMA_MemoryTarget));
    
  /* Check the Memory target to be configured */
  if (DMA_MemoryTarget != DMA_Memory_0)
 800213c:	b10a      	cbz	r2, 8002142 <DMA_MemoryTargetConfig+0x6>
  {
    /* Write to DMAy Streamx M1AR */
    DMAy_Streamx->M1AR = MemoryBaseAddr;    
 800213e:	6101      	str	r1, [r0, #16]
 8002140:	4770      	bx	lr
  }  
  else
  {
    /* Write to DMAy Streamx M0AR */
    DMAy_Streamx->M0AR = MemoryBaseAddr;  
 8002142:	60c1      	str	r1, [r0, #12]
 8002144:	4770      	bx	lr

08002146 <DMA_GetCurrentMemoryTarget>:
  
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  /* Get the current memory target */
  if ((DMAy_Streamx->CR & DMA_SxCR_CT) != 0)
 8002146:	6800      	ldr	r0, [r0, #0]
  {
    /* Current memory buffer used is Memory 0 */
    tmp = 0;    
  }
  return tmp;
}
 8002148:	f3c0 40c0 	ubfx	r0, r0, #19, #1
 800214c:	4770      	bx	lr

0800214e <DMA_GetCmdStatus>:
  FunctionalState state = DISABLE;

  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  if ((DMAy_Streamx->CR & (uint32_t)DMA_SxCR_EN) != 0)
 800214e:	6800      	ldr	r0, [r0, #0]
    /* The selected DMAy Streamx EN bit is cleared (DMA is disabled and 
        all transfers are complete) */
    state = DISABLE;
  }
  return state;
}
 8002150:	f000 0001 	and.w	r0, r0, #1
 8002154:	4770      	bx	lr

08002156 <DMA_GetFIFOStatus>:
 
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  
  /* Get the FIFO level bits */
  tmpreg = (uint32_t)((DMAy_Streamx->FCR & DMA_SxFCR_FS));
 8002156:	6940      	ldr	r0, [r0, #20]
  
  return tmpreg;
}
 8002158:	f000 0038 	and.w	r0, r0, #56	; 0x38
 800215c:	4770      	bx	lr

0800215e <DMA_GetFlagStatus>:

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 800215e:	4a0a      	ldr	r2, [pc, #40]	; (8002188 <DMA_GetFlagStatus+0x2a>)
 8002160:	4b0a      	ldr	r3, [pc, #40]	; (800218c <DMA_GetFlagStatus+0x2e>)
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_FLAG (SET or RESET).
  */
FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 8002162:	b510      	push	{r4, lr}

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8002164:	4c0a      	ldr	r4, [pc, #40]	; (8002190 <DMA_GetFlagStatus+0x32>)
 8002166:	42a0      	cmp	r0, r4
 8002168:	bf88      	it	hi
 800216a:	4613      	movhi	r3, r2
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
  }

  /* Check if the flag is in HISR or LISR */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 800216c:	008a      	lsls	r2, r1, #2
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR;
 800216e:	bf4c      	ite	mi
 8002170:	685b      	ldrmi	r3, [r3, #4]
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR;
 8002172:	681b      	ldrpl	r3, [r3, #0]
  }   
 
  /* Mask the reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 8002174:	f021 21f0 	bic.w	r1, r1, #4026593280	; 0xf000f000
 8002178:	f021 1182 	bic.w	r1, r1, #8519810	; 0x820082

  /* Check the status of the specified DMA flag */
  if ((tmpreg & DMA_FLAG) != (uint32_t)RESET)
  {
    /* DMA_FLAG is set */
    bitstatus = SET;
 800217c:	4219      	tst	r1, r3
    bitstatus = RESET;
  }

  /* Return the DMA_FLAG status */
  return  bitstatus;
}
 800217e:	bf0c      	ite	eq
 8002180:	2000      	moveq	r0, #0
 8002182:	2001      	movne	r0, #1
 8002184:	bd10      	pop	{r4, pc}
 8002186:	bf00      	nop
 8002188:	40026400 	.word	0x40026400
 800218c:	40026000 	.word	0x40026000
 8002190:	4002640f 	.word	0x4002640f

08002194 <DMA_ClearFlag>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.   
  * @retval None
  */
void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 8002194:	b510      	push	{r4, lr}

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8002196:	4b08      	ldr	r3, [pc, #32]	; (80021b8 <DMA_ClearFlag+0x24>)
 8002198:	4a08      	ldr	r2, [pc, #32]	; (80021bc <DMA_ClearFlag+0x28>)
 800219a:	4c09      	ldr	r4, [pc, #36]	; (80021c0 <DMA_ClearFlag+0x2c>)
 800219c:	42a0      	cmp	r0, r4
 800219e:	bf88      	it	hi
 80021a0:	4613      	movhi	r3, r2
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 80021a2:	f011 5f00 	tst.w	r1, #536870912	; 0x20000000
 80021a6:	f021 21f0 	bic.w	r1, r1, #4026593280	; 0xf000f000
 80021aa:	f021 1182 	bic.w	r1, r1, #8519810	; 0x820082
  {
    /* Set DMAy HIFCR register clear flag bits */
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 80021ae:	bf14      	ite	ne
 80021b0:	60d9      	strne	r1, [r3, #12]
  }
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 80021b2:	6099      	streq	r1, [r3, #8]
 80021b4:	bd10      	pop	{r4, pc}
 80021b6:	bf00      	nop
 80021b8:	40026000 	.word	0x40026000
 80021bc:	40026400 	.word	0x40026400
 80021c0:	4002640f 	.word	0x4002640f

080021c4 <DMA_ITConfig>:
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CONFIG_IT(DMA_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* Check if the DMA_IT parameter contains a FIFO interrupt */
  if ((DMA_IT & DMA_IT_FE) != 0)
 80021c4:	060b      	lsls	r3, r1, #24
 80021c6:	d507      	bpl.n	80021d8 <DMA_ITConfig+0x14>
  {
    if (NewState != DISABLE)
    {
      /* Enable the selected DMA FIFO interrupts */
      DMAy_Streamx->FCR |= (uint32_t)DMA_IT_FE;
 80021c8:	6943      	ldr	r3, [r0, #20]
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* Check if the DMA_IT parameter contains a FIFO interrupt */
  if ((DMA_IT & DMA_IT_FE) != 0)
  {
    if (NewState != DISABLE)
 80021ca:	b112      	cbz	r2, 80021d2 <DMA_ITConfig+0xe>
    {
      /* Enable the selected DMA FIFO interrupts */
      DMAy_Streamx->FCR |= (uint32_t)DMA_IT_FE;
 80021cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80021d0:	e001      	b.n	80021d6 <DMA_ITConfig+0x12>
    }    
    else 
    {
      /* Disable the selected DMA FIFO interrupts */
      DMAy_Streamx->FCR &= ~(uint32_t)DMA_IT_FE;  
 80021d2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80021d6:	6143      	str	r3, [r0, #20]
    }
  }

  /* Check if the DMA_IT parameter contains a Transfer interrupt */
  if (DMA_IT != DMA_IT_FE)
 80021d8:	2980      	cmp	r1, #128	; 0x80
 80021da:	d009      	beq.n	80021f0 <DMA_ITConfig+0x2c>
 80021dc:	f001 011e 	and.w	r1, r1, #30
  {
    if (NewState != DISABLE)
    {
      /* Enable the selected DMA transfer interrupts */
      DMAy_Streamx->CR |= (uint32_t)(DMA_IT  & TRANSFER_IT_ENABLE_MASK);
 80021e0:	6803      	ldr	r3, [r0, #0]
  }

  /* Check if the DMA_IT parameter contains a Transfer interrupt */
  if (DMA_IT != DMA_IT_FE)
  {
    if (NewState != DISABLE)
 80021e2:	b112      	cbz	r2, 80021ea <DMA_ITConfig+0x26>
    {
      /* Enable the selected DMA transfer interrupts */
      DMAy_Streamx->CR |= (uint32_t)(DMA_IT  & TRANSFER_IT_ENABLE_MASK);
 80021e4:	4319      	orrs	r1, r3
 80021e6:	6001      	str	r1, [r0, #0]
 80021e8:	4770      	bx	lr
    }
    else
    {
      /* Disable the selected DMA transfer interrupts */
      DMAy_Streamx->CR &= ~(uint32_t)(DMA_IT & TRANSFER_IT_ENABLE_MASK);
 80021ea:	ea23 0101 	bic.w	r1, r3, r1
 80021ee:	6001      	str	r1, [r0, #0]
 80021f0:	4770      	bx	lr

080021f2 <DMA_GetITStatus>:
 
  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 80021f2:	4b12      	ldr	r3, [pc, #72]	; (800223c <DMA_GetITStatus+0x4a>)
 80021f4:	4a12      	ldr	r2, [pc, #72]	; (8002240 <DMA_GetITStatus+0x4e>)
  *            @arg DMA_IT_FEIFx:  Streamx FIFO error interrupt
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_IT (SET or RESET).
  */
ITStatus DMA_GetITStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT)
{
 80021f6:	b510      	push	{r4, lr}
 
  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 80021f8:	4c12      	ldr	r4, [pc, #72]	; (8002244 <DMA_GetITStatus+0x52>)
 80021fa:	42a0      	cmp	r0, r4
 80021fc:	bf8c      	ite	hi
 80021fe:	4614      	movhi	r4, r2
 8002200:	461c      	movls	r4, r3
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
  }

  /* Check if the interrupt enable bit is in the CR or FCR register */
  if ((DMA_IT & TRANSFER_IT_MASK) != (uint32_t)RESET)
 8002202:	f021 23f0 	bic.w	r3, r1, #4026593280	; 0xf000f000
 8002206:	f023 13c3 	bic.w	r3, r3, #12779715	; 0xc300c3
 800220a:	b12b      	cbz	r3, 8002218 <DMA_GetITStatus+0x26>
  {
    /* Get the interrupt enable position mask in CR register */
    tmpreg = (uint32_t)((DMA_IT >> 11) & TRANSFER_IT_ENABLE_MASK);   
    
    /* Check the enable bit in CR register */
    enablestatus = (uint32_t)(DMAy_Streamx->CR & tmpreg);
 800220c:	6802      	ldr	r2, [r0, #0]

  /* Check if the interrupt enable bit is in the CR or FCR register */
  if ((DMA_IT & TRANSFER_IT_MASK) != (uint32_t)RESET)
  {
    /* Get the interrupt enable position mask in CR register */
    tmpreg = (uint32_t)((DMA_IT >> 11) & TRANSFER_IT_ENABLE_MASK);   
 800220e:	f002 021e 	and.w	r2, r2, #30
    
    /* Check the enable bit in CR register */
    enablestatus = (uint32_t)(DMAy_Streamx->CR & tmpreg);
 8002212:	ea02 22d1 	and.w	r2, r2, r1, lsr #11
 8002216:	e002      	b.n	800221e <DMA_GetITStatus+0x2c>
  }
  else 
  {
    /* Check the enable bit in FCR register */
    enablestatus = (uint32_t)(DMAy_Streamx->FCR & DMA_IT_FE); 
 8002218:	6942      	ldr	r2, [r0, #20]
 800221a:	f002 0280 	and.w	r2, r2, #128	; 0x80
  }
 
  /* Check if the interrupt pending flag is in LISR or HISR */
  if ((DMA_IT & HIGH_ISR_MASK) != (uint32_t)RESET)
 800221e:	0088      	lsls	r0, r1, #2
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR ;
 8002220:	bf4c      	ite	mi
 8002222:	6863      	ldrmi	r3, [r4, #4]
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR ;
 8002224:	6823      	ldrpl	r3, [r4, #0]
  } 

  /* mask all reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 8002226:	f021 21f0 	bic.w	r1, r1, #4026593280	; 0xf000f000
 800222a:	f021 1082 	bic.w	r0, r1, #8519810	; 0x820082

  /* Check the status of the specified DMA interrupt */
  if (((tmpreg & DMA_IT) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 800222e:	4018      	ands	r0, r3
 8002230:	d002      	beq.n	8002238 <DMA_GetITStatus+0x46>
  {
    /* DMA_IT is set */
    bitstatus = SET;
 8002232:	1c10      	adds	r0, r2, #0
 8002234:	bf18      	it	ne
 8002236:	2001      	movne	r0, #1
    bitstatus = RESET;
  }

  /* Return the DMA_IT status */
  return  bitstatus;
}
 8002238:	bd10      	pop	{r4, pc}
 800223a:	bf00      	nop
 800223c:	40026000 	.word	0x40026000
 8002240:	40026400 	.word	0x40026400
 8002244:	4002640f 	.word	0x4002640f

08002248 <DMA_ClearITPendingBit>:
  *            @arg DMA_IT_FEIFx:  Streamx FIFO error interrupt
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval None
  */
void DMA_ClearITPendingBit(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT)
{
 8002248:	b510      	push	{r4, lr}

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 800224a:	4b08      	ldr	r3, [pc, #32]	; (800226c <DMA_ClearITPendingBit+0x24>)
 800224c:	4a08      	ldr	r2, [pc, #32]	; (8002270 <DMA_ClearITPendingBit+0x28>)
 800224e:	4c09      	ldr	r4, [pc, #36]	; (8002274 <DMA_ClearITPendingBit+0x2c>)
 8002250:	42a0      	cmp	r0, r4
 8002252:	bf88      	it	hi
 8002254:	4613      	movhi	r3, r2
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_IT & HIGH_ISR_MASK) != (uint32_t)RESET)
 8002256:	f011 5f00 	tst.w	r1, #536870912	; 0x20000000
 800225a:	f021 21f0 	bic.w	r1, r1, #4026593280	; 0xf000f000
 800225e:	f021 1182 	bic.w	r1, r1, #8519810	; 0x820082
  {
    /* Set DMAy HIFCR register clear interrupt bits */
    DMAy->HIFCR = (uint32_t)(DMA_IT & RESERVED_MASK);
 8002262:	bf14      	ite	ne
 8002264:	60d9      	strne	r1, [r3, #12]
  }
  else 
  {
    /* Set DMAy LIFCR register clear interrupt bits */
    DMAy->LIFCR = (uint32_t)(DMA_IT & RESERVED_MASK);
 8002266:	6099      	streq	r1, [r3, #8]
 8002268:	bd10      	pop	{r4, pc}
 800226a:	bf00      	nop
 800226c:	40026000 	.word	0x40026000
 8002270:	40026400 	.word	0x40026400
 8002274:	4002640f 	.word	0x4002640f

08002278 <EXTI_DeInit>:
  * @param  None
  * @retval None
  */
void EXTI_DeInit(void)
{
  EXTI->IMR = 0x00000000;
 8002278:	4b04      	ldr	r3, [pc, #16]	; (800228c <EXTI_DeInit+0x14>)
 800227a:	2200      	movs	r2, #0
 800227c:	601a      	str	r2, [r3, #0]
  EXTI->EMR = 0x00000000;
 800227e:	605a      	str	r2, [r3, #4]
  EXTI->RTSR = 0x00000000;
 8002280:	609a      	str	r2, [r3, #8]
  EXTI->FTSR = 0x00000000;
 8002282:	60da      	str	r2, [r3, #12]
  EXTI->PR = 0x007FFFFF;
 8002284:	4a02      	ldr	r2, [pc, #8]	; (8002290 <EXTI_DeInit+0x18>)
 8002286:	615a      	str	r2, [r3, #20]
}
 8002288:	4770      	bx	lr
 800228a:	bf00      	nop
 800228c:	40013c00 	.word	0x40013c00
 8002290:	007fffff 	.word	0x007fffff

08002294 <EXTI_Init>:
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));

  tmp = (uint32_t)EXTI_BASE;
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 8002294:	7983      	ldrb	r3, [r0, #6]
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure
  *         that contains the configuration information for the EXTI peripheral.
  * @retval None
  */
void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)
{
 8002296:	b510      	push	{r4, lr}
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));

  tmp = (uint32_t)EXTI_BASE;
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 8002298:	2b00      	cmp	r3, #0
 800229a:	d029      	beq.n	80022f0 <EXTI_Init+0x5c>
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 800229c:	4b1a      	ldr	r3, [pc, #104]	; (8002308 <EXTI_Init+0x74>)
 800229e:	6801      	ldr	r1, [r0, #0]
 80022a0:	681c      	ldr	r4, [r3, #0]
 80022a2:	43ca      	mvns	r2, r1
 80022a4:	4014      	ands	r4, r2
 80022a6:	601c      	str	r4, [r3, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 80022a8:	685c      	ldr	r4, [r3, #4]
 80022aa:	4022      	ands	r2, r4
 80022ac:	605a      	str	r2, [r3, #4]
    
    tmp += EXTI_InitStruct->EXTI_Mode;
 80022ae:	7902      	ldrb	r2, [r0, #4]
 80022b0:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 80022b4:	f502 329e 	add.w	r2, r2, #80896	; 0x13c00

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 80022b8:	6814      	ldr	r4, [r2, #0]
 80022ba:	4321      	orrs	r1, r4
 80022bc:	6011      	str	r1, [r2, #0]

    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
 80022be:	6802      	ldr	r2, [r0, #0]
 80022c0:	689c      	ldr	r4, [r3, #8]
 80022c2:	43d1      	mvns	r1, r2
 80022c4:	400c      	ands	r4, r1
 80022c6:	609c      	str	r4, [r3, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 80022c8:	68dc      	ldr	r4, [r3, #12]
 80022ca:	4021      	ands	r1, r4
 80022cc:	60d9      	str	r1, [r3, #12]
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 80022ce:	7941      	ldrb	r1, [r0, #5]
 80022d0:	2910      	cmp	r1, #16
 80022d2:	d106      	bne.n	80022e2 <EXTI_Init+0x4e>
    {
      /* Rising Falling edge */
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 80022d4:	6899      	ldr	r1, [r3, #8]
 80022d6:	4311      	orrs	r1, r2
 80022d8:	6099      	str	r1, [r3, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
 80022da:	68d9      	ldr	r1, [r3, #12]
 80022dc:	430a      	orrs	r2, r1
 80022de:	60da      	str	r2, [r3, #12]
 80022e0:	bd10      	pop	{r4, pc}
    }
    else
    {
      tmp = (uint32_t)EXTI_BASE;
      tmp += EXTI_InitStruct->EXTI_Trigger;
 80022e2:	f101 4380 	add.w	r3, r1, #1073741824	; 0x40000000
 80022e6:	f503 339e 	add.w	r3, r3, #80896	; 0x13c00

      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 80022ea:	6819      	ldr	r1, [r3, #0]
 80022ec:	430a      	orrs	r2, r1
 80022ee:	e008      	b.n	8002302 <EXTI_Init+0x6e>
    }
  }
  else
  {
    tmp += EXTI_InitStruct->EXTI_Mode;
 80022f0:	7903      	ldrb	r3, [r0, #4]

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
 80022f2:	6801      	ldr	r1, [r0, #0]
      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
    }
  }
  else
  {
    tmp += EXTI_InitStruct->EXTI_Mode;
 80022f4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80022f8:	f503 339e 	add.w	r3, r3, #80896	; 0x13c00

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
 80022fc:	681a      	ldr	r2, [r3, #0]
 80022fe:	ea22 0201 	bic.w	r2, r2, r1
 8002302:	601a      	str	r2, [r3, #0]
 8002304:	bd10      	pop	{r4, pc}
 8002306:	bf00      	nop
 8002308:	40013c00 	.word	0x40013c00

0800230c <EXTI_StructInit>:
  *         be initialized.
  * @retval None
  */
void EXTI_StructInit(EXTI_InitTypeDef* EXTI_InitStruct)
{
  EXTI_InitStruct->EXTI_Line = EXTI_LINENONE;
 800230c:	2300      	movs	r3, #0
  EXTI_InitStruct->EXTI_Mode = EXTI_Mode_Interrupt;
  EXTI_InitStruct->EXTI_Trigger = EXTI_Trigger_Falling;
 800230e:	220c      	movs	r2, #12
  *         be initialized.
  * @retval None
  */
void EXTI_StructInit(EXTI_InitTypeDef* EXTI_InitStruct)
{
  EXTI_InitStruct->EXTI_Line = EXTI_LINENONE;
 8002310:	6003      	str	r3, [r0, #0]
  EXTI_InitStruct->EXTI_Mode = EXTI_Mode_Interrupt;
 8002312:	7103      	strb	r3, [r0, #4]
  EXTI_InitStruct->EXTI_Trigger = EXTI_Trigger_Falling;
 8002314:	7142      	strb	r2, [r0, #5]
  EXTI_InitStruct->EXTI_LineCmd = DISABLE;
 8002316:	7183      	strb	r3, [r0, #6]
}
 8002318:	4770      	bx	lr

0800231a <EXTI_GenerateSWInterrupt>:
void EXTI_GenerateSWInterrupt(uint32_t EXTI_Line)
{
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->SWIER |= EXTI_Line;
 800231a:	4b02      	ldr	r3, [pc, #8]	; (8002324 <EXTI_GenerateSWInterrupt+0xa>)
 800231c:	691a      	ldr	r2, [r3, #16]
 800231e:	4302      	orrs	r2, r0
 8002320:	611a      	str	r2, [r3, #16]
}
 8002322:	4770      	bx	lr
 8002324:	40013c00 	.word	0x40013c00

08002328 <EXTI_GetFlagStatus>:
{
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  if ((EXTI->PR & EXTI_Line) != (uint32_t)RESET)
 8002328:	4b03      	ldr	r3, [pc, #12]	; (8002338 <EXTI_GetFlagStatus+0x10>)
 800232a:	695b      	ldr	r3, [r3, #20]
  {
    bitstatus = SET;
 800232c:	4218      	tst	r0, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 800232e:	bf0c      	ite	eq
 8002330:	2000      	moveq	r0, #0
 8002332:	2001      	movne	r0, #1
 8002334:	4770      	bx	lr
 8002336:	bf00      	nop
 8002338:	40013c00 	.word	0x40013c00

0800233c <EXTI_ClearFlag>:
void EXTI_ClearFlag(uint32_t EXTI_Line)
{
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 800233c:	4b01      	ldr	r3, [pc, #4]	; (8002344 <EXTI_ClearFlag+0x8>)
 800233e:	6158      	str	r0, [r3, #20]
}
 8002340:	4770      	bx	lr
 8002342:	bf00      	nop
 8002344:	40013c00 	.word	0x40013c00

08002348 <EXTI_GetITStatus>:
  ITStatus bitstatus = RESET;
  uint32_t enablestatus = 0;
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  enablestatus =  EXTI->IMR & EXTI_Line;
 8002348:	4b05      	ldr	r3, [pc, #20]	; (8002360 <EXTI_GetITStatus+0x18>)
 800234a:	681a      	ldr	r2, [r3, #0]
  if (((EXTI->PR & EXTI_Line) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 800234c:	695b      	ldr	r3, [r3, #20]
 800234e:	4003      	ands	r3, r0
 8002350:	d004      	beq.n	800235c <EXTI_GetITStatus+0x14>
  {
    bitstatus = SET;
 8002352:	4210      	tst	r0, r2
 8002354:	bf0c      	ite	eq
 8002356:	2000      	moveq	r0, #0
 8002358:	2001      	movne	r0, #1
 800235a:	4770      	bx	lr
  }
  else
  {
    bitstatus = RESET;
 800235c:	4618      	mov	r0, r3
  }
  return bitstatus;
}
 800235e:	4770      	bx	lr
 8002360:	40013c00 	.word	0x40013c00

08002364 <EXTI_ClearITPendingBit>:
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 8002364:	4b01      	ldr	r3, [pc, #4]	; (800236c <EXTI_ClearITPendingBit+0x8>)
 8002366:	6158      	str	r0, [r3, #20]
}
 8002368:	4770      	bx	lr
 800236a:	bf00      	nop
 800236c:	40013c00 	.word	0x40013c00

08002370 <FLASH_SetLatency>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_LATENCY(FLASH_Latency));
  
  /* Perform Byte access to FLASH_ACR[8:0] to set the Latency value */
  *(__IO uint8_t *)ACR_BYTE0_ADDRESS = (uint8_t)FLASH_Latency;
 8002370:	4b01      	ldr	r3, [pc, #4]	; (8002378 <FLASH_SetLatency+0x8>)
 8002372:	b2c0      	uxtb	r0, r0
 8002374:	7018      	strb	r0, [r3, #0]
}
 8002376:	4770      	bx	lr
 8002378:	40023c00 	.word	0x40023c00

0800237c <FLASH_PrefetchBufferCmd>:
  * @param  NewState: new state of the Prefetch Buffer.
  *          This parameter  can be: ENABLE or DISABLE.
  * @retval None
  */
void FLASH_PrefetchBufferCmd(FunctionalState NewState)
{
 800237c:	4b04      	ldr	r3, [pc, #16]	; (8002390 <FLASH_PrefetchBufferCmd+0x14>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  /* Enable or disable the Prefetch Buffer */
  if(NewState != DISABLE)
  {
    FLASH->ACR |= FLASH_ACR_PRFTEN;
 800237e:	681a      	ldr	r2, [r3, #0]
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  /* Enable or disable the Prefetch Buffer */
  if(NewState != DISABLE)
 8002380:	b110      	cbz	r0, 8002388 <FLASH_PrefetchBufferCmd+0xc>
  {
    FLASH->ACR |= FLASH_ACR_PRFTEN;
 8002382:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002386:	e001      	b.n	800238c <FLASH_PrefetchBufferCmd+0x10>
  }
  else
  {
    FLASH->ACR &= (~FLASH_ACR_PRFTEN);
 8002388:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800238c:	601a      	str	r2, [r3, #0]
 800238e:	4770      	bx	lr
 8002390:	40023c00 	.word	0x40023c00

08002394 <FLASH_InstructionCacheCmd>:
  * @param  NewState: new state of the Instruction Cache.
  *          This parameter  can be: ENABLE or DISABLE.
  * @retval None
  */
void FLASH_InstructionCacheCmd(FunctionalState NewState)
{
 8002394:	4b04      	ldr	r3, [pc, #16]	; (80023a8 <FLASH_InstructionCacheCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if(NewState != DISABLE)
  {
    FLASH->ACR |= FLASH_ACR_ICEN;
 8002396:	681a      	ldr	r2, [r3, #0]
void FLASH_InstructionCacheCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if(NewState != DISABLE)
 8002398:	b110      	cbz	r0, 80023a0 <FLASH_InstructionCacheCmd+0xc>
  {
    FLASH->ACR |= FLASH_ACR_ICEN;
 800239a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800239e:	e001      	b.n	80023a4 <FLASH_InstructionCacheCmd+0x10>
  }
  else
  {
    FLASH->ACR &= (~FLASH_ACR_ICEN);
 80023a0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80023a4:	601a      	str	r2, [r3, #0]
 80023a6:	4770      	bx	lr
 80023a8:	40023c00 	.word	0x40023c00

080023ac <FLASH_DataCacheCmd>:
  * @param  NewState: new state of the Data Cache.
  *          This parameter  can be: ENABLE or DISABLE.
  * @retval None
  */
void FLASH_DataCacheCmd(FunctionalState NewState)
{
 80023ac:	4b04      	ldr	r3, [pc, #16]	; (80023c0 <FLASH_DataCacheCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if(NewState != DISABLE)
  {
    FLASH->ACR |= FLASH_ACR_DCEN;
 80023ae:	681a      	ldr	r2, [r3, #0]
void FLASH_DataCacheCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if(NewState != DISABLE)
 80023b0:	b110      	cbz	r0, 80023b8 <FLASH_DataCacheCmd+0xc>
  {
    FLASH->ACR |= FLASH_ACR_DCEN;
 80023b2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80023b6:	e001      	b.n	80023bc <FLASH_DataCacheCmd+0x10>
  }
  else
  {
    FLASH->ACR &= (~FLASH_ACR_DCEN);
 80023b8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80023bc:	601a      	str	r2, [r3, #0]
 80023be:	4770      	bx	lr
 80023c0:	40023c00 	.word	0x40023c00

080023c4 <FLASH_InstructionCacheReset>:
  * @param  None
  * @retval None
  */
void FLASH_InstructionCacheReset(void)
{
  FLASH->ACR |= FLASH_ACR_ICRST;
 80023c4:	4b02      	ldr	r3, [pc, #8]	; (80023d0 <FLASH_InstructionCacheReset+0xc>)
 80023c6:	681a      	ldr	r2, [r3, #0]
 80023c8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80023cc:	601a      	str	r2, [r3, #0]
}
 80023ce:	4770      	bx	lr
 80023d0:	40023c00 	.word	0x40023c00

080023d4 <FLASH_DataCacheReset>:
  * @param  None
  * @retval None
  */
void FLASH_DataCacheReset(void)
{
  FLASH->ACR |= FLASH_ACR_DCRST;
 80023d4:	4b02      	ldr	r3, [pc, #8]	; (80023e0 <FLASH_DataCacheReset+0xc>)
 80023d6:	681a      	ldr	r2, [r3, #0]
 80023d8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80023dc:	601a      	str	r2, [r3, #0]
}
 80023de:	4770      	bx	lr
 80023e0:	40023c00 	.word	0x40023c00

080023e4 <FLASH_Unlock>:
  * @param  None
  * @retval None
  */
void FLASH_Unlock(void)
{
  if((FLASH->CR & FLASH_CR_LOCK) != RESET)
 80023e4:	4b04      	ldr	r3, [pc, #16]	; (80023f8 <FLASH_Unlock+0x14>)
 80023e6:	691a      	ldr	r2, [r3, #16]
 80023e8:	2a00      	cmp	r2, #0
 80023ea:	da04      	bge.n	80023f6 <FLASH_Unlock+0x12>
  {
    /* Authorize the FLASH Registers access */
    FLASH->KEYR = FLASH_KEY1;
 80023ec:	4a03      	ldr	r2, [pc, #12]	; (80023fc <FLASH_Unlock+0x18>)
 80023ee:	605a      	str	r2, [r3, #4]
    FLASH->KEYR = FLASH_KEY2;
 80023f0:	f102 3288 	add.w	r2, r2, #2290649224	; 0x88888888
 80023f4:	605a      	str	r2, [r3, #4]
 80023f6:	4770      	bx	lr
 80023f8:	40023c00 	.word	0x40023c00
 80023fc:	45670123 	.word	0x45670123

08002400 <FLASH_Lock>:
  * @retval None
  */
void FLASH_Lock(void)
{
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8002400:	4b02      	ldr	r3, [pc, #8]	; (800240c <FLASH_Lock+0xc>)
 8002402:	691a      	ldr	r2, [r3, #16]
 8002404:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002408:	611a      	str	r2, [r3, #16]
}
 800240a:	4770      	bx	lr
 800240c:	40023c00 	.word	0x40023c00

08002410 <FLASH_OB_Unlock>:
  * @param  None
  * @retval None
  */
void FLASH_OB_Unlock(void)
{
  if((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != RESET)
 8002410:	4b04      	ldr	r3, [pc, #16]	; (8002424 <FLASH_OB_Unlock+0x14>)
 8002412:	695a      	ldr	r2, [r3, #20]
 8002414:	07d2      	lsls	r2, r2, #31
 8002416:	d504      	bpl.n	8002422 <FLASH_OB_Unlock+0x12>
  {
    /* Authorizes the Option Byte register programming */
    FLASH->OPTKEYR = FLASH_OPT_KEY1;
 8002418:	4a03      	ldr	r2, [pc, #12]	; (8002428 <FLASH_OB_Unlock+0x18>)
 800241a:	609a      	str	r2, [r3, #8]
    FLASH->OPTKEYR = FLASH_OPT_KEY2;
 800241c:	f102 3244 	add.w	r2, r2, #1145324612	; 0x44444444
 8002420:	609a      	str	r2, [r3, #8]
 8002422:	4770      	bx	lr
 8002424:	40023c00 	.word	0x40023c00
 8002428:	08192a3b 	.word	0x08192a3b

0800242c <FLASH_OB_Lock>:
  * @retval None
  */
void FLASH_OB_Lock(void)
{
  /* Set the OPTLOCK Bit to lock the FLASH Option Byte Registers access */
  FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 800242c:	4b02      	ldr	r3, [pc, #8]	; (8002438 <FLASH_OB_Lock+0xc>)
 800242e:	695a      	ldr	r2, [r3, #20]
 8002430:	f042 0201 	orr.w	r2, r2, #1
 8002434:	615a      	str	r2, [r3, #20]
}
 8002436:	4770      	bx	lr
 8002438:	40023c00 	.word	0x40023c00

0800243c <FLASH_OB_BORConfig>:
{
  /* Check the parameters */
  assert_param(IS_OB_BOR(OB_BOR));

  /* Set the BOR Level */
  *(__IO uint8_t *)OPTCR_BYTE0_ADDRESS &= (~FLASH_OPTCR_BOR_LEV);
 800243c:	4b04      	ldr	r3, [pc, #16]	; (8002450 <FLASH_OB_BORConfig+0x14>)
 800243e:	781a      	ldrb	r2, [r3, #0]
 8002440:	f002 02f3 	and.w	r2, r2, #243	; 0xf3
 8002444:	701a      	strb	r2, [r3, #0]
  *(__IO uint8_t *)OPTCR_BYTE0_ADDRESS |= OB_BOR;
 8002446:	781a      	ldrb	r2, [r3, #0]
 8002448:	4302      	orrs	r2, r0
 800244a:	701a      	strb	r2, [r3, #0]

}
 800244c:	4770      	bx	lr
 800244e:	bf00      	nop
 8002450:	40023c14 	.word	0x40023c14

08002454 <FLASH_OB_GetUser>:
  *         and RST_STDBY(Bit2).
  */
uint8_t FLASH_OB_GetUser(void)
{
  /* Return the User Option Byte */
  return (uint8_t)(FLASH->OPTCR >> 5);
 8002454:	4b02      	ldr	r3, [pc, #8]	; (8002460 <FLASH_OB_GetUser+0xc>)
 8002456:	6958      	ldr	r0, [r3, #20]
}
 8002458:	f3c0 1047 	ubfx	r0, r0, #5, #8
 800245c:	4770      	bx	lr
 800245e:	bf00      	nop
 8002460:	40023c00 	.word	0x40023c00

08002464 <FLASH_OB_GetWRP>:
  * @retval The FLASH Write Protection  Option Bytes value
  */
uint16_t FLASH_OB_GetWRP(void)
{
  /* Return the FLASH write protection Register value */
  return (*(__IO uint16_t *)(OPTCR_BYTE2_ADDRESS));
 8002464:	4b01      	ldr	r3, [pc, #4]	; (800246c <FLASH_OB_GetWRP+0x8>)
 8002466:	8818      	ldrh	r0, [r3, #0]
}
 8002468:	b280      	uxth	r0, r0
 800246a:	4770      	bx	lr
 800246c:	40023c16 	.word	0x40023c16

08002470 <FLASH_OB_GetRDP>:
  */
FlagStatus FLASH_OB_GetRDP(void)
{
  FlagStatus readstatus = RESET;

  if ((*(__IO uint8_t*)(OPTCR_BYTE1_ADDRESS) != (uint8_t)OB_RDP_Level_0))
 8002470:	4b02      	ldr	r3, [pc, #8]	; (800247c <FLASH_OB_GetRDP+0xc>)
 8002472:	7818      	ldrb	r0, [r3, #0]
  else
  {
    readstatus = RESET;
  }
  return readstatus;
}
 8002474:	38aa      	subs	r0, #170	; 0xaa
 8002476:	bf18      	it	ne
 8002478:	2001      	movne	r0, #1
 800247a:	4770      	bx	lr
 800247c:	40023c15 	.word	0x40023c15

08002480 <FLASH_OB_GetBOR>:
  *           - OB_BOR_OFF   : Supply voltage ranges from 1.62 to 2.1 V  
  */
uint8_t FLASH_OB_GetBOR(void)
{
  /* Return the FLASH BOR level */
  return (uint8_t)(*(__IO uint8_t *)(OPTCR_BYTE0_ADDRESS) & (uint8_t)0x0C);
 8002480:	4b02      	ldr	r3, [pc, #8]	; (800248c <FLASH_OB_GetBOR+0xc>)
 8002482:	7818      	ldrb	r0, [r3, #0]
}
 8002484:	f000 000c 	and.w	r0, r0, #12
 8002488:	4770      	bx	lr
 800248a:	bf00      	nop
 800248c:	40023c14 	.word	0x40023c14

08002490 <FLASH_ITConfig>:
  *            @arg FLASH_IT_ERR: FLASH Error Interrupt
  *            @arg FLASH_IT_EOP: FLASH end of operation Interrupt
  * @retval None 
  */
void FLASH_ITConfig(uint32_t FLASH_IT, FunctionalState NewState)
{
 8002490:	4b04      	ldr	r3, [pc, #16]	; (80024a4 <FLASH_ITConfig+0x14>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if(NewState != DISABLE)
  {
    /* Enable the interrupt sources */
    FLASH->CR |= FLASH_IT;
 8002492:	691a      	ldr	r2, [r3, #16]
{
  /* Check the parameters */
  assert_param(IS_FLASH_IT(FLASH_IT)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if(NewState != DISABLE)
 8002494:	b109      	cbz	r1, 800249a <FLASH_ITConfig+0xa>
  {
    /* Enable the interrupt sources */
    FLASH->CR |= FLASH_IT;
 8002496:	4310      	orrs	r0, r2
 8002498:	e001      	b.n	800249e <FLASH_ITConfig+0xe>
  }
  else
  {
    /* Disable the interrupt sources */
    FLASH->CR &= ~(uint32_t)FLASH_IT;
 800249a:	ea22 0000 	bic.w	r0, r2, r0
 800249e:	6118      	str	r0, [r3, #16]
 80024a0:	4770      	bx	lr
 80024a2:	bf00      	nop
 80024a4:	40023c00 	.word	0x40023c00

080024a8 <FLASH_GetFlagStatus>:
{
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_FLASH_GET_FLAG(FLASH_FLAG));

  if((FLASH->SR & FLASH_FLAG) != (uint32_t)RESET)
 80024a8:	4b03      	ldr	r3, [pc, #12]	; (80024b8 <FLASH_GetFlagStatus+0x10>)
 80024aa:	68db      	ldr	r3, [r3, #12]
  {
    bitstatus = SET;
 80024ac:	4218      	tst	r0, r3
  {
    bitstatus = RESET;
  }
  /* Return the new state of FLASH_FLAG (SET or RESET) */
  return bitstatus; 
}
 80024ae:	bf0c      	ite	eq
 80024b0:	2000      	moveq	r0, #0
 80024b2:	2001      	movne	r0, #1
 80024b4:	4770      	bx	lr
 80024b6:	bf00      	nop
 80024b8:	40023c00 	.word	0x40023c00

080024bc <FLASH_ClearFlag>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_CLEAR_FLAG(FLASH_FLAG));
  
  /* Clear the flags */
  FLASH->SR = FLASH_FLAG;
 80024bc:	4b01      	ldr	r3, [pc, #4]	; (80024c4 <FLASH_ClearFlag+0x8>)
 80024be:	60d8      	str	r0, [r3, #12]
}
 80024c0:	4770      	bx	lr
 80024c2:	bf00      	nop
 80024c4:	40023c00 	.word	0x40023c00

080024c8 <FLASH_GetStatus>:
  */
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 80024c8:	4b0b      	ldr	r3, [pc, #44]	; (80024f8 <FLASH_GetStatus+0x30>)
 80024ca:	68da      	ldr	r2, [r3, #12]
 80024cc:	03d0      	lsls	r0, r2, #15
 80024ce:	d40d      	bmi.n	80024ec <FLASH_GetStatus+0x24>
  {
    flashstatus = FLASH_BUSY;
  }
  else 
  {  
    if((FLASH->SR & FLASH_FLAG_WRPERR) != (uint32_t)0x00)
 80024d0:	68da      	ldr	r2, [r3, #12]
 80024d2:	06d1      	lsls	r1, r2, #27
 80024d4:	d40c      	bmi.n	80024f0 <FLASH_GetStatus+0x28>
    { 
      flashstatus = FLASH_ERROR_WRP;
    }
    else 
    {
      if((FLASH->SR & (uint32_t)0xEF) != (uint32_t)0x00)
 80024d6:	68da      	ldr	r2, [r3, #12]
 80024d8:	f012 0fef 	tst.w	r2, #239	; 0xef
 80024dc:	d10a      	bne.n	80024f4 <FLASH_GetStatus+0x2c>
      {
        flashstatus = FLASH_ERROR_PROGRAM; 
      }
      else
      {
        if((FLASH->SR & FLASH_FLAG_OPERR) != (uint32_t)0x00)
 80024de:	68db      	ldr	r3, [r3, #12]
 80024e0:	f013 0f02 	tst.w	r3, #2
        {
          flashstatus = FLASH_ERROR_OPERATION;
 80024e4:	bf0c      	ite	eq
 80024e6:	2008      	moveq	r0, #8
 80024e8:	2007      	movne	r0, #7
 80024ea:	4770      	bx	lr
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
  {
    flashstatus = FLASH_BUSY;
 80024ec:	2001      	movs	r0, #1
 80024ee:	4770      	bx	lr
  }
  else 
  {  
    if((FLASH->SR & FLASH_FLAG_WRPERR) != (uint32_t)0x00)
    { 
      flashstatus = FLASH_ERROR_WRP;
 80024f0:	2005      	movs	r0, #5
 80024f2:	4770      	bx	lr
    }
    else 
    {
      if((FLASH->SR & (uint32_t)0xEF) != (uint32_t)0x00)
      {
        flashstatus = FLASH_ERROR_PROGRAM; 
 80024f4:	2006      	movs	r0, #6
      }
    }
  }
  /* Return the FLASH Status */
  return flashstatus;
}
 80024f6:	4770      	bx	lr
 80024f8:	40023c00 	.word	0x40023c00

080024fc <FLASH_WaitForLastOperation>:
  * @param  None
  * @retval FLASH Status: The returned value can be: FLASH_BUSY, FLASH_ERROR_PROGRAM,
  *                       FLASH_ERROR_WRP, FLASH_ERROR_OPERATION or FLASH_COMPLETE.
  */
FLASH_Status FLASH_WaitForLastOperation(void)
{ 
 80024fc:	b507      	push	{r0, r1, r2, lr}
  __IO FLASH_Status status = FLASH_COMPLETE;
 80024fe:	2308      	movs	r3, #8
 8002500:	f88d 3007 	strb.w	r3, [sp, #7]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  while(status == FLASH_BUSY)
  {
    status = FLASH_GetStatus();
 8002504:	f7ff ffe0 	bl	80024c8 <FLASH_GetStatus>
 8002508:	f88d 0007 	strb.w	r0, [sp, #7]
  status = FLASH_GetStatus();

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  while(status == FLASH_BUSY)
 800250c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8002510:	2b01      	cmp	r3, #1
 8002512:	d0f7      	beq.n	8002504 <FLASH_WaitForLastOperation+0x8>
  {
    status = FLASH_GetStatus();
  }
  /* Return the operation status */
  return status;
 8002514:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 8002518:	bd0e      	pop	{r1, r2, r3, pc}

0800251a <FLASH_OB_Launch>:
FLASH_Status FLASH_OB_Launch(void)
{
  FLASH_Status status = FLASH_COMPLETE;

  /* Set the OPTSTRT bit in OPTCR register */
  *(__IO uint8_t *)OPTCR_BYTE0_ADDRESS |= FLASH_OPTCR_OPTSTRT;
 800251a:	4b03      	ldr	r3, [pc, #12]	; (8002528 <FLASH_OB_Launch+0xe>)
 800251c:	781a      	ldrb	r2, [r3, #0]
 800251e:	f042 0202 	orr.w	r2, r2, #2
 8002522:	701a      	strb	r2, [r3, #0]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation();
 8002524:	e7ea      	b.n	80024fc <FLASH_WaitForLastOperation>
 8002526:	bf00      	nop
 8002528:	40023c14 	.word	0x40023c14

0800252c <FLASH_OB_UserConfig>:
  *            @arg OB_STDBY_NoRST: No reset generated when entering in STANDBY
  *            @arg OB_STDBY_RST: Reset generated when entering in STANDBY
  * @retval None
  */
void FLASH_OB_UserConfig(uint8_t OB_IWDG, uint8_t OB_STOP, uint8_t OB_STDBY)
{
 800252c:	b570      	push	{r4, r5, r6, lr}
 800252e:	4604      	mov	r4, r0
 8002530:	460d      	mov	r5, r1
 8002532:	4616      	mov	r6, r2
  assert_param(IS_OB_IWDG_SOURCE(OB_IWDG));
  assert_param(IS_OB_STOP_SOURCE(OB_STOP));
  assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation();
 8002534:	f7ff ffe2 	bl	80024fc <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8002538:	2808      	cmp	r0, #8
 800253a:	d107      	bne.n	800254c <FLASH_OB_UserConfig+0x20>
  { 
    /* Mask OPTLOCK, OPTSTRT and BOR_LEV bits */
    optiontmp =  (uint8_t)((*(__IO uint8_t *)OPTCR_BYTE0_ADDRESS) & (uint8_t)0x0F); 
 800253c:	4b04      	ldr	r3, [pc, #16]	; (8002550 <FLASH_OB_UserConfig+0x24>)
 800253e:	781a      	ldrb	r2, [r3, #0]
 8002540:	f002 020f 	and.w	r2, r2, #15

    /* Update User Option Byte */
    *(__IO uint8_t *)OPTCR_BYTE0_ADDRESS = OB_IWDG | (uint8_t)(OB_STDBY | (uint8_t)(OB_STOP | ((uint8_t)optiontmp))); 
 8002544:	4314      	orrs	r4, r2
 8002546:	4325      	orrs	r5, r4
 8002548:	432e      	orrs	r6, r5
 800254a:	701e      	strb	r6, [r3, #0]
 800254c:	bd70      	pop	{r4, r5, r6, pc}
 800254e:	bf00      	nop
 8002550:	40023c14 	.word	0x40023c14

08002554 <FLASH_OB_RDPConfig>:
  * !!!Warning!!! When enabling OB_RDP level 2 it's no more possible to go back to level 1 or 0
  *    
  * @retval None
  */
void FLASH_OB_RDPConfig(uint8_t OB_RDP)
{
 8002554:	b510      	push	{r4, lr}
 8002556:	4604      	mov	r4, r0
  FLASH_Status status = FLASH_COMPLETE;

  /* Check the parameters */
  assert_param(IS_OB_RDP(OB_RDP));

  status = FLASH_WaitForLastOperation();
 8002558:	f7ff ffd0 	bl	80024fc <FLASH_WaitForLastOperation>

  if(status == FLASH_COMPLETE)
 800255c:	2808      	cmp	r0, #8
  {
    *(__IO uint8_t*)OPTCR_BYTE1_ADDRESS = OB_RDP;
 800255e:	bf04      	itt	eq
 8002560:	4b01      	ldreq	r3, [pc, #4]	; (8002568 <FLASH_OB_RDPConfig+0x14>)
 8002562:	701c      	strbeq	r4, [r3, #0]
 8002564:	bd10      	pop	{r4, pc}
 8002566:	bf00      	nop
 8002568:	40023c15 	.word	0x40023c15

0800256c <FLASH_OB_WRPConfig>:
  * @param  Newstate: new state of the Write Protection.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None  
  */
void FLASH_OB_WRPConfig(uint32_t OB_WRP, FunctionalState NewState)
{ 
 800256c:	b538      	push	{r3, r4, r5, lr}
 800256e:	4604      	mov	r4, r0
 8002570:	460d      	mov	r5, r1
  
  /* Check the parameters */
  assert_param(IS_OB_WRP(OB_WRP));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  status = FLASH_WaitForLastOperation();
 8002572:	f7ff ffc3 	bl	80024fc <FLASH_WaitForLastOperation>

  if(status == FLASH_COMPLETE)
 8002576:	2808      	cmp	r0, #8
 8002578:	d10a      	bne.n	8002590 <FLASH_OB_WRPConfig+0x24>
 800257a:	4b06      	ldr	r3, [pc, #24]	; (8002594 <FLASH_OB_WRPConfig+0x28>)
  { 
    if(NewState != DISABLE)
    {
      *(__IO uint16_t*)OPTCR_BYTE2_ADDRESS &= (~OB_WRP);
 800257c:	881a      	ldrh	r2, [r3, #0]
    
  status = FLASH_WaitForLastOperation();

  if(status == FLASH_COMPLETE)
  { 
    if(NewState != DISABLE)
 800257e:	b125      	cbz	r5, 800258a <FLASH_OB_WRPConfig+0x1e>
    {
      *(__IO uint16_t*)OPTCR_BYTE2_ADDRESS &= (~OB_WRP);
 8002580:	b292      	uxth	r2, r2
 8002582:	ea22 0404 	bic.w	r4, r2, r4
 8002586:	801c      	strh	r4, [r3, #0]
 8002588:	bd38      	pop	{r3, r4, r5, pc}
    }
    else
    {
      *(__IO uint16_t*)OPTCR_BYTE2_ADDRESS |= (uint16_t)OB_WRP;
 800258a:	4314      	orrs	r4, r2
 800258c:	b2a4      	uxth	r4, r4
 800258e:	801c      	strh	r4, [r3, #0]
 8002590:	bd38      	pop	{r3, r4, r5, pc}
 8002592:	bf00      	nop
 8002594:	40023c16 	.word	0x40023c16

08002598 <FLASH_ProgramByte>:
  * @param  Data: specifies the data to be programmed.
  * @retval FLASH Status: The returned value can be: FLASH_BUSY, FLASH_ERROR_PROGRAM,
  *                       FLASH_ERROR_WRP, FLASH_ERROR_OPERATION or FLASH_COMPLETE.
  */
FLASH_Status FLASH_ProgramByte(uint32_t Address, uint8_t Data)
{
 8002598:	b570      	push	{r4, r5, r6, lr}
 800259a:	4604      	mov	r4, r0
 800259c:	460e      	mov	r6, r1

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation();
 800259e:	f7ff ffad 	bl	80024fc <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 80025a2:	2808      	cmp	r0, #8
 80025a4:	d111      	bne.n	80025ca <FLASH_ProgramByte+0x32>
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR &= CR_PSIZE_MASK;
 80025a6:	4d09      	ldr	r5, [pc, #36]	; (80025cc <FLASH_ProgramByte+0x34>)
 80025a8:	692b      	ldr	r3, [r5, #16]
 80025aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80025ae:	612b      	str	r3, [r5, #16]
    FLASH->CR |= FLASH_PSIZE_BYTE;
 80025b0:	692b      	ldr	r3, [r5, #16]
 80025b2:	612b      	str	r3, [r5, #16]
    FLASH->CR |= FLASH_CR_PG;
 80025b4:	692b      	ldr	r3, [r5, #16]
 80025b6:	f043 0301 	orr.w	r3, r3, #1
 80025ba:	612b      	str	r3, [r5, #16]
  
    *(__IO uint8_t*)Address = Data;
 80025bc:	7026      	strb	r6, [r4, #0]
        
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation();
 80025be:	f7ff ff9d 	bl	80024fc <FLASH_WaitForLastOperation>

    /* if the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 80025c2:	692b      	ldr	r3, [r5, #16]
 80025c4:	f023 0301 	bic.w	r3, r3, #1
 80025c8:	612b      	str	r3, [r5, #16]
  } 

  /* Return the Program Status */
  return status;
}
 80025ca:	bd70      	pop	{r4, r5, r6, pc}
 80025cc:	40023c00 	.word	0x40023c00

080025d0 <FLASH_ProgramHalfWord>:
  * @param  Data: specifies the data to be programmed.
  * @retval FLASH Status: The returned value can be: FLASH_BUSY, FLASH_ERROR_PROGRAM,
  *                       FLASH_ERROR_WRP, FLASH_ERROR_OPERATION or FLASH_COMPLETE.
  */
FLASH_Status FLASH_ProgramHalfWord(uint32_t Address, uint16_t Data)
{
 80025d0:	b570      	push	{r4, r5, r6, lr}
 80025d2:	4604      	mov	r4, r0
 80025d4:	460e      	mov	r6, r1

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation();
 80025d6:	f7ff ff91 	bl	80024fc <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 80025da:	2808      	cmp	r0, #8
 80025dc:	d113      	bne.n	8002606 <FLASH_ProgramHalfWord+0x36>
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR &= CR_PSIZE_MASK;
 80025de:	4d0a      	ldr	r5, [pc, #40]	; (8002608 <FLASH_ProgramHalfWord+0x38>)
 80025e0:	692b      	ldr	r3, [r5, #16]
 80025e2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80025e6:	612b      	str	r3, [r5, #16]
    FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 80025e8:	692b      	ldr	r3, [r5, #16]
 80025ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80025ee:	612b      	str	r3, [r5, #16]
    FLASH->CR |= FLASH_CR_PG;
 80025f0:	692b      	ldr	r3, [r5, #16]
 80025f2:	f043 0301 	orr.w	r3, r3, #1
 80025f6:	612b      	str	r3, [r5, #16]
  
    *(__IO uint16_t*)Address = Data;
 80025f8:	8026      	strh	r6, [r4, #0]
        
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation();
 80025fa:	f7ff ff7f 	bl	80024fc <FLASH_WaitForLastOperation>

    /* if the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 80025fe:	692b      	ldr	r3, [r5, #16]
 8002600:	f023 0301 	bic.w	r3, r3, #1
 8002604:	612b      	str	r3, [r5, #16]
  } 
  /* Return the Program Status */
  return status;
}
 8002606:	bd70      	pop	{r4, r5, r6, pc}
 8002608:	40023c00 	.word	0x40023c00

0800260c <FLASH_ProgramWord>:
  * @param  Data: specifies the data to be programmed.
  * @retval FLASH Status: The returned value can be: FLASH_BUSY, FLASH_ERROR_PROGRAM,
  *                       FLASH_ERROR_WRP, FLASH_ERROR_OPERATION or FLASH_COMPLETE.
  */
FLASH_Status FLASH_ProgramWord(uint32_t Address, uint32_t Data)
{
 800260c:	b570      	push	{r4, r5, r6, lr}
 800260e:	4604      	mov	r4, r0
 8002610:	460e      	mov	r6, r1

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation();
 8002612:	f7ff ff73 	bl	80024fc <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8002616:	2808      	cmp	r0, #8
 8002618:	d113      	bne.n	8002642 <FLASH_ProgramWord+0x36>
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR &= CR_PSIZE_MASK;
 800261a:	4d0a      	ldr	r5, [pc, #40]	; (8002644 <FLASH_ProgramWord+0x38>)
 800261c:	692b      	ldr	r3, [r5, #16]
 800261e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002622:	612b      	str	r3, [r5, #16]
    FLASH->CR |= FLASH_PSIZE_WORD;
 8002624:	692b      	ldr	r3, [r5, #16]
 8002626:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800262a:	612b      	str	r3, [r5, #16]
    FLASH->CR |= FLASH_CR_PG;
 800262c:	692b      	ldr	r3, [r5, #16]
 800262e:	f043 0301 	orr.w	r3, r3, #1
 8002632:	612b      	str	r3, [r5, #16]
  
    *(__IO uint32_t*)Address = Data;
 8002634:	6026      	str	r6, [r4, #0]
        
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation();
 8002636:	f7ff ff61 	bl	80024fc <FLASH_WaitForLastOperation>

    /* if the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 800263a:	692b      	ldr	r3, [r5, #16]
 800263c:	f023 0301 	bic.w	r3, r3, #1
 8002640:	612b      	str	r3, [r5, #16]
  } 
  /* Return the Program Status */
  return status;
}
 8002642:	bd70      	pop	{r4, r5, r6, pc}
 8002644:	40023c00 	.word	0x40023c00

08002648 <FLASH_ProgramDoubleWord>:
  * @param  Data: specifies the data to be programmed.
  * @retval FLASH Status: The returned value can be: FLASH_BUSY, FLASH_ERROR_PROGRAM,
  *                       FLASH_ERROR_WRP, FLASH_ERROR_OPERATION or FLASH_COMPLETE.
  */
FLASH_Status FLASH_ProgramDoubleWord(uint32_t Address, uint64_t Data)
{
 8002648:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800264a:	4606      	mov	r6, r0
 800264c:	4614      	mov	r4, r2
 800264e:	461d      	mov	r5, r3

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation();
 8002650:	f7ff ff54 	bl	80024fc <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8002654:	2808      	cmp	r0, #8
 8002656:	d114      	bne.n	8002682 <FLASH_ProgramDoubleWord+0x3a>
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR &= CR_PSIZE_MASK;
 8002658:	4f0a      	ldr	r7, [pc, #40]	; (8002684 <FLASH_ProgramDoubleWord+0x3c>)
 800265a:	693b      	ldr	r3, [r7, #16]
 800265c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002660:	613b      	str	r3, [r7, #16]
    FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8002662:	693b      	ldr	r3, [r7, #16]
 8002664:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8002668:	613b      	str	r3, [r7, #16]
    FLASH->CR |= FLASH_CR_PG;
 800266a:	693b      	ldr	r3, [r7, #16]
 800266c:	f043 0301 	orr.w	r3, r3, #1
 8002670:	613b      	str	r3, [r7, #16]
  
    *(__IO uint64_t*)Address = Data;
 8002672:	e9c6 4500 	strd	r4, r5, [r6]
        
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation();
 8002676:	f7ff ff41 	bl	80024fc <FLASH_WaitForLastOperation>

    /* if the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 800267a:	693b      	ldr	r3, [r7, #16]
 800267c:	f023 0301 	bic.w	r3, r3, #1
 8002680:	613b      	str	r3, [r7, #16]
  } 
  /* Return the Program Status */
  return status;
}
 8002682:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002684:	40023c00 	.word	0x40023c00

08002688 <FLASH_EraseAllSectors>:
  *       
  * @retval FLASH Status: The returned value can be: FLASH_BUSY, FLASH_ERROR_PROGRAM,
  *                       FLASH_ERROR_WRP, FLASH_ERROR_OPERATION or FLASH_COMPLETE.
  */
FLASH_Status FLASH_EraseAllSectors(uint8_t VoltageRange)
{
 8002688:	b510      	push	{r4, lr}
 800268a:	4604      	mov	r4, r0
  uint32_t tmp_psize = 0x0;
  FLASH_Status status = FLASH_COMPLETE;
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation();
 800268c:	f7ff ff36 	bl	80024fc <FLASH_WaitForLastOperation>
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == VoltageRange_1)
 8002690:	b144      	cbz	r4, 80026a4 <FLASH_EraseAllSectors+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
  }
  else if(VoltageRange == VoltageRange_2)
 8002692:	2c01      	cmp	r4, #1
 8002694:	d008      	beq.n	80026a8 <FLASH_EraseAllSectors+0x20>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
  }
  else if(VoltageRange == VoltageRange_3)
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8002696:	2c02      	cmp	r4, #2
 8002698:	bf14      	ite	ne
 800269a:	f44f 7340 	movne.w	r3, #768	; 0x300
 800269e:	f44f 7300 	moveq.w	r3, #512	; 0x200
 80026a2:	e003      	b.n	80026ac <FLASH_EraseAllSectors+0x24>
  status = FLASH_WaitForLastOperation();
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == VoltageRange_1)
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 80026a4:	4623      	mov	r3, r4
 80026a6:	e001      	b.n	80026ac <FLASH_EraseAllSectors+0x24>
  }
  else if(VoltageRange == VoltageRange_2)
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 80026a8:	f44f 7380 	mov.w	r3, #256	; 0x100
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
  }  
  if(status == FLASH_COMPLETE)
 80026ac:	2808      	cmp	r0, #8
 80026ae:	d115      	bne.n	80026dc <FLASH_EraseAllSectors+0x54>
  {
    /* if the previous operation is completed, proceed to erase all sectors */
     FLASH->CR &= CR_PSIZE_MASK;
 80026b0:	4c0b      	ldr	r4, [pc, #44]	; (80026e0 <FLASH_EraseAllSectors+0x58>)
 80026b2:	6922      	ldr	r2, [r4, #16]
 80026b4:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80026b8:	6122      	str	r2, [r4, #16]
     FLASH->CR |= tmp_psize;
 80026ba:	6922      	ldr	r2, [r4, #16]
 80026bc:	4313      	orrs	r3, r2
 80026be:	6123      	str	r3, [r4, #16]
     FLASH->CR |= FLASH_CR_MER;
 80026c0:	6923      	ldr	r3, [r4, #16]
 80026c2:	f043 0304 	orr.w	r3, r3, #4
 80026c6:	6123      	str	r3, [r4, #16]
     FLASH->CR |= FLASH_CR_STRT;
 80026c8:	6923      	ldr	r3, [r4, #16]
 80026ca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80026ce:	6123      	str	r3, [r4, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation();
 80026d0:	f7ff ff14 	bl	80024fc <FLASH_WaitForLastOperation>

    /* if the erase operation is completed, disable the MER Bit */
    FLASH->CR &= (~FLASH_CR_MER);
 80026d4:	6923      	ldr	r3, [r4, #16]
 80026d6:	f023 0304 	bic.w	r3, r3, #4
 80026da:	6123      	str	r3, [r4, #16]

  }   
  /* Return the Erase Status */
  return status;
}
 80026dc:	bd10      	pop	{r4, pc}
 80026de:	bf00      	nop
 80026e0:	40023c00 	.word	0x40023c00

080026e4 <FLASH_EraseSector>:
  *       
  * @retval FLASH Status: The returned value can be: FLASH_BUSY, FLASH_ERROR_PROGRAM,
  *                       FLASH_ERROR_WRP, FLASH_ERROR_OPERATION or FLASH_COMPLETE.
  */
FLASH_Status FLASH_EraseSector(uint32_t FLASH_Sector, uint8_t VoltageRange)
{
 80026e4:	b570      	push	{r4, r5, r6, lr}
 80026e6:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(FLASH_Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == VoltageRange_1)
 80026e8:	b141      	cbz	r1, 80026fc <FLASH_EraseSector+0x18>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
  }
  else if(VoltageRange == VoltageRange_2)
 80026ea:	2901      	cmp	r1, #1
 80026ec:	d008      	beq.n	8002700 <FLASH_EraseSector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
  }
  else if(VoltageRange == VoltageRange_3)
  {
    tmp_psize = FLASH_PSIZE_WORD;
 80026ee:	2902      	cmp	r1, #2
 80026f0:	bf14      	ite	ne
 80026f2:	f44f 7640 	movne.w	r6, #768	; 0x300
 80026f6:	f44f 7600 	moveq.w	r6, #512	; 0x200
 80026fa:	e003      	b.n	8002704 <FLASH_EraseSector+0x20>
  assert_param(IS_FLASH_SECTOR(FLASH_Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == VoltageRange_1)
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 80026fc:	460e      	mov	r6, r1
 80026fe:	e001      	b.n	8002704 <FLASH_EraseSector+0x20>
  }
  else if(VoltageRange == VoltageRange_2)
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8002700:	f44f 7680 	mov.w	r6, #256	; 0x100
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
  }
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation();
 8002704:	f7ff fefa 	bl	80024fc <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8002708:	2808      	cmp	r0, #8
 800270a:	d11e      	bne.n	800274a <FLASH_EraseSector+0x66>
  { 
    /* if the previous operation is completed, proceed to erase the sector */
    FLASH->CR &= CR_PSIZE_MASK;
 800270c:	4d0f      	ldr	r5, [pc, #60]	; (800274c <FLASH_EraseSector+0x68>)
 800270e:	692b      	ldr	r3, [r5, #16]
 8002710:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002714:	612b      	str	r3, [r5, #16]
    FLASH->CR |= tmp_psize;
 8002716:	692b      	ldr	r3, [r5, #16]
 8002718:	431e      	orrs	r6, r3
 800271a:	612e      	str	r6, [r5, #16]
    FLASH->CR &= SECTOR_MASK;
 800271c:	692b      	ldr	r3, [r5, #16]
 800271e:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8002722:	612b      	str	r3, [r5, #16]
    FLASH->CR |= FLASH_CR_SER | FLASH_Sector;
 8002724:	692b      	ldr	r3, [r5, #16]
 8002726:	f043 0302 	orr.w	r3, r3, #2
 800272a:	431c      	orrs	r4, r3
 800272c:	612c      	str	r4, [r5, #16]
    FLASH->CR |= FLASH_CR_STRT;
 800272e:	692b      	ldr	r3, [r5, #16]
 8002730:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002734:	612b      	str	r3, [r5, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation();
 8002736:	f7ff fee1 	bl	80024fc <FLASH_WaitForLastOperation>
    
    /* if the erase operation is completed, disable the SER Bit */
    FLASH->CR &= (~FLASH_CR_SER);
 800273a:	692b      	ldr	r3, [r5, #16]
 800273c:	f023 0302 	bic.w	r3, r3, #2
 8002740:	612b      	str	r3, [r5, #16]
    FLASH->CR &= SECTOR_MASK; 
 8002742:	692b      	ldr	r3, [r5, #16]
 8002744:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8002748:	612b      	str	r3, [r5, #16]
  }
  /* Return the Erase Status */
  return status;
}
 800274a:	bd70      	pop	{r4, r5, r6, pc}
 800274c:	40023c00 	.word	0x40023c00

08002750 <FSMC_NORSRAMDeInit>:
  *            @arg FSMC_Bank1_NORSRAM3: FSMC Bank1 NOR/SRAM3 
  *            @arg FSMC_Bank1_NORSRAM4: FSMC Bank1 NOR/SRAM4 
  * @retval None
  */
void FSMC_NORSRAMDeInit(uint32_t FSMC_Bank)
{
 8002750:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
  /* Check the parameter */
  assert_param(IS_FSMC_NORSRAM_BANK(FSMC_Bank));
  
  /* FSMC_Bank1_NORSRAM1 */
  if(FSMC_Bank == FSMC_Bank1_NORSRAM1)
 8002754:	b918      	cbnz	r0, 800275e <FSMC_NORSRAMDeInit+0xe>
  {
    FSMC_Bank1->BTCR[FSMC_Bank] = 0x000030DB;    
 8002756:	f243 02db 	movw	r2, #12507	; 0x30db
 800275a:	601a      	str	r2, [r3, #0]
 800275c:	e003      	b.n	8002766 <FSMC_NORSRAMDeInit+0x16>
  }
  /* FSMC_Bank1_NORSRAM2,  FSMC_Bank1_NORSRAM3 or FSMC_Bank1_NORSRAM4 */
  else
  {   
    FSMC_Bank1->BTCR[FSMC_Bank] = 0x000030D2; 
 800275e:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8002762:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
  }
  FSMC_Bank1->BTCR[FSMC_Bank + 1] = 0x0FFFFFFF;
 8002766:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 800276a:	1c41      	adds	r1, r0, #1
 800276c:	f06f 4370 	mvn.w	r3, #4026531840	; 0xf0000000
 8002770:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  FSMC_Bank1E->BWTR[FSMC_Bank] = 0x0FFFFFFF;  
 8002774:	f502 7282 	add.w	r2, r2, #260	; 0x104
 8002778:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
}
 800277c:	4770      	bx	lr

0800277e <FSMC_NORSRAMInit>:
  *         that contains the configuration information for the FSMC NOR/SRAM 
  *         specified Banks.                       
  * @retval None
  */
void FSMC_NORSRAMInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)
{ 
 800277e:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode)); 
  
  /* Bank1 NOR/SRAM control register configuration */ 
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
            FSMC_NORSRAMInitStruct->FSMC_MemoryType |
 8002780:	6884      	ldr	r4, [r0, #8]
  assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode)); 
  
  /* Bank1 NOR/SRAM control register configuration */ 
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
 8002782:	6845      	ldr	r5, [r0, #4]
            FSMC_NORSRAMInitStruct->FSMC_MemoryType |
 8002784:	68c3      	ldr	r3, [r0, #12]
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
            FSMC_NORSRAMInitStruct->FSMC_WrapMode |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
            FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
            FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
 8002786:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
  assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision));
  assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode)); 
  
  /* Bank1 NOR/SRAM control register configuration */ 
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
 8002788:	6802      	ldr	r2, [r0, #0]
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
 800278a:	4325      	orrs	r5, r4
            FSMC_NORSRAMInitStruct->FSMC_MemoryType |
 800278c:	431d      	orrs	r5, r3
            FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
 800278e:	6903      	ldr	r3, [r0, #16]
 8002790:	431d      	orrs	r5, r3
            FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
 8002792:	6943      	ldr	r3, [r0, #20]
 8002794:	431d      	orrs	r5, r3
            FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait |
 8002796:	6983      	ldr	r3, [r0, #24]
 8002798:	431d      	orrs	r5, r3
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
 800279a:	69c3      	ldr	r3, [r0, #28]
 800279c:	431d      	orrs	r5, r3
            FSMC_NORSRAMInitStruct->FSMC_WrapMode |
 800279e:	6a03      	ldr	r3, [r0, #32]
 80027a0:	431d      	orrs	r5, r3
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
 80027a2:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80027a4:	431d      	orrs	r5, r3
            FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
 80027a6:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80027a8:	431d      	orrs	r5, r3
            FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
            FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
 80027aa:	6b03      	ldr	r3, [r0, #48]	; 0x30
            FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
            FSMC_NORSRAMInitStruct->FSMC_WrapMode |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
            FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
 80027ac:	430d      	orrs	r5, r1
            FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
 80027ae:	431d      	orrs	r5, r3
  assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision));
  assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode)); 
  
  /* Bank1 NOR/SRAM control register configuration */ 
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
 80027b0:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
            FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
            FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
            FSMC_NORSRAMInitStruct->FSMC_WriteBurst;
  if(FSMC_NORSRAMInitStruct->FSMC_MemoryType == FSMC_MemoryType_NOR)
 80027b4:	2c08      	cmp	r4, #8
  assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision));
  assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode)); 
  
  /* Bank1 NOR/SRAM control register configuration */ 
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
 80027b6:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
            FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
            FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
            FSMC_NORSRAMInitStruct->FSMC_WriteBurst;
  if(FSMC_NORSRAMInitStruct->FSMC_MemoryType == FSMC_MemoryType_NOR)
 80027ba:	d105      	bne.n	80027c8 <FSMC_NORSRAMInit+0x4a>
  {
    FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] |= (uint32_t)BCR_FACCEN_SET;
 80027bc:	f853 4022 	ldr.w	r4, [r3, r2, lsl #2]
 80027c0:	f044 0440 	orr.w	r4, r4, #64	; 0x40
 80027c4:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
  }
  /* Bank1 NOR/SRAM timing register configuration */
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
 80027c8:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80027ca:	699e      	ldr	r6, [r3, #24]
 80027cc:	681d      	ldr	r5, [r3, #0]
 80027ce:	4335      	orrs	r5, r6
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
 80027d0:	685e      	ldr	r6, [r3, #4]
 80027d2:	ea45 1506 	orr.w	r5, r5, r6, lsl #4
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime << 8) |
 80027d6:	689e      	ldr	r6, [r3, #8]
 80027d8:	ea45 2506 	orr.w	r5, r5, r6, lsl #8
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration << 16) |
 80027dc:	68de      	ldr	r6, [r3, #12]
 80027de:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision << 20) |
 80027e2:	691e      	ldr	r6, [r3, #16]
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency << 24) |
 80027e4:	695b      	ldr	r3, [r3, #20]
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime << 8) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration << 16) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision << 20) |
 80027e6:	ea45 5506 	orr.w	r5, r5, r6, lsl #20
  if(FSMC_NORSRAMInitStruct->FSMC_MemoryType == FSMC_MemoryType_NOR)
  {
    FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] |= (uint32_t)BCR_FACCEN_SET;
  }
  /* Bank1 NOR/SRAM timing register configuration */
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
 80027ea:	1c54      	adds	r4, r2, #1
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime << 8) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration << 16) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision << 20) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency << 24) |
 80027ec:	ea45 6503 	orr.w	r5, r5, r3, lsl #24
  if(FSMC_NORSRAMInitStruct->FSMC_MemoryType == FSMC_MemoryType_NOR)
  {
    FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] |= (uint32_t)BCR_FACCEN_SET;
  }
  /* Bank1 NOR/SRAM timing register configuration */
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
 80027f0:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency << 24) |
             FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode;
            
    
  /* Bank1 NOR/SRAM timing register for write configuration, if extended mode is used */
  if(FSMC_NORSRAMInitStruct->FSMC_ExtendedMode == FSMC_ExtendedMode_Enable)
 80027f4:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
  if(FSMC_NORSRAMInitStruct->FSMC_MemoryType == FSMC_MemoryType_NOR)
  {
    FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] |= (uint32_t)BCR_FACCEN_SET;
  }
  /* Bank1 NOR/SRAM timing register configuration */
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
 80027f8:	f843 5024 	str.w	r5, [r3, r4, lsl #2]
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency << 24) |
             FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode;
            
    
  /* Bank1 NOR/SRAM timing register for write configuration, if extended mode is used */
  if(FSMC_NORSRAMInitStruct->FSMC_ExtendedMode == FSMC_ExtendedMode_Enable)
 80027fc:	d110      	bne.n	8002820 <FSMC_NORSRAMInit+0xa2>
    assert_param(IS_FSMC_DATASETUP_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime));
    assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision));
    assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency));
    assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode));
    FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
              (uint32_t)FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime |
 80027fe:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8002800:	6998      	ldr	r0, [r3, #24]
 8002802:	6819      	ldr	r1, [r3, #0]
 8002804:	4301      	orrs	r1, r0
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime << 4 )|
 8002806:	6858      	ldr	r0, [r3, #4]
 8002808:	ea41 1100 	orr.w	r1, r1, r0, lsl #4
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime << 8) |
 800280c:	6898      	ldr	r0, [r3, #8]
 800280e:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision << 20) |
 8002812:	6918      	ldr	r0, [r3, #16]
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency << 24) |
 8002814:	695b      	ldr	r3, [r3, #20]
    assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode));
    FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
              (uint32_t)FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime |
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime << 4 )|
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime << 8) |
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision << 20) |
 8002816:	ea41 5100 	orr.w	r1, r1, r0, lsl #20
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency << 24) |
 800281a:	ea41 6103 	orr.w	r1, r1, r3, lsl #24
 800281e:	e001      	b.n	8002824 <FSMC_NORSRAMInit+0xa6>
               FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode;
  }
  else
  {
    FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 0x0FFFFFFF;
 8002820:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8002824:	4b01      	ldr	r3, [pc, #4]	; (800282c <FSMC_NORSRAMInit+0xae>)
 8002826:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800282a:	bd70      	pop	{r4, r5, r6, pc}
 800282c:	a0000104 	.word	0xa0000104

08002830 <FSMC_NORSRAMStructInit>:
  */
void FSMC_NORSRAMStructInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)
{  
  /* Reset NOR/SRAM Init structure parameters values */
  FSMC_NORSRAMInitStruct->FSMC_Bank = FSMC_Bank1_NORSRAM1;
  FSMC_NORSRAMInitStruct->FSMC_DataAddressMux = FSMC_DataAddressMux_Enable;
 8002830:	2202      	movs	r2, #2
 8002832:	6042      	str	r2, [r0, #4]
  FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode = FSMC_BurstAccessMode_Disable;
  FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait = FSMC_AsynchronousWait_Disable;
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity = FSMC_WaitSignalPolarity_Low;
  FSMC_NORSRAMInitStruct->FSMC_WrapMode = FSMC_WrapMode_Disable;
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive = FSMC_WaitSignalActive_BeforeWaitState;
  FSMC_NORSRAMInitStruct->FSMC_WriteOperation = FSMC_WriteOperation_Enable;
 8002834:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002838:	6242      	str	r2, [r0, #36]	; 0x24
  FSMC_NORSRAMInitStruct->FSMC_WaitSignal = FSMC_WaitSignal_Enable;
  FSMC_NORSRAMInitStruct->FSMC_ExtendedMode = FSMC_ExtendedMode_Disable;
  FSMC_NORSRAMInitStruct->FSMC_WriteBurst = FSMC_WriteBurst_Disable;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime = 0xF;
 800283a:	6b41      	ldr	r1, [r0, #52]	; 0x34
  FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait = FSMC_AsynchronousWait_Disable;
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity = FSMC_WaitSignalPolarity_Low;
  FSMC_NORSRAMInitStruct->FSMC_WrapMode = FSMC_WrapMode_Disable;
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive = FSMC_WaitSignalActive_BeforeWaitState;
  FSMC_NORSRAMInitStruct->FSMC_WriteOperation = FSMC_WriteOperation_Enable;
  FSMC_NORSRAMInitStruct->FSMC_WaitSignal = FSMC_WaitSignal_Enable;
 800283c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  * @param  FSMC_NORSRAMInitStruct: pointer to a FSMC_NORSRAMInitTypeDef structure 
  *         which will be initialized.
  * @retval None
  */
void FSMC_NORSRAMStructInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)
{  
 8002840:	b510      	push	{r4, lr}
  FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait = FSMC_AsynchronousWait_Disable;
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity = FSMC_WaitSignalPolarity_Low;
  FSMC_NORSRAMInitStruct->FSMC_WrapMode = FSMC_WrapMode_Disable;
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive = FSMC_WaitSignalActive_BeforeWaitState;
  FSMC_NORSRAMInitStruct->FSMC_WriteOperation = FSMC_WriteOperation_Enable;
  FSMC_NORSRAMInitStruct->FSMC_WaitSignal = FSMC_WaitSignal_Enable;
 8002842:	6282      	str	r2, [r0, #40]	; 0x28
  * @retval None
  */
void FSMC_NORSRAMStructInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)
{  
  /* Reset NOR/SRAM Init structure parameters values */
  FSMC_NORSRAMInitStruct->FSMC_Bank = FSMC_Bank1_NORSRAM1;
 8002844:	2300      	movs	r3, #0
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive = FSMC_WaitSignalActive_BeforeWaitState;
  FSMC_NORSRAMInitStruct->FSMC_WriteOperation = FSMC_WriteOperation_Enable;
  FSMC_NORSRAMInitStruct->FSMC_WaitSignal = FSMC_WaitSignal_Enable;
  FSMC_NORSRAMInitStruct->FSMC_ExtendedMode = FSMC_ExtendedMode_Disable;
  FSMC_NORSRAMInitStruct->FSMC_WriteBurst = FSMC_WriteBurst_Disable;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime = 0xF;
 8002846:	220f      	movs	r2, #15
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime = 0xF;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime = 0xFF;
 8002848:	24ff      	movs	r4, #255	; 0xff
  * @retval None
  */
void FSMC_NORSRAMStructInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)
{  
  /* Reset NOR/SRAM Init structure parameters values */
  FSMC_NORSRAMInitStruct->FSMC_Bank = FSMC_Bank1_NORSRAM1;
 800284a:	6003      	str	r3, [r0, #0]
  FSMC_NORSRAMInitStruct->FSMC_DataAddressMux = FSMC_DataAddressMux_Enable;
  FSMC_NORSRAMInitStruct->FSMC_MemoryType = FSMC_MemoryType_SRAM;
 800284c:	6083      	str	r3, [r0, #8]
  FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_8b;
 800284e:	60c3      	str	r3, [r0, #12]
  FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode = FSMC_BurstAccessMode_Disable;
 8002850:	6103      	str	r3, [r0, #16]
  FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait = FSMC_AsynchronousWait_Disable;
 8002852:	6143      	str	r3, [r0, #20]
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity = FSMC_WaitSignalPolarity_Low;
 8002854:	6183      	str	r3, [r0, #24]
  FSMC_NORSRAMInitStruct->FSMC_WrapMode = FSMC_WrapMode_Disable;
 8002856:	61c3      	str	r3, [r0, #28]
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive = FSMC_WaitSignalActive_BeforeWaitState;
 8002858:	6203      	str	r3, [r0, #32]
  FSMC_NORSRAMInitStruct->FSMC_WriteOperation = FSMC_WriteOperation_Enable;
  FSMC_NORSRAMInitStruct->FSMC_WaitSignal = FSMC_WaitSignal_Enable;
  FSMC_NORSRAMInitStruct->FSMC_ExtendedMode = FSMC_ExtendedMode_Disable;
 800285a:	62c3      	str	r3, [r0, #44]	; 0x2c
  FSMC_NORSRAMInitStruct->FSMC_WriteBurst = FSMC_WriteBurst_Disable;
 800285c:	6303      	str	r3, [r0, #48]	; 0x30
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime = 0xF;
 800285e:	600a      	str	r2, [r1, #0]
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime = 0xF;
 8002860:	604a      	str	r2, [r1, #4]
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime = 0xFF;
 8002862:	608c      	str	r4, [r1, #8]
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration = 0xF;
 8002864:	60ca      	str	r2, [r1, #12]
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision = 0xF;
 8002866:	610a      	str	r2, [r1, #16]
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency = 0xF;
 8002868:	614a      	str	r2, [r1, #20]
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode = FSMC_AccessMode_A; 
 800286a:	618b      	str	r3, [r1, #24]
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime = 0xF;
 800286c:	6b81      	ldr	r1, [r0, #56]	; 0x38
 800286e:	600a      	str	r2, [r1, #0]
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime = 0xF;
 8002870:	604a      	str	r2, [r1, #4]
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime = 0xFF;
 8002872:	608c      	str	r4, [r1, #8]
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_BusTurnAroundDuration = 0xF;
 8002874:	60ca      	str	r2, [r1, #12]
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision = 0xF;
 8002876:	610a      	str	r2, [r1, #16]
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency = 0xF;
 8002878:	614a      	str	r2, [r1, #20]
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode = FSMC_AccessMode_A;
 800287a:	618b      	str	r3, [r1, #24]
}
 800287c:	bd10      	pop	{r4, pc}

0800287e <FSMC_NORSRAMCmd>:
  *            @arg FSMC_Bank1_NORSRAM4: FSMC Bank1 NOR/SRAM4 
  * @param  NewState: new state of the FSMC_Bank. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void FSMC_NORSRAMCmd(uint32_t FSMC_Bank, FunctionalState NewState)
{
 800287e:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
  assert_param(IS_FSMC_NORSRAM_BANK(FSMC_Bank));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8002882:	b121      	cbz	r1, 800288e <FSMC_NORSRAMCmd+0x10>
  {
    /* Enable the selected NOR/SRAM Bank by setting the PBKEN bit in the BCRx register */
    FSMC_Bank1->BTCR[FSMC_Bank] |= BCR_MBKEN_SET;
 8002884:	f853 2020 	ldr.w	r2, [r3, r0, lsl #2]
 8002888:	f042 0201 	orr.w	r2, r2, #1
 800288c:	e003      	b.n	8002896 <FSMC_NORSRAMCmd+0x18>
  }
  else
  {
    /* Disable the selected NOR/SRAM Bank by clearing the PBKEN bit in the BCRx register */
    FSMC_Bank1->BTCR[FSMC_Bank] &= BCR_MBKEN_RESET;
 800288e:	f853 1020 	ldr.w	r1, [r3, r0, lsl #2]
 8002892:	4a02      	ldr	r2, [pc, #8]	; (800289c <FSMC_NORSRAMCmd+0x1e>)
 8002894:	400a      	ands	r2, r1
 8002896:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
 800289a:	4770      	bx	lr
 800289c:	000ffffe 	.word	0x000ffffe

080028a0 <FSMC_NANDDeInit>:
void FSMC_NANDDeInit(uint32_t FSMC_Bank)
{
  /* Check the parameter */
  assert_param(IS_FSMC_NAND_BANK(FSMC_Bank));
  
  if(FSMC_Bank == FSMC_Bank2_NAND)
 80028a0:	2810      	cmp	r0, #16
  {
    /* Set the FSMC_Bank2 registers to their reset values */
    FSMC_Bank2->PCR2 = 0x00000018;
 80028a2:	bf0c      	ite	eq
 80028a4:	4b06      	ldreq	r3, [pc, #24]	; (80028c0 <FSMC_NANDDeInit+0x20>)
  }
  /* FSMC_Bank3_NAND */  
  else
  {
    /* Set the FSMC_Bank3 registers to their reset values */
    FSMC_Bank3->PCR3 = 0x00000018;
 80028a6:	4b07      	ldrne	r3, [pc, #28]	; (80028c4 <FSMC_NANDDeInit+0x24>)
 80028a8:	f04f 0240 	mov.w	r2, #64	; 0x40
 80028ac:	f04f 0118 	mov.w	r1, #24
 80028b0:	6019      	str	r1, [r3, #0]
    FSMC_Bank3->SR3 = 0x00000040;
 80028b2:	605a      	str	r2, [r3, #4]
    FSMC_Bank3->PMEM3 = 0xFCFCFCFC;
 80028b4:	f04f 32fc 	mov.w	r2, #4244438268	; 0xfcfcfcfc
 80028b8:	609a      	str	r2, [r3, #8]
    FSMC_Bank3->PATT3 = 0xFCFCFCFC; 
 80028ba:	60da      	str	r2, [r3, #12]
 80028bc:	4770      	bx	lr
 80028be:	bf00      	nop
 80028c0:	a0000060 	.word	0xa0000060
 80028c4:	a0000080 	.word	0xa0000080

080028c8 <FSMC_NANDInit>:
  * @param  FSMC_NANDInitStruct : pointer to a FSMC_NANDInitTypeDef structure that
  *         contains the configuration information for the FSMC NAND specified Banks.                       
  * @retval None
  */
void FSMC_NANDInit(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct)
{
 80028c8:	b530      	push	{r4, r5, lr}
  assert_param(IS_FSMC_HOLD_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the tmppcr value according to FSMC_NANDInitStruct parameters */
  tmppcr = (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
            PCR_MEMORYTYPE_NAND |
 80028ca:	6883      	ldr	r3, [r0, #8]
 80028cc:	6844      	ldr	r4, [r0, #4]
 80028ce:	431c      	orrs	r4, r3
            FSMC_NANDInitStruct->FSMC_MemoryDataWidth |
            FSMC_NANDInitStruct->FSMC_ECC |
 80028d0:	68c3      	ldr	r3, [r0, #12]
  assert_param(IS_FSMC_HIZ_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the tmppcr value according to FSMC_NANDInitStruct parameters */
  tmppcr = (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
            PCR_MEMORYTYPE_NAND |
            FSMC_NANDInitStruct->FSMC_MemoryDataWidth |
 80028d2:	f044 0408 	orr.w	r4, r4, #8
            FSMC_NANDInitStruct->FSMC_ECC |
 80028d6:	431c      	orrs	r4, r3
            FSMC_NANDInitStruct->FSMC_ECCPageSize |
 80028d8:	6903      	ldr	r3, [r0, #16]
 80028da:	431c      	orrs	r4, r3
            (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
 80028dc:	6943      	ldr	r3, [r0, #20]
 80028de:	ea44 2443 	orr.w	r4, r4, r3, lsl #9
            (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
 80028e2:	6983      	ldr	r3, [r0, #24]
  assert_param(IS_FSMC_WAIT_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime));
  assert_param(IS_FSMC_HOLD_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the tmppcr value according to FSMC_NANDInitStruct parameters */
  tmppcr = (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
 80028e4:	ea44 3443 	orr.w	r4, r4, r3, lsl #13
            FSMC_NANDInitStruct->FSMC_ECCPageSize |
            (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
            (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 80028e8:	69c3      	ldr	r3, [r0, #28]
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 80028ea:	6899      	ldr	r1, [r3, #8]
            (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
            (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 80028ec:	685a      	ldr	r2, [r3, #4]
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 80028ee:	0409      	lsls	r1, r1, #16
            FSMC_NANDInitStruct->FSMC_ECCPageSize |
            (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
            (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 80028f0:	ea41 2102 	orr.w	r1, r1, r2, lsl #8
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 80028f4:	681a      	ldr	r2, [r3, #0]
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
 80028f6:	68db      	ldr	r3, [r3, #12]
            (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
            (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 80028f8:	4311      	orrs	r1, r2
            FSMC_NANDInitStruct->FSMC_ECCPageSize |
            (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
            (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 80028fa:	ea41 6103 	orr.w	r1, r1, r3, lsl #24
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */
  tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 80028fe:	6a03      	ldr	r3, [r0, #32]
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 8002900:	689a      	ldr	r2, [r3, #8]
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */
  tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 8002902:	685d      	ldr	r5, [r3, #4]
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 8002904:	0412      	lsls	r2, r2, #16
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */
  tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 8002906:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 800290a:	681d      	ldr	r5, [r3, #0]
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);
 800290c:	68db      	ldr	r3, [r3, #12]
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */
  tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 800290e:	432a      	orrs	r2, r5
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */
  tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 8002910:	ea42 6203 	orr.w	r2, r2, r3, lsl #24
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);
  
  if(FSMC_NANDInitStruct->FSMC_Bank == FSMC_Bank2_NAND)
 8002914:	6803      	ldr	r3, [r0, #0]
 8002916:	2b10      	cmp	r3, #16
  {
    /* FSMC_Bank2_NAND registers configuration */
    FSMC_Bank2->PCR2 = tmppcr;
 8002918:	bf0c      	ite	eq
 800291a:	4b03      	ldreq	r3, [pc, #12]	; (8002928 <FSMC_NANDInit+0x60>)
    FSMC_Bank2->PATT2 = tmppatt;
  }
  else
  {
    /* FSMC_Bank3_NAND registers configuration */
    FSMC_Bank3->PCR3 = tmppcr;
 800291c:	4b03      	ldrne	r3, [pc, #12]	; (800292c <FSMC_NANDInit+0x64>)
 800291e:	601c      	str	r4, [r3, #0]
    FSMC_Bank3->PMEM3 = tmppmem;
 8002920:	6099      	str	r1, [r3, #8]
    FSMC_Bank3->PATT3 = tmppatt;
 8002922:	60da      	str	r2, [r3, #12]
 8002924:	bd30      	pop	{r4, r5, pc}
 8002926:	bf00      	nop
 8002928:	a0000060 	.word	0xa0000060
 800292c:	a0000080 	.word	0xa0000080

08002930 <FSMC_NANDStructInit>:
  * @retval None
  */
void FSMC_NANDStructInit(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct)
{ 
  /* Reset NAND Init structure parameters values */
  FSMC_NANDInitStruct->FSMC_Bank = FSMC_Bank2_NAND;
 8002930:	2310      	movs	r3, #16
 8002932:	6003      	str	r3, [r0, #0]
  FSMC_NANDInitStruct->FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_8b;
  FSMC_NANDInitStruct->FSMC_ECC = FSMC_ECC_Disable;
  FSMC_NANDInitStruct->FSMC_ECCPageSize = FSMC_ECCPageSize_256Bytes;
  FSMC_NANDInitStruct->FSMC_TCLRSetupTime = 0x0;
  FSMC_NANDInitStruct->FSMC_TARSetupTime = 0x0;
  FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 8002934:	69c2      	ldr	r2, [r0, #28]
  */
void FSMC_NANDStructInit(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct)
{ 
  /* Reset NAND Init structure parameters values */
  FSMC_NANDInitStruct->FSMC_Bank = FSMC_Bank2_NAND;
  FSMC_NANDInitStruct->FSMC_Waitfeature = FSMC_Waitfeature_Disable;
 8002936:	2300      	movs	r3, #0
 8002938:	6043      	str	r3, [r0, #4]
  FSMC_NANDInitStruct->FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_8b;
 800293a:	6083      	str	r3, [r0, #8]
  FSMC_NANDInitStruct->FSMC_ECC = FSMC_ECC_Disable;
 800293c:	60c3      	str	r3, [r0, #12]
  FSMC_NANDInitStruct->FSMC_ECCPageSize = FSMC_ECCPageSize_256Bytes;
 800293e:	6103      	str	r3, [r0, #16]
  FSMC_NANDInitStruct->FSMC_TCLRSetupTime = 0x0;
 8002940:	6143      	str	r3, [r0, #20]
  FSMC_NANDInitStruct->FSMC_TARSetupTime = 0x0;
 8002942:	6183      	str	r3, [r0, #24]
  FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 8002944:	23fc      	movs	r3, #252	; 0xfc
 8002946:	6013      	str	r3, [r2, #0]
  FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 8002948:	6053      	str	r3, [r2, #4]
  FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 800294a:	6093      	str	r3, [r2, #8]
  FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
 800294c:	60d3      	str	r3, [r2, #12]
  FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 800294e:	6a02      	ldr	r2, [r0, #32]
 8002950:	6013      	str	r3, [r2, #0]
  FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 8002952:	6053      	str	r3, [r2, #4]
  FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 8002954:	6093      	str	r3, [r2, #8]
  FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;	  
 8002956:	60d3      	str	r3, [r2, #12]
}
 8002958:	4770      	bx	lr

0800295a <FSMC_NANDCmd>:
void FSMC_NANDCmd(uint32_t FSMC_Bank, FunctionalState NewState)
{
  assert_param(IS_FSMC_NAND_BANK(FSMC_Bank));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800295a:	b141      	cbz	r1, 800296e <FSMC_NANDCmd+0x14>
  {
    /* Enable the selected NAND Bank by setting the PBKEN bit in the PCRx register */
    if(FSMC_Bank == FSMC_Bank2_NAND)
 800295c:	2810      	cmp	r0, #16
    {
      FSMC_Bank2->PCR2 |= PCR_PBKEN_SET;
 800295e:	bf0c      	ite	eq
 8002960:	4b07      	ldreq	r3, [pc, #28]	; (8002980 <FSMC_NANDCmd+0x26>)
    }
    else
    {
      FSMC_Bank3->PCR3 |= PCR_PBKEN_SET;
 8002962:	4b08      	ldrne	r3, [pc, #32]	; (8002984 <FSMC_NANDCmd+0x2a>)
 8002964:	681a      	ldr	r2, [r3, #0]
 8002966:	f042 0204 	orr.w	r2, r2, #4
 800296a:	601a      	str	r2, [r3, #0]
 800296c:	4770      	bx	lr
    }
  }
  else
  {
    /* Disable the selected NAND Bank by clearing the PBKEN bit in the PCRx register */
    if(FSMC_Bank == FSMC_Bank2_NAND)
 800296e:	2810      	cmp	r0, #16
    {
      FSMC_Bank2->PCR2 &= PCR_PBKEN_RESET;
 8002970:	bf0c      	ite	eq
 8002972:	4a03      	ldreq	r2, [pc, #12]	; (8002980 <FSMC_NANDCmd+0x26>)
    }
    else
    {
      FSMC_Bank3->PCR3 &= PCR_PBKEN_RESET;
 8002974:	4a03      	ldrne	r2, [pc, #12]	; (8002984 <FSMC_NANDCmd+0x2a>)
 8002976:	4b04      	ldr	r3, [pc, #16]	; (8002988 <FSMC_NANDCmd+0x2e>)
 8002978:	6811      	ldr	r1, [r2, #0]
 800297a:	400b      	ands	r3, r1
 800297c:	6013      	str	r3, [r2, #0]
 800297e:	4770      	bx	lr
 8002980:	a0000060 	.word	0xa0000060
 8002984:	a0000080 	.word	0xa0000080
 8002988:	000ffffb 	.word	0x000ffffb

0800298c <FSMC_NANDECCCmd>:
void FSMC_NANDECCCmd(uint32_t FSMC_Bank, FunctionalState NewState)
{
  assert_param(IS_FSMC_NAND_BANK(FSMC_Bank));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800298c:	b141      	cbz	r1, 80029a0 <FSMC_NANDECCCmd+0x14>
  {
    /* Enable the selected NAND Bank ECC function by setting the ECCEN bit in the PCRx register */
    if(FSMC_Bank == FSMC_Bank2_NAND)
 800298e:	2810      	cmp	r0, #16
    {
      FSMC_Bank2->PCR2 |= PCR_ECCEN_SET;
 8002990:	bf0c      	ite	eq
 8002992:	4b08      	ldreq	r3, [pc, #32]	; (80029b4 <FSMC_NANDECCCmd+0x28>)
    }
    else
    {
      FSMC_Bank3->PCR3 |= PCR_ECCEN_SET;
 8002994:	4b08      	ldrne	r3, [pc, #32]	; (80029b8 <FSMC_NANDECCCmd+0x2c>)
 8002996:	681a      	ldr	r2, [r3, #0]
 8002998:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800299c:	601a      	str	r2, [r3, #0]
 800299e:	4770      	bx	lr
    }
  }
  else
  {
    /* Disable the selected NAND Bank ECC function by clearing the ECCEN bit in the PCRx register */
    if(FSMC_Bank == FSMC_Bank2_NAND)
 80029a0:	2810      	cmp	r0, #16
    {
      FSMC_Bank2->PCR2 &= PCR_ECCEN_RESET;
 80029a2:	bf0c      	ite	eq
 80029a4:	4a03      	ldreq	r2, [pc, #12]	; (80029b4 <FSMC_NANDECCCmd+0x28>)
    }
    else
    {
      FSMC_Bank3->PCR3 &= PCR_ECCEN_RESET;
 80029a6:	4a04      	ldrne	r2, [pc, #16]	; (80029b8 <FSMC_NANDECCCmd+0x2c>)
 80029a8:	4b04      	ldr	r3, [pc, #16]	; (80029bc <FSMC_NANDECCCmd+0x30>)
 80029aa:	6811      	ldr	r1, [r2, #0]
 80029ac:	400b      	ands	r3, r1
 80029ae:	6013      	str	r3, [r2, #0]
 80029b0:	4770      	bx	lr
 80029b2:	bf00      	nop
 80029b4:	a0000060 	.word	0xa0000060
 80029b8:	a0000080 	.word	0xa0000080
 80029bc:	000fffbf 	.word	0x000fffbf

080029c0 <FSMC_GetECC>:
  */
uint32_t FSMC_GetECC(uint32_t FSMC_Bank)
{
  uint32_t eccval = 0x00000000;
  
  if(FSMC_Bank == FSMC_Bank2_NAND)
 80029c0:	2810      	cmp	r0, #16
 80029c2:	d102      	bne.n	80029ca <FSMC_GetECC+0xa>
  {
    /* Get the ECCR2 register value */
    eccval = FSMC_Bank2->ECCR2;
 80029c4:	4b02      	ldr	r3, [pc, #8]	; (80029d0 <FSMC_GetECC+0x10>)
 80029c6:	6958      	ldr	r0, [r3, #20]
 80029c8:	4770      	bx	lr
  }
  else
  {
    /* Get the ECCR3 register value */
    eccval = FSMC_Bank3->ECCR3;
 80029ca:	4b02      	ldr	r3, [pc, #8]	; (80029d4 <FSMC_GetECC+0x14>)
 80029cc:	6958      	ldr	r0, [r3, #20]
  }
  /* Return the error correction code value */
  return(eccval);
}
 80029ce:	4770      	bx	lr
 80029d0:	a0000060 	.word	0xa0000060
 80029d4:	a0000080 	.word	0xa0000080

080029d8 <FSMC_PCCARDDeInit>:
  * @retval None
  */
void FSMC_PCCARDDeInit(void)
{
  /* Set the FSMC_Bank4 registers to their reset values */
  FSMC_Bank4->PCR4 = 0x00000018; 
 80029d8:	4b05      	ldr	r3, [pc, #20]	; (80029f0 <FSMC_PCCARDDeInit+0x18>)
 80029da:	2218      	movs	r2, #24
 80029dc:	601a      	str	r2, [r3, #0]
  FSMC_Bank4->SR4 = 0x00000000;	
 80029de:	2200      	movs	r2, #0
 80029e0:	605a      	str	r2, [r3, #4]
  FSMC_Bank4->PMEM4 = 0xFCFCFCFC;
 80029e2:	f04f 32fc 	mov.w	r2, #4244438268	; 0xfcfcfcfc
 80029e6:	609a      	str	r2, [r3, #8]
  FSMC_Bank4->PATT4 = 0xFCFCFCFC;
 80029e8:	60da      	str	r2, [r3, #12]
  FSMC_Bank4->PIO4 = 0xFCFCFCFC;
 80029ea:	611a      	str	r2, [r3, #16]
}
 80029ec:	4770      	bx	lr
 80029ee:	bf00      	nop
 80029f0:	a00000a0 	.word	0xa00000a0

080029f4 <FSMC_PCCARDInit>:
  assert_param(IS_FSMC_HOLD_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the PCR4 register value according to FSMC_PCCARDInitStruct parameters */
  FSMC_Bank4->PCR4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_Waitfeature |
                     FSMC_MemoryDataWidth_16b |  
 80029f4:	6802      	ldr	r2, [r0, #0]
                     (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
 80029f6:	6843      	ldr	r3, [r0, #4]
  assert_param(IS_FSMC_HOLD_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the PCR4 register value according to FSMC_PCCARDInitStruct parameters */
  FSMC_Bank4->PCR4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_Waitfeature |
                     FSMC_MemoryDataWidth_16b |  
 80029f8:	f042 0210 	orr.w	r2, r2, #16
                     (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
 80029fc:	ea42 2243 	orr.w	r2, r2, r3, lsl #9
                     (FSMC_PCCARDInitStruct->FSMC_TARSetupTime << 13);
 8002a00:	6883      	ldr	r3, [r0, #8]
  assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the PCR4 register value according to FSMC_PCCARDInitStruct parameters */
  FSMC_Bank4->PCR4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_Waitfeature |
                     FSMC_MemoryDataWidth_16b |  
                     (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
 8002a02:	ea42 3243 	orr.w	r2, r2, r3, lsl #13
  assert_param(IS_FSMC_WAIT_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime));
  assert_param(IS_FSMC_HOLD_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the PCR4 register value according to FSMC_PCCARDInitStruct parameters */
  FSMC_Bank4->PCR4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_Waitfeature |
 8002a06:	4b14      	ldr	r3, [pc, #80]	; (8002a58 <FSMC_PCCARDInit+0x64>)
  * @param  FSMC_PCCARDInitStruct : pointer to a FSMC_PCCARDInitTypeDef structure
  *         that contains the configuration information for the FSMC PCCARD Bank.                       
  * @retval None
  */
void FSMC_PCCARDInit(FSMC_PCCARDInitTypeDef* FSMC_PCCARDInitStruct)
{
 8002a08:	b510      	push	{r4, lr}
  assert_param(IS_FSMC_WAIT_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime));
  assert_param(IS_FSMC_HOLD_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the PCR4 register value according to FSMC_PCCARDInitStruct parameters */
  FSMC_Bank4->PCR4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_Waitfeature |
 8002a0a:	601a      	str	r2, [r3, #0]
                     FSMC_MemoryDataWidth_16b |  
                     (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
                     (FSMC_PCCARDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set PMEM4 register value according to FSMC_CommonSpaceTimingStructure parameters */
  FSMC_Bank4->PMEM4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 8002a0c:	68c2      	ldr	r2, [r0, #12]
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 8002a0e:	6891      	ldr	r1, [r2, #8]
                     (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
                     (FSMC_PCCARDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set PMEM4 register value according to FSMC_CommonSpaceTimingStructure parameters */
  FSMC_Bank4->PMEM4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 8002a10:	6854      	ldr	r4, [r2, #4]
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 8002a12:	0409      	lsls	r1, r1, #16
                     FSMC_MemoryDataWidth_16b |  
                     (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
                     (FSMC_PCCARDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set PMEM4 register value according to FSMC_CommonSpaceTimingStructure parameters */
  FSMC_Bank4->PMEM4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 8002a14:	ea41 2104 	orr.w	r1, r1, r4, lsl #8
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 8002a18:	6814      	ldr	r4, [r2, #0]
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
 8002a1a:	68d2      	ldr	r2, [r2, #12]
                     (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
                     (FSMC_PCCARDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set PMEM4 register value according to FSMC_CommonSpaceTimingStructure parameters */
  FSMC_Bank4->PMEM4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 8002a1c:	4321      	orrs	r1, r4
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 8002a1e:	ea41 6202 	orr.w	r2, r1, r2, lsl #24
                     FSMC_MemoryDataWidth_16b |  
                     (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
                     (FSMC_PCCARDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set PMEM4 register value according to FSMC_CommonSpaceTimingStructure parameters */
  FSMC_Bank4->PMEM4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 8002a22:	609a      	str	r2, [r3, #8]
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set PATT4 register value according to FSMC_AttributeSpaceTimingStructure parameters */
  FSMC_Bank4->PATT4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 8002a24:	6902      	ldr	r2, [r0, #16]
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 8002a26:	6891      	ldr	r1, [r2, #8]
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set PATT4 register value according to FSMC_AttributeSpaceTimingStructure parameters */
  FSMC_Bank4->PATT4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 8002a28:	6854      	ldr	r4, [r2, #4]
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 8002a2a:	0409      	lsls	r1, r1, #16
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set PATT4 register value according to FSMC_AttributeSpaceTimingStructure parameters */
  FSMC_Bank4->PATT4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 8002a2c:	ea41 2104 	orr.w	r1, r1, r4, lsl #8
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 8002a30:	6814      	ldr	r4, [r2, #0]
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);	
 8002a32:	68d2      	ldr	r2, [r2, #12]
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set PATT4 register value according to FSMC_AttributeSpaceTimingStructure parameters */
  FSMC_Bank4->PATT4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 8002a34:	4321      	orrs	r1, r4
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 8002a36:	ea41 6202 	orr.w	r2, r1, r2, lsl #24
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set PATT4 register value according to FSMC_AttributeSpaceTimingStructure parameters */
  FSMC_Bank4->PATT4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 8002a3a:	60da      	str	r2, [r3, #12]
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);	
            
  /* Set PIO4 register value according to FSMC_IOSpaceTimingStructure parameters */
  FSMC_Bank4->PIO4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime |
 8002a3c:	6942      	ldr	r2, [r0, #20]
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 8002a3e:	6891      	ldr	r1, [r2, #8]
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);	
            
  /* Set PIO4 register value according to FSMC_IOSpaceTimingStructure parameters */
  FSMC_Bank4->PIO4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime |
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 8002a40:	6850      	ldr	r0, [r2, #4]
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 8002a42:	0409      	lsls	r1, r1, #16
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);	
            
  /* Set PIO4 register value according to FSMC_IOSpaceTimingStructure parameters */
  FSMC_Bank4->PIO4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime |
 8002a44:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 8002a48:	6810      	ldr	r0, [r2, #0]
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime << 24);             
 8002a4a:	68d2      	ldr	r2, [r2, #12]
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);	
            
  /* Set PIO4 register value according to FSMC_IOSpaceTimingStructure parameters */
  FSMC_Bank4->PIO4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime |
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 8002a4c:	4301      	orrs	r1, r0
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 8002a4e:	ea41 6202 	orr.w	r2, r1, r2, lsl #24
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);	
            
  /* Set PIO4 register value according to FSMC_IOSpaceTimingStructure parameters */
  FSMC_Bank4->PIO4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime |
 8002a52:	611a      	str	r2, [r3, #16]
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime << 24);             
}
 8002a54:	bd10      	pop	{r4, pc}
 8002a56:	bf00      	nop
 8002a58:	a00000a0 	.word	0xa00000a0

08002a5c <FSMC_PCCARDStructInit>:
{
  /* Reset PCCARD Init structure parameters values */
  FSMC_PCCARDInitStruct->FSMC_Waitfeature = FSMC_Waitfeature_Disable;
  FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime = 0x0;
  FSMC_PCCARDInitStruct->FSMC_TARSetupTime = 0x0;
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 8002a5c:	68c2      	ldr	r2, [r0, #12]
  * @retval None
  */
void FSMC_PCCARDStructInit(FSMC_PCCARDInitTypeDef* FSMC_PCCARDInitStruct)
{
  /* Reset PCCARD Init structure parameters values */
  FSMC_PCCARDInitStruct->FSMC_Waitfeature = FSMC_Waitfeature_Disable;
 8002a5e:	2300      	movs	r3, #0
 8002a60:	6003      	str	r3, [r0, #0]
  FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime = 0x0;
 8002a62:	6043      	str	r3, [r0, #4]
  FSMC_PCCARDInitStruct->FSMC_TARSetupTime = 0x0;
 8002a64:	6083      	str	r3, [r0, #8]
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 8002a66:	23fc      	movs	r3, #252	; 0xfc
 8002a68:	6013      	str	r3, [r2, #0]
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 8002a6a:	6053      	str	r3, [r2, #4]
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 8002a6c:	6093      	str	r3, [r2, #8]
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
 8002a6e:	60d3      	str	r3, [r2, #12]
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 8002a70:	6902      	ldr	r2, [r0, #16]
 8002a72:	6013      	str	r3, [r2, #0]
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 8002a74:	6053      	str	r3, [r2, #4]
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 8002a76:	6093      	str	r3, [r2, #8]
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;	
 8002a78:	60d3      	str	r3, [r2, #12]
  FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 8002a7a:	6942      	ldr	r2, [r0, #20]
 8002a7c:	6013      	str	r3, [r2, #0]
  FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 8002a7e:	6053      	str	r3, [r2, #4]
  FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 8002a80:	6093      	str	r3, [r2, #8]
  FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
 8002a82:	60d3      	str	r3, [r2, #12]
}
 8002a84:	4770      	bx	lr

08002a86 <FSMC_PCCARDCmd>:
  * @param  NewState: new state of the PCCARD Memory Bank.  
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void FSMC_PCCARDCmd(FunctionalState NewState)
{
 8002a86:	4b05      	ldr	r3, [pc, #20]	; (8002a9c <FSMC_PCCARDCmd+0x16>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8002a88:	b118      	cbz	r0, 8002a92 <FSMC_PCCARDCmd+0xc>
  {
    /* Enable the PCCARD Bank by setting the PBKEN bit in the PCR4 register */
    FSMC_Bank4->PCR4 |= PCR_PBKEN_SET;
 8002a8a:	681a      	ldr	r2, [r3, #0]
 8002a8c:	f042 0204 	orr.w	r2, r2, #4
 8002a90:	e002      	b.n	8002a98 <FSMC_PCCARDCmd+0x12>
  }
  else
  {
    /* Disable the PCCARD Bank by clearing the PBKEN bit in the PCR4 register */
    FSMC_Bank4->PCR4 &= PCR_PBKEN_RESET;
 8002a92:	6819      	ldr	r1, [r3, #0]
 8002a94:	4a02      	ldr	r2, [pc, #8]	; (8002aa0 <FSMC_PCCARDCmd+0x1a>)
 8002a96:	400a      	ands	r2, r1
 8002a98:	601a      	str	r2, [r3, #0]
 8002a9a:	4770      	bx	lr
 8002a9c:	a00000a0 	.word	0xa00000a0
 8002aa0:	000ffffb 	.word	0x000ffffb

08002aa4 <FSMC_ITConfig>:
{
  assert_param(IS_FSMC_IT_BANK(FSMC_Bank));
  assert_param(IS_FSMC_IT(FSMC_IT));	
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8002aa4:	b162      	cbz	r2, 8002ac0 <FSMC_ITConfig+0x1c>
  {
    /* Enable the selected FSMC_Bank2 interrupts */
    if(FSMC_Bank == FSMC_Bank2_NAND)
 8002aa6:	2810      	cmp	r0, #16
 8002aa8:	d101      	bne.n	8002aae <FSMC_ITConfig+0xa>
    {
      FSMC_Bank2->SR2 |= FSMC_IT;
 8002aaa:	4b0e      	ldr	r3, [pc, #56]	; (8002ae4 <FSMC_ITConfig+0x40>)
 8002aac:	e003      	b.n	8002ab6 <FSMC_ITConfig+0x12>
    }
    /* Enable the selected FSMC_Bank3 interrupts */
    else if (FSMC_Bank == FSMC_Bank3_NAND)
 8002aae:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
 8002ab2:	d103      	bne.n	8002abc <FSMC_ITConfig+0x18>
    {
      FSMC_Bank3->SR3 |= FSMC_IT;
 8002ab4:	4b0c      	ldr	r3, [pc, #48]	; (8002ae8 <FSMC_ITConfig+0x44>)
 8002ab6:	685a      	ldr	r2, [r3, #4]
 8002ab8:	4311      	orrs	r1, r2
 8002aba:	e011      	b.n	8002ae0 <FSMC_ITConfig+0x3c>
    }
    /* Enable the selected FSMC_Bank4 interrupts */
    else
    {
      FSMC_Bank4->SR4 |= FSMC_IT;    
 8002abc:	4b0b      	ldr	r3, [pc, #44]	; (8002aec <FSMC_ITConfig+0x48>)
 8002abe:	e7fa      	b.n	8002ab6 <FSMC_ITConfig+0x12>
    }
  }
  else
  {
    /* Disable the selected FSMC_Bank2 interrupts */
    if(FSMC_Bank == FSMC_Bank2_NAND)
 8002ac0:	2810      	cmp	r0, #16
 8002ac2:	d104      	bne.n	8002ace <FSMC_ITConfig+0x2a>
    {
      
      FSMC_Bank2->SR2 &= (uint32_t)~FSMC_IT;
 8002ac4:	4b07      	ldr	r3, [pc, #28]	; (8002ae4 <FSMC_ITConfig+0x40>)
 8002ac6:	685a      	ldr	r2, [r3, #4]
 8002ac8:	ea22 0101 	bic.w	r1, r2, r1
 8002acc:	e008      	b.n	8002ae0 <FSMC_ITConfig+0x3c>
    }
    /* Disable the selected FSMC_Bank3 interrupts */
    else if (FSMC_Bank == FSMC_Bank3_NAND)
 8002ace:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
    {
      FSMC_Bank3->SR3 &= (uint32_t)~FSMC_IT;
 8002ad2:	bf0c      	ite	eq
 8002ad4:	4b04      	ldreq	r3, [pc, #16]	; (8002ae8 <FSMC_ITConfig+0x44>)
    }
    /* Disable the selected FSMC_Bank4 interrupts */
    else
    {
      FSMC_Bank4->SR4 &= (uint32_t)~FSMC_IT;    
 8002ad6:	4b05      	ldrne	r3, [pc, #20]	; (8002aec <FSMC_ITConfig+0x48>)
 8002ad8:	685a      	ldr	r2, [r3, #4]
 8002ada:	ea6f 0101 	mvn.w	r1, r1
 8002ade:	4011      	ands	r1, r2
 8002ae0:	6059      	str	r1, [r3, #4]
 8002ae2:	4770      	bx	lr
 8002ae4:	a0000060 	.word	0xa0000060
 8002ae8:	a0000080 	.word	0xa0000080
 8002aec:	a00000a0 	.word	0xa00000a0

08002af0 <FSMC_GetFlagStatus>:
  
  /* Check the parameters */
  assert_param(IS_FSMC_GETFLAG_BANK(FSMC_Bank));
  assert_param(IS_FSMC_GET_FLAG(FSMC_FLAG));
  
  if(FSMC_Bank == FSMC_Bank2_NAND)
 8002af0:	2810      	cmp	r0, #16
 8002af2:	d101      	bne.n	8002af8 <FSMC_GetFlagStatus+0x8>
  {
    tmpsr = FSMC_Bank2->SR2;
 8002af4:	4b06      	ldr	r3, [pc, #24]	; (8002b10 <FSMC_GetFlagStatus+0x20>)
 8002af6:	e004      	b.n	8002b02 <FSMC_GetFlagStatus+0x12>
  }  
  else if(FSMC_Bank == FSMC_Bank3_NAND)
 8002af8:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
  {
    tmpsr = FSMC_Bank3->SR3;
 8002afc:	bf0c      	ite	eq
 8002afe:	4b05      	ldreq	r3, [pc, #20]	; (8002b14 <FSMC_GetFlagStatus+0x24>)
  }
  /* FSMC_Bank4_PCCARD*/
  else
  {
    tmpsr = FSMC_Bank4->SR4;
 8002b00:	4b05      	ldrne	r3, [pc, #20]	; (8002b18 <FSMC_GetFlagStatus+0x28>)
 8002b02:	685b      	ldr	r3, [r3, #4]
  } 
  
  /* Get the flag status */
  if ((tmpsr & FSMC_FLAG) != (uint16_t)RESET )
  {
    bitstatus = SET;
 8002b04:	420b      	tst	r3, r1
  {
    bitstatus = RESET;
  }
  /* Return the flag status */
  return bitstatus;
}
 8002b06:	bf0c      	ite	eq
 8002b08:	2000      	moveq	r0, #0
 8002b0a:	2001      	movne	r0, #1
 8002b0c:	4770      	bx	lr
 8002b0e:	bf00      	nop
 8002b10:	a0000060 	.word	0xa0000060
 8002b14:	a0000080 	.word	0xa0000080
 8002b18:	a00000a0 	.word	0xa00000a0

08002b1c <FSMC_ClearFlag>:
{
 /* Check the parameters */
  assert_param(IS_FSMC_GETFLAG_BANK(FSMC_Bank));
  assert_param(IS_FSMC_CLEAR_FLAG(FSMC_FLAG)) ;
    
  if(FSMC_Bank == FSMC_Bank2_NAND)
 8002b1c:	2810      	cmp	r0, #16
 8002b1e:	d104      	bne.n	8002b2a <FSMC_ClearFlag+0xe>
  {
    FSMC_Bank2->SR2 &= ~FSMC_FLAG; 
 8002b20:	4b07      	ldr	r3, [pc, #28]	; (8002b40 <FSMC_ClearFlag+0x24>)
 8002b22:	685a      	ldr	r2, [r3, #4]
 8002b24:	ea22 0101 	bic.w	r1, r2, r1
 8002b28:	e008      	b.n	8002b3c <FSMC_ClearFlag+0x20>
  }  
  else if(FSMC_Bank == FSMC_Bank3_NAND)
 8002b2a:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
  {
    FSMC_Bank3->SR3 &= ~FSMC_FLAG;
 8002b2e:	bf0c      	ite	eq
 8002b30:	4b04      	ldreq	r3, [pc, #16]	; (8002b44 <FSMC_ClearFlag+0x28>)
  }
  /* FSMC_Bank4_PCCARD*/
  else
  {
    FSMC_Bank4->SR4 &= ~FSMC_FLAG;
 8002b32:	4b05      	ldrne	r3, [pc, #20]	; (8002b48 <FSMC_ClearFlag+0x2c>)
 8002b34:	685a      	ldr	r2, [r3, #4]
 8002b36:	ea6f 0101 	mvn.w	r1, r1
 8002b3a:	4011      	ands	r1, r2
 8002b3c:	6059      	str	r1, [r3, #4]
 8002b3e:	4770      	bx	lr
 8002b40:	a0000060 	.word	0xa0000060
 8002b44:	a0000080 	.word	0xa0000080
 8002b48:	a00000a0 	.word	0xa00000a0

08002b4c <FSMC_GetITStatus>:
  
  /* Check the parameters */
  assert_param(IS_FSMC_IT_BANK(FSMC_Bank));
  assert_param(IS_FSMC_GET_IT(FSMC_IT));
  
  if(FSMC_Bank == FSMC_Bank2_NAND)
 8002b4c:	2810      	cmp	r0, #16
 8002b4e:	d101      	bne.n	8002b54 <FSMC_GetITStatus+0x8>
  {
    tmpsr = FSMC_Bank2->SR2;
 8002b50:	4b08      	ldr	r3, [pc, #32]	; (8002b74 <FSMC_GetITStatus+0x28>)
 8002b52:	e004      	b.n	8002b5e <FSMC_GetITStatus+0x12>
  }  
  else if(FSMC_Bank == FSMC_Bank3_NAND)
 8002b54:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
  {
    tmpsr = FSMC_Bank3->SR3;
 8002b58:	bf0c      	ite	eq
 8002b5a:	4b07      	ldreq	r3, [pc, #28]	; (8002b78 <FSMC_GetITStatus+0x2c>)
  }
  /* FSMC_Bank4_PCCARD*/
  else
  {
    tmpsr = FSMC_Bank4->SR4;
 8002b5c:	4b07      	ldrne	r3, [pc, #28]	; (8002b7c <FSMC_GetITStatus+0x30>)
 8002b5e:	685b      	ldr	r3, [r3, #4]
  } 
  
  itstatus = tmpsr & FSMC_IT;
  
  itenable = tmpsr & (FSMC_IT >> 3);
  if ((itstatus != (uint32_t)RESET)  && (itenable != (uint32_t)RESET))
 8002b60:	ea13 0001 	ands.w	r0, r3, r1
 8002b64:	d004      	beq.n	8002b70 <FSMC_GetITStatus+0x24>
  {
    bitstatus = SET;
 8002b66:	ea13 01d1 	ands.w	r1, r3, r1, lsr #3
 8002b6a:	bf0c      	ite	eq
 8002b6c:	2000      	moveq	r0, #0
 8002b6e:	2001      	movne	r0, #1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus; 
}
 8002b70:	4770      	bx	lr
 8002b72:	bf00      	nop
 8002b74:	a0000060 	.word	0xa0000060
 8002b78:	a0000080 	.word	0xa0000080
 8002b7c:	a00000a0 	.word	0xa00000a0

08002b80 <FSMC_ClearITPendingBit>:
{
  /* Check the parameters */
  assert_param(IS_FSMC_IT_BANK(FSMC_Bank));
  assert_param(IS_FSMC_IT(FSMC_IT));
    
  if(FSMC_Bank == FSMC_Bank2_NAND)
 8002b80:	2810      	cmp	r0, #16
 8002b82:	d104      	bne.n	8002b8e <FSMC_ClearITPendingBit+0xe>
  {
    FSMC_Bank2->SR2 &= ~(FSMC_IT >> 3); 
 8002b84:	4b08      	ldr	r3, [pc, #32]	; (8002ba8 <FSMC_ClearITPendingBit+0x28>)
 8002b86:	685a      	ldr	r2, [r3, #4]
 8002b88:	ea22 01d1 	bic.w	r1, r2, r1, lsr #3
 8002b8c:	e009      	b.n	8002ba2 <FSMC_ClearITPendingBit+0x22>
  }  
  else if(FSMC_Bank == FSMC_Bank3_NAND)
 8002b8e:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
  {
    FSMC_Bank3->SR3 &= ~(FSMC_IT >> 3);
 8002b92:	bf0c      	ite	eq
 8002b94:	4b05      	ldreq	r3, [pc, #20]	; (8002bac <FSMC_ClearITPendingBit+0x2c>)
  }
  /* FSMC_Bank4_PCCARD*/
  else
  {
    FSMC_Bank4->SR4 &= ~(FSMC_IT >> 3);
 8002b96:	4b06      	ldrne	r3, [pc, #24]	; (8002bb0 <FSMC_ClearITPendingBit+0x30>)
 8002b98:	685a      	ldr	r2, [r3, #4]
 8002b9a:	ea4f 01d1 	mov.w	r1, r1, lsr #3
 8002b9e:	ea22 0101 	bic.w	r1, r2, r1
 8002ba2:	6059      	str	r1, [r3, #4]
 8002ba4:	4770      	bx	lr
 8002ba6:	bf00      	nop
 8002ba8:	a0000060 	.word	0xa0000060
 8002bac:	a0000080 	.word	0xa0000080
 8002bb0:	a00000a0 	.word	0xa00000a0

08002bb4 <GPIO_DeInit>:
  * @note   By default, The GPIO pins are configured in input floating mode (except JTAG pins).
  * @param  GPIOx: where x can be (A..I) to select the GPIO peripheral.
  * @retval None
  */
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
 8002bb4:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  if (GPIOx == GPIOA)
 8002bb6:	4b2c      	ldr	r3, [pc, #176]	; (8002c68 <GPIO_DeInit+0xb4>)
 8002bb8:	4298      	cmp	r0, r3
 8002bba:	d105      	bne.n	8002bc8 <GPIO_DeInit+0x14>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 8002bbc:	2001      	movs	r0, #1
 8002bbe:	4601      	mov	r1, r0
 8002bc0:	f000 ffaa 	bl	8003b18 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, DISABLE);
 8002bc4:	2001      	movs	r0, #1
 8002bc6:	e048      	b.n	8002c5a <GPIO_DeInit+0xa6>
  }
  else if (GPIOx == GPIOB)
 8002bc8:	4b28      	ldr	r3, [pc, #160]	; (8002c6c <GPIO_DeInit+0xb8>)
 8002bca:	4298      	cmp	r0, r3
 8002bcc:	d105      	bne.n	8002bda <GPIO_DeInit+0x26>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 8002bce:	2002      	movs	r0, #2
 8002bd0:	2101      	movs	r1, #1
 8002bd2:	f000 ffa1 	bl	8003b18 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, DISABLE);
 8002bd6:	2002      	movs	r0, #2
 8002bd8:	e03f      	b.n	8002c5a <GPIO_DeInit+0xa6>
  }
  else if (GPIOx == GPIOC)
 8002bda:	4b25      	ldr	r3, [pc, #148]	; (8002c70 <GPIO_DeInit+0xbc>)
 8002bdc:	4298      	cmp	r0, r3
 8002bde:	d105      	bne.n	8002bec <GPIO_DeInit+0x38>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 8002be0:	2004      	movs	r0, #4
 8002be2:	2101      	movs	r1, #1
 8002be4:	f000 ff98 	bl	8003b18 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, DISABLE);
 8002be8:	2004      	movs	r0, #4
 8002bea:	e036      	b.n	8002c5a <GPIO_DeInit+0xa6>
  }
  else if (GPIOx == GPIOD)
 8002bec:	4b21      	ldr	r3, [pc, #132]	; (8002c74 <GPIO_DeInit+0xc0>)
 8002bee:	4298      	cmp	r0, r3
 8002bf0:	d105      	bne.n	8002bfe <GPIO_DeInit+0x4a>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 8002bf2:	2008      	movs	r0, #8
 8002bf4:	2101      	movs	r1, #1
 8002bf6:	f000 ff8f 	bl	8003b18 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, DISABLE);
 8002bfa:	2008      	movs	r0, #8
 8002bfc:	e02d      	b.n	8002c5a <GPIO_DeInit+0xa6>
  }
  else if (GPIOx == GPIOE)
 8002bfe:	4b1e      	ldr	r3, [pc, #120]	; (8002c78 <GPIO_DeInit+0xc4>)
 8002c00:	4298      	cmp	r0, r3
 8002c02:	d105      	bne.n	8002c10 <GPIO_DeInit+0x5c>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, ENABLE);
 8002c04:	2010      	movs	r0, #16
 8002c06:	2101      	movs	r1, #1
 8002c08:	f000 ff86 	bl	8003b18 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, DISABLE);
 8002c0c:	2010      	movs	r0, #16
 8002c0e:	e024      	b.n	8002c5a <GPIO_DeInit+0xa6>
  }
  else if (GPIOx == GPIOF)
 8002c10:	4b1a      	ldr	r3, [pc, #104]	; (8002c7c <GPIO_DeInit+0xc8>)
 8002c12:	4298      	cmp	r0, r3
 8002c14:	d105      	bne.n	8002c22 <GPIO_DeInit+0x6e>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, ENABLE);
 8002c16:	2020      	movs	r0, #32
 8002c18:	2101      	movs	r1, #1
 8002c1a:	f000 ff7d 	bl	8003b18 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, DISABLE);
 8002c1e:	2020      	movs	r0, #32
 8002c20:	e01b      	b.n	8002c5a <GPIO_DeInit+0xa6>
  }
  else if (GPIOx == GPIOG)
 8002c22:	4b17      	ldr	r3, [pc, #92]	; (8002c80 <GPIO_DeInit+0xcc>)
 8002c24:	4298      	cmp	r0, r3
 8002c26:	d105      	bne.n	8002c34 <GPIO_DeInit+0x80>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, ENABLE);
 8002c28:	2040      	movs	r0, #64	; 0x40
 8002c2a:	2101      	movs	r1, #1
 8002c2c:	f000 ff74 	bl	8003b18 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, DISABLE);
 8002c30:	2040      	movs	r0, #64	; 0x40
 8002c32:	e012      	b.n	8002c5a <GPIO_DeInit+0xa6>
  }
  else if (GPIOx == GPIOH)
 8002c34:	4b13      	ldr	r3, [pc, #76]	; (8002c84 <GPIO_DeInit+0xd0>)
 8002c36:	4298      	cmp	r0, r3
 8002c38:	d105      	bne.n	8002c46 <GPIO_DeInit+0x92>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOH, ENABLE);
 8002c3a:	2080      	movs	r0, #128	; 0x80
 8002c3c:	2101      	movs	r1, #1
 8002c3e:	f000 ff6b 	bl	8003b18 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOH, DISABLE);
 8002c42:	2080      	movs	r0, #128	; 0x80
 8002c44:	e009      	b.n	8002c5a <GPIO_DeInit+0xa6>
  }
  else
  {
    if (GPIOx == GPIOI)
 8002c46:	4b10      	ldr	r3, [pc, #64]	; (8002c88 <GPIO_DeInit+0xd4>)
 8002c48:	4298      	cmp	r0, r3
 8002c4a:	d10b      	bne.n	8002c64 <GPIO_DeInit+0xb0>
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, ENABLE);
 8002c4c:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002c50:	2101      	movs	r1, #1
 8002c52:	f000 ff61 	bl	8003b18 <RCC_AHB1PeriphResetCmd>
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, DISABLE);
 8002c56:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002c5a:	2100      	movs	r1, #0
    }
  }
}
 8002c5c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  else
  {
    if (GPIOx == GPIOI)
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, ENABLE);
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, DISABLE);
 8002c60:	f000 bf5a 	b.w	8003b18 <RCC_AHB1PeriphResetCmd>
 8002c64:	bd08      	pop	{r3, pc}
 8002c66:	bf00      	nop
 8002c68:	40020000 	.word	0x40020000
 8002c6c:	40020400 	.word	0x40020400
 8002c70:	40020800 	.word	0x40020800
 8002c74:	40020c00 	.word	0x40020c00
 8002c78:	40021000 	.word	0x40021000
 8002c7c:	40021400 	.word	0x40021400
 8002c80:	40021800 	.word	0x40021800
 8002c84:	40021c00 	.word	0x40021c00
 8002c88:	40022000 	.word	0x40022000

08002c8c <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8002c8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
  {
    pos = ((uint32_t)0x01) << pinpos;
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8002c90:	2300      	movs	r3, #0
 8002c92:	f8d1 8000 	ldr.w	r8, [r1]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8002c96:	461a      	mov	r2, r3
  {
    pos = ((uint32_t)0x01) << pinpos;
 8002c98:	f04f 0c01 	mov.w	ip, #1
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8002c9c:	2703      	movs	r7, #3

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
  {
    pos = ((uint32_t)0x01) << pinpos;
 8002c9e:	fa0c f402 	lsl.w	r4, ip, r2
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8002ca2:	ea04 0508 	and.w	r5, r4, r8

    if (currentpin == pos)
 8002ca6:	42a5      	cmp	r5, r4
 8002ca8:	d12e      	bne.n	8002d08 <GPIO_Init+0x7c>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8002caa:	6806      	ldr	r6, [r0, #0]
 8002cac:	fa17 f403 	lsls.w	r4, r7, r3
 8002cb0:	43e4      	mvns	r4, r4
 8002cb2:	4026      	ands	r6, r4
 8002cb4:	6006      	str	r6, [r0, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8002cb6:	790e      	ldrb	r6, [r1, #4]
 8002cb8:	f8d0 9000 	ldr.w	r9, [r0]
 8002cbc:	fa06 fa03 	lsl.w	sl, r6, r3

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8002cc0:	3e01      	subs	r6, #1
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8002cc2:	ea4a 0909 	orr.w	r9, sl, r9

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8002cc6:	2e01      	cmp	r6, #1
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8002cc8:	f8c0 9000 	str.w	r9, [r0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8002ccc:	d814      	bhi.n	8002cf8 <GPIO_Init+0x6c>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8002cce:	6886      	ldr	r6, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8002cd0:	f891 9005 	ldrb.w	r9, [r1, #5]
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8002cd4:	4026      	ands	r6, r4
 8002cd6:	6086      	str	r6, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8002cd8:	6886      	ldr	r6, [r0, #8]
 8002cda:	fa09 f903 	lsl.w	r9, r9, r3
 8002cde:	ea49 0606 	orr.w	r6, r9, r6
 8002ce2:	6086      	str	r6, [r0, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8002ce4:	6846      	ldr	r6, [r0, #4]
 8002ce6:	ea26 0505 	bic.w	r5, r6, r5
 8002cea:	6045      	str	r5, [r0, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8002cec:	798d      	ldrb	r5, [r1, #6]
 8002cee:	6846      	ldr	r6, [r0, #4]
 8002cf0:	4095      	lsls	r5, r2
 8002cf2:	b2ad      	uxth	r5, r5
 8002cf4:	4335      	orrs	r5, r6
 8002cf6:	6045      	str	r5, [r0, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8002cf8:	68c5      	ldr	r5, [r0, #12]
 8002cfa:	402c      	ands	r4, r5
 8002cfc:	60c4      	str	r4, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8002cfe:	79cc      	ldrb	r4, [r1, #7]
 8002d00:	68c5      	ldr	r5, [r0, #12]
 8002d02:	409c      	lsls	r4, r3
 8002d04:	432c      	orrs	r4, r5
 8002d06:	60c4      	str	r4, [r0, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8002d08:	3201      	adds	r2, #1
 8002d0a:	3302      	adds	r3, #2
 8002d0c:	2a10      	cmp	r2, #16
 8002d0e:	d1c6      	bne.n	8002c9e <GPIO_Init+0x12>
      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
    }
  }
}
 8002d10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08002d14 <GPIO_StructInit>:
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 8002d14:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002d18:	6003      	str	r3, [r0, #0]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN;
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	7103      	strb	r3, [r0, #4]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 8002d1e:	7143      	strb	r3, [r0, #5]
  GPIO_InitStruct->GPIO_OType = GPIO_OType_PP;
 8002d20:	7183      	strb	r3, [r0, #6]
  GPIO_InitStruct->GPIO_PuPd = GPIO_PuPd_NOPULL;
 8002d22:	71c3      	strb	r3, [r0, #7]
}
 8002d24:	4770      	bx	lr

08002d26 <GPIO_PinLockConfig>:
  * @param  GPIO_Pin: specifies the port bit to be locked.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_PinLockConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002d26:	b082      	sub	sp, #8
  __IO uint32_t tmp = 0x00010000;
 8002d28:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002d2c:	9301      	str	r3, [sp, #4]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  tmp |= GPIO_Pin;
 8002d2e:	9b01      	ldr	r3, [sp, #4]
 8002d30:	430b      	orrs	r3, r1
 8002d32:	9301      	str	r3, [sp, #4]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 8002d34:	9b01      	ldr	r3, [sp, #4]
 8002d36:	61c3      	str	r3, [r0, #28]
  /* Reset LCKK bit */
  GPIOx->LCKR =  GPIO_Pin;
 8002d38:	61c1      	str	r1, [r0, #28]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 8002d3a:	9b01      	ldr	r3, [sp, #4]
 8002d3c:	61c3      	str	r3, [r0, #28]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 8002d3e:	69c3      	ldr	r3, [r0, #28]
 8002d40:	9301      	str	r3, [sp, #4]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 8002d42:	69c3      	ldr	r3, [r0, #28]
 8002d44:	9301      	str	r3, [sp, #4]
}
 8002d46:	b002      	add	sp, #8
 8002d48:	4770      	bx	lr

08002d4a <GPIO_ReadInputDataBit>:

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8002d4a:	6903      	ldr	r3, [r0, #16]
  {
    bitstatus = (uint8_t)Bit_SET;
 8002d4c:	4219      	tst	r1, r3
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
  }
  return bitstatus;
}
 8002d4e:	bf0c      	ite	eq
 8002d50:	2000      	moveq	r0, #0
 8002d52:	2001      	movne	r0, #1
 8002d54:	4770      	bx	lr

08002d56 <GPIO_ReadInputData>:
uint16_t GPIO_ReadInputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  return ((uint16_t)GPIOx->IDR);
 8002d56:	6900      	ldr	r0, [r0, #16]
}
 8002d58:	b280      	uxth	r0, r0
 8002d5a:	4770      	bx	lr

08002d5c <GPIO_ReadOutputDataBit>:

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8002d5c:	6943      	ldr	r3, [r0, #20]
  {
    bitstatus = (uint8_t)Bit_SET;
 8002d5e:	4219      	tst	r1, r3
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
  }
  return bitstatus;
}
 8002d60:	bf0c      	ite	eq
 8002d62:	2000      	moveq	r0, #0
 8002d64:	2001      	movne	r0, #1
 8002d66:	4770      	bx	lr

08002d68 <GPIO_ReadOutputData>:
uint16_t GPIO_ReadOutputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  return ((uint16_t)GPIOx->ODR);
 8002d68:	6940      	ldr	r0, [r0, #20]
}
 8002d6a:	b280      	uxth	r0, r0
 8002d6c:	4770      	bx	lr

08002d6e <GPIO_SetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRL = GPIO_Pin;
 8002d6e:	8301      	strh	r1, [r0, #24]
}
 8002d70:	4770      	bx	lr

08002d72 <GPIO_ResetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRH = GPIO_Pin;
 8002d72:	8341      	strh	r1, [r0, #26]
}
 8002d74:	4770      	bx	lr

08002d76 <GPIO_WriteBit>:
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal));

  if (BitVal != Bit_RESET)
 8002d76:	b10a      	cbz	r2, 8002d7c <GPIO_WriteBit+0x6>
  {
    GPIOx->BSRRL = GPIO_Pin;
 8002d78:	8301      	strh	r1, [r0, #24]
 8002d7a:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRRH = GPIO_Pin ;
 8002d7c:	8341      	strh	r1, [r0, #26]
 8002d7e:	4770      	bx	lr

08002d80 <GPIO_Write>:
void GPIO_Write(GPIO_TypeDef* GPIOx, uint16_t PortVal)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR = PortVal;
 8002d80:	6141      	str	r1, [r0, #20]
}
 8002d82:	4770      	bx	lr

08002d84 <GPIO_ToggleBits>:
void GPIO_ToggleBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR ^= GPIO_Pin;
 8002d84:	6943      	ldr	r3, [r0, #20]
 8002d86:	404b      	eors	r3, r1
 8002d88:	6143      	str	r3, [r0, #20]
}
 8002d8a:	4770      	bx	lr

08002d8c <GPIO_PinAFConfig>:
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8002d8c:	f001 0307 	and.w	r3, r1, #7
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8002d90:	08c9      	lsrs	r1, r1, #3
 8002d92:	3108      	adds	r1, #8
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8002d94:	b530      	push	{r4, r5, lr}
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8002d96:	009b      	lsls	r3, r3, #2
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8002d98:	f850 5021 	ldr.w	r5, [r0, r1, lsl #2]
 8002d9c:	240f      	movs	r4, #15
 8002d9e:	409c      	lsls	r4, r3
 8002da0:	ea25 0404 	bic.w	r4, r5, r4
 8002da4:	f840 4021 	str.w	r4, [r0, r1, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8002da8:	f850 4021 	ldr.w	r4, [r0, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8002dac:	fa12 f303 	lsls.w	r3, r2, r3
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8002db0:	431c      	orrs	r4, r3
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8002db2:	f840 4021 	str.w	r4, [r0, r1, lsl #2]
}
 8002db6:	bd30      	pop	{r4, r5, pc}

08002db8 <HASH_DeInit>:
  * @brief  Deinitializes the HASH peripheral registers to their default reset values
  * @param  None
  * @retval None
  */
void HASH_DeInit(void)
{
 8002db8:	b508      	push	{r3, lr}
  /* Enable HASH reset state */
  RCC_AHB2PeriphResetCmd(RCC_AHB2Periph_HASH, ENABLE);
 8002dba:	2020      	movs	r0, #32
 8002dbc:	2101      	movs	r1, #1
 8002dbe:	f000 feb7 	bl	8003b30 <RCC_AHB2PeriphResetCmd>
  /* Release HASH from reset state */
  RCC_AHB2PeriphResetCmd(RCC_AHB2Periph_HASH, DISABLE);
 8002dc2:	2020      	movs	r0, #32
 8002dc4:	2100      	movs	r1, #0
}
 8002dc6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
void HASH_DeInit(void)
{
  /* Enable HASH reset state */
  RCC_AHB2PeriphResetCmd(RCC_AHB2Periph_HASH, ENABLE);
  /* Release HASH from reset state */
  RCC_AHB2PeriphResetCmd(RCC_AHB2Periph_HASH, DISABLE);
 8002dca:	f000 beb1 	b.w	8003b30 <RCC_AHB2PeriphResetCmd>

08002dce <HASH_Init>:
  assert_param(IS_HASH_ALGOSELECTION(HASH_InitStruct->HASH_AlgoSelection));
  assert_param(IS_HASH_DATATYPE(HASH_InitStruct->HASH_DataType));
  assert_param(IS_HASH_ALGOMODE(HASH_InitStruct->HASH_AlgoMode));
  
  /* Configure the Algorithm used, algorithm mode and the datatype */
  HASH->CR &= ~ (HASH_CR_ALGO | HASH_CR_DATATYPE | HASH_CR_MODE);
 8002dce:	4b0e      	ldr	r3, [pc, #56]	; (8002e08 <HASH_Init+0x3a>)
 8002dd0:	681a      	ldr	r2, [r3, #0]
 8002dd2:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  * @note   The field HASH_HMACKeyType in HASH_InitTypeDef must be filled only 
  *          if the algorithm mode is HMAC.       
  * @retval None
  */
void HASH_Init(HASH_InitTypeDef* HASH_InitStruct)
{
 8002dd6:	b510      	push	{r4, lr}
  assert_param(IS_HASH_ALGOSELECTION(HASH_InitStruct->HASH_AlgoSelection));
  assert_param(IS_HASH_DATATYPE(HASH_InitStruct->HASH_DataType));
  assert_param(IS_HASH_ALGOMODE(HASH_InitStruct->HASH_AlgoMode));
  
  /* Configure the Algorithm used, algorithm mode and the datatype */
  HASH->CR &= ~ (HASH_CR_ALGO | HASH_CR_DATATYPE | HASH_CR_MODE);
 8002dd8:	601a      	str	r2, [r3, #0]
  HASH->CR |= (HASH_InitStruct->HASH_AlgoSelection | \
 8002dda:	e890 0006 	ldmia.w	r0, {r1, r2}
 8002dde:	681c      	ldr	r4, [r3, #0]
 8002de0:	4321      	orrs	r1, r4
               HASH_InitStruct->HASH_DataType | \
 8002de2:	6884      	ldr	r4, [r0, #8]
 8002de4:	4321      	orrs	r1, r4
  assert_param(IS_HASH_DATATYPE(HASH_InitStruct->HASH_DataType));
  assert_param(IS_HASH_ALGOMODE(HASH_InitStruct->HASH_AlgoMode));
  
  /* Configure the Algorithm used, algorithm mode and the datatype */
  HASH->CR &= ~ (HASH_CR_ALGO | HASH_CR_DATATYPE | HASH_CR_MODE);
  HASH->CR |= (HASH_InitStruct->HASH_AlgoSelection | \
 8002de6:	4311      	orrs	r1, r2
               HASH_InitStruct->HASH_DataType | \
               HASH_InitStruct->HASH_AlgoMode);
  
  /* if algorithm mode is HMAC, set the Key */  
  if(HASH_InitStruct->HASH_AlgoMode == HASH_AlgoMode_HMAC) 
 8002de8:	2a40      	cmp	r2, #64	; 0x40
  assert_param(IS_HASH_DATATYPE(HASH_InitStruct->HASH_DataType));
  assert_param(IS_HASH_ALGOMODE(HASH_InitStruct->HASH_AlgoMode));
  
  /* Configure the Algorithm used, algorithm mode and the datatype */
  HASH->CR &= ~ (HASH_CR_ALGO | HASH_CR_DATATYPE | HASH_CR_MODE);
  HASH->CR |= (HASH_InitStruct->HASH_AlgoSelection | \
 8002dea:	6019      	str	r1, [r3, #0]
               HASH_InitStruct->HASH_DataType | \
               HASH_InitStruct->HASH_AlgoMode);
  
  /* if algorithm mode is HMAC, set the Key */  
  if(HASH_InitStruct->HASH_AlgoMode == HASH_AlgoMode_HMAC) 
 8002dec:	d107      	bne.n	8002dfe <HASH_Init+0x30>
  {
    assert_param(IS_HASH_HMAC_KEYTYPE(HASH_InitStruct->HASH_HMACKeyType));
    HASH->CR &= ~HASH_CR_LKEY;
 8002dee:	681a      	ldr	r2, [r3, #0]
 8002df0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002df4:	601a      	str	r2, [r3, #0]
    HASH->CR |= HASH_InitStruct->HASH_HMACKeyType;
 8002df6:	6819      	ldr	r1, [r3, #0]
 8002df8:	68c2      	ldr	r2, [r0, #12]
 8002dfa:	430a      	orrs	r2, r1
 8002dfc:	601a      	str	r2, [r3, #0]
  }

  /* Reset the HASH processor core, so that the HASH will be ready to compute 
     the message digest of a new message */
  HASH->CR |= HASH_CR_INIT;  
 8002dfe:	681a      	ldr	r2, [r3, #0]
 8002e00:	f042 0204 	orr.w	r2, r2, #4
 8002e04:	601a      	str	r2, [r3, #0]
}
 8002e06:	bd10      	pop	{r4, pc}
 8002e08:	50060400 	.word	0x50060400

08002e0c <HASH_StructInit>:
  * @retval None
  */
void HASH_StructInit(HASH_InitTypeDef* HASH_InitStruct)
{
  /* Initialize the HASH_AlgoSelection member */
  HASH_InitStruct->HASH_AlgoSelection = HASH_AlgoSelection_SHA1;
 8002e0c:	2300      	movs	r3, #0
 8002e0e:	6003      	str	r3, [r0, #0]

  /* Initialize the HASH_AlgoMode member */
  HASH_InitStruct->HASH_AlgoMode = HASH_AlgoMode_HASH;
 8002e10:	6043      	str	r3, [r0, #4]

  /* Initialize the HASH_DataType member */
  HASH_InitStruct->HASH_DataType = HASH_DataType_32b;
 8002e12:	6083      	str	r3, [r0, #8]

  /* Initialize the HASH_HMACKeyType member */
  HASH_InitStruct->HASH_HMACKeyType = HASH_HMACKeyType_ShortKey;
 8002e14:	60c3      	str	r3, [r0, #12]
}
 8002e16:	4770      	bx	lr

08002e18 <HASH_Reset>:
  * @retval None
  */
void HASH_Reset(void)
{
  /* Reset the HASH processor core */
  HASH->CR |= HASH_CR_INIT;
 8002e18:	4b02      	ldr	r3, [pc, #8]	; (8002e24 <HASH_Reset+0xc>)
 8002e1a:	681a      	ldr	r2, [r3, #0]
 8002e1c:	f042 0204 	orr.w	r2, r2, #4
 8002e20:	601a      	str	r2, [r3, #0]
}
 8002e22:	4770      	bx	lr
 8002e24:	50060400 	.word	0x50060400

08002e28 <HASH_SetLastWordValidBitsNbr>:
{
  /* Check the parameters */
  assert_param(IS_HASH_VALIDBITSNUMBER(ValidNumber));
  
  /* Configure the Number of valid bits in last word of the message */
  HASH->STR &= ~(HASH_STR_NBW);
 8002e28:	4b04      	ldr	r3, [pc, #16]	; (8002e3c <HASH_SetLastWordValidBitsNbr+0x14>)
 8002e2a:	689a      	ldr	r2, [r3, #8]
 8002e2c:	f022 021f 	bic.w	r2, r2, #31
 8002e30:	609a      	str	r2, [r3, #8]
  HASH->STR |= ValidNumber;
 8002e32:	689a      	ldr	r2, [r3, #8]
 8002e34:	4302      	orrs	r2, r0
 8002e36:	609a      	str	r2, [r3, #8]
}
 8002e38:	4770      	bx	lr
 8002e3a:	bf00      	nop
 8002e3c:	50060400 	.word	0x50060400

08002e40 <HASH_DataIn>:
  * @retval None
  */
void HASH_DataIn(uint32_t Data)
{
  /* Write in the DIN register a new data */
  HASH->DIN = Data;
 8002e40:	4b01      	ldr	r3, [pc, #4]	; (8002e48 <HASH_DataIn+0x8>)
 8002e42:	6058      	str	r0, [r3, #4]
}
 8002e44:	4770      	bx	lr
 8002e46:	bf00      	nop
 8002e48:	50060400 	.word	0x50060400

08002e4c <HASH_GetInFIFOWordsNbr>:
  * @retval The value of words already pushed into the IN FIFO.
  */
uint8_t HASH_GetInFIFOWordsNbr(void)
{
  /* Return the value of NBW bits */
  return ((HASH->CR & HASH_CR_NBW) >> 8);
 8002e4c:	4b02      	ldr	r3, [pc, #8]	; (8002e58 <HASH_GetInFIFOWordsNbr+0xc>)
 8002e4e:	6818      	ldr	r0, [r3, #0]
}
 8002e50:	f3c0 2003 	ubfx	r0, r0, #8, #4
 8002e54:	4770      	bx	lr
 8002e56:	bf00      	nop
 8002e58:	50060400 	.word	0x50060400

08002e5c <HASH_GetDigest>:
  * @retval None
  */
void HASH_GetDigest(HASH_MsgDigest* HASH_MessageDigest)
{
  /* Get the data field */
  HASH_MessageDigest->Data[0] = HASH->HR[0];
 8002e5c:	4b05      	ldr	r3, [pc, #20]	; (8002e74 <HASH_GetDigest+0x18>)
 8002e5e:	68da      	ldr	r2, [r3, #12]
 8002e60:	6002      	str	r2, [r0, #0]
  HASH_MessageDigest->Data[1] = HASH->HR[1];
 8002e62:	691a      	ldr	r2, [r3, #16]
 8002e64:	6042      	str	r2, [r0, #4]
  HASH_MessageDigest->Data[2] = HASH->HR[2];
 8002e66:	695a      	ldr	r2, [r3, #20]
 8002e68:	6082      	str	r2, [r0, #8]
  HASH_MessageDigest->Data[3] = HASH->HR[3];
 8002e6a:	699a      	ldr	r2, [r3, #24]
 8002e6c:	60c2      	str	r2, [r0, #12]
  HASH_MessageDigest->Data[4] = HASH->HR[4];
 8002e6e:	69db      	ldr	r3, [r3, #28]
 8002e70:	6103      	str	r3, [r0, #16]
}
 8002e72:	4770      	bx	lr
 8002e74:	50060400 	.word	0x50060400

08002e78 <HASH_StartDigest>:
  * @retval None
  */
void HASH_StartDigest(void)
{
  /* Start the Digest calculation */
  HASH->STR |= HASH_STR_DCAL;
 8002e78:	4b02      	ldr	r3, [pc, #8]	; (8002e84 <HASH_StartDigest+0xc>)
 8002e7a:	689a      	ldr	r2, [r3, #8]
 8002e7c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002e80:	609a      	str	r2, [r3, #8]
}
 8002e82:	4770      	bx	lr
 8002e84:	50060400 	.word	0x50060400

08002e88 <HASH_SaveContext>:
void HASH_SaveContext(HASH_Context* HASH_ContextSave)
{
  uint8_t i = 0;
  
  /* save context registers */
  HASH_ContextSave->HASH_IMR = HASH->IMR;  
 8002e88:	4b08      	ldr	r3, [pc, #32]	; (8002eac <HASH_SaveContext+0x24>)
 8002e8a:	6a1a      	ldr	r2, [r3, #32]
 8002e8c:	6002      	str	r2, [r0, #0]
  HASH_ContextSave->HASH_STR = HASH->STR;      
 8002e8e:	689a      	ldr	r2, [r3, #8]
 8002e90:	6042      	str	r2, [r0, #4]
  HASH_ContextSave->HASH_CR  = HASH->CR;     
 8002e92:	681a      	ldr	r2, [r3, #0]
 8002e94:	6082      	str	r2, [r0, #8]
 8002e96:	2200      	movs	r2, #0
  for(i=0; i<=50;i++)
  {
     HASH_ContextSave->HASH_CSR[i] = HASH->CSR[i];
 8002e98:	f102 013e 	add.w	r1, r2, #62	; 0x3e
 8002e9c:	3201      	adds	r2, #1
 8002e9e:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 8002ea2:	60c1      	str	r1, [r0, #12]
 8002ea4:	3004      	adds	r0, #4
  
  /* save context registers */
  HASH_ContextSave->HASH_IMR = HASH->IMR;  
  HASH_ContextSave->HASH_STR = HASH->STR;      
  HASH_ContextSave->HASH_CR  = HASH->CR;     
  for(i=0; i<=50;i++)
 8002ea6:	2a33      	cmp	r2, #51	; 0x33
 8002ea8:	d1f6      	bne.n	8002e98 <HASH_SaveContext+0x10>
  {
     HASH_ContextSave->HASH_CSR[i] = HASH->CSR[i];
  }   
}
 8002eaa:	4770      	bx	lr
 8002eac:	50060400 	.word	0x50060400

08002eb0 <HASH_RestoreContext>:
void HASH_RestoreContext(HASH_Context* HASH_ContextRestore)  
{
  uint8_t i = 0;
  
  /* restore context registers */
  HASH->IMR = HASH_ContextRestore->HASH_IMR;   
 8002eb0:	6802      	ldr	r2, [r0, #0]
 8002eb2:	4b0b      	ldr	r3, [pc, #44]	; (8002ee0 <HASH_RestoreContext+0x30>)
  * @param  HASH_ContextRestore: pointer to a HASH_Context structure that contains
  *         the repository for saved context.
  * @retval None
  */
void HASH_RestoreContext(HASH_Context* HASH_ContextRestore)  
{
 8002eb4:	b510      	push	{r4, lr}
  uint8_t i = 0;
  
  /* restore context registers */
  HASH->IMR = HASH_ContextRestore->HASH_IMR;   
 8002eb6:	621a      	str	r2, [r3, #32]
  HASH->STR = HASH_ContextRestore->HASH_STR;     
 8002eb8:	6842      	ldr	r2, [r0, #4]
 8002eba:	609a      	str	r2, [r3, #8]
  HASH->CR = HASH_ContextRestore->HASH_CR;
 8002ebc:	6882      	ldr	r2, [r0, #8]
 8002ebe:	601a      	str	r2, [r3, #0]
  
  /* Initialize the hash processor */
  HASH->CR |= HASH_CR_INIT; 
 8002ec0:	681a      	ldr	r2, [r3, #0]
 8002ec2:	f042 0204 	orr.w	r2, r2, #4
 8002ec6:	601a      	str	r2, [r3, #0]
 8002ec8:	2200      	movs	r2, #0
  
   /* continue restoring context registers */     
  for(i=0; i<=50;i++)
  {
     HASH->CSR[i] = HASH_ContextRestore->HASH_CSR[i];
 8002eca:	68c4      	ldr	r4, [r0, #12]
 8002ecc:	f102 013e 	add.w	r1, r2, #62	; 0x3e
 8002ed0:	3201      	adds	r2, #1
 8002ed2:	3004      	adds	r0, #4
  
  /* Initialize the hash processor */
  HASH->CR |= HASH_CR_INIT; 
  
   /* continue restoring context registers */     
  for(i=0; i<=50;i++)
 8002ed4:	2a33      	cmp	r2, #51	; 0x33
  {
     HASH->CSR[i] = HASH_ContextRestore->HASH_CSR[i];
 8002ed6:	f843 4021 	str.w	r4, [r3, r1, lsl #2]
  
  /* Initialize the hash processor */
  HASH->CR |= HASH_CR_INIT; 
  
   /* continue restoring context registers */     
  for(i=0; i<=50;i++)
 8002eda:	d1f6      	bne.n	8002eca <HASH_RestoreContext+0x1a>
  {
     HASH->CSR[i] = HASH_ContextRestore->HASH_CSR[i];
  }   
}
 8002edc:	bd10      	pop	{r4, pc}
 8002ede:	bf00      	nop
 8002ee0:	50060400 	.word	0x50060400

08002ee4 <HASH_DMACmd>:
  * @param  NewState: new state of the selected HASH DMA transfer request.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void HASH_DMACmd(FunctionalState NewState)
{
 8002ee4:	4b04      	ldr	r3, [pc, #16]	; (8002ef8 <HASH_DMACmd+0x14>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the HASH DMA request */
    HASH->CR |= HASH_CR_DMAE;
 8002ee6:	681a      	ldr	r2, [r3, #0]
void HASH_DMACmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8002ee8:	b110      	cbz	r0, 8002ef0 <HASH_DMACmd+0xc>
  {
    /* Enable the HASH DMA request */
    HASH->CR |= HASH_CR_DMAE;
 8002eea:	f042 0208 	orr.w	r2, r2, #8
 8002eee:	e001      	b.n	8002ef4 <HASH_DMACmd+0x10>
  }
  else
  {
    /* Disable the HASH DMA request */
    HASH->CR &= ~HASH_CR_DMAE;
 8002ef0:	f022 0208 	bic.w	r2, r2, #8
 8002ef4:	601a      	str	r2, [r3, #0]
 8002ef6:	4770      	bx	lr
 8002ef8:	50060400 	.word	0x50060400

08002efc <HASH_ITConfig>:
  * @param  NewState: new state of the specified HASH interrupt.
  *           This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void HASH_ITConfig(uint8_t HASH_IT, FunctionalState NewState)
{
 8002efc:	4b05      	ldr	r3, [pc, #20]	; (8002f14 <HASH_ITConfig+0x18>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected HASH interrupt */
    HASH->IMR |= HASH_IT;
 8002efe:	6a1a      	ldr	r2, [r3, #32]
{
  /* Check the parameters */
  assert_param(IS_HASH_IT(HASH_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8002f00:	b109      	cbz	r1, 8002f06 <HASH_ITConfig+0xa>
  {
    /* Enable the selected HASH interrupt */
    HASH->IMR |= HASH_IT;
 8002f02:	4310      	orrs	r0, r2
 8002f04:	e003      	b.n	8002f0e <HASH_ITConfig+0x12>
  }
  else
  {
    /* Disable the selected HASH interrupt */
    HASH->IMR &= (uint8_t) ~HASH_IT;
 8002f06:	ea22 0000 	bic.w	r0, r2, r0
 8002f0a:	f000 00ff 	and.w	r0, r0, #255	; 0xff
 8002f0e:	6218      	str	r0, [r3, #32]
 8002f10:	4770      	bx	lr
 8002f12:	bf00      	nop
 8002f14:	50060400 	.word	0x50060400

08002f18 <HASH_GetFlagStatus>:
  *            @arg HASH_FLAG_DMAS: DMAS Status flag
  *            @arg HASH_FLAG_DINNE: Data Input register (DIN) not empty status flag
  * @retval The new state of HASH_FLAG (SET or RESET)
  */
FlagStatus HASH_GetFlagStatus(uint16_t HASH_FLAG)
{
 8002f18:	4b05      	ldr	r3, [pc, #20]	; (8002f30 <HASH_GetFlagStatus+0x18>)

  /* Check the parameters */
  assert_param(IS_HASH_GET_FLAG(HASH_FLAG));

  /* check if the FLAG is in CR register */
  if ((HASH_FLAG & HASH_FLAG_DINNE) != (uint16_t)RESET ) 
 8002f1a:	f410 5f80 	tst.w	r0, #4096	; 0x1000
  {
    tempreg = HASH->CR;
 8002f1e:	bf14      	ite	ne
 8002f20:	681b      	ldrne	r3, [r3, #0]
  }
  else /* The FLAG is in SR register */
  {
    tempreg = HASH->SR;
 8002f22:	6a5b      	ldreq	r3, [r3, #36]	; 0x24

  /* Check the status of the specified HASH flag */
  if ((tempreg & HASH_FLAG) != (uint16_t)RESET)
  {
    /* HASH is set */
    bitstatus = SET;
 8002f24:	4203      	tst	r3, r0
    bitstatus = RESET;
  }

  /* Return the HASH_FLAG status */
  return  bitstatus;
}
 8002f26:	bf0c      	ite	eq
 8002f28:	2000      	moveq	r0, #0
 8002f2a:	2001      	movne	r0, #1
 8002f2c:	4770      	bx	lr
 8002f2e:	bf00      	nop
 8002f30:	50060400 	.word	0x50060400

08002f34 <HASH_ClearFlag>:
{
  /* Check the parameters */
  assert_param(IS_HASH_CLEAR_FLAG(HASH_FLAG));
  
  /* Clear the selected HASH flags */
  HASH->SR = ~(uint32_t)HASH_FLAG;
 8002f34:	4b01      	ldr	r3, [pc, #4]	; (8002f3c <HASH_ClearFlag+0x8>)
 8002f36:	43c0      	mvns	r0, r0
 8002f38:	6258      	str	r0, [r3, #36]	; 0x24
}
 8002f3a:	4770      	bx	lr
 8002f3c:	50060400 	.word	0x50060400

08002f40 <HASH_GetITStatus>:
  /* Check the parameters */
  assert_param(IS_HASH_GET_IT(HASH_IT));  


  /* Check the status of the specified HASH interrupt */
  tmpreg =  HASH->SR;
 8002f40:	4b04      	ldr	r3, [pc, #16]	; (8002f54 <HASH_GetITStatus+0x14>)
 8002f42:	6a5a      	ldr	r2, [r3, #36]	; 0x24

  if (((HASH->IMR & tmpreg) & HASH_IT) != RESET)
 8002f44:	6a1b      	ldr	r3, [r3, #32]
 8002f46:	4013      	ands	r3, r2
  {
    /* HASH_IT is set */
    bitstatus = SET;
 8002f48:	4203      	tst	r3, r0
    /* HASH_IT is reset */
    bitstatus = RESET;
  }
  /* Return the HASH_IT status */
  return bitstatus;
}
 8002f4a:	bf0c      	ite	eq
 8002f4c:	2000      	moveq	r0, #0
 8002f4e:	2001      	movne	r0, #1
 8002f50:	4770      	bx	lr
 8002f52:	bf00      	nop
 8002f54:	50060400 	.word	0x50060400

08002f58 <HASH_ClearITPendingBit>:
{
  /* Check the parameters */
  assert_param(IS_HASH_IT(HASH_IT));

  /* Clear the selected HASH interrupt pending bit */
  HASH->SR = (uint8_t)~HASH_IT;
 8002f58:	43c0      	mvns	r0, r0
 8002f5a:	4b02      	ldr	r3, [pc, #8]	; (8002f64 <HASH_ClearITPendingBit+0xc>)
 8002f5c:	b2c0      	uxtb	r0, r0
 8002f5e:	6258      	str	r0, [r3, #36]	; 0x24
}
 8002f60:	4770      	bx	lr
 8002f62:	bf00      	nop
 8002f64:	50060400 	.word	0x50060400

08002f68 <HASH_MD5>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: digest computation done
  *          - ERROR: digest computation failed
  */
ErrorStatus HASH_MD5(uint8_t *Input, uint32_t Ilen, uint8_t Output[16])
{
 8002f68:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t inputaddr  = (uint32_t)Input;
  uint32_t outputaddr = (uint32_t)Output;


  /* Number of valid bits in last word of the Input data */
  nbvalidbitsdata = 8 * (Ilen % 4);
 8002f6a:	f001 0303 	and.w	r3, r1, #3
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: digest computation done
  *          - ERROR: digest computation failed
  */
ErrorStatus HASH_MD5(uint8_t *Input, uint32_t Ilen, uint8_t Output[16])
{
 8002f6e:	b08d      	sub	sp, #52	; 0x34
  HASH_InitTypeDef MD5_HASH_InitStructure;
  HASH_MsgDigest MD5_MessageDigest;
  __IO uint16_t nbvalidbitsdata = 0;
 8002f70:	2700      	movs	r7, #0
  uint32_t inputaddr  = (uint32_t)Input;
  uint32_t outputaddr = (uint32_t)Output;


  /* Number of valid bits in last word of the Input data */
  nbvalidbitsdata = 8 * (Ilen % 4);
 8002f72:	00db      	lsls	r3, r3, #3
  */
ErrorStatus HASH_MD5(uint8_t *Input, uint32_t Ilen, uint8_t Output[16])
{
  HASH_InitTypeDef MD5_HASH_InitStructure;
  HASH_MsgDigest MD5_MessageDigest;
  __IO uint16_t nbvalidbitsdata = 0;
 8002f74:	f8ad 702e 	strh.w	r7, [sp, #46]	; 0x2e
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: digest computation done
  *          - ERROR: digest computation failed
  */
ErrorStatus HASH_MD5(uint8_t *Input, uint32_t Ilen, uint8_t Output[16])
{
 8002f78:	4604      	mov	r4, r0
 8002f7a:	460d      	mov	r5, r1
 8002f7c:	4616      	mov	r6, r2
  HASH_InitTypeDef MD5_HASH_InitStructure;
  HASH_MsgDigest MD5_MessageDigest;
  __IO uint16_t nbvalidbitsdata = 0;
  uint32_t i = 0;
  __IO uint32_t counter = 0;
 8002f7e:	970a      	str	r7, [sp, #40]	; 0x28
  uint32_t inputaddr  = (uint32_t)Input;
  uint32_t outputaddr = (uint32_t)Output;


  /* Number of valid bits in last word of the Input data */
  nbvalidbitsdata = 8 * (Ilen % 4);
 8002f80:	f8ad 302e 	strh.w	r3, [sp, #46]	; 0x2e

  /* HASH peripheral initialization */
  HASH_DeInit();
 8002f84:	f7ff ff18 	bl	8002db8 <HASH_DeInit>

  /* HASH Configuration */
  MD5_HASH_InitStructure.HASH_AlgoSelection = HASH_AlgoSelection_MD5;
 8002f88:	2380      	movs	r3, #128	; 0x80
 8002f8a:	9306      	str	r3, [sp, #24]
  MD5_HASH_InitStructure.HASH_AlgoMode = HASH_AlgoMode_HASH;
  MD5_HASH_InitStructure.HASH_DataType = HASH_DataType_8b;
  HASH_Init(&MD5_HASH_InitStructure);
 8002f8c:	a806      	add	r0, sp, #24
  HASH_DeInit();

  /* HASH Configuration */
  MD5_HASH_InitStructure.HASH_AlgoSelection = HASH_AlgoSelection_MD5;
  MD5_HASH_InitStructure.HASH_AlgoMode = HASH_AlgoMode_HASH;
  MD5_HASH_InitStructure.HASH_DataType = HASH_DataType_8b;
 8002f8e:	2320      	movs	r3, #32
  /* HASH peripheral initialization */
  HASH_DeInit();

  /* HASH Configuration */
  MD5_HASH_InitStructure.HASH_AlgoSelection = HASH_AlgoSelection_MD5;
  MD5_HASH_InitStructure.HASH_AlgoMode = HASH_AlgoMode_HASH;
 8002f90:	9707      	str	r7, [sp, #28]
  MD5_HASH_InitStructure.HASH_DataType = HASH_DataType_8b;
 8002f92:	9308      	str	r3, [sp, #32]
  HASH_Init(&MD5_HASH_InitStructure);
 8002f94:	f7ff ff1b 	bl	8002dce <HASH_Init>

  /* Configure the number of valid bits in last word of the data */
  HASH_SetLastWordValidBitsNbr(nbvalidbitsdata);
 8002f98:	f8bd 002e 	ldrh.w	r0, [sp, #46]	; 0x2e
 8002f9c:	b280      	uxth	r0, r0
 8002f9e:	f7ff ff43 	bl	8002e28 <HASH_SetLastWordValidBitsNbr>

  /* Write the Input block in the IN FIFO */
  for(i=0; i<Ilen; i+=4)
 8002fa2:	e003      	b.n	8002fac <HASH_MD5+0x44>
  {
    HASH_DataIn(*(uint32_t*)inputaddr);
 8002fa4:	59e0      	ldr	r0, [r4, r7]
 8002fa6:	f7ff ff4b 	bl	8002e40 <HASH_DataIn>

  /* Configure the number of valid bits in last word of the data */
  HASH_SetLastWordValidBitsNbr(nbvalidbitsdata);

  /* Write the Input block in the IN FIFO */
  for(i=0; i<Ilen; i+=4)
 8002faa:	3704      	adds	r7, #4
 8002fac:	42af      	cmp	r7, r5
 8002fae:	d3f9      	bcc.n	8002fa4 <HASH_MD5+0x3c>
    HASH_DataIn(*(uint32_t*)inputaddr);
    inputaddr+=4;
  }

  /* Start the HASH processor */
  HASH_StartDigest();
 8002fb0:	f7ff ff62 	bl	8002e78 <HASH_StartDigest>

  /* wait until the Busy flag is RESET */
  do
  {
    busystatus = HASH_GetFlagStatus(HASH_FLAG_BUSY);
 8002fb4:	2008      	movs	r0, #8
 8002fb6:	f7ff ffaf 	bl	8002f18 <HASH_GetFlagStatus>
    counter++;
 8002fba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002fbc:	3301      	adds	r3, #1
 8002fbe:	930a      	str	r3, [sp, #40]	; 0x28
  }while ((counter != MD5BUSY_TIMEOUT) && (busystatus != RESET));
 8002fc0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002fc2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002fc6:	d002      	beq.n	8002fce <HASH_MD5+0x66>
 8002fc8:	2800      	cmp	r0, #0
 8002fca:	d1f3      	bne.n	8002fb4 <HASH_MD5+0x4c>
 8002fcc:	e000      	b.n	8002fd0 <HASH_MD5+0x68>

  if (busystatus != RESET)
 8002fce:	b980      	cbnz	r0, 8002ff2 <HASH_MD5+0x8a>
     status = ERROR;
  }
  else
  {
    /* Read the message digest */
    HASH_GetDigest(&MD5_MessageDigest);
 8002fd0:	a801      	add	r0, sp, #4
 8002fd2:	f7ff ff43 	bl	8002e5c <HASH_GetDigest>
 8002fd6:	9b01      	ldr	r3, [sp, #4]
 8002fd8:	ba1b      	rev	r3, r3
    *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[0]);
 8002fda:	6033      	str	r3, [r6, #0]
 8002fdc:	9b02      	ldr	r3, [sp, #8]
 8002fde:	ba1b      	rev	r3, r3
    outputaddr+=4;
    *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[1]);
 8002fe0:	6073      	str	r3, [r6, #4]
 8002fe2:	9b03      	ldr	r3, [sp, #12]
 8002fe4:	ba1b      	rev	r3, r3
    outputaddr+=4;
    *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[2]);
 8002fe6:	60b3      	str	r3, [r6, #8]
 8002fe8:	9b04      	ldr	r3, [sp, #16]
 8002fea:	ba1b      	rev	r3, r3
  HASH_MsgDigest MD5_MessageDigest;
  __IO uint16_t nbvalidbitsdata = 0;
  uint32_t i = 0;
  __IO uint32_t counter = 0;
  uint32_t busystatus = 0;
  ErrorStatus status = SUCCESS;
 8002fec:	2001      	movs	r0, #1
    outputaddr+=4;
    *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[1]);
    outputaddr+=4;
    *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[2]);
    outputaddr+=4;
    *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[3]);
 8002fee:	60f3      	str	r3, [r6, #12]
 8002ff0:	e000      	b.n	8002ff4 <HASH_MD5+0x8c>
    counter++;
  }while ((counter != MD5BUSY_TIMEOUT) && (busystatus != RESET));

  if (busystatus != RESET)
  {
     status = ERROR;
 8002ff2:	2000      	movs	r0, #0
    *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[2]);
    outputaddr+=4;
    *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[3]);
  }
  return status; 
}
 8002ff4:	b00d      	add	sp, #52	; 0x34
 8002ff6:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002ff8 <HMAC_MD5>:
  *          - SUCCESS: digest computation done
  *          - ERROR: digest computation failed
  */
ErrorStatus HMAC_MD5(uint8_t *Key, uint32_t Keylen, uint8_t *Input, 
                     uint32_t Ilen, uint8_t Output[16])
{
 8002ff8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002ffc:	4699      	mov	r9, r3
 8002ffe:	b08d      	sub	sp, #52	; 0x34
  uint32_t keyaddr    = (uint32_t)Key;
  uint32_t inputaddr  = (uint32_t)Input;
  uint32_t outputaddr = (uint32_t)Output;

  /* Number of valid bits in last word of the Input data */
  nbvalidbitsdata = 8 * (Ilen % 4);
 8003000:	f003 0303 	and.w	r3, r3, #3
ErrorStatus HMAC_MD5(uint8_t *Key, uint32_t Keylen, uint8_t *Input, 
                     uint32_t Ilen, uint8_t Output[16])
{
  HASH_InitTypeDef MD5_HASH_InitStructure;
  HASH_MsgDigest MD5_MessageDigest;
  __IO uint16_t nbvalidbitsdata = 0;
 8003004:	f04f 0800 	mov.w	r8, #0
  uint32_t keyaddr    = (uint32_t)Key;
  uint32_t inputaddr  = (uint32_t)Input;
  uint32_t outputaddr = (uint32_t)Output;

  /* Number of valid bits in last word of the Input data */
  nbvalidbitsdata = 8 * (Ilen % 4);
 8003008:	00db      	lsls	r3, r3, #3
ErrorStatus HMAC_MD5(uint8_t *Key, uint32_t Keylen, uint8_t *Input, 
                     uint32_t Ilen, uint8_t Output[16])
{
  HASH_InitTypeDef MD5_HASH_InitStructure;
  HASH_MsgDigest MD5_MessageDigest;
  __IO uint16_t nbvalidbitsdata = 0;
 800300a:	f8ad 802c 	strh.w	r8, [sp, #44]	; 0x2c
  __IO uint16_t nbvalidbitskey = 0;
 800300e:	f8ad 802e 	strh.w	r8, [sp, #46]	; 0x2e
  uint32_t i = 0;
  __IO uint32_t counter = 0;
 8003012:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
  uint32_t keyaddr    = (uint32_t)Key;
  uint32_t inputaddr  = (uint32_t)Input;
  uint32_t outputaddr = (uint32_t)Output;

  /* Number of valid bits in last word of the Input data */
  nbvalidbitsdata = 8 * (Ilen % 4);
 8003016:	f8ad 302c 	strh.w	r3, [sp, #44]	; 0x2c

  /* Number of valid bits in last word of the Key */
  nbvalidbitskey = 8 * (Keylen % 4);
 800301a:	f001 0303 	and.w	r3, r1, #3
 800301e:	00db      	lsls	r3, r3, #3
  *          - SUCCESS: digest computation done
  *          - ERROR: digest computation failed
  */
ErrorStatus HMAC_MD5(uint8_t *Key, uint32_t Keylen, uint8_t *Input, 
                     uint32_t Ilen, uint8_t Output[16])
{
 8003020:	460d      	mov	r5, r1
 8003022:	4616      	mov	r6, r2
 8003024:	4604      	mov	r4, r0

  /* Number of valid bits in last word of the Input data */
  nbvalidbitsdata = 8 * (Ilen % 4);

  /* Number of valid bits in last word of the Key */
  nbvalidbitskey = 8 * (Keylen % 4);
 8003026:	f8ad 302e 	strh.w	r3, [sp, #46]	; 0x2e
  *          - SUCCESS: digest computation done
  *          - ERROR: digest computation failed
  */
ErrorStatus HMAC_MD5(uint8_t *Key, uint32_t Keylen, uint8_t *Input, 
                     uint32_t Ilen, uint8_t Output[16])
{
 800302a:	9f14      	ldr	r7, [sp, #80]	; 0x50

  /* Number of valid bits in last word of the Key */
  nbvalidbitskey = 8 * (Keylen % 4);
   
  /* HASH peripheral initialization */
  HASH_DeInit();
 800302c:	f7ff fec4 	bl	8002db8 <HASH_DeInit>

  /* HASH Configuration */
  MD5_HASH_InitStructure.HASH_AlgoSelection = HASH_AlgoSelection_MD5;
 8003030:	2380      	movs	r3, #128	; 0x80
 8003032:	9306      	str	r3, [sp, #24]
  MD5_HASH_InitStructure.HASH_AlgoMode = HASH_AlgoMode_HMAC;
 8003034:	2340      	movs	r3, #64	; 0x40
 8003036:	9307      	str	r3, [sp, #28]
  MD5_HASH_InitStructure.HASH_DataType = HASH_DataType_8b;
 8003038:	2320      	movs	r3, #32
  if(Keylen > 64)
 800303a:	2d40      	cmp	r5, #64	; 0x40
  HASH_DeInit();

  /* HASH Configuration */
  MD5_HASH_InitStructure.HASH_AlgoSelection = HASH_AlgoSelection_MD5;
  MD5_HASH_InitStructure.HASH_AlgoMode = HASH_AlgoMode_HMAC;
  MD5_HASH_InitStructure.HASH_DataType = HASH_DataType_8b;
 800303c:	9308      	str	r3, [sp, #32]
  else
  {
    /* HMAC short Key */
    MD5_HASH_InitStructure.HASH_HMACKeyType = HASH_HMACKeyType_ShortKey;
  }
  HASH_Init(&MD5_HASH_InitStructure);
 800303e:	a806      	add	r0, sp, #24
  MD5_HASH_InitStructure.HASH_AlgoMode = HASH_AlgoMode_HMAC;
  MD5_HASH_InitStructure.HASH_DataType = HASH_DataType_8b;
  if(Keylen > 64)
  {
    /* HMAC long Key */
    MD5_HASH_InitStructure.HASH_HMACKeyType = HASH_HMACKeyType_LongKey;
 8003040:	bf8a      	itet	hi
 8003042:	f44f 3380 	movhi.w	r3, #65536	; 0x10000
  }
  else
  {
    /* HMAC short Key */
    MD5_HASH_InitStructure.HASH_HMACKeyType = HASH_HMACKeyType_ShortKey;
 8003046:	f8cd 8024 	strls.w	r8, [sp, #36]	; 0x24
  MD5_HASH_InitStructure.HASH_AlgoMode = HASH_AlgoMode_HMAC;
  MD5_HASH_InitStructure.HASH_DataType = HASH_DataType_8b;
  if(Keylen > 64)
  {
    /* HMAC long Key */
    MD5_HASH_InitStructure.HASH_HMACKeyType = HASH_HMACKeyType_LongKey;
 800304a:	9309      	strhi	r3, [sp, #36]	; 0x24
  else
  {
    /* HMAC short Key */
    MD5_HASH_InitStructure.HASH_HMACKeyType = HASH_HMACKeyType_ShortKey;
  }
  HASH_Init(&MD5_HASH_InitStructure);
 800304c:	f7ff febf 	bl	8002dce <HASH_Init>

  /* Configure the number of valid bits in last word of the Key */
  HASH_SetLastWordValidBitsNbr(nbvalidbitskey);
 8003050:	f8bd 002e 	ldrh.w	r0, [sp, #46]	; 0x2e
 8003054:	b280      	uxth	r0, r0
 8003056:	f7ff fee7 	bl	8002e28 <HASH_SetLastWordValidBitsNbr>

  /* Write the Key */
  for(i=0; i<Keylen; i+=4)
 800305a:	f04f 0800 	mov.w	r8, #0
 800305e:	e005      	b.n	800306c <HMAC_MD5+0x74>
  {
    HASH_DataIn(*(uint32_t*)keyaddr);
 8003060:	f854 0008 	ldr.w	r0, [r4, r8]
 8003064:	f7ff feec 	bl	8002e40 <HASH_DataIn>

  /* Configure the number of valid bits in last word of the Key */
  HASH_SetLastWordValidBitsNbr(nbvalidbitskey);

  /* Write the Key */
  for(i=0; i<Keylen; i+=4)
 8003068:	f108 0804 	add.w	r8, r8, #4
 800306c:	45a8      	cmp	r8, r5
 800306e:	d3f7      	bcc.n	8003060 <HMAC_MD5+0x68>
    HASH_DataIn(*(uint32_t*)keyaddr);
    keyaddr+=4;
  }
  
  /* Start the HASH processor */
  HASH_StartDigest();
 8003070:	f7ff ff02 	bl	8002e78 <HASH_StartDigest>

  /* wait until the Busy flag is RESET */
  do
  {
    busystatus = HASH_GetFlagStatus(HASH_FLAG_BUSY);
 8003074:	2008      	movs	r0, #8
 8003076:	f7ff ff4f 	bl	8002f18 <HASH_GetFlagStatus>
    counter++;
 800307a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800307c:	3301      	adds	r3, #1
 800307e:	930a      	str	r3, [sp, #40]	; 0x28
  }while ((counter != MD5BUSY_TIMEOUT) && (busystatus != RESET));
 8003080:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003082:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003086:	d002      	beq.n	800308e <HMAC_MD5+0x96>
 8003088:	2800      	cmp	r0, #0
 800308a:	d1f3      	bne.n	8003074 <HMAC_MD5+0x7c>
 800308c:	e001      	b.n	8003092 <HMAC_MD5+0x9a>

  if (busystatus != RESET)
 800308e:	2800      	cmp	r0, #0
 8003090:	d152      	bne.n	8003138 <HMAC_MD5+0x140>
     status = ERROR;
  }
  else
  {
    /* Configure the number of valid bits in last word of the Input data */
    HASH_SetLastWordValidBitsNbr(nbvalidbitsdata);
 8003092:	f8bd 002c 	ldrh.w	r0, [sp, #44]	; 0x2c
 8003096:	b280      	uxth	r0, r0
 8003098:	f7ff fec6 	bl	8002e28 <HASH_SetLastWordValidBitsNbr>

    /* Write the Input block in the IN FIFO */
    for(i=0; i<Ilen; i+=4)
 800309c:	f04f 0800 	mov.w	r8, #0
 80030a0:	e005      	b.n	80030ae <HMAC_MD5+0xb6>
    {
      HASH_DataIn(*(uint32_t*)inputaddr);
 80030a2:	f856 0008 	ldr.w	r0, [r6, r8]
 80030a6:	f7ff fecb 	bl	8002e40 <HASH_DataIn>
  {
    /* Configure the number of valid bits in last word of the Input data */
    HASH_SetLastWordValidBitsNbr(nbvalidbitsdata);

    /* Write the Input block in the IN FIFO */
    for(i=0; i<Ilen; i+=4)
 80030aa:	f108 0804 	add.w	r8, r8, #4
 80030ae:	45c8      	cmp	r8, r9
 80030b0:	d3f7      	bcc.n	80030a2 <HMAC_MD5+0xaa>
      HASH_DataIn(*(uint32_t*)inputaddr);
      inputaddr+=4;
    }

    /* Start the HASH processor */
    HASH_StartDigest();
 80030b2:	f7ff fee1 	bl	8002e78 <HASH_StartDigest>

    /* wait until the Busy flag is RESET */
    counter =0;
 80030b6:	2300      	movs	r3, #0
 80030b8:	930a      	str	r3, [sp, #40]	; 0x28
    do
    {
       busystatus = HASH_GetFlagStatus(HASH_FLAG_BUSY);
 80030ba:	2008      	movs	r0, #8
 80030bc:	f7ff ff2c 	bl	8002f18 <HASH_GetFlagStatus>
       counter++;
 80030c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80030c2:	3301      	adds	r3, #1
 80030c4:	930a      	str	r3, [sp, #40]	; 0x28
    }while ((counter != MD5BUSY_TIMEOUT) && (busystatus != RESET));
 80030c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80030c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80030cc:	d002      	beq.n	80030d4 <HMAC_MD5+0xdc>
 80030ce:	2800      	cmp	r0, #0
 80030d0:	d1f3      	bne.n	80030ba <HMAC_MD5+0xc2>
 80030d2:	e001      	b.n	80030d8 <HMAC_MD5+0xe0>

    if (busystatus != RESET)
 80030d4:	2800      	cmp	r0, #0
 80030d6:	d12f      	bne.n	8003138 <HMAC_MD5+0x140>
      status = ERROR;
    }
    else
    {  
      /* Configure the number of valid bits in last word of the Key */
      HASH_SetLastWordValidBitsNbr(nbvalidbitskey);
 80030d8:	f8bd 002e 	ldrh.w	r0, [sp, #46]	; 0x2e
 80030dc:	b280      	uxth	r0, r0
 80030de:	f7ff fea3 	bl	8002e28 <HASH_SetLastWordValidBitsNbr>

      /* Write the Key */
      keyaddr = (uint32_t)Key;
      for(i=0; i<Keylen; i+=4)
 80030e2:	2600      	movs	r6, #0
 80030e4:	e003      	b.n	80030ee <HMAC_MD5+0xf6>
      {
        HASH_DataIn(*(uint32_t*)keyaddr);
 80030e6:	59a0      	ldr	r0, [r4, r6]
 80030e8:	f7ff feaa 	bl	8002e40 <HASH_DataIn>
      /* Configure the number of valid bits in last word of the Key */
      HASH_SetLastWordValidBitsNbr(nbvalidbitskey);

      /* Write the Key */
      keyaddr = (uint32_t)Key;
      for(i=0; i<Keylen; i+=4)
 80030ec:	3604      	adds	r6, #4
 80030ee:	42ae      	cmp	r6, r5
 80030f0:	d3f9      	bcc.n	80030e6 <HMAC_MD5+0xee>
        HASH_DataIn(*(uint32_t*)keyaddr);
        keyaddr+=4;
      }
  
       /* Start the HASH processor */
       HASH_StartDigest();
 80030f2:	f7ff fec1 	bl	8002e78 <HASH_StartDigest>

       /* wait until the Busy flag is RESET */
       counter =0;
 80030f6:	2300      	movs	r3, #0
 80030f8:	930a      	str	r3, [sp, #40]	; 0x28
       do
       {
          busystatus = HASH_GetFlagStatus(HASH_FLAG_BUSY);
 80030fa:	2008      	movs	r0, #8
 80030fc:	f7ff ff0c 	bl	8002f18 <HASH_GetFlagStatus>
          counter++;
 8003100:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003102:	3301      	adds	r3, #1
 8003104:	930a      	str	r3, [sp, #40]	; 0x28
      }while ((counter != MD5BUSY_TIMEOUT) && (busystatus != RESET));
 8003106:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003108:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800310c:	d002      	beq.n	8003114 <HMAC_MD5+0x11c>
 800310e:	2800      	cmp	r0, #0
 8003110:	d1f3      	bne.n	80030fa <HMAC_MD5+0x102>
 8003112:	e000      	b.n	8003116 <HMAC_MD5+0x11e>

      if (busystatus != RESET)
 8003114:	b980      	cbnz	r0, 8003138 <HMAC_MD5+0x140>
         status = ERROR;
      }
      else
      {
         /* Read the message digest */
         HASH_GetDigest(&MD5_MessageDigest);
 8003116:	a801      	add	r0, sp, #4
 8003118:	f7ff fea0 	bl	8002e5c <HASH_GetDigest>
 800311c:	9b01      	ldr	r3, [sp, #4]
 800311e:	ba1b      	rev	r3, r3
         *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[0]);
 8003120:	603b      	str	r3, [r7, #0]
 8003122:	9b02      	ldr	r3, [sp, #8]
 8003124:	ba1b      	rev	r3, r3
         outputaddr+=4;
         *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[1]);
 8003126:	607b      	str	r3, [r7, #4]
 8003128:	9b03      	ldr	r3, [sp, #12]
 800312a:	ba1b      	rev	r3, r3
         outputaddr+=4;
         *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[2]);
 800312c:	60bb      	str	r3, [r7, #8]
 800312e:	9b04      	ldr	r3, [sp, #16]
 8003130:	ba1b      	rev	r3, r3
  __IO uint16_t nbvalidbitsdata = 0;
  __IO uint16_t nbvalidbitskey = 0;
  uint32_t i = 0;
  __IO uint32_t counter = 0;
  uint32_t busystatus = 0;
  ErrorStatus status = SUCCESS;
 8003132:	2001      	movs	r0, #1
         outputaddr+=4;
         *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[1]);
         outputaddr+=4;
         *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[2]);
         outputaddr+=4;
         *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[3]);
 8003134:	60fb      	str	r3, [r7, #12]
 8003136:	e000      	b.n	800313a <HMAC_MD5+0x142>
          counter++;
      }while ((counter != MD5BUSY_TIMEOUT) && (busystatus != RESET));

      if (busystatus != RESET)
      {
         status = ERROR;
 8003138:	2000      	movs	r0, #0
         *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[3]);
      }
    }
  }
  return status;  
}
 800313a:	b00d      	add	sp, #52	; 0x34
 800313c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08003140 <HASH_SHA1>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: digest computation done
  *          - ERROR: digest computation failed
  */
ErrorStatus HASH_SHA1(uint8_t *Input, uint32_t Ilen, uint8_t Output[20])
{
 8003140:	b5f0      	push	{r4, r5, r6, r7, lr}
  ErrorStatus status = SUCCESS;
  uint32_t inputaddr  = (uint32_t)Input;
  uint32_t outputaddr = (uint32_t)Output;

  /* Number of valid bits in last word of the Input data */
  nbvalidbitsdata = 8 * (Ilen % 4);
 8003142:	f001 0303 	and.w	r3, r1, #3
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: digest computation done
  *          - ERROR: digest computation failed
  */
ErrorStatus HASH_SHA1(uint8_t *Input, uint32_t Ilen, uint8_t Output[20])
{
 8003146:	b08d      	sub	sp, #52	; 0x34
  HASH_InitTypeDef SHA1_HASH_InitStructure;
  HASH_MsgDigest SHA1_MessageDigest;
  __IO uint16_t nbvalidbitsdata = 0;
 8003148:	2700      	movs	r7, #0
  ErrorStatus status = SUCCESS;
  uint32_t inputaddr  = (uint32_t)Input;
  uint32_t outputaddr = (uint32_t)Output;

  /* Number of valid bits in last word of the Input data */
  nbvalidbitsdata = 8 * (Ilen % 4);
 800314a:	00db      	lsls	r3, r3, #3
  */
ErrorStatus HASH_SHA1(uint8_t *Input, uint32_t Ilen, uint8_t Output[20])
{
  HASH_InitTypeDef SHA1_HASH_InitStructure;
  HASH_MsgDigest SHA1_MessageDigest;
  __IO uint16_t nbvalidbitsdata = 0;
 800314c:	f8ad 702e 	strh.w	r7, [sp, #46]	; 0x2e
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: digest computation done
  *          - ERROR: digest computation failed
  */
ErrorStatus HASH_SHA1(uint8_t *Input, uint32_t Ilen, uint8_t Output[20])
{
 8003150:	4604      	mov	r4, r0
 8003152:	460d      	mov	r5, r1
 8003154:	4616      	mov	r6, r2
  HASH_InitTypeDef SHA1_HASH_InitStructure;
  HASH_MsgDigest SHA1_MessageDigest;
  __IO uint16_t nbvalidbitsdata = 0;
  uint32_t i = 0;
  __IO uint32_t counter = 0;
 8003156:	970a      	str	r7, [sp, #40]	; 0x28
  ErrorStatus status = SUCCESS;
  uint32_t inputaddr  = (uint32_t)Input;
  uint32_t outputaddr = (uint32_t)Output;

  /* Number of valid bits in last word of the Input data */
  nbvalidbitsdata = 8 * (Ilen % 4);
 8003158:	f8ad 302e 	strh.w	r3, [sp, #46]	; 0x2e

  /* HASH peripheral initialization */
  HASH_DeInit();
 800315c:	f7ff fe2c 	bl	8002db8 <HASH_DeInit>

  /* HASH Configuration */
  SHA1_HASH_InitStructure.HASH_AlgoSelection = HASH_AlgoSelection_SHA1;
  SHA1_HASH_InitStructure.HASH_AlgoMode = HASH_AlgoMode_HASH;
  SHA1_HASH_InitStructure.HASH_DataType = HASH_DataType_8b;
 8003160:	2320      	movs	r3, #32
  HASH_Init(&SHA1_HASH_InitStructure);
 8003162:	a806      	add	r0, sp, #24

  /* HASH peripheral initialization */
  HASH_DeInit();

  /* HASH Configuration */
  SHA1_HASH_InitStructure.HASH_AlgoSelection = HASH_AlgoSelection_SHA1;
 8003164:	9706      	str	r7, [sp, #24]
  SHA1_HASH_InitStructure.HASH_AlgoMode = HASH_AlgoMode_HASH;
 8003166:	9707      	str	r7, [sp, #28]
  SHA1_HASH_InitStructure.HASH_DataType = HASH_DataType_8b;
 8003168:	9308      	str	r3, [sp, #32]
  HASH_Init(&SHA1_HASH_InitStructure);
 800316a:	f7ff fe30 	bl	8002dce <HASH_Init>

  /* Configure the number of valid bits in last word of the data */
  HASH_SetLastWordValidBitsNbr(nbvalidbitsdata);
 800316e:	f8bd 002e 	ldrh.w	r0, [sp, #46]	; 0x2e
 8003172:	b280      	uxth	r0, r0
 8003174:	f7ff fe58 	bl	8002e28 <HASH_SetLastWordValidBitsNbr>

  /* Write the Input block in the IN FIFO */
  for(i=0; i<Ilen; i+=4)
 8003178:	e003      	b.n	8003182 <HASH_SHA1+0x42>
  {
    HASH_DataIn(*(uint32_t*)inputaddr);
 800317a:	59e0      	ldr	r0, [r4, r7]
 800317c:	f7ff fe60 	bl	8002e40 <HASH_DataIn>

  /* Configure the number of valid bits in last word of the data */
  HASH_SetLastWordValidBitsNbr(nbvalidbitsdata);

  /* Write the Input block in the IN FIFO */
  for(i=0; i<Ilen; i+=4)
 8003180:	3704      	adds	r7, #4
 8003182:	42af      	cmp	r7, r5
 8003184:	d3f9      	bcc.n	800317a <HASH_SHA1+0x3a>
    HASH_DataIn(*(uint32_t*)inputaddr);
    inputaddr+=4;
  }

  /* Start the HASH processor */
  HASH_StartDigest();
 8003186:	f7ff fe77 	bl	8002e78 <HASH_StartDigest>

  /* wait until the Busy flag is RESET */
  do
  {
    busystatus = HASH_GetFlagStatus(HASH_FLAG_BUSY);
 800318a:	2008      	movs	r0, #8
 800318c:	f7ff fec4 	bl	8002f18 <HASH_GetFlagStatus>
    counter++;
 8003190:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003192:	3301      	adds	r3, #1
 8003194:	930a      	str	r3, [sp, #40]	; 0x28
  }while ((counter != SHA1BUSY_TIMEOUT) && (busystatus != RESET));
 8003196:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003198:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800319c:	d002      	beq.n	80031a4 <HASH_SHA1+0x64>
 800319e:	2800      	cmp	r0, #0
 80031a0:	d1f3      	bne.n	800318a <HASH_SHA1+0x4a>
 80031a2:	e000      	b.n	80031a6 <HASH_SHA1+0x66>

  if (busystatus != RESET)
 80031a4:	b998      	cbnz	r0, 80031ce <HASH_SHA1+0x8e>
     status = ERROR;
  }
  else
  {
    /* Read the message digest */
    HASH_GetDigest(&SHA1_MessageDigest);
 80031a6:	a801      	add	r0, sp, #4
 80031a8:	f7ff fe58 	bl	8002e5c <HASH_GetDigest>
 80031ac:	9b01      	ldr	r3, [sp, #4]
 80031ae:	ba1b      	rev	r3, r3
    *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[0]);
 80031b0:	6033      	str	r3, [r6, #0]
 80031b2:	9b02      	ldr	r3, [sp, #8]
 80031b4:	ba1b      	rev	r3, r3
    outputaddr+=4;
    *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[1]);
 80031b6:	6073      	str	r3, [r6, #4]
 80031b8:	9b03      	ldr	r3, [sp, #12]
 80031ba:	ba1b      	rev	r3, r3
    outputaddr+=4;
    *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[2]);
 80031bc:	60b3      	str	r3, [r6, #8]
 80031be:	9b04      	ldr	r3, [sp, #16]
 80031c0:	ba1b      	rev	r3, r3
    outputaddr+=4;
    *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[3]);
 80031c2:	60f3      	str	r3, [r6, #12]
 80031c4:	9b05      	ldr	r3, [sp, #20]
 80031c6:	ba1b      	rev	r3, r3
  HASH_MsgDigest SHA1_MessageDigest;
  __IO uint16_t nbvalidbitsdata = 0;
  uint32_t i = 0;
  __IO uint32_t counter = 0;
  uint32_t busystatus = 0;
  ErrorStatus status = SUCCESS;
 80031c8:	2001      	movs	r0, #1
    outputaddr+=4;
    *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[2]);
    outputaddr+=4;
    *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[3]);
    outputaddr+=4;
    *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[4]);
 80031ca:	6133      	str	r3, [r6, #16]
 80031cc:	e000      	b.n	80031d0 <HASH_SHA1+0x90>
    counter++;
  }while ((counter != SHA1BUSY_TIMEOUT) && (busystatus != RESET));

  if (busystatus != RESET)
  {
     status = ERROR;
 80031ce:	2000      	movs	r0, #0
    *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[3]);
    outputaddr+=4;
    *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[4]);
  }
  return status;
}
 80031d0:	b00d      	add	sp, #52	; 0x34
 80031d2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080031d4 <HMAC_SHA1>:
  *          - SUCCESS: digest computation done
  *          - ERROR: digest computation failed
  */
ErrorStatus HMAC_SHA1(uint8_t *Key, uint32_t Keylen, uint8_t *Input,
                      uint32_t Ilen, uint8_t Output[20])
{
 80031d4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80031d8:	4699      	mov	r9, r3
 80031da:	b08d      	sub	sp, #52	; 0x34
  uint32_t keyaddr    = (uint32_t)Key;
  uint32_t inputaddr  = (uint32_t)Input;
  uint32_t outputaddr = (uint32_t)Output;

  /* Number of valid bits in last word of the Input data */
  nbvalidbitsdata = 8 * (Ilen % 4);
 80031dc:	f003 0303 	and.w	r3, r3, #3
ErrorStatus HMAC_SHA1(uint8_t *Key, uint32_t Keylen, uint8_t *Input,
                      uint32_t Ilen, uint8_t Output[20])
{
  HASH_InitTypeDef SHA1_HASH_InitStructure;
  HASH_MsgDigest SHA1_MessageDigest;
  __IO uint16_t nbvalidbitsdata = 0;
 80031e0:	f04f 0800 	mov.w	r8, #0
  uint32_t keyaddr    = (uint32_t)Key;
  uint32_t inputaddr  = (uint32_t)Input;
  uint32_t outputaddr = (uint32_t)Output;

  /* Number of valid bits in last word of the Input data */
  nbvalidbitsdata = 8 * (Ilen % 4);
 80031e4:	00db      	lsls	r3, r3, #3
ErrorStatus HMAC_SHA1(uint8_t *Key, uint32_t Keylen, uint8_t *Input,
                      uint32_t Ilen, uint8_t Output[20])
{
  HASH_InitTypeDef SHA1_HASH_InitStructure;
  HASH_MsgDigest SHA1_MessageDigest;
  __IO uint16_t nbvalidbitsdata = 0;
 80031e6:	f8ad 802c 	strh.w	r8, [sp, #44]	; 0x2c
  __IO uint16_t nbvalidbitskey = 0;
 80031ea:	f8ad 802e 	strh.w	r8, [sp, #46]	; 0x2e
  uint32_t i = 0;
  __IO uint32_t counter = 0;
 80031ee:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
  uint32_t keyaddr    = (uint32_t)Key;
  uint32_t inputaddr  = (uint32_t)Input;
  uint32_t outputaddr = (uint32_t)Output;

  /* Number of valid bits in last word of the Input data */
  nbvalidbitsdata = 8 * (Ilen % 4);
 80031f2:	f8ad 302c 	strh.w	r3, [sp, #44]	; 0x2c

  /* Number of valid bits in last word of the Key */
  nbvalidbitskey = 8 * (Keylen % 4);
 80031f6:	f001 0303 	and.w	r3, r1, #3
 80031fa:	00db      	lsls	r3, r3, #3
  *          - SUCCESS: digest computation done
  *          - ERROR: digest computation failed
  */
ErrorStatus HMAC_SHA1(uint8_t *Key, uint32_t Keylen, uint8_t *Input,
                      uint32_t Ilen, uint8_t Output[20])
{
 80031fc:	460d      	mov	r5, r1
 80031fe:	4616      	mov	r6, r2
 8003200:	4604      	mov	r4, r0

  /* Number of valid bits in last word of the Input data */
  nbvalidbitsdata = 8 * (Ilen % 4);

  /* Number of valid bits in last word of the Key */
  nbvalidbitskey = 8 * (Keylen % 4);
 8003202:	f8ad 302e 	strh.w	r3, [sp, #46]	; 0x2e
  *          - SUCCESS: digest computation done
  *          - ERROR: digest computation failed
  */
ErrorStatus HMAC_SHA1(uint8_t *Key, uint32_t Keylen, uint8_t *Input,
                      uint32_t Ilen, uint8_t Output[20])
{
 8003206:	9f14      	ldr	r7, [sp, #80]	; 0x50

  /* Number of valid bits in last word of the Key */
  nbvalidbitskey = 8 * (Keylen % 4);

  /* HASH peripheral initialization */
  HASH_DeInit();
 8003208:	f7ff fdd6 	bl	8002db8 <HASH_DeInit>

  /* HASH Configuration */
  SHA1_HASH_InitStructure.HASH_AlgoSelection = HASH_AlgoSelection_SHA1;
  SHA1_HASH_InitStructure.HASH_AlgoMode = HASH_AlgoMode_HMAC;
 800320c:	2340      	movs	r3, #64	; 0x40
 800320e:	9307      	str	r3, [sp, #28]
  SHA1_HASH_InitStructure.HASH_DataType = HASH_DataType_8b;
 8003210:	2320      	movs	r3, #32
  if(Keylen > 64)
 8003212:	2d40      	cmp	r5, #64	; 0x40
  HASH_DeInit();

  /* HASH Configuration */
  SHA1_HASH_InitStructure.HASH_AlgoSelection = HASH_AlgoSelection_SHA1;
  SHA1_HASH_InitStructure.HASH_AlgoMode = HASH_AlgoMode_HMAC;
  SHA1_HASH_InitStructure.HASH_DataType = HASH_DataType_8b;
 8003214:	9308      	str	r3, [sp, #32]
  else
  {
    /* HMAC short Key */
    SHA1_HASH_InitStructure.HASH_HMACKeyType = HASH_HMACKeyType_ShortKey;
  }
  HASH_Init(&SHA1_HASH_InitStructure);
 8003216:	a806      	add	r0, sp, #24
  SHA1_HASH_InitStructure.HASH_AlgoMode = HASH_AlgoMode_HMAC;
  SHA1_HASH_InitStructure.HASH_DataType = HASH_DataType_8b;
  if(Keylen > 64)
  {
    /* HMAC long Key */
    SHA1_HASH_InitStructure.HASH_HMACKeyType = HASH_HMACKeyType_LongKey;
 8003218:	bf8c      	ite	hi
 800321a:	f44f 3380 	movhi.w	r3, #65536	; 0x10000
  }
  else
  {
    /* HMAC short Key */
    SHA1_HASH_InitStructure.HASH_HMACKeyType = HASH_HMACKeyType_ShortKey;
 800321e:	f8cd 8024 	strls.w	r8, [sp, #36]	; 0x24

  /* HASH peripheral initialization */
  HASH_DeInit();

  /* HASH Configuration */
  SHA1_HASH_InitStructure.HASH_AlgoSelection = HASH_AlgoSelection_SHA1;
 8003222:	f8cd 8018 	str.w	r8, [sp, #24]
  SHA1_HASH_InitStructure.HASH_AlgoMode = HASH_AlgoMode_HMAC;
  SHA1_HASH_InitStructure.HASH_DataType = HASH_DataType_8b;
  if(Keylen > 64)
  {
    /* HMAC long Key */
    SHA1_HASH_InitStructure.HASH_HMACKeyType = HASH_HMACKeyType_LongKey;
 8003226:	bf88      	it	hi
 8003228:	9309      	strhi	r3, [sp, #36]	; 0x24
  else
  {
    /* HMAC short Key */
    SHA1_HASH_InitStructure.HASH_HMACKeyType = HASH_HMACKeyType_ShortKey;
  }
  HASH_Init(&SHA1_HASH_InitStructure);
 800322a:	f7ff fdd0 	bl	8002dce <HASH_Init>

  /* Configure the number of valid bits in last word of the Key */
  HASH_SetLastWordValidBitsNbr(nbvalidbitskey);
 800322e:	f8bd 002e 	ldrh.w	r0, [sp, #46]	; 0x2e
 8003232:	b280      	uxth	r0, r0
 8003234:	f7ff fdf8 	bl	8002e28 <HASH_SetLastWordValidBitsNbr>

  /* Write the Key */
  for(i=0; i<Keylen; i+=4)
 8003238:	f04f 0800 	mov.w	r8, #0
 800323c:	e005      	b.n	800324a <HMAC_SHA1+0x76>
  {
    HASH_DataIn(*(uint32_t*)keyaddr);
 800323e:	f854 0008 	ldr.w	r0, [r4, r8]
 8003242:	f7ff fdfd 	bl	8002e40 <HASH_DataIn>

  /* Configure the number of valid bits in last word of the Key */
  HASH_SetLastWordValidBitsNbr(nbvalidbitskey);

  /* Write the Key */
  for(i=0; i<Keylen; i+=4)
 8003246:	f108 0804 	add.w	r8, r8, #4
 800324a:	45a8      	cmp	r8, r5
 800324c:	d3f7      	bcc.n	800323e <HMAC_SHA1+0x6a>
    HASH_DataIn(*(uint32_t*)keyaddr);
    keyaddr+=4;
  }

  /* Start the HASH processor */
  HASH_StartDigest();
 800324e:	f7ff fe13 	bl	8002e78 <HASH_StartDigest>

  /* wait until the Busy flag is RESET */
  do
  {
    busystatus = HASH_GetFlagStatus(HASH_FLAG_BUSY);
 8003252:	2008      	movs	r0, #8
 8003254:	f7ff fe60 	bl	8002f18 <HASH_GetFlagStatus>
    counter++;
 8003258:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800325a:	3301      	adds	r3, #1
 800325c:	930a      	str	r3, [sp, #40]	; 0x28
  }while ((counter != SHA1BUSY_TIMEOUT) && (busystatus != RESET));
 800325e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003260:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003264:	d002      	beq.n	800326c <HMAC_SHA1+0x98>
 8003266:	2800      	cmp	r0, #0
 8003268:	d1f3      	bne.n	8003252 <HMAC_SHA1+0x7e>
 800326a:	e001      	b.n	8003270 <HMAC_SHA1+0x9c>

  if (busystatus != RESET)
 800326c:	2800      	cmp	r0, #0
 800326e:	d155      	bne.n	800331c <HMAC_SHA1+0x148>
     status = ERROR;
  }
  else
  {
    /* Configure the number of valid bits in last word of the Input data */
    HASH_SetLastWordValidBitsNbr(nbvalidbitsdata);
 8003270:	f8bd 002c 	ldrh.w	r0, [sp, #44]	; 0x2c
 8003274:	b280      	uxth	r0, r0
 8003276:	f7ff fdd7 	bl	8002e28 <HASH_SetLastWordValidBitsNbr>

    /* Write the Input block in the IN FIFO */
    for(i=0; i<Ilen; i+=4)
 800327a:	f04f 0800 	mov.w	r8, #0
 800327e:	e005      	b.n	800328c <HMAC_SHA1+0xb8>
    {
      HASH_DataIn(*(uint32_t*)inputaddr);
 8003280:	f856 0008 	ldr.w	r0, [r6, r8]
 8003284:	f7ff fddc 	bl	8002e40 <HASH_DataIn>
  {
    /* Configure the number of valid bits in last word of the Input data */
    HASH_SetLastWordValidBitsNbr(nbvalidbitsdata);

    /* Write the Input block in the IN FIFO */
    for(i=0; i<Ilen; i+=4)
 8003288:	f108 0804 	add.w	r8, r8, #4
 800328c:	45c8      	cmp	r8, r9
 800328e:	d3f7      	bcc.n	8003280 <HMAC_SHA1+0xac>
      HASH_DataIn(*(uint32_t*)inputaddr);
      inputaddr+=4;
    }

    /* Start the HASH processor */
    HASH_StartDigest();
 8003290:	f7ff fdf2 	bl	8002e78 <HASH_StartDigest>


    /* wait until the Busy flag is RESET */
    counter =0;
 8003294:	2300      	movs	r3, #0
 8003296:	930a      	str	r3, [sp, #40]	; 0x28
    do
    {
      busystatus = HASH_GetFlagStatus(HASH_FLAG_BUSY);
 8003298:	2008      	movs	r0, #8
 800329a:	f7ff fe3d 	bl	8002f18 <HASH_GetFlagStatus>
      counter++;
 800329e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80032a0:	3301      	adds	r3, #1
 80032a2:	930a      	str	r3, [sp, #40]	; 0x28
    }while ((counter != SHA1BUSY_TIMEOUT) && (busystatus != RESET));
 80032a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80032a6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80032aa:	d002      	beq.n	80032b2 <HMAC_SHA1+0xde>
 80032ac:	2800      	cmp	r0, #0
 80032ae:	d1f3      	bne.n	8003298 <HMAC_SHA1+0xc4>
 80032b0:	e001      	b.n	80032b6 <HMAC_SHA1+0xe2>

    if (busystatus != RESET)
 80032b2:	2800      	cmp	r0, #0
 80032b4:	d132      	bne.n	800331c <HMAC_SHA1+0x148>
      status = ERROR;
    }
    else
    {  
      /* Configure the number of valid bits in last word of the Key */
      HASH_SetLastWordValidBitsNbr(nbvalidbitskey);
 80032b6:	f8bd 002e 	ldrh.w	r0, [sp, #46]	; 0x2e
 80032ba:	b280      	uxth	r0, r0
 80032bc:	f7ff fdb4 	bl	8002e28 <HASH_SetLastWordValidBitsNbr>

      /* Write the Key */
      keyaddr = (uint32_t)Key;
      for(i=0; i<Keylen; i+=4)
 80032c0:	2600      	movs	r6, #0
 80032c2:	e003      	b.n	80032cc <HMAC_SHA1+0xf8>
      {
        HASH_DataIn(*(uint32_t*)keyaddr);
 80032c4:	59a0      	ldr	r0, [r4, r6]
 80032c6:	f7ff fdbb 	bl	8002e40 <HASH_DataIn>
      /* Configure the number of valid bits in last word of the Key */
      HASH_SetLastWordValidBitsNbr(nbvalidbitskey);

      /* Write the Key */
      keyaddr = (uint32_t)Key;
      for(i=0; i<Keylen; i+=4)
 80032ca:	3604      	adds	r6, #4
 80032cc:	42ae      	cmp	r6, r5
 80032ce:	d3f9      	bcc.n	80032c4 <HMAC_SHA1+0xf0>
        HASH_DataIn(*(uint32_t*)keyaddr);
        keyaddr+=4;
      }

      /* Start the HASH processor */
      HASH_StartDigest();
 80032d0:	f7ff fdd2 	bl	8002e78 <HASH_StartDigest>

      /* wait until the Busy flag is RESET */
      counter =0;
 80032d4:	2300      	movs	r3, #0
 80032d6:	930a      	str	r3, [sp, #40]	; 0x28
      do
      {
        busystatus = HASH_GetFlagStatus(HASH_FLAG_BUSY);
 80032d8:	2008      	movs	r0, #8
 80032da:	f7ff fe1d 	bl	8002f18 <HASH_GetFlagStatus>
        counter++;
 80032de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80032e0:	3301      	adds	r3, #1
 80032e2:	930a      	str	r3, [sp, #40]	; 0x28
      }while ((counter != SHA1BUSY_TIMEOUT) && (busystatus != RESET));
 80032e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80032e6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80032ea:	d002      	beq.n	80032f2 <HMAC_SHA1+0x11e>
 80032ec:	2800      	cmp	r0, #0
 80032ee:	d1f3      	bne.n	80032d8 <HMAC_SHA1+0x104>
 80032f0:	e000      	b.n	80032f4 <HMAC_SHA1+0x120>

      if (busystatus != RESET)
 80032f2:	b998      	cbnz	r0, 800331c <HMAC_SHA1+0x148>
        status = ERROR;
      }
      else
      {
        /* Read the message digest */
        HASH_GetDigest(&SHA1_MessageDigest);
 80032f4:	a801      	add	r0, sp, #4
 80032f6:	f7ff fdb1 	bl	8002e5c <HASH_GetDigest>
 80032fa:	9b01      	ldr	r3, [sp, #4]
 80032fc:	ba1b      	rev	r3, r3
        *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[0]);
 80032fe:	603b      	str	r3, [r7, #0]
 8003300:	9b02      	ldr	r3, [sp, #8]
 8003302:	ba1b      	rev	r3, r3
        outputaddr+=4;
        *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[1]);
 8003304:	607b      	str	r3, [r7, #4]
 8003306:	9b03      	ldr	r3, [sp, #12]
 8003308:	ba1b      	rev	r3, r3
        outputaddr+=4;
        *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[2]);
 800330a:	60bb      	str	r3, [r7, #8]
 800330c:	9b04      	ldr	r3, [sp, #16]
 800330e:	ba1b      	rev	r3, r3
        outputaddr+=4;
        *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[3]);
 8003310:	60fb      	str	r3, [r7, #12]
 8003312:	9b05      	ldr	r3, [sp, #20]
 8003314:	ba1b      	rev	r3, r3
  __IO uint16_t nbvalidbitsdata = 0;
  __IO uint16_t nbvalidbitskey = 0;
  uint32_t i = 0;
  __IO uint32_t counter = 0;
  uint32_t busystatus = 0;
  ErrorStatus status = SUCCESS;
 8003316:	2001      	movs	r0, #1
        outputaddr+=4;
        *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[2]);
        outputaddr+=4;
        *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[3]);
        outputaddr+=4;
        *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[4]);
 8003318:	613b      	str	r3, [r7, #16]
 800331a:	e000      	b.n	800331e <HMAC_SHA1+0x14a>
        counter++;
      }while ((counter != SHA1BUSY_TIMEOUT) && (busystatus != RESET));

      if (busystatus != RESET)
      {
        status = ERROR;
 800331c:	2000      	movs	r0, #0
        *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[4]);
      }
    }  
  }
  return status;  
}
 800331e:	b00d      	add	sp, #52	; 0x34
 8003320:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08003324 <I2C_DeInit>:
  * @brief  Deinitialize the I2Cx peripheral registers to their default reset values.
  * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
  * @retval None
  */
void I2C_DeInit(I2C_TypeDef* I2Cx)
{
 8003324:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));

  if (I2Cx == I2C1)
 8003326:	4b13      	ldr	r3, [pc, #76]	; (8003374 <I2C_DeInit+0x50>)
 8003328:	4298      	cmp	r0, r3
 800332a:	d107      	bne.n	800333c <I2C_DeInit+0x18>
  {
    /* Enable I2C1 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, ENABLE);
 800332c:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8003330:	2101      	movs	r1, #1
 8003332:	f000 fc15 	bl	8003b60 <RCC_APB1PeriphResetCmd>
    /* Release I2C1 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, DISABLE);    
 8003336:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 800333a:	e014      	b.n	8003366 <I2C_DeInit+0x42>
  }
  else if (I2Cx == I2C2)
 800333c:	4b0e      	ldr	r3, [pc, #56]	; (8003378 <I2C_DeInit+0x54>)
 800333e:	4298      	cmp	r0, r3
 8003340:	d107      	bne.n	8003352 <I2C_DeInit+0x2e>
  {
    /* Enable I2C2 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, ENABLE);
 8003342:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8003346:	2101      	movs	r1, #1
 8003348:	f000 fc0a 	bl	8003b60 <RCC_APB1PeriphResetCmd>
    /* Release I2C2 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, DISABLE);      
 800334c:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8003350:	e009      	b.n	8003366 <I2C_DeInit+0x42>
  }
  else 
  {
    if (I2Cx == I2C3)
 8003352:	4b0a      	ldr	r3, [pc, #40]	; (800337c <I2C_DeInit+0x58>)
 8003354:	4298      	cmp	r0, r3
 8003356:	d10b      	bne.n	8003370 <I2C_DeInit+0x4c>
    {
      /* Enable I2C3 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C3, ENABLE);
 8003358:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 800335c:	2101      	movs	r1, #1
 800335e:	f000 fbff 	bl	8003b60 <RCC_APB1PeriphResetCmd>
      /* Release I2C3 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C3, DISABLE);     
 8003362:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8003366:	2100      	movs	r1, #0
    }
  }
}
 8003368:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    if (I2Cx == I2C3)
    {
      /* Enable I2C3 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C3, ENABLE);
      /* Release I2C3 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C3, DISABLE);     
 800336c:	f000 bbf8 	b.w	8003b60 <RCC_APB1PeriphResetCmd>
 8003370:	bd08      	pop	{r3, pc}
 8003372:	bf00      	nop
 8003374:	40005400 	.word	0x40005400
 8003378:	40005800 	.word	0x40005800
 800337c:	40005c00 	.word	0x40005c00

08003380 <I2C_Init>:
  * @param  I2C_InitStruct: pointer to a I2C_InitTypeDef structure that contains 
  *         the configuration information for the specified I2C peripheral.
  * @retval None
  */
void I2C_Init(I2C_TypeDef* I2Cx, I2C_InitTypeDef* I2C_InitStruct)
{
 8003380:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8003382:	4604      	mov	r4, r0
  assert_param(IS_I2C_ACK_STATE(I2C_InitStruct->I2C_Ack));
  assert_param(IS_I2C_ACKNOWLEDGE_ADDRESS(I2C_InitStruct->I2C_AcknowledgedAddress));

/*---------------------------- I2Cx CR2 Configuration ------------------------*/
  /* Get the I2Cx CR2 value */
  tmpreg = I2Cx->CR2;
 8003384:	8886      	ldrh	r6, [r0, #4]
  /* Clear frequency FREQ[5:0] bits */
  tmpreg &= (uint16_t)~((uint16_t)I2C_CR2_FREQ);
  /* Get pclk1 frequency value */
  RCC_GetClocksFreq(&rcc_clocks);
 8003386:	4668      	mov	r0, sp
  * @param  I2C_InitStruct: pointer to a I2C_InitTypeDef structure that contains 
  *         the configuration information for the specified I2C peripheral.
  * @retval None
  */
void I2C_Init(I2C_TypeDef* I2Cx, I2C_InitTypeDef* I2C_InitStruct)
{
 8003388:	460d      	mov	r5, r1
  /* Get the I2Cx CR2 value */
  tmpreg = I2Cx->CR2;
  /* Clear frequency FREQ[5:0] bits */
  tmpreg &= (uint16_t)~((uint16_t)I2C_CR2_FREQ);
  /* Get pclk1 frequency value */
  RCC_GetClocksFreq(&rcc_clocks);
 800338a:	f000 fb19 	bl	80039c0 <RCC_GetClocksFreq>
  pclk1 = rcc_clocks.PCLK1_Frequency;
 800338e:	9902      	ldr	r1, [sp, #8]
  /* Set frequency bits depending on pclk1 value */
  freqrange = (uint16_t)(pclk1 / 1000000);
 8003390:	482c      	ldr	r0, [pc, #176]	; (8003444 <I2C_Init+0xc4>)
  /* Reset tmpreg value */
  /* Clear F/S, DUTY and CCR[11:0] bits */
  tmpreg = 0;

  /* Configure speed in standard mode */
  if (I2C_InitStruct->I2C_ClockSpeed <= 100000)
 8003392:	682b      	ldr	r3, [r5, #0]

/*---------------------------- I2Cx CR2 Configuration ------------------------*/
  /* Get the I2Cx CR2 value */
  tmpreg = I2Cx->CR2;
  /* Clear frequency FREQ[5:0] bits */
  tmpreg &= (uint16_t)~((uint16_t)I2C_CR2_FREQ);
 8003394:	f026 063f 	bic.w	r6, r6, #63	; 0x3f
 8003398:	0436      	lsls	r6, r6, #16
  /* Get pclk1 frequency value */
  RCC_GetClocksFreq(&rcc_clocks);
  pclk1 = rcc_clocks.PCLK1_Frequency;
  /* Set frequency bits depending on pclk1 value */
  freqrange = (uint16_t)(pclk1 / 1000000);
 800339a:	fbb1 f0f0 	udiv	r0, r1, r0

/*---------------------------- I2Cx CR2 Configuration ------------------------*/
  /* Get the I2Cx CR2 value */
  tmpreg = I2Cx->CR2;
  /* Clear frequency FREQ[5:0] bits */
  tmpreg &= (uint16_t)~((uint16_t)I2C_CR2_FREQ);
 800339e:	0c36      	lsrs	r6, r6, #16
  /* Get pclk1 frequency value */
  RCC_GetClocksFreq(&rcc_clocks);
  pclk1 = rcc_clocks.PCLK1_Frequency;
  /* Set frequency bits depending on pclk1 value */
  freqrange = (uint16_t)(pclk1 / 1000000);
 80033a0:	b280      	uxth	r0, r0
  tmpreg |= freqrange;
 80033a2:	4306      	orrs	r6, r0
  /* Write to I2Cx CR2 */
  I2Cx->CR2 = tmpreg;
 80033a4:	80a6      	strh	r6, [r4, #4]

/*---------------------------- I2Cx CCR Configuration ------------------------*/
  /* Disable the selected I2C peripheral to configure TRISE */
  I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_PE);
 80033a6:	8822      	ldrh	r2, [r4, #0]
 80033a8:	f022 0201 	bic.w	r2, r2, #1
 80033ac:	0412      	lsls	r2, r2, #16
 80033ae:	0c12      	lsrs	r2, r2, #16
 80033b0:	8022      	strh	r2, [r4, #0]
  /* Reset tmpreg value */
  /* Clear F/S, DUTY and CCR[11:0] bits */
  tmpreg = 0;

  /* Configure speed in standard mode */
  if (I2C_InitStruct->I2C_ClockSpeed <= 100000)
 80033b2:	4a25      	ldr	r2, [pc, #148]	; (8003448 <I2C_Init+0xc8>)
 80033b4:	4293      	cmp	r3, r2
 80033b6:	d80a      	bhi.n	80033ce <I2C_Init+0x4e>
  {
    /* Standard mode speed calculate */
    result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed << 1));
 80033b8:	005b      	lsls	r3, r3, #1
 80033ba:	fbb1 f3f3 	udiv	r3, r1, r3
      result = 0x04;  
    }
    /* Set speed value for standard mode */
    tmpreg |= result;	  
    /* Set Maximum Rise Time for standard mode */
    I2Cx->TRISE = freqrange + 1; 
 80033be:	3001      	adds	r0, #1

  /* Configure speed in standard mode */
  if (I2C_InitStruct->I2C_ClockSpeed <= 100000)
  {
    /* Standard mode speed calculate */
    result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed << 1));
 80033c0:	b29b      	uxth	r3, r3
      result = 0x04;  
    }
    /* Set speed value for standard mode */
    tmpreg |= result;	  
    /* Set Maximum Rise Time for standard mode */
    I2Cx->TRISE = freqrange + 1; 
 80033c2:	b280      	uxth	r0, r0
 80033c4:	8420      	strh	r0, [r4, #32]
    {
      /* Set minimum allowed value */
      result = 0x04;  
    }
    /* Set speed value for standard mode */
    tmpreg |= result;	  
 80033c6:	2b03      	cmp	r3, #3
 80033c8:	bf98      	it	ls
 80033ca:	2304      	movls	r3, #4
 80033cc:	e021      	b.n	8003412 <I2C_Init+0x92>
  /* Configure speed in fast mode */
  /* To use the I2C at 400 KHz (in fast mode), the PCLK1 frequency (I2C peripheral
     input clock) must be a multiple of 10 MHz */
  else /*(I2C_InitStruct->I2C_ClockSpeed <= 400000)*/
  {
    if (I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_2)
 80033ce:	88ee      	ldrh	r6, [r5, #6]
 80033d0:	f64b 72ff 	movw	r2, #49151	; 0xbfff
 80033d4:	4296      	cmp	r6, r2
 80033d6:	d105      	bne.n	80033e4 <I2C_Init+0x64>
    {
      /* Fast mode speed calculate: Tlow/Thigh = 2 */
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 3));
 80033d8:	2203      	movs	r2, #3
 80033da:	4353      	muls	r3, r2
 80033dc:	fbb1 f3f3 	udiv	r3, r1, r3
 80033e0:	b29b      	uxth	r3, r3
 80033e2:	e006      	b.n	80033f2 <I2C_Init+0x72>
    }
    else /*I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_16_9*/
    {
      /* Fast mode speed calculate: Tlow/Thigh = 16/9 */
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 25));
 80033e4:	2219      	movs	r2, #25
 80033e6:	4353      	muls	r3, r2
 80033e8:	fbb1 f3f3 	udiv	r3, r1, r3
 80033ec:	b29b      	uxth	r3, r3
      /* Set DUTY bit */
      result |= I2C_DutyCycle_16_9;
 80033ee:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
    }

    /* Test if CCR value is under 0x1*/
    if ((result & I2C_CCR_CCR) == 0)
 80033f2:	051a      	lsls	r2, r3, #20
      result |= (uint16_t)0x0001;  
    }
    /* Set speed value and set F/S bit for fast mode */
    tmpreg |= (uint16_t)(result | I2C_CCR_FS);
    /* Set Maximum Rise Time for fast mode */
    I2Cx->TRISE = (uint16_t)(((freqrange * (uint16_t)300) / (uint16_t)1000) + (uint16_t)1);  
 80033f4:	f44f 7296 	mov.w	r2, #300	; 0x12c

    /* Test if CCR value is under 0x1*/
    if ((result & I2C_CCR_CCR) == 0)
    {
      /* Set minimum allowed value */
      result |= (uint16_t)0x0001;  
 80033f8:	bf08      	it	eq
 80033fa:	f043 0301 	orreq.w	r3, r3, #1
    }
    /* Set speed value and set F/S bit for fast mode */
    tmpreg |= (uint16_t)(result | I2C_CCR_FS);
    /* Set Maximum Rise Time for fast mode */
    I2Cx->TRISE = (uint16_t)(((freqrange * (uint16_t)300) / (uint16_t)1000) + (uint16_t)1);  
 80033fe:	4350      	muls	r0, r2
 8003400:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003404:	fb90 f0f2 	sdiv	r0, r0, r2
 8003408:	3001      	adds	r0, #1
 800340a:	b280      	uxth	r0, r0
    {
      /* Set minimum allowed value */
      result |= (uint16_t)0x0001;  
    }
    /* Set speed value and set F/S bit for fast mode */
    tmpreg |= (uint16_t)(result | I2C_CCR_FS);
 800340c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
    /* Set Maximum Rise Time for fast mode */
    I2Cx->TRISE = (uint16_t)(((freqrange * (uint16_t)300) / (uint16_t)1000) + (uint16_t)1);  
 8003410:	8420      	strh	r0, [r4, #32]
  }

  /* Write to I2Cx CCR */
  I2Cx->CCR = tmpreg;
 8003412:	83a3      	strh	r3, [r4, #28]
  /* Enable the selected I2C peripheral */
  I2Cx->CR1 |= I2C_CR1_PE;
 8003414:	8823      	ldrh	r3, [r4, #0]
  /* Clear ACK, SMBTYPE and  SMBUS bits */
  tmpreg &= CR1_CLEAR_MASK;
  /* Configure I2Cx: mode and acknowledgement */
  /* Set SMBTYPE and SMBUS bits according to I2C_Mode value */
  /* Set ACK bit according to I2C_Ack value */
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
 8003416:	8969      	ldrh	r1, [r5, #10]
 8003418:	88aa      	ldrh	r2, [r5, #4]
  }

  /* Write to I2Cx CCR */
  I2Cx->CCR = tmpreg;
  /* Enable the selected I2C peripheral */
  I2Cx->CR1 |= I2C_CR1_PE;
 800341a:	b29b      	uxth	r3, r3
 800341c:	f043 0301 	orr.w	r3, r3, #1
 8003420:	8023      	strh	r3, [r4, #0]

/*---------------------------- I2Cx CR1 Configuration ------------------------*/
  /* Get the I2Cx CR1 value */
  tmpreg = I2Cx->CR1;
 8003422:	8823      	ldrh	r3, [r4, #0]
  /* Clear ACK, SMBTYPE and  SMBUS bits */
  tmpreg &= CR1_CLEAR_MASK;
 8003424:	f423 6381 	bic.w	r3, r3, #1032	; 0x408
 8003428:	f023 0302 	bic.w	r3, r3, #2
 800342c:	041b      	lsls	r3, r3, #16
  /* Configure I2Cx: mode and acknowledgement */
  /* Set SMBTYPE and SMBUS bits according to I2C_Mode value */
  /* Set ACK bit according to I2C_Ack value */
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
 800342e:	430a      	orrs	r2, r1

/*---------------------------- I2Cx CR1 Configuration ------------------------*/
  /* Get the I2Cx CR1 value */
  tmpreg = I2Cx->CR1;
  /* Clear ACK, SMBTYPE and  SMBUS bits */
  tmpreg &= CR1_CLEAR_MASK;
 8003430:	0c1b      	lsrs	r3, r3, #16
  /* Configure I2Cx: mode and acknowledgement */
  /* Set SMBTYPE and SMBUS bits according to I2C_Mode value */
  /* Set ACK bit according to I2C_Ack value */
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
 8003432:	4313      	orrs	r3, r2
 8003434:	b29b      	uxth	r3, r3
  /* Write to I2Cx CR1 */
  I2Cx->CR1 = tmpreg;
 8003436:	8023      	strh	r3, [r4, #0]

/*---------------------------- I2Cx OAR1 Configuration -----------------------*/
  /* Set I2Cx Own Address1 and acknowledged address */
  I2Cx->OAR1 = (I2C_InitStruct->I2C_AcknowledgedAddress | I2C_InitStruct->I2C_OwnAddress1);
 8003438:	892a      	ldrh	r2, [r5, #8]
 800343a:	89ab      	ldrh	r3, [r5, #12]
 800343c:	4313      	orrs	r3, r2
 800343e:	b29b      	uxth	r3, r3
 8003440:	8123      	strh	r3, [r4, #8]
}
 8003442:	bd7f      	pop	{r0, r1, r2, r3, r4, r5, r6, pc}
 8003444:	000f4240 	.word	0x000f4240
 8003448:	000186a0 	.word	0x000186a0

0800344c <I2C_StructInit>:
  */
void I2C_StructInit(I2C_InitTypeDef* I2C_InitStruct)
{
/*---------------- Reset I2C init structure parameters values ----------------*/
  /* initialize the I2C_ClockSpeed member */
  I2C_InitStruct->I2C_ClockSpeed = 5000;
 800344c:	f241 3388 	movw	r3, #5000	; 0x1388
 8003450:	6003      	str	r3, [r0, #0]
  /* Initialize the I2C_Mode member */
  I2C_InitStruct->I2C_Mode = I2C_Mode_I2C;
 8003452:	2300      	movs	r3, #0
 8003454:	8083      	strh	r3, [r0, #4]
  /* Initialize the I2C_DutyCycle member */
  I2C_InitStruct->I2C_DutyCycle = I2C_DutyCycle_2;
 8003456:	f64b 72ff 	movw	r2, #49151	; 0xbfff
  /* Initialize the I2C_OwnAddress1 member */
  I2C_InitStruct->I2C_OwnAddress1 = 0;
 800345a:	8103      	strh	r3, [r0, #8]
  /* Initialize the I2C_Ack member */
  I2C_InitStruct->I2C_Ack = I2C_Ack_Disable;
 800345c:	8143      	strh	r3, [r0, #10]
  /* Initialize the I2C_AcknowledgedAddress member */
  I2C_InitStruct->I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
 800345e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  /* initialize the I2C_ClockSpeed member */
  I2C_InitStruct->I2C_ClockSpeed = 5000;
  /* Initialize the I2C_Mode member */
  I2C_InitStruct->I2C_Mode = I2C_Mode_I2C;
  /* Initialize the I2C_DutyCycle member */
  I2C_InitStruct->I2C_DutyCycle = I2C_DutyCycle_2;
 8003462:	80c2      	strh	r2, [r0, #6]
  /* Initialize the I2C_OwnAddress1 member */
  I2C_InitStruct->I2C_OwnAddress1 = 0;
  /* Initialize the I2C_Ack member */
  I2C_InitStruct->I2C_Ack = I2C_Ack_Disable;
  /* Initialize the I2C_AcknowledgedAddress member */
  I2C_InitStruct->I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
 8003464:	8183      	strh	r3, [r0, #12]
}
 8003466:	4770      	bx	lr

08003468 <I2C_Cmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C peripheral */
    I2Cx->CR1 |= I2C_CR1_PE;
 8003468:	8803      	ldrh	r3, [r0, #0]
void I2C_Cmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800346a:	b119      	cbz	r1, 8003474 <I2C_Cmd+0xc>
  {
    /* Enable the selected I2C peripheral */
    I2Cx->CR1 |= I2C_CR1_PE;
 800346c:	b29b      	uxth	r3, r3
 800346e:	f043 0301 	orr.w	r3, r3, #1
 8003472:	e003      	b.n	800347c <I2C_Cmd+0x14>
  }
  else
  {
    /* Disable the selected I2C peripheral */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_PE);
 8003474:	f023 0301 	bic.w	r3, r3, #1
 8003478:	041b      	lsls	r3, r3, #16
 800347a:	0c1b      	lsrs	r3, r3, #16
 800347c:	8003      	strh	r3, [r0, #0]
 800347e:	4770      	bx	lr

08003480 <I2C_GenerateSTART>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Generate a START condition */
    I2Cx->CR1 |= I2C_CR1_START;
 8003480:	8803      	ldrh	r3, [r0, #0]
void I2C_GenerateSTART(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003482:	b119      	cbz	r1, 800348c <I2C_GenerateSTART+0xc>
  {
    /* Generate a START condition */
    I2Cx->CR1 |= I2C_CR1_START;
 8003484:	b29b      	uxth	r3, r3
 8003486:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800348a:	e003      	b.n	8003494 <I2C_GenerateSTART+0x14>
  }
  else
  {
    /* Disable the START condition generation */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_START);
 800348c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003490:	041b      	lsls	r3, r3, #16
 8003492:	0c1b      	lsrs	r3, r3, #16
 8003494:	8003      	strh	r3, [r0, #0]
 8003496:	4770      	bx	lr

08003498 <I2C_GenerateSTOP>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Generate a STOP condition */
    I2Cx->CR1 |= I2C_CR1_STOP;
 8003498:	8803      	ldrh	r3, [r0, #0]
void I2C_GenerateSTOP(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800349a:	b119      	cbz	r1, 80034a4 <I2C_GenerateSTOP+0xc>
  {
    /* Generate a STOP condition */
    I2Cx->CR1 |= I2C_CR1_STOP;
 800349c:	b29b      	uxth	r3, r3
 800349e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80034a2:	e003      	b.n	80034ac <I2C_GenerateSTOP+0x14>
  }
  else
  {
    /* Disable the STOP condition generation */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_STOP);
 80034a4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80034a8:	041b      	lsls	r3, r3, #16
 80034aa:	0c1b      	lsrs	r3, r3, #16
 80034ac:	8003      	strh	r3, [r0, #0]
 80034ae:	4770      	bx	lr

080034b0 <I2C_Send7bitAddress>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_DIRECTION(I2C_Direction));
  /* Test on the direction to set/reset the read/write bit */
  if (I2C_Direction != I2C_Direction_Transmitter)
 80034b0:	b112      	cbz	r2, 80034b8 <I2C_Send7bitAddress+0x8>
  {
    /* Set the address bit0 for read */
    Address |= I2C_OAR1_ADD0;
 80034b2:	f041 0101 	orr.w	r1, r1, #1
 80034b6:	e001      	b.n	80034bc <I2C_Send7bitAddress+0xc>
  }
  else
  {
    /* Reset the address bit0 for write */
    Address &= (uint8_t)~((uint8_t)I2C_OAR1_ADD0);
 80034b8:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
  }
  /* Send the address */
  I2Cx->DR = Address;
 80034bc:	8201      	strh	r1, [r0, #16]
}
 80034be:	4770      	bx	lr

080034c0 <I2C_AcknowledgeConfig>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the acknowledgement */
    I2Cx->CR1 |= I2C_CR1_ACK;
 80034c0:	8803      	ldrh	r3, [r0, #0]
void I2C_AcknowledgeConfig(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80034c2:	b119      	cbz	r1, 80034cc <I2C_AcknowledgeConfig+0xc>
  {
    /* Enable the acknowledgement */
    I2Cx->CR1 |= I2C_CR1_ACK;
 80034c4:	b29b      	uxth	r3, r3
 80034c6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80034ca:	e003      	b.n	80034d4 <I2C_AcknowledgeConfig+0x14>
  }
  else
  {
    /* Disable the acknowledgement */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_ACK);
 80034cc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80034d0:	041b      	lsls	r3, r3, #16
 80034d2:	0c1b      	lsrs	r3, r3, #16
 80034d4:	8003      	strh	r3, [r0, #0]
 80034d6:	4770      	bx	lr

080034d8 <I2C_OwnAddress2Config>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));

  /* Get the old register value */
  tmpreg = I2Cx->OAR2;
 80034d8:	8983      	ldrh	r3, [r0, #12]
 80034da:	b29b      	uxth	r3, r3

  /* Reset I2Cx Own address2 bit [7:1] */
  tmpreg &= (uint16_t)~((uint16_t)I2C_OAR2_ADD2);

  /* Set I2Cx Own address2 */
  tmpreg |= (uint16_t)((uint16_t)Address & (uint16_t)0x00FE);
 80034dc:	f001 01fe 	and.w	r1, r1, #254	; 0xfe

  /* Get the old register value */
  tmpreg = I2Cx->OAR2;

  /* Reset I2Cx Own address2 bit [7:1] */
  tmpreg &= (uint16_t)~((uint16_t)I2C_OAR2_ADD2);
 80034e0:	f023 03fe 	bic.w	r3, r3, #254	; 0xfe

  /* Set I2Cx Own address2 */
  tmpreg |= (uint16_t)((uint16_t)Address & (uint16_t)0x00FE);
 80034e4:	430b      	orrs	r3, r1

  /* Store the new register value */
  I2Cx->OAR2 = tmpreg;
 80034e6:	8183      	strh	r3, [r0, #12]
}
 80034e8:	4770      	bx	lr

080034ea <I2C_DualAddressCmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable dual addressing mode */
    I2Cx->OAR2 |= I2C_OAR2_ENDUAL;
 80034ea:	8983      	ldrh	r3, [r0, #12]
void I2C_DualAddressCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80034ec:	b119      	cbz	r1, 80034f6 <I2C_DualAddressCmd+0xc>
  {
    /* Enable dual addressing mode */
    I2Cx->OAR2 |= I2C_OAR2_ENDUAL;
 80034ee:	b29b      	uxth	r3, r3
 80034f0:	f043 0301 	orr.w	r3, r3, #1
 80034f4:	e003      	b.n	80034fe <I2C_DualAddressCmd+0x14>
  }
  else
  {
    /* Disable dual addressing mode */
    I2Cx->OAR2 &= (uint16_t)~((uint16_t)I2C_OAR2_ENDUAL);
 80034f6:	f023 0301 	bic.w	r3, r3, #1
 80034fa:	041b      	lsls	r3, r3, #16
 80034fc:	0c1b      	lsrs	r3, r3, #16
 80034fe:	8183      	strh	r3, [r0, #12]
 8003500:	4770      	bx	lr

08003502 <I2C_GeneralCallCmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable generall call */
    I2Cx->CR1 |= I2C_CR1_ENGC;
 8003502:	8803      	ldrh	r3, [r0, #0]
void I2C_GeneralCallCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003504:	b119      	cbz	r1, 800350e <I2C_GeneralCallCmd+0xc>
  {
    /* Enable generall call */
    I2Cx->CR1 |= I2C_CR1_ENGC;
 8003506:	b29b      	uxth	r3, r3
 8003508:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800350c:	e003      	b.n	8003516 <I2C_GeneralCallCmd+0x14>
  }
  else
  {
    /* Disable generall call */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_ENGC);
 800350e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003512:	041b      	lsls	r3, r3, #16
 8003514:	0c1b      	lsrs	r3, r3, #16
 8003516:	8003      	strh	r3, [r0, #0]
 8003518:	4770      	bx	lr

0800351a <I2C_SoftwareResetCmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Peripheral under reset */
    I2Cx->CR1 |= I2C_CR1_SWRST;
 800351a:	8803      	ldrh	r3, [r0, #0]
void I2C_SoftwareResetCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800351c:	b129      	cbz	r1, 800352a <I2C_SoftwareResetCmd+0x10>
  {
    /* Peripheral under reset */
    I2Cx->CR1 |= I2C_CR1_SWRST;
 800351e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003522:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003526:	b29b      	uxth	r3, r3
 8003528:	e001      	b.n	800352e <I2C_SoftwareResetCmd+0x14>
  }
  else
  {
    /* Peripheral not under reset */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_SWRST);
 800352a:	045b      	lsls	r3, r3, #17
 800352c:	0c5b      	lsrs	r3, r3, #17
 800352e:	8003      	strh	r3, [r0, #0]
 8003530:	4770      	bx	lr

08003532 <I2C_StretchClockCmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState == DISABLE)
  {
    /* Enable the selected I2C Clock stretching */
    I2Cx->CR1 |= I2C_CR1_NOSTRETCH;
 8003532:	8803      	ldrh	r3, [r0, #0]
void I2C_StretchClockCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState == DISABLE)
 8003534:	b919      	cbnz	r1, 800353e <I2C_StretchClockCmd+0xc>
  {
    /* Enable the selected I2C Clock stretching */
    I2Cx->CR1 |= I2C_CR1_NOSTRETCH;
 8003536:	b29b      	uxth	r3, r3
 8003538:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800353c:	e003      	b.n	8003546 <I2C_StretchClockCmd+0x14>
  }
  else
  {
    /* Disable the selected I2C Clock stretching */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_NOSTRETCH);
 800353e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003542:	041b      	lsls	r3, r3, #16
 8003544:	0c1b      	lsrs	r3, r3, #16
 8003546:	8003      	strh	r3, [r0, #0]
 8003548:	4770      	bx	lr

0800354a <I2C_FastModeDutyCycleConfig>:
void I2C_FastModeDutyCycleConfig(I2C_TypeDef* I2Cx, uint16_t I2C_DutyCycle)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_DUTY_CYCLE(I2C_DutyCycle));
  if (I2C_DutyCycle != I2C_DutyCycle_16_9)
 800354a:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
  {
    /* I2C fast mode Tlow/Thigh=2 */
    I2Cx->CCR &= I2C_DutyCycle_2;
 800354e:	8b83      	ldrh	r3, [r0, #28]
void I2C_FastModeDutyCycleConfig(I2C_TypeDef* I2Cx, uint16_t I2C_DutyCycle)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_DUTY_CYCLE(I2C_DutyCycle));
  if (I2C_DutyCycle != I2C_DutyCycle_16_9)
 8003550:	d004      	beq.n	800355c <I2C_FastModeDutyCycleConfig+0x12>
  {
    /* I2C fast mode Tlow/Thigh=2 */
    I2Cx->CCR &= I2C_DutyCycle_2;
 8003552:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003556:	041b      	lsls	r3, r3, #16
 8003558:	0c1b      	lsrs	r3, r3, #16
 800355a:	e002      	b.n	8003562 <I2C_FastModeDutyCycleConfig+0x18>
  }
  else
  {
    /* I2C fast mode Tlow/Thigh=16/9 */
    I2Cx->CCR |= I2C_DutyCycle_16_9;
 800355c:	b29b      	uxth	r3, r3
 800355e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003562:	8383      	strh	r3, [r0, #28]
 8003564:	4770      	bx	lr

08003566 <I2C_NACKPositionConfig>:
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_NACK_POSITION(I2C_NACKPosition));
  
  /* Check the input parameter */
  if (I2C_NACKPosition == I2C_NACKPosition_Next)
 8003566:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
  {
    /* Next byte in shift register is the last received byte */
    I2Cx->CR1 |= I2C_NACKPosition_Next;
 800356a:	8803      	ldrh	r3, [r0, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_NACK_POSITION(I2C_NACKPosition));
  
  /* Check the input parameter */
  if (I2C_NACKPosition == I2C_NACKPosition_Next)
 800356c:	d103      	bne.n	8003576 <I2C_NACKPositionConfig+0x10>
  {
    /* Next byte in shift register is the last received byte */
    I2Cx->CR1 |= I2C_NACKPosition_Next;
 800356e:	b29b      	uxth	r3, r3
 8003570:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003574:	e003      	b.n	800357e <I2C_NACKPositionConfig+0x18>
  }
  else
  {
    /* Current byte in shift register is the last received byte */
    I2Cx->CR1 &= I2C_NACKPosition_Current;
 8003576:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800357a:	041b      	lsls	r3, r3, #16
 800357c:	0c1b      	lsrs	r3, r3, #16
 800357e:	8003      	strh	r3, [r0, #0]
 8003580:	4770      	bx	lr

08003582 <I2C_SMBusAlertConfig>:
void I2C_SMBusAlertConfig(I2C_TypeDef* I2Cx, uint16_t I2C_SMBusAlert)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_SMBUS_ALERT(I2C_SMBusAlert));
  if (I2C_SMBusAlert == I2C_SMBusAlert_Low)
 8003582:	f5b1 5f00 	cmp.w	r1, #8192	; 0x2000
  {
    /* Drive the SMBusAlert pin Low */
    I2Cx->CR1 |= I2C_SMBusAlert_Low;
 8003586:	8803      	ldrh	r3, [r0, #0]
void I2C_SMBusAlertConfig(I2C_TypeDef* I2Cx, uint16_t I2C_SMBusAlert)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_SMBUS_ALERT(I2C_SMBusAlert));
  if (I2C_SMBusAlert == I2C_SMBusAlert_Low)
 8003588:	d103      	bne.n	8003592 <I2C_SMBusAlertConfig+0x10>
  {
    /* Drive the SMBusAlert pin Low */
    I2Cx->CR1 |= I2C_SMBusAlert_Low;
 800358a:	b29b      	uxth	r3, r3
 800358c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003590:	e003      	b.n	800359a <I2C_SMBusAlertConfig+0x18>
  }
  else
  {
    /* Drive the SMBusAlert pin High  */
    I2Cx->CR1 &= I2C_SMBusAlert_High;
 8003592:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003596:	041b      	lsls	r3, r3, #16
 8003598:	0c1b      	lsrs	r3, r3, #16
 800359a:	8003      	strh	r3, [r0, #0]
 800359c:	4770      	bx	lr

0800359e <I2C_ARPCmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C ARP */
    I2Cx->CR1 |= I2C_CR1_ENARP;
 800359e:	8803      	ldrh	r3, [r0, #0]
void I2C_ARPCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80035a0:	b119      	cbz	r1, 80035aa <I2C_ARPCmd+0xc>
  {
    /* Enable the selected I2C ARP */
    I2Cx->CR1 |= I2C_CR1_ENARP;
 80035a2:	b29b      	uxth	r3, r3
 80035a4:	f043 0310 	orr.w	r3, r3, #16
 80035a8:	e003      	b.n	80035b2 <I2C_ARPCmd+0x14>
  }
  else
  {
    /* Disable the selected I2C ARP */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_ENARP);
 80035aa:	f023 0310 	bic.w	r3, r3, #16
 80035ae:	041b      	lsls	r3, r3, #16
 80035b0:	0c1b      	lsrs	r3, r3, #16
 80035b2:	8003      	strh	r3, [r0, #0]
 80035b4:	4770      	bx	lr

080035b6 <I2C_SendData>:
void I2C_SendData(I2C_TypeDef* I2Cx, uint8_t Data)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Write in the DR register the data to be sent */
  I2Cx->DR = Data;
 80035b6:	8201      	strh	r1, [r0, #16]
}
 80035b8:	4770      	bx	lr

080035ba <I2C_ReceiveData>:
uint8_t I2C_ReceiveData(I2C_TypeDef* I2Cx)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Return the data in the DR register */
  return (uint8_t)I2Cx->DR;
 80035ba:	8a00      	ldrh	r0, [r0, #16]
}
 80035bc:	b2c0      	uxtb	r0, r0
 80035be:	4770      	bx	lr

080035c0 <I2C_TransmitPEC>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C PEC transmission */
    I2Cx->CR1 |= I2C_CR1_PEC;
 80035c0:	8803      	ldrh	r3, [r0, #0]
void I2C_TransmitPEC(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80035c2:	b119      	cbz	r1, 80035cc <I2C_TransmitPEC+0xc>
  {
    /* Enable the selected I2C PEC transmission */
    I2Cx->CR1 |= I2C_CR1_PEC;
 80035c4:	b29b      	uxth	r3, r3
 80035c6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80035ca:	e003      	b.n	80035d4 <I2C_TransmitPEC+0x14>
  }
  else
  {
    /* Disable the selected I2C PEC transmission */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_PEC);
 80035cc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80035d0:	041b      	lsls	r3, r3, #16
 80035d2:	0c1b      	lsrs	r3, r3, #16
 80035d4:	8003      	strh	r3, [r0, #0]
 80035d6:	4770      	bx	lr

080035d8 <I2C_PECPositionConfig>:
void I2C_PECPositionConfig(I2C_TypeDef* I2Cx, uint16_t I2C_PECPosition)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_PEC_POSITION(I2C_PECPosition));
  if (I2C_PECPosition == I2C_PECPosition_Next)
 80035d8:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
  {
    /* Next byte in shift register is PEC */
    I2Cx->CR1 |= I2C_PECPosition_Next;
 80035dc:	8803      	ldrh	r3, [r0, #0]
void I2C_PECPositionConfig(I2C_TypeDef* I2Cx, uint16_t I2C_PECPosition)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_PEC_POSITION(I2C_PECPosition));
  if (I2C_PECPosition == I2C_PECPosition_Next)
 80035de:	d103      	bne.n	80035e8 <I2C_PECPositionConfig+0x10>
  {
    /* Next byte in shift register is PEC */
    I2Cx->CR1 |= I2C_PECPosition_Next;
 80035e0:	b29b      	uxth	r3, r3
 80035e2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80035e6:	e003      	b.n	80035f0 <I2C_PECPositionConfig+0x18>
  }
  else
  {
    /* Current byte in shift register is PEC */
    I2Cx->CR1 &= I2C_PECPosition_Current;
 80035e8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80035ec:	041b      	lsls	r3, r3, #16
 80035ee:	0c1b      	lsrs	r3, r3, #16
 80035f0:	8003      	strh	r3, [r0, #0]
 80035f2:	4770      	bx	lr

080035f4 <I2C_CalculatePEC>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C PEC calculation */
    I2Cx->CR1 |= I2C_CR1_ENPEC;
 80035f4:	8803      	ldrh	r3, [r0, #0]
void I2C_CalculatePEC(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80035f6:	b119      	cbz	r1, 8003600 <I2C_CalculatePEC+0xc>
  {
    /* Enable the selected I2C PEC calculation */
    I2Cx->CR1 |= I2C_CR1_ENPEC;
 80035f8:	b29b      	uxth	r3, r3
 80035fa:	f043 0320 	orr.w	r3, r3, #32
 80035fe:	e003      	b.n	8003608 <I2C_CalculatePEC+0x14>
  }
  else
  {
    /* Disable the selected I2C PEC calculation */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_ENPEC);
 8003600:	f023 0320 	bic.w	r3, r3, #32
 8003604:	041b      	lsls	r3, r3, #16
 8003606:	0c1b      	lsrs	r3, r3, #16
 8003608:	8003      	strh	r3, [r0, #0]
 800360a:	4770      	bx	lr

0800360c <I2C_GetPEC>:
uint8_t I2C_GetPEC(I2C_TypeDef* I2Cx)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Return the selected I2C PEC value */
  return ((I2Cx->SR2) >> 8);
 800360c:	8b00      	ldrh	r0, [r0, #24]
}
 800360e:	f3c0 2007 	ubfx	r0, r0, #8, #8
 8003612:	4770      	bx	lr

08003614 <I2C_DMACmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C DMA requests */
    I2Cx->CR2 |= I2C_CR2_DMAEN;
 8003614:	8883      	ldrh	r3, [r0, #4]
void I2C_DMACmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003616:	b119      	cbz	r1, 8003620 <I2C_DMACmd+0xc>
  {
    /* Enable the selected I2C DMA requests */
    I2Cx->CR2 |= I2C_CR2_DMAEN;
 8003618:	b29b      	uxth	r3, r3
 800361a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800361e:	e003      	b.n	8003628 <I2C_DMACmd+0x14>
  }
  else
  {
    /* Disable the selected I2C DMA requests */
    I2Cx->CR2 &= (uint16_t)~((uint16_t)I2C_CR2_DMAEN);
 8003620:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003624:	041b      	lsls	r3, r3, #16
 8003626:	0c1b      	lsrs	r3, r3, #16
 8003628:	8083      	strh	r3, [r0, #4]
 800362a:	4770      	bx	lr

0800362c <I2C_DMALastTransferCmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Next DMA transfer is the last transfer */
    I2Cx->CR2 |= I2C_CR2_LAST;
 800362c:	8883      	ldrh	r3, [r0, #4]
void I2C_DMALastTransferCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800362e:	b119      	cbz	r1, 8003638 <I2C_DMALastTransferCmd+0xc>
  {
    /* Next DMA transfer is the last transfer */
    I2Cx->CR2 |= I2C_CR2_LAST;
 8003630:	b29b      	uxth	r3, r3
 8003632:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003636:	e003      	b.n	8003640 <I2C_DMALastTransferCmd+0x14>
  }
  else
  {
    /* Next DMA transfer is not the last transfer */
    I2Cx->CR2 &= (uint16_t)~((uint16_t)I2C_CR2_LAST);
 8003638:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800363c:	041b      	lsls	r3, r3, #16
 800363e:	0c1b      	lsrs	r3, r3, #16
 8003640:	8083      	strh	r3, [r0, #4]
 8003642:	4770      	bx	lr

08003644 <I2C_ReadRegister>:
  *            @arg I2C_Register_CCR:   CCR register.
  *            @arg I2C_Register_TRISE: TRISE register.
  * @retval The value of the read register.
  */
uint16_t I2C_ReadRegister(I2C_TypeDef* I2Cx, uint8_t I2C_Register)
{
 8003644:	b082      	sub	sp, #8
  __IO uint32_t tmp = 0;
 8003646:	2300      	movs	r3, #0
 8003648:	9301      	str	r3, [sp, #4]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_REGISTER(I2C_Register));

  tmp = (uint32_t) I2Cx;
 800364a:	9001      	str	r0, [sp, #4]
  tmp += I2C_Register;
 800364c:	9b01      	ldr	r3, [sp, #4]
 800364e:	18cb      	adds	r3, r1, r3
 8003650:	9301      	str	r3, [sp, #4]

  /* Return the selected register value */
  return (*(__IO uint16_t *) tmp);
 8003652:	9b01      	ldr	r3, [sp, #4]
 8003654:	8818      	ldrh	r0, [r3, #0]
}
 8003656:	b280      	uxth	r0, r0
 8003658:	b002      	add	sp, #8
 800365a:	4770      	bx	lr

0800365c <I2C_ITConfig>:
  assert_param(IS_I2C_CONFIG_IT(I2C_IT));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C interrupts */
    I2Cx->CR2 |= I2C_IT;
 800365c:	8883      	ldrh	r3, [r0, #4]
 800365e:	b29b      	uxth	r3, r3
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_I2C_CONFIG_IT(I2C_IT));
  
  if (NewState != DISABLE)
 8003660:	b10a      	cbz	r2, 8003666 <I2C_ITConfig+0xa>
  {
    /* Enable the selected I2C interrupts */
    I2Cx->CR2 |= I2C_IT;
 8003662:	4319      	orrs	r1, r3
 8003664:	e001      	b.n	800366a <I2C_ITConfig+0xe>
  }
  else
  {
    /* Disable the selected I2C interrupts */
    I2Cx->CR2 &= (uint16_t)~I2C_IT;
 8003666:	ea23 0101 	bic.w	r1, r3, r1
 800366a:	8081      	strh	r1, [r0, #4]
 800366c:	4770      	bx	lr

0800366e <I2C_CheckEvent>:
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_EVENT(I2C_EVENT));

  /* Read the I2Cx status register */
  flag1 = I2Cx->SR1;
 800366e:	8a83      	ldrh	r3, [r0, #20]
  flag2 = I2Cx->SR2;
 8003670:	8b00      	ldrh	r0, [r0, #24]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_EVENT(I2C_EVENT));

  /* Read the I2Cx status register */
  flag1 = I2Cx->SR1;
 8003672:	b29b      	uxth	r3, r3
  flag2 = I2Cx->SR2;
  flag2 = flag2 << 16;

  /* Get the last event value from I2C status register */
  lastevent = (flag1 | flag2) & FLAG_MASK;
 8003674:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8003678:	4008      	ands	r0, r1

  /* Check whether the last event contains the I2C_EVENT */
  if ((lastevent & I2C_EVENT) == I2C_EVENT)
 800367a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
    /* ERROR: last event is different from I2C_EVENT */
    status = ERROR;
  }
  /* Return status */
  return status;
}
 800367e:	1a43      	subs	r3, r0, r1
 8003680:	4258      	negs	r0, r3
 8003682:	eb40 0003 	adc.w	r0, r0, r3
 8003686:	4770      	bx	lr

08003688 <I2C_GetLastEvent>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));

  /* Read the I2Cx status register */
  flag1 = I2Cx->SR1;
 8003688:	8a83      	ldrh	r3, [r0, #20]
  flag2 = I2Cx->SR2;
 800368a:	8b00      	ldrh	r0, [r0, #24]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));

  /* Read the I2Cx status register */
  flag1 = I2Cx->SR1;
 800368c:	b29b      	uxth	r3, r3
  flag2 = I2Cx->SR2;
  flag2 = flag2 << 16;

  /* Get the last event value from I2C status register */
  lastevent = (flag1 | flag2) & FLAG_MASK;
 800368e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16

  /* Return status */
  return lastevent;
}
 8003692:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8003696:	4770      	bx	lr

08003698 <I2C_GetFlagStatus>:
  *                                Address matched flag (Slave mode)"ENDAD"
  *            @arg I2C_FLAG_SB: Start bit flag (Master mode)
  * @retval The new state of I2C_FLAG (SET or RESET).
  */
FlagStatus I2C_GetFlagStatus(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG)
{
 8003698:	b082      	sub	sp, #8
  FlagStatus bitstatus = RESET;
  __IO uint32_t i2creg = 0, i2cxbase = 0;
 800369a:	2300      	movs	r3, #0
 800369c:	9300      	str	r3, [sp, #0]
 800369e:	9301      	str	r3, [sp, #4]

  /* Get the I2Cx peripheral base address */
  i2cxbase = (uint32_t)I2Cx;
  
  /* Read flag register index */
  i2creg = I2C_FLAG >> 28;
 80036a0:	0f0b      	lsrs	r3, r1, #28
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_GET_FLAG(I2C_FLAG));

  /* Get the I2Cx peripheral base address */
  i2cxbase = (uint32_t)I2Cx;
 80036a2:	9001      	str	r0, [sp, #4]
  
  /* Read flag register index */
  i2creg = I2C_FLAG >> 28;
 80036a4:	9300      	str	r3, [sp, #0]
  
  /* Get bit[23:0] of the flag */
  I2C_FLAG &= FLAG_MASK;
  
  if(i2creg != 0)
 80036a6:	9b00      	ldr	r3, [sp, #0]
  
  /* Read flag register index */
  i2creg = I2C_FLAG >> 28;
  
  /* Get bit[23:0] of the flag */
  I2C_FLAG &= FLAG_MASK;
 80036a8:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
  
  if(i2creg != 0)
 80036ac:	b113      	cbz	r3, 80036b4 <I2C_GetFlagStatus+0x1c>
  {
    /* Get the I2Cx SR1 register address */
    i2cxbase += 0x14;
 80036ae:	9b01      	ldr	r3, [sp, #4]
 80036b0:	3314      	adds	r3, #20
 80036b2:	e002      	b.n	80036ba <I2C_GetFlagStatus+0x22>
  else
  {
    /* Flag in I2Cx SR2 Register */
    I2C_FLAG = (uint32_t)(I2C_FLAG >> 16);
    /* Get the I2Cx SR2 register address */
    i2cxbase += 0x18;
 80036b4:	9b01      	ldr	r3, [sp, #4]
    i2cxbase += 0x14;
  }
  else
  {
    /* Flag in I2Cx SR2 Register */
    I2C_FLAG = (uint32_t)(I2C_FLAG >> 16);
 80036b6:	0c09      	lsrs	r1, r1, #16
    /* Get the I2Cx SR2 register address */
    i2cxbase += 0x18;
 80036b8:	3318      	adds	r3, #24
 80036ba:	9301      	str	r3, [sp, #4]
  }
  
  if(((*(__IO uint32_t *)i2cxbase) & I2C_FLAG) != (uint32_t)RESET)
 80036bc:	9b01      	ldr	r3, [sp, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
  {
    /* I2C_FLAG is set */
    bitstatus = SET;
 80036c0:	4219      	tst	r1, r3
    bitstatus = RESET;
  }
  
  /* Return the I2C_FLAG status */
  return  bitstatus;
}
 80036c2:	bf0c      	ite	eq
 80036c4:	2000      	moveq	r0, #0
 80036c6:	2001      	movne	r0, #1
 80036c8:	b002      	add	sp, #8
 80036ca:	4770      	bx	lr

080036cc <I2C_ClearFlag>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_CLEAR_FLAG(I2C_FLAG));
  /* Get the I2C flag position */
  flagpos = I2C_FLAG & FLAG_MASK;
  /* Clear the selected I2C flag */
  I2Cx->SR1 = (uint16_t)~flagpos;
 80036cc:	43c9      	mvns	r1, r1
 80036ce:	b289      	uxth	r1, r1
 80036d0:	8281      	strh	r1, [r0, #20]
}
 80036d2:	4770      	bx	lr

080036d4 <I2C_GetITStatus>:
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_GET_IT(I2C_IT));

  /* Check if the interrupt source is enabled or not */
  enablestatus = (uint32_t)(((I2C_IT & ITEN_MASK) >> 16) & (I2Cx->CR2)) ;
 80036d4:	8883      	ldrh	r3, [r0, #4]
  
  /* Get bit[23:0] of the flag */
  I2C_IT &= FLAG_MASK;

  /* Check the status of the specified I2C flag */
  if (((I2Cx->SR1 & I2C_IT) != (uint32_t)RESET) && enablestatus)
 80036d6:	8a80      	ldrh	r0, [r0, #20]
 80036d8:	b280      	uxth	r0, r0
 80036da:	4008      	ands	r0, r1
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_GET_IT(I2C_IT));

  /* Check if the interrupt source is enabled or not */
  enablestatus = (uint32_t)(((I2C_IT & ITEN_MASK) >> 16) & (I2Cx->CR2)) ;
 80036dc:	b29b      	uxth	r3, r3
  
  /* Get bit[23:0] of the flag */
  I2C_IT &= FLAG_MASK;

  /* Check the status of the specified I2C flag */
  if (((I2Cx->SR1 & I2C_IT) != (uint32_t)RESET) && enablestatus)
 80036de:	d006      	beq.n	80036ee <I2C_GetITStatus+0x1a>
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_GET_IT(I2C_IT));

  /* Check if the interrupt source is enabled or not */
  enablestatus = (uint32_t)(((I2C_IT & ITEN_MASK) >> 16) & (I2Cx->CR2)) ;
 80036e0:	f001 61e0 	and.w	r1, r1, #117440512	; 0x7000000
  *            @arg I2C_IT_ADDR: Address sent flag (Master mode) "ADSL"
  *                              Address matched flag (Slave mode)"ENDAD"
  *            @arg I2C_IT_SB: Start bit flag (Master mode)
  * @retval The new state of I2C_IT (SET or RESET).
  */
ITStatus I2C_GetITStatus(I2C_TypeDef* I2Cx, uint32_t I2C_IT)
 80036e4:	ea13 4111 	ands.w	r1, r3, r1, lsr #16

  /* Check the status of the specified I2C flag */
  if (((I2Cx->SR1 & I2C_IT) != (uint32_t)RESET) && enablestatus)
  {
    /* I2C_IT is set */
    bitstatus = SET;
 80036e8:	bf0c      	ite	eq
 80036ea:	2000      	moveq	r0, #0
 80036ec:	2001      	movne	r0, #1
    /* I2C_IT is reset */
    bitstatus = RESET;
  }
  /* Return the I2C_IT status */
  return  bitstatus;
}
 80036ee:	4770      	bx	lr

080036f0 <I2C_ClearITPendingBit>:

  /* Get the I2C flag position */
  flagpos = I2C_IT & FLAG_MASK;

  /* Clear the selected I2C flag */
  I2Cx->SR1 = (uint16_t)~flagpos;
 80036f0:	43c9      	mvns	r1, r1
 80036f2:	b289      	uxth	r1, r1
 80036f4:	8281      	strh	r1, [r0, #20]
}
 80036f6:	4770      	bx	lr

080036f8 <IWDG_WriteAccessCmd>:
  */
void IWDG_WriteAccessCmd(uint16_t IWDG_WriteAccess)
{
  /* Check the parameters */
  assert_param(IS_IWDG_WRITE_ACCESS(IWDG_WriteAccess));
  IWDG->KR = IWDG_WriteAccess;
 80036f8:	4b01      	ldr	r3, [pc, #4]	; (8003700 <IWDG_WriteAccessCmd+0x8>)
 80036fa:	6018      	str	r0, [r3, #0]
}
 80036fc:	4770      	bx	lr
 80036fe:	bf00      	nop
 8003700:	40003000 	.word	0x40003000

08003704 <IWDG_SetPrescaler>:
  */
void IWDG_SetPrescaler(uint8_t IWDG_Prescaler)
{
  /* Check the parameters */
  assert_param(IS_IWDG_PRESCALER(IWDG_Prescaler));
  IWDG->PR = IWDG_Prescaler;
 8003704:	4b01      	ldr	r3, [pc, #4]	; (800370c <IWDG_SetPrescaler+0x8>)
 8003706:	6058      	str	r0, [r3, #4]
}
 8003708:	4770      	bx	lr
 800370a:	bf00      	nop
 800370c:	40003000 	.word	0x40003000

08003710 <IWDG_SetReload>:
  */
void IWDG_SetReload(uint16_t Reload)
{
  /* Check the parameters */
  assert_param(IS_IWDG_RELOAD(Reload));
  IWDG->RLR = Reload;
 8003710:	4b01      	ldr	r3, [pc, #4]	; (8003718 <IWDG_SetReload+0x8>)
 8003712:	6098      	str	r0, [r3, #8]
}
 8003714:	4770      	bx	lr
 8003716:	bf00      	nop
 8003718:	40003000 	.word	0x40003000

0800371c <IWDG_ReloadCounter>:
  * @param  None
  * @retval None
  */
void IWDG_ReloadCounter(void)
{
  IWDG->KR = KR_KEY_RELOAD;
 800371c:	4b02      	ldr	r3, [pc, #8]	; (8003728 <IWDG_ReloadCounter+0xc>)
 800371e:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8003722:	601a      	str	r2, [r3, #0]
}
 8003724:	4770      	bx	lr
 8003726:	bf00      	nop
 8003728:	40003000 	.word	0x40003000

0800372c <IWDG_Enable>:
  * @param  None
  * @retval None
  */
void IWDG_Enable(void)
{
  IWDG->KR = KR_KEY_ENABLE;
 800372c:	4b02      	ldr	r3, [pc, #8]	; (8003738 <IWDG_Enable+0xc>)
 800372e:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 8003732:	601a      	str	r2, [r3, #0]
}
 8003734:	4770      	bx	lr
 8003736:	bf00      	nop
 8003738:	40003000 	.word	0x40003000

0800373c <IWDG_GetFlagStatus>:
FlagStatus IWDG_GetFlagStatus(uint16_t IWDG_FLAG)
{
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_IWDG_FLAG(IWDG_FLAG));
  if ((IWDG->SR & IWDG_FLAG) != (uint32_t)RESET)
 800373c:	4b03      	ldr	r3, [pc, #12]	; (800374c <IWDG_GetFlagStatus+0x10>)
 800373e:	68db      	ldr	r3, [r3, #12]
  {
    bitstatus = SET;
 8003740:	4218      	tst	r0, r3
  {
    bitstatus = RESET;
  }
  /* Return the flag status */
  return bitstatus;
}
 8003742:	bf0c      	ite	eq
 8003744:	2000      	moveq	r0, #0
 8003746:	2001      	movne	r0, #1
 8003748:	4770      	bx	lr
 800374a:	bf00      	nop
 800374c:	40003000 	.word	0x40003000

08003750 <PWR_DeInit>:
  * @brief  Deinitializes the PWR peripheral registers to their default reset values.     
  * @param  None
  * @retval None
  */
void PWR_DeInit(void)
{
 8003750:	b508      	push	{r3, lr}
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, ENABLE);
 8003752:	2101      	movs	r1, #1
 8003754:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8003758:	f000 fa02 	bl	8003b60 <RCC_APB1PeriphResetCmd>
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, DISABLE);
 800375c:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8003760:	2100      	movs	r1, #0
}
 8003762:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  * @retval None
  */
void PWR_DeInit(void)
{
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, ENABLE);
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, DISABLE);
 8003766:	f000 b9fb 	b.w	8003b60 <RCC_APB1PeriphResetCmd>

0800376a <PWR_BackupAccessCmd>:
void PWR_BackupAccessCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)NewState;
 800376a:	4b01      	ldr	r3, [pc, #4]	; (8003770 <PWR_BackupAccessCmd+0x6>)
 800376c:	6018      	str	r0, [r3, #0]
}
 800376e:	4770      	bx	lr
 8003770:	420e0020 	.word	0x420e0020

08003774 <PWR_PVDLevelConfig>:
  uint32_t tmpreg = 0;
  
  /* Check the parameters */
  assert_param(IS_PWR_PVD_LEVEL(PWR_PVDLevel));
  
  tmpreg = PWR->CR;
 8003774:	4b03      	ldr	r3, [pc, #12]	; (8003784 <PWR_PVDLevelConfig+0x10>)
 8003776:	681a      	ldr	r2, [r3, #0]
  
  /* Clear PLS[7:5] bits */
  tmpreg &= CR_PLS_MASK;
 8003778:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
  
  /* Set PLS[7:5] bits according to PWR_PVDLevel value */
  tmpreg |= PWR_PVDLevel;
 800377c:	4302      	orrs	r2, r0
  
  /* Store the new value */
  PWR->CR = tmpreg;
 800377e:	601a      	str	r2, [r3, #0]
}
 8003780:	4770      	bx	lr
 8003782:	bf00      	nop
 8003784:	40007000 	.word	0x40007000

08003788 <PWR_PVDCmd>:
void PWR_PVDCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CR_PVDE_BB = (uint32_t)NewState;
 8003788:	4b01      	ldr	r3, [pc, #4]	; (8003790 <PWR_PVDCmd+0x8>)
 800378a:	6018      	str	r0, [r3, #0]
}
 800378c:	4770      	bx	lr
 800378e:	bf00      	nop
 8003790:	420e0010 	.word	0x420e0010

08003794 <PWR_WakeUpPinCmd>:
void PWR_WakeUpPinCmd(FunctionalState NewState)
{
  /* Check the parameters */  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CSR_EWUP_BB = (uint32_t)NewState;
 8003794:	4b01      	ldr	r3, [pc, #4]	; (800379c <PWR_WakeUpPinCmd+0x8>)
 8003796:	6018      	str	r0, [r3, #0]
}
 8003798:	4770      	bx	lr
 800379a:	bf00      	nop
 800379c:	420e00a0 	.word	0x420e00a0

080037a0 <PWR_BackupRegulatorCmd>:
void PWR_BackupRegulatorCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CSR_BRE_BB = (uint32_t)NewState;
 80037a0:	4b01      	ldr	r3, [pc, #4]	; (80037a8 <PWR_BackupRegulatorCmd+0x8>)
 80037a2:	6018      	str	r0, [r3, #0]
}
 80037a4:	4770      	bx	lr
 80037a6:	bf00      	nop
 80037a8:	420e00a4 	.word	0x420e00a4

080037ac <PWR_MainRegulatorModeConfig>:
  *            @arg PWR_Regulator_Voltage_Scale2: Regulator voltage output Scale 2 mode, 
  *                                                System frequency up to 144 MHz.    
  * @retval None
  */
void PWR_MainRegulatorModeConfig(uint32_t PWR_Regulator_Voltage)
{
 80037ac:	4b04      	ldr	r3, [pc, #16]	; (80037c0 <PWR_MainRegulatorModeConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR_VOLTAGE(PWR_Regulator_Voltage));

  if (PWR_Regulator_Voltage == PWR_Regulator_Voltage_Scale2)
  {
    PWR->CR &= ~PWR_Regulator_Voltage_Scale1;
 80037ae:	681a      	ldr	r2, [r3, #0]
void PWR_MainRegulatorModeConfig(uint32_t PWR_Regulator_Voltage)
{
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR_VOLTAGE(PWR_Regulator_Voltage));

  if (PWR_Regulator_Voltage == PWR_Regulator_Voltage_Scale2)
 80037b0:	b910      	cbnz	r0, 80037b8 <PWR_MainRegulatorModeConfig+0xc>
  {
    PWR->CR &= ~PWR_Regulator_Voltage_Scale1;
 80037b2:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80037b6:	e001      	b.n	80037bc <PWR_MainRegulatorModeConfig+0x10>
  }
  else
  {    
    PWR->CR |= PWR_Regulator_Voltage_Scale1;
 80037b8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80037bc:	601a      	str	r2, [r3, #0]
 80037be:	4770      	bx	lr
 80037c0:	40007000 	.word	0x40007000

080037c4 <PWR_FlashPowerDownCmd>:
void PWR_FlashPowerDownCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CR_FPDS_BB = (uint32_t)NewState;
 80037c4:	4b01      	ldr	r3, [pc, #4]	; (80037cc <PWR_FlashPowerDownCmd+0x8>)
 80037c6:	6018      	str	r0, [r3, #0]
}
 80037c8:	4770      	bx	lr
 80037ca:	bf00      	nop
 80037cc:	420e0024 	.word	0x420e0024

080037d0 <PWR_EnterSTOPMode>:
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(PWR_Regulator));
  assert_param(IS_PWR_STOP_ENTRY(PWR_STOPEntry));
  
  /* Select the regulator state in STOP mode ---------------------------------*/
  tmpreg = PWR->CR;
 80037d0:	4b0a      	ldr	r3, [pc, #40]	; (80037fc <PWR_EnterSTOPMode+0x2c>)
 80037d2:	681a      	ldr	r2, [r3, #0]
  /* Clear PDDS and LPDSR bits */
  tmpreg &= CR_DS_MASK;
 80037d4:	f022 0203 	bic.w	r2, r2, #3
  
  /* Set LPDSR bit according to PWR_Regulator value */
  tmpreg |= PWR_Regulator;
 80037d8:	4302      	orrs	r2, r0
  
  /* Store the new value */
  PWR->CR = tmpreg;
 80037da:	601a      	str	r2, [r3, #0]
  
  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
 80037dc:	4b08      	ldr	r3, [pc, #32]	; (8003800 <PWR_EnterSTOPMode+0x30>)
 80037de:	691a      	ldr	r2, [r3, #16]
  
  /* Select STOP mode entry --------------------------------------------------*/
  if(PWR_STOPEntry == PWR_STOPEntry_WFI)
 80037e0:	2901      	cmp	r1, #1
  
  /* Store the new value */
  PWR->CR = tmpreg;
  
  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
 80037e2:	f042 0204 	orr.w	r2, r2, #4
 80037e6:	611a      	str	r2, [r3, #16]
  
  /* Select STOP mode entry --------------------------------------------------*/
  if(PWR_STOPEntry == PWR_STOPEntry_WFI)
 80037e8:	d101      	bne.n	80037ee <PWR_EnterSTOPMode+0x1e>
    Wait For Interrupt is a hint instruction that suspends execution
    until one of a number of events occurs.
 */
__attribute__( ( always_inline ) ) static __INLINE void __WFI(void)
{
  __ASM volatile ("wfi");
 80037ea:	bf30      	wfi
 80037ec:	e000      	b.n	80037f0 <PWR_EnterSTOPMode+0x20>
    Wait For Event is a hint instruction that permits the processor to enter
    a low-power state until one of a number of events occurs.
 */
__attribute__( ( always_inline ) ) static __INLINE void __WFE(void)
{
  __ASM volatile ("wfe");
 80037ee:	bf20      	wfe
  {
    /* Request Wait For Event */
    __WFE();
  }
  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP_Msk);  
 80037f0:	691a      	ldr	r2, [r3, #16]
 80037f2:	f022 0204 	bic.w	r2, r2, #4
 80037f6:	611a      	str	r2, [r3, #16]
}
 80037f8:	4770      	bx	lr
 80037fa:	bf00      	nop
 80037fc:	40007000 	.word	0x40007000
 8003800:	e000ed00 	.word	0xe000ed00

08003804 <PWR_EnterSTANDBYMode>:
  * @retval None
  */
void PWR_EnterSTANDBYMode(void)
{
  /* Clear Wakeup flag */
  PWR->CR |= PWR_CR_CWUF;
 8003804:	4b07      	ldr	r3, [pc, #28]	; (8003824 <PWR_EnterSTANDBYMode+0x20>)
 8003806:	681a      	ldr	r2, [r3, #0]
 8003808:	f042 0204 	orr.w	r2, r2, #4
 800380c:	601a      	str	r2, [r3, #0]
  
  /* Select STANDBY mode */
  PWR->CR |= PWR_CR_PDDS;
 800380e:	681a      	ldr	r2, [r3, #0]
 8003810:	f042 0202 	orr.w	r2, r2, #2
 8003814:	601a      	str	r2, [r3, #0]
  
  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
 8003816:	4b04      	ldr	r3, [pc, #16]	; (8003828 <PWR_EnterSTANDBYMode+0x24>)
 8003818:	691a      	ldr	r2, [r3, #16]
 800381a:	f042 0204 	orr.w	r2, r2, #4
 800381e:	611a      	str	r2, [r3, #16]
    Wait For Interrupt is a hint instruction that suspends execution
    until one of a number of events occurs.
 */
__attribute__( ( always_inline ) ) static __INLINE void __WFI(void)
{
  __ASM volatile ("wfi");
 8003820:	bf30      	wfi
#if defined ( __CC_ARM   )
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
}
 8003822:	4770      	bx	lr
 8003824:	40007000 	.word	0x40007000
 8003828:	e000ed00 	.word	0xe000ed00

0800382c <PWR_GetFlagStatus>:
  FlagStatus bitstatus = RESET;
  
  /* Check the parameters */
  assert_param(IS_PWR_GET_FLAG(PWR_FLAG));
  
  if ((PWR->CSR & PWR_FLAG) != (uint32_t)RESET)
 800382c:	4b03      	ldr	r3, [pc, #12]	; (800383c <PWR_GetFlagStatus+0x10>)
 800382e:	685b      	ldr	r3, [r3, #4]
  {
    bitstatus = SET;
 8003830:	4218      	tst	r0, r3
  {
    bitstatus = RESET;
  }
  /* Return the flag status */
  return bitstatus;
}
 8003832:	bf0c      	ite	eq
 8003834:	2000      	moveq	r0, #0
 8003836:	2001      	movne	r0, #1
 8003838:	4770      	bx	lr
 800383a:	bf00      	nop
 800383c:	40007000 	.word	0x40007000

08003840 <PWR_ClearFlag>:
void PWR_ClearFlag(uint32_t PWR_FLAG)
{
  /* Check the parameters */
  assert_param(IS_PWR_CLEAR_FLAG(PWR_FLAG));
         
  PWR->CR |=  PWR_FLAG << 2;
 8003840:	4b02      	ldr	r3, [pc, #8]	; (800384c <PWR_ClearFlag+0xc>)
 8003842:	681a      	ldr	r2, [r3, #0]
 8003844:	ea42 0280 	orr.w	r2, r2, r0, lsl #2
 8003848:	601a      	str	r2, [r3, #0]
}
 800384a:	4770      	bx	lr
 800384c:	40007000 	.word	0x40007000

08003850 <RCC_DeInit>:
  * @retval None
  */
void RCC_DeInit(void)
{
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8003850:	4b0a      	ldr	r3, [pc, #40]	; (800387c <RCC_DeInit+0x2c>)
 8003852:	681a      	ldr	r2, [r3, #0]
 8003854:	f042 0201 	orr.w	r2, r2, #1
 8003858:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800385a:	2200      	movs	r2, #0
 800385c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800385e:	6819      	ldr	r1, [r3, #0]
 8003860:	f021 7184 	bic.w	r1, r1, #17301504	; 0x1080000
 8003864:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 8003868:	6019      	str	r1, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800386a:	4905      	ldr	r1, [pc, #20]	; (8003880 <RCC_DeInit+0x30>)
 800386c:	6059      	str	r1, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800386e:	6819      	ldr	r1, [r3, #0]
 8003870:	f421 2180 	bic.w	r1, r1, #262144	; 0x40000
 8003874:	6019      	str	r1, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8003876:	60da      	str	r2, [r3, #12]
}
 8003878:	4770      	bx	lr
 800387a:	bf00      	nop
 800387c:	40023800 	.word	0x40023800
 8003880:	24003010 	.word	0x24003010

08003884 <RCC_HSEConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE_OFF;
 8003884:	4b02      	ldr	r3, [pc, #8]	; (8003890 <RCC_HSEConfig+0xc>)
 8003886:	2200      	movs	r2, #0
 8003888:	701a      	strb	r2, [r3, #0]

  /* Set the new HSE configuration -------------------------------------------*/
  *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE;
 800388a:	7018      	strb	r0, [r3, #0]
}
 800388c:	4770      	bx	lr
 800388e:	bf00      	nop
 8003890:	40023802 	.word	0x40023802

08003894 <RCC_AdjustHSICalibrationValue>:
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));

  tmpreg = RCC->CR;
 8003894:	4b03      	ldr	r3, [pc, #12]	; (80038a4 <RCC_AdjustHSICalibrationValue+0x10>)
 8003896:	681a      	ldr	r2, [r3, #0]

  /* Clear HSITRIM[4:0] bits */
  tmpreg &= ~RCC_CR_HSITRIM;
 8003898:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8

  /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
  tmpreg |= (uint32_t)HSICalibrationValue << 3;
 800389c:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3

  /* Store the new value */
  RCC->CR = tmpreg;
 80038a0:	601a      	str	r2, [r3, #0]
}
 80038a2:	4770      	bx	lr
 80038a4:	40023800 	.word	0x40023800

080038a8 <RCC_HSICmd>:
void RCC_HSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
 80038a8:	4b01      	ldr	r3, [pc, #4]	; (80038b0 <RCC_HSICmd+0x8>)
 80038aa:	6018      	str	r0, [r3, #0]
}
 80038ac:	4770      	bx	lr
 80038ae:	bf00      	nop
 80038b0:	42470000 	.word	0x42470000

080038b4 <RCC_LSEConfig>:
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 80038b4:	4b06      	ldr	r3, [pc, #24]	; (80038d0 <RCC_LSEConfig+0x1c>)
 80038b6:	2200      	movs	r2, #0

  /* Reset LSEBYP bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch (RCC_LSE)
 80038b8:	2801      	cmp	r0, #1
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 80038ba:	701a      	strb	r2, [r3, #0]

  /* Reset LSEBYP bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 80038bc:	701a      	strb	r2, [r3, #0]

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch (RCC_LSE)
 80038be:	d002      	beq.n	80038c6 <RCC_LSEConfig+0x12>
 80038c0:	2804      	cmp	r0, #4
 80038c2:	d104      	bne.n	80038ce <RCC_LSEConfig+0x1a>
 80038c4:	e001      	b.n	80038ca <RCC_LSEConfig+0x16>
  {
    case RCC_LSE_ON:
      /* Set LSEON bit */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
 80038c6:	7018      	strb	r0, [r3, #0]
      break;
 80038c8:	4770      	bx	lr
    case RCC_LSE_Bypass:
      /* Set LSEBYP and LSEON bits */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 80038ca:	2205      	movs	r2, #5
 80038cc:	701a      	strb	r2, [r3, #0]
 80038ce:	4770      	bx	lr
 80038d0:	40023870 	.word	0x40023870

080038d4 <RCC_LSICmd>:
void RCC_LSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
 80038d4:	4b01      	ldr	r3, [pc, #4]	; (80038dc <RCC_LSICmd+0x8>)
 80038d6:	6018      	str	r0, [r3, #0]
}
 80038d8:	4770      	bx	lr
 80038da:	bf00      	nop
 80038dc:	42470e80 	.word	0x42470e80

080038e0 <RCC_PLLConfig>:
  assert_param(IS_RCC_PLLM_VALUE(PLLM));
  assert_param(IS_RCC_PLLN_VALUE(PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLP));
  assert_param(IS_RCC_PLLQ_VALUE(PLLQ));

  RCC->PLLCFGR = PLLM | (PLLN << 6) | (((PLLP >> 1) -1) << 16) | (RCC_PLLSource) |
 80038e0:	4301      	orrs	r1, r0
 80038e2:	ea41 1282 	orr.w	r2, r1, r2, lsl #6
 80038e6:	9900      	ldr	r1, [sp, #0]
 80038e8:	085b      	lsrs	r3, r3, #1
 80038ea:	3b01      	subs	r3, #1
 80038ec:	ea42 6101 	orr.w	r1, r2, r1, lsl #24
 80038f0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80038f4:	4b01      	ldr	r3, [pc, #4]	; (80038fc <RCC_PLLConfig+0x1c>)
 80038f6:	6059      	str	r1, [r3, #4]
                 (PLLQ << 24);
}
 80038f8:	4770      	bx	lr
 80038fa:	bf00      	nop
 80038fc:	40023800 	.word	0x40023800

08003900 <RCC_PLLCmd>:
  */
void RCC_PLLCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
 8003900:	4b01      	ldr	r3, [pc, #4]	; (8003908 <RCC_PLLCmd+0x8>)
 8003902:	6018      	str	r0, [r3, #0]
}
 8003904:	4770      	bx	lr
 8003906:	bf00      	nop
 8003908:	42470060 	.word	0x42470060

0800390c <RCC_PLLI2SConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_PLLI2SN_VALUE(PLLI2SN));
  assert_param(IS_RCC_PLLI2SR_VALUE(PLLI2SR));

  RCC->PLLI2SCFGR = (PLLI2SN << 6) | (PLLI2SR << 28);
 800390c:	0180      	lsls	r0, r0, #6
 800390e:	4b03      	ldr	r3, [pc, #12]	; (800391c <RCC_PLLI2SConfig+0x10>)
 8003910:	ea40 7101 	orr.w	r1, r0, r1, lsl #28
 8003914:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
}
 8003918:	4770      	bx	lr
 800391a:	bf00      	nop
 800391c:	40023800 	.word	0x40023800

08003920 <RCC_PLLI2SCmd>:
  */
void RCC_PLLI2SCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_PLLI2SON_BB = (uint32_t)NewState;
 8003920:	4b01      	ldr	r3, [pc, #4]	; (8003928 <RCC_PLLI2SCmd+0x8>)
 8003922:	6018      	str	r0, [r3, #0]
}
 8003924:	4770      	bx	lr
 8003926:	bf00      	nop
 8003928:	42470068 	.word	0x42470068

0800392c <RCC_ClockSecuritySystemCmd>:
  */
void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_CSSON_BB = (uint32_t)NewState;
 800392c:	4b01      	ldr	r3, [pc, #4]	; (8003934 <RCC_ClockSecuritySystemCmd+0x8>)
 800392e:	6018      	str	r0, [r3, #0]
}
 8003930:	4770      	bx	lr
 8003932:	bf00      	nop
 8003934:	4247004c 	.word	0x4247004c

08003938 <RCC_MCO1Config>:
  
  /* Check the parameters */
  assert_param(IS_RCC_MCO1SOURCE(RCC_MCO1Source));
  assert_param(IS_RCC_MCO1DIV(RCC_MCO1Div));  

  tmpreg = RCC->CFGR;
 8003938:	4b03      	ldr	r3, [pc, #12]	; (8003948 <RCC_MCO1Config+0x10>)
 800393a:	689a      	ldr	r2, [r3, #8]

  /* Clear MCO1[1:0] and MCO1PRE[2:0] bits */
  tmpreg &= CFGR_MCO1_RESET_MASK;
 800393c:	f022 62ec 	bic.w	r2, r2, #123731968	; 0x7600000

  /* Select MCO1 clock source and prescaler */
  tmpreg |= RCC_MCO1Source | RCC_MCO1Div;
 8003940:	4302      	orrs	r2, r0
 8003942:	430a      	orrs	r2, r1

  /* Store the new value */
  RCC->CFGR = tmpreg;  
 8003944:	609a      	str	r2, [r3, #8]
}
 8003946:	4770      	bx	lr
 8003948:	40023800 	.word	0x40023800

0800394c <RCC_MCO2Config>:
  
  /* Check the parameters */
  assert_param(IS_RCC_MCO2SOURCE(RCC_MCO2Source));
  assert_param(IS_RCC_MCO2DIV(RCC_MCO2Div));
  
  tmpreg = RCC->CFGR;
 800394c:	4b03      	ldr	r3, [pc, #12]	; (800395c <RCC_MCO2Config+0x10>)
 800394e:	689a      	ldr	r2, [r3, #8]
  
  /* Clear MCO2 and MCO2PRE[2:0] bits */
  tmpreg &= CFGR_MCO2_RESET_MASK;
 8003950:	f022 4278 	bic.w	r2, r2, #4160749568	; 0xf8000000

  /* Select MCO2 clock source and prescaler */
  tmpreg |= RCC_MCO2Source | RCC_MCO2Div;
 8003954:	4302      	orrs	r2, r0
 8003956:	430a      	orrs	r2, r1

  /* Store the new value */
  RCC->CFGR = tmpreg;  
 8003958:	609a      	str	r2, [r3, #8]
}
 800395a:	4770      	bx	lr
 800395c:	40023800 	.word	0x40023800

08003960 <RCC_SYSCLKConfig>:
  uint32_t tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));

  tmpreg = RCC->CFGR;
 8003960:	4b03      	ldr	r3, [pc, #12]	; (8003970 <RCC_SYSCLKConfig+0x10>)
 8003962:	689a      	ldr	r2, [r3, #8]

  /* Clear SW[1:0] bits */
  tmpreg &= ~RCC_CFGR_SW;
 8003964:	f022 0203 	bic.w	r2, r2, #3

  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 8003968:	4302      	orrs	r2, r0

  /* Store the new value */
  RCC->CFGR = tmpreg;
 800396a:	609a      	str	r2, [r3, #8]
}
 800396c:	4770      	bx	lr
 800396e:	bf00      	nop
 8003970:	40023800 	.word	0x40023800

08003974 <RCC_GetSYSCLKSource>:
  *              - 0x04: HSE used as system clock
  *              - 0x08: PLL used as system clock
  */
uint8_t RCC_GetSYSCLKSource(void)
{
  return ((uint8_t)(RCC->CFGR & RCC_CFGR_SWS));
 8003974:	4b02      	ldr	r3, [pc, #8]	; (8003980 <RCC_GetSYSCLKSource+0xc>)
 8003976:	6898      	ldr	r0, [r3, #8]
}
 8003978:	f000 000c 	and.w	r0, r0, #12
 800397c:	4770      	bx	lr
 800397e:	bf00      	nop
 8003980:	40023800 	.word	0x40023800

08003984 <RCC_HCLKConfig>:
  uint32_t tmpreg = 0;
  
  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));

  tmpreg = RCC->CFGR;
 8003984:	4b03      	ldr	r3, [pc, #12]	; (8003994 <RCC_HCLKConfig+0x10>)
 8003986:	689a      	ldr	r2, [r3, #8]

  /* Clear HPRE[3:0] bits */
  tmpreg &= ~RCC_CFGR_HPRE;
 8003988:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0

  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 800398c:	4302      	orrs	r2, r0

  /* Store the new value */
  RCC->CFGR = tmpreg;
 800398e:	609a      	str	r2, [r3, #8]
}
 8003990:	4770      	bx	lr
 8003992:	bf00      	nop
 8003994:	40023800 	.word	0x40023800

08003998 <RCC_PCLK1Config>:
  uint32_t tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 8003998:	4b03      	ldr	r3, [pc, #12]	; (80039a8 <RCC_PCLK1Config+0x10>)
 800399a:	689a      	ldr	r2, [r3, #8]

  /* Clear PPRE1[2:0] bits */
  tmpreg &= ~RCC_CFGR_PPRE1;
 800399c:	f422 52e0 	bic.w	r2, r2, #7168	; 0x1c00

  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 80039a0:	4302      	orrs	r2, r0

  /* Store the new value */
  RCC->CFGR = tmpreg;
 80039a2:	609a      	str	r2, [r3, #8]
}
 80039a4:	4770      	bx	lr
 80039a6:	bf00      	nop
 80039a8:	40023800 	.word	0x40023800

080039ac <RCC_PCLK2Config>:
  uint32_t tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 80039ac:	4b03      	ldr	r3, [pc, #12]	; (80039bc <RCC_PCLK2Config+0x10>)
 80039ae:	689a      	ldr	r2, [r3, #8]

  /* Clear PPRE2[2:0] bits */
  tmpreg &= ~RCC_CFGR_PPRE2;
 80039b0:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000

  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 80039b4:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 80039b8:	609a      	str	r2, [r3, #8]
}
 80039ba:	4770      	bx	lr
 80039bc:	40023800 	.word	0x40023800

080039c0 <RCC_GetClocksFreq>:
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80039c0:	4b1e      	ldr	r3, [pc, #120]	; (8003a3c <RCC_GetClocksFreq+0x7c>)
 80039c2:	689a      	ldr	r2, [r3, #8]
 80039c4:	f002 020c 	and.w	r2, r2, #12

  switch (tmp)
 80039c8:	2a04      	cmp	r2, #4
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 80039ca:	b510      	push	{r4, lr}
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;

  switch (tmp)
 80039cc:	d003      	beq.n	80039d6 <RCC_GetClocksFreq+0x16>
 80039ce:	2a08      	cmp	r2, #8
 80039d0:	d003      	beq.n	80039da <RCC_GetClocksFreq+0x1a>
 80039d2:	4b1b      	ldr	r3, [pc, #108]	; (8003a40 <RCC_GetClocksFreq+0x80>)
 80039d4:	e018      	b.n	8003a08 <RCC_GetClocksFreq+0x48>
  {
    case 0x00:  /* HSI used as system clock source */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
      break;
    case 0x04:  /* HSE used as system clock  source */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 80039d6:	4b1b      	ldr	r3, [pc, #108]	; (8003a44 <RCC_GetClocksFreq+0x84>)
 80039d8:	e016      	b.n	8003a08 <RCC_GetClocksFreq+0x48>
    case 0x08:  /* PLL used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 80039da:	6859      	ldr	r1, [r3, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80039dc:	685a      	ldr	r2, [r3, #4]
      
      if (pllsource != 0)
 80039de:	f411 0f80 	tst.w	r1, #4194304	; 0x400000
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 80039e2:	6859      	ldr	r1, [r3, #4]
 80039e4:	bf14      	ite	ne
 80039e6:	4b17      	ldrne	r3, [pc, #92]	; (8003a44 <RCC_GetClocksFreq+0x84>)
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 80039e8:	4b15      	ldreq	r3, [pc, #84]	; (8003a40 <RCC_GetClocksFreq+0x80>)

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80039ea:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 80039ee:	fbb3 f3f2 	udiv	r3, r3, r2
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 80039f2:	4a12      	ldr	r2, [pc, #72]	; (8003a3c <RCC_GetClocksFreq+0x7c>)
 80039f4:	6852      	ldr	r2, [r2, #4]
 80039f6:	f3c2 4201 	ubfx	r2, r2, #16, #2
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
      
      if (pllsource != 0)
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 80039fa:	f3c1 1188 	ubfx	r1, r1, #6, #9
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 80039fe:	3201      	adds	r2, #1
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8003a00:	434b      	muls	r3, r1
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8003a02:	0052      	lsls	r2, r2, #1
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 8003a04:	fbb3 f3f2 	udiv	r3, r3, r2
      break;
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8003a08:	490c      	ldr	r1, [pc, #48]	; (8003a3c <RCC_GetClocksFreq+0x7c>)
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 8003a0a:	6003      	str	r3, [r0, #0]
      break;
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8003a0c:	688b      	ldr	r3, [r1, #8]
  tmp = tmp >> 4;
  presc = APBAHBPrescTable[tmp];
 8003a0e:	4a0e      	ldr	r2, [pc, #56]	; (8003a48 <RCC_GetClocksFreq+0x88>)
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8003a10:	6804      	ldr	r4, [r0, #0]
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
  tmp = tmp >> 4;
 8003a12:	f3c3 1303 	ubfx	r3, r3, #4, #4
  presc = APBAHBPrescTable[tmp];
 8003a16:	5cd3      	ldrb	r3, [r2, r3]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8003a18:	fa34 f303 	lsrs.w	r3, r4, r3
 8003a1c:	6043      	str	r3, [r0, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 8003a1e:	688c      	ldr	r4, [r1, #8]
  tmp = tmp >> 10;
 8003a20:	f3c4 2482 	ubfx	r4, r4, #10, #3
  presc = APBAHBPrescTable[tmp];
 8003a24:	5d14      	ldrb	r4, [r2, r4]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8003a26:	fa33 f404 	lsrs.w	r4, r3, r4
 8003a2a:	6084      	str	r4, [r0, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 8003a2c:	6889      	ldr	r1, [r1, #8]
  tmp = tmp >> 13;
 8003a2e:	f3c1 3142 	ubfx	r1, r1, #13, #3
  presc = APBAHBPrescTable[tmp];
 8003a32:	5c52      	ldrb	r2, [r2, r1]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8003a34:	40d3      	lsrs	r3, r2
 8003a36:	60c3      	str	r3, [r0, #12]
}
 8003a38:	bd10      	pop	{r4, pc}
 8003a3a:	bf00      	nop
 8003a3c:	40023800 	.word	0x40023800
 8003a40:	00f42400 	.word	0x00f42400
 8003a44:	007a1200 	.word	0x007a1200
 8003a48:	20000028 	.word	0x20000028

08003a4c <RCC_RTCCLKConfig>:
  uint32_t tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));

  if ((RCC_RTCCLKSource & 0x00000300) == 0x00000300)
 8003a4c:	f400 7340 	and.w	r3, r0, #768	; 0x300
 8003a50:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003a54:	4b08      	ldr	r3, [pc, #32]	; (8003a78 <RCC_RTCCLKConfig+0x2c>)
 8003a56:	d108      	bne.n	8003a6a <RCC_RTCCLKConfig+0x1e>
  { /* If HSE is selected as RTC clock source, configure HSE division factor for RTC clock */
    tmpreg = RCC->CFGR;
 8003a58:	6899      	ldr	r1, [r3, #8]

    /* Clear RTCPRE[4:0] bits */
    tmpreg &= ~RCC_CFGR_RTCPRE;

    /* Configure HSE division factor for RTC clock */
    tmpreg |= (RCC_RTCCLKSource & 0xFFFFCFF);
 8003a5a:	f020 4270 	bic.w	r2, r0, #4026531840	; 0xf0000000
  if ((RCC_RTCCLKSource & 0x00000300) == 0x00000300)
  { /* If HSE is selected as RTC clock source, configure HSE division factor for RTC clock */
    tmpreg = RCC->CFGR;

    /* Clear RTCPRE[4:0] bits */
    tmpreg &= ~RCC_CFGR_RTCPRE;
 8003a5e:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000

    /* Configure HSE division factor for RTC clock */
    tmpreg |= (RCC_RTCCLKSource & 0xFFFFCFF);
 8003a62:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8003a66:	430a      	orrs	r2, r1

    /* Store the new value */
    RCC->CFGR = tmpreg;
 8003a68:	609a      	str	r2, [r3, #8]
  }
    
  /* Select the RTC clock source */
  RCC->BDCR |= (RCC_RTCCLKSource & 0x00000FFF);
 8003a6a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003a6c:	0500      	lsls	r0, r0, #20
 8003a6e:	ea42 5010 	orr.w	r0, r2, r0, lsr #20
 8003a72:	6718      	str	r0, [r3, #112]	; 0x70
}
 8003a74:	4770      	bx	lr
 8003a76:	bf00      	nop
 8003a78:	40023800 	.word	0x40023800

08003a7c <RCC_RTCCLKCmd>:
void RCC_RTCCLKCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
 8003a7c:	4b01      	ldr	r3, [pc, #4]	; (8003a84 <RCC_RTCCLKCmd+0x8>)
 8003a7e:	6018      	str	r0, [r3, #0]
}
 8003a80:	4770      	bx	lr
 8003a82:	bf00      	nop
 8003a84:	42470e3c 	.word	0x42470e3c

08003a88 <RCC_BackupResetCmd>:
  */
void RCC_BackupResetCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) BDCR_BDRST_BB = (uint32_t)NewState;
 8003a88:	4b01      	ldr	r3, [pc, #4]	; (8003a90 <RCC_BackupResetCmd+0x8>)
 8003a8a:	6018      	str	r0, [r3, #0]
}
 8003a8c:	4770      	bx	lr
 8003a8e:	bf00      	nop
 8003a90:	42470e40 	.word	0x42470e40

08003a94 <RCC_I2SCLKConfig>:
void RCC_I2SCLKConfig(uint32_t RCC_I2SCLKSource)
{
  /* Check the parameters */
  assert_param(IS_RCC_I2SCLK_SOURCE(RCC_I2SCLKSource));

  *(__IO uint32_t *) CFGR_I2SSRC_BB = RCC_I2SCLKSource;
 8003a94:	4b01      	ldr	r3, [pc, #4]	; (8003a9c <RCC_I2SCLKConfig+0x8>)
 8003a96:	6018      	str	r0, [r3, #0]
}
 8003a98:	4770      	bx	lr
 8003a9a:	bf00      	nop
 8003a9c:	4247015c 	.word	0x4247015c

08003aa0 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8003aa0:	4b04      	ldr	r3, [pc, #16]	; (8003ab4 <RCC_AHB1PeriphClockCmd+0x14>)
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8003aa2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003aa4:	b109      	cbz	r1, 8003aaa <RCC_AHB1PeriphClockCmd+0xa>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8003aa6:	4310      	orrs	r0, r2
 8003aa8:	e001      	b.n	8003aae <RCC_AHB1PeriphClockCmd+0xe>
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8003aaa:	ea22 0000 	bic.w	r0, r2, r0
 8003aae:	6318      	str	r0, [r3, #48]	; 0x30
 8003ab0:	4770      	bx	lr
 8003ab2:	bf00      	nop
 8003ab4:	40023800 	.word	0x40023800

08003ab8 <RCC_AHB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB2PeriphClockCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
{
 8003ab8:	4b04      	ldr	r3, [pc, #16]	; (8003acc <RCC_AHB2PeriphClockCmd+0x14>)
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB2ENR |= RCC_AHB2Periph;
 8003aba:	6b5a      	ldr	r2, [r3, #52]	; 0x34
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003abc:	b109      	cbz	r1, 8003ac2 <RCC_AHB2PeriphClockCmd+0xa>
  {
    RCC->AHB2ENR |= RCC_AHB2Periph;
 8003abe:	4310      	orrs	r0, r2
 8003ac0:	e001      	b.n	8003ac6 <RCC_AHB2PeriphClockCmd+0xe>
  }
  else
  {
    RCC->AHB2ENR &= ~RCC_AHB2Periph;
 8003ac2:	ea22 0000 	bic.w	r0, r2, r0
 8003ac6:	6358      	str	r0, [r3, #52]	; 0x34
 8003ac8:	4770      	bx	lr
 8003aca:	bf00      	nop
 8003acc:	40023800 	.word	0x40023800

08003ad0 <RCC_AHB3PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB3PeriphClockCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
{
 8003ad0:	4b04      	ldr	r3, [pc, #16]	; (8003ae4 <RCC_AHB3PeriphClockCmd+0x14>)
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB3ENR |= RCC_AHB3Periph;
 8003ad2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003ad4:	b109      	cbz	r1, 8003ada <RCC_AHB3PeriphClockCmd+0xa>
  {
    RCC->AHB3ENR |= RCC_AHB3Periph;
 8003ad6:	4310      	orrs	r0, r2
 8003ad8:	e001      	b.n	8003ade <RCC_AHB3PeriphClockCmd+0xe>
  }
  else
  {
    RCC->AHB3ENR &= ~RCC_AHB3Periph;
 8003ada:	ea22 0000 	bic.w	r0, r2, r0
 8003ade:	6398      	str	r0, [r3, #56]	; 0x38
 8003ae0:	4770      	bx	lr
 8003ae2:	bf00      	nop
 8003ae4:	40023800 	.word	0x40023800

08003ae8 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8003ae8:	4b04      	ldr	r3, [pc, #16]	; (8003afc <RCC_APB1PeriphClockCmd+0x14>)
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8003aea:	6c1a      	ldr	r2, [r3, #64]	; 0x40
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003aec:	b109      	cbz	r1, 8003af2 <RCC_APB1PeriphClockCmd+0xa>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8003aee:	4310      	orrs	r0, r2
 8003af0:	e001      	b.n	8003af6 <RCC_APB1PeriphClockCmd+0xe>
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8003af2:	ea22 0000 	bic.w	r0, r2, r0
 8003af6:	6418      	str	r0, [r3, #64]	; 0x40
 8003af8:	4770      	bx	lr
 8003afa:	bf00      	nop
 8003afc:	40023800 	.word	0x40023800

08003b00 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8003b00:	4b04      	ldr	r3, [pc, #16]	; (8003b14 <RCC_APB2PeriphClockCmd+0x14>)
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8003b02:	6c5a      	ldr	r2, [r3, #68]	; 0x44
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003b04:	b109      	cbz	r1, 8003b0a <RCC_APB2PeriphClockCmd+0xa>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8003b06:	4310      	orrs	r0, r2
 8003b08:	e001      	b.n	8003b0e <RCC_APB2PeriphClockCmd+0xe>
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8003b0a:	ea22 0000 	bic.w	r0, r2, r0
 8003b0e:	6458      	str	r0, [r3, #68]	; 0x44
 8003b10:	4770      	bx	lr
 8003b12:	bf00      	nop
 8003b14:	40023800 	.word	0x40023800

08003b18 <RCC_AHB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphResetCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8003b18:	4b04      	ldr	r3, [pc, #16]	; (8003b2c <RCC_AHB1PeriphResetCmd+0x14>)
  assert_param(IS_RCC_AHB1_RESET_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB1RSTR |= RCC_AHB1Periph;
 8003b1a:	691a      	ldr	r2, [r3, #16]
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_RESET_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003b1c:	b109      	cbz	r1, 8003b22 <RCC_AHB1PeriphResetCmd+0xa>
  {
    RCC->AHB1RSTR |= RCC_AHB1Periph;
 8003b1e:	4310      	orrs	r0, r2
 8003b20:	e001      	b.n	8003b26 <RCC_AHB1PeriphResetCmd+0xe>
  }
  else
  {
    RCC->AHB1RSTR &= ~RCC_AHB1Periph;
 8003b22:	ea22 0000 	bic.w	r0, r2, r0
 8003b26:	6118      	str	r0, [r3, #16]
 8003b28:	4770      	bx	lr
 8003b2a:	bf00      	nop
 8003b2c:	40023800 	.word	0x40023800

08003b30 <RCC_AHB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB2PeriphResetCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
{
 8003b30:	4b04      	ldr	r3, [pc, #16]	; (8003b44 <RCC_AHB2PeriphResetCmd+0x14>)
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB2RSTR |= RCC_AHB2Periph;
 8003b32:	695a      	ldr	r2, [r3, #20]
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003b34:	b109      	cbz	r1, 8003b3a <RCC_AHB2PeriphResetCmd+0xa>
  {
    RCC->AHB2RSTR |= RCC_AHB2Periph;
 8003b36:	4310      	orrs	r0, r2
 8003b38:	e001      	b.n	8003b3e <RCC_AHB2PeriphResetCmd+0xe>
  }
  else
  {
    RCC->AHB2RSTR &= ~RCC_AHB2Periph;
 8003b3a:	ea22 0000 	bic.w	r0, r2, r0
 8003b3e:	6158      	str	r0, [r3, #20]
 8003b40:	4770      	bx	lr
 8003b42:	bf00      	nop
 8003b44:	40023800 	.word	0x40023800

08003b48 <RCC_AHB3PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB3PeriphResetCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
{
 8003b48:	4b04      	ldr	r3, [pc, #16]	; (8003b5c <RCC_AHB3PeriphResetCmd+0x14>)
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB3RSTR |= RCC_AHB3Periph;
 8003b4a:	699a      	ldr	r2, [r3, #24]
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003b4c:	b109      	cbz	r1, 8003b52 <RCC_AHB3PeriphResetCmd+0xa>
  {
    RCC->AHB3RSTR |= RCC_AHB3Periph;
 8003b4e:	4310      	orrs	r0, r2
 8003b50:	e001      	b.n	8003b56 <RCC_AHB3PeriphResetCmd+0xe>
  }
  else
  {
    RCC->AHB3RSTR &= ~RCC_AHB3Periph;
 8003b52:	ea22 0000 	bic.w	r0, r2, r0
 8003b56:	6198      	str	r0, [r3, #24]
 8003b58:	4770      	bx	lr
 8003b5a:	bf00      	nop
 8003b5c:	40023800 	.word	0x40023800

08003b60 <RCC_APB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8003b60:	4b04      	ldr	r3, [pc, #16]	; (8003b74 <RCC_APB1PeriphResetCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 8003b62:	6a1a      	ldr	r2, [r3, #32]
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003b64:	b109      	cbz	r1, 8003b6a <RCC_APB1PeriphResetCmd+0xa>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 8003b66:	4310      	orrs	r0, r2
 8003b68:	e001      	b.n	8003b6e <RCC_APB1PeriphResetCmd+0xe>
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 8003b6a:	ea22 0000 	bic.w	r0, r2, r0
 8003b6e:	6218      	str	r0, [r3, #32]
 8003b70:	4770      	bx	lr
 8003b72:	bf00      	nop
 8003b74:	40023800 	.word	0x40023800

08003b78 <RCC_APB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8003b78:	4b04      	ldr	r3, [pc, #16]	; (8003b8c <RCC_APB2PeriphResetCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 8003b7a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003b7c:	b109      	cbz	r1, 8003b82 <RCC_APB2PeriphResetCmd+0xa>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 8003b7e:	4310      	orrs	r0, r2
 8003b80:	e001      	b.n	8003b86 <RCC_APB2PeriphResetCmd+0xe>
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 8003b82:	ea22 0000 	bic.w	r0, r2, r0
 8003b86:	6258      	str	r0, [r3, #36]	; 0x24
 8003b88:	4770      	bx	lr
 8003b8a:	bf00      	nop
 8003b8c:	40023800 	.word	0x40023800

08003b90 <RCC_AHB1PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockLPModeCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8003b90:	4b04      	ldr	r3, [pc, #16]	; (8003ba4 <RCC_AHB1PeriphClockLPModeCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_LPMODE_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHB1LPENR |= RCC_AHB1Periph;
 8003b92:	6d1a      	ldr	r2, [r3, #80]	; 0x50
void RCC_AHB1PeriphClockLPModeCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_LPMODE_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003b94:	b109      	cbz	r1, 8003b9a <RCC_AHB1PeriphClockLPModeCmd+0xa>
  {
    RCC->AHB1LPENR |= RCC_AHB1Periph;
 8003b96:	4310      	orrs	r0, r2
 8003b98:	e001      	b.n	8003b9e <RCC_AHB1PeriphClockLPModeCmd+0xe>
  }
  else
  {
    RCC->AHB1LPENR &= ~RCC_AHB1Periph;
 8003b9a:	ea22 0000 	bic.w	r0, r2, r0
 8003b9e:	6518      	str	r0, [r3, #80]	; 0x50
 8003ba0:	4770      	bx	lr
 8003ba2:	bf00      	nop
 8003ba4:	40023800 	.word	0x40023800

08003ba8 <RCC_AHB2PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB2PeriphClockLPModeCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
{
 8003ba8:	4b04      	ldr	r3, [pc, #16]	; (8003bbc <RCC_AHB2PeriphClockLPModeCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHB2LPENR |= RCC_AHB2Periph;
 8003baa:	6d5a      	ldr	r2, [r3, #84]	; 0x54
void RCC_AHB2PeriphClockLPModeCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003bac:	b109      	cbz	r1, 8003bb2 <RCC_AHB2PeriphClockLPModeCmd+0xa>
  {
    RCC->AHB2LPENR |= RCC_AHB2Periph;
 8003bae:	4310      	orrs	r0, r2
 8003bb0:	e001      	b.n	8003bb6 <RCC_AHB2PeriphClockLPModeCmd+0xe>
  }
  else
  {
    RCC->AHB2LPENR &= ~RCC_AHB2Periph;
 8003bb2:	ea22 0000 	bic.w	r0, r2, r0
 8003bb6:	6558      	str	r0, [r3, #84]	; 0x54
 8003bb8:	4770      	bx	lr
 8003bba:	bf00      	nop
 8003bbc:	40023800 	.word	0x40023800

08003bc0 <RCC_AHB3PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB3PeriphClockLPModeCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
{
 8003bc0:	4b04      	ldr	r3, [pc, #16]	; (8003bd4 <RCC_AHB3PeriphClockLPModeCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHB3LPENR |= RCC_AHB3Periph;
 8003bc2:	6d9a      	ldr	r2, [r3, #88]	; 0x58
void RCC_AHB3PeriphClockLPModeCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003bc4:	b109      	cbz	r1, 8003bca <RCC_AHB3PeriphClockLPModeCmd+0xa>
  {
    RCC->AHB3LPENR |= RCC_AHB3Periph;
 8003bc6:	4310      	orrs	r0, r2
 8003bc8:	e001      	b.n	8003bce <RCC_AHB3PeriphClockLPModeCmd+0xe>
  }
  else
  {
    RCC->AHB3LPENR &= ~RCC_AHB3Periph;
 8003bca:	ea22 0000 	bic.w	r0, r2, r0
 8003bce:	6598      	str	r0, [r3, #88]	; 0x58
 8003bd0:	4770      	bx	lr
 8003bd2:	bf00      	nop
 8003bd4:	40023800 	.word	0x40023800

08003bd8 <RCC_APB1PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockLPModeCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8003bd8:	4b04      	ldr	r3, [pc, #16]	; (8003bec <RCC_APB1PeriphClockLPModeCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB1LPENR |= RCC_APB1Periph;
 8003bda:	6e1a      	ldr	r2, [r3, #96]	; 0x60
void RCC_APB1PeriphClockLPModeCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003bdc:	b109      	cbz	r1, 8003be2 <RCC_APB1PeriphClockLPModeCmd+0xa>
  {
    RCC->APB1LPENR |= RCC_APB1Periph;
 8003bde:	4310      	orrs	r0, r2
 8003be0:	e001      	b.n	8003be6 <RCC_APB1PeriphClockLPModeCmd+0xe>
  }
  else
  {
    RCC->APB1LPENR &= ~RCC_APB1Periph;
 8003be2:	ea22 0000 	bic.w	r0, r2, r0
 8003be6:	6618      	str	r0, [r3, #96]	; 0x60
 8003be8:	4770      	bx	lr
 8003bea:	bf00      	nop
 8003bec:	40023800 	.word	0x40023800

08003bf0 <RCC_APB2PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockLPModeCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8003bf0:	4b04      	ldr	r3, [pc, #16]	; (8003c04 <RCC_APB2PeriphClockLPModeCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB2LPENR |= RCC_APB2Periph;
 8003bf2:	6e5a      	ldr	r2, [r3, #100]	; 0x64
void RCC_APB2PeriphClockLPModeCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003bf4:	b109      	cbz	r1, 8003bfa <RCC_APB2PeriphClockLPModeCmd+0xa>
  {
    RCC->APB2LPENR |= RCC_APB2Periph;
 8003bf6:	4310      	orrs	r0, r2
 8003bf8:	e001      	b.n	8003bfe <RCC_APB2PeriphClockLPModeCmd+0xe>
  }
  else
  {
    RCC->APB2LPENR &= ~RCC_APB2Periph;
 8003bfa:	ea22 0000 	bic.w	r0, r2, r0
 8003bfe:	6658      	str	r0, [r3, #100]	; 0x64
 8003c00:	4770      	bx	lr
 8003c02:	bf00      	nop
 8003c04:	40023800 	.word	0x40023800

08003c08 <RCC_ITConfig>:
  * @param  NewState: new state of the specified RCC interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
{
 8003c08:	4b04      	ldr	r3, [pc, #16]	; (8003c1c <RCC_ITConfig+0x14>)
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Perform Byte access to RCC_CIR[14:8] bits to enable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
 8003c0a:	781a      	ldrb	r2, [r3, #0]
void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003c0c:	b109      	cbz	r1, 8003c12 <RCC_ITConfig+0xa>
  {
    /* Perform Byte access to RCC_CIR[14:8] bits to enable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
 8003c0e:	4310      	orrs	r0, r2
 8003c10:	e001      	b.n	8003c16 <RCC_ITConfig+0xe>
  }
  else
  {
    /* Perform Byte access to RCC_CIR[14:8] bits to disable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS &= (uint8_t)~RCC_IT;
 8003c12:	ea22 0000 	bic.w	r0, r2, r0
 8003c16:	7018      	strb	r0, [r3, #0]
 8003c18:	4770      	bx	lr
 8003c1a:	bf00      	nop
 8003c1c:	4002380d 	.word	0x4002380d

08003c20 <RCC_GetFlagStatus>:

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 8003c20:	0943      	lsrs	r3, r0, #5
  if (tmp == 1)               /* The flag to check is in CR register */
 8003c22:	2b01      	cmp	r3, #1
 8003c24:	4a07      	ldr	r2, [pc, #28]	; (8003c44 <RCC_GetFlagStatus+0x24>)
 8003c26:	d101      	bne.n	8003c2c <RCC_GetFlagStatus+0xc>
  {
    statusreg = RCC->CR;
 8003c28:	6813      	ldr	r3, [r2, #0]
 8003c2a:	e003      	b.n	8003c34 <RCC_GetFlagStatus+0x14>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 8003c2c:	2b02      	cmp	r3, #2
  {
    statusreg = RCC->BDCR;
 8003c2e:	bf0c      	ite	eq
 8003c30:	6f13      	ldreq	r3, [r2, #112]	; 0x70
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 8003c32:	6f53      	ldrne	r3, [r2, #116]	; 0x74
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_MASK;
 8003c34:	f000 001f 	and.w	r0, r0, #31
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 8003c38:	fa33 f000 	lsrs.w	r0, r3, r0
  {
    bitstatus = RESET;
  }
  /* Return the flag status */
  return bitstatus;
}
 8003c3c:	f000 0001 	and.w	r0, r0, #1
 8003c40:	4770      	bx	lr
 8003c42:	bf00      	nop
 8003c44:	40023800 	.word	0x40023800

08003c48 <RCC_WaitForHSEStartUp>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: HSE oscillator is stable and ready to use
  *          - ERROR: HSE oscillator not yet ready
  */
ErrorStatus RCC_WaitForHSEStartUp(void)
{
 8003c48:	b507      	push	{r0, r1, r2, lr}
  __IO uint32_t startupcounter = 0;
 8003c4a:	2300      	movs	r3, #0
 8003c4c:	9301      	str	r3, [sp, #4]
  ErrorStatus status = ERROR;
  FlagStatus hsestatus = RESET;
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    hsestatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 8003c4e:	2031      	movs	r0, #49	; 0x31
 8003c50:	f7ff ffe6 	bl	8003c20 <RCC_GetFlagStatus>
    startupcounter++;
 8003c54:	9b01      	ldr	r3, [sp, #4]
 8003c56:	3301      	adds	r3, #1
 8003c58:	9301      	str	r3, [sp, #4]
  } while((startupcounter != HSE_STARTUP_TIMEOUT) && (hsestatus == RESET));
 8003c5a:	9b01      	ldr	r3, [sp, #4]
 8003c5c:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8003c60:	d001      	beq.n	8003c66 <RCC_WaitForHSEStartUp+0x1e>
 8003c62:	2800      	cmp	r0, #0
 8003c64:	d0f3      	beq.n	8003c4e <RCC_WaitForHSEStartUp+0x6>

  if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 8003c66:	2031      	movs	r0, #49	; 0x31
 8003c68:	f7ff ffda 	bl	8003c20 <RCC_GetFlagStatus>
  else
  {
    status = ERROR;
  }
  return (status);
}
 8003c6c:	3000      	adds	r0, #0
 8003c6e:	bf18      	it	ne
 8003c70:	2001      	movne	r0, #1
 8003c72:	bd0e      	pop	{r1, r2, r3, pc}

08003c74 <RCC_ClearFlag>:
  * @retval None
  */
void RCC_ClearFlag(void)
{
  /* Set RMVF bit to clear the reset flags */
  RCC->CSR |= RCC_CSR_RMVF;
 8003c74:	4b02      	ldr	r3, [pc, #8]	; (8003c80 <RCC_ClearFlag+0xc>)
 8003c76:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8003c78:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8003c7c:	675a      	str	r2, [r3, #116]	; 0x74
}
 8003c7e:	4770      	bx	lr
 8003c80:	40023800 	.word	0x40023800

08003c84 <RCC_GetITStatus>:

  /* Check the parameters */
  assert_param(IS_RCC_GET_IT(RCC_IT));

  /* Check the status of the specified RCC interrupt */
  if ((RCC->CIR & RCC_IT) != (uint32_t)RESET)
 8003c84:	4b03      	ldr	r3, [pc, #12]	; (8003c94 <RCC_GetITStatus+0x10>)
 8003c86:	68db      	ldr	r3, [r3, #12]
  {
    bitstatus = SET;
 8003c88:	4218      	tst	r0, r3
  {
    bitstatus = RESET;
  }
  /* Return the RCC_IT status */
  return  bitstatus;
}
 8003c8a:	bf0c      	ite	eq
 8003c8c:	2000      	moveq	r0, #0
 8003c8e:	2001      	movne	r0, #1
 8003c90:	4770      	bx	lr
 8003c92:	bf00      	nop
 8003c94:	40023800 	.word	0x40023800

08003c98 <RCC_ClearITPendingBit>:
  /* Check the parameters */
  assert_param(IS_RCC_CLEAR_IT(RCC_IT));

  /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
     pending bits */
  *(__IO uint8_t *) CIR_BYTE3_ADDRESS = RCC_IT;
 8003c98:	4b01      	ldr	r3, [pc, #4]	; (8003ca0 <RCC_ClearITPendingBit+0x8>)
 8003c9a:	7018      	strb	r0, [r3, #0]
}
 8003c9c:	4770      	bx	lr
 8003c9e:	bf00      	nop
 8003ca0:	4002380e 	.word	0x4002380e

08003ca4 <RNG_DeInit>:
  * @brief  Deinitializes the RNG peripheral registers to their default reset values.
  * @param  None
  * @retval None
  */
void RNG_DeInit(void)
{
 8003ca4:	b508      	push	{r3, lr}
  /* Enable RNG reset state */
  RCC_AHB2PeriphResetCmd(RCC_AHB2Periph_RNG, ENABLE);
 8003ca6:	2040      	movs	r0, #64	; 0x40
 8003ca8:	2101      	movs	r1, #1
 8003caa:	f7ff ff41 	bl	8003b30 <RCC_AHB2PeriphResetCmd>

  /* Release RNG from reset state */
  RCC_AHB2PeriphResetCmd(RCC_AHB2Periph_RNG, DISABLE);
 8003cae:	2040      	movs	r0, #64	; 0x40
 8003cb0:	2100      	movs	r1, #0
}
 8003cb2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
{
  /* Enable RNG reset state */
  RCC_AHB2PeriphResetCmd(RCC_AHB2Periph_RNG, ENABLE);

  /* Release RNG from reset state */
  RCC_AHB2PeriphResetCmd(RCC_AHB2Periph_RNG, DISABLE);
 8003cb6:	f7ff bf3b 	b.w	8003b30 <RCC_AHB2PeriphResetCmd>

08003cba <RNG_Cmd>:
  * @param  NewState: new state of the RNG peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RNG_Cmd(FunctionalState NewState)
{
 8003cba:	4b05      	ldr	r3, [pc, #20]	; (8003cd0 <RNG_Cmd+0x16>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the RNG */
    RNG->CR |= RNG_CR_RNGEN;
 8003cbc:	681a      	ldr	r2, [r3, #0]
void RNG_Cmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003cbe:	b110      	cbz	r0, 8003cc6 <RNG_Cmd+0xc>
  {
    /* Enable the RNG */
    RNG->CR |= RNG_CR_RNGEN;
 8003cc0:	f042 0204 	orr.w	r2, r2, #4
 8003cc4:	e001      	b.n	8003cca <RNG_Cmd+0x10>
  }
  else
  {
    /* Disable the RNG */
    RNG->CR &= ~RNG_CR_RNGEN;
 8003cc6:	f022 0204 	bic.w	r2, r2, #4
 8003cca:	601a      	str	r2, [r3, #0]
 8003ccc:	4770      	bx	lr
 8003cce:	bf00      	nop
 8003cd0:	50060800 	.word	0x50060800

08003cd4 <RNG_GetRandomNumber>:
  * @retval 32-bit random number.
  */
uint32_t RNG_GetRandomNumber(void)
{
  /* Return the 32 bit random number from the DR register */
  return RNG->DR;
 8003cd4:	4b01      	ldr	r3, [pc, #4]	; (8003cdc <RNG_GetRandomNumber+0x8>)
 8003cd6:	6898      	ldr	r0, [r3, #8]
}
 8003cd8:	4770      	bx	lr
 8003cda:	bf00      	nop
 8003cdc:	50060800 	.word	0x50060800

08003ce0 <RNG_ITConfig>:
  * @param  NewState: new state of the RNG interrupt.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RNG_ITConfig(FunctionalState NewState)
{
 8003ce0:	4b04      	ldr	r3, [pc, #16]	; (8003cf4 <RNG_ITConfig+0x14>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the RNG interrupt */
    RNG->CR |= RNG_CR_IE;
 8003ce2:	681a      	ldr	r2, [r3, #0]
void RNG_ITConfig(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003ce4:	b110      	cbz	r0, 8003cec <RNG_ITConfig+0xc>
  {
    /* Enable the RNG interrupt */
    RNG->CR |= RNG_CR_IE;
 8003ce6:	f042 0208 	orr.w	r2, r2, #8
 8003cea:	e001      	b.n	8003cf0 <RNG_ITConfig+0x10>
  }
  else
  {
    /* Disable the RNG interrupt */
    RNG->CR &= ~RNG_CR_IE;
 8003cec:	f022 0208 	bic.w	r2, r2, #8
 8003cf0:	601a      	str	r2, [r3, #0]
 8003cf2:	4770      	bx	lr
 8003cf4:	50060800 	.word	0x50060800

08003cf8 <RNG_GetFlagStatus>:
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_RNG_GET_FLAG(RNG_FLAG));

  /* Check the status of the specified RNG flag */
  if ((RNG->SR & RNG_FLAG) != (uint8_t)RESET)
 8003cf8:	4b03      	ldr	r3, [pc, #12]	; (8003d08 <RNG_GetFlagStatus+0x10>)
 8003cfa:	685b      	ldr	r3, [r3, #4]
  {
    /* RNG_FLAG is set */
    bitstatus = SET;
 8003cfc:	4218      	tst	r0, r3
    /* RNG_FLAG is reset */
    bitstatus = RESET;
  }
  /* Return the RNG_FLAG status */
  return  bitstatus;
}
 8003cfe:	bf0c      	ite	eq
 8003d00:	2000      	moveq	r0, #0
 8003d02:	2001      	movne	r0, #1
 8003d04:	4770      	bx	lr
 8003d06:	bf00      	nop
 8003d08:	50060800 	.word	0x50060800

08003d0c <RNG_ClearFlag>:
void RNG_ClearFlag(uint8_t RNG_FLAG)
{
  /* Check the parameters */
  assert_param(IS_RNG_CLEAR_FLAG(RNG_FLAG));
  /* Clear the selected RNG flags */
  RNG->SR = ~(uint32_t)(((uint32_t)RNG_FLAG) << 4);
 8003d0c:	4b02      	ldr	r3, [pc, #8]	; (8003d18 <RNG_ClearFlag+0xc>)
 8003d0e:	ea6f 1000 	mvn.w	r0, r0, lsl #4
 8003d12:	6058      	str	r0, [r3, #4]
}
 8003d14:	4770      	bx	lr
 8003d16:	bf00      	nop
 8003d18:	50060800 	.word	0x50060800

08003d1c <RNG_GetITStatus>:
  ITStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_RNG_GET_IT(RNG_IT));

  /* Check the status of the specified RNG interrupt */
  if ((RNG->SR & RNG_IT) != (uint8_t)RESET)
 8003d1c:	4b03      	ldr	r3, [pc, #12]	; (8003d2c <RNG_GetITStatus+0x10>)
 8003d1e:	685b      	ldr	r3, [r3, #4]
  {
    /* RNG_IT is set */
    bitstatus = SET;
 8003d20:	4218      	tst	r0, r3
    /* RNG_IT is reset */
    bitstatus = RESET;
  }
  /* Return the RNG_IT status */
  return bitstatus;
}
 8003d22:	bf0c      	ite	eq
 8003d24:	2000      	moveq	r0, #0
 8003d26:	2001      	movne	r0, #1
 8003d28:	4770      	bx	lr
 8003d2a:	bf00      	nop
 8003d2c:	50060800 	.word	0x50060800

08003d30 <RNG_ClearITPendingBit>:
{
  /* Check the parameters */
  assert_param(IS_RNG_IT(RNG_IT));

  /* Clear the selected RNG interrupt pending bit */
  RNG->SR = (uint8_t)~RNG_IT;
 8003d30:	43c0      	mvns	r0, r0
 8003d32:	4b02      	ldr	r3, [pc, #8]	; (8003d3c <RNG_ClearITPendingBit+0xc>)
 8003d34:	b2c0      	uxtb	r0, r0
 8003d36:	6058      	str	r0, [r3, #4]
}
 8003d38:	4770      	bx	lr
 8003d3a:	bf00      	nop
 8003d3c:	50060800 	.word	0x50060800

08003d40 <RTC_ByteToBcd2>:
  * @param  Value: Byte to be converted.
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
  uint8_t bcdhigh = 0;
 8003d40:	2300      	movs	r3, #0
  
  while (Value >= 10)
 8003d42:	e003      	b.n	8003d4c <RTC_ByteToBcd2+0xc>
  {
    bcdhigh++;
 8003d44:	3301      	adds	r3, #1
    Value -= 10;
 8003d46:	380a      	subs	r0, #10
{
  uint8_t bcdhigh = 0;
  
  while (Value >= 10)
  {
    bcdhigh++;
 8003d48:	b2db      	uxtb	r3, r3
    Value -= 10;
 8003d4a:	b2c0      	uxtb	r0, r0
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
  uint8_t bcdhigh = 0;
  
  while (Value >= 10)
 8003d4c:	2809      	cmp	r0, #9
 8003d4e:	d8f9      	bhi.n	8003d44 <RTC_ByteToBcd2+0x4>
  {
    bcdhigh++;
    Value -= 10;
  }
  
  return  ((uint8_t)(bcdhigh << 4) | Value);
 8003d50:	ea40 1003 	orr.w	r0, r0, r3, lsl #4
}
 8003d54:	b2c0      	uxtb	r0, r0
 8003d56:	4770      	bx	lr

08003d58 <RTC_Bcd2ToByte>:
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
  uint8_t tmp = 0;
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8003d58:	0902      	lsrs	r2, r0, #4
  return (tmp + (Value & (uint8_t)0x0F));
 8003d5a:	f000 030f 	and.w	r3, r0, #15
 8003d5e:	200a      	movs	r0, #10
 8003d60:	fb00 3002 	mla	r0, r0, r2, r3
}
 8003d64:	b2c0      	uxtb	r0, r0
 8003d66:	4770      	bx	lr

08003d68 <RTC_StructInit>:
    
  /* Initialize the RTC_AsynchPrediv member */
  RTC_InitStruct->RTC_AsynchPrediv = (uint32_t)0x7F;

  /* Initialize the RTC_SynchPrediv member */
  RTC_InitStruct->RTC_SynchPrediv = (uint32_t)0xFF; 
 8003d68:	2100      	movs	r1, #0
 8003d6a:	227f      	movs	r2, #127	; 0x7f
 8003d6c:	23ff      	movs	r3, #255	; 0xff
 8003d6e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
}
 8003d72:	4770      	bx	lr

08003d74 <RTC_WriteProtectionCmd>:
  * @param  NewState: new state of the write protection.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RTC_WriteProtectionCmd(FunctionalState NewState)
{
 8003d74:	4b04      	ldr	r3, [pc, #16]	; (8003d88 <RTC_WriteProtectionCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
 8003d76:	b108      	cbz	r0, 8003d7c <RTC_WriteProtectionCmd+0x8>
  {
    /* Enable the write protection for RTC registers */
    RTC->WPR = 0xFF;   
 8003d78:	22ff      	movs	r2, #255	; 0xff
 8003d7a:	e002      	b.n	8003d82 <RTC_WriteProtectionCmd+0xe>
  }
  else
  {
    /* Disable the write protection for RTC registers */
    RTC->WPR = 0xCA;
 8003d7c:	22ca      	movs	r2, #202	; 0xca
 8003d7e:	625a      	str	r2, [r3, #36]	; 0x24
    RTC->WPR = 0x53;    
 8003d80:	2253      	movs	r2, #83	; 0x53
 8003d82:	625a      	str	r2, [r3, #36]	; 0x24
 8003d84:	4770      	bx	lr
 8003d86:	bf00      	nop
 8003d88:	40002800 	.word	0x40002800

08003d8c <RTC_EnterInitMode>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC is in Init mode
  *          - ERROR: RTC is not in Init mode  
  */
ErrorStatus RTC_EnterInitMode(void)
{
 8003d8c:	b082      	sub	sp, #8
  __IO uint32_t initcounter = 0x00;
 8003d8e:	2300      	movs	r3, #0
 8003d90:	9301      	str	r3, [sp, #4]
  ErrorStatus status = ERROR;
  uint32_t initstatus = 0x00;
     
  /* Check if the Initialization mode is set */
  if ((RTC->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8003d92:	4b0c      	ldr	r3, [pc, #48]	; (8003dc4 <RTC_EnterInitMode+0x38>)
 8003d94:	68da      	ldr	r2, [r3, #12]
 8003d96:	0652      	lsls	r2, r2, #25
 8003d98:	d411      	bmi.n	8003dbe <RTC_EnterInitMode+0x32>
  {
    /* Set the Initialization mode */
    RTC->ISR = (uint32_t)RTC_INIT_MASK;
 8003d9a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003d9e:	60da      	str	r2, [r3, #12]
    
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    do
    {
      initstatus = RTC->ISR & RTC_ISR_INITF;
 8003da0:	68da      	ldr	r2, [r3, #12]
      initcounter++;  
 8003da2:	9901      	ldr	r1, [sp, #4]
 8003da4:	3101      	adds	r1, #1
 8003da6:	9101      	str	r1, [sp, #4]
    } while((initcounter != INITMODE_TIMEOUT) && (initstatus == 0x00));
 8003da8:	9901      	ldr	r1, [sp, #4]
 8003daa:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 8003dae:	d001      	beq.n	8003db4 <RTC_EnterInitMode+0x28>
 8003db0:	0650      	lsls	r0, r2, #25
 8003db2:	d5f5      	bpl.n	8003da0 <RTC_EnterInitMode+0x14>
    
    if ((RTC->ISR & RTC_ISR_INITF) != RESET)
 8003db4:	4b03      	ldr	r3, [pc, #12]	; (8003dc4 <RTC_EnterInitMode+0x38>)
 8003db6:	68d8      	ldr	r0, [r3, #12]
    {
      status = SUCCESS;
 8003db8:	f3c0 1080 	ubfx	r0, r0, #6, #1
 8003dbc:	e000      	b.n	8003dc0 <RTC_EnterInitMode+0x34>
      status = ERROR;
    }        
  }
  else
  {
    status = SUCCESS;  
 8003dbe:	2001      	movs	r0, #1
  } 
    
  return (status);  
}
 8003dc0:	b002      	add	sp, #8
 8003dc2:	4770      	bx	lr
 8003dc4:	40002800 	.word	0x40002800

08003dc8 <RTC_ExitInitMode>:
  * @retval None
  */
void RTC_ExitInitMode(void)
{ 
  /* Exit Initialization mode */
  RTC->ISR &= (uint32_t)~RTC_ISR_INIT;  
 8003dc8:	4b02      	ldr	r3, [pc, #8]	; (8003dd4 <RTC_ExitInitMode+0xc>)
 8003dca:	68da      	ldr	r2, [r3, #12]
 8003dcc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003dd0:	60da      	str	r2, [r3, #12]
}
 8003dd2:	4770      	bx	lr
 8003dd4:	40002800 	.word	0x40002800

08003dd8 <RTC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC registers are initialized
  *          - ERROR: RTC registers are not initialized  
  */
ErrorStatus RTC_Init(RTC_InitTypeDef* RTC_InitStruct)
{
 8003dd8:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_RTC_HOUR_FORMAT(RTC_InitStruct->RTC_HourFormat));
  assert_param(IS_RTC_ASYNCH_PREDIV(RTC_InitStruct->RTC_AsynchPrediv));
  assert_param(IS_RTC_SYNCH_PREDIV(RTC_InitStruct->RTC_SynchPrediv));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8003dda:	4c0f      	ldr	r4, [pc, #60]	; (8003e18 <RTC_Init+0x40>)
 8003ddc:	23ca      	movs	r3, #202	; 0xca
 8003dde:	6263      	str	r3, [r4, #36]	; 0x24
  RTC->WPR = 0x53;
 8003de0:	2353      	movs	r3, #83	; 0x53
 8003de2:	6263      	str	r3, [r4, #36]	; 0x24
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC registers are initialized
  *          - ERROR: RTC registers are not initialized  
  */
ErrorStatus RTC_Init(RTC_InitTypeDef* RTC_InitStruct)
{
 8003de4:	4605      	mov	r5, r0
  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
  RTC->WPR = 0x53;

  /* Set Initialization mode */
  if (RTC_EnterInitMode() == ERROR)
 8003de6:	f7ff ffd1 	bl	8003d8c <RTC_EnterInitMode>
 8003dea:	b188      	cbz	r0, 8003e10 <RTC_Init+0x38>
    status = ERROR;
  } 
  else
  {
    /* Clear RTC CR FMT Bit */
    RTC->CR &= ((uint32_t)~(RTC_CR_FMT));
 8003dec:	68a3      	ldr	r3, [r4, #8]
 8003dee:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003df2:	60a3      	str	r3, [r4, #8]
    /* Set RTC_CR register */
    RTC->CR |=  ((uint32_t)(RTC_InitStruct->RTC_HourFormat));
 8003df4:	68a2      	ldr	r2, [r4, #8]
 8003df6:	682b      	ldr	r3, [r5, #0]
 8003df8:	4313      	orrs	r3, r2
 8003dfa:	60a3      	str	r3, [r4, #8]
  
    /* Configure the RTC PRER */
    RTC->PRER = (uint32_t)(RTC_InitStruct->RTC_SynchPrediv);
 8003dfc:	68ab      	ldr	r3, [r5, #8]
 8003dfe:	6123      	str	r3, [r4, #16]
    RTC->PRER |= (uint32_t)(RTC_InitStruct->RTC_AsynchPrediv << 16);
 8003e00:	6923      	ldr	r3, [r4, #16]
 8003e02:	686a      	ldr	r2, [r5, #4]
 8003e04:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003e08:	6123      	str	r3, [r4, #16]

    /* Exit Initialization mode */
    RTC_ExitInitMode();
 8003e0a:	f7ff ffdd 	bl	8003dc8 <RTC_ExitInitMode>

    status = SUCCESS;    
 8003e0e:	2001      	movs	r0, #1
  }
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 8003e10:	4b01      	ldr	r3, [pc, #4]	; (8003e18 <RTC_Init+0x40>)
 8003e12:	22ff      	movs	r2, #255	; 0xff
 8003e14:	625a      	str	r2, [r3, #36]	; 0x24
  
  return status;
}
 8003e16:	bd38      	pop	{r3, r4, r5, pc}
 8003e18:	40002800 	.word	0x40002800

08003e1c <RTC_WaitForSynchro>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC registers are synchronised
  *          - ERROR: RTC registers are not synchronised
  */
ErrorStatus RTC_WaitForSynchro(void)
{
 8003e1c:	b082      	sub	sp, #8
  __IO uint32_t synchrocounter = 0;
 8003e1e:	2300      	movs	r3, #0
 8003e20:	9301      	str	r3, [sp, #4]
  ErrorStatus status = ERROR;
  uint32_t synchrostatus = 0x00;

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8003e22:	4b0d      	ldr	r3, [pc, #52]	; (8003e58 <RTC_WaitForSynchro+0x3c>)
 8003e24:	22ca      	movs	r2, #202	; 0xca
 8003e26:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 8003e28:	2253      	movs	r2, #83	; 0x53
 8003e2a:	625a      	str	r2, [r3, #36]	; 0x24
    
  /* Clear RSF flag */
  RTC->ISR &= (uint32_t)RTC_RSF_MASK;
 8003e2c:	68da      	ldr	r2, [r3, #12]
 8003e2e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003e32:	60da      	str	r2, [r3, #12]
    
  /* Wait the registers to be synchronised */
  do
  {
    synchrostatus = RTC->ISR & RTC_ISR_RSF;
 8003e34:	68d9      	ldr	r1, [r3, #12]
    synchrocounter++;  
 8003e36:	9a01      	ldr	r2, [sp, #4]
 8003e38:	3201      	adds	r2, #1
 8003e3a:	9201      	str	r2, [sp, #4]
  } while((synchrocounter != SYNCHRO_TIMEOUT) && (synchrostatus == 0x00));
 8003e3c:	9a01      	ldr	r2, [sp, #4]
 8003e3e:	f5b2 3f00 	cmp.w	r2, #131072	; 0x20000
 8003e42:	4a05      	ldr	r2, [pc, #20]	; (8003e58 <RTC_WaitForSynchro+0x3c>)
 8003e44:	d001      	beq.n	8003e4a <RTC_WaitForSynchro+0x2e>
 8003e46:	0689      	lsls	r1, r1, #26
 8003e48:	d5f4      	bpl.n	8003e34 <RTC_WaitForSynchro+0x18>
    
  if ((RTC->ISR & RTC_ISR_RSF) != RESET)
 8003e4a:	68d0      	ldr	r0, [r2, #12]
  {
    status = ERROR;
  }        

  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 8003e4c:	23ff      	movs	r3, #255	; 0xff
 8003e4e:	6253      	str	r3, [r2, #36]	; 0x24
    
  return (status); 
}
 8003e50:	f3c0 1040 	ubfx	r0, r0, #5, #1
 8003e54:	b002      	add	sp, #8
 8003e56:	4770      	bx	lr
 8003e58:	40002800 	.word	0x40002800

08003e5c <RTC_DeInit>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC registers are deinitialized
  *          - ERROR: RTC registers are not deinitialized
  */
ErrorStatus RTC_DeInit(void)
{
 8003e5c:	b537      	push	{r0, r1, r2, r4, r5, lr}
  __IO uint32_t wutcounter = 0x00;
  uint32_t wutwfstatus = 0x00;
  ErrorStatus status = ERROR;
  
  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8003e5e:	4c1e      	ldr	r4, [pc, #120]	; (8003ed8 <RTC_DeInit+0x7c>)
 8003e60:	23ca      	movs	r3, #202	; 0xca
  *          - SUCCESS: RTC registers are deinitialized
  *          - ERROR: RTC registers are not deinitialized
  */
ErrorStatus RTC_DeInit(void)
{
  __IO uint32_t wutcounter = 0x00;
 8003e62:	2500      	movs	r5, #0
 8003e64:	9501      	str	r5, [sp, #4]
  uint32_t wutwfstatus = 0x00;
  ErrorStatus status = ERROR;
  
  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8003e66:	6263      	str	r3, [r4, #36]	; 0x24
  RTC->WPR = 0x53;
 8003e68:	2353      	movs	r3, #83	; 0x53
 8003e6a:	6263      	str	r3, [r4, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode() == ERROR)
 8003e6c:	f7ff ff8e 	bl	8003d8c <RTC_EnterInitMode>
 8003e70:	2800      	cmp	r0, #0
 8003e72:	d02c      	beq.n	8003ece <RTC_DeInit+0x72>
  }  
  else
  {
    /* Reset TR, DR and CR registers */
    RTC->TR = (uint32_t)0x00000000;
    RTC->DR = (uint32_t)0x00002101;
 8003e74:	f242 1301 	movw	r3, #8449	; 0x2101
    status = ERROR;
  }  
  else
  {
    /* Reset TR, DR and CR registers */
    RTC->TR = (uint32_t)0x00000000;
 8003e78:	6025      	str	r5, [r4, #0]
    RTC->DR = (uint32_t)0x00002101;
 8003e7a:	6063      	str	r3, [r4, #4]
    /* Reset All CR bits except CR[2:0] */
    RTC->CR &= (uint32_t)0x00000007;
 8003e7c:	68a3      	ldr	r3, [r4, #8]
 8003e7e:	f003 0307 	and.w	r3, r3, #7
 8003e82:	60a3      	str	r3, [r4, #8]
  
    /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
    do
    {
      wutwfstatus = RTC->ISR & RTC_ISR_WUTWF;
 8003e84:	68e3      	ldr	r3, [r4, #12]
      wutcounter++;  
 8003e86:	9a01      	ldr	r2, [sp, #4]
 8003e88:	3201      	adds	r2, #1
 8003e8a:	9201      	str	r2, [sp, #4]
    } while((wutcounter != INITMODE_TIMEOUT) && (wutwfstatus == 0x00));
 8003e8c:	9a01      	ldr	r2, [sp, #4]
 8003e8e:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8003e92:	d001      	beq.n	8003e98 <RTC_DeInit+0x3c>
 8003e94:	0758      	lsls	r0, r3, #29
 8003e96:	d5f5      	bpl.n	8003e84 <RTC_DeInit+0x28>
    
    if ((RTC->ISR & RTC_ISR_WUTWF) == RESET)
 8003e98:	4b0f      	ldr	r3, [pc, #60]	; (8003ed8 <RTC_DeInit+0x7c>)
 8003e9a:	68d8      	ldr	r0, [r3, #12]
 8003e9c:	f010 0004 	ands.w	r0, r0, #4
 8003ea0:	d015      	beq.n	8003ece <RTC_DeInit+0x72>
      status = ERROR;
    }
    else
    {
      /* Reset all RTC CR register bits */
      RTC->CR &= (uint32_t)0x00000000;
 8003ea2:	689a      	ldr	r2, [r3, #8]
      RTC->WUTR = (uint32_t)0x0000FFFF;
 8003ea4:	f64f 71ff 	movw	r1, #65535	; 0xffff
      status = ERROR;
    }
    else
    {
      /* Reset all RTC CR register bits */
      RTC->CR &= (uint32_t)0x00000000;
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	609a      	str	r2, [r3, #8]
      RTC->WUTR = (uint32_t)0x0000FFFF;
 8003eac:	6159      	str	r1, [r3, #20]
      RTC->PRER = (uint32_t)0x007F00FF;
 8003eae:	490b      	ldr	r1, [pc, #44]	; (8003edc <RTC_DeInit+0x80>)
 8003eb0:	6119      	str	r1, [r3, #16]
      RTC->CALIBR = (uint32_t)0x00000000;
 8003eb2:	619a      	str	r2, [r3, #24]
      RTC->ALRMAR = (uint32_t)0x00000000;        
 8003eb4:	61da      	str	r2, [r3, #28]
      RTC->ALRMBR = (uint32_t)0x00000000;
 8003eb6:	621a      	str	r2, [r3, #32]
      RTC->SHIFTR = (uint32_t)0x00000000;
 8003eb8:	62da      	str	r2, [r3, #44]	; 0x2c
      RTC->CALR = (uint32_t)0x00000000;
 8003eba:	63da      	str	r2, [r3, #60]	; 0x3c
      RTC->ALRMASSR = (uint32_t)0x00000000;
 8003ebc:	645a      	str	r2, [r3, #68]	; 0x44
      RTC->ALRMBSSR = (uint32_t)0x00000000;
 8003ebe:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Reset ISR register and exit initialization mode */
      RTC->ISR = (uint32_t)0x00000000;
 8003ec0:	60da      	str	r2, [r3, #12]
      
      /* Reset Tamper and alternate functions configuration register */
      RTC->TAFCR = 0x00000000;
 8003ec2:	641a      	str	r2, [r3, #64]	; 0x40
  
      if(RTC_WaitForSynchro() == ERROR)
 8003ec4:	f7ff ffaa 	bl	8003e1c <RTC_WaitForSynchro>
      {
        status = ERROR;
 8003ec8:	3000      	adds	r0, #0
 8003eca:	bf18      	it	ne
 8003ecc:	2001      	movne	r0, #1
      }
    }
  }
  
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF;  
 8003ece:	4b02      	ldr	r3, [pc, #8]	; (8003ed8 <RTC_DeInit+0x7c>)
 8003ed0:	22ff      	movs	r2, #255	; 0xff
 8003ed2:	625a      	str	r2, [r3, #36]	; 0x24
  
  return status;
}
 8003ed4:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
 8003ed6:	bf00      	nop
 8003ed8:	40002800 	.word	0x40002800
 8003edc:	007f00ff 	.word	0x007f00ff

08003ee0 <RTC_RefClockCmd>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC reference clock detection is enabled
  *          - ERROR: RTC reference clock detection is disabled  
  */
ErrorStatus RTC_RefClockCmd(FunctionalState NewState)
{ 
 8003ee0:	b538      	push	{r3, r4, r5, lr}
  
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8003ee2:	4c0b      	ldr	r4, [pc, #44]	; (8003f10 <RTC_RefClockCmd+0x30>)
 8003ee4:	23ca      	movs	r3, #202	; 0xca
 8003ee6:	6263      	str	r3, [r4, #36]	; 0x24
  RTC->WPR = 0x53;
 8003ee8:	2353      	movs	r3, #83	; 0x53
 8003eea:	6263      	str	r3, [r4, #36]	; 0x24
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC reference clock detection is enabled
  *          - ERROR: RTC reference clock detection is disabled  
  */
ErrorStatus RTC_RefClockCmd(FunctionalState NewState)
{ 
 8003eec:	4605      	mov	r5, r0
  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
  RTC->WPR = 0x53;
    
  /* Set Initialization mode */
  if (RTC_EnterInitMode() == ERROR)
 8003eee:	f7ff ff4d 	bl	8003d8c <RTC_EnterInitMode>
 8003ef2:	b150      	cbz	r0, 8003f0a <RTC_RefClockCmd+0x2a>
  else
  {  
    if (NewState != DISABLE)
    {
      /* Enable the RTC reference clock detection */
      RTC->CR |= RTC_CR_REFCKON;   
 8003ef4:	68a3      	ldr	r3, [r4, #8]
  {
    status = ERROR;
  } 
  else
  {  
    if (NewState != DISABLE)
 8003ef6:	b115      	cbz	r5, 8003efe <RTC_RefClockCmd+0x1e>
    {
      /* Enable the RTC reference clock detection */
      RTC->CR |= RTC_CR_REFCKON;   
 8003ef8:	f043 0310 	orr.w	r3, r3, #16
 8003efc:	e001      	b.n	8003f02 <RTC_RefClockCmd+0x22>
    }
    else
    {
      /* Disable the RTC reference clock detection */
      RTC->CR &= ~RTC_CR_REFCKON;    
 8003efe:	f023 0310 	bic.w	r3, r3, #16
 8003f02:	60a3      	str	r3, [r4, #8]
    }
    /* Exit Initialization mode */
    RTC_ExitInitMode();
 8003f04:	f7ff ff60 	bl	8003dc8 <RTC_ExitInitMode>
    
    status = SUCCESS;
 8003f08:	2001      	movs	r0, #1
  }
  
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF;  
 8003f0a:	23ff      	movs	r3, #255	; 0xff
 8003f0c:	6263      	str	r3, [r4, #36]	; 0x24
  
  return status; 
}
 8003f0e:	bd38      	pop	{r3, r4, r5, pc}
 8003f10:	40002800 	.word	0x40002800

08003f14 <RTC_BypassShadowCmd>:
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8003f14:	4b07      	ldr	r3, [pc, #28]	; (8003f34 <RTC_BypassShadowCmd+0x20>)
 8003f16:	22ca      	movs	r2, #202	; 0xca
 8003f18:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 8003f1a:	2253      	movs	r2, #83	; 0x53
 8003f1c:	625a      	str	r2, [r3, #36]	; 0x24
  
  if (NewState != DISABLE)
  {
    /* Set the BYPSHAD bit */
    RTC->CR |= (uint8_t)RTC_CR_BYPSHAD;
 8003f1e:	689a      	ldr	r2, [r3, #8]

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
  RTC->WPR = 0x53;
  
  if (NewState != DISABLE)
 8003f20:	b110      	cbz	r0, 8003f28 <RTC_BypassShadowCmd+0x14>
  {
    /* Set the BYPSHAD bit */
    RTC->CR |= (uint8_t)RTC_CR_BYPSHAD;
 8003f22:	f042 0220 	orr.w	r2, r2, #32
 8003f26:	e001      	b.n	8003f2c <RTC_BypassShadowCmd+0x18>
  }
  else
  {
    /* Reset the BYPSHAD bit */
    RTC->CR &= (uint8_t)~RTC_CR_BYPSHAD;
 8003f28:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8003f2c:	609a      	str	r2, [r3, #8]
  }

  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF;
 8003f2e:	22ff      	movs	r2, #255	; 0xff
 8003f30:	625a      	str	r2, [r3, #36]	; 0x24
}
 8003f32:	4770      	bx	lr
 8003f34:	40002800 	.word	0x40002800

08003f38 <RTC_SetTime>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC Time register is configured
  *          - ERROR: RTC Time register is not configured
  */
ErrorStatus RTC_SetTime(uint32_t RTC_Format, RTC_TimeTypeDef* RTC_TimeStruct)
{
 8003f38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f3a:	4b24      	ldr	r3, [pc, #144]	; (8003fcc <RTC_SetTime+0x94>)
 8003f3c:	460c      	mov	r4, r1
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(RTC_Format));
  
  if (RTC_Format == RTC_Format_BIN)
  {
    if ((RTC->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8003f3e:	689b      	ldr	r3, [r3, #8]
  ErrorStatus status = ERROR;
    
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(RTC_Format));
  
  if (RTC_Format == RTC_Format_BIN)
 8003f40:	b920      	cbnz	r0, 8003f4c <RTC_SetTime+0x14>
  {
    if ((RTC->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8003f42:	f013 0340 	ands.w	r3, r3, #64	; 0x40
 8003f46:	d106      	bne.n	8003f56 <RTC_SetTime+0x1e>
      assert_param(IS_RTC_HOUR12(RTC_TimeStruct->RTC_Hours));
      assert_param(IS_RTC_H12(RTC_TimeStruct->RTC_H12));
    } 
    else
    {
      RTC_TimeStruct->RTC_H12 = 0x00;
 8003f48:	70cb      	strb	r3, [r1, #3]
 8003f4a:	e004      	b.n	8003f56 <RTC_SetTime+0x1e>
    assert_param(IS_RTC_MINUTES(RTC_TimeStruct->RTC_Minutes));
    assert_param(IS_RTC_SECONDS(RTC_TimeStruct->RTC_Seconds));
  }
  else
  {
    if ((RTC->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8003f4c:	f013 0340 	ands.w	r3, r3, #64	; 0x40
 8003f50:	d130      	bne.n	8003fb4 <RTC_SetTime+0x7c>
      assert_param(IS_RTC_HOUR12(tmpreg));
      assert_param(IS_RTC_H12(RTC_TimeStruct->RTC_H12)); 
    } 
    else
    {
      RTC_TimeStruct->RTC_H12 = 0x00;
 8003f52:	70cb      	strb	r3, [r1, #3]
 8003f54:	e02e      	b.n	8003fb4 <RTC_SetTime+0x7c>
             ((uint32_t)RTC_TimeStruct->RTC_Seconds) | \
             ((uint32_t)(RTC_TimeStruct->RTC_H12) << 16)); 
  }  
  else
  {
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Hours) << 16) | \
 8003f56:	7820      	ldrb	r0, [r4, #0]
 8003f58:	f7ff fef2 	bl	8003d40 <RTC_ByteToBcd2>
 8003f5c:	4607      	mov	r7, r0
                   ((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Minutes) << 8) | \
 8003f5e:	7860      	ldrb	r0, [r4, #1]
 8003f60:	f7ff feee 	bl	8003d40 <RTC_ByteToBcd2>
 8003f64:	4606      	mov	r6, r0
                   ((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Seconds)) | \
 8003f66:	78a0      	ldrb	r0, [r4, #2]
 8003f68:	f7ff feea 	bl	8003d40 <RTC_ByteToBcd2>
                   (((uint32_t)RTC_TimeStruct->RTC_H12) << 16));
 8003f6c:	78e5      	ldrb	r5, [r4, #3]
             ((uint32_t)RTC_TimeStruct->RTC_Seconds) | \
             ((uint32_t)(RTC_TimeStruct->RTC_H12) << 16)); 
  }  
  else
  {
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Hours) << 16) | \
 8003f6e:	ea40 4505 	orr.w	r5, r0, r5, lsl #16
                   ((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Minutes) << 8) | \
 8003f72:	ea45 4507 	orr.w	r5, r5, r7, lsl #16
             ((uint32_t)RTC_TimeStruct->RTC_Seconds) | \
             ((uint32_t)(RTC_TimeStruct->RTC_H12) << 16)); 
  }  
  else
  {
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Hours) << 16) | \
 8003f76:	ea45 2506 	orr.w	r5, r5, r6, lsl #8
                   ((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Seconds)) | \
                   (((uint32_t)RTC_TimeStruct->RTC_H12) << 16));
  }  

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8003f7a:	4c14      	ldr	r4, [pc, #80]	; (8003fcc <RTC_SetTime+0x94>)
 8003f7c:	23ca      	movs	r3, #202	; 0xca
 8003f7e:	6263      	str	r3, [r4, #36]	; 0x24
  RTC->WPR = 0x53;
 8003f80:	2353      	movs	r3, #83	; 0x53
 8003f82:	6263      	str	r3, [r4, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode() == ERROR)
 8003f84:	f7ff ff02 	bl	8003d8c <RTC_EnterInitMode>
 8003f88:	b180      	cbz	r0, 8003fac <RTC_SetTime+0x74>
    status = ERROR;
  } 
  else
  {
    /* Set the RTC_TR register */
    RTC->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8003f8a:	f005 357f 	and.w	r5, r5, #2139062143	; 0x7f7f7f7f
 8003f8e:	f025 45fe 	bic.w	r5, r5, #2130706432	; 0x7f000000
 8003f92:	6025      	str	r5, [r4, #0]

    /* Exit Initialization mode */
    RTC_ExitInitMode(); 
 8003f94:	f7ff ff18 	bl	8003dc8 <RTC_ExitInitMode>

    /* If  RTC_CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((RTC->CR & RTC_CR_BYPSHAD) == RESET)
 8003f98:	68a3      	ldr	r3, [r4, #8]
 8003f9a:	069b      	lsls	r3, r3, #26
 8003f9c:	d405      	bmi.n	8003faa <RTC_SetTime+0x72>
    {
      if (RTC_WaitForSynchro() == ERROR)
 8003f9e:	f7ff ff3d 	bl	8003e1c <RTC_WaitForSynchro>
      {
        status = ERROR;
 8003fa2:	3000      	adds	r0, #0
 8003fa4:	bf18      	it	ne
 8003fa6:	2001      	movne	r0, #1
 8003fa8:	e000      	b.n	8003fac <RTC_SetTime+0x74>
        status = SUCCESS;
      }
    }
    else
    {
      status = SUCCESS;
 8003faa:	2001      	movs	r0, #1
    }
  }
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 8003fac:	4b07      	ldr	r3, [pc, #28]	; (8003fcc <RTC_SetTime+0x94>)
 8003fae:	22ff      	movs	r2, #255	; 0xff
 8003fb0:	625a      	str	r2, [r3, #36]	; 0x24
    
  return status;
}
 8003fb2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  
  /* Check the input parameters format */
  if (RTC_Format != RTC_Format_BIN)
  {
    tmpreg = (((uint32_t)(RTC_TimeStruct->RTC_Hours) << 16) | \
             ((uint32_t)(RTC_TimeStruct->RTC_Minutes) << 8) | \
 8003fb4:	7865      	ldrb	r5, [r4, #1]
  }
  
  /* Check the input parameters format */
  if (RTC_Format != RTC_Format_BIN)
  {
    tmpreg = (((uint32_t)(RTC_TimeStruct->RTC_Hours) << 16) | \
 8003fb6:	7823      	ldrb	r3, [r4, #0]
             ((uint32_t)(RTC_TimeStruct->RTC_Minutes) << 8) | \
 8003fb8:	022d      	lsls	r5, r5, #8
  }
  
  /* Check the input parameters format */
  if (RTC_Format != RTC_Format_BIN)
  {
    tmpreg = (((uint32_t)(RTC_TimeStruct->RTC_Hours) << 16) | \
 8003fba:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
             ((uint32_t)(RTC_TimeStruct->RTC_Minutes) << 8) | \
             ((uint32_t)RTC_TimeStruct->RTC_Seconds) | \
 8003fbe:	78a3      	ldrb	r3, [r4, #2]
  
  /* Check the input parameters format */
  if (RTC_Format != RTC_Format_BIN)
  {
    tmpreg = (((uint32_t)(RTC_TimeStruct->RTC_Hours) << 16) | \
             ((uint32_t)(RTC_TimeStruct->RTC_Minutes) << 8) | \
 8003fc0:	431d      	orrs	r5, r3
             ((uint32_t)RTC_TimeStruct->RTC_Seconds) | \
             ((uint32_t)(RTC_TimeStruct->RTC_H12) << 16)); 
 8003fc2:	78e3      	ldrb	r3, [r4, #3]
  }
  
  /* Check the input parameters format */
  if (RTC_Format != RTC_Format_BIN)
  {
    tmpreg = (((uint32_t)(RTC_TimeStruct->RTC_Hours) << 16) | \
 8003fc4:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8003fc8:	e7d7      	b.n	8003f7a <RTC_SetTime+0x42>
 8003fca:	bf00      	nop
 8003fcc:	40002800 	.word	0x40002800

08003fd0 <RTC_TimeStructInit>:
  * @retval None
  */
void RTC_TimeStructInit(RTC_TimeTypeDef* RTC_TimeStruct)
{
  /* Time = 00h:00min:00sec */
  RTC_TimeStruct->RTC_H12 = RTC_H12_AM;
 8003fd0:	2300      	movs	r3, #0
 8003fd2:	70c3      	strb	r3, [r0, #3]
  RTC_TimeStruct->RTC_Hours = 0;
 8003fd4:	7003      	strb	r3, [r0, #0]
  RTC_TimeStruct->RTC_Minutes = 0;
 8003fd6:	7043      	strb	r3, [r0, #1]
  RTC_TimeStruct->RTC_Seconds = 0; 
 8003fd8:	7083      	strb	r3, [r0, #2]
}
 8003fda:	4770      	bx	lr

08003fdc <RTC_GetTime>:

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(RTC_Format));

  /* Get the RTC_TR register */
  tmpreg = (uint32_t)(RTC->TR & RTC_TR_RESERVED_MASK); 
 8003fdc:	4b0f      	ldr	r3, [pc, #60]	; (800401c <RTC_GetTime+0x40>)
 8003fde:	681b      	ldr	r3, [r3, #0]
  * @param  RTC_TimeStruct: pointer to a RTC_TimeTypeDef structure that will 
  *                        contain the returned current time configuration.     
  * @retval None
  */
void RTC_GetTime(uint32_t RTC_Format, RTC_TimeTypeDef* RTC_TimeStruct)
{
 8003fe0:	b570      	push	{r4, r5, r6, lr}

  /* Get the RTC_TR register */
  tmpreg = (uint32_t)(RTC->TR & RTC_TR_RESERVED_MASK); 
  
  /* Fill the structure fields with the read parameters */
  RTC_TimeStruct->RTC_Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16);
 8003fe2:	f3c3 4205 	ubfx	r2, r3, #16, #6
  RTC_TimeStruct->RTC_Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >>8);
 8003fe6:	f3c3 2606 	ubfx	r6, r3, #8, #7
  RTC_TimeStruct->RTC_Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8003fea:	f003 057f 	and.w	r5, r3, #127	; 0x7f
  RTC_TimeStruct->RTC_H12 = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16);  
 8003fee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003ff2:	0c1b      	lsrs	r3, r3, #16
  * @param  RTC_TimeStruct: pointer to a RTC_TimeTypeDef structure that will 
  *                        contain the returned current time configuration.     
  * @retval None
  */
void RTC_GetTime(uint32_t RTC_Format, RTC_TimeTypeDef* RTC_TimeStruct)
{
 8003ff4:	460c      	mov	r4, r1

  /* Get the RTC_TR register */
  tmpreg = (uint32_t)(RTC->TR & RTC_TR_RESERVED_MASK); 
  
  /* Fill the structure fields with the read parameters */
  RTC_TimeStruct->RTC_Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16);
 8003ff6:	700a      	strb	r2, [r1, #0]
  RTC_TimeStruct->RTC_Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >>8);
 8003ff8:	704e      	strb	r6, [r1, #1]
  RTC_TimeStruct->RTC_Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8003ffa:	708d      	strb	r5, [r1, #2]
  RTC_TimeStruct->RTC_H12 = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16);  
 8003ffc:	70cb      	strb	r3, [r1, #3]

  /* Check the input parameters format */
  if (RTC_Format == RTC_Format_BIN)
 8003ffe:	b958      	cbnz	r0, 8004018 <RTC_GetTime+0x3c>
  {
    /* Convert the structure parameters to Binary format */
    RTC_TimeStruct->RTC_Hours = (uint8_t)RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Hours);
 8004000:	4610      	mov	r0, r2
 8004002:	f7ff fea9 	bl	8003d58 <RTC_Bcd2ToByte>
 8004006:	7020      	strb	r0, [r4, #0]
    RTC_TimeStruct->RTC_Minutes = (uint8_t)RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Minutes);
 8004008:	4630      	mov	r0, r6
 800400a:	f7ff fea5 	bl	8003d58 <RTC_Bcd2ToByte>
 800400e:	7060      	strb	r0, [r4, #1]
    RTC_TimeStruct->RTC_Seconds = (uint8_t)RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Seconds);   
 8004010:	4628      	mov	r0, r5
 8004012:	f7ff fea1 	bl	8003d58 <RTC_Bcd2ToByte>
 8004016:	70a0      	strb	r0, [r4, #2]
 8004018:	bd70      	pop	{r4, r5, r6, pc}
 800401a:	bf00      	nop
 800401c:	40002800 	.word	0x40002800

08004020 <RTC_GetSubSecond>:
uint32_t RTC_GetSubSecond(void)
{
  uint32_t tmpreg = 0;
  
  /* Get subseconds values from the correspondent registers*/
  tmpreg = (uint32_t)(RTC->SSR);
 8004020:	4b01      	ldr	r3, [pc, #4]	; (8004028 <RTC_GetSubSecond+0x8>)
 8004022:	6a98      	ldr	r0, [r3, #40]	; 0x28
  
  /* Read DR register to unfroze calendar registers */
  (void) (RTC->DR);
 8004024:	685b      	ldr	r3, [r3, #4]
  
  return (tmpreg);
}
 8004026:	4770      	bx	lr
 8004028:	40002800 	.word	0x40002800

0800402c <RTC_SetDate>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC Date register is configured
  *          - ERROR: RTC Date register is not configured
  */
ErrorStatus RTC_SetDate(uint32_t RTC_Format, RTC_DateTypeDef* RTC_DateStruct)
{
 800402c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800402e:	460c      	mov	r4, r1
 8004030:	784b      	ldrb	r3, [r1, #1]
  ErrorStatus status = ERROR;
  
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(RTC_Format));

  if ((RTC_Format == RTC_Format_BIN) && ((RTC_DateStruct->RTC_Month & 0x10) == 0x10))
 8004032:	b930      	cbnz	r0, 8004042 <RTC_SetDate+0x16>
 8004034:	06d9      	lsls	r1, r3, #27
 8004036:	d52a      	bpl.n	800408e <RTC_SetDate+0x62>
  {
    RTC_DateStruct->RTC_Month = (RTC_DateStruct->RTC_Month & (uint32_t)~(0x10)) + 0x0A;
 8004038:	f023 0310 	bic.w	r3, r3, #16
 800403c:	330a      	adds	r3, #10
 800403e:	7063      	strb	r3, [r4, #1]
 8004040:	e025      	b.n	800408e <RTC_SetDate+0x62>
  assert_param(IS_RTC_WEEKDAY(RTC_DateStruct->RTC_WeekDay));

  /* Check the input parameters format */
  if (RTC_Format != RTC_Format_BIN)
  {
    tmpreg = ((((uint32_t)RTC_DateStruct->RTC_Year) << 16) | \
 8004042:	78cd      	ldrb	r5, [r1, #3]
              (((uint32_t)RTC_DateStruct->RTC_Month) << 8) | \
              ((uint32_t)RTC_DateStruct->RTC_Date) | \
 8004044:	788a      	ldrb	r2, [r1, #2]

  /* Check the input parameters format */
  if (RTC_Format != RTC_Format_BIN)
  {
    tmpreg = ((((uint32_t)RTC_DateStruct->RTC_Year) << 16) | \
              (((uint32_t)RTC_DateStruct->RTC_Month) << 8) | \
 8004046:	021b      	lsls	r3, r3, #8
  assert_param(IS_RTC_WEEKDAY(RTC_DateStruct->RTC_WeekDay));

  /* Check the input parameters format */
  if (RTC_Format != RTC_Format_BIN)
  {
    tmpreg = ((((uint32_t)RTC_DateStruct->RTC_Year) << 16) | \
 8004048:	ea43 4505 	orr.w	r5, r3, r5, lsl #16
              (((uint32_t)RTC_DateStruct->RTC_Month) << 8) | \
              ((uint32_t)RTC_DateStruct->RTC_Date) | \
              (((uint32_t)RTC_DateStruct->RTC_WeekDay) << 13)); 
 800404c:	780b      	ldrb	r3, [r1, #0]

  /* Check the input parameters format */
  if (RTC_Format != RTC_Format_BIN)
  {
    tmpreg = ((((uint32_t)RTC_DateStruct->RTC_Year) << 16) | \
              (((uint32_t)RTC_DateStruct->RTC_Month) << 8) | \
 800404e:	4315      	orrs	r5, r2
  assert_param(IS_RTC_WEEKDAY(RTC_DateStruct->RTC_WeekDay));

  /* Check the input parameters format */
  if (RTC_Format != RTC_Format_BIN)
  {
    tmpreg = ((((uint32_t)RTC_DateStruct->RTC_Year) << 16) | \
 8004050:	ea45 3543 	orr.w	r5, r5, r3, lsl #13
              ((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Date)) | \
              ((uint32_t)RTC_DateStruct->RTC_WeekDay << 13));
  }

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8004054:	4c17      	ldr	r4, [pc, #92]	; (80040b4 <RTC_SetDate+0x88>)
 8004056:	23ca      	movs	r3, #202	; 0xca
 8004058:	6263      	str	r3, [r4, #36]	; 0x24
  RTC->WPR = 0x53;
 800405a:	2353      	movs	r3, #83	; 0x53
 800405c:	6263      	str	r3, [r4, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode() == ERROR)
 800405e:	f7ff fe95 	bl	8003d8c <RTC_EnterInitMode>
 8004062:	b180      	cbz	r0, 8004086 <RTC_SetDate+0x5a>
    status = ERROR;
  } 
  else
  {
    /* Set the RTC_DR register */
    RTC->DR = (uint32_t)(tmpreg & RTC_DR_RESERVED_MASK);
 8004064:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
 8004068:	f025 05c0 	bic.w	r5, r5, #192	; 0xc0
 800406c:	6065      	str	r5, [r4, #4]

    /* Exit Initialization mode */
    RTC_ExitInitMode(); 
 800406e:	f7ff feab 	bl	8003dc8 <RTC_ExitInitMode>

    /* If  RTC_CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((RTC->CR & RTC_CR_BYPSHAD) == RESET)
 8004072:	68a3      	ldr	r3, [r4, #8]
 8004074:	069a      	lsls	r2, r3, #26
 8004076:	d405      	bmi.n	8004084 <RTC_SetDate+0x58>
    {
      if (RTC_WaitForSynchro() == ERROR)
 8004078:	f7ff fed0 	bl	8003e1c <RTC_WaitForSynchro>
      {
        status = ERROR;
 800407c:	3000      	adds	r0, #0
 800407e:	bf18      	it	ne
 8004080:	2001      	movne	r0, #1
 8004082:	e000      	b.n	8004086 <RTC_SetDate+0x5a>
        status = SUCCESS;
      }
    }
    else
    {
      status = SUCCESS;
 8004084:	2001      	movs	r0, #1
    }
  }
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF;   
 8004086:	4b0b      	ldr	r3, [pc, #44]	; (80040b4 <RTC_SetDate+0x88>)
 8004088:	22ff      	movs	r2, #255	; 0xff
 800408a:	625a      	str	r2, [r3, #36]	; 0x24
  
  return status;
}
 800408c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
              ((uint32_t)RTC_DateStruct->RTC_Date) | \
              (((uint32_t)RTC_DateStruct->RTC_WeekDay) << 13)); 
  }  
  else
  {
    tmpreg = (((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Year) << 16) | \
 800408e:	78e0      	ldrb	r0, [r4, #3]
 8004090:	f7ff fe56 	bl	8003d40 <RTC_ByteToBcd2>
 8004094:	4607      	mov	r7, r0
              ((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Month) << 8) | \
 8004096:	7860      	ldrb	r0, [r4, #1]
 8004098:	f7ff fe52 	bl	8003d40 <RTC_ByteToBcd2>
 800409c:	4606      	mov	r6, r0
              ((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Date)) | \
 800409e:	78a0      	ldrb	r0, [r4, #2]
 80040a0:	f7ff fe4e 	bl	8003d40 <RTC_ByteToBcd2>
              ((uint32_t)RTC_DateStruct->RTC_WeekDay << 13));
 80040a4:	7825      	ldrb	r5, [r4, #0]
              ((uint32_t)RTC_DateStruct->RTC_Date) | \
              (((uint32_t)RTC_DateStruct->RTC_WeekDay) << 13)); 
  }  
  else
  {
    tmpreg = (((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Year) << 16) | \
 80040a6:	ea40 3545 	orr.w	r5, r0, r5, lsl #13
              ((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Month) << 8) | \
 80040aa:	ea45 4507 	orr.w	r5, r5, r7, lsl #16
              ((uint32_t)RTC_DateStruct->RTC_Date) | \
              (((uint32_t)RTC_DateStruct->RTC_WeekDay) << 13)); 
  }  
  else
  {
    tmpreg = (((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Year) << 16) | \
 80040ae:	ea45 2506 	orr.w	r5, r5, r6, lsl #8
 80040b2:	e7cf      	b.n	8004054 <RTC_SetDate+0x28>
 80040b4:	40002800 	.word	0x40002800

080040b8 <RTC_DateStructInit>:
  * @retval None
  */
void RTC_DateStructInit(RTC_DateTypeDef* RTC_DateStruct)
{
  /* Monday, January 01 xx00 */
  RTC_DateStruct->RTC_WeekDay = RTC_Weekday_Monday;
 80040b8:	2301      	movs	r3, #1
 80040ba:	7003      	strb	r3, [r0, #0]
  RTC_DateStruct->RTC_Date = 1;
 80040bc:	7083      	strb	r3, [r0, #2]
  RTC_DateStruct->RTC_Month = RTC_Month_January;
 80040be:	7043      	strb	r3, [r0, #1]
  RTC_DateStruct->RTC_Year = 0;
 80040c0:	2300      	movs	r3, #0
 80040c2:	70c3      	strb	r3, [r0, #3]
}
 80040c4:	4770      	bx	lr

080040c6 <RTC_GetDate>:

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(RTC_Format));
  
  /* Get the RTC_TR register */
  tmpreg = (uint32_t)(RTC->DR & RTC_DR_RESERVED_MASK); 
 80040c6:	4b0f      	ldr	r3, [pc, #60]	; (8004104 <RTC_GetDate+0x3e>)
 80040c8:	685b      	ldr	r3, [r3, #4]
  * @param RTC_DateStruct: pointer to a RTC_DateTypeDef structure that will 
  *                        contain the returned current date configuration.     
  * @retval None
  */
void RTC_GetDate(uint32_t RTC_Format, RTC_DateTypeDef* RTC_DateStruct)
{
 80040ca:	b570      	push	{r4, r5, r6, lr}
  
  /* Get the RTC_TR register */
  tmpreg = (uint32_t)(RTC->DR & RTC_DR_RESERVED_MASK); 

  /* Fill the structure fields with the read parameters */
  RTC_DateStruct->RTC_Year = (uint8_t)((tmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16);
 80040cc:	f3c3 4207 	ubfx	r2, r3, #16, #8
  RTC_DateStruct->RTC_Month = (uint8_t)((tmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8);
 80040d0:	f3c3 2604 	ubfx	r6, r3, #8, #5
  RTC_DateStruct->RTC_Date = (uint8_t)(tmpreg & (RTC_DR_DT | RTC_DR_DU));
 80040d4:	f003 053f 	and.w	r5, r3, #63	; 0x3f
  RTC_DateStruct->RTC_WeekDay = (uint8_t)((tmpreg & (RTC_DR_WDU)) >> 13);
 80040d8:	f3c3 3342 	ubfx	r3, r3, #13, #3
  * @param RTC_DateStruct: pointer to a RTC_DateTypeDef structure that will 
  *                        contain the returned current date configuration.     
  * @retval None
  */
void RTC_GetDate(uint32_t RTC_Format, RTC_DateTypeDef* RTC_DateStruct)
{
 80040dc:	460c      	mov	r4, r1
  
  /* Get the RTC_TR register */
  tmpreg = (uint32_t)(RTC->DR & RTC_DR_RESERVED_MASK); 

  /* Fill the structure fields with the read parameters */
  RTC_DateStruct->RTC_Year = (uint8_t)((tmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16);
 80040de:	70ca      	strb	r2, [r1, #3]
  RTC_DateStruct->RTC_Month = (uint8_t)((tmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8);
 80040e0:	704e      	strb	r6, [r1, #1]
  RTC_DateStruct->RTC_Date = (uint8_t)(tmpreg & (RTC_DR_DT | RTC_DR_DU));
 80040e2:	708d      	strb	r5, [r1, #2]
  RTC_DateStruct->RTC_WeekDay = (uint8_t)((tmpreg & (RTC_DR_WDU)) >> 13);
 80040e4:	700b      	strb	r3, [r1, #0]

  /* Check the input parameters format */
  if (RTC_Format == RTC_Format_BIN)
 80040e6:	b958      	cbnz	r0, 8004100 <RTC_GetDate+0x3a>
  {
    /* Convert the structure parameters to Binary format */
    RTC_DateStruct->RTC_Year = (uint8_t)RTC_Bcd2ToByte(RTC_DateStruct->RTC_Year);
 80040e8:	4610      	mov	r0, r2
 80040ea:	f7ff fe35 	bl	8003d58 <RTC_Bcd2ToByte>
 80040ee:	70e0      	strb	r0, [r4, #3]
    RTC_DateStruct->RTC_Month = (uint8_t)RTC_Bcd2ToByte(RTC_DateStruct->RTC_Month);
 80040f0:	4630      	mov	r0, r6
 80040f2:	f7ff fe31 	bl	8003d58 <RTC_Bcd2ToByte>
 80040f6:	7060      	strb	r0, [r4, #1]
    RTC_DateStruct->RTC_Date = (uint8_t)RTC_Bcd2ToByte(RTC_DateStruct->RTC_Date);
 80040f8:	4628      	mov	r0, r5
 80040fa:	f7ff fe2d 	bl	8003d58 <RTC_Bcd2ToByte>
 80040fe:	70a0      	strb	r0, [r4, #2]
 8004100:	bd70      	pop	{r4, r5, r6, pc}
 8004102:	bf00      	nop
 8004104:	40002800 	.word	0x40002800

08004108 <RTC_SetAlarm>:
  * @param  RTC_AlarmStruct: pointer to a RTC_AlarmTypeDef structure that 
  *                          contains the alarm configuration parameters.     
  * @retval None
  */
void RTC_SetAlarm(uint32_t RTC_Format, uint32_t RTC_Alarm, RTC_AlarmTypeDef* RTC_AlarmStruct)
{
 8004108:	4b26      	ldr	r3, [pc, #152]	; (80041a4 <RTC_SetAlarm+0x9c>)
 800410a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  assert_param(IS_ALARM_MASK(RTC_AlarmStruct->RTC_AlarmMask));
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(RTC_AlarmStruct->RTC_AlarmDateWeekDaySel));

  if (RTC_Format == RTC_Format_BIN)
  {
    if ((RTC->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800410e:	689b      	ldr	r3, [r3, #8]
  * @param  RTC_AlarmStruct: pointer to a RTC_AlarmTypeDef structure that 
  *                          contains the alarm configuration parameters.     
  * @retval None
  */
void RTC_SetAlarm(uint32_t RTC_Format, uint32_t RTC_Alarm, RTC_AlarmTypeDef* RTC_AlarmStruct)
{
 8004110:	460c      	mov	r4, r1
 8004112:	4615      	mov	r5, r2
  assert_param(IS_RTC_FORMAT(RTC_Format));
  assert_param(IS_RTC_ALARM(RTC_Alarm));
  assert_param(IS_ALARM_MASK(RTC_AlarmStruct->RTC_AlarmMask));
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(RTC_AlarmStruct->RTC_AlarmDateWeekDaySel));

  if (RTC_Format == RTC_Format_BIN)
 8004114:	b920      	cbnz	r0, 8004120 <RTC_SetAlarm+0x18>
  {
    if ((RTC->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8004116:	f013 0340 	ands.w	r3, r3, #64	; 0x40
 800411a:	d106      	bne.n	800412a <RTC_SetAlarm+0x22>
      assert_param(IS_RTC_HOUR12(RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours));
      assert_param(IS_RTC_H12(RTC_AlarmStruct->RTC_AlarmTime.RTC_H12));
    } 
    else
    {
      RTC_AlarmStruct->RTC_AlarmTime.RTC_H12 = 0x00;
 800411c:	70d3      	strb	r3, [r2, #3]
 800411e:	e004      	b.n	800412a <RTC_SetAlarm+0x22>
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_AlarmStruct->RTC_AlarmDateWeekDay));
    }
  }
  else
  {
    if ((RTC->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8004120:	f013 0340 	ands.w	r3, r3, #64	; 0x40
 8004124:	d12c      	bne.n	8004180 <RTC_SetAlarm+0x78>
      assert_param(IS_RTC_HOUR12(tmpreg));
      assert_param(IS_RTC_H12(RTC_AlarmStruct->RTC_AlarmTime.RTC_H12));
    } 
    else
    {
      RTC_AlarmStruct->RTC_AlarmTime.RTC_H12 = 0x00;
 8004126:	70d3      	strb	r3, [r2, #3]
 8004128:	e02a      	b.n	8004180 <RTC_SetAlarm+0x78>
              ((uint32_t)RTC_AlarmStruct->RTC_AlarmDateWeekDaySel) | \
              ((uint32_t)RTC_AlarmStruct->RTC_AlarmMask)); 
  }  
  else
  {
    tmpreg = (((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours) << 16) | \
 800412a:	7828      	ldrb	r0, [r5, #0]
 800412c:	f7ff fe08 	bl	8003d40 <RTC_ByteToBcd2>
 8004130:	4607      	mov	r7, r0
              ((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes) << 8) | \
 8004132:	7868      	ldrb	r0, [r5, #1]
 8004134:	f7ff fe04 	bl	8003d40 <RTC_ByteToBcd2>
 8004138:	4606      	mov	r6, r0
              ((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds)) | \
 800413a:	78a8      	ldrb	r0, [r5, #2]
 800413c:	f7ff fe00 	bl	8003d40 <RTC_ByteToBcd2>
 8004140:	4680      	mov	r8, r0
              ((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_H12) << 16) | \
              ((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmDateWeekDay) << 24) | \
 8004142:	7b28      	ldrb	r0, [r5, #12]
 8004144:	f7ff fdfc 	bl	8003d40 <RTC_ByteToBcd2>
              ((uint32_t)RTC_AlarmStruct->RTC_AlarmDateWeekDaySel) | \
              ((uint32_t)RTC_AlarmStruct->RTC_AlarmMask)); 
  }  
  else
  {
    tmpreg = (((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours) << 16) | \
 8004148:	686a      	ldr	r2, [r5, #4]
 800414a:	68ab      	ldr	r3, [r5, #8]
 800414c:	4313      	orrs	r3, r2
              ((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes) << 8) | \
              ((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds)) | \
              ((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_H12) << 16) | \
 800414e:	78ea      	ldrb	r2, [r5, #3]
              ((uint32_t)RTC_AlarmStruct->RTC_AlarmMask)); 
  }  
  else
  {
    tmpreg = (((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours) << 16) | \
              ((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes) << 8) | \
 8004150:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
              ((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds)) | \
 8004154:	ea43 0308 	orr.w	r3, r3, r8
              ((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_H12) << 16) | \
 8004158:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
              ((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmDateWeekDay) << 24) | \
 800415c:	ea43 2306 	orr.w	r3, r3, r6, lsl #8
              ((uint32_t)RTC_AlarmStruct->RTC_AlarmDateWeekDaySel) | \
              ((uint32_t)RTC_AlarmStruct->RTC_AlarmMask)); 
  }  
  else
  {
    tmpreg = (((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours) << 16) | \
 8004160:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
              ((uint32_t)RTC_AlarmStruct->RTC_AlarmDateWeekDaySel) | \
              ((uint32_t)RTC_AlarmStruct->RTC_AlarmMask)); 
  } 

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8004164:	4a0f      	ldr	r2, [pc, #60]	; (80041a4 <RTC_SetAlarm+0x9c>)
 8004166:	21ca      	movs	r1, #202	; 0xca
 8004168:	6251      	str	r1, [r2, #36]	; 0x24
  RTC->WPR = 0x53;
 800416a:	2153      	movs	r1, #83	; 0x53

  /* Configure the Alarm register */
  if (RTC_Alarm == RTC_Alarm_A)
 800416c:	f5b4 7f80 	cmp.w	r4, #256	; 0x100
              ((uint32_t)RTC_AlarmStruct->RTC_AlarmMask)); 
  } 

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
  RTC->WPR = 0x53;
 8004170:	6251      	str	r1, [r2, #36]	; 0x24

  /* Configure the Alarm register */
  if (RTC_Alarm == RTC_Alarm_A)
  {
    RTC->ALRMAR = (uint32_t)tmpreg;
 8004172:	bf0c      	ite	eq
 8004174:	61d3      	streq	r3, [r2, #28]
  }
  else
  {
    RTC->ALRMBR = (uint32_t)tmpreg;
 8004176:	6213      	strne	r3, [r2, #32]
  }

  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF;   
 8004178:	23ff      	movs	r3, #255	; 0xff
 800417a:	6253      	str	r3, [r2, #36]	; 0x24
}
 800417c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  }

  /* Check the input parameters format */
  if (RTC_Format != RTC_Format_BIN)
  {
    tmpreg = (((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours) << 16) | \
 8004180:	686a      	ldr	r2, [r5, #4]
 8004182:	68ab      	ldr	r3, [r5, #8]
 8004184:	4313      	orrs	r3, r2
              ((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes) << 8) | \
              ((uint32_t)RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds) | \
 8004186:	78aa      	ldrb	r2, [r5, #2]

  /* Check the input parameters format */
  if (RTC_Format != RTC_Format_BIN)
  {
    tmpreg = (((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours) << 16) | \
              ((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes) << 8) | \
 8004188:	4313      	orrs	r3, r2
  }

  /* Check the input parameters format */
  if (RTC_Format != RTC_Format_BIN)
  {
    tmpreg = (((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours) << 16) | \
 800418a:	782a      	ldrb	r2, [r5, #0]
              ((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes) << 8) | \
              ((uint32_t)RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds) | \
 800418c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16

  /* Check the input parameters format */
  if (RTC_Format != RTC_Format_BIN)
  {
    tmpreg = (((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours) << 16) | \
              ((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes) << 8) | \
 8004190:	786a      	ldrb	r2, [r5, #1]
              ((uint32_t)RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds) | \
              ((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_H12) << 16) | \
 8004192:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8004196:	78ea      	ldrb	r2, [r5, #3]
              ((uint32_t)(RTC_AlarmStruct->RTC_AlarmDateWeekDay) << 24) | \
 8004198:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800419c:	7b2a      	ldrb	r2, [r5, #12]
  }

  /* Check the input parameters format */
  if (RTC_Format != RTC_Format_BIN)
  {
    tmpreg = (((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours) << 16) | \
 800419e:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80041a2:	e7df      	b.n	8004164 <RTC_SetAlarm+0x5c>
 80041a4:	40002800 	.word	0x40002800

080041a8 <RTC_AlarmStructInit>:
  * @retval None
  */
void RTC_AlarmStructInit(RTC_AlarmTypeDef* RTC_AlarmStruct)
{
  /* Alarm Time Settings : Time = 00h:00mn:00sec */
  RTC_AlarmStruct->RTC_AlarmTime.RTC_H12 = RTC_H12_AM;
 80041a8:	2300      	movs	r3, #0
  RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes = 0;
  RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds = 0;

  /* Alarm Date Settings : Date = 1st day of the month */
  RTC_AlarmStruct->RTC_AlarmDateWeekDaySel = RTC_AlarmDateWeekDaySel_Date;
  RTC_AlarmStruct->RTC_AlarmDateWeekDay = 1;
 80041aa:	2201      	movs	r2, #1
  * @retval None
  */
void RTC_AlarmStructInit(RTC_AlarmTypeDef* RTC_AlarmStruct)
{
  /* Alarm Time Settings : Time = 00h:00mn:00sec */
  RTC_AlarmStruct->RTC_AlarmTime.RTC_H12 = RTC_H12_AM;
 80041ac:	70c3      	strb	r3, [r0, #3]
  RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours = 0;
 80041ae:	7003      	strb	r3, [r0, #0]
  RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes = 0;
 80041b0:	7043      	strb	r3, [r0, #1]
  RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds = 0;
 80041b2:	7083      	strb	r3, [r0, #2]

  /* Alarm Date Settings : Date = 1st day of the month */
  RTC_AlarmStruct->RTC_AlarmDateWeekDaySel = RTC_AlarmDateWeekDaySel_Date;
 80041b4:	6083      	str	r3, [r0, #8]
  RTC_AlarmStruct->RTC_AlarmDateWeekDay = 1;
 80041b6:	7302      	strb	r2, [r0, #12]

  /* Alarm Masks Settings : Mask =  all fields are not masked */
  RTC_AlarmStruct->RTC_AlarmMask = RTC_AlarmMask_None;
 80041b8:	6043      	str	r3, [r0, #4]
}
 80041ba:	4770      	bx	lr

080041bc <RTC_GetAlarm>:
  * @param  RTC_AlarmStruct: pointer to a RTC_AlarmTypeDef structure that will 
  *                          contains the output alarm configuration values.     
  * @retval None
  */
void RTC_GetAlarm(uint32_t RTC_Format, uint32_t RTC_Alarm, RTC_AlarmTypeDef* RTC_AlarmStruct)
{
 80041bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80041be:	4614      	mov	r4, r2
 80041c0:	4a16      	ldr	r2, [pc, #88]	; (800421c <RTC_GetAlarm+0x60>)
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(RTC_Format));
  assert_param(IS_RTC_ALARM(RTC_Alarm)); 

  /* Get the RTC_ALRMxR register */
  if (RTC_Alarm == RTC_Alarm_A)
 80041c2:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
  {
    tmpreg = (uint32_t)(RTC->ALRMAR);
 80041c6:	bf0c      	ite	eq
 80041c8:	69d2      	ldreq	r2, [r2, #28]
  }
  else
  {
    tmpreg = (uint32_t)(RTC->ALRMBR);
 80041ca:	6a12      	ldrne	r2, [r2, #32]
                                                     RTC_ALRMAR_HU)) >> 16);
  RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes = (uint32_t)((tmpreg & (RTC_ALRMAR_MNT | \
                                                     RTC_ALRMAR_MNU)) >> 8);
  RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds = (uint32_t)(tmpreg & (RTC_ALRMAR_ST | \
                                                     RTC_ALRMAR_SU));
  RTC_AlarmStruct->RTC_AlarmTime.RTC_H12 = (uint32_t)((tmpreg & RTC_ALRMAR_PM) >> 16);
 80041cc:	f402 0180 	and.w	r1, r2, #4194304	; 0x400000
 80041d0:	0c09      	lsrs	r1, r1, #16
  }

  /* Fill the structure with the read parameters */
  RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours = (uint32_t)((tmpreg & (RTC_ALRMAR_HT | \
                                                     RTC_ALRMAR_HU)) >> 16);
  RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes = (uint32_t)((tmpreg & (RTC_ALRMAR_MNT | \
 80041d2:	f3c2 2706 	ubfx	r7, r2, #8, #7
                                                     RTC_ALRMAR_MNU)) >> 8);
  RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds = (uint32_t)(tmpreg & (RTC_ALRMAR_ST | \
 80041d6:	f002 067f 	and.w	r6, r2, #127	; 0x7f
                                                     RTC_ALRMAR_SU));
  RTC_AlarmStruct->RTC_AlarmTime.RTC_H12 = (uint32_t)((tmpreg & RTC_ALRMAR_PM) >> 16);
  RTC_AlarmStruct->RTC_AlarmDateWeekDay = (uint32_t)((tmpreg & (RTC_ALRMAR_DT | RTC_ALRMAR_DU)) >> 24);
 80041da:	f3c2 6505 	ubfx	r5, r2, #24, #6
  * @param  RTC_AlarmStruct: pointer to a RTC_AlarmTypeDef structure that will 
  *                          contains the output alarm configuration values.     
  * @retval None
  */
void RTC_GetAlarm(uint32_t RTC_Format, uint32_t RTC_Alarm, RTC_AlarmTypeDef* RTC_AlarmStruct)
{
 80041de:	4603      	mov	r3, r0
                                                     RTC_ALRMAR_HU)) >> 16);
  RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes = (uint32_t)((tmpreg & (RTC_ALRMAR_MNT | \
                                                     RTC_ALRMAR_MNU)) >> 8);
  RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds = (uint32_t)(tmpreg & (RTC_ALRMAR_ST | \
                                                     RTC_ALRMAR_SU));
  RTC_AlarmStruct->RTC_AlarmTime.RTC_H12 = (uint32_t)((tmpreg & RTC_ALRMAR_PM) >> 16);
 80041e0:	70e1      	strb	r1, [r4, #3]
  {
    tmpreg = (uint32_t)(RTC->ALRMBR);
  }

  /* Fill the structure with the read parameters */
  RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours = (uint32_t)((tmpreg & (RTC_ALRMAR_HT | \
 80041e2:	f3c2 4005 	ubfx	r0, r2, #16, #6
                                                     RTC_ALRMAR_MNU)) >> 8);
  RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds = (uint32_t)(tmpreg & (RTC_ALRMAR_ST | \
                                                     RTC_ALRMAR_SU));
  RTC_AlarmStruct->RTC_AlarmTime.RTC_H12 = (uint32_t)((tmpreg & RTC_ALRMAR_PM) >> 16);
  RTC_AlarmStruct->RTC_AlarmDateWeekDay = (uint32_t)((tmpreg & (RTC_ALRMAR_DT | RTC_ALRMAR_DU)) >> 24);
  RTC_AlarmStruct->RTC_AlarmDateWeekDaySel = (uint32_t)(tmpreg & RTC_ALRMAR_WDSEL);
 80041e6:	f002 4180 	and.w	r1, r2, #1073741824	; 0x40000000
  RTC_AlarmStruct->RTC_AlarmMask = (uint32_t)(tmpreg & RTC_AlarmMask_All);
 80041ea:	f002 3280 	and.w	r2, r2, #2155905152	; 0x80808080
  {
    tmpreg = (uint32_t)(RTC->ALRMBR);
  }

  /* Fill the structure with the read parameters */
  RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours = (uint32_t)((tmpreg & (RTC_ALRMAR_HT | \
 80041ee:	7020      	strb	r0, [r4, #0]
                                                     RTC_ALRMAR_HU)) >> 16);
  RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes = (uint32_t)((tmpreg & (RTC_ALRMAR_MNT | \
 80041f0:	7067      	strb	r7, [r4, #1]
                                                     RTC_ALRMAR_MNU)) >> 8);
  RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds = (uint32_t)(tmpreg & (RTC_ALRMAR_ST | \
 80041f2:	70a6      	strb	r6, [r4, #2]
                                                     RTC_ALRMAR_SU));
  RTC_AlarmStruct->RTC_AlarmTime.RTC_H12 = (uint32_t)((tmpreg & RTC_ALRMAR_PM) >> 16);
  RTC_AlarmStruct->RTC_AlarmDateWeekDay = (uint32_t)((tmpreg & (RTC_ALRMAR_DT | RTC_ALRMAR_DU)) >> 24);
 80041f4:	7325      	strb	r5, [r4, #12]
  RTC_AlarmStruct->RTC_AlarmDateWeekDaySel = (uint32_t)(tmpreg & RTC_ALRMAR_WDSEL);
 80041f6:	60a1      	str	r1, [r4, #8]
  RTC_AlarmStruct->RTC_AlarmMask = (uint32_t)(tmpreg & RTC_AlarmMask_All);
 80041f8:	6062      	str	r2, [r4, #4]

  if (RTC_Format == RTC_Format_BIN)
 80041fa:	b973      	cbnz	r3, 800421a <RTC_GetAlarm+0x5e>
  {
    RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours = RTC_Bcd2ToByte(RTC_AlarmStruct-> \
 80041fc:	f7ff fdac 	bl	8003d58 <RTC_Bcd2ToByte>
 8004200:	7020      	strb	r0, [r4, #0]
                                                        RTC_AlarmTime.RTC_Hours);
    RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes = RTC_Bcd2ToByte(RTC_AlarmStruct-> \
 8004202:	4638      	mov	r0, r7
 8004204:	f7ff fda8 	bl	8003d58 <RTC_Bcd2ToByte>
 8004208:	7060      	strb	r0, [r4, #1]
                                                        RTC_AlarmTime.RTC_Minutes);
    RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds = RTC_Bcd2ToByte(RTC_AlarmStruct-> \
 800420a:	4630      	mov	r0, r6
 800420c:	f7ff fda4 	bl	8003d58 <RTC_Bcd2ToByte>
 8004210:	70a0      	strb	r0, [r4, #2]
                                                        RTC_AlarmTime.RTC_Seconds);
    RTC_AlarmStruct->RTC_AlarmDateWeekDay = RTC_Bcd2ToByte(RTC_AlarmStruct->RTC_AlarmDateWeekDay);
 8004212:	4628      	mov	r0, r5
 8004214:	f7ff fda0 	bl	8003d58 <RTC_Bcd2ToByte>
 8004218:	7320      	strb	r0, [r4, #12]
 800421a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800421c:	40002800 	.word	0x40002800

08004220 <RTC_AlarmCmd>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC Alarm is enabled/disabled
  *          - ERROR: RTC Alarm is not enabled/disabled  
  */
ErrorStatus RTC_AlarmCmd(uint32_t RTC_Alarm, FunctionalState NewState)
{
 8004220:	b082      	sub	sp, #8
  __IO uint32_t alarmcounter = 0x00;
 8004222:	2300      	movs	r3, #0
 8004224:	9301      	str	r3, [sp, #4]
  /* Check the parameters */
  assert_param(IS_RTC_CMD_ALARM(RTC_Alarm));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8004226:	4b11      	ldr	r3, [pc, #68]	; (800426c <RTC_AlarmCmd+0x4c>)
 8004228:	22ca      	movs	r2, #202	; 0xca
 800422a:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 800422c:	2253      	movs	r2, #83	; 0x53
 800422e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm state */
  if (NewState != DISABLE)
  {
    RTC->CR |= (uint32_t)RTC_Alarm;
 8004230:	689a      	ldr	r2, [r3, #8]
  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
  RTC->WPR = 0x53;

  /* Configure the Alarm state */
  if (NewState != DISABLE)
 8004232:	b119      	cbz	r1, 800423c <RTC_AlarmCmd+0x1c>
  {
    RTC->CR |= (uint32_t)RTC_Alarm;
 8004234:	4310      	orrs	r0, r2
 8004236:	6098      	str	r0, [r3, #8]

    status = SUCCESS;    
 8004238:	2001      	movs	r0, #1
 800423a:	e012      	b.n	8004262 <RTC_AlarmCmd+0x42>
  }
  else
  { 
    /* Disable the Alarm in RTC_CR register */
    RTC->CR &= (uint32_t)~RTC_Alarm;
 800423c:	ea22 0200 	bic.w	r2, r2, r0
 8004240:	609a      	str	r2, [r3, #8]
   
    /* Wait till RTC ALRxWF flag is set and if Time out is reached exit */
    do
    {
      alarmstatus = RTC->ISR & (RTC_Alarm >> 8);
 8004242:	0a00      	lsrs	r0, r0, #8
 8004244:	68da      	ldr	r2, [r3, #12]
      alarmcounter++;  
 8004246:	9901      	ldr	r1, [sp, #4]
 8004248:	3101      	adds	r1, #1
 800424a:	9101      	str	r1, [sp, #4]
    } while((alarmcounter != INITMODE_TIMEOUT) && (alarmstatus == 0x00));
 800424c:	9901      	ldr	r1, [sp, #4]
 800424e:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 8004252:	d001      	beq.n	8004258 <RTC_AlarmCmd+0x38>
 8004254:	4210      	tst	r0, r2
 8004256:	d0f5      	beq.n	8004244 <RTC_AlarmCmd+0x24>
    
    if ((RTC->ISR & (RTC_Alarm >> 8)) == RESET)
 8004258:	4b04      	ldr	r3, [pc, #16]	; (800426c <RTC_AlarmCmd+0x4c>)
 800425a:	68db      	ldr	r3, [r3, #12]
    {
      status = ERROR;
 800425c:	4018      	ands	r0, r3
 800425e:	bf18      	it	ne
 8004260:	2001      	movne	r0, #1
      status = SUCCESS;
    }        
  } 

  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 8004262:	4b02      	ldr	r3, [pc, #8]	; (800426c <RTC_AlarmCmd+0x4c>)
 8004264:	22ff      	movs	r2, #255	; 0xff
 8004266:	625a      	str	r2, [r3, #36]	; 0x24
  
  return status;
}
 8004268:	b002      	add	sp, #8
 800426a:	4770      	bx	lr
 800426c:	40002800 	.word	0x40002800

08004270 <RTC_AlarmSubSecondConfig>:
  assert_param(IS_RTC_ALARM(RTC_Alarm));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(RTC_AlarmSubSecondValue));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(RTC_AlarmSubSecondMask));
  
  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8004270:	4b07      	ldr	r3, [pc, #28]	; (8004290 <RTC_AlarmSubSecondConfig+0x20>)
  *     @arg RTC_AlarmSubSecondMask_None   : SS[14:0] are compared and must match
  *                                          to activate alarm
  * @retval None
  */
void RTC_AlarmSubSecondConfig(uint32_t RTC_Alarm, uint32_t RTC_AlarmSubSecondValue, uint32_t RTC_AlarmSubSecondMask)
{
 8004272:	b510      	push	{r4, lr}
  assert_param(IS_RTC_ALARM(RTC_Alarm));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(RTC_AlarmSubSecondValue));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(RTC_AlarmSubSecondMask));
  
  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8004274:	24ca      	movs	r4, #202	; 0xca
 8004276:	625c      	str	r4, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
  
  /* Configure the Alarm A or Alarm B SubSecond registers */
  tmpreg = (uint32_t) (uint32_t)(RTC_AlarmSubSecondValue) | (uint32_t)(RTC_AlarmSubSecondMask);
 8004278:	430a      	orrs	r2, r1
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(RTC_AlarmSubSecondValue));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(RTC_AlarmSubSecondMask));
  
  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
  RTC->WPR = 0x53;
 800427a:	2453      	movs	r4, #83	; 0x53
  
  /* Configure the Alarm A or Alarm B SubSecond registers */
  tmpreg = (uint32_t) (uint32_t)(RTC_AlarmSubSecondValue) | (uint32_t)(RTC_AlarmSubSecondMask);
  
  if (RTC_Alarm == RTC_Alarm_A)
 800427c:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(RTC_AlarmSubSecondValue));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(RTC_AlarmSubSecondMask));
  
  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
  RTC->WPR = 0x53;
 8004280:	625c      	str	r4, [r3, #36]	; 0x24
  tmpreg = (uint32_t) (uint32_t)(RTC_AlarmSubSecondValue) | (uint32_t)(RTC_AlarmSubSecondMask);
  
  if (RTC_Alarm == RTC_Alarm_A)
  {
    /* Configure the AlarmA SubSecond register */
    RTC->ALRMASSR = tmpreg;
 8004282:	bf0c      	ite	eq
 8004284:	645a      	streq	r2, [r3, #68]	; 0x44
  }
  else
  {
    /* Configure the Alarm B SubSecond register */
    RTC->ALRMBSSR = tmpreg;
 8004286:	649a      	strne	r2, [r3, #72]	; 0x48
  }

  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF;
 8004288:	22ff      	movs	r2, #255	; 0xff
 800428a:	625a      	str	r2, [r3, #36]	; 0x24

}
 800428c:	bd10      	pop	{r4, pc}
 800428e:	bf00      	nop
 8004290:	40002800 	.word	0x40002800

08004294 <RTC_GetAlarmSubSecond>:
uint32_t RTC_GetAlarmSubSecond(uint32_t RTC_Alarm)
{
  uint32_t tmpreg = 0;
  
  /* Get the RTC_ALRMxR register */
  if (RTC_Alarm == RTC_Alarm_A)
 8004294:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
 8004298:	4b04      	ldr	r3, [pc, #16]	; (80042ac <RTC_GetAlarmSubSecond+0x18>)
 800429a:	d103      	bne.n	80042a4 <RTC_GetAlarmSubSecond+0x10>
  {
    tmpreg = (uint32_t)((RTC->ALRMASSR) & RTC_ALRMASSR_SS);
 800429c:	6c58      	ldr	r0, [r3, #68]	; 0x44
 800429e:	0440      	lsls	r0, r0, #17
 80042a0:	0c40      	lsrs	r0, r0, #17
 80042a2:	4770      	bx	lr
  }
  else
  {
    tmpreg = (uint32_t)((RTC->ALRMBSSR) & RTC_ALRMBSSR_SS);
 80042a4:	6c98      	ldr	r0, [r3, #72]	; 0x48
 80042a6:	0440      	lsls	r0, r0, #17
 80042a8:	0c40      	lsrs	r0, r0, #17
  } 
  
  return (tmpreg);
}
 80042aa:	4770      	bx	lr
 80042ac:	40002800 	.word	0x40002800

080042b0 <RTC_WakeUpClockConfig>:
{
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(RTC_WakeUpClock));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 80042b0:	4b07      	ldr	r3, [pc, #28]	; (80042d0 <RTC_WakeUpClockConfig+0x20>)
 80042b2:	22ca      	movs	r2, #202	; 0xca
 80042b4:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 80042b6:	2253      	movs	r2, #83	; 0x53
 80042b8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Clear the Wakeup Timer clock source bits in CR register */
  RTC->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 80042ba:	689a      	ldr	r2, [r3, #8]
 80042bc:	f022 0207 	bic.w	r2, r2, #7
 80042c0:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  RTC->CR |= (uint32_t)RTC_WakeUpClock;
 80042c2:	689a      	ldr	r2, [r3, #8]
 80042c4:	4302      	orrs	r2, r0
 80042c6:	609a      	str	r2, [r3, #8]
  
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 80042c8:	22ff      	movs	r2, #255	; 0xff
 80042ca:	625a      	str	r2, [r3, #36]	; 0x24
}
 80042cc:	4770      	bx	lr
 80042ce:	bf00      	nop
 80042d0:	40002800 	.word	0x40002800

080042d4 <RTC_SetWakeUpCounter>:
{
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_COUNTER(RTC_WakeUpCounter));
  
  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 80042d4:	4b04      	ldr	r3, [pc, #16]	; (80042e8 <RTC_SetWakeUpCounter+0x14>)
 80042d6:	22ca      	movs	r2, #202	; 0xca
 80042d8:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 80042da:	2253      	movs	r2, #83	; 0x53
 80042dc:	625a      	str	r2, [r3, #36]	; 0x24
  
  /* Configure the Wakeup Timer counter */
  RTC->WUTR = (uint32_t)RTC_WakeUpCounter;
  
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 80042de:	22ff      	movs	r2, #255	; 0xff
  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
  RTC->WPR = 0x53;
  
  /* Configure the Wakeup Timer counter */
  RTC->WUTR = (uint32_t)RTC_WakeUpCounter;
 80042e0:	6158      	str	r0, [r3, #20]
  
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 80042e2:	625a      	str	r2, [r3, #36]	; 0x24
}
 80042e4:	4770      	bx	lr
 80042e6:	bf00      	nop
 80042e8:	40002800 	.word	0x40002800

080042ec <RTC_GetWakeUpCounter>:
  * @retval The RTC WakeUp Counter value.
  */
uint32_t RTC_GetWakeUpCounter(void)
{
  /* Get the counter value */
  return ((uint32_t)(RTC->WUTR & RTC_WUTR_WUT));
 80042ec:	4b01      	ldr	r3, [pc, #4]	; (80042f4 <RTC_GetWakeUpCounter+0x8>)
 80042ee:	6958      	ldr	r0, [r3, #20]
}
 80042f0:	b280      	uxth	r0, r0
 80042f2:	4770      	bx	lr
 80042f4:	40002800 	.word	0x40002800

080042f8 <RTC_WakeUpCmd>:
  * @param  NewState: new state of the WakeUp timer.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
ErrorStatus RTC_WakeUpCmd(FunctionalState NewState)
{
 80042f8:	b082      	sub	sp, #8
  __IO uint32_t wutcounter = 0x00;
 80042fa:	2300      	movs	r3, #0
 80042fc:	9301      	str	r3, [sp, #4]
  
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 80042fe:	4b11      	ldr	r3, [pc, #68]	; (8004344 <RTC_WakeUpCmd+0x4c>)
 8004300:	22ca      	movs	r2, #202	; 0xca
 8004302:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 8004304:	2253      	movs	r2, #83	; 0x53
 8004306:	625a      	str	r2, [r3, #36]	; 0x24

  if (NewState != DISABLE)
  {
    /* Enable the Wakeup Timer */
    RTC->CR |= (uint32_t)RTC_CR_WUTE;
 8004308:	689a      	ldr	r2, [r3, #8]

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
  RTC->WPR = 0x53;

  if (NewState != DISABLE)
 800430a:	b120      	cbz	r0, 8004316 <RTC_WakeUpCmd+0x1e>
  {
    /* Enable the Wakeup Timer */
    RTC->CR |= (uint32_t)RTC_CR_WUTE;
 800430c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004310:	609a      	str	r2, [r3, #8]
    status = SUCCESS;    
 8004312:	2001      	movs	r0, #1
 8004314:	e010      	b.n	8004338 <RTC_WakeUpCmd+0x40>
  }
  else
  {
    /* Disable the Wakeup Timer */
    RTC->CR &= (uint32_t)~RTC_CR_WUTE;
 8004316:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800431a:	609a      	str	r2, [r3, #8]
    /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
    do
    {
      wutwfstatus = RTC->ISR & RTC_ISR_WUTWF;
 800431c:	68da      	ldr	r2, [r3, #12]
      wutcounter++;  
 800431e:	9901      	ldr	r1, [sp, #4]
 8004320:	3101      	adds	r1, #1
 8004322:	9101      	str	r1, [sp, #4]
    } while((wutcounter != INITMODE_TIMEOUT) && (wutwfstatus == 0x00));
 8004324:	9901      	ldr	r1, [sp, #4]
 8004326:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 800432a:	d001      	beq.n	8004330 <RTC_WakeUpCmd+0x38>
 800432c:	0750      	lsls	r0, r2, #29
 800432e:	d5f5      	bpl.n	800431c <RTC_WakeUpCmd+0x24>
    
    if ((RTC->ISR & RTC_ISR_WUTWF) == RESET)
 8004330:	4b04      	ldr	r3, [pc, #16]	; (8004344 <RTC_WakeUpCmd+0x4c>)
 8004332:	68d8      	ldr	r0, [r3, #12]
    {
      status = ERROR;
 8004334:	f3c0 0080 	ubfx	r0, r0, #2, #1
      status = SUCCESS;
    }    
  }

  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 8004338:	4b02      	ldr	r3, [pc, #8]	; (8004344 <RTC_WakeUpCmd+0x4c>)
 800433a:	22ff      	movs	r2, #255	; 0xff
 800433c:	625a      	str	r2, [r3, #36]	; 0x24
  
  return status;
}
 800433e:	b002      	add	sp, #8
 8004340:	4770      	bx	lr
 8004342:	bf00      	nop
 8004344:	40002800 	.word	0x40002800

08004348 <RTC_DayLightSavingConfig>:
  /* Check the parameters */
  assert_param(IS_RTC_DAYLIGHT_SAVING(RTC_DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(RTC_StoreOperation));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8004348:	4b07      	ldr	r3, [pc, #28]	; (8004368 <RTC_DayLightSavingConfig+0x20>)
 800434a:	22ca      	movs	r2, #202	; 0xca
 800434c:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 800434e:	2253      	movs	r2, #83	; 0x53
 8004350:	625a      	str	r2, [r3, #36]	; 0x24

  /* Clear the bits to be configured */
  RTC->CR &= (uint32_t)~(RTC_CR_BCK);
 8004352:	689a      	ldr	r2, [r3, #8]
 8004354:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004358:	609a      	str	r2, [r3, #8]

  /* Configure the RTC_CR register */
  RTC->CR |= (uint32_t)(RTC_DayLightSaving | RTC_StoreOperation);
 800435a:	689a      	ldr	r2, [r3, #8]
 800435c:	4302      	orrs	r2, r0
 800435e:	430a      	orrs	r2, r1
 8004360:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 8004362:	22ff      	movs	r2, #255	; 0xff
 8004364:	625a      	str	r2, [r3, #36]	; 0x24
}
 8004366:	4770      	bx	lr
 8004368:	40002800 	.word	0x40002800

0800436c <RTC_GetStoreOperation>:
  *          - RTC_StoreOperation_Reset
  *          - RTC_StoreOperation_Set       
  */
uint32_t RTC_GetStoreOperation(void)
{
  return (RTC->CR & RTC_CR_BCK);
 800436c:	4b02      	ldr	r3, [pc, #8]	; (8004378 <RTC_GetStoreOperation+0xc>)
 800436e:	6898      	ldr	r0, [r3, #8]
}
 8004370:	f400 2080 	and.w	r0, r0, #262144	; 0x40000
 8004374:	4770      	bx	lr
 8004376:	bf00      	nop
 8004378:	40002800 	.word	0x40002800

0800437c <RTC_OutputConfig>:
  /* Check the parameters */
  assert_param(IS_RTC_OUTPUT(RTC_Output));
  assert_param(IS_RTC_OUTPUT_POL(RTC_OutputPolarity));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 800437c:	4b07      	ldr	r3, [pc, #28]	; (800439c <RTC_OutputConfig+0x20>)
 800437e:	22ca      	movs	r2, #202	; 0xca
 8004380:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 8004382:	2253      	movs	r2, #83	; 0x53
 8004384:	625a      	str	r2, [r3, #36]	; 0x24

  /* Clear the bits to be configured */
  RTC->CR &= (uint32_t)~(RTC_CR_OSEL | RTC_CR_POL);
 8004386:	689a      	ldr	r2, [r3, #8]
 8004388:	f422 02e0 	bic.w	r2, r2, #7340032	; 0x700000
 800438c:	609a      	str	r2, [r3, #8]

  /* Configure the output selection and polarity */
  RTC->CR |= (uint32_t)(RTC_Output | RTC_OutputPolarity);
 800438e:	689a      	ldr	r2, [r3, #8]
 8004390:	4302      	orrs	r2, r0
 8004392:	430a      	orrs	r2, r1
 8004394:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 8004396:	22ff      	movs	r2, #255	; 0xff
 8004398:	625a      	str	r2, [r3, #36]	; 0x24
}
 800439a:	4770      	bx	lr
 800439c:	40002800 	.word	0x40002800

080043a0 <RTC_CoarseCalibConfig>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC Coarse calibration are initialized
  *          - ERROR: RTC Coarse calibration are not initialized     
  */
ErrorStatus RTC_CoarseCalibConfig(uint32_t RTC_CalibSign, uint32_t Value)
{
 80043a0:	b570      	push	{r4, r5, r6, lr}
  /* Check the parameters */
  assert_param(IS_RTC_CALIB_SIGN(RTC_CalibSign));
  assert_param(IS_RTC_CALIB_VALUE(Value)); 

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 80043a2:	4d09      	ldr	r5, [pc, #36]	; (80043c8 <RTC_CoarseCalibConfig+0x28>)
 80043a4:	23ca      	movs	r3, #202	; 0xca
 80043a6:	626b      	str	r3, [r5, #36]	; 0x24
  RTC->WPR = 0x53;
 80043a8:	2353      	movs	r3, #83	; 0x53
 80043aa:	626b      	str	r3, [r5, #36]	; 0x24
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC Coarse calibration are initialized
  *          - ERROR: RTC Coarse calibration are not initialized     
  */
ErrorStatus RTC_CoarseCalibConfig(uint32_t RTC_CalibSign, uint32_t Value)
{
 80043ac:	4604      	mov	r4, r0
 80043ae:	460e      	mov	r6, r1
  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
  RTC->WPR = 0x53;

  /* Set Initialization mode */
  if (RTC_EnterInitMode() == ERROR)
 80043b0:	f7ff fcec 	bl	8003d8c <RTC_EnterInitMode>
 80043b4:	b120      	cbz	r0, 80043c0 <RTC_CoarseCalibConfig+0x20>
    status = ERROR;
  } 
  else
  {
    /* Set the coarse calibration value */
    RTC->CALIBR = (uint32_t)(RTC_CalibSign | Value);
 80043b6:	4334      	orrs	r4, r6
 80043b8:	61ac      	str	r4, [r5, #24]
    /* Exit Initialization mode */
    RTC_ExitInitMode();
 80043ba:	f7ff fd05 	bl	8003dc8 <RTC_ExitInitMode>
    
    status = SUCCESS;
 80043be:	2001      	movs	r0, #1
  } 

  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 80043c0:	23ff      	movs	r3, #255	; 0xff
 80043c2:	626b      	str	r3, [r5, #36]	; 0x24
  
  return status;
}
 80043c4:	bd70      	pop	{r4, r5, r6, pc}
 80043c6:	bf00      	nop
 80043c8:	40002800 	.word	0x40002800

080043cc <RTC_CoarseCalibCmd>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC Coarse calibration are enabled/disabled
  *          - ERROR: RTC Coarse calibration are not enabled/disabled    
  */
ErrorStatus RTC_CoarseCalibCmd(FunctionalState NewState)
{
 80043cc:	b538      	push	{r3, r4, r5, lr}
  
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 80043ce:	4c0b      	ldr	r4, [pc, #44]	; (80043fc <RTC_CoarseCalibCmd+0x30>)
 80043d0:	23ca      	movs	r3, #202	; 0xca
 80043d2:	6263      	str	r3, [r4, #36]	; 0x24
  RTC->WPR = 0x53;
 80043d4:	2353      	movs	r3, #83	; 0x53
 80043d6:	6263      	str	r3, [r4, #36]	; 0x24
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC Coarse calibration are enabled/disabled
  *          - ERROR: RTC Coarse calibration are not enabled/disabled    
  */
ErrorStatus RTC_CoarseCalibCmd(FunctionalState NewState)
{
 80043d8:	4605      	mov	r5, r0
  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
  RTC->WPR = 0x53;
  
  /* Set Initialization mode */
  if (RTC_EnterInitMode() == ERROR)
 80043da:	f7ff fcd7 	bl	8003d8c <RTC_EnterInitMode>
 80043de:	b150      	cbz	r0, 80043f6 <RTC_CoarseCalibCmd+0x2a>
  else
  {
    if (NewState != DISABLE)
    {
      /* Enable the Coarse Calibration */
      RTC->CR |= (uint32_t)RTC_CR_DCE;
 80043e0:	68a3      	ldr	r3, [r4, #8]
  {
    status =  ERROR;
  }
  else
  {
    if (NewState != DISABLE)
 80043e2:	b115      	cbz	r5, 80043ea <RTC_CoarseCalibCmd+0x1e>
    {
      /* Enable the Coarse Calibration */
      RTC->CR |= (uint32_t)RTC_CR_DCE;
 80043e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80043e8:	e001      	b.n	80043ee <RTC_CoarseCalibCmd+0x22>
    }
    else
    { 
      /* Disable the Coarse Calibration */
      RTC->CR &= (uint32_t)~RTC_CR_DCE;
 80043ea:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80043ee:	60a3      	str	r3, [r4, #8]
    }
    /* Exit Initialization mode */
    RTC_ExitInitMode();
 80043f0:	f7ff fcea 	bl	8003dc8 <RTC_ExitInitMode>
    
    status = SUCCESS;
 80043f4:	2001      	movs	r0, #1
  } 
  
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 80043f6:	23ff      	movs	r3, #255	; 0xff
 80043f8:	6263      	str	r3, [r4, #36]	; 0x24
  
  return status;
}
 80043fa:	bd38      	pop	{r3, r4, r5, pc}
 80043fc:	40002800 	.word	0x40002800

08004400 <RTC_CalibOutputCmd>:
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8004400:	4b07      	ldr	r3, [pc, #28]	; (8004420 <RTC_CalibOutputCmd+0x20>)
 8004402:	22ca      	movs	r2, #202	; 0xca
 8004404:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 8004406:	2253      	movs	r2, #83	; 0x53
 8004408:	625a      	str	r2, [r3, #36]	; 0x24
  
  if (NewState != DISABLE)
  {
    /* Enable the RTC clock output */
    RTC->CR |= (uint32_t)RTC_CR_COE;
 800440a:	689a      	ldr	r2, [r3, #8]
  
  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
  RTC->WPR = 0x53;
  
  if (NewState != DISABLE)
 800440c:	b110      	cbz	r0, 8004414 <RTC_CalibOutputCmd+0x14>
  {
    /* Enable the RTC clock output */
    RTC->CR |= (uint32_t)RTC_CR_COE;
 800440e:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8004412:	e001      	b.n	8004418 <RTC_CalibOutputCmd+0x18>
  }
  else
  { 
    /* Disable the RTC clock output */
    RTC->CR &= (uint32_t)~RTC_CR_COE;
 8004414:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 8004418:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 800441a:	22ff      	movs	r2, #255	; 0xff
 800441c:	625a      	str	r2, [r3, #36]	; 0x24
}
 800441e:	4770      	bx	lr
 8004420:	40002800 	.word	0x40002800

08004424 <RTC_CalibOutputConfig>:
{
  /* Check the parameters */
  assert_param(IS_RTC_CALIB_OUTPUT(RTC_CalibOutput));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8004424:	4b07      	ldr	r3, [pc, #28]	; (8004444 <RTC_CalibOutputConfig+0x20>)
 8004426:	22ca      	movs	r2, #202	; 0xca
 8004428:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 800442a:	2253      	movs	r2, #83	; 0x53
 800442c:	625a      	str	r2, [r3, #36]	; 0x24
  
  /*clear flags before config*/
  RTC->CR &= (uint32_t)~(RTC_CR_COSEL);
 800442e:	689a      	ldr	r2, [r3, #8]
 8004430:	f422 2200 	bic.w	r2, r2, #524288	; 0x80000
 8004434:	609a      	str	r2, [r3, #8]

  /* Configure the RTC_CR register */
  RTC->CR |= (uint32_t)RTC_CalibOutput;
 8004436:	689a      	ldr	r2, [r3, #8]
 8004438:	4302      	orrs	r2, r0
 800443a:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF;
 800443c:	22ff      	movs	r2, #255	; 0xff
 800443e:	625a      	str	r2, [r3, #36]	; 0x24
}
 8004440:	4770      	bx	lr
 8004442:	bf00      	nop
 8004444:	40002800 	.word	0x40002800

08004448 <RTC_SmoothCalibConfig>:
  assert_param(IS_RTC_SMOOTH_CALIB_PERIOD(RTC_SmoothCalibPeriod));
  assert_param(IS_RTC_SMOOTH_CALIB_PLUS(RTC_SmoothCalibPlusPulses));
  assert_param(IS_RTC_SMOOTH_CALIB_MINUS(RTC_SmouthCalibMinusPulsesValue));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8004448:	4b0e      	ldr	r3, [pc, #56]	; (8004484 <RTC_SmoothCalibConfig+0x3c>)
  *          - ERROR: RTC Calib registers are not configured
*/
ErrorStatus RTC_SmoothCalibConfig(uint32_t RTC_SmoothCalibPeriod,
                                  uint32_t RTC_SmoothCalibPlusPulses,
                                  uint32_t RTC_SmouthCalibMinusPulsesValue)
{
 800444a:	b530      	push	{r4, r5, lr}
  assert_param(IS_RTC_SMOOTH_CALIB_PERIOD(RTC_SmoothCalibPeriod));
  assert_param(IS_RTC_SMOOTH_CALIB_PLUS(RTC_SmoothCalibPlusPulses));
  assert_param(IS_RTC_SMOOTH_CALIB_MINUS(RTC_SmouthCalibMinusPulsesValue));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 800444c:	24ca      	movs	r4, #202	; 0xca
 800444e:	625c      	str	r4, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 8004450:	2453      	movs	r4, #83	; 0x53
 8004452:	625c      	str	r4, [r3, #36]	; 0x24
  
  /* check if a calibration is pending*/
  if ((RTC->ISR & RTC_ISR_RECALPF) != RESET)
 8004454:	68dc      	ldr	r4, [r3, #12]
 8004456:	03e4      	lsls	r4, r4, #15
 8004458:	d506      	bpl.n	8004468 <RTC_SmoothCalibConfig+0x20>
 800445a:	4c0b      	ldr	r4, [pc, #44]	; (8004488 <RTC_SmoothCalibConfig+0x40>)
  {
    /* wait until the Calibration is completed*/
    while (((RTC->ISR & RTC_ISR_RECALPF) != RESET) && (recalpfcount != RECALPF_TIMEOUT))
 800445c:	68dd      	ldr	r5, [r3, #12]
 800445e:	f415 3f80 	tst.w	r5, #65536	; 0x10000
 8004462:	d001      	beq.n	8004468 <RTC_SmoothCalibConfig+0x20>
 8004464:	3c01      	subs	r4, #1
 8004466:	d1f9      	bne.n	800445c <RTC_SmoothCalibConfig+0x14>
      recalpfcount++;
    }
  }

  /* check if the calibration pending is completed or if there is no calibration operation at all*/
  if ((RTC->ISR & RTC_ISR_RECALPF) == RESET)
 8004468:	4b06      	ldr	r3, [pc, #24]	; (8004484 <RTC_SmoothCalibConfig+0x3c>)
 800446a:	68dc      	ldr	r4, [r3, #12]
 800446c:	f414 3f80 	tst.w	r4, #65536	; 0x10000
 8004470:	d104      	bne.n	800447c <RTC_SmoothCalibConfig+0x34>
  {
    /* Configure the Smooth calibration settings */
    RTC->CALR = (uint32_t)((uint32_t)RTC_SmoothCalibPeriod | (uint32_t)RTC_SmoothCalibPlusPulses | (uint32_t)RTC_SmouthCalibMinusPulsesValue);
 8004472:	4301      	orrs	r1, r0
 8004474:	4311      	orrs	r1, r2
 8004476:	63d9      	str	r1, [r3, #60]	; 0x3c

    status = SUCCESS;
 8004478:	2001      	movs	r0, #1
 800447a:	e000      	b.n	800447e <RTC_SmoothCalibConfig+0x36>
  }
  else
  {
    status = ERROR;
 800447c:	2000      	movs	r0, #0
  }

  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF;
 800447e:	22ff      	movs	r2, #255	; 0xff
 8004480:	625a      	str	r2, [r3, #36]	; 0x24
  
  return (ErrorStatus)(status);
}
 8004482:	bd30      	pop	{r4, r5, pc}
 8004484:	40002800 	.word	0x40002800
 8004488:	00020001 	.word	0x00020001

0800448c <RTC_TimeStampCmd>:
  /* Check the parameters */
  assert_param(IS_RTC_TIMESTAMP_EDGE(RTC_TimeStampEdge));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* Get the RTC_CR register and clear the bits to be configured */
  tmpreg = (uint32_t)(RTC->CR & (uint32_t)~(RTC_CR_TSEDGE | RTC_CR_TSE));
 800448c:	4b08      	ldr	r3, [pc, #32]	; (80044b0 <RTC_TimeStampCmd+0x24>)
 800448e:	689a      	ldr	r2, [r3, #8]
 8004490:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004494:	f022 0208 	bic.w	r2, r2, #8

  /* Get the new configuration */
  if (NewState != DISABLE)
 8004498:	b109      	cbz	r1, 800449e <RTC_TimeStampCmd+0x12>
  {
    tmpreg |= (uint32_t)(RTC_TimeStampEdge | RTC_CR_TSE);
 800449a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
  }
  else
  {
    tmpreg |= (uint32_t)(RTC_TimeStampEdge);
 800449e:	4310      	orrs	r0, r2
  }

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 80044a0:	22ca      	movs	r2, #202	; 0xca
 80044a2:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 80044a4:	2253      	movs	r2, #83	; 0x53
 80044a6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Time Stamp TSEDGE and Enable bits */
  RTC->CR = (uint32_t)tmpreg;

  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 80044a8:	22ff      	movs	r2, #255	; 0xff
  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
  RTC->WPR = 0x53;

  /* Configure the Time Stamp TSEDGE and Enable bits */
  RTC->CR = (uint32_t)tmpreg;
 80044aa:	6098      	str	r0, [r3, #8]

  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 80044ac:	625a      	str	r2, [r3, #36]	; 0x24
}
 80044ae:	4770      	bx	lr
 80044b0:	40002800 	.word	0x40002800

080044b4 <RTC_GetTimeStamp>:
  *                             contains the TimeStamp date values.     
  * @retval None
  */
void RTC_GetTimeStamp(uint32_t RTC_Format, RTC_TimeTypeDef* RTC_StampTimeStruct, 
                                      RTC_DateTypeDef* RTC_StampDateStruct)
{
 80044b4:	b538      	push	{r3, r4, r5, lr}
 80044b6:	4615      	mov	r5, r2

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(RTC_Format));

  /* Get the TimeStamp time and date registers values */
  tmptime = (uint32_t)(RTC->TSTR & RTC_TR_RESERVED_MASK);
 80044b8:	4a1a      	ldr	r2, [pc, #104]	; (8004524 <RTC_GetTimeStamp+0x70>)
 80044ba:	6b13      	ldr	r3, [r2, #48]	; 0x30
  tmpdate = (uint32_t)(RTC->TSDR & RTC_DR_RESERVED_MASK);
 80044bc:	6b52      	ldr	r2, [r2, #52]	; 0x34
  *                             contains the TimeStamp date values.     
  * @retval None
  */
void RTC_GetTimeStamp(uint32_t RTC_Format, RTC_TimeTypeDef* RTC_StampTimeStruct, 
                                      RTC_DateTypeDef* RTC_StampDateStruct)
{
 80044be:	460c      	mov	r4, r1
  /* Get the TimeStamp time and date registers values */
  tmptime = (uint32_t)(RTC->TSTR & RTC_TR_RESERVED_MASK);
  tmpdate = (uint32_t)(RTC->TSDR & RTC_DR_RESERVED_MASK);

  /* Fill the Time structure fields with the read parameters */
  RTC_StampTimeStruct->RTC_Hours = (uint8_t)((tmptime & (RTC_TR_HT | RTC_TR_HU)) >> 16);
 80044c0:	f3c3 4105 	ubfx	r1, r3, #16, #6
 80044c4:	7021      	strb	r1, [r4, #0]
  RTC_StampTimeStruct->RTC_Minutes = (uint8_t)((tmptime & (RTC_TR_MNT | RTC_TR_MNU)) >> 8);
 80044c6:	f3c3 2106 	ubfx	r1, r3, #8, #7
 80044ca:	7061      	strb	r1, [r4, #1]
  RTC_StampTimeStruct->RTC_Seconds = (uint8_t)(tmptime & (RTC_TR_ST | RTC_TR_SU));
 80044cc:	f003 017f 	and.w	r1, r3, #127	; 0x7f
  RTC_StampTimeStruct->RTC_H12 = (uint8_t)((tmptime & (RTC_TR_PM)) >> 16);  
 80044d0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80044d4:	0c1b      	lsrs	r3, r3, #16
 80044d6:	70e3      	strb	r3, [r4, #3]

  /* Fill the Date structure fields with the read parameters */
  RTC_StampDateStruct->RTC_Year = 0;
 80044d8:	2300      	movs	r3, #0
  tmpdate = (uint32_t)(RTC->TSDR & RTC_DR_RESERVED_MASK);

  /* Fill the Time structure fields with the read parameters */
  RTC_StampTimeStruct->RTC_Hours = (uint8_t)((tmptime & (RTC_TR_HT | RTC_TR_HU)) >> 16);
  RTC_StampTimeStruct->RTC_Minutes = (uint8_t)((tmptime & (RTC_TR_MNT | RTC_TR_MNU)) >> 8);
  RTC_StampTimeStruct->RTC_Seconds = (uint8_t)(tmptime & (RTC_TR_ST | RTC_TR_SU));
 80044da:	70a1      	strb	r1, [r4, #2]
  RTC_StampTimeStruct->RTC_H12 = (uint8_t)((tmptime & (RTC_TR_PM)) >> 16);  

  /* Fill the Date structure fields with the read parameters */
  RTC_StampDateStruct->RTC_Year = 0;
 80044dc:	70eb      	strb	r3, [r5, #3]
  RTC_StampDateStruct->RTC_Month = (uint8_t)((tmpdate & (RTC_DR_MT | RTC_DR_MU)) >> 8);
 80044de:	f3c2 2304 	ubfx	r3, r2, #8, #5
 80044e2:	706b      	strb	r3, [r5, #1]
  RTC_StampDateStruct->RTC_Date = (uint8_t)(tmpdate & (RTC_DR_DT | RTC_DR_DU));
 80044e4:	f002 033f 	and.w	r3, r2, #63	; 0x3f
  RTC_StampDateStruct->RTC_WeekDay = (uint8_t)((tmpdate & (RTC_DR_WDU)) >> 13);
 80044e8:	f3c2 3242 	ubfx	r2, r2, #13, #3
  RTC_StampTimeStruct->RTC_H12 = (uint8_t)((tmptime & (RTC_TR_PM)) >> 16);  

  /* Fill the Date structure fields with the read parameters */
  RTC_StampDateStruct->RTC_Year = 0;
  RTC_StampDateStruct->RTC_Month = (uint8_t)((tmpdate & (RTC_DR_MT | RTC_DR_MU)) >> 8);
  RTC_StampDateStruct->RTC_Date = (uint8_t)(tmpdate & (RTC_DR_DT | RTC_DR_DU));
 80044ec:	70ab      	strb	r3, [r5, #2]
  RTC_StampDateStruct->RTC_WeekDay = (uint8_t)((tmpdate & (RTC_DR_WDU)) >> 13);
 80044ee:	702a      	strb	r2, [r5, #0]

  /* Check the input parameters format */
  if (RTC_Format == RTC_Format_BIN)
 80044f0:	b9b8      	cbnz	r0, 8004522 <RTC_GetTimeStamp+0x6e>
  {
    /* Convert the Time structure parameters to Binary format */
    RTC_StampTimeStruct->RTC_Hours = (uint8_t)RTC_Bcd2ToByte(RTC_StampTimeStruct->RTC_Hours);
 80044f2:	7820      	ldrb	r0, [r4, #0]
 80044f4:	f7ff fc30 	bl	8003d58 <RTC_Bcd2ToByte>
 80044f8:	7020      	strb	r0, [r4, #0]
    RTC_StampTimeStruct->RTC_Minutes = (uint8_t)RTC_Bcd2ToByte(RTC_StampTimeStruct->RTC_Minutes);
 80044fa:	7860      	ldrb	r0, [r4, #1]
 80044fc:	f7ff fc2c 	bl	8003d58 <RTC_Bcd2ToByte>
 8004500:	7060      	strb	r0, [r4, #1]
    RTC_StampTimeStruct->RTC_Seconds = (uint8_t)RTC_Bcd2ToByte(RTC_StampTimeStruct->RTC_Seconds);
 8004502:	78a0      	ldrb	r0, [r4, #2]
 8004504:	f7ff fc28 	bl	8003d58 <RTC_Bcd2ToByte>
 8004508:	70a0      	strb	r0, [r4, #2]

    /* Convert the Date structure parameters to Binary format */
    RTC_StampDateStruct->RTC_Month = (uint8_t)RTC_Bcd2ToByte(RTC_StampDateStruct->RTC_Month);
 800450a:	7868      	ldrb	r0, [r5, #1]
 800450c:	f7ff fc24 	bl	8003d58 <RTC_Bcd2ToByte>
 8004510:	7068      	strb	r0, [r5, #1]
    RTC_StampDateStruct->RTC_Date = (uint8_t)RTC_Bcd2ToByte(RTC_StampDateStruct->RTC_Date);
 8004512:	78a8      	ldrb	r0, [r5, #2]
 8004514:	f7ff fc20 	bl	8003d58 <RTC_Bcd2ToByte>
 8004518:	70a8      	strb	r0, [r5, #2]
    RTC_StampDateStruct->RTC_WeekDay = (uint8_t)RTC_Bcd2ToByte(RTC_StampDateStruct->RTC_WeekDay);
 800451a:	7828      	ldrb	r0, [r5, #0]
 800451c:	f7ff fc1c 	bl	8003d58 <RTC_Bcd2ToByte>
 8004520:	7028      	strb	r0, [r5, #0]
 8004522:	bd38      	pop	{r3, r4, r5, pc}
 8004524:	40002800 	.word	0x40002800

08004528 <RTC_GetTimeStampSubSecond>:
  * @retval RTC current timestamp Subseconds value.
  */
uint32_t RTC_GetTimeStampSubSecond(void)
{
  /* Get timestamp subseconds values from the correspondent registers */
  return (uint32_t)(RTC->TSSSR);
 8004528:	4b01      	ldr	r3, [pc, #4]	; (8004530 <RTC_GetTimeStampSubSecond+0x8>)
 800452a:	6b98      	ldr	r0, [r3, #56]	; 0x38
}
 800452c:	4770      	bx	lr
 800452e:	bf00      	nop
 8004530:	40002800 	.word	0x40002800

08004534 <RTC_TamperTriggerConfig>:
  *     @arg RTC_TamperTrigger_LowLevel: Low Level of the tamper pin causes tamper event.
  *     @arg RTC_TamperTrigger_HighLevel: High Level of the tamper pin causes tamper event.
  * @retval None
  */
void RTC_TamperTriggerConfig(uint32_t RTC_Tamper, uint32_t RTC_TamperTrigger)
{
 8004534:	4b04      	ldr	r3, [pc, #16]	; (8004548 <RTC_TamperTriggerConfig+0x14>)
 8004536:	0040      	lsls	r0, r0, #1
  assert_param(IS_RTC_TAMPER_TRIGGER(RTC_TamperTrigger));
 
  if (RTC_TamperTrigger == RTC_TamperTrigger_RisingEdge)
  {  
    /* Configure the RTC_TAFCR register */
    RTC->TAFCR &= (uint32_t)((uint32_t)~(RTC_Tamper << 1));	
 8004538:	6c1a      	ldr	r2, [r3, #64]	; 0x40
{
  /* Check the parameters */
  assert_param(IS_RTC_TAMPER(RTC_Tamper)); 
  assert_param(IS_RTC_TAMPER_TRIGGER(RTC_TamperTrigger));
 
  if (RTC_TamperTrigger == RTC_TamperTrigger_RisingEdge)
 800453a:	b911      	cbnz	r1, 8004542 <RTC_TamperTriggerConfig+0xe>
  {  
    /* Configure the RTC_TAFCR register */
    RTC->TAFCR &= (uint32_t)((uint32_t)~(RTC_Tamper << 1));	
 800453c:	ea22 0000 	bic.w	r0, r2, r0
 8004540:	e000      	b.n	8004544 <RTC_TamperTriggerConfig+0x10>
  }
  else
  { 
    /* Configure the RTC_TAFCR register */
    RTC->TAFCR |= (uint32_t)(RTC_Tamper << 1);  
 8004542:	4310      	orrs	r0, r2
 8004544:	6418      	str	r0, [r3, #64]	; 0x40
 8004546:	4770      	bx	lr
 8004548:	40002800 	.word	0x40002800

0800454c <RTC_TamperCmd>:
  * @param  NewState: new state of the tamper pin.
  *          This parameter can be: ENABLE or DISABLE.                   
  * @retval None
  */
void RTC_TamperCmd(uint32_t RTC_Tamper, FunctionalState NewState)
{
 800454c:	4b04      	ldr	r3, [pc, #16]	; (8004560 <RTC_TamperCmd+0x14>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected Tamper pin */
    RTC->TAFCR |= (uint32_t)RTC_Tamper;
 800454e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
{
  /* Check the parameters */
  assert_param(IS_RTC_TAMPER(RTC_Tamper));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8004550:	b109      	cbz	r1, 8004556 <RTC_TamperCmd+0xa>
  {
    /* Enable the selected Tamper pin */
    RTC->TAFCR |= (uint32_t)RTC_Tamper;
 8004552:	4310      	orrs	r0, r2
 8004554:	e001      	b.n	800455a <RTC_TamperCmd+0xe>
  }
  else
  {
    /* Disable the selected Tamper pin */
    RTC->TAFCR &= (uint32_t)~RTC_Tamper;    
 8004556:	ea22 0000 	bic.w	r0, r2, r0
 800455a:	6418      	str	r0, [r3, #64]	; 0x40
 800455c:	4770      	bx	lr
 800455e:	bf00      	nop
 8004560:	40002800 	.word	0x40002800

08004564 <RTC_TamperFilterConfig>:
{
  /* Check the parameters */
  assert_param(IS_RTC_TAMPER_FILTER(RTC_TamperFilter));
   
  /* Clear TAMPFLT[1:0] bits in the RTC_TAFCR register */
  RTC->TAFCR &= (uint32_t)~(RTC_TAFCR_TAMPFLT);
 8004564:	4b04      	ldr	r3, [pc, #16]	; (8004578 <RTC_TamperFilterConfig+0x14>)
 8004566:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004568:	f422 52c0 	bic.w	r2, r2, #6144	; 0x1800
 800456c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure the RTC_TAFCR register */
  RTC->TAFCR |= (uint32_t)RTC_TamperFilter;
 800456e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004570:	4302      	orrs	r2, r0
 8004572:	641a      	str	r2, [r3, #64]	; 0x40
}
 8004574:	4770      	bx	lr
 8004576:	bf00      	nop
 8004578:	40002800 	.word	0x40002800

0800457c <RTC_TamperSamplingFreqConfig>:
{
  /* Check the parameters */
  assert_param(IS_RTC_TAMPER_SAMPLING_FREQ(RTC_TamperSamplingFreq));
 
  /* Clear TAMPFREQ[2:0] bits in the RTC_TAFCR register */
  RTC->TAFCR &= (uint32_t)~(RTC_TAFCR_TAMPFREQ);
 800457c:	4b04      	ldr	r3, [pc, #16]	; (8004590 <RTC_TamperSamplingFreqConfig+0x14>)
 800457e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004580:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004584:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure the RTC_TAFCR register */
  RTC->TAFCR |= (uint32_t)RTC_TamperSamplingFreq;
 8004586:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004588:	4302      	orrs	r2, r0
 800458a:	641a      	str	r2, [r3, #64]	; 0x40
}
 800458c:	4770      	bx	lr
 800458e:	bf00      	nop
 8004590:	40002800 	.word	0x40002800

08004594 <RTC_TamperPinsPrechargeDuration>:
{
  /* Check the parameters */
  assert_param(IS_RTC_TAMPER_PRECHARGE_DURATION(RTC_TamperPrechargeDuration));
   
  /* Clear TAMPPRCH[1:0] bits in the RTC_TAFCR register */
  RTC->TAFCR &= (uint32_t)~(RTC_TAFCR_TAMPPRCH);
 8004594:	4b04      	ldr	r3, [pc, #16]	; (80045a8 <RTC_TamperPinsPrechargeDuration+0x14>)
 8004596:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004598:	f422 42c0 	bic.w	r2, r2, #24576	; 0x6000
 800459c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure the RTC_TAFCR register */
  RTC->TAFCR |= (uint32_t)RTC_TamperPrechargeDuration;
 800459e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80045a0:	4302      	orrs	r2, r0
 80045a2:	641a      	str	r2, [r3, #64]	; 0x40
}
 80045a4:	4770      	bx	lr
 80045a6:	bf00      	nop
 80045a8:	40002800 	.word	0x40002800

080045ac <RTC_TimeStampOnTamperDetectionCmd>:
  * @param  NewState: new state of the timestamp on tamper event.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RTC_TimeStampOnTamperDetectionCmd(FunctionalState NewState)
{
 80045ac:	4b04      	ldr	r3, [pc, #16]	; (80045c0 <RTC_TimeStampOnTamperDetectionCmd+0x14>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));
   
  if (NewState != DISABLE)
  {
    /* Save timestamp on tamper detection event */
    RTC->TAFCR |= (uint32_t)RTC_TAFCR_TAMPTS;
 80045ae:	6c1a      	ldr	r2, [r3, #64]	; 0x40
void RTC_TimeStampOnTamperDetectionCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
   
  if (NewState != DISABLE)
 80045b0:	b110      	cbz	r0, 80045b8 <RTC_TimeStampOnTamperDetectionCmd+0xc>
  {
    /* Save timestamp on tamper detection event */
    RTC->TAFCR |= (uint32_t)RTC_TAFCR_TAMPTS;
 80045b2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80045b6:	e001      	b.n	80045bc <RTC_TimeStampOnTamperDetectionCmd+0x10>
  }
  else
  {
    /* Tamper detection does not cause a timestamp to be saved */
    RTC->TAFCR &= (uint32_t)~RTC_TAFCR_TAMPTS;    
 80045b8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80045bc:	641a      	str	r2, [r3, #64]	; 0x40
 80045be:	4770      	bx	lr
 80045c0:	40002800 	.word	0x40002800

080045c4 <RTC_TamperPullUpCmd>:
  * @param  NewState: new state of tamper pull up.
  *   This parameter can be: ENABLE or DISABLE.                   
  * @retval None
  */
void RTC_TamperPullUpCmd(FunctionalState NewState)
{
 80045c4:	4b04      	ldr	r3, [pc, #16]	; (80045d8 <RTC_TamperPullUpCmd+0x14>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
 if (NewState != DISABLE)
  {
    /* Enable precharge of the selected Tamper pin */
    RTC->TAFCR &= (uint32_t)~RTC_TAFCR_TAMPPUDIS; 
 80045c6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
void RTC_TamperPullUpCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
 if (NewState != DISABLE)
 80045c8:	b110      	cbz	r0, 80045d0 <RTC_TamperPullUpCmd+0xc>
  {
    /* Enable precharge of the selected Tamper pin */
    RTC->TAFCR &= (uint32_t)~RTC_TAFCR_TAMPPUDIS; 
 80045ca:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80045ce:	e001      	b.n	80045d4 <RTC_TamperPullUpCmd+0x10>
  }
  else
  {
    /* Disable precharge of the selected Tamper pin */
    RTC->TAFCR |= (uint32_t)RTC_TAFCR_TAMPPUDIS;    
 80045d0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80045d4:	641a      	str	r2, [r3, #64]	; 0x40
 80045d6:	4770      	bx	lr
 80045d8:	40002800 	.word	0x40002800

080045dc <RTC_WriteBackupRegister>:
  *                          specify the register.
  * @param  Data: Data to be written in the specified RTC Backup data register.                     
  * @retval None
  */
void RTC_WriteBackupRegister(uint32_t RTC_BKP_DR, uint32_t Data)
{
 80045dc:	b082      	sub	sp, #8
  __IO uint32_t tmp = 0;
 80045de:	2300      	movs	r3, #0
 80045e0:	9301      	str	r3, [sp, #4]
  
  /* Check the parameters */
  assert_param(IS_RTC_BKP(RTC_BKP_DR));

  tmp = RTC_BASE + 0x50;
 80045e2:	4b05      	ldr	r3, [pc, #20]	; (80045f8 <RTC_WriteBackupRegister+0x1c>)
 80045e4:	9301      	str	r3, [sp, #4]
  tmp += (RTC_BKP_DR * 4);
 80045e6:	9b01      	ldr	r3, [sp, #4]
 80045e8:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 80045ec:	9301      	str	r3, [sp, #4]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 80045ee:	9b01      	ldr	r3, [sp, #4]
 80045f0:	6019      	str	r1, [r3, #0]
}
 80045f2:	b002      	add	sp, #8
 80045f4:	4770      	bx	lr
 80045f6:	bf00      	nop
 80045f8:	40002850 	.word	0x40002850

080045fc <RTC_ReadBackupRegister>:
  *          This parameter can be: RTC_BKP_DRx where x can be from 0 to 19 to 
  *                          specify the register.                   
  * @retval None
  */
uint32_t RTC_ReadBackupRegister(uint32_t RTC_BKP_DR)
{
 80045fc:	b082      	sub	sp, #8
  __IO uint32_t tmp = 0;
 80045fe:	2300      	movs	r3, #0
 8004600:	9301      	str	r3, [sp, #4]
  
  /* Check the parameters */
  assert_param(IS_RTC_BKP(RTC_BKP_DR));

  tmp = RTC_BASE + 0x50;
 8004602:	4b05      	ldr	r3, [pc, #20]	; (8004618 <RTC_ReadBackupRegister+0x1c>)
 8004604:	9301      	str	r3, [sp, #4]
  tmp += (RTC_BKP_DR * 4);
 8004606:	9b01      	ldr	r3, [sp, #4]
 8004608:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 800460c:	9301      	str	r3, [sp, #4]
  
  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 800460e:	9b01      	ldr	r3, [sp, #4]
 8004610:	6818      	ldr	r0, [r3, #0]
}
 8004612:	b002      	add	sp, #8
 8004614:	4770      	bx	lr
 8004616:	bf00      	nop
 8004618:	40002850 	.word	0x40002850

0800461c <RTC_TamperPinSelection>:
void RTC_TamperPinSelection(uint32_t RTC_TamperPin)
{
  /* Check the parameters */
  assert_param(IS_RTC_TAMPER_PIN(RTC_TamperPin));
  
  RTC->TAFCR &= (uint32_t)~(RTC_TAFCR_TAMPINSEL);
 800461c:	4b04      	ldr	r3, [pc, #16]	; (8004630 <RTC_TamperPinSelection+0x14>)
 800461e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004620:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004624:	641a      	str	r2, [r3, #64]	; 0x40
  RTC->TAFCR |= (uint32_t)(RTC_TamperPin);  
 8004626:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004628:	4302      	orrs	r2, r0
 800462a:	641a      	str	r2, [r3, #64]	; 0x40
}
 800462c:	4770      	bx	lr
 800462e:	bf00      	nop
 8004630:	40002800 	.word	0x40002800

08004634 <RTC_TimeStampPinSelection>:
void RTC_TimeStampPinSelection(uint32_t RTC_TimeStampPin)
{
  /* Check the parameters */
  assert_param(IS_RTC_TIMESTAMP_PIN(RTC_TimeStampPin));
  
  RTC->TAFCR &= (uint32_t)~(RTC_TAFCR_TSINSEL);
 8004634:	4b04      	ldr	r3, [pc, #16]	; (8004648 <RTC_TimeStampPinSelection+0x14>)
 8004636:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004638:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800463c:	641a      	str	r2, [r3, #64]	; 0x40
  RTC->TAFCR |= (uint32_t)(RTC_TimeStampPin);  
 800463e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004640:	4302      	orrs	r2, r0
 8004642:	641a      	str	r2, [r3, #64]	; 0x40
}
 8004644:	4770      	bx	lr
 8004646:	bf00      	nop
 8004648:	40002800 	.word	0x40002800

0800464c <RTC_OutputTypeConfig>:
void RTC_OutputTypeConfig(uint32_t RTC_OutputType)
{
  /* Check the parameters */
  assert_param(IS_RTC_OUTPUT_TYPE(RTC_OutputType));
  
  RTC->TAFCR &= (uint32_t)~(RTC_TAFCR_ALARMOUTTYPE);
 800464c:	4b04      	ldr	r3, [pc, #16]	; (8004660 <RTC_OutputTypeConfig+0x14>)
 800464e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004650:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004654:	641a      	str	r2, [r3, #64]	; 0x40
  RTC->TAFCR |= (uint32_t)(RTC_OutputType);  
 8004656:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004658:	4302      	orrs	r2, r0
 800465a:	641a      	str	r2, [r3, #64]	; 0x40
}
 800465c:	4770      	bx	lr
 800465e:	bf00      	nop
 8004660:	40002800 	.word	0x40002800

08004664 <RTC_SynchroShiftConfig>:
  /* Check the parameters */
  assert_param(IS_RTC_SHIFT_ADD1S(RTC_ShiftAdd1S));
  assert_param(IS_RTC_SHIFT_SUBFS(RTC_ShiftSubFS));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8004664:	4b14      	ldr	r3, [pc, #80]	; (80046b8 <RTC_SynchroShiftConfig+0x54>)
 8004666:	22ca      	movs	r2, #202	; 0xca
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC Shift registers are configured
  *          - ERROR: RTC Shift registers are not configured
*/
ErrorStatus RTC_SynchroShiftConfig(uint32_t RTC_ShiftAdd1S, uint32_t RTC_ShiftSubFS)
{
 8004668:	b510      	push	{r4, lr}
  /* Check the parameters */
  assert_param(IS_RTC_SHIFT_ADD1S(RTC_ShiftAdd1S));
  assert_param(IS_RTC_SHIFT_SUBFS(RTC_ShiftSubFS));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 800466a:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 800466c:	2253      	movs	r2, #83	; 0x53
 800466e:	625a      	str	r2, [r3, #36]	; 0x24
  
  /* Check if a Shift is pending*/
  if ((RTC->ISR & RTC_ISR_SHPF) != RESET)
 8004670:	68da      	ldr	r2, [r3, #12]
 8004672:	0712      	lsls	r2, r2, #28
 8004674:	d507      	bpl.n	8004686 <RTC_SynchroShiftConfig+0x22>
 8004676:	f241 0201 	movw	r2, #4097	; 0x1001
  {
    /* Wait until the shift is completed*/
    while (((RTC->ISR & RTC_ISR_SHPF) != RESET) && (shpfcount != SHPF_TIMEOUT))
 800467a:	68dc      	ldr	r4, [r3, #12]
 800467c:	f014 0f08 	tst.w	r4, #8
 8004680:	d001      	beq.n	8004686 <RTC_SynchroShiftConfig+0x22>
 8004682:	3a01      	subs	r2, #1
 8004684:	d1f9      	bne.n	800467a <RTC_SynchroShiftConfig+0x16>
      shpfcount++;
    }
  }

  /* Check if the Shift pending is completed or if there is no Shift operation at all*/
  if ((RTC->ISR & RTC_ISR_SHPF) == RESET)
 8004686:	4b0c      	ldr	r3, [pc, #48]	; (80046b8 <RTC_SynchroShiftConfig+0x54>)
 8004688:	68da      	ldr	r2, [r3, #12]
 800468a:	f012 0208 	ands.w	r2, r2, #8
 800468e:	d10b      	bne.n	80046a8 <RTC_SynchroShiftConfig+0x44>
  {
    /* check if the reference clock detection is disabled */
    if((RTC->CR & RTC_CR_REFCKON) == RESET)
 8004690:	689c      	ldr	r4, [r3, #8]
 8004692:	f014 0f10 	tst.w	r4, #16
 8004696:	d109      	bne.n	80046ac <RTC_SynchroShiftConfig+0x48>
    {
      /* Configure the Shift settings */
      RTC->SHIFTR = (uint32_t)(uint32_t)(RTC_ShiftSubFS) | (uint32_t)(RTC_ShiftAdd1S);
 8004698:	4308      	orrs	r0, r1
 800469a:	62d8      	str	r0, [r3, #44]	; 0x2c
    
      if(RTC_WaitForSynchro() == ERROR)
 800469c:	f7ff fbbe 	bl	8003e1c <RTC_WaitForSynchro>
      {
        status = ERROR;
 80046a0:	3000      	adds	r0, #0
 80046a2:	bf18      	it	ne
 80046a4:	2001      	movne	r0, #1
 80046a6:	e002      	b.n	80046ae <RTC_SynchroShiftConfig+0x4a>
      status = ERROR;
    }
  }
  else
  {
    status = ERROR;
 80046a8:	2000      	movs	r0, #0
 80046aa:	e000      	b.n	80046ae <RTC_SynchroShiftConfig+0x4a>
        status = SUCCESS;
      }
    }
    else
    {
      status = ERROR;
 80046ac:	4610      	mov	r0, r2
  {
    status = ERROR;
  }

  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF;
 80046ae:	4b02      	ldr	r3, [pc, #8]	; (80046b8 <RTC_SynchroShiftConfig+0x54>)
 80046b0:	22ff      	movs	r2, #255	; 0xff
 80046b2:	625a      	str	r2, [r3, #36]	; 0x24
  
  return (ErrorStatus)(status);
}
 80046b4:	bd10      	pop	{r4, pc}
 80046b6:	bf00      	nop
 80046b8:	40002800 	.word	0x40002800

080046bc <RTC_ITConfig>:
  /* Check the parameters */
  assert_param(IS_RTC_CONFIG_IT(RTC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 80046bc:	4b0e      	ldr	r3, [pc, #56]	; (80046f8 <RTC_ITConfig+0x3c>)
 80046be:	22ca      	movs	r2, #202	; 0xca
 80046c0:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 80046c2:	2253      	movs	r2, #83	; 0x53
 80046c4:	625a      	str	r2, [r3, #36]	; 0x24
 80046c6:	f020 0204 	bic.w	r2, r0, #4

  if (NewState != DISABLE)
 80046ca:	b139      	cbz	r1, 80046dc <RTC_ITConfig+0x20>
  {
    /* Configure the Interrupts in the RTC_CR register */
    RTC->CR |= (uint32_t)(RTC_IT & ~RTC_TAFCR_TAMPIE);
 80046cc:	6899      	ldr	r1, [r3, #8]
 80046ce:	430a      	orrs	r2, r1
 80046d0:	609a      	str	r2, [r3, #8]
    /* Configure the Tamper Interrupt in the RTC_TAFCR */
    RTC->TAFCR |= (uint32_t)(RTC_IT & RTC_TAFCR_TAMPIE);
 80046d2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80046d4:	f000 0004 	and.w	r0, r0, #4
 80046d8:	4310      	orrs	r0, r2
 80046da:	e008      	b.n	80046ee <RTC_ITConfig+0x32>
  }
  else
  {
    /* Configure the Interrupts in the RTC_CR register */
    RTC->CR &= (uint32_t)~(RTC_IT & (uint32_t)~RTC_TAFCR_TAMPIE);
 80046dc:	6899      	ldr	r1, [r3, #8]
 80046de:	ea21 0202 	bic.w	r2, r1, r2
 80046e2:	609a      	str	r2, [r3, #8]
    /* Configure the Tamper Interrupt in the RTC_TAFCR */
    RTC->TAFCR &= (uint32_t)~(RTC_IT & RTC_TAFCR_TAMPIE);
 80046e4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80046e6:	f000 0004 	and.w	r0, r0, #4
 80046ea:	ea22 0000 	bic.w	r0, r2, r0
 80046ee:	6418      	str	r0, [r3, #64]	; 0x40
  }
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 80046f0:	4b01      	ldr	r3, [pc, #4]	; (80046f8 <RTC_ITConfig+0x3c>)
 80046f2:	22ff      	movs	r2, #255	; 0xff
 80046f4:	625a      	str	r2, [r3, #36]	; 0x24
}
 80046f6:	4770      	bx	lr
 80046f8:	40002800 	.word	0x40002800

080046fc <RTC_GetFlagStatus>:
  
  /* Check the parameters */
  assert_param(IS_RTC_GET_FLAG(RTC_FLAG));
  
  /* Get all the flags */
  tmpreg = (uint32_t)(RTC->ISR & RTC_FLAGS_MASK);
 80046fc:	4b04      	ldr	r3, [pc, #16]	; (8004710 <RTC_GetFlagStatus+0x14>)
 80046fe:	68da      	ldr	r2, [r3, #12]
 8004700:	4b04      	ldr	r3, [pc, #16]	; (8004714 <RTC_GetFlagStatus+0x18>)
 8004702:	4013      	ands	r3, r2
  
  /* Return the status of the flag */
  if ((tmpreg & RTC_FLAG) != (uint32_t)RESET)
  {
    bitstatus = SET;
 8004704:	4203      	tst	r3, r0
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8004706:	bf0c      	ite	eq
 8004708:	2000      	moveq	r0, #0
 800470a:	2001      	movne	r0, #1
 800470c:	4770      	bx	lr
 800470e:	bf00      	nop
 8004710:	40002800 	.word	0x40002800
 8004714:	00013f7f 	.word	0x00013f7f

08004718 <RTC_ClearFlag>:
{
  /* Check the parameters */
  assert_param(IS_RTC_CLEAR_FLAG(RTC_FLAG));

  /* Clear the Flags in the RTC_ISR register */
  RTC->ISR = (uint32_t)((uint32_t)(~((RTC_FLAG | RTC_ISR_INIT)& 0x0000FFFF) | (uint32_t)(RTC->ISR & RTC_ISR_INIT)));  
 8004718:	4b05      	ldr	r3, [pc, #20]	; (8004730 <RTC_ClearFlag+0x18>)
 800471a:	68da      	ldr	r2, [r3, #12]
 800471c:	b280      	uxth	r0, r0
 800471e:	f040 0080 	orr.w	r0, r0, #128	; 0x80
 8004722:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8004726:	ea62 0200 	orn	r2, r2, r0
 800472a:	60da      	str	r2, [r3, #12]
}
 800472c:	4770      	bx	lr
 800472e:	bf00      	nop
 8004730:	40002800 	.word	0x40002800

08004734 <RTC_GetITStatus>:
 
  /* Check the parameters */
  assert_param(IS_RTC_GET_IT(RTC_IT));
  
  /* Get the TAMPER Interrupt enable bit and pending bit */
  tmpreg = (uint32_t)(RTC->TAFCR & (RTC_TAFCR_TAMPIE));
 8004734:	4b0a      	ldr	r3, [pc, #40]	; (8004760 <RTC_GetITStatus+0x2c>)
 8004736:	6c1a      	ldr	r2, [r3, #64]	; 0x40
  *            @arg RTC_IT_ALRA: Alarm A interrupt 
  *            @arg RTC_IT_TAMP1: Tamper 1 event interrupt 
  * @retval The new state of RTC_IT (SET or RESET).
  */
ITStatus RTC_GetITStatus(uint32_t RTC_IT)
{
 8004738:	b510      	push	{r4, lr}
  
  /* Get the TAMPER Interrupt enable bit and pending bit */
  tmpreg = (uint32_t)(RTC->TAFCR & (RTC_TAFCR_TAMPIE));
 
  /* Get the Interrupt enable Status */
  enablestatus = (uint32_t)((RTC->CR & RTC_IT) | (tmpreg & (RTC_IT >> 15)));
 800473a:	689c      	ldr	r4, [r3, #8]
  
  /* Get the Interrupt pending bit */
  tmpreg = (uint32_t)((RTC->ISR & (uint32_t)(RTC_IT >> 4)));
 800473c:	68d9      	ldr	r1, [r3, #12]
 
  /* Check the parameters */
  assert_param(IS_RTC_GET_IT(RTC_IT));
  
  /* Get the TAMPER Interrupt enable bit and pending bit */
  tmpreg = (uint32_t)(RTC->TAFCR & (RTC_TAFCR_TAMPIE));
 800473e:	f002 0204 	and.w	r2, r2, #4
 
  /* Get the Interrupt enable Status */
  enablestatus = (uint32_t)((RTC->CR & RTC_IT) | (tmpreg & (RTC_IT >> 15)));
 8004742:	ea02 32d0 	and.w	r2, r2, r0, lsr #15
 8004746:	ea00 0304 	and.w	r3, r0, r4
  
  /* Get the Interrupt pending bit */
  tmpreg = (uint32_t)((RTC->ISR & (uint32_t)(RTC_IT >> 4)));
  
  /* Get the status of the Interrupt */
  if ((enablestatus != (uint32_t)RESET) && ((tmpreg & 0x0000FFFF) != (uint32_t)RESET))
 800474a:	4313      	orrs	r3, r2
 800474c:	d006      	beq.n	800475c <RTC_GetITStatus+0x28>
 
  /* Get the Interrupt enable Status */
  enablestatus = (uint32_t)((RTC->CR & RTC_IT) | (tmpreg & (RTC_IT >> 15)));
  
  /* Get the Interrupt pending bit */
  tmpreg = (uint32_t)((RTC->ISR & (uint32_t)(RTC_IT >> 4)));
 800474e:	b28b      	uxth	r3, r1
  *            @arg RTC_IT_ALRB: Alarm B interrupt 
  *            @arg RTC_IT_ALRA: Alarm A interrupt 
  *            @arg RTC_IT_TAMP1: Tamper 1 event interrupt 
  * @retval The new state of RTC_IT (SET or RESET).
  */
ITStatus RTC_GetITStatus(uint32_t RTC_IT)
 8004750:	ea13 1310 	ands.w	r3, r3, r0, lsr #4
  tmpreg = (uint32_t)((RTC->ISR & (uint32_t)(RTC_IT >> 4)));
  
  /* Get the status of the Interrupt */
  if ((enablestatus != (uint32_t)RESET) && ((tmpreg & 0x0000FFFF) != (uint32_t)RESET))
  {
    bitstatus = SET;
 8004754:	bf0c      	ite	eq
 8004756:	2000      	moveq	r0, #0
 8004758:	2001      	movne	r0, #1
 800475a:	bd10      	pop	{r4, pc}
  }
  else
  {
    bitstatus = RESET;
 800475c:	4618      	mov	r0, r3
  }
  return bitstatus;
}
 800475e:	bd10      	pop	{r4, pc}
 8004760:	40002800 	.word	0x40002800

08004764 <RTC_ClearITPendingBit>:

  /* Get the RTC_ISR Interrupt pending bits mask */
  tmpreg = (uint32_t)(RTC_IT >> 4);

  /* Clear the interrupt pending bits in the RTC_ISR register */
  RTC->ISR = (uint32_t)((uint32_t)(~((tmpreg | RTC_ISR_INIT)& 0x0000FFFF) | (uint32_t)(RTC->ISR & RTC_ISR_INIT))); 
 8004764:	4b05      	ldr	r3, [pc, #20]	; (800477c <RTC_ClearITPendingBit+0x18>)
 8004766:	68da      	ldr	r2, [r3, #12]
 8004768:	f3c0 100f 	ubfx	r0, r0, #4, #16
 800476c:	f040 0080 	orr.w	r0, r0, #128	; 0x80
 8004770:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8004774:	ea62 0200 	orn	r2, r2, r0
 8004778:	60da      	str	r2, [r3, #12]
}
 800477a:	4770      	bx	lr
 800477c:	40002800 	.word	0x40002800

08004780 <SDIO_DeInit>:
  * @brief  Deinitializes the SDIO peripheral registers to their default reset values.
  * @param  None
  * @retval None
  */
void SDIO_DeInit(void)
{
 8004780:	b508      	push	{r3, lr}
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_SDIO, ENABLE);
 8004782:	2101      	movs	r1, #1
 8004784:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8004788:	f7ff f9f6 	bl	8003b78 <RCC_APB2PeriphResetCmd>
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_SDIO, DISABLE);
 800478c:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8004790:	2100      	movs	r1, #0
}
 8004792:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  * @retval None
  */
void SDIO_DeInit(void)
{
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_SDIO, ENABLE);
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_SDIO, DISABLE);
 8004796:	f7ff b9ef 	b.w	8003b78 <RCC_APB2PeriphResetCmd>

0800479a <SDIO_Init>:
  * @param  SDIO_InitStruct : pointer to a SDIO_InitTypeDef structure 
  *         that contains the configuration information for the SDIO peripheral.
  * @retval None
  */
void SDIO_Init(SDIO_InitTypeDef* SDIO_InitStruct)
{
 800479a:	b510      	push	{r4, lr}
  /* Set PWRSAV bit according to SDIO_ClockPowerSave value */
  /* Set BYPASS bit according to SDIO_ClockBypass value */
  /* Set WIDBUS bits according to SDIO_BusWide value */
  /* Set NEGEDGE bits according to SDIO_ClockEdge value */
  /* Set HWFC_EN bits according to SDIO_HardwareFlowControl value */
  tmpreg |= (SDIO_InitStruct->SDIO_ClockDiv  | SDIO_InitStruct->SDIO_ClockPowerSave |
 800479c:	6881      	ldr	r1, [r0, #8]
 800479e:	6844      	ldr	r4, [r0, #4]
  assert_param(IS_SDIO_BUS_WIDE(SDIO_InitStruct->SDIO_BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(SDIO_InitStruct->SDIO_HardwareFlowControl)); 
   
/*---------------------------- SDIO CLKCR Configuration ------------------------*/  
  /* Get the SDIO CLKCR value */
  tmpreg = SDIO->CLKCR;
 80047a0:	4a08      	ldr	r2, [pc, #32]	; (80047c4 <SDIO_Init+0x2a>)
  /* Set PWRSAV bit according to SDIO_ClockPowerSave value */
  /* Set BYPASS bit according to SDIO_ClockBypass value */
  /* Set WIDBUS bits according to SDIO_BusWide value */
  /* Set NEGEDGE bits according to SDIO_ClockEdge value */
  /* Set HWFC_EN bits according to SDIO_HardwareFlowControl value */
  tmpreg |= (SDIO_InitStruct->SDIO_ClockDiv  | SDIO_InitStruct->SDIO_ClockPowerSave |
 80047a2:	4321      	orrs	r1, r4
 80047a4:	68c4      	ldr	r4, [r0, #12]
  assert_param(IS_SDIO_BUS_WIDE(SDIO_InitStruct->SDIO_BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(SDIO_InitStruct->SDIO_HardwareFlowControl)); 
   
/*---------------------------- SDIO CLKCR Configuration ------------------------*/  
  /* Get the SDIO CLKCR value */
  tmpreg = SDIO->CLKCR;
 80047a6:	6853      	ldr	r3, [r2, #4]
  /* Set PWRSAV bit according to SDIO_ClockPowerSave value */
  /* Set BYPASS bit according to SDIO_ClockBypass value */
  /* Set WIDBUS bits according to SDIO_BusWide value */
  /* Set NEGEDGE bits according to SDIO_ClockEdge value */
  /* Set HWFC_EN bits according to SDIO_HardwareFlowControl value */
  tmpreg |= (SDIO_InitStruct->SDIO_ClockDiv  | SDIO_InitStruct->SDIO_ClockPowerSave |
 80047a8:	4321      	orrs	r1, r4
             SDIO_InitStruct->SDIO_ClockBypass | SDIO_InitStruct->SDIO_BusWide |
 80047aa:	6804      	ldr	r4, [r0, #0]
 80047ac:	4321      	orrs	r1, r4
 80047ae:	6904      	ldr	r4, [r0, #16]
/*---------------------------- SDIO CLKCR Configuration ------------------------*/  
  /* Get the SDIO CLKCR value */
  tmpreg = SDIO->CLKCR;
  
  /* Clear CLKDIV, PWRSAV, BYPASS, WIDBUS, NEGEDGE, HWFC_EN bits */
  tmpreg &= CLKCR_CLEAR_MASK;
 80047b0:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
  /* Set BYPASS bit according to SDIO_ClockBypass value */
  /* Set WIDBUS bits according to SDIO_BusWide value */
  /* Set NEGEDGE bits according to SDIO_ClockEdge value */
  /* Set HWFC_EN bits according to SDIO_HardwareFlowControl value */
  tmpreg |= (SDIO_InitStruct->SDIO_ClockDiv  | SDIO_InitStruct->SDIO_ClockPowerSave |
             SDIO_InitStruct->SDIO_ClockBypass | SDIO_InitStruct->SDIO_BusWide |
 80047b4:	4321      	orrs	r1, r4
/*---------------------------- SDIO CLKCR Configuration ------------------------*/  
  /* Get the SDIO CLKCR value */
  tmpreg = SDIO->CLKCR;
  
  /* Clear CLKDIV, PWRSAV, BYPASS, WIDBUS, NEGEDGE, HWFC_EN bits */
  tmpreg &= CLKCR_CLEAR_MASK;
 80047b6:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  /* Set WIDBUS bits according to SDIO_BusWide value */
  /* Set NEGEDGE bits according to SDIO_ClockEdge value */
  /* Set HWFC_EN bits according to SDIO_HardwareFlowControl value */
  tmpreg |= (SDIO_InitStruct->SDIO_ClockDiv  | SDIO_InitStruct->SDIO_ClockPowerSave |
             SDIO_InitStruct->SDIO_ClockBypass | SDIO_InitStruct->SDIO_BusWide |
             SDIO_InitStruct->SDIO_ClockEdge | SDIO_InitStruct->SDIO_HardwareFlowControl); 
 80047ba:	430b      	orrs	r3, r1
  /* Set PWRSAV bit according to SDIO_ClockPowerSave value */
  /* Set BYPASS bit according to SDIO_ClockBypass value */
  /* Set WIDBUS bits according to SDIO_BusWide value */
  /* Set NEGEDGE bits according to SDIO_ClockEdge value */
  /* Set HWFC_EN bits according to SDIO_HardwareFlowControl value */
  tmpreg |= (SDIO_InitStruct->SDIO_ClockDiv  | SDIO_InitStruct->SDIO_ClockPowerSave |
 80047bc:	7d01      	ldrb	r1, [r0, #20]
 80047be:	430b      	orrs	r3, r1
             SDIO_InitStruct->SDIO_ClockBypass | SDIO_InitStruct->SDIO_BusWide |
             SDIO_InitStruct->SDIO_ClockEdge | SDIO_InitStruct->SDIO_HardwareFlowControl); 
  
  /* Write to SDIO CLKCR */
  SDIO->CLKCR = tmpreg;
 80047c0:	6053      	str	r3, [r2, #4]
}
 80047c2:	bd10      	pop	{r4, pc}
 80047c4:	40012c00 	.word	0x40012c00

080047c8 <SDIO_StructInit>:
  * @retval None
  */
void SDIO_StructInit(SDIO_InitTypeDef* SDIO_InitStruct)
{
  /* SDIO_InitStruct members default value */
  SDIO_InitStruct->SDIO_ClockDiv = 0x00;
 80047c8:	2300      	movs	r3, #0
 80047ca:	7503      	strb	r3, [r0, #20]
  SDIO_InitStruct->SDIO_ClockEdge = SDIO_ClockEdge_Rising;
 80047cc:	6003      	str	r3, [r0, #0]
  SDIO_InitStruct->SDIO_ClockBypass = SDIO_ClockBypass_Disable;
 80047ce:	6043      	str	r3, [r0, #4]
  SDIO_InitStruct->SDIO_ClockPowerSave = SDIO_ClockPowerSave_Disable;
 80047d0:	6083      	str	r3, [r0, #8]
  SDIO_InitStruct->SDIO_BusWide = SDIO_BusWide_1b;
 80047d2:	60c3      	str	r3, [r0, #12]
  SDIO_InitStruct->SDIO_HardwareFlowControl = SDIO_HardwareFlowControl_Disable;
 80047d4:	6103      	str	r3, [r0, #16]
}
 80047d6:	4770      	bx	lr

080047d8 <SDIO_ClockCmd>:
void SDIO_ClockCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CLKCR_CLKEN_BB = (uint32_t)NewState;
 80047d8:	4b01      	ldr	r3, [pc, #4]	; (80047e0 <SDIO_ClockCmd+0x8>)
 80047da:	6018      	str	r0, [r3, #0]
}
 80047dc:	4770      	bx	lr
 80047de:	bf00      	nop
 80047e0:	422580a0 	.word	0x422580a0

080047e4 <SDIO_SetPowerState>:
void SDIO_SetPowerState(uint32_t SDIO_PowerState)
{
  /* Check the parameters */
  assert_param(IS_SDIO_POWER_STATE(SDIO_PowerState));
  
  SDIO->POWER = SDIO_PowerState;
 80047e4:	4b01      	ldr	r3, [pc, #4]	; (80047ec <SDIO_SetPowerState+0x8>)
 80047e6:	6018      	str	r0, [r3, #0]
}
 80047e8:	4770      	bx	lr
 80047ea:	bf00      	nop
 80047ec:	40012c00 	.word	0x40012c00

080047f0 <SDIO_GetPowerState>:
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(void)
{
  return (SDIO->POWER & (~PWR_PWRCTRL_MASK));
 80047f0:	4b02      	ldr	r3, [pc, #8]	; (80047fc <SDIO_GetPowerState+0xc>)
 80047f2:	6818      	ldr	r0, [r3, #0]
}
 80047f4:	f000 0003 	and.w	r0, r0, #3
 80047f8:	4770      	bx	lr
 80047fa:	bf00      	nop
 80047fc:	40012c00 	.word	0x40012c00

08004800 <SDIO_SendCommand>:
  assert_param(IS_SDIO_WAIT(SDIO_CmdInitStruct->SDIO_Wait));
  assert_param(IS_SDIO_CPSM(SDIO_CmdInitStruct->SDIO_CPSM));
  
/*---------------------------- SDIO ARG Configuration ------------------------*/
  /* Set the SDIO Argument value */
  SDIO->ARG = SDIO_CmdInitStruct->SDIO_Argument;
 8004800:	6802      	ldr	r2, [r0, #0]
 8004802:	4b09      	ldr	r3, [pc, #36]	; (8004828 <SDIO_SendCommand+0x28>)
  *         structure that contains the configuration information for the SDIO 
  *         command.
  * @retval None
  */
void SDIO_SendCommand(SDIO_CmdInitTypeDef *SDIO_CmdInitStruct)
{
 8004804:	b510      	push	{r4, lr}
  assert_param(IS_SDIO_WAIT(SDIO_CmdInitStruct->SDIO_Wait));
  assert_param(IS_SDIO_CPSM(SDIO_CmdInitStruct->SDIO_CPSM));
  
/*---------------------------- SDIO ARG Configuration ------------------------*/
  /* Set the SDIO Argument value */
  SDIO->ARG = SDIO_CmdInitStruct->SDIO_Argument;
 8004806:	609a      	str	r2, [r3, #8]
  tmpreg &= CMD_CLEAR_MASK;
  /* Set CMDINDEX bits according to SDIO_CmdIndex value */
  /* Set WAITRESP bits according to SDIO_Response value */
  /* Set WAITINT and WAITPEND bits according to SDIO_Wait value */
  /* Set CPSMEN bits according to SDIO_CPSM value */
  tmpreg |= (uint32_t)SDIO_CmdInitStruct->SDIO_CmdIndex | SDIO_CmdInitStruct->SDIO_Response
 8004808:	6884      	ldr	r4, [r0, #8]
 800480a:	6841      	ldr	r1, [r0, #4]
  /* Set the SDIO Argument value */
  SDIO->ARG = SDIO_CmdInitStruct->SDIO_Argument;
  
/*---------------------------- SDIO CMD Configuration ------------------------*/  
  /* Get the SDIO CMD value */
  tmpreg = SDIO->CMD;
 800480c:	68da      	ldr	r2, [r3, #12]
  tmpreg &= CMD_CLEAR_MASK;
  /* Set CMDINDEX bits according to SDIO_CmdIndex value */
  /* Set WAITRESP bits according to SDIO_Response value */
  /* Set WAITINT and WAITPEND bits according to SDIO_Wait value */
  /* Set CPSMEN bits according to SDIO_CPSM value */
  tmpreg |= (uint32_t)SDIO_CmdInitStruct->SDIO_CmdIndex | SDIO_CmdInitStruct->SDIO_Response
 800480e:	4321      	orrs	r1, r4
           | SDIO_CmdInitStruct->SDIO_Wait | SDIO_CmdInitStruct->SDIO_CPSM;
 8004810:	68c4      	ldr	r4, [r0, #12]
 8004812:	6900      	ldr	r0, [r0, #16]
  
/*---------------------------- SDIO CMD Configuration ------------------------*/  
  /* Get the SDIO CMD value */
  tmpreg = SDIO->CMD;
  /* Clear CMDINDEX, WAITRESP, WAITINT, WAITPEND, CPSMEN bits */
  tmpreg &= CMD_CLEAR_MASK;
 8004814:	f422 62ff 	bic.w	r2, r2, #2040	; 0x7f8
  /* Set CMDINDEX bits according to SDIO_CmdIndex value */
  /* Set WAITRESP bits according to SDIO_Response value */
  /* Set WAITINT and WAITPEND bits according to SDIO_Wait value */
  /* Set CPSMEN bits according to SDIO_CPSM value */
  tmpreg |= (uint32_t)SDIO_CmdInitStruct->SDIO_CmdIndex | SDIO_CmdInitStruct->SDIO_Response
           | SDIO_CmdInitStruct->SDIO_Wait | SDIO_CmdInitStruct->SDIO_CPSM;
 8004818:	4321      	orrs	r1, r4
  
/*---------------------------- SDIO CMD Configuration ------------------------*/  
  /* Get the SDIO CMD value */
  tmpreg = SDIO->CMD;
  /* Clear CMDINDEX, WAITRESP, WAITINT, WAITPEND, CPSMEN bits */
  tmpreg &= CMD_CLEAR_MASK;
 800481a:	f022 0207 	bic.w	r2, r2, #7
  /* Set CMDINDEX bits according to SDIO_CmdIndex value */
  /* Set WAITRESP bits according to SDIO_Response value */
  /* Set WAITINT and WAITPEND bits according to SDIO_Wait value */
  /* Set CPSMEN bits according to SDIO_CPSM value */
  tmpreg |= (uint32_t)SDIO_CmdInitStruct->SDIO_CmdIndex | SDIO_CmdInitStruct->SDIO_Response
           | SDIO_CmdInitStruct->SDIO_Wait | SDIO_CmdInitStruct->SDIO_CPSM;
 800481e:	4301      	orrs	r1, r0
  tmpreg &= CMD_CLEAR_MASK;
  /* Set CMDINDEX bits according to SDIO_CmdIndex value */
  /* Set WAITRESP bits according to SDIO_Response value */
  /* Set WAITINT and WAITPEND bits according to SDIO_Wait value */
  /* Set CPSMEN bits according to SDIO_CPSM value */
  tmpreg |= (uint32_t)SDIO_CmdInitStruct->SDIO_CmdIndex | SDIO_CmdInitStruct->SDIO_Response
 8004820:	430a      	orrs	r2, r1
           | SDIO_CmdInitStruct->SDIO_Wait | SDIO_CmdInitStruct->SDIO_CPSM;
  
  /* Write to SDIO CMD */
  SDIO->CMD = tmpreg;
 8004822:	60da      	str	r2, [r3, #12]
}
 8004824:	bd10      	pop	{r4, pc}
 8004826:	bf00      	nop
 8004828:	40012c00 	.word	0x40012c00

0800482c <SDIO_CmdStructInit>:
  * @retval None
  */
void SDIO_CmdStructInit(SDIO_CmdInitTypeDef* SDIO_CmdInitStruct)
{
  /* SDIO_CmdInitStruct members default value */
  SDIO_CmdInitStruct->SDIO_Argument = 0x00;
 800482c:	2300      	movs	r3, #0
 800482e:	6003      	str	r3, [r0, #0]
  SDIO_CmdInitStruct->SDIO_CmdIndex = 0x00;
 8004830:	6043      	str	r3, [r0, #4]
  SDIO_CmdInitStruct->SDIO_Response = SDIO_Response_No;
 8004832:	6083      	str	r3, [r0, #8]
  SDIO_CmdInitStruct->SDIO_Wait = SDIO_Wait_No;
 8004834:	60c3      	str	r3, [r0, #12]
  SDIO_CmdInitStruct->SDIO_CPSM = SDIO_CPSM_Disable;
 8004836:	6103      	str	r3, [r0, #16]
}
 8004838:	4770      	bx	lr

0800483a <SDIO_GetCommandResponse>:
  * @param  None
  * @retval Returns the command index of the last command response received.
  */
uint8_t SDIO_GetCommandResponse(void)
{
  return (uint8_t)(SDIO->RESPCMD);
 800483a:	4b02      	ldr	r3, [pc, #8]	; (8004844 <SDIO_GetCommandResponse+0xa>)
 800483c:	6918      	ldr	r0, [r3, #16]
}
 800483e:	b2c0      	uxtb	r0, r0
 8004840:	4770      	bx	lr
 8004842:	bf00      	nop
 8004844:	40012c00 	.word	0x40012c00

08004848 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4
  * @retval The Corresponding response register value.
  */
uint32_t SDIO_GetResponse(uint32_t SDIO_RESP)
{
 8004848:	b082      	sub	sp, #8
  __IO uint32_t tmp = 0;
 800484a:	2300      	movs	r3, #0
 800484c:	9301      	str	r3, [sp, #4]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(SDIO_RESP));

  tmp = SDIO_RESP_ADDR + SDIO_RESP;
 800484e:	4b03      	ldr	r3, [pc, #12]	; (800485c <SDIO_GetResponse+0x14>)
 8004850:	18c3      	adds	r3, r0, r3
 8004852:	9301      	str	r3, [sp, #4]
  
  return (*(__IO uint32_t *) tmp); 
 8004854:	9b01      	ldr	r3, [sp, #4]
 8004856:	6818      	ldr	r0, [r3, #0]
}
 8004858:	b002      	add	sp, #8
 800485a:	4770      	bx	lr
 800485c:	40012c14 	.word	0x40012c14

08004860 <SDIO_DataConfig>:
  assert_param(IS_SDIO_TRANSFER_MODE(SDIO_DataInitStruct->SDIO_TransferMode));
  assert_param(IS_SDIO_DPSM(SDIO_DataInitStruct->SDIO_DPSM));

/*---------------------------- SDIO DTIMER Configuration ---------------------*/
  /* Set the SDIO Data TimeOut value */
  SDIO->DTIMER = SDIO_DataInitStruct->SDIO_DataTimeOut;
 8004860:	6802      	ldr	r2, [r0, #0]
 8004862:	4b09      	ldr	r3, [pc, #36]	; (8004888 <SDIO_DataConfig+0x28>)
  * @param  SDIO_DataInitStruct : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDIO command.
  * @retval None
  */
void SDIO_DataConfig(SDIO_DataInitTypeDef* SDIO_DataInitStruct)
{
 8004864:	b510      	push	{r4, lr}
  assert_param(IS_SDIO_TRANSFER_MODE(SDIO_DataInitStruct->SDIO_TransferMode));
  assert_param(IS_SDIO_DPSM(SDIO_DataInitStruct->SDIO_DPSM));

/*---------------------------- SDIO DTIMER Configuration ---------------------*/
  /* Set the SDIO Data TimeOut value */
  SDIO->DTIMER = SDIO_DataInitStruct->SDIO_DataTimeOut;
 8004866:	625a      	str	r2, [r3, #36]	; 0x24

/*---------------------------- SDIO DLEN Configuration -----------------------*/
  /* Set the SDIO DataLength value */
  SDIO->DLEN = SDIO_DataInitStruct->SDIO_DataLength;
 8004868:	6842      	ldr	r2, [r0, #4]
 800486a:	629a      	str	r2, [r3, #40]	; 0x28
  tmpreg &= DCTRL_CLEAR_MASK;
  /* Set DEN bit according to SDIO_DPSM value */
  /* Set DTMODE bit according to SDIO_TransferMode value */
  /* Set DTDIR bit according to SDIO_TransferDir value */
  /* Set DBCKSIZE bits according to SDIO_DataBlockSize value */
  tmpreg |= (uint32_t)SDIO_DataInitStruct->SDIO_DataBlockSize | SDIO_DataInitStruct->SDIO_TransferDir
 800486c:	68c4      	ldr	r4, [r0, #12]
 800486e:	6882      	ldr	r2, [r0, #8]
  /* Set the SDIO DataLength value */
  SDIO->DLEN = SDIO_DataInitStruct->SDIO_DataLength;

/*---------------------------- SDIO DCTRL Configuration ----------------------*/  
  /* Get the SDIO DCTRL value */
  tmpreg = SDIO->DCTRL;
 8004870:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
  tmpreg &= DCTRL_CLEAR_MASK;
  /* Set DEN bit according to SDIO_DPSM value */
  /* Set DTMODE bit according to SDIO_TransferMode value */
  /* Set DTDIR bit according to SDIO_TransferDir value */
  /* Set DBCKSIZE bits according to SDIO_DataBlockSize value */
  tmpreg |= (uint32_t)SDIO_DataInitStruct->SDIO_DataBlockSize | SDIO_DataInitStruct->SDIO_TransferDir
 8004872:	4322      	orrs	r2, r4
           | SDIO_DataInitStruct->SDIO_TransferMode | SDIO_DataInitStruct->SDIO_DPSM;
 8004874:	6904      	ldr	r4, [r0, #16]
 8004876:	6940      	ldr	r0, [r0, #20]
 8004878:	4322      	orrs	r2, r4

/*---------------------------- SDIO DCTRL Configuration ----------------------*/  
  /* Get the SDIO DCTRL value */
  tmpreg = SDIO->DCTRL;
  /* Clear DEN, DTMODE, DTDIR and DBCKSIZE bits */
  tmpreg &= DCTRL_CLEAR_MASK;
 800487a:	f021 01f7 	bic.w	r1, r1, #247	; 0xf7
  /* Set DEN bit according to SDIO_DPSM value */
  /* Set DTMODE bit according to SDIO_TransferMode value */
  /* Set DTDIR bit according to SDIO_TransferDir value */
  /* Set DBCKSIZE bits according to SDIO_DataBlockSize value */
  tmpreg |= (uint32_t)SDIO_DataInitStruct->SDIO_DataBlockSize | SDIO_DataInitStruct->SDIO_TransferDir
           | SDIO_DataInitStruct->SDIO_TransferMode | SDIO_DataInitStruct->SDIO_DPSM;
 800487e:	4302      	orrs	r2, r0
  tmpreg &= DCTRL_CLEAR_MASK;
  /* Set DEN bit according to SDIO_DPSM value */
  /* Set DTMODE bit according to SDIO_TransferMode value */
  /* Set DTDIR bit according to SDIO_TransferDir value */
  /* Set DBCKSIZE bits according to SDIO_DataBlockSize value */
  tmpreg |= (uint32_t)SDIO_DataInitStruct->SDIO_DataBlockSize | SDIO_DataInitStruct->SDIO_TransferDir
 8004880:	430a      	orrs	r2, r1
           | SDIO_DataInitStruct->SDIO_TransferMode | SDIO_DataInitStruct->SDIO_DPSM;

  /* Write to SDIO DCTRL */
  SDIO->DCTRL = tmpreg;
 8004882:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8004884:	bd10      	pop	{r4, pc}
 8004886:	bf00      	nop
 8004888:	40012c00 	.word	0x40012c00

0800488c <SDIO_DataStructInit>:
  * @retval None
  */
void SDIO_DataStructInit(SDIO_DataInitTypeDef* SDIO_DataInitStruct)
{
  /* SDIO_DataInitStruct members default value */
  SDIO_DataInitStruct->SDIO_DataTimeOut = 0xFFFFFFFF;
 800488c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004890:	6003      	str	r3, [r0, #0]
  SDIO_DataInitStruct->SDIO_DataLength = 0x00;
 8004892:	2300      	movs	r3, #0
 8004894:	6043      	str	r3, [r0, #4]
  SDIO_DataInitStruct->SDIO_DataBlockSize = SDIO_DataBlockSize_1b;
 8004896:	6083      	str	r3, [r0, #8]
  SDIO_DataInitStruct->SDIO_TransferDir = SDIO_TransferDir_ToCard;
 8004898:	60c3      	str	r3, [r0, #12]
  SDIO_DataInitStruct->SDIO_TransferMode = SDIO_TransferMode_Block;  
 800489a:	6103      	str	r3, [r0, #16]
  SDIO_DataInitStruct->SDIO_DPSM = SDIO_DPSM_Disable;
 800489c:	6143      	str	r3, [r0, #20]
}
 800489e:	4770      	bx	lr

080048a0 <SDIO_GetDataCounter>:
  * @param  None
  * @retval Number of remaining data bytes to be transferred
  */
uint32_t SDIO_GetDataCounter(void)
{ 
  return SDIO->DCOUNT;
 80048a0:	4b01      	ldr	r3, [pc, #4]	; (80048a8 <SDIO_GetDataCounter+0x8>)
 80048a2:	6b18      	ldr	r0, [r3, #48]	; 0x30
}
 80048a4:	4770      	bx	lr
 80048a6:	bf00      	nop
 80048a8:	40012c00 	.word	0x40012c00

080048ac <SDIO_ReadData>:
  * @param  None
  * @retval Data received
  */
uint32_t SDIO_ReadData(void)
{ 
  return SDIO->FIFO;
 80048ac:	4b01      	ldr	r3, [pc, #4]	; (80048b4 <SDIO_ReadData+0x8>)
 80048ae:	f8d3 0080 	ldr.w	r0, [r3, #128]	; 0x80
}
 80048b2:	4770      	bx	lr
 80048b4:	40012c00 	.word	0x40012c00

080048b8 <SDIO_WriteData>:
  * @param  Data: 32-bit data word to write.
  * @retval None
  */
void SDIO_WriteData(uint32_t Data)
{ 
  SDIO->FIFO = Data;
 80048b8:	4b01      	ldr	r3, [pc, #4]	; (80048c0 <SDIO_WriteData+0x8>)
 80048ba:	f8c3 0080 	str.w	r0, [r3, #128]	; 0x80
}
 80048be:	4770      	bx	lr
 80048c0:	40012c00 	.word	0x40012c00

080048c4 <SDIO_GetFIFOCount>:
  * @param  None
  * @retval Remaining number of words.
  */
uint32_t SDIO_GetFIFOCount(void)
{ 
  return SDIO->FIFOCNT;
 80048c4:	4b01      	ldr	r3, [pc, #4]	; (80048cc <SDIO_GetFIFOCount+0x8>)
 80048c6:	6c98      	ldr	r0, [r3, #72]	; 0x48
}
 80048c8:	4770      	bx	lr
 80048ca:	bf00      	nop
 80048cc:	40012c00 	.word	0x40012c00

080048d0 <SDIO_StartSDIOReadWait>:
void SDIO_StartSDIOReadWait(FunctionalState NewState)
{ 
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) DCTRL_RWSTART_BB = (uint32_t) NewState;
 80048d0:	4b01      	ldr	r3, [pc, #4]	; (80048d8 <SDIO_StartSDIOReadWait+0x8>)
 80048d2:	6018      	str	r0, [r3, #0]
}
 80048d4:	4770      	bx	lr
 80048d6:	bf00      	nop
 80048d8:	422585a0 	.word	0x422585a0

080048dc <SDIO_StopSDIOReadWait>:
void SDIO_StopSDIOReadWait(FunctionalState NewState)
{ 
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) DCTRL_RWSTOP_BB = (uint32_t) NewState;
 80048dc:	4b01      	ldr	r3, [pc, #4]	; (80048e4 <SDIO_StopSDIOReadWait+0x8>)
 80048de:	6018      	str	r0, [r3, #0]
}
 80048e0:	4770      	bx	lr
 80048e2:	bf00      	nop
 80048e4:	422585a4 	.word	0x422585a4

080048e8 <SDIO_SetSDIOReadWaitMode>:
void SDIO_SetSDIOReadWaitMode(uint32_t SDIO_ReadWaitMode)
{
  /* Check the parameters */
  assert_param(IS_SDIO_READWAIT_MODE(SDIO_ReadWaitMode));
  
  *(__IO uint32_t *) DCTRL_RWMOD_BB = SDIO_ReadWaitMode;
 80048e8:	4b01      	ldr	r3, [pc, #4]	; (80048f0 <SDIO_SetSDIOReadWaitMode+0x8>)
 80048ea:	6018      	str	r0, [r3, #0]
}
 80048ec:	4770      	bx	lr
 80048ee:	bf00      	nop
 80048f0:	422585a8 	.word	0x422585a8

080048f4 <SDIO_SetSDIOOperation>:
void SDIO_SetSDIOOperation(FunctionalState NewState)
{ 
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) DCTRL_SDIOEN_BB = (uint32_t)NewState;
 80048f4:	4b01      	ldr	r3, [pc, #4]	; (80048fc <SDIO_SetSDIOOperation+0x8>)
 80048f6:	6018      	str	r0, [r3, #0]
}
 80048f8:	4770      	bx	lr
 80048fa:	bf00      	nop
 80048fc:	422585ac 	.word	0x422585ac

08004900 <SDIO_SendSDIOSuspendCmd>:
void SDIO_SendSDIOSuspendCmd(FunctionalState NewState)
{ 
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CMD_SDIOSUSPEND_BB = (uint32_t)NewState;
 8004900:	4b01      	ldr	r3, [pc, #4]	; (8004908 <SDIO_SendSDIOSuspendCmd+0x8>)
 8004902:	6018      	str	r0, [r3, #0]
}
 8004904:	4770      	bx	lr
 8004906:	bf00      	nop
 8004908:	422581ac 	.word	0x422581ac

0800490c <SDIO_CommandCompletionCmd>:
void SDIO_CommandCompletionCmd(FunctionalState NewState)
{ 
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CMD_ENCMDCOMPL_BB = (uint32_t)NewState;
 800490c:	4b01      	ldr	r3, [pc, #4]	; (8004914 <SDIO_CommandCompletionCmd+0x8>)
 800490e:	6018      	str	r0, [r3, #0]
}
 8004910:	4770      	bx	lr
 8004912:	bf00      	nop
 8004914:	422581b0 	.word	0x422581b0

08004918 <SDIO_CEATAITCmd>:
void SDIO_CEATAITCmd(FunctionalState NewState)
{ 
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CMD_NIEN_BB = (uint32_t)((~((uint32_t)NewState)) & ((uint32_t)0x1));
 8004918:	f000 0001 	and.w	r0, r0, #1
 800491c:	4b02      	ldr	r3, [pc, #8]	; (8004928 <SDIO_CEATAITCmd+0x10>)
 800491e:	f080 0001 	eor.w	r0, r0, #1
 8004922:	6018      	str	r0, [r3, #0]
}
 8004924:	4770      	bx	lr
 8004926:	bf00      	nop
 8004928:	422581b4 	.word	0x422581b4

0800492c <SDIO_SendCEATACmd>:
void SDIO_SendCEATACmd(FunctionalState NewState)
{ 
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CMD_ATACMD_BB = (uint32_t)NewState;
 800492c:	4b01      	ldr	r3, [pc, #4]	; (8004934 <SDIO_SendCEATACmd+0x8>)
 800492e:	6018      	str	r0, [r3, #0]
}
 8004930:	4770      	bx	lr
 8004932:	bf00      	nop
 8004934:	422581b8 	.word	0x422581b8

08004938 <SDIO_DMACmd>:
void SDIO_DMACmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) DCTRL_DMAEN_BB = (uint32_t)NewState;
 8004938:	4b01      	ldr	r3, [pc, #4]	; (8004940 <SDIO_DMACmd+0x8>)
 800493a:	6018      	str	r0, [r3, #0]
}
 800493c:	4770      	bx	lr
 800493e:	bf00      	nop
 8004940:	4225858c 	.word	0x4225858c

08004944 <SDIO_ITConfig>:
  * @param  NewState: new state of the specified SDIO interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None 
  */
void SDIO_ITConfig(uint32_t SDIO_IT, FunctionalState NewState)
{
 8004944:	4b04      	ldr	r3, [pc, #16]	; (8004958 <SDIO_ITConfig+0x14>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the SDIO interrupts */
    SDIO->MASK |= SDIO_IT;
 8004946:	6bda      	ldr	r2, [r3, #60]	; 0x3c
{
  /* Check the parameters */
  assert_param(IS_SDIO_IT(SDIO_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8004948:	b109      	cbz	r1, 800494e <SDIO_ITConfig+0xa>
  {
    /* Enable the SDIO interrupts */
    SDIO->MASK |= SDIO_IT;
 800494a:	4310      	orrs	r0, r2
 800494c:	e001      	b.n	8004952 <SDIO_ITConfig+0xe>
  }
  else
  {
    /* Disable the SDIO interrupts */
    SDIO->MASK &= ~SDIO_IT;
 800494e:	ea22 0000 	bic.w	r0, r2, r0
 8004952:	63d8      	str	r0, [r3, #60]	; 0x3c
 8004954:	4770      	bx	lr
 8004956:	bf00      	nop
 8004958:	40012c00 	.word	0x40012c00

0800495c <SDIO_GetFlagStatus>:
  FlagStatus bitstatus = RESET;
  
  /* Check the parameters */
  assert_param(IS_SDIO_FLAG(SDIO_FLAG));
  
  if ((SDIO->STA & SDIO_FLAG) != (uint32_t)RESET)
 800495c:	4b03      	ldr	r3, [pc, #12]	; (800496c <SDIO_GetFlagStatus+0x10>)
 800495e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  {
    bitstatus = SET;
 8004960:	4218      	tst	r0, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8004962:	bf0c      	ite	eq
 8004964:	2000      	moveq	r0, #0
 8004966:	2001      	movne	r0, #1
 8004968:	4770      	bx	lr
 800496a:	bf00      	nop
 800496c:	40012c00 	.word	0x40012c00

08004970 <SDIO_ClearFlag>:
void SDIO_ClearFlag(uint32_t SDIO_FLAG)
{ 
  /* Check the parameters */
  assert_param(IS_SDIO_CLEAR_FLAG(SDIO_FLAG));
   
  SDIO->ICR = SDIO_FLAG;
 8004970:	4b01      	ldr	r3, [pc, #4]	; (8004978 <SDIO_ClearFlag+0x8>)
 8004972:	6398      	str	r0, [r3, #56]	; 0x38
}
 8004974:	4770      	bx	lr
 8004976:	bf00      	nop
 8004978:	40012c00 	.word	0x40012c00

0800497c <SDIO_GetITStatus>:
{ 
  ITStatus bitstatus = RESET;
  
  /* Check the parameters */
  assert_param(IS_SDIO_GET_IT(SDIO_IT));
  if ((SDIO->STA & SDIO_IT) != (uint32_t)RESET)  
 800497c:	4b03      	ldr	r3, [pc, #12]	; (800498c <SDIO_GetITStatus+0x10>)
 800497e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  {
    bitstatus = SET;
 8004980:	4218      	tst	r0, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8004982:	bf0c      	ite	eq
 8004984:	2000      	moveq	r0, #0
 8004986:	2001      	movne	r0, #1
 8004988:	4770      	bx	lr
 800498a:	bf00      	nop
 800498c:	40012c00 	.word	0x40012c00

08004990 <SDIO_ClearITPendingBit>:
void SDIO_ClearITPendingBit(uint32_t SDIO_IT)
{ 
  /* Check the parameters */
  assert_param(IS_SDIO_CLEAR_IT(SDIO_IT));
   
  SDIO->ICR = SDIO_IT;
 8004990:	4b01      	ldr	r3, [pc, #4]	; (8004998 <SDIO_ClearITPendingBit+0x8>)
 8004992:	6398      	str	r0, [r3, #56]	; 0x38
}
 8004994:	4770      	bx	lr
 8004996:	bf00      	nop
 8004998:	40012c00 	.word	0x40012c00

0800499c <SPI_I2S_DeInit>:
  *         is managed by the I2S peripheral clock).
  *             
  * @retval None
  */
void SPI_I2S_DeInit(SPI_TypeDef* SPIx)
{
 800499c:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));

  if (SPIx == SPI1)
 800499e:	4b15      	ldr	r3, [pc, #84]	; (80049f4 <SPI_I2S_DeInit+0x58>)
 80049a0:	4298      	cmp	r0, r3
 80049a2:	d10b      	bne.n	80049bc <SPI_I2S_DeInit+0x20>
  {
    /* Enable SPI1 reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, ENABLE);
 80049a4:	2101      	movs	r1, #1
 80049a6:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80049aa:	f7ff f8e5 	bl	8003b78 <RCC_APB2PeriphResetCmd>
    /* Release SPI1 from reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, DISABLE);
 80049ae:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80049b2:	2100      	movs	r1, #0
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE);
      /* Release SPI3 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, DISABLE);
    }
  }
}
 80049b4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  if (SPIx == SPI1)
  {
    /* Enable SPI1 reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, ENABLE);
    /* Release SPI1 from reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, DISABLE);
 80049b8:	f7ff b8de 	b.w	8003b78 <RCC_APB2PeriphResetCmd>
  }
  else if (SPIx == SPI2)
 80049bc:	4b0e      	ldr	r3, [pc, #56]	; (80049f8 <SPI_I2S_DeInit+0x5c>)
 80049be:	4298      	cmp	r0, r3
 80049c0:	d107      	bne.n	80049d2 <SPI_I2S_DeInit+0x36>
  {
    /* Enable SPI2 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, ENABLE);
 80049c2:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80049c6:	2101      	movs	r1, #1
 80049c8:	f7ff f8ca 	bl	8003b60 <RCC_APB1PeriphResetCmd>
    /* Release SPI2 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, DISABLE);
 80049cc:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80049d0:	e009      	b.n	80049e6 <SPI_I2S_DeInit+0x4a>
    }
  else
  {
    if (SPIx == SPI3)
 80049d2:	4b0a      	ldr	r3, [pc, #40]	; (80049fc <SPI_I2S_DeInit+0x60>)
 80049d4:	4298      	cmp	r0, r3
 80049d6:	d10b      	bne.n	80049f0 <SPI_I2S_DeInit+0x54>
    {
      /* Enable SPI3 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE);
 80049d8:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80049dc:	2101      	movs	r1, #1
 80049de:	f7ff f8bf 	bl	8003b60 <RCC_APB1PeriphResetCmd>
      /* Release SPI3 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, DISABLE);
 80049e2:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80049e6:	2100      	movs	r1, #0
    }
  }
}
 80049e8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    if (SPIx == SPI3)
    {
      /* Enable SPI3 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE);
      /* Release SPI3 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, DISABLE);
 80049ec:	f7ff b8b8 	b.w	8003b60 <RCC_APB1PeriphResetCmd>
 80049f0:	bd08      	pop	{r3, pc}
 80049f2:	bf00      	nop
 80049f4:	40013000 	.word	0x40013000
 80049f8:	40003800 	.word	0x40003800
 80049fc:	40003c00 	.word	0x40003c00

08004a00 <SPI_Init>:
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8004a00:	880b      	ldrh	r3, [r1, #0]
  assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit));
  assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
 8004a02:	8802      	ldrh	r2, [r0, #0]
  * @param  SPI_InitStruct: pointer to a SPI_InitTypeDef structure that
  *         contains the configuration information for the specified SPI peripheral.
  * @retval None
  */
void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)
{
 8004a04:	b510      	push	{r4, lr}
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8004a06:	884c      	ldrh	r4, [r1, #2]
 8004a08:	4323      	orrs	r3, r4
 8004a0a:	888c      	ldrh	r4, [r1, #4]
 8004a0c:	4323      	orrs	r3, r4
 8004a0e:	88cc      	ldrh	r4, [r1, #6]
 8004a10:	4323      	orrs	r3, r4
 8004a12:	890c      	ldrh	r4, [r1, #8]
 8004a14:	4323      	orrs	r3, r4
 8004a16:	894c      	ldrh	r4, [r1, #10]
 8004a18:	4323      	orrs	r3, r4
 8004a1a:	898c      	ldrh	r4, [r1, #12]
 8004a1c:	4323      	orrs	r3, r4
 8004a1e:	89cc      	ldrh	r4, [r1, #14]

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
  /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
  tmpreg &= CR1_CLEAR_MASK;
 8004a20:	f402 5241 	and.w	r2, r2, #12352	; 0x3040
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8004a24:	4323      	orrs	r3, r4
 8004a26:	4313      	orrs	r3, r2
 8004a28:	b29b      	uxth	r3, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
 8004a2a:	8003      	strh	r3, [r0, #0]

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= (uint16_t)~((uint16_t)SPI_I2SCFGR_I2SMOD);
 8004a2c:	8b83      	ldrh	r3, [r0, #28]
 8004a2e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004a32:	041b      	lsls	r3, r3, #16
 8004a34:	0c1b      	lsrs	r3, r3, #16
 8004a36:	8383      	strh	r3, [r0, #28]
/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 8004a38:	8a0b      	ldrh	r3, [r1, #16]
 8004a3a:	8203      	strh	r3, [r0, #16]
}
 8004a3c:	bd10      	pop	{r4, pc}

08004a3e <I2S_Init>:
  assert_param(IS_I2S_AUDIO_FREQ(I2S_InitStruct->I2S_AudioFreq));
  assert_param(IS_I2S_CPOL(I2S_InitStruct->I2S_CPOL));  

/*----------------------- SPIx I2SCFGR & I2SPR Configuration -----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  SPIx->I2SCFGR &= I2SCFGR_CLEAR_MASK; 
 8004a3e:	8b83      	ldrh	r3, [r0, #28]
 8004a40:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8004a44:	f023 030f 	bic.w	r3, r3, #15
 8004a48:	041b      	lsls	r3, r3, #16
 8004a4a:	0c1b      	lsrs	r3, r3, #16
 8004a4c:	8383      	strh	r3, [r0, #28]
  SPIx->I2SPR = 0x0002;
 8004a4e:	2302      	movs	r3, #2
 8004a50:	8403      	strh	r3, [r0, #32]
  
  /* Get the I2SCFGR register value */
  tmpreg = SPIx->I2SCFGR;
  
  /* If the default value has to be written, reinitialize i2sdiv and i2sodd*/
  if(I2S_InitStruct->I2S_AudioFreq == I2S_AudioFreq_Default)
 8004a52:	688b      	ldr	r3, [r1, #8]
  *         to the value of the the source clock frequency (in Hz).
  *  
  * @retval None
  */
void I2S_Init(SPI_TypeDef* SPIx, I2S_InitTypeDef* I2S_InitStruct)
{
 8004a54:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  SPIx->I2SCFGR &= I2SCFGR_CLEAR_MASK; 
  SPIx->I2SPR = 0x0002;
  
  /* Get the I2SCFGR register value */
  tmpreg = SPIx->I2SCFGR;
 8004a56:	8b85      	ldrh	r5, [r0, #28]
  
  /* If the default value has to be written, reinitialize i2sdiv and i2sodd*/
  if(I2S_InitStruct->I2S_AudioFreq == I2S_AudioFreq_Default)
 8004a58:	2b02      	cmp	r3, #2
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  SPIx->I2SCFGR &= I2SCFGR_CLEAR_MASK; 
  SPIx->I2SPR = 0x0002;
  
  /* Get the I2SCFGR register value */
  tmpreg = SPIx->I2SCFGR;
 8004a5a:	b2ad      	uxth	r5, r5
  
  /* If the default value has to be written, reinitialize i2sdiv and i2sodd*/
  if(I2S_InitStruct->I2S_AudioFreq == I2S_AudioFreq_Default)
 8004a5c:	d038      	beq.n	8004ad0 <I2S_Init+0x92>
    /* Set the I2S clock to the external clock  value */
    i2sclk = I2S_EXTERNAL_CLOCK_VAL;

  #else /* There is no define for External I2S clock source */
    /* Set PLLI2S as I2S clock source */
    if ((RCC->CFGR & RCC_CFGR_I2SSRC) != 0)
 8004a5e:	4a29      	ldr	r2, [pc, #164]	; (8004b04 <I2S_Init+0xc6>)
  }
  /* If the requested audio frequency is not the default, compute the prescaler */
  else
  {
    /* Check the frame length (For the Prescaler computing) *******************/
    if(I2S_InitStruct->I2S_DataFormat == I2S_DataFormat_16b)
 8004a60:	888e      	ldrh	r6, [r1, #4]
    /* Set the I2S clock to the external clock  value */
    i2sclk = I2S_EXTERNAL_CLOCK_VAL;

  #else /* There is no define for External I2S clock source */
    /* Set PLLI2S as I2S clock source */
    if ((RCC->CFGR & RCC_CFGR_I2SSRC) != 0)
 8004a62:	6894      	ldr	r4, [r2, #8]
  {
    /* Check the frame length (For the Prescaler computing) *******************/
    if(I2S_InitStruct->I2S_DataFormat == I2S_DataFormat_16b)
    {
      /* Packet length is 16 bits */
      packetlength = 1;
 8004a64:	2e00      	cmp	r6, #0
 8004a66:	bf14      	ite	ne
 8004a68:	2602      	movne	r6, #2
 8004a6a:	2601      	moveq	r6, #1
    /* Set the I2S clock to the external clock  value */
    i2sclk = I2S_EXTERNAL_CLOCK_VAL;

  #else /* There is no define for External I2S clock source */
    /* Set PLLI2S as I2S clock source */
    if ((RCC->CFGR & RCC_CFGR_I2SSRC) != 0)
 8004a6c:	0224      	lsls	r4, r4, #8
 8004a6e:	d503      	bpl.n	8004a78 <I2S_Init+0x3a>
    {
      RCC->CFGR &= ~(uint32_t)RCC_CFGR_I2SSRC;
 8004a70:	6894      	ldr	r4, [r2, #8]
 8004a72:	f424 0400 	bic.w	r4, r4, #8388608	; 0x800000
 8004a76:	6094      	str	r4, [r2, #8]
    }    
    
    /* Get the PLLI2SN value */
    plln = (uint32_t)(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6) & \
 8004a78:	f8d2 4084 	ldr.w	r4, [r2, #132]	; 0x84
                      (RCC_PLLI2SCFGR_PLLI2SN >> 6));
    
    /* Get the PLLI2SR value */
    pllr = (uint32_t)(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28) & \
 8004a7c:	f8d2 7084 	ldr.w	r7, [r2, #132]	; 0x84
                      (RCC_PLLI2SCFGR_PLLI2SR >> 28));
    
    /* Get the PLLM value */
    pllm = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM);      
 8004a80:	6852      	ldr	r2, [r2, #4]
    
    /* Get the I2S source clock value */
    i2sclk = (uint32_t)(((HSE_VALUE / pllm) * plln) / pllr);
 8004a82:	f8df c084 	ldr.w	ip, [pc, #132]	; 8004b08 <I2S_Init+0xca>
    /* Get the PLLI2SR value */
    pllr = (uint32_t)(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28) & \
                      (RCC_PLLI2SCFGR_PLLI2SR >> 28));
    
    /* Get the PLLM value */
    pllm = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM);      
 8004a86:	f002 023f 	and.w	r2, r2, #63	; 0x3f
    
    /* Get the I2S source clock value */
    i2sclk = (uint32_t)(((HSE_VALUE / pllm) * plln) / pllr);
 8004a8a:	fbbc f2f2 	udiv	r2, ip, r2
    {
      RCC->CFGR &= ~(uint32_t)RCC_CFGR_I2SSRC;
    }    
    
    /* Get the PLLI2SN value */
    plln = (uint32_t)(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6) & \
 8004a8e:	f3c4 1488 	ubfx	r4, r4, #6, #9
    
    /* Get the PLLM value */
    pllm = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM);      
    
    /* Get the I2S source clock value */
    i2sclk = (uint32_t)(((HSE_VALUE / pllm) * plln) / pllr);
 8004a92:	4354      	muls	r4, r2
    /* Get the PLLI2SN value */
    plln = (uint32_t)(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6) & \
                      (RCC_PLLI2SCFGR_PLLI2SN >> 6));
    
    /* Get the PLLI2SR value */
    pllr = (uint32_t)(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28) & \
 8004a94:	f3c7 7202 	ubfx	r2, r7, #28, #3
    
    /* Get the PLLM value */
    pllm = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM);      
    
    /* Get the I2S source clock value */
    i2sclk = (uint32_t)(((HSE_VALUE / pllm) * plln) / pllr);
 8004a98:	fbb4 f4f2 	udiv	r4, r4, r2
  #endif /* I2S_EXTERNAL_CLOCK_VAL */
    
    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if(I2S_InitStruct->I2S_MCLKOutput == I2S_MCLKOutput_Enable)
 8004a9c:	88ca      	ldrh	r2, [r1, #6]
 8004a9e:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8004aa2:	f04f 020a 	mov.w	r2, #10
 8004aa6:	d101      	bne.n	8004aac <I2S_Init+0x6e>
    {
      /* MCLK output is enabled */
      tmp = (uint16_t)(((((i2sclk / 256) * 10) / I2S_InitStruct->I2S_AudioFreq)) + 5);
 8004aa8:	0a24      	lsrs	r4, r4, #8
 8004aaa:	e002      	b.n	8004ab2 <I2S_Init+0x74>
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint16_t)(((((i2sclk / (32 * packetlength)) *10 ) / I2S_InitStruct->I2S_AudioFreq)) + 5);
 8004aac:	0176      	lsls	r6, r6, #5
 8004aae:	fbb4 f4f6 	udiv	r4, r4, r6
 8004ab2:	4362      	muls	r2, r4
 8004ab4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ab8:	3305      	adds	r3, #5
    }
    
    /* Remove the flatting point */
    tmp = tmp / 10;  
 8004aba:	220a      	movs	r2, #10
      tmp = (uint16_t)(((((i2sclk / 256) * 10) / I2S_InitStruct->I2S_AudioFreq)) + 5);
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint16_t)(((((i2sclk / (32 * packetlength)) *10 ) / I2S_InitStruct->I2S_AudioFreq)) + 5);
 8004abc:	b29b      	uxth	r3, r3
    }
    
    /* Remove the flatting point */
    tmp = tmp / 10;  
 8004abe:	fbb3 f3f2 	udiv	r3, r3, r2
      
    /* Check the parity of the divider */
    i2sodd = (uint16_t)(tmp & (uint16_t)0x0001);
   
    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint16_t)((tmp - i2sodd) / 2);
 8004ac2:	f003 0201 	and.w	r2, r3, #1
   
    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint16_t) (i2sodd << 8);
 8004ac6:	0212      	lsls	r2, r2, #8
      
    /* Check the parity of the divider */
    i2sodd = (uint16_t)(tmp & (uint16_t)0x0001);
   
    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint16_t)((tmp - i2sodd) / 2);
 8004ac8:	f3c3 034f 	ubfx	r3, r3, #1, #16
   
    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint16_t) (i2sodd << 8);
 8004acc:	b292      	uxth	r2, r2
 8004ace:	e000      	b.n	8004ad2 <I2S_Init+0x94>
  tmpreg = SPIx->I2SCFGR;
  
  /* If the default value has to be written, reinitialize i2sdiv and i2sodd*/
  if(I2S_InitStruct->I2S_AudioFreq == I2S_AudioFreq_Default)
  {
    i2sodd = (uint16_t)0;
 8004ad0:	2200      	movs	r2, #0
    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint16_t) (i2sodd << 8);
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2) || (i2sdiv > 0xFF))
 8004ad2:	1e9c      	subs	r4, r3, #2
 8004ad4:	b2a4      	uxth	r4, r4
  {
    /* Set the default values */
    i2sdiv = 2;
    i2sodd = 0;
 8004ad6:	2cfe      	cmp	r4, #254	; 0xfe
 8004ad8:	bf28      	it	cs
 8004ada:	2200      	movcs	r2, #0
  }

  /* Write to SPIx I2SPR register the computed value */
  SPIx->I2SPR = (uint16_t)((uint16_t)i2sdiv | (uint16_t)(i2sodd | (uint16_t)I2S_InitStruct->I2S_MCLKOutput));
 8004adc:	88cc      	ldrh	r4, [r1, #6]
  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2) || (i2sdiv > 0xFF))
  {
    /* Set the default values */
    i2sdiv = 2;
    i2sodd = 0;
 8004ade:	bf28      	it	cs
 8004ae0:	2302      	movcs	r3, #2
  }

  /* Write to SPIx I2SPR register the computed value */
  SPIx->I2SPR = (uint16_t)((uint16_t)i2sdiv | (uint16_t)(i2sodd | (uint16_t)I2S_InitStruct->I2S_MCLKOutput));
 8004ae2:	4313      	orrs	r3, r2
 8004ae4:	4323      	orrs	r3, r4
 8004ae6:	b29b      	uxth	r3, r3
 8004ae8:	8403      	strh	r3, [r0, #32]
 
  /* Configure the I2S with the SPI_InitStruct values */
  tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(I2S_InitStruct->I2S_Mode | \
                  (uint16_t)(I2S_InitStruct->I2S_Standard | (uint16_t)(I2S_InitStruct->I2S_DataFormat | \
 8004aea:	880b      	ldrh	r3, [r1, #0]

  /* Write to SPIx I2SPR register the computed value */
  SPIx->I2SPR = (uint16_t)((uint16_t)i2sdiv | (uint16_t)(i2sodd | (uint16_t)I2S_InitStruct->I2S_MCLKOutput));
 
  /* Configure the I2S with the SPI_InitStruct values */
  tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(I2S_InitStruct->I2S_Mode | \
 8004aec:	884a      	ldrh	r2, [r1, #2]
                  (uint16_t)(I2S_InitStruct->I2S_Standard | (uint16_t)(I2S_InitStruct->I2S_DataFormat | \
 8004aee:	432b      	orrs	r3, r5
 8004af0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800

  /* Write to SPIx I2SPR register the computed value */
  SPIx->I2SPR = (uint16_t)((uint16_t)i2sdiv | (uint16_t)(i2sodd | (uint16_t)I2S_InitStruct->I2S_MCLKOutput));
 
  /* Configure the I2S with the SPI_InitStruct values */
  tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(I2S_InitStruct->I2S_Mode | \
 8004af4:	4313      	orrs	r3, r2
 8004af6:	888a      	ldrh	r2, [r1, #4]
 8004af8:	4313      	orrs	r3, r2
 8004afa:	898a      	ldrh	r2, [r1, #12]
 8004afc:	4313      	orrs	r3, r2
 8004afe:	b29b      	uxth	r3, r3
                  (uint16_t)(I2S_InitStruct->I2S_Standard | (uint16_t)(I2S_InitStruct->I2S_DataFormat | \
                  (uint16_t)I2S_InitStruct->I2S_CPOL))));
 
  /* Write to SPIx I2SCFGR */  
  SPIx->I2SCFGR = tmpreg;
 8004b00:	8383      	strh	r3, [r0, #28]
}
 8004b02:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004b04:	40023800 	.word	0x40023800
 8004b08:	007a1200 	.word	0x007a1200

08004b0c <SPI_StructInit>:
  */
void SPI_StructInit(SPI_InitTypeDef* SPI_InitStruct)
{
/*--------------- Reset SPI init structure parameters values -----------------*/
  /* Initialize the SPI_Direction member */
  SPI_InitStruct->SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 8004b0c:	2300      	movs	r3, #0
 8004b0e:	8003      	strh	r3, [r0, #0]
  /* initialize the SPI_Mode member */
  SPI_InitStruct->SPI_Mode = SPI_Mode_Slave;
 8004b10:	8043      	strh	r3, [r0, #2]
  /* initialize the SPI_DataSize member */
  SPI_InitStruct->SPI_DataSize = SPI_DataSize_8b;
 8004b12:	8083      	strh	r3, [r0, #4]
  /* Initialize the SPI_CPOL member */
  SPI_InitStruct->SPI_CPOL = SPI_CPOL_Low;
 8004b14:	80c3      	strh	r3, [r0, #6]
  /* Initialize the SPI_CPHA member */
  SPI_InitStruct->SPI_CPHA = SPI_CPHA_1Edge;
 8004b16:	8103      	strh	r3, [r0, #8]
  /* Initialize the SPI_NSS member */
  SPI_InitStruct->SPI_NSS = SPI_NSS_Hard;
 8004b18:	8143      	strh	r3, [r0, #10]
  /* Initialize the SPI_BaudRatePrescaler member */
  SPI_InitStruct->SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_2;
 8004b1a:	8183      	strh	r3, [r0, #12]
  /* Initialize the SPI_FirstBit member */
  SPI_InitStruct->SPI_FirstBit = SPI_FirstBit_MSB;
 8004b1c:	81c3      	strh	r3, [r0, #14]
  /* Initialize the SPI_CRCPolynomial member */
  SPI_InitStruct->SPI_CRCPolynomial = 7;
 8004b1e:	2307      	movs	r3, #7
 8004b20:	8203      	strh	r3, [r0, #16]
}
 8004b22:	4770      	bx	lr

08004b24 <I2S_StructInit>:
  */
void I2S_StructInit(I2S_InitTypeDef* I2S_InitStruct)
{
/*--------------- Reset I2S init structure parameters values -----------------*/
  /* Initialize the I2S_Mode member */
  I2S_InitStruct->I2S_Mode = I2S_Mode_SlaveTx;
 8004b24:	2300      	movs	r3, #0
  
  /* Initialize the I2S_MCLKOutput member */
  I2S_InitStruct->I2S_MCLKOutput = I2S_MCLKOutput_Disable;
  
  /* Initialize the I2S_AudioFreq member */
  I2S_InitStruct->I2S_AudioFreq = I2S_AudioFreq_Default;
 8004b26:	2202      	movs	r2, #2
  */
void I2S_StructInit(I2S_InitTypeDef* I2S_InitStruct)
{
/*--------------- Reset I2S init structure parameters values -----------------*/
  /* Initialize the I2S_Mode member */
  I2S_InitStruct->I2S_Mode = I2S_Mode_SlaveTx;
 8004b28:	8003      	strh	r3, [r0, #0]
  
  /* Initialize the I2S_Standard member */
  I2S_InitStruct->I2S_Standard = I2S_Standard_Phillips;
 8004b2a:	8043      	strh	r3, [r0, #2]
  
  /* Initialize the I2S_DataFormat member */
  I2S_InitStruct->I2S_DataFormat = I2S_DataFormat_16b;
 8004b2c:	8083      	strh	r3, [r0, #4]
  
  /* Initialize the I2S_MCLKOutput member */
  I2S_InitStruct->I2S_MCLKOutput = I2S_MCLKOutput_Disable;
 8004b2e:	80c3      	strh	r3, [r0, #6]
  
  /* Initialize the I2S_AudioFreq member */
  I2S_InitStruct->I2S_AudioFreq = I2S_AudioFreq_Default;
 8004b30:	6082      	str	r2, [r0, #8]
  
  /* Initialize the I2S_CPOL member */
  I2S_InitStruct->I2S_CPOL = I2S_CPOL_Low;
 8004b32:	8183      	strh	r3, [r0, #12]
}
 8004b34:	4770      	bx	lr

08004b36 <SPI_Cmd>:
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= SPI_CR1_SPE;
 8004b36:	8803      	ldrh	r3, [r0, #0]
void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8004b38:	b119      	cbz	r1, 8004b42 <SPI_Cmd+0xc>
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= SPI_CR1_SPE;
 8004b3a:	b29b      	uxth	r3, r3
 8004b3c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004b40:	e003      	b.n	8004b4a <SPI_Cmd+0x14>
  }
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
 8004b42:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004b46:	041b      	lsls	r3, r3, #16
 8004b48:	0c1b      	lsrs	r3, r3, #16
 8004b4a:	8003      	strh	r3, [r0, #0]
 8004b4c:	4770      	bx	lr

08004b4e <I2S_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI peripheral (in I2S mode) */
    SPIx->I2SCFGR |= SPI_I2SCFGR_I2SE;
 8004b4e:	8b83      	ldrh	r3, [r0, #28]
{
  /* Check the parameters */
  assert_param(IS_SPI_23_PERIPH_EXT(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8004b50:	b119      	cbz	r1, 8004b5a <I2S_Cmd+0xc>
  {
    /* Enable the selected SPI peripheral (in I2S mode) */
    SPIx->I2SCFGR |= SPI_I2SCFGR_I2SE;
 8004b52:	b29b      	uxth	r3, r3
 8004b54:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004b58:	e003      	b.n	8004b62 <I2S_Cmd+0x14>
  }
  else
  {
    /* Disable the selected SPI peripheral in I2S mode */
    SPIx->I2SCFGR &= (uint16_t)~((uint16_t)SPI_I2SCFGR_I2SE);
 8004b5a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004b5e:	041b      	lsls	r3, r3, #16
 8004b60:	0c1b      	lsrs	r3, r3, #16
 8004b62:	8383      	strh	r3, [r0, #28]
 8004b64:	4770      	bx	lr

08004b66 <SPI_DataSizeConfig>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_DATASIZE(SPI_DataSize));
  /* Clear DFF bit */
  SPIx->CR1 &= (uint16_t)~SPI_DataSize_16b;
 8004b66:	8803      	ldrh	r3, [r0, #0]
 8004b68:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004b6c:	041b      	lsls	r3, r3, #16
 8004b6e:	0c1b      	lsrs	r3, r3, #16
 8004b70:	8003      	strh	r3, [r0, #0]
  /* Set new DFF bit value */
  SPIx->CR1 |= SPI_DataSize;
 8004b72:	8803      	ldrh	r3, [r0, #0]
 8004b74:	b29b      	uxth	r3, r3
 8004b76:	430b      	orrs	r3, r1
 8004b78:	8003      	strh	r3, [r0, #0]
}
 8004b7a:	4770      	bx	lr

08004b7c <SPI_BiDirectionalLineConfig>:
void SPI_BiDirectionalLineConfig(SPI_TypeDef* SPIx, uint16_t SPI_Direction)
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_DIRECTION(SPI_Direction));
  if (SPI_Direction == SPI_Direction_Tx)
 8004b7c:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
  {
    /* Set the Tx only mode */
    SPIx->CR1 |= SPI_Direction_Tx;
 8004b80:	8803      	ldrh	r3, [r0, #0]
void SPI_BiDirectionalLineConfig(SPI_TypeDef* SPIx, uint16_t SPI_Direction)
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_DIRECTION(SPI_Direction));
  if (SPI_Direction == SPI_Direction_Tx)
 8004b82:	d103      	bne.n	8004b8c <SPI_BiDirectionalLineConfig+0x10>
  {
    /* Set the Tx only mode */
    SPIx->CR1 |= SPI_Direction_Tx;
 8004b84:	b29b      	uxth	r3, r3
 8004b86:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004b8a:	e003      	b.n	8004b94 <SPI_BiDirectionalLineConfig+0x18>
  }
  else
  {
    /* Set the Rx only mode */
    SPIx->CR1 &= SPI_Direction_Rx;
 8004b8c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004b90:	041b      	lsls	r3, r3, #16
 8004b92:	0c1b      	lsrs	r3, r3, #16
 8004b94:	8003      	strh	r3, [r0, #0]
 8004b96:	4770      	bx	lr

08004b98 <SPI_NSSInternalSoftwareConfig>:
void SPI_NSSInternalSoftwareConfig(SPI_TypeDef* SPIx, uint16_t SPI_NSSInternalSoft)
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_NSS_INTERNAL(SPI_NSSInternalSoft));
  if (SPI_NSSInternalSoft != SPI_NSSInternalSoft_Reset)
 8004b98:	f64f 63ff 	movw	r3, #65279	; 0xfeff
 8004b9c:	4299      	cmp	r1, r3
  {
    /* Set NSS pin internally by software */
    SPIx->CR1 |= SPI_NSSInternalSoft_Set;
 8004b9e:	8803      	ldrh	r3, [r0, #0]
void SPI_NSSInternalSoftwareConfig(SPI_TypeDef* SPIx, uint16_t SPI_NSSInternalSoft)
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_NSS_INTERNAL(SPI_NSSInternalSoft));
  if (SPI_NSSInternalSoft != SPI_NSSInternalSoft_Reset)
 8004ba0:	d003      	beq.n	8004baa <SPI_NSSInternalSoftwareConfig+0x12>
  {
    /* Set NSS pin internally by software */
    SPIx->CR1 |= SPI_NSSInternalSoft_Set;
 8004ba2:	b29b      	uxth	r3, r3
 8004ba4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004ba8:	e003      	b.n	8004bb2 <SPI_NSSInternalSoftwareConfig+0x1a>
  }
  else
  {
    /* Reset NSS pin internally by software */
    SPIx->CR1 &= SPI_NSSInternalSoft_Reset;
 8004baa:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004bae:	041b      	lsls	r3, r3, #16
 8004bb0:	0c1b      	lsrs	r3, r3, #16
 8004bb2:	8003      	strh	r3, [r0, #0]
 8004bb4:	4770      	bx	lr

08004bb6 <SPI_SSOutputCmd>:
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI SS output */
    SPIx->CR2 |= (uint16_t)SPI_CR2_SSOE;
 8004bb6:	8883      	ldrh	r3, [r0, #4]
void SPI_SSOutputCmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8004bb8:	b119      	cbz	r1, 8004bc2 <SPI_SSOutputCmd+0xc>
  {
    /* Enable the selected SPI SS output */
    SPIx->CR2 |= (uint16_t)SPI_CR2_SSOE;
 8004bba:	b29b      	uxth	r3, r3
 8004bbc:	f043 0304 	orr.w	r3, r3, #4
 8004bc0:	e003      	b.n	8004bca <SPI_SSOutputCmd+0x14>
  }
  else
  {
    /* Disable the selected SPI SS output */
    SPIx->CR2 &= (uint16_t)~((uint16_t)SPI_CR2_SSOE);
 8004bc2:	f023 0304 	bic.w	r3, r3, #4
 8004bc6:	041b      	lsls	r3, r3, #16
 8004bc8:	0c1b      	lsrs	r3, r3, #16
 8004bca:	8083      	strh	r3, [r0, #4]
 8004bcc:	4770      	bx	lr

08004bce <SPI_TIModeCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the TI mode for the selected SPI peripheral */
    SPIx->CR2 |= SPI_CR2_FRF;
 8004bce:	8883      	ldrh	r3, [r0, #4]
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004bd0:	b119      	cbz	r1, 8004bda <SPI_TIModeCmd+0xc>
  {
    /* Enable the TI mode for the selected SPI peripheral */
    SPIx->CR2 |= SPI_CR2_FRF;
 8004bd2:	b29b      	uxth	r3, r3
 8004bd4:	f043 0310 	orr.w	r3, r3, #16
 8004bd8:	e003      	b.n	8004be2 <SPI_TIModeCmd+0x14>
  }
  else
  {
    /* Disable the TI mode for the selected SPI peripheral */
    SPIx->CR2 &= (uint16_t)~SPI_CR2_FRF;
 8004bda:	f023 0310 	bic.w	r3, r3, #16
 8004bde:	041b      	lsls	r3, r3, #16
 8004be0:	0c1b      	lsrs	r3, r3, #16
 8004be2:	8083      	strh	r3, [r0, #4]
 8004be4:	4770      	bx	lr

08004be6 <I2S_FullDuplexConfig>:
  assert_param(IS_I2S_DATA_FORMAT(I2S_InitStruct->I2S_DataFormat));
  assert_param(IS_I2S_CPOL(I2S_InitStruct->I2S_CPOL));  

/*----------------------- SPIx I2SCFGR & I2SPR Configuration -----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  I2Sxext->I2SCFGR &= I2SCFGR_CLEAR_MASK; 
 8004be6:	8b83      	ldrh	r3, [r0, #28]
 8004be8:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8004bec:	f023 030f 	bic.w	r3, r3, #15
 8004bf0:	041b      	lsls	r3, r3, #16
 8004bf2:	0c1b      	lsrs	r3, r3, #16
 8004bf4:	8383      	strh	r3, [r0, #28]
  I2Sxext->I2SPR = 0x0002;
 8004bf6:	2302      	movs	r3, #2
 8004bf8:	8403      	strh	r3, [r0, #32]
  
  /* Get the I2SCFGR register value */
  tmpreg = I2Sxext->I2SCFGR;
  
  /* Get the mode to be configured for the extended I2S */
  if ((I2S_InitStruct->I2S_Mode == I2S_Mode_MasterTx) || (I2S_InitStruct->I2S_Mode == I2S_Mode_SlaveTx))
 8004bfa:	880b      	ldrh	r3, [r1, #0]
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  I2Sxext->I2SCFGR &= I2SCFGR_CLEAR_MASK; 
  I2Sxext->I2SPR = 0x0002;
  
  /* Get the I2SCFGR register value */
  tmpreg = I2Sxext->I2SCFGR;
 8004bfc:	8b82      	ldrh	r2, [r0, #28]
  
  /* Get the mode to be configured for the extended I2S */
  if ((I2S_InitStruct->I2S_Mode == I2S_Mode_MasterTx) || (I2S_InitStruct->I2S_Mode == I2S_Mode_SlaveTx))
 8004bfe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  * @note   The I2S full duplex extension can be configured in slave mode only.    
  *  
  * @retval None
  */
void I2S_FullDuplexConfig(SPI_TypeDef* I2Sxext, I2S_InitTypeDef* I2S_InitStruct)
{
 8004c02:	b510      	push	{r4, lr}
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  I2Sxext->I2SCFGR &= I2SCFGR_CLEAR_MASK; 
  I2Sxext->I2SPR = 0x0002;
  
  /* Get the I2SCFGR register value */
  tmpreg = I2Sxext->I2SCFGR;
 8004c04:	b292      	uxth	r2, r2
  
  /* Get the mode to be configured for the extended I2S */
  if ((I2S_InitStruct->I2S_Mode == I2S_Mode_MasterTx) || (I2S_InitStruct->I2S_Mode == I2S_Mode_SlaveTx))
 8004c06:	d005      	beq.n	8004c14 <I2S_FullDuplexConfig+0x2e>
  {
    tmp = I2S_Mode_SlaveRx;
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	bf0c      	ite	eq
 8004c0c:	f44f 7380 	moveq.w	r3, #256	; 0x100
 8004c10:	2300      	movne	r3, #0
 8004c12:	e001      	b.n	8004c18 <I2S_FullDuplexConfig+0x32>
 8004c14:	f44f 7380 	mov.w	r3, #256	; 0x100
  }

 
  /* Configure the I2S with the SPI_InitStruct values */
  tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
                  (uint16_t)(I2S_InitStruct->I2S_Standard | (uint16_t)(I2S_InitStruct->I2S_DataFormat | \
 8004c18:	884c      	ldrh	r4, [r1, #2]
 8004c1a:	4322      	orrs	r2, r4
    }
  }

 
  /* Configure the I2S with the SPI_InitStruct values */
  tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 8004c1c:	888c      	ldrh	r4, [r1, #4]
 8004c1e:	8989      	ldrh	r1, [r1, #12]
                  (uint16_t)(I2S_InitStruct->I2S_Standard | (uint16_t)(I2S_InitStruct->I2S_DataFormat | \
 8004c20:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
    }
  }

 
  /* Configure the I2S with the SPI_InitStruct values */
  tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 8004c24:	4322      	orrs	r2, r4
 8004c26:	430a      	orrs	r2, r1
 8004c28:	b292      	uxth	r2, r2
 8004c2a:	4313      	orrs	r3, r2
                  (uint16_t)(I2S_InitStruct->I2S_Standard | (uint16_t)(I2S_InitStruct->I2S_DataFormat | \
                  (uint16_t)I2S_InitStruct->I2S_CPOL))));
 
  /* Write to SPIx I2SCFGR */  
  I2Sxext->I2SCFGR = tmpreg;
 8004c2c:	8383      	strh	r3, [r0, #28]
}
 8004c2e:	bd10      	pop	{r4, pc}

08004c30 <SPI_I2S_ReceiveData>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Return the data in the DR register */
  return SPIx->DR;
 8004c30:	8980      	ldrh	r0, [r0, #12]
}
 8004c32:	b280      	uxth	r0, r0
 8004c34:	4770      	bx	lr

08004c36 <SPI_I2S_SendData>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 8004c36:	8181      	strh	r1, [r0, #12]
}
 8004c38:	4770      	bx	lr

08004c3a <SPI_CalculateCRC>:
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI CRC calculation */
    SPIx->CR1 |= SPI_CR1_CRCEN;
 8004c3a:	8803      	ldrh	r3, [r0, #0]
void SPI_CalculateCRC(SPI_TypeDef* SPIx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8004c3c:	b119      	cbz	r1, 8004c46 <SPI_CalculateCRC+0xc>
  {
    /* Enable the selected SPI CRC calculation */
    SPIx->CR1 |= SPI_CR1_CRCEN;
 8004c3e:	b29b      	uxth	r3, r3
 8004c40:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004c44:	e003      	b.n	8004c4e <SPI_CalculateCRC+0x14>
  }
  else
  {
    /* Disable the selected SPI CRC calculation */
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_CRCEN);
 8004c46:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004c4a:	041b      	lsls	r3, r3, #16
 8004c4c:	0c1b      	lsrs	r3, r3, #16
 8004c4e:	8003      	strh	r3, [r0, #0]
 8004c50:	4770      	bx	lr

08004c52 <SPI_TransmitCRC>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Enable the selected SPI CRC transmission */
  SPIx->CR1 |= SPI_CR1_CRCNEXT;
 8004c52:	8803      	ldrh	r3, [r0, #0]
 8004c54:	b29b      	uxth	r3, r3
 8004c56:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004c5a:	8003      	strh	r3, [r0, #0]
}
 8004c5c:	4770      	bx	lr

08004c5e <SPI_GetCRC>:
{
  uint16_t crcreg = 0;
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_CRC(SPI_CRC));
  if (SPI_CRC != SPI_CRC_Rx)
 8004c5e:	2901      	cmp	r1, #1
 8004c60:	d002      	beq.n	8004c68 <SPI_GetCRC+0xa>
  {
    /* Get the Tx CRC register */
    crcreg = SPIx->TXCRCR;
 8004c62:	8b00      	ldrh	r0, [r0, #24]
 8004c64:	b280      	uxth	r0, r0
 8004c66:	4770      	bx	lr
  }
  else
  {
    /* Get the Rx CRC register */
    crcreg = SPIx->RXCRCR;
 8004c68:	8a80      	ldrh	r0, [r0, #20]
 8004c6a:	b280      	uxth	r0, r0
  }
  /* Return the selected CRC register */
  return crcreg;
}
 8004c6c:	4770      	bx	lr

08004c6e <SPI_GetCRCPolynomial>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Return the CRC polynomial register */
  return SPIx->CRCPR;
 8004c6e:	8a00      	ldrh	r0, [r0, #16]
}
 8004c70:	b280      	uxth	r0, r0
 8004c72:	4770      	bx	lr

08004c74 <SPI_I2S_DMACmd>:
  assert_param(IS_SPI_I2S_DMAREQ(SPI_I2S_DMAReq));

  if (NewState != DISABLE)
  {
    /* Enable the selected SPI DMA requests */
    SPIx->CR2 |= SPI_I2S_DMAReq;
 8004c74:	8883      	ldrh	r3, [r0, #4]
 8004c76:	b29b      	uxth	r3, r3
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_SPI_I2S_DMAREQ(SPI_I2S_DMAReq));

  if (NewState != DISABLE)
 8004c78:	b10a      	cbz	r2, 8004c7e <SPI_I2S_DMACmd+0xa>
  {
    /* Enable the selected SPI DMA requests */
    SPIx->CR2 |= SPI_I2S_DMAReq;
 8004c7a:	4319      	orrs	r1, r3
 8004c7c:	e001      	b.n	8004c82 <SPI_I2S_DMACmd+0xe>
  }
  else
  {
    /* Disable the selected SPI DMA requests */
    SPIx->CR2 &= (uint16_t)~SPI_I2S_DMAReq;
 8004c7e:	ea23 0101 	bic.w	r1, r3, r1
 8004c82:	8081      	strh	r1, [r0, #4]
 8004c84:	4770      	bx	lr

08004c86 <SPI_I2S_ITConfig>:

  /* Get the SPI IT index */
  itpos = SPI_I2S_IT >> 4;

  /* Set the IT mask */
  itmask = (uint16_t)1 << (uint16_t)itpos;
 8004c86:	0909      	lsrs	r1, r1, #4
 8004c88:	2301      	movs	r3, #1
 8004c8a:	408b      	lsls	r3, r1
 8004c8c:	b29b      	uxth	r3, r3

  if (NewState != DISABLE)
 8004c8e:	b11a      	cbz	r2, 8004c98 <SPI_I2S_ITConfig+0x12>
  {
    /* Enable the selected SPI interrupt */
    SPIx->CR2 |= itmask;
 8004c90:	8882      	ldrh	r2, [r0, #4]
 8004c92:	b292      	uxth	r2, r2
 8004c94:	4313      	orrs	r3, r2
 8004c96:	e003      	b.n	8004ca0 <SPI_I2S_ITConfig+0x1a>
  }
  else
  {
    /* Disable the selected SPI interrupt */
    SPIx->CR2 &= (uint16_t)~itmask;
 8004c98:	8882      	ldrh	r2, [r0, #4]
 8004c9a:	b292      	uxth	r2, r2
 8004c9c:	ea22 0303 	bic.w	r3, r2, r3
 8004ca0:	8083      	strh	r3, [r0, #4]
 8004ca2:	4770      	bx	lr

08004ca4 <SPI_I2S_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 8004ca4:	8903      	ldrh	r3, [r0, #8]
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 8004ca6:	4219      	tst	r1, r3
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
}
 8004ca8:	bf0c      	ite	eq
 8004caa:	2000      	moveq	r0, #0
 8004cac:	2001      	movne	r0, #1
 8004cae:	4770      	bx	lr

08004cb0 <SPI_I2S_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_CLEAR_FLAG(SPI_I2S_FLAG));
    
  /* Clear the selected SPI CRC Error (CRCERR) flag */
  SPIx->SR = (uint16_t)~SPI_I2S_FLAG;
 8004cb0:	43c9      	mvns	r1, r1
 8004cb2:	b289      	uxth	r1, r1
 8004cb4:	8101      	strh	r1, [r0, #8]
}
 8004cb6:	4770      	bx	lr

08004cb8 <SPI_I2S_GetITStatus>:
  *            @arg I2S_IT_UDR: Underrun interrupt.  
  *            @arg SPI_I2S_IT_TIFRFE: Format Error interrupt.  
  * @retval The new state of SPI_I2S_IT (SET or RESET).
  */
ITStatus SPI_I2S_GetITStatus(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT)
{
 8004cb8:	b510      	push	{r4, lr}

  /* Set the IT mask */
  itmask = 0x01 << itmask;

  /* Get the SPI_I2S_IT enable bit status */
  enablestatus = (SPIx->CR2 & itmask) ;
 8004cba:	8884      	ldrh	r4, [r0, #4]

  /* Check the status of the specified SPI interrupt */
  if (((SPIx->SR & itpos) != (uint16_t)RESET) && enablestatus)
 8004cbc:	8900      	ldrh	r0, [r0, #8]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_IT(SPI_I2S_IT));

  /* Get the SPI_I2S_IT index */
  itpos = 0x01 << (SPI_I2S_IT & 0x0F);
 8004cbe:	2301      	movs	r3, #1
 8004cc0:	f001 020f 	and.w	r2, r1, #15

  /* Get the SPI_I2S_IT enable bit status */
  enablestatus = (SPIx->CR2 & itmask) ;

  /* Check the status of the specified SPI interrupt */
  if (((SPIx->SR & itpos) != (uint16_t)RESET) && enablestatus)
 8004cc4:	b280      	uxth	r0, r0
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_IT(SPI_I2S_IT));

  /* Get the SPI_I2S_IT index */
  itpos = 0x01 << (SPI_I2S_IT & 0x0F);
 8004cc6:	fa13 f202 	lsls.w	r2, r3, r2

  /* Get the SPI_I2S_IT enable bit status */
  enablestatus = (SPIx->CR2 & itmask) ;

  /* Check the status of the specified SPI interrupt */
  if (((SPIx->SR & itpos) != (uint16_t)RESET) && enablestatus)
 8004cca:	4010      	ands	r0, r2

  /* Set the IT mask */
  itmask = 0x01 << itmask;

  /* Get the SPI_I2S_IT enable bit status */
  enablestatus = (SPIx->CR2 & itmask) ;
 8004ccc:	b2a4      	uxth	r4, r4

  /* Check the status of the specified SPI interrupt */
  if (((SPIx->SR & itpos) != (uint16_t)RESET) && enablestatus)
 8004cce:	d005      	beq.n	8004cdc <SPI_I2S_GetITStatus+0x24>

  /* Get the SPI_I2S_IT IT mask */
  itmask = SPI_I2S_IT >> 4;

  /* Set the IT mask */
  itmask = 0x01 << itmask;
 8004cd0:	0909      	lsrs	r1, r1, #4
 8004cd2:	408b      	lsls	r3, r1
  *            @arg SPI_IT_CRCERR: CRC Error interrupt.
  *            @arg I2S_IT_UDR: Underrun interrupt.  
  *            @arg SPI_I2S_IT_TIFRFE: Format Error interrupt.  
  * @retval The new state of SPI_I2S_IT (SET or RESET).
  */
ITStatus SPI_I2S_GetITStatus(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT)
 8004cd4:	421c      	tst	r4, r3

  /* Check the status of the specified SPI interrupt */
  if (((SPIx->SR & itpos) != (uint16_t)RESET) && enablestatus)
  {
    /* SPI_I2S_IT is set */
    bitstatus = SET;
 8004cd6:	bf0c      	ite	eq
 8004cd8:	2000      	moveq	r0, #0
 8004cda:	2001      	movne	r0, #1
    /* SPI_I2S_IT is reset */
    bitstatus = RESET;
  }
  /* Return the SPI_I2S_IT status */
  return bitstatus;
}
 8004cdc:	bd10      	pop	{r4, pc}

08004cde <SPI_I2S_ClearITPendingBit>:
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_CLEAR_IT(SPI_I2S_IT));

  /* Get the SPI_I2S IT index */
  itpos = 0x01 << (SPI_I2S_IT & 0x0F);
 8004cde:	f001 010f 	and.w	r1, r1, #15
 8004ce2:	2301      	movs	r3, #1
 8004ce4:	408b      	lsls	r3, r1

  /* Clear the selected SPI CRC Error (CRCERR) interrupt pending bit */
  SPIx->SR = (uint16_t)~itpos;
 8004ce6:	43db      	mvns	r3, r3
 8004ce8:	b29b      	uxth	r3, r3
 8004cea:	8103      	strh	r3, [r0, #8]
}
 8004cec:	4770      	bx	lr
 8004cee:	bf00      	nop

08004cf0 <SYSCFG_DeInit>:
  *   registers to their default reset values.
  * @param  None
  * @retval None
  */
void SYSCFG_DeInit(void)
{
 8004cf0:	b508      	push	{r3, lr}
   RCC_APB2PeriphResetCmd(RCC_APB2Periph_SYSCFG, ENABLE);
 8004cf2:	2101      	movs	r1, #1
 8004cf4:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8004cf8:	f7fe ff3e 	bl	8003b78 <RCC_APB2PeriphResetCmd>
   RCC_APB2PeriphResetCmd(RCC_APB2Periph_SYSCFG, DISABLE);
 8004cfc:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8004d00:	2100      	movs	r1, #0
}
 8004d02:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  * @retval None
  */
void SYSCFG_DeInit(void)
{
   RCC_APB2PeriphResetCmd(RCC_APB2Periph_SYSCFG, ENABLE);
   RCC_APB2PeriphResetCmd(RCC_APB2Periph_SYSCFG, DISABLE);
 8004d06:	f7fe bf37 	b.w	8003b78 <RCC_APB2PeriphResetCmd>

08004d0a <SYSCFG_MemoryRemapConfig>:
void SYSCFG_MemoryRemapConfig(uint8_t SYSCFG_MemoryRemap)
{
  /* Check the parameters */
  assert_param(IS_SYSCFG_MEMORY_REMAP_CONFING(SYSCFG_MemoryRemap));

  SYSCFG->MEMRMP = SYSCFG_MemoryRemap;
 8004d0a:	4b01      	ldr	r3, [pc, #4]	; (8004d10 <SYSCFG_MemoryRemapConfig+0x6>)
 8004d0c:	6018      	str	r0, [r3, #0]
}
 8004d0e:	4770      	bx	lr
 8004d10:	40013800 	.word	0x40013800

08004d14 <SYSCFG_EXTILineConfig>:

  /* Check the parameters */
  assert_param(IS_EXTI_PORT_SOURCE(EXTI_PortSourceGPIOx));
  assert_param(IS_EXTI_PIN_SOURCE(EXTI_PinSourcex));

  tmp = ((uint32_t)0x0F) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03));
 8004d14:	f001 0203 	and.w	r2, r1, #3
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] &= ~tmp;
 8004d18:	0889      	lsrs	r1, r1, #2
 8004d1a:	4b0a      	ldr	r3, [pc, #40]	; (8004d44 <SYSCFG_EXTILineConfig+0x30>)
 8004d1c:	3102      	adds	r1, #2
  *           This parameter can be EXTI_PinSourcex where x can be (0..15, except
  *           for EXTI_PortSourceGPIOI x can be (0..11).
  * @retval None
  */
void SYSCFG_EXTILineConfig(uint8_t EXTI_PortSourceGPIOx, uint8_t EXTI_PinSourcex)
{
 8004d1e:	b530      	push	{r4, r5, lr}

  /* Check the parameters */
  assert_param(IS_EXTI_PORT_SOURCE(EXTI_PortSourceGPIOx));
  assert_param(IS_EXTI_PIN_SOURCE(EXTI_PinSourcex));

  tmp = ((uint32_t)0x0F) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03));
 8004d20:	0092      	lsls	r2, r2, #2
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] &= ~tmp;
 8004d22:	f853 5021 	ldr.w	r5, [r3, r1, lsl #2]

  /* Check the parameters */
  assert_param(IS_EXTI_PORT_SOURCE(EXTI_PortSourceGPIOx));
  assert_param(IS_EXTI_PIN_SOURCE(EXTI_PinSourcex));

  tmp = ((uint32_t)0x0F) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03));
 8004d26:	240f      	movs	r4, #15
 8004d28:	4094      	lsls	r4, r2
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] &= ~tmp;
 8004d2a:	ea25 0404 	bic.w	r4, r5, r4
 8004d2e:	f843 4021 	str.w	r4, [r3, r1, lsl #2]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] |= (((uint32_t)EXTI_PortSourceGPIOx) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03)));
 8004d32:	f853 4021 	ldr.w	r4, [r3, r1, lsl #2]
 8004d36:	fa10 f202 	lsls.w	r2, r0, r2
 8004d3a:	4314      	orrs	r4, r2
 8004d3c:	f843 4021 	str.w	r4, [r3, r1, lsl #2]
}
 8004d40:	bd30      	pop	{r4, r5, pc}
 8004d42:	bf00      	nop
 8004d44:	40013800 	.word	0x40013800

08004d48 <SYSCFG_ETH_MediaInterfaceConfig>:
  */
void SYSCFG_ETH_MediaInterfaceConfig(uint32_t SYSCFG_ETH_MediaInterface) 
{ 
  assert_param(IS_SYSCFG_ETH_MEDIA_INTERFACE(SYSCFG_ETH_MediaInterface)); 
  /* Configure MII_RMII selection bit */ 
  *(__IO uint32_t *) PMC_MII_RMII_SEL_BB = SYSCFG_ETH_MediaInterface; 
 8004d48:	4b01      	ldr	r3, [pc, #4]	; (8004d50 <SYSCFG_ETH_MediaInterfaceConfig+0x8>)
 8004d4a:	6018      	str	r0, [r3, #0]
}
 8004d4c:	4770      	bx	lr
 8004d4e:	bf00      	nop
 8004d50:	422700dc 	.word	0x422700dc

08004d54 <SYSCFG_CompensationCellCmd>:
void SYSCFG_CompensationCellCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CMPCR_CMP_PD_BB = (uint32_t)NewState;
 8004d54:	4b01      	ldr	r3, [pc, #4]	; (8004d5c <SYSCFG_CompensationCellCmd+0x8>)
 8004d56:	6018      	str	r0, [r3, #0]
}
 8004d58:	4770      	bx	lr
 8004d5a:	bf00      	nop
 8004d5c:	42270400 	.word	0x42270400

08004d60 <SYSCFG_GetCompensationCellStatus>:
  */
FlagStatus SYSCFG_GetCompensationCellStatus(void)
{
  FlagStatus bitstatus = RESET;
    
  if ((SYSCFG->CMPCR & SYSCFG_CMPCR_READY ) != (uint32_t)RESET)
 8004d60:	4b02      	ldr	r3, [pc, #8]	; (8004d6c <SYSCFG_GetCompensationCellStatus+0xc>)
 8004d62:	6a18      	ldr	r0, [r3, #32]
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8004d64:	f3c0 2000 	ubfx	r0, r0, #8, #1
 8004d68:	4770      	bx	lr
 8004d6a:	bf00      	nop
 8004d6c:	40013800 	.word	0x40013800

08004d70 <TI1_Config>:
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 8004d70:	b530      	push	{r4, r5, lr}
  uint16_t tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 8004d72:	8c04      	ldrh	r4, [r0, #32]
 8004d74:	f024 0401 	bic.w	r4, r4, #1
 8004d78:	0424      	lsls	r4, r4, #16
 8004d7a:	0c24      	lsrs	r4, r4, #16
 8004d7c:	8404      	strh	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004d7e:	8b05      	ldrh	r5, [r0, #24]
  tmpccer = TIMx->CCER;
 8004d80:	8c04      	ldrh	r4, [r0, #32]
{
  uint16_t tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
  tmpccmr1 = TIMx->CCMR1;
 8004d82:	b2ad      	uxth	r5, r5
  tmpccer = TIMx->CCER;
 8004d84:	b2a4      	uxth	r4, r4

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_IC1F);
 8004d86:	f025 05f3 	bic.w	r5, r5, #243	; 0xf3
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 8004d8a:	4315      	orrs	r5, r2

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004d8c:	f024 040a 	bic.w	r4, r4, #10
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_IC1F);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 8004d90:	ea45 1503 	orr.w	r5, r5, r3, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
  tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 8004d94:	f044 0401 	orr.w	r4, r4, #1
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_IC1F);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 8004d98:	b2ad      	uxth	r5, r5

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
  tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 8004d9a:	430c      	orrs	r4, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004d9c:	8305      	strh	r5, [r0, #24]
  TIMx->CCER = tmpccer;
 8004d9e:	8404      	strh	r4, [r0, #32]
}
 8004da0:	bd30      	pop	{r4, r5, pc}

08004da2 <TI2_Config>:
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 8004da2:	b530      	push	{r4, r5, lr}
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 8004da4:	8c04      	ldrh	r4, [r0, #32]
 8004da6:	f024 0410 	bic.w	r4, r4, #16
 8004daa:	0424      	lsls	r4, r4, #16
 8004dac:	0c24      	lsrs	r4, r4, #16
 8004dae:	8404      	strh	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004db0:	8b04      	ldrh	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 8004db2:	8c05      	ldrh	r5, [r0, #32]
  tmp = (uint16_t)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 8004db4:	f424 7440 	bic.w	r4, r4, #768	; 0x300
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
 8004db8:	b2ad      	uxth	r5, r5
  tmp = (uint16_t)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 8004dba:	0524      	lsls	r4, r4, #20
 8004dbc:	0d24      	lsrs	r4, r4, #20
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004dbe:	f025 05a0 	bic.w	r5, r5, #160	; 0xa0
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 8004dc2:	ea44 2402 	orr.w	r4, r4, r2, lsl #8
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
  tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 8004dc6:	f045 0510 	orr.w	r5, r5, #16
  tmp = (uint16_t)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 8004dca:	ea44 3403 	orr.w	r4, r4, r3, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
  tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 8004dce:	ea45 1501 	orr.w	r5, r5, r1, lsl #4
  tmp = (uint16_t)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 8004dd2:	b2a4      	uxth	r4, r4

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
  tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 8004dd4:	b2ad      	uxth	r5, r5

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004dd6:	8304      	strh	r4, [r0, #24]
  TIMx->CCER = tmpccer;
 8004dd8:	8405      	strh	r5, [r0, #32]
}
 8004dda:	bd30      	pop	{r4, r5, pc}

08004ddc <TIM_DeInit>:
  * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
  * @retval None

  */
void TIM_DeInit(TIM_TypeDef* TIMx)
{
 8004ddc:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  if (TIMx == TIM1)
 8004dde:	4b47      	ldr	r3, [pc, #284]	; (8004efc <TIM_DeInit+0x120>)
 8004de0:	4298      	cmp	r0, r3
 8004de2:	d105      	bne.n	8004df0 <TIM_DeInit+0x14>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
 8004de4:	2001      	movs	r0, #1
 8004de6:	4601      	mov	r1, r0
 8004de8:	f7fe fec6 	bl	8003b78 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
 8004dec:	2001      	movs	r0, #1
 8004dee:	e03d      	b.n	8004e6c <TIM_DeInit+0x90>
  } 
  else if (TIMx == TIM2) 
 8004df0:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8004df4:	d105      	bne.n	8004e02 <TIM_DeInit+0x26>
  {     
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
 8004df6:	2001      	movs	r0, #1
 8004df8:	4601      	mov	r1, r0
 8004dfa:	f7fe feb1 	bl	8003b60 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 8004dfe:	2001      	movs	r0, #1
 8004e00:	e076      	b.n	8004ef0 <TIM_DeInit+0x114>
  }  
  else if (TIMx == TIM3)
 8004e02:	4b3f      	ldr	r3, [pc, #252]	; (8004f00 <TIM_DeInit+0x124>)
 8004e04:	4298      	cmp	r0, r3
 8004e06:	d105      	bne.n	8004e14 <TIM_DeInit+0x38>
  { 
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
 8004e08:	2002      	movs	r0, #2
 8004e0a:	2101      	movs	r1, #1
 8004e0c:	f7fe fea8 	bl	8003b60 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 8004e10:	2002      	movs	r0, #2
 8004e12:	e06d      	b.n	8004ef0 <TIM_DeInit+0x114>
  }  
  else if (TIMx == TIM4)
 8004e14:	4b3b      	ldr	r3, [pc, #236]	; (8004f04 <TIM_DeInit+0x128>)
 8004e16:	4298      	cmp	r0, r3
 8004e18:	d105      	bne.n	8004e26 <TIM_DeInit+0x4a>
  { 
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
 8004e1a:	2004      	movs	r0, #4
 8004e1c:	2101      	movs	r1, #1
 8004e1e:	f7fe fe9f 	bl	8003b60 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 8004e22:	2004      	movs	r0, #4
 8004e24:	e064      	b.n	8004ef0 <TIM_DeInit+0x114>
  }  
  else if (TIMx == TIM5)
 8004e26:	4b38      	ldr	r3, [pc, #224]	; (8004f08 <TIM_DeInit+0x12c>)
 8004e28:	4298      	cmp	r0, r3
 8004e2a:	d105      	bne.n	8004e38 <TIM_DeInit+0x5c>
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
 8004e2c:	2008      	movs	r0, #8
 8004e2e:	2101      	movs	r1, #1
 8004e30:	f7fe fe96 	bl	8003b60 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 8004e34:	2008      	movs	r0, #8
 8004e36:	e05b      	b.n	8004ef0 <TIM_DeInit+0x114>
  }  
  else if (TIMx == TIM6)  
 8004e38:	4b34      	ldr	r3, [pc, #208]	; (8004f0c <TIM_DeInit+0x130>)
 8004e3a:	4298      	cmp	r0, r3
 8004e3c:	d105      	bne.n	8004e4a <TIM_DeInit+0x6e>
  {    
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
 8004e3e:	2010      	movs	r0, #16
 8004e40:	2101      	movs	r1, #1
 8004e42:	f7fe fe8d 	bl	8003b60 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 8004e46:	2010      	movs	r0, #16
 8004e48:	e052      	b.n	8004ef0 <TIM_DeInit+0x114>
  }  
  else if (TIMx == TIM7)
 8004e4a:	4b31      	ldr	r3, [pc, #196]	; (8004f10 <TIM_DeInit+0x134>)
 8004e4c:	4298      	cmp	r0, r3
 8004e4e:	d105      	bne.n	8004e5c <TIM_DeInit+0x80>
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
 8004e50:	2020      	movs	r0, #32
 8004e52:	2101      	movs	r1, #1
 8004e54:	f7fe fe84 	bl	8003b60 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 8004e58:	2020      	movs	r0, #32
 8004e5a:	e049      	b.n	8004ef0 <TIM_DeInit+0x114>
  }  
  else if (TIMx == TIM8)
 8004e5c:	4b2d      	ldr	r3, [pc, #180]	; (8004f14 <TIM_DeInit+0x138>)
 8004e5e:	4298      	cmp	r0, r3
 8004e60:	d109      	bne.n	8004e76 <TIM_DeInit+0x9a>
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
 8004e62:	2002      	movs	r0, #2
 8004e64:	2101      	movs	r1, #1
 8004e66:	f7fe fe87 	bl	8003b78 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
 8004e6a:	2002      	movs	r0, #2
 8004e6c:	2100      	movs	r1, #0
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 8004e6e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
  }  
  else if (TIMx == TIM8)
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
 8004e72:	f7fe be81 	b.w	8003b78 <RCC_APB2PeriphResetCmd>
  }  
  else if (TIMx == TIM9)
 8004e76:	4b28      	ldr	r3, [pc, #160]	; (8004f18 <TIM_DeInit+0x13c>)
 8004e78:	4298      	cmp	r0, r3
 8004e7a:	d107      	bne.n	8004e8c <TIM_DeInit+0xb0>
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, ENABLE);
 8004e7c:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8004e80:	2101      	movs	r1, #1
 8004e82:	f7fe fe79 	bl	8003b78 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE);  
 8004e86:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8004e8a:	e7ef      	b.n	8004e6c <TIM_DeInit+0x90>
   }  
  else if (TIMx == TIM10)
 8004e8c:	4b23      	ldr	r3, [pc, #140]	; (8004f1c <TIM_DeInit+0x140>)
 8004e8e:	4298      	cmp	r0, r3
 8004e90:	d107      	bne.n	8004ea2 <TIM_DeInit+0xc6>
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, ENABLE);
 8004e92:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8004e96:	2101      	movs	r1, #1
 8004e98:	f7fe fe6e 	bl	8003b78 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE);  
 8004e9c:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8004ea0:	e7e4      	b.n	8004e6c <TIM_DeInit+0x90>
  }  
  else if (TIMx == TIM11) 
 8004ea2:	4b1f      	ldr	r3, [pc, #124]	; (8004f20 <TIM_DeInit+0x144>)
 8004ea4:	4298      	cmp	r0, r3
 8004ea6:	d107      	bne.n	8004eb8 <TIM_DeInit+0xdc>
  {     
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, ENABLE);
 8004ea8:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8004eac:	2101      	movs	r1, #1
 8004eae:	f7fe fe63 	bl	8003b78 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, DISABLE);  
 8004eb2:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8004eb6:	e7d9      	b.n	8004e6c <TIM_DeInit+0x90>
  }  
  else if (TIMx == TIM12)
 8004eb8:	4b1a      	ldr	r3, [pc, #104]	; (8004f24 <TIM_DeInit+0x148>)
 8004eba:	4298      	cmp	r0, r3
 8004ebc:	d105      	bne.n	8004eca <TIM_DeInit+0xee>
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, ENABLE);
 8004ebe:	2040      	movs	r0, #64	; 0x40
 8004ec0:	2101      	movs	r1, #1
 8004ec2:	f7fe fe4d 	bl	8003b60 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE);  
 8004ec6:	2040      	movs	r0, #64	; 0x40
 8004ec8:	e012      	b.n	8004ef0 <TIM_DeInit+0x114>
  }  
  else if (TIMx == TIM13) 
 8004eca:	4b17      	ldr	r3, [pc, #92]	; (8004f28 <TIM_DeInit+0x14c>)
 8004ecc:	4298      	cmp	r0, r3
 8004ece:	d105      	bne.n	8004edc <TIM_DeInit+0x100>
  {       
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, ENABLE);
 8004ed0:	2080      	movs	r0, #128	; 0x80
 8004ed2:	2101      	movs	r1, #1
 8004ed4:	f7fe fe44 	bl	8003b60 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, DISABLE);  
 8004ed8:	2080      	movs	r0, #128	; 0x80
 8004eda:	e009      	b.n	8004ef0 <TIM_DeInit+0x114>
  }  
  else
  { 
    if (TIMx == TIM14) 
 8004edc:	4b13      	ldr	r3, [pc, #76]	; (8004f2c <TIM_DeInit+0x150>)
 8004ede:	4298      	cmp	r0, r3
 8004ee0:	d10b      	bne.n	8004efa <TIM_DeInit+0x11e>
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
 8004ee2:	f44f 7080 	mov.w	r0, #256	; 0x100
 8004ee6:	2101      	movs	r1, #1
 8004ee8:	f7fe fe3a 	bl	8003b60 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
 8004eec:	f44f 7080 	mov.w	r0, #256	; 0x100
 8004ef0:	2100      	movs	r1, #0
    }   
  }
}
 8004ef2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  else
  { 
    if (TIMx == TIM14) 
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
 8004ef6:	f7fe be33 	b.w	8003b60 <RCC_APB1PeriphResetCmd>
 8004efa:	bd08      	pop	{r3, pc}
 8004efc:	40010000 	.word	0x40010000
 8004f00:	40000400 	.word	0x40000400
 8004f04:	40000800 	.word	0x40000800
 8004f08:	40000c00 	.word	0x40000c00
 8004f0c:	40001000 	.word	0x40001000
 8004f10:	40001400 	.word	0x40001400
 8004f14:	40010400 	.word	0x40010400
 8004f18:	40014000 	.word	0x40014000
 8004f1c:	40014400 	.word	0x40014400
 8004f20:	40014800 	.word	0x40014800
 8004f24:	40001800 	.word	0x40001800
 8004f28:	40001c00 	.word	0x40001c00
 8004f2c:	40002000 	.word	0x40002000

08004f30 <TIM_TimeBaseInit>:
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8004f30:	4a1c      	ldr	r2, [pc, #112]	; (8004fa4 <TIM_TimeBaseInit+0x74>)
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8004f32:	8803      	ldrh	r3, [r0, #0]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8004f34:	4290      	cmp	r0, r2
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8004f36:	b29b      	uxth	r3, r3

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8004f38:	d012      	beq.n	8004f60 <TIM_TimeBaseInit+0x30>
 8004f3a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004f3e:	4290      	cmp	r0, r2
 8004f40:	d00e      	beq.n	8004f60 <TIM_TimeBaseInit+0x30>
 8004f42:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8004f46:	d00b      	beq.n	8004f60 <TIM_TimeBaseInit+0x30>
     (TIMx == TIM2) || (TIMx == TIM3)||
 8004f48:	f5a2 3280 	sub.w	r2, r2, #65536	; 0x10000
 8004f4c:	4290      	cmp	r0, r2
 8004f4e:	d007      	beq.n	8004f60 <TIM_TimeBaseInit+0x30>
 8004f50:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004f54:	4290      	cmp	r0, r2
 8004f56:	d003      	beq.n	8004f60 <TIM_TimeBaseInit+0x30>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 8004f58:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004f5c:	4290      	cmp	r0, r2
 8004f5e:	d103      	bne.n	8004f68 <TIM_TimeBaseInit+0x38>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8004f60:	884a      	ldrh	r2, [r1, #2]
  if((TIMx == TIM1) || (TIMx == TIM8)||
     (TIMx == TIM2) || (TIMx == TIM3)||
     (TIMx == TIM4) || (TIMx == TIM5)) 
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 8004f62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8004f66:	4313      	orrs	r3, r2
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 8004f68:	4a0f      	ldr	r2, [pc, #60]	; (8004fa8 <TIM_TimeBaseInit+0x78>)
 8004f6a:	4290      	cmp	r0, r2
 8004f6c:	d008      	beq.n	8004f80 <TIM_TimeBaseInit+0x50>
 8004f6e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004f72:	4290      	cmp	r0, r2
 8004f74:	d004      	beq.n	8004f80 <TIM_TimeBaseInit+0x50>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 8004f76:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8004f7a:	890a      	ldrh	r2, [r1, #8]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 8004f7c:	b29b      	uxth	r3, r3
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8004f7e:	4313      	orrs	r3, r2
  }

  TIMx->CR1 = tmpcr1;
 8004f80:	8003      	strh	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8004f82:	684b      	ldr	r3, [r1, #4]
 8004f84:	62c3      	str	r3, [r0, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8004f86:	880b      	ldrh	r3, [r1, #0]
 8004f88:	8503      	strh	r3, [r0, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 8004f8a:	4b06      	ldr	r3, [pc, #24]	; (8004fa4 <TIM_TimeBaseInit+0x74>)
 8004f8c:	4298      	cmp	r0, r3
 8004f8e:	d003      	beq.n	8004f98 <TIM_TimeBaseInit+0x68>
 8004f90:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004f94:	4298      	cmp	r0, r3
 8004f96:	d101      	bne.n	8004f9c <TIM_TimeBaseInit+0x6c>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8004f98:	7a8b      	ldrb	r3, [r1, #10]
 8004f9a:	8603      	strh	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 8004f9c:	2301      	movs	r3, #1
 8004f9e:	8283      	strh	r3, [r0, #20]
}
 8004fa0:	4770      	bx	lr
 8004fa2:	bf00      	nop
 8004fa4:	40010000 	.word	0x40010000
 8004fa8:	40001000 	.word	0x40001000

08004fac <TIM_TimeBaseStructInit>:
  * @retval None
  */
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFFFFFF;
 8004fac:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004fb0:	6043      	str	r3, [r0, #4]
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 8004fb2:	2300      	movs	r3, #0
 8004fb4:	8003      	strh	r3, [r0, #0]
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 8004fb6:	8103      	strh	r3, [r0, #8]
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 8004fb8:	8043      	strh	r3, [r0, #2]
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 8004fba:	7283      	strb	r3, [r0, #10]
}
 8004fbc:	4770      	bx	lr

08004fbe <TIM_PrescalerConfig>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode));
  /* Set the Prescaler value */
  TIMx->PSC = Prescaler;
 8004fbe:	8501      	strh	r1, [r0, #40]	; 0x28
  /* Set or reset the UG Bit */
  TIMx->EGR = TIM_PSCReloadMode;
 8004fc0:	8282      	strh	r2, [r0, #20]
}
 8004fc2:	4770      	bx	lr

08004fc4 <TIM_CounterModeConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_COUNTER_MODE(TIM_CounterMode));

  tmpcr1 = TIMx->CR1;
 8004fc4:	8803      	ldrh	r3, [r0, #0]

  /* Reset the CMS and DIR Bits */
  tmpcr1 &= (uint16_t)~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004fc6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004fca:	041b      	lsls	r3, r3, #16
 8004fcc:	0c1b      	lsrs	r3, r3, #16

  /* Set the Counter Mode */
  tmpcr1 |= TIM_CounterMode;
 8004fce:	430b      	orrs	r3, r1

  /* Write to TIMx CR1 register */
  TIMx->CR1 = tmpcr1;
 8004fd0:	8003      	strh	r3, [r0, #0]
}
 8004fd2:	4770      	bx	lr

08004fd4 <TIM_SetCounter>:
{
  /* Check the parameters */
   assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Set the Counter Register value */
  TIMx->CNT = Counter;
 8004fd4:	6241      	str	r1, [r0, #36]	; 0x24
}
 8004fd6:	4770      	bx	lr

08004fd8 <TIM_SetAutoreload>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  
  /* Set the Autoreload Register value */
  TIMx->ARR = Autoreload;
 8004fd8:	62c1      	str	r1, [r0, #44]	; 0x2c
}
 8004fda:	4770      	bx	lr

08004fdc <TIM_GetCounter>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Get the Counter Register value */
  return TIMx->CNT;
 8004fdc:	6a40      	ldr	r0, [r0, #36]	; 0x24
}
 8004fde:	4770      	bx	lr

08004fe0 <TIM_GetPrescaler>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Get the Prescaler Register value */
  return TIMx->PSC;
 8004fe0:	8d00      	ldrh	r0, [r0, #40]	; 0x28
}
 8004fe2:	b280      	uxth	r0, r0
 8004fe4:	4770      	bx	lr

08004fe6 <TIM_UpdateDisableConfig>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the Update Disable Bit */
    TIMx->CR1 |= TIM_CR1_UDIS;
 8004fe6:	8803      	ldrh	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004fe8:	b119      	cbz	r1, 8004ff2 <TIM_UpdateDisableConfig+0xc>
  {
    /* Set the Update Disable Bit */
    TIMx->CR1 |= TIM_CR1_UDIS;
 8004fea:	b29b      	uxth	r3, r3
 8004fec:	f043 0302 	orr.w	r3, r3, #2
 8004ff0:	e003      	b.n	8004ffa <TIM_UpdateDisableConfig+0x14>
  }
  else
  {
    /* Reset the Update Disable Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_UDIS;
 8004ff2:	f023 0302 	bic.w	r3, r3, #2
 8004ff6:	041b      	lsls	r3, r3, #16
 8004ff8:	0c1b      	lsrs	r3, r3, #16
 8004ffa:	8003      	strh	r3, [r0, #0]
 8004ffc:	4770      	bx	lr

08004ffe <TIM_UpdateRequestConfig>:
  assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));

  if (TIM_UpdateSource != TIM_UpdateSource_Global)
  {
    /* Set the URS Bit */
    TIMx->CR1 |= TIM_CR1_URS;
 8004ffe:	8803      	ldrh	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));

  if (TIM_UpdateSource != TIM_UpdateSource_Global)
 8005000:	b119      	cbz	r1, 800500a <TIM_UpdateRequestConfig+0xc>
  {
    /* Set the URS Bit */
    TIMx->CR1 |= TIM_CR1_URS;
 8005002:	b29b      	uxth	r3, r3
 8005004:	f043 0304 	orr.w	r3, r3, #4
 8005008:	e003      	b.n	8005012 <TIM_UpdateRequestConfig+0x14>
  }
  else
  {
    /* Reset the URS Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_URS;
 800500a:	f023 0304 	bic.w	r3, r3, #4
 800500e:	041b      	lsls	r3, r3, #16
 8005010:	0c1b      	lsrs	r3, r3, #16
 8005012:	8003      	strh	r3, [r0, #0]
 8005014:	4770      	bx	lr

08005016 <TIM_ARRPreloadConfig>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= TIM_CR1_ARPE;
 8005016:	8803      	ldrh	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005018:	b119      	cbz	r1, 8005022 <TIM_ARRPreloadConfig+0xc>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= TIM_CR1_ARPE;
 800501a:	b29b      	uxth	r3, r3
 800501c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005020:	e003      	b.n	800502a <TIM_ARRPreloadConfig+0x14>
  }
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
 8005022:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005026:	041b      	lsls	r3, r3, #16
 8005028:	0c1b      	lsrs	r3, r3, #16
 800502a:	8003      	strh	r3, [r0, #0]
 800502c:	4770      	bx	lr

0800502e <TIM_SelectOnePulseMode>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_OPM_MODE(TIM_OPMode));

  /* Reset the OPM Bit */
  TIMx->CR1 &= (uint16_t)~TIM_CR1_OPM;
 800502e:	8803      	ldrh	r3, [r0, #0]
 8005030:	f023 0308 	bic.w	r3, r3, #8
 8005034:	041b      	lsls	r3, r3, #16
 8005036:	0c1b      	lsrs	r3, r3, #16
 8005038:	8003      	strh	r3, [r0, #0]

  /* Configure the OPM Mode */
  TIMx->CR1 |= TIM_OPMode;
 800503a:	8803      	ldrh	r3, [r0, #0]
 800503c:	b29b      	uxth	r3, r3
 800503e:	430b      	orrs	r3, r1
 8005040:	8003      	strh	r3, [r0, #0]
}
 8005042:	4770      	bx	lr

08005044 <TIM_SetClockDivision>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_CKD_DIV(TIM_CKD));

  /* Reset the CKD Bits */
  TIMx->CR1 &= (uint16_t)(~TIM_CR1_CKD);
 8005044:	8803      	ldrh	r3, [r0, #0]
 8005046:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800504a:	041b      	lsls	r3, r3, #16
 800504c:	0c1b      	lsrs	r3, r3, #16
 800504e:	8003      	strh	r3, [r0, #0]

  /* Set the CKD value */
  TIMx->CR1 |= TIM_CKD;
 8005050:	8803      	ldrh	r3, [r0, #0]
 8005052:	b29b      	uxth	r3, r3
 8005054:	430b      	orrs	r3, r1
 8005056:	8003      	strh	r3, [r0, #0]
}
 8005058:	4770      	bx	lr

0800505a <TIM_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 800505a:	8803      	ldrh	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800505c:	b119      	cbz	r1, 8005066 <TIM_Cmd+0xc>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 800505e:	b29b      	uxth	r3, r3
 8005060:	f043 0301 	orr.w	r3, r3, #1
 8005064:	e003      	b.n	800506e <TIM_Cmd+0x14>
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 8005066:	f023 0301 	bic.w	r3, r3, #1
 800506a:	041b      	lsls	r3, r3, #16
 800506c:	0c1b      	lsrs	r3, r3, #16
 800506e:	8003      	strh	r3, [r0, #0]
 8005070:	4770      	bx	lr

08005072 <TIM_OC1Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 8005072:	8c03      	ldrh	r3, [r0, #32]
 8005074:	f023 0301 	bic.w	r3, r3, #1
 8005078:	041b      	lsls	r3, r3, #16
 800507a:	0c1b      	lsrs	r3, r3, #16
 800507c:	8403      	strh	r3, [r0, #32]
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 800507e:	b570      	push	{r4, r5, r6, lr}

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005080:	8c03      	ldrh	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005082:	8884      	ldrh	r4, [r0, #4]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005084:	8b02      	ldrh	r2, [r0, #24]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC1M;
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8005086:	880d      	ldrh	r5, [r1, #0]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8005088:	884e      	ldrh	r6, [r1, #2]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC1M;
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
 800508a:	f022 0273 	bic.w	r2, r2, #115	; 0x73
 800508e:	0412      	lsls	r2, r2, #16
 8005090:	0c12      	lsrs	r2, r2, #16
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8005092:	432a      	orrs	r2, r5
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8005094:	898d      	ldrh	r5, [r1, #12]
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC1P;
 8005096:	f023 0302 	bic.w	r3, r3, #2
 800509a:	041b      	lsls	r3, r3, #16
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 800509c:	4335      	orrs	r5, r6
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC1P;
 800509e:	0c1b      	lsrs	r3, r3, #16
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 80050a0:	b2ad      	uxth	r5, r5
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 80050a2:	432b      	orrs	r3, r5
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 80050a4:	4d0e      	ldr	r5, [pc, #56]	; (80050e0 <TIM_OC1Init+0x6e>)
 80050a6:	42a8      	cmp	r0, r5
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80050a8:	b2a4      	uxth	r4, r4
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 80050aa:	d003      	beq.n	80050b4 <TIM_OC1Init+0x42>
 80050ac:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80050b0:	42a8      	cmp	r0, r5
 80050b2:	d10e      	bne.n	80050d2 <TIM_OC1Init+0x60>
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 80050b4:	89cd      	ldrh	r5, [r1, #14]
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 80050b6:	8a4e      	ldrh	r6, [r1, #18]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
 80050b8:	f023 0308 	bic.w	r3, r3, #8
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 80050bc:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NE;
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 80050be:	888d      	ldrh	r5, [r1, #4]
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NE;
 80050c0:	f023 0304 	bic.w	r3, r3, #4
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 80050c4:	432b      	orrs	r3, r5
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 80050c6:	8a0d      	ldrh	r5, [r1, #16]
 80050c8:	4335      	orrs	r5, r6
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1N;
 80050ca:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 80050ce:	b2ad      	uxth	r5, r5
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 80050d0:	432c      	orrs	r4, r5
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80050d2:	8084      	strh	r4, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80050d4:	8302      	strh	r2, [r0, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 80050d6:	688a      	ldr	r2, [r1, #8]
 80050d8:	6342      	str	r2, [r0, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80050da:	8403      	strh	r3, [r0, #32]
}
 80050dc:	bd70      	pop	{r4, r5, r6, pc}
 80050de:	bf00      	nop
 80050e0:	40010000 	.word	0x40010000

080050e4 <TIM_OC2Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 80050e4:	8c03      	ldrh	r3, [r0, #32]
 80050e6:	f023 0310 	bic.w	r3, r3, #16
 80050ea:	041b      	lsls	r3, r3, #16
 80050ec:	0c1b      	lsrs	r3, r3, #16
 80050ee:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 80050f0:	8c03      	ldrh	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80050f2:	8882      	ldrh	r2, [r0, #4]
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80050f4:	b530      	push	{r4, r5, lr}
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80050f6:	8b04      	ldrh	r4, [r0, #24]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC2M;
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC2S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 80050f8:	880d      	ldrh	r5, [r1, #0]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC2M;
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC2S;
 80050fa:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
 80050fe:	0424      	lsls	r4, r4, #16
 8005100:	0c24      	lsrs	r4, r4, #16
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC2P;
 8005102:	f023 0320 	bic.w	r3, r3, #32
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC2M;
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC2S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8005106:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC2P;
 800510a:	041b      	lsls	r3, r3, #16
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 800510c:	898d      	ldrh	r5, [r1, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC2P;
 800510e:	0c1b      	lsrs	r3, r3, #16
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 8005110:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 8005114:	884d      	ldrh	r5, [r1, #2]
 8005116:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 800511a:	4d13      	ldr	r5, [pc, #76]	; (8005168 <TIM_OC2Init+0x84>)
 800511c:	42a8      	cmp	r0, r5
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800511e:	b292      	uxth	r2, r2
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC2M;
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC2S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8005120:	b2a4      	uxth	r4, r4
  tmpccer &= (uint16_t)~TIM_CCER_CC2P;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 8005122:	b29b      	uxth	r3, r3
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8005124:	d003      	beq.n	800512e <TIM_OC2Init+0x4a>
 8005126:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800512a:	42a8      	cmp	r0, r5
 800512c:	d115      	bne.n	800515a <TIM_OC2Init+0x76>
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NP;
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 800512e:	89cd      	ldrh	r5, [r1, #14]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NP;
 8005130:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005134:	b29b      	uxth	r3, r3
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 8005136:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NE;
 800513a:	f64f 75bf 	movw	r5, #65471	; 0xffbf
 800513e:	401d      	ands	r5, r3
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 8005140:	888b      	ldrh	r3, [r1, #4]
 8005142:	ea45 1303 	orr.w	r3, r5, r3, lsl #4
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2N;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 8005146:	8a0d      	ldrh	r5, [r1, #16]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2N;
 8005148:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 800514c:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 8005150:	8a4d      	ldrh	r5, [r1, #18]
 8005152:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NE;
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 8005156:	b29b      	uxth	r3, r3
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2N;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 8005158:	b292      	uxth	r2, r2
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800515a:	8082      	strh	r2, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 800515c:	688a      	ldr	r2, [r1, #8]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800515e:	8304      	strh	r4, [r0, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 8005160:	6382      	str	r2, [r0, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005162:	8403      	strh	r3, [r0, #32]
}
 8005164:	bd30      	pop	{r4, r5, pc}
 8005166:	bf00      	nop
 8005168:	40010000 	.word	0x40010000

0800516c <TIM_OC3Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 800516c:	8c03      	ldrh	r3, [r0, #32]
 800516e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005172:	041b      	lsls	r3, r3, #16
 8005174:	0c1b      	lsrs	r3, r3, #16
 8005176:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005178:	8c03      	ldrh	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800517a:	8882      	ldrh	r2, [r0, #4]
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 800517c:	b530      	push	{r4, r5, lr}
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800517e:	8b84      	ldrh	r4, [r0, #28]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC3M;
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8005180:	880d      	ldrh	r5, [r1, #0]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC3M;
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
 8005182:	f024 0473 	bic.w	r4, r4, #115	; 0x73
 8005186:	0424      	lsls	r4, r4, #16
 8005188:	0c24      	lsrs	r4, r4, #16
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
 800518a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800518e:	041b      	lsls	r3, r3, #16
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC3M;
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8005190:	432c      	orrs	r4, r5
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 8005192:	898d      	ldrh	r5, [r1, #12]
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
 8005194:	0c1b      	lsrs	r3, r3, #16
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 8005196:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 800519a:	884d      	ldrh	r5, [r1, #2]
 800519c:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 80051a0:	4d12      	ldr	r5, [pc, #72]	; (80051ec <TIM_OC3Init+0x80>)
 80051a2:	42a8      	cmp	r0, r5
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80051a4:	b292      	uxth	r2, r2
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 80051a6:	b29b      	uxth	r3, r3
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 80051a8:	d003      	beq.n	80051b2 <TIM_OC3Init+0x46>
 80051aa:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80051ae:	42a8      	cmp	r0, r5
 80051b0:	d115      	bne.n	80051de <TIM_OC3Init+0x72>
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 80051b2:	89cd      	ldrh	r5, [r1, #14]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
 80051b4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80051b8:	b29b      	uxth	r3, r3
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 80051ba:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NE;
 80051be:	f64f 35ff 	movw	r5, #64511	; 0xfbff
 80051c2:	401d      	ands	r5, r3
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 80051c4:	888b      	ldrh	r3, [r1, #4]
 80051c6:	ea45 2303 	orr.w	r3, r5, r3, lsl #8
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 80051ca:	8a0d      	ldrh	r5, [r1, #16]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
 80051cc:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 80051d0:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 80051d4:	8a4d      	ldrh	r5, [r1, #18]
 80051d6:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NE;
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 80051da:	b29b      	uxth	r3, r3
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 80051dc:	b292      	uxth	r2, r2
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80051de:	8082      	strh	r2, [r0, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 80051e0:	688a      	ldr	r2, [r1, #8]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80051e2:	8384      	strh	r4, [r0, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 80051e4:	63c2      	str	r2, [r0, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80051e6:	8403      	strh	r3, [r0, #32]
}
 80051e8:	bd30      	pop	{r4, r5, pc}
 80051ea:	bf00      	nop
 80051ec:	40010000 	.word	0x40010000

080051f0 <TIM_OC4Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
 80051f0:	8c03      	ldrh	r3, [r0, #32]
 80051f2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80051f6:	041b      	lsls	r3, r3, #16
 80051f8:	0c1b      	lsrs	r3, r3, #16
 80051fa:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80051fc:	8c03      	ldrh	r3, [r0, #32]
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80051fe:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005200:	8884      	ldrh	r4, [r0, #4]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005202:	8b82      	ldrh	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC4M;
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8005204:	880d      	ldrh	r5, [r1, #0]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC4M;
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
 8005206:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
 800520a:	0412      	lsls	r2, r2, #16
 800520c:	0c12      	lsrs	r2, r2, #16
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
 800520e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC4M;
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8005212:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
 8005216:	041b      	lsls	r3, r3, #16
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 8005218:	898d      	ldrh	r5, [r1, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
 800521a:	0c1b      	lsrs	r3, r3, #16
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 800521c:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 8005220:	884d      	ldrh	r5, [r1, #2]
 8005222:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
  
  if((TIMx == TIM1) || (TIMx == TIM8))
 8005226:	4d0b      	ldr	r5, [pc, #44]	; (8005254 <TIM_OC4Init+0x64>)
 8005228:	42a8      	cmp	r0, r5
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800522a:	b2a4      	uxth	r4, r4
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC4M;
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 800522c:	b292      	uxth	r2, r2
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 800522e:	b29b      	uxth	r3, r3
  
  if((TIMx == TIM1) || (TIMx == TIM8))
 8005230:	d003      	beq.n	800523a <TIM_OC4Init+0x4a>
 8005232:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8005236:	42a8      	cmp	r0, r5
 8005238:	d105      	bne.n	8005246 <TIM_OC4Init+0x56>
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &=(uint16_t) ~TIM_CR2_OIS4;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 800523a:	8a0d      	ldrh	r5, [r1, #16]
  
  if((TIMx == TIM1) || (TIMx == TIM8))
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &=(uint16_t) ~TIM_CR2_OIS4;
 800523c:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 8005240:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
 8005244:	b2a4      	uxth	r4, r4
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005246:	8084      	strh	r4, [r0, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 8005248:	8382      	strh	r2, [r0, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 800524a:	688a      	ldr	r2, [r1, #8]
 800524c:	6402      	str	r2, [r0, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800524e:	8403      	strh	r3, [r0, #32]
}
 8005250:	bd30      	pop	{r4, r5, pc}
 8005252:	bf00      	nop
 8005254:	40010000 	.word	0x40010000

08005258 <TIM_OCStructInit>:
  * @retval None
  */
void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)
{
  /* Set the default configuration */
  TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
 8005258:	2300      	movs	r3, #0
 800525a:	8003      	strh	r3, [r0, #0]
  TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 800525c:	8043      	strh	r3, [r0, #2]
  TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 800525e:	8083      	strh	r3, [r0, #4]
  TIM_OCInitStruct->TIM_Pulse = 0x00000000;
 8005260:	6083      	str	r3, [r0, #8]
  TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 8005262:	8183      	strh	r3, [r0, #12]
  TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 8005264:	81c3      	strh	r3, [r0, #14]
  TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 8005266:	8203      	strh	r3, [r0, #16]
  TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 8005268:	8243      	strh	r3, [r0, #18]
}
 800526a:	4770      	bx	lr

0800526c <TIM_SelectOCxM>:
  *            @arg TIM_ForcedAction_Active
  *            @arg TIM_ForcedAction_InActive
  * @retval None
  */
void TIM_SelectOCxM(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_OCMode)
{
 800526c:	b530      	push	{r4, r5, lr}
  tmp += CCMR_OFFSET;

  tmp1 = CCER_CCE_SET << (uint16_t)TIM_Channel;

  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t) ~tmp1;
 800526e:	8c05      	ldrh	r5, [r0, #32]
  assert_param(IS_TIM_OCM(TIM_OCMode));

  tmp = (uint32_t) TIMx;
  tmp += CCMR_OFFSET;

  tmp1 = CCER_CCE_SET << (uint16_t)TIM_Channel;
 8005270:	2401      	movs	r4, #1

  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t) ~tmp1;
 8005272:	b2ad      	uxth	r5, r5
  assert_param(IS_TIM_OCM(TIM_OCMode));

  tmp = (uint32_t) TIMx;
  tmp += CCMR_OFFSET;

  tmp1 = CCER_CCE_SET << (uint16_t)TIM_Channel;
 8005274:	408c      	lsls	r4, r1

  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t) ~tmp1;
 8005276:	ea25 0404 	bic.w	r4, r5, r4
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));

  tmp = (uint32_t) TIMx;
  tmp += CCMR_OFFSET;
 800527a:	f100 0318 	add.w	r3, r0, #24

  tmp1 = CCER_CCE_SET << (uint16_t)TIM_Channel;

  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t) ~tmp1;
 800527e:	8404      	strh	r4, [r0, #32]

  if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
 8005280:	b109      	cbz	r1, 8005286 <TIM_SelectOCxM+0x1a>
 8005282:	2908      	cmp	r1, #8
 8005284:	d107      	bne.n	8005296 <TIM_SelectOCxM+0x2a>
  {
    tmp += (TIM_Channel>>1);
 8005286:	0849      	lsrs	r1, r1, #1

    /* Reset the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp &= CCMR_OC13M_MASK;
 8005288:	f64f 708f 	movw	r0, #65423	; 0xff8f
 800528c:	58cc      	ldr	r4, [r1, r3]
 800528e:	4020      	ands	r0, r4
 8005290:	50c8      	str	r0, [r1, r3]
   
    /* Configure the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp |= TIM_OCMode;
 8005292:	58c8      	ldr	r0, [r1, r3]
 8005294:	e00a      	b.n	80052ac <TIM_SelectOCxM+0x40>
  }
  else
  {
    tmp += (uint16_t)(TIM_Channel - (uint16_t)4)>> (uint16_t)1;
 8005296:	3904      	subs	r1, #4
 8005298:	f3c1 014e 	ubfx	r1, r1, #1, #15

    /* Reset the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp &= CCMR_OC24M_MASK;
 800529c:	f648 70ff 	movw	r0, #36863	; 0x8fff
 80052a0:	58cc      	ldr	r4, [r1, r3]
 80052a2:	4020      	ands	r0, r4
 80052a4:	50c8      	str	r0, [r1, r3]
    
    /* Configure the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp |= (uint16_t)(TIM_OCMode << 8);
 80052a6:	0212      	lsls	r2, r2, #8
 80052a8:	58c8      	ldr	r0, [r1, r3]
 80052aa:	b292      	uxth	r2, r2
 80052ac:	4302      	orrs	r2, r0
 80052ae:	50ca      	str	r2, [r1, r3]
 80052b0:	bd30      	pop	{r4, r5, pc}

080052b2 <TIM_SetCompare1>:
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));

  /* Set the Capture Compare1 Register value */
  TIMx->CCR1 = Compare1;
 80052b2:	6341      	str	r1, [r0, #52]	; 0x34
}
 80052b4:	4770      	bx	lr

080052b6 <TIM_SetCompare2>:
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));

  /* Set the Capture Compare2 Register value */
  TIMx->CCR2 = Compare2;
 80052b6:	6381      	str	r1, [r0, #56]	; 0x38
}
 80052b8:	4770      	bx	lr

080052ba <TIM_SetCompare3>:
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));

  /* Set the Capture Compare3 Register value */
  TIMx->CCR3 = Compare3;
 80052ba:	63c1      	str	r1, [r0, #60]	; 0x3c
}
 80052bc:	4770      	bx	lr

080052be <TIM_SetCompare4>:
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));

  /* Set the Capture Compare4 Register value */
  TIMx->CCR4 = Compare4;
 80052be:	6401      	str	r1, [r0, #64]	; 0x40
}
 80052c0:	4770      	bx	lr

080052c2 <TIM_ForcedOC1Config>:
  uint16_t tmpccmr1 = 0;

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr1 = TIMx->CCMR1;
 80052c2:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1M Bits */
  tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC1M;
 80052c4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80052c8:	041b      	lsls	r3, r3, #16
 80052ca:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr1 |= TIM_ForcedAction;
 80052cc:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 80052ce:	8303      	strh	r3, [r0, #24]
}
 80052d0:	4770      	bx	lr

080052d2 <TIM_ForcedOC2Config>:
  uint16_t tmpccmr1 = 0;

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr1 = TIMx->CCMR1;
 80052d2:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2M Bits */
  tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC2M;
 80052d4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80052d8:	041b      	lsls	r3, r3, #16
 80052da:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr1 |= (uint16_t)(TIM_ForcedAction << 8);
 80052dc:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80052e0:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 80052e2:	8303      	strh	r3, [r0, #24]
}
 80052e4:	4770      	bx	lr

080052e6 <TIM_ForcedOC3Config>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));

  tmpccmr2 = TIMx->CCMR2;
 80052e6:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC1M Bits */
  tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC3M;
 80052e8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80052ec:	041b      	lsls	r3, r3, #16
 80052ee:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr2 |= TIM_ForcedAction;
 80052f0:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 80052f2:	8383      	strh	r3, [r0, #28]
}
 80052f4:	4770      	bx	lr

080052f6 <TIM_ForcedOC4Config>:
  uint16_t tmpccmr2 = 0;

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr2 = TIMx->CCMR2;
 80052f6:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC2M Bits */
  tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC4M;
 80052f8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80052fc:	041b      	lsls	r3, r3, #16
 80052fe:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr2 |= (uint16_t)(TIM_ForcedAction << 8);
 8005300:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005304:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8005306:	8383      	strh	r3, [r0, #28]
}
 8005308:	4770      	bx	lr

0800530a <TIM_OC1PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 800530a:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1PE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC1PE);
 800530c:	f023 0308 	bic.w	r3, r3, #8
 8005310:	041b      	lsls	r3, r3, #16
 8005312:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 8005314:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8005316:	8303      	strh	r3, [r0, #24]
}
 8005318:	4770      	bx	lr

0800531a <TIM_OC2PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 800531a:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2PE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC2PE);
 800531c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005320:	041b      	lsls	r3, r3, #16
 8005322:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
 8005324:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005328:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 800532a:	8303      	strh	r3, [r0, #24]
}
 800532c:	4770      	bx	lr

0800532e <TIM_OC3PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 800532e:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC3PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC3PE);
 8005330:	f023 0308 	bic.w	r3, r3, #8
 8005334:	041b      	lsls	r3, r3, #16
 8005336:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 8005338:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 800533a:	8383      	strh	r3, [r0, #28]
}
 800533c:	4770      	bx	lr

0800533e <TIM_OC4PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 800533e:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC4PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC4PE);
 8005340:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005344:	041b      	lsls	r3, r3, #16
 8005346:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
 8005348:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800534c:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 800534e:	8383      	strh	r3, [r0, #28]
}
 8005350:	4770      	bx	lr

08005352 <TIM_OC1FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8005352:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1FE Bit */
  tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC1FE;
 8005354:	f023 0304 	bic.w	r3, r3, #4
 8005358:	041b      	lsls	r3, r3, #16
 800535a:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= TIM_OCFast;
 800535c:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 800535e:	8303      	strh	r3, [r0, #24]
}
 8005360:	4770      	bx	lr

08005362 <TIM_OC2FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8005362:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2FE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC2FE);
 8005364:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005368:	041b      	lsls	r3, r3, #16
 800536a:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= (uint16_t)(TIM_OCFast << 8);
 800536c:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005370:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 8005372:	8303      	strh	r3, [r0, #24]
}
 8005374:	4770      	bx	lr

08005376 <TIM_OC3FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 8005376:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC3FE Bit */
  tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC3FE;
 8005378:	f023 0304 	bic.w	r3, r3, #4
 800537c:	041b      	lsls	r3, r3, #16
 800537e:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= TIM_OCFast;
 8005380:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 8005382:	8383      	strh	r3, [r0, #28]
}
 8005384:	4770      	bx	lr

08005386 <TIM_OC4FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 8005386:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC4FE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC4FE);
 8005388:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800538c:	041b      	lsls	r3, r3, #16
 800538e:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= (uint16_t)(TIM_OCFast << 8);
 8005390:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005394:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 8005396:	8383      	strh	r3, [r0, #28]
}
 8005398:	4770      	bx	lr

0800539a <TIM_ClearOC1Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr1 = TIMx->CCMR1;
 800539a:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1CE Bit */
  tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC1CE;
 800539c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80053a0:	041b      	lsls	r3, r3, #16
 80053a2:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= TIM_OCClear;
 80053a4:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 80053a6:	8303      	strh	r3, [r0, #24]
}
 80053a8:	4770      	bx	lr

080053aa <TIM_ClearOC2Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr1 = TIMx->CCMR1;
 80053aa:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2CE Bit */
  tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC2CE;

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= (uint16_t)(TIM_OCClear << 8);
 80053ac:	0209      	lsls	r1, r1, #8
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr1 = TIMx->CCMR1;

  /* Reset the OC2CE Bit */
  tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC2CE;
 80053ae:	045b      	lsls	r3, r3, #17

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= (uint16_t)(TIM_OCClear << 8);
 80053b0:	ea41 4353 	orr.w	r3, r1, r3, lsr #17
 80053b4:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 80053b6:	8303      	strh	r3, [r0, #24]
}
 80053b8:	4770      	bx	lr

080053ba <TIM_ClearOC3Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr2 = TIMx->CCMR2;
 80053ba:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC3CE Bit */
  tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC3CE;
 80053bc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80053c0:	041b      	lsls	r3, r3, #16
 80053c2:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= TIM_OCClear;
 80053c4:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 80053c6:	8383      	strh	r3, [r0, #28]
}
 80053c8:	4770      	bx	lr

080053ca <TIM_ClearOC4Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr2 = TIMx->CCMR2;
 80053ca:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC4CE Bit */
  tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC4CE;

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= (uint16_t)(TIM_OCClear << 8);
 80053cc:	0209      	lsls	r1, r1, #8
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr2 = TIMx->CCMR2;

  /* Reset the OC4CE Bit */
  tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC4CE;
 80053ce:	045b      	lsls	r3, r3, #17

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= (uint16_t)(TIM_OCClear << 8);
 80053d0:	ea41 4353 	orr.w	r3, r1, r3, lsr #17
 80053d4:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 80053d6:	8383      	strh	r3, [r0, #28]
}
 80053d8:	4770      	bx	lr

080053da <TIM_OC1PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 80053da:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC1P Bit */
  tmpccer &= (uint16_t)(~TIM_CCER_CC1P);
 80053dc:	f023 0302 	bic.w	r3, r3, #2
 80053e0:	041b      	lsls	r3, r3, #16
 80053e2:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= TIM_OCPolarity;
 80053e4:	430b      	orrs	r3, r1

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 80053e6:	8403      	strh	r3, [r0, #32]
}
 80053e8:	4770      	bx	lr

080053ea <TIM_OC1NPolarityConfig>:
  uint16_t tmpccer = 0;
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
   
  tmpccer = TIMx->CCER;
 80053ea:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC1NP Bit */
  tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
 80053ec:	f023 0308 	bic.w	r3, r3, #8
 80053f0:	041b      	lsls	r3, r3, #16
 80053f2:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= TIM_OCNPolarity;
 80053f4:	430b      	orrs	r3, r1

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 80053f6:	8403      	strh	r3, [r0, #32]
}
 80053f8:	4770      	bx	lr

080053fa <TIM_OC2PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 80053fa:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC2P Bit */
  tmpccer &= (uint16_t)(~TIM_CCER_CC2P);
 80053fc:	f023 0320 	bic.w	r3, r3, #32
 8005400:	041b      	lsls	r3, r3, #16
 8005402:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (uint16_t)(TIM_OCPolarity << 4);
 8005404:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 8005408:	b29b      	uxth	r3, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 800540a:	8403      	strh	r3, [r0, #32]
}
 800540c:	4770      	bx	lr

0800540e <TIM_OC2NPolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
  
  tmpccer = TIMx->CCER;
 800540e:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC2NP Bit */
  tmpccer &= (uint16_t)~TIM_CCER_CC2NP;
 8005410:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005414:	041b      	lsls	r3, r3, #16
 8005416:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (uint16_t)(TIM_OCNPolarity << 4);
 8005418:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 800541c:	b29b      	uxth	r3, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 800541e:	8403      	strh	r3, [r0, #32]
}
 8005420:	4770      	bx	lr

08005422 <TIM_OC3PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8005422:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC3P Bit */
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
 8005424:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005428:	041b      	lsls	r3, r3, #16
 800542a:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (uint16_t)(TIM_OCPolarity << 8);
 800542c:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005430:	b29b      	uxth	r3, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8005432:	8403      	strh	r3, [r0, #32]
}
 8005434:	4770      	bx	lr

08005436 <TIM_OC3NPolarityConfig>:
 
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
    
  tmpccer = TIMx->CCER;
 8005436:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC3NP Bit */
  tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
 8005438:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800543c:	041b      	lsls	r3, r3, #16
 800543e:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (uint16_t)(TIM_OCNPolarity << 8);
 8005440:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005444:	b29b      	uxth	r3, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8005446:	8403      	strh	r3, [r0, #32]
}
 8005448:	4770      	bx	lr

0800544a <TIM_OC4PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 800544a:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC4P Bit */
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
 800544c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005450:	041b      	lsls	r3, r3, #16
 8005452:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (uint16_t)(TIM_OCPolarity << 12);
 8005454:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
 8005458:	b29b      	uxth	r3, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 800545a:	8403      	strh	r3, [r0, #32]
}
 800545c:	4770      	bx	lr

0800545e <TIM_CCxCmd>:
  * @param  TIM_CCx: specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_Enable or TIM_CCx_Disable. 
  * @retval None
  */
void TIM_CCxCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCx)
{
 800545e:	b510      	push	{r4, lr}
  assert_param(IS_TIM_CCX(TIM_CCx));

  tmp = CCER_CCE_SET << TIM_Channel;

  /* Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t)~ tmp;
 8005460:	8c04      	ldrh	r4, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx)); 
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCX(TIM_CCx));

  tmp = CCER_CCE_SET << TIM_Channel;
 8005462:	2301      	movs	r3, #1
 8005464:	408b      	lsls	r3, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t)~ tmp;
 8005466:	b2a4      	uxth	r4, r4
 8005468:	ea24 0303 	bic.w	r3, r4, r3
 800546c:	8403      	strh	r3, [r0, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCx << TIM_Channel);
 800546e:	8c03      	ldrh	r3, [r0, #32]
 8005470:	fa12 f101 	lsls.w	r1, r2, r1
 8005474:	430b      	orrs	r3, r1
 8005476:	b29b      	uxth	r3, r3
 8005478:	8403      	strh	r3, [r0, #32]
}
 800547a:	bd10      	pop	{r4, pc}

0800547c <TIM_CCxNCmd>:
  * @param  TIM_CCxN: specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_Enable or TIM_CCxN_Disable. 
  * @retval None
  */
void TIM_CCxNCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCxN)
{
 800547c:	b510      	push	{r4, lr}
  assert_param(IS_TIM_CCXN(TIM_CCxN));

  tmp = CCER_CCNE_SET << TIM_Channel;

  /* Reset the CCxNE Bit */
  TIMx->CCER &= (uint16_t) ~tmp;
 800547e:	8c04      	ldrh	r4, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCXN(TIM_CCxN));

  tmp = CCER_CCNE_SET << TIM_Channel;
 8005480:	2304      	movs	r3, #4
 8005482:	408b      	lsls	r3, r1

  /* Reset the CCxNE Bit */
  TIMx->CCER &= (uint16_t) ~tmp;
 8005484:	b2a4      	uxth	r4, r4
 8005486:	ea24 0303 	bic.w	r3, r4, r3
 800548a:	8403      	strh	r3, [r0, #32]

  /* Set or reset the CCxNE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCxN << TIM_Channel);
 800548c:	8c03      	ldrh	r3, [r0, #32]
 800548e:	fa12 f101 	lsls.w	r1, r2, r1
 8005492:	430b      	orrs	r3, r1
 8005494:	b29b      	uxth	r3, r3
 8005496:	8403      	strh	r3, [r0, #32]
}
 8005498:	bd10      	pop	{r4, pc}

0800549a <TIM_ICStructInit>:
  * @retval None
  */
void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
{
  /* Set the default configuration */
  TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 800549a:	2300      	movs	r3, #0
  TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
  TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 800549c:	2201      	movs	r2, #1
  * @retval None
  */
void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
{
  /* Set the default configuration */
  TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 800549e:	8003      	strh	r3, [r0, #0]
  TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
 80054a0:	8043      	strh	r3, [r0, #2]
  TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 80054a2:	8082      	strh	r2, [r0, #4]
  TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
 80054a4:	80c3      	strh	r3, [r0, #6]
  TIM_ICInitStruct->TIM_ICFilter = 0x00;
 80054a6:	8103      	strh	r3, [r0, #8]
}
 80054a8:	4770      	bx	lr

080054aa <TIM_GetCapture1>:
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));

  /* Get the Capture 1 Register value */
  return TIMx->CCR1;
 80054aa:	6b40      	ldr	r0, [r0, #52]	; 0x34
}
 80054ac:	4770      	bx	lr

080054ae <TIM_GetCapture2>:
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));

  /* Get the Capture 2 Register value */
  return TIMx->CCR2;
 80054ae:	6b80      	ldr	r0, [r0, #56]	; 0x38
}
 80054b0:	4770      	bx	lr

080054b2 <TIM_GetCapture3>:
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 

  /* Get the Capture 3 Register value */
  return TIMx->CCR3;
 80054b2:	6bc0      	ldr	r0, [r0, #60]	; 0x3c
}
 80054b4:	4770      	bx	lr

080054b6 <TIM_GetCapture4>:
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));

  /* Get the Capture 4 Register value */
  return TIMx->CCR4;
 80054b6:	6c00      	ldr	r0, [r0, #64]	; 0x40
}
 80054b8:	4770      	bx	lr

080054ba <TIM_SetIC1Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~TIM_CCMR1_IC1PSC;
 80054ba:	8b03      	ldrh	r3, [r0, #24]
 80054bc:	f023 030c 	bic.w	r3, r3, #12
 80054c0:	041b      	lsls	r3, r3, #16
 80054c2:	0c1b      	lsrs	r3, r3, #16
 80054c4:	8303      	strh	r3, [r0, #24]

  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 80054c6:	8b03      	ldrh	r3, [r0, #24]
 80054c8:	b29b      	uxth	r3, r3
 80054ca:	430b      	orrs	r3, r1
 80054cc:	8303      	strh	r3, [r0, #24]
}
 80054ce:	4770      	bx	lr

080054d0 <TIM_SetIC2Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~TIM_CCMR1_IC2PSC;
 80054d0:	8b03      	ldrh	r3, [r0, #24]
 80054d2:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80054d6:	041b      	lsls	r3, r3, #16
 80054d8:	0c1b      	lsrs	r3, r3, #16
 80054da:	8303      	strh	r3, [r0, #24]

  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
 80054dc:	8b03      	ldrh	r3, [r0, #24]
 80054de:	b29b      	uxth	r3, r3
 80054e0:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80054e4:	b29b      	uxth	r3, r3
 80054e6:	8303      	strh	r3, [r0, #24]
}
 80054e8:	4770      	bx	lr

080054ea <TIM_PWMIConfig>:
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 80054ea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054ec:	460c      	mov	r4, r1

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));

  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 80054ee:	8849      	ldrh	r1, [r1, #2]
  else
  {
    icoppositepolarity = TIM_ICPolarity_Rising;
  }
  /* Select the Opposite Input */
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 80054f0:	88a2      	ldrh	r2, [r4, #4]
  }
  else
  {
    icoppositeselection = TIM_ICSelection_DirectTI;
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 80054f2:	f8b4 e000 	ldrh.w	lr, [r4]
 80054f6:	8923      	ldrh	r3, [r4, #8]
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 80054f8:	4605      	mov	r5, r0
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));

  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
  {
    icoppositepolarity = TIM_ICPolarity_Falling;
 80054fa:	2900      	cmp	r1, #0
 80054fc:	bf0c      	ite	eq
 80054fe:	2702      	moveq	r7, #2
 8005500:	2700      	movne	r7, #0
    icoppositepolarity = TIM_ICPolarity_Rising;
  }
  /* Select the Opposite Input */
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
  {
    icoppositeselection = TIM_ICSelection_IndirectTI;
 8005502:	2a01      	cmp	r2, #1
 8005504:	bf14      	ite	ne
 8005506:	2601      	movne	r6, #1
 8005508:	2602      	moveq	r6, #2
  }
  else
  {
    icoppositeselection = TIM_ICSelection_DirectTI;
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 800550a:	f1be 0f00 	cmp.w	lr, #0
 800550e:	d110      	bne.n	8005532 <TIM_PWMIConfig+0x48>
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 8005510:	f7ff fc2e 	bl	8004d70 <TI1_Config>
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8005514:	4628      	mov	r0, r5
 8005516:	88e1      	ldrh	r1, [r4, #6]
 8005518:	f7ff ffcf 	bl	80054ba <TIM_SetIC1Prescaler>
    /* TI2 Configuration */
    TI2_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 800551c:	4628      	mov	r0, r5
 800551e:	4639      	mov	r1, r7
 8005520:	4632      	mov	r2, r6
 8005522:	8923      	ldrh	r3, [r4, #8]
 8005524:	f7ff fc3d 	bl	8004da2 <TI2_Config>
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8005528:	88e1      	ldrh	r1, [r4, #6]
 800552a:	4628      	mov	r0, r5
    /* TI1 Configuration */
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 800552c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
    /* TI2 Configuration */
    TI2_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8005530:	e7ce      	b.n	80054d0 <TIM_SetIC2Prescaler>
  }
  else
  { 
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 8005532:	f7ff fc36 	bl	8004da2 <TI2_Config>
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8005536:	4628      	mov	r0, r5
 8005538:	88e1      	ldrh	r1, [r4, #6]
 800553a:	f7ff ffc9 	bl	80054d0 <TIM_SetIC2Prescaler>
    /* TI1 Configuration */
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 800553e:	4628      	mov	r0, r5
 8005540:	4639      	mov	r1, r7
 8005542:	4632      	mov	r2, r6
 8005544:	8923      	ldrh	r3, [r4, #8]
 8005546:	f7ff fc13 	bl	8004d70 <TI1_Config>
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 800554a:	88e1      	ldrh	r1, [r4, #6]
 800554c:	4628      	mov	r0, r5
  }
}
 800554e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
    /* TI1 Configuration */
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8005552:	e7b2      	b.n	80054ba <TIM_SetIC1Prescaler>

08005554 <TIM_SetIC3Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= (uint16_t)~TIM_CCMR2_IC3PSC;
 8005554:	8b83      	ldrh	r3, [r0, #28]
 8005556:	f023 030c 	bic.w	r3, r3, #12
 800555a:	041b      	lsls	r3, r3, #16
 800555c:	0c1b      	lsrs	r3, r3, #16
 800555e:	8383      	strh	r3, [r0, #28]

  /* Set the IC3PSC value */
  TIMx->CCMR2 |= TIM_ICPSC;
 8005560:	8b83      	ldrh	r3, [r0, #28]
 8005562:	b29b      	uxth	r3, r3
 8005564:	430b      	orrs	r3, r1
 8005566:	8383      	strh	r3, [r0, #28]
}
 8005568:	4770      	bx	lr

0800556a <TIM_SetIC4Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= (uint16_t)~TIM_CCMR2_IC4PSC;
 800556a:	8b83      	ldrh	r3, [r0, #28]
 800556c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005570:	041b      	lsls	r3, r3, #16
 8005572:	0c1b      	lsrs	r3, r3, #16
 8005574:	8383      	strh	r3, [r0, #28]

  /* Set the IC4PSC value */
  TIMx->CCMR2 |= (uint16_t)(TIM_ICPSC << 8);
 8005576:	8b83      	ldrh	r3, [r0, #28]
 8005578:	b29b      	uxth	r3, r3
 800557a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800557e:	b29b      	uxth	r3, r3
 8005580:	8383      	strh	r3, [r0, #28]
}
 8005582:	4770      	bx	lr

08005584 <TIM_ICInit>:
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8005584:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005586:	460d      	mov	r5, r1
  assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8005588:	880b      	ldrh	r3, [r1, #0]
 800558a:	88aa      	ldrh	r2, [r5, #4]
 800558c:	8849      	ldrh	r1, [r1, #2]
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 800558e:	4604      	mov	r4, r0
  assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8005590:	b93b      	cbnz	r3, 80055a2 <TIM_ICInit+0x1e>
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8005592:	892b      	ldrh	r3, [r5, #8]
 8005594:	f7ff fbec 	bl	8004d70 <TI1_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8005598:	88e9      	ldrh	r1, [r5, #6]
 800559a:	4620      	mov	r0, r4
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 800559c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80055a0:	e78b      	b.n	80054ba <TIM_SetIC1Prescaler>
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
 80055a2:	2b04      	cmp	r3, #4
 80055a4:	d107      	bne.n	80055b6 <TIM_ICInit+0x32>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_LIST2_PERIPH(TIMx));
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 80055a6:	892b      	ldrh	r3, [r5, #8]
 80055a8:	f7ff fbfb 	bl	8004da2 <TI2_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80055ac:	88e9      	ldrh	r1, [r5, #6]
 80055ae:	4620      	mov	r0, r4
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 80055b0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    assert_param(IS_TIM_LIST2_PERIPH(TIMx));
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80055b4:	e78c      	b.n	80054d0 <TIM_SetIC2Prescaler>
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 80055b6:	2b08      	cmp	r3, #8
 80055b8:	f8b5 c008 	ldrh.w	ip, [r5, #8]
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 80055bc:	8c07      	ldrh	r7, [r0, #32]
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 80055be:	d11d      	bne.n	80055fc <TIM_ICInit+0x78>
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 80055c0:	f427 7780 	bic.w	r7, r7, #256	; 0x100
 80055c4:	043f      	lsls	r7, r7, #16
 80055c6:	0c3f      	lsrs	r7, r7, #16
 80055c8:	8407      	strh	r7, [r0, #32]
  tmpccmr2 = TIMx->CCMR2;
 80055ca:	8b86      	ldrh	r6, [r0, #28]
  tmpccer = TIMx->CCER;
 80055cc:	8c03      	ldrh	r3, [r0, #32]
{
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
  tmpccmr2 = TIMx->CCMR2;
 80055ce:	b2b6      	uxth	r6, r6
  tmpccer = TIMx->CCER;
 80055d0:	b29b      	uxth	r3, r3
  tmp = (uint16_t)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR2_IC3F);
 80055d2:	f026 06f3 	bic.w	r6, r6, #243	; 0xf3
  tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80055d6:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR2_IC3F);
  tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 80055da:	ea46 1c0c 	orr.w	ip, r6, ip, lsl #4

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
  tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC3E);
 80055de:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR2_IC3F);
  tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 80055e2:	fa1f fc8c 	uxth.w	ip, ip

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
  tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC3E);
 80055e6:	b289      	uxth	r1, r1
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR2_IC3F);
  tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 80055e8:	ea4c 0202 	orr.w	r2, ip, r2

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
  tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC3E);
 80055ec:	f441 7180 	orr.w	r1, r1, #256	; 0x100

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80055f0:	8382      	strh	r2, [r0, #28]
  TIMx->CCER = tmpccer;
 80055f2:	8401      	strh	r1, [r0, #32]
    assert_param(IS_TIM_LIST3_PERIPH(TIMx));
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80055f4:	88e9      	ldrh	r1, [r5, #6]
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 80055f6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    assert_param(IS_TIM_LIST3_PERIPH(TIMx));
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80055fa:	e7ab      	b.n	8005554 <TIM_SetIC3Prescaler>
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
 80055fc:	f427 5780 	bic.w	r7, r7, #4096	; 0x1000
 8005600:	043f      	lsls	r7, r7, #16
 8005602:	0c3f      	lsrs	r7, r7, #16
 8005604:	8407      	strh	r7, [r0, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005606:	8b86      	ldrh	r6, [r0, #28]
  tmpccer = TIMx->CCER;
 8005608:	8c03      	ldrh	r3, [r0, #32]
  tmp = (uint16_t)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 800560a:	f426 7640 	bic.w	r6, r6, #768	; 0x300
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
  tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800560e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccmr2 = TIMx->CCMR2;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 8005612:	0536      	lsls	r6, r6, #20
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
  tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8005614:	045b      	lsls	r3, r3, #17
  tmpccmr2 = TIMx->CCMR2;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 8005616:	0d36      	lsrs	r6, r6, #20
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
  tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8005618:	0c5b      	lsrs	r3, r3, #17
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
 800561a:	ea46 2202 	orr.w	r2, r6, r2, lsl #8
  tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
  tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC4E);
 800561e:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
  tmp = (uint16_t)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
  tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);
 8005622:	ea42 320c 	orr.w	r2, r2, ip, lsl #12

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
  tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC4E);
 8005626:	b29b      	uxth	r3, r3
    assert_param(IS_TIM_LIST3_PERIPH(TIMx));
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8005628:	88e9      	ldrh	r1, [r5, #6]
  tmp = (uint16_t)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
  tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);
 800562a:	b292      	uxth	r2, r2

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
  tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC4E);
 800562c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005630:	8382      	strh	r2, [r0, #28]
  TIMx->CCER = tmpccer ;
 8005632:	8403      	strh	r3, [r0, #32]
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 8005634:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    assert_param(IS_TIM_LIST3_PERIPH(TIMx));
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8005638:	e797      	b.n	800556a <TIM_SetIC4Prescaler>

0800563a <TIM_BDTRConfig>:
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 800563a:	884a      	ldrh	r2, [r1, #2]
 800563c:	880b      	ldrh	r3, [r1, #0]
 800563e:	4313      	orrs	r3, r2
 8005640:	888a      	ldrh	r2, [r1, #4]
 8005642:	4313      	orrs	r3, r2
 8005644:	88ca      	ldrh	r2, [r1, #6]
 8005646:	4313      	orrs	r3, r2
 8005648:	890a      	ldrh	r2, [r1, #8]
 800564a:	4313      	orrs	r3, r2
 800564c:	894a      	ldrh	r2, [r1, #10]
 800564e:	4313      	orrs	r3, r2
 8005650:	898a      	ldrh	r2, [r1, #12]
 8005652:	4313      	orrs	r3, r2
 8005654:	b29b      	uxth	r3, r3
 8005656:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
             TIM_BDTRInitStruct->TIM_AutomaticOutput;
}
 800565a:	4770      	bx	lr

0800565c <TIM_BDTRStructInit>:
  * @retval None
  */
void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct)
{
  /* Set the default configuration */
  TIM_BDTRInitStruct->TIM_OSSRState = TIM_OSSRState_Disable;
 800565c:	2300      	movs	r3, #0
 800565e:	8003      	strh	r3, [r0, #0]
  TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
 8005660:	8043      	strh	r3, [r0, #2]
  TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
 8005662:	8083      	strh	r3, [r0, #4]
  TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
 8005664:	80c3      	strh	r3, [r0, #6]
  TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
 8005666:	8103      	strh	r3, [r0, #8]
  TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
 8005668:	8143      	strh	r3, [r0, #10]
  TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
 800566a:	8183      	strh	r3, [r0, #12]
}
 800566c:	4770      	bx	lr

0800566e <TIM_CtrlPWMOutputs>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= TIM_BDTR_MOE;
 800566e:	f8b0 3044 	ldrh.w	r3, [r0, #68]	; 0x44
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005672:	b129      	cbz	r1, 8005680 <TIM_CtrlPWMOutputs+0x12>
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= TIM_BDTR_MOE;
 8005674:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005678:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800567c:	b29b      	uxth	r3, r3
 800567e:	e001      	b.n	8005684 <TIM_CtrlPWMOutputs+0x16>
  }
  else
  {
    /* Disable the TIM Main Output */
    TIMx->BDTR &= (uint16_t)~TIM_BDTR_MOE;
 8005680:	045b      	lsls	r3, r3, #17
 8005682:	0c5b      	lsrs	r3, r3, #17
 8005684:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
 8005688:	4770      	bx	lr

0800568a <TIM_SelectCOM>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the COM Bit */
    TIMx->CR2 |= TIM_CR2_CCUS;
 800568a:	8883      	ldrh	r3, [r0, #4]
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800568c:	b119      	cbz	r1, 8005696 <TIM_SelectCOM+0xc>
  {
    /* Set the COM Bit */
    TIMx->CR2 |= TIM_CR2_CCUS;
 800568e:	b29b      	uxth	r3, r3
 8005690:	f043 0304 	orr.w	r3, r3, #4
 8005694:	e003      	b.n	800569e <TIM_SelectCOM+0x14>
  }
  else
  {
    /* Reset the COM Bit */
    TIMx->CR2 &= (uint16_t)~TIM_CR2_CCUS;
 8005696:	f023 0304 	bic.w	r3, r3, #4
 800569a:	041b      	lsls	r3, r3, #16
 800569c:	0c1b      	lsrs	r3, r3, #16
 800569e:	8083      	strh	r3, [r0, #4]
 80056a0:	4770      	bx	lr

080056a2 <TIM_CCPreloadControl>:
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the CCPC Bit */
    TIMx->CR2 |= TIM_CR2_CCPC;
 80056a2:	8883      	ldrh	r3, [r0, #4]
void TIM_CCPreloadControl(TIM_TypeDef* TIMx, FunctionalState NewState)
{ 
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80056a4:	b119      	cbz	r1, 80056ae <TIM_CCPreloadControl+0xc>
  {
    /* Set the CCPC Bit */
    TIMx->CR2 |= TIM_CR2_CCPC;
 80056a6:	b29b      	uxth	r3, r3
 80056a8:	f043 0301 	orr.w	r3, r3, #1
 80056ac:	e003      	b.n	80056b6 <TIM_CCPreloadControl+0x14>
  }
  else
  {
    /* Reset the CCPC Bit */
    TIMx->CR2 &= (uint16_t)~TIM_CR2_CCPC;
 80056ae:	f023 0301 	bic.w	r3, r3, #1
 80056b2:	041b      	lsls	r3, r3, #16
 80056b4:	0c1b      	lsrs	r3, r3, #16
 80056b6:	8083      	strh	r3, [r0, #4]
 80056b8:	4770      	bx	lr

080056ba <TIM_ITConfig>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 80056ba:	8983      	ldrh	r3, [r0, #12]
 80056bc:	b29b      	uxth	r3, r3
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80056be:	b10a      	cbz	r2, 80056c4 <TIM_ITConfig+0xa>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 80056c0:	4319      	orrs	r1, r3
 80056c2:	e001      	b.n	80056c8 <TIM_ITConfig+0xe>
  }
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
 80056c4:	ea23 0101 	bic.w	r1, r3, r1
 80056c8:	8181      	strh	r1, [r0, #12]
 80056ca:	4770      	bx	lr

080056cc <TIM_GenerateEvent>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_EVENT_SOURCE(TIM_EventSource));
 
  /* Set the event sources */
  TIMx->EGR = TIM_EventSource;
 80056cc:	8281      	strh	r1, [r0, #20]
}
 80056ce:	4770      	bx	lr

080056d0 <TIM_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_FLAG(TIM_FLAG));

  
  if ((TIMx->SR & TIM_FLAG) != (uint16_t)RESET)
 80056d0:	8a03      	ldrh	r3, [r0, #16]
  {
    bitstatus = SET;
 80056d2:	4219      	tst	r1, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 80056d4:	bf0c      	ite	eq
 80056d6:	2000      	moveq	r0, #0
 80056d8:	2001      	movne	r0, #1
 80056da:	4770      	bx	lr

080056dc <TIM_ClearFlag>:
{  
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
   
  /* Clear the flags */
  TIMx->SR = (uint16_t)~TIM_FLAG;
 80056dc:	43c9      	mvns	r1, r1
 80056de:	b289      	uxth	r1, r1
 80056e0:	8201      	strh	r1, [r0, #16]
}
 80056e2:	4770      	bx	lr

080056e4 <TIM_GetITStatus>:
  uint16_t itstatus = 0x0, itenable = 0x0;
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 80056e4:	8a03      	ldrh	r3, [r0, #16]
  
  itenable = TIMx->DIER & TIM_IT;
 80056e6:	8982      	ldrh	r2, [r0, #12]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 80056e8:	ea11 0003 	ands.w	r0, r1, r3
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
  
  itenable = TIMx->DIER & TIM_IT;
 80056ec:	b292      	uxth	r2, r2
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 80056ee:	d003      	beq.n	80056f8 <TIM_GetITStatus+0x14>
  {
    bitstatus = SET;
 80056f0:	4211      	tst	r1, r2
 80056f2:	bf0c      	ite	eq
 80056f4:	2000      	moveq	r0, #0
 80056f6:	2001      	movne	r0, #1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 80056f8:	4770      	bx	lr

080056fa <TIM_ClearITPendingBit>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 80056fa:	43c9      	mvns	r1, r1
 80056fc:	b289      	uxth	r1, r1
 80056fe:	8201      	strh	r1, [r0, #16]
}
 8005700:	4770      	bx	lr

08005702 <TIM_DMAConfig>:
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_DMA_BASE(TIM_DMABase)); 
  assert_param(IS_TIM_DMA_LENGTH(TIM_DMABurstLength));

  /* Set the DMA Base and the DMA Burst Length */
  TIMx->DCR = TIM_DMABase | TIM_DMABurstLength;
 8005702:	430a      	orrs	r2, r1
 8005704:	f8a0 2048 	strh.w	r2, [r0, #72]	; 0x48
}
 8005708:	4770      	bx	lr

0800570a <TIM_DMACmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the DMA sources */
    TIMx->DIER |= TIM_DMASource; 
 800570a:	8983      	ldrh	r3, [r0, #12]
 800570c:	b29b      	uxth	r3, r3
  /* Check the parameters */
  assert_param(IS_TIM_LIST5_PERIPH(TIMx)); 
  assert_param(IS_TIM_DMA_SOURCE(TIM_DMASource));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800570e:	b10a      	cbz	r2, 8005714 <TIM_DMACmd+0xa>
  {
    /* Enable the DMA sources */
    TIMx->DIER |= TIM_DMASource; 
 8005710:	4319      	orrs	r1, r3
 8005712:	e001      	b.n	8005718 <TIM_DMACmd+0xe>
  }
  else
  {
    /* Disable the DMA sources */
    TIMx->DIER &= (uint16_t)~TIM_DMASource;
 8005714:	ea23 0101 	bic.w	r1, r3, r1
 8005718:	8181      	strh	r1, [r0, #12]
 800571a:	4770      	bx	lr

0800571c <TIM_SelectCCDMA>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the CCDS Bit */
    TIMx->CR2 |= TIM_CR2_CCDS;
 800571c:	8883      	ldrh	r3, [r0, #4]
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800571e:	b119      	cbz	r1, 8005728 <TIM_SelectCCDMA+0xc>
  {
    /* Set the CCDS Bit */
    TIMx->CR2 |= TIM_CR2_CCDS;
 8005720:	b29b      	uxth	r3, r3
 8005722:	f043 0308 	orr.w	r3, r3, #8
 8005726:	e003      	b.n	8005730 <TIM_SelectCCDMA+0x14>
  }
  else
  {
    /* Reset the CCDS Bit */
    TIMx->CR2 &= (uint16_t)~TIM_CR2_CCDS;
 8005728:	f023 0308 	bic.w	r3, r3, #8
 800572c:	041b      	lsls	r3, r3, #16
 800572e:	0c1b      	lsrs	r3, r3, #16
 8005730:	8083      	strh	r3, [r0, #4]
 8005732:	4770      	bx	lr

08005734 <TIM_InternalClockConfig>:
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));

  /* Disable slave mode to clock the prescaler directly with the internal clock */
  TIMx->SMCR &=  (uint16_t)~TIM_SMCR_SMS;
 8005734:	8903      	ldrh	r3, [r0, #8]
 8005736:	f023 0307 	bic.w	r3, r3, #7
 800573a:	041b      	lsls	r3, r3, #16
 800573c:	0c1b      	lsrs	r3, r3, #16
 800573e:	8103      	strh	r3, [r0, #8]
}
 8005740:	4770      	bx	lr

08005742 <TIM_ITRxExternalClockConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx)); 
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005742:	8903      	ldrh	r3, [r0, #8]

  /* Reset the TS Bits */
  tmpsmcr &= (uint16_t)~TIM_SMCR_TS;
 8005744:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005748:	041b      	lsls	r3, r3, #16
 800574a:	0c1b      	lsrs	r3, r3, #16

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 800574c:	430b      	orrs	r3, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800574e:	8103      	strh	r3, [r0, #8]

  /* Select the Internal Trigger */
  TIM_SelectInputTrigger(TIMx, TIM_InputTriggerSource);

  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 8005750:	8903      	ldrh	r3, [r0, #8]
 8005752:	b29b      	uxth	r3, r3
 8005754:	f043 0307 	orr.w	r3, r3, #7
 8005758:	8103      	strh	r3, [r0, #8]
}
 800575a:	4770      	bx	lr

0800575c <TIM_TIxExternalClockConfig>:
  *          This parameter must be a value between 0x0 and 0xF.
  * @retval None
  */
void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_TIxExternalCLKSource,
                                uint16_t TIM_ICPolarity, uint16_t ICFilter)
{
 800575c:	b538      	push	{r3, r4, r5, lr}
 800575e:	460d      	mov	r5, r1
 8005760:	4611      	mov	r1, r2
  assert_param(IS_TIM_IC_FILTER(ICFilter));

  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
  {
    TI2_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
 8005762:	2201      	movs	r2, #1
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
  assert_param(IS_TIM_IC_FILTER(ICFilter));

  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 8005764:	2d60      	cmp	r5, #96	; 0x60
  *          This parameter must be a value between 0x0 and 0xF.
  * @retval None
  */
void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_TIxExternalCLKSource,
                                uint16_t TIM_ICPolarity, uint16_t ICFilter)
{
 8005766:	4604      	mov	r4, r0
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
  assert_param(IS_TIM_IC_FILTER(ICFilter));

  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 8005768:	d102      	bne.n	8005770 <TIM_TIxExternalClockConfig+0x14>
  {
    TI2_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
 800576a:	f7ff fb1a 	bl	8004da2 <TI2_Config>
 800576e:	e001      	b.n	8005774 <TIM_TIxExternalClockConfig+0x18>
  }
  else
  {
    TI1_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
 8005770:	f7ff fafe 	bl	8004d70 <TI1_Config>
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx)); 
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005774:	8923      	ldrh	r3, [r4, #8]

  /* Reset the TS Bits */
  tmpsmcr &= (uint16_t)~TIM_SMCR_TS;
 8005776:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800577a:	041b      	lsls	r3, r3, #16
 800577c:	0c1b      	lsrs	r3, r3, #16

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 800577e:	431d      	orrs	r5, r3

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005780:	8125      	strh	r5, [r4, #8]
    TI1_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
  }
  /* Select the Trigger source */
  TIM_SelectInputTrigger(TIMx, TIM_TIxExternalCLKSource);
  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 8005782:	8923      	ldrh	r3, [r4, #8]
 8005784:	b29b      	uxth	r3, r3
 8005786:	f043 0307 	orr.w	r3, r3, #7
 800578a:	8123      	strh	r3, [r4, #8]
}
 800578c:	bd38      	pop	{r3, r4, r5, pc}

0800578e <TIM_SelectInputTrigger>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx)); 
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800578e:	8903      	ldrh	r3, [r0, #8]

  /* Reset the TS Bits */
  tmpsmcr &= (uint16_t)~TIM_SMCR_TS;
 8005790:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005794:	041b      	lsls	r3, r3, #16
 8005796:	0c1b      	lsrs	r3, r3, #16

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 8005798:	430b      	orrs	r3, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800579a:	8103      	strh	r3, [r0, #8]
}
 800579c:	4770      	bx	lr

0800579e <TIM_SelectOutputTrigger>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST5_PERIPH(TIMx));
  assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));

  /* Reset the MMS Bits */
  TIMx->CR2 &= (uint16_t)~TIM_CR2_MMS;
 800579e:	8883      	ldrh	r3, [r0, #4]
 80057a0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80057a4:	041b      	lsls	r3, r3, #16
 80057a6:	0c1b      	lsrs	r3, r3, #16
 80057a8:	8083      	strh	r3, [r0, #4]
  /* Select the TRGO source */
  TIMx->CR2 |=  TIM_TRGOSource;
 80057aa:	8883      	ldrh	r3, [r0, #4]
 80057ac:	b29b      	uxth	r3, r3
 80057ae:	430b      	orrs	r3, r1
 80057b0:	8083      	strh	r3, [r0, #4]
}
 80057b2:	4770      	bx	lr

080057b4 <TIM_SelectSlaveMode>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_SLAVE_MODE(TIM_SlaveMode));

  /* Reset the SMS Bits */
  TIMx->SMCR &= (uint16_t)~TIM_SMCR_SMS;
 80057b4:	8903      	ldrh	r3, [r0, #8]
 80057b6:	f023 0307 	bic.w	r3, r3, #7
 80057ba:	041b      	lsls	r3, r3, #16
 80057bc:	0c1b      	lsrs	r3, r3, #16
 80057be:	8103      	strh	r3, [r0, #8]

  /* Select the Slave Mode */
  TIMx->SMCR |= TIM_SlaveMode;
 80057c0:	8903      	ldrh	r3, [r0, #8]
 80057c2:	b29b      	uxth	r3, r3
 80057c4:	430b      	orrs	r3, r1
 80057c6:	8103      	strh	r3, [r0, #8]
}
 80057c8:	4770      	bx	lr

080057ca <TIM_SelectMasterSlaveMode>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_MSM_STATE(TIM_MasterSlaveMode));

  /* Reset the MSM Bit */
  TIMx->SMCR &= (uint16_t)~TIM_SMCR_MSM;
 80057ca:	8903      	ldrh	r3, [r0, #8]
 80057cc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80057d0:	041b      	lsls	r3, r3, #16
 80057d2:	0c1b      	lsrs	r3, r3, #16
 80057d4:	8103      	strh	r3, [r0, #8]
  
  /* Set or Reset the MSM Bit */
  TIMx->SMCR |= TIM_MasterSlaveMode;
 80057d6:	8903      	ldrh	r3, [r0, #8]
 80057d8:	b29b      	uxth	r3, r3
 80057da:	430b      	orrs	r3, r1
 80057dc:	8103      	strh	r3, [r0, #8]
}
 80057de:	4770      	bx	lr

080057e0 <TIM_ETRConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETRConfig(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler,
                   uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
{
 80057e0:	b510      	push	{r4, lr}
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  tmpsmcr = TIMx->SMCR;
 80057e2:	8904      	ldrh	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_MASK;
 80057e4:	b2e4      	uxtb	r4, r4

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint16_t)(TIM_ExtTRGPrescaler | (uint16_t)(TIM_ExtTRGPolarity | (uint16_t)(ExtTRGFilter << (uint16_t)8)));
 80057e6:	430c      	orrs	r4, r1
 80057e8:	4314      	orrs	r4, r2
 80057ea:	ea44 2403 	orr.w	r4, r4, r3, lsl #8
 80057ee:	b2a4      	uxth	r4, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80057f0:	8104      	strh	r4, [r0, #8]
}
 80057f2:	bd10      	pop	{r4, pc}

080057f4 <TIM_ETRClockMode2Config>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETRClockMode2Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, 
                             uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
{
 80057f4:	b510      	push	{r4, lr}
 80057f6:	4604      	mov	r4, r0
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
 80057f8:	f7ff fff2 	bl	80057e0 <TIM_ETRConfig>

  /* Enable the External clock mode2 */
  TIMx->SMCR |= TIM_SMCR_ECE;
 80057fc:	8923      	ldrh	r3, [r4, #8]
 80057fe:	b29b      	uxth	r3, r3
 8005800:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005804:	8123      	strh	r3, [r4, #8]
}
 8005806:	bd10      	pop	{r4, pc}

08005808 <TIM_ETRClockMode1Config>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETRClockMode1Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler,
                            uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
{
 8005808:	b510      	push	{r4, lr}
 800580a:	4604      	mov	r4, r0
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
 800580c:	f7ff ffe8 	bl	80057e0 <TIM_ETRConfig>
  
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005810:	8923      	ldrh	r3, [r4, #8]

  /* Reset the SMS Bits */
  tmpsmcr &= (uint16_t)~TIM_SMCR_SMS;

  /* Select the External clock mode1 */
  tmpsmcr |= TIM_SlaveMode_External1;
 8005812:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005816:	041b      	lsls	r3, r3, #16
 8005818:	0c1b      	lsrs	r3, r3, #16

  /* Select the Trigger selection : ETRF */
  tmpsmcr &= (uint16_t)~TIM_SMCR_TS;
  tmpsmcr |= TIM_TS_ETRF;
 800581a:	f043 0377 	orr.w	r3, r3, #119	; 0x77

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800581e:	8123      	strh	r3, [r4, #8]
}
 8005820:	bd10      	pop	{r4, pc}

08005822 <TIM_EncoderInterfaceConfig>:
  *            @arg TIM_ICPolarity_Rising: IC Rising edge.
  * @retval None
  */
void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, uint16_t TIM_EncoderMode,
                                uint16_t TIM_IC1Polarity, uint16_t TIM_IC2Polarity)
{
 8005822:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005824:	8904      	ldrh	r4, [r0, #8]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8005826:	8b06      	ldrh	r6, [r0, #24]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005828:	8c05      	ldrh	r5, [r0, #32]
  /* Set the encoder Mode */
  tmpsmcr &= (uint16_t)~TIM_SMCR_SMS;
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_CC2S);
 800582a:	f426 7640 	bic.w	r6, r6, #768	; 0x300

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800582e:	b2ad      	uxth	r5, r5
  /* Set the encoder Mode */
  tmpsmcr &= (uint16_t)~TIM_SMCR_SMS;
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_CC2S);
 8005830:	f026 0603 	bic.w	r6, r6, #3

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= (uint16_t)~TIM_SMCR_SMS;
 8005834:	f024 0407 	bic.w	r4, r4, #7
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_CC2S);
 8005838:	0436      	lsls	r6, r6, #16
  tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ((uint16_t)~TIM_CCER_CC1P) & ((uint16_t)~TIM_CCER_CC2P);
 800583a:	f025 0522 	bic.w	r5, r5, #34	; 0x22

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= (uint16_t)~TIM_SMCR_SMS;
 800583e:	0424      	lsls	r4, r4, #16
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_CC2S);
 8005840:	0c36      	lsrs	r6, r6, #16
  tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ((uint16_t)~TIM_CCER_CC1P) & ((uint16_t)~TIM_CCER_CC2P);
  tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
 8005842:	4315      	orrs	r5, r2

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= (uint16_t)~TIM_SMCR_SMS;
 8005844:	0c24      	lsrs	r4, r4, #16
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_CC2S);
  tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;
 8005846:	f446 7680 	orr.w	r6, r6, #256	; 0x100

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ((uint16_t)~TIM_CCER_CC1P) & ((uint16_t)~TIM_CCER_CC2P);
  tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
 800584a:	ea45 1503 	orr.w	r5, r5, r3, lsl #4
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= (uint16_t)~TIM_SMCR_SMS;
  tmpsmcr |= TIM_EncoderMode;
 800584e:	4321      	orrs	r1, r4

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_CC2S);
  tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;
 8005850:	f046 0601 	orr.w	r6, r6, #1

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ((uint16_t)~TIM_CCER_CC1P) & ((uint16_t)~TIM_CCER_CC2P);
  tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
 8005854:	b2ad      	uxth	r5, r5

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005856:	8101      	strh	r1, [r0, #8]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 8005858:	8306      	strh	r6, [r0, #24]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800585a:	8405      	strh	r5, [r0, #32]
}
 800585c:	bd70      	pop	{r4, r5, r6, pc}

0800585e <TIM_SelectHallSensor>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the TI1S Bit */
    TIMx->CR2 |= TIM_CR2_TI1S;
 800585e:	8883      	ldrh	r3, [r0, #4]
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005860:	b119      	cbz	r1, 800586a <TIM_SelectHallSensor+0xc>
  {
    /* Set the TI1S Bit */
    TIMx->CR2 |= TIM_CR2_TI1S;
 8005862:	b29b      	uxth	r3, r3
 8005864:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005868:	e003      	b.n	8005872 <TIM_SelectHallSensor+0x14>
  }
  else
  {
    /* Reset the TI1S Bit */
    TIMx->CR2 &= (uint16_t)~TIM_CR2_TI1S;
 800586a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800586e:	041b      	lsls	r3, r3, #16
 8005870:	0c1b      	lsrs	r3, r3, #16
 8005872:	8083      	strh	r3, [r0, #4]
 8005874:	4770      	bx	lr

08005876 <TIM_RemapConfig>:
 /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_REMAP(TIM_Remap));

  /* Set the Timer remapping configuration */
  TIMx->OR =  TIM_Remap;
 8005876:	f8a0 1050 	strh.w	r1, [r0, #80]	; 0x50
}
 800587a:	4770      	bx	lr

0800587c <USART_DeInit>:
  * @param  USARTx: where x can be 1, 2, 3, 4, 5 or 6 to select the USART or 
  *         UART peripheral.
  * @retval None
  */
void USART_DeInit(USART_TypeDef* USARTx)
{
 800587c:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  if (USARTx == USART1)
 800587e:	4b23      	ldr	r3, [pc, #140]	; (800590c <USART_DeInit+0x90>)
 8005880:	4298      	cmp	r0, r3
 8005882:	d105      	bne.n	8005890 <USART_DeInit+0x14>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
 8005884:	2010      	movs	r0, #16
 8005886:	2101      	movs	r1, #1
 8005888:	f7fe f976 	bl	8003b78 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
 800588c:	2010      	movs	r0, #16
 800588e:	e037      	b.n	8005900 <USART_DeInit+0x84>
  }
  else if (USARTx == USART2)
 8005890:	4b1f      	ldr	r3, [pc, #124]	; (8005910 <USART_DeInit+0x94>)
 8005892:	4298      	cmp	r0, r3
 8005894:	d107      	bne.n	80058a6 <USART_DeInit+0x2a>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
 8005896:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800589a:	2101      	movs	r1, #1
 800589c:	f7fe f960 	bl	8003b60 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
 80058a0:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80058a4:	e009      	b.n	80058ba <USART_DeInit+0x3e>
  }
  else if (USARTx == USART3)
 80058a6:	4b1b      	ldr	r3, [pc, #108]	; (8005914 <USART_DeInit+0x98>)
 80058a8:	4298      	cmp	r0, r3
 80058aa:	d10b      	bne.n	80058c4 <USART_DeInit+0x48>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
 80058ac:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80058b0:	2101      	movs	r1, #1
 80058b2:	f7fe f955 	bl	8003b60 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
 80058b6:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80058ba:	2100      	movs	r1, #0
    { 
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, DISABLE);
    }
  }
}
 80058bc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
  }
  else if (USARTx == USART3)
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
 80058c0:	f7fe b94e 	b.w	8003b60 <RCC_APB1PeriphResetCmd>
  }    
  else if (USARTx == UART4)
 80058c4:	4b14      	ldr	r3, [pc, #80]	; (8005918 <USART_DeInit+0x9c>)
 80058c6:	4298      	cmp	r0, r3
 80058c8:	d107      	bne.n	80058da <USART_DeInit+0x5e>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
 80058ca:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80058ce:	2101      	movs	r1, #1
 80058d0:	f7fe f946 	bl	8003b60 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
 80058d4:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80058d8:	e7ef      	b.n	80058ba <USART_DeInit+0x3e>
  }
  else if (USARTx == UART5)
 80058da:	4b10      	ldr	r3, [pc, #64]	; (800591c <USART_DeInit+0xa0>)
 80058dc:	4298      	cmp	r0, r3
 80058de:	d107      	bne.n	80058f0 <USART_DeInit+0x74>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
 80058e0:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80058e4:	2101      	movs	r1, #1
 80058e6:	f7fe f93b 	bl	8003b60 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 80058ea:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80058ee:	e7e4      	b.n	80058ba <USART_DeInit+0x3e>
  }     
  else
  {
    if (USARTx == USART6)
 80058f0:	4b0b      	ldr	r3, [pc, #44]	; (8005920 <USART_DeInit+0xa4>)
 80058f2:	4298      	cmp	r0, r3
 80058f4:	d109      	bne.n	800590a <USART_DeInit+0x8e>
    { 
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, ENABLE);
 80058f6:	2020      	movs	r0, #32
 80058f8:	2101      	movs	r1, #1
 80058fa:	f7fe f93d 	bl	8003b78 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, DISABLE);
 80058fe:	2020      	movs	r0, #32
 8005900:	2100      	movs	r1, #0
    }
  }
}
 8005902:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  else
  {
    if (USARTx == USART6)
    { 
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, DISABLE);
 8005906:	f7fe b937 	b.w	8003b78 <RCC_APB2PeriphResetCmd>
 800590a:	bd08      	pop	{r3, pc}
 800590c:	40011000 	.word	0x40011000
 8005910:	40004400 	.word	0x40004400
 8005914:	40004800 	.word	0x40004800
 8005918:	40004c00 	.word	0x40004c00
 800591c:	40005000 	.word	0x40005000
 8005920:	40011400 	.word	0x40011400

08005924 <USART_Init>:
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  }

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8005924:	8a03      	ldrh	r3, [r0, #16]
  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8005926:	88ca      	ldrh	r2, [r1, #6]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  }

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8005928:	b29b      	uxth	r3, r3

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 800592a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 800592e:	b530      	push	{r4, r5, lr}
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8005930:	4313      	orrs	r3, r2
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8005932:	460d      	mov	r5, r1
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8005934:	8203      	strh	r3, [r0, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8005936:	8983      	ldrh	r3, [r0, #12]

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8005938:	8909      	ldrh	r1, [r1, #8]
 800593a:	88aa      	ldrh	r2, [r5, #4]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 800593c:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8005940:	430a      	orrs	r2, r1
 8005942:	8969      	ldrh	r1, [r5, #10]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 8005944:	f023 030c 	bic.w	r3, r3, #12
 8005948:	041b      	lsls	r3, r3, #16

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 800594a:	430a      	orrs	r2, r1

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 800594c:	0c1b      	lsrs	r3, r3, #16

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 800594e:	b292      	uxth	r2, r2
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 8005950:	4313      	orrs	r3, r2
 8005952:	8183      	strh	r3, [r0, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8005954:	8a83      	ldrh	r3, [r0, #20]
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);

  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8005956:	89aa      	ldrh	r2, [r5, #12]

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8005958:	b29b      	uxth	r3, r3

  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 800595a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 800595e:	4313      	orrs	r3, r2
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8005960:	b085      	sub	sp, #20
  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8005962:	8283      	strh	r3, [r0, #20]
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8005964:	4604      	mov	r4, r0
  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate */
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8005966:	4668      	mov	r0, sp
 8005968:	f7fe f82a 	bl	80039c0 <RCC_GetClocksFreq>

  if ((USARTx == USART1) || (USARTx == USART6))
 800596c:	4b1a      	ldr	r3, [pc, #104]	; (80059d8 <USART_Init+0xb4>)
 800596e:	429c      	cmp	r4, r3
 8005970:	d003      	beq.n	800597a <USART_Init+0x56>
 8005972:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005976:	429c      	cmp	r4, r3
 8005978:	d101      	bne.n	800597e <USART_Init+0x5a>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 800597a:	9b03      	ldr	r3, [sp, #12]
 800597c:	e000      	b.n	8005980 <USART_Init+0x5c>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 800597e:	9b02      	ldr	r3, [sp, #8]
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8005980:	89a2      	ldrh	r2, [r4, #12]
 8005982:	b212      	sxth	r2, r2
 8005984:	2a00      	cmp	r2, #0
 8005986:	f04f 0119 	mov.w	r1, #25
 800598a:	682a      	ldr	r2, [r5, #0]
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 800598c:	fb01 f103 	mul.w	r1, r1, r3
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8005990:	da01      	bge.n	8005996 <USART_Init+0x72>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8005992:	0052      	lsls	r2, r2, #1
 8005994:	e000      	b.n	8005998 <USART_Init+0x74>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8005996:	0092      	lsls	r2, r2, #2
  }
  tmpreg = (integerdivider / 100) << 4;
 8005998:	2364      	movs	r3, #100	; 0x64
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 800599a:	fbb1 f1f2 	udiv	r1, r1, r2
  }
  tmpreg = (integerdivider / 100) << 4;
 800599e:	fbb1 f2f3 	udiv	r2, r1, r3
 80059a2:	0112      	lsls	r2, r2, #4

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 80059a4:	0910      	lsrs	r0, r2, #4
 80059a6:	fb03 1110 	mls	r1, r3, r0, r1

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 80059aa:	89a0      	ldrh	r0, [r4, #12]
 80059ac:	b200      	sxth	r0, r0
 80059ae:	2800      	cmp	r0, #0
 80059b0:	da06      	bge.n	80059c0 <USART_Init+0x9c>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 80059b2:	00c9      	lsls	r1, r1, #3
 80059b4:	3132      	adds	r1, #50	; 0x32
 80059b6:	fbb1 f3f3 	udiv	r3, r1, r3
 80059ba:	f003 0307 	and.w	r3, r3, #7
 80059be:	e005      	b.n	80059cc <USART_Init+0xa8>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 80059c0:	0109      	lsls	r1, r1, #4
 80059c2:	3132      	adds	r1, #50	; 0x32
 80059c4:	fbb1 f3f3 	udiv	r3, r1, r3
 80059c8:	f003 030f 	and.w	r3, r3, #15
 80059cc:	431a      	orrs	r2, r3
  }
  
  /* Write to USART BRR register */
  USARTx->BRR = (uint16_t)tmpreg;
 80059ce:	b292      	uxth	r2, r2
 80059d0:	8122      	strh	r2, [r4, #8]
}
 80059d2:	b005      	add	sp, #20
 80059d4:	bd30      	pop	{r4, r5, pc}
 80059d6:	bf00      	nop
 80059d8:	40011000 	.word	0x40011000

080059dc <USART_StructInit>:
  * @retval None
  */
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
 80059dc:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 80059e0:	6003      	str	r3, [r0, #0]
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
  USART_InitStruct->USART_Parity = USART_Parity_No ;
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 80059e2:	220c      	movs	r2, #12
  */
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
 80059e4:	2300      	movs	r3, #0
 80059e6:	8083      	strh	r3, [r0, #4]
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
 80059e8:	80c3      	strh	r3, [r0, #6]
  USART_InitStruct->USART_Parity = USART_Parity_No ;
 80059ea:	8103      	strh	r3, [r0, #8]
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 80059ec:	8142      	strh	r2, [r0, #10]
  USART_InitStruct->USART_HardwareFlowControl = USART_HardwareFlowControl_None;  
 80059ee:	8183      	strh	r3, [r0, #12]
}
 80059f0:	4770      	bx	lr

080059f2 <USART_ClockInit>:
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 80059f2:	880b      	ldrh	r3, [r1, #0]
  assert_param(IS_USART_CPOL(USART_ClockInitStruct->USART_CPOL));
  assert_param(IS_USART_CPHA(USART_ClockInitStruct->USART_CPHA));
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 80059f4:	8a02      	ldrh	r2, [r0, #16]
  *         contains the configuration information for the specified  USART peripheral.
  * @note   The Smart Card and Synchronous modes are not available for UART4 and UART5.    
  * @retval None
  */
void USART_ClockInit(USART_TypeDef* USARTx, USART_ClockInitTypeDef* USART_ClockInitStruct)
{
 80059f6:	b510      	push	{r4, lr}
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 80059f8:	884c      	ldrh	r4, [r1, #2]
 80059fa:	4323      	orrs	r3, r4
 80059fc:	888c      	ldrh	r4, [r1, #4]
 80059fe:	88c9      	ldrh	r1, [r1, #6]
 8005a00:	4323      	orrs	r3, r4
  assert_param(IS_USART_CPOL(USART_ClockInitStruct->USART_CPOL));
  assert_param(IS_USART_CPHA(USART_ClockInitStruct->USART_CPHA));
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8005a02:	b292      	uxth	r2, r2
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 8005a04:	430b      	orrs	r3, r1
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= (uint32_t)~((uint32_t)CR2_CLOCK_CLEAR_MASK);
 8005a06:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 8005a0a:	b29b      	uxth	r3, r3
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8005a0c:	4313      	orrs	r3, r2
 8005a0e:	8203      	strh	r3, [r0, #16]
}
 8005a10:	bd10      	pop	{r4, pc}

08005a12 <USART_ClockStructInit>:
  * @retval None
  */
void USART_ClockStructInit(USART_ClockInitTypeDef* USART_ClockInitStruct)
{
  /* USART_ClockInitStruct members default value */
  USART_ClockInitStruct->USART_Clock = USART_Clock_Disable;
 8005a12:	2300      	movs	r3, #0
 8005a14:	8003      	strh	r3, [r0, #0]
  USART_ClockInitStruct->USART_CPOL = USART_CPOL_Low;
 8005a16:	8043      	strh	r3, [r0, #2]
  USART_ClockInitStruct->USART_CPHA = USART_CPHA_1Edge;
 8005a18:	8083      	strh	r3, [r0, #4]
  USART_ClockInitStruct->USART_LastBit = USART_LastBit_Disable;
 8005a1a:	80c3      	strh	r3, [r0, #6]
}
 8005a1c:	4770      	bx	lr

08005a1e <USART_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 8005a1e:	8983      	ldrh	r3, [r0, #12]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8005a20:	b119      	cbz	r1, 8005a2a <USART_Cmd+0xc>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 8005a22:	b29b      	uxth	r3, r3
 8005a24:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005a28:	e003      	b.n	8005a32 <USART_Cmd+0x14>
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 8005a2a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005a2e:	041b      	lsls	r3, r3, #16
 8005a30:	0c1b      	lsrs	r3, r3, #16
 8005a32:	8183      	strh	r3, [r0, #12]
 8005a34:	4770      	bx	lr

08005a36 <USART_SetPrescaler>:
{ 
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Clear the USART prescaler */
  USARTx->GTPR &= USART_GTPR_GT;
 8005a36:	8b03      	ldrh	r3, [r0, #24]
 8005a38:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8005a3c:	8303      	strh	r3, [r0, #24]
  /* Set the USART prescaler */
  USARTx->GTPR |= USART_Prescaler;
 8005a3e:	8b03      	ldrh	r3, [r0, #24]
 8005a40:	b29b      	uxth	r3, r3
 8005a42:	430b      	orrs	r3, r1
 8005a44:	8303      	strh	r3, [r0, #24]
}
 8005a46:	4770      	bx	lr

08005a48 <USART_OverSampling8Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the 8x Oversampling mode by setting the OVER8 bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_OVER8;
 8005a48:	8983      	ldrh	r3, [r0, #12]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8005a4a:	b129      	cbz	r1, 8005a58 <USART_OverSampling8Cmd+0x10>
  {
    /* Enable the 8x Oversampling mode by setting the OVER8 bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_OVER8;
 8005a4c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005a50:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005a54:	b29b      	uxth	r3, r3
 8005a56:	e001      	b.n	8005a5c <USART_OverSampling8Cmd+0x14>
  }
  else
  {
    /* Disable the 8x Oversampling mode by clearing the OVER8 bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_OVER8);
 8005a58:	045b      	lsls	r3, r3, #17
 8005a5a:	0c5b      	lsrs	r3, r3, #17
 8005a5c:	8183      	strh	r3, [r0, #12]
 8005a5e:	4770      	bx	lr

08005a60 <USART_OneBitMethodCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the one bit method by setting the ONEBITE bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_ONEBIT;
 8005a60:	8a83      	ldrh	r3, [r0, #20]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8005a62:	b119      	cbz	r1, 8005a6c <USART_OneBitMethodCmd+0xc>
  {
    /* Enable the one bit method by setting the ONEBITE bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_ONEBIT;
 8005a64:	b29b      	uxth	r3, r3
 8005a66:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005a6a:	e003      	b.n	8005a74 <USART_OneBitMethodCmd+0x14>
  }
  else
  {
    /* Disable the one bit method by clearing the ONEBITE bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_ONEBIT);
 8005a6c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005a70:	041b      	lsls	r3, r3, #16
 8005a72:	0c1b      	lsrs	r3, r3, #16
 8005a74:	8283      	strh	r3, [r0, #20]
 8005a76:	4770      	bx	lr

08005a78 <USART_SendData>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 8005a78:	05c9      	lsls	r1, r1, #23
 8005a7a:	0dc9      	lsrs	r1, r1, #23
 8005a7c:	8081      	strh	r1, [r0, #4]
}
 8005a7e:	4770      	bx	lr

08005a80 <USART_ReceiveData>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 8005a80:	8880      	ldrh	r0, [r0, #4]
 8005a82:	05c0      	lsls	r0, r0, #23
}
 8005a84:	0dc0      	lsrs	r0, r0, #23
 8005a86:	4770      	bx	lr

08005a88 <USART_SetAddress>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_ADDRESS(USART_Address)); 
    
  /* Clear the USART address */
  USARTx->CR2 &= (uint16_t)~((uint16_t)USART_CR2_ADD);
 8005a88:	8a03      	ldrh	r3, [r0, #16]
 8005a8a:	f023 030f 	bic.w	r3, r3, #15
 8005a8e:	041b      	lsls	r3, r3, #16
 8005a90:	0c1b      	lsrs	r3, r3, #16
 8005a92:	8203      	strh	r3, [r0, #16]
  /* Set the USART address node */
  USARTx->CR2 |= USART_Address;
 8005a94:	8a03      	ldrh	r3, [r0, #16]
 8005a96:	b29b      	uxth	r3, r3
 8005a98:	430b      	orrs	r3, r1
 8005a9a:	8203      	strh	r3, [r0, #16]
}
 8005a9c:	4770      	bx	lr

08005a9e <USART_ReceiverWakeUpCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
  {
    /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_RWU;
 8005a9e:	8983      	ldrh	r3, [r0, #12]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
 8005aa0:	b119      	cbz	r1, 8005aaa <USART_ReceiverWakeUpCmd+0xc>
  {
    /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_RWU;
 8005aa2:	b29b      	uxth	r3, r3
 8005aa4:	f043 0302 	orr.w	r3, r3, #2
 8005aa8:	e003      	b.n	8005ab2 <USART_ReceiverWakeUpCmd+0x14>
  }
  else
  {
    /* Disable the USART mute mode by clearing the RWU bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_RWU);
 8005aaa:	f023 0302 	bic.w	r3, r3, #2
 8005aae:	041b      	lsls	r3, r3, #16
 8005ab0:	0c1b      	lsrs	r3, r3, #16
 8005ab2:	8183      	strh	r3, [r0, #12]
 8005ab4:	4770      	bx	lr

08005ab6 <USART_WakeUpConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_WAKEUP(USART_WakeUp));
  
  USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_WAKE);
 8005ab6:	8983      	ldrh	r3, [r0, #12]
 8005ab8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005abc:	041b      	lsls	r3, r3, #16
 8005abe:	0c1b      	lsrs	r3, r3, #16
 8005ac0:	8183      	strh	r3, [r0, #12]
  USARTx->CR1 |= USART_WakeUp;
 8005ac2:	8983      	ldrh	r3, [r0, #12]
 8005ac4:	b29b      	uxth	r3, r3
 8005ac6:	430b      	orrs	r3, r1
 8005ac8:	8183      	strh	r3, [r0, #12]
}
 8005aca:	4770      	bx	lr

08005acc <USART_LINBreakDetectLengthConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_LIN_BREAK_DETECT_LENGTH(USART_LINBreakDetectLength));
  
  USARTx->CR2 &= (uint16_t)~((uint16_t)USART_CR2_LBDL);
 8005acc:	8a03      	ldrh	r3, [r0, #16]
 8005ace:	f023 0320 	bic.w	r3, r3, #32
 8005ad2:	041b      	lsls	r3, r3, #16
 8005ad4:	0c1b      	lsrs	r3, r3, #16
 8005ad6:	8203      	strh	r3, [r0, #16]
  USARTx->CR2 |= USART_LINBreakDetectLength;  
 8005ad8:	8a03      	ldrh	r3, [r0, #16]
 8005ada:	b29b      	uxth	r3, r3
 8005adc:	430b      	orrs	r3, r1
 8005ade:	8203      	strh	r3, [r0, #16]
}
 8005ae0:	4770      	bx	lr

08005ae2 <USART_LINCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
    USARTx->CR2 |= USART_CR2_LINEN;
 8005ae2:	8a03      	ldrh	r3, [r0, #16]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8005ae4:	b119      	cbz	r1, 8005aee <USART_LINCmd+0xc>
  {
    /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
    USARTx->CR2 |= USART_CR2_LINEN;
 8005ae6:	b29b      	uxth	r3, r3
 8005ae8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005aec:	e003      	b.n	8005af6 <USART_LINCmd+0x14>
  }
  else
  {
    /* Disable the LIN mode by clearing the LINEN bit in the CR2 register */
    USARTx->CR2 &= (uint16_t)~((uint16_t)USART_CR2_LINEN);
 8005aee:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005af2:	041b      	lsls	r3, r3, #16
 8005af4:	0c1b      	lsrs	r3, r3, #16
 8005af6:	8203      	strh	r3, [r0, #16]
 8005af8:	4770      	bx	lr

08005afa <USART_SendBreak>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Send break characters */
  USARTx->CR1 |= USART_CR1_SBK;
 8005afa:	8983      	ldrh	r3, [r0, #12]
 8005afc:	b29b      	uxth	r3, r3
 8005afe:	f043 0301 	orr.w	r3, r3, #1
 8005b02:	8183      	strh	r3, [r0, #12]
}
 8005b04:	4770      	bx	lr

08005b06 <USART_HalfDuplexCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_HDSEL;
 8005b06:	8a83      	ldrh	r3, [r0, #20]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8005b08:	b119      	cbz	r1, 8005b12 <USART_HalfDuplexCmd+0xc>
  {
    /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_HDSEL;
 8005b0a:	b29b      	uxth	r3, r3
 8005b0c:	f043 0308 	orr.w	r3, r3, #8
 8005b10:	e003      	b.n	8005b1a <USART_HalfDuplexCmd+0x14>
  }
  else
  {
    /* Disable the Half-Duplex mode by clearing the HDSEL bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_HDSEL);
 8005b12:	f023 0308 	bic.w	r3, r3, #8
 8005b16:	041b      	lsls	r3, r3, #16
 8005b18:	0c1b      	lsrs	r3, r3, #16
 8005b1a:	8283      	strh	r3, [r0, #20]
 8005b1c:	4770      	bx	lr

08005b1e <USART_SetGuardTime>:
{    
  /* Check the parameters */
  assert_param(IS_USART_1236_PERIPH(USARTx));
  
  /* Clear the USART Guard time */
  USARTx->GTPR &= USART_GTPR_PSC;
 8005b1e:	8b03      	ldrh	r3, [r0, #24]
 8005b20:	b2db      	uxtb	r3, r3
 8005b22:	8303      	strh	r3, [r0, #24]
  /* Set the USART guard time */
  USARTx->GTPR |= (uint16_t)((uint16_t)USART_GuardTime << 0x08);
 8005b24:	8b03      	ldrh	r3, [r0, #24]
 8005b26:	b29b      	uxth	r3, r3
 8005b28:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005b2c:	8303      	strh	r3, [r0, #24]
}
 8005b2e:	4770      	bx	lr

08005b30 <USART_SmartCardCmd>:
  assert_param(IS_USART_1236_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the SC mode by setting the SCEN bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_SCEN;
 8005b30:	8a83      	ldrh	r3, [r0, #20]
void USART_SmartCardCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_USART_1236_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8005b32:	b119      	cbz	r1, 8005b3c <USART_SmartCardCmd+0xc>
  {
    /* Enable the SC mode by setting the SCEN bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_SCEN;
 8005b34:	b29b      	uxth	r3, r3
 8005b36:	f043 0320 	orr.w	r3, r3, #32
 8005b3a:	e003      	b.n	8005b44 <USART_SmartCardCmd+0x14>
  }
  else
  {
    /* Disable the SC mode by clearing the SCEN bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_SCEN);
 8005b3c:	f023 0320 	bic.w	r3, r3, #32
 8005b40:	041b      	lsls	r3, r3, #16
 8005b42:	0c1b      	lsrs	r3, r3, #16
 8005b44:	8283      	strh	r3, [r0, #20]
 8005b46:	4770      	bx	lr

08005b48 <USART_SmartCardNACKCmd>:
  assert_param(IS_USART_1236_PERIPH(USARTx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the NACK transmission by setting the NACK bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_NACK;
 8005b48:	8a83      	ldrh	r3, [r0, #20]
void USART_SmartCardNACKCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_USART_1236_PERIPH(USARTx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8005b4a:	b119      	cbz	r1, 8005b54 <USART_SmartCardNACKCmd+0xc>
  {
    /* Enable the NACK transmission by setting the NACK bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_NACK;
 8005b4c:	b29b      	uxth	r3, r3
 8005b4e:	f043 0310 	orr.w	r3, r3, #16
 8005b52:	e003      	b.n	8005b5c <USART_SmartCardNACKCmd+0x14>
  }
  else
  {
    /* Disable the NACK transmission by clearing the NACK bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_NACK);
 8005b54:	f023 0310 	bic.w	r3, r3, #16
 8005b58:	041b      	lsls	r3, r3, #16
 8005b5a:	0c1b      	lsrs	r3, r3, #16
 8005b5c:	8283      	strh	r3, [r0, #20]
 8005b5e:	4770      	bx	lr

08005b60 <USART_IrDAConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_IRDA_MODE(USART_IrDAMode));
    
  USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_IRLP);
 8005b60:	8a83      	ldrh	r3, [r0, #20]
 8005b62:	f023 0304 	bic.w	r3, r3, #4
 8005b66:	041b      	lsls	r3, r3, #16
 8005b68:	0c1b      	lsrs	r3, r3, #16
 8005b6a:	8283      	strh	r3, [r0, #20]
  USARTx->CR3 |= USART_IrDAMode;
 8005b6c:	8a83      	ldrh	r3, [r0, #20]
 8005b6e:	b29b      	uxth	r3, r3
 8005b70:	430b      	orrs	r3, r1
 8005b72:	8283      	strh	r3, [r0, #20]
}
 8005b74:	4770      	bx	lr

08005b76 <USART_IrDACmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
  {
    /* Enable the IrDA mode by setting the IREN bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_IREN;
 8005b76:	8a83      	ldrh	r3, [r0, #20]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
 8005b78:	b119      	cbz	r1, 8005b82 <USART_IrDACmd+0xc>
  {
    /* Enable the IrDA mode by setting the IREN bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_IREN;
 8005b7a:	b29b      	uxth	r3, r3
 8005b7c:	f043 0302 	orr.w	r3, r3, #2
 8005b80:	e003      	b.n	8005b8a <USART_IrDACmd+0x14>
  }
  else
  {
    /* Disable the IrDA mode by clearing the IREN bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_IREN);
 8005b82:	f023 0302 	bic.w	r3, r3, #2
 8005b86:	041b      	lsls	r3, r3, #16
 8005b88:	0c1b      	lsrs	r3, r3, #16
 8005b8a:	8283      	strh	r3, [r0, #20]
 8005b8c:	4770      	bx	lr

08005b8e <USART_DMACmd>:

  if (NewState != DISABLE)
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 8005b8e:	8a83      	ldrh	r3, [r0, #20]
 8005b90:	b29b      	uxth	r3, r3
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DMAREQ(USART_DMAReq));  
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 

  if (NewState != DISABLE)
 8005b92:	b10a      	cbz	r2, 8005b98 <USART_DMACmd+0xa>
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 8005b94:	4319      	orrs	r1, r3
 8005b96:	e001      	b.n	8005b9c <USART_DMACmd+0xe>
  }
  else
  {
    /* Disable the DMA transfer for selected requests by clearing the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 &= (uint16_t)~USART_DMAReq;
 8005b98:	ea23 0101 	bic.w	r1, r3, r1
 8005b9c:	8281      	strh	r1, [r0, #20]
 8005b9e:	4770      	bx	lr

08005ba0 <USART_ITConfig>:
  } 
    
  usartxbase = (uint32_t)USARTx;

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8005ba0:	f3c1 1342 	ubfx	r3, r1, #5, #3
  * @param  NewState: new state of the specified USARTx interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8005ba4:	b510      	push	{r4, lr}

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 8005ba6:	f001 011f 	and.w	r1, r1, #31
  itmask = (((uint32_t)0x01) << itpos);
 8005baa:	2401      	movs	r4, #1
 8005bac:	fa14 f101 	lsls.w	r1, r4, r1
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8005bb0:	42a3      	cmp	r3, r4
 8005bb2:	d101      	bne.n	8005bb8 <USART_ITConfig+0x18>
  {
    usartxbase += 0x0C;
 8005bb4:	300c      	adds	r0, #12
 8005bb6:	e004      	b.n	8005bc2 <USART_ITConfig+0x22>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8005bb8:	2b02      	cmp	r3, #2
 8005bba:	d101      	bne.n	8005bc0 <USART_ITConfig+0x20>
  {
    usartxbase += 0x10;
 8005bbc:	3010      	adds	r0, #16
 8005bbe:	e000      	b.n	8005bc2 <USART_ITConfig+0x22>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8005bc0:	3014      	adds	r0, #20
  }
  if (NewState != DISABLE)
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8005bc2:	6803      	ldr	r3, [r0, #0]
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
  }
  if (NewState != DISABLE)
 8005bc4:	b10a      	cbz	r2, 8005bca <USART_ITConfig+0x2a>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8005bc6:	4319      	orrs	r1, r3
 8005bc8:	e001      	b.n	8005bce <USART_ITConfig+0x2e>
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8005bca:	ea23 0101 	bic.w	r1, r3, r1
 8005bce:	6001      	str	r1, [r0, #0]
 8005bd0:	bd10      	pop	{r4, pc}

08005bd2 <USART_GetFlagStatus>:
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 8005bd2:	8803      	ldrh	r3, [r0, #0]
  {
    bitstatus = SET;
 8005bd4:	4219      	tst	r1, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8005bd6:	bf0c      	ite	eq
 8005bd8:	2000      	moveq	r0, #0
 8005bda:	2001      	movne	r0, #1
 8005bdc:	4770      	bx	lr

08005bde <USART_ClearFlag>:
  if ((USART_FLAG & USART_FLAG_CTS) == USART_FLAG_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
       
  USARTx->SR = (uint16_t)~USART_FLAG;
 8005bde:	43c9      	mvns	r1, r1
 8005be0:	b289      	uxth	r1, r1
 8005be2:	8001      	strh	r1, [r0, #0]
}
 8005be4:	4770      	bx	lr

08005be6 <USART_GetITStatus>:
    
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
  itmask = (uint32_t)0x01 << itmask;
 8005be6:	2201      	movs	r2, #1
  *            @arg USART_IT_FE:   Framing Error interrupt
  *            @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8005be8:	b510      	push	{r4, lr}
  } 
    
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
 8005bea:	f001 031f 	and.w	r3, r1, #31
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8005bee:	f3c1 1442 	ubfx	r4, r1, #5, #3
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
  itmask = (uint32_t)0x01 << itmask;
 8005bf2:	409a      	lsls	r2, r3
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8005bf4:	2c01      	cmp	r4, #1
 8005bf6:	d101      	bne.n	8005bfc <USART_GetITStatus+0x16>
  {
    itmask &= USARTx->CR1;
 8005bf8:	8983      	ldrh	r3, [r0, #12]
 8005bfa:	e003      	b.n	8005c04 <USART_GetITStatus+0x1e>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8005bfc:	2c02      	cmp	r4, #2
  {
    itmask &= USARTx->CR2;
 8005bfe:	bf0c      	ite	eq
 8005c00:	8a03      	ldrheq	r3, [r0, #16]
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8005c02:	8a83      	ldrhne	r3, [r0, #20]
 8005c04:	b29b      	uxth	r3, r3
 8005c06:	4013      	ands	r3, r2
  }
  
  bitpos = USART_IT >> 0x08;
  bitpos = (uint32_t)0x01 << bitpos;
  bitpos &= USARTx->SR;
 8005c08:	8802      	ldrh	r2, [r0, #0]
 8005c0a:	b292      	uxth	r2, r2
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 8005c0c:	b143      	cbz	r3, 8005c20 <USART_GetITStatus+0x3a>
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
  }
  
  bitpos = USART_IT >> 0x08;
 8005c0e:	0a09      	lsrs	r1, r1, #8
  bitpos = (uint32_t)0x01 << bitpos;
 8005c10:	2301      	movs	r3, #1
 8005c12:	fa13 f101 	lsls.w	r1, r3, r1
  *            @arg USART_IT_NE:   Noise Error interrupt
  *            @arg USART_IT_FE:   Framing Error interrupt
  *            @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
 8005c16:	4211      	tst	r1, r2
  bitpos = USART_IT >> 0x08;
  bitpos = (uint32_t)0x01 << bitpos;
  bitpos &= USARTx->SR;
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
  {
    bitstatus = SET;
 8005c18:	bf0c      	ite	eq
 8005c1a:	2000      	moveq	r0, #0
 8005c1c:	2001      	movne	r0, #1
 8005c1e:	bd10      	pop	{r4, pc}
  }
  else
  {
    bitstatus = RESET;
 8005c20:	4618      	mov	r0, r3
  }
  
  return bitstatus;  
}
 8005c22:	bd10      	pop	{r4, pc}

08005c24 <USART_ClearITPendingBit>:
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  bitpos = USART_IT >> 0x08;
  itmask = ((uint16_t)0x01 << (uint16_t)bitpos);
 8005c24:	0a09      	lsrs	r1, r1, #8
 8005c26:	2301      	movs	r3, #1
 8005c28:	408b      	lsls	r3, r1
  USARTx->SR = (uint16_t)~itmask;
 8005c2a:	43db      	mvns	r3, r3
 8005c2c:	b29b      	uxth	r3, r3
 8005c2e:	8003      	strh	r3, [r0, #0]
}
 8005c30:	4770      	bx	lr
 8005c32:	bf00      	nop

08005c34 <WWDG_DeInit>:
  * @brief  Deinitializes the WWDG peripheral registers to their default reset values.
  * @param  None
  * @retval None
  */
void WWDG_DeInit(void)
{
 8005c34:	b508      	push	{r3, lr}
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_WWDG, ENABLE);
 8005c36:	2101      	movs	r1, #1
 8005c38:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8005c3c:	f7fd ff90 	bl	8003b60 <RCC_APB1PeriphResetCmd>
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_WWDG, DISABLE);
 8005c40:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8005c44:	2100      	movs	r1, #0
}
 8005c46:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  * @retval None
  */
void WWDG_DeInit(void)
{
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_WWDG, ENABLE);
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_WWDG, DISABLE);
 8005c4a:	f7fd bf89 	b.w	8003b60 <RCC_APB1PeriphResetCmd>

08005c4e <WWDG_SetPrescaler>:
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_WWDG_PRESCALER(WWDG_Prescaler));
  /* Clear WDGTB[1:0] bits */
  tmpreg = WWDG->CFR & CFR_WDGTB_MASK;
 8005c4e:	4b03      	ldr	r3, [pc, #12]	; (8005c5c <WWDG_SetPrescaler+0xe>)
 8005c50:	685a      	ldr	r2, [r3, #4]
 8005c52:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
  /* Set WDGTB[1:0] bits according to WWDG_Prescaler value */
  tmpreg |= WWDG_Prescaler;
 8005c56:	4302      	orrs	r2, r0
  /* Store the new value */
  WWDG->CFR = tmpreg;
 8005c58:	605a      	str	r2, [r3, #4]
}
 8005c5a:	4770      	bx	lr
 8005c5c:	40002c00 	.word	0x40002c00

08005c60 <WWDG_SetWindowValue>:
  * @param  WindowValue: specifies the window value to be compared to the downcounter.
  *   This parameter value must be lower than 0x80.
  * @retval None
  */
void WWDG_SetWindowValue(uint8_t WindowValue)
{
 8005c60:	b082      	sub	sp, #8
  __IO uint32_t tmpreg = 0;
 8005c62:	2300      	movs	r3, #0
 8005c64:	9301      	str	r3, [sp, #4]

  /* Check the parameters */
  assert_param(IS_WWDG_WINDOW_VALUE(WindowValue));
  /* Clear W[6:0] bits */

  tmpreg = WWDG->CFR & CFR_W_MASK;
 8005c66:	4b07      	ldr	r3, [pc, #28]	; (8005c84 <WWDG_SetWindowValue+0x24>)
 8005c68:	685a      	ldr	r2, [r3, #4]
 8005c6a:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
 8005c6e:	9201      	str	r2, [sp, #4]

  /* Set W[6:0] bits according to WindowValue value */
  tmpreg |= WindowValue & (uint32_t) BIT_MASK;
 8005c70:	9a01      	ldr	r2, [sp, #4]
 8005c72:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 8005c76:	4302      	orrs	r2, r0
 8005c78:	9201      	str	r2, [sp, #4]

  /* Store the new value */
  WWDG->CFR = tmpreg;
 8005c7a:	9a01      	ldr	r2, [sp, #4]
 8005c7c:	605a      	str	r2, [r3, #4]
}
 8005c7e:	b002      	add	sp, #8
 8005c80:	4770      	bx	lr
 8005c82:	bf00      	nop
 8005c84:	40002c00 	.word	0x40002c00

08005c88 <WWDG_EnableIT>:
  * @param  None
  * @retval None
  */
void WWDG_EnableIT(void)
{
  *(__IO uint32_t *) CFR_EWI_BB = (uint32_t)ENABLE;
 8005c88:	4b01      	ldr	r3, [pc, #4]	; (8005c90 <WWDG_EnableIT+0x8>)
 8005c8a:	2201      	movs	r2, #1
 8005c8c:	601a      	str	r2, [r3, #0]
}
 8005c8e:	4770      	bx	lr
 8005c90:	420580a4 	.word	0x420580a4

08005c94 <WWDG_SetCounter>:
{
  /* Check the parameters */
  assert_param(IS_WWDG_COUNTER(Counter));
  /* Write to T[6:0] bits to configure the counter value, no need to do
     a read-modify-write; writing a 0 to WDGA bit does nothing */
  WWDG->CR = Counter & BIT_MASK;
 8005c94:	4b02      	ldr	r3, [pc, #8]	; (8005ca0 <WWDG_SetCounter+0xc>)
 8005c96:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 8005c9a:	6018      	str	r0, [r3, #0]
}
 8005c9c:	4770      	bx	lr
 8005c9e:	bf00      	nop
 8005ca0:	40002c00 	.word	0x40002c00

08005ca4 <WWDG_Enable>:
  */
void WWDG_Enable(uint8_t Counter)
{
  /* Check the parameters */
  assert_param(IS_WWDG_COUNTER(Counter));
  WWDG->CR = WWDG_CR_WDGA | Counter;
 8005ca4:	4b02      	ldr	r3, [pc, #8]	; (8005cb0 <WWDG_Enable+0xc>)
 8005ca6:	f040 0080 	orr.w	r0, r0, #128	; 0x80
 8005caa:	6018      	str	r0, [r3, #0]
}
 8005cac:	4770      	bx	lr
 8005cae:	bf00      	nop
 8005cb0:	40002c00 	.word	0x40002c00

08005cb4 <WWDG_GetFlagStatus>:
  */
FlagStatus WWDG_GetFlagStatus(void)
{
  FlagStatus bitstatus = RESET;
    
  if ((WWDG->SR) != (uint32_t)RESET)
 8005cb4:	4b02      	ldr	r3, [pc, #8]	; (8005cc0 <WWDG_GetFlagStatus+0xc>)
 8005cb6:	6898      	ldr	r0, [r3, #8]
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8005cb8:	3000      	adds	r0, #0
 8005cba:	bf18      	it	ne
 8005cbc:	2001      	movne	r0, #1
 8005cbe:	4770      	bx	lr
 8005cc0:	40002c00 	.word	0x40002c00

08005cc4 <WWDG_ClearFlag>:
  * @param  None
  * @retval None
  */
void WWDG_ClearFlag(void)
{
  WWDG->SR = (uint32_t)RESET;
 8005cc4:	4b01      	ldr	r3, [pc, #4]	; (8005ccc <WWDG_ClearFlag+0x8>)
 8005cc6:	2200      	movs	r2, #0
 8005cc8:	609a      	str	r2, [r3, #8]
}
 8005cca:	4770      	bx	lr
 8005ccc:	40002c00 	.word	0x40002c00
 8005cd0:	08005fe0 	.word	0x08005fe0
 8005cd4:	20000000 	.word	0x20000000
 8005cd8:	2000004c 	.word	0x2000004c
 8005cdc:	2000004c 	.word	0x2000004c
 8005ce0:	20000060 	.word	0x20000060

08005ce4 <NMI_Handler>:
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
}
 8005ce4:	4770      	bx	lr

08005ce6 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8005ce6:	e7fe      	b.n	8005ce6 <HardFault_Handler>

08005ce8 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8005ce8:	e7fe      	b.n	8005ce8 <MemManage_Handler>

08005cea <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8005cea:	e7fe      	b.n	8005cea <BusFault_Handler>

08005cec <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8005cec:	e7fe      	b.n	8005cec <UsageFault_Handler>

08005cee <SVC_Handler>:
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
}
 8005cee:	4770      	bx	lr

08005cf0 <DebugMon_Handler>:
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
}
 8005cf0:	4770      	bx	lr

08005cf2 <PendSV_Handler>:
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
}
 8005cf2:	4770      	bx	lr

08005cf4 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005cf4:	4b36      	ldr	r3, [pc, #216]	; (8005dd0 <SystemInit+0xdc>)
 8005cf6:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8005cfa:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8005cfe:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8005d02:	4b34      	ldr	r3, [pc, #208]	; (8005dd4 <SystemInit+0xe0>)
 8005d04:	681a      	ldr	r2, [r3, #0]
 8005d06:	f042 0201 	orr.w	r2, r2, #1
 8005d0a:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8005d0c:	2200      	movs	r2, #0
 8005d0e:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8005d10:	6819      	ldr	r1, [r3, #0]
 8005d12:	f021 7184 	bic.w	r1, r1, #17301504	; 0x1080000
 8005d16:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 8005d1a:	6019      	str	r1, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8005d1c:	492e      	ldr	r1, [pc, #184]	; (8005dd8 <SystemInit+0xe4>)
 8005d1e:	6059      	str	r1, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8005d20:	6819      	ldr	r1, [r3, #0]
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005d22:	b082      	sub	sp, #8

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8005d24:	f421 2180 	bic.w	r1, r1, #262144	; 0x40000
 8005d28:	6019      	str	r1, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8005d2a:	60da      	str	r2, [r3, #12]
static void SetSysClock(void)
{
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8005d2c:	9200      	str	r2, [sp, #0]
 8005d2e:	9201      	str	r2, [sp, #4]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8005d30:	681a      	ldr	r2, [r3, #0]
 8005d32:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8005d36:	601a      	str	r2, [r3, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8005d38:	681a      	ldr	r2, [r3, #0]
 8005d3a:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8005d3e:	9201      	str	r2, [sp, #4]
    StartUpCounter++;
 8005d40:	9a00      	ldr	r2, [sp, #0]
 8005d42:	3201      	adds	r2, #1
 8005d44:	9200      	str	r2, [sp, #0]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8005d46:	9a01      	ldr	r2, [sp, #4]
 8005d48:	b91a      	cbnz	r2, 8005d52 <SystemInit+0x5e>
 8005d4a:	9a00      	ldr	r2, [sp, #0]
 8005d4c:	f5b2 6fa0 	cmp.w	r2, #1280	; 0x500
 8005d50:	d1f2      	bne.n	8005d38 <SystemInit+0x44>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8005d52:	4b20      	ldr	r3, [pc, #128]	; (8005dd4 <SystemInit+0xe0>)
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	f413 3300 	ands.w	r3, r3, #131072	; 0x20000
  {
    HSEStatus = (uint32_t)0x01;
 8005d5a:	bf18      	it	ne
 8005d5c:	2301      	movne	r3, #1
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8005d5e:	9301      	str	r3, [sp, #4]
  }

  if (HSEStatus == (uint32_t)0x01)
 8005d60:	9b01      	ldr	r3, [sp, #4]
 8005d62:	2b01      	cmp	r3, #1
 8005d64:	d12e      	bne.n	8005dc4 <SystemInit+0xd0>
  {
    /* Select regulator voltage output Scale 1 mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8005d66:	4b1b      	ldr	r3, [pc, #108]	; (8005dd4 <SystemInit+0xe0>)
 8005d68:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005d6a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8005d6e:	641a      	str	r2, [r3, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 8005d70:	4a1a      	ldr	r2, [pc, #104]	; (8005ddc <SystemInit+0xe8>)
 8005d72:	6811      	ldr	r1, [r2, #0]
 8005d74:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 8005d78:	6011      	str	r1, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8005d7a:	689a      	ldr	r2, [r3, #8]
 8005d7c:	609a      	str	r2, [r3, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8005d7e:	689a      	ldr	r2, [r3, #8]
 8005d80:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005d84:	609a      	str	r2, [r3, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8005d86:	689a      	ldr	r2, [r3, #8]
 8005d88:	f442 52a0 	orr.w	r2, r2, #5120	; 0x1400
 8005d8c:	609a      	str	r2, [r3, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8005d8e:	4a14      	ldr	r2, [pc, #80]	; (8005de0 <SystemInit+0xec>)
 8005d90:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 8005d92:	681a      	ldr	r2, [r3, #0]
 8005d94:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8005d98:	601a      	str	r2, [r3, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8005d9a:	6819      	ldr	r1, [r3, #0]
 8005d9c:	4a0d      	ldr	r2, [pc, #52]	; (8005dd4 <SystemInit+0xe0>)
 8005d9e:	0189      	lsls	r1, r1, #6
 8005da0:	d5fb      	bpl.n	8005d9a <SystemInit+0xa6>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8005da2:	4b10      	ldr	r3, [pc, #64]	; (8005de4 <SystemInit+0xf0>)
 8005da4:	f240 6105 	movw	r1, #1541	; 0x605
 8005da8:	6019      	str	r1, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8005daa:	6893      	ldr	r3, [r2, #8]
 8005dac:	f023 0303 	bic.w	r3, r3, #3
 8005db0:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8005db2:	6893      	ldr	r3, [r2, #8]
 8005db4:	f043 0302 	orr.w	r3, r3, #2
 8005db8:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8005dba:	6893      	ldr	r3, [r2, #8]
 8005dbc:	f003 030c 	and.w	r3, r3, #12
 8005dc0:	2b08      	cmp	r3, #8
 8005dc2:	d1fa      	bne.n	8005dba <SystemInit+0xc6>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8005dc4:	4b02      	ldr	r3, [pc, #8]	; (8005dd0 <SystemInit+0xdc>)
 8005dc6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005dca:	609a      	str	r2, [r3, #8]
#endif
}
 8005dcc:	b002      	add	sp, #8
 8005dce:	4770      	bx	lr
 8005dd0:	e000ed00 	.word	0xe000ed00
 8005dd4:	40023800 	.word	0x40023800
 8005dd8:	24003010 	.word	0x24003010
 8005ddc:	40007000 	.word	0x40007000
 8005de0:	07405419 	.word	0x07405419
 8005de4:	40023c00 	.word	0x40023c00

08005de8 <SystemCoreClockUpdate>:
void SystemCoreClockUpdate(void)
{
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8005de8:	4b18      	ldr	r3, [pc, #96]	; (8005e4c <SystemCoreClockUpdate+0x64>)
 8005dea:	4a19      	ldr	r2, [pc, #100]	; (8005e50 <SystemCoreClockUpdate+0x68>)
 8005dec:	6899      	ldr	r1, [r3, #8]
 8005dee:	f001 010c 	and.w	r1, r1, #12

  switch (tmp)
 8005df2:	2904      	cmp	r1, #4
 8005df4:	d003      	beq.n	8005dfe <SystemCoreClockUpdate+0x16>
 8005df6:	2908      	cmp	r1, #8
 8005df8:	d003      	beq.n	8005e02 <SystemCoreClockUpdate+0x1a>
 8005dfa:	4b16      	ldr	r3, [pc, #88]	; (8005e54 <SystemCoreClockUpdate+0x6c>)
 8005dfc:	e019      	b.n	8005e32 <SystemCoreClockUpdate+0x4a>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
      break;
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8005dfe:	4b16      	ldr	r3, [pc, #88]	; (8005e58 <SystemCoreClockUpdate+0x70>)
 8005e00:	e017      	b.n	8005e32 <SystemCoreClockUpdate+0x4a>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8005e02:	6859      	ldr	r1, [r3, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005e04:	685a      	ldr	r2, [r3, #4]
      
      if (pllsource != 0)
 8005e06:	f411 0f80 	tst.w	r1, #4194304	; 0x400000
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8005e0a:	6859      	ldr	r1, [r3, #4]
 8005e0c:	bf14      	ite	ne
 8005e0e:	4b12      	ldrne	r3, [pc, #72]	; (8005e58 <SystemCoreClockUpdate+0x70>)
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8005e10:	4b10      	ldreq	r3, [pc, #64]	; (8005e54 <SystemCoreClockUpdate+0x6c>)

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005e12:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8005e16:	fbb3 f3f2 	udiv	r3, r3, r2
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8005e1a:	4a0c      	ldr	r2, [pc, #48]	; (8005e4c <SystemCoreClockUpdate+0x64>)
 8005e1c:	6852      	ldr	r2, [r2, #4]
 8005e1e:	f3c2 4201 	ubfx	r2, r2, #16, #2
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
      
      if (pllsource != 0)
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8005e22:	f3c1 1188 	ubfx	r1, r1, #6, #9
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8005e26:	3201      	adds	r2, #1
 8005e28:	0052      	lsls	r2, r2, #1
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8005e2a:	434b      	muls	r3, r1
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
      SystemCoreClock = pllvco/pllp;
 8005e2c:	fbb3 f3f2 	udiv	r3, r3, r2
 8005e30:	4a07      	ldr	r2, [pc, #28]	; (8005e50 <SystemCoreClockUpdate+0x68>)
 8005e32:	6013      	str	r3, [r2, #0]
      SystemCoreClock = HSI_VALUE;
      break;
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8005e34:	4b05      	ldr	r3, [pc, #20]	; (8005e4c <SystemCoreClockUpdate+0x64>)
 8005e36:	689a      	ldr	r2, [r3, #8]
 8005e38:	4b05      	ldr	r3, [pc, #20]	; (8005e50 <SystemCoreClockUpdate+0x68>)
 8005e3a:	f3c2 1203 	ubfx	r2, r2, #4, #4
 8005e3e:	189a      	adds	r2, r3, r2
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 8005e40:	6819      	ldr	r1, [r3, #0]
      SystemCoreClock = HSI_VALUE;
      break;
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8005e42:	7912      	ldrb	r2, [r2, #4]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 8005e44:	fa31 f202 	lsrs.w	r2, r1, r2
 8005e48:	601a      	str	r2, [r3, #0]
}
 8005e4a:	4770      	bx	lr
 8005e4c:	40023800 	.word	0x40023800
 8005e50:	20000038 	.word	0x20000038
 8005e54:	00f42400 	.word	0x00f42400
 8005e58:	007a1200 	.word	0x007a1200

08005e5c <main>:


#define nop()       __asm__ __volatile__("nop")


int main(void) {
 8005e5c:	b500      	push	{lr}
 8005e5e:	ed2d 8b02 	vpush	{d8}
 8005e62:	b083      	sub	sp, #12

	SysTick_Start();
 8005e64:	f7fa fa56 	bl	8000314 <SysTick_Start>

	GPIOMode(GPIOD, GPIO_Pin_12 | GPIO_Pin_13| GPIO_Pin_14| GPIO_Pin_15,
 8005e68:	2300      	movs	r3, #0
 8005e6a:	2201      	movs	r2, #1
 8005e6c:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8005e70:	9300      	str	r3, [sp, #0]
 8005e72:	9301      	str	r3, [sp, #4]
 8005e74:	482b      	ldr	r0, [pc, #172]	; (8005f24 <main+0xc8>)
 8005e76:	2302      	movs	r3, #2
 8005e78:	f7fa f996 	bl	80001a8 <GPIOMode>
			GPIO_Mode_OUT, GPIO_Speed_50MHz, GPIO_OType_PP, GPIO_PuPd_NOPULL);

	usart_begin(19200);
 8005e7c:	f44f 4096 	mov.w	r0, #19200	; 0x4b00
 8005e80:	f7fa fa66 	bl	8000350 <usart_begin>
	usart_print("Hi.\n");
 8005e84:	4828      	ldr	r0, [pc, #160]	; (8005f28 <main+0xcc>)
 8005e86:	f7fa fabd 	bl	8000404 <usart_print>

  // NOTE: Important: Enable full access to FPU: 
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005e8a:	4b28      	ldr	r3, [pc, #160]	; (8005f2c <main+0xd0>)
 8005e8c:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
		case 12:
			digitalWrite(PD15, HIGH);
			break;
		}
		usart_print("passed ");
		usart_printFloat(millis()/1000.0f, 2);
 8005e90:	ed9f 8a27 	vldr	s16, [pc, #156]	; 8005f30 <main+0xd4>

	usart_begin(19200);
	usart_print("Hi.\n");

  // NOTE: Important: Enable full access to FPU: 
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005e94:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8005e98:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  while (1)
  {
		digitalWrite(PD12, LOW);
 8005e9c:	208c      	movs	r0, #140	; 0x8c
 8005e9e:	2100      	movs	r1, #0
 8005ea0:	f7fa f9d4 	bl	800024c <digitalWrite>
		digitalWrite(PD13, LOW);
 8005ea4:	208d      	movs	r0, #141	; 0x8d
 8005ea6:	2100      	movs	r1, #0
 8005ea8:	f7fa f9d0 	bl	800024c <digitalWrite>
		digitalWrite(PD14, LOW);
 8005eac:	208e      	movs	r0, #142	; 0x8e
 8005eae:	2100      	movs	r1, #0
 8005eb0:	f7fa f9cc 	bl	800024c <digitalWrite>
		digitalWrite(PD15, LOW);
 8005eb4:	208f      	movs	r0, #143	; 0x8f
 8005eb6:	2100      	movs	r1, #0
 8005eb8:	f7fa f9c8 	bl	800024c <digitalWrite>
		switch (millis() % 16) {
 8005ebc:	f7fa fa42 	bl	8000344 <millis>
 8005ec0:	f000 000f 	and.w	r0, r0, #15
 8005ec4:	280e      	cmp	r0, #14
 8005ec6:	d80e      	bhi.n	8005ee6 <main+0x8a>
 8005ec8:	2101      	movs	r1, #1
 8005eca:	fa11 f000 	lsls.w	r0, r1, r0
 8005ece:	f242 2344 	movw	r3, #8772	; 0x2244
 8005ed2:	4003      	ands	r3, r0
 8005ed4:	b963      	cbnz	r3, 8005ef0 <main+0x94>
 8005ed6:	f244 4322 	movw	r3, #17442	; 0x4422
 8005eda:	4003      	ands	r3, r0
 8005edc:	b933      	cbnz	r3, 8005eec <main+0x90>
 8005ede:	f241 1388 	movw	r3, #4488	; 0x1188
 8005ee2:	4003      	ands	r3, r0
 8005ee4:	b933      	cbnz	r3, 8005ef4 <main+0x98>
		case 0:
		case 4:
		case 11:
		case 15:
			digitalWrite(PD12, HIGH);
 8005ee6:	208c      	movs	r0, #140	; 0x8c
 8005ee8:	2101      	movs	r1, #1
 8005eea:	e004      	b.n	8005ef6 <main+0x9a>
			break;
		case 1:
		case 5:
		case 10:
		case 14:
			digitalWrite(PD13, HIGH);
 8005eec:	208d      	movs	r0, #141	; 0x8d
 8005eee:	e002      	b.n	8005ef6 <main+0x9a>
			break;
		case 2:
		case 6:
		case 9:
		case 13:
			digitalWrite(PD14, HIGH);
 8005ef0:	208e      	movs	r0, #142	; 0x8e
 8005ef2:	e000      	b.n	8005ef6 <main+0x9a>
			break;
		case 3:
		case 7:
		case 8:
		case 12:
			digitalWrite(PD15, HIGH);
 8005ef4:	208f      	movs	r0, #143	; 0x8f
 8005ef6:	f7fa f9a9 	bl	800024c <digitalWrite>
			break;
		}
		usart_print("passed ");
 8005efa:	480e      	ldr	r0, [pc, #56]	; (8005f34 <main+0xd8>)
 8005efc:	f7fa fa82 	bl	8000404 <usart_print>
		usart_printFloat(millis()/1000.0f, 2);
 8005f00:	f7fa fa20 	bl	8000344 <millis>
 8005f04:	ee07 0a10 	vmov	s14, r0
 8005f08:	eef8 7a47 	vcvt.f32.u32	s15, s14
 8005f0c:	2002      	movs	r0, #2
 8005f0e:	ee87 0a88 	vdiv.f32	s0, s15, s16
 8005f12:	f7fa faa3 	bl	800045c <usart_printFloat>
		usart_print(".\n");
 8005f16:	4808      	ldr	r0, [pc, #32]	; (8005f38 <main+0xdc>)
 8005f18:	f7fa fa74 	bl	8000404 <usart_print>
		delay(125);
 8005f1c:	207d      	movs	r0, #125	; 0x7d
 8005f1e:	f7fa f9ef 	bl	8000300 <delay>
	}
 8005f22:	e7bb      	b.n	8005e9c <main+0x40>
 8005f24:	40020c00 	.word	0x40020c00
 8005f28:	08005fd0 	.word	0x08005fd0
 8005f2c:	e000ed00 	.word	0xe000ed00
 8005f30:	447a0000 	.word	0x447a0000
 8005f34:	08005fd5 	.word	0x08005fd5
 8005f38:	08005fd2 	.word	0x08005fd2

08005f3c <Reset_Handler>:
 8005f3c:	2100      	movs	r1, #0
 8005f3e:	e003      	b.n	8005f48 <LoopCopyDataInit>

08005f40 <CopyDataInit>:
 8005f40:	4b0a      	ldr	r3, [pc, #40]	; (8005f6c <LoopFillZerobss+0x10>)
 8005f42:	585b      	ldr	r3, [r3, r1]
 8005f44:	5043      	str	r3, [r0, r1]
 8005f46:	3104      	adds	r1, #4

08005f48 <LoopCopyDataInit>:
 8005f48:	4809      	ldr	r0, [pc, #36]	; (8005f70 <LoopFillZerobss+0x14>)
 8005f4a:	4b0a      	ldr	r3, [pc, #40]	; (8005f74 <LoopFillZerobss+0x18>)
 8005f4c:	1842      	adds	r2, r0, r1
 8005f4e:	429a      	cmp	r2, r3
 8005f50:	d3f6      	bcc.n	8005f40 <CopyDataInit>
 8005f52:	4a09      	ldr	r2, [pc, #36]	; (8005f78 <LoopFillZerobss+0x1c>)
 8005f54:	e002      	b.n	8005f5c <LoopFillZerobss>

08005f56 <FillZerobss>:
 8005f56:	2300      	movs	r3, #0
 8005f58:	f842 3b04 	str.w	r3, [r2], #4

08005f5c <LoopFillZerobss>:
 8005f5c:	4b07      	ldr	r3, [pc, #28]	; (8005f7c <LoopFillZerobss+0x20>)
 8005f5e:	429a      	cmp	r2, r3
 8005f60:	d3f9      	bcc.n	8005f56 <FillZerobss>
 8005f62:	f7ff fec7 	bl	8005cf4 <SystemInit>
 8005f66:	f7ff ff79 	bl	8005e5c <main>
 8005f6a:	4770      	bx	lr
 8005f6c:	08005fe0 	.word	0x08005fe0
 8005f70:	20000000 	.word	0x20000000
 8005f74:	2000004c 	.word	0x2000004c
 8005f78:	2000004c 	.word	0x2000004c
 8005f7c:	20000060 	.word	0x20000060

08005f80 <ADC_IRQHandler>:
 8005f80:	e7fe      	b.n	8005f80 <ADC_IRQHandler>
	...

08005f84 <GPIOPeripheral>:
 8005f84:	0000 0000 0001 0000 0002 0000 0004 0000     ................
 8005f94:	0008 0000 0010 0000 0020 0000 0040 0000     ........ ...@...
 8005fa4:	0080 0000 0100 0000                         ........

08005fac <GPIOPin>:
 8005fac:	0001 0002 0004 0008 0010 0020 0040 0080     .......... .@...
 8005fbc:	0100 0200 0400 0800 1000 2000 4000 8000     ........... .@..
 8005fcc:	ffff 0000 6948 0a2e 7000 7361 6573 2064     ....Hi...passed 
 8005fdc:	0000 0000                                   ....
