[INF:CM0023] Creating log file ../../build/regression/PackFuncParent/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<210> s<209> l<1:1> el<1:0>
n<> u<1> t<Package> p<160> s<2> l<1:1> el<1:8>
n<my_pkg> u<2> t<StringConst> p<160> s<49> l<1:9> el<1:15>
n<> u<3> t<Lifetime_Automatic> p<47> s<46> l<2:13> el<2:22>
n<> u<4> t<IntVec_TypeLogic> p<15> s<14> l<2:23> el<2:28>
n<7> u<5> t<IntConst> p<6> l<2:30> el<2:31>
n<> u<6> t<Primary_literal> p<7> c<5> l<2:30> el<2:31>
n<> u<7> t<Constant_primary> p<8> c<6> l<2:30> el<2:31>
n<> u<8> t<Constant_expression> p<13> c<7> s<12> l<2:30> el<2:31>
n<0> u<9> t<IntConst> p<10> l<2:32> el<2:33>
n<> u<10> t<Primary_literal> p<11> c<9> l<2:32> el<2:33>
n<> u<11> t<Constant_primary> p<12> c<10> l<2:32> el<2:33>
n<> u<12> t<Constant_expression> p<13> c<11> l<2:32> el<2:33>
n<> u<13> t<Constant_range> p<14> c<8> l<2:30> el<2:33>
n<> u<14> t<Packed_dimension> p<15> c<13> l<2:29> el<2:34>
n<> u<15> t<Data_type> p<16> c<4> l<2:23> el<2:34>
n<> u<16> t<Function_data_type> p<17> c<15> l<2:23> el<2:34>
n<> u<17> t<Function_data_type_or_implicit> p<46> c<16> s<18> l<2:23> el<2:34>
n<sbox4_8bit> u<18> t<StringConst> p<46> s<34> l<2:35> el<2:45>
n<> u<19> t<IntVec_TypeLogic> p<30> s<29> l<2:46> el<2:51>
n<7> u<20> t<IntConst> p<21> l<2:53> el<2:54>
n<> u<21> t<Primary_literal> p<22> c<20> l<2:53> el<2:54>
n<> u<22> t<Constant_primary> p<23> c<21> l<2:53> el<2:54>
n<> u<23> t<Constant_expression> p<28> c<22> s<27> l<2:53> el<2:54>
n<0> u<24> t<IntConst> p<25> l<2:55> el<2:56>
n<> u<25> t<Primary_literal> p<26> c<24> l<2:55> el<2:56>
n<> u<26> t<Constant_primary> p<27> c<25> l<2:55> el<2:56>
n<> u<27> t<Constant_expression> p<28> c<26> l<2:55> el<2:56>
n<> u<28> t<Constant_range> p<29> c<23> l<2:53> el<2:56>
n<> u<29> t<Packed_dimension> p<30> c<28> l<2:52> el<2:57>
n<> u<30> t<Data_type> p<31> c<19> l<2:46> el<2:57>
n<> u<31> t<Data_type_or_implicit> p<33> c<30> s<32> l<2:46> el<2:57>
n<state_in> u<32> t<StringConst> p<33> l<2:58> el<2:66>
n<> u<33> t<Tf_port_item> p<34> c<31> l<2:46> el<2:66>
n<> u<34> t<Tf_port_list> p<46> c<33> s<43> l<2:46> el<2:66>
n<state_in> u<35> t<StringConst> p<36> l<3:14> el<3:22>
n<> u<36> t<Primary_literal> p<37> c<35> l<3:14> el<3:22>
n<> u<37> t<Primary> p<38> c<36> l<3:14> el<3:22>
n<> u<38> t<Expression> p<40> c<37> l<3:14> el<3:22>
n<> u<39> t<ReturnStmt> p<40> s<38> l<3:7> el<3:13>
n<> u<40> t<Jump_statement> p<41> c<39> l<3:7> el<3:23>
n<> u<41> t<Statement_item> p<42> c<40> l<3:7> el<3:23>
n<> u<42> t<Statement> p<43> c<41> l<3:7> el<3:23>
n<> u<43> t<Function_statement_or_null> p<46> c<42> s<45> l<3:7> el<3:23>
n<sbox4_8bit> u<44> t<StringConst> p<46> l<4:18> el<4:28>
n<> u<45> t<Endfunction> p<46> s<44> l<4:4> el<4:15>
n<> u<46> t<Function_body_declaration> p<47> c<17> l<2:23> el<4:28>
n<> u<47> t<Function_declaration> p<48> c<3> l<2:4> el<4:28>
n<> u<48> t<Package_or_generate_item_declaration> p<49> c<47> l<2:4> el<4:28>
n<> u<49> t<Package_item> p<160> c<48> s<158> l<2:4> el<4:28>
n<> u<50> t<Lifetime_Automatic> p<156> s<155> l<6:13> el<6:22>
n<> u<51> t<IntVec_TypeLogic> p<62> s<61> l<6:23> el<6:28>
n<15> u<52> t<IntConst> p<53> l<6:30> el<6:32>
n<> u<53> t<Primary_literal> p<54> c<52> l<6:30> el<6:32>
n<> u<54> t<Constant_primary> p<55> c<53> l<6:30> el<6:32>
n<> u<55> t<Constant_expression> p<60> c<54> s<59> l<6:30> el<6:32>
n<0> u<56> t<IntConst> p<57> l<6:33> el<6:34>
n<> u<57> t<Primary_literal> p<58> c<56> l<6:33> el<6:34>
n<> u<58> t<Constant_primary> p<59> c<57> l<6:33> el<6:34>
n<> u<59> t<Constant_expression> p<60> c<58> l<6:33> el<6:34>
n<> u<60> t<Constant_range> p<61> c<55> l<6:30> el<6:34>
n<> u<61> t<Packed_dimension> p<62> c<60> l<6:29> el<6:35>
n<> u<62> t<Data_type> p<63> c<51> l<6:23> el<6:35>
n<> u<63> t<Function_data_type> p<64> c<62> l<6:23> el<6:35>
n<> u<64> t<Function_data_type_or_implicit> p<155> c<63> s<65> l<6:23> el<6:35>
n<sbox4_16bit> u<65> t<StringConst> p<155> s<81> l<6:36> el<6:47>
n<> u<66> t<IntVec_TypeLogic> p<77> s<76> l<6:48> el<6:53>
n<15> u<67> t<IntConst> p<68> l<6:55> el<6:57>
n<> u<68> t<Primary_literal> p<69> c<67> l<6:55> el<6:57>
n<> u<69> t<Constant_primary> p<70> c<68> l<6:55> el<6:57>
n<> u<70> t<Constant_expression> p<75> c<69> s<74> l<6:55> el<6:57>
n<0> u<71> t<IntConst> p<72> l<6:58> el<6:59>
n<> u<72> t<Primary_literal> p<73> c<71> l<6:58> el<6:59>
n<> u<73> t<Constant_primary> p<74> c<72> l<6:58> el<6:59>
n<> u<74> t<Constant_expression> p<75> c<73> l<6:58> el<6:59>
n<> u<75> t<Constant_range> p<76> c<70> l<6:55> el<6:59>
n<> u<76> t<Packed_dimension> p<77> c<75> l<6:54> el<6:60>
n<> u<77> t<Data_type> p<78> c<66> l<6:48> el<6:60>
n<> u<78> t<Data_type_or_implicit> p<80> c<77> s<79> l<6:48> el<6:60>
n<state_in> u<79> t<StringConst> p<80> l<6:61> el<6:69>
n<> u<80> t<Tf_port_item> p<81> c<78> l<6:48> el<6:69>
n<> u<81> t<Tf_port_list> p<155> c<80> s<99> l<6:48> el<6:69>
n<> u<82> t<IntVec_TypeLogic> p<93> s<92> l<7:7> el<7:12>
n<15> u<83> t<IntConst> p<84> l<7:14> el<7:16>
n<> u<84> t<Primary_literal> p<85> c<83> l<7:14> el<7:16>
n<> u<85> t<Constant_primary> p<86> c<84> l<7:14> el<7:16>
n<> u<86> t<Constant_expression> p<91> c<85> s<90> l<7:14> el<7:16>
n<0> u<87> t<IntConst> p<88> l<7:17> el<7:18>
n<> u<88> t<Primary_literal> p<89> c<87> l<7:17> el<7:18>
n<> u<89> t<Constant_primary> p<90> c<88> l<7:17> el<7:18>
n<> u<90> t<Constant_expression> p<91> c<89> l<7:17> el<7:18>
n<> u<91> t<Constant_range> p<92> c<86> l<7:14> el<7:18>
n<> u<92> t<Packed_dimension> p<93> c<91> l<7:13> el<7:19>
n<> u<93> t<Data_type> p<97> c<82> s<96> l<7:7> el<7:19>
n<state_out> u<94> t<StringConst> p<95> l<7:20> el<7:29>
n<> u<95> t<Variable_decl_assignment> p<96> c<94> l<7:20> el<7:29>
n<> u<96> t<List_of_variable_decl_assignments> p<97> c<95> l<7:20> el<7:29>
n<> u<97> t<Variable_declaration> p<98> c<93> l<7:7> el<7:30>
n<> u<98> t<Data_declaration> p<99> c<97> l<7:7> el<7:30>
n<> u<99> t<Block_item_declaration> p<155> c<98> s<143> l<7:7> el<7:30>
n<state_out> u<100> t<StringConst> p<101> l<8:7> el<8:16>
n<> u<101> t<Ps_or_hierarchical_identifier> p<115> c<100> s<114> l<8:7> el<8:16>
n<> u<102> t<Bit_select> p<114> s<113> l<8:16> el<8:16>
n<0> u<103> t<IntConst> p<104> l<8:17> el<8:18>
n<> u<104> t<Primary_literal> p<105> c<103> l<8:17> el<8:18>
n<> u<105> t<Primary> p<106> c<104> l<8:17> el<8:18>
n<> u<106> t<Expression> p<112> c<105> s<107> l<8:17> el<8:18>
n<> u<107> t<IncPartSelectOp> p<112> s<111> l<8:19> el<8:21>
n<8> u<108> t<IntConst> p<109> l<8:22> el<8:23>
n<> u<109> t<Primary_literal> p<110> c<108> l<8:22> el<8:23>
n<> u<110> t<Constant_primary> p<111> c<109> l<8:22> el<8:23>
n<> u<111> t<Constant_expression> p<112> c<110> l<8:22> el<8:23>
n<> u<112> t<Indexed_range> p<113> c<106> l<8:17> el<8:23>
n<> u<113> t<Part_select_range> p<114> c<112> l<8:17> el<8:23>
n<> u<114> t<Select> p<115> c<102> l<8:16> el<8:24>
n<> u<115> t<Variable_lvalue> p<139> c<101> s<116> l<8:7> el<8:24>
n<> u<116> t<AssignOp_Assign> p<139> s<138> l<8:25> el<8:26>
n<sbox4_8bit> u<117> t<StringConst> p<136> s<135> l<8:27> el<8:37>
n<state_in> u<118> t<StringConst> p<132> s<131> l<8:38> el<8:46>
n<> u<119> t<Bit_select> p<131> s<130> l<8:46> el<8:46>
n<0> u<120> t<IntConst> p<121> l<8:47> el<8:48>
n<> u<121> t<Primary_literal> p<122> c<120> l<8:47> el<8:48>
n<> u<122> t<Primary> p<123> c<121> l<8:47> el<8:48>
n<> u<123> t<Expression> p<129> c<122> s<124> l<8:47> el<8:48>
n<> u<124> t<IncPartSelectOp> p<129> s<128> l<8:49> el<8:51>
n<8> u<125> t<IntConst> p<126> l<8:52> el<8:53>
n<> u<126> t<Primary_literal> p<127> c<125> l<8:52> el<8:53>
n<> u<127> t<Constant_primary> p<128> c<126> l<8:52> el<8:53>
n<> u<128> t<Constant_expression> p<129> c<127> l<8:52> el<8:53>
n<> u<129> t<Indexed_range> p<130> c<123> l<8:47> el<8:53>
n<> u<130> t<Part_select_range> p<131> c<129> l<8:47> el<8:53>
n<> u<131> t<Select> p<132> c<119> l<8:46> el<8:54>
n<> u<132> t<Complex_func_call> p<133> c<118> l<8:38> el<8:54>
n<> u<133> t<Primary> p<134> c<132> l<8:38> el<8:54>
n<> u<134> t<Expression> p<135> c<133> l<8:38> el<8:54>
n<> u<135> t<List_of_arguments> p<136> c<134> l<8:38> el<8:54>
n<> u<136> t<Complex_func_call> p<137> c<117> l<8:27> el<8:55>
n<> u<137> t<Primary> p<138> c<136> l<8:27> el<8:55>
n<> u<138> t<Expression> p<139> c<137> l<8:27> el<8:55>
n<> u<139> t<Operator_assignment> p<140> c<115> l<8:7> el<8:55>
n<> u<140> t<Blocking_assignment> p<141> c<139> l<8:7> el<8:55>
n<> u<141> t<Statement_item> p<142> c<140> l<8:7> el<8:56>
n<> u<142> t<Statement> p<143> c<141> l<8:7> el<8:56>
n<> u<143> t<Function_statement_or_null> p<155> c<142> s<152> l<8:7> el<8:56>
n<state_out> u<144> t<StringConst> p<145> l<9:14> el<9:23>
n<> u<145> t<Primary_literal> p<146> c<144> l<9:14> el<9:23>
n<> u<146> t<Primary> p<147> c<145> l<9:14> el<9:23>
n<> u<147> t<Expression> p<149> c<146> l<9:14> el<9:23>
n<> u<148> t<ReturnStmt> p<149> s<147> l<9:7> el<9:13>
n<> u<149> t<Jump_statement> p<150> c<148> l<9:7> el<9:24>
n<> u<150> t<Statement_item> p<151> c<149> l<9:7> el<9:24>
n<> u<151> t<Statement> p<152> c<150> l<9:7> el<9:24>
n<> u<152> t<Function_statement_or_null> p<155> c<151> s<154> l<9:7> el<9:24>
n<sbox4_16bit> u<153> t<StringConst> p<155> l<10:18> el<10:29>
n<> u<154> t<Endfunction> p<155> s<153> l<10:4> el<10:15>
n<> u<155> t<Function_body_declaration> p<156> c<64> l<6:23> el<10:29>
n<> u<156> t<Function_declaration> p<157> c<50> l<6:4> el<10:29>
n<> u<157> t<Package_or_generate_item_declaration> p<158> c<156> l<6:4> el<10:29>
n<> u<158> t<Package_item> p<160> c<157> s<159> l<6:4> el<10:29>
n<> u<159> t<Endpackage> p<160> l<11:1> el<11:11>
n<> u<160> t<Package_declaration> p<161> c<1> l<1:1> el<11:11>
n<> u<161> t<Description> p<209> c<160> s<208> l<1:1> el<11:11>
n<> u<162> t<Module_keyword> p<183> s<163> l<13:1> el<13:7>
n<top> u<163> t<StringConst> p<183> s<182> l<13:8> el<13:11>
n<> u<164> t<PortDir_Out> p<179> s<178> l<13:12> el<13:18>
n<> u<165> t<IntVec_TypeLogic> p<176> s<175> l<13:19> el<13:24>
n<15> u<166> t<IntConst> p<167> l<13:26> el<13:28>
n<> u<167> t<Primary_literal> p<168> c<166> l<13:26> el<13:28>
n<> u<168> t<Constant_primary> p<169> c<167> l<13:26> el<13:28>
n<> u<169> t<Constant_expression> p<174> c<168> s<173> l<13:26> el<13:28>
n<0> u<170> t<IntConst> p<171> l<13:29> el<13:30>
n<> u<171> t<Primary_literal> p<172> c<170> l<13:29> el<13:30>
n<> u<172> t<Constant_primary> p<173> c<171> l<13:29> el<13:30>
n<> u<173> t<Constant_expression> p<174> c<172> l<13:29> el<13:30>
n<> u<174> t<Constant_range> p<175> c<169> l<13:26> el<13:30>
n<> u<175> t<Packed_dimension> p<176> c<174> l<13:25> el<13:31>
n<> u<176> t<Data_type> p<177> c<165> l<13:19> el<13:31>
n<> u<177> t<Data_type_or_implicit> p<178> c<176> l<13:19> el<13:31>
n<> u<178> t<Net_port_type> p<179> c<177> l<13:19> el<13:31>
n<> u<179> t<Net_port_header> p<181> c<164> s<180> l<13:12> el<13:31>
n<o> u<180> t<StringConst> p<181> l<13:32> el<13:33>
n<> u<181> t<Ansi_port_declaration> p<182> c<179> l<13:12> el<13:33>
n<> u<182> t<List_of_port_declarations> p<183> c<181> l<13:11> el<13:34>
n<> u<183> t<Module_ansi_header> p<207> c<162> s<206> l<13:1> el<13:35>
n<o> u<184> t<StringConst> p<185> l<14:11> el<14:12>
n<> u<185> t<Ps_or_hierarchical_identifier> p<188> c<184> s<187> l<14:11> el<14:12>
n<> u<186> t<Constant_bit_select> p<187> l<14:13> el<14:13>
n<> u<187> t<Constant_select> p<188> c<186> l<14:13> el<14:13>
n<> u<188> t<Net_lvalue> p<201> c<185> s<200> l<14:11> el<14:12>
n<my_pkg> u<189> t<StringConst> p<190> l<14:15> el<14:21>
n<> u<190> t<Class_type> p<191> c<189> l<14:15> el<14:21>
n<> u<191> t<Class_scope> p<198> c<190> s<192> l<14:15> el<14:23>
n<sbox4_16bit> u<192> t<StringConst> p<198> s<197> l<14:23> el<14:34>
n<16'hABCD> u<193> t<IntConst> p<194> l<14:35> el<14:43>
n<> u<194> t<Primary_literal> p<195> c<193> l<14:35> el<14:43>
n<> u<195> t<Primary> p<196> c<194> l<14:35> el<14:43>
n<> u<196> t<Expression> p<197> c<195> l<14:35> el<14:43>
n<> u<197> t<List_of_arguments> p<198> c<196> l<14:35> el<14:43>
n<> u<198> t<Complex_func_call> p<199> c<191> l<14:15> el<14:44>
n<> u<199> t<Primary> p<200> c<198> l<14:15> el<14:44>
n<> u<200> t<Expression> p<201> c<199> l<14:15> el<14:44>
n<> u<201> t<Net_assignment> p<202> c<188> l<14:11> el<14:44>
n<> u<202> t<List_of_net_assignments> p<203> c<201> l<14:11> el<14:44>
n<> u<203> t<Continuous_assign> p<204> c<202> l<14:4> el<14:45>
n<> u<204> t<Module_common_item> p<205> c<203> l<14:4> el<14:45>
n<> u<205> t<Module_or_generate_item> p<206> c<204> l<14:4> el<14:45>
n<> u<206> t<Non_port_module_item> p<207> c<205> l<14:4> el<14:45>
n<> u<207> t<Module_declaration> p<208> c<183> l<13:1> el<15:10>
n<> u<208> t<Description> p<209> c<207> l<13:1> el<15:10>
n<> u<209> t<Source_text> p<210> c<161> l<1:1> el<15:10>
n<> u<210> t<Top_level_rule> l<1:1> el<17:1>
[WRN:PA0205] dut.sv:1: No timescale set for "my_pkg".

[WRN:PA0205] dut.sv:13: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0301] dut.sv:1: Compile package "my_pkg".

[INF:CP0303] dut.sv:13: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:13: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/PackFuncParent/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/PackFuncParent/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/PackFuncParent/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallPackages:
\_package: my_pkg (my_pkg::) dut.sv:1:1: , endln:11:11, parent:work@top
  |vpiName:my_pkg
  |vpiFullName:my_pkg::
  |vpiDefName:my_pkg
  |vpiTaskFunc:
  \_function: (my_pkg::sbox4_8bit), line:2:4, endln:4:28, parent:my_pkg::
    |vpiName:sbox4_8bit
    |vpiFullName:my_pkg::sbox4_8bit
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiReturn:
    \_logic_var: , line:2:23, endln:2:34
      |vpiRange:
      \_range: , line:2:30, endln:2:33
        |vpiLeftRange:
        \_constant: , line:2:30, endln:2:31
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:2:32, endln:2:33
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiIODecl:
    \_io_decl: (state_in), line:2:58, endln:2:66, parent:my_pkg::sbox4_8bit
      |vpiDirection:1
      |vpiName:state_in
      |vpiTypedef:
      \_logic_typespec: , line:2:46, endln:2:51
        |vpiInstance:
        \_package: (my_pkg), file:
        |vpiRange:
        \_range: , line:2:53, endln:2:56
          |vpiLeftRange:
          \_constant: , line:2:53, endln:2:54
            |vpiDecompile:7
            |vpiSize:64
            |UINT:7
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:2:55, endln:2:56
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
    |vpiStmt:
    \_return_stmt: , line:3:7, endln:3:13, parent:my_pkg::sbox4_8bit
      |vpiCondition:
      \_ref_obj: (my_pkg::sbox4_8bit::state_in), line:3:14, endln:3:22
        |vpiName:state_in
        |vpiFullName:my_pkg::sbox4_8bit::state_in
        |vpiActual:
        \_io_decl: (state_in), line:2:58, endln:2:66, parent:my_pkg::sbox4_8bit
    |vpiInstance:
    \_package: my_pkg (my_pkg::) dut.sv:1:1: , endln:11:11, parent:work@top
  |vpiTaskFunc:
  \_function: (my_pkg::sbox4_16bit), line:6:4, endln:10:29, parent:my_pkg::
    |vpiName:sbox4_16bit
    |vpiFullName:my_pkg::sbox4_16bit
    |vpiVariables:
    \_logic_var: (my_pkg::sbox4_16bit::state_out), line:7:20, endln:7:29, parent:my_pkg::sbox4_16bit
      |vpiName:state_out
      |vpiFullName:my_pkg::sbox4_16bit::state_out
      |vpiRange:
      \_range: , line:7:14, endln:7:18, parent:my_pkg::sbox4_16bit::state_out
        |vpiLeftRange:
        \_constant: , line:7:14, endln:7:16
          |vpiDecompile:15
          |vpiSize:64
          |UINT:15
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:7:17, endln:7:18
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiReturn:
    \_logic_var: , line:6:23, endln:6:35
      |vpiRange:
      \_range: , line:6:30, endln:6:34
        |vpiLeftRange:
        \_constant: , line:6:30, endln:6:32
          |vpiDecompile:15
          |vpiSize:64
          |UINT:15
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:6:33, endln:6:34
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiIODecl:
    \_io_decl: (state_in), line:6:61, endln:6:69, parent:my_pkg::sbox4_16bit
      |vpiDirection:1
      |vpiName:state_in
      |vpiTypedef:
      \_logic_typespec: , line:6:48, endln:6:53
        |vpiInstance:
        \_package: (my_pkg), file:
        |vpiRange:
        \_range: , line:6:55, endln:6:59
          |vpiLeftRange:
          \_constant: , line:6:55, endln:6:57
            |vpiDecompile:15
            |vpiSize:64
            |UINT:15
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:6:58, endln:6:59
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
    |vpiStmt:
    \_begin: (my_pkg::sbox4_16bit), parent:my_pkg::sbox4_16bit
      |vpiFullName:my_pkg::sbox4_16bit
      |vpiVariables:
      \_logic_var: (my_pkg::sbox4_16bit::state_out), line:7:20, endln:7:29, parent:my_pkg::sbox4_16bit
        |vpiName:state_out
        |vpiFullName:my_pkg::sbox4_16bit::state_out
        |vpiRange:
        \_range: , line:7:14, endln:7:18, parent:my_pkg::sbox4_16bit::state_out
          |vpiLeftRange:
          \_constant: , line:7:14, endln:7:16
          |vpiRightRange:
          \_constant: , line:7:17, endln:7:18
      |vpiStmt:
      \_assignment: , line:8:7, endln:8:55, parent:my_pkg::sbox4_16bit
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_func_call: (sbox4_8bit), line:8:27, endln:8:55
          |vpiArgument:
          \_indexed_part_select: , line:8:47, endln:8:53, parent:state_in
            |vpiParent:
            \_ref_obj: (state_in), parent:state_in
              |vpiName:state_in
              |vpiActual:
              \_io_decl: (state_in), line:6:61, endln:6:69, parent:my_pkg::sbox4_16bit
            |vpiConstantSelect:1
            |vpiIndexedPartSelectType:1
            |vpiBaseExpr:
            \_constant: , line:8:47, endln:8:48
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
            |vpiWidthExpr:
            \_constant: , line:8:52, endln:8:53
              |vpiDecompile:8
              |vpiSize:64
              |UINT:8
              |vpiConstType:9
          |vpiName:sbox4_8bit
          |vpiFunction:
          \_function: (my_pkg::sbox4_8bit), line:2:4, endln:4:28, parent:my_pkg::
        |vpiLhs:
        \_indexed_part_select: , line:8:7, endln:8:24, parent:my_pkg::sbox4_16bit::state_out
          |vpiParent:
          \_ref_obj: (my_pkg::sbox4_16bit::state_out), parent:my_pkg::sbox4_16bit::state_out
            |vpiName:state_out
            |vpiFullName:my_pkg::sbox4_16bit::state_out
            |vpiActual:
            \_logic_var: (my_pkg::sbox4_16bit::state_out), line:7:20, endln:7:29, parent:my_pkg::sbox4_16bit
          |vpiConstantSelect:1
          |vpiIndexedPartSelectType:1
          |vpiBaseExpr:
          \_constant: , line:8:17, endln:8:18
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiWidthExpr:
          \_constant: , line:8:22, endln:8:23
            |vpiDecompile:8
            |vpiSize:64
            |UINT:8
            |vpiConstType:9
      |vpiStmt:
      \_return_stmt: , line:9:7, endln:9:13, parent:my_pkg::sbox4_16bit
        |vpiCondition:
        \_ref_obj: (my_pkg::sbox4_16bit::state_out), line:9:14, endln:9:23
          |vpiName:state_out
          |vpiFullName:my_pkg::sbox4_16bit::state_out
          |vpiActual:
          \_logic_var: (my_pkg::sbox4_16bit::state_out), line:7:20, endln:7:29, parent:my_pkg::sbox4_16bit
    |vpiInstance:
    \_package: my_pkg (my_pkg::) dut.sv:1:1: , endln:11:11, parent:work@top
|uhdmtopPackages:
\_package: my_pkg (my_pkg::) dut.sv:1:1: , endln:11:11, parent:work@top
  |vpiName:my_pkg
  |vpiFullName:my_pkg::
  |vpiDefName:my_pkg
  |vpiTop:1
  |vpiTaskFunc:
  \_function: (my_pkg::sbox4_8bit), line:2:4, endln:4:28, parent:my_pkg::
    |vpiName:sbox4_8bit
    |vpiFullName:my_pkg::sbox4_8bit
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiReturn:
    \_logic_var: , line:2:23, endln:2:34
      |vpiRange:
      \_range: , line:2:30, endln:2:33
        |vpiLeftRange:
        \_constant: , line:2:30, endln:2:31
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:2:32, endln:2:33
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiIODecl:
    \_io_decl: (state_in), line:2:58, endln:2:66, parent:my_pkg::sbox4_8bit
      |vpiDirection:1
      |vpiName:state_in
      |vpiTypedef:
      \_logic_typespec: , line:2:46, endln:2:51
        |vpiInstance:
        \_package: my_pkg (my_pkg::) dut.sv:1:1: , endln:11:11, parent:work@top
        |vpiRange:
        \_range: , line:2:53, endln:2:56
          |vpiLeftRange:
          \_constant: , line:2:53, endln:2:54
            |vpiDecompile:7
            |vpiSize:64
            |UINT:7
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:2:55, endln:2:56
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
    |vpiStmt:
    \_return_stmt: , line:3:7, endln:3:13, parent:my_pkg::sbox4_8bit
      |vpiCondition:
      \_ref_obj: (my_pkg::sbox4_8bit::state_in), line:3:14, endln:3:22
        |vpiName:state_in
        |vpiFullName:my_pkg::sbox4_8bit::state_in
        |vpiActual:
        \_io_decl: (state_in), line:2:58, endln:2:66, parent:my_pkg::sbox4_8bit
    |vpiInstance:
    \_package: my_pkg (my_pkg::) dut.sv:1:1: , endln:11:11, parent:work@top
  |vpiTaskFunc:
  \_function: (my_pkg::sbox4_16bit), line:6:4, endln:10:29, parent:my_pkg::
    |vpiName:sbox4_16bit
    |vpiFullName:my_pkg::sbox4_16bit
    |vpiVariables:
    \_logic_var: (my_pkg::sbox4_16bit::state_out), line:7:20, endln:7:29, parent:my_pkg::sbox4_16bit
      |vpiName:state_out
      |vpiFullName:my_pkg::sbox4_16bit::state_out
      |vpiRange:
      \_range: , line:7:14, endln:7:18, parent:my_pkg::sbox4_16bit::state_out
        |vpiLeftRange:
        \_constant: , line:7:14, endln:7:16
          |vpiDecompile:15
          |vpiSize:64
          |UINT:15
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:7:17, endln:7:18
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiReturn:
    \_logic_var: , line:6:23, endln:6:35
      |vpiRange:
      \_range: , line:6:30, endln:6:34
        |vpiLeftRange:
        \_constant: , line:6:30, endln:6:32
          |vpiDecompile:15
          |vpiSize:64
          |UINT:15
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:6:33, endln:6:34
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiIODecl:
    \_io_decl: (state_in), line:6:61, endln:6:69, parent:my_pkg::sbox4_16bit
      |vpiDirection:1
      |vpiName:state_in
      |vpiTypedef:
      \_logic_typespec: , line:6:48, endln:6:53
        |vpiInstance:
        \_package: my_pkg (my_pkg::) dut.sv:1:1: , endln:11:11, parent:work@top
        |vpiRange:
        \_range: , line:6:55, endln:6:59
          |vpiLeftRange:
          \_constant: , line:6:55, endln:6:57
            |vpiDecompile:15
            |vpiSize:64
            |UINT:15
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:6:58, endln:6:59
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
    |vpiStmt:
    \_begin: (my_pkg::sbox4_16bit), parent:my_pkg::sbox4_16bit
      |vpiFullName:my_pkg::sbox4_16bit
      |vpiVariables:
      \_logic_var: (my_pkg::sbox4_16bit::state_out), line:7:20, endln:7:29, parent:my_pkg::sbox4_16bit
        |vpiName:state_out
        |vpiFullName:my_pkg::sbox4_16bit::state_out
        |vpiRange:
        \_range: , line:7:14, endln:7:18, parent:my_pkg::sbox4_16bit::state_out
          |vpiLeftRange:
          \_constant: , line:7:14, endln:7:16
          |vpiRightRange:
          \_constant: , line:7:17, endln:7:18
      |vpiStmt:
      \_assignment: , line:8:7, endln:8:55, parent:my_pkg::sbox4_16bit
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_func_call: (sbox4_8bit), line:8:27, endln:8:55
          |vpiArgument:
          \_indexed_part_select: , line:8:47, endln:8:53, parent:state_in
            |vpiParent:
            \_ref_obj: (state_in), parent:state_in
              |vpiName:state_in
              |vpiActual:
              \_io_decl: (state_in), line:6:61, endln:6:69, parent:my_pkg::sbox4_16bit
            |vpiConstantSelect:1
            |vpiIndexedPartSelectType:1
            |vpiBaseExpr:
            \_constant: , line:8:47, endln:8:48
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
            |vpiWidthExpr:
            \_constant: , line:8:52, endln:8:53
              |vpiDecompile:8
              |vpiSize:64
              |UINT:8
              |vpiConstType:9
          |vpiName:sbox4_8bit
          |vpiFunction:
          \_function: (my_pkg::sbox4_8bit), line:2:4, endln:4:28, parent:my_pkg::
        |vpiLhs:
        \_indexed_part_select: , line:8:7, endln:8:24, parent:my_pkg::sbox4_16bit::state_out
          |vpiParent:
          \_ref_obj: (my_pkg::sbox4_16bit::state_out), parent:my_pkg::sbox4_16bit::state_out
            |vpiName:state_out
            |vpiFullName:my_pkg::sbox4_16bit::state_out
            |vpiActual:
            \_logic_var: (my_pkg::sbox4_16bit::state_out), line:7:20, endln:7:29, parent:my_pkg::sbox4_16bit
          |vpiConstantSelect:1
          |vpiIndexedPartSelectType:1
          |vpiBaseExpr:
          \_constant: , line:8:17, endln:8:18
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiWidthExpr:
          \_constant: , line:8:22, endln:8:23
            |vpiDecompile:8
            |vpiSize:64
            |UINT:8
            |vpiConstType:9
      |vpiStmt:
      \_return_stmt: , line:9:7, endln:9:13, parent:my_pkg::sbox4_16bit
        |vpiCondition:
        \_ref_obj: (my_pkg::sbox4_16bit::state_out), line:9:14, endln:9:23
          |vpiName:state_out
          |vpiFullName:my_pkg::sbox4_16bit::state_out
          |vpiActual:
          \_logic_var: (my_pkg::sbox4_16bit::state_out), line:7:20, endln:7:29, parent:my_pkg::sbox4_16bit
    |vpiInstance:
    \_package: my_pkg (my_pkg::) dut.sv:1:1: , endln:11:11, parent:work@top
|uhdmallModules:
\_module: work@top (work@top) dut.sv:13:1: , endln:15:10, parent:work@top
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.o), line:13:32, endln:13:33, parent:work@top
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiNetType:36
  |vpiPort:
  \_port: (o), line:13:32, endln:13:33, parent:work@top
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.o), line:13:32, endln:13:33, parent:work@top
  |vpiContAssign:
  \_cont_assign: , line:14:11, endln:14:44, parent:work@top
    |vpiRhs:
    \_func_call: (my_pkg::sbox4_16bit), line:14:15, endln:14:21
      |vpiArgument:
      \_constant: , line:14:35, endln:14:43, parent:my_pkg::sbox4_16bit
        |vpiDecompile:16'hABCD
        |vpiSize:16
        |HEX:ABCD
        |vpiConstType:5
      |vpiName:my_pkg::sbox4_16bit
      |vpiFunction:
      \_function: (my_pkg::sbox4_16bit), line:6:4, endln:10:29, parent:my_pkg::
    |vpiLhs:
    \_ref_obj: (work@top.o), line:14:11, endln:14:12
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_logic_net: (work@top.o), line:13:32, endln:13:33, parent:work@top
        |vpiTypespec:
        \_logic_typespec: , line:13:19, endln:13:24
          |vpiRange:
          \_range: , line:13:26, endln:13:30
            |vpiLeftRange:
            \_constant: , line:13:26, endln:13:28
              |vpiDecompile:15
              |vpiSize:64
              |UINT:15
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:13:29, endln:13:30
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
        |vpiName:o
        |vpiFullName:work@top.o
        |vpiNetType:36
|uhdmtopModules:
\_module: work@top (work@top) dut.sv:13:1: , endln:15:10
  |vpiName:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@top.o), line:13:32, endln:13:33, parent:work@top
  |vpiTopModule:1
  |vpiPort:
  \_port: (o), line:13:32, endln:13:33, parent:work@top
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.o), line:13:32, endln:13:33, parent:o
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_logic_net: (work@top.o), line:13:32, endln:13:33, parent:work@top
    |vpiTypedef:
    \_logic_typespec: , line:13:19, endln:13:24
      |vpiRange:
      \_range: , line:13:26, endln:13:30, parent:o
        |vpiLeftRange:
        \_constant: , line:13:26, endln:13:28
          |vpiDecompile:15
          |vpiSize:64
          |UINT:15
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:13:29, endln:13:30
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:13:1: , endln:15:10
  |vpiContAssign:
  \_cont_assign: , line:14:11, endln:14:44, parent:work@top
    |vpiRhs:
    \_func_call: (my_pkg::sbox4_16bit), line:14:15, endln:14:21
      |vpiArgument:
      \_constant: , line:14:35, endln:14:43, parent:my_pkg::sbox4_16bit
      |vpiName:my_pkg::sbox4_16bit
      |vpiFunction:
      \_function: (my_pkg::sbox4_16bit), line:6:4, endln:10:29, parent:my_pkg::
    |vpiLhs:
    \_ref_obj: (work@top.o), line:14:11, endln:14:12
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_logic_net: (work@top.o), line:13:32, endln:13:33, parent:work@top
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/PackFuncParent/dut.sv | ${SURELOG_DIR}/build/regression/PackFuncParent/roundtrip/dut_000.sv | 8 | 15 | 

