

================================================================
== Vivado HLS Report for 'calulation_Loop_1_pr'
================================================================
* Date:           Fri Mar  8 14:10:15 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        cal_gemm
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.256|        2.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  24348|  24348|  24348|  24348|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |  24346|  24346|        12|          1|          1|  24336|    yes   |
        +----------+-------+-------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	14  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	2  / true
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %inStream1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str22, i32 0, i32 0, [1 x i8]* @p_str23, [1 x i8]* @p_str24, [1 x i8]* @p_str25, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str26, [1 x i8]* @p_str27)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.76ns)   --->   "br label %.preheader.i.i"   --->   Operation 16 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 6.41>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i15 [ 0, %newFuncRoot ], [ %indvar_flatten_next, %.preheader.i.i.preheader ]"   --->   Operation 17 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%ia_0_i_i = phi i8 [ 0, %newFuncRoot ], [ %ia_0_i_i_cast_mid2_v, %.preheader.i.i.preheader ]" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:54]   --->   Operation 18 'phi' 'ia_0_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%j_0_i_i = phi i8 [ 0, %newFuncRoot ], [ %j, %.preheader.i.i.preheader ]"   --->   Operation 19 'phi' 'j_0_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (2.31ns)   --->   "%exitcond_flatten = icmp eq i15 %indvar_flatten, -8432"   --->   Operation 20 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (1.94ns)   --->   "%indvar_flatten_next = add i15 %indvar_flatten, 1"   --->   Operation 21 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %calulation_.exit.exitStub, label %.preheader.i.i.preheader"   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.55ns)   --->   "%exitcond1_i_i = icmp eq i8 %j_0_i_i, -87" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:55]   --->   Operation 23 'icmp' 'exitcond1_i_i' <Predicate = (!exitcond_flatten)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.24ns)   --->   "%j_0_i_i_mid2 = select i1 %exitcond1_i_i, i8 0, i8 %j_0_i_i" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:55]   --->   Operation 24 'select' 'j_0_i_i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.91ns)   --->   "%ia = add i8 %ia_0_i_i, 1" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:54]   --->   Operation 25 'add' 'ia' <Predicate = (!exitcond_flatten)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.24ns)   --->   "%ia_0_i_i_cast_mid2_v = select i1 %exitcond1_i_i, i8 %ia, i8 %ia_0_i_i" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:54]   --->   Operation 26 'select' 'ia_0_i_i_cast_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%ia_0_i_i_cast_mid2 = zext i8 %ia_0_i_i_cast_mid2_v to i32" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:54]   --->   Operation 27 'zext' 'ia_0_i_i_cast_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%la_0_addr = getelementptr [144 x float]* %la_0, i32 0, i32 %ia_0_i_i_cast_mid2" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:54]   --->   Operation 28 'getelementptr' 'la_0_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (3.25ns)   --->   "%la_0_load = load float* %la_0_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 29 'load' 'la_0_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%la_1_addr = getelementptr [144 x float]* %la_1, i32 0, i32 %ia_0_i_i_cast_mid2" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:54]   --->   Operation 30 'getelementptr' 'la_1_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (3.25ns)   --->   "%la_1_load = load float* %la_1_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 31 'load' 'la_1_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%la_2_addr = getelementptr [144 x float]* %la_2, i32 0, i32 %ia_0_i_i_cast_mid2" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:54]   --->   Operation 32 'getelementptr' 'la_2_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (3.25ns)   --->   "%la_2_load = load float* %la_2_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 33 'load' 'la_2_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%la_3_addr = getelementptr [144 x float]* %la_3, i32 0, i32 %ia_0_i_i_cast_mid2" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:54]   --->   Operation 34 'getelementptr' 'la_3_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (3.25ns)   --->   "%la_3_load = load float* %la_3_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 35 'load' 'la_3_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%la_4_addr = getelementptr [144 x float]* %la_4, i32 0, i32 %ia_0_i_i_cast_mid2" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:54]   --->   Operation 36 'getelementptr' 'la_4_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (3.25ns)   --->   "%la_4_load = load float* %la_4_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 37 'load' 'la_4_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%la_5_addr = getelementptr [144 x float]* %la_5, i32 0, i32 %ia_0_i_i_cast_mid2" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:54]   --->   Operation 38 'getelementptr' 'la_5_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (3.25ns)   --->   "%la_5_load = load float* %la_5_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 39 'load' 'la_5_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%la_6_addr = getelementptr [144 x float]* %la_6, i32 0, i32 %ia_0_i_i_cast_mid2" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:54]   --->   Operation 40 'getelementptr' 'la_6_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (3.25ns)   --->   "%la_6_load = load float* %la_6_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 41 'load' 'la_6_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%la_7_addr = getelementptr [144 x float]* %la_7, i32 0, i32 %ia_0_i_i_cast_mid2" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:54]   --->   Operation 42 'getelementptr' 'la_7_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 43 [2/2] (3.25ns)   --->   "%la_7_load = load float* %la_7_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 43 'load' 'la_7_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%la_8_addr = getelementptr [144 x float]* %la_8, i32 0, i32 %ia_0_i_i_cast_mid2" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:54]   --->   Operation 44 'getelementptr' 'la_8_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 45 [2/2] (3.25ns)   --->   "%la_8_load = load float* %la_8_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 45 'load' 'la_8_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%la_9_addr = getelementptr [144 x float]* %la_9, i32 0, i32 %ia_0_i_i_cast_mid2" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:54]   --->   Operation 46 'getelementptr' 'la_9_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 47 [2/2] (3.25ns)   --->   "%la_9_load = load float* %la_9_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 47 'load' 'la_9_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%la_10_addr = getelementptr [144 x float]* %la_10, i32 0, i32 %ia_0_i_i_cast_mid2" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:54]   --->   Operation 48 'getelementptr' 'la_10_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (3.25ns)   --->   "%la_10_load = load float* %la_10_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 49 'load' 'la_10_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%la_11_addr = getelementptr [144 x float]* %la_11, i32 0, i32 %ia_0_i_i_cast_mid2" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:54]   --->   Operation 50 'getelementptr' 'la_11_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 51 [2/2] (3.25ns)   --->   "%la_11_load = load float* %la_11_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 51 'load' 'la_11_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%la_12_addr = getelementptr [144 x float]* %la_12, i32 0, i32 %ia_0_i_i_cast_mid2" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:54]   --->   Operation 52 'getelementptr' 'la_12_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 53 [2/2] (3.25ns)   --->   "%la_12_load = load float* %la_12_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 53 'load' 'la_12_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%la_13_addr = getelementptr [144 x float]* %la_13, i32 0, i32 %ia_0_i_i_cast_mid2" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:54]   --->   Operation 54 'getelementptr' 'la_13_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 55 [2/2] (3.25ns)   --->   "%la_13_load = load float* %la_13_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 55 'load' 'la_13_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%la_14_addr = getelementptr [144 x float]* %la_14, i32 0, i32 %ia_0_i_i_cast_mid2" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:54]   --->   Operation 56 'getelementptr' 'la_14_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 57 [2/2] (3.25ns)   --->   "%la_14_load = load float* %la_14_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 57 'load' 'la_14_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%la_15_addr = getelementptr [144 x float]* %la_15, i32 0, i32 %ia_0_i_i_cast_mid2" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:54]   --->   Operation 58 'getelementptr' 'la_15_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 59 [2/2] (3.25ns)   --->   "%la_15_load = load float* %la_15_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 59 'load' 'la_15_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%la_16_addr = getelementptr [144 x float]* %la_16, i32 0, i32 %ia_0_i_i_cast_mid2" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:54]   --->   Operation 60 'getelementptr' 'la_16_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 61 [2/2] (3.25ns)   --->   "%la_16_load = load float* %la_16_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 61 'load' 'la_16_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%la_17_addr = getelementptr [144 x float]* %la_17, i32 0, i32 %ia_0_i_i_cast_mid2" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:54]   --->   Operation 62 'getelementptr' 'la_17_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 63 [2/2] (3.25ns)   --->   "%la_17_load = load float* %la_17_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 63 'load' 'la_17_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%la_18_addr = getelementptr [144 x float]* %la_18, i32 0, i32 %ia_0_i_i_cast_mid2" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:54]   --->   Operation 64 'getelementptr' 'la_18_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 65 [2/2] (3.25ns)   --->   "%la_18_load = load float* %la_18_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 65 'load' 'la_18_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%la_19_addr = getelementptr [144 x float]* %la_19, i32 0, i32 %ia_0_i_i_cast_mid2" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:54]   --->   Operation 66 'getelementptr' 'la_19_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 67 [2/2] (3.25ns)   --->   "%la_19_load = load float* %la_19_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 67 'load' 'la_19_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%la_20_addr = getelementptr [144 x float]* %la_20, i32 0, i32 %ia_0_i_i_cast_mid2" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:54]   --->   Operation 68 'getelementptr' 'la_20_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 69 [2/2] (3.25ns)   --->   "%la_20_load = load float* %la_20_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 69 'load' 'la_20_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%la_21_addr = getelementptr [144 x float]* %la_21, i32 0, i32 %ia_0_i_i_cast_mid2" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:54]   --->   Operation 70 'getelementptr' 'la_21_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 71 [2/2] (3.25ns)   --->   "%la_21_load = load float* %la_21_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 71 'load' 'la_21_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%la_22_addr = getelementptr [144 x float]* %la_22, i32 0, i32 %ia_0_i_i_cast_mid2" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:54]   --->   Operation 72 'getelementptr' 'la_22_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 73 [2/2] (3.25ns)   --->   "%la_22_load = load float* %la_22_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 73 'load' 'la_22_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%la_23_addr = getelementptr [144 x float]* %la_23, i32 0, i32 %ia_0_i_i_cast_mid2" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:54]   --->   Operation 74 'getelementptr' 'la_23_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 75 [2/2] (3.25ns)   --->   "%la_23_load = load float* %la_23_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 75 'load' 'la_23_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%la_24_addr = getelementptr [144 x float]* %la_24, i32 0, i32 %ia_0_i_i_cast_mid2" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:54]   --->   Operation 76 'getelementptr' 'la_24_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 77 [2/2] (3.25ns)   --->   "%la_24_load = load float* %la_24_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 77 'load' 'la_24_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%la_25_addr = getelementptr [144 x float]* %la_25, i32 0, i32 %ia_0_i_i_cast_mid2" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:54]   --->   Operation 78 'getelementptr' 'la_25_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 79 [2/2] (3.25ns)   --->   "%la_25_load = load float* %la_25_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 79 'load' 'la_25_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%la_26_addr = getelementptr [144 x float]* %la_26, i32 0, i32 %ia_0_i_i_cast_mid2" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:54]   --->   Operation 80 'getelementptr' 'la_26_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 81 [2/2] (3.25ns)   --->   "%la_26_load = load float* %la_26_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 81 'load' 'la_26_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%la_27_addr = getelementptr [144 x float]* %la_27, i32 0, i32 %ia_0_i_i_cast_mid2" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:54]   --->   Operation 82 'getelementptr' 'la_27_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 83 [2/2] (3.25ns)   --->   "%la_27_load = load float* %la_27_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 83 'load' 'la_27_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%la_28_addr = getelementptr [144 x float]* %la_28, i32 0, i32 %ia_0_i_i_cast_mid2" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:54]   --->   Operation 84 'getelementptr' 'la_28_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 85 [2/2] (3.25ns)   --->   "%la_28_load = load float* %la_28_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 85 'load' 'la_28_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%la_29_addr = getelementptr [144 x float]* %la_29, i32 0, i32 %ia_0_i_i_cast_mid2" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:54]   --->   Operation 86 'getelementptr' 'la_29_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 87 [2/2] (3.25ns)   --->   "%la_29_load = load float* %la_29_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 87 'load' 'la_29_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%la_30_addr = getelementptr [144 x float]* %la_30, i32 0, i32 %ia_0_i_i_cast_mid2" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:54]   --->   Operation 88 'getelementptr' 'la_30_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 89 [2/2] (3.25ns)   --->   "%la_30_load = load float* %la_30_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 89 'load' 'la_30_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%la_31_addr = getelementptr [144 x float]* %la_31, i32 0, i32 %ia_0_i_i_cast_mid2" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:54]   --->   Operation 90 'getelementptr' 'la_31_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 91 [2/2] (3.25ns)   --->   "%la_31_load = load float* %la_31_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 91 'load' 'la_31_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_2 : Operation 92 [1/1] (1.91ns)   --->   "%j = add i8 %j_0_i_i_mid2, 1" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:55]   --->   Operation 92 'add' 'j' <Predicate = (!exitcond_flatten)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.63>
ST_3 : Operation 93 [1/1] (3.63ns)   --->   "%tmp = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %inStream1_V)" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:58]   --->   Operation 93 'read' 'tmp' <Predicate = (!exitcond_flatten)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 94 [1/2] (3.25ns)   --->   "%la_0_load = load float* %la_0_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 94 'load' 'la_0_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_3 : Operation 95 [1/2] (3.25ns)   --->   "%la_1_load = load float* %la_1_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 95 'load' 'la_1_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_3 : Operation 96 [1/2] (3.25ns)   --->   "%la_2_load = load float* %la_2_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 96 'load' 'la_2_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_3 : Operation 97 [1/2] (3.25ns)   --->   "%la_3_load = load float* %la_3_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 97 'load' 'la_3_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_3 : Operation 98 [1/2] (3.25ns)   --->   "%la_4_load = load float* %la_4_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 98 'load' 'la_4_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_3 : Operation 99 [1/2] (3.25ns)   --->   "%la_5_load = load float* %la_5_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 99 'load' 'la_5_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_3 : Operation 100 [1/2] (3.25ns)   --->   "%la_6_load = load float* %la_6_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 100 'load' 'la_6_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_3 : Operation 101 [1/2] (3.25ns)   --->   "%la_7_load = load float* %la_7_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 101 'load' 'la_7_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_3 : Operation 102 [1/2] (3.25ns)   --->   "%la_8_load = load float* %la_8_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 102 'load' 'la_8_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_3 : Operation 103 [1/2] (3.25ns)   --->   "%la_9_load = load float* %la_9_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 103 'load' 'la_9_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_3 : Operation 104 [1/2] (3.25ns)   --->   "%la_10_load = load float* %la_10_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 104 'load' 'la_10_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_3 : Operation 105 [1/2] (3.25ns)   --->   "%la_11_load = load float* %la_11_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 105 'load' 'la_11_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_3 : Operation 106 [1/2] (3.25ns)   --->   "%la_12_load = load float* %la_12_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 106 'load' 'la_12_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_3 : Operation 107 [1/2] (3.25ns)   --->   "%la_13_load = load float* %la_13_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 107 'load' 'la_13_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_3 : Operation 108 [1/2] (3.25ns)   --->   "%la_14_load = load float* %la_14_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 108 'load' 'la_14_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_3 : Operation 109 [1/2] (3.25ns)   --->   "%la_15_load = load float* %la_15_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 109 'load' 'la_15_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_3 : Operation 110 [1/2] (3.25ns)   --->   "%la_16_load = load float* %la_16_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 110 'load' 'la_16_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_3 : Operation 111 [1/2] (3.25ns)   --->   "%la_17_load = load float* %la_17_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 111 'load' 'la_17_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_3 : Operation 112 [1/2] (3.25ns)   --->   "%la_18_load = load float* %la_18_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 112 'load' 'la_18_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_3 : Operation 113 [1/2] (3.25ns)   --->   "%la_19_load = load float* %la_19_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 113 'load' 'la_19_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_3 : Operation 114 [1/2] (3.25ns)   --->   "%la_20_load = load float* %la_20_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 114 'load' 'la_20_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_3 : Operation 115 [1/2] (3.25ns)   --->   "%la_21_load = load float* %la_21_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 115 'load' 'la_21_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_3 : Operation 116 [1/2] (3.25ns)   --->   "%la_22_load = load float* %la_22_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 116 'load' 'la_22_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_3 : Operation 117 [1/2] (3.25ns)   --->   "%la_23_load = load float* %la_23_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 117 'load' 'la_23_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_3 : Operation 118 [1/2] (3.25ns)   --->   "%la_24_load = load float* %la_24_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 118 'load' 'la_24_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_3 : Operation 119 [1/2] (3.25ns)   --->   "%la_25_load = load float* %la_25_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 119 'load' 'la_25_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_3 : Operation 120 [1/2] (3.25ns)   --->   "%la_26_load = load float* %la_26_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 120 'load' 'la_26_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_3 : Operation 121 [1/2] (3.25ns)   --->   "%la_27_load = load float* %la_27_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 121 'load' 'la_27_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_3 : Operation 122 [1/2] (3.25ns)   --->   "%la_28_load = load float* %la_28_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 122 'load' 'la_28_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_3 : Operation 123 [1/2] (3.25ns)   --->   "%la_29_load = load float* %la_29_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 123 'load' 'la_29_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_3 : Operation 124 [1/2] (3.25ns)   --->   "%la_30_load = load float* %la_30_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 124 'load' 'la_30_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_3 : Operation 125 [1/2] (3.25ns)   --->   "%la_31_load = load float* %la_31_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 125 'load' 'la_31_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 126 [4/4] (5.70ns)   --->   "%tmp_5_i = fmul float %la_0_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 126 'fmul' 'tmp_5_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 127 [4/4] (5.70ns)   --->   "%tmp_5_i_1 = fmul float %la_1_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 127 'fmul' 'tmp_5_i_1' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 128 [4/4] (5.70ns)   --->   "%tmp_5_i_2 = fmul float %la_2_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 128 'fmul' 'tmp_5_i_2' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [4/4] (5.70ns)   --->   "%tmp_5_i_3 = fmul float %la_3_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 129 'fmul' 'tmp_5_i_3' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [4/4] (5.70ns)   --->   "%tmp_5_i_4 = fmul float %la_4_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 130 'fmul' 'tmp_5_i_4' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 131 [4/4] (5.70ns)   --->   "%tmp_5_i_5 = fmul float %la_5_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 131 'fmul' 'tmp_5_i_5' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 132 [4/4] (5.70ns)   --->   "%tmp_5_i_6 = fmul float %la_6_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 132 'fmul' 'tmp_5_i_6' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [4/4] (5.70ns)   --->   "%tmp_5_i_7 = fmul float %la_7_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 133 'fmul' 'tmp_5_i_7' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 134 [4/4] (5.70ns)   --->   "%tmp_5_i_8 = fmul float %la_8_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 134 'fmul' 'tmp_5_i_8' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 135 [4/4] (5.70ns)   --->   "%tmp_5_i_9 = fmul float %la_9_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 135 'fmul' 'tmp_5_i_9' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 136 [4/4] (5.70ns)   --->   "%tmp_5_i_s = fmul float %la_10_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 136 'fmul' 'tmp_5_i_s' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 137 [4/4] (5.70ns)   --->   "%tmp_5_i_10 = fmul float %la_11_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 137 'fmul' 'tmp_5_i_10' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [4/4] (5.70ns)   --->   "%tmp_5_i_11 = fmul float %la_12_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 138 'fmul' 'tmp_5_i_11' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 139 [4/4] (5.70ns)   --->   "%tmp_5_i_12 = fmul float %la_13_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 139 'fmul' 'tmp_5_i_12' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [4/4] (5.70ns)   --->   "%tmp_5_i_13 = fmul float %la_14_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 140 'fmul' 'tmp_5_i_13' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 141 [4/4] (5.70ns)   --->   "%tmp_5_i_14 = fmul float %la_15_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 141 'fmul' 'tmp_5_i_14' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 142 [4/4] (5.70ns)   --->   "%tmp_5_i_15 = fmul float %la_16_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 142 'fmul' 'tmp_5_i_15' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 143 [4/4] (5.70ns)   --->   "%tmp_5_i_16 = fmul float %la_17_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 143 'fmul' 'tmp_5_i_16' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 144 [4/4] (5.70ns)   --->   "%tmp_5_i_17 = fmul float %la_18_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 144 'fmul' 'tmp_5_i_17' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 145 [4/4] (5.70ns)   --->   "%tmp_5_i_18 = fmul float %la_19_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 145 'fmul' 'tmp_5_i_18' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 146 [4/4] (5.70ns)   --->   "%tmp_5_i_19 = fmul float %la_20_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 146 'fmul' 'tmp_5_i_19' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 147 [4/4] (5.70ns)   --->   "%tmp_5_i_20 = fmul float %la_21_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 147 'fmul' 'tmp_5_i_20' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 148 [4/4] (5.70ns)   --->   "%tmp_5_i_21 = fmul float %la_22_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 148 'fmul' 'tmp_5_i_21' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 149 [4/4] (5.70ns)   --->   "%tmp_5_i_22 = fmul float %la_23_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 149 'fmul' 'tmp_5_i_22' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 150 [4/4] (5.70ns)   --->   "%tmp_5_i_23 = fmul float %la_24_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 150 'fmul' 'tmp_5_i_23' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 151 [4/4] (5.70ns)   --->   "%tmp_5_i_24 = fmul float %la_25_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 151 'fmul' 'tmp_5_i_24' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 152 [4/4] (5.70ns)   --->   "%tmp_5_i_25 = fmul float %la_26_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 152 'fmul' 'tmp_5_i_25' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 153 [4/4] (5.70ns)   --->   "%tmp_5_i_26 = fmul float %la_27_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 153 'fmul' 'tmp_5_i_26' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 154 [4/4] (5.70ns)   --->   "%tmp_5_i_27 = fmul float %la_28_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 154 'fmul' 'tmp_5_i_27' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 155 [4/4] (5.70ns)   --->   "%tmp_5_i_28 = fmul float %la_29_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 155 'fmul' 'tmp_5_i_28' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 156 [4/4] (5.70ns)   --->   "%tmp_5_i_29 = fmul float %la_30_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 156 'fmul' 'tmp_5_i_29' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 157 [4/4] (5.70ns)   --->   "%tmp_5_i_30 = fmul float %la_31_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 157 'fmul' 'tmp_5_i_30' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 158 [3/4] (5.70ns)   --->   "%tmp_5_i = fmul float %la_0_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 158 'fmul' 'tmp_5_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 159 [3/4] (5.70ns)   --->   "%tmp_5_i_1 = fmul float %la_1_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 159 'fmul' 'tmp_5_i_1' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 160 [3/4] (5.70ns)   --->   "%tmp_5_i_2 = fmul float %la_2_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 160 'fmul' 'tmp_5_i_2' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 161 [3/4] (5.70ns)   --->   "%tmp_5_i_3 = fmul float %la_3_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 161 'fmul' 'tmp_5_i_3' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 162 [3/4] (5.70ns)   --->   "%tmp_5_i_4 = fmul float %la_4_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 162 'fmul' 'tmp_5_i_4' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 163 [3/4] (5.70ns)   --->   "%tmp_5_i_5 = fmul float %la_5_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 163 'fmul' 'tmp_5_i_5' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 164 [3/4] (5.70ns)   --->   "%tmp_5_i_6 = fmul float %la_6_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 164 'fmul' 'tmp_5_i_6' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 165 [3/4] (5.70ns)   --->   "%tmp_5_i_7 = fmul float %la_7_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 165 'fmul' 'tmp_5_i_7' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 166 [3/4] (5.70ns)   --->   "%tmp_5_i_8 = fmul float %la_8_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 166 'fmul' 'tmp_5_i_8' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 167 [3/4] (5.70ns)   --->   "%tmp_5_i_9 = fmul float %la_9_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 167 'fmul' 'tmp_5_i_9' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 168 [3/4] (5.70ns)   --->   "%tmp_5_i_s = fmul float %la_10_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 168 'fmul' 'tmp_5_i_s' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 169 [3/4] (5.70ns)   --->   "%tmp_5_i_10 = fmul float %la_11_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 169 'fmul' 'tmp_5_i_10' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 170 [3/4] (5.70ns)   --->   "%tmp_5_i_11 = fmul float %la_12_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 170 'fmul' 'tmp_5_i_11' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 171 [3/4] (5.70ns)   --->   "%tmp_5_i_12 = fmul float %la_13_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 171 'fmul' 'tmp_5_i_12' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 172 [3/4] (5.70ns)   --->   "%tmp_5_i_13 = fmul float %la_14_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 172 'fmul' 'tmp_5_i_13' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 173 [3/4] (5.70ns)   --->   "%tmp_5_i_14 = fmul float %la_15_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 173 'fmul' 'tmp_5_i_14' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 174 [3/4] (5.70ns)   --->   "%tmp_5_i_15 = fmul float %la_16_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 174 'fmul' 'tmp_5_i_15' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 175 [3/4] (5.70ns)   --->   "%tmp_5_i_16 = fmul float %la_17_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 175 'fmul' 'tmp_5_i_16' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 176 [3/4] (5.70ns)   --->   "%tmp_5_i_17 = fmul float %la_18_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 176 'fmul' 'tmp_5_i_17' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 177 [3/4] (5.70ns)   --->   "%tmp_5_i_18 = fmul float %la_19_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 177 'fmul' 'tmp_5_i_18' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 178 [3/4] (5.70ns)   --->   "%tmp_5_i_19 = fmul float %la_20_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 178 'fmul' 'tmp_5_i_19' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 179 [3/4] (5.70ns)   --->   "%tmp_5_i_20 = fmul float %la_21_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 179 'fmul' 'tmp_5_i_20' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 180 [3/4] (5.70ns)   --->   "%tmp_5_i_21 = fmul float %la_22_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 180 'fmul' 'tmp_5_i_21' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 181 [3/4] (5.70ns)   --->   "%tmp_5_i_22 = fmul float %la_23_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 181 'fmul' 'tmp_5_i_22' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 182 [3/4] (5.70ns)   --->   "%tmp_5_i_23 = fmul float %la_24_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 182 'fmul' 'tmp_5_i_23' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 183 [3/4] (5.70ns)   --->   "%tmp_5_i_24 = fmul float %la_25_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 183 'fmul' 'tmp_5_i_24' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 184 [3/4] (5.70ns)   --->   "%tmp_5_i_25 = fmul float %la_26_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 184 'fmul' 'tmp_5_i_25' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 185 [3/4] (5.70ns)   --->   "%tmp_5_i_26 = fmul float %la_27_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 185 'fmul' 'tmp_5_i_26' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 186 [3/4] (5.70ns)   --->   "%tmp_5_i_27 = fmul float %la_28_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 186 'fmul' 'tmp_5_i_27' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 187 [3/4] (5.70ns)   --->   "%tmp_5_i_28 = fmul float %la_29_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 187 'fmul' 'tmp_5_i_28' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 188 [3/4] (5.70ns)   --->   "%tmp_5_i_29 = fmul float %la_30_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 188 'fmul' 'tmp_5_i_29' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 189 [3/4] (5.70ns)   --->   "%tmp_5_i_30 = fmul float %la_31_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 189 'fmul' 'tmp_5_i_30' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 190 [1/1] (0.00ns)   --->   "%j_0_i_i_cast = zext i8 %j_0_i_i_mid2 to i32" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:55]   --->   Operation 190 'zext' 'j_0_i_i_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 191 [1/1] (0.00ns)   --->   "%lout_0_addr = getelementptr [169 x float]* %lout_0, i32 0, i32 %j_0_i_i_cast" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:55]   --->   Operation 191 'getelementptr' 'lout_0_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 192 [2/2] (3.25ns)   --->   "%lout_0_load = load float* %lout_0_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 192 'load' 'lout_0_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_6 : Operation 193 [2/4] (5.70ns)   --->   "%tmp_5_i = fmul float %la_0_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 193 'fmul' 'tmp_5_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 194 [1/1] (0.00ns)   --->   "%lout_1_addr = getelementptr [169 x float]* %lout_1, i32 0, i32 %j_0_i_i_cast" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:55]   --->   Operation 194 'getelementptr' 'lout_1_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 195 [2/2] (3.25ns)   --->   "%lout_1_load = load float* %lout_1_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 195 'load' 'lout_1_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_6 : Operation 196 [2/4] (5.70ns)   --->   "%tmp_5_i_1 = fmul float %la_1_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 196 'fmul' 'tmp_5_i_1' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 197 [1/1] (0.00ns)   --->   "%lout_2_addr = getelementptr [169 x float]* %lout_2, i32 0, i32 %j_0_i_i_cast" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:55]   --->   Operation 197 'getelementptr' 'lout_2_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 198 [2/2] (3.25ns)   --->   "%lout_2_load = load float* %lout_2_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 198 'load' 'lout_2_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_6 : Operation 199 [2/4] (5.70ns)   --->   "%tmp_5_i_2 = fmul float %la_2_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 199 'fmul' 'tmp_5_i_2' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "%lout_3_addr = getelementptr [169 x float]* %lout_3, i32 0, i32 %j_0_i_i_cast" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:55]   --->   Operation 200 'getelementptr' 'lout_3_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 201 [2/2] (3.25ns)   --->   "%lout_3_load = load float* %lout_3_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 201 'load' 'lout_3_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_6 : Operation 202 [2/4] (5.70ns)   --->   "%tmp_5_i_3 = fmul float %la_3_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 202 'fmul' 'tmp_5_i_3' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 203 [1/1] (0.00ns)   --->   "%lout_4_addr = getelementptr [169 x float]* %lout_4, i32 0, i32 %j_0_i_i_cast" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:55]   --->   Operation 203 'getelementptr' 'lout_4_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 204 [2/2] (3.25ns)   --->   "%lout_4_load = load float* %lout_4_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 204 'load' 'lout_4_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_6 : Operation 205 [2/4] (5.70ns)   --->   "%tmp_5_i_4 = fmul float %la_4_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 205 'fmul' 'tmp_5_i_4' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 206 [1/1] (0.00ns)   --->   "%lout_5_addr = getelementptr [169 x float]* %lout_5, i32 0, i32 %j_0_i_i_cast" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:55]   --->   Operation 206 'getelementptr' 'lout_5_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 207 [2/2] (3.25ns)   --->   "%lout_5_load = load float* %lout_5_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 207 'load' 'lout_5_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_6 : Operation 208 [2/4] (5.70ns)   --->   "%tmp_5_i_5 = fmul float %la_5_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 208 'fmul' 'tmp_5_i_5' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 209 [1/1] (0.00ns)   --->   "%lout_6_addr = getelementptr [169 x float]* %lout_6, i32 0, i32 %j_0_i_i_cast" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:55]   --->   Operation 209 'getelementptr' 'lout_6_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 210 [2/2] (3.25ns)   --->   "%lout_6_load = load float* %lout_6_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 210 'load' 'lout_6_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_6 : Operation 211 [2/4] (5.70ns)   --->   "%tmp_5_i_6 = fmul float %la_6_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 211 'fmul' 'tmp_5_i_6' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 212 [1/1] (0.00ns)   --->   "%lout_7_addr = getelementptr [169 x float]* %lout_7, i32 0, i32 %j_0_i_i_cast" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:55]   --->   Operation 212 'getelementptr' 'lout_7_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 213 [2/2] (3.25ns)   --->   "%lout_7_load = load float* %lout_7_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 213 'load' 'lout_7_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_6 : Operation 214 [2/4] (5.70ns)   --->   "%tmp_5_i_7 = fmul float %la_7_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 214 'fmul' 'tmp_5_i_7' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 215 [1/1] (0.00ns)   --->   "%lout_8_addr = getelementptr [169 x float]* %lout_8, i32 0, i32 %j_0_i_i_cast" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:55]   --->   Operation 215 'getelementptr' 'lout_8_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 216 [2/2] (3.25ns)   --->   "%lout_8_load = load float* %lout_8_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 216 'load' 'lout_8_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_6 : Operation 217 [2/4] (5.70ns)   --->   "%tmp_5_i_8 = fmul float %la_8_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 217 'fmul' 'tmp_5_i_8' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 218 [1/1] (0.00ns)   --->   "%lout_9_addr = getelementptr [169 x float]* %lout_9, i32 0, i32 %j_0_i_i_cast" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:55]   --->   Operation 218 'getelementptr' 'lout_9_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 219 [2/2] (3.25ns)   --->   "%lout_9_load = load float* %lout_9_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 219 'load' 'lout_9_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_6 : Operation 220 [2/4] (5.70ns)   --->   "%tmp_5_i_9 = fmul float %la_9_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 220 'fmul' 'tmp_5_i_9' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 221 [1/1] (0.00ns)   --->   "%lout_10_addr = getelementptr [169 x float]* %lout_10, i32 0, i32 %j_0_i_i_cast" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:55]   --->   Operation 221 'getelementptr' 'lout_10_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 222 [2/2] (3.25ns)   --->   "%lout_10_load = load float* %lout_10_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 222 'load' 'lout_10_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_6 : Operation 223 [2/4] (5.70ns)   --->   "%tmp_5_i_s = fmul float %la_10_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 223 'fmul' 'tmp_5_i_s' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 224 [1/1] (0.00ns)   --->   "%lout_11_addr = getelementptr [169 x float]* %lout_11, i32 0, i32 %j_0_i_i_cast" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:55]   --->   Operation 224 'getelementptr' 'lout_11_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 225 [2/2] (3.25ns)   --->   "%lout_11_load = load float* %lout_11_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 225 'load' 'lout_11_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_6 : Operation 226 [2/4] (5.70ns)   --->   "%tmp_5_i_10 = fmul float %la_11_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 226 'fmul' 'tmp_5_i_10' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 227 [1/1] (0.00ns)   --->   "%lout_12_addr = getelementptr [169 x float]* %lout_12, i32 0, i32 %j_0_i_i_cast" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:55]   --->   Operation 227 'getelementptr' 'lout_12_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 228 [2/2] (3.25ns)   --->   "%lout_12_load = load float* %lout_12_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 228 'load' 'lout_12_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_6 : Operation 229 [2/4] (5.70ns)   --->   "%tmp_5_i_11 = fmul float %la_12_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 229 'fmul' 'tmp_5_i_11' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 230 [1/1] (0.00ns)   --->   "%lout_13_addr = getelementptr [169 x float]* %lout_13, i32 0, i32 %j_0_i_i_cast" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:55]   --->   Operation 230 'getelementptr' 'lout_13_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 231 [2/2] (3.25ns)   --->   "%lout_13_load = load float* %lout_13_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 231 'load' 'lout_13_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_6 : Operation 232 [2/4] (5.70ns)   --->   "%tmp_5_i_12 = fmul float %la_13_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 232 'fmul' 'tmp_5_i_12' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 233 [1/1] (0.00ns)   --->   "%lout_14_addr = getelementptr [169 x float]* %lout_14, i32 0, i32 %j_0_i_i_cast" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:55]   --->   Operation 233 'getelementptr' 'lout_14_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 234 [2/2] (3.25ns)   --->   "%lout_14_load = load float* %lout_14_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 234 'load' 'lout_14_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_6 : Operation 235 [2/4] (5.70ns)   --->   "%tmp_5_i_13 = fmul float %la_14_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 235 'fmul' 'tmp_5_i_13' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 236 [1/1] (0.00ns)   --->   "%lout_15_addr = getelementptr [169 x float]* %lout_15, i32 0, i32 %j_0_i_i_cast" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:55]   --->   Operation 236 'getelementptr' 'lout_15_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 237 [2/2] (3.25ns)   --->   "%lout_15_load = load float* %lout_15_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 237 'load' 'lout_15_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_6 : Operation 238 [2/4] (5.70ns)   --->   "%tmp_5_i_14 = fmul float %la_15_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 238 'fmul' 'tmp_5_i_14' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 239 [1/1] (0.00ns)   --->   "%lout_16_addr = getelementptr [169 x float]* %lout_16, i32 0, i32 %j_0_i_i_cast" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:55]   --->   Operation 239 'getelementptr' 'lout_16_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 240 [2/2] (3.25ns)   --->   "%lout_16_load = load float* %lout_16_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 240 'load' 'lout_16_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_6 : Operation 241 [2/4] (5.70ns)   --->   "%tmp_5_i_15 = fmul float %la_16_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 241 'fmul' 'tmp_5_i_15' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 242 [1/1] (0.00ns)   --->   "%lout_17_addr = getelementptr [169 x float]* %lout_17, i32 0, i32 %j_0_i_i_cast" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:55]   --->   Operation 242 'getelementptr' 'lout_17_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 243 [2/2] (3.25ns)   --->   "%lout_17_load = load float* %lout_17_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 243 'load' 'lout_17_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_6 : Operation 244 [2/4] (5.70ns)   --->   "%tmp_5_i_16 = fmul float %la_17_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 244 'fmul' 'tmp_5_i_16' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 245 [1/1] (0.00ns)   --->   "%lout_18_addr = getelementptr [169 x float]* %lout_18, i32 0, i32 %j_0_i_i_cast" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:55]   --->   Operation 245 'getelementptr' 'lout_18_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 246 [2/2] (3.25ns)   --->   "%lout_18_load = load float* %lout_18_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 246 'load' 'lout_18_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_6 : Operation 247 [2/4] (5.70ns)   --->   "%tmp_5_i_17 = fmul float %la_18_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 247 'fmul' 'tmp_5_i_17' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 248 [1/1] (0.00ns)   --->   "%lout_19_addr = getelementptr [169 x float]* %lout_19, i32 0, i32 %j_0_i_i_cast" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:55]   --->   Operation 248 'getelementptr' 'lout_19_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 249 [2/2] (3.25ns)   --->   "%lout_19_load = load float* %lout_19_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 249 'load' 'lout_19_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_6 : Operation 250 [2/4] (5.70ns)   --->   "%tmp_5_i_18 = fmul float %la_19_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 250 'fmul' 'tmp_5_i_18' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 251 [1/1] (0.00ns)   --->   "%lout_20_addr = getelementptr [169 x float]* %lout_20, i32 0, i32 %j_0_i_i_cast" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:55]   --->   Operation 251 'getelementptr' 'lout_20_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 252 [2/2] (3.25ns)   --->   "%lout_20_load = load float* %lout_20_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 252 'load' 'lout_20_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_6 : Operation 253 [2/4] (5.70ns)   --->   "%tmp_5_i_19 = fmul float %la_20_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 253 'fmul' 'tmp_5_i_19' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 254 [1/1] (0.00ns)   --->   "%lout_21_addr = getelementptr [169 x float]* %lout_21, i32 0, i32 %j_0_i_i_cast" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:55]   --->   Operation 254 'getelementptr' 'lout_21_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 255 [2/2] (3.25ns)   --->   "%lout_21_load = load float* %lout_21_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 255 'load' 'lout_21_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_6 : Operation 256 [2/4] (5.70ns)   --->   "%tmp_5_i_20 = fmul float %la_21_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 256 'fmul' 'tmp_5_i_20' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 257 [1/1] (0.00ns)   --->   "%lout_22_addr = getelementptr [169 x float]* %lout_22, i32 0, i32 %j_0_i_i_cast" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:55]   --->   Operation 257 'getelementptr' 'lout_22_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 258 [2/2] (3.25ns)   --->   "%lout_22_load = load float* %lout_22_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 258 'load' 'lout_22_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_6 : Operation 259 [2/4] (5.70ns)   --->   "%tmp_5_i_21 = fmul float %la_22_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 259 'fmul' 'tmp_5_i_21' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 260 [1/1] (0.00ns)   --->   "%lout_23_addr = getelementptr [169 x float]* %lout_23, i32 0, i32 %j_0_i_i_cast" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:55]   --->   Operation 260 'getelementptr' 'lout_23_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 261 [2/2] (3.25ns)   --->   "%lout_23_load = load float* %lout_23_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 261 'load' 'lout_23_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_6 : Operation 262 [2/4] (5.70ns)   --->   "%tmp_5_i_22 = fmul float %la_23_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 262 'fmul' 'tmp_5_i_22' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 263 [1/1] (0.00ns)   --->   "%lout_24_addr = getelementptr [169 x float]* %lout_24, i32 0, i32 %j_0_i_i_cast" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:55]   --->   Operation 263 'getelementptr' 'lout_24_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 264 [2/2] (3.25ns)   --->   "%lout_24_load = load float* %lout_24_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 264 'load' 'lout_24_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_6 : Operation 265 [2/4] (5.70ns)   --->   "%tmp_5_i_23 = fmul float %la_24_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 265 'fmul' 'tmp_5_i_23' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 266 [1/1] (0.00ns)   --->   "%lout_25_addr = getelementptr [169 x float]* %lout_25, i32 0, i32 %j_0_i_i_cast" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:55]   --->   Operation 266 'getelementptr' 'lout_25_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 267 [2/2] (3.25ns)   --->   "%lout_25_load = load float* %lout_25_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 267 'load' 'lout_25_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_6 : Operation 268 [2/4] (5.70ns)   --->   "%tmp_5_i_24 = fmul float %la_25_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 268 'fmul' 'tmp_5_i_24' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 269 [1/1] (0.00ns)   --->   "%lout_26_addr = getelementptr [169 x float]* %lout_26, i32 0, i32 %j_0_i_i_cast" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:55]   --->   Operation 269 'getelementptr' 'lout_26_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 270 [2/2] (3.25ns)   --->   "%lout_26_load = load float* %lout_26_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 270 'load' 'lout_26_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_6 : Operation 271 [2/4] (5.70ns)   --->   "%tmp_5_i_25 = fmul float %la_26_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 271 'fmul' 'tmp_5_i_25' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 272 [1/1] (0.00ns)   --->   "%lout_27_addr = getelementptr [169 x float]* %lout_27, i32 0, i32 %j_0_i_i_cast" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:55]   --->   Operation 272 'getelementptr' 'lout_27_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 273 [2/2] (3.25ns)   --->   "%lout_27_load = load float* %lout_27_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 273 'load' 'lout_27_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_6 : Operation 274 [2/4] (5.70ns)   --->   "%tmp_5_i_26 = fmul float %la_27_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 274 'fmul' 'tmp_5_i_26' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 275 [1/1] (0.00ns)   --->   "%lout_28_addr = getelementptr [169 x float]* %lout_28, i32 0, i32 %j_0_i_i_cast" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:55]   --->   Operation 275 'getelementptr' 'lout_28_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 276 [2/2] (3.25ns)   --->   "%lout_28_load = load float* %lout_28_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 276 'load' 'lout_28_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_6 : Operation 277 [2/4] (5.70ns)   --->   "%tmp_5_i_27 = fmul float %la_28_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 277 'fmul' 'tmp_5_i_27' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 278 [1/1] (0.00ns)   --->   "%lout_29_addr = getelementptr [169 x float]* %lout_29, i32 0, i32 %j_0_i_i_cast" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:55]   --->   Operation 278 'getelementptr' 'lout_29_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 279 [2/2] (3.25ns)   --->   "%lout_29_load = load float* %lout_29_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 279 'load' 'lout_29_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_6 : Operation 280 [2/4] (5.70ns)   --->   "%tmp_5_i_28 = fmul float %la_29_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 280 'fmul' 'tmp_5_i_28' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 281 [1/1] (0.00ns)   --->   "%lout_30_addr = getelementptr [169 x float]* %lout_30, i32 0, i32 %j_0_i_i_cast" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:55]   --->   Operation 281 'getelementptr' 'lout_30_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 282 [2/2] (3.25ns)   --->   "%lout_30_load = load float* %lout_30_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 282 'load' 'lout_30_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_6 : Operation 283 [2/4] (5.70ns)   --->   "%tmp_5_i_29 = fmul float %la_30_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 283 'fmul' 'tmp_5_i_29' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 284 [1/1] (0.00ns)   --->   "%lout_31_addr = getelementptr [169 x float]* %lout_31, i32 0, i32 %j_0_i_i_cast" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:55]   --->   Operation 284 'getelementptr' 'lout_31_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 285 [2/2] (3.25ns)   --->   "%lout_31_load = load float* %lout_31_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 285 'load' 'lout_31_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_6 : Operation 286 [2/4] (5.70ns)   --->   "%tmp_5_i_30 = fmul float %la_31_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 286 'fmul' 'tmp_5_i_30' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 287 [1/2] (3.25ns)   --->   "%lout_0_load = load float* %lout_0_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 287 'load' 'lout_0_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 288 [1/4] (5.70ns)   --->   "%tmp_5_i = fmul float %la_0_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 288 'fmul' 'tmp_5_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 289 [1/2] (3.25ns)   --->   "%lout_1_load = load float* %lout_1_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 289 'load' 'lout_1_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 290 [1/4] (5.70ns)   --->   "%tmp_5_i_1 = fmul float %la_1_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 290 'fmul' 'tmp_5_i_1' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 291 [1/2] (3.25ns)   --->   "%lout_2_load = load float* %lout_2_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 291 'load' 'lout_2_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 292 [1/4] (5.70ns)   --->   "%tmp_5_i_2 = fmul float %la_2_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 292 'fmul' 'tmp_5_i_2' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 293 [1/2] (3.25ns)   --->   "%lout_3_load = load float* %lout_3_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 293 'load' 'lout_3_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 294 [1/4] (5.70ns)   --->   "%tmp_5_i_3 = fmul float %la_3_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 294 'fmul' 'tmp_5_i_3' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 295 [1/2] (3.25ns)   --->   "%lout_4_load = load float* %lout_4_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 295 'load' 'lout_4_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 296 [1/4] (5.70ns)   --->   "%tmp_5_i_4 = fmul float %la_4_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 296 'fmul' 'tmp_5_i_4' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 297 [1/2] (3.25ns)   --->   "%lout_5_load = load float* %lout_5_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 297 'load' 'lout_5_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 298 [1/4] (5.70ns)   --->   "%tmp_5_i_5 = fmul float %la_5_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 298 'fmul' 'tmp_5_i_5' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 299 [1/2] (3.25ns)   --->   "%lout_6_load = load float* %lout_6_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 299 'load' 'lout_6_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 300 [1/4] (5.70ns)   --->   "%tmp_5_i_6 = fmul float %la_6_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 300 'fmul' 'tmp_5_i_6' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 301 [1/2] (3.25ns)   --->   "%lout_7_load = load float* %lout_7_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 301 'load' 'lout_7_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 302 [1/4] (5.70ns)   --->   "%tmp_5_i_7 = fmul float %la_7_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 302 'fmul' 'tmp_5_i_7' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 303 [1/2] (3.25ns)   --->   "%lout_8_load = load float* %lout_8_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 303 'load' 'lout_8_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 304 [1/4] (5.70ns)   --->   "%tmp_5_i_8 = fmul float %la_8_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 304 'fmul' 'tmp_5_i_8' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 305 [1/2] (3.25ns)   --->   "%lout_9_load = load float* %lout_9_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 305 'load' 'lout_9_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 306 [1/4] (5.70ns)   --->   "%tmp_5_i_9 = fmul float %la_9_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 306 'fmul' 'tmp_5_i_9' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 307 [1/2] (3.25ns)   --->   "%lout_10_load = load float* %lout_10_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 307 'load' 'lout_10_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 308 [1/4] (5.70ns)   --->   "%tmp_5_i_s = fmul float %la_10_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 308 'fmul' 'tmp_5_i_s' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 309 [1/2] (3.25ns)   --->   "%lout_11_load = load float* %lout_11_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 309 'load' 'lout_11_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 310 [1/4] (5.70ns)   --->   "%tmp_5_i_10 = fmul float %la_11_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 310 'fmul' 'tmp_5_i_10' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 311 [1/2] (3.25ns)   --->   "%lout_12_load = load float* %lout_12_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 311 'load' 'lout_12_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 312 [1/4] (5.70ns)   --->   "%tmp_5_i_11 = fmul float %la_12_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 312 'fmul' 'tmp_5_i_11' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 313 [1/2] (3.25ns)   --->   "%lout_13_load = load float* %lout_13_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 313 'load' 'lout_13_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 314 [1/4] (5.70ns)   --->   "%tmp_5_i_12 = fmul float %la_13_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 314 'fmul' 'tmp_5_i_12' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 315 [1/2] (3.25ns)   --->   "%lout_14_load = load float* %lout_14_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 315 'load' 'lout_14_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 316 [1/4] (5.70ns)   --->   "%tmp_5_i_13 = fmul float %la_14_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 316 'fmul' 'tmp_5_i_13' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 317 [1/2] (3.25ns)   --->   "%lout_15_load = load float* %lout_15_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 317 'load' 'lout_15_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 318 [1/4] (5.70ns)   --->   "%tmp_5_i_14 = fmul float %la_15_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 318 'fmul' 'tmp_5_i_14' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 319 [1/2] (3.25ns)   --->   "%lout_16_load = load float* %lout_16_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 319 'load' 'lout_16_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 320 [1/4] (5.70ns)   --->   "%tmp_5_i_15 = fmul float %la_16_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 320 'fmul' 'tmp_5_i_15' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 321 [1/2] (3.25ns)   --->   "%lout_17_load = load float* %lout_17_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 321 'load' 'lout_17_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 322 [1/4] (5.70ns)   --->   "%tmp_5_i_16 = fmul float %la_17_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 322 'fmul' 'tmp_5_i_16' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 323 [1/2] (3.25ns)   --->   "%lout_18_load = load float* %lout_18_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 323 'load' 'lout_18_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 324 [1/4] (5.70ns)   --->   "%tmp_5_i_17 = fmul float %la_18_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 324 'fmul' 'tmp_5_i_17' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 325 [1/2] (3.25ns)   --->   "%lout_19_load = load float* %lout_19_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 325 'load' 'lout_19_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 326 [1/4] (5.70ns)   --->   "%tmp_5_i_18 = fmul float %la_19_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 326 'fmul' 'tmp_5_i_18' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 327 [1/2] (3.25ns)   --->   "%lout_20_load = load float* %lout_20_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 327 'load' 'lout_20_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 328 [1/4] (5.70ns)   --->   "%tmp_5_i_19 = fmul float %la_20_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 328 'fmul' 'tmp_5_i_19' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 329 [1/2] (3.25ns)   --->   "%lout_21_load = load float* %lout_21_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 329 'load' 'lout_21_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 330 [1/4] (5.70ns)   --->   "%tmp_5_i_20 = fmul float %la_21_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 330 'fmul' 'tmp_5_i_20' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 331 [1/2] (3.25ns)   --->   "%lout_22_load = load float* %lout_22_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 331 'load' 'lout_22_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 332 [1/4] (5.70ns)   --->   "%tmp_5_i_21 = fmul float %la_22_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 332 'fmul' 'tmp_5_i_21' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 333 [1/2] (3.25ns)   --->   "%lout_23_load = load float* %lout_23_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 333 'load' 'lout_23_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 334 [1/4] (5.70ns)   --->   "%tmp_5_i_22 = fmul float %la_23_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 334 'fmul' 'tmp_5_i_22' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 335 [1/2] (3.25ns)   --->   "%lout_24_load = load float* %lout_24_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 335 'load' 'lout_24_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 336 [1/4] (5.70ns)   --->   "%tmp_5_i_23 = fmul float %la_24_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 336 'fmul' 'tmp_5_i_23' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 337 [1/2] (3.25ns)   --->   "%lout_25_load = load float* %lout_25_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 337 'load' 'lout_25_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 338 [1/4] (5.70ns)   --->   "%tmp_5_i_24 = fmul float %la_25_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 338 'fmul' 'tmp_5_i_24' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 339 [1/2] (3.25ns)   --->   "%lout_26_load = load float* %lout_26_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 339 'load' 'lout_26_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 340 [1/4] (5.70ns)   --->   "%tmp_5_i_25 = fmul float %la_26_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 340 'fmul' 'tmp_5_i_25' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 341 [1/2] (3.25ns)   --->   "%lout_27_load = load float* %lout_27_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 341 'load' 'lout_27_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 342 [1/4] (5.70ns)   --->   "%tmp_5_i_26 = fmul float %la_27_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 342 'fmul' 'tmp_5_i_26' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 343 [1/2] (3.25ns)   --->   "%lout_28_load = load float* %lout_28_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 343 'load' 'lout_28_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 344 [1/4] (5.70ns)   --->   "%tmp_5_i_27 = fmul float %la_28_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 344 'fmul' 'tmp_5_i_27' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 345 [1/2] (3.25ns)   --->   "%lout_29_load = load float* %lout_29_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 345 'load' 'lout_29_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 346 [1/4] (5.70ns)   --->   "%tmp_5_i_28 = fmul float %la_29_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 346 'fmul' 'tmp_5_i_28' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 347 [1/2] (3.25ns)   --->   "%lout_30_load = load float* %lout_30_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 347 'load' 'lout_30_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 348 [1/4] (5.70ns)   --->   "%tmp_5_i_29 = fmul float %la_30_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 348 'fmul' 'tmp_5_i_29' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 349 [1/2] (3.25ns)   --->   "%lout_31_load = load float* %lout_31_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 349 'load' 'lout_31_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 350 [1/4] (5.70ns)   --->   "%tmp_5_i_30 = fmul float %la_31_load, %tmp" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 350 'fmul' 'tmp_5_i_30' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 351 [5/5] (7.25ns)   --->   "%tmp_6_i = fadd float %lout_0_load, %tmp_5_i" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 351 'fadd' 'tmp_6_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 352 [5/5] (7.25ns)   --->   "%tmp_6_i_1 = fadd float %lout_1_load, %tmp_5_i_1" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 352 'fadd' 'tmp_6_i_1' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 353 [5/5] (7.25ns)   --->   "%tmp_6_i_2 = fadd float %lout_2_load, %tmp_5_i_2" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 353 'fadd' 'tmp_6_i_2' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 354 [5/5] (7.25ns)   --->   "%tmp_6_i_3 = fadd float %lout_3_load, %tmp_5_i_3" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 354 'fadd' 'tmp_6_i_3' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 355 [5/5] (7.25ns)   --->   "%tmp_6_i_4 = fadd float %lout_4_load, %tmp_5_i_4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 355 'fadd' 'tmp_6_i_4' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 356 [5/5] (7.25ns)   --->   "%tmp_6_i_5 = fadd float %lout_5_load, %tmp_5_i_5" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 356 'fadd' 'tmp_6_i_5' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 357 [5/5] (7.25ns)   --->   "%tmp_6_i_6 = fadd float %lout_6_load, %tmp_5_i_6" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 357 'fadd' 'tmp_6_i_6' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 358 [5/5] (7.25ns)   --->   "%tmp_6_i_7 = fadd float %lout_7_load, %tmp_5_i_7" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 358 'fadd' 'tmp_6_i_7' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 359 [5/5] (7.25ns)   --->   "%tmp_6_i_8 = fadd float %lout_8_load, %tmp_5_i_8" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 359 'fadd' 'tmp_6_i_8' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 360 [5/5] (7.25ns)   --->   "%tmp_6_i_9 = fadd float %lout_9_load, %tmp_5_i_9" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 360 'fadd' 'tmp_6_i_9' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 361 [5/5] (7.25ns)   --->   "%tmp_6_i_s = fadd float %lout_10_load, %tmp_5_i_s" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 361 'fadd' 'tmp_6_i_s' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 362 [5/5] (7.25ns)   --->   "%tmp_6_i_10 = fadd float %lout_11_load, %tmp_5_i_10" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 362 'fadd' 'tmp_6_i_10' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 363 [5/5] (7.25ns)   --->   "%tmp_6_i_11 = fadd float %lout_12_load, %tmp_5_i_11" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 363 'fadd' 'tmp_6_i_11' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 364 [5/5] (7.25ns)   --->   "%tmp_6_i_12 = fadd float %lout_13_load, %tmp_5_i_12" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 364 'fadd' 'tmp_6_i_12' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 365 [5/5] (7.25ns)   --->   "%tmp_6_i_13 = fadd float %lout_14_load, %tmp_5_i_13" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 365 'fadd' 'tmp_6_i_13' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 366 [5/5] (7.25ns)   --->   "%tmp_6_i_14 = fadd float %lout_15_load, %tmp_5_i_14" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 366 'fadd' 'tmp_6_i_14' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 367 [5/5] (7.25ns)   --->   "%tmp_6_i_15 = fadd float %lout_16_load, %tmp_5_i_15" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 367 'fadd' 'tmp_6_i_15' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 368 [5/5] (7.25ns)   --->   "%tmp_6_i_16 = fadd float %lout_17_load, %tmp_5_i_16" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 368 'fadd' 'tmp_6_i_16' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 369 [5/5] (7.25ns)   --->   "%tmp_6_i_17 = fadd float %lout_18_load, %tmp_5_i_17" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 369 'fadd' 'tmp_6_i_17' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 370 [5/5] (7.25ns)   --->   "%tmp_6_i_18 = fadd float %lout_19_load, %tmp_5_i_18" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 370 'fadd' 'tmp_6_i_18' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 371 [5/5] (7.25ns)   --->   "%tmp_6_i_19 = fadd float %lout_20_load, %tmp_5_i_19" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 371 'fadd' 'tmp_6_i_19' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 372 [5/5] (7.25ns)   --->   "%tmp_6_i_20 = fadd float %lout_21_load, %tmp_5_i_20" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 372 'fadd' 'tmp_6_i_20' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 373 [5/5] (7.25ns)   --->   "%tmp_6_i_21 = fadd float %lout_22_load, %tmp_5_i_21" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 373 'fadd' 'tmp_6_i_21' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 374 [5/5] (7.25ns)   --->   "%tmp_6_i_22 = fadd float %lout_23_load, %tmp_5_i_22" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 374 'fadd' 'tmp_6_i_22' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 375 [5/5] (7.25ns)   --->   "%tmp_6_i_23 = fadd float %lout_24_load, %tmp_5_i_23" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 375 'fadd' 'tmp_6_i_23' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 376 [5/5] (7.25ns)   --->   "%tmp_6_i_24 = fadd float %lout_25_load, %tmp_5_i_24" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 376 'fadd' 'tmp_6_i_24' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 377 [5/5] (7.25ns)   --->   "%tmp_6_i_25 = fadd float %lout_26_load, %tmp_5_i_25" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 377 'fadd' 'tmp_6_i_25' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 378 [5/5] (7.25ns)   --->   "%tmp_6_i_26 = fadd float %lout_27_load, %tmp_5_i_26" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 378 'fadd' 'tmp_6_i_26' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 379 [5/5] (7.25ns)   --->   "%tmp_6_i_27 = fadd float %lout_28_load, %tmp_5_i_27" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 379 'fadd' 'tmp_6_i_27' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 380 [5/5] (7.25ns)   --->   "%tmp_6_i_28 = fadd float %lout_29_load, %tmp_5_i_28" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 380 'fadd' 'tmp_6_i_28' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 381 [5/5] (7.25ns)   --->   "%tmp_6_i_29 = fadd float %lout_30_load, %tmp_5_i_29" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 381 'fadd' 'tmp_6_i_29' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 382 [5/5] (7.25ns)   --->   "%tmp_6_i_30 = fadd float %lout_31_load, %tmp_5_i_30" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 382 'fadd' 'tmp_6_i_30' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 383 [4/5] (7.25ns)   --->   "%tmp_6_i = fadd float %lout_0_load, %tmp_5_i" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 383 'fadd' 'tmp_6_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 384 [4/5] (7.25ns)   --->   "%tmp_6_i_1 = fadd float %lout_1_load, %tmp_5_i_1" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 384 'fadd' 'tmp_6_i_1' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 385 [4/5] (7.25ns)   --->   "%tmp_6_i_2 = fadd float %lout_2_load, %tmp_5_i_2" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 385 'fadd' 'tmp_6_i_2' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 386 [4/5] (7.25ns)   --->   "%tmp_6_i_3 = fadd float %lout_3_load, %tmp_5_i_3" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 386 'fadd' 'tmp_6_i_3' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 387 [4/5] (7.25ns)   --->   "%tmp_6_i_4 = fadd float %lout_4_load, %tmp_5_i_4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 387 'fadd' 'tmp_6_i_4' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 388 [4/5] (7.25ns)   --->   "%tmp_6_i_5 = fadd float %lout_5_load, %tmp_5_i_5" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 388 'fadd' 'tmp_6_i_5' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 389 [4/5] (7.25ns)   --->   "%tmp_6_i_6 = fadd float %lout_6_load, %tmp_5_i_6" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 389 'fadd' 'tmp_6_i_6' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 390 [4/5] (7.25ns)   --->   "%tmp_6_i_7 = fadd float %lout_7_load, %tmp_5_i_7" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 390 'fadd' 'tmp_6_i_7' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 391 [4/5] (7.25ns)   --->   "%tmp_6_i_8 = fadd float %lout_8_load, %tmp_5_i_8" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 391 'fadd' 'tmp_6_i_8' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 392 [4/5] (7.25ns)   --->   "%tmp_6_i_9 = fadd float %lout_9_load, %tmp_5_i_9" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 392 'fadd' 'tmp_6_i_9' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 393 [4/5] (7.25ns)   --->   "%tmp_6_i_s = fadd float %lout_10_load, %tmp_5_i_s" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 393 'fadd' 'tmp_6_i_s' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 394 [4/5] (7.25ns)   --->   "%tmp_6_i_10 = fadd float %lout_11_load, %tmp_5_i_10" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 394 'fadd' 'tmp_6_i_10' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 395 [4/5] (7.25ns)   --->   "%tmp_6_i_11 = fadd float %lout_12_load, %tmp_5_i_11" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 395 'fadd' 'tmp_6_i_11' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 396 [4/5] (7.25ns)   --->   "%tmp_6_i_12 = fadd float %lout_13_load, %tmp_5_i_12" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 396 'fadd' 'tmp_6_i_12' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 397 [4/5] (7.25ns)   --->   "%tmp_6_i_13 = fadd float %lout_14_load, %tmp_5_i_13" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 397 'fadd' 'tmp_6_i_13' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 398 [4/5] (7.25ns)   --->   "%tmp_6_i_14 = fadd float %lout_15_load, %tmp_5_i_14" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 398 'fadd' 'tmp_6_i_14' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 399 [4/5] (7.25ns)   --->   "%tmp_6_i_15 = fadd float %lout_16_load, %tmp_5_i_15" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 399 'fadd' 'tmp_6_i_15' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 400 [4/5] (7.25ns)   --->   "%tmp_6_i_16 = fadd float %lout_17_load, %tmp_5_i_16" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 400 'fadd' 'tmp_6_i_16' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 401 [4/5] (7.25ns)   --->   "%tmp_6_i_17 = fadd float %lout_18_load, %tmp_5_i_17" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 401 'fadd' 'tmp_6_i_17' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 402 [4/5] (7.25ns)   --->   "%tmp_6_i_18 = fadd float %lout_19_load, %tmp_5_i_18" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 402 'fadd' 'tmp_6_i_18' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 403 [4/5] (7.25ns)   --->   "%tmp_6_i_19 = fadd float %lout_20_load, %tmp_5_i_19" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 403 'fadd' 'tmp_6_i_19' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 404 [4/5] (7.25ns)   --->   "%tmp_6_i_20 = fadd float %lout_21_load, %tmp_5_i_20" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 404 'fadd' 'tmp_6_i_20' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 405 [4/5] (7.25ns)   --->   "%tmp_6_i_21 = fadd float %lout_22_load, %tmp_5_i_21" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 405 'fadd' 'tmp_6_i_21' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 406 [4/5] (7.25ns)   --->   "%tmp_6_i_22 = fadd float %lout_23_load, %tmp_5_i_22" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 406 'fadd' 'tmp_6_i_22' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 407 [4/5] (7.25ns)   --->   "%tmp_6_i_23 = fadd float %lout_24_load, %tmp_5_i_23" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 407 'fadd' 'tmp_6_i_23' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 408 [4/5] (7.25ns)   --->   "%tmp_6_i_24 = fadd float %lout_25_load, %tmp_5_i_24" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 408 'fadd' 'tmp_6_i_24' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 409 [4/5] (7.25ns)   --->   "%tmp_6_i_25 = fadd float %lout_26_load, %tmp_5_i_25" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 409 'fadd' 'tmp_6_i_25' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 410 [4/5] (7.25ns)   --->   "%tmp_6_i_26 = fadd float %lout_27_load, %tmp_5_i_26" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 410 'fadd' 'tmp_6_i_26' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 411 [4/5] (7.25ns)   --->   "%tmp_6_i_27 = fadd float %lout_28_load, %tmp_5_i_27" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 411 'fadd' 'tmp_6_i_27' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 412 [4/5] (7.25ns)   --->   "%tmp_6_i_28 = fadd float %lout_29_load, %tmp_5_i_28" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 412 'fadd' 'tmp_6_i_28' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 413 [4/5] (7.25ns)   --->   "%tmp_6_i_29 = fadd float %lout_30_load, %tmp_5_i_29" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 413 'fadd' 'tmp_6_i_29' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 414 [4/5] (7.25ns)   --->   "%tmp_6_i_30 = fadd float %lout_31_load, %tmp_5_i_30" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 414 'fadd' 'tmp_6_i_30' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 415 [3/5] (7.25ns)   --->   "%tmp_6_i = fadd float %lout_0_load, %tmp_5_i" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 415 'fadd' 'tmp_6_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 416 [3/5] (7.25ns)   --->   "%tmp_6_i_1 = fadd float %lout_1_load, %tmp_5_i_1" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 416 'fadd' 'tmp_6_i_1' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 417 [3/5] (7.25ns)   --->   "%tmp_6_i_2 = fadd float %lout_2_load, %tmp_5_i_2" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 417 'fadd' 'tmp_6_i_2' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 418 [3/5] (7.25ns)   --->   "%tmp_6_i_3 = fadd float %lout_3_load, %tmp_5_i_3" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 418 'fadd' 'tmp_6_i_3' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 419 [3/5] (7.25ns)   --->   "%tmp_6_i_4 = fadd float %lout_4_load, %tmp_5_i_4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 419 'fadd' 'tmp_6_i_4' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 420 [3/5] (7.25ns)   --->   "%tmp_6_i_5 = fadd float %lout_5_load, %tmp_5_i_5" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 420 'fadd' 'tmp_6_i_5' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 421 [3/5] (7.25ns)   --->   "%tmp_6_i_6 = fadd float %lout_6_load, %tmp_5_i_6" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 421 'fadd' 'tmp_6_i_6' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 422 [3/5] (7.25ns)   --->   "%tmp_6_i_7 = fadd float %lout_7_load, %tmp_5_i_7" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 422 'fadd' 'tmp_6_i_7' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 423 [3/5] (7.25ns)   --->   "%tmp_6_i_8 = fadd float %lout_8_load, %tmp_5_i_8" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 423 'fadd' 'tmp_6_i_8' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 424 [3/5] (7.25ns)   --->   "%tmp_6_i_9 = fadd float %lout_9_load, %tmp_5_i_9" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 424 'fadd' 'tmp_6_i_9' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 425 [3/5] (7.25ns)   --->   "%tmp_6_i_s = fadd float %lout_10_load, %tmp_5_i_s" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 425 'fadd' 'tmp_6_i_s' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 426 [3/5] (7.25ns)   --->   "%tmp_6_i_10 = fadd float %lout_11_load, %tmp_5_i_10" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 426 'fadd' 'tmp_6_i_10' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 427 [3/5] (7.25ns)   --->   "%tmp_6_i_11 = fadd float %lout_12_load, %tmp_5_i_11" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 427 'fadd' 'tmp_6_i_11' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 428 [3/5] (7.25ns)   --->   "%tmp_6_i_12 = fadd float %lout_13_load, %tmp_5_i_12" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 428 'fadd' 'tmp_6_i_12' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 429 [3/5] (7.25ns)   --->   "%tmp_6_i_13 = fadd float %lout_14_load, %tmp_5_i_13" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 429 'fadd' 'tmp_6_i_13' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 430 [3/5] (7.25ns)   --->   "%tmp_6_i_14 = fadd float %lout_15_load, %tmp_5_i_14" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 430 'fadd' 'tmp_6_i_14' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 431 [3/5] (7.25ns)   --->   "%tmp_6_i_15 = fadd float %lout_16_load, %tmp_5_i_15" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 431 'fadd' 'tmp_6_i_15' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 432 [3/5] (7.25ns)   --->   "%tmp_6_i_16 = fadd float %lout_17_load, %tmp_5_i_16" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 432 'fadd' 'tmp_6_i_16' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 433 [3/5] (7.25ns)   --->   "%tmp_6_i_17 = fadd float %lout_18_load, %tmp_5_i_17" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 433 'fadd' 'tmp_6_i_17' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 434 [3/5] (7.25ns)   --->   "%tmp_6_i_18 = fadd float %lout_19_load, %tmp_5_i_18" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 434 'fadd' 'tmp_6_i_18' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 435 [3/5] (7.25ns)   --->   "%tmp_6_i_19 = fadd float %lout_20_load, %tmp_5_i_19" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 435 'fadd' 'tmp_6_i_19' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 436 [3/5] (7.25ns)   --->   "%tmp_6_i_20 = fadd float %lout_21_load, %tmp_5_i_20" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 436 'fadd' 'tmp_6_i_20' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 437 [3/5] (7.25ns)   --->   "%tmp_6_i_21 = fadd float %lout_22_load, %tmp_5_i_21" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 437 'fadd' 'tmp_6_i_21' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 438 [3/5] (7.25ns)   --->   "%tmp_6_i_22 = fadd float %lout_23_load, %tmp_5_i_22" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 438 'fadd' 'tmp_6_i_22' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 439 [3/5] (7.25ns)   --->   "%tmp_6_i_23 = fadd float %lout_24_load, %tmp_5_i_23" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 439 'fadd' 'tmp_6_i_23' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 440 [3/5] (7.25ns)   --->   "%tmp_6_i_24 = fadd float %lout_25_load, %tmp_5_i_24" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 440 'fadd' 'tmp_6_i_24' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 441 [3/5] (7.25ns)   --->   "%tmp_6_i_25 = fadd float %lout_26_load, %tmp_5_i_25" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 441 'fadd' 'tmp_6_i_25' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 442 [3/5] (7.25ns)   --->   "%tmp_6_i_26 = fadd float %lout_27_load, %tmp_5_i_26" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 442 'fadd' 'tmp_6_i_26' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 443 [3/5] (7.25ns)   --->   "%tmp_6_i_27 = fadd float %lout_28_load, %tmp_5_i_27" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 443 'fadd' 'tmp_6_i_27' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 444 [3/5] (7.25ns)   --->   "%tmp_6_i_28 = fadd float %lout_29_load, %tmp_5_i_28" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 444 'fadd' 'tmp_6_i_28' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 445 [3/5] (7.25ns)   --->   "%tmp_6_i_29 = fadd float %lout_30_load, %tmp_5_i_29" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 445 'fadd' 'tmp_6_i_29' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 446 [3/5] (7.25ns)   --->   "%tmp_6_i_30 = fadd float %lout_31_load, %tmp_5_i_30" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 446 'fadd' 'tmp_6_i_30' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 447 [2/5] (7.25ns)   --->   "%tmp_6_i = fadd float %lout_0_load, %tmp_5_i" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 447 'fadd' 'tmp_6_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 448 [2/5] (7.25ns)   --->   "%tmp_6_i_1 = fadd float %lout_1_load, %tmp_5_i_1" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 448 'fadd' 'tmp_6_i_1' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 449 [2/5] (7.25ns)   --->   "%tmp_6_i_2 = fadd float %lout_2_load, %tmp_5_i_2" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 449 'fadd' 'tmp_6_i_2' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 450 [2/5] (7.25ns)   --->   "%tmp_6_i_3 = fadd float %lout_3_load, %tmp_5_i_3" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 450 'fadd' 'tmp_6_i_3' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 451 [2/5] (7.25ns)   --->   "%tmp_6_i_4 = fadd float %lout_4_load, %tmp_5_i_4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 451 'fadd' 'tmp_6_i_4' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 452 [2/5] (7.25ns)   --->   "%tmp_6_i_5 = fadd float %lout_5_load, %tmp_5_i_5" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 452 'fadd' 'tmp_6_i_5' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 453 [2/5] (7.25ns)   --->   "%tmp_6_i_6 = fadd float %lout_6_load, %tmp_5_i_6" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 453 'fadd' 'tmp_6_i_6' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 454 [2/5] (7.25ns)   --->   "%tmp_6_i_7 = fadd float %lout_7_load, %tmp_5_i_7" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 454 'fadd' 'tmp_6_i_7' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 455 [2/5] (7.25ns)   --->   "%tmp_6_i_8 = fadd float %lout_8_load, %tmp_5_i_8" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 455 'fadd' 'tmp_6_i_8' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 456 [2/5] (7.25ns)   --->   "%tmp_6_i_9 = fadd float %lout_9_load, %tmp_5_i_9" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 456 'fadd' 'tmp_6_i_9' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 457 [2/5] (7.25ns)   --->   "%tmp_6_i_s = fadd float %lout_10_load, %tmp_5_i_s" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 457 'fadd' 'tmp_6_i_s' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 458 [2/5] (7.25ns)   --->   "%tmp_6_i_10 = fadd float %lout_11_load, %tmp_5_i_10" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 458 'fadd' 'tmp_6_i_10' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 459 [2/5] (7.25ns)   --->   "%tmp_6_i_11 = fadd float %lout_12_load, %tmp_5_i_11" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 459 'fadd' 'tmp_6_i_11' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 460 [2/5] (7.25ns)   --->   "%tmp_6_i_12 = fadd float %lout_13_load, %tmp_5_i_12" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 460 'fadd' 'tmp_6_i_12' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 461 [2/5] (7.25ns)   --->   "%tmp_6_i_13 = fadd float %lout_14_load, %tmp_5_i_13" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 461 'fadd' 'tmp_6_i_13' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 462 [2/5] (7.25ns)   --->   "%tmp_6_i_14 = fadd float %lout_15_load, %tmp_5_i_14" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 462 'fadd' 'tmp_6_i_14' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 463 [2/5] (7.25ns)   --->   "%tmp_6_i_15 = fadd float %lout_16_load, %tmp_5_i_15" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 463 'fadd' 'tmp_6_i_15' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 464 [2/5] (7.25ns)   --->   "%tmp_6_i_16 = fadd float %lout_17_load, %tmp_5_i_16" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 464 'fadd' 'tmp_6_i_16' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 465 [2/5] (7.25ns)   --->   "%tmp_6_i_17 = fadd float %lout_18_load, %tmp_5_i_17" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 465 'fadd' 'tmp_6_i_17' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 466 [2/5] (7.25ns)   --->   "%tmp_6_i_18 = fadd float %lout_19_load, %tmp_5_i_18" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 466 'fadd' 'tmp_6_i_18' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 467 [2/5] (7.25ns)   --->   "%tmp_6_i_19 = fadd float %lout_20_load, %tmp_5_i_19" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 467 'fadd' 'tmp_6_i_19' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 468 [2/5] (7.25ns)   --->   "%tmp_6_i_20 = fadd float %lout_21_load, %tmp_5_i_20" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 468 'fadd' 'tmp_6_i_20' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 469 [2/5] (7.25ns)   --->   "%tmp_6_i_21 = fadd float %lout_22_load, %tmp_5_i_21" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 469 'fadd' 'tmp_6_i_21' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 470 [2/5] (7.25ns)   --->   "%tmp_6_i_22 = fadd float %lout_23_load, %tmp_5_i_22" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 470 'fadd' 'tmp_6_i_22' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 471 [2/5] (7.25ns)   --->   "%tmp_6_i_23 = fadd float %lout_24_load, %tmp_5_i_23" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 471 'fadd' 'tmp_6_i_23' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 472 [2/5] (7.25ns)   --->   "%tmp_6_i_24 = fadd float %lout_25_load, %tmp_5_i_24" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 472 'fadd' 'tmp_6_i_24' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 473 [2/5] (7.25ns)   --->   "%tmp_6_i_25 = fadd float %lout_26_load, %tmp_5_i_25" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 473 'fadd' 'tmp_6_i_25' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 474 [2/5] (7.25ns)   --->   "%tmp_6_i_26 = fadd float %lout_27_load, %tmp_5_i_26" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 474 'fadd' 'tmp_6_i_26' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 475 [2/5] (7.25ns)   --->   "%tmp_6_i_27 = fadd float %lout_28_load, %tmp_5_i_27" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 475 'fadd' 'tmp_6_i_27' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 476 [2/5] (7.25ns)   --->   "%tmp_6_i_28 = fadd float %lout_29_load, %tmp_5_i_28" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 476 'fadd' 'tmp_6_i_28' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 477 [2/5] (7.25ns)   --->   "%tmp_6_i_29 = fadd float %lout_30_load, %tmp_5_i_29" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 477 'fadd' 'tmp_6_i_29' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 478 [2/5] (7.25ns)   --->   "%tmp_6_i_30 = fadd float %lout_31_load, %tmp_5_i_30" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 478 'fadd' 'tmp_6_i_30' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 479 [1/5] (7.25ns)   --->   "%tmp_6_i = fadd float %lout_0_load, %tmp_5_i" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 479 'fadd' 'tmp_6_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 480 [1/5] (7.25ns)   --->   "%tmp_6_i_1 = fadd float %lout_1_load, %tmp_5_i_1" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 480 'fadd' 'tmp_6_i_1' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 481 [1/5] (7.25ns)   --->   "%tmp_6_i_2 = fadd float %lout_2_load, %tmp_5_i_2" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 481 'fadd' 'tmp_6_i_2' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 482 [1/5] (7.25ns)   --->   "%tmp_6_i_3 = fadd float %lout_3_load, %tmp_5_i_3" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 482 'fadd' 'tmp_6_i_3' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 483 [1/5] (7.25ns)   --->   "%tmp_6_i_4 = fadd float %lout_4_load, %tmp_5_i_4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 483 'fadd' 'tmp_6_i_4' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 484 [1/5] (7.25ns)   --->   "%tmp_6_i_5 = fadd float %lout_5_load, %tmp_5_i_5" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 484 'fadd' 'tmp_6_i_5' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 485 [1/5] (7.25ns)   --->   "%tmp_6_i_6 = fadd float %lout_6_load, %tmp_5_i_6" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 485 'fadd' 'tmp_6_i_6' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 486 [1/5] (7.25ns)   --->   "%tmp_6_i_7 = fadd float %lout_7_load, %tmp_5_i_7" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 486 'fadd' 'tmp_6_i_7' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 487 [1/5] (7.25ns)   --->   "%tmp_6_i_8 = fadd float %lout_8_load, %tmp_5_i_8" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 487 'fadd' 'tmp_6_i_8' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 488 [1/5] (7.25ns)   --->   "%tmp_6_i_9 = fadd float %lout_9_load, %tmp_5_i_9" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 488 'fadd' 'tmp_6_i_9' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 489 [1/5] (7.25ns)   --->   "%tmp_6_i_s = fadd float %lout_10_load, %tmp_5_i_s" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 489 'fadd' 'tmp_6_i_s' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 490 [1/5] (7.25ns)   --->   "%tmp_6_i_10 = fadd float %lout_11_load, %tmp_5_i_10" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 490 'fadd' 'tmp_6_i_10' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 491 [1/5] (7.25ns)   --->   "%tmp_6_i_11 = fadd float %lout_12_load, %tmp_5_i_11" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 491 'fadd' 'tmp_6_i_11' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 492 [1/5] (7.25ns)   --->   "%tmp_6_i_12 = fadd float %lout_13_load, %tmp_5_i_12" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 492 'fadd' 'tmp_6_i_12' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 493 [1/5] (7.25ns)   --->   "%tmp_6_i_13 = fadd float %lout_14_load, %tmp_5_i_13" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 493 'fadd' 'tmp_6_i_13' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 494 [1/5] (7.25ns)   --->   "%tmp_6_i_14 = fadd float %lout_15_load, %tmp_5_i_14" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 494 'fadd' 'tmp_6_i_14' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 495 [1/5] (7.25ns)   --->   "%tmp_6_i_15 = fadd float %lout_16_load, %tmp_5_i_15" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 495 'fadd' 'tmp_6_i_15' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 496 [1/5] (7.25ns)   --->   "%tmp_6_i_16 = fadd float %lout_17_load, %tmp_5_i_16" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 496 'fadd' 'tmp_6_i_16' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 497 [1/5] (7.25ns)   --->   "%tmp_6_i_17 = fadd float %lout_18_load, %tmp_5_i_17" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 497 'fadd' 'tmp_6_i_17' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 498 [1/5] (7.25ns)   --->   "%tmp_6_i_18 = fadd float %lout_19_load, %tmp_5_i_18" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 498 'fadd' 'tmp_6_i_18' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 499 [1/5] (7.25ns)   --->   "%tmp_6_i_19 = fadd float %lout_20_load, %tmp_5_i_19" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 499 'fadd' 'tmp_6_i_19' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 500 [1/5] (7.25ns)   --->   "%tmp_6_i_20 = fadd float %lout_21_load, %tmp_5_i_20" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 500 'fadd' 'tmp_6_i_20' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 501 [1/5] (7.25ns)   --->   "%tmp_6_i_21 = fadd float %lout_22_load, %tmp_5_i_21" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 501 'fadd' 'tmp_6_i_21' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 502 [1/5] (7.25ns)   --->   "%tmp_6_i_22 = fadd float %lout_23_load, %tmp_5_i_22" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 502 'fadd' 'tmp_6_i_22' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 503 [1/5] (7.25ns)   --->   "%tmp_6_i_23 = fadd float %lout_24_load, %tmp_5_i_23" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 503 'fadd' 'tmp_6_i_23' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 504 [1/5] (7.25ns)   --->   "%tmp_6_i_24 = fadd float %lout_25_load, %tmp_5_i_24" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 504 'fadd' 'tmp_6_i_24' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 505 [1/5] (7.25ns)   --->   "%tmp_6_i_25 = fadd float %lout_26_load, %tmp_5_i_25" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 505 'fadd' 'tmp_6_i_25' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 506 [1/5] (7.25ns)   --->   "%tmp_6_i_26 = fadd float %lout_27_load, %tmp_5_i_26" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 506 'fadd' 'tmp_6_i_26' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 507 [1/5] (7.25ns)   --->   "%tmp_6_i_27 = fadd float %lout_28_load, %tmp_5_i_27" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 507 'fadd' 'tmp_6_i_27' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 508 [1/5] (7.25ns)   --->   "%tmp_6_i_28 = fadd float %lout_29_load, %tmp_5_i_28" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 508 'fadd' 'tmp_6_i_28' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 509 [1/5] (7.25ns)   --->   "%tmp_6_i_29 = fadd float %lout_30_load, %tmp_5_i_29" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 509 'fadd' 'tmp_6_i_29' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 510 [1/5] (7.25ns)   --->   "%tmp_6_i_30 = fadd float %lout_31_load, %tmp_5_i_30" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 510 'fadd' 'tmp_6_i_30' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 511 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:55]   --->   Operation 511 'specregionbegin' 'tmp_6' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_13 : Operation 512 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:57]   --->   Operation 512 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_13 : Operation 513 [1/1] (3.25ns)   --->   "store float %tmp_6_i, float* %lout_0_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 513 'store' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_13 : Operation 514 [1/1] (3.25ns)   --->   "store float %tmp_6_i_1, float* %lout_1_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 514 'store' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_13 : Operation 515 [1/1] (3.25ns)   --->   "store float %tmp_6_i_2, float* %lout_2_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 515 'store' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_13 : Operation 516 [1/1] (3.25ns)   --->   "store float %tmp_6_i_3, float* %lout_3_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 516 'store' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_13 : Operation 517 [1/1] (3.25ns)   --->   "store float %tmp_6_i_4, float* %lout_4_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 517 'store' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_13 : Operation 518 [1/1] (3.25ns)   --->   "store float %tmp_6_i_5, float* %lout_5_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 518 'store' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_13 : Operation 519 [1/1] (3.25ns)   --->   "store float %tmp_6_i_6, float* %lout_6_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 519 'store' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_13 : Operation 520 [1/1] (3.25ns)   --->   "store float %tmp_6_i_7, float* %lout_7_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 520 'store' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_13 : Operation 521 [1/1] (3.25ns)   --->   "store float %tmp_6_i_8, float* %lout_8_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 521 'store' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_13 : Operation 522 [1/1] (3.25ns)   --->   "store float %tmp_6_i_9, float* %lout_9_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 522 'store' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_13 : Operation 523 [1/1] (3.25ns)   --->   "store float %tmp_6_i_s, float* %lout_10_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 523 'store' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_13 : Operation 524 [1/1] (3.25ns)   --->   "store float %tmp_6_i_10, float* %lout_11_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 524 'store' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_13 : Operation 525 [1/1] (3.25ns)   --->   "store float %tmp_6_i_11, float* %lout_12_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 525 'store' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_13 : Operation 526 [1/1] (3.25ns)   --->   "store float %tmp_6_i_12, float* %lout_13_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 526 'store' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_13 : Operation 527 [1/1] (3.25ns)   --->   "store float %tmp_6_i_13, float* %lout_14_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 527 'store' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_13 : Operation 528 [1/1] (3.25ns)   --->   "store float %tmp_6_i_14, float* %lout_15_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 528 'store' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_13 : Operation 529 [1/1] (3.25ns)   --->   "store float %tmp_6_i_15, float* %lout_16_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 529 'store' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_13 : Operation 530 [1/1] (3.25ns)   --->   "store float %tmp_6_i_16, float* %lout_17_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 530 'store' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_13 : Operation 531 [1/1] (3.25ns)   --->   "store float %tmp_6_i_17, float* %lout_18_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 531 'store' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_13 : Operation 532 [1/1] (3.25ns)   --->   "store float %tmp_6_i_18, float* %lout_19_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 532 'store' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_13 : Operation 533 [1/1] (3.25ns)   --->   "store float %tmp_6_i_19, float* %lout_20_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 533 'store' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_13 : Operation 534 [1/1] (3.25ns)   --->   "store float %tmp_6_i_20, float* %lout_21_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 534 'store' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_13 : Operation 535 [1/1] (3.25ns)   --->   "store float %tmp_6_i_21, float* %lout_22_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 535 'store' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_13 : Operation 536 [1/1] (3.25ns)   --->   "store float %tmp_6_i_22, float* %lout_23_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 536 'store' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_13 : Operation 537 [1/1] (3.25ns)   --->   "store float %tmp_6_i_23, float* %lout_24_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 537 'store' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_13 : Operation 538 [1/1] (3.25ns)   --->   "store float %tmp_6_i_24, float* %lout_25_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 538 'store' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_13 : Operation 539 [1/1] (3.25ns)   --->   "store float %tmp_6_i_25, float* %lout_26_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 539 'store' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_13 : Operation 540 [1/1] (3.25ns)   --->   "store float %tmp_6_i_26, float* %lout_27_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 540 'store' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_13 : Operation 541 [1/1] (3.25ns)   --->   "store float %tmp_6_i_27, float* %lout_28_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 541 'store' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_13 : Operation 542 [1/1] (3.25ns)   --->   "store float %tmp_6_i_28, float* %lout_29_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 542 'store' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_13 : Operation 543 [1/1] (3.25ns)   --->   "store float %tmp_6_i_29, float* %lout_30_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 543 'store' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_13 : Operation 544 [1/1] (3.25ns)   --->   "store float %tmp_6_i_30, float* %lout_31_addr, align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60]   --->   Operation 544 'store' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_13 : Operation 545 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_6)" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:62]   --->   Operation 545 'specregionend' 'empty' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_13 : Operation 546 [1/1] (0.00ns)   --->   "br label %.preheader.i.i" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:55]   --->   Operation 546 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 14 <SV = 2> <Delay = 0.00>
ST_14 : Operation 547 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 547 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [69]  (1.77 ns)

 <State 2>: 6.42ns
The critical path consists of the following:
	'phi' operation ('ia_0_i_i', /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:54) with incoming values : ('ia_0_i_i_cast_mid2_v', /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:54) [70]  (0 ns)
	'add' operation ('ia', /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:54) [78]  (1.92 ns)
	'select' operation ('ia_0_i_i_cast_mid2_v', /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:54) [79]  (1.25 ns)
	'getelementptr' operation ('la_6_addr', /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:54) [129]  (0 ns)
	'load' operation ('la_6_load', /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60) on array 'la_6' [130]  (3.25 ns)

 <State 3>: 3.63ns
The critical path consists of the following:
	fifo read on port 'inStream1_V' (/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:58) [84]  (3.63 ns)

 <State 4>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_5_i', /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60) [89]  (5.7 ns)

 <State 5>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_5_i', /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60) [89]  (5.7 ns)

 <State 6>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_5_i', /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60) [89]  (5.7 ns)

 <State 7>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_5_i', /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60) [89]  (5.7 ns)

 <State 8>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_6_i', /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60) [90]  (7.26 ns)

 <State 9>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_6_i', /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60) [90]  (7.26 ns)

 <State 10>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_6_i', /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60) [90]  (7.26 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_6_i', /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60) [90]  (7.26 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_6_i', /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60) [90]  (7.26 ns)

 <State 13>: 3.25ns
The critical path consists of the following:
	'store' operation (/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60) of variable 'tmp_6_i', /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:60 on array 'lout_0' [91]  (3.25 ns)

 <State 14>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
