{
  "module_name": "cassini.h",
  "hash_id": "fae50b26b0e0a97882b729aff3a739bd148f5fb0a03cc7996046225dc4d8df44",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/sun/cassini.h",
  "human_readable_source": " \n \n\n#ifndef _CASSINI_H\n#define _CASSINI_H\n\n \n#define CAS_ID_REV2          0x02\n#define CAS_ID_REVPLUS       0x10\n#define CAS_ID_REVPLUS02u    0x11\n#define CAS_ID_REVSATURNB2   0x30\n\n \n\n \n#define  REG_CAWR\t               0x0004   \n#define    CAWR_RX_DMA_WEIGHT_SHIFT    0\n#define    CAWR_RX_DMA_WEIGHT_MASK     0x03     \n#define    CAWR_TX_DMA_WEIGHT_SHIFT    2\n#define    CAWR_TX_DMA_WEIGHT_MASK     0x0C     \n#define    CAWR_RR_DIS                 0x10     \n\n \n#define  REG_INF_BURST                 0x0008   \n#define    INF_BURST_EN                0x1      \n\n \n#define  REG_INTR_STATUS               0x000C   \n#define    INTR_TX_INTME               0x00000001   \n#define    INTR_TX_ALL                 0x00000002   \n#define    INTR_TX_DONE                0x00000004   \n#define    INTR_TX_TAG_ERROR           0x00000008   \n#define    INTR_RX_DONE                0x00000010   \n#define    INTR_RX_BUF_UNAVAIL         0x00000020   \n#define    INTR_RX_TAG_ERROR           0x00000040   \n#define    INTR_RX_COMP_FULL           0x00000080   \n#define    INTR_RX_BUF_AE              0x00000100   \n#define    INTR_RX_COMP_AF             0x00000200   \n#define    INTR_RX_LEN_MISMATCH        0x00000400   \n#define    INTR_SUMMARY                0x00001000   \n#define    INTR_PCS_STATUS             0x00002000   \n#define    INTR_TX_MAC_STATUS          0x00004000   \n#define    INTR_RX_MAC_STATUS          0x00008000   \n#define    INTR_MAC_CTRL_STATUS        0x00010000   \n#define    INTR_MIF_STATUS             0x00020000   \n#define    INTR_PCI_ERROR_STATUS       0x00040000   \n#define    INTR_TX_COMP_3_MASK         0xFFF80000   \n#define    INTR_TX_COMP_3_SHIFT        19\n#define    INTR_ERROR_MASK (INTR_MIF_STATUS | INTR_PCI_ERROR_STATUS | \\\n                            INTR_PCS_STATUS | INTR_RX_LEN_MISMATCH | \\\n                            INTR_TX_MAC_STATUS | INTR_RX_MAC_STATUS | \\\n                            INTR_TX_TAG_ERROR | INTR_RX_TAG_ERROR | \\\n                            INTR_MAC_CTRL_STATUS)\n\n \n#define  REG_INTR_MASK                 0x0010   \n\n \n#define  REG_ALIAS_CLEAR               0x0014   \n \n#define  REG_INTR_STATUS_ALIAS         0x001C   \n\n \n#define  REG_PCI_ERR_STATUS            0x1000   \n#define    PCI_ERR_BADACK              0x01     \n#define    PCI_ERR_DTRTO               0x02     \n#define    PCI_ERR_OTHER               0x04     \n#define    PCI_ERR_BIM_DMA_WRITE       0x08     \n#define    PCI_ERR_BIM_DMA_READ        0x10     \n#define    PCI_ERR_BIM_DMA_TIMEOUT     0x20     \n\n \n#define  REG_PCI_ERR_STATUS_MASK       0x1004   \n\n \n#define  REG_BIM_CFG                0x1008   \n#define    BIM_CFG_RESERVED0        0x001    \n#define    BIM_CFG_RESERVED1        0x002    \n#define    BIM_CFG_64BIT_DISABLE    0x004    \n#define    BIM_CFG_66MHZ            0x008    \n#define    BIM_CFG_32BIT            0x010    \n#define    BIM_CFG_DPAR_INTR_ENABLE 0x020    \n#define    BIM_CFG_RMA_INTR_ENABLE  0x040    \n#define    BIM_CFG_RTA_INTR_ENABLE  0x080    \n#define    BIM_CFG_RESERVED2        0x100    \n#define    BIM_CFG_BIM_DISABLE      0x200    \n#define    BIM_CFG_BIM_STATUS       0x400    \n#define    BIM_CFG_PERROR_BLOCK     0x800   \n\n \n#define  REG_BIM_DIAG                  0x100C   \n#define    BIM_DIAG_MSTR_SM_MASK       0x3FFFFF00  \n#define    BIM_DIAG_BRST_SM_MASK       0x7F     \n\n \n#define  REG_SW_RESET                  0x1010   \n#define    SW_RESET_TX                 0x00000001   \n#define    SW_RESET_RX                 0x00000002   \n#define    SW_RESET_RSTOUT             0x00000004   \n#define    SW_RESET_BLOCK_PCS_SLINK    0x00000008   \n#define    SW_RESET_BREQ_SM_MASK       0x00007F00   \n#define    SW_RESET_PCIARB_SM_MASK     0x00070000   \n#define    SW_RESET_RDPCI_SM_MASK      0x00300000   \n#define    SW_RESET_RDARB_SM_MASK      0x00C00000   \n#define    SW_RESET_WRPCI_SM_MASK      0x06000000   \n#define    SW_RESET_WRARB_SM_MASK      0x38000000   \n\n \n#define  REG_MINUS_BIM_DATAPATH_TEST   0x1018   \n\n \n#define  REG_BIM_LOCAL_DEV_EN          0x1020   \n#define    BIM_LOCAL_DEV_PAD           0x01     \n#define    BIM_LOCAL_DEV_PROM          0x02     \n#define    BIM_LOCAL_DEV_EXT           0x04     \n#define    BIM_LOCAL_DEV_SOFT_0        0x08     \n#define    BIM_LOCAL_DEV_SOFT_1        0x10     \n#define    BIM_LOCAL_DEV_HW_RESET      0x20     \n\n \n#define  REG_BIM_BUFFER_ADDR           0x1024   \n#define    BIM_BUFFER_ADDR_MASK        0x3F     \n#define    BIM_BUFFER_WR_SELECT        0x40     \n \n#define  REG_BIM_BUFFER_DATA_LOW       0x1028   \n#define  REG_BIM_BUFFER_DATA_HI        0x102C   \n\n \n#define  REG_BIM_RAM_BIST              0x102C   \n#define    BIM_RAM_BIST_RD_START       0x01     \n#define    BIM_RAM_BIST_WR_START       0x02     \n#define    BIM_RAM_BIST_RD_PASS        0x04     \n#define    BIM_RAM_BIST_WR_PASS        0x08     \n#define    BIM_RAM_BIST_RD_LOW_PASS    0x10     \n#define    BIM_RAM_BIST_RD_HI_PASS     0x20     \n#define    BIM_RAM_BIST_WR_LOW_PASS    0x40     \n#define    BIM_RAM_BIST_WR_HI_PASS     0x80     \n\n \n#define  REG_BIM_DIAG_MUX              0x1030   \n\n \n#define  REG_PLUS_PROBE_MUX_SELECT     0x1034  \n#define    PROBE_MUX_EN                0x80000000  \n#define    PROBE_MUX_SUB_MUX_MASK      0x0000FF00  \n#define    PROBE_MUX_SEL_HI_MASK       0x000000F0  \n#define    PROBE_MUX_SEL_LOW_MASK      0x0000000F  \n\n \n#define  REG_PLUS_INTR_MASK_1          0x1038  \n#define  REG_PLUS_INTRN_MASK(x)       (REG_PLUS_INTR_MASK_1 + ((x) - 1)*16)\n \n#define    INTR_RX_DONE_ALT              0x01\n#define    INTR_RX_COMP_FULL_ALT         0x02\n#define    INTR_RX_COMP_AF_ALT           0x04\n#define    INTR_RX_BUF_UNAVAIL_1         0x08\n#define    INTR_RX_BUF_AE_1              0x10  \n#define    INTRN_MASK_RX_EN              0x80\n#define    INTRN_MASK_CLEAR_ALL          (INTR_RX_DONE_ALT | \\\n                                          INTR_RX_COMP_FULL_ALT | \\\n                                          INTR_RX_COMP_AF_ALT | \\\n                                          INTR_RX_BUF_UNAVAIL_1 | \\\n                                          INTR_RX_BUF_AE_1)\n#define  REG_PLUS_INTR_STATUS_1        0x103C  \n#define  REG_PLUS_INTRN_STATUS(x)       (REG_PLUS_INTR_STATUS_1 + ((x) - 1)*16)\n#define    INTR_STATUS_ALT_INTX_EN     0x80    \n\n#define  REG_PLUS_ALIAS_CLEAR_1        0x1040  \n#define  REG_PLUS_ALIASN_CLEAR(x)      (REG_PLUS_ALIAS_CLEAR_1 + ((x) - 1)*16)\n\n#define  REG_PLUS_INTR_STATUS_ALIAS_1  0x1044  \n#define  REG_PLUS_INTRN_STATUS_ALIAS(x) (REG_PLUS_INTR_STATUS_ALIAS_1 + ((x) - 1)*16)\n\n#define REG_SATURN_PCFG               0x106c  \n\n#define   SATURN_PCFG_TLA             0x00000001  \n#define   SATURN_PCFG_FLA             0x00000002  \n#define   SATURN_PCFG_CLA             0x00000004  \n#define   SATURN_PCFG_LLA             0x00000008  \n#define   SATURN_PCFG_RLA             0x00000010  \n#define   SATURN_PCFG_PDS             0x00000020  \n#define   SATURN_PCFG_MTP             0x00000080  \n#define   SATURN_PCFG_GMO             0x00000100  \n#define   SATURN_PCFG_FSI             0x00000200  \n#define   SATURN_PCFG_LAD             0x00000800  \n\n\n \n#define MAX_TX_RINGS_SHIFT            2\n#define MAX_TX_RINGS                  (1 << MAX_TX_RINGS_SHIFT)\n#define MAX_TX_RINGS_MASK             (MAX_TX_RINGS - 1)\n\n \n#define  REG_TX_CFG                    0x2004   \n#define    TX_CFG_DMA_EN               0x00000001   \n#define    TX_CFG_FIFO_PIO_SEL         0x00000002   \n#define    TX_CFG_DESC_RING0_MASK      0x0000003C   \n#define    TX_CFG_DESC_RING0_SHIFT     2\n#define    TX_CFG_DESC_RINGN_MASK(a)   (TX_CFG_DESC_RING0_MASK << (a)*4)\n#define    TX_CFG_DESC_RINGN_SHIFT(a)  (TX_CFG_DESC_RING0_SHIFT + (a)*4)\n#define    TX_CFG_PACED_MODE           0x00100000   \n#define    TX_CFG_DMA_RDPIPE_DIS       0x01000000   \n#define    TX_CFG_COMPWB_Q1            0x02000000   \n#define    TX_CFG_COMPWB_Q2            0x04000000   \n#define    TX_CFG_COMPWB_Q3            0x08000000   \n#define    TX_CFG_COMPWB_Q4            0x10000000   \n#define    TX_CFG_INTR_COMPWB_DIS      0x20000000   \n#define    TX_CFG_CTX_SEL_MASK         0xC0000000   \n#define    TX_CFG_CTX_SEL_SHIFT        30\n\n \n#define  REG_TX_FIFO_WRITE_PTR         0x2014   \n#define  REG_TX_FIFO_SHADOW_WRITE_PTR  0x2018   \n#define  REG_TX_FIFO_READ_PTR          0x201C   \n#define  REG_TX_FIFO_SHADOW_READ_PTR   0x2020   \n\n \n#define  REG_TX_FIFO_PKT_CNT           0x2024   \n\n \n#define  REG_TX_SM_1                   0x2028   \n#define    TX_SM_1_CHAIN_MASK          0x000003FF    \n#define    TX_SM_1_CSUM_MASK           0x00000C00    \n#define    TX_SM_1_FIFO_LOAD_MASK      0x0003F000    \n#define    TX_SM_1_FIFO_UNLOAD_MASK    0x003C0000    \n#define    TX_SM_1_CACHE_MASK          0x03C00000    \n#define    TX_SM_1_CBQ_ARB_MASK        0xF8000000    \n\n#define  REG_TX_SM_2                   0x202C   \n#define    TX_SM_2_COMP_WB_MASK        0x07     \n#define\t   TX_SM_2_SUB_LOAD_MASK       0x38     \n#define\t   TX_SM_2_KICK_MASK           0xC0     \n\n \n#define  REG_TX_DATA_PTR_LOW           0x2030   \n#define  REG_TX_DATA_PTR_HI            0x2034   \n\n \n#define  REG_TX_KICK0                  0x2038   \n#define  REG_TX_KICKN(x)               (REG_TX_KICK0 + (x)*4)\n#define  REG_TX_COMP0                  0x2048   \n#define  REG_TX_COMPN(x)               (REG_TX_COMP0 + (x)*4)\n\n \n#define  TX_COMPWB_SIZE             8\n#define  REG_TX_COMPWB_DB_LOW       0x2058   \n#define  REG_TX_COMPWB_DB_HI        0x205C   \n#define    TX_COMPWB_MSB_MASK       0x00000000000000FFULL\n#define    TX_COMPWB_MSB_SHIFT      0\n#define    TX_COMPWB_LSB_MASK       0x000000000000FF00ULL\n#define    TX_COMPWB_LSB_SHIFT      8\n#define    TX_COMPWB_NEXT(x)        ((x) >> 16)\n\n \n#define  REG_TX_DB0_LOW         0x2060   \n#define  REG_TX_DB0_HI          0x2064   \n#define  REG_TX_DBN_LOW(x)      (REG_TX_DB0_LOW + (x)*8)\n#define  REG_TX_DBN_HI(x)       (REG_TX_DB0_HI + (x)*8)\n\n \n#define  REG_TX_MAXBURST_0             0x2080   \n#define  REG_TX_MAXBURST_1             0x2084   \n#define  REG_TX_MAXBURST_2             0x2088   \n#define  REG_TX_MAXBURST_3             0x208C   \n\n \n#define  REG_TX_FIFO_ADDR              0x2104   \n#define  REG_TX_FIFO_TAG               0x2108   \n#define  REG_TX_FIFO_DATA_LOW          0x210C   \n#define  REG_TX_FIFO_DATA_HI_T1        0x2110   \n#define  REG_TX_FIFO_DATA_HI_T0        0x2114   \n#define  REG_TX_FIFO_SIZE              0x2118   \n\n \n#define  REG_TX_RAMBIST                0x211C  \n#define    TX_RAMBIST_STATE            0x01C0  \n#define    TX_RAMBIST_RAM33A_PASS      0x0020  \n#define    TX_RAMBIST_RAM32A_PASS      0x0010  \n#define    TX_RAMBIST_RAM33B_PASS      0x0008  \n#define    TX_RAMBIST_RAM32B_PASS      0x0004  \n#define    TX_RAMBIST_SUMMARY          0x0002  \n#define    TX_RAMBIST_START            0x0001  \n\n \n#define MAX_RX_DESC_RINGS              2\n#define MAX_RX_COMP_RINGS              4\n\n \n#define  REG_RX_CFG                     0x4000   \n#define    RX_CFG_DMA_EN                0x00000001  \n#define    RX_CFG_DESC_RING_MASK        0x0000001E  \n#define    RX_CFG_DESC_RING_SHIFT       1\n#define    RX_CFG_COMP_RING_MASK        0x000001E0  \n#define    RX_CFG_COMP_RING_SHIFT       5\n#define    RX_CFG_BATCH_DIS             0x00000200  \n#define    RX_CFG_SWIVEL_MASK           0x00001C00  \n#define    RX_CFG_SWIVEL_SHIFT          10\n\n \n#define    RX_CFG_DESC_RING1_MASK       0x000F0000  \n#define    RX_CFG_DESC_RING1_SHIFT      16\n\n\n \n#define  REG_RX_PAGE_SIZE               0x4004   \n#define    RX_PAGE_SIZE_MASK            0x00000003  \n#define    RX_PAGE_SIZE_SHIFT           0\n#define    RX_PAGE_SIZE_MTU_COUNT_MASK  0x00007800  \n#define    RX_PAGE_SIZE_MTU_COUNT_SHIFT 11\n#define    RX_PAGE_SIZE_MTU_STRIDE_MASK 0x18000000  \n#define    RX_PAGE_SIZE_MTU_STRIDE_SHIFT 27\n#define    RX_PAGE_SIZE_MTU_OFF_MASK    0xC0000000  \n#define    RX_PAGE_SIZE_MTU_OFF_SHIFT   30\n\n \n#define  REG_RX_FIFO_WRITE_PTR             0x4008   \n#define  REG_RX_FIFO_READ_PTR              0x400C   \n#define  REG_RX_IPP_FIFO_SHADOW_WRITE_PTR  0x4010   \n#define  REG_RX_IPP_FIFO_SHADOW_READ_PTR   0x4014   \n#define  REG_RX_IPP_FIFO_READ_PTR          0x400C   \n\n \n#define  REG_RX_DEBUG                      0x401C   \n#define    RX_DEBUG_LOAD_STATE_MASK        0x0000000F  \n#define    RX_DEBUG_LM_STATE_MASK          0x00000070  \n#define    RX_DEBUG_FC_STATE_MASK          0x000000180  \n#define    RX_DEBUG_DATA_STATE_MASK        0x000001E00  \n#define    RX_DEBUG_DESC_STATE_MASK        0x0001E000  \n#define    RX_DEBUG_INTR_READ_PTR_MASK     0x30000000  \n#define    RX_DEBUG_INTR_WRITE_PTR_MASK    0xC0000000  \n\n \n#define  REG_RX_PAUSE_THRESH               0x4020   \n#define    RX_PAUSE_THRESH_QUANTUM         64\n#define    RX_PAUSE_THRESH_OFF_MASK        0x000001FF  \n#define    RX_PAUSE_THRESH_OFF_SHIFT       0\n#define    RX_PAUSE_THRESH_ON_MASK         0x001FF000  \n#define    RX_PAUSE_THRESH_ON_SHIFT        12\n\n \n#define  REG_RX_KICK                    0x4024   \n\n \n#define  REG_RX_DB_LOW                     0x4028   \n#define  REG_RX_DB_HI                      0x402C   \n#define  REG_RX_CB_LOW                     0x4030   \n#define  REG_RX_CB_HI                      0x4034   \n \n#define  REG_RX_COMP                       0x4038   \n\n \n#define  REG_RX_COMP_HEAD                  0x403C   \n#define  REG_RX_COMP_TAIL                  0x4040   \n\n \n#define  REG_RX_BLANK                      0x4044   \n#define    RX_BLANK_INTR_PKT_MASK          0x000001FF  \n#define    RX_BLANK_INTR_PKT_SHIFT         0\n#define    RX_BLANK_INTR_TIME_MASK         0x3FFFF000  \n#define    RX_BLANK_INTR_TIME_SHIFT        12\n\n \n#define  REG_RX_AE_THRESH                  0x4048   \n#define    RX_AE_THRESH_FREE_MASK          0x00001FFF  \n#define    RX_AE_THRESH_FREE_SHIFT         0\n#define    RX_AE_THRESH_COMP_MASK          0x0FFFE000  \n#define    RX_AE_THRESH_COMP_SHIFT         13\n\n \n#define  REG_RX_RED                      0x404C   \n#define    RX_RED_4K_6K_FIFO_MASK        0x000000FF  \n#define    RX_RED_6K_8K_FIFO_MASK        0x0000FF00  \n#define    RX_RED_8K_10K_FIFO_MASK       0x00FF0000  \n#define    RX_RED_10K_12K_FIFO_MASK      0xFF000000  \n\n \n#define  REG_RX_FIFO_FULLNESS              0x4050   \n#define    RX_FIFO_FULLNESS_RX_FIFO_MASK   0x3FF80000  \n#define    RX_FIFO_FULLNESS_IPP_FIFO_MASK  0x0007FF00  \n#define    RX_FIFO_FULLNESS_RX_PKT_MASK    0x000000FF  \n#define  REG_RX_IPP_PACKET_COUNT           0x4054   \n#define  REG_RX_WORK_DMA_PTR_LOW           0x4058   \n#define  REG_RX_WORK_DMA_PTR_HI            0x405C   \n\n \n#define  REG_RX_BIST                       0x4060   \n#define    RX_BIST_32A_PASS                0x80000000  \n#define    RX_BIST_33A_PASS                0x40000000  \n#define    RX_BIST_32B_PASS                0x20000000  \n#define    RX_BIST_33B_PASS                0x10000000  \n#define    RX_BIST_32C_PASS                0x08000000  \n#define    RX_BIST_33C_PASS                0x04000000  \n#define    RX_BIST_IPP_32A_PASS            0x02000000  \n#define    RX_BIST_IPP_33A_PASS            0x01000000  \n#define    RX_BIST_IPP_32B_PASS            0x00800000  \n#define    RX_BIST_IPP_33B_PASS            0x00400000  \n#define    RX_BIST_IPP_32C_PASS            0x00200000  \n#define    RX_BIST_IPP_33C_PASS            0x00100000  \n#define    RX_BIST_CTRL_32_PASS            0x00800000  \n#define    RX_BIST_CTRL_33_PASS            0x00400000  \n#define    RX_BIST_REAS_26A_PASS           0x00200000  \n#define    RX_BIST_REAS_26B_PASS           0x00100000  \n#define    RX_BIST_REAS_27_PASS            0x00080000  \n#define    RX_BIST_STATE_MASK              0x00078000  \n#define    RX_BIST_SUMMARY                 0x00000002  \n#define    RX_BIST_START                   0x00000001  \n\n \n#define  REG_RX_CTRL_FIFO_WRITE_PTR        0x4064   \n#define  REG_RX_CTRL_FIFO_READ_PTR         0x4068   \n\n \n#define  REG_RX_BLANK_ALIAS_READ           0x406C   \n#define    RX_BAR_INTR_PACKET_MASK         0x000001FF  \n#define    RX_BAR_INTR_TIME_MASK           0x3FFFF000  \n\n \n#define  REG_RX_FIFO_ADDR                  0x4080   \n#define  REG_RX_FIFO_TAG                   0x4084   \n#define  REG_RX_FIFO_DATA_LOW              0x4088   \n#define  REG_RX_FIFO_DATA_HI_T0            0x408C   \n#define  REG_RX_FIFO_DATA_HI_T1            0x4090   \n\n \n#define  REG_RX_CTRL_FIFO_ADDR             0x4094   \n#define  REG_RX_CTRL_FIFO_DATA_LOW         0x4098   \n#define  REG_RX_CTRL_FIFO_DATA_MID         0x409C   \n#define  REG_RX_CTRL_FIFO_DATA_HI          0x4100   \n#define    RX_CTRL_FIFO_DATA_HI_CTRL       0x0001   \n#define    RX_CTRL_FIFO_DATA_HI_FLOW_MASK  0x007E   \n\n \n#define  REG_RX_IPP_FIFO_ADDR              0x4104   \n#define  REG_RX_IPP_FIFO_TAG               0x4108   \n#define  REG_RX_IPP_FIFO_DATA_LOW          0x410C   \n#define  REG_RX_IPP_FIFO_DATA_HI_T0        0x4110   \n#define  REG_RX_IPP_FIFO_DATA_HI_T1        0x4114   \n\n \n#define  REG_RX_HEADER_PAGE_PTR_LOW        0x4118   \n#define  REG_RX_HEADER_PAGE_PTR_HI         0x411C   \n#define  REG_RX_MTU_PAGE_PTR_LOW           0x4120   \n#define  REG_RX_MTU_PAGE_PTR_HI            0x4124   \n\n \n#define  REG_RX_TABLE_ADDR             0x4128   \n#define    RX_TABLE_ADDR_MASK          0x0000003F  \n\n#define  REG_RX_TABLE_DATA_LOW         0x412C   \n#define  REG_RX_TABLE_DATA_MID         0x4130   \n#define  REG_RX_TABLE_DATA_HI          0x4134   \n\n \n \n#define  REG_PLUS_RX_DB1_LOW            0x4200   \n#define  REG_PLUS_RX_DB1_HI             0x4204   \n#define  REG_PLUS_RX_CB1_LOW            0x4208   \n#define  REG_PLUS_RX_CB1_HI             0x420C   \n#define  REG_PLUS_RX_CBN_LOW(x)        (REG_PLUS_RX_CB1_LOW + 8*((x) - 1))\n#define  REG_PLUS_RX_CBN_HI(x)         (REG_PLUS_RX_CB1_HI + 8*((x) - 1))\n#define  REG_PLUS_RX_KICK1             0x4220   \n#define  REG_PLUS_RX_COMP1             0x4224   \n#define  REG_PLUS_RX_COMP1_HEAD        0x4228   \n#define  REG_PLUS_RX_COMP1_TAIL        0x422C   \n#define  REG_PLUS_RX_COMPN_HEAD(x)    (REG_PLUS_RX_COMP1_HEAD + 8*((x) - 1))\n#define  REG_PLUS_RX_COMPN_TAIL(x)    (REG_PLUS_RX_COMP1_TAIL + 8*((x) - 1))\n#define  REG_PLUS_RX_AE1_THRESH        0x4240   \n#define    RX_AE1_THRESH_FREE_MASK     RX_AE_THRESH_FREE_MASK\n#define    RX_AE1_THRESH_FREE_SHIFT    RX_AE_THRESH_FREE_SHIFT\n\n \n\n \n#define  REG_HP_CFG                       0x4140   \n#define    HP_CFG_PARSE_EN                0x00000001  \n#define    HP_CFG_NUM_CPU_MASK            0x000000FC  \n#define    HP_CFG_NUM_CPU_SHIFT           2\n#define    HP_CFG_SYN_INC_MASK            0x00000100  \n#define    HP_CFG_TCP_THRESH_MASK         0x000FFE00  \n#define    HP_CFG_TCP_THRESH_SHIFT        9\n\n \n#define  REG_HP_INSTR_RAM_ADDR             0x4144   \n#define    HP_INSTR_RAM_ADDR_MASK          0x01F    \n#define  REG_HP_INSTR_RAM_DATA_LOW         0x4148   \n#define    HP_INSTR_RAM_LOW_OUTMASK_MASK   0x0000FFFF\n#define    HP_INSTR_RAM_LOW_OUTMASK_SHIFT  0\n#define    HP_INSTR_RAM_LOW_OUTSHIFT_MASK  0x000F0000\n#define    HP_INSTR_RAM_LOW_OUTSHIFT_SHIFT 16\n#define    HP_INSTR_RAM_LOW_OUTEN_MASK     0x00300000\n#define    HP_INSTR_RAM_LOW_OUTEN_SHIFT    20\n#define    HP_INSTR_RAM_LOW_OUTARG_MASK    0xFFC00000\n#define    HP_INSTR_RAM_LOW_OUTARG_SHIFT   22\n#define  REG_HP_INSTR_RAM_DATA_MID         0x414C   \n#define    HP_INSTR_RAM_MID_OUTARG_MASK    0x00000003\n#define    HP_INSTR_RAM_MID_OUTARG_SHIFT   0\n#define    HP_INSTR_RAM_MID_OUTOP_MASK     0x0000003C\n#define    HP_INSTR_RAM_MID_OUTOP_SHIFT    2\n#define    HP_INSTR_RAM_MID_FNEXT_MASK     0x000007C0\n#define    HP_INSTR_RAM_MID_FNEXT_SHIFT    6\n#define    HP_INSTR_RAM_MID_FOFF_MASK      0x0003F800\n#define    HP_INSTR_RAM_MID_FOFF_SHIFT     11\n#define    HP_INSTR_RAM_MID_SNEXT_MASK     0x007C0000\n#define    HP_INSTR_RAM_MID_SNEXT_SHIFT    18\n#define    HP_INSTR_RAM_MID_SOFF_MASK      0x3F800000\n#define    HP_INSTR_RAM_MID_SOFF_SHIFT     23\n#define    HP_INSTR_RAM_MID_OP_MASK        0xC0000000\n#define    HP_INSTR_RAM_MID_OP_SHIFT       30\n#define  REG_HP_INSTR_RAM_DATA_HI          0x4150   \n#define    HP_INSTR_RAM_HI_VAL_MASK        0x0000FFFF\n#define    HP_INSTR_RAM_HI_VAL_SHIFT       0\n#define    HP_INSTR_RAM_HI_MASK_MASK       0xFFFF0000\n#define    HP_INSTR_RAM_HI_MASK_SHIFT      16\n\n \n#define  REG_HP_DATA_RAM_FDB_ADDR          0x4154   \n#define    HP_DATA_RAM_FDB_DATA_MASK       0x001F   \n#define    HP_DATA_RAM_FDB_FDB_MASK        0x3F00   \n#define  REG_HP_DATA_RAM_DATA              0x4158   \n\n \n#define  REG_HP_FLOW_DB0                   0x415C   \n#define  REG_HP_FLOW_DBN(x)                (REG_HP_FLOW_DB0 + (x)*4)\n\n \n#define  REG_HP_STATE_MACHINE              0x418C   \n#define  REG_HP_STATUS0                    0x4190   \n#define    HP_STATUS0_SAP_MASK             0xFFFF0000  \n#define    HP_STATUS0_L3_OFF_MASK          0x0000FE00  \n#define    HP_STATUS0_LB_CPUNUM_MASK       0x000001F8  \n#define    HP_STATUS0_HRP_OPCODE_MASK      0x00000007  \n\n#define  REG_HP_STATUS1                    0x4194   \n#define    HP_STATUS1_ACCUR2_MASK          0xE0000000  \n#define    HP_STATUS1_FLOWID_MASK          0x1F800000  \n#define    HP_STATUS1_TCP_OFF_MASK         0x007F0000  \n#define    HP_STATUS1_TCP_SIZE_MASK        0x0000FFFF  \n\n#define  REG_HP_STATUS2                    0x4198   \n#define    HP_STATUS2_ACCUR2_MASK          0xF0000000  \n#define    HP_STATUS2_CSUM_OFF_MASK        0x07F00000  \n#define    HP_STATUS2_ACCUR1_MASK          0x000FE000  \n#define    HP_STATUS2_FORCE_DROP           0x00001000  \n#define    HP_STATUS2_BWO_REASSM           0x00000800  \n#define    HP_STATUS2_JH_SPLIT_EN          0x00000400  \n#define    HP_STATUS2_FORCE_TCP_NOCHECK    0x00000200  \n#define    HP_STATUS2_DATA_MASK_ZERO       0x00000100  \n#define    HP_STATUS2_FORCE_TCP_CHECK      0x00000080  \n#define    HP_STATUS2_MASK_TCP_THRESH      0x00000040  \n#define    HP_STATUS2_NO_ASSIST            0x00000020  \n#define    HP_STATUS2_CTRL_PACKET_FLAG     0x00000010  \n#define    HP_STATUS2_TCP_FLAG_CHECK       0x00000008  \n#define    HP_STATUS2_SYN_FLAG             0x00000004  \n#define    HP_STATUS2_TCP_CHECK            0x00000002  \n#define    HP_STATUS2_TCP_NOCHECK          0x00000001  \n\n \n#define  REG_HP_RAM_BIST                   0x419C   \n#define    HP_RAM_BIST_HP_DATA_PASS        0x80000000  \n#define    HP_RAM_BIST_HP_INSTR0_PASS      0x40000000  \n#define    HP_RAM_BIST_HP_INSTR1_PASS      0x20000000  \n#define    HP_RAM_BIST_HP_INSTR2_PASS      0x10000000  \n#define    HP_RAM_BIST_FDBM_AGE0_PASS      0x08000000  \n#define    HP_RAM_BIST_FDBM_AGE1_PASS      0x04000000  \n#define    HP_RAM_BIST_FDBM_FLOWID00_PASS  0x02000000  \n#define    HP_RAM_BIST_FDBM_FLOWID10_PASS  0x01000000  \n#define    HP_RAM_BIST_FDBM_FLOWID20_PASS  0x00800000  \n#define    HP_RAM_BIST_FDBM_FLOWID30_PASS  0x00400000  \n#define    HP_RAM_BIST_FDBM_FLOWID01_PASS  0x00200000  \n#define    HP_RAM_BIST_FDBM_FLOWID11_PASS  0x00100000  \n#define    HP_RAM_BIST_FDBM_FLOWID21_PASS  0x00080000  \n#define    HP_RAM_BIST_FDBM_FLOWID31_PASS  0x00040000  \n#define    HP_RAM_BIST_FDBM_TCPSEQ_PASS    0x00020000  \n#define    HP_RAM_BIST_SUMMARY             0x00000002  \n#define    HP_RAM_BIST_START               0x00000001  \n\n\n \n \n#define  REG_MAC_TX_RESET                  0x6000   \n#define  REG_MAC_RX_RESET                  0x6004   \n \n#define  REG_MAC_SEND_PAUSE                0x6008   \n#define    MAC_SEND_PAUSE_TIME_MASK        0x0000FFFF  \n#define    MAC_SEND_PAUSE_SEND             0x00010000  \n\n \n#define  REG_MAC_TX_STATUS                 0x6010   \n#define    MAC_TX_FRAME_XMIT               0x0001   \n#define    MAC_TX_UNDERRUN                 0x0002   \n#define    MAC_TX_MAX_PACKET_ERR           0x0004   \n#define    MAC_TX_COLL_NORMAL              0x0008   \n#define    MAC_TX_COLL_EXCESS              0x0010   \n#define    MAC_TX_COLL_LATE                0x0020   \n#define    MAC_TX_COLL_FIRST               0x0040   \n#define    MAC_TX_DEFER_TIMER              0x0080   \n#define    MAC_TX_PEAK_ATTEMPTS            0x0100   \n\n#define  REG_MAC_RX_STATUS                 0x6014   \n#define    MAC_RX_FRAME_RECV               0x0001   \n#define    MAC_RX_OVERFLOW                 0x0002   \n#define    MAC_RX_FRAME_COUNT              0x0004   \n#define    MAC_RX_ALIGN_ERR                0x0008   \n#define    MAC_RX_CRC_ERR                  0x0010   \n#define    MAC_RX_LEN_ERR                  0x0020   \n#define    MAC_RX_VIOL_ERR                 0x0040   \n\n \n#define  REG_MAC_CTRL_STATUS               0x6018   \n#define    MAC_CTRL_PAUSE_RECEIVED         0x00000001   \n#define    MAC_CTRL_PAUSE_STATE            0x00000002   \n#define    MAC_CTRL_NOPAUSE_STATE          0x00000004   \n#define    MAC_CTRL_PAUSE_TIME_MASK        0xFFFF0000   \n\n \n#define  REG_MAC_TX_MASK                   0x6020   \n \n#define  REG_MAC_RX_MASK                   0x6024   \n \n#define  REG_MAC_CTRL_MASK                 0x6028   \n\n \n#define  REG_MAC_TX_CFG                 0x6030   \n#define    MAC_TX_CFG_EN                0x0001   \n#define    MAC_TX_CFG_IGNORE_CARRIER    0x0002   \n#define    MAC_TX_CFG_IGNORE_COLL       0x0004   \n#define    MAC_TX_CFG_IPG_EN            0x0008   \n#define    MAC_TX_CFG_NEVER_GIVE_UP_EN  0x0010   \n#define    MAC_TX_CFG_NEVER_GIVE_UP_LIM 0x0020   \n#define    MAC_TX_CFG_NO_BACKOFF        0x0040   \n#define    MAC_TX_CFG_SLOW_DOWN         0x0080   \n#define    MAC_TX_CFG_NO_FCS            0x0100   \n#define    MAC_TX_CFG_CARRIER_EXTEND    0x0200   \n\n \n#define  REG_MAC_RX_CFG                 0x6034   \n#define    MAC_RX_CFG_EN                0x0001   \n#define    MAC_RX_CFG_STRIP_PAD         0x0002   \n#define    MAC_RX_CFG_STRIP_FCS         0x0004   \n#define    MAC_RX_CFG_PROMISC_EN        0x0008   \n#define    MAC_RX_CFG_PROMISC_GROUP_EN  0x0010   \n#define    MAC_RX_CFG_HASH_FILTER_EN    0x0020   \n#define    MAC_RX_CFG_ADDR_FILTER_EN    0x0040   \n#define    MAC_RX_CFG_DISABLE_DISCARD   0x0080   \n#define    MAC_RX_CFG_CARRIER_EXTEND    0x0100   \n\n \n#define  REG_MAC_CTRL_CFG               0x6038   \n#define    MAC_CTRL_CFG_SEND_PAUSE_EN   0x0001   \n#define    MAC_CTRL_CFG_RECV_PAUSE_EN   0x0002   \n#define    MAC_CTRL_CFG_PASS_CTRL       0x0004   \n\n \n#define  REG_MAC_XIF_CFG                0x603C   \n#define    MAC_XIF_TX_MII_OUTPUT_EN        0x0001   \n#define    MAC_XIF_MII_INT_LOOPBACK        0x0002   \n#define    MAC_XIF_DISABLE_ECHO            0x0004   \n#define    MAC_XIF_GMII_MODE               0x0008   \n#define    MAC_XIF_MII_BUFFER_OUTPUT_EN    0x0010   \n#define    MAC_XIF_LINK_LED                0x0020   \n#define    MAC_XIF_FDPLX_LED               0x0040   \n\n#define  REG_MAC_IPG0                      0x6040   \n#define  REG_MAC_IPG1                      0x6044   \n#define  REG_MAC_IPG2                      0x6048   \n#define  REG_MAC_SLOT_TIME                 0x604C   \n#define  REG_MAC_FRAMESIZE_MIN             0x6050   \n\n \n#define  REG_MAC_FRAMESIZE_MAX             0x6054   \n#define    MAC_FRAMESIZE_MAX_BURST_MASK    0x3FFF0000  \n#define    MAC_FRAMESIZE_MAX_BURST_SHIFT   16\n#define    MAC_FRAMESIZE_MAX_FRAME_MASK    0x00007FFF  \n#define    MAC_FRAMESIZE_MAX_FRAME_SHIFT   0\n#define  REG_MAC_PA_SIZE                   0x6058   \n#define  REG_MAC_JAM_SIZE                  0x605C   \n#define  REG_MAC_ATTEMPT_LIMIT             0x6060   \n#define  REG_MAC_CTRL_TYPE                 0x6064   \n\n \n#define  REG_MAC_ADDR0                     0x6080   \n#define  REG_MAC_ADDRN(x)                  (REG_MAC_ADDR0 + (x)*4)\n#define  REG_MAC_ADDR_FILTER0              0x614C   \n#define  REG_MAC_ADDR_FILTER1              0x6150   \n#define  REG_MAC_ADDR_FILTER2              0x6154   \n#define  REG_MAC_ADDR_FILTER2_1_MASK       0x6158   \n#define  REG_MAC_ADDR_FILTER0_MASK         0x615C   \n\n \n#define  REG_MAC_HASH_TABLE0               0x6160   \n#define  REG_MAC_HASH_TABLEN(x)            (REG_MAC_HASH_TABLE0 + (x)*4)\n\n \n#define  REG_MAC_COLL_NORMAL               0x61A0  \n#define  REG_MAC_COLL_FIRST                0x61A4  \n#define  REG_MAC_COLL_EXCESS               0x61A8  \n#define  REG_MAC_COLL_LATE                 0x61AC  \n#define  REG_MAC_TIMER_DEFER               0x61B0  \n#define  REG_MAC_ATTEMPTS_PEAK             0x61B4  \n#define  REG_MAC_RECV_FRAME                0x61B8  \n#define  REG_MAC_LEN_ERR                   0x61BC  \n#define  REG_MAC_ALIGN_ERR                 0x61C0  \n#define  REG_MAC_FCS_ERR                   0x61C4  \n#define  REG_MAC_RX_CODE_ERR               0x61C8  \n\n \n#define  REG_MAC_RANDOM_SEED               0x61CC  \n\n \n\n \n#define  REG_MAC_STATE_MACHINE             0x61D0  \n#define    MAC_SM_RLM_MASK                 0x07800000\n#define    MAC_SM_RLM_SHIFT                23\n#define    MAC_SM_RX_FC_MASK               0x00700000\n#define    MAC_SM_RX_FC_SHIFT              20\n#define    MAC_SM_TLM_MASK                 0x000F0000\n#define    MAC_SM_TLM_SHIFT                16\n#define    MAC_SM_ENCAP_SM_MASK            0x0000F000\n#define    MAC_SM_ENCAP_SM_SHIFT           12\n#define    MAC_SM_TX_REQ_MASK              0x00000C00\n#define    MAC_SM_TX_REQ_SHIFT             10\n#define    MAC_SM_TX_FC_MASK               0x000003C0\n#define    MAC_SM_TX_FC_SHIFT              6\n#define    MAC_SM_FIFO_WRITE_SEL_MASK      0x00000038\n#define    MAC_SM_FIFO_WRITE_SEL_SHIFT     3\n#define    MAC_SM_TX_FIFO_EMPTY_MASK       0x00000007\n#define    MAC_SM_TX_FIFO_EMPTY_SHIFT      0\n\n \n#define  REG_MIF_BIT_BANG_CLOCK            0x6200  \n#define  REG_MIF_BIT_BANG_DATA             0x6204  \n#define  REG_MIF_BIT_BANG_OUTPUT_EN        0x6208  \n\n \n#define  REG_MIF_FRAME                     0x620C  \n#define    MIF_FRAME_START_MASK            0xC0000000  \n#define    MIF_FRAME_ST                    0x40000000  \n#define    MIF_FRAME_OPCODE_MASK           0x30000000  \n#define    MIF_FRAME_OP_READ               0x20000000  \n#define    MIF_FRAME_OP_WRITE              0x10000000  \n#define    MIF_FRAME_PHY_ADDR_MASK         0x0F800000  \n#define    MIF_FRAME_PHY_ADDR_SHIFT        23\n#define    MIF_FRAME_REG_ADDR_MASK         0x007C0000  \n#define    MIF_FRAME_REG_ADDR_SHIFT        18\n#define    MIF_FRAME_TURN_AROUND_MSB       0x00020000  \n#define    MIF_FRAME_TURN_AROUND_LSB       0x00010000  \n#define    MIF_FRAME_DATA_MASK             0x0000FFFF  \n#define  REG_MIF_CFG                    0x6210  \n#define    MIF_CFG_PHY_SELECT           0x0001  \n#define    MIF_CFG_POLL_EN              0x0002  \n#define    MIF_CFG_BB_MODE              0x0004  \n#define    MIF_CFG_POLL_REG_MASK        0x00F8  \n#define    MIF_CFG_POLL_REG_SHIFT       3\n#define    MIF_CFG_MDIO_0               0x0100  \n#define    MIF_CFG_MDIO_1               0x0200  \n#define    MIF_CFG_POLL_PHY_MASK        0x7C00  \n#define    MIF_CFG_POLL_PHY_SHIFT       10\n\n \n#define  REG_MIF_MASK                      0x6214  \n\n \n#define  REG_MIF_STATUS                    0x6218  \n#define    MIF_STATUS_POLL_DATA_MASK       0xFFFF0000  \n#define    MIF_STATUS_POLL_DATA_SHIFT      16\n#define    MIF_STATUS_POLL_STATUS_MASK     0x0000FFFF  \n#define    MIF_STATUS_POLL_STATUS_SHIFT    0\n\n \n#define  REG_MIF_STATE_MACHINE             0x621C  \n#define    MIF_SM_CONTROL_MASK             0x07    \n#define    MIF_SM_EXECUTION_MASK           0x60    \n\n \n\n \n#define  REG_PCS_MII_CTRL                  0x9000  \n#define    PCS_MII_CTRL_1000_SEL           0x0040  \n#define    PCS_MII_CTRL_COLLISION_TEST     0x0080  \n#define    PCS_MII_CTRL_DUPLEX             0x0100  \n#define    PCS_MII_RESTART_AUTONEG         0x0200  \n#define    PCS_MII_ISOLATE                 0x0400  \n#define    PCS_MII_POWER_DOWN              0x0800  \n#define    PCS_MII_AUTONEG_EN              0x1000  \n#define    PCS_MII_10_100_SEL              0x2000  \n#define    PCS_MII_RESET                   0x8000  \n\n \n#define  REG_PCS_MII_STATUS                0x9004  \n#define    PCS_MII_STATUS_EXTEND_CAP       0x0001  \n#define    PCS_MII_STATUS_JABBER_DETECT    0x0002  \n#define    PCS_MII_STATUS_LINK_STATUS      0x0004  \n#define    PCS_MII_STATUS_AUTONEG_ABLE     0x0008  \n#define    PCS_MII_STATUS_REMOTE_FAULT     0x0010  \n#define    PCS_MII_STATUS_AUTONEG_COMP     0x0020  \n#define    PCS_MII_STATUS_EXTEND_STATUS    0x0100  \n\n \n#define  REG_PCS_MII_ADVERT                0x9008  \n#define    PCS_MII_ADVERT_FD               0x0020   \n#define    PCS_MII_ADVERT_HD               0x0040   \n#define    PCS_MII_ADVERT_SYM_PAUSE        0x0080   \n#define    PCS_MII_ADVERT_ASYM_PAUSE       0x0100   \n#define    PCS_MII_ADVERT_RF_MASK          0x3000  \n#define    PCS_MII_ADVERT_ACK              0x4000  \n#define    PCS_MII_ADVERT_NEXT_PAGE        0x8000  \n\n \n#define  REG_PCS_MII_LPA                   0x900C  \n#define    PCS_MII_LPA_FD             PCS_MII_ADVERT_FD\n#define    PCS_MII_LPA_HD             PCS_MII_ADVERT_HD\n#define    PCS_MII_LPA_SYM_PAUSE      PCS_MII_ADVERT_SYM_PAUSE\n#define    PCS_MII_LPA_ASYM_PAUSE     PCS_MII_ADVERT_ASYM_PAUSE\n#define    PCS_MII_LPA_RF_MASK        PCS_MII_ADVERT_RF_MASK\n#define    PCS_MII_LPA_ACK            PCS_MII_ADVERT_ACK\n#define    PCS_MII_LPA_NEXT_PAGE      PCS_MII_ADVERT_NEXT_PAGE\n\n \n#define  REG_PCS_CFG                       0x9010  \n#define    PCS_CFG_EN                      0x01    \n#define    PCS_CFG_SD_OVERRIDE             0x02    \n#define    PCS_CFG_SD_ACTIVE_LOW           0x04    \n#define    PCS_CFG_JITTER_STUDY_MASK       0x18    \n#define    PCS_CFG_10MS_TIMER_OVERRIDE     0x20    \n\n \n#define  REG_PCS_STATE_MACHINE             0x9014  \n#define    PCS_SM_TX_STATE_MASK            0x0000000F  \n#define    PCS_SM_RX_STATE_MASK            0x000000F0  \n#define    PCS_SM_WORD_SYNC_STATE_MASK     0x00000700  \n#define    PCS_SM_SEQ_DETECT_STATE_MASK    0x00001800  \n#define    PCS_SM_LINK_STATE_MASK          0x0001E000\n#define        SM_LINK_STATE_UP            0x00016000  \n\n#define    PCS_SM_LOSS_LINK_C              0x00100000  \n#define    PCS_SM_LOSS_LINK_SYNC           0x00200000  \n#define    PCS_SM_LOSS_SIGNAL_DETECT       0x00400000  \n#define    PCS_SM_NO_LINK_BREAKLINK        0x01000000  \n#define    PCS_SM_NO_LINK_SERDES           0x02000000  \n#define    PCS_SM_NO_LINK_C                0x04000000  \n#define    PCS_SM_NO_LINK_SYNC             0x08000000  \n#define    PCS_SM_NO_LINK_WAIT_C           0x10000000  \n#define    PCS_SM_NO_LINK_NO_IDLE          0x20000000  \n\n \n#define  REG_PCS_INTR_STATUS               0x9018  \n#define    PCS_INTR_STATUS_LINK_CHANGE     0x04    \n\n \n#define  REG_PCS_DATAPATH_MODE             0x9050  \n#define    PCS_DATAPATH_MODE_MII           0x00  \n#define    PCS_DATAPATH_MODE_SERDES        0x02  \n\n \n#define  REG_PCS_SERDES_CTRL              0x9054  \n#define    PCS_SERDES_CTRL_LOOPBACK       0x01    \n#define    PCS_SERDES_CTRL_SYNCD_EN       0x02    \n#define    PCS_SERDES_CTRL_LOCKREF       0x04    \n\n \n#define  REG_PCS_SHARED_OUTPUT_SEL         0x9058  \n#define    PCS_SOS_PROM_ADDR_MASK          0x0007\n\n \n#define  REG_PCS_SERDES_STATE              0x905C  \n#define    PCS_SERDES_STATE_MASK           0x03\n\n \n#define  REG_PCS_PACKET_COUNT              0x9060  \n#define    PCS_PACKET_COUNT_TX             0x000007FF  \n#define    PCS_PACKET_COUNT_RX             0x07FF0000  \n\n \n#define  REG_EXPANSION_ROM_RUN_START       0x100000  \n#define  REG_EXPANSION_ROM_RUN_END         0x17FFFF\n\n#define  REG_SECOND_LOCALBUS_START         0x180000  \n#define  REG_SECOND_LOCALBUS_END           0x1FFFFF\n\n \n#define  REG_ENTROPY_START                 REG_SECOND_LOCALBUS_START\n#define  REG_ENTROPY_DATA                  (REG_ENTROPY_START + 0x00)\n#define  REG_ENTROPY_STATUS                (REG_ENTROPY_START + 0x04)\n#define      ENTROPY_STATUS_DRDY           0x01\n#define      ENTROPY_STATUS_BUSY           0x02\n#define      ENTROPY_STATUS_CIPHER         0x04\n#define      ENTROPY_STATUS_BYPASS_MASK    0x18\n#define  REG_ENTROPY_MODE                  (REG_ENTROPY_START + 0x05)\n#define      ENTROPY_MODE_KEY_MASK         0x07\n#define      ENTROPY_MODE_ENCRYPT          0x40\n#define  REG_ENTROPY_RAND_REG              (REG_ENTROPY_START + 0x06)\n#define  REG_ENTROPY_RESET                 (REG_ENTROPY_START + 0x07)\n#define      ENTROPY_RESET_DES_IO          0x01\n#define      ENTROPY_RESET_STC_MODE        0x02\n#define      ENTROPY_RESET_KEY_CACHE       0x04\n#define      ENTROPY_RESET_IV              0x08\n#define  REG_ENTROPY_IV                    (REG_ENTROPY_START + 0x08)\n#define  REG_ENTROPY_KEY0                  (REG_ENTROPY_START + 0x10)\n#define  REG_ENTROPY_KEYN(x)               (REG_ENTROPY_KEY0 + 4*(x))\n\n \n#define PHY_LUCENT_B0     0x00437421\n#define   LUCENT_MII_REG      0x1F\n\n#define PHY_NS_DP83065    0x20005c78\n#define   DP83065_MII_MEM     0x16\n#define   DP83065_MII_REGD    0x1D\n#define   DP83065_MII_REGE    0x1E\n\n#define PHY_BROADCOM_5411 0x00206071\n#define PHY_BROADCOM_B0   0x00206050\n#define   BROADCOM_MII_REG4   0x14\n#define   BROADCOM_MII_REG5   0x15\n#define   BROADCOM_MII_REG7   0x17\n#define   BROADCOM_MII_REG8   0x18\n\n#define   CAS_MII_ANNPTR          0x07\n#define   CAS_MII_ANNPRR          0x08\n#define   CAS_MII_1000_CTRL       0x09\n#define   CAS_MII_1000_STATUS     0x0A\n#define   CAS_MII_1000_EXTEND     0x0F\n\n#define   CAS_BMSR_1000_EXTEND    0x0100  \n \n#define   CAS_BMCR_SPEED1000      0x0040   \n\n#define   CAS_ADVERTISE_1000HALF   0x0100\n#define   CAS_ADVERTISE_1000FULL   0x0200\n#define   CAS_ADVERTISE_PAUSE      0x0400\n#define   CAS_ADVERTISE_ASYM_PAUSE 0x0800\n\n \n#define   CAS_LPA_PAUSE\t           CAS_ADVERTISE_PAUSE\n#define   CAS_LPA_ASYM_PAUSE       CAS_ADVERTISE_ASYM_PAUSE\n\n \n#define   CAS_LPA_1000HALF        0x0400\n#define   CAS_LPA_1000FULL        0x0800\n\n#define   CAS_EXTEND_1000XFULL    0x8000\n#define   CAS_EXTEND_1000XHALF    0x4000\n#define   CAS_EXTEND_1000TFULL    0x2000\n#define   CAS_EXTEND_1000THALF    0x1000\n\n \ntypedef struct cas_hp_inst {\n\tconst char *note;\n\n\tu16 mask, val;\n\n\tu8 op;\n\tu8 soff, snext;\t \n\tu8 foff, fnext;\t \n\t \n\tu8 outop;     \n\n\tu16 outarg;   \n\tu8 outenab;   \n\tu8 outshift;  \n\tu16 outmask;\n} cas_hp_inst_t;\n\n \n#define OP_EQ     0  \n#define OP_LT     1  \n#define OP_GT     2  \n#define OP_NP     3  \n\n \n#define\tCL_REG\t0\n#define\tLD_FID\t1\n#define\tLD_SEQ\t2\n#define\tLD_CTL\t3\n#define\tLD_SAP\t4\n#define\tLD_R1\t5\n#define\tLD_L3\t6\n#define\tLD_SUM\t7\n#define\tLD_HDR\t8\n#define\tIM_FID\t9\n#define\tIM_SEQ\t10\n#define\tIM_SAP\t11\n#define\tIM_R1\t12\n#define\tIM_CTL\t13\n#define\tLD_LEN\t14\n#define\tST_FLG\t15\n\n \n#define S1_PCKT         0\n#define S1_VLAN         1\n#define S1_CFI          2\n#define S1_8023         3\n#define S1_LLC          4\n#define S1_LLCc         5\n#define S1_IPV4         6\n#define S1_IPV4c        7\n#define S1_IPV4F        8\n#define S1_TCP44        9\n#define S1_IPV6         10\n#define S1_IPV6L        11\n#define S1_IPV6c        12\n#define S1_TCP64        13\n#define S1_TCPSQ        14\n#define S1_TCPFG        15\n#define\tS1_TCPHL\t16\n#define\tS1_TCPHc\t17\n#define\tS1_CLNP\t\t18\n#define\tS1_CLNP2\t19\n#define\tS1_DROP\t\t20\n#define\tS2_HTTP\t\t21\n#define\tS1_ESP4\t\t22\n#define\tS1_AH4\t\t23\n#define\tS1_ESP6\t\t24\n#define\tS1_AH6\t\t25\n\n#define CAS_PROG_IP46TCP4_PREAMBLE \\\n{ \"packet arrival?\", 0xffff, 0x0000, OP_NP,  6, S1_VLAN,  0, S1_PCKT,  \\\n  CL_REG, 0x3ff, 1, 0x0, 0x0000}, \\\n{ \"VLAN?\", 0xffff, 0x8100, OP_EQ,  1, S1_CFI,   0, S1_8023,  \\\n  IM_CTL, 0x00a,  3, 0x0, 0xffff}, \\\n{ \"CFI?\", 0x1000, 0x1000, OP_EQ,  0, S1_DROP,  1, S1_8023, \\\n  CL_REG, 0x000,  0, 0x0, 0x0000}, \\\n{ \"8023?\", 0xffff, 0x0600, OP_LT,  1, S1_LLC,   0, S1_IPV4, \\\n  CL_REG, 0x000,  0, 0x0, 0x0000}, \\\n{ \"LLC?\", 0xffff, 0xaaaa, OP_EQ,  1, S1_LLCc,  0, S1_CLNP, \\\n  CL_REG, 0x000,  0, 0x0, 0x0000}, \\\n{ \"LLCc?\", 0xff00, 0x0300, OP_EQ,  2, S1_IPV4,  0, S1_CLNP, \\\n  CL_REG, 0x000,  0, 0x0, 0x0000}, \\\n{ \"IPV4?\", 0xffff, 0x0800, OP_EQ,  1, S1_IPV4c, 0, S1_IPV6, \\\n  LD_SAP, 0x100,  3, 0x0, 0xffff}, \\\n{ \"IPV4 cont?\", 0xff00, 0x4500, OP_EQ,  3, S1_IPV4F, 0, S1_CLNP, \\\n  LD_SUM, 0x00a,  1, 0x0, 0x0000}, \\\n{ \"IPV4 frag?\", 0x3fff, 0x0000, OP_EQ,  1, S1_TCP44, 0, S1_CLNP, \\\n  LD_LEN, 0x03e,  1, 0x0, 0xffff}, \\\n{ \"TCP44?\", 0x00ff, 0x0006, OP_EQ,  7, S1_TCPSQ, 0, S1_CLNP, \\\n  LD_FID, 0x182,  1, 0x0, 0xffff},   \\\n{ \"IPV6?\", 0xffff, 0x86dd, OP_EQ,  1, S1_IPV6L, 0, S1_CLNP,  \\\n  LD_SUM, 0x015,  1, 0x0, 0x0000}, \\\n{ \"IPV6 len\", 0xf000, 0x6000, OP_EQ,  0, S1_IPV6c, 0, S1_CLNP, \\\n  IM_R1,  0x128,  1, 0x0, 0xffff}, \\\n{ \"IPV6 cont?\", 0x0000, 0x0000, OP_EQ,  3, S1_TCP64, 0, S1_CLNP, \\\n  LD_FID, 0x484,  1, 0x0, 0xffff},   \\\n{ \"TCP64?\", 0xff00, 0x0600, OP_EQ, 18, S1_TCPSQ, 0, S1_CLNP, \\\n  LD_LEN, 0x03f,  1, 0x0, 0xffff}\n\n#ifdef USE_HP_IP46TCP4\nstatic cas_hp_inst_t cas_prog_ip46tcp4tab[] = {\n\tCAS_PROG_IP46TCP4_PREAMBLE,\n\t{ \"TCP seq\",  \n\t  0x0000, 0x0000, OP_EQ, 0, S1_TCPFG, 4, S1_TCPFG, LD_SEQ,\n\t  0x081,  3, 0x0, 0xffff},  \n\t{ \"TCP control flags\", 0x0000, 0x0000, OP_EQ,  0, S1_TCPHL, 0,\n\t  S1_TCPHL, ST_FLG, 0x045,  3, 0x0, 0x002f},  \n\t{ \"TCP length\", 0x0000, 0x0000, OP_EQ,  0, S1_TCPHc, 0,\n\t  S1_TCPHc, LD_R1,  0x205,  3, 0xB, 0xf000},\n\t{ \"TCP length cont\", 0x0000, 0x0000, OP_EQ,  0, S1_PCKT,  0,\n\t  S1_PCKT,  LD_HDR, 0x0ff,  3, 0x0, 0xffff},\n\t{ \"Cleanup\", 0x0000, 0x0000, OP_EQ,  0, S1_CLNP2,  0, S1_CLNP2,\n\t  IM_CTL, 0x001,  3, 0x0, 0x0001},\n\t{ \"Cleanup 2\", 0x0000, 0x0000, OP_EQ,  0, S1_PCKT,  0, S1_PCKT,\n\t  IM_CTL, 0x000,  0, 0x0, 0x0000},\n\t{ \"Drop packet\", 0x0000, 0x0000, OP_EQ,  0, S1_PCKT,  0, S1_PCKT,\n\t  IM_CTL, 0x080,  3, 0x0, 0xffff},\n\t{ NULL },\n};\n#ifdef HP_IP46TCP4_DEFAULT\n#define CAS_HP_FIRMWARE               cas_prog_ip46tcp4tab\n#endif\n#endif\n\n \n#ifdef USE_HP_IP46TCP4NOHTTP\nstatic cas_hp_inst_t cas_prog_ip46tcp4nohttptab[] = {\n\tCAS_PROG_IP46TCP4_PREAMBLE,\n\t{ \"TCP seq\",  \n\t  0xFFFF, 0x0080, OP_EQ,  0, S2_HTTP,  0, S1_TCPFG, LD_SEQ,\n\t  0x081,  3, 0x0, 0xffff} ,  \n\t{ \"TCP control flags\", 0xFFFF, 0x8080, OP_EQ,  0, S2_HTTP,  0,\n\t  S1_TCPHL, ST_FLG, 0x145,  2, 0x0, 0x002f, },  \n\t{ \"TCP length\", 0x0000, 0x0000, OP_EQ,  0, S1_TCPHc, 0, S1_TCPHc,\n\t  LD_R1,  0x205,  3, 0xB, 0xf000},\n\t{ \"TCP length cont\", 0x0000, 0x0000, OP_EQ,  0, S1_PCKT,  0, S1_PCKT,\n\t  LD_HDR, 0x0ff,  3, 0x0, 0xffff},\n\t{ \"Cleanup\", 0x0000, 0x0000, OP_EQ,  0, S1_CLNP2,  0, S1_CLNP2,\n\t  IM_CTL, 0x001,  3, 0x0, 0x0001},\n\t{ \"Cleanup 2\", 0x0000, 0x0000, OP_EQ,  0, S1_PCKT,  0, S1_PCKT,\n\t  CL_REG, 0x002,  3, 0x0, 0x0000},\n\t{ \"Drop packet\", 0x0000, 0x0000, OP_EQ,  0, S1_PCKT,  0, S1_PCKT,\n\t  IM_CTL, 0x080,  3, 0x0, 0xffff},\n\t{ \"No HTTP\", 0x0000, 0x0000, OP_EQ,  0, S1_PCKT,  0, S1_PCKT,\n\t  IM_CTL, 0x044,  3, 0x0, 0xffff},\n\t{ NULL },\n};\n#ifdef HP_IP46TCP4NOHTTP_DEFAULT\n#define CAS_HP_FIRMWARE               cas_prog_ip46tcp4nohttptab\n#endif\n#endif\n\n \n#define\tS3_IPV6c\t11\n#define\tS3_TCP64\t12\n#define\tS3_TCPSQ\t13\n#define\tS3_TCPFG\t14\n#define\tS3_TCPHL\t15\n#define\tS3_TCPHc\t16\n#define\tS3_FRAG\t\t17\n#define\tS3_FOFF\t\t18\n#define\tS3_CLNP\t\t19\n\n#ifdef USE_HP_IP4FRAG\nstatic cas_hp_inst_t cas_prog_ip4fragtab[] = {\n\t{ \"packet arrival?\", 0xffff, 0x0000, OP_NP,  6, S1_VLAN,  0, S1_PCKT,\n\t  CL_REG, 0x3ff, 1, 0x0, 0x0000},\n\t{ \"VLAN?\", 0xffff, 0x8100, OP_EQ,  1, S1_CFI,   0, S1_8023,\n\t  IM_CTL, 0x00a,  3, 0x0, 0xffff},\n\t{ \"CFI?\", 0x1000, 0x1000, OP_EQ,  0, S3_CLNP,  1, S1_8023,\n\t  CL_REG, 0x000,  0, 0x0, 0x0000},\n\t{ \"8023?\", 0xffff, 0x0600, OP_LT,  1, S1_LLC,   0, S1_IPV4,\n\t  CL_REG, 0x000,  0, 0x0, 0x0000},\n\t{ \"LLC?\", 0xffff, 0xaaaa, OP_EQ,  1, S1_LLCc,  0, S3_CLNP,\n\t  CL_REG, 0x000,  0, 0x0, 0x0000},\n\t{ \"LLCc?\",0xff00, 0x0300, OP_EQ,  2, S1_IPV4,  0, S3_CLNP,\n\t  CL_REG, 0x000,  0, 0x0, 0x0000},\n\t{ \"IPV4?\", 0xffff, 0x0800, OP_EQ,  1, S1_IPV4c, 0, S1_IPV6,\n\t  LD_SAP, 0x100,  3, 0x0, 0xffff},\n\t{ \"IPV4 cont?\", 0xff00, 0x4500, OP_EQ,  3, S1_IPV4F, 0, S3_CLNP,\n\t  LD_SUM, 0x00a,  1, 0x0, 0x0000},\n\t{ \"IPV4 frag?\", 0x3fff, 0x0000, OP_EQ,  1, S1_TCP44, 0, S3_FRAG,\n\t  LD_LEN, 0x03e,  3, 0x0, 0xffff},\n\t{ \"TCP44?\", 0x00ff, 0x0006, OP_EQ,  7, S3_TCPSQ, 0, S3_CLNP,\n\t  LD_FID, 0x182,  3, 0x0, 0xffff},  \n\t{ \"IPV6?\", 0xffff, 0x86dd, OP_EQ,  1, S3_IPV6c, 0, S3_CLNP,\n\t  LD_SUM, 0x015,  1, 0x0, 0x0000},\n\t{ \"IPV6 cont?\", 0xf000, 0x6000, OP_EQ,  3, S3_TCP64, 0, S3_CLNP,\n\t  LD_FID, 0x484,  1, 0x0, 0xffff},  \n\t{ \"TCP64?\", 0xff00, 0x0600, OP_EQ, 18, S3_TCPSQ, 0, S3_CLNP,\n\t  LD_LEN, 0x03f,  1, 0x0, 0xffff},\n\t{ \"TCP seq\",\t \n\t  0x0000, 0x0000, OP_EQ,  0, S3_TCPFG, 4, S3_TCPFG, LD_SEQ,\n\t  0x081,  3, 0x0, 0xffff},  \n\t{ \"TCP control flags\", 0x0000, 0x0000, OP_EQ,  0, S3_TCPHL, 0,\n\t  S3_TCPHL, ST_FLG, 0x045,  3, 0x0, 0x002f},  \n\t{ \"TCP length\", 0x0000, 0x0000, OP_EQ,  0, S3_TCPHc, 0, S3_TCPHc,\n\t  LD_R1,  0x205,  3, 0xB, 0xf000},\n\t{ \"TCP length cont\", 0x0000, 0x0000, OP_EQ,  0, S1_PCKT,  0, S1_PCKT,\n\t  LD_HDR, 0x0ff,  3, 0x0, 0xffff},\n\t{ \"IP4 Fragment\", 0x0000, 0x0000, OP_EQ,  0, S3_FOFF,  0, S3_FOFF,\n\t  LD_FID, 0x103,  3, 0x0, 0xffff},  \n\t{ \"IP4 frag offset\", 0x0000, 0x0000, OP_EQ,  0, S3_FOFF,  0, S3_FOFF,\n\t  LD_SEQ, 0x040,  1, 0xD, 0xfff8},\n\t{ \"Cleanup\", 0x0000, 0x0000, OP_EQ,  0, S1_PCKT,  0, S1_PCKT,\n\t  IM_CTL, 0x001,  3, 0x0, 0x0001},\n\t{ NULL },\n};\n#ifdef HP_IP4FRAG_DEFAULT\n#define CAS_HP_FIRMWARE               cas_prog_ip4fragtab\n#endif\n#endif\n\n \n#ifdef USE_HP_IP46TCP4BATCH\nstatic cas_hp_inst_t cas_prog_ip46tcp4batchtab[] = {\n\tCAS_PROG_IP46TCP4_PREAMBLE,\n\t{ \"TCP seq\",\t \n\t  0x0000, 0x0000, OP_EQ,  0, S1_TCPFG, 0, S1_TCPFG, LD_SEQ,\n\t  0x081,  3, 0x0, 0xffff},  \n\t{ \"TCP control flags\", 0x0000, 0x0000, OP_EQ,  0, S1_TCPHL, 0,\n\t  S1_TCPHL, ST_FLG, 0x000,  3, 0x0, 0x0000},  \n\t{ \"TCP length\", 0x0000, 0x0000, OP_EQ,  0, S1_TCPHc, 0,\n\t  S1_TCPHc, LD_R1,  0x205,  3, 0xB, 0xf000},\n\t{ \"TCP length cont\", 0x0000, 0x0000, OP_EQ,  0, S1_PCKT,  0,\n\t  S1_PCKT,  IM_CTL, 0x040,  3, 0x0, 0xffff},  \n\t{ \"Cleanup\", 0x0000, 0x0000, OP_EQ,  0, S1_PCKT,  0, S1_PCKT,\n\t  IM_CTL, 0x001,  3, 0x0, 0x0001},\n\t{ \"Drop packet\", 0x0000, 0x0000, OP_EQ,  0, S1_PCKT,  0,\n\t  S1_PCKT,  IM_CTL, 0x080,  3, 0x0, 0xffff},\n\t{ NULL },\n};\n#ifdef HP_IP46TCP4BATCH_DEFAULT\n#define CAS_HP_FIRMWARE               cas_prog_ip46tcp4batchtab\n#endif\n#endif\n\n \n#ifdef USE_HP_WORKAROUND\nstatic cas_hp_inst_t  cas_prog_workaroundtab[] = {\n\t{ \"packet arrival?\", 0xffff, 0x0000, OP_NP,  6, S1_VLAN,  0,\n\t  S1_PCKT,  CL_REG, 0x3ff,  1, 0x0, 0x0000} ,\n\t{ \"VLAN?\", 0xffff, 0x8100, OP_EQ,  1, S1_CFI, 0, S1_8023,\n\t  IM_CTL, 0x04a,  3, 0x0, 0xffff},\n\t{ \"CFI?\", 0x1000, 0x1000, OP_EQ,  0, S1_CLNP,  1, S1_8023,\n\t  CL_REG, 0x000,  0, 0x0, 0x0000},\n\t{ \"8023?\", 0xffff, 0x0600, OP_LT,  1, S1_LLC,   0, S1_IPV4,\n\t  CL_REG, 0x000,  0, 0x0, 0x0000},\n\t{ \"LLC?\", 0xffff, 0xaaaa, OP_EQ,  1, S1_LLCc,  0, S1_CLNP,\n\t  CL_REG, 0x000,  0, 0x0, 0x0000},\n\t{ \"LLCc?\", 0xff00, 0x0300, OP_EQ,  2, S1_IPV4,  0, S1_CLNP,\n\t  CL_REG, 0x000,  0, 0x0, 0x0000},\n\t{ \"IPV4?\", 0xffff, 0x0800, OP_EQ,  1, S1_IPV4c, 0, S1_IPV6,\n\t  IM_SAP, 0x6AE,  3, 0x0, 0xffff},\n\t{ \"IPV4 cont?\", 0xff00, 0x4500, OP_EQ,  3, S1_IPV4F, 0, S1_CLNP,\n\t  LD_SUM, 0x00a,  1, 0x0, 0x0000},\n\t{ \"IPV4 frag?\", 0x3fff, 0x0000, OP_EQ,  1, S1_TCP44, 0, S1_CLNP,\n\t  LD_LEN, 0x03e,  1, 0x0, 0xffff},\n\t{ \"TCP44?\", 0x00ff, 0x0006, OP_EQ,  7, S1_TCPSQ, 0, S1_CLNP,\n\t  LD_FID, 0x182,  3, 0x0, 0xffff},  \n\t{ \"IPV6?\", 0xffff, 0x86dd, OP_EQ,  1, S1_IPV6L, 0, S1_CLNP,\n\t  LD_SUM, 0x015,  1, 0x0, 0x0000},\n\t{ \"IPV6 len\", 0xf000, 0x6000, OP_EQ,  0, S1_IPV6c, 0, S1_CLNP,\n\t  IM_R1,  0x128,  1, 0x0, 0xffff},\n\t{ \"IPV6 cont?\", 0x0000, 0x0000, OP_EQ,  3, S1_TCP64, 0, S1_CLNP,\n\t  LD_FID, 0x484,  1, 0x0, 0xffff},  \n\t{ \"TCP64?\", 0xff00, 0x0600, OP_EQ, 18, S1_TCPSQ, 0, S1_CLNP,\n\t  LD_LEN, 0x03f,  1, 0x0, 0xffff},\n\t{ \"TCP seq\",       \n\t  0x0000, 0x0000, OP_EQ,  0, S1_TCPFG, 4, S1_TCPFG, LD_SEQ,\n\t  0x081,  3, 0x0, 0xffff},  \n\t{ \"TCP control flags\", 0x0000, 0x0000, OP_EQ,  0, S1_TCPHL, 0,\n\t  S1_TCPHL, ST_FLG, 0x045,  3, 0x0, 0x002f},  \n\t{ \"TCP length\", 0x0000, 0x0000, OP_EQ,  0, S1_TCPHc, 0, S1_TCPHc,\n\t  LD_R1,  0x205,  3, 0xB, 0xf000},\n\t{ \"TCP length cont\", 0x0000, 0x0000, OP_EQ,  0, S1_PCKT,  0,\n\t  S1_PCKT,  LD_HDR, 0x0ff,  3, 0x0, 0xffff},\n\t{ \"Cleanup\", 0x0000, 0x0000, OP_EQ,  0, S1_CLNP2, 0, S1_CLNP2,\n\t  IM_SAP, 0x6AE,  3, 0x0, 0xffff} ,\n\t{ \"Cleanup 2\", 0x0000, 0x0000, OP_EQ,  0, S1_PCKT,  0, S1_PCKT,\n\t  IM_CTL, 0x001,  3, 0x0, 0x0001},\n\t{ NULL },\n};\n#ifdef HP_WORKAROUND_DEFAULT\n#define CAS_HP_FIRMWARE               cas_prog_workaroundtab\n#endif\n#endif\n\n#ifdef USE_HP_ENCRYPT\nstatic cas_hp_inst_t  cas_prog_encryptiontab[] = {\n\t{ \"packet arrival?\", 0xffff, 0x0000, OP_NP,  6, S1_VLAN,  0,\n\t  S1_PCKT,  CL_REG, 0x3ff,  1, 0x0, 0x0000},\n\t{ \"VLAN?\", 0xffff, 0x8100, OP_EQ,  1, S1_CFI,   0, S1_8023,\n\t  IM_CTL, 0x00a,  3, 0x0, 0xffff},\n#if 0\n\n\n\t00,\n#endif\n\t{ \"CFI?\",  \n\t  0x1000, 0x1000, OP_EQ,  0, S1_CLNP,  1, S1_8023,\n\t  CL_REG, 0x000,  0, 0x0, 0x0000},\n\t{ \"8023?\", 0xffff, 0x0600, OP_LT,  1, S1_LLC,   0, S1_IPV4,\n\t  CL_REG, 0x000,  0, 0x0, 0x0000},\n\t{ \"LLC?\", 0xffff, 0xaaaa, OP_EQ,  1, S1_LLCc,  0, S1_CLNP,\n\t  CL_REG, 0x000,  0, 0x0, 0x0000},\n\t{ \"LLCc?\", 0xff00, 0x0300, OP_EQ,  2, S1_IPV4,  0, S1_CLNP,\n\t  CL_REG, 0x000,  0, 0x0, 0x0000},\n\t{ \"IPV4?\", 0xffff, 0x0800, OP_EQ,  1, S1_IPV4c, 0, S1_IPV6,\n\t  LD_SAP, 0x100,  3, 0x0, 0xffff},\n\t{ \"IPV4 cont?\", 0xff00, 0x4500, OP_EQ,  3, S1_IPV4F, 0, S1_CLNP,\n\t  LD_SUM, 0x00a,  1, 0x0, 0x0000},\n\t{ \"IPV4 frag?\", 0x3fff, 0x0000, OP_EQ,  1, S1_TCP44, 0, S1_CLNP,\n\t  LD_LEN, 0x03e,  1, 0x0, 0xffff},\n\t{ \"TCP44?\", 0x00ff, 0x0006, OP_EQ,  7, S1_TCPSQ, 0, S1_ESP4,\n\t  LD_FID, 0x182,  1, 0x0, 0xffff},  \n\t{ \"IPV6?\", 0xffff, 0x86dd, OP_EQ,  1, S1_IPV6L, 0, S1_CLNP,\n\t  LD_SUM, 0x015,  1, 0x0, 0x0000},\n\t{ \"IPV6 len\", 0xf000, 0x6000, OP_EQ,  0, S1_IPV6c, 0, S1_CLNP,\n\t  IM_R1,  0x128,  1, 0x0, 0xffff},\n\t{ \"IPV6 cont?\", 0x0000, 0x0000, OP_EQ,  3, S1_TCP64, 0, S1_CLNP,\n\t  LD_FID, 0x484,  1, 0x0, 0xffff},  \n\t{ \"TCP64?\",\n#if 0\n\n#endif\n\t  0xff00, 0x0600, OP_EQ, 12, S1_TCPSQ, 0, S1_ESP6,  LD_LEN,\n\t  0x03f,  1, 0x0, 0xffff},\n\t{ \"TCP seq\",  \n\t  0xFFFF, 0x0080, OP_EQ,  0, S2_HTTP,  0, S1_TCPFG, LD_SEQ,\n\t  0x081,  3, 0x0, 0xffff},  \n\t{ \"TCP control flags\", 0xFFFF, 0x8080, OP_EQ,  0, S2_HTTP,  0,\n\t  S1_TCPHL, ST_FLG, 0x145,  2, 0x0, 0x002f},  \n\t{ \"TCP length\", 0x0000, 0x0000, OP_EQ,  0, S1_TCPHc, 0, S1_TCPHc,\n\t  LD_R1,  0x205,  3, 0xB, 0xf000} ,\n\t{ \"TCP length cont\", 0x0000, 0x0000, OP_EQ,  0, S1_PCKT,  0,\n\t  S1_PCKT,  LD_HDR, 0x0ff,  3, 0x0, 0xffff},\n\t{ \"Cleanup\", 0x0000, 0x0000, OP_EQ,  0, S1_CLNP2,  0, S1_CLNP2,\n\t  IM_CTL, 0x001,  3, 0x0, 0x0001},\n\t{ \"Cleanup 2\", 0x0000, 0x0000, OP_EQ,  0, S1_PCKT,  0, S1_PCKT,\n\t  CL_REG, 0x002,  3, 0x0, 0x0000},\n\t{ \"Drop packet\", 0x0000, 0x0000, OP_EQ,  0, S1_PCKT,  0, S1_PCKT,\n\t  IM_CTL, 0x080,  3, 0x0, 0xffff},\n\t{ \"No HTTP\", 0x0000, 0x0000, OP_EQ,  0, S1_PCKT,  0, S1_PCKT,\n\t  IM_CTL, 0x044,  3, 0x0, 0xffff},\n\t{ \"IPV4 ESP encrypted?\",   \n\t  0x00ff, 0x0032, OP_EQ,  0, S1_CLNP2, 0, S1_AH4, IM_CTL,\n\t  0x021, 1,  0x0, 0xffff},\n\t{ \"IPV4 AH encrypted?\",    \n\t  0x00ff, 0x0033, OP_EQ,  0, S1_CLNP2, 0, S1_CLNP, IM_CTL,\n\t  0x021, 1,  0x0, 0xffff},\n\t{ \"IPV6 ESP encrypted?\",   \n#if 0\n\n#endif\n\t  0xff00, 0x3200, OP_EQ,  0, S1_CLNP2, 0, S1_AH6, IM_CTL,\n\t  0x021, 1,  0x0, 0xffff},\n\t{ \"IPV6 AH encrypted?\",    \n#if 0\n\n#endif\n\t  0xff00, 0x3300, OP_EQ,  0, S1_CLNP2, 0, S1_CLNP, IM_CTL,\n\t  0x021, 1,  0x0, 0xffff},\n\t{ NULL },\n};\n#ifdef HP_ENCRYPT_DEFAULT\n#define CAS_HP_FIRMWARE               cas_prog_encryptiontab\n#endif\n#endif\n\nstatic cas_hp_inst_t cas_prog_null[] = { {NULL} };\n#ifdef HP_NULL_DEFAULT\n#define CAS_HP_FIRMWARE               cas_prog_null\n#endif\n\n \n#define   CAS_PHY_UNKNOWN       0x00\n#define   CAS_PHY_SERDES        0x01\n#define   CAS_PHY_MII_MDIO0     0x02\n#define   CAS_PHY_MII_MDIO1     0x04\n#define   CAS_PHY_MII(x)        ((x) & (CAS_PHY_MII_MDIO0 | CAS_PHY_MII_MDIO1))\n\n \n\n#define DESC_RING_I_TO_S(x)  (32*(1 << (x)))\n#define COMP_RING_I_TO_S(x)  (128*(1 << (x)))\n#define TX_DESC_RING_INDEX 4   \n#define RX_DESC_RING_INDEX 4   \n#define RX_COMP_RING_INDEX 4   \n\n#if (TX_DESC_RING_INDEX > 8) || (TX_DESC_RING_INDEX < 0)\n#error TX_DESC_RING_INDEX must be between 0 and 8\n#endif\n\n#if (RX_DESC_RING_INDEX > 8) || (RX_DESC_RING_INDEX < 0)\n#error RX_DESC_RING_INDEX must be between 0 and 8\n#endif\n\n#if (RX_COMP_RING_INDEX > 8) || (RX_COMP_RING_INDEX < 0)\n#error RX_COMP_RING_INDEX must be between 0 and 8\n#endif\n\n#define N_TX_RINGS                    MAX_TX_RINGS       \n#define N_TX_RINGS_MASK               MAX_TX_RINGS_MASK\n#define N_RX_DESC_RINGS               MAX_RX_DESC_RINGS  \n#define N_RX_COMP_RINGS               0x1  \n\n \n#define N_RX_FLOWS                    64\n\n#define TX_DESC_RING_SIZE  DESC_RING_I_TO_S(TX_DESC_RING_INDEX)\n#define RX_DESC_RING_SIZE  DESC_RING_I_TO_S(RX_DESC_RING_INDEX)\n#define RX_COMP_RING_SIZE  COMP_RING_I_TO_S(RX_COMP_RING_INDEX)\n#define TX_DESC_RINGN_INDEX(x) TX_DESC_RING_INDEX\n#define RX_DESC_RINGN_INDEX(x) RX_DESC_RING_INDEX\n#define RX_COMP_RINGN_INDEX(x) RX_COMP_RING_INDEX\n#define TX_DESC_RINGN_SIZE(x)  TX_DESC_RING_SIZE\n#define RX_DESC_RINGN_SIZE(x)  RX_DESC_RING_SIZE\n#define RX_COMP_RINGN_SIZE(x)  RX_COMP_RING_SIZE\n\n \n#define CAS_BASE(x, y)                (((y) << (x ## _SHIFT)) & (x ## _MASK))\n#define CAS_VAL(x, y)                 (((y) & (x ## _MASK)) >> (x ## _SHIFT))\n#define CAS_TX_RINGN_BASE(y)          ((TX_DESC_RINGN_INDEX(y) << \\\n                                        TX_CFG_DESC_RINGN_SHIFT(y)) & \\\n                                        TX_CFG_DESC_RINGN_MASK(y))\n\n \n#define CAS_MIN_PAGE_SHIFT            11  \n#define CAS_JUMBO_PAGE_SHIFT          13  \n#define CAS_MAX_PAGE_SHIFT            14  \n\n#define TX_DESC_BUFLEN_MASK         0x0000000000003FFFULL  \n#define TX_DESC_BUFLEN_SHIFT        0\n#define TX_DESC_CSUM_START_MASK     0x00000000001F8000ULL  \n#define TX_DESC_CSUM_START_SHIFT    15\n#define TX_DESC_CSUM_STUFF_MASK     0x000000001FE00000ULL  \n#define TX_DESC_CSUM_STUFF_SHIFT    21\n#define TX_DESC_CSUM_EN             0x0000000020000000ULL  \n#define TX_DESC_EOF                 0x0000000040000000ULL  \n#define TX_DESC_SOF                 0x0000000080000000ULL  \n#define TX_DESC_INTME               0x0000000100000000ULL  \n#define TX_DESC_NO_CRC              0x0000000200000000ULL  \nstruct cas_tx_desc {\n\t__le64     control;\n\t__le64     buffer;\n};\n\n \nstruct cas_rx_desc {\n\t__le64     index;\n\t__le64     buffer;\n};\n\n \n \n#define RX_COMP1_DATA_SIZE_MASK           0x0000000007FFE000ULL\n#define RX_COMP1_DATA_SIZE_SHIFT          13\n#define RX_COMP1_DATA_OFF_MASK            0x000001FFF8000000ULL\n#define RX_COMP1_DATA_OFF_SHIFT           27\n#define RX_COMP1_DATA_INDEX_MASK          0x007FFE0000000000ULL\n#define RX_COMP1_DATA_INDEX_SHIFT         41\n#define RX_COMP1_SKIP_MASK                0x0180000000000000ULL\n#define RX_COMP1_SKIP_SHIFT               55\n#define RX_COMP1_RELEASE_NEXT             0x0200000000000000ULL\n#define RX_COMP1_SPLIT_PKT                0x0400000000000000ULL\n#define RX_COMP1_RELEASE_FLOW             0x0800000000000000ULL\n#define RX_COMP1_RELEASE_DATA             0x1000000000000000ULL\n#define RX_COMP1_RELEASE_HDR              0x2000000000000000ULL\n#define RX_COMP1_TYPE_MASK                0xC000000000000000ULL\n#define RX_COMP1_TYPE_SHIFT               62\n\n \n#define RX_COMP2_NEXT_INDEX_MASK          0x00000007FFE00000ULL\n#define RX_COMP2_NEXT_INDEX_SHIFT         21\n#define RX_COMP2_HDR_SIZE_MASK            0x00000FF800000000ULL\n#define RX_COMP2_HDR_SIZE_SHIFT           35\n#define RX_COMP2_HDR_OFF_MASK             0x0003F00000000000ULL\n#define RX_COMP2_HDR_OFF_SHIFT            44\n#define RX_COMP2_HDR_INDEX_MASK           0xFFFC000000000000ULL\n#define RX_COMP2_HDR_INDEX_SHIFT          50\n\n \n#define RX_COMP3_SMALL_PKT                0x0000000000000001ULL\n#define RX_COMP3_JUMBO_PKT                0x0000000000000002ULL\n#define RX_COMP3_JUMBO_HDR_SPLIT_EN       0x0000000000000004ULL\n#define RX_COMP3_CSUM_START_MASK          0x000000000007F000ULL\n#define RX_COMP3_CSUM_START_SHIFT         12\n#define RX_COMP3_FLOWID_MASK              0x0000000001F80000ULL\n#define RX_COMP3_FLOWID_SHIFT             19\n#define RX_COMP3_OPCODE_MASK              0x000000000E000000ULL\n#define RX_COMP3_OPCODE_SHIFT             25\n#define RX_COMP3_FORCE_FLAG               0x0000000010000000ULL\n#define RX_COMP3_NO_ASSIST                0x0000000020000000ULL\n#define RX_COMP3_LOAD_BAL_MASK            0x000001F800000000ULL\n#define RX_COMP3_LOAD_BAL_SHIFT           35\n#define RX_PLUS_COMP3_ENC_PKT             0x0000020000000000ULL  \n#define RX_COMP3_L3_HEAD_OFF_MASK         0x0000FE0000000000ULL  \n#define RX_COMP3_L3_HEAD_OFF_SHIFT        41\n#define RX_PLUS_COMP_L3_HEAD_OFF_MASK     0x0000FC0000000000ULL  \n#define RX_PLUS_COMP_L3_HEAD_OFF_SHIFT    42\n#define RX_COMP3_SAP_MASK                 0xFFFF000000000000ULL\n#define RX_COMP3_SAP_SHIFT                48\n\n \n#define RX_COMP4_TCP_CSUM_MASK            0x000000000000FFFFULL\n#define RX_COMP4_TCP_CSUM_SHIFT           0\n#define RX_COMP4_PKT_LEN_MASK             0x000000003FFF0000ULL\n#define RX_COMP4_PKT_LEN_SHIFT            16\n#define RX_COMP4_PERFECT_MATCH_MASK       0x00000003C0000000ULL\n#define RX_COMP4_PERFECT_MATCH_SHIFT      30\n#define RX_COMP4_ZERO                     0x0000080000000000ULL\n#define RX_COMP4_HASH_VAL_MASK            0x0FFFF00000000000ULL\n#define RX_COMP4_HASH_VAL_SHIFT           44\n#define RX_COMP4_HASH_PASS                0x1000000000000000ULL\n#define RX_COMP4_BAD                      0x4000000000000000ULL\n#define RX_COMP4_LEN_MISMATCH             0x8000000000000000ULL\n\n \n#define RX_INDEX_NUM_MASK                 0x0000000000000FFFULL\n#define RX_INDEX_NUM_SHIFT                0\n#define RX_INDEX_RING_MASK                0x0000000000001000ULL\n#define RX_INDEX_RING_SHIFT               12\n#define RX_INDEX_RELEASE                  0x0000000000002000ULL\n\nstruct cas_rx_comp {\n\t__le64     word1;\n\t__le64     word2;\n\t__le64     word3;\n\t__le64     word4;\n};\n\nenum link_state {\n\tlink_down = 0,\t \n\tlink_aneg,\t \n\tlink_force_try,\t \n\tlink_force_ret,\t \n\tlink_force_ok,\t \n\tlink_up\t\t \n};\n\ntypedef struct cas_page {\n\tstruct list_head list;\n\tstruct page *buffer;\n\tdma_addr_t dma_addr;\n\tint used;\n} cas_page_t;\n\n\n \n#define INIT_BLOCK_TX           (TX_DESC_RING_SIZE)\n#define INIT_BLOCK_RX_DESC      (RX_DESC_RING_SIZE)\n#define INIT_BLOCK_RX_COMP      (RX_COMP_RING_SIZE)\n\nstruct cas_init_block {\n\tstruct cas_rx_comp rxcs[N_RX_COMP_RINGS][INIT_BLOCK_RX_COMP];\n\tstruct cas_rx_desc rxds[N_RX_DESC_RINGS][INIT_BLOCK_RX_DESC];\n\tstruct cas_tx_desc txds[N_TX_RINGS][INIT_BLOCK_TX];\n\t__le64 tx_compwb;\n};\n\n \n#define TX_TINY_BUF_LEN    0x100\n#define TX_TINY_BUF_BLOCK  ((INIT_BLOCK_TX + 1)*TX_TINY_BUF_LEN)\n\nstruct cas_tiny_count {\n\tint nbufs;\n\tint used;\n};\n\nstruct cas {\n\tspinlock_t lock;  \n\tspinlock_t tx_lock[N_TX_RINGS];  \n\tspinlock_t stat_lock[N_TX_RINGS + 1];  \n\tspinlock_t rx_inuse_lock;  \n\tspinlock_t rx_spare_lock;  \n\n\tvoid __iomem *regs;\n\tint tx_new[N_TX_RINGS], tx_old[N_TX_RINGS];\n\tint rx_old[N_RX_DESC_RINGS];\n\tint rx_cur[N_RX_COMP_RINGS], rx_new[N_RX_COMP_RINGS];\n\tint rx_last[N_RX_DESC_RINGS];\n\n\tstruct napi_struct napi;\n\n\t \n\tint hw_running;\n\tint opened;\n\tstruct mutex pm_mutex;  \n\n\tstruct cas_init_block *init_block;\n\tstruct cas_tx_desc *init_txds[MAX_TX_RINGS];\n\tstruct cas_rx_desc *init_rxds[MAX_RX_DESC_RINGS];\n\tstruct cas_rx_comp *init_rxcs[MAX_RX_COMP_RINGS];\n\n\t \n\tstruct sk_buff      *tx_skbs[N_TX_RINGS][TX_DESC_RING_SIZE];\n\tstruct sk_buff_head  rx_flows[N_RX_FLOWS];\n\tcas_page_t          *rx_pages[N_RX_DESC_RINGS][RX_DESC_RING_SIZE];\n\tstruct list_head     rx_spare_list, rx_inuse_list;\n\tint                  rx_spares_needed;\n\n\t \n\tstruct cas_tiny_count tx_tiny_use[N_TX_RINGS][TX_DESC_RING_SIZE];\n\tu8 *tx_tiny_bufs[N_TX_RINGS];\n\n\tu32\t\t\tmsg_enable;\n\n\t \n\tstruct net_device_stats net_stats[N_TX_RINGS + 1];\n\n\tu32\t\t\tpci_cfg[64 >> 2];\n\tu8                      pci_revision;\n\n\tint                     phy_type;\n\tint\t\t\tphy_addr;\n\tu32                     phy_id;\n#define CAS_FLAG_1000MB_CAP     0x00000001\n#define CAS_FLAG_REG_PLUS       0x00000002\n#define CAS_FLAG_TARGET_ABORT   0x00000004\n#define CAS_FLAG_SATURN         0x00000008\n#define CAS_FLAG_RXD_POST_MASK  0x000000F0\n#define CAS_FLAG_RXD_POST_SHIFT 4\n#define CAS_FLAG_RXD_POST(x)    ((1 << (CAS_FLAG_RXD_POST_SHIFT + (x))) & \\\n                                 CAS_FLAG_RXD_POST_MASK)\n#define CAS_FLAG_ENTROPY_DEV    0x00000100\n#define CAS_FLAG_NO_HW_CSUM     0x00000200\n\tu32                     cas_flags;\n\tint                     packet_min;  \n\tint\t\t\ttx_fifo_size;\n\tint\t\t\trx_fifo_size;\n\tint\t\t\trx_pause_off;\n\tint\t\t\trx_pause_on;\n\tint                     crc_size;       \n\n\tint                     pci_irq_INTC;\n\tint                     min_frame_size;  \n\n\t \n\tint                     page_size;\n\tint                     page_order;\n\tint                     mtu_stride;\n\n\tu32\t\t\tmac_rx_cfg;\n\n\t \n\tint\t\t\tlink_cntl;\n\tint\t\t\tlink_fcntl;\n\tenum link_state\t\tlstate;\n\tstruct timer_list\tlink_timer;\n\tint\t\t\ttimer_ticks;\n\tstruct work_struct\treset_task;\n#if 0\n\tatomic_t\t\treset_task_pending;\n#else\n\tatomic_t\t\treset_task_pending;\n\tatomic_t\t\treset_task_pending_mtu;\n\tatomic_t\t\treset_task_pending_spare;\n\tatomic_t\t\treset_task_pending_all;\n#endif\n\n\t \n#define LINK_TRANSITION_UNKNOWN \t0\n#define LINK_TRANSITION_ON_FAILURE \t1\n#define LINK_TRANSITION_STILL_FAILED \t2\n#define LINK_TRANSITION_LINK_UP \t3\n#define LINK_TRANSITION_LINK_CONFIG\t4\n#define LINK_TRANSITION_LINK_DOWN\t5\n#define LINK_TRANSITION_REQUESTED_RESET\t6\n\tint\t\t\tlink_transition;\n\tint \t\t\tlink_transition_jiffies_valid;\n\tunsigned long\t\tlink_transition_jiffies;\n\n\t \n\tu8 orig_cacheline_size;\t \n#define CAS_PREF_CACHELINE_SIZE\t 0x20\t \n\n\t \n\tint \t\t\tcasreg_len;  \n\tu64\t\t\tpause_entered;\n\tu16\t\t\tpause_last_time_recvd;\n\n\tdma_addr_t block_dvma, tx_tiny_dvma[N_TX_RINGS];\n\tstruct pci_dev *pdev;\n\tstruct net_device *dev;\n#if defined(CONFIG_OF)\n\tstruct device_node\t*of_node;\n#endif\n\n\t \n\tu16\t\t\tfw_load_addr;\n\tu32\t\t\tfw_size;\n\tu8\t\t\t*fw_data;\n};\n\n#define TX_DESC_NEXT(r, x)  (((x) + 1) & (TX_DESC_RINGN_SIZE(r) - 1))\n#define RX_DESC_ENTRY(r, x) ((x) & (RX_DESC_RINGN_SIZE(r) - 1))\n#define RX_COMP_ENTRY(r, x) ((x) & (RX_COMP_RINGN_SIZE(r) - 1))\n\n#define TX_BUFF_COUNT(r, x, y)    ((x) <= (y) ? ((y) - (x)) : \\\n        (TX_DESC_RINGN_SIZE(r) - (x) + (y)))\n\n#define TX_BUFFS_AVAIL(cp, i)\t((cp)->tx_old[(i)] <= (cp)->tx_new[(i)] ? \\\n        (cp)->tx_old[(i)] + (TX_DESC_RINGN_SIZE(i) - 1) - (cp)->tx_new[(i)] : \\\n        (cp)->tx_old[(i)] - (cp)->tx_new[(i)] - 1)\n\n#define CAS_ALIGN(addr, align) \\\n     (((unsigned long) (addr) + ((align) - 1UL)) & ~((align) - 1))\n\n#define RX_FIFO_SIZE                  16384\n#define EXPANSION_ROM_SIZE            65536\n\n#define CAS_MC_EXACT_MATCH_SIZE       15\n#define CAS_MC_HASH_SIZE              256\n#define CAS_MC_HASH_MAX              (CAS_MC_EXACT_MATCH_SIZE + \\\n                                      CAS_MC_HASH_SIZE)\n\n#define TX_TARGET_ABORT_LEN           0x20\n#define RX_SWIVEL_OFF_VAL             0x2\n#define RX_AE_FREEN_VAL(x)            (RX_DESC_RINGN_SIZE(x) >> 1)\n#define RX_AE_COMP_VAL                (RX_COMP_RING_SIZE >> 1)\n#define RX_BLANK_INTR_PKT_VAL         0x05\n#define RX_BLANK_INTR_TIME_VAL        0x0F\n#define HP_TCP_THRESH_VAL             1530  \n\n#define RX_SPARE_COUNT                (RX_DESC_RING_SIZE >> 1)\n#define RX_SPARE_RECOVER_VAL          (RX_SPARE_COUNT >> 2)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}