BANK_SELECT_0,FUNC_0
BANK_SELECT_1,FUNC_1
EFFECTIVE_L1_QUEUE_SIZE,FUNC_2
EFFECTIVE_L1_TLB_SIZE,FUNC_3
EFFECTIVE_L2_QUEUE_SIZE,FUNC_4
ENABLE_L2_FRAGMENT_PROCESSING,VAR_0
ENABLE_WAIT_L2_QUERY,VAR_1
MC_VM_L1_TLB_MCB_RD_GFX_CNTL,VAR_2
MC_VM_L1_TLB_MCB_RD_HDP_CNTL,VAR_3
MC_VM_L1_TLB_MCB_RD_PDMA_CNTL,VAR_4
MC_VM_L1_TLB_MCB_RD_SEM_CNTL,VAR_5
MC_VM_L1_TLB_MCB_RD_SYS_CNTL,VAR_6
MC_VM_L1_TLB_MCB_RD_UVD_CNTL,VAR_7
MC_VM_L1_TLB_MCB_WR_GFX_CNTL,VAR_8
MC_VM_L1_TLB_MCB_WR_HDP_CNTL,VAR_9
MC_VM_L1_TLB_MCB_WR_PDMA_CNTL,VAR_10
MC_VM_L1_TLB_MCB_WR_SEM_CNTL,VAR_11
MC_VM_L1_TLB_MCB_WR_SYS_CNTL,VAR_12
MC_VM_L1_TLB_MCB_WR_UVD_CNTL,VAR_13
MC_VM_L1_TLB_MCD_RD_A_CNTL,VAR_14
MC_VM_L1_TLB_MCD_RD_B_CNTL,VAR_15
MC_VM_L1_TLB_MCD_WR_A_CNTL,VAR_16
MC_VM_L1_TLB_MCD_WR_B_CNTL,VAR_17
VM_CONTEXT0_CNTL,VAR_18
VM_L2_CNTL,VAR_19
VM_L2_CNTL3,VAR_20
WREG32,FUNC_5
radeon_gart_table_vram_unpin,FUNC_6
r600_pcie_gart_disable,FUNC_7
rdev,VAR_21
tmp,VAR_22
i,VAR_23
