; ModuleID = 'C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/Versuch1_sharpen/sharpen/solution1/.autopilot/db/a.o.2.bc'
target datalayout = "e-p:64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-v64:64:64-v128:128:128-a0:0:64-s0:64:64-f80:128:128-n8:16:32:64-S128"
target triple = "x86_64-w64-mingw32"

@tmp_OC_1_OC_loc_channel_str = internal unnamed_addr constant [18 x i8] c"tmp.1.loc_channel\00"
@reduce_channel1_str = internal unnamed_addr constant [16 x i8] c"reduce_channel1\00"
@reduce_channel_str = internal unnamed_addr constant [15 x i8] c"reduce_channel\00"
@pynq_filters_str = internal unnamed_addr constant [13 x i8] c"pynq_filters\00"
@output_image_8U3_OC_data_strea_2 = internal unnamed_addr constant [34 x i8] c"output_image_8U3.data_stream[0].V\00"
@output_image_8U3_OC_data_strea_1 = internal unnamed_addr constant [34 x i8] c"output_image_8U3.data_stream[1].V\00"
@output_image_8U3_OC_data_strea = internal unnamed_addr constant [34 x i8] c"output_image_8U3.data_stream[2].V\00"
@ouput_image_10S3_OC_data_strea_2 = internal unnamed_addr constant [36 x i8] c"ouput_image_10S3.data_stream[0].V.V\00"
@ouput_image_10S3_OC_data_strea_1 = internal unnamed_addr constant [36 x i8] c"ouput_image_10S3.data_stream[1].V.V\00"
@ouput_image_10S3_OC_data_strea = internal unnamed_addr constant [36 x i8] c"ouput_image_10S3.data_stream[2].V.V\00"
@llvm_global_ctors_1 = appending global [1 x void ()*] [void ()* @_GLOBAL__I_a]
@llvm_global_ctors_0 = appending global [1 x i32] [i32 65535]
@input_image_8U3_copy2_OC_data_2 = internal unnamed_addr constant [39 x i8] c"input_image_8U3_copy2.data_stream[0].V\00"
@input_image_8U3_copy2_OC_data_1 = internal unnamed_addr constant [39 x i8] c"input_image_8U3_copy2.data_stream[1].V\00"
@input_image_8U3_copy2_OC_data_s = internal unnamed_addr constant [39 x i8] c"input_image_8U3_copy2.data_stream[2].V\00"
@input_image_8U3_copy1_OC_data_2 = internal unnamed_addr constant [39 x i8] c"input_image_8U3_copy1.data_stream[0].V\00"
@input_image_8U3_copy1_OC_data_1 = internal unnamed_addr constant [39 x i8] c"input_image_8U3_copy1.data_stream[1].V\00"
@input_image_8U3_copy1_OC_data_s = internal unnamed_addr constant [39 x i8] c"input_image_8U3_copy1.data_stream[2].V\00"
@input_image_8U3_OC_rows_OC_V_c_1 = internal unnamed_addr constant [31 x i8] c"input_image_8U3.rows.V_channel\00"
@input_image_8U3_OC_rows_OC_V_c = internal unnamed_addr constant [33 x i8] c"input_image_8U3.rows.V_channel31\00"
@input_image_8U3_OC_data_stream_2 = internal unnamed_addr constant [33 x i8] c"input_image_8U3.data_stream[0].V\00"
@input_image_8U3_OC_data_stream_1 = internal unnamed_addr constant [33 x i8] c"input_image_8U3.data_stream[1].V\00"
@input_image_8U3_OC_data_stream = internal unnamed_addr constant [33 x i8] c"input_image_8U3.data_stream[2].V\00"
@input_image_8U3_OC_cols_OC_V_c_1 = internal unnamed_addr constant [31 x i8] c"input_image_8U3.cols.V_channel\00"
@input_image_8U3_OC_cols_OC_V_c = internal unnamed_addr constant [33 x i8] c"input_image_8U3.cols.V_channel32\00"
@input_image_8U1_OC_data_stream = internal unnamed_addr constant [33 x i8] c"input_image_8U1.data_stream[0].V\00"
@input_image_10S3_OC_data_strea_2 = internal unnamed_addr constant [36 x i8] c"input_image_10S3.data_stream[0].V.V\00"
@input_image_10S3_OC_data_strea_1 = internal unnamed_addr constant [36 x i8] c"input_image_10S3.data_stream[1].V.V\00"
@input_image_10S3_OC_data_strea = internal unnamed_addr constant [36 x i8] c"input_image_10S3.data_stream[2].V.V\00"
@image_laplacian_reduced_10S1_O = internal unnamed_addr constant [48 x i8] c"image_laplacian_reduced_10S1.data_stream[0].V.V\00"
@image_laplacian_10S3_OC_data_s_2 = internal unnamed_addr constant [40 x i8] c"image_laplacian_10S3.data_stream[0].V.V\00"
@image_laplacian_10S3_OC_data_s_1 = internal unnamed_addr constant [40 x i8] c"image_laplacian_10S3.data_stream[1].V.V\00"
@image_laplacian_10S3_OC_data_s = internal unnamed_addr constant [40 x i8] c"image_laplacian_10S3.data_stream[2].V.V\00"
@image_laplacian_10S1_OC_data_s = internal unnamed_addr constant [40 x i8] c"image_laplacian_10S1.data_stream[0].V.V\00"
@image_blur_OC_data_stream_LF_0 = internal unnamed_addr constant [28 x i8] c"image_blur.data_stream[0].V\00"
@image_blur_10S1_OC_data_stream = internal unnamed_addr constant [35 x i8] c"image_blur_10S1.data_stream[0].V.V\00"
@hls_KD_KD_LineBuffer_MD_6_MC_s = internal unnamed_addr constant [60 x i8] c"hls::LineBuffer<6, 640, ap_int<10>, 0>::LineBuffer.1.region\00"
@hls_KD_KD_LineBuffer_MD_10_MC = internal unnamed_addr constant [64 x i8] c"hls::LineBuffer<10, 640, unsigned char, 0>::LineBuffer.1.region\00"
@coef_v = internal constant [9 x i11] [i11 -64, i11 -64, i11 -64, i11 -64, i11 512, i11 -64, i11 -64, i11 -64, i11 -64]
@coef_gaussian = internal constant [25 x i12] [i12 14, i12 114, i12 227, i12 114, i12 14, i12 114, i12 913, i12 1813, i12 913, i12 114, i12 227, i12 1813, i12 -494, i12 1813, i12 227, i12 114, i12 913, i12 1813, i12 913, i12 114, i12 14, i12 114, i12 227, i12 114, i12 14]
@ap_fifo_str = internal unnamed_addr constant [8 x i8] c"ap_fifo\00"
@p_str1871 = private unnamed_addr constant [13 x i8] c"hls_label_17\00", align 1
@p_str1869 = private unnamed_addr constant [13 x i8] c"hls_label_20\00", align 1
@p_str1867 = private unnamed_addr constant [13 x i8] c"hls_label_22\00", align 1
@p_str1865 = private unnamed_addr constant [13 x i8] c"hls_label_24\00", align 1
@p_str1863 = private unnamed_addr constant [13 x i8] c"hls_label_26\00", align 1
@p_str1861 = private unnamed_addr constant [13 x i8] c"hls_label_27\00", align 1
@p_str1859 = private unnamed_addr constant [13 x i8] c"hls_label_29\00", align 1
@p_str1857 = private unnamed_addr constant [13 x i8] c"hls_label_32\00", align 1
@p_str1842 = private unnamed_addr constant [12 x i8] c"channelloop\00", align 1
@p_str1829 = private unnamed_addr constant [18 x i8] c"loop_wait_for_eol\00", align 1
@p_str1828 = private unnamed_addr constant [20 x i8] c"loop_wait_for_start\00", align 1
@p_str1819 = private unnamed_addr constant [14 x i8] c"loop_channels\00", align 1
@p_str1818 = private unnamed_addr constant [11 x i8] c"loop_width\00", align 1
@p_str1817 = private unnamed_addr constant [12 x i8] c"loop_height\00", align 1
@p_str1811 = private unnamed_addr constant [8 x i8] c"control\00", align 1
@p_str1810 = private unnamed_addr constant [10 x i8] c"s_axilite\00", align 1
@p_str1809 = private unnamed_addr constant [13 x i8] c"ap_ctrl_none\00", align 1
@p_str1808 = private unnamed_addr constant [5 x i8] c"axis\00", align 1
@p_str1807 = private unnamed_addr constant [6 x i8] c"L_col\00", align 1
@p_str1806 = private unnamed_addr constant [1 x i8] zeroinitializer, align 1
@p_str1805 = private unnamed_addr constant [6 x i8] c"L_row\00", align 1
@p_str = internal unnamed_addr constant [1 x i8] zeroinitializer

define internal void @pynq_filters_pynq_filters.entry3(i32 %reduce, i32* %reduce_out) {
entry:
  call void (...)* @_ssdm_op_SpecInterface(i32* %reduce_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  %reduce_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %reduce)
  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %reduce_out, i32 %reduce_read)
  ret void
}

define internal fastcc void @pynq_filters_pynq_filters.entry211(i32* nocapture %reduce, i32* %reduce_out) {
entry:
  call void (...)* @_ssdm_op_SpecInterface(i32* %reduce_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  call void (...)* @_ssdm_op_SpecInterface(i32* %reduce, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  %reduce_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %reduce)
  call void (...)* @_ssdm_op_SpecInterface(i32* %reduce_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %reduce_out, i32 %reduce_read)
  ret void
}

define void @pynq_filters(i24* %in_data_V_data_V, i3* %in_data_V_keep_V, i3* %in_data_V_strb_V, i1* %in_data_V_user_V, i1* %in_data_V_last_V, i1* %in_data_V_id_V, i1* %in_data_V_dest_V, i24* %out_data_V_data_V, i3* %out_data_V_keep_V, i3* %out_data_V_strb_V, i1* %out_data_V_user_V, i1* %out_data_V_last_V, i1* %out_data_V_id_V, i1* %out_data_V_dest_V, i32 %reduce) {
codeRepl:
  %reduce_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %reduce)
  %reduce_channel1 = alloca i32, align 4
  %tmp_1_loc_channel = alloca double, align 8
  %input_image_8U3_cols_V_channel_1 = alloca i11, align 2
  %input_image_8U3_rows_V_channel_1 = alloca i10, align 2
  %input_image_8U3_cols_V_channel = alloca i11, align 2
  %input_image_8U3_rows_V_channel = alloca i10, align 2
  %reduce_channel = alloca i32, align 4
  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str1806) nounwind
  call void (...)* @_ssdm_op_SpecBitsMap(i24* %in_data_V_data_V), !map !7
  call void (...)* @_ssdm_op_SpecBitsMap(i3* %in_data_V_keep_V), !map !11
  call void (...)* @_ssdm_op_SpecBitsMap(i3* %in_data_V_strb_V), !map !15
  call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_data_V_user_V), !map !19
  call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_data_V_last_V), !map !23
  call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_data_V_id_V), !map !27
  call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_data_V_dest_V), !map !31
  call void (...)* @_ssdm_op_SpecBitsMap(i24* %out_data_V_data_V), !map !35
  call void (...)* @_ssdm_op_SpecBitsMap(i3* %out_data_V_keep_V), !map !39
  call void (...)* @_ssdm_op_SpecBitsMap(i3* %out_data_V_strb_V), !map !43
  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_data_V_user_V), !map !47
  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_data_V_last_V), !map !51
  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_data_V_id_V), !map !55
  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_data_V_dest_V), !map !59
  call void (...)* @_ssdm_op_SpecBitsMap(i32 %reduce), !map !63
  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @pynq_filters_str) nounwind
  %input_image_8U3_data_stream_0 = alloca i8, align 1
  %empty = call i32 (...)* @_ssdm_op_SpecChannel([33 x i8]* @input_image_8U3_OC_data_stream_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i8* %input_image_8U3_data_stream_0, i8* %input_image_8U3_data_stream_0)
  call void (...)* @_ssdm_op_SpecInterface(i8* %input_image_8U3_data_stream_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  %input_image_8U3_data_stream_1 = alloca i8, align 1
  %empty_22 = call i32 (...)* @_ssdm_op_SpecChannel([33 x i8]* @input_image_8U3_OC_data_stream_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i8* %input_image_8U3_data_stream_1, i8* %input_image_8U3_data_stream_1)
  call void (...)* @_ssdm_op_SpecInterface(i8* %input_image_8U3_data_stream_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  %input_image_8U3_data_stream_2 = alloca i8, align 1
  %empty_23 = call i32 (...)* @_ssdm_op_SpecChannel([33 x i8]* @input_image_8U3_OC_data_stream, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i8* %input_image_8U3_data_stream_2, i8* %input_image_8U3_data_stream_2)
  call void (...)* @_ssdm_op_SpecInterface(i8* %input_image_8U3_data_stream_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  %output_image_8U3_data_stream_0 = alloca i8, align 1
  %empty_24 = call i32 (...)* @_ssdm_op_SpecChannel([34 x i8]* @output_image_8U3_OC_data_strea_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i8* %output_image_8U3_data_stream_0, i8* %output_image_8U3_data_stream_0)
  call void (...)* @_ssdm_op_SpecInterface(i8* %output_image_8U3_data_stream_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  %output_image_8U3_data_stream_1 = alloca i8, align 1
  %empty_25 = call i32 (...)* @_ssdm_op_SpecChannel([34 x i8]* @output_image_8U3_OC_data_strea_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i8* %output_image_8U3_data_stream_1, i8* %output_image_8U3_data_stream_1)
  call void (...)* @_ssdm_op_SpecInterface(i8* %output_image_8U3_data_stream_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  %output_image_8U3_data_stream_2 = alloca i8, align 1
  %empty_26 = call i32 (...)* @_ssdm_op_SpecChannel([34 x i8]* @output_image_8U3_OC_data_strea, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i8* %output_image_8U3_data_stream_2, i8* %output_image_8U3_data_stream_2)
  call void (...)* @_ssdm_op_SpecInterface(i8* %output_image_8U3_data_stream_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  %input_image_8U3_copy1_data_str = alloca i8, align 1
  %empty_27 = call i32 (...)* @_ssdm_op_SpecChannel([39 x i8]* @input_image_8U3_copy1_OC_data_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i8* %input_image_8U3_copy1_data_str, i8* %input_image_8U3_copy1_data_str)
  call void (...)* @_ssdm_op_SpecInterface(i8* %input_image_8U3_copy1_data_str, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  %input_image_8U3_copy1_data_str_1 = alloca i8, align 1
  %empty_28 = call i32 (...)* @_ssdm_op_SpecChannel([39 x i8]* @input_image_8U3_copy1_OC_data_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i8* %input_image_8U3_copy1_data_str_1, i8* %input_image_8U3_copy1_data_str_1)
  call void (...)* @_ssdm_op_SpecInterface(i8* %input_image_8U3_copy1_data_str_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  %input_image_8U3_copy1_data_str_2 = alloca i8, align 1
  %empty_29 = call i32 (...)* @_ssdm_op_SpecChannel([39 x i8]* @input_image_8U3_copy1_OC_data_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i8* %input_image_8U3_copy1_data_str_2, i8* %input_image_8U3_copy1_data_str_2)
  call void (...)* @_ssdm_op_SpecInterface(i8* %input_image_8U3_copy1_data_str_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  %input_image_8U3_copy2_data_str = alloca i8, align 1
  %empty_30 = call i32 (...)* @_ssdm_op_SpecChannel([39 x i8]* @input_image_8U3_copy2_OC_data_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 19200, i32 19200, i8* %input_image_8U3_copy2_data_str, i8* %input_image_8U3_copy2_data_str)
  call void (...)* @_ssdm_op_SpecInterface(i8* %input_image_8U3_copy2_data_str, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  %input_image_8U3_copy2_data_str_1 = alloca i8, align 1
  %empty_31 = call i32 (...)* @_ssdm_op_SpecChannel([39 x i8]* @input_image_8U3_copy2_OC_data_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 19200, i32 19200, i8* %input_image_8U3_copy2_data_str_1, i8* %input_image_8U3_copy2_data_str_1)
  call void (...)* @_ssdm_op_SpecInterface(i8* %input_image_8U3_copy2_data_str_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  %input_image_8U3_copy2_data_str_2 = alloca i8, align 1
  %empty_32 = call i32 (...)* @_ssdm_op_SpecChannel([39 x i8]* @input_image_8U3_copy2_OC_data_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 19200, i32 19200, i8* %input_image_8U3_copy2_data_str_2, i8* %input_image_8U3_copy2_data_str_2)
  call void (...)* @_ssdm_op_SpecInterface(i8* %input_image_8U3_copy2_data_str_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  %image_blur_data_stream_0_V = alloca i8, align 1
  %empty_33 = call i32 (...)* @_ssdm_op_SpecChannel([28 x i8]* @image_blur_OC_data_stream_LF_0, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i8* %image_blur_data_stream_0_V, i8* %image_blur_data_stream_0_V)
  call void (...)* @_ssdm_op_SpecInterface(i8* %image_blur_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  %input_image_8U1_data_stream_0 = alloca i8, align 1
  %empty_34 = call i32 (...)* @_ssdm_op_SpecChannel([33 x i8]* @input_image_8U1_OC_data_stream, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i8* %input_image_8U1_data_stream_0, i8* %input_image_8U1_data_stream_0)
  call void (...)* @_ssdm_op_SpecInterface(i8* %input_image_8U1_data_stream_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  %image_blur_10S1_data_stream_0 = alloca i10, align 2
  %empty_35 = call i32 (...)* @_ssdm_op_SpecChannel([35 x i8]* @image_blur_10S1_OC_data_stream, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i10* %image_blur_10S1_data_stream_0, i10* %image_blur_10S1_data_stream_0)
  call void (...)* @_ssdm_op_SpecInterface(i10* %image_blur_10S1_data_stream_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  %image_laplacian_10S1_data_stre = alloca i10, align 2
  %empty_36 = call i32 (...)* @_ssdm_op_SpecChannel([40 x i8]* @image_laplacian_10S1_OC_data_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i10* %image_laplacian_10S1_data_stre, i10* %image_laplacian_10S1_data_stre)
  call void (...)* @_ssdm_op_SpecInterface(i10* %image_laplacian_10S1_data_stre, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  %image_laplacian_reduced_10S1_d = alloca i10, align 2
  %empty_37 = call i32 (...)* @_ssdm_op_SpecChannel([48 x i8]* @image_laplacian_reduced_10S1_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i10* %image_laplacian_reduced_10S1_d, i10* %image_laplacian_reduced_10S1_d)
  call void (...)* @_ssdm_op_SpecInterface(i10* %image_laplacian_reduced_10S1_d, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  %image_laplacian_10S3_data_stre = alloca i10, align 2
  %empty_38 = call i32 (...)* @_ssdm_op_SpecChannel([40 x i8]* @image_laplacian_10S3_OC_data_s_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i10* %image_laplacian_10S3_data_stre, i10* %image_laplacian_10S3_data_stre)
  call void (...)* @_ssdm_op_SpecInterface(i10* %image_laplacian_10S3_data_stre, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  %image_laplacian_10S3_data_stre_1 = alloca i10, align 2
  %empty_39 = call i32 (...)* @_ssdm_op_SpecChannel([40 x i8]* @image_laplacian_10S3_OC_data_s_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i10* %image_laplacian_10S3_data_stre_1, i10* %image_laplacian_10S3_data_stre_1)
  call void (...)* @_ssdm_op_SpecInterface(i10* %image_laplacian_10S3_data_stre_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  %image_laplacian_10S3_data_stre_2 = alloca i10, align 2
  %empty_40 = call i32 (...)* @_ssdm_op_SpecChannel([40 x i8]* @image_laplacian_10S3_OC_data_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i10* %image_laplacian_10S3_data_stre_2, i10* %image_laplacian_10S3_data_stre_2)
  call void (...)* @_ssdm_op_SpecInterface(i10* %image_laplacian_10S3_data_stre_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  %input_image_10S3_data_stream_0 = alloca i10, align 2
  %empty_41 = call i32 (...)* @_ssdm_op_SpecChannel([36 x i8]* @input_image_10S3_OC_data_strea_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 5000, i32 5000, i10* %input_image_10S3_data_stream_0, i10* %input_image_10S3_data_stream_0)
  call void (...)* @_ssdm_op_SpecInterface(i10* %input_image_10S3_data_stream_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  %input_image_10S3_data_stream_1 = alloca i10, align 2
  %empty_42 = call i32 (...)* @_ssdm_op_SpecChannel([36 x i8]* @input_image_10S3_OC_data_strea_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 5000, i32 5000, i10* %input_image_10S3_data_stream_1, i10* %input_image_10S3_data_stream_1)
  call void (...)* @_ssdm_op_SpecInterface(i10* %input_image_10S3_data_stream_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  %input_image_10S3_data_stream_2 = alloca i10, align 2
  %empty_43 = call i32 (...)* @_ssdm_op_SpecChannel([36 x i8]* @input_image_10S3_OC_data_strea, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 5000, i32 5000, i10* %input_image_10S3_data_stream_2, i10* %input_image_10S3_data_stream_2)
  call void (...)* @_ssdm_op_SpecInterface(i10* %input_image_10S3_data_stream_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  %ouput_image_10S3_data_stream_0 = alloca i10, align 2
  %empty_44 = call i32 (...)* @_ssdm_op_SpecChannel([36 x i8]* @ouput_image_10S3_OC_data_strea_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i10* %ouput_image_10S3_data_stream_0, i10* %ouput_image_10S3_data_stream_0)
  call void (...)* @_ssdm_op_SpecInterface(i10* %ouput_image_10S3_data_stream_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  %ouput_image_10S3_data_stream_1 = alloca i10, align 2
  %empty_45 = call i32 (...)* @_ssdm_op_SpecChannel([36 x i8]* @ouput_image_10S3_OC_data_strea_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i10* %ouput_image_10S3_data_stream_1, i10* %ouput_image_10S3_data_stream_1)
  call void (...)* @_ssdm_op_SpecInterface(i10* %ouput_image_10S3_data_stream_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  %ouput_image_10S3_data_stream_2 = alloca i10, align 2
  %empty_46 = call i32 (...)* @_ssdm_op_SpecChannel([36 x i8]* @ouput_image_10S3_OC_data_strea, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i10* %ouput_image_10S3_data_stream_2, i10* %ouput_image_10S3_data_stream_2)
  call void (...)* @_ssdm_op_SpecInterface(i10* %ouput_image_10S3_data_stream_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  call void (...)* @_ssdm_op_SpecInterface(i24* %in_data_V_data_V, i3* %in_data_V_keep_V, i3* %in_data_V_strb_V, i1* %in_data_V_user_V, i1* %in_data_V_last_V, i1* %in_data_V_id_V, i1* %in_data_V_dest_V, [5 x i8]* @p_str1808, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806) nounwind
  call void (...)* @_ssdm_op_SpecInterface(i24* %out_data_V_data_V, i3* %out_data_V_keep_V, i3* %out_data_V_strb_V, i1* %out_data_V_user_V, i1* %out_data_V_last_V, i1* %out_data_V_id_V, i1* %out_data_V_dest_V, [5 x i8]* @p_str1808, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806) nounwind
  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806) nounwind
  call void (...)* @_ssdm_op_SpecInterface(i32 %reduce, [10 x i8]* @p_str1810, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @p_str1811, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806) nounwind
  %empty_47 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @reduce_channel_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 0, i32* %reduce_channel, i32* %reduce_channel)
  call void (...)* @_ssdm_op_SpecInterface(i32* %reduce_channel, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  %empty_48 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @reduce_channel1_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 0, i32* %reduce_channel1, i32* %reduce_channel1)
  call void (...)* @_ssdm_op_SpecInterface(i32* %reduce_channel1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  call void @pynq_filters_pynq_filters.entry3(i32 %reduce_read, i32* %reduce_channel1)
  call fastcc void @pynq_filters_pynq_filters.entry211(i32* nocapture %reduce_channel1, i32* %reduce_channel)
  %empty_49 = call i32 (...)* @_ssdm_op_SpecChannel([31 x i8]* @input_image_8U3_OC_rows_OC_V_c_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 0, i10* %input_image_8U3_rows_V_channel, i10* %input_image_8U3_rows_V_channel)
  call void (...)* @_ssdm_op_SpecInterface(i10* %input_image_8U3_rows_V_channel, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  %empty_50 = call i32 (...)* @_ssdm_op_SpecChannel([31 x i8]* @input_image_8U3_OC_cols_OC_V_c_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 0, i11* %input_image_8U3_cols_V_channel, i11* %input_image_8U3_cols_V_channel)
  call void (...)* @_ssdm_op_SpecInterface(i11* %input_image_8U3_cols_V_channel, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  call fastcc void @pynq_filters_Block__proc(i10* %input_image_8U3_rows_V_channel, i11* %input_image_8U3_cols_V_channel)
  %empty_51 = call i32 (...)* @_ssdm_op_SpecChannel([33 x i8]* @input_image_8U3_OC_rows_OC_V_c, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 0, i10* %input_image_8U3_rows_V_channel_1, i10* %input_image_8U3_rows_V_channel_1)
  call void (...)* @_ssdm_op_SpecInterface(i10* %input_image_8U3_rows_V_channel_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  %empty_52 = call i32 (...)* @_ssdm_op_SpecChannel([33 x i8]* @input_image_8U3_OC_cols_OC_V_c, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 0, i11* %input_image_8U3_cols_V_channel_1, i11* %input_image_8U3_cols_V_channel_1)
  call void (...)* @_ssdm_op_SpecInterface(i11* %input_image_8U3_cols_V_channel_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  call fastcc void @pynq_filters_AXIvideo2Mat(i24* %in_data_V_data_V, i3* %in_data_V_keep_V, i3* %in_data_V_strb_V, i1* %in_data_V_user_V, i1* %in_data_V_last_V, i1* %in_data_V_id_V, i1* %in_data_V_dest_V, i10* nocapture %input_image_8U3_rows_V_channel, i11* nocapture %input_image_8U3_cols_V_channel, i8* %input_image_8U3_data_stream_0, i8* %input_image_8U3_data_stream_1, i8* %input_image_8U3_data_stream_2, i10* %input_image_8U3_rows_V_channel_1, i11* %input_image_8U3_cols_V_channel_1)
  call fastcc void @pynq_filters_Duplicate(i10* nocapture %input_image_8U3_rows_V_channel_1, i11* nocapture %input_image_8U3_cols_V_channel_1, i8* %input_image_8U3_data_stream_0, i8* %input_image_8U3_data_stream_1, i8* %input_image_8U3_data_stream_2, i8* %input_image_8U3_copy1_data_str, i8* %input_image_8U3_copy1_data_str_1, i8* %input_image_8U3_copy1_data_str_2, i8* %input_image_8U3_copy2_data_str, i8* %input_image_8U3_copy2_data_str_1, i8* %input_image_8U3_copy2_data_str_2)
  call fastcc void @pynq_filters_CvtColor.1(i8* %input_image_8U3_copy1_data_str, i8* %input_image_8U3_copy1_data_str_1, i8* %input_image_8U3_copy1_data_str_2, i8* %input_image_8U1_data_stream_0)
  call fastcc void @pynq_filters_gaussianBlur(i8* %input_image_8U1_data_stream_0, i8* %image_blur_data_stream_0_V)
  call fastcc void @pynq_filters_convertToSigned(i8* %image_blur_data_stream_0_V, i10* %image_blur_10S1_data_stream_0)
  call fastcc void @pynq_filters_laplacian(i10* %image_blur_10S1_data_stream_0, i10* %image_laplacian_10S1_data_stre)
  %empty_53 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @tmp_OC_1_OC_loc_channel_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 7, i32 0, double* %tmp_1_loc_channel, double* %tmp_1_loc_channel)
  call void (...)* @_ssdm_op_SpecInterface(double* %tmp_1_loc_channel, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  call fastcc void @pynq_filters_Block__proc208(i32* nocapture %reduce_channel, double* %tmp_1_loc_channel)
  call fastcc void @"pynq_filters_Scale<480, 640, 9, 9, double>1"(i10* %image_laplacian_10S1_data_stre, i10* %image_laplacian_reduced_10S1_d, double* nocapture %tmp_1_loc_channel)
  call fastcc void @pynq_filters_CvtColor(i10* %image_laplacian_reduced_10S1_d, i10* %image_laplacian_10S3_data_stre, i10* %image_laplacian_10S3_data_stre_1, i10* %image_laplacian_10S3_data_stre_2)
  call fastcc void @pynq_filters_convertToSigned.1(i8* %input_image_8U3_copy2_data_str, i8* %input_image_8U3_copy2_data_str_1, i8* %input_image_8U3_copy2_data_str_2, i10* %input_image_10S3_data_stream_0, i10* %input_image_10S3_data_stream_1, i10* %input_image_10S3_data_stream_2)
  call fastcc void @pynq_filters_AddWeighted(i10* %image_laplacian_10S3_data_stre, i10* %image_laplacian_10S3_data_stre_1, i10* %image_laplacian_10S3_data_stre_2, i10* %input_image_10S3_data_stream_0, i10* %input_image_10S3_data_stream_1, i10* %input_image_10S3_data_stream_2, i10* %ouput_image_10S3_data_stream_0, i10* %ouput_image_10S3_data_stream_1, i10* %ouput_image_10S3_data_stream_2)
  call fastcc void @pynq_filters_convertToUnsigned(i10* %ouput_image_10S3_data_stream_0, i10* %ouput_image_10S3_data_stream_1, i10* %ouput_image_10S3_data_stream_2, i8* %output_image_8U3_data_stream_0, i8* %output_image_8U3_data_stream_1, i8* %output_image_8U3_data_stream_2)
  call fastcc void @pynq_filters_Mat2AXIvideo(i8* %output_image_8U3_data_stream_0, i8* %output_image_8U3_data_stream_1, i8* %output_image_8U3_data_stream_2, i24* %out_data_V_data_V, i3* %out_data_V_keep_V, i3* %out_data_V_strb_V, i1* %out_data_V_user_V, i1* %out_data_V_last_V, i1* %out_data_V_id_V, i1* %out_data_V_dest_V)
  ret void
}

define internal fastcc i10 @"pynq_filters_operator()"(double %v) readnone {
_ifconv:
  %v_read = call double @_ssdm_op_Read.ap_auto.double(double %v)
  %p_Val2_2 = bitcast double %v_read to i64
  %loc_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_2, i32 52, i32 62) nounwind
  %loc_V_1 = trunc i64 %p_Val2_2 to i52
  %tmp_i = icmp eq i11 %loc_V, -1
  %tmp_i_54 = icmp ne i52 %loc_V_1, 0
  %tmp_demorgan = and i1 %tmp_i, %tmp_i_54
  %tmp_10 = trunc i64 %p_Val2_2 to i63
  %isneg = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_2, i32 63)
  %tmp_6 = zext i11 %loc_V to i12
  %tmp_1 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %loc_V_1)
  %p_Result_s = zext i53 %tmp_1 to i54
  %man_V_1 = sub i54 0, %p_Result_s
  %p_Val2_s = select i1 %isneg, i54 %man_V_1, i54 %p_Result_s
  %tmp_8 = icmp eq i63 %tmp_10, 0
  %F2 = sub i12 1075, %tmp_6
  %QUAN_INC = icmp sgt i12 %F2, 0
  %tmp_s = sub i12 0, %F2
  %F2_2 = select i1 %QUAN_INC, i12 %F2, i12 %tmp_s
  %F2_2_cast3 = sext i12 %F2_2 to i19
  %F2_2_cast = sext i12 %F2_2 to i32
  %tmp_2 = icmp eq i11 %loc_V, -973
  %tmp_20 = trunc i54 %p_Val2_s to i10
  %tmp_4 = icmp ult i12 %F2_2, 54
  %tmp_7 = icmp ult i12 %F2_2, 10
  %tmp_9 = zext i32 %F2_2_cast to i54
  %tmp_5 = ashr i54 %p_Val2_s, %tmp_9
  %tmp_23 = trunc i54 %tmp_5 to i10
  %p_s = select i1 %isneg, i10 -1, i10 0
  %tmp_19_cast = sext i10 %tmp_20 to i19
  %tmp_3 = shl i19 %tmp_19_cast, %F2_2_cast3
  %tmp_29 = trunc i19 %tmp_3 to i10
  %p_Val2_3 = select i1 %tmp_4, i10 %tmp_23, i10 %p_s
  %tmp_11 = icmp sgt i12 %F2, 54
  %tmp_12 = add i12 -1, %F2
  %tmp_23_cast = zext i12 %tmp_12 to i32
  %tmp_33 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %p_Val2_s, i32 %tmp_23_cast)
  %qb = select i1 %tmp_11, i1 %isneg, i1 %tmp_33
  %tmp_34 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %p_Val2_3, i32 9)
  %tmp_13 = zext i1 %qb to i10
  %p_Val2_4 = add i10 %p_Val2_3, %tmp_13
  %tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %p_Val2_4, i32 9)
  %tmp_14 = xor i1 %tmp_35, true
  %sel_tmp = select i1 %tmp_2, i10 %tmp_20, i10 0
  %sel_tmp1 = xor i1 %tmp_2, true
  %sel_tmp2 = and i1 %QUAN_INC, %sel_tmp1
  %sel_tmp3 = and i1 %sel_tmp2, %tmp_34
  %sel_tmp4 = select i1 %sel_tmp3, i10 %p_Val2_4, i10 %sel_tmp
  %sel_tmp7 = xor i1 %tmp_34, true
  %sel_tmp8 = and i1 %sel_tmp2, %sel_tmp7
  %sel_tmp9 = select i1 %sel_tmp8, i10 %p_Val2_4, i10 %sel_tmp4
  %sel_tmp12_demorgan = or i1 %tmp_2, %QUAN_INC
  %sel_tmp5 = xor i1 %sel_tmp12_demorgan, true
  %sel_tmp6 = and i1 %tmp_7, %sel_tmp5
  %p_Val2_5 = select i1 %sel_tmp6, i10 %tmp_29, i10 %sel_tmp9
  %tmp_7_not = xor i1 %tmp_7, true
  %not_sel_tmp = or i1 %sel_tmp12_demorgan, %tmp_7_not
  %tmp = and i1 %not_sel_tmp, %tmp_14
  %carry_1_i = and i1 %tmp, %sel_tmp3
  %tmp6 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 -511, i1 %QUAN_INC)
  %tmp_15 = add i12 %tmp6, %tmp_6
  %tmp_16 = icmp sgt i12 %tmp_15, 9
  %pos1 = add i12 10, %F2
  %pos1_cast = sext i12 %pos1 to i32
  %pos2 = add i12 11, %F2
  %pos2_cast = sext i12 %pos2 to i32
  %newsignbit = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %p_Val2_5, i32 9)
  %tmp_17 = icmp slt i12 %pos1, 54
  %tmp_37 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos1, i32 11)
  %rev = xor i1 %tmp_37, true
  %tmp_18 = zext i32 %pos1_cast to i54
  %tmp_19 = ashr i54 %p_Val2_s, %tmp_18
  %lD = trunc i54 %tmp_19 to i1
  %tmp7 = and i1 %lD, %rev
  %Range1_all_ones_1 = and i1 %tmp7, %tmp_17
  %tmp_39 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos2, i32 11)
  %rev5 = xor i1 %tmp_39, true
  %tmp_21 = icmp slt i12 %pos2, 54
  %or_cond115_i = and i1 %tmp_21, %rev5
  %tmp_22 = zext i32 %pos2_cast to i54
  %Range2_V_1 = lshr i54 %p_Val2_s, %tmp_22
  %r_V = lshr i54 -1, %tmp_22
  %Range2_all_ones = icmp eq i54 %Range2_V_1, %r_V
  %Range2_all_ones_1_i = select i1 %or_cond115_i, i1 %Range2_all_ones, i1 %rev5
  %or_cond117_i = and i1 %tmp_21, %rev
  %Range1_all_ones = and i1 %Range2_all_ones_1_i, %Range1_all_ones_1
  %tmp_24 = icmp eq i54 %Range2_V_1, 0
  %Range1_all_zeros = xor i1 %Range1_all_ones_1, true
  %p_122_i = and i1 %tmp_24, %Range1_all_zeros
  %tmp_25 = icmp eq i12 %pos2, 54
  %Range1_all_zeros_1 = icmp eq i54 %p_Val2_s, 0
  %p_119_i = or i1 %Range1_all_zeros_1, %rev
  %tmp_24_not = xor i1 %tmp_21, true
  %sel_tmp10 = or i1 %tmp_37, %tmp_24_not
  %sel_tmp11 = and i1 %tmp_25, %sel_tmp10
  %sel_tmp12 = select i1 %sel_tmp11, i1 %Range1_all_ones_1, i1 %rev
  %Range1_all_ones_2_i = select i1 %or_cond117_i, i1 %Range1_all_ones, i1 %sel_tmp12
  %sel_tmp13 = select i1 %sel_tmp11, i1 %Range1_all_zeros, i1 %p_119_i
  %Range1_all_zeros_2_i = select i1 %or_cond117_i, i1 %p_122_i, i1 %sel_tmp13
  %deleted_zeros = select i1 %carry_1_i, i1 %Range1_all_ones_2_i, i1 %Range1_all_zeros_2_i
  %carry_1_not_i = xor i1 %carry_1_i, true
  %Range2_all_ones_1_not_i = xor i1 %Range2_all_ones_1_i, true
  %brmerge123_i = or i1 %carry_1_not_i, %Range2_all_ones_1_not_i
  %Range1_all_ones_2_mux_i = and i1 %Range1_all_ones_2_i, %carry_1_not_i
  %tmp_40 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos1, i32 11)
  %p_120_i = or i1 %tmp_40, %Range1_all_zeros
  %deleted_ones = select i1 %brmerge123_i, i1 %Range1_all_ones_2_mux_i, i1 %p_120_i
  %Range1_all_ones_2_i_55 = and i1 %carry_1_i, %Range1_all_ones_2_i
  %tmp_26 = xor i1 %Range1_all_ones_2_i_55, true
  %sel_tmp14 = xor i1 %tmp_17, true
  %deleted_ones_0_i = or i1 %deleted_ones, %sel_tmp14
  %tmp8 = and i1 %newsignbit, %sel_tmp14
  %sel_tmp15 = and i1 %tmp8, %isneg
  %sel_tmp16 = and i1 %tmp_17, %isneg
  %sign_assign = select i1 %sel_tmp16, i1 %tmp_26, i1 %sel_tmp15
  %deleted_zeros_not = xor i1 %deleted_zeros, true
  %deleted_zeros_0_not_i = and i1 %tmp_17, %deleted_zeros_not
  %brmerge_i = or i1 %newsignbit, %deleted_zeros_0_not_i
  %tmp_28 = xor i1 %isneg, true
  %overflow = and i1 %brmerge_i, %tmp_28
  %brmerge121_demorgan_i = and i1 %newsignbit, %deleted_ones_0_i
  %brmerge121_i = xor i1 %brmerge121_demorgan_i, true
  %underflow = and i1 %sign_assign, %brmerge121_i
  %brmerge_i_i = or i1 %underflow, %overflow
  %sign_assign_not = xor i1 %sign_assign, true
  %tmp9 = or i1 %overflow, %sign_assign_not
  %brmerge = or i1 %tmp9, %brmerge121_demorgan_i
  %p_Val2_16_mux = select i1 %brmerge_i_i, i10 511, i10 %p_Val2_5
  %sel_tmp17_demorgan = and i1 %tmp_i, %tmp_i_54
  %sel_tmp17 = xor i1 %sel_tmp17_demorgan, true
  %sel_tmp18 = and i1 %tmp_8, %sel_tmp17
  %tmp_27 = or i1 %sel_tmp18, %tmp_demorgan
  %p_Val2_s_56 = select i1 %tmp_27, i10 0, i10 -512
  %tmp_30 = or i1 %tmp_27, %underflow
  %sel_tmp19 = select i1 %tmp_30, i10 %p_Val2_s_56, i10 %p_Val2_5
  %sel_tmp60_demorgan = or i1 %tmp_demorgan, %tmp_8
  %sel_tmp62_demorgan = or i1 %sel_tmp60_demorgan, %tmp_16
  %sel_tmp20 = select i1 %sel_tmp62_demorgan, i10 %sel_tmp19, i10 %p_Val2_5
  %sel_tmp21 = xor i1 %sel_tmp60_demorgan, true
  %tmp28 = and i1 %brmerge, %sel_tmp21
  %sel_tmp22 = and i1 %tmp28, %tmp_16
  %agg_result_V = select i1 %sel_tmp22, i10 %p_Val2_16_mux, i10 %sel_tmp20
  ret i10 %agg_result_V
}

declare i9 @llvm.part.select.i9(i9, i32, i32) nounwind readnone

declare i64 @llvm.part.select.i64(i64, i32, i32) nounwind readnone

declare i30 @llvm.part.select.i30(i30, i32, i32) nounwind readnone

declare i28 @llvm.part.select.i28(i28, i32, i32) nounwind readnone

declare i25 @llvm.part.select.i25(i25, i32, i32) nounwind readnone

declare i24 @llvm.part.select.i24(i24, i32, i32) nounwind readnone

declare i10 @llvm.part.select.i10(i10, i32, i32) nounwind readnone

declare void @llvm.dbg.value(metadata, i64, metadata) nounwind readnone

declare void @llvm.dbg.declare(metadata, metadata) nounwind readnone

define internal fastcc void @pynq_filters_laplacian(i10* %img_in_data_stream_V_V, i10* %img_out_data_stream_V_V) {
  %Sv_val_2_V_2_1 = alloca i12
  %Sv_val_2_V_2_3 = alloca i12
  %Sv_val_2_V_2_5 = alloca i12
  %Sv_val_2_V_2_7 = alloca i12
  %Sv_val_2_V_2_9 = alloca i12
  %Sv_val_2_V_2_13 = alloca i12
  %Sv_val_2_V_2_14 = alloca i12
  %Sv_val_2_V_2_15 = alloca i12
  %Sv_val_2_V_2_16 = alloca i12
  call void (...)* @_ssdm_op_SpecInterface(i10* %img_out_data_stream_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  call void (...)* @_ssdm_op_SpecInterface(i10* %img_in_data_stream_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  br label %.loopexit

.loopexit:                                        ; preds = %.preheader, %0
  %r = phi i2 [ 0, %0 ], [ %r_1, %.preheader ]
  %exitcond1 = icmp eq i2 %r, -1
  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)
  %r_1 = add i2 %r, 1
  br i1 %exitcond1, label %1, label %.preheader.preheader

.preheader.preheader:                             ; preds = %.loopexit
  %tmp_cast = zext i2 %r to i5
  %tmp_s = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %r, i2 0)
  %p_shl_cast = zext i4 %tmp_s to i5
  %tmp_31 = sub i5 %p_shl_cast, %tmp_cast
  %sel_tmp = icmp eq i2 %r, 0
  %sel_tmp2 = icmp eq i2 %r, 1
  %sel_tmp8 = icmp ne i2 %r, 0
  %sel_tmp10 = icmp ne i2 %r, 1
  %sel_tmp11 = and i1 %sel_tmp8, %sel_tmp10
  br label %.preheader

.preheader:                                       ; preds = %_ifconv, %.preheader.preheader
  %c = phi i2 [ 0, %.preheader.preheader ], [ %c_1, %_ifconv ]
  %exitcond = icmp eq i2 %c, -1
  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)
  %c_1 = add i2 %c, 1
  br i1 %exitcond, label %.loopexit, label %_ifconv

_ifconv:                                          ; preds = %.preheader
  %Sv_val_2_V_2_1_load_1 = load i12* %Sv_val_2_V_2_1
  %Sv_val_2_V_2_3_load_1 = load i12* %Sv_val_2_V_2_3
  %Sv_val_2_V_2_5_load_1 = load i12* %Sv_val_2_V_2_5
  %Sv_val_2_V_2_7_load_1 = load i12* %Sv_val_2_V_2_7
  %Sv_val_2_V_2_9_load_1 = load i12* %Sv_val_2_V_2_9
  %Sv_val_2_V_2_13_load_1 = load i12* %Sv_val_2_V_2_13
  %Sv_val_2_V_2_14_load_1 = load i12* %Sv_val_2_V_2_14
  %Sv_val_2_V_2_15_load_1 = load i12* %Sv_val_2_V_2_15
  %Sv_val_2_V_2_16_load_1 = load i12* %Sv_val_2_V_2_16
  %tmp_3_cast = zext i2 %c to i5
  %tmp_32 = add i5 %tmp_31, %tmp_3_cast
  %tmp_35_cast = sext i5 %tmp_32 to i64
  %coef_v_addr = getelementptr [9 x i11]* @coef_v, i64 0, i64 %tmp_35_cast
  %Sv_val_2_V_0 = load i11* %coef_v_addr, align 2
  %Sv_val_2_V_0_cast = sext i11 %Sv_val_2_V_0 to i12
  %sel_tmp3 = icmp ne i2 %c, 0
  %sel_tmp5 = icmp ne i2 %c, 1
  %tmp1 = and i1 %sel_tmp3, %sel_tmp5
  %sel_tmp6 = and i1 %tmp1, %sel_tmp
  %sel_tmp9 = icmp eq i2 %c, 1
  %sel_tmp1 = and i1 %sel_tmp, %sel_tmp9
  %sel_tmp4 = and i1 %tmp1, %sel_tmp2
  %sel_tmp7 = and i1 %sel_tmp2, %sel_tmp9
  %sel_tmp12 = and i1 %sel_tmp11, %sel_tmp9
  %tmp_4 = or i2 %r, %c
  %tmp_5 = icmp eq i2 %tmp_4, 0
  %sel_tmp13 = icmp eq i2 %c, 0
  %sel_tmp14 = and i1 %sel_tmp2, %sel_tmp13
  %sel_tmp15 = and i1 %sel_tmp11, %sel_tmp13
  %or_cond = or i1 %sel_tmp15, %sel_tmp14
  %or_cond1 = or i1 %tmp_5, %sel_tmp12
  %or_cond2 = or i1 %sel_tmp7, %sel_tmp4
  %or_cond3 = or i1 %sel_tmp1, %sel_tmp6
  %or_cond4 = or i1 %or_cond, %or_cond1
  %or_cond5 = or i1 %or_cond2, %or_cond3
  %or_cond6 = or i1 %or_cond4, %or_cond5
  %Sv_val_2_V_2 = select i1 %or_cond6, i12 %Sv_val_2_V_2_16_load_1, i12 %Sv_val_2_V_0_cast
  %newSel = select i1 %tmp_5, i12 %Sv_val_2_V_2_15_load_1, i12 %Sv_val_2_V_0_cast
  %newSel1 = select i1 %or_cond, i12 %Sv_val_2_V_2_15_load_1, i12 %newSel
  %Sv_val_2_V_2_2 = select i1 %or_cond4, i12 %newSel1, i12 %Sv_val_2_V_2_15_load_1
  %Sv_val_2_V_2_4 = select i1 %sel_tmp15, i12 %Sv_val_2_V_0_cast, i12 %Sv_val_2_V_2_14_load_1
  %newSel3 = select i1 %sel_tmp7, i12 %Sv_val_2_V_2_13_load_1, i12 %Sv_val_2_V_0_cast
  %newSel4 = select i1 %or_cond2, i12 %newSel3, i12 %Sv_val_2_V_2_13_load_1
  %Sv_val_2_V_2_6 = select i1 %or_cond4, i12 %Sv_val_2_V_2_13_load_1, i12 %newSel4
  %newSel6 = select i1 %sel_tmp7, i12 %Sv_val_2_V_0_cast, i12 %Sv_val_2_V_2_9_load_1
  %Sv_val_2_V_2_8 = select i1 %or_cond4, i12 %Sv_val_2_V_2_9_load_1, i12 %newSel6
  %Sv_val_2_V_2_20 = select i1 %sel_tmp14, i12 %Sv_val_2_V_0_cast, i12 %Sv_val_2_V_2_7_load_1
  %Sv_val_2_V_2_21 = select i1 %sel_tmp15, i12 %Sv_val_2_V_2_7_load_1, i12 %Sv_val_2_V_2_20
  %newSel8 = select i1 %sel_tmp1, i12 %Sv_val_2_V_2_5_load_1, i12 %Sv_val_2_V_0_cast
  %newSel9 = select i1 %or_cond2, i12 %Sv_val_2_V_2_5_load_1, i12 %newSel8
  %newSel2 = select i1 %or_cond4, i12 %Sv_val_2_V_2_5_load_1, i12 %newSel9
  %Sv_val_2_V_2_22 = select i1 %or_cond6, i12 %newSel2, i12 %Sv_val_2_V_2_5_load_1
  %newSel5 = select i1 %sel_tmp1, i12 %Sv_val_2_V_0_cast, i12 %Sv_val_2_V_2_3_load_1
  %newSel7 = select i1 %or_cond2, i12 %Sv_val_2_V_2_3_load_1, i12 %newSel5
  %Sv_val_2_V_2_23 = select i1 %or_cond4, i12 %Sv_val_2_V_2_3_load_1, i12 %newSel7
  %newSel10 = select i1 %tmp_5, i12 %Sv_val_2_V_0_cast, i12 %Sv_val_2_V_2_1_load_1
  %Sv_val_2_V_2_24 = select i1 %or_cond, i12 %Sv_val_2_V_2_1_load_1, i12 %newSel10
  store i12 %Sv_val_2_V_2, i12* %Sv_val_2_V_2_16
  store i12 %Sv_val_2_V_2_2, i12* %Sv_val_2_V_2_15
  store i12 %Sv_val_2_V_2_4, i12* %Sv_val_2_V_2_14
  store i12 %Sv_val_2_V_2_6, i12* %Sv_val_2_V_2_13
  store i12 %Sv_val_2_V_2_8, i12* %Sv_val_2_V_2_9
  store i12 %Sv_val_2_V_2_21, i12* %Sv_val_2_V_2_7
  store i12 %Sv_val_2_V_2_22, i12* %Sv_val_2_V_2_5
  store i12 %Sv_val_2_V_2_23, i12* %Sv_val_2_V_2_3
  store i12 %Sv_val_2_V_2_24, i12* %Sv_val_2_V_2_1
  br label %.preheader

; <label>:1                                       ; preds = %.loopexit
  %Sv_val_2_V_2_1_load = load i12* %Sv_val_2_V_2_1
  %Sv_val_2_V_2_3_load = load i12* %Sv_val_2_V_2_3
  %Sv_val_2_V_2_5_load = load i12* %Sv_val_2_V_2_5
  %Sv_val_2_V_2_7_load = load i12* %Sv_val_2_V_2_7
  %Sv_val_2_V_2_9_load = load i12* %Sv_val_2_V_2_9
  %Sv_val_2_V_2_13_load = load i12* %Sv_val_2_V_2_13
  %Sv_val_2_V_2_14_load = load i12* %Sv_val_2_V_2_14
  %Sv_val_2_V_2_15_load = load i12* %Sv_val_2_V_2_15
  %Sv_val_2_V_2_16_load = load i12* %Sv_val_2_V_2_16
  call fastcc void @pynq_filters_Filter2D(i10* %img_in_data_stream_V_V, i10* %img_out_data_stream_V_V, i12 %Sv_val_2_V_2_1_load, i12 %Sv_val_2_V_2_3_load, i12 %Sv_val_2_V_2_5_load, i12 %Sv_val_2_V_2_7_load, i12 %Sv_val_2_V_2_9_load, i12 %Sv_val_2_V_2_13_load, i12 %Sv_val_2_V_2_14_load, i12 %Sv_val_2_V_2_15_load, i12 %Sv_val_2_V_2_16_load)
  ret void
}

define internal fastcc void @pynq_filters_gaussianBlur(i8* %img_in_data_stream_V, i8* %img_out_data_stream_V) {
  %kernel_val_2_V_2 = alloca i16
  %kernel_val_2_V_2_2 = alloca i16
  %kernel_val_2_V_2_4 = alloca i16
  %kernel_val_2_V_2_6 = alloca i16
  %kernel_val_2_V_2_9 = alloca i16
  %kernel_val_2_V_2_13 = alloca i16
  %kernel_val_2_V_2_14 = alloca i16
  %kernel_val_2_V_2_15 = alloca i16
  %kernel_val_2_V_2_16 = alloca i16
  call void (...)* @_ssdm_op_SpecInterface(i8* %img_in_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  call void (...)* @_ssdm_op_SpecInterface(i8* %img_out_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  br label %.loopexit

.loopexit:                                        ; preds = %.preheader, %0
  %r = phi i2 [ 0, %0 ], [ %r_2, %.preheader ]
  %exitcond1 = icmp eq i2 %r, -1
  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)
  %r_2 = add i2 %r, 1
  br i1 %exitcond1, label %1, label %.preheader.preheader

.preheader.preheader:                             ; preds = %.loopexit
  %tmp_cast = zext i2 %r to i5
  %tmp_s = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %r, i2 0)
  %p_shl_cast = zext i4 %tmp_s to i5
  %tmp_34 = add i5 %tmp_cast, %p_shl_cast
  %sel_tmp23 = icmp ne i2 %r, 0
  %sel_tmp24 = icmp ne i2 %r, 1
  %sel_tmp25 = and i1 %sel_tmp23, %sel_tmp24
  %sel_tmp26 = icmp eq i2 %r, 1
  %sel_tmp27 = icmp eq i2 %r, 0
  br label %.preheader

.preheader:                                       ; preds = %_ifconv, %.preheader.preheader
  %c = phi i2 [ 0, %.preheader.preheader ], [ %c_2, %_ifconv ]
  %exitcond = icmp eq i2 %c, -1
  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)
  %c_2 = add i2 %c, 1
  br i1 %exitcond, label %.loopexit, label %_ifconv

_ifconv:                                          ; preds = %.preheader
  %kernel_val_2_V_2_load_1 = load i16* %kernel_val_2_V_2
  %kernel_val_2_V_2_2_load_1 = load i16* %kernel_val_2_V_2_2
  %kernel_val_2_V_2_4_load_1 = load i16* %kernel_val_2_V_2_4
  %kernel_val_2_V_2_6_load_1 = load i16* %kernel_val_2_V_2_6
  %kernel_val_2_V_2_9_load_1 = load i16* %kernel_val_2_V_2_9
  %kernel_val_2_V_2_13_load_1 = load i16* %kernel_val_2_V_2_13
  %kernel_val_2_V_2_14_load_1 = load i16* %kernel_val_2_V_2_14
  %kernel_val_2_V_2_15_load_1 = load i16* %kernel_val_2_V_2_15
  %kernel_val_2_V_2_16_load_1 = load i16* %kernel_val_2_V_2_16
  %tmp_cast_57 = zext i2 %c to i5
  %tmp_35 = add i5 %tmp_34, %tmp_cast_57
  %tmp_38_cast = zext i5 %tmp_35 to i64
  %coef_gaussian_addr = getelementptr [25 x i12]* @coef_gaussian, i64 0, i64 %tmp_38_cast
  %kernel_val_2_V_0 = load i12* %coef_gaussian_addr, align 2
  %kernel_val_2_V_0_cast = zext i12 %kernel_val_2_V_0 to i16
  %sel_tmp = icmp eq i2 %c, 0
  %sel_tmp28 = and i1 %sel_tmp25, %sel_tmp
  %kernel_val_2_V_2_1 = select i1 %sel_tmp28, i16 %kernel_val_2_V_0_cast, i16 %kernel_val_2_V_2_16_load_1
  %sel_tmp29 = icmp ne i2 %c, 0
  %sel_tmp30 = icmp ne i2 %c, 1
  %tmp39 = and i1 %sel_tmp29, %sel_tmp30
  %sel_tmp31 = and i1 %tmp39, %sel_tmp26
  %sel_tmp32 = icmp eq i2 %c, 1
  %sel_tmp33 = and i1 %sel_tmp26, %sel_tmp32
  %sel_tmp34 = and i1 %sel_tmp25, %sel_tmp32
  %tmp_32 = or i2 %r, %c
  %tmp_33 = icmp eq i2 %tmp_32, 0
  %sel_tmp35 = and i1 %sel_tmp26, %sel_tmp
  %or_cond = or i1 %sel_tmp28, %sel_tmp35
  %or_cond1 = or i1 %tmp_33, %sel_tmp34
  %newSel = select i1 %sel_tmp33, i16 %kernel_val_2_V_2_15_load_1, i16 %kernel_val_2_V_0_cast
  %or_cond2 = or i1 %sel_tmp33, %sel_tmp31
  %or_cond3 = or i1 %or_cond, %or_cond1
  %newSel11 = select i1 %or_cond2, i16 %newSel, i16 %kernel_val_2_V_2_15_load_1
  %kernel_val_2_V_2_3 = select i1 %or_cond3, i16 %kernel_val_2_V_2_15_load_1, i16 %newSel11
  %newSel12 = select i1 %sel_tmp33, i16 %kernel_val_2_V_0_cast, i16 %kernel_val_2_V_2_14_load_1
  %kernel_val_2_V_2_5 = select i1 %or_cond3, i16 %kernel_val_2_V_2_14_load_1, i16 %newSel12
  %kernel_val_2_V_2_7 = select i1 %sel_tmp35, i16 %kernel_val_2_V_0_cast, i16 %kernel_val_2_V_2_13_load_1
  %kernel_val_2_V_2_8 = select i1 %sel_tmp28, i16 %kernel_val_2_V_2_13_load_1, i16 %kernel_val_2_V_2_7
  %newSel13 = select i1 %tmp_33, i16 %kernel_val_2_V_2_9_load_1, i16 %kernel_val_2_V_0_cast
  %newSel14 = select i1 %or_cond, i16 %kernel_val_2_V_2_9_load_1, i16 %newSel13
  %kernel_val_2_V_2_20 = select i1 %or_cond3, i16 %newSel14, i16 %kernel_val_2_V_2_9_load_1
  %sel_tmp36 = and i1 %tmp39, %sel_tmp27
  %sel_tmp37 = and i1 %sel_tmp27, %sel_tmp32
  %or_cond4 = or i1 %sel_tmp37, %sel_tmp36
  %or_cond5 = or i1 %or_cond2, %or_cond4
  %or_cond6 = or i1 %or_cond3, %or_cond5
  %kernel_val_2_V_2_21 = select i1 %or_cond6, i16 %kernel_val_2_V_2_6_load_1, i16 %kernel_val_2_V_0_cast
  %newSel15 = select i1 %sel_tmp37, i16 %kernel_val_2_V_2_4_load_1, i16 %kernel_val_2_V_0_cast
  %newSel16 = select i1 %or_cond2, i16 %kernel_val_2_V_2_4_load_1, i16 %newSel15
  %newSel17 = select i1 %or_cond3, i16 %kernel_val_2_V_2_4_load_1, i16 %newSel16
  %kernel_val_2_V_2_22 = select i1 %or_cond6, i16 %newSel17, i16 %kernel_val_2_V_2_4_load_1
  %newSel18 = select i1 %sel_tmp37, i16 %kernel_val_2_V_0_cast, i16 %kernel_val_2_V_2_2_load_1
  %newSel19 = select i1 %or_cond2, i16 %kernel_val_2_V_2_2_load_1, i16 %newSel18
  %kernel_val_2_V_2_23 = select i1 %or_cond3, i16 %kernel_val_2_V_2_2_load_1, i16 %newSel19
  %newSel20 = select i1 %tmp_33, i16 %kernel_val_2_V_0_cast, i16 %kernel_val_2_V_2_load_1
  %kernel_val_2_V_2_24 = select i1 %or_cond, i16 %kernel_val_2_V_2_load_1, i16 %newSel20
  store i16 %kernel_val_2_V_2_1, i16* %kernel_val_2_V_2_16
  store i16 %kernel_val_2_V_2_3, i16* %kernel_val_2_V_2_15
  store i16 %kernel_val_2_V_2_5, i16* %kernel_val_2_V_2_14
  store i16 %kernel_val_2_V_2_8, i16* %kernel_val_2_V_2_13
  store i16 %kernel_val_2_V_2_20, i16* %kernel_val_2_V_2_9
  store i16 %kernel_val_2_V_2_21, i16* %kernel_val_2_V_2_6
  store i16 %kernel_val_2_V_2_22, i16* %kernel_val_2_V_2_4
  store i16 %kernel_val_2_V_2_23, i16* %kernel_val_2_V_2_2
  store i16 %kernel_val_2_V_2_24, i16* %kernel_val_2_V_2
  br label %.preheader

; <label>:1                                       ; preds = %.loopexit
  %kernel_val_2_V_2_load = load i16* %kernel_val_2_V_2
  %kernel_val_2_V_2_2_load = load i16* %kernel_val_2_V_2_2
  %kernel_val_2_V_2_4_load = load i16* %kernel_val_2_V_2_4
  %kernel_val_2_V_2_6_load = load i16* %kernel_val_2_V_2_6
  %kernel_val_2_V_2_9_load = load i16* %kernel_val_2_V_2_9
  %kernel_val_2_V_2_13_load = load i16* %kernel_val_2_V_2_13
  %kernel_val_2_V_2_14_load = load i16* %kernel_val_2_V_2_14
  %kernel_val_2_V_2_15_load = load i16* %kernel_val_2_V_2_15
  %kernel_val_2_V_2_16_load = load i16* %kernel_val_2_V_2_16
  call fastcc void @pynq_filters_Filter2D.1(i8* %img_in_data_stream_V, i8* %img_out_data_stream_V, i16 %kernel_val_2_V_2_load, i16 %kernel_val_2_V_2_2_load, i16 %kernel_val_2_V_2_4_load, i16 %kernel_val_2_V_2_13_load, i16 %kernel_val_2_V_2_14_load, i16 %kernel_val_2_V_2_15_load, i16 %kernel_val_2_V_2_16_load, i16 %kernel_val_2_V_2_9_load, i16 %kernel_val_2_V_2_6_load)
  ret void
}

define internal fastcc void @pynq_filters_convertToUnsigned(i10* %img_in0_data_stream_0_V_V, i10* %img_in0_data_stream_1_V_V, i10* %img_in0_data_stream_2_V_V, i8* %img_out_data_stream_0_V, i8* %img_out_data_stream_1_V, i8* %img_out_data_stream_2_V) {
  call void (...)* @_ssdm_op_SpecInterface(i10* %img_in0_data_stream_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  call void (...)* @_ssdm_op_SpecInterface(i10* %img_in0_data_stream_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  call void (...)* @_ssdm_op_SpecInterface(i10* %img_in0_data_stream_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  call void (...)* @_ssdm_op_SpecInterface(i8* %img_out_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  call void (...)* @_ssdm_op_SpecInterface(i8* %img_out_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  call void (...)* @_ssdm_op_SpecInterface(i8* %img_out_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  br label %1

; <label>:1                                       ; preds = %4, %0
  %row = phi i9 [ 0, %0 ], [ %row_1, %4 ]
  %exitcond2 = icmp eq i9 %row, -32
  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 480, i64 480, i64 480)
  %row_1 = add i9 %row, 1
  br i1 %exitcond2, label %5, label %2

; <label>:2                                       ; preds = %1
  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str1805) nounwind
  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str1805)
  br label %3

; <label>:3                                       ; preds = %read.exit.i_ifconv, %2
  %col = phi i10 [ 0, %2 ], [ %col_1, %read.exit.i_ifconv ]
  %exitcond = icmp eq i10 %col, -384
  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 640, i64 640, i64 640)
  %col_1 = add i10 %col, 1
  br i1 %exitcond, label %4, label %read.exit.i_ifconv

read.exit.i_ifconv:                               ; preds = %3
  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str1807) nounwind
  %tmp_34 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str1807)
  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind
  %tmp_35 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1859)
  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind
  %tmp_V_1 = call i10 @_ssdm_op_Read.ap_fifo.volatile.i10P(i10* %img_in0_data_stream_0_V_V)
  %tmp_V_2 = call i10 @_ssdm_op_Read.ap_fifo.volatile.i10P(i10* %img_in0_data_stream_1_V_V)
  %tmp_V = call i10 @_ssdm_op_Read.ap_fifo.volatile.i10P(i10* %img_in0_data_stream_2_V_V)
  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1859, i32 %tmp_35)
  %tmp_s = icmp sgt i10 %tmp_V_1, 254
  %tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %tmp_V_1, i32 9)
  %tmp_43 = trunc i10 %tmp_V_1 to i8
  %tmp_417_s = select i1 %tmp_s, i8 -1, i8 0
  %tmp_45 = or i1 %tmp_s, %tmp_42
  %tmp_21 = select i1 %tmp_45, i8 %tmp_417_s, i8 %tmp_43
  %tmp_36 = icmp sgt i10 %tmp_V_2, 254
  %tmp_46 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %tmp_V_2, i32 9)
  %tmp_47 = trunc i10 %tmp_V_2 to i8
  %tmp_421_s = select i1 %tmp_36, i8 -1, i8 0
  %tmp_48 = or i1 %tmp_36, %tmp_46
  %tmp_22 = select i1 %tmp_48, i8 %tmp_421_s, i8 %tmp_47
  %tmp_37 = icmp sgt i10 %tmp_V, 254
  %tmp_49 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %tmp_V, i32 9)
  %tmp_50 = trunc i10 %tmp_V to i8
  %tmp_425_s = select i1 %tmp_37, i8 -1, i8 0
  %tmp_51 = or i1 %tmp_37, %tmp_49
  %tmp_23 = select i1 %tmp_51, i8 %tmp_425_s, i8 %tmp_50
  %tmp_38 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1857)
  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind
  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_out_data_stream_0_V, i8 %tmp_21)
  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_out_data_stream_1_V, i8 %tmp_22)
  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_out_data_stream_2_V, i8 %tmp_23)
  %empty_58 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1857, i32 %tmp_38)
  %empty_59 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str1807, i32 %tmp_34)
  br label %3

; <label>:4                                       ; preds = %3
  %empty_60 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str1805, i32 %tmp)
  br label %1

; <label>:5                                       ; preds = %1
  ret void
}

define internal fastcc void @pynq_filters_convertToSigned.1(i8* %img_in0_data_stream_0_V, i8* %img_in0_data_stream_1_V, i8* %img_in0_data_stream_2_V, i10* %img_out_data_stream_0_V_V, i10* %img_out_data_stream_1_V_V, i10* %img_out_data_stream_2_V_V) {
  call void (...)* @_ssdm_op_SpecInterface(i10* %img_out_data_stream_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  call void (...)* @_ssdm_op_SpecInterface(i10* %img_out_data_stream_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  call void (...)* @_ssdm_op_SpecInterface(i10* %img_out_data_stream_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  call void (...)* @_ssdm_op_SpecInterface(i8* %img_in0_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  call void (...)* @_ssdm_op_SpecInterface(i8* %img_in0_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  call void (...)* @_ssdm_op_SpecInterface(i8* %img_in0_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  br label %1

; <label>:1                                       ; preds = %4, %0
  %row = phi i9 [ 0, %0 ], [ %row_2, %4 ]
  %exitcond3 = icmp eq i9 %row, -32
  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 480, i64 480, i64 480)
  %row_2 = add i9 %row, 1
  br i1 %exitcond3, label %5, label %2

; <label>:2                                       ; preds = %1
  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str1805) nounwind
  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str1805)
  br label %3

; <label>:3                                       ; preds = %"operator>>.exit", %2
  %col = phi i10 [ 0, %2 ], [ %col_2, %"operator>>.exit" ]
  %exitcond = icmp eq i10 %col, -384
  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 640, i64 640, i64 640)
  %col_2 = add i10 %col, 1
  br i1 %exitcond, label %4, label %"operator>>.exit"

"operator>>.exit":                                ; preds = %3
  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str1807) nounwind
  %tmp_39 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str1807)
  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind
  %tmp_40 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1867)
  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind
  %tmp_52 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img_in0_data_stream_0_V)
  %tmp_53 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img_in0_data_stream_1_V)
  %tmp = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img_in0_data_stream_2_V)
  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1867, i32 %tmp_40)
  %tmp_V = zext i8 %tmp_52 to i10
  %tmp_V_1 = zext i8 %tmp_53 to i10
  %tmp_V_2 = zext i8 %tmp to i10
  %tmp_41 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1865)
  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind
  call void @_ssdm_op_Write.ap_fifo.volatile.i10P(i10* %img_out_data_stream_0_V_V, i10 %tmp_V)
  call void @_ssdm_op_Write.ap_fifo.volatile.i10P(i10* %img_out_data_stream_1_V_V, i10 %tmp_V_1)
  call void @_ssdm_op_Write.ap_fifo.volatile.i10P(i10* %img_out_data_stream_2_V_V, i10 %tmp_V_2)
  %empty_61 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1865, i32 %tmp_41)
  %empty_62 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str1807, i32 %tmp_39)
  br label %3

; <label>:4                                       ; preds = %3
  %empty_63 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str1805, i32 %tmp_s)
  br label %1

; <label>:5                                       ; preds = %1
  ret void
}

define internal fastcc void @pynq_filters_convertToSigned(i8* %img_in0_data_stream_V, i10* %img_out_data_stream_V_V) {
  call void (...)* @_ssdm_op_SpecInterface(i10* %img_out_data_stream_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  call void (...)* @_ssdm_op_SpecInterface(i8* %img_in0_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  br label %1

; <label>:1                                       ; preds = %5, %0
  %row = phi i9 [ 0, %0 ], [ %row_3, %5 ]
  %exitcond9 = icmp eq i9 %row, -32
  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 480, i64 480, i64 480)
  %row_3 = add i9 %row, 1
  br i1 %exitcond9, label %6, label %2

; <label>:2                                       ; preds = %1
  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str1805) nounwind
  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str1805)
  br label %3

; <label>:3                                       ; preds = %4, %2
  %col = phi i10 [ 0, %2 ], [ %col_3, %4 ]
  %exitcond = icmp eq i10 %col, -384
  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 640, i64 640, i64 640)
  %col_3 = add i10 %col, 1
  br i1 %exitcond, label %5, label %4

; <label>:4                                       ; preds = %3
  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str1807) nounwind
  %tmp_42 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str1807)
  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind
  %tmp_43 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1871)
  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind
  %tmp = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img_in0_data_stream_V)
  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1871, i32 %tmp_43)
  %tmp_V = zext i8 %tmp to i10
  %tmp_44 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1869)
  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind
  call void @_ssdm_op_Write.ap_fifo.volatile.i10P(i10* %img_out_data_stream_V_V, i10 %tmp_V)
  %empty_64 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1869, i32 %tmp_44)
  %empty_65 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str1807, i32 %tmp_42)
  br label %3

; <label>:5                                       ; preds = %3
  %empty_66 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str1805, i32 %tmp_s)
  br label %1

; <label>:6                                       ; preds = %1
  ret void
}

define internal fastcc void @pynq_filters_arithm_pro.1(i10* %src1_data_stream_0_V_V, i10* %src1_data_stream_1_V_V, i10* %src1_data_stream_2_V_V, i10* %src2_data_stream_0_V_V, i10* %src2_data_stream_1_V_V, i10* %src2_data_stream_2_V_V, i10* %dst_data_stream_0_V_V, i10* %dst_data_stream_1_V_V, i10* %dst_data_stream_2_V_V) {
._crit_edge:
  call void (...)* @_ssdm_op_SpecInterface(i10* %src1_data_stream_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  call void (...)* @_ssdm_op_SpecInterface(i10* %src1_data_stream_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  call void (...)* @_ssdm_op_SpecInterface(i10* %src1_data_stream_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  call void (...)* @_ssdm_op_SpecInterface(i10* %src2_data_stream_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  call void (...)* @_ssdm_op_SpecInterface(i10* %src2_data_stream_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  call void (...)* @_ssdm_op_SpecInterface(i10* %src2_data_stream_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  call void (...)* @_ssdm_op_SpecInterface(i10* %dst_data_stream_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  call void (...)* @_ssdm_op_SpecInterface(i10* %dst_data_stream_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  call void (...)* @_ssdm_op_SpecInterface(i10* %dst_data_stream_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  br label %0

; <label>:0                                       ; preds = %3, %._crit_edge
  %p_s = phi i9 [ 0, %._crit_edge ], [ %i_V, %3 ]
  %exitcond3 = icmp eq i9 %p_s, -32
  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 480, i64 480, i64 480)
  %i_V = add i9 %p_s, 1
  br i1 %exitcond3, label %4, label %1

; <label>:1                                       ; preds = %0
  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1817) nounwind
  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1817)
  br label %2

; <label>:2                                       ; preds = %read.exit.i135, %1
  %p_2 = phi i10 [ 0, %1 ], [ %j_V, %read.exit.i135 ]
  %exitcond4 = icmp eq i10 %p_2, -384
  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 640, i64 640, i64 640)
  %j_V = add i10 %p_2, 1
  br i1 %exitcond4, label %3, label %read.exit.i135

read.exit.i135:                                   ; preds = %2
  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1818) nounwind
  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1818)
  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind
  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1859)
  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind
  %tmp_V_5 = call i10 @_ssdm_op_Read.ap_fifo.volatile.i10P(i10* %src1_data_stream_0_V_V)
  %tmp_V_6 = call i10 @_ssdm_op_Read.ap_fifo.volatile.i10P(i10* %src1_data_stream_1_V_V)
  %tmp_V_7 = call i10 @_ssdm_op_Read.ap_fifo.volatile.i10P(i10* %src1_data_stream_2_V_V)
  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1859, i32 %tmp_9)
  %tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1859)
  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind
  %tmp_V_8 = call i10 @_ssdm_op_Read.ap_fifo.volatile.i10P(i10* %src2_data_stream_0_V_V)
  %tmp_V_9 = call i10 @_ssdm_op_Read.ap_fifo.volatile.i10P(i10* %src2_data_stream_1_V_V)
  %tmp_V_10 = call i10 @_ssdm_op_Read.ap_fifo.volatile.i10P(i10* %src2_data_stream_2_V_V)
  %empty_67 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1859, i32 %tmp_13)
  %lhs_V_2_cast = sext i10 %tmp_V_5 to i11
  %rhs_V_cast = sext i10 %tmp_V_8 to i11
  %p_Val2_7 = add i10 %tmp_V_8, %tmp_V_5
  %p_Val2_6 = add i11 %lhs_V_2_cast, %rhs_V_cast
  %isneg = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %p_Val2_6, i32 10)
  %newsignbit = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %p_Val2_7, i32 9)
  %tmp_9_i_i = xor i1 %isneg, true
  %tmp_30 = xor i1 %newsignbit, true
  %underflow = and i1 %isneg, %tmp_30
  %brmerge_i_i_i_i_i = xor i1 %isneg, %newsignbit
  %underflow_not_i_i = or i1 %newsignbit, %tmp_9_i_i
  %p_Val2_7_mux_i_i = select i1 %brmerge_i_i_i_i_i, i10 511, i10 %p_Val2_7
  %p_Val2_7_i_i = select i1 %underflow, i10 -512, i10 %p_Val2_7
  %p_Val2_18 = select i1 %underflow_not_i_i, i10 %p_Val2_7_mux_i_i, i10 %p_Val2_7_i_i
  %lhs_V_2_1_cast = sext i10 %tmp_V_6 to i11
  %rhs_V_1_cast = sext i10 %tmp_V_9 to i11
  %p_Val2_10 = add i10 %tmp_V_9, %tmp_V_6
  %p_Val2_s = add i11 %lhs_V_2_1_cast, %rhs_V_1_cast
  %isneg_1 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %p_Val2_s, i32 10)
  %newsignbit_1 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %p_Val2_10, i32 9)
  %tmp_9_i_i4 = xor i1 %isneg_1, true
  %tmp_32 = xor i1 %newsignbit_1, true
  %underflow_1 = and i1 %isneg_1, %tmp_32
  %brmerge_i_i_i_i_i6 = xor i1 %isneg_1, %newsignbit_1
  %underflow_not_i_i7 = or i1 %newsignbit_1, %tmp_9_i_i4
  %p_Val2_7_mux_i_i8 = select i1 %brmerge_i_i_i_i_i6, i10 511, i10 %p_Val2_10
  %p_Val2_7_i_i9 = select i1 %underflow_1, i10 -512, i10 %p_Val2_10
  %p_Val2_19 = select i1 %underflow_not_i_i7, i10 %p_Val2_7_mux_i_i8, i10 %p_Val2_7_i_i9
  %lhs_V_2_2_cast = sext i10 %tmp_V_7 to i11
  %rhs_V_2_cast = sext i10 %tmp_V_10 to i11
  %p_Val2_15 = add i10 %tmp_V_10, %tmp_V_7
  %p_Val2_14 = add i11 %lhs_V_2_2_cast, %rhs_V_2_cast
  %isneg_2 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %p_Val2_14, i32 10)
  %newsignbit_2 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %p_Val2_15, i32 9)
  %tmp_9_i_i1 = xor i1 %isneg_2, true
  %tmp_34 = xor i1 %newsignbit_2, true
  %underflow_2 = and i1 %isneg_2, %tmp_34
  %brmerge_i_i_i_i_i1 = xor i1 %isneg_2, %newsignbit_2
  %underflow_not_i_i1 = or i1 %newsignbit_2, %tmp_9_i_i1
  %p_Val2_7_mux_i_i1 = select i1 %brmerge_i_i_i_i_i1, i10 511, i10 %p_Val2_15
  %p_Val2_7_i_i1 = select i1 %underflow_2, i10 -512, i10 %p_Val2_15
  %p_Val2_20 = select i1 %underflow_not_i_i1, i10 %p_Val2_7_mux_i_i1, i10 %p_Val2_7_i_i1
  %tmp_20 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1865)
  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind
  call void @_ssdm_op_Write.ap_fifo.volatile.i10P(i10* %dst_data_stream_0_V_V, i10 %p_Val2_18)
  call void @_ssdm_op_Write.ap_fifo.volatile.i10P(i10* %dst_data_stream_1_V_V, i10 %p_Val2_19)
  call void @_ssdm_op_Write.ap_fifo.volatile.i10P(i10* %dst_data_stream_2_V_V, i10 %p_Val2_20)
  %empty_68 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1865, i32 %tmp_20)
  %empty_69 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1818, i32 %tmp_8)
  br label %2

; <label>:3                                       ; preds = %2
  %empty_70 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1817, i32 %tmp)
  br label %0

; <label>:4                                       ; preds = %0
  ret void
}

define internal fastcc void @pynq_filters_arithm_pro(i10* %src_data_stream_V_V, i10* %dst_data_stream_V_V, double %p0) {
._crit_edge:
  call void (...)* @_ssdm_op_SpecInterface(i10* %src_data_stream_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  call void (...)* @_ssdm_op_SpecInterface(i10* %dst_data_stream_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  %p0_read = call double @_ssdm_op_Read.ap_auto.double(double %p0)
  br label %"operator=.exit"

"operator=.exit":                                 ; preds = %2, %._crit_edge
  %p_s = phi i9 [ %i_V, %2 ], [ 0, %._crit_edge ]
  %exitcond2 = icmp eq i9 %p_s, -32
  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 480, i64 480, i64 480)
  %i_V = add i9 %p_s, 1
  br i1 %exitcond2, label %3, label %0

; <label>:0                                       ; preds = %"operator=.exit"
  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1817) nounwind
  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1817)
  br label %1

; <label>:1                                       ; preds = %.critedge, %0
  %p_1 = phi i10 [ 0, %0 ], [ %j_V, %.critedge ]
  %exitcond = icmp eq i10 %p_1, -384
  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 640, i64 640, i64 640)
  %j_V = add i10 %p_1, 1
  br i1 %exitcond, label %2, label %.critedge

.critedge:                                        ; preds = %1
  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1818) nounwind
  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1818)
  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind
  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1863)
  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind
  %tmp_V = call i10 @_ssdm_op_Read.ap_fifo.volatile.i10P(i10* %src_data_stream_V_V)
  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1863, i32 %tmp_3)
  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str1819) nounwind
  %tmp_5 = sext i10 %tmp_V to i32
  %tmp_s = sitofp i32 %tmp_5 to double
  %mult_t = fmul double %tmp_s, %p0_read
  %sum_t = fadd double %mult_t, 0.000000e+00
  %tmp_V11 = call fastcc i10 @"pynq_filters_operator()"(double %sum_t)
  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1869)
  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind
  call void @_ssdm_op_Write.ap_fifo.volatile.i10P(i10* %dst_data_stream_V_V, i10 %tmp_V11)
  %empty_71 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1869, i32 %tmp_6)
  %empty_72 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1818, i32 %tmp_2)
  br label %1

; <label>:2                                       ; preds = %1
  %empty_73 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1817, i32 %tmp)
  br label %"operator=.exit"

; <label>:3                                       ; preds = %"operator=.exit"
  ret void
}

define weak void @_ssdm_op_Write.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24*, i3*, i3*, i1*, i1*, i1*, i1*, i24, i3, i3, i1, i1, i1, i1) {
entry:
  store i24 %7, i24* %0
  store i3 %8, i3* %1
  store i3 %9, i3* %2
  store i1 %10, i1* %3
  store i1 %11, i1* %4
  store i1 %12, i1* %5
  store i1 %13, i1* %6
  ret void
}

define weak void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8*, i8) {
entry:
  %empty = call i8 @_autotb_FifoWrite_i8(i8* %0, i8 %1)
  ret void
}

define weak void @_ssdm_op_Write.ap_fifo.volatile.i10P(i10*, i10) {
entry:
  %empty = call i10 @_autotb_FifoWrite_i10(i10* %0, i10 %1)
  ret void
}

define weak void @_ssdm_op_Write.ap_fifo.i32P(i32*, i32) {
entry:
  %empty = call i32 @_autotb_FifoWrite_i32(i32* %0, i32 %1)
  ret void
}

define weak void @_ssdm_op_Write.ap_fifo.i11P(i11*, i11) {
entry:
  %empty = call i11 @_autotb_FifoWrite_i11(i11* %0, i11 %1)
  ret void
}

define weak void @_ssdm_op_Write.ap_fifo.i10P(i10*, i10) {
entry:
  %empty = call i10 @_autotb_FifoWrite_i10(i10* %0, i10 %1)
  ret void
}

define weak void @_ssdm_op_Write.ap_fifo.doubleP(double*, double) {
entry:
  %empty = call double @_autotb_FifoWrite_double(double* %0, double %1)
  ret void
}

define weak void @_ssdm_op_SpecTopModule(...) {
entry:
  ret void
}

define weak i32 @_ssdm_op_SpecRegionEnd(...) {
entry:
  ret i32 0
}

define weak i32 @_ssdm_op_SpecRegionBegin(...) {
entry:
  ret i32 0
}

define weak void @_ssdm_op_SpecProtocol(...) nounwind {
entry:
  ret void
}

define weak void @_ssdm_op_SpecPipeline(...) nounwind {
entry:
  ret void
}

define weak void @_ssdm_op_SpecLoopTripCount(...) nounwind {
entry:
  ret void
}

define weak void @_ssdm_op_SpecLoopName(...) nounwind {
entry:
  ret void
}

define weak void @_ssdm_op_SpecInterface(...) nounwind {
entry:
  ret void
}

define weak void @_ssdm_op_SpecDataflowPipeline(...) nounwind {
entry:
  ret void
}

define weak i32 @_ssdm_op_SpecChannel(...) {
entry:
  ret i32 0
}

define weak void @_ssdm_op_SpecBitsMap(...) {
entry:
  ret void
}

define weak i32 @_ssdm_op_Read.s_axilite.i32(i32) {
entry:
  ret i32 %0
}

define weak { i24, i3, i3, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24*, i3*, i3*, i1*, i1*, i1*, i1*) {
entry:
  %empty = load i24* %0
  %empty_74 = load i3* %1
  %empty_75 = load i3* %2
  %empty_76 = load i1* %3
  %empty_77 = load i1* %4
  %empty_78 = load i1* %5
  %empty_79 = load i1* %6
  %mrv_0 = insertvalue { i24, i3, i3, i1, i1, i1, i1 } undef, i24 %empty, 0
  %mrv1 = insertvalue { i24, i3, i3, i1, i1, i1, i1 } %mrv_0, i3 %empty_74, 1
  %mrv2 = insertvalue { i24, i3, i3, i1, i1, i1, i1 } %mrv1, i3 %empty_75, 2
  %mrv3 = insertvalue { i24, i3, i3, i1, i1, i1, i1 } %mrv2, i1 %empty_76, 3
  %mrv4 = insertvalue { i24, i3, i3, i1, i1, i1, i1 } %mrv3, i1 %empty_77, 4
  %mrv5 = insertvalue { i24, i3, i3, i1, i1, i1, i1 } %mrv4, i1 %empty_78, 5
  %mrv6 = insertvalue { i24, i3, i3, i1, i1, i1, i1 } %mrv5, i1 %empty_79, 6
  ret { i24, i3, i3, i1, i1, i1, i1 } %mrv6
}

define weak i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8*) {
entry:
  %empty = call i8 @_autotb_FifoRead_i8(i8* %0)
  ret i8 %empty
}

define weak i10 @_ssdm_op_Read.ap_fifo.volatile.i10P(i10*) {
entry:
  %empty = call i10 @_autotb_FifoRead_i10(i10* %0)
  ret i10 %empty
}

define weak i32 @_ssdm_op_Read.ap_fifo.i32P(i32*) {
entry:
  %empty = call i32 @_autotb_FifoRead_i32(i32* %0)
  ret i32 %empty
}

define weak i11 @_ssdm_op_Read.ap_fifo.i11P(i11*) {
entry:
  %empty = call i11 @_autotb_FifoRead_i11(i11* %0)
  ret i11 %empty
}

define weak i10 @_ssdm_op_Read.ap_fifo.i10P(i10*) {
entry:
  %empty = call i10 @_autotb_FifoRead_i10(i10* %0)
  ret i10 %empty
}

define weak double @_ssdm_op_Read.ap_fifo.doubleP(double*) {
entry:
  %empty = call double @_autotb_FifoRead_double(double* %0)
  ret double %empty
}

define weak i32 @_ssdm_op_Read.ap_auto.i32(i32) {
entry:
  ret i32 %0
}

define weak i16 @_ssdm_op_Read.ap_auto.i16(i16) {
entry:
  ret i16 %0
}

define weak i12 @_ssdm_op_Read.ap_auto.i12(i12) {
entry:
  ret i12 %0
}

define weak double @_ssdm_op_Read.ap_auto.double(double) {
entry:
  ret double %0
}

define weak i9 @_ssdm_op_PartSelect.i9.i25.i32.i32(i25, i32, i32) nounwind readnone {
entry:
  %empty = call i25 @llvm.part.select.i25(i25 %0, i32 %1, i32 %2)
  %empty_80 = trunc i25 %empty to i9
  ret i9 %empty_80
}

define weak i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10, i32, i32) nounwind readnone {
entry:
  %empty = call i10 @llvm.part.select.i10(i10 %0, i32 %1, i32 %2)
  %empty_81 = trunc i10 %empty to i9
  ret i9 %empty_81
}

define weak i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9, i32, i32) nounwind readnone {
entry:
  %empty = call i9 @llvm.part.select.i9(i9 %0, i32 %1, i32 %2)
  %empty_82 = trunc i9 %empty to i8
  ret i8 %empty_82
}

define weak i8 @_ssdm_op_PartSelect.i8.i30.i32.i32(i30, i32, i32) nounwind readnone {
entry:
  %empty = call i30 @llvm.part.select.i30(i30 %0, i32 %1, i32 %2)
  %empty_83 = trunc i30 %empty to i8
  ret i8 %empty_83
}

define weak i8 @_ssdm_op_PartSelect.i8.i28.i32.i32(i28, i32, i32) nounwind readnone {
entry:
  %empty = call i28 @llvm.part.select.i28(i28 %0, i32 %1, i32 %2)
  %empty_84 = trunc i28 %empty to i8
  ret i8 %empty_84
}

define weak i8 @_ssdm_op_PartSelect.i8.i25.i32.i32(i25, i32, i32) nounwind readnone {
entry:
  %empty = call i25 @llvm.part.select.i25(i25 %0, i32 %1, i32 %2)
  %empty_85 = trunc i25 %empty to i8
  ret i8 %empty_85
}

define weak i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24, i32, i32) nounwind readnone {
entry:
  %empty = call i24 @llvm.part.select.i24(i24 %0, i32 %1, i32 %2)
  %empty_86 = trunc i24 %empty to i8
  ret i8 %empty_86
}

define weak i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10, i32, i32) nounwind readnone {
entry:
  %empty = call i10 @llvm.part.select.i10(i10 %0, i32 %1, i32 %2)
  %empty_87 = trunc i10 %empty to i8
  ret i8 %empty_87
}

declare i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64, i32, i32) nounwind readnone

define weak i6 @_ssdm_op_PartSelect.i6.i28.i32.i32(i28, i32, i32) nounwind readnone {
entry:
  %empty = call i28 @llvm.part.select.i28(i28 %0, i32 %1, i32 %2)
  %empty_88 = trunc i28 %empty to i6
  ret i6 %empty_88
}

declare i52 @_ssdm_op_PartSelect.i52.i64.i32.i32(i64, i32, i32) nounwind readnone

declare i3 @_ssdm_op_PartSelect.i3.i9.i32.i32(i9, i32, i32) nounwind readnone

declare i3 @_ssdm_op_PartSelect.i3.i13.i32.i32(i13, i32, i32) nounwind readnone

declare i3 @_ssdm_op_PartSelect.i3.i10.i32.i32(i10, i32, i32) nounwind readnone

declare i2 @_ssdm_op_PartSelect.i2.i9.i32.i32(i9, i32, i32) nounwind readnone

declare i2 @_ssdm_op_PartSelect.i2.i13.i32.i32(i13, i32, i32) nounwind readnone

declare i2 @_ssdm_op_PartSelect.i2.i10.i32.i32(i10, i32, i32) nounwind readnone

define weak i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64, i32, i32) nounwind readnone {
entry:
  %empty = call i64 @llvm.part.select.i64(i64 %0, i32 %1, i32 %2)
  %empty_89 = trunc i64 %empty to i11
  ret i11 %empty_89
}

declare i10 @_ssdm_op_PartSelect.i10.i54.i32.i32(i54, i32, i32) nounwind readnone

define weak i10 @_ssdm_op_PartSelect.i10.i25.i32.i32(i25, i32, i32) nounwind readnone {
entry:
  %empty = call i25 @llvm.part.select.i25(i25 %0, i32 %1, i32 %2)
  %empty_90 = trunc i25 %empty to i10
  ret i10 %empty_90
}

declare i10 @_ssdm_op_PartSelect.i10.i19.i32.i32(i19, i32, i32) nounwind readnone

declare i1 @_ssdm_op_PartSelect.i1.i54.i32.i32(i54, i32, i32) nounwind readnone

define weak i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8, i8, i8, i8, i8, i3) {
entry:
  switch i3 %5, label %case4 [
    i3 0, label %case0
    i3 1, label %case1
    i3 2, label %case2
    i3 3, label %case3
  ]

case0:                                            ; preds = %case4, %case3, %case2, %case1, %entry
  %merge = phi i8 [ %0, %entry ], [ %1, %case1 ], [ %2, %case2 ], [ %3, %case3 ], [ %4, %case4 ]
  ret i8 %merge

case1:                                            ; preds = %entry
  br label %case0

case2:                                            ; preds = %entry
  br label %case0

case3:                                            ; preds = %entry
  br label %case0

case4:                                            ; preds = %entry
  br label %case0
}

define weak i10 @_ssdm_op_Mux.ap_auto.3i10.i2(i10, i10, i10, i2) {
entry:
  switch i2 %3, label %case2 [
    i2 0, label %case0
    i2 1, label %case1
  ]

case0:                                            ; preds = %case2, %case1, %entry
  %merge = phi i10 [ %0, %entry ], [ %1, %case1 ], [ %2, %case2 ]
  ret i10 %merge

case1:                                            ; preds = %entry
  br label %case0

case2:                                            ; preds = %entry
  br label %case0
}

define weak i1 @_ssdm_op_BitSelect.i1.i8.i32(i8, i32) nounwind readnone {
entry:
  %empty = trunc i32 %1 to i8
  %empty_91 = shl i8 1, %empty
  %empty_92 = and i8 %0, %empty_91
  %empty_93 = icmp ne i8 %empty_92, 0
  ret i1 %empty_93
}

define weak i1 @_ssdm_op_BitSelect.i1.i64.i32(i64, i32) nounwind readnone {
entry:
  %empty = zext i32 %1 to i64
  %empty_94 = shl i64 1, %empty
  %empty_95 = and i64 %0, %empty_94
  %empty_96 = icmp ne i64 %empty_95, 0
  ret i1 %empty_96
}

define weak i1 @_ssdm_op_BitSelect.i1.i54.i32(i54, i32) nounwind readnone {
entry:
  %empty = zext i32 %1 to i54
  %empty_97 = shl i54 1, %empty
  %empty_98 = and i54 %0, %empty_97
  %empty_99 = icmp ne i54 %empty_98, 0
  ret i1 %empty_99
}

define weak i1 @_ssdm_op_BitSelect.i1.i30.i32(i30, i32) nounwind readnone {
entry:
  %empty = trunc i32 %1 to i30
  %empty_100 = shl i30 1, %empty
  %empty_101 = and i30 %0, %empty_100
  %empty_102 = icmp ne i30 %empty_101, 0
  ret i1 %empty_102
}

define weak i1 @_ssdm_op_BitSelect.i1.i28.i32(i28, i32) nounwind readnone {
entry:
  %empty = trunc i32 %1 to i28
  %empty_103 = shl i28 1, %empty
  %empty_104 = and i28 %0, %empty_103
  %empty_105 = icmp ne i28 %empty_104, 0
  ret i1 %empty_105
}

define weak i1 @_ssdm_op_BitSelect.i1.i25.i32(i25, i32) nounwind readnone {
entry:
  %empty = trunc i32 %1 to i25
  %empty_106 = shl i25 1, %empty
  %empty_107 = and i25 %0, %empty_106
  %empty_108 = icmp ne i25 %empty_107, 0
  ret i1 %empty_108
}

define weak i1 @_ssdm_op_BitSelect.i1.i12.i32(i12, i32) nounwind readnone {
entry:
  %empty = trunc i32 %1 to i12
  %empty_109 = shl i12 1, %empty
  %empty_110 = and i12 %0, %empty_109
  %empty_111 = icmp ne i12 %empty_110, 0
  ret i1 %empty_111
}

define weak i1 @_ssdm_op_BitSelect.i1.i11.i32(i11, i32) nounwind readnone {
entry:
  %empty = trunc i32 %1 to i11
  %empty_112 = shl i11 1, %empty
  %empty_113 = and i11 %0, %empty_112
  %empty_114 = icmp ne i11 %empty_113, 0
  ret i1 %empty_114
}

define weak i1 @_ssdm_op_BitSelect.i1.i10.i32(i10, i32) nounwind readnone {
entry:
  %empty = trunc i32 %1 to i10
  %empty_115 = shl i10 1, %empty
  %empty_116 = and i10 %0, %empty_115
  %empty_117 = icmp ne i10 %empty_116, 0
  ret i1 %empty_117
}

define weak i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1, i52) nounwind readnone {
entry:
  %empty = zext i1 %0 to i53
  %empty_118 = zext i52 %1 to i53
  %empty_119 = shl i53 %empty, 52
  %empty_120 = or i53 %empty_119, %empty_118
  ret i53 %empty_120
}

define weak i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2, i2) nounwind readnone {
entry:
  %empty = zext i2 %0 to i4
  %empty_121 = zext i2 %1 to i4
  %empty_122 = shl i4 %empty, 2
  %empty_123 = or i4 %empty_122, %empty_121
  ret i4 %empty_123
}

define weak i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8(i8, i8, i8) nounwind readnone {
entry:
  %empty = zext i8 %1 to i16
  %empty_124 = zext i8 %2 to i16
  %empty_125 = shl i16 %empty, 8
  %empty_126 = or i16 %empty_125, %empty_124
  %empty_127 = zext i8 %0 to i24
  %empty_128 = zext i16 %empty_126 to i24
  %empty_129 = shl i24 %empty_127, 16
  %empty_130 = or i24 %empty_129, %empty_128
  ret i24 %empty_130
}

define weak i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11, i1) nounwind readnone {
entry:
  %empty = zext i11 %0 to i12
  %empty_131 = zext i1 %1 to i12
  %empty_132 = shl i12 %empty, 1
  %empty_133 = or i12 %empty_132, %empty_131
  ret i12 %empty_133
}

declare void @_ssdm_SpecDependence(...) nounwind

declare i8 @_autotb_FifoWrite_i8(i8*, i8)

declare i32 @_autotb_FifoWrite_i32(i32*, i32)

declare i11 @_autotb_FifoWrite_i11(i11*, i11)

declare i10 @_autotb_FifoWrite_i10(i10*, i10)

declare double @_autotb_FifoWrite_double(double*, double)

declare i8 @_autotb_FifoRead_i8(i8*)

declare i32 @_autotb_FifoRead_i32(i32*)

declare i11 @_autotb_FifoRead_i11(i11*)

declare i10 @_autotb_FifoRead_i10(i10*)

declare double @_autotb_FifoRead_double(double*)

declare void @_GLOBAL__I_a() nounwind

define internal fastcc void @"pynq_filters_Scale<480, 640, 9, 9, double>1"(i10* %src_data_stream_V_V, i10* %dst_data_stream_V_V, double* nocapture %scale) {
entry:
  call void (...)* @_ssdm_op_SpecInterface(i10* %dst_data_stream_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  call void (...)* @_ssdm_op_SpecInterface(i10* %src_data_stream_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  call void (...)* @_ssdm_op_SpecInterface(double* %scale, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  %scale_read = call double @_ssdm_op_Read.ap_fifo.doubleP(double* %scale)
  call fastcc void @pynq_filters_arithm_pro(i10* %src_data_stream_V_V, i10* %dst_data_stream_V_V, double %scale_read)
  ret void
}

define internal fastcc void @pynq_filters_Mat2AXIvideo(i8* %img_data_stream_0_V, i8* %img_data_stream_1_V, i8* %img_data_stream_2_V, i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V) {
._crit_edge:
  %tmp_user_V = alloca i1
  call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1808, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806) nounwind
  store i1 true, i1* %tmp_user_V
  br label %0

; <label>:0                                       ; preds = %3, %._crit_edge
  %p_s = phi i9 [ 0, %._crit_edge ], [ %i_V, %3 ]
  %exitcond5 = icmp eq i9 %p_s, -32
  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 480, i64 480, i64 480)
  %i_V = add i9 %p_s, 1
  br i1 %exitcond5, label %4, label %1

; <label>:1                                       ; preds = %0
  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1817) nounwind
  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1817)
  br label %2

; <label>:2                                       ; preds = %"operator>>.exit", %1
  %p_4 = phi i10 [ 0, %1 ], [ %j_V, %"operator>>.exit" ]
  %exitcond6 = icmp eq i10 %p_4, -384
  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 640, i64 640, i64 640)
  %j_V = add i10 %p_4, 1
  br i1 %exitcond6, label %3, label %"operator>>.exit"

"operator>>.exit":                                ; preds = %2
  %tmp_user_V_load = load i1* %tmp_user_V
  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1818) nounwind
  %tmp_24 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1818)
  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind
  %axi_last_V = icmp eq i10 %p_4, -385
  %tmp_25 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1867)
  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind
  %tmp_63 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img_data_stream_0_V)
  %tmp_64 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img_data_stream_1_V)
  %tmp_62 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img_data_stream_2_V)
  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1867, i32 %tmp_25)
  %tmp_data_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8(i8 %tmp_62, i8 %tmp_64, i8 %tmp_63)
  call void @_ssdm_op_Write.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, i24 %tmp_data_V, i3 -1, i3 undef, i1 %tmp_user_V_load, i1 %axi_last_V, i1 undef, i1 undef)
  %empty_134 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1818, i32 %tmp_24)
  store i1 false, i1* %tmp_user_V
  br label %2

; <label>:3                                       ; preds = %2
  %empty_135 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1817, i32 %tmp)
  br label %0

; <label>:4                                       ; preds = %0
  ret void
}

define internal fastcc void @pynq_filters_Filter2D.1(i8* %p_src_data_stream_V, i8* %p_dst_data_stream_V, i16 %p_kernel_val_0_V_0_read, i16 %p_kernel_val_0_V_1_read, i16 %p_kernel_val_0_V_2_read, i16 %p_kernel_val_1_V_0_read, i16 %p_kernel_val_1_V_1_read, i16 %p_kernel_val_1_V_2_read, i16 %p_kernel_val_2_V_0_read, i16 %p_kernel_val_2_V_1_read, i16 %p_kernel_val_2_V_2_read) {
arrayctor.loop1.i.preheader:
  call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  %p_kernel_val_2_V_2_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_kernel_val_2_V_2_read)
  %p_kernel_val_2_V_1_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_kernel_val_2_V_1_read)
  %p_kernel_val_2_V_0_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_kernel_val_2_V_0_read)
  %p_kernel_val_1_V_2_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_kernel_val_1_V_2_read)
  %p_kernel_val_1_V_1_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_kernel_val_1_V_1_read)
  %p_kernel_val_1_V_0_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_kernel_val_1_V_0_read)
  %p_kernel_val_0_V_2_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_kernel_val_0_V_2_read)
  %p_kernel_val_0_V_1_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_kernel_val_0_V_1_read)
  %p_kernel_val_0_V_0_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_kernel_val_0_V_0_read)
  %k_buf_0_val_5 = alloca [640 x i8], align 1
  %k_buf_0_val_6 = alloca [640 x i8], align 1
  %k_buf_0_val_7 = alloca [640 x i8], align 1
  %k_buf_0_val_8 = alloca [640 x i8], align 1
  %k_buf_0_val_9 = alloca [640 x i8], align 1
  br label %arrayctor.loop1.i

arrayctor.loop1.i:                                ; preds = %arrayctor.loop1.i, %arrayctor.loop1.i.preheader
  %tmp_s = phi i1 [ %tmp_45, %arrayctor.loop1.i ], [ false, %arrayctor.loop1.i.preheader ]
  %tmp_45 = xor i1 %tmp_s, true
  %rbegin_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([64 x i8]* @hls_KD_KD_LineBuffer_MD_10_MC) nounwind
  %rend_i_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([64 x i8]* @hls_KD_KD_LineBuffer_MD_10_MC, i32 %rbegin_i_i) nounwind
  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)
  br i1 %tmp_s, label %arrayctor.loop1.i, label %._crit_edge.i

._crit_edge.i:                                    ; preds = %arrayctor.loop1.i
  %src_kernel_win_0_val_2_1 = alloca i8
  %src_kernel_win_0_val_2_2 = alloca i8
  %src_kernel_win_0_val_2_3 = alloca i8
  %src_kernel_win_0_val_2_3_1 = alloca i8
  %src_kernel_win_0_val_3_1 = alloca i8
  %src_kernel_win_0_val_3_2 = alloca i8
  %src_kernel_win_0_val_3_3 = alloca i8
  %src_kernel_win_0_val_3_3_1 = alloca i8
  %src_kernel_win_0_val_4_1 = alloca i8
  %src_kernel_win_0_val_4_2 = alloca i8
  %src_kernel_win_0_val_4_3 = alloca i8
  %src_kernel_win_0_val_4_3_1 = alloca i8
  %right_border_buf_0_val_0_1 = alloca i8
  %right_border_buf_0_val_0_1_1 = alloca i8
  %right_border_buf_0_val_4_1 = alloca i8
  %right_border_buf_0_val_4_1_1 = alloca i8
  %right_border_buf_0_val_3_1 = alloca i8
  %right_border_buf_0_val_1_1 = alloca i8
  %right_border_buf_0_val_1_1_1 = alloca i8
  %right_border_buf_0_val_3_1_1 = alloca i8
  %right_border_buf_0_val_2_1 = alloca i8
  %right_border_buf_0_val_2_1_1 = alloca i8
  %OP2_V = sext i16 %p_kernel_val_0_V_0_read_1 to i24
  %OP2_V_0_1 = sext i16 %p_kernel_val_0_V_1_read_1 to i24
  %OP2_V_0_2 = sext i16 %p_kernel_val_0_V_2_read_1 to i24
  %OP2_V_1 = sext i16 %p_kernel_val_1_V_0_read_1 to i24
  %OP2_V_1_1 = sext i16 %p_kernel_val_1_V_1_read_1 to i24
  %OP2_V_1_2 = sext i16 %p_kernel_val_1_V_2_read_1 to i24
  %OP2_V_2 = sext i16 %p_kernel_val_2_V_0_read_1 to i24
  %OP2_V_2_1 = sext i16 %p_kernel_val_2_V_1_read_1 to i24
  %OP2_V_2_2 = sext i16 %p_kernel_val_2_V_2_read_1 to i24
  br label %0

; <label>:0                                       ; preds = %5, %._crit_edge.i
  %p_083_0_i = phi i9 [ 0, %._crit_edge.i ], [ %i_V, %5 ]
  %tmp_85_cast_cast = zext i9 %p_083_0_i to i10
  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 483, i64 483, i64 0)
  %exitcond1 = icmp eq i9 %p_083_0_i, -29
  %i_V = add i9 %p_083_0_i, 1
  br i1 %exitcond1, label %"filter<0, 0, ap_fixed<16, 2, 0, 3, 0>, ap_int<16>, 480, 640, 5, 5>.exit", label %1

; <label>:1                                       ; preds = %0
  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1817) nounwind
  %tmp_46 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1817)
  %tmp_47 = icmp ult i9 %p_083_0_i, -32
  %tmp_291_not = icmp ugt i9 %p_083_0_i, -33
  %tmp_48 = icmp ugt i9 %p_083_0_i, 2
  %tmp_49 = icmp eq i9 %p_083_0_i, 1
  %tmp_338_1 = icmp eq i9 %p_083_0_i, 0
  %tmp_338_4 = icmp eq i9 %p_083_0_i, 2
  %tmp_50 = icmp ugt i9 %p_083_0_i, -32
  %p_assign_14_2 = add i10 -3, %tmp_85_cast_cast
  %tmp_65 = trunc i10 %p_assign_14_2 to i3
  %tmp_66 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %p_assign_14_2, i32 9)
  %tmp_68 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %p_assign_14_2, i32 9)
  %tmp_70 = trunc i9 %p_083_0_i to i3
  %tmp_51 = sub i3 2, %tmp_70
  %tmp_52 = select i1 %tmp_68, i3 %tmp_51, i3 %tmp_65
  %p_assign_14_3 = add i10 -4, %tmp_85_cast_cast
  %tmp_81 = trunc i10 %p_assign_14_3 to i3
  %tmp_82 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %p_assign_14_3, i32 9)
  %tmp_83 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %p_assign_14_3, i32 9)
  %tmp_53 = sub i3 3, %tmp_70
  %tmp_54 = select i1 %tmp_83, i3 %tmp_53, i3 %tmp_81
  %p_assign_14_4 = add i10 -5, %tmp_85_cast_cast
  %tmp_84 = trunc i10 %p_assign_14_4 to i3
  %tmp_85 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %p_assign_14_4, i32 9)
  %tmp_86 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %p_assign_14_4, i32 9)
  %tmp_55 = sub i3 -4, %tmp_70
  %tmp_56 = select i1 %tmp_86, i3 %tmp_55, i3 %tmp_84
  %y_2_2 = select i1 %tmp_66, i3 %tmp_52, i3 %tmp_65
  %row_assign_13_2_t = xor i3 %y_2_2, -1
  %y_2_3 = select i1 %tmp_82, i3 %tmp_54, i3 %tmp_81
  %row_assign_13_3_t = xor i3 %y_2_3, -1
  %y_2_4 = select i1 %tmp_85, i3 %tmp_56, i3 %tmp_84
  %row_assign_13_4_t = xor i3 %y_2_4, -1
  br label %2

; <label>:2                                       ; preds = %._crit_edge496.i, %1
  %p_098_0_i = phi i10 [ 0, %1 ], [ %j_V, %._crit_edge496.i ]
  %right_border_buf_0_val_4_1_2 = load i8* %right_border_buf_0_val_4_1_1
  %right_border_buf_0_val_3_1_2 = load i8* %right_border_buf_0_val_3_1_1
  %right_border_buf_0_val_2_1_2 = load i8* %right_border_buf_0_val_2_1_1
  %tmp_89_cast_cast = zext i10 %p_098_0_i to i11
  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 644, i64 644, i64 0)
  %exitcond = icmp eq i10 %p_098_0_i, -380
  %j_V = add i10 %p_098_0_i, 1
  br i1 %exitcond, label %5, label %.critedge.i_ifconv

.critedge.i_ifconv:                               ; preds = %2
  %right_border_buf_0_val_0_1_s = load i8* %right_border_buf_0_val_0_1
  %right_border_buf_0_val_0_1_1_136 = load i8* %right_border_buf_0_val_0_1_1
  %right_border_buf_0_val_4_1_s = load i8* %right_border_buf_0_val_4_1
  %right_border_buf_0_val_3_1_s = load i8* %right_border_buf_0_val_3_1
  %right_border_buf_0_val_1_1_s = load i8* %right_border_buf_0_val_1_1
  %right_border_buf_0_val_1_1_1_137 = load i8* %right_border_buf_0_val_1_1_1
  %right_border_buf_0_val_2_1_s = load i8* %right_border_buf_0_val_2_1
  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1818) nounwind
  %tmp_57 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1818)
  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind
  %tmp_87 = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %p_098_0_i, i32 2, i32 9)
  %icmp = icmp ne i8 %tmp_87, 0
  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1842) nounwind
  %r_V = add i11 -2, %tmp_89_cast_cast
  %r_V_cast = sext i11 %r_V to i13
  %tmp_88 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %r_V, i32 10)
  %rev = xor i1 %tmp_88, true
  %tmp_58 = icmp slt i11 %r_V, 640
  %or_cond_i_i = and i1 %tmp_58, %rev
  %tmp_89 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %r_V, i32 10)
  %p_assign = sub i11 1, %tmp_89_cast_cast
  %p_p_i_i = select i1 %tmp_89, i11 %p_assign, i11 %r_V
  %p_p_i_i_cast = sext i11 %p_p_i_i to i12
  %p_p_i_i_cast4 = sext i11 %p_p_i_i to i13
  %tmp_59 = icmp slt i11 %p_p_i_i, 640
  %addconv = sub i12 1279, %p_p_i_i_cast
  %addconv_cast = zext i12 %addconv to i13
  %sel_tmp = select i1 %or_cond_i_i, i13 %r_V_cast, i13 %addconv_cast
  %tmp_67_not = xor i1 %tmp_58, true
  %sel_tmp11 = or i1 %tmp_88, %tmp_67_not
  %sel_tmp12 = and i1 %tmp_59, %sel_tmp11
  %x = select i1 %sel_tmp12, i13 %p_p_i_i_cast4, i13 %sel_tmp
  %col_assign_cast7 = sext i13 %x to i32
  %tmp_90 = trunc i13 %x to i3
  %brmerge = or i1 %tmp_291_not, %tmp_58
  %tmp_60 = zext i32 %col_assign_cast7 to i64
  %k_buf_0_val_5_addr = getelementptr [640 x i8]* %k_buf_0_val_5, i64 0, i64 %tmp_60
  %k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1
  %col_assign_4_t = xor i3 %tmp_90, -1
  %tmp_61 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %right_border_buf_0_val_0_1_s, i8 %right_border_buf_0_val_0_1_1_136, i8 undef, i8 undef, i8 undef, i3 %col_assign_4_t)
  %col_buf_0_val_0_0 = select i1 %brmerge, i8 %k_buf_0_val_5_load, i8 %tmp_61
  %k_buf_0_val_6_addr = getelementptr [640 x i8]* %k_buf_0_val_6, i64 0, i64 %tmp_60
  %k_buf_0_val_6_load = load i8* %k_buf_0_val_6_addr, align 1
  %tmp_62 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %right_border_buf_0_val_1_1_s, i8 %right_border_buf_0_val_1_1_1_137, i8 undef, i8 undef, i8 undef, i3 %col_assign_4_t)
  %col_buf_0_val_1_0 = select i1 %brmerge, i8 %k_buf_0_val_6_load, i8 %tmp_62
  %k_buf_0_val_7_addr = getelementptr [640 x i8]* %k_buf_0_val_7, i64 0, i64 %tmp_60
  %k_buf_0_val_7_load = load i8* %k_buf_0_val_7_addr, align 1
  %tmp_63 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %right_border_buf_0_val_2_1_2, i8 %right_border_buf_0_val_2_1_s, i8 undef, i8 undef, i8 undef, i3 %col_assign_4_t)
  %col_buf_0_val_2_0 = select i1 %brmerge, i8 %k_buf_0_val_7_load, i8 %tmp_63
  %k_buf_0_val_8_addr = getelementptr [640 x i8]* %k_buf_0_val_8, i64 0, i64 %tmp_60
  %k_buf_0_val_8_load = load i8* %k_buf_0_val_8_addr, align 1
  %tmp_64 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %right_border_buf_0_val_3_1_2, i8 %right_border_buf_0_val_3_1_s, i8 undef, i8 undef, i8 undef, i3 %col_assign_4_t)
  %col_buf_0_val_3_0 = select i1 %brmerge, i8 %k_buf_0_val_8_load, i8 %tmp_64
  %k_buf_0_val_9_addr = getelementptr [640 x i8]* %k_buf_0_val_9, i64 0, i64 %tmp_60
  %k_buf_0_val_9_load = load i8* %k_buf_0_val_9_addr, align 1
  %tmp_67 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %right_border_buf_0_val_4_1_2, i8 %right_border_buf_0_val_4_1_s, i8 undef, i8 undef, i8 undef, i3 %col_assign_4_t)
  %col_buf_0_val_4_0 = select i1 %brmerge, i8 %k_buf_0_val_9_load, i8 %tmp_67
  br i1 %or_cond_i_i, label %3, label %._crit_edge489.i_ifconv

; <label>:3                                       ; preds = %.critedge.i_ifconv
  br i1 %tmp_48, label %4, label %borderInterpolate.exit506.i.0

borderInterpolate.exit506.i.0:                    ; preds = %3
  %tmp_98 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)
  br i1 %tmp_49, label %"operator().exit549.i.0", label %._crit_edge491.i.0

; <label>:4                                       ; preds = %3
  br i1 %tmp_47, label %.preheader473.i.preheader.0, label %._crit_edge489.i_ifconv

.preheader473.i.preheader.0:                      ; preds = %4
  %right_border_buf_0_val_0_1_2 = load i8* %right_border_buf_0_val_0_1
  %right_border_buf_0_val_1_1_2 = load i8* %right_border_buf_0_val_1_1
  store i8 %k_buf_0_val_8_load, i8* %k_buf_0_val_9_addr, align 1
  store i8 %k_buf_0_val_7_load, i8* %k_buf_0_val_8_addr, align 1
  store i8 %k_buf_0_val_6_load, i8* %k_buf_0_val_7_addr, align 1
  store i8 %k_buf_0_val_5_load, i8* %k_buf_0_val_6_addr, align 1
  %tmp_92 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)
  store i8 %tmp_92, i8* %k_buf_0_val_5_addr, align 1
  store i8 %col_buf_0_val_2_0, i8* %right_border_buf_0_val_2_1_1
  store i8 %right_border_buf_0_val_2_1_2, i8* %right_border_buf_0_val_2_1
  store i8 %col_buf_0_val_3_0, i8* %right_border_buf_0_val_3_1_1
  store i8 %right_border_buf_0_val_1_1_2, i8* %right_border_buf_0_val_1_1_1
  store i8 %col_buf_0_val_1_0, i8* %right_border_buf_0_val_1_1
  store i8 %right_border_buf_0_val_3_1_2, i8* %right_border_buf_0_val_3_1
  store i8 %col_buf_0_val_4_0, i8* %right_border_buf_0_val_4_1_1
  store i8 %right_border_buf_0_val_4_1_2, i8* %right_border_buf_0_val_4_1
  store i8 %right_border_buf_0_val_0_1_2, i8* %right_border_buf_0_val_0_1_1
  store i8 %col_buf_0_val_0_0, i8* %right_border_buf_0_val_0_1
  br label %._crit_edge489.i_ifconv

"operator().exit549.i.0":                         ; preds = %borderInterpolate.exit506.i.0
  store i8 %tmp_98, i8* %k_buf_0_val_9_addr, align 1
  br label %._crit_edge491.i.0

._crit_edge491.i.0:                               ; preds = %"operator().exit549.i.0", %borderInterpolate.exit506.i.0
  br i1 %tmp_338_1, label %"operator().exit549.i.1", label %._crit_edge491.i.2

"operator().exit549.i.1":                         ; preds = %._crit_edge491.i.0
  store i8 %tmp_98, i8* %k_buf_0_val_8_addr, align 1
  store i8 %tmp_98, i8* %k_buf_0_val_7_addr, align 1
  br label %._crit_edge491.i.2

._crit_edge491.i.2:                               ; preds = %"operator().exit549.i.1", %._crit_edge491.i.0
  br i1 %tmp_49, label %"operator().exit549.i.3", label %._crit_edge491.i.3

"operator().exit549.i.3":                         ; preds = %._crit_edge491.i.2
  store i8 %tmp_98, i8* %k_buf_0_val_6_addr, align 1
  br label %._crit_edge491.i.3

._crit_edge491.i.3:                               ; preds = %"operator().exit549.i.3", %._crit_edge491.i.2
  br i1 %tmp_338_4, label %"operator().exit549.i.4", label %._crit_edge491.i.4

"operator().exit549.i.4":                         ; preds = %._crit_edge491.i.3
  store i8 %tmp_98, i8* %k_buf_0_val_5_addr, align 1
  br label %._crit_edge491.i.4

._crit_edge491.i.4:                               ; preds = %"operator().exit549.i.4", %._crit_edge491.i.3
  br label %._crit_edge489.i_ifconv

._crit_edge489.i_ifconv:                          ; preds = %._crit_edge491.i.4, %.preheader473.i.preheader.0, %4, %.critedge.i_ifconv
  %tmp_69 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i8 %col_buf_0_val_3_0, i8 %col_buf_0_val_4_0, i3 %row_assign_13_2_t)
  %src_kernel_win_0_val_2_0 = select i1 %tmp_50, i8 %tmp_69, i8 %col_buf_0_val_2_0
  %tmp_71 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i8 %col_buf_0_val_3_0, i8 %col_buf_0_val_4_0, i3 %row_assign_13_3_t)
  %src_kernel_win_0_val_3_0 = select i1 %tmp_50, i8 %tmp_71, i8 %col_buf_0_val_3_0
  %tmp_72 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i8 %col_buf_0_val_3_0, i8 %col_buf_0_val_4_0, i3 %row_assign_13_4_t)
  %src_kernel_win_0_val_4_0 = select i1 %tmp_50, i8 %tmp_72, i8 %col_buf_0_val_4_0
  %or_cond_i = and i1 %tmp_48, %icmp
  br i1 %or_cond_i, label %.preheader_ifconv, label %._crit_edge496.i

.preheader_ifconv:                                ; preds = %._crit_edge489.i_ifconv
  %src_kernel_win_0_val_2_2_lo = load i8* %src_kernel_win_0_val_2_2
  %src_kernel_win_0_val_2_3_lo = load i8* %src_kernel_win_0_val_2_3
  %src_kernel_win_0_val_2_3_1_s = load i8* %src_kernel_win_0_val_2_3_1
  %src_kernel_win_0_val_3_2_lo = load i8* %src_kernel_win_0_val_3_2
  %src_kernel_win_0_val_3_3_lo = load i8* %src_kernel_win_0_val_3_3
  %src_kernel_win_0_val_3_3_1_s = load i8* %src_kernel_win_0_val_3_3_1
  %src_kernel_win_0_val_4_2_lo = load i8* %src_kernel_win_0_val_4_2
  %src_kernel_win_0_val_4_3_lo = load i8* %src_kernel_win_0_val_4_3
  %src_kernel_win_0_val_4_3_1_s = load i8* %src_kernel_win_0_val_4_3_1
  %OP1_V = zext i8 %src_kernel_win_0_val_4_3_1_s to i24
  %p_Val2_s = mul i24 %OP2_V, %OP1_V
  %tmp_382_0_cast = sext i24 %p_Val2_s to i25
  %OP1_V_0_1 = zext i8 %src_kernel_win_0_val_4_3_lo to i24
  %p_Val2_25_0_1 = mul i24 %OP2_V_0_1, %OP1_V_0_1
  %tmp_382_0_1_cast = sext i24 %p_Val2_25_0_1 to i25
  %p_Val2_28_0_1 = add i25 %tmp_382_0_cast, %tmp_382_0_1_cast
  %p_Val2_28_0_1_cast = sext i25 %p_Val2_28_0_1 to i26
  %OP1_V_0_2 = zext i8 %src_kernel_win_0_val_4_2_lo to i24
  %p_Val2_25_0_2 = mul i24 %OP2_V_0_2, %OP1_V_0_2
  %tmp_382_0_2_cast_cast = sext i24 %p_Val2_25_0_2 to i25
  %OP1_V_1 = zext i8 %src_kernel_win_0_val_3_3_1_s to i24
  %p_Val2_25_1 = mul i24 %OP2_V_1, %OP1_V_1
  %tmp_382_1_cast_cast = sext i24 %p_Val2_25_1 to i25
  %tmp = add i25 %tmp_382_0_2_cast_cast, %tmp_382_1_cast_cast
  %tmp_cast = sext i25 %tmp to i26
  %p_Val2_28_1 = add i26 %tmp_cast, %p_Val2_28_0_1_cast
  %p_Val2_28_1_cast = sext i26 %p_Val2_28_1 to i27
  %OP1_V_1_1 = zext i8 %src_kernel_win_0_val_3_3_lo to i24
  %p_Val2_25_1_1 = mul i24 %OP2_V_1_1, %OP1_V_1_1
  %tmp_382_1_1_cast = sext i24 %p_Val2_25_1_1 to i27
  %OP1_V_1_2 = zext i8 %src_kernel_win_0_val_3_2_lo to i24
  %p_Val2_25_1_2 = mul i24 %OP2_V_1_2, %OP1_V_1_2
  %tmp_382_1_2_cast_cast = sext i24 %p_Val2_25_1_2 to i26
  %OP1_V_2 = zext i8 %src_kernel_win_0_val_2_3_1_s to i24
  %p_Val2_25_2 = mul i24 %OP2_V_2, %OP1_V_2
  %tmp_382_2_cast_cast = sext i24 %p_Val2_25_2 to i25
  %OP1_V_2_1 = zext i8 %src_kernel_win_0_val_2_3_lo to i24
  %p_Val2_25_2_1 = mul i24 %OP2_V_2_1, %OP1_V_2_1
  %tmp_382_2_1_cast_cast = sext i24 %p_Val2_25_2_1 to i25
  %tmp1 = add i27 %p_Val2_28_1_cast, %tmp_382_1_1_cast
  %tmp3 = add i25 %tmp_382_2_cast_cast, %tmp_382_2_1_cast_cast
  %tmp3_cast = sext i25 %tmp3 to i26
  %tmp2 = add i26 %tmp3_cast, %tmp_382_1_2_cast_cast
  %tmp2_cast = sext i26 %tmp2 to i27
  %p_Val2_28_2_1 = add i27 %tmp2_cast, %tmp1
  %p_Val2_28_2_1_cast = sext i27 %p_Val2_28_2_1 to i28
  %OP1_V_2_2 = zext i8 %src_kernel_win_0_val_2_2_lo to i24
  %p_Val2_25_2_2 = mul i24 %OP2_V_2_2, %OP1_V_2_2
  %tmp_382_2_2_cast = sext i24 %p_Val2_25_2_2 to i28
  %p_Val2_3 = add i28 %p_Val2_28_2_1_cast, %tmp_382_2_2_cast
  %signbit = call i1 @_ssdm_op_BitSelect.i1.i28.i32(i28 %p_Val2_3, i32 27)
  %p_Val2_1 = call i8 @_ssdm_op_PartSelect.i8.i28.i32.i32(i28 %p_Val2_3, i32 14, i32 21)
  %tmp_94 = call i1 @_ssdm_op_BitSelect.i1.i28.i32(i28 %p_Val2_3, i32 13)
  %tmp_3_i_i = zext i1 %tmp_94 to i8
  %tmp_95 = call i1 @_ssdm_op_BitSelect.i1.i28.i32(i28 %p_Val2_3, i32 21)
  %p_Val2_2 = add i8 %p_Val2_1, %tmp_3_i_i
  %tmp_96 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_2, i32 7)
  %tmp_7_i_i = xor i1 %tmp_96, true
  %carry = and i1 %tmp_95, %tmp_7_i_i
  %tmp_73 = call i6 @_ssdm_op_PartSelect.i6.i28.i32.i32(i28 %p_Val2_3, i32 22, i32 27)
  %Range1_all_ones = icmp eq i6 %tmp_73, -1
  %Range1_all_zeros = icmp eq i6 %tmp_73, 0
  %deleted_zeros = select i1 %carry, i1 %Range1_all_ones, i1 %Range1_all_zeros
  %p_38_i_i_i = and i1 %carry, %Range1_all_ones
  %tmp_8_i_i = xor i1 %p_38_i_i_i, true
  %neg_src = and i1 %signbit, %tmp_8_i_i
  %p_39_demorgan_i_i_i = or i1 %deleted_zeros, %signbit
  %signbit_not = xor i1 %signbit, true
  %neg_src_not_i_i = or i1 %p_38_i_i_i, %signbit_not
  %brmerge_i_i_not_i_i = and i1 %p_39_demorgan_i_i_i, %neg_src_not_i_i
  %p_39_demorgan_i_not_i_i = xor i1 %p_39_demorgan_i_i_i, true
  %brmerge_i_i = or i1 %neg_src_not_i_i, %p_39_demorgan_i_not_i_i
  %p_mux_i_i = select i1 %brmerge_i_i_not_i_i, i8 %p_Val2_2, i8 -1
  %p_i_i = select i1 %neg_src, i8 0, i8 %p_Val2_2
  %p_Val2_s_138 = select i1 %brmerge_i_i, i8 %p_mux_i_i, i8 %p_i_i
  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_V, i8 %p_Val2_s_138)
  br label %._crit_edge496.i

._crit_edge496.i:                                 ; preds = %.preheader_ifconv, %._crit_edge489.i_ifconv
  %src_kernel_win_0_val_2_1_lo = load i8* %src_kernel_win_0_val_2_1
  %src_kernel_win_0_val_2_2_lo_1 = load i8* %src_kernel_win_0_val_2_2
  %src_kernel_win_0_val_2_3_lo_1 = load i8* %src_kernel_win_0_val_2_3
  %src_kernel_win_0_val_3_1_lo = load i8* %src_kernel_win_0_val_3_1
  %src_kernel_win_0_val_3_2_lo_1 = load i8* %src_kernel_win_0_val_3_2
  %src_kernel_win_0_val_3_3_lo_1 = load i8* %src_kernel_win_0_val_3_3
  %src_kernel_win_0_val_4_1_lo = load i8* %src_kernel_win_0_val_4_1
  %src_kernel_win_0_val_4_2_lo_1 = load i8* %src_kernel_win_0_val_4_2
  %src_kernel_win_0_val_4_3_lo_1 = load i8* %src_kernel_win_0_val_4_3
  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1818, i32 %tmp_57)
  store i8 %src_kernel_win_0_val_4_3_lo_1, i8* %src_kernel_win_0_val_4_3_1
  store i8 %src_kernel_win_0_val_4_2_lo_1, i8* %src_kernel_win_0_val_4_3
  store i8 %src_kernel_win_0_val_4_1_lo, i8* %src_kernel_win_0_val_4_2
  store i8 %src_kernel_win_0_val_4_0, i8* %src_kernel_win_0_val_4_1
  store i8 %src_kernel_win_0_val_3_3_lo_1, i8* %src_kernel_win_0_val_3_3_1
  store i8 %src_kernel_win_0_val_3_2_lo_1, i8* %src_kernel_win_0_val_3_3
  store i8 %src_kernel_win_0_val_3_1_lo, i8* %src_kernel_win_0_val_3_2
  store i8 %src_kernel_win_0_val_3_0, i8* %src_kernel_win_0_val_3_1
  store i8 %src_kernel_win_0_val_2_3_lo_1, i8* %src_kernel_win_0_val_2_3_1
  store i8 %src_kernel_win_0_val_2_2_lo_1, i8* %src_kernel_win_0_val_2_3
  store i8 %src_kernel_win_0_val_2_1_lo, i8* %src_kernel_win_0_val_2_2
  store i8 %src_kernel_win_0_val_2_0, i8* %src_kernel_win_0_val_2_1
  br label %2

; <label>:5                                       ; preds = %2
  %empty_139 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1817, i32 %tmp_46)
  br label %0

"filter<0, 0, ap_fixed<16, 2, 0, 3, 0>, ap_int<16>, 480, 640, 5, 5>.exit": ; preds = %0
  ret void
}

define internal fastcc void @pynq_filters_Filter2D(i10* %p_src_data_stream_V_V, i10* %p_dst_data_stream_V_V, i12 %p_kernel_val_0_V_0_read, i12 %p_kernel_val_0_V_1_read, i12 %p_kernel_val_0_V_2_read, i12 %p_kernel_val_1_V_0_read, i12 %p_kernel_val_1_V_1_read, i12 %p_kernel_val_1_V_2_read, i12 %p_kernel_val_2_V_0_read, i12 %p_kernel_val_2_V_1_read, i12 %p_kernel_val_2_V_2_read) {
arrayctor.loop1.i.preheader:
  call void (...)* @_ssdm_op_SpecInterface(i10* %p_src_data_stream_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  call void (...)* @_ssdm_op_SpecInterface(i10* %p_dst_data_stream_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  %p_kernel_val_2_V_2_read_2 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_kernel_val_2_V_2_read)
  %p_kernel_val_2_V_1_read_2 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_kernel_val_2_V_1_read)
  %p_kernel_val_2_V_0_read_2 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_kernel_val_2_V_0_read)
  %p_kernel_val_1_V_2_read21 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_kernel_val_1_V_2_read)
  %p_kernel_val_1_V_1_read_2 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_kernel_val_1_V_1_read)
  %p_kernel_val_1_V_0_read_2 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_kernel_val_1_V_0_read)
  %p_kernel_val_0_V_2_read_2 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_kernel_val_0_V_2_read)
  %p_kernel_val_0_V_1_read_2 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_kernel_val_0_V_1_read)
  %p_kernel_val_0_V_0_read_2 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_kernel_val_0_V_0_read)
  %k_buf_0_val_3_V = alloca [640 x i10], align 2
  %k_buf_0_val_4_V = alloca [640 x i10], align 2
  %k_buf_0_val_5_V = alloca [640 x i10], align 2
  br label %arrayctor.loop1.i

arrayctor.loop1.i:                                ; preds = %arrayctor.loop1.i, %arrayctor.loop1.i.preheader
  %tmp_s = phi i1 [ %tmp_34, %arrayctor.loop1.i ], [ false, %arrayctor.loop1.i.preheader ]
  %tmp_34 = xor i1 %tmp_s, true
  %rbegin_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([60 x i8]* @hls_KD_KD_LineBuffer_MD_6_MC_s) nounwind
  %rend_i_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([60 x i8]* @hls_KD_KD_LineBuffer_MD_6_MC_s, i32 %rbegin_i_i) nounwind
  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)
  br i1 %tmp_s, label %arrayctor.loop1.i, label %._crit_edge.i

._crit_edge.i:                                    ; preds = %arrayctor.loop1.i
  %src_kernel_win_0_val_0_V_1 = alloca i10
  %src_kernel_win_0_val_0_V_1_1 = alloca i10
  %src_kernel_win_0_val_1_V_1 = alloca i10
  %src_kernel_win_0_val_1_V_1_1 = alloca i10
  %src_kernel_win_0_val_2_V_1 = alloca i10
  %src_kernel_win_0_val_2_V_1_1 = alloca i10
  %right_border_buf_0_val_0_V_0 = alloca i10
  %right_border_buf_0_val_2_V_0 = alloca i10
  %right_border_buf_0_val_1_V_0 = alloca i10
  %OP2_V = sext i12 %p_kernel_val_0_V_0_read_2 to i22
  %OP2_V_0_1 = sext i12 %p_kernel_val_0_V_1_read_2 to i22
  %OP2_V_0_2 = sext i12 %p_kernel_val_0_V_2_read_2 to i22
  %OP2_V_1 = sext i12 %p_kernel_val_1_V_0_read_2 to i22
  %OP2_V_1_1 = sext i12 %p_kernel_val_1_V_1_read_2 to i22
  %OP2_V_1_2 = sext i12 %p_kernel_val_1_V_2_read21 to i22
  %OP2_V_2 = sext i12 %p_kernel_val_2_V_0_read_2 to i22
  %OP2_V_2_1 = sext i12 %p_kernel_val_2_V_1_read_2 to i22
  %OP2_V_2_2 = sext i12 %p_kernel_val_2_V_2_read_2 to i22
  br label %0

; <label>:0                                       ; preds = %5, %._crit_edge.i
  %p_089_0_i = phi i9 [ 0, %._crit_edge.i ], [ %i_V, %5 ]
  %tmp_60_cast_cast = zext i9 %p_089_0_i to i10
  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 482, i64 482, i64 0)
  %exitcond1 = icmp eq i9 %p_089_0_i, -30
  %i_V = add i9 %p_089_0_i, 1
  br i1 %exitcond1, label %"filter<9, 9, ap_fixed<12, 6, 0, 3, 0>, ap_int<16>, 480, 640, 3, 3>.exit", label %1

; <label>:1                                       ; preds = %0
  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1817) nounwind
  %tmp_32 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1817)
  %tmp_36 = icmp ult i9 %p_089_0_i, -32
  %tmp_139_not = icmp ugt i9 %p_089_0_i, -33
  %tmp_99 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %p_089_0_i, i32 1, i32 8)
  %icmp = icmp ne i8 %tmp_99, 0
  %tmp_38 = icmp eq i9 %p_089_0_i, 0
  %tmp_188_2 = icmp eq i9 %p_089_0_i, 1
  %tmp_39 = icmp ugt i9 %p_089_0_i, -32
  %tmp_40 = add i10 %tmp_60_cast_cast, -1
  %tmp_100 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %tmp_40, i32 9)
  %rev = xor i1 %tmp_100, true
  %tmp_42 = icmp slt i10 %tmp_40, 480
  %or_cond_i547_i = and i1 %tmp_42, %rev
  %tmp_101 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %tmp_40, i32 9)
  %p_assign_7 = sub i10 0, %tmp_60_cast_cast
  %p_p_i548_i = select i1 %tmp_101, i10 %p_assign_7, i10 %tmp_40
  %tmp_44 = icmp slt i10 %p_p_i548_i, 480
  %tmp_45 = xor i10 %p_p_i548_i, 3
  %p_assign_6_1 = add i10 %tmp_60_cast_cast, -2
  %tmp_102 = trunc i10 %p_assign_6_1 to i2
  %tmp_103 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %p_assign_6_1, i32 9)
  %tmp_104 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %p_assign_6_1, i32 9)
  %tmp_105 = trunc i9 %p_089_0_i to i2
  %tmp_47 = sub i2 1, %tmp_105
  %tmp_48 = select i1 %tmp_104, i2 %tmp_47, i2 %tmp_102
  %p_assign_6_2 = add i10 %tmp_60_cast_cast, -3
  %tmp_106 = trunc i10 %p_assign_6_2 to i2
  %tmp_107 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %p_assign_6_2, i32 9)
  %tmp_108 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %p_assign_6_2, i32 9)
  %tmp_49 = sub i2 -2, %tmp_105
  %tmp_50 = select i1 %tmp_108, i2 %tmp_49, i2 %tmp_106
  %tmp_109 = trunc i10 %tmp_40 to i2
  %tmp_110 = trunc i10 %p_p_i548_i to i2
  %tmp_111 = trunc i10 %tmp_45 to i2
  %tmp_112 = select i1 %tmp_44, i2 %tmp_110, i2 %tmp_111
  %tmp_113 = select i1 %or_cond_i547_i, i2 %tmp_109, i2 %tmp_112
  %row_assign_8 = xor i2 %tmp_113, -1
  %y_1_1 = select i1 %tmp_103, i2 %tmp_48, i2 %tmp_102
  %row_assign_8_1_t = xor i2 %y_1_1, -1
  %y_1_2 = select i1 %tmp_107, i2 %tmp_50, i2 %tmp_106
  %row_assign_8_2_t = xor i2 %y_1_2, -1
  br label %2

; <label>:2                                       ; preds = %._crit_edge536.i, %1
  %p_0104_0_i = phi i10 [ 0, %1 ], [ %j_V, %._crit_edge536.i ]
  %tmp_63_cast_cast = zext i10 %p_0104_0_i to i11
  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 642, i64 642, i64 0)
  %exitcond = icmp eq i10 %p_0104_0_i, -382
  %j_V = add i10 %p_0104_0_i, 1
  br i1 %exitcond, label %5, label %.critedge.i_ifconv

.critedge.i_ifconv:                               ; preds = %2
  %right_border_buf_0_val_0_V_0_1 = load i10* %right_border_buf_0_val_0_V_0
  %right_border_buf_0_val_2_V_0_1 = load i10* %right_border_buf_0_val_2_V_0
  %right_border_buf_0_val_1_V_0_1 = load i10* %right_border_buf_0_val_1_V_0
  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1818) nounwind
  %tmp_33 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1818)
  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind
  %tmp_114 = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %p_0104_0_i, i32 1, i32 9)
  %icmp1 = icmp ne i9 %tmp_114, 0
  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1842) nounwind
  %r_V = add i11 -1, %tmp_63_cast_cast
  %r_V_cast = sext i11 %r_V to i13
  %tmp_115 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %r_V, i32 10)
  %rev1 = xor i1 %tmp_115, true
  %tmp_54 = icmp slt i11 %r_V, 640
  %or_cond_i_i = and i1 %tmp_54, %rev1
  %tmp_116 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %r_V, i32 10)
  %p_assign = sub i11 0, %tmp_63_cast_cast
  %p_p_i_i = select i1 %tmp_116, i11 %p_assign, i11 %r_V
  %p_p_i_i_cast = sext i11 %p_p_i_i to i12
  %p_p_i_i_cast8 = sext i11 %p_p_i_i to i13
  %tmp_56 = icmp slt i11 %p_p_i_i, 640
  %addconv = sub i12 1279, %p_p_i_i_cast
  %addconv_cast = zext i12 %addconv to i13
  %sel_tmp = select i1 %or_cond_i_i, i13 %r_V_cast, i13 %addconv_cast
  %tmp_54_not = xor i1 %tmp_54, true
  %sel_tmp4 = or i1 %tmp_115, %tmp_54_not
  %sel_tmp5 = and i1 %tmp_56, %sel_tmp4
  %x = select i1 %sel_tmp5, i13 %p_p_i_i_cast8, i13 %sel_tmp
  %col_assign_cast = sext i13 %x to i32
  %tmp_117 = trunc i13 %x to i2
  %brmerge = or i1 %tmp_139_not, %tmp_54
  %tmp_58 = zext i32 %col_assign_cast to i64
  %k_buf_0_val_3_V_addr = getelementptr [640 x i10]* %k_buf_0_val_3_V, i64 0, i64 %tmp_58
  %k_buf_0_val_3_V_load = load i10* %k_buf_0_val_3_V_addr, align 2
  %col_assign_1_t = xor i2 %tmp_117, -1
  %tmp_59 = call i10 @_ssdm_op_Mux.ap_auto.3i10.i2(i10 %right_border_buf_0_val_0_V_0_1, i10 undef, i10 undef, i2 %col_assign_1_t)
  %col_buf_0_val_0_V_0 = select i1 %brmerge, i10 %k_buf_0_val_3_V_load, i10 %tmp_59
  %k_buf_0_val_4_V_addr = getelementptr [640 x i10]* %k_buf_0_val_4_V, i64 0, i64 %tmp_58
  %k_buf_0_val_4_V_load = load i10* %k_buf_0_val_4_V_addr, align 2
  %tmp_60 = call i10 @_ssdm_op_Mux.ap_auto.3i10.i2(i10 %right_border_buf_0_val_1_V_0_1, i10 undef, i10 undef, i2 %col_assign_1_t)
  %col_buf_0_val_1_V_0 = select i1 %brmerge, i10 %k_buf_0_val_4_V_load, i10 %tmp_60
  %k_buf_0_val_5_V_addr = getelementptr [640 x i10]* %k_buf_0_val_5_V, i64 0, i64 %tmp_58
  %k_buf_0_val_5_V_load = load i10* %k_buf_0_val_5_V_addr, align 2
  %tmp_61 = call i10 @_ssdm_op_Mux.ap_auto.3i10.i2(i10 %right_border_buf_0_val_2_V_0_1, i10 undef, i10 undef, i2 %col_assign_1_t)
  %col_buf_0_val_2_V_0 = select i1 %brmerge, i10 %k_buf_0_val_5_V_load, i10 %tmp_61
  br i1 %or_cond_i_i, label %3, label %._crit_edge529.i_ifconv

; <label>:3                                       ; preds = %.critedge.i_ifconv
  br i1 %icmp, label %4, label %borderInterpolate.exit546.i.0

borderInterpolate.exit546.i.0:                    ; preds = %3
  %tmp_V_13 = call i10 @_ssdm_op_Read.ap_fifo.volatile.i10P(i10* %p_src_data_stream_V_V)
  br i1 %tmp_38, label %"operator().exit589.i.0", label %._crit_edge531.i.1

; <label>:4                                       ; preds = %3
  br i1 %tmp_36, label %"operator().exit564.i.1.critedge", label %._crit_edge529.i_ifconv

"operator().exit564.i.1.critedge":                ; preds = %4
  store i10 %k_buf_0_val_4_V_load, i10* %k_buf_0_val_5_V_addr, align 2
  store i10 %k_buf_0_val_3_V_load, i10* %k_buf_0_val_4_V_addr, align 2
  %tmp_V = call i10 @_ssdm_op_Read.ap_fifo.volatile.i10P(i10* %p_src_data_stream_V_V)
  store i10 %tmp_V, i10* %k_buf_0_val_3_V_addr, align 2
  store i10 %col_buf_0_val_1_V_0, i10* %right_border_buf_0_val_1_V_0
  store i10 %col_buf_0_val_2_V_0, i10* %right_border_buf_0_val_2_V_0
  store i10 %col_buf_0_val_0_V_0, i10* %right_border_buf_0_val_0_V_0
  br label %._crit_edge529.i_ifconv

"operator().exit589.i.0":                         ; preds = %borderInterpolate.exit546.i.0
  store i10 %tmp_V_13, i10* %k_buf_0_val_5_V_addr, align 2
  store i10 %tmp_V_13, i10* %k_buf_0_val_4_V_addr, align 2
  br label %._crit_edge531.i.1

._crit_edge531.i.1:                               ; preds = %"operator().exit589.i.0", %borderInterpolate.exit546.i.0
  br i1 %tmp_188_2, label %"operator().exit589.i.2", label %._crit_edge531.i.2

"operator().exit589.i.2":                         ; preds = %._crit_edge531.i.1
  store i10 %tmp_V_13, i10* %k_buf_0_val_3_V_addr, align 2
  br label %._crit_edge531.i.2

._crit_edge531.i.2:                               ; preds = %"operator().exit589.i.2", %._crit_edge531.i.1
  br label %._crit_edge529.i_ifconv

._crit_edge529.i_ifconv:                          ; preds = %._crit_edge531.i.2, %"operator().exit564.i.1.critedge", %4, %.critedge.i_ifconv
  %tmp_62 = call i10 @_ssdm_op_Mux.ap_auto.3i10.i2(i10 %col_buf_0_val_0_V_0, i10 %col_buf_0_val_1_V_0, i10 %col_buf_0_val_2_V_0, i2 %row_assign_8)
  %src_kernel_win_0_val_0_V_0 = select i1 %tmp_39, i10 %tmp_62, i10 %col_buf_0_val_0_V_0
  %tmp_63 = call i10 @_ssdm_op_Mux.ap_auto.3i10.i2(i10 %col_buf_0_val_0_V_0, i10 %col_buf_0_val_1_V_0, i10 %col_buf_0_val_2_V_0, i2 %row_assign_8_1_t)
  %src_kernel_win_0_val_1_V_0 = select i1 %tmp_39, i10 %tmp_63, i10 %col_buf_0_val_1_V_0
  %tmp_64 = call i10 @_ssdm_op_Mux.ap_auto.3i10.i2(i10 %col_buf_0_val_0_V_0, i10 %col_buf_0_val_1_V_0, i10 %col_buf_0_val_2_V_0, i2 %row_assign_8_2_t)
  %src_kernel_win_0_val_2_V_0 = select i1 %tmp_39, i10 %tmp_64, i10 %col_buf_0_val_2_V_0
  %or_cond_i = and i1 %icmp, %icmp1
  br i1 %or_cond_i, label %.preheader, label %._crit_edge536.i

.preheader:                                       ; preds = %._crit_edge529.i_ifconv
  %src_kernel_win_0_val_0_V_1_s = load i10* %src_kernel_win_0_val_0_V_1
  %src_kernel_win_0_val_0_V_1_1_140 = load i10* %src_kernel_win_0_val_0_V_1_1
  %src_kernel_win_0_val_1_V_1_s = load i10* %src_kernel_win_0_val_1_V_1
  %src_kernel_win_0_val_1_V_1_1_141 = load i10* %src_kernel_win_0_val_1_V_1_1
  %src_kernel_win_0_val_2_V_1_s = load i10* %src_kernel_win_0_val_2_V_1
  %src_kernel_win_0_val_2_V_1_1_142 = load i10* %src_kernel_win_0_val_2_V_1_1
  %OP1_V = sext i10 %src_kernel_win_0_val_2_V_1_1_142 to i22
  %p_Val2_s = mul i22 %OP2_V, %OP1_V
  %tmp_230_0_cast = sext i22 %p_Val2_s to i23
  %OP1_V_0_1 = sext i10 %src_kernel_win_0_val_2_V_1_s to i22
  %p_Val2_21_0_1 = mul i22 %OP2_V_0_1, %OP1_V_0_1
  %tmp_230_0_1_cast = sext i22 %p_Val2_21_0_1 to i23
  %OP1_V_0_2 = sext i10 %src_kernel_win_0_val_2_V_0 to i22
  %p_Val2_21_0_2 = mul i22 %OP2_V_0_2, %OP1_V_0_2
  %tmp_230_0_2_cast = sext i22 %p_Val2_21_0_2 to i23
  %tmp = add i23 %tmp_230_0_cast, %tmp_230_0_2_cast
  %p_Val2_24_0_2 = add i23 %tmp, %tmp_230_0_1_cast
  %p_Val2_24_0_2_cast = sext i23 %p_Val2_24_0_2 to i24
  %OP1_V_1 = sext i10 %src_kernel_win_0_val_1_V_1_1_141 to i22
  %p_Val2_21_1 = mul i22 %OP2_V_1, %OP1_V_1
  %tmp_230_1_cast = sext i22 %p_Val2_21_1 to i24
  %OP1_V_1_1 = sext i10 %src_kernel_win_0_val_1_V_1_s to i22
  %p_Val2_21_1_1 = mul i22 %OP2_V_1_1, %OP1_V_1_1
  %tmp_230_1_1_cast_cast = sext i22 %p_Val2_21_1_1 to i23
  %OP1_V_1_2 = sext i10 %src_kernel_win_0_val_1_V_0 to i22
  %p_Val2_21_1_2 = mul i22 %OP2_V_1_2, %OP1_V_1_2
  %tmp_230_1_2_cast_cast = sext i22 %p_Val2_21_1_2 to i23
  %OP1_V_2 = sext i10 %src_kernel_win_0_val_0_V_1_1_140 to i22
  %p_Val2_21_2 = mul i22 %OP2_V_2, %OP1_V_2
  %tmp_230_2_cast_cast = sext i22 %p_Val2_21_2 to i23
  %tmp1 = add i24 %p_Val2_24_0_2_cast, %tmp_230_1_cast
  %tmp3 = add i23 %tmp_230_1_2_cast_cast, %tmp_230_2_cast_cast
  %tmp2 = add i23 %tmp3, %tmp_230_1_1_cast_cast
  %tmp2_cast = sext i23 %tmp2 to i24
  %p_Val2_24_2 = add i24 %tmp2_cast, %tmp1
  %p_Val2_24_2_cast = sext i24 %p_Val2_24_2 to i25
  %OP1_V_2_1 = sext i10 %src_kernel_win_0_val_0_V_1_s to i22
  %p_Val2_21_2_1 = mul i22 %OP2_V_2_1, %OP1_V_2_1
  %tmp_230_2_1_cast_cast = sext i22 %p_Val2_21_2_1 to i23
  %OP1_V_2_2 = sext i10 %src_kernel_win_0_val_0_V_0 to i22
  %p_Val2_21_2_2 = mul i22 %OP2_V_2_2, %OP1_V_2_2
  %tmp_230_2_2_cast_cast = sext i22 %p_Val2_21_2_2 to i23
  %tmp4 = add i23 %tmp_230_2_1_cast_cast, %tmp_230_2_2_cast_cast
  %tmp4_cast = sext i23 %tmp4 to i25
  %p_Val2_4 = add i25 %tmp4_cast, %p_Val2_24_2_cast
  %signbit = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %p_Val2_4, i32 24)
  %p_Val2_1 = call i10 @_ssdm_op_PartSelect.i10.i25.i32.i32(i25 %p_Val2_4, i32 6, i32 15)
  %tmp_119 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %p_Val2_4, i32 5)
  %tmp_1_i = zext i1 %tmp_119 to i10
  %tmp_120 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %p_Val2_4, i32 15)
  %p_Val2_2 = add i10 %p_Val2_1, %tmp_1_i
  %newsignbit = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %p_Val2_2, i32 9)
  %tmp_2_i = xor i1 %newsignbit, true
  %carry = and i1 %tmp_120, %tmp_2_i
  %tmp_122 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %p_Val2_4, i32 16)
  %tmp_66 = call i8 @_ssdm_op_PartSelect.i8.i25.i32.i32(i25 %p_Val2_4, i32 17, i32 24)
  %Range2_all_ones = icmp eq i8 %tmp_66, -1
  %tmp_67 = call i9 @_ssdm_op_PartSelect.i9.i25.i32.i32(i25 %p_Val2_4, i32 16, i32 24)
  %Range1_all_ones = icmp eq i9 %tmp_67, -1
  %Range1_all_zeros = icmp eq i9 %tmp_67, 0
  %deleted_zeros = select i1 %carry, i1 %Range1_all_ones, i1 %Range1_all_zeros
  %tmp_3_i = xor i1 %tmp_122, true
  %p_41_i_i = and i1 %Range2_all_ones, %tmp_3_i
  %deleted_ones = select i1 %carry, i1 %p_41_i_i, i1 %Range1_all_ones
  %p_38_i_i = and i1 %carry, %Range1_all_ones
  %p_not_i_i = xor i1 %deleted_zeros, true
  %brmerge_i_i = or i1 %newsignbit, %p_not_i_i
  %tmp_5_i = xor i1 %signbit, true
  %overflow = and i1 %brmerge_i_i, %tmp_5_i
  %brmerge40_demorgan_i_i = and i1 %newsignbit, %deleted_ones
  %tmp5_demorgan = or i1 %p_38_i_i, %brmerge40_demorgan_i_i
  %tmp5 = xor i1 %tmp5_demorgan, true
  %underflow = and i1 %signbit, %tmp5
  %brmerge_i_i_i = or i1 %underflow, %overflow
  %tmp6 = or i1 %brmerge40_demorgan_i_i, %tmp_5_i
  %underflow_not_i = or i1 %tmp6, %p_38_i_i
  %p_Val2_10_mux_i = select i1 %brmerge_i_i_i, i10 511, i10 %p_Val2_2
  %p_Val2_i = select i1 %underflow, i10 -512, i10 %p_Val2_2
  %p_Val2_s_143 = select i1 %underflow_not_i, i10 %p_Val2_10_mux_i, i10 %p_Val2_i
  call void @_ssdm_op_Write.ap_fifo.volatile.i10P(i10* %p_dst_data_stream_V_V, i10 %p_Val2_s_143)
  br label %._crit_edge536.i

._crit_edge536.i:                                 ; preds = %.preheader, %._crit_edge529.i_ifconv
  %src_kernel_win_0_val_0_V_1_2 = load i10* %src_kernel_win_0_val_0_V_1
  %src_kernel_win_0_val_1_V_1_2 = load i10* %src_kernel_win_0_val_1_V_1
  %src_kernel_win_0_val_2_V_1_2 = load i10* %src_kernel_win_0_val_2_V_1
  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1818, i32 %tmp_33)
  store i10 %src_kernel_win_0_val_2_V_1_2, i10* %src_kernel_win_0_val_2_V_1_1
  store i10 %src_kernel_win_0_val_2_V_0, i10* %src_kernel_win_0_val_2_V_1
  store i10 %src_kernel_win_0_val_1_V_1_2, i10* %src_kernel_win_0_val_1_V_1_1
  store i10 %src_kernel_win_0_val_1_V_0, i10* %src_kernel_win_0_val_1_V_1
  store i10 %src_kernel_win_0_val_0_V_1_2, i10* %src_kernel_win_0_val_0_V_1_1
  store i10 %src_kernel_win_0_val_0_V_0, i10* %src_kernel_win_0_val_0_V_1
  br label %2

; <label>:5                                       ; preds = %2
  %empty_144 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1817, i32 %tmp_32)
  br label %0

"filter<9, 9, ap_fixed<12, 6, 0, 3, 0>, ap_int<16>, 480, 640, 3, 3>.exit": ; preds = %0
  ret void
}

define internal fastcc void @pynq_filters_Duplicate(i10* nocapture %src_rows_V, i11* nocapture %src_cols_V, i8* %src_data_stream_0_V, i8* %src_data_stream_1_V, i8* %src_data_stream_2_V, i8* %dst1_data_stream_0_V, i8* %dst1_data_stream_1_V, i8* %dst1_data_stream_2_V, i8* %dst2_data_stream_0_V, i8* %dst2_data_stream_1_V, i8* %dst2_data_stream_2_V) {
entry:
  call void (...)* @_ssdm_op_SpecInterface(i8* %dst2_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  call void (...)* @_ssdm_op_SpecInterface(i8* %dst2_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  call void (...)* @_ssdm_op_SpecInterface(i8* %dst2_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  call void (...)* @_ssdm_op_SpecInterface(i8* %dst1_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  call void (...)* @_ssdm_op_SpecInterface(i8* %dst1_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  call void (...)* @_ssdm_op_SpecInterface(i8* %dst1_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  call void (...)* @_ssdm_op_SpecInterface(i8* %src_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  call void (...)* @_ssdm_op_SpecInterface(i8* %src_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  call void (...)* @_ssdm_op_SpecInterface(i8* %src_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  call void (...)* @_ssdm_op_SpecInterface(i10* %src_rows_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  call void (...)* @_ssdm_op_SpecInterface(i11* %src_cols_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  %src_rows_V_read = call i10 @_ssdm_op_Read.ap_fifo.i10P(i10* %src_rows_V)
  %src_cols_V_read = call i11 @_ssdm_op_Read.ap_fifo.i11P(i11* %src_cols_V)
  br label %0

; <label>:0                                       ; preds = %3, %entry
  %p_i = phi i9 [ 0, %entry ], [ %i_V, %3 ]
  %p_cast_cast_i = zext i9 %p_i to i10
  %exitcond7_i = icmp eq i10 %p_cast_cast_i, %src_rows_V_read
  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 480, i64 0)
  %i_V = add i9 %p_i, 1
  br i1 %exitcond7_i, label %.exit, label %1

; <label>:1                                       ; preds = %0
  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1817) nounwind
  %tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1817)
  br label %2

; <label>:2                                       ; preds = %"operator>>.exit.i", %1
  %p_6_i = phi i10 [ 0, %1 ], [ %j_V, %"operator>>.exit.i" ]
  %p_6_cast_cast_i = zext i10 %p_6_i to i11
  %exitcond_i = icmp eq i11 %p_6_cast_cast_i, %src_cols_V_read
  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 640, i64 0)
  %j_V = add i10 %p_6_i, 1
  br i1 %exitcond_i, label %3, label %"operator>>.exit.i"

"operator>>.exit.i":                              ; preds = %2
  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1818) nounwind
  %tmp_168_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1818)
  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind
  %tmp_169_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1867)
  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind
  %tmp_123 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %src_data_stream_0_V)
  %tmp_124 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %src_data_stream_1_V)
  %tmp = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %src_data_stream_2_V)
  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1867, i32 %tmp_169_i)
  %tmp_173_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1857)
  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind
  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %dst1_data_stream_0_V, i8 %tmp_123)
  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %dst1_data_stream_1_V, i8 %tmp_124)
  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %dst1_data_stream_2_V, i8 %tmp)
  %empty_145 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1857, i32 %tmp_173_i)
  %tmp_180_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1857)
  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind
  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %dst2_data_stream_0_V, i8 %tmp_123)
  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %dst2_data_stream_1_V, i8 %tmp_124)
  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %dst2_data_stream_2_V, i8 %tmp)
  %empty_146 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1857, i32 %tmp_180_i)
  %empty_147 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1818, i32 %tmp_168_i)
  br label %2

; <label>:3                                       ; preds = %2
  %empty_148 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1817, i32 %tmp_i)
  br label %0

.exit:                                            ; preds = %0
  ret void
}

define internal fastcc void @pynq_filters_CvtColor.1(i8* %p_src_data_stream_0_V, i8* %p_src_data_stream_1_V, i8* %p_src_data_stream_2_V, i8* %p_dst_data_stream_V) {
ap_fixed_base.exit25.i.i:
  call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  br label %0

; <label>:0                                       ; preds = %3, %ap_fixed_base.exit25.i.i
  %i = phi i9 [ 0, %ap_fixed_base.exit25.i.i ], [ %i_1, %3 ]
  %exitcond2 = icmp eq i9 %i, -32
  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 480, i64 480, i64 480)
  %i_1 = add i9 %i, 1
  br i1 %exitcond2, label %4, label %1

; <label>:1                                       ; preds = %0
  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1817) nounwind
  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1817)
  br label %2

; <label>:2                                       ; preds = %"operator>>.exit_ifconv", %1
  %j = phi i10 [ 0, %1 ], [ %j_1, %"operator>>.exit_ifconv" ]
  %exitcond = icmp eq i10 %j, -384
  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 640, i64 640, i64 640)
  %j_1 = add i10 %j, 1
  br i1 %exitcond, label %3, label %"operator>>.exit_ifconv"

"operator>>.exit_ifconv":                         ; preds = %2
  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1818) nounwind
  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1818)
  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind
  %tmp_74 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1867)
  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind
  %tmp_132 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_0_V)
  %tmp_133 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_1_V)
  %tmp_134 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_2_V)
  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1867, i32 %tmp_74)
  %OP2_V_i_cast = zext i8 %tmp_132 to i29
  %r_V_i = mul i29 %OP2_V_i_cast, 1254096
  %OP2_V_1_i_cast = zext i8 %tmp_133 to i30
  %r_V_3_i = mul i30 %OP2_V_1_i_cast, 2462056
  %OP2_V_2_i_cast = zext i8 %tmp_134 to i28
  %r_V = mul i28 %OP2_V_2_i_cast, 478150
  %tmp_2_i_cast = zext i28 %r_V to i29
  %p_Val2_21 = add i29 %r_V_i, %tmp_2_i_cast
  %tmp_i_cast = zext i29 %p_Val2_21 to i30
  %r_V_1 = add i30 %r_V_3_i, %tmp_i_cast
  %p_Val2_23 = call i8 @_ssdm_op_PartSelect.i8.i30.i32.i32(i30 %r_V_1, i32 22, i32 29)
  %tmp_128 = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %r_V_1, i32 21)
  %tmp_7_i_i_i = zext i1 %tmp_128 to i8
  %tmp_129 = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %r_V_1, i32 29)
  %p_Val2_24 = add i8 %p_Val2_23, %tmp_7_i_i_i
  %tmp_130 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_24, i32 7)
  %p_Result_2_i_i_i_not = xor i1 %tmp_129, true
  %not_carry = or i1 %tmp_130, %p_Result_2_i_i_i_not
  %p_Val2_s = select i1 %not_carry, i8 %p_Val2_24, i8 -1
  %tmp_75 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1861)
  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind
  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_V, i8 %p_Val2_s)
  %empty_149 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1861, i32 %tmp_75)
  %empty_150 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1818, i32 %tmp_s)
  br label %2

; <label>:3                                       ; preds = %2
  %empty_151 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1817, i32 %tmp)
  br label %0

; <label>:4                                       ; preds = %0
  ret void
}

define internal fastcc void @pynq_filters_CvtColor(i10* %p_src_data_stream_V_V, i10* %p_dst_data_stream_0_V_V, i10* %p_dst_data_stream_1_V_V, i10* %p_dst_data_stream_2_V_V) {
._crit_edge:
  call void (...)* @_ssdm_op_SpecInterface(i10* %p_dst_data_stream_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  call void (...)* @_ssdm_op_SpecInterface(i10* %p_dst_data_stream_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  call void (...)* @_ssdm_op_SpecInterface(i10* %p_dst_data_stream_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  call void (...)* @_ssdm_op_SpecInterface(i10* %p_src_data_stream_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  br label %0

; <label>:0                                       ; preds = %3, %._crit_edge
  %i = phi i9 [ 0, %._crit_edge ], [ %i_2, %3 ]
  %exitcond2 = icmp eq i9 %i, -32
  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 480, i64 480, i64 480)
  %i_2 = add i9 %i, 1
  br i1 %exitcond2, label %4, label %1

; <label>:1                                       ; preds = %0
  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1817) nounwind
  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1817)
  br label %2

; <label>:2                                       ; preds = %"operator>>.exit", %1
  %j = phi i10 [ 0, %1 ], [ %j_2, %"operator>>.exit" ]
  %exitcond = icmp eq i10 %j, -384
  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 640, i64 640, i64 640)
  %j_2 = add i10 %j, 1
  br i1 %exitcond, label %3, label %"operator>>.exit"

"operator>>.exit":                                ; preds = %2
  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1818) nounwind
  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1818)
  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind
  %tmp_76 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1863)
  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind
  %tmp_V = call i10 @_ssdm_op_Read.ap_fifo.volatile.i10P(i10* %p_src_data_stream_V_V)
  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1863, i32 %tmp_76)
  %tmp_77 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1865)
  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind
  call void @_ssdm_op_Write.ap_fifo.volatile.i10P(i10* %p_dst_data_stream_0_V_V, i10 %tmp_V)
  call void @_ssdm_op_Write.ap_fifo.volatile.i10P(i10* %p_dst_data_stream_1_V_V, i10 %tmp_V)
  call void @_ssdm_op_Write.ap_fifo.volatile.i10P(i10* %p_dst_data_stream_2_V_V, i10 %tmp_V)
  %empty_152 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1865, i32 %tmp_77)
  %empty_153 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1818, i32 %tmp_s)
  br label %2

; <label>:3                                       ; preds = %2
  %empty_154 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1817, i32 %tmp)
  br label %0

; <label>:4                                       ; preds = %0
  ret void
}

define internal fastcc void @pynq_filters_Block__proc208(i32* nocapture %reduce, double* %tmp_1_out_out) {
entry:
  call void (...)* @_ssdm_op_SpecInterface(double* %tmp_1_out_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  call void (...)* @_ssdm_op_SpecInterface(i32* %reduce, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  %reduce_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %reduce)
  %tmp_i = sitofp i32 %reduce_read to double
  %tmp_1_i = fdiv double %tmp_i, 1.000000e+02
  call void @_ssdm_op_Write.ap_fifo.doubleP(double* %tmp_1_out_out, double %tmp_1_i)
  ret void
}

define internal fastcc void @pynq_filters_Block__proc(i10* %input_image_8U3_rows_V_out, i11* %input_image_8U3_cols_V_out) {
entry:
  call void (...)* @_ssdm_op_SpecInterface(i11* %input_image_8U3_cols_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  call void (...)* @_ssdm_op_SpecInterface(i10* %input_image_8U3_rows_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  call void @_ssdm_op_Write.ap_fifo.i10P(i10* %input_image_8U3_rows_V_out, i10 480)
  call void @_ssdm_op_Write.ap_fifo.i11P(i11* %input_image_8U3_cols_V_out, i11 640)
  ret void
}

define internal fastcc void @pynq_filters_AddWeighted(i10* %src1_data_stream_0_V_V, i10* %src1_data_stream_1_V_V, i10* %src1_data_stream_2_V_V, i10* %src2_data_stream_0_V_V, i10* %src2_data_stream_1_V_V, i10* %src2_data_stream_2_V_V, i10* %dst_data_stream_0_V_V, i10* %dst_data_stream_1_V_V, i10* %dst_data_stream_2_V_V) {
._crit_edge10:
  call void (...)* @_ssdm_op_SpecInterface(i10* %dst_data_stream_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  call void (...)* @_ssdm_op_SpecInterface(i10* %dst_data_stream_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  call void (...)* @_ssdm_op_SpecInterface(i10* %dst_data_stream_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  call void (...)* @_ssdm_op_SpecInterface(i10* %src2_data_stream_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  call void (...)* @_ssdm_op_SpecInterface(i10* %src2_data_stream_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  call void (...)* @_ssdm_op_SpecInterface(i10* %src2_data_stream_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  call void (...)* @_ssdm_op_SpecInterface(i10* %src1_data_stream_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  call void (...)* @_ssdm_op_SpecInterface(i10* %src1_data_stream_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  call void (...)* @_ssdm_op_SpecInterface(i10* %src1_data_stream_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  call fastcc void @pynq_filters_arithm_pro.1(i10* %src1_data_stream_0_V_V, i10* %src1_data_stream_1_V_V, i10* %src1_data_stream_2_V_V, i10* %src2_data_stream_0_V_V, i10* %src2_data_stream_1_V_V, i10* %src2_data_stream_2_V_V, i10* %dst_data_stream_0_V_V, i10* %dst_data_stream_1_V_V, i10* %dst_data_stream_2_V_V)
  ret void
}

define internal fastcc void @pynq_filters_AXIvideo2Mat(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, i10* nocapture %img_rows_V, i11* nocapture %img_cols_V, i8* %img_data_stream_0_V, i8* %img_data_stream_1_V, i8* %img_data_stream_2_V, i10* %img_rows_V_out, i11* %img_cols_V_out) {
entry:
  call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1808, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806) nounwind
  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1808, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806) nounwind
  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1808, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806) nounwind
  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1808, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806) nounwind
  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1808, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806) nounwind
  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1808, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806) nounwind
  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1808, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806) nounwind
  call void (...)* @_ssdm_op_SpecInterface(i11* %img_cols_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  call void (...)* @_ssdm_op_SpecInterface(i10* %img_rows_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  %img_rows_V_read = call i10 @_ssdm_op_Read.ap_fifo.i10P(i10* %img_rows_V)
  %img_cols_V_read = call i11 @_ssdm_op_Read.ap_fifo.i11P(i11* %img_cols_V)
  call void (...)* @_ssdm_op_SpecInterface(i10* %img_rows_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  call void @_ssdm_op_Write.ap_fifo.i10P(i10* %img_rows_V_out, i10 %img_rows_V_read)
  call void (...)* @_ssdm_op_SpecInterface(i11* %img_cols_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  call void @_ssdm_op_Write.ap_fifo.i11P(i11* %img_cols_V_out, i11 %img_cols_V_read)
  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1808, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806) nounwind
  br label %._crit_edge188.i

._crit_edge188.i:                                 ; preds = %._crit_edge188.i, %entry
  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str1828) nounwind
  %tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str1828)
  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind
  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 0, i32 0, [1 x i8]* @p_str1806) nounwind
  %empty = call { i24, i3, i3, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V)
  %tmp_data_V = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty, 0
  %tmp_user_V = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty, 3
  %tmp_last_V = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty, 4
  %empty_155 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str1828, i32 %tmp_i)
  br i1 %tmp_user_V, label %.preheader187.i.preheader, label %._crit_edge188.i

.preheader187.i.preheader:                        ; preds = %._crit_edge188.i
  %sof_1_i = alloca i1
  store i1 true, i1* %sof_1_i
  br label %.preheader187.i

.preheader187.i:                                  ; preds = %.preheader187.i.preheader, %5
  %axi_last_V1_i = phi i1 [ %axi_last_V_3_i, %5 ], [ %tmp_last_V, %.preheader187.i.preheader ]
  %axi_data_V1_i = phi i24 [ %axi_data_V_3_i, %5 ], [ %tmp_data_V, %.preheader187.i.preheader ]
  %p_i = phi i9 [ %i_V, %5 ], [ 0, %.preheader187.i.preheader ]
  %p_cast_cast_i = zext i9 %p_i to i10
  %exitcond8_i = icmp eq i10 %p_cast_cast_i, %img_rows_V_read
  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 480, i64 0)
  %i_V = add i9 %p_i, 1
  br i1 %exitcond8_i, label %.exit, label %0

; <label>:0                                       ; preds = %.preheader187.i
  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1817) nounwind
  %tmp_199_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1817)
  br label %1

; <label>:1                                       ; preds = %._crit_edge189.i, %0
  %eol = phi i1 [ %axi_last_V1_i, %0 ], [ %axi_last_V_2_i, %._crit_edge189.i ]
  %axi_data_V_1_i = phi i24 [ %axi_data_V1_i, %0 ], [ %p_Val2_s, %._crit_edge189.i ]
  %p_7_i = phi i10 [ 0, %0 ], [ %j_V, %._crit_edge189.i ]
  %eol_i = phi i1 [ false, %0 ], [ %axi_last_V_2_i, %._crit_edge189.i ]
  %p_7_cast_cast_i = zext i10 %p_7_i to i11
  %exitcond9_i = icmp eq i11 %p_7_cast_cast_i, %img_cols_V_read
  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 640, i64 0)
  %j_V = add i10 %p_7_i, 1
  br i1 %exitcond9_i, label %.preheader.i, label %2

; <label>:2                                       ; preds = %1
  %sof_1_i_load = load i1* %sof_1_i
  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1818) nounwind
  %tmp_200_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1818)
  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind
  %brmerge_i = or i1 %sof_1_i_load, %eol_i
  br i1 %brmerge_i, label %._crit_edge189.i, label %3

; <label>:3                                       ; preds = %2
  %empty_156 = call { i24, i3, i3, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V)
  %tmp_data_V_1 = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty_156, 0
  %tmp_last_V_1 = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty_156, 4
  br label %._crit_edge189.i

._crit_edge189.i:                                 ; preds = %3, %2
  %axi_last_V_2_i = phi i1 [ %tmp_last_V_1, %3 ], [ %eol, %2 ]
  %p_Val2_s = phi i24 [ %tmp_data_V_1, %3 ], [ %axi_data_V_1_i, %2 ]
  %tmp = trunc i24 %p_Val2_s to i8
  %tmp_19 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %p_Val2_s, i32 8, i32 15)
  %tmp_20 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %p_Val2_s, i32 16, i32 23)
  %tmp_205_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1857)
  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind
  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_data_stream_0_V, i8 %tmp)
  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_data_stream_1_V, i8 %tmp_19)
  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_data_stream_2_V, i8 %tmp_20)
  %empty_157 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1857, i32 %tmp_205_i)
  %empty_158 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1818, i32 %tmp_200_i)
  store i1 false, i1* %sof_1_i
  br label %1

.preheader.i:                                     ; preds = %1, %4
  %axi_last_V_3_i = phi i1 [ %tmp_last_V_2, %4 ], [ %eol, %1 ]
  %axi_data_V_3_i = phi i24 [ %tmp_data_V_2, %4 ], [ %axi_data_V_1_i, %1 ]
  %eol_2_i = phi i1 [ %tmp_last_V_2, %4 ], [ %eol_i, %1 ]
  br i1 %eol_2_i, label %5, label %4

; <label>:4                                       ; preds = %.preheader.i
  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str1829) nounwind
  %tmp_201_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str1829)
  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind
  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 0, i32 0, [1 x i8]* @p_str1806) nounwind
  %empty_159 = call { i24, i3, i3, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V)
  %tmp_data_V_2 = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty_159, 0
  %tmp_last_V_2 = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty_159, 4
  %empty_160 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str1829, i32 %tmp_201_i)
  br label %.preheader.i

; <label>:5                                       ; preds = %.preheader.i
  %empty_161 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1817, i32 %tmp_199_i)
  br label %.preheader187.i

.exit:                                            ; preds = %.preheader187.i
  ret void
}

!hls.encrypted.func = !{}
!llvm.map.gv = !{!0}

!0 = metadata !{metadata !1, [1 x i32]* @llvm_global_ctors_0}
!1 = metadata !{metadata !2}
!2 = metadata !{i32 0, i32 31, metadata !3}
!3 = metadata !{metadata !4}
!4 = metadata !{metadata !"llvm.global_ctors.0", metadata !5, metadata !"", i32 0, i32 31}
!5 = metadata !{metadata !6}
!6 = metadata !{i32 0, i32 0, i32 1}
!7 = metadata !{metadata !8}
!8 = metadata !{i32 0, i32 23, metadata !9}
!9 = metadata !{metadata !10}
!10 = metadata !{metadata !"in_data.V.data.V", metadata !5, metadata !"uint24", i32 0, i32 23}
!11 = metadata !{metadata !12}
!12 = metadata !{i32 0, i32 2, metadata !13}
!13 = metadata !{metadata !14}
!14 = metadata !{metadata !"in_data.V.keep.V", metadata !5, metadata !"uint3", i32 0, i32 2}
!15 = metadata !{metadata !16}
!16 = metadata !{i32 0, i32 2, metadata !17}
!17 = metadata !{metadata !18}
!18 = metadata !{metadata !"in_data.V.strb.V", metadata !5, metadata !"uint3", i32 0, i32 2}
!19 = metadata !{metadata !20}
!20 = metadata !{i32 0, i32 0, metadata !21}
!21 = metadata !{metadata !22}
!22 = metadata !{metadata !"in_data.V.user.V", metadata !5, metadata !"uint1", i32 0, i32 0}
!23 = metadata !{metadata !24}
!24 = metadata !{i32 0, i32 0, metadata !25}
!25 = metadata !{metadata !26}
!26 = metadata !{metadata !"in_data.V.last.V", metadata !5, metadata !"uint1", i32 0, i32 0}
!27 = metadata !{metadata !28}
!28 = metadata !{i32 0, i32 0, metadata !29}
!29 = metadata !{metadata !30}
!30 = metadata !{metadata !"in_data.V.id.V", metadata !5, metadata !"uint1", i32 0, i32 0}
!31 = metadata !{metadata !32}
!32 = metadata !{i32 0, i32 0, metadata !33}
!33 = metadata !{metadata !34}
!34 = metadata !{metadata !"in_data.V.dest.V", metadata !5, metadata !"uint1", i32 0, i32 0}
!35 = metadata !{metadata !36}
!36 = metadata !{i32 0, i32 23, metadata !37}
!37 = metadata !{metadata !38}
!38 = metadata !{metadata !"out_data.V.data.V", metadata !5, metadata !"uint24", i32 0, i32 23}
!39 = metadata !{metadata !40}
!40 = metadata !{i32 0, i32 2, metadata !41}
!41 = metadata !{metadata !42}
!42 = metadata !{metadata !"out_data.V.keep.V", metadata !5, metadata !"uint3", i32 0, i32 2}
!43 = metadata !{metadata !44}
!44 = metadata !{i32 0, i32 2, metadata !45}
!45 = metadata !{metadata !46}
!46 = metadata !{metadata !"out_data.V.strb.V", metadata !5, metadata !"uint3", i32 0, i32 2}
!47 = metadata !{metadata !48}
!48 = metadata !{i32 0, i32 0, metadata !49}
!49 = metadata !{metadata !50}
!50 = metadata !{metadata !"out_data.V.user.V", metadata !5, metadata !"uint1", i32 0, i32 0}
!51 = metadata !{metadata !52}
!52 = metadata !{i32 0, i32 0, metadata !53}
!53 = metadata !{metadata !54}
!54 = metadata !{metadata !"out_data.V.last.V", metadata !5, metadata !"uint1", i32 0, i32 0}
!55 = metadata !{metadata !56}
!56 = metadata !{i32 0, i32 0, metadata !57}
!57 = metadata !{metadata !58}
!58 = metadata !{metadata !"out_data.V.id.V", metadata !5, metadata !"uint1", i32 0, i32 0}
!59 = metadata !{metadata !60}
!60 = metadata !{i32 0, i32 0, metadata !61}
!61 = metadata !{metadata !62}
!62 = metadata !{metadata !"out_data.V.dest.V", metadata !5, metadata !"uint1", i32 0, i32 0}
!63 = metadata !{metadata !64}
!64 = metadata !{i32 0, i32 31, metadata !65}
!65 = metadata !{metadata !66}
!66 = metadata !{metadata !"reduce", metadata !67, metadata !"int", i32 0, i32 31}
!67 = metadata !{metadata !68}
!68 = metadata !{i32 0, i32 0, i32 0}
