{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1586659693722 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1586659693730 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 12 00:18:13 2020 " "Processing started: Sun Apr 12 00:18:13 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1586659693730 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586659693730 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clockwork -c clockwork " "Command: quartus_map --read_settings_files=on --write_settings_files=off clockwork -c clockwork" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586659693730 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1586659694117 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1586659694117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockwork.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockwork.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockwork-Behavioral " "Found design unit 1: clockwork-Behavioral" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586659704544 ""} { "Info" "ISGN_ENTITY_NAME" "1 clockwork " "Found entity 1: clockwork" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586659704544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586659704544 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "clockwork " "Elaborating entity \"clockwork\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1586659704575 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mode clockwork.vhd(346) " "VHDL Process Statement warning at clockwork.vhd(346): signal \"mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 346 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1586659704587 "|clockwork"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "30 " "Inferred 30 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div4\"" {  } { { "clockwork.vhd" "Div4" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 277 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1586659705964 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "clockwork.vhd" "Div2" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 261 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1586659705964 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div5\"" {  } { { "clockwork.vhd" "Div5" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 282 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1586659705964 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div3\"" {  } { { "clockwork.vhd" "Div3" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 263 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1586659705964 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div6\"" {  } { { "clockwork.vhd" "Div6" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 287 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1586659705964 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod4\"" {  } { { "clockwork.vhd" "Mod4" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 278 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1586659705964 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "clockwork.vhd" "Mod2" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 262 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1586659705964 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod5\"" {  } { { "clockwork.vhd" "Mod5" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 283 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1586659705964 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "clockwork.vhd" "Mod3" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 264 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1586659705964 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod6\"" {  } { { "clockwork.vhd" "Mod6" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 288 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1586659705964 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div9\"" {  } { { "clockwork.vhd" "Div9" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 319 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1586659705964 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div12 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div12\"" {  } { { "clockwork.vhd" "Div12" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 340 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1586659705964 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div10 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div10\"" {  } { { "clockwork.vhd" "Div10" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 327 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1586659705964 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div13 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div13\"" {  } { { "clockwork.vhd" "Div13" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 342 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1586659705964 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "clockwork.vhd" "Div0" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 252 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1586659705964 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div7\"" {  } { { "clockwork.vhd" "Div7" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 299 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1586659705964 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div11 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div11\"" {  } { { "clockwork.vhd" "Div11" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 332 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1586659705964 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div14 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div14\"" {  } { { "clockwork.vhd" "Div14" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 344 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1586659705964 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "clockwork.vhd" "Div1" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 258 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1586659705964 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div8\"" {  } { { "clockwork.vhd" "Div8" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 305 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1586659705964 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod9\"" {  } { { "clockwork.vhd" "Mod9" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 320 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1586659705964 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod12 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod12\"" {  } { { "clockwork.vhd" "Mod12" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 341 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1586659705964 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod10 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod10\"" {  } { { "clockwork.vhd" "Mod10" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 328 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1586659705964 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod13 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod13\"" {  } { { "clockwork.vhd" "Mod13" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 343 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1586659705964 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "clockwork.vhd" "Mod0" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 253 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1586659705964 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod7\"" {  } { { "clockwork.vhd" "Mod7" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 300 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1586659705964 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod11 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod11\"" {  } { { "clockwork.vhd" "Mod11" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 333 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1586659705964 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod14 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod14\"" {  } { { "clockwork.vhd" "Mod14" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 345 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1586659705964 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "clockwork.vhd" "Mod1" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 259 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1586659705964 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod8\"" {  } { { "clockwork.vhd" "Mod8" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 306 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1586659705964 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1586659705964 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div4 " "Elaborated megafunction instantiation \"lpm_divide:Div4\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 277 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586659706041 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div4 " "Instantiated megafunction \"lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586659706041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586659706041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586659706041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586659706041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586659706041 ""}  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 277 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1586659706041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bpo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bpo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bpo " "Found entity 1: lpm_divide_bpo" {  } { { "db/lpm_divide_bpo.tdf" "" { Text "D:/intelFPGA_lite/program/clockwork/db/lpm_divide_bpo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586659706082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586659706082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "D:/intelFPGA_lite/program/clockwork/db/abs_divider_kbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586659706090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586659706090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ove.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ove " "Found entity 1: alt_u_div_ove" {  } { { "db/alt_u_div_ove.tdf" "" { Text "D:/intelFPGA_lite/program/clockwork/db/alt_u_div_ove.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586659706125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586659706125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_kn9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_kn9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_kn9 " "Found entity 1: lpm_abs_kn9" {  } { { "db/lpm_abs_kn9.tdf" "" { Text "D:/intelFPGA_lite/program/clockwork/db/lpm_abs_kn9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586659706141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586659706141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_4p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_4p9 " "Found entity 1: lpm_abs_4p9" {  } { { "db/lpm_abs_4p9.tdf" "" { Text "D:/intelFPGA_lite/program/clockwork/db/lpm_abs_4p9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586659706149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586659706149 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod4 " "Elaborated megafunction instantiation \"lpm_divide:Mod4\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 278 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586659706191 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod4 " "Instantiated megafunction \"lpm_divide:Mod4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586659706191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586659706191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586659706191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586659706191 ""}  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 278 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1586659706191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_75m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_75m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_75m " "Found entity 1: lpm_divide_75m" {  } { { "db/lpm_divide_75m.tdf" "" { Text "D:/intelFPGA_lite/program/clockwork/db/lpm_divide_75m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586659706229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586659706229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "D:/intelFPGA_lite/program/clockwork/db/sign_div_unsign_anh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586659706237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586659706237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_q2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_q2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_q2f " "Found entity 1: alt_u_div_q2f" {  } { { "db/alt_u_div_q2f.tdf" "" { Text "D:/intelFPGA_lite/program/clockwork/db/alt_u_div_q2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586659706313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586659706313 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig2\[31\] chrdig2\[31\]~_emulated chrdig2\[31\]~1 " "Register \"chrdig2\[31\]\" is converted into an equivalent circuit using register \"chrdig2\[31\]~_emulated\" and latch \"chrdig2\[31\]~1\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 317 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig2[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig2\[30\] chrdig2\[30\]~_emulated chrdig2\[30\]~5 " "Register \"chrdig2\[30\]\" is converted into an equivalent circuit using register \"chrdig2\[30\]~_emulated\" and latch \"chrdig2\[30\]~5\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 317 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig2[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig2\[29\] chrdig2\[29\]~_emulated chrdig2\[29\]~9 " "Register \"chrdig2\[29\]\" is converted into an equivalent circuit using register \"chrdig2\[29\]~_emulated\" and latch \"chrdig2\[29\]~9\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 317 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig2[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig2\[28\] chrdig2\[28\]~_emulated chrdig2\[28\]~13 " "Register \"chrdig2\[28\]\" is converted into an equivalent circuit using register \"chrdig2\[28\]~_emulated\" and latch \"chrdig2\[28\]~13\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 317 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig2[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig2\[27\] chrdig2\[27\]~_emulated chrdig2\[27\]~17 " "Register \"chrdig2\[27\]\" is converted into an equivalent circuit using register \"chrdig2\[27\]~_emulated\" and latch \"chrdig2\[27\]~17\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 317 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig2[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig2\[26\] chrdig2\[26\]~_emulated chrdig2\[26\]~21 " "Register \"chrdig2\[26\]\" is converted into an equivalent circuit using register \"chrdig2\[26\]~_emulated\" and latch \"chrdig2\[26\]~21\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 317 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig2[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig2\[25\] chrdig2\[25\]~_emulated chrdig2\[25\]~25 " "Register \"chrdig2\[25\]\" is converted into an equivalent circuit using register \"chrdig2\[25\]~_emulated\" and latch \"chrdig2\[25\]~25\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 317 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig2[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig2\[24\] chrdig2\[24\]~_emulated chrdig2\[24\]~29 " "Register \"chrdig2\[24\]\" is converted into an equivalent circuit using register \"chrdig2\[24\]~_emulated\" and latch \"chrdig2\[24\]~29\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 317 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig2[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig2\[23\] chrdig2\[23\]~_emulated chrdig2\[23\]~33 " "Register \"chrdig2\[23\]\" is converted into an equivalent circuit using register \"chrdig2\[23\]~_emulated\" and latch \"chrdig2\[23\]~33\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 317 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig2[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig2\[22\] chrdig2\[22\]~_emulated chrdig2\[22\]~37 " "Register \"chrdig2\[22\]\" is converted into an equivalent circuit using register \"chrdig2\[22\]~_emulated\" and latch \"chrdig2\[22\]~37\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 317 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig2[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig2\[21\] chrdig2\[21\]~_emulated chrdig2\[21\]~41 " "Register \"chrdig2\[21\]\" is converted into an equivalent circuit using register \"chrdig2\[21\]~_emulated\" and latch \"chrdig2\[21\]~41\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 317 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig2[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig2\[20\] chrdig2\[20\]~_emulated chrdig2\[20\]~45 " "Register \"chrdig2\[20\]\" is converted into an equivalent circuit using register \"chrdig2\[20\]~_emulated\" and latch \"chrdig2\[20\]~45\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 317 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig2[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig2\[19\] chrdig2\[19\]~_emulated chrdig2\[19\]~49 " "Register \"chrdig2\[19\]\" is converted into an equivalent circuit using register \"chrdig2\[19\]~_emulated\" and latch \"chrdig2\[19\]~49\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 317 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig2[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig2\[18\] chrdig2\[18\]~_emulated chrdig2\[18\]~53 " "Register \"chrdig2\[18\]\" is converted into an equivalent circuit using register \"chrdig2\[18\]~_emulated\" and latch \"chrdig2\[18\]~53\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 317 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig2[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig2\[17\] chrdig2\[17\]~_emulated chrdig2\[17\]~57 " "Register \"chrdig2\[17\]\" is converted into an equivalent circuit using register \"chrdig2\[17\]~_emulated\" and latch \"chrdig2\[17\]~57\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 317 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig2[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig2\[16\] chrdig2\[16\]~_emulated chrdig2\[16\]~61 " "Register \"chrdig2\[16\]\" is converted into an equivalent circuit using register \"chrdig2\[16\]~_emulated\" and latch \"chrdig2\[16\]~61\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 317 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig2[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig2\[15\] chrdig2\[15\]~_emulated chrdig2\[15\]~65 " "Register \"chrdig2\[15\]\" is converted into an equivalent circuit using register \"chrdig2\[15\]~_emulated\" and latch \"chrdig2\[15\]~65\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 317 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig2[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig2\[14\] chrdig2\[14\]~_emulated chrdig2\[14\]~69 " "Register \"chrdig2\[14\]\" is converted into an equivalent circuit using register \"chrdig2\[14\]~_emulated\" and latch \"chrdig2\[14\]~69\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 317 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig2[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig2\[13\] chrdig2\[13\]~_emulated chrdig2\[13\]~73 " "Register \"chrdig2\[13\]\" is converted into an equivalent circuit using register \"chrdig2\[13\]~_emulated\" and latch \"chrdig2\[13\]~73\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 317 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig2[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig2\[12\] chrdig2\[12\]~_emulated chrdig2\[12\]~77 " "Register \"chrdig2\[12\]\" is converted into an equivalent circuit using register \"chrdig2\[12\]~_emulated\" and latch \"chrdig2\[12\]~77\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 317 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig2[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig2\[11\] chrdig2\[11\]~_emulated chrdig2\[11\]~81 " "Register \"chrdig2\[11\]\" is converted into an equivalent circuit using register \"chrdig2\[11\]~_emulated\" and latch \"chrdig2\[11\]~81\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 317 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig2[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig2\[10\] chrdig2\[10\]~_emulated chrdig2\[10\]~85 " "Register \"chrdig2\[10\]\" is converted into an equivalent circuit using register \"chrdig2\[10\]~_emulated\" and latch \"chrdig2\[10\]~85\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 317 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig2[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig2\[9\] chrdig2\[9\]~_emulated chrdig2\[9\]~89 " "Register \"chrdig2\[9\]\" is converted into an equivalent circuit using register \"chrdig2\[9\]~_emulated\" and latch \"chrdig2\[9\]~89\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 317 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig2[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig2\[8\] chrdig2\[8\]~_emulated chrdig2\[8\]~93 " "Register \"chrdig2\[8\]\" is converted into an equivalent circuit using register \"chrdig2\[8\]~_emulated\" and latch \"chrdig2\[8\]~93\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 317 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig2[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig2\[7\] chrdig2\[7\]~_emulated chrdig2\[7\]~97 " "Register \"chrdig2\[7\]\" is converted into an equivalent circuit using register \"chrdig2\[7\]~_emulated\" and latch \"chrdig2\[7\]~97\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 317 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig2[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig2\[6\] chrdig2\[6\]~_emulated chrdig2\[6\]~101 " "Register \"chrdig2\[6\]\" is converted into an equivalent circuit using register \"chrdig2\[6\]~_emulated\" and latch \"chrdig2\[6\]~101\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 317 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig2[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig2\[5\] chrdig2\[5\]~_emulated chrdig2\[5\]~105 " "Register \"chrdig2\[5\]\" is converted into an equivalent circuit using register \"chrdig2\[5\]~_emulated\" and latch \"chrdig2\[5\]~105\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 317 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig2[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig2\[4\] chrdig2\[4\]~_emulated chrdig2\[4\]~109 " "Register \"chrdig2\[4\]\" is converted into an equivalent circuit using register \"chrdig2\[4\]~_emulated\" and latch \"chrdig2\[4\]~109\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 317 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig2[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig2\[3\] chrdig2\[3\]~_emulated chrdig2\[3\]~113 " "Register \"chrdig2\[3\]\" is converted into an equivalent circuit using register \"chrdig2\[3\]~_emulated\" and latch \"chrdig2\[3\]~113\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 317 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig2[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig2\[2\] chrdig2\[2\]~_emulated chrdig2\[2\]~117 " "Register \"chrdig2\[2\]\" is converted into an equivalent circuit using register \"chrdig2\[2\]~_emulated\" and latch \"chrdig2\[2\]~117\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 317 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig2[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig2\[1\] chrdig2\[1\]~_emulated chrdig2\[1\]~121 " "Register \"chrdig2\[1\]\" is converted into an equivalent circuit using register \"chrdig2\[1\]~_emulated\" and latch \"chrdig2\[1\]~121\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 317 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig2[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig2\[0\] chrdig2\[0\]~_emulated chrdig2\[0\]~125 " "Register \"chrdig2\[0\]\" is converted into an equivalent circuit using register \"chrdig2\[0\]~_emulated\" and latch \"chrdig2\[0\]~125\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 317 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig2[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig1\[31\] chrdig1\[31\]~_emulated chrdig1\[31\]~1 " "Register \"chrdig1\[31\]\" is converted into an equivalent circuit using register \"chrdig1\[31\]~_emulated\" and latch \"chrdig1\[31\]~1\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 317 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig1[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig1\[29\] chrdig1\[29\]~_emulated chrdig1\[29\]~5 " "Register \"chrdig1\[29\]\" is converted into an equivalent circuit using register \"chrdig1\[29\]~_emulated\" and latch \"chrdig1\[29\]~5\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 317 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig1[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig1\[28\] chrdig1\[28\]~_emulated chrdig1\[28\]~9 " "Register \"chrdig1\[28\]\" is converted into an equivalent circuit using register \"chrdig1\[28\]~_emulated\" and latch \"chrdig1\[28\]~9\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 317 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig1[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig1\[27\] chrdig1\[27\]~_emulated chrdig1\[27\]~13 " "Register \"chrdig1\[27\]\" is converted into an equivalent circuit using register \"chrdig1\[27\]~_emulated\" and latch \"chrdig1\[27\]~13\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 317 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig1[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig1\[26\] chrdig1\[26\]~_emulated chrdig1\[26\]~17 " "Register \"chrdig1\[26\]\" is converted into an equivalent circuit using register \"chrdig1\[26\]~_emulated\" and latch \"chrdig1\[26\]~17\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 317 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig1[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig1\[25\] chrdig1\[25\]~_emulated chrdig1\[25\]~21 " "Register \"chrdig1\[25\]\" is converted into an equivalent circuit using register \"chrdig1\[25\]~_emulated\" and latch \"chrdig1\[25\]~21\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 317 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig1[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig1\[24\] chrdig1\[24\]~_emulated chrdig1\[24\]~25 " "Register \"chrdig1\[24\]\" is converted into an equivalent circuit using register \"chrdig1\[24\]~_emulated\" and latch \"chrdig1\[24\]~25\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 317 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig1[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig1\[23\] chrdig1\[23\]~_emulated chrdig1\[23\]~29 " "Register \"chrdig1\[23\]\" is converted into an equivalent circuit using register \"chrdig1\[23\]~_emulated\" and latch \"chrdig1\[23\]~29\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 317 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig1[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig1\[22\] chrdig1\[22\]~_emulated chrdig1\[22\]~33 " "Register \"chrdig1\[22\]\" is converted into an equivalent circuit using register \"chrdig1\[22\]~_emulated\" and latch \"chrdig1\[22\]~33\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 317 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig1[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig1\[21\] chrdig1\[21\]~_emulated chrdig1\[21\]~37 " "Register \"chrdig1\[21\]\" is converted into an equivalent circuit using register \"chrdig1\[21\]~_emulated\" and latch \"chrdig1\[21\]~37\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 317 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig1[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig1\[20\] chrdig1\[20\]~_emulated chrdig1\[20\]~41 " "Register \"chrdig1\[20\]\" is converted into an equivalent circuit using register \"chrdig1\[20\]~_emulated\" and latch \"chrdig1\[20\]~41\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 317 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig1[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig1\[19\] chrdig1\[19\]~_emulated chrdig1\[19\]~45 " "Register \"chrdig1\[19\]\" is converted into an equivalent circuit using register \"chrdig1\[19\]~_emulated\" and latch \"chrdig1\[19\]~45\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 317 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig1[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig1\[18\] chrdig1\[18\]~_emulated chrdig1\[18\]~49 " "Register \"chrdig1\[18\]\" is converted into an equivalent circuit using register \"chrdig1\[18\]~_emulated\" and latch \"chrdig1\[18\]~49\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 317 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig1[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig1\[17\] chrdig1\[17\]~_emulated chrdig1\[17\]~53 " "Register \"chrdig1\[17\]\" is converted into an equivalent circuit using register \"chrdig1\[17\]~_emulated\" and latch \"chrdig1\[17\]~53\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 317 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig1[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig1\[16\] chrdig1\[16\]~_emulated chrdig1\[16\]~57 " "Register \"chrdig1\[16\]\" is converted into an equivalent circuit using register \"chrdig1\[16\]~_emulated\" and latch \"chrdig1\[16\]~57\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 317 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig1[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig1\[15\] chrdig1\[15\]~_emulated chrdig1\[15\]~61 " "Register \"chrdig1\[15\]\" is converted into an equivalent circuit using register \"chrdig1\[15\]~_emulated\" and latch \"chrdig1\[15\]~61\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 317 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig1[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig1\[14\] chrdig1\[14\]~_emulated chrdig1\[14\]~65 " "Register \"chrdig1\[14\]\" is converted into an equivalent circuit using register \"chrdig1\[14\]~_emulated\" and latch \"chrdig1\[14\]~65\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 317 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig1[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig1\[13\] chrdig1\[13\]~_emulated chrdig1\[13\]~69 " "Register \"chrdig1\[13\]\" is converted into an equivalent circuit using register \"chrdig1\[13\]~_emulated\" and latch \"chrdig1\[13\]~69\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 317 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig1[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig1\[12\] chrdig1\[12\]~_emulated chrdig1\[12\]~73 " "Register \"chrdig1\[12\]\" is converted into an equivalent circuit using register \"chrdig1\[12\]~_emulated\" and latch \"chrdig1\[12\]~73\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 317 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig1[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig1\[11\] chrdig1\[11\]~_emulated chrdig1\[11\]~77 " "Register \"chrdig1\[11\]\" is converted into an equivalent circuit using register \"chrdig1\[11\]~_emulated\" and latch \"chrdig1\[11\]~77\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 317 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig1[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig1\[10\] chrdig1\[10\]~_emulated chrdig1\[10\]~81 " "Register \"chrdig1\[10\]\" is converted into an equivalent circuit using register \"chrdig1\[10\]~_emulated\" and latch \"chrdig1\[10\]~81\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 317 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig1[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig1\[9\] chrdig1\[9\]~_emulated chrdig1\[9\]~85 " "Register \"chrdig1\[9\]\" is converted into an equivalent circuit using register \"chrdig1\[9\]~_emulated\" and latch \"chrdig1\[9\]~85\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 317 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig1[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig1\[8\] chrdig1\[8\]~_emulated chrdig1\[8\]~89 " "Register \"chrdig1\[8\]\" is converted into an equivalent circuit using register \"chrdig1\[8\]~_emulated\" and latch \"chrdig1\[8\]~89\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 317 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig1[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig1\[7\] chrdig1\[7\]~_emulated chrdig1\[7\]~93 " "Register \"chrdig1\[7\]\" is converted into an equivalent circuit using register \"chrdig1\[7\]~_emulated\" and latch \"chrdig1\[7\]~93\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 317 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig1[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig1\[6\] chrdig1\[6\]~_emulated chrdig1\[6\]~97 " "Register \"chrdig1\[6\]\" is converted into an equivalent circuit using register \"chrdig1\[6\]~_emulated\" and latch \"chrdig1\[6\]~97\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 317 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig1[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig1\[5\] chrdig1\[5\]~_emulated chrdig1\[5\]~101 " "Register \"chrdig1\[5\]\" is converted into an equivalent circuit using register \"chrdig1\[5\]~_emulated\" and latch \"chrdig1\[5\]~101\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 317 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig1[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig1\[4\] chrdig1\[4\]~_emulated chrdig1\[4\]~105 " "Register \"chrdig1\[4\]\" is converted into an equivalent circuit using register \"chrdig1\[4\]~_emulated\" and latch \"chrdig1\[4\]~105\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 317 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig1[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig1\[3\] chrdig1\[3\]~_emulated chrdig1\[3\]~109 " "Register \"chrdig1\[3\]\" is converted into an equivalent circuit using register \"chrdig1\[3\]~_emulated\" and latch \"chrdig1\[3\]~109\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 317 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig1[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig1\[2\] chrdig1\[2\]~_emulated chrdig1\[2\]~113 " "Register \"chrdig1\[2\]\" is converted into an equivalent circuit using register \"chrdig1\[2\]~_emulated\" and latch \"chrdig1\[2\]~113\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 317 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig1[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig1\[1\] chrdig1\[1\]~_emulated chrdig1\[1\]~117 " "Register \"chrdig1\[1\]\" is converted into an equivalent circuit using register \"chrdig1\[1\]~_emulated\" and latch \"chrdig1\[1\]~117\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 317 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig1[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig1\[0\] chrdig1\[0\]~_emulated chrdig1\[0\]~121 " "Register \"chrdig1\[0\]\" is converted into an equivalent circuit using register \"chrdig1\[0\]~_emulated\" and latch \"chrdig1\[0\]~121\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 317 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig1[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig4\[31\] chrdig4\[31\]~_emulated chrdig4\[31\]~1 " "Register \"chrdig4\[31\]\" is converted into an equivalent circuit using register \"chrdig4\[31\]~_emulated\" and latch \"chrdig4\[31\]~1\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig4[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig4\[30\] chrdig4\[30\]~_emulated chrdig4\[30\]~5 " "Register \"chrdig4\[30\]\" is converted into an equivalent circuit using register \"chrdig4\[30\]~_emulated\" and latch \"chrdig4\[30\]~5\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig4[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig4\[29\] chrdig4\[29\]~_emulated chrdig4\[29\]~9 " "Register \"chrdig4\[29\]\" is converted into an equivalent circuit using register \"chrdig4\[29\]~_emulated\" and latch \"chrdig4\[29\]~9\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig4[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig4\[28\] chrdig4\[28\]~_emulated chrdig4\[28\]~13 " "Register \"chrdig4\[28\]\" is converted into an equivalent circuit using register \"chrdig4\[28\]~_emulated\" and latch \"chrdig4\[28\]~13\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig4[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig4\[27\] chrdig4\[27\]~_emulated chrdig4\[27\]~17 " "Register \"chrdig4\[27\]\" is converted into an equivalent circuit using register \"chrdig4\[27\]~_emulated\" and latch \"chrdig4\[27\]~17\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig4[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig4\[26\] chrdig4\[26\]~_emulated chrdig4\[26\]~21 " "Register \"chrdig4\[26\]\" is converted into an equivalent circuit using register \"chrdig4\[26\]~_emulated\" and latch \"chrdig4\[26\]~21\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig4[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig4\[25\] chrdig4\[25\]~_emulated chrdig4\[25\]~25 " "Register \"chrdig4\[25\]\" is converted into an equivalent circuit using register \"chrdig4\[25\]~_emulated\" and latch \"chrdig4\[25\]~25\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig4[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig4\[24\] chrdig4\[24\]~_emulated chrdig4\[24\]~29 " "Register \"chrdig4\[24\]\" is converted into an equivalent circuit using register \"chrdig4\[24\]~_emulated\" and latch \"chrdig4\[24\]~29\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig4[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig4\[23\] chrdig4\[23\]~_emulated chrdig4\[23\]~33 " "Register \"chrdig4\[23\]\" is converted into an equivalent circuit using register \"chrdig4\[23\]~_emulated\" and latch \"chrdig4\[23\]~33\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig4[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig4\[22\] chrdig4\[22\]~_emulated chrdig4\[22\]~37 " "Register \"chrdig4\[22\]\" is converted into an equivalent circuit using register \"chrdig4\[22\]~_emulated\" and latch \"chrdig4\[22\]~37\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig4[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig4\[21\] chrdig4\[21\]~_emulated chrdig4\[21\]~41 " "Register \"chrdig4\[21\]\" is converted into an equivalent circuit using register \"chrdig4\[21\]~_emulated\" and latch \"chrdig4\[21\]~41\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig4[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig4\[20\] chrdig4\[20\]~_emulated chrdig4\[20\]~45 " "Register \"chrdig4\[20\]\" is converted into an equivalent circuit using register \"chrdig4\[20\]~_emulated\" and latch \"chrdig4\[20\]~45\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig4[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig4\[19\] chrdig4\[19\]~_emulated chrdig4\[19\]~49 " "Register \"chrdig4\[19\]\" is converted into an equivalent circuit using register \"chrdig4\[19\]~_emulated\" and latch \"chrdig4\[19\]~49\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig4[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig4\[18\] chrdig4\[18\]~_emulated chrdig4\[18\]~53 " "Register \"chrdig4\[18\]\" is converted into an equivalent circuit using register \"chrdig4\[18\]~_emulated\" and latch \"chrdig4\[18\]~53\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig4[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig4\[17\] chrdig4\[17\]~_emulated chrdig4\[17\]~57 " "Register \"chrdig4\[17\]\" is converted into an equivalent circuit using register \"chrdig4\[17\]~_emulated\" and latch \"chrdig4\[17\]~57\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig4[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig4\[16\] chrdig4\[16\]~_emulated chrdig4\[16\]~61 " "Register \"chrdig4\[16\]\" is converted into an equivalent circuit using register \"chrdig4\[16\]~_emulated\" and latch \"chrdig4\[16\]~61\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig4[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig4\[15\] chrdig4\[15\]~_emulated chrdig4\[15\]~65 " "Register \"chrdig4\[15\]\" is converted into an equivalent circuit using register \"chrdig4\[15\]~_emulated\" and latch \"chrdig4\[15\]~65\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig4[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig4\[14\] chrdig4\[14\]~_emulated chrdig4\[14\]~69 " "Register \"chrdig4\[14\]\" is converted into an equivalent circuit using register \"chrdig4\[14\]~_emulated\" and latch \"chrdig4\[14\]~69\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig4[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig4\[13\] chrdig4\[13\]~_emulated chrdig4\[13\]~73 " "Register \"chrdig4\[13\]\" is converted into an equivalent circuit using register \"chrdig4\[13\]~_emulated\" and latch \"chrdig4\[13\]~73\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig4[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig4\[12\] chrdig4\[12\]~_emulated chrdig4\[12\]~77 " "Register \"chrdig4\[12\]\" is converted into an equivalent circuit using register \"chrdig4\[12\]~_emulated\" and latch \"chrdig4\[12\]~77\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig4[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig4\[11\] chrdig4\[11\]~_emulated chrdig4\[11\]~81 " "Register \"chrdig4\[11\]\" is converted into an equivalent circuit using register \"chrdig4\[11\]~_emulated\" and latch \"chrdig4\[11\]~81\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig4[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig4\[10\] chrdig4\[10\]~_emulated chrdig4\[10\]~85 " "Register \"chrdig4\[10\]\" is converted into an equivalent circuit using register \"chrdig4\[10\]~_emulated\" and latch \"chrdig4\[10\]~85\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig4[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig4\[9\] chrdig4\[9\]~_emulated chrdig4\[9\]~89 " "Register \"chrdig4\[9\]\" is converted into an equivalent circuit using register \"chrdig4\[9\]~_emulated\" and latch \"chrdig4\[9\]~89\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig4[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig4\[8\] chrdig4\[8\]~_emulated chrdig4\[8\]~93 " "Register \"chrdig4\[8\]\" is converted into an equivalent circuit using register \"chrdig4\[8\]~_emulated\" and latch \"chrdig4\[8\]~93\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig4[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig4\[7\] chrdig4\[7\]~_emulated chrdig4\[7\]~97 " "Register \"chrdig4\[7\]\" is converted into an equivalent circuit using register \"chrdig4\[7\]~_emulated\" and latch \"chrdig4\[7\]~97\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig4[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig4\[6\] chrdig4\[6\]~_emulated chrdig4\[6\]~101 " "Register \"chrdig4\[6\]\" is converted into an equivalent circuit using register \"chrdig4\[6\]~_emulated\" and latch \"chrdig4\[6\]~101\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig4[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig4\[5\] chrdig4\[5\]~_emulated chrdig4\[5\]~105 " "Register \"chrdig4\[5\]\" is converted into an equivalent circuit using register \"chrdig4\[5\]~_emulated\" and latch \"chrdig4\[5\]~105\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig4[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig4\[4\] chrdig4\[4\]~_emulated chrdig4\[4\]~109 " "Register \"chrdig4\[4\]\" is converted into an equivalent circuit using register \"chrdig4\[4\]~_emulated\" and latch \"chrdig4\[4\]~109\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig4[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig4\[3\] chrdig4\[3\]~_emulated chrdig4\[3\]~113 " "Register \"chrdig4\[3\]\" is converted into an equivalent circuit using register \"chrdig4\[3\]~_emulated\" and latch \"chrdig4\[3\]~113\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig4[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig4\[2\] chrdig4\[2\]~_emulated chrdig4\[2\]~117 " "Register \"chrdig4\[2\]\" is converted into an equivalent circuit using register \"chrdig4\[2\]~_emulated\" and latch \"chrdig4\[2\]~117\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig4[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig4\[1\] chrdig4\[1\]~_emulated chrdig4\[1\]~121 " "Register \"chrdig4\[1\]\" is converted into an equivalent circuit using register \"chrdig4\[1\]~_emulated\" and latch \"chrdig4\[1\]~121\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig4[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig4\[0\] chrdig4\[0\]~_emulated chrdig4\[0\]~125 " "Register \"chrdig4\[0\]\" is converted into an equivalent circuit using register \"chrdig4\[0\]~_emulated\" and latch \"chrdig4\[0\]~125\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig4[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig3\[31\] chrdig3\[31\]~_emulated chrdig3\[31\]~1 " "Register \"chrdig3\[31\]\" is converted into an equivalent circuit using register \"chrdig3\[31\]~_emulated\" and latch \"chrdig3\[31\]~1\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig3[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig3\[29\] chrdig3\[29\]~_emulated chrdig3\[29\]~5 " "Register \"chrdig3\[29\]\" is converted into an equivalent circuit using register \"chrdig3\[29\]~_emulated\" and latch \"chrdig3\[29\]~5\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig3[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig3\[28\] chrdig3\[28\]~_emulated chrdig3\[28\]~9 " "Register \"chrdig3\[28\]\" is converted into an equivalent circuit using register \"chrdig3\[28\]~_emulated\" and latch \"chrdig3\[28\]~9\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig3[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig3\[27\] chrdig3\[27\]~_emulated chrdig3\[27\]~13 " "Register \"chrdig3\[27\]\" is converted into an equivalent circuit using register \"chrdig3\[27\]~_emulated\" and latch \"chrdig3\[27\]~13\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig3[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig3\[26\] chrdig3\[26\]~_emulated chrdig3\[26\]~17 " "Register \"chrdig3\[26\]\" is converted into an equivalent circuit using register \"chrdig3\[26\]~_emulated\" and latch \"chrdig3\[26\]~17\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig3[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig3\[25\] chrdig3\[25\]~_emulated chrdig3\[25\]~21 " "Register \"chrdig3\[25\]\" is converted into an equivalent circuit using register \"chrdig3\[25\]~_emulated\" and latch \"chrdig3\[25\]~21\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig3[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig3\[24\] chrdig3\[24\]~_emulated chrdig3\[24\]~25 " "Register \"chrdig3\[24\]\" is converted into an equivalent circuit using register \"chrdig3\[24\]~_emulated\" and latch \"chrdig3\[24\]~25\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig3[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig3\[23\] chrdig3\[23\]~_emulated chrdig3\[23\]~29 " "Register \"chrdig3\[23\]\" is converted into an equivalent circuit using register \"chrdig3\[23\]~_emulated\" and latch \"chrdig3\[23\]~29\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig3[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig3\[22\] chrdig3\[22\]~_emulated chrdig3\[22\]~33 " "Register \"chrdig3\[22\]\" is converted into an equivalent circuit using register \"chrdig3\[22\]~_emulated\" and latch \"chrdig3\[22\]~33\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig3[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig3\[21\] chrdig3\[21\]~_emulated chrdig3\[21\]~37 " "Register \"chrdig3\[21\]\" is converted into an equivalent circuit using register \"chrdig3\[21\]~_emulated\" and latch \"chrdig3\[21\]~37\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig3[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig3\[20\] chrdig3\[20\]~_emulated chrdig3\[20\]~41 " "Register \"chrdig3\[20\]\" is converted into an equivalent circuit using register \"chrdig3\[20\]~_emulated\" and latch \"chrdig3\[20\]~41\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig3[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig3\[19\] chrdig3\[19\]~_emulated chrdig3\[19\]~45 " "Register \"chrdig3\[19\]\" is converted into an equivalent circuit using register \"chrdig3\[19\]~_emulated\" and latch \"chrdig3\[19\]~45\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig3[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig3\[18\] chrdig3\[18\]~_emulated chrdig3\[18\]~49 " "Register \"chrdig3\[18\]\" is converted into an equivalent circuit using register \"chrdig3\[18\]~_emulated\" and latch \"chrdig3\[18\]~49\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig3[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig3\[17\] chrdig3\[17\]~_emulated chrdig3\[17\]~53 " "Register \"chrdig3\[17\]\" is converted into an equivalent circuit using register \"chrdig3\[17\]~_emulated\" and latch \"chrdig3\[17\]~53\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig3[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig3\[16\] chrdig3\[16\]~_emulated chrdig3\[16\]~57 " "Register \"chrdig3\[16\]\" is converted into an equivalent circuit using register \"chrdig3\[16\]~_emulated\" and latch \"chrdig3\[16\]~57\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig3[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig3\[15\] chrdig3\[15\]~_emulated chrdig3\[15\]~61 " "Register \"chrdig3\[15\]\" is converted into an equivalent circuit using register \"chrdig3\[15\]~_emulated\" and latch \"chrdig3\[15\]~61\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig3[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig3\[14\] chrdig3\[14\]~_emulated chrdig3\[14\]~65 " "Register \"chrdig3\[14\]\" is converted into an equivalent circuit using register \"chrdig3\[14\]~_emulated\" and latch \"chrdig3\[14\]~65\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig3[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig3\[13\] chrdig3\[13\]~_emulated chrdig3\[13\]~69 " "Register \"chrdig3\[13\]\" is converted into an equivalent circuit using register \"chrdig3\[13\]~_emulated\" and latch \"chrdig3\[13\]~69\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig3[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig3\[12\] chrdig3\[12\]~_emulated chrdig3\[12\]~73 " "Register \"chrdig3\[12\]\" is converted into an equivalent circuit using register \"chrdig3\[12\]~_emulated\" and latch \"chrdig3\[12\]~73\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig3[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig3\[11\] chrdig3\[11\]~_emulated chrdig3\[11\]~77 " "Register \"chrdig3\[11\]\" is converted into an equivalent circuit using register \"chrdig3\[11\]~_emulated\" and latch \"chrdig3\[11\]~77\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig3[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig3\[10\] chrdig3\[10\]~_emulated chrdig3\[10\]~81 " "Register \"chrdig3\[10\]\" is converted into an equivalent circuit using register \"chrdig3\[10\]~_emulated\" and latch \"chrdig3\[10\]~81\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig3[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig3\[9\] chrdig3\[9\]~_emulated chrdig3\[9\]~85 " "Register \"chrdig3\[9\]\" is converted into an equivalent circuit using register \"chrdig3\[9\]~_emulated\" and latch \"chrdig3\[9\]~85\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig3[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig3\[8\] chrdig3\[8\]~_emulated chrdig3\[8\]~89 " "Register \"chrdig3\[8\]\" is converted into an equivalent circuit using register \"chrdig3\[8\]~_emulated\" and latch \"chrdig3\[8\]~89\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig3[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig3\[7\] chrdig3\[7\]~_emulated chrdig3\[7\]~93 " "Register \"chrdig3\[7\]\" is converted into an equivalent circuit using register \"chrdig3\[7\]~_emulated\" and latch \"chrdig3\[7\]~93\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig3[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig3\[6\] chrdig3\[6\]~_emulated chrdig3\[6\]~97 " "Register \"chrdig3\[6\]\" is converted into an equivalent circuit using register \"chrdig3\[6\]~_emulated\" and latch \"chrdig3\[6\]~97\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig3[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig3\[5\] chrdig3\[5\]~_emulated chrdig3\[5\]~101 " "Register \"chrdig3\[5\]\" is converted into an equivalent circuit using register \"chrdig3\[5\]~_emulated\" and latch \"chrdig3\[5\]~101\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig3[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig3\[4\] chrdig3\[4\]~_emulated chrdig3\[4\]~105 " "Register \"chrdig3\[4\]\" is converted into an equivalent circuit using register \"chrdig3\[4\]~_emulated\" and latch \"chrdig3\[4\]~105\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig3[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig3\[3\] chrdig3\[3\]~_emulated chrdig3\[3\]~109 " "Register \"chrdig3\[3\]\" is converted into an equivalent circuit using register \"chrdig3\[3\]~_emulated\" and latch \"chrdig3\[3\]~109\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig3[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig3\[2\] chrdig3\[2\]~_emulated chrdig3\[2\]~113 " "Register \"chrdig3\[2\]\" is converted into an equivalent circuit using register \"chrdig3\[2\]~_emulated\" and latch \"chrdig3\[2\]~113\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig3[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig3\[1\] chrdig3\[1\]~_emulated chrdig3\[1\]~117 " "Register \"chrdig3\[1\]\" is converted into an equivalent circuit using register \"chrdig3\[1\]~_emulated\" and latch \"chrdig3\[1\]~117\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig3[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig3\[0\] chrdig3\[0\]~_emulated chrdig3\[0\]~121 " "Register \"chrdig3\[0\]\" is converted into an equivalent circuit using register \"chrdig3\[0\]~_emulated\" and latch \"chrdig3\[0\]~121\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig3[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig6\[31\] chrdig6\[31\]~_emulated chrdig6\[31\]~1 " "Register \"chrdig6\[31\]\" is converted into an equivalent circuit using register \"chrdig6\[31\]~_emulated\" and latch \"chrdig6\[31\]~1\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig6[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig6\[30\] chrdig6\[30\]~_emulated chrdig6\[30\]~5 " "Register \"chrdig6\[30\]\" is converted into an equivalent circuit using register \"chrdig6\[30\]~_emulated\" and latch \"chrdig6\[30\]~5\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig6[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig6\[29\] chrdig6\[29\]~_emulated chrdig6\[29\]~9 " "Register \"chrdig6\[29\]\" is converted into an equivalent circuit using register \"chrdig6\[29\]~_emulated\" and latch \"chrdig6\[29\]~9\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig6[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig6\[28\] chrdig6\[28\]~_emulated chrdig6\[28\]~13 " "Register \"chrdig6\[28\]\" is converted into an equivalent circuit using register \"chrdig6\[28\]~_emulated\" and latch \"chrdig6\[28\]~13\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig6[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig6\[27\] chrdig6\[27\]~_emulated chrdig6\[27\]~17 " "Register \"chrdig6\[27\]\" is converted into an equivalent circuit using register \"chrdig6\[27\]~_emulated\" and latch \"chrdig6\[27\]~17\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig6[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig6\[26\] chrdig6\[26\]~_emulated chrdig6\[26\]~21 " "Register \"chrdig6\[26\]\" is converted into an equivalent circuit using register \"chrdig6\[26\]~_emulated\" and latch \"chrdig6\[26\]~21\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig6[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig6\[25\] chrdig6\[25\]~_emulated chrdig6\[25\]~25 " "Register \"chrdig6\[25\]\" is converted into an equivalent circuit using register \"chrdig6\[25\]~_emulated\" and latch \"chrdig6\[25\]~25\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig6[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig6\[24\] chrdig6\[24\]~_emulated chrdig6\[24\]~29 " "Register \"chrdig6\[24\]\" is converted into an equivalent circuit using register \"chrdig6\[24\]~_emulated\" and latch \"chrdig6\[24\]~29\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig6[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig6\[23\] chrdig6\[23\]~_emulated chrdig6\[23\]~33 " "Register \"chrdig6\[23\]\" is converted into an equivalent circuit using register \"chrdig6\[23\]~_emulated\" and latch \"chrdig6\[23\]~33\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig6[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig6\[22\] chrdig6\[22\]~_emulated chrdig6\[22\]~37 " "Register \"chrdig6\[22\]\" is converted into an equivalent circuit using register \"chrdig6\[22\]~_emulated\" and latch \"chrdig6\[22\]~37\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig6[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig6\[21\] chrdig6\[21\]~_emulated chrdig6\[21\]~41 " "Register \"chrdig6\[21\]\" is converted into an equivalent circuit using register \"chrdig6\[21\]~_emulated\" and latch \"chrdig6\[21\]~41\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig6[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig6\[20\] chrdig6\[20\]~_emulated chrdig6\[20\]~45 " "Register \"chrdig6\[20\]\" is converted into an equivalent circuit using register \"chrdig6\[20\]~_emulated\" and latch \"chrdig6\[20\]~45\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig6[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig6\[19\] chrdig6\[19\]~_emulated chrdig6\[19\]~49 " "Register \"chrdig6\[19\]\" is converted into an equivalent circuit using register \"chrdig6\[19\]~_emulated\" and latch \"chrdig6\[19\]~49\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig6[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig6\[18\] chrdig6\[18\]~_emulated chrdig6\[18\]~53 " "Register \"chrdig6\[18\]\" is converted into an equivalent circuit using register \"chrdig6\[18\]~_emulated\" and latch \"chrdig6\[18\]~53\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig6[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig6\[17\] chrdig6\[17\]~_emulated chrdig6\[17\]~57 " "Register \"chrdig6\[17\]\" is converted into an equivalent circuit using register \"chrdig6\[17\]~_emulated\" and latch \"chrdig6\[17\]~57\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig6[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig6\[16\] chrdig6\[16\]~_emulated chrdig6\[16\]~61 " "Register \"chrdig6\[16\]\" is converted into an equivalent circuit using register \"chrdig6\[16\]~_emulated\" and latch \"chrdig6\[16\]~61\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig6[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig6\[15\] chrdig6\[15\]~_emulated chrdig6\[15\]~65 " "Register \"chrdig6\[15\]\" is converted into an equivalent circuit using register \"chrdig6\[15\]~_emulated\" and latch \"chrdig6\[15\]~65\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig6[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig6\[14\] chrdig6\[14\]~_emulated chrdig6\[14\]~69 " "Register \"chrdig6\[14\]\" is converted into an equivalent circuit using register \"chrdig6\[14\]~_emulated\" and latch \"chrdig6\[14\]~69\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig6[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig6\[13\] chrdig6\[13\]~_emulated chrdig6\[13\]~73 " "Register \"chrdig6\[13\]\" is converted into an equivalent circuit using register \"chrdig6\[13\]~_emulated\" and latch \"chrdig6\[13\]~73\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig6[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig6\[12\] chrdig6\[12\]~_emulated chrdig6\[12\]~77 " "Register \"chrdig6\[12\]\" is converted into an equivalent circuit using register \"chrdig6\[12\]~_emulated\" and latch \"chrdig6\[12\]~77\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig6[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig6\[11\] chrdig6\[11\]~_emulated chrdig6\[11\]~81 " "Register \"chrdig6\[11\]\" is converted into an equivalent circuit using register \"chrdig6\[11\]~_emulated\" and latch \"chrdig6\[11\]~81\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig6[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig6\[10\] chrdig6\[10\]~_emulated chrdig6\[10\]~85 " "Register \"chrdig6\[10\]\" is converted into an equivalent circuit using register \"chrdig6\[10\]~_emulated\" and latch \"chrdig6\[10\]~85\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig6[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig6\[9\] chrdig6\[9\]~_emulated chrdig6\[9\]~89 " "Register \"chrdig6\[9\]\" is converted into an equivalent circuit using register \"chrdig6\[9\]~_emulated\" and latch \"chrdig6\[9\]~89\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig6[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig6\[8\] chrdig6\[8\]~_emulated chrdig6\[8\]~93 " "Register \"chrdig6\[8\]\" is converted into an equivalent circuit using register \"chrdig6\[8\]~_emulated\" and latch \"chrdig6\[8\]~93\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig6[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig6\[7\] chrdig6\[7\]~_emulated chrdig6\[7\]~97 " "Register \"chrdig6\[7\]\" is converted into an equivalent circuit using register \"chrdig6\[7\]~_emulated\" and latch \"chrdig6\[7\]~97\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig6[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig6\[6\] chrdig6\[6\]~_emulated chrdig6\[6\]~101 " "Register \"chrdig6\[6\]\" is converted into an equivalent circuit using register \"chrdig6\[6\]~_emulated\" and latch \"chrdig6\[6\]~101\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig6[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig6\[5\] chrdig6\[5\]~_emulated chrdig6\[5\]~105 " "Register \"chrdig6\[5\]\" is converted into an equivalent circuit using register \"chrdig6\[5\]~_emulated\" and latch \"chrdig6\[5\]~105\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig6[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig6\[4\] chrdig6\[4\]~_emulated chrdig6\[4\]~109 " "Register \"chrdig6\[4\]\" is converted into an equivalent circuit using register \"chrdig6\[4\]~_emulated\" and latch \"chrdig6\[4\]~109\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig6[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig6\[3\] chrdig6\[3\]~_emulated chrdig6\[3\]~113 " "Register \"chrdig6\[3\]\" is converted into an equivalent circuit using register \"chrdig6\[3\]~_emulated\" and latch \"chrdig6\[3\]~113\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig6[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig6\[2\] chrdig6\[2\]~_emulated chrdig6\[2\]~117 " "Register \"chrdig6\[2\]\" is converted into an equivalent circuit using register \"chrdig6\[2\]~_emulated\" and latch \"chrdig6\[2\]~117\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig6[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig6\[1\] chrdig6\[1\]~_emulated chrdig6\[1\]~121 " "Register \"chrdig6\[1\]\" is converted into an equivalent circuit using register \"chrdig6\[1\]~_emulated\" and latch \"chrdig6\[1\]~121\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig6[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig6\[0\] chrdig6\[0\]~_emulated chrdig6\[0\]~125 " "Register \"chrdig6\[0\]\" is converted into an equivalent circuit using register \"chrdig6\[0\]~_emulated\" and latch \"chrdig6\[0\]~125\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig6[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig5\[31\] chrdig5\[31\]~_emulated chrdig5\[31\]~1 " "Register \"chrdig5\[31\]\" is converted into an equivalent circuit using register \"chrdig5\[31\]~_emulated\" and latch \"chrdig5\[31\]~1\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig5[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig5\[29\] chrdig5\[29\]~_emulated chrdig5\[29\]~5 " "Register \"chrdig5\[29\]\" is converted into an equivalent circuit using register \"chrdig5\[29\]~_emulated\" and latch \"chrdig5\[29\]~5\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig5[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig5\[28\] chrdig5\[28\]~_emulated chrdig5\[28\]~9 " "Register \"chrdig5\[28\]\" is converted into an equivalent circuit using register \"chrdig5\[28\]~_emulated\" and latch \"chrdig5\[28\]~9\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig5[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig5\[27\] chrdig5\[27\]~_emulated chrdig5\[27\]~13 " "Register \"chrdig5\[27\]\" is converted into an equivalent circuit using register \"chrdig5\[27\]~_emulated\" and latch \"chrdig5\[27\]~13\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig5[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig5\[26\] chrdig5\[26\]~_emulated chrdig5\[26\]~17 " "Register \"chrdig5\[26\]\" is converted into an equivalent circuit using register \"chrdig5\[26\]~_emulated\" and latch \"chrdig5\[26\]~17\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig5[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig5\[25\] chrdig5\[25\]~_emulated chrdig5\[25\]~21 " "Register \"chrdig5\[25\]\" is converted into an equivalent circuit using register \"chrdig5\[25\]~_emulated\" and latch \"chrdig5\[25\]~21\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig5[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig5\[24\] chrdig5\[24\]~_emulated chrdig5\[24\]~25 " "Register \"chrdig5\[24\]\" is converted into an equivalent circuit using register \"chrdig5\[24\]~_emulated\" and latch \"chrdig5\[24\]~25\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig5[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig5\[23\] chrdig5\[23\]~_emulated chrdig5\[23\]~29 " "Register \"chrdig5\[23\]\" is converted into an equivalent circuit using register \"chrdig5\[23\]~_emulated\" and latch \"chrdig5\[23\]~29\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig5[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig5\[22\] chrdig5\[22\]~_emulated chrdig5\[22\]~33 " "Register \"chrdig5\[22\]\" is converted into an equivalent circuit using register \"chrdig5\[22\]~_emulated\" and latch \"chrdig5\[22\]~33\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig5[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig5\[21\] chrdig5\[21\]~_emulated chrdig5\[21\]~37 " "Register \"chrdig5\[21\]\" is converted into an equivalent circuit using register \"chrdig5\[21\]~_emulated\" and latch \"chrdig5\[21\]~37\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig5[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig5\[20\] chrdig5\[20\]~_emulated chrdig5\[20\]~41 " "Register \"chrdig5\[20\]\" is converted into an equivalent circuit using register \"chrdig5\[20\]~_emulated\" and latch \"chrdig5\[20\]~41\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig5[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig5\[19\] chrdig5\[19\]~_emulated chrdig5\[19\]~45 " "Register \"chrdig5\[19\]\" is converted into an equivalent circuit using register \"chrdig5\[19\]~_emulated\" and latch \"chrdig5\[19\]~45\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig5[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig5\[18\] chrdig5\[18\]~_emulated chrdig5\[18\]~49 " "Register \"chrdig5\[18\]\" is converted into an equivalent circuit using register \"chrdig5\[18\]~_emulated\" and latch \"chrdig5\[18\]~49\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig5[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig5\[17\] chrdig5\[17\]~_emulated chrdig5\[17\]~53 " "Register \"chrdig5\[17\]\" is converted into an equivalent circuit using register \"chrdig5\[17\]~_emulated\" and latch \"chrdig5\[17\]~53\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig5[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig5\[16\] chrdig5\[16\]~_emulated chrdig5\[16\]~57 " "Register \"chrdig5\[16\]\" is converted into an equivalent circuit using register \"chrdig5\[16\]~_emulated\" and latch \"chrdig5\[16\]~57\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig5[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig5\[15\] chrdig5\[15\]~_emulated chrdig5\[15\]~61 " "Register \"chrdig5\[15\]\" is converted into an equivalent circuit using register \"chrdig5\[15\]~_emulated\" and latch \"chrdig5\[15\]~61\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig5[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig5\[14\] chrdig5\[14\]~_emulated chrdig5\[14\]~65 " "Register \"chrdig5\[14\]\" is converted into an equivalent circuit using register \"chrdig5\[14\]~_emulated\" and latch \"chrdig5\[14\]~65\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig5[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig5\[13\] chrdig5\[13\]~_emulated chrdig5\[13\]~69 " "Register \"chrdig5\[13\]\" is converted into an equivalent circuit using register \"chrdig5\[13\]~_emulated\" and latch \"chrdig5\[13\]~69\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig5[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig5\[12\] chrdig5\[12\]~_emulated chrdig5\[12\]~73 " "Register \"chrdig5\[12\]\" is converted into an equivalent circuit using register \"chrdig5\[12\]~_emulated\" and latch \"chrdig5\[12\]~73\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig5[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig5\[11\] chrdig5\[11\]~_emulated chrdig5\[11\]~77 " "Register \"chrdig5\[11\]\" is converted into an equivalent circuit using register \"chrdig5\[11\]~_emulated\" and latch \"chrdig5\[11\]~77\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig5[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig5\[10\] chrdig5\[10\]~_emulated chrdig5\[10\]~81 " "Register \"chrdig5\[10\]\" is converted into an equivalent circuit using register \"chrdig5\[10\]~_emulated\" and latch \"chrdig5\[10\]~81\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig5[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig5\[9\] chrdig5\[9\]~_emulated chrdig5\[9\]~85 " "Register \"chrdig5\[9\]\" is converted into an equivalent circuit using register \"chrdig5\[9\]~_emulated\" and latch \"chrdig5\[9\]~85\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig5[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig5\[8\] chrdig5\[8\]~_emulated chrdig5\[8\]~89 " "Register \"chrdig5\[8\]\" is converted into an equivalent circuit using register \"chrdig5\[8\]~_emulated\" and latch \"chrdig5\[8\]~89\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig5[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig5\[7\] chrdig5\[7\]~_emulated chrdig5\[7\]~93 " "Register \"chrdig5\[7\]\" is converted into an equivalent circuit using register \"chrdig5\[7\]~_emulated\" and latch \"chrdig5\[7\]~93\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig5[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig5\[6\] chrdig5\[6\]~_emulated chrdig5\[6\]~97 " "Register \"chrdig5\[6\]\" is converted into an equivalent circuit using register \"chrdig5\[6\]~_emulated\" and latch \"chrdig5\[6\]~97\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig5[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig5\[5\] chrdig5\[5\]~_emulated chrdig5\[5\]~101 " "Register \"chrdig5\[5\]\" is converted into an equivalent circuit using register \"chrdig5\[5\]~_emulated\" and latch \"chrdig5\[5\]~101\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig5[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig5\[4\] chrdig5\[4\]~_emulated chrdig5\[4\]~105 " "Register \"chrdig5\[4\]\" is converted into an equivalent circuit using register \"chrdig5\[4\]~_emulated\" and latch \"chrdig5\[4\]~105\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig5[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig5\[3\] chrdig5\[3\]~_emulated chrdig5\[3\]~109 " "Register \"chrdig5\[3\]\" is converted into an equivalent circuit using register \"chrdig5\[3\]~_emulated\" and latch \"chrdig5\[3\]~109\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig5[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig5\[2\] chrdig5\[2\]~_emulated chrdig5\[2\]~113 " "Register \"chrdig5\[2\]\" is converted into an equivalent circuit using register \"chrdig5\[2\]~_emulated\" and latch \"chrdig5\[2\]~113\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig5[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig5\[1\] chrdig5\[1\]~_emulated chrdig5\[1\]~117 " "Register \"chrdig5\[1\]\" is converted into an equivalent circuit using register \"chrdig5\[1\]~_emulated\" and latch \"chrdig5\[1\]~117\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig5[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "chrdig5\[0\] chrdig5\[0\]~_emulated chrdig5\[0\]~121 " "Register \"chrdig5\[0\]\" is converted into an equivalent circuit using register \"chrdig5\[0\]~_emulated\" and latch \"chrdig5\[0\]~121\"" {  } { { "clockwork.vhd" "" { Text "D:/intelFPGA_lite/program/clockwork/clockwork.vhd" 325 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chrdig5[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:mili\[31\] \\chronos_time:mili\[31\]~_emulated \\chronos_time:mili\[31\]~1 " "Register \"\\chronos_time:mili\[31\]\" is converted into an equivalent circuit using register \"\\chronos_time:mili\[31\]~_emulated\" and latch \"\\chronos_time:mili\[31\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:mili[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:sec\[31\] \\chronos_time:sec\[31\]~_emulated \\chronos_time:sec\[31\]~1 " "Register \"\\chronos_time:sec\[31\]\" is converted into an equivalent circuit using register \"\\chronos_time:sec\[31\]~_emulated\" and latch \"\\chronos_time:sec\[31\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:sec[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:min\[31\] \\chronos_time:min\[31\]~_emulated \\chronos_time:min\[31\]~1 " "Register \"\\chronos_time:min\[31\]\" is converted into an equivalent circuit using register \"\\chronos_time:min\[31\]~_emulated\" and latch \"\\chronos_time:min\[31\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:min[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:sec\[0\] \\chronos_time:sec\[0\]~_emulated \\chronos_time:sec\[0\]~1 " "Register \"\\chronos_time:sec\[0\]\" is converted into an equivalent circuit using register \"\\chronos_time:sec\[0\]~_emulated\" and latch \"\\chronos_time:sec\[0\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:sec[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:sec\[1\] \\chronos_time:sec\[1\]~_emulated \\chronos_time:sec\[1\]~1 " "Register \"\\chronos_time:sec\[1\]\" is converted into an equivalent circuit using register \"\\chronos_time:sec\[1\]~_emulated\" and latch \"\\chronos_time:sec\[1\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:sec[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:sec\[2\] \\chronos_time:sec\[2\]~_emulated \\chronos_time:sec\[2\]~1 " "Register \"\\chronos_time:sec\[2\]\" is converted into an equivalent circuit using register \"\\chronos_time:sec\[2\]~_emulated\" and latch \"\\chronos_time:sec\[2\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:sec[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:sec\[3\] \\chronos_time:sec\[3\]~_emulated \\chronos_time:sec\[3\]~1 " "Register \"\\chronos_time:sec\[3\]\" is converted into an equivalent circuit using register \"\\chronos_time:sec\[3\]~_emulated\" and latch \"\\chronos_time:sec\[3\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:sec[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:sec\[4\] \\chronos_time:sec\[4\]~_emulated \\chronos_time:sec\[4\]~1 " "Register \"\\chronos_time:sec\[4\]\" is converted into an equivalent circuit using register \"\\chronos_time:sec\[4\]~_emulated\" and latch \"\\chronos_time:sec\[4\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:sec[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:sec\[5\] \\chronos_time:sec\[5\]~_emulated \\chronos_time:sec\[5\]~1 " "Register \"\\chronos_time:sec\[5\]\" is converted into an equivalent circuit using register \"\\chronos_time:sec\[5\]~_emulated\" and latch \"\\chronos_time:sec\[5\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:sec[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:sec\[6\] \\chronos_time:sec\[6\]~_emulated \\chronos_time:sec\[6\]~1 " "Register \"\\chronos_time:sec\[6\]\" is converted into an equivalent circuit using register \"\\chronos_time:sec\[6\]~_emulated\" and latch \"\\chronos_time:sec\[6\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:sec[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:sec\[7\] \\chronos_time:sec\[7\]~_emulated \\chronos_time:sec\[7\]~1 " "Register \"\\chronos_time:sec\[7\]\" is converted into an equivalent circuit using register \"\\chronos_time:sec\[7\]~_emulated\" and latch \"\\chronos_time:sec\[7\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:sec[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:sec\[8\] \\chronos_time:sec\[8\]~_emulated \\chronos_time:sec\[8\]~1 " "Register \"\\chronos_time:sec\[8\]\" is converted into an equivalent circuit using register \"\\chronos_time:sec\[8\]~_emulated\" and latch \"\\chronos_time:sec\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:sec[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:sec\[9\] \\chronos_time:sec\[9\]~_emulated \\chronos_time:sec\[9\]~1 " "Register \"\\chronos_time:sec\[9\]\" is converted into an equivalent circuit using register \"\\chronos_time:sec\[9\]~_emulated\" and latch \"\\chronos_time:sec\[9\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:sec[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:sec\[10\] \\chronos_time:sec\[10\]~_emulated \\chronos_time:sec\[10\]~1 " "Register \"\\chronos_time:sec\[10\]\" is converted into an equivalent circuit using register \"\\chronos_time:sec\[10\]~_emulated\" and latch \"\\chronos_time:sec\[10\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:sec[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:sec\[11\] \\chronos_time:sec\[11\]~_emulated \\chronos_time:sec\[11\]~1 " "Register \"\\chronos_time:sec\[11\]\" is converted into an equivalent circuit using register \"\\chronos_time:sec\[11\]~_emulated\" and latch \"\\chronos_time:sec\[11\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:sec[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:sec\[12\] \\chronos_time:sec\[12\]~_emulated \\chronos_time:sec\[12\]~1 " "Register \"\\chronos_time:sec\[12\]\" is converted into an equivalent circuit using register \"\\chronos_time:sec\[12\]~_emulated\" and latch \"\\chronos_time:sec\[12\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:sec[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:sec\[13\] \\chronos_time:sec\[13\]~_emulated \\chronos_time:sec\[13\]~1 " "Register \"\\chronos_time:sec\[13\]\" is converted into an equivalent circuit using register \"\\chronos_time:sec\[13\]~_emulated\" and latch \"\\chronos_time:sec\[13\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:sec[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:sec\[14\] \\chronos_time:sec\[14\]~_emulated \\chronos_time:sec\[14\]~1 " "Register \"\\chronos_time:sec\[14\]\" is converted into an equivalent circuit using register \"\\chronos_time:sec\[14\]~_emulated\" and latch \"\\chronos_time:sec\[14\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:sec[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:sec\[15\] \\chronos_time:sec\[15\]~_emulated \\chronos_time:sec\[15\]~1 " "Register \"\\chronos_time:sec\[15\]\" is converted into an equivalent circuit using register \"\\chronos_time:sec\[15\]~_emulated\" and latch \"\\chronos_time:sec\[15\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:sec[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:sec\[16\] \\chronos_time:sec\[16\]~_emulated \\chronos_time:sec\[16\]~1 " "Register \"\\chronos_time:sec\[16\]\" is converted into an equivalent circuit using register \"\\chronos_time:sec\[16\]~_emulated\" and latch \"\\chronos_time:sec\[16\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:sec[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:sec\[17\] \\chronos_time:sec\[17\]~_emulated \\chronos_time:sec\[17\]~1 " "Register \"\\chronos_time:sec\[17\]\" is converted into an equivalent circuit using register \"\\chronos_time:sec\[17\]~_emulated\" and latch \"\\chronos_time:sec\[17\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:sec[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:sec\[18\] \\chronos_time:sec\[18\]~_emulated \\chronos_time:sec\[18\]~1 " "Register \"\\chronos_time:sec\[18\]\" is converted into an equivalent circuit using register \"\\chronos_time:sec\[18\]~_emulated\" and latch \"\\chronos_time:sec\[18\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:sec[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:sec\[19\] \\chronos_time:sec\[19\]~_emulated \\chronos_time:sec\[19\]~1 " "Register \"\\chronos_time:sec\[19\]\" is converted into an equivalent circuit using register \"\\chronos_time:sec\[19\]~_emulated\" and latch \"\\chronos_time:sec\[19\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:sec[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:sec\[20\] \\chronos_time:sec\[20\]~_emulated \\chronos_time:sec\[20\]~1 " "Register \"\\chronos_time:sec\[20\]\" is converted into an equivalent circuit using register \"\\chronos_time:sec\[20\]~_emulated\" and latch \"\\chronos_time:sec\[20\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:sec[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:sec\[21\] \\chronos_time:sec\[21\]~_emulated \\chronos_time:sec\[21\]~1 " "Register \"\\chronos_time:sec\[21\]\" is converted into an equivalent circuit using register \"\\chronos_time:sec\[21\]~_emulated\" and latch \"\\chronos_time:sec\[21\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:sec[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:sec\[22\] \\chronos_time:sec\[22\]~_emulated \\chronos_time:sec\[22\]~1 " "Register \"\\chronos_time:sec\[22\]\" is converted into an equivalent circuit using register \"\\chronos_time:sec\[22\]~_emulated\" and latch \"\\chronos_time:sec\[22\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:sec[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:sec\[23\] \\chronos_time:sec\[23\]~_emulated \\chronos_time:sec\[23\]~1 " "Register \"\\chronos_time:sec\[23\]\" is converted into an equivalent circuit using register \"\\chronos_time:sec\[23\]~_emulated\" and latch \"\\chronos_time:sec\[23\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:sec[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:sec\[24\] \\chronos_time:sec\[24\]~_emulated \\chronos_time:sec\[24\]~1 " "Register \"\\chronos_time:sec\[24\]\" is converted into an equivalent circuit using register \"\\chronos_time:sec\[24\]~_emulated\" and latch \"\\chronos_time:sec\[24\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:sec[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:sec\[25\] \\chronos_time:sec\[25\]~_emulated \\chronos_time:sec\[25\]~1 " "Register \"\\chronos_time:sec\[25\]\" is converted into an equivalent circuit using register \"\\chronos_time:sec\[25\]~_emulated\" and latch \"\\chronos_time:sec\[25\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:sec[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:sec\[26\] \\chronos_time:sec\[26\]~_emulated \\chronos_time:sec\[26\]~1 " "Register \"\\chronos_time:sec\[26\]\" is converted into an equivalent circuit using register \"\\chronos_time:sec\[26\]~_emulated\" and latch \"\\chronos_time:sec\[26\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:sec[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:sec\[27\] \\chronos_time:sec\[27\]~_emulated \\chronos_time:sec\[27\]~1 " "Register \"\\chronos_time:sec\[27\]\" is converted into an equivalent circuit using register \"\\chronos_time:sec\[27\]~_emulated\" and latch \"\\chronos_time:sec\[27\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:sec[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:sec\[28\] \\chronos_time:sec\[28\]~_emulated \\chronos_time:sec\[28\]~1 " "Register \"\\chronos_time:sec\[28\]\" is converted into an equivalent circuit using register \"\\chronos_time:sec\[28\]~_emulated\" and latch \"\\chronos_time:sec\[28\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:sec[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:sec\[29\] \\chronos_time:sec\[29\]~_emulated \\chronos_time:sec\[29\]~1 " "Register \"\\chronos_time:sec\[29\]\" is converted into an equivalent circuit using register \"\\chronos_time:sec\[29\]~_emulated\" and latch \"\\chronos_time:sec\[29\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:sec[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:sec\[30\] \\chronos_time:sec\[30\]~_emulated \\chronos_time:sec\[30\]~1 " "Register \"\\chronos_time:sec\[30\]\" is converted into an equivalent circuit using register \"\\chronos_time:sec\[30\]~_emulated\" and latch \"\\chronos_time:sec\[30\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:sec[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:mili\[30\] \\chronos_time:mili\[30\]~_emulated \\chronos_time:mili\[30\]~1 " "Register \"\\chronos_time:mili\[30\]\" is converted into an equivalent circuit using register \"\\chronos_time:mili\[30\]~_emulated\" and latch \"\\chronos_time:mili\[30\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:mili[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:mili\[29\] \\chronos_time:mili\[29\]~_emulated \\chronos_time:mili\[29\]~1 " "Register \"\\chronos_time:mili\[29\]\" is converted into an equivalent circuit using register \"\\chronos_time:mili\[29\]~_emulated\" and latch \"\\chronos_time:mili\[29\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:mili[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:mili\[28\] \\chronos_time:mili\[28\]~_emulated \\chronos_time:mili\[28\]~1 " "Register \"\\chronos_time:mili\[28\]\" is converted into an equivalent circuit using register \"\\chronos_time:mili\[28\]~_emulated\" and latch \"\\chronos_time:mili\[28\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:mili[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:mili\[27\] \\chronos_time:mili\[27\]~_emulated \\chronos_time:mili\[27\]~1 " "Register \"\\chronos_time:mili\[27\]\" is converted into an equivalent circuit using register \"\\chronos_time:mili\[27\]~_emulated\" and latch \"\\chronos_time:mili\[27\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:mili[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:mili\[26\] \\chronos_time:mili\[26\]~_emulated \\chronos_time:mili\[26\]~1 " "Register \"\\chronos_time:mili\[26\]\" is converted into an equivalent circuit using register \"\\chronos_time:mili\[26\]~_emulated\" and latch \"\\chronos_time:mili\[26\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:mili[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:mili\[25\] \\chronos_time:mili\[25\]~_emulated \\chronos_time:mili\[25\]~1 " "Register \"\\chronos_time:mili\[25\]\" is converted into an equivalent circuit using register \"\\chronos_time:mili\[25\]~_emulated\" and latch \"\\chronos_time:mili\[25\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:mili[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:mili\[24\] \\chronos_time:mili\[24\]~_emulated \\chronos_time:mili\[24\]~1 " "Register \"\\chronos_time:mili\[24\]\" is converted into an equivalent circuit using register \"\\chronos_time:mili\[24\]~_emulated\" and latch \"\\chronos_time:mili\[24\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:mili[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:mili\[23\] \\chronos_time:mili\[23\]~_emulated \\chronos_time:mili\[23\]~1 " "Register \"\\chronos_time:mili\[23\]\" is converted into an equivalent circuit using register \"\\chronos_time:mili\[23\]~_emulated\" and latch \"\\chronos_time:mili\[23\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:mili[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:mili\[22\] \\chronos_time:mili\[22\]~_emulated \\chronos_time:mili\[22\]~1 " "Register \"\\chronos_time:mili\[22\]\" is converted into an equivalent circuit using register \"\\chronos_time:mili\[22\]~_emulated\" and latch \"\\chronos_time:mili\[22\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:mili[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:mili\[21\] \\chronos_time:mili\[21\]~_emulated \\chronos_time:mili\[21\]~1 " "Register \"\\chronos_time:mili\[21\]\" is converted into an equivalent circuit using register \"\\chronos_time:mili\[21\]~_emulated\" and latch \"\\chronos_time:mili\[21\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:mili[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:mili\[20\] \\chronos_time:mili\[20\]~_emulated \\chronos_time:mili\[20\]~1 " "Register \"\\chronos_time:mili\[20\]\" is converted into an equivalent circuit using register \"\\chronos_time:mili\[20\]~_emulated\" and latch \"\\chronos_time:mili\[20\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:mili[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:mili\[19\] \\chronos_time:mili\[19\]~_emulated \\chronos_time:mili\[19\]~1 " "Register \"\\chronos_time:mili\[19\]\" is converted into an equivalent circuit using register \"\\chronos_time:mili\[19\]~_emulated\" and latch \"\\chronos_time:mili\[19\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:mili[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:mili\[18\] \\chronos_time:mili\[18\]~_emulated \\chronos_time:mili\[18\]~1 " "Register \"\\chronos_time:mili\[18\]\" is converted into an equivalent circuit using register \"\\chronos_time:mili\[18\]~_emulated\" and latch \"\\chronos_time:mili\[18\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:mili[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:mili\[17\] \\chronos_time:mili\[17\]~_emulated \\chronos_time:mili\[17\]~1 " "Register \"\\chronos_time:mili\[17\]\" is converted into an equivalent circuit using register \"\\chronos_time:mili\[17\]~_emulated\" and latch \"\\chronos_time:mili\[17\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:mili[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:mili\[16\] \\chronos_time:mili\[16\]~_emulated \\chronos_time:mili\[16\]~1 " "Register \"\\chronos_time:mili\[16\]\" is converted into an equivalent circuit using register \"\\chronos_time:mili\[16\]~_emulated\" and latch \"\\chronos_time:mili\[16\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:mili[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:mili\[15\] \\chronos_time:mili\[15\]~_emulated \\chronos_time:mili\[15\]~1 " "Register \"\\chronos_time:mili\[15\]\" is converted into an equivalent circuit using register \"\\chronos_time:mili\[15\]~_emulated\" and latch \"\\chronos_time:mili\[15\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:mili[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:mili\[14\] \\chronos_time:mili\[14\]~_emulated \\chronos_time:mili\[14\]~1 " "Register \"\\chronos_time:mili\[14\]\" is converted into an equivalent circuit using register \"\\chronos_time:mili\[14\]~_emulated\" and latch \"\\chronos_time:mili\[14\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:mili[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:mili\[13\] \\chronos_time:mili\[13\]~_emulated \\chronos_time:mili\[13\]~1 " "Register \"\\chronos_time:mili\[13\]\" is converted into an equivalent circuit using register \"\\chronos_time:mili\[13\]~_emulated\" and latch \"\\chronos_time:mili\[13\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:mili[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:mili\[12\] \\chronos_time:mili\[12\]~_emulated \\chronos_time:mili\[12\]~1 " "Register \"\\chronos_time:mili\[12\]\" is converted into an equivalent circuit using register \"\\chronos_time:mili\[12\]~_emulated\" and latch \"\\chronos_time:mili\[12\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:mili[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:mili\[11\] \\chronos_time:mili\[11\]~_emulated \\chronos_time:mili\[11\]~1 " "Register \"\\chronos_time:mili\[11\]\" is converted into an equivalent circuit using register \"\\chronos_time:mili\[11\]~_emulated\" and latch \"\\chronos_time:mili\[11\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:mili[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:mili\[10\] \\chronos_time:mili\[10\]~_emulated \\chronos_time:mili\[10\]~1 " "Register \"\\chronos_time:mili\[10\]\" is converted into an equivalent circuit using register \"\\chronos_time:mili\[10\]~_emulated\" and latch \"\\chronos_time:mili\[10\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:mili[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:mili\[9\] \\chronos_time:mili\[9\]~_emulated \\chronos_time:mili\[9\]~1 " "Register \"\\chronos_time:mili\[9\]\" is converted into an equivalent circuit using register \"\\chronos_time:mili\[9\]~_emulated\" and latch \"\\chronos_time:mili\[9\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:mili[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:mili\[8\] \\chronos_time:mili\[8\]~_emulated \\chronos_time:mili\[8\]~1 " "Register \"\\chronos_time:mili\[8\]\" is converted into an equivalent circuit using register \"\\chronos_time:mili\[8\]~_emulated\" and latch \"\\chronos_time:mili\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:mili[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:mili\[7\] \\chronos_time:mili\[7\]~_emulated \\chronos_time:mili\[7\]~1 " "Register \"\\chronos_time:mili\[7\]\" is converted into an equivalent circuit using register \"\\chronos_time:mili\[7\]~_emulated\" and latch \"\\chronos_time:mili\[7\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:mili[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:mili\[6\] \\chronos_time:mili\[6\]~_emulated \\chronos_time:mili\[6\]~1 " "Register \"\\chronos_time:mili\[6\]\" is converted into an equivalent circuit using register \"\\chronos_time:mili\[6\]~_emulated\" and latch \"\\chronos_time:mili\[6\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:mili[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:mili\[5\] \\chronos_time:mili\[5\]~_emulated \\chronos_time:mili\[5\]~1 " "Register \"\\chronos_time:mili\[5\]\" is converted into an equivalent circuit using register \"\\chronos_time:mili\[5\]~_emulated\" and latch \"\\chronos_time:mili\[5\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:mili[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:mili\[4\] \\chronos_time:mili\[4\]~_emulated \\chronos_time:mili\[4\]~1 " "Register \"\\chronos_time:mili\[4\]\" is converted into an equivalent circuit using register \"\\chronos_time:mili\[4\]~_emulated\" and latch \"\\chronos_time:mili\[4\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:mili[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:mili\[3\] \\chronos_time:mili\[3\]~_emulated \\chronos_time:mili\[3\]~1 " "Register \"\\chronos_time:mili\[3\]\" is converted into an equivalent circuit using register \"\\chronos_time:mili\[3\]~_emulated\" and latch \"\\chronos_time:mili\[3\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:mili[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:mili\[2\] \\chronos_time:mili\[2\]~_emulated \\chronos_time:mili\[2\]~1 " "Register \"\\chronos_time:mili\[2\]\" is converted into an equivalent circuit using register \"\\chronos_time:mili\[2\]~_emulated\" and latch \"\\chronos_time:mili\[2\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:mili[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:mili\[1\] \\chronos_time:mili\[1\]~_emulated \\chronos_time:mili\[1\]~1 " "Register \"\\chronos_time:mili\[1\]\" is converted into an equivalent circuit using register \"\\chronos_time:mili\[1\]~_emulated\" and latch \"\\chronos_time:mili\[1\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:mili[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:mili\[0\] \\chronos_time:mili\[0\]~_emulated \\chronos_time:mili\[0\]~1 " "Register \"\\chronos_time:mili\[0\]\" is converted into an equivalent circuit using register \"\\chronos_time:mili\[0\]~_emulated\" and latch \"\\chronos_time:mili\[0\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:mili[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:min\[30\] \\chronos_time:min\[30\]~_emulated \\chronos_time:min\[30\]~1 " "Register \"\\chronos_time:min\[30\]\" is converted into an equivalent circuit using register \"\\chronos_time:min\[30\]~_emulated\" and latch \"\\chronos_time:min\[30\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:min[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:min\[29\] \\chronos_time:min\[29\]~_emulated \\chronos_time:min\[29\]~1 " "Register \"\\chronos_time:min\[29\]\" is converted into an equivalent circuit using register \"\\chronos_time:min\[29\]~_emulated\" and latch \"\\chronos_time:min\[29\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:min[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:min\[28\] \\chronos_time:min\[28\]~_emulated \\chronos_time:min\[28\]~1 " "Register \"\\chronos_time:min\[28\]\" is converted into an equivalent circuit using register \"\\chronos_time:min\[28\]~_emulated\" and latch \"\\chronos_time:min\[28\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:min[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:min\[27\] \\chronos_time:min\[27\]~_emulated \\chronos_time:min\[27\]~1 " "Register \"\\chronos_time:min\[27\]\" is converted into an equivalent circuit using register \"\\chronos_time:min\[27\]~_emulated\" and latch \"\\chronos_time:min\[27\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:min[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:min\[26\] \\chronos_time:min\[26\]~_emulated \\chronos_time:min\[26\]~1 " "Register \"\\chronos_time:min\[26\]\" is converted into an equivalent circuit using register \"\\chronos_time:min\[26\]~_emulated\" and latch \"\\chronos_time:min\[26\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:min[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:min\[25\] \\chronos_time:min\[25\]~_emulated \\chronos_time:min\[25\]~1 " "Register \"\\chronos_time:min\[25\]\" is converted into an equivalent circuit using register \"\\chronos_time:min\[25\]~_emulated\" and latch \"\\chronos_time:min\[25\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:min[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:min\[24\] \\chronos_time:min\[24\]~_emulated \\chronos_time:min\[24\]~1 " "Register \"\\chronos_time:min\[24\]\" is converted into an equivalent circuit using register \"\\chronos_time:min\[24\]~_emulated\" and latch \"\\chronos_time:min\[24\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:min[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:min\[23\] \\chronos_time:min\[23\]~_emulated \\chronos_time:min\[23\]~1 " "Register \"\\chronos_time:min\[23\]\" is converted into an equivalent circuit using register \"\\chronos_time:min\[23\]~_emulated\" and latch \"\\chronos_time:min\[23\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:min[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:min\[22\] \\chronos_time:min\[22\]~_emulated \\chronos_time:min\[22\]~1 " "Register \"\\chronos_time:min\[22\]\" is converted into an equivalent circuit using register \"\\chronos_time:min\[22\]~_emulated\" and latch \"\\chronos_time:min\[22\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:min[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:min\[21\] \\chronos_time:min\[21\]~_emulated \\chronos_time:min\[21\]~1 " "Register \"\\chronos_time:min\[21\]\" is converted into an equivalent circuit using register \"\\chronos_time:min\[21\]~_emulated\" and latch \"\\chronos_time:min\[21\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:min[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:min\[20\] \\chronos_time:min\[20\]~_emulated \\chronos_time:min\[20\]~1 " "Register \"\\chronos_time:min\[20\]\" is converted into an equivalent circuit using register \"\\chronos_time:min\[20\]~_emulated\" and latch \"\\chronos_time:min\[20\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:min[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:min\[19\] \\chronos_time:min\[19\]~_emulated \\chronos_time:min\[19\]~1 " "Register \"\\chronos_time:min\[19\]\" is converted into an equivalent circuit using register \"\\chronos_time:min\[19\]~_emulated\" and latch \"\\chronos_time:min\[19\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:min[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:min\[18\] \\chronos_time:min\[18\]~_emulated \\chronos_time:min\[18\]~1 " "Register \"\\chronos_time:min\[18\]\" is converted into an equivalent circuit using register \"\\chronos_time:min\[18\]~_emulated\" and latch \"\\chronos_time:min\[18\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:min[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:min\[17\] \\chronos_time:min\[17\]~_emulated \\chronos_time:min\[17\]~1 " "Register \"\\chronos_time:min\[17\]\" is converted into an equivalent circuit using register \"\\chronos_time:min\[17\]~_emulated\" and latch \"\\chronos_time:min\[17\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:min[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:min\[16\] \\chronos_time:min\[16\]~_emulated \\chronos_time:min\[16\]~1 " "Register \"\\chronos_time:min\[16\]\" is converted into an equivalent circuit using register \"\\chronos_time:min\[16\]~_emulated\" and latch \"\\chronos_time:min\[16\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:min[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:min\[15\] \\chronos_time:min\[15\]~_emulated \\chronos_time:min\[15\]~1 " "Register \"\\chronos_time:min\[15\]\" is converted into an equivalent circuit using register \"\\chronos_time:min\[15\]~_emulated\" and latch \"\\chronos_time:min\[15\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:min[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:min\[14\] \\chronos_time:min\[14\]~_emulated \\chronos_time:min\[14\]~1 " "Register \"\\chronos_time:min\[14\]\" is converted into an equivalent circuit using register \"\\chronos_time:min\[14\]~_emulated\" and latch \"\\chronos_time:min\[14\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:min[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:min\[13\] \\chronos_time:min\[13\]~_emulated \\chronos_time:min\[13\]~1 " "Register \"\\chronos_time:min\[13\]\" is converted into an equivalent circuit using register \"\\chronos_time:min\[13\]~_emulated\" and latch \"\\chronos_time:min\[13\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:min[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:min\[12\] \\chronos_time:min\[12\]~_emulated \\chronos_time:min\[12\]~1 " "Register \"\\chronos_time:min\[12\]\" is converted into an equivalent circuit using register \"\\chronos_time:min\[12\]~_emulated\" and latch \"\\chronos_time:min\[12\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:min[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:min\[11\] \\chronos_time:min\[11\]~_emulated \\chronos_time:min\[11\]~1 " "Register \"\\chronos_time:min\[11\]\" is converted into an equivalent circuit using register \"\\chronos_time:min\[11\]~_emulated\" and latch \"\\chronos_time:min\[11\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:min[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:min\[10\] \\chronos_time:min\[10\]~_emulated \\chronos_time:min\[10\]~1 " "Register \"\\chronos_time:min\[10\]\" is converted into an equivalent circuit using register \"\\chronos_time:min\[10\]~_emulated\" and latch \"\\chronos_time:min\[10\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:min[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:min\[9\] \\chronos_time:min\[9\]~_emulated \\chronos_time:min\[9\]~1 " "Register \"\\chronos_time:min\[9\]\" is converted into an equivalent circuit using register \"\\chronos_time:min\[9\]~_emulated\" and latch \"\\chronos_time:min\[9\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:min[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:min\[8\] \\chronos_time:min\[8\]~_emulated \\chronos_time:min\[8\]~1 " "Register \"\\chronos_time:min\[8\]\" is converted into an equivalent circuit using register \"\\chronos_time:min\[8\]~_emulated\" and latch \"\\chronos_time:min\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:min[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:min\[7\] \\chronos_time:min\[7\]~_emulated \\chronos_time:min\[7\]~1 " "Register \"\\chronos_time:min\[7\]\" is converted into an equivalent circuit using register \"\\chronos_time:min\[7\]~_emulated\" and latch \"\\chronos_time:min\[7\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:min[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:min\[6\] \\chronos_time:min\[6\]~_emulated \\chronos_time:min\[6\]~1 " "Register \"\\chronos_time:min\[6\]\" is converted into an equivalent circuit using register \"\\chronos_time:min\[6\]~_emulated\" and latch \"\\chronos_time:min\[6\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:min[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:min\[5\] \\chronos_time:min\[5\]~_emulated \\chronos_time:min\[5\]~1 " "Register \"\\chronos_time:min\[5\]\" is converted into an equivalent circuit using register \"\\chronos_time:min\[5\]~_emulated\" and latch \"\\chronos_time:min\[5\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:min[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:min\[4\] \\chronos_time:min\[4\]~_emulated \\chronos_time:min\[4\]~1 " "Register \"\\chronos_time:min\[4\]\" is converted into an equivalent circuit using register \"\\chronos_time:min\[4\]~_emulated\" and latch \"\\chronos_time:min\[4\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:min[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:min\[3\] \\chronos_time:min\[3\]~_emulated \\chronos_time:min\[3\]~1 " "Register \"\\chronos_time:min\[3\]\" is converted into an equivalent circuit using register \"\\chronos_time:min\[3\]~_emulated\" and latch \"\\chronos_time:min\[3\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:min[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:min\[2\] \\chronos_time:min\[2\]~_emulated \\chronos_time:min\[2\]~1 " "Register \"\\chronos_time:min\[2\]\" is converted into an equivalent circuit using register \"\\chronos_time:min\[2\]~_emulated\" and latch \"\\chronos_time:min\[2\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:min[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:min\[1\] \\chronos_time:min\[1\]~_emulated \\chronos_time:min\[1\]~1 " "Register \"\\chronos_time:min\[1\]\" is converted into an equivalent circuit using register \"\\chronos_time:min\[1\]~_emulated\" and latch \"\\chronos_time:min\[1\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:min[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\chronos_time:min\[0\] \\chronos_time:min\[0\]~_emulated \\chronos_time:min\[0\]~1 " "Register \"\\chronos_time:min\[0\]\" is converted into an equivalent circuit using register \"\\chronos_time:min\[0\]~_emulated\" and latch \"\\chronos_time:min\[0\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1586659710550 "|clockwork|chronos_time:min[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1586659710550 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1586659731356 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1586659740845 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586659740845 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "31571 " "Implemented 31571 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1586659742416 ""} { "Info" "ICUT_CUT_TM_OPINS" "74 " "Implemented 74 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1586659742416 ""} { "Info" "ICUT_CUT_TM_LCELLS" "31493 " "Implemented 31493 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1586659742416 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1586659742416 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 288 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 288 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "887 " "Peak virtual memory: 887 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1586659742462 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 12 00:19:02 2020 " "Processing ended: Sun Apr 12 00:19:02 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1586659742462 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1586659742462 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:04 " "Total CPU time (on all processors): 00:01:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1586659742462 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1586659742462 ""}
