#pragma once
#include <ioreg.h>
#include <memory_map.h>

#define A2W_PLL_BASE  (unsigned long long)(BCM2835_MEM_PERIPH_BASE + 0x00102000)

#define A2W_PLLA_DIG0  (ioreg32_t)(A2W_PLL_BASE + 0x000)
#define A2W_PLLA_DIG1  (ioreg32_t)(A2W_PLL_BASE + 0x004)
#define A2W_PLLA_DIG2  (ioreg32_t)(A2W_PLL_BASE + 0x008)
#define A2W_PLLA_DIG3  (ioreg32_t)(A2W_PLL_BASE + 0x00c)
#define A2W_PLLA_ANA0  (ioreg32_t)(A2W_PLL_BASE + 0x010)
#define A2W_PLLA_ANA1  (ioreg32_t)(A2W_PLL_BASE + 0x014)
#define A2W_PLLA_ANA2  (ioreg32_t)(A2W_PLL_BASE + 0x018)
#define A2W_PLLA_ANA3  (ioreg32_t)(A2W_PLL_BASE + 0x01c)
#define A2W_PLLC_DIG0  (ioreg32_t)(A2W_PLL_BASE + 0x020)
#define A2W_PLLC_DIG1  (ioreg32_t)(A2W_PLL_BASE + 0x024)
#define A2W_PLLC_DIG2  (ioreg32_t)(A2W_PLL_BASE + 0x028)
#define A2W_PLLC_DIG3  (ioreg32_t)(A2W_PLL_BASE + 0x02c)
#define A2W_PLLC_ANA0  (ioreg32_t)(A2W_PLL_BASE + 0x030)
#define A2W_PLLC_ANA1  (ioreg32_t)(A2W_PLL_BASE + 0x034)
#define A2W_PLLC_ANA2  (ioreg32_t)(A2W_PLL_BASE + 0x038)
#define A2W_PLLC_ANA3  (ioreg32_t)(A2W_PLL_BASE + 0x03c)
#define A2W_PLLD_DIG0  (ioreg32_t)(A2W_PLL_BASE + 0x040)
#define A2W_PLLD_DIG1  (ioreg32_t)(A2W_PLL_BASE + 0x044)
#define A2W_PLLD_DIG2  (ioreg32_t)(A2W_PLL_BASE + 0x048)
#define A2W_PLLD_DIG3  (ioreg32_t)(A2W_PLL_BASE + 0x04c)
#define A2W_PLLD_ANA0  (ioreg32_t)(A2W_PLL_BASE + 0x050)
#define A2W_PLLD_ANA1  (ioreg32_t)(A2W_PLL_BASE + 0x054)
#define A2W_PLLD_ANA2  (ioreg32_t)(A2W_PLL_BASE + 0x058)
#define A2W_PLLD_ANA3  (ioreg32_t)(A2W_PLL_BASE + 0x05c)
#define A2W_PLLH_DIG0  (ioreg32_t)(A2W_PLL_BASE + 0x060)
#define A2W_PLLH_DIG1  (ioreg32_t)(A2W_PLL_BASE + 0x064)
#define A2W_PLLH_DIG2  (ioreg32_t)(A2W_PLL_BASE + 0x068)
#define A2W_PLLH_DIG3  (ioreg32_t)(A2W_PLL_BASE + 0x06c)
#define A2W_PLLH_ANA0  (ioreg32_t)(A2W_PLL_BASE + 0x070)
#define A2W_PLLH_ANA1  (ioreg32_t)(A2W_PLL_BASE + 0x074)
#define A2W_PLLH_ANA2  (ioreg32_t)(A2W_PLL_BASE + 0x078)
#define A2W_PLLH_ANA3  (ioreg32_t)(A2W_PLL_BASE + 0x07c)
#define A2W_HDMI_CTL0  (ioreg32_t)(A2W_PLL_BASE + 0x080)
#define A2W_HDMI_CTL1  (ioreg32_t)(A2W_PLL_BASE + 0x084)
#define A2W_HDMI_CTL2  (ioreg32_t)(A2W_PLL_BASE + 0x088)
#define A2W_HDMI_CTL3  (ioreg32_t)(A2W_PLL_BASE + 0x08c)
#define A2W_XOSC0      (ioreg32_t)(A2W_PLL_BASE + 0x090)
#define A2W_XOSC1       (ioreg32_t)(A2W_PLL_BASE + 0x094)
#define A2W_SMPS_CTLA0  (ioreg32_t)(A2W_PLL_BASE + 0x0a0)
#define A2W_SMPS_CTLA1  (ioreg32_t)(A2W_PLL_BASE + 0x0a4)
#define A2W_SMPS_CTLA2  (ioreg32_t)(A2W_PLL_BASE + 0x0a8)
#define A2W_SMPS_CTLB0  (ioreg32_t)(A2W_PLL_BASE + 0x0b0)
#define A2W_SMPS_CTLB1  (ioreg32_t)(A2W_PLL_BASE + 0x0b4)
#define A2W_SMPS_CTLB2  (ioreg32_t)(A2W_PLL_BASE + 0x0b8)
#define A2W_SMPS_CTLC0  (ioreg32_t)(A2W_PLL_BASE + 0x0c0)
#define A2W_SMPS_CTLC1  (ioreg32_t)(A2W_PLL_BASE + 0x0c4)
#define A2W_SMPS_CTLC2  (ioreg32_t)(A2W_PLL_BASE + 0x0c8)
#define A2W_SMPS_CTLC3  (ioreg32_t)(A2W_PLL_BASE + 0x0cc)
#define A2W_SMPS_LDO0   (ioreg32_t)(A2W_PLL_BASE + 0x0d0)
#define A2W_SMPS_LDO1   (ioreg32_t)(A2W_PLL_BASE + 0x0d4)
#define A2W_PLLB_DIG0   (ioreg32_t)(A2W_PLL_BASE + 0x0e0)
#define A2W_PLLB_DIG1   (ioreg32_t)(A2W_PLL_BASE + 0x0e4)
#define A2W_PLLB_DIG2   (ioreg32_t)(A2W_PLL_BASE + 0x0e8)
#define A2W_PLLB_DIG3   (ioreg32_t)(A2W_PLL_BASE + 0x0ec)
#define A2W_PLLB_ANA0   (ioreg32_t)(A2W_PLL_BASE + 0x0f0)
#define A2W_PLLB_ANA1   (ioreg32_t)(A2W_PLL_BASE + 0x0f4)
#define A2W_PLLB_ANA2   (ioreg32_t)(A2W_PLL_BASE + 0x0f8)
#define A2W_PLLB_ANA3   (ioreg32_t)(A2W_PLL_BASE + 0x0fc)
#define A2W_PLLA_CTRL   (ioreg32_t)(A2W_PLL_BASE + 0x100)
#define A2W_PLLA_ANA_SSCS  (ioreg32_t)(A2W_PLL_BASE + 0x110)
#define A2W_PLLC_CTRL      (ioreg32_t)(A2W_PLL_BASE + 0x120)
#define A2W_PLLC_ANA_SSCS  (ioreg32_t)(A2W_PLL_BASE + 0x130)
#define A2W_PLLD_CTRL      (ioreg32_t)(A2W_PLL_BASE + 0x140)
#define A2W_PLLD_ANA_SSCS  (ioreg32_t)(A2W_PLL_BASE + 0x150)
#define A2W_PLLH_CTRL      (ioreg32_t)(A2W_PLL_BASE + 0x160)
#define A2W_HDMI_CTL_RCAL  (ioreg32_t)(A2W_PLL_BASE + 0x180)
#define A2W_XOSC_CTRL      (ioreg32_t)(A2W_PLL_BASE + 0x190)
#define A2W_SMPS_A_MODE    (ioreg32_t)(A2W_PLL_BASE + 0x1a0)
#define A2W_SMPS_B_STAT    (ioreg32_t)(A2W_PLL_BASE + 0x1b0)
#define A2W_SMPS_C_CLK     (ioreg32_t)(A2W_PLL_BASE + 0x1c0)
#define A2W_SMPS_L_SPV     (ioreg32_t)(A2W_PLL_BASE + 0x1d0)
#define A2W_PLLB_CTRL      (ioreg32_t)(A2W_PLL_BASE + 0x1e0)
#define A2W_PLLB_ANA_SSCS  (ioreg32_t)(A2W_PLL_BASE + 0x1f0)
#define A2W_PLLA_FRAC      (ioreg32_t)(A2W_PLL_BASE + 0x200)
#define A2W_PLLA_ANA_SSCL  (ioreg32_t)(A2W_PLL_BASE + 0x210)
#define A2W_PLLC_FRAC      (ioreg32_t)(A2W_PLL_BASE + 0x220)
#define A2W_PLLC_ANA_SSCL  (ioreg32_t)(A2W_PLL_BASE + 0x230)
#define A2W_PLLD_FRAC      (ioreg32_t)(A2W_PLL_BASE + 0x240)
#define A2W_PLLD_ANA_SSCL  (ioreg32_t)(A2W_PLL_BASE + 0x250)
#define A2W_PLLH_FRAC      (ioreg32_t)(A2W_PLL_BASE + 0x260)
#define A2W_HDMI_CTL_HFEN  (ioreg32_t)(A2W_PLL_BASE + 0x280)
#define A2W_XOSC_CPR       (ioreg32_t)(A2W_PLL_BASE + 0x290)
#define A2W_SMPS_A_VOLTS   (ioreg32_t)(A2W_PLL_BASE + 0x2a0)
#define A2W_SMPS_C_CTL     (ioreg32_t)(A2W_PLL_BASE + 0x2c0)
#define A2W_SMPS_L_SPA     (ioreg32_t)(A2W_PLL_BASE + 0x2d0)
#define A2W_PLLB_FRAC      (ioreg32_t)(A2W_PLL_BASE + 0x2e0)
#define A2W_PLLB_ANA_SSCL  (ioreg32_t)(A2W_PLL_BASE + 0x2f0)
#define A2W_PLLA_DSI0      (ioreg32_t)(A2W_PLL_BASE + 0x300)
#define A2W_PLLA_ANA_KAIP  (ioreg32_t)(A2W_PLL_BASE + 0x310)
#define A2W_PLLC_CORE2     (ioreg32_t)(A2W_PLL_BASE + 0x320)
#define A2W_PLLC_ANA_KAIP  (ioreg32_t)(A2W_PLL_BASE + 0x330)
#define A2W_PLLD_DSI0      (ioreg32_t)(A2W_PLL_BASE + 0x340)
#define A2W_PLLD_ANA_KAIP  (ioreg32_t)(A2W_PLL_BASE + 0x350)
#define A2W_PLLH_AUX       (ioreg32_t)(A2W_PLL_BASE + 0x360)
#define A2W_PLLH_ANA_KAIP  (ioreg32_t)(A2W_PLL_BASE + 0x370)
#define A2W_XOSC_BIAS      (ioreg32_t)(A2W_PLL_BASE + 0x390)
#define A2W_SMPS_A_GAIN    (ioreg32_t)(A2W_PLL_BASE + 0x3a0)
#define A2W_SMPS_L_SCV     (ioreg32_t)(A2W_PLL_BASE + 0x3d0)
#define A2W_PLLB_ARM       (ioreg32_t)(A2W_PLL_BASE + 0x3e0)
#define A2W_PLLB_ANA_KAIP  (ioreg32_t)(A2W_PLL_BASE + 0x3f0)
#define A2W_PLLA_CORE      (ioreg32_t)(A2W_PLL_BASE + 0x400)
#define A2W_PLLA_ANA_STAT  (ioreg32_t)(A2W_PLL_BASE + 0x410)
#define A2W_PLLC_CORE1     (ioreg32_t)(A2W_PLL_BASE + 0x420)
#define A2W_PLLC_ANA_STAT  (ioreg32_t)(A2W_PLL_BASE + 0x430)
#define A2W_PLLD_CORE      (ioreg32_t)(A2W_PLL_BASE + 0x440)
#define A2W_PLLD_ANA_STAT  (ioreg32_t)(A2W_PLL_BASE + 0x450)
#define A2W_PLLH_RCAL      (ioreg32_t)(A2W_PLL_BASE + 0x460)
#define A2W_XOSC_PWR       (ioreg32_t)(A2W_PLL_BASE + 0x490)
#define A2W_SMPS_L_SCA     (ioreg32_t)(A2W_PLL_BASE + 0x4d0)
#define A2W_PLLB_SP0       (ioreg32_t)(A2W_PLL_BASE + 0x4e0)
#define A2W_PLLB_ANA_STAT  (ioreg32_t)(A2W_PLL_BASE + 0x4f0)
#define A2W_PLLA_PER       (ioreg32_t)(A2W_PLL_BASE + 0x500)
#define A2W_PLLA_ANA_SCTL  (ioreg32_t)(A2W_PLL_BASE + 0x510)
#define A2W_PLLC_PER       (ioreg32_t)(A2W_PLL_BASE + 0x520)
#define A2W_PLLC_ANA_SCTL  (ioreg32_t)(A2W_PLL_BASE + 0x530)
#define A2W_PLLD_PER       (ioreg32_t)(A2W_PLL_BASE + 0x540)
#define A2W_PLLD_ANA_SCTL  (ioreg32_t)(A2W_PLL_BASE + 0x550)
#define A2W_PLLH_PIX       (ioreg32_t)(A2W_PLL_BASE + 0x560)
#define A2W_PLLH_ANA_SCTL  (ioreg32_t)(A2W_PLL_BASE + 0x570)
#define A2W_SMPS_L_SIV     (ioreg32_t)(A2W_PLL_BASE + 0x5d0)
#define A2W_PLLB_SP1       (ioreg32_t)(A2W_PLL_BASE + 0x5e0)
#define A2W_PLLB_ANA_SCTL  (ioreg32_t)(A2W_PLL_BASE + 0x5f0)
#define A2W_PLLA_CCP2      (ioreg32_t)(A2W_PLL_BASE + 0x600)
#define A2W_PLLA_ANA_VCO   (ioreg32_t)(A2W_PLL_BASE + 0x610)
#define A2W_PLLC_CORE0     (ioreg32_t)(A2W_PLL_BASE + 0x620)
#define A2W_PLLC_ANA_VCO   (ioreg32_t)(A2W_PLL_BASE + 0x630)
#define A2W_PLLD_DSI1      (ioreg32_t)(A2W_PLL_BASE + 0x640)
#define A2W_PLLD_ANA_VCO   (ioreg32_t)(A2W_PLL_BASE + 0x650)
#define A2W_PLLH_ANA_STAT  (ioreg32_t)(A2W_PLL_BASE + 0x660)
#define A2W_PLLH_ANA_VCO   (ioreg32_t)(A2W_PLL_BASE + 0x670)
#define A2W_SMPS_L_SIA     (ioreg32_t)(A2W_PLL_BASE + 0x6d0)
#define A2W_PLLB_SP2       (ioreg32_t)(A2W_PLL_BASE + 0x6e0)
#define A2W_PLLB_ANA_VCO   (ioreg32_t)(A2W_PLL_BASE + 0x6f0)
#define A2W_PLLA_DIG0R  (ioreg32_t)(A2W_PLL_BASE + 0x800)
#define A2W_PLLA_DIG1R  (ioreg32_t)(A2W_PLL_BASE + 0x804)
#define A2W_PLLA_DIG2R  (ioreg32_t)(A2W_PLL_BASE + 0x808)
#define A2W_PLLA_DIG3R  (ioreg32_t)(A2W_PLL_BASE + 0x80c)
#define A2W_PLLA_ANA0R  (ioreg32_t)(A2W_PLL_BASE + 0x810)
#define A2W_PLLA_ANA1R  (ioreg32_t)(A2W_PLL_BASE + 0x814)
#define A2W_PLLA_ANA2R  (ioreg32_t)(A2W_PLL_BASE + 0x818)
#define A2W_PLLA_ANA3R  (ioreg32_t)(A2W_PLL_BASE + 0x81c)
#define A2W_PLLC_DIG0R  (ioreg32_t)(A2W_PLL_BASE + 0x820)
#define A2W_PLLC_DIG1R  (ioreg32_t)(A2W_PLL_BASE + 0x824)
#define A2W_PLLC_DIG2R  (ioreg32_t)(A2W_PLL_BASE + 0x828)
#define A2W_PLLC_DIG3R  (ioreg32_t)(A2W_PLL_BASE + 0x82c)
#define A2W_PLLC_ANA0R  (ioreg32_t)(A2W_PLL_BASE + 0x830)
#define A2W_PLLC_ANA1R  (ioreg32_t)(A2W_PLL_BASE + 0x834)
#define A2W_PLLC_ANA2R  (ioreg32_t)(A2W_PLL_BASE + 0x838)
#define A2W_PLLC_ANA3R  (ioreg32_t)(A2W_PLL_BASE + 0x83c)
#define A2W_PLLD_DIG0R  (ioreg32_t)(A2W_PLL_BASE + 0x840)
#define A2W_PLLD_DIG1R  (ioreg32_t)(A2W_PLL_BASE + 0x844)
#define A2W_PLLD_DIG2R  (ioreg32_t)(A2W_PLL_BASE + 0x848)
#define A2W_PLLD_DIG3R  (ioreg32_t)(A2W_PLL_BASE + 0x84c)
#define A2W_PLLD_ANA0R  (ioreg32_t)(A2W_PLL_BASE + 0x850)
#define A2W_PLLD_ANA1R  (ioreg32_t)(A2W_PLL_BASE + 0x854)
#define A2W_PLLD_ANA2R  (ioreg32_t)(A2W_PLL_BASE + 0x858)
#define A2W_PLLD_ANA3R  (ioreg32_t)(A2W_PLL_BASE + 0x85c)
#define A2W_PLLH_DIG0R  (ioreg32_t)(A2W_PLL_BASE + 0x860)
#define A2W_PLLH_DIG1R  (ioreg32_t)(A2W_PLL_BASE + 0x864)
#define A2W_PLLH_DIG2R  (ioreg32_t)(A2W_PLL_BASE + 0x868)
#define A2W_PLLH_DIG3R  (ioreg32_t)(A2W_PLL_BASE + 0x86c)
#define A2W_PLLH_ANA0R  (ioreg32_t)(A2W_PLL_BASE + 0x870)
#define A2W_PLLH_ANA1R  (ioreg32_t)(A2W_PLL_BASE + 0x874)
#define A2W_PLLH_ANA2R  (ioreg32_t)(A2W_PLL_BASE + 0x878)
#define A2W_PLLH_ANA3R  (ioreg32_t)(A2W_PLL_BASE + 0x87c)
#define A2W_HDMI_CTL0R  (ioreg32_t)(A2W_PLL_BASE + 0x880)
#define A2W_HDMI_CTL1R  (ioreg32_t)(A2W_PLL_BASE + 0x884)
#define A2W_HDMI_CTL2R  (ioreg32_t)(A2W_PLL_BASE + 0x888)
#define A2W_HDMI_CTL3R  (ioreg32_t)(A2W_PLL_BASE + 0x88c)
#define A2W_XOSC0R      (ioreg32_t)(A2W_PLL_BASE + 0x890)
#define A2W_XOSC1R      (ioreg32_t)(A2W_PLL_BASE + 0x894)
#define A2W_SMPS_CTLA0R  (ioreg32_t)(A2W_PLL_BASE + 0x8a0)
#define A2W_SMPS_CTLA1R  (ioreg32_t)(A2W_PLL_BASE + 0x8a4)
#define A2W_SMPS_CTLA2R  (ioreg32_t)(A2W_PLL_BASE + 0x8a8)
#define A2W_SMPS_CTLB0R  (ioreg32_t)(A2W_PLL_BASE + 0x8b0)
#define A2W_SMPS_CTLB1R  (ioreg32_t)(A2W_PLL_BASE + 0x8b4)
#define A2W_SMPS_CTLB2R  (ioreg32_t)(A2W_PLL_BASE + 0x8b8)
#define A2W_SMPS_CTLC0R  (ioreg32_t)(A2W_PLL_BASE + 0x8c0)
#define A2W_SMPS_CTLC1R  (ioreg32_t)(A2W_PLL_BASE + 0x8c4)
#define A2W_SMPS_CTLC2R  (ioreg32_t)(A2W_PLL_BASE + 0x8c8)
#define A2W_SMPS_CTLC3R  (ioreg32_t)(A2W_PLL_BASE + 0x8cc)
#define A2W_SMPS_LDO0R   (ioreg32_t)(A2W_PLL_BASE + 0x8d0)
#define A2W_SMPS_LDO1R   (ioreg32_t)(A2W_PLL_BASE + 0x8d4)
#define A2W_PLLB_DIG0R   (ioreg32_t)(A2W_PLL_BASE + 0x8e0)
#define A2W_PLLB_DIG1R   (ioreg32_t)(A2W_PLL_BASE + 0x8e4)
#define A2W_PLLB_DIG2R   (ioreg32_t)(A2W_PLL_BASE + 0x8e8)
#define A2W_PLLB_DIG3R   (ioreg32_t)(A2W_PLL_BASE + 0x8ec)
#define A2W_PLLB_ANA0R   (ioreg32_t)(A2W_PLL_BASE + 0x8f0)
#define A2W_PLLB_ANA1R   (ioreg32_t)(A2W_PLL_BASE + 0x8f4)
#define A2W_PLLB_ANA2R   (ioreg32_t)(A2W_PLL_BASE + 0x8f8)
#define A2W_PLLB_ANA3R   (ioreg32_t)(A2W_PLL_BASE + 0x8fc)
#define A2W_PLLA_CTRLR   (ioreg32_t)(A2W_PLL_BASE + 0x900)
#define A2W_PLLA_ANA_SSCSR  (ioreg32_t)(A2W_PLL_BASE + 0x910)
#define A2W_PLLC_CTRLR      (ioreg32_t)(A2W_PLL_BASE + 0x920)
#define A2W_PLLC_ANA_SSCSR  (ioreg32_t)(A2W_PLL_BASE + 0x930)
#define A2W_PLLD_CTRLR      (ioreg32_t)(A2W_PLL_BASE + 0x940)
#define A2W_PLLD_ANA_SSCSR  (ioreg32_t)(A2W_PLL_BASE + 0x950)
#define A2W_PLLH_CTRLR      (ioreg32_t)(A2W_PLL_BASE + 0x960)
#define A2W_HDMI_CTL_RCALR  (ioreg32_t)(A2W_PLL_BASE + 0x980)
#define A2W_XOSC_CTRLR      (ioreg32_t)(A2W_PLL_BASE + 0x990)
#define A2W_SMPS_A_MODER    (ioreg32_t)(A2W_PLL_BASE + 0x9a0)
#define A2W_SMPS_B_STATR    (ioreg32_t)(A2W_PLL_BASE + 0x9b0)
#define A2W_SMPS_C_CLKR     (ioreg32_t)(A2W_PLL_BASE + 0x9c0)
#define A2W_SMPS_L_SPVR     (ioreg32_t)(A2W_PLL_BASE + 0x9d0)
#define A2W_PLLB_CTRLR      (ioreg32_t)(A2W_PLL_BASE + 0x9e0)
#define A2W_PLLB_ANA_SSCSR  (ioreg32_t)(A2W_PLL_BASE + 0x9f0)
#define A2W_PLLA_FRACR      (ioreg32_t)(A2W_PLL_BASE + 0xa00)
#define A2W_PLLA_ANA_SSCLR  (ioreg32_t)(A2W_PLL_BASE + 0xa10)
#define A2W_PLLC_FRACR      (ioreg32_t)(A2W_PLL_BASE + 0xa20)
#define A2W_PLLC_ANA_SSCLR  (ioreg32_t)(A2W_PLL_BASE + 0xa30)
#define A2W_PLLD_FRACR      (ioreg32_t)(A2W_PLL_BASE + 0xa40)
#define A2W_PLLD_ANA_SSCLR  (ioreg32_t)(A2W_PLL_BASE + 0xa50)
#define A2W_PLLH_FRACR      (ioreg32_t)(A2W_PLL_BASE + 0xa60)
#define A2W_HDMI_CTL_HFENR  (ioreg32_t)(A2W_PLL_BASE + 0xa80)
#define A2W_XOSC_CPRR       (ioreg32_t)(A2W_PLL_BASE + 0xa90)
#define A2W_SMPS_A_VOLTSR   (ioreg32_t)(A2W_PLL_BASE + 0xaa0)
#define A2W_SMPS_C_CTLR     (ioreg32_t)(A2W_PLL_BASE + 0xac0)
#define A2W_SMPS_L_SPAR     (ioreg32_t)(A2W_PLL_BASE + 0xad0)
#define A2W_PLLB_FRACR      (ioreg32_t)(A2W_PLL_BASE + 0xae0)
#define A2W_PLLB_ANA_SSCLR  (ioreg32_t)(A2W_PLL_BASE + 0xaf0)
#define A2W_PLLA_DSI0R      (ioreg32_t)(A2W_PLL_BASE + 0xb00)
#define A2W_PLLA_ANA_KAIPR  (ioreg32_t)(A2W_PLL_BASE + 0xb10)
#define A2W_PLLC_CORE2R     (ioreg32_t)(A2W_PLL_BASE + 0xb20)
#define A2W_PLLC_ANA_KAIPR  (ioreg32_t)(A2W_PLL_BASE + 0xb30)
#define A2W_PLLD_DSI0R      (ioreg32_t)(A2W_PLL_BASE + 0xb40)
#define A2W_PLLD_ANA_KAIPR  (ioreg32_t)(A2W_PLL_BASE + 0xb50)
#define A2W_PLLH_AUXR       (ioreg32_t)(A2W_PLL_BASE + 0xb60)
#define A2W_PLLH_ANA_KAIPR  (ioreg32_t)(A2W_PLL_BASE + 0xb70)
#define A2W_XOSC_BIASR      (ioreg32_t)(A2W_PLL_BASE + 0xb90)
#define A2W_SMPS_A_GAINR    (ioreg32_t)(A2W_PLL_BASE + 0xba0)
#define A2W_SMPS_L_SCVR     (ioreg32_t)(A2W_PLL_BASE + 0xbd0)
#define A2W_PLLB_ARMR       (ioreg32_t)(A2W_PLL_BASE + 0xbe0)
#define A2W_PLLB_ANA_KAIPR  (ioreg32_t)(A2W_PLL_BASE + 0xbf0)
#define A2W_PLLA_CORER      (ioreg32_t)(A2W_PLL_BASE + 0xc00)
#define A2W_PLLA_ANA_STATR  (ioreg32_t)(A2W_PLL_BASE + 0xc10)
#define A2W_PLLC_CORE1R     (ioreg32_t)(A2W_PLL_BASE + 0xc20)
#define A2W_PLLC_ANA_STATR  (ioreg32_t)(A2W_PLL_BASE + 0xc30)
#define A2W_PLLD_CORER      (ioreg32_t)(A2W_PLL_BASE + 0xc40)
#define A2W_PLLD_ANA_STATR  (ioreg32_t)(A2W_PLL_BASE + 0xc50)
#define A2W_PLLH_RCALR      (ioreg32_t)(A2W_PLL_BASE + 0xc60)
#define A2W_XOSC_PWRR       (ioreg32_t)(A2W_PLL_BASE + 0xc90)
#define A2W_SMPS_L_SCAR     (ioreg32_t)(A2W_PLL_BASE + 0xcd0)
#define A2W_PLLB_SP0R       (ioreg32_t)(A2W_PLL_BASE + 0xce0)
#define A2W_PLLB_ANA_STATR  (ioreg32_t)(A2W_PLL_BASE + 0xcf0)
#define A2W_PLLA_PERR       (ioreg32_t)(A2W_PLL_BASE + 0xd00)
#define A2W_PLLA_ANA_SCTLR  (ioreg32_t)(A2W_PLL_BASE + 0xd10)
#define A2W_PLLC_PERR       (ioreg32_t)(A2W_PLL_BASE + 0xd20)
#define A2W_PLLC_ANA_SCTLR  (ioreg32_t)(A2W_PLL_BASE + 0xd30)
#define A2W_PLLD_PERR       (ioreg32_t)(A2W_PLL_BASE + 0xd40)
#define A2W_PLLD_ANA_SCTLR  (ioreg32_t)(A2W_PLL_BASE + 0xd50)
#define A2W_PLLH_PIXR       (ioreg32_t)(A2W_PLL_BASE + 0xd60)
#define A2W_PLLH_ANA_SCTLR  (ioreg32_t)(A2W_PLL_BASE + 0xd70)
#define A2W_SMPS_L_SIVR     (ioreg32_t)(A2W_PLL_BASE + 0xdd0)
#define A2W_PLLB_SP1R       (ioreg32_t)(A2W_PLL_BASE + 0xde0)
#define A2W_PLLB_ANA_SCTLR  (ioreg32_t)(A2W_PLL_BASE + 0xdf0)
#define A2W_PLLA_CCP2R      (ioreg32_t)(A2W_PLL_BASE + 0xe00)
#define A2W_PLLA_ANA_VCOR   (ioreg32_t)(A2W_PLL_BASE + 0xe10)
#define A2W_PLLC_CORE0R     (ioreg32_t)(A2W_PLL_BASE + 0xe20)
#define A2W_PLLC_ANA_VCOR   (ioreg32_t)(A2W_PLL_BASE + 0xe30)
#define A2W_PLLD_DSI1R      (ioreg32_t)(A2W_PLL_BASE + 0xe40)
#define A2W_PLLD_ANA_VCOR   (ioreg32_t)(A2W_PLL_BASE + 0xe50)
#define A2W_PLLH_ANA_STATR  (ioreg32_t)(A2W_PLL_BASE + 0xe60)
#define A2W_PLLH_ANA_VCOR   (ioreg32_t)(A2W_PLL_BASE + 0xe70)
#define A2W_SMPS_L_SIAR     (ioreg32_t)(A2W_PLL_BASE + 0xed0)
#define A2W_PLLB_SP2R       (ioreg32_t)(A2W_PLL_BASE + 0xee0)
#define A2W_PLLB_ANA_VCOR   (ioreg32_t)(A2W_PLL_BASE + 0xef0)
#define A2W_PLLA_MULTI      (ioreg32_t)(A2W_PLL_BASE + 0xf00)
#define A2W_PLLA_ANA_MULTI  (ioreg32_t)(A2W_PLL_BASE + 0xf10)
#define A2W_PLLC_MULTI      (ioreg32_t)(A2W_PLL_BASE + 0xf20)
#define A2W_PLLC_ANA_MULTI  (ioreg32_t)(A2W_PLL_BASE + 0xf30)
#define A2W_PLLD_MULTI      (ioreg32_t)(A2W_PLL_BASE + 0xf40)
#define A2W_PLLD_ANA_MULTI  (ioreg32_t)(A2W_PLL_BASE + 0xf50)
#define A2W_PLLH_MULTI      (ioreg32_t)(A2W_PLL_BASE + 0xf60)
#define A2W_PLLH_ANA_MULTI  (ioreg32_t)(A2W_PLL_BASE + 0xf70)
#define A2W_HDMI_CTL_MULTI  (ioreg32_t)(A2W_PLL_BASE + 0xf80)
#define A2W_XOSC_MULTI      (ioreg32_t)(A2W_PLL_BASE + 0xf90)
#define A2W_SMPS_A_MULTI    (ioreg32_t)(A2W_PLL_BASE + 0xfa0)
#define A2W_SMPS_B_MULTI    (ioreg32_t)(A2W_PLL_BASE + 0xfb0)
#define A2W_SMPS_C_MULTI    (ioreg32_t)(A2W_PLL_BASE + 0xfc0)
#define A2W_SMPS_L_MULTI    (ioreg32_t)(A2W_PLL_BASE + 0xfd0)
#define A2W_PLLB_MULTI      (ioreg32_t)(A2W_PLL_BASE + 0xfe0)
#define A2W_PLLB_ANA_MULTI  (ioreg32_t)(A2W_PLL_BASE + 0xff0)
