Project Information                                       i:\prj\vhdl\ann1.rpt

MAX+plus II Compiler Report File
Version 10.2 07/10/2002
Compiled: 12/24/2021 10:30:45

Copyright (C) 1988-2002 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful


ANN1


** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

ann1      EPM9320RC208-15  96       1        0      184     94          57 %

User Pins:                 96       1        0  



Project Information                                       i:\prj\vhdl\ann1.rpt

** FILE HIERARCHY **



|lpm_add_sub:259|
|lpm_add_sub:259|addcore:adder|
|lpm_add_sub:259|addcore:adder|addcore:adder3|
|lpm_add_sub:259|addcore:adder|addcore:adder2|
|lpm_add_sub:259|addcore:adder|addcore:adder1|
|lpm_add_sub:259|addcore:adder|addcore:adder0|
|lpm_add_sub:259|altshift:result_ext_latency_ffs|
|lpm_add_sub:259|altshift:carry_ext_latency_ffs|
|lpm_add_sub:259|altshift:oflow_ext_latency_ffs|


Device-Specific Information:                              i:\prj\vhdl\ann1.rpt
ann1

***** Logic for device 'ann1' compiled without errors.




Device: EPM9320RC208-15

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF
    User Code                                  = ffff
    MultiVolt I/O                              = OFF

              R R   R R R R R R   R R R   R R U R U                     U U           U U   U U U U U                  
              E E   E E E E E E   E E E   E E M E M                 U   M M U   U U U M M   M M M M M     U            
              S S   S S S S S S   S S S   S S B S B                 M   B B M   M M M B B   B B B B B     M            
              E E   E E E E E E   E E E V E E R E R                 B   R R B V B B B R R   R R R R R     B     V      
              R R   R R R R R R   R R R C R R A R A                 R   A A R C R R R A A   A A A A A     R     C      
              V V G V V V V V V S V V V C V V L V L G A A   A   B B A B L L A C A A A L L G L L L L L B B A A A C B A  
              E E N E E E E E E A E E E I E E 3 E 3 N 2 2 B 1 A 1 1 L 3 2 1 L I L L L 1 2 N 1 2 1 1 1 1 2 L 2 2 I 2 1  
              D D D D D D D D D L D D D O D D 0 D 1 D 2 1 3 5 5 2 6 5 1 7 1 3 O 9 1 8 2 1 D 9 5 8 7 5 5 1 6 9 5 O 9 1  
            ----------------------------------------------------------------------------------------------------------_ 
           / 208 206 204 202 200 198 196 194 192 190 188 186 184 182 180 178 176 174 172 170 168 166 164 162 160 158   |_ 
          /    207 205 203 201 199 197 195 193 191 189 187 185 183 181 179 177 175 173 171 169 167 165 163 161 159 157    | 
RESERVED |  1                                                                                                         156 | A13 
RESERVED |  2                                                                                                         155 | A30 
RESERVED |  3                                                                                                         154 | B30 
     A12 |  4                                                                                                         153 | A16 
   VCCIO |  5                                                                                                         152 | GND 
    N.C. |  6                                                                                                         151 | N.C. 
    N.C. |  7                                                                                                         150 | N.C. 
    N.C. |  8                                                                                                         149 | N.C. 
    N.C. |  9                                                                                                         148 | VCCINT 
  VCCINT | 10                                                                                                         147 | N.C. 
    N.C. | 11                                                                                                         146 | N.C. 
    N.C. | 12                                                                                                         145 | N.C. 
    N.C. | 13                                                                                                         144 | N.C. 
     GND | 14                                                                                                         143 | GND 
    N.C. | 15                                                                                                         142 | N.C. 
    N.C. | 16                                                                                                         141 | N.C. 
    N.C. | 17                                                                                                         140 | N.C. 
    N.C. | 18                                                                                                         139 | VCCINT 
  VCCINT | 19                                                                                                         138 | VCCIO 
     GND | 20                                                                                                         137 | A19 
     B20 | 21                                                                                                         136 | A18 
     A20 | 22                                                                                                         135 | B18 
     A17 | 23                                                                                                         134 | B17 
     GND | 24                                                                                                         133 | GND 
   VCCIO | 25                                                                                                         132 | GND 
     B26 | 26                                                                                                         131 | B25 
     B24 | 27                                             EPM9320RC208-15                                             130 | B28 
     B23 | 28                                                                                                         129 | A23 
     A28 | 29                                                                                                         128 | VCCINT 
  VCCINT | 30                                                                                                         127 | VCCIO 
     GND | 31                                                                                                         126 | A1 
      A2 | 32                                                                                                         125 | B0 
      B1 | 33                                                                                                         124 | A0 
      B2 | 34                                                                                                         123 | B4 
     GND | 35                                                                                                         122 | GND 
   VCCIO | 36                                                                                                         121 | GND 
     A10 | 37                                                                                                         120 | B10 
      B8 | 38                                                                                                         119 | B9 
      A7 | 39                                                                                                         118 | GND 
      B7 | 40                                                                                                         117 | A9 
     GND | 41                                                                                                         116 | GND 
     GND | 42                                                                                                         115 | GND 
     GND | 43                                                                                                         114 | GND 
     GND | 44                                                                                                         113 | GND 
  VCCINT | 45                                                                                                         112 | VCCINT 
     GND | 46                                                                                                         111 | VCCIO 
     GND | 47                                                                                                         110 | GND 
    ^VPP | 48                                                                                                         109 | N.C. 
    #TMS | 49                                                                                                         108 | #TDO 
RESERVED | 50                                                                                                         107 | B14 
RESERVED | 51                                                                                                         106 | B13 
RESERVED | 52                                                                                                         105 | A14 
         |      54  56  58  60  62  64  66  68  70  72  74  76  78  80  82  84  86  88  90  92  94  96  98 100 102 104  _| 
          \   53  55  57  59  61  63  65  67  69  71  73  75  77  79  81  83  85  87  89  91  93  95  97  99 101 103   | 
           \----------------------------------------------------------------------------------------------------------- 
              R R V R R R R R R R R R R G R R R U U V B A A A B # # A U U U U G U B U U U V U U U U U B A B A A G B A  
              E E C E E E E E E E E E E N E E E M M C 5 3 2 6 2 T T 3 M M M M N M 6 M M M C M M M M M 2 4 1 2 2 N 1 8  
              S S C S S S S S S S S S S D S S S B B C   1 7   7 C D   B B B B D B   B B B C B B B B B 2   9 6 4 D 1    
              E E I E E E E E E E E E E   E E E R R I           K I   R R R R   R   R R R I R R R R R                  
              R R O R R R R R R R R R R   R R R A A O                 A A A A   A   A A A O A A A A A                  
              V V   V V V V V V V V V V   V V V L L                   L L L L   L   L L L   L L L L L                  
              E E   E E E E E E E E E E   E E E 2 0                   2 4 2 1   2   7 2 2   1 2 2 1 1                  
              D D   D D D D D D D D D D   D D D 9                     8   6 0         2 0   3 4 3 6 4                  


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:                              i:\prj\vhdl\ann1.rpt
ann1

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect         Clears/     External    Shareable
Block   Logic Cells  Driven       Driven       Clocks  Presets   Interconnect  Expanders
A1       3/16( 18%)   0/16(  0%)   3/16( 18%)    0/2    0/2       6/33( 18%)    0/16(  0%)  
A2      11/16( 68%)   0/16(  0%)   1/16(  6%)    0/2    0/2      17/33( 51%)    7/16( 43%)  
A3      12/16( 75%)   1/16(  6%)   2/16( 12%)    0/2    0/2      19/33( 57%)    8/16( 50%)  
A4       6/16( 37%)   3/16( 18%)   1/16(  6%)    0/2    0/2       7/33( 21%)    2/16( 12%)  
A5      12/16( 75%)   0/16(  0%)   1/16(  6%)    0/2    0/2      13/33( 39%)    7/16( 43%)  
B1       8/16( 50%)   4/16( 25%)   0/16(  0%)    0/2    0/2      12/33( 36%)    3/16( 18%)  
B2      16/16(100%)   1/16(  6%)   4/16( 25%)    0/2    0/2      14/33( 42%)    6/16( 37%)  
B3       1/16(  6%)   1/16(  6%)   0/16(  0%)    0/2    0/2       2/33(  6%)    0/16(  0%)  
B4       6/16( 37%)   1/16(  6%)   0/16(  0%)    0/2    0/2       8/33( 24%)    4/16( 25%)  
B5      15/16( 93%)   1/16(  6%)   0/16(  0%)    0/2    0/2      19/33( 57%)    8/16( 50%)  
C1      16/16(100%)   0/16(  0%)   3/16( 18%)    0/2    0/2      16/33( 48%)    8/16( 50%)  
C2       2/16( 12%)   0/16(  0%)   1/16(  6%)    0/2    0/2       3/33(  9%)    0/16(  0%)  
C3       3/16( 18%)   1/16(  6%)   2/16( 12%)    0/2    0/2       6/33( 18%)    0/16(  0%)  
C4      15/16( 93%)   1/16(  6%)   5/16( 31%)    0/2    0/2      18/33( 54%)   10/16( 62%)  
C5      10/16( 62%)   2/16( 12%)   0/16(  0%)    0/2    0/2      16/33( 48%)    5/16( 31%)  
D2      14/16( 87%)   3/16( 18%)   1/16(  6%)    0/2    0/2      18/33( 54%)    7/16( 43%)  
D3       6/16( 37%)   0/16(  0%)   1/16(  6%)    0/2    0/2       8/33( 24%)    4/16( 25%)  
D4      13/16( 81%)   0/16(  0%)   1/16(  6%)    0/2    0/2      16/33( 48%)    5/16( 31%)  
D5      15/16( 93%)   0/16(  0%)   3/16( 18%)    0/2    0/2      16/33( 48%)   10/16( 62%)  


Total dedicated input pins used:                 4/4      (100%)
Total I/O pins used:                            93/128    ( 72%)
Total logic cells used:                        184/320    ( 57%)
Total shareable expanders used:                  0/320    (  0%)
Total Turbo logic cells used:                  184/320    ( 57%)
Total shareable expanders not available (n/a):  94/320    ( 29%)
Average fan-in:                                  5.48
Total fan-in:                                  1010

Total input pins required:                      96
Total input I/O cell registers required:         0
Total output pins required:                      1
Total output I/O cell registers required:        0
Total buried I/O cell registers required:        0
Total bidirectional pins required:               0
Total logic cells required:                    184
Total flipflops required:                        0
Total product terms required:                  635
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:           0
Total packed registers required:                 0

Synthesized logic cells:                       113/ 320   ( 35%)

Logic Cell Counts

Column:  01  02  03  04  05  Total
 A:      3  11  12   6  12     44
 B:      8  16   1   6  15     46
 C:     16   2   3  15  10     46
 D:      0  14   6  13  15     48

Total:  27  43  22  40  52    184



Device-Specific Information:                              i:\prj\vhdl\ann1.rpt
ann1

** INPUTS **

                                               Shareable
                                               Expanders     Fan-In    Fan-Out
 Pin     LC   Row  Col  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
 124      -    B    --      INPUT               0      0   0    0    0    0    7  A0
 126      -    B    --      INPUT               0      0   0    0    0    0    6  A1
  32      -    B    --      INPUT               0      0   0    0    0    0    5  A2
  80      -    -    03      INPUT               0      0   0    0    0    0    3  A3
  98      -    -    01      INPUT               0      0   0    0    0    0   11  A4
 184      -    -    03      INPUT               0      0   0    0    0    0    6  A5
  76      -    -    03      INPUT               0      0   0    0    0    0    4  A6
  39      -    A    --      INPUT               0      0   0    0    0    0   15  A7
 104      -    -    01      INPUT               0      0   0    0    0    0   13  A8
 117      -    A    --      INPUT               0      0   0    0    0    0   10  A9
  37      -    A    --      INPUT               0      0   0    0    0    0    8  A10
 157      -    -    01      INPUT               0      0   0    0    0    0    6  A11
   4      -    -    --      INPUT               0      0   0    0    0    0    8  A12
 156      -    -    01      INPUT               0      0   0    0    0    0    6  A13
 105      -    -    01      INPUT               0      0   0    0    0    0    7  A14
 185      -    -    03      INPUT               0      0   0    0    0    0    4  A15
 153      -    -    --      INPUT               0      0   0    0    0    0   15  A16
  23      -    D    --      INPUT               0      0   0    0    0    0   14  A17
 136      -    D    --      INPUT               0      0   0    0    0    0   11  A18
 137      -    D    --      INPUT               0      0   0    0    0    0    7  A19
  22      -    D    --      INPUT               0      0   0    0    0    0    9  A20
 187      -    -    03      INPUT               0      0   0    0    0    0    5  A21
 188      -    -    03      INPUT               0      0   0    0    0    0    5  A22
 129      -    C    --      INPUT               0      0   0    0    0    0   12  A23
 101      -    -    01      INPUT               0      0   0    0    0    0   14  A24
 160      -    -    01      INPUT               0      0   0    0    0    0   12  A25
 100      -    -    01      INPUT               0      0   0    0    0    0    9  A26
  75      -    -    03      INPUT               0      0   0    0    0    0    6  A27
  29      -    C    --      INPUT               0      0   0    0    0    0    6  A28
 161      -    -    01      INPUT               0      0   0    0    0    0    5  A29
 155      -    -    01      INPUT               0      0   0    0    0    0    6  A30
  74      -    -    03      INPUT               0      0   0    0    0    0    1  A31
 125      -    B    --      INPUT               0      0   0    0    0    0    7  B0
  33      -    B    --      INPUT               0      0   0    0    0    0    5  B1
  34      -    B    --      INPUT               0      0   0    0    0    0    6  B2
 186      -    -    03      INPUT               0      0   0    0    0    0    3  B3
 123      -    B    --      INPUT               0      0   0    0    0    0   11  B4
  73      -    -    03      INPUT               0      0   0    0    0    0    5  B5
  87      -    -    02      INPUT               0      0   0    0    0    0    3  B6
  40      -    A    --      INPUT               0      0   0    0    0    0   15  B7
  38      -    A    --      INPUT               0      0   0    0    0    0   13  B8
 119      -    A    --      INPUT               0      0   0    0    0    0    9  B9
 120      -    A    --      INPUT               0      0   0    0    0    0    9  B10
 103      -    -    01      INPUT               0      0   0    0    0    0    6  B11
 183      -    -    --      INPUT               0      0   0    0    0    0    8  B12
 106      -    -    01      INPUT               0      0   0    0    0    0    7  B13
 107      -    -    01      INPUT               0      0   0    0    0    0    7  B14
 164      -    -    01      INPUT               0      0   0    0    0    0    4  B15
 182      -    -    --      INPUT               0      0   0    0    0    0   15  B16
 134      -    D    --      INPUT               0      0   0    0    0    0   12  B17
 135      -    D    --      INPUT               0      0   0    0    0    0   11  B18
  99      -    -    01      INPUT               0      0   0    0    0    0    8  B19
  21      -    D    --      INPUT               0      0   0    0    0    0    9  B20
 163      -    -    01      INPUT               0      0   0    0    0    0    5  B21
  97      -    -    01      INPUT               0      0   0    0    0    0    5  B22
  28      -    C    --      INPUT               0      0   0    0    0    0   12  B23
  27      -    C    --      INPUT               0      0   0    0    0    0   14  B24
 131      -    C    --      INPUT               0      0   0    0    0    0   11  B25
  26      -    C    --      INPUT               0      0   0    0    0    0   10  B26
  77      -    -    03      INPUT               0      0   0    0    0    0    6  B27
 130      -    C    --      INPUT               0      0   0    0    0    0    6  B28
 158      -    -    01      INPUT               0      0   0    0    0    0    5  B29
 154      -    -    01      INPUT               0      0   0    0    0    0    6  B30
 180      -    -    03      INPUT               0      0   0    0    0    0    1  B31
  71      -    -    04      INPUT               0      0   0    0    0    0    3  UMBRAL0
 174      -    -    02      INPUT               0      0   0    0    0    0    3  UMBRAL1
  86      -    -    02      INPUT               0      0   0    0    0    0    3  UMBRAL2
 177      -    -    03      INPUT               0      0   0    0    0    0    3  UMBRAL3
  82      -    -    03      INPUT               0      0   0    0    0    0    6  UMBRAL4
 181      -    -    03      INPUT               0      0   0    0    0    0    5  UMBRAL5
 162      -    -    01      INPUT               0      0   0    0    0    0    4  UMBRAL6
  88      -    -    02      INPUT               0      0   0    0    0    0    6  UMBRAL7
 173      -    -    02      INPUT               0      0   0    0    0    0    5  UMBRAL8
 175      -    -    02      INPUT               0      0   0    0    0    0    4  UMBRAL9
  84      -    -    03      INPUT               0      0   0    0    0    0    2  UMBRAL10
 178      -    -    03      INPUT               0      0   0    0    0    0    2  UMBRAL11
 172      -    -    02      INPUT               0      0   0    0    0    0    2  UMBRAL12
  92      -    -    02      INPUT               0      0   0    0    0    0    2  UMBRAL13
  96      -    -    02      INPUT               0      0   0    0    0    0    4  UMBRAL14
 165      -    -    02      INPUT               0      0   0    0    0    0    3  UMBRAL15
  95      -    -    02      INPUT               0      0   0    0    0    0    6  UMBRAL16
 166      -    -    02      INPUT               0      0   0    0    0    0    5  UMBRAL17
 167      -    -    02      INPUT               0      0   0    0    0    0    4  UMBRAL18
 169      -    -    02      INPUT               0      0   0    0    0    0    2  UMBRAL19
  90      -    -    02      INPUT               0      0   0    0    0    0    4  UMBRAL20
 171      -    -    02      INPUT               0      0   0    0    0    0    3  UMBRAL21
  89      -    -    02      INPUT               0      0   0    0    0    0    2  UMBRAL22
  94      -    -    02      INPUT               0      0   0    0    0    0    4  UMBRAL23
  93      -    -    02      INPUT               0      0   0    0    0    0    3  UMBRAL24
 168      -    -    02      INPUT               0      0   0    0    0    0    2  UMBRAL25
  83      -    -    03      INPUT               0      0   0    0    0    0    2  UMBRAL26
 179      -    -    03      INPUT               0      0   0    0    0    0    2  UMBRAL27
  81      -    -    03      INPUT               0      0   0    0    0    0    2  UMBRAL28
  70      -    -    04      INPUT               0      0   0    0    0    0    2  UMBRAL29
 192      -    -    04      INPUT               0      0   0    0    0    0    4  UMBRAL30
 190      -    -    04      INPUT               0      0   0    0    0    0    3  UMBRAL31


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                              i:\prj\vhdl\ann1.rpt
ann1

** OUTPUTS **

                                               Shareable
                                               Expanders     Fan-In    Fan-Out
 Pin     LC   Row  Col  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
 199      -    -    04     OUTPUT               0      0   0    0    1    0    0  SAL


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                              i:\prj\vhdl\ann1.rpt
ann1

** BURIED LOGIC **

                                               Shareable
                                               Expanders     Fan-In    Fan-Out
 IOC     LC   Row  Col  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK Name
   -      3    B    02      LCELL      t !      1      0   1    7    1    0   10  |LPM_ADD_SUB:259|addcore:adder|addcore:adder0|g4
   -     11    B    05      LCELL      t        0      0   0    2    0    0    3  |LPM_ADD_SUB:259|addcore:adder|addcore:adder0|result_node0
   -     12    B    05      LCELL      t        0      0   0    4    0    0    3  |LPM_ADD_SUB:259|addcore:adder|addcore:adder0|result_node1
   -     13    B    05      LCELL      t !      0      0   0    4    1    0    3  |LPM_ADD_SUB:259|addcore:adder|addcore:adder0|result_node2
   -      5    B    02      LCELL      t !      1      0   1    6    2    0    3  |LPM_ADD_SUB:259|addcore:adder|addcore:adder0|result_node3
   -      4    B    02      LCELL      t !      0      0   0    2    1    0    4  |LPM_ADD_SUB:259|addcore:adder|addcore:adder0|result_node5
   -      2    B    02      LCELL      t !      0      0   0    4    4    0    3  |LPM_ADD_SUB:259|addcore:adder|addcore:adder0|result_node6
   -      6    B    02        OR2    s t        1      0   1    4    2    0    1  |LPM_ADD_SUB:259|addcore:adder|addcore:adder0|tot_cin_node6~1
   -      7    B    02        OR2    s t        1      0   1    6    2    0    1  |LPM_ADD_SUB:259|addcore:adder|addcore:adder0|tot_cin_node6~2
   -      1    B    02        OR2      t        0      0   0    4    2    0   14  |LPM_ADD_SUB:259|addcore:adder|addcore:adder0|tot_cin_node6
   -      8    B    02        OR2    s t        1      0   1    7    0    0    1  |LPM_ADD_SUB:259|addcore:adder|addcore:adder0|~216~1
   -      9    B    02        OR2    s t        1      0   1    6    0    0    1  |LPM_ADD_SUB:259|addcore:adder|addcore:adder0|~216~2
   -     10    B    02       SOFT    s t        0      0   0    0    2    0    1  |LPM_ADD_SUB:259|addcore:adder|addcore:adder0|~216~3
   -     14    B    05       SOFT    s t        0      0   0    2    0    0    1  |LPM_ADD_SUB:259|addcore:adder|addcore:adder0|~245~1
   -     11    B    02       SOFT    s t        0      0   0    2    0    0    1  |LPM_ADD_SUB:259|addcore:adder|addcore:adder0|~246~1
   -     12    B    02       SOFT    s t        0      0   0    2    0    0    1  |LPM_ADD_SUB:259|addcore:adder|addcore:adder0|~246~2
   -     13    B    02       SOFT    s t        0      0   0    2    2    0    1  |LPM_ADD_SUB:259|addcore:adder|addcore:adder0|~252~1
   -     14    B    02       SOFT    s t        0      0   0    2    0    0    4  |LPM_ADD_SUB:259|addcore:adder|addcore:adder0|~252~2
   -     15    B    02       SOFT    s t        0      0   0    2    0    0    1  |LPM_ADD_SUB:259|addcore:adder|addcore:adder0|~255~1
   -     16    B    02       SOFT    s t        0      0   0    2    0    0    1  |LPM_ADD_SUB:259|addcore:adder|addcore:adder0|~255~2
   -     11    A    01        OR2      t        0      0   0    2    0    0    8  |LPM_ADD_SUB:259|addcore:adder|addcore:adder0|:257
   -      1    B    01      LCELL      t !      0      0   0    2    2    0   13  |LPM_ADD_SUB:259|addcore:adder|addcore:adder1|cout_node
   -     10    A    02      LCELL      t !      1      0   1    6    1    0    3  |LPM_ADD_SUB:259|addcore:adder|addcore:adder1|gcp2
   -     11    A    02        OR2      t        0      0   0    4    0    0    3  |LPM_ADD_SUB:259|addcore:adder|addcore:adder1|gc1
   -      9    A    02       SOFT    s t        0      0   0    6    0    0    1  |LPM_ADD_SUB:259|addcore:adder|addcore:adder1|gc2~1
   -      2    A    04      LCELL      t        0      0   0    4    0    0    5  |LPM_ADD_SUB:259|addcore:adder|addcore:adder1|g2cp1
   -     12    A    03      LCELL      t !      1      0   1    7    1    0    6  |LPM_ADD_SUB:259|addcore:adder|addcore:adder1|g4
   -      7    A    02        OR2      t !      1      0   1    6    3    0    3  |LPM_ADD_SUB:259|addcore:adder|addcore:adder1|pc1
   -      5    A    01       SOFT    s t        0      0   0    4    0    0    2  |LPM_ADD_SUB:259|addcore:adder|addcore:adder1|pc2~1
   -      8    A    02        XOR      t        1      0   1    4    4    0    3  |LPM_ADD_SUB:259|addcore:adder|addcore:adder1|pc2
   -      6    A    03       SOFT    s t        0      0   0    2    0    0    1  |LPM_ADD_SUB:259|addcore:adder|addcore:adder1|pc3~1
   -      7    A    03        XOR      t        1      0   1    4    5    0    3  |LPM_ADD_SUB:259|addcore:adder|addcore:adder1|pc3
   -      8    A    05      LCELL      t        1      0   1    2    3    0    4  |LPM_ADD_SUB:259|addcore:adder|addcore:adder1|result_node0
   -      9    A    05      LCELL      t        0      0   0    2    1    0    3  |LPM_ADD_SUB:259|addcore:adder|addcore:adder1|result_node1
   -      6    B    01      LCELL      t !      1      0   1    6    4    0    2  |LPM_ADD_SUB:259|addcore:adder|addcore:adder1|result_node7
   -      2    A    03        XOR    s t        1      0   1    4    6    0    7  |LPM_ADD_SUB:259|addcore:adder|addcore:adder1|tot_cin_node6~1
   -      1    A    03        XOR    s t        1      0   1    4    5    0    3  |LPM_ADD_SUB:259|addcore:adder|addcore:adder1|tot_cin_node6~2
   -      8    A    03       SOFT    s t        0      0   0    8    1    0    2  |LPM_ADD_SUB:259|addcore:adder|addcore:adder1|tot_cin_node6~3
   -      9    A    03        OR2    s t        1      0   1    7    0    0    1  |LPM_ADD_SUB:259|addcore:adder|addcore:adder1|~216~1
   -     10    A    03        OR2    s t        1      0   1    6    0    0    1  |LPM_ADD_SUB:259|addcore:adder|addcore:adder1|~216~2
   -     11    A    03       SOFT    s t        0      0   0    0    2    0    1  |LPM_ADD_SUB:259|addcore:adder|addcore:adder1|~216~3
   -     10    A    05       SOFT    s t        0      0   0    2    0    0    1  |LPM_ADD_SUB:259|addcore:adder|addcore:adder1|~239~1
   -     11    A    05        OR2    s t        1      0   1    4    4    0    1  |LPM_ADD_SUB:259|addcore:adder|addcore:adder1|~242~1
   -      2    A    01       SOFT    s t        0      0   0    2    0    0    6  |LPM_ADD_SUB:259|addcore:adder|addcore:adder1|~242~2
   -     12    A    05       SOFT    s t        0      0   0    0    2    0    1  |LPM_ADD_SUB:259|addcore:adder|addcore:adder1|~242~3
   -      2    B    01       SOFT    s t        0      0   0    2    0    0    1  |LPM_ADD_SUB:259|addcore:adder|addcore:adder1|~258~1
   -      3    B    01       SOFT    s t        0      0   0    2    0    0    3  |LPM_ADD_SUB:259|addcore:adder|addcore:adder1|~258~2
   -      4    A    04       SOFT    s t        0      0   0    2    0    0    2  |LPM_ADD_SUB:259|addcore:adder|addcore:adder1|~258~3
   -      7    B    01        OR2    s t        1      0   1    7    2    0    1  |LPM_ADD_SUB:259|addcore:adder|addcore:adder1|~262~1
   -      8    B    01       SOFT    s t        1      0   1    6    1    0    1  |LPM_ADD_SUB:259|addcore:adder|addcore:adder1|~262~2
   -      6    D    02      LCELL      t        0      0   0    4    0    0    3  |LPM_ADD_SUB:259|addcore:adder|addcore:adder2|g2cp1
   -      1    D    02      LCELL      t !      1      0   1    6    1    0   12  |LPM_ADD_SUB:259|addcore:adder|addcore:adder2|g2cp2
   -      7    D    02       SOFT    s t        0      0   0    6    0    0    1  |LPM_ADD_SUB:259|addcore:adder|addcore:adder2|g2c2~1
   -      3    D    05      LCELL      t !      1      0   1    7    1    0    8  |LPM_ADD_SUB:259|addcore:adder|addcore:adder2|g4
   -      9    D    05        OR2      t !      1      0   1    8    1    0    5  |LPM_ADD_SUB:259|addcore:adder|addcore:adder2|pc3
   -     10    D    04      LCELL      t !      0      0   0    2    2    0    4  |LPM_ADD_SUB:259|addcore:adder|addcore:adder2|result_node1
   -     11    D    04      LCELL      t !      0      0   0    4    4    0    3  |LPM_ADD_SUB:259|addcore:adder|addcore:adder2|result_node2
   -      4    D    05      LCELL      t !      0      0   0    2    3    0    2  |LPM_ADD_SUB:259|addcore:adder|addcore:adder2|result_node3
   -      3    D    02      LCELL      t !      0      0   0    2    2    0    2  |LPM_ADD_SUB:259|addcore:adder|addcore:adder2|result_node5
   -      5    D    02        XOR    s t        1      0   1    6    5    0   12  |LPM_ADD_SUB:259|addcore:adder|addcore:adder2|tot_cin_node6~1
   -      9    D    02        XOR    s t        1      0   1    6    4    0    3  |LPM_ADD_SUB:259|addcore:adder|addcore:adder2|tot_cin_node6~2
   -     10    D    02       SOFT    s t        0      0   0    2    0    0    2  |LPM_ADD_SUB:259|addcore:adder|addcore:adder2|tot_cin_node6~3
   -     11    D    02       SOFT    s t        0      0   0    2    0    0    1  |LPM_ADD_SUB:259|addcore:adder|addcore:adder2|tot_cin_node6~4
   -     10    D    05        OR2    s t        1      0   1    7    0    0    1  |LPM_ADD_SUB:259|addcore:adder|addcore:adder2|~216~1
   -     11    D    05        OR2    s t        1      0   1    6    0    0    1  |LPM_ADD_SUB:259|addcore:adder|addcore:adder2|~216~2
   -     12    D    05       SOFT    s t        0      0   0    0    2    0    1  |LPM_ADD_SUB:259|addcore:adder|addcore:adder2|~216~3
   -      4    B    01       SOFT    s t        0      0   0    2    0    0    6  |LPM_ADD_SUB:259|addcore:adder|addcore:adder2|~242~1
   -      5    B    01       SOFT    s t        0      0   0    0    2    0    3  |LPM_ADD_SUB:259|addcore:adder|addcore:adder2|~242~2
   -      1    B    03       SOFT    s t        0      0   0    2    0    0    1  |LPM_ADD_SUB:259|addcore:adder|addcore:adder2|~242~3
   -     12    D    04       SOFT    s t        0      0   0    2    0    0    1  |LPM_ADD_SUB:259|addcore:adder|addcore:adder2|~245~1
   -     13    D    04       SOFT    s t        0      0   0    2    0    0    1  |LPM_ADD_SUB:259|addcore:adder|addcore:adder2|~245~2
   -     13    D    05        OR2    s t        1      0   1    6    0    0    1  |LPM_ADD_SUB:259|addcore:adder|addcore:adder2|~246~1
   -     14    D    05        OR2    s t        1      0   1    6    2    0    1  |LPM_ADD_SUB:259|addcore:adder|addcore:adder2|~246~2
   -     15    D    05       SOFT    s t        0      0   0    2    2    0    1  |LPM_ADD_SUB:259|addcore:adder|addcore:adder2|~246~3
   -     12    D    02        OR2    s t        1      0   1    7    4    0    1  |LPM_ADD_SUB:259|addcore:adder|addcore:adder2|~252~1
   -     13    D    02       SOFT    s t        1      0   1    6    3    0    1  |LPM_ADD_SUB:259|addcore:adder|addcore:adder2|~252~2
   -     14    D    02       SOFT    s t        0      0   0    2    0    0    4  |LPM_ADD_SUB:259|addcore:adder|addcore:adder2|~252~3
   -     15    C    04      LCELL      t !      1      0   1    6    1    0    3  |LPM_ADD_SUB:259|addcore:adder|addcore:adder3|gcp2
   -     16    C    01        OR2      t        0      0   0    4    0    0    3  |LPM_ADD_SUB:259|addcore:adder|addcore:adder3|gc1
   -     14    C    04       SOFT    s t        0      0   0    6    0    0    1  |LPM_ADD_SUB:259|addcore:adder|addcore:adder3|gc2~1
   -      4    C    03      LCELL      t        0      0   0    4    0    0    5  |LPM_ADD_SUB:259|addcore:adder|addcore:adder3|g2cp1
   -      5    C    04      LCELL      t !      1      0   1    7    1    0    6  |LPM_ADD_SUB:259|addcore:adder|addcore:adder3|g4
   -     10    C    01        OR2      t !      1      0   1    6    2    0    3  |LPM_ADD_SUB:259|addcore:adder|addcore:adder3|pc1
   -      8    C    04        OR2      t !      1      0   1    8    3    0    3  |LPM_ADD_SUB:259|addcore:adder|addcore:adder3|pc2
   -      9    C    04       SOFT    s t        0      0   0    4    0    0    1  |LPM_ADD_SUB:259|addcore:adder|addcore:adder3|pc3~1
   -      1    C    04        XOR      t        1      0   1    6    4    0    3  |LPM_ADD_SUB:259|addcore:adder|addcore:adder3|pc3
   -     11    C    01      LCELL      t !      0      0   0    2    4    0    2  |LPM_ADD_SUB:259|addcore:adder|addcore:adder3|result_node0
   -      9    C    01      LCELL      t        1      0   1    4    5    0    2  |LPM_ADD_SUB:259|addcore:adder|addcore:adder3|result_node1
   -      1    C    05      LCELL      t !      1      0   1    6    4    0    2  |LPM_ADD_SUB:259|addcore:adder|addcore:adder3|result_node7
   -      6    C    04        XOR    s t        1      0   1    6    6    0    6  |LPM_ADD_SUB:259|addcore:adder|addcore:adder3|tot_cin_node6~1
   -      2    C    04        XOR    s t        1      0   1    6    5    0    3  |LPM_ADD_SUB:259|addcore:adder|addcore:adder3|tot_cin_node6~2
   -     10    C    04       SOFT    s t        0      0   0    6    1    0    2  |LPM_ADD_SUB:259|addcore:adder|addcore:adder3|tot_cin_node6~3
   -     11    C    04        OR2    s t        1      0   1    7    0    0    1  |LPM_ADD_SUB:259|addcore:adder|addcore:adder3|~216~1
   -     12    C    04        OR2    s t        1      0   1    6    0    0    1  |LPM_ADD_SUB:259|addcore:adder|addcore:adder3|~216~2
   -     13    C    04       SOFT    s t        0      0   0    0    2    0    1  |LPM_ADD_SUB:259|addcore:adder|addcore:adder3|~216~3
   -     12    C    01       SOFT    s t        0      0   0    2    0    0    2  |LPM_ADD_SUB:259|addcore:adder|addcore:adder3|~239~1
   -     13    C    01       SOFT    s t        0      0   0    2    0    0    1  |LPM_ADD_SUB:259|addcore:adder|addcore:adder3|~239~2
   -     15    C    01       SOFT    s t        0      0   0    2    0    0    1  |LPM_ADD_SUB:259|addcore:adder|addcore:adder3|~242~1
   -      7    C    03       SOFT    s t        0      0   0    2    0    0    5  |LPM_ADD_SUB:259|addcore:adder|addcore:adder3|~242~2
   -      9    C    05       SOFT    s t        0      0   0    2    0    0    1  |LPM_ADD_SUB:259|addcore:adder|addcore:adder3|~258~1
   -      2    C    03       SOFT    s t        0      0   0    2    0    0    2  |LPM_ADD_SUB:259|addcore:adder|addcore:adder3|~258~2
   -     10    C    05       SOFT    s t        0      0   0    2    0    0    1  |LPM_ADD_SUB:259|addcore:adder|addcore:adder3|~258~3
   -      4    B    04        OR2    s t        1      0   1    4    5    0    1  ~260~1
   -      5    B    04        OR2    s t        1      0   1    4    3    0    1  ~260~2
   -      6    B    04       SOFT    s t        1      0   1    4    2    0    1  ~260~3
   -      1    B    04        XOR      t        0      0   0    0    3    1    0  :260
   -      3    B    04       SOFT    s t        0      0   0    0    2    0    1  ~273~1
   -      2    B    04        XOR      t !      1      0   1    3    3    0    1  :273
   -      3    C    05       SOFT    s t        0      0   0    0    2    0    2  ~274~1
   -      4    C    05       SOFT    s t        0      0   0    2    0    0    3  ~274~2
   -      2    C    05        OR2      t        1      0   1    3    5    0    1  :274
   -      5    C    05        XOR      t !      1      0   1    3    3    0    1  :278
   -      6    C    05       SOFT    s t        0      0   0    0    2    0    2  ~279~1
   -      7    C    05        OR2      t        1      0   1    3    5    0    1  :279
   -      8    C    05        XOR      t !      1      0   1    3    3    0    1  :283
   -      7    C    04       SOFT    s t        0      0   0    0    2    0    2  ~284~1
   -      4    C    04        OR2      t        1      0   1    3    5    0    1  :284
   -      3    C    04        XOR      t !      1      0   1    3    3    0    1  :288
   -      2    C    01       SOFT    s t        0      0   0    0    2    0    2  ~289~1
   -     14    C    01        OR2      t        1      0   1    3    5    0    1  :289
   -      3    C    01        XOR      t !      1      0   1    3    3    0    1  :293
   -      4    C    01       SOFT    s t        1      0   1    4    2    0    1  ~294~1
   -      1    C    01       SOFT    s t        0      0   0    0    3    0    1  ~294~2
   -      7    C    02        OR2      t        0      0   0    1    3    0    1  :294
   -      1    C    02        XOR      t !      0      0   0    1    1    0    1  :298
   -      5    C    01        OR2    s t        1      0   1    4    5    0    1  ~299~1
   -      8    C    01        OR2    s t        1      0   1    4    3    0    1  ~299~2
   -      7    C    01       SOFT    s t        0      0   0    0    2    0    1  ~308~1
   -      6    C    01        XOR      t !      1      0   1    3    3    0    1  :308
   -      8    D    05       SOFT    s t        1      0   1    4    2    0    1  ~309~1
   -      4    D    02       SOFT    s t        0      0   0    0    2    0    2  ~309~2
   -      2    D    05       SOFT    s t        0      0   0    0    3    0    1  ~309~3
   -      8    D    02        OR2      t        1      0   1    3    5    0    1  :309
   -      2    D    02        XOR      t !      1      0   1    3    3    0    1  :313
   -      7    D    05        OR2    s t        1      0   1    4    5    0    1  ~314~1
   -      6    D    05        OR2    s t        1      0   1    4    3    0    1  ~314~2
   -      5    D    05       SOFT    s t        0      0   0    0    2    0    1  ~323~1
   -      1    D    05        XOR      t !      1      0   1    3    3    0    1  :323
   -      4    D    04        OR2      t        0      0   0    1    3    0    1  :324
   -      2    D    04        XOR      t !      0      0   0    1    1    0    1  :328
   -      1    D    04        OR2    s t        1      0   1    5    5    0    1  ~329~1
   -      3    D    04        OR2    s t        1      0   1    5    5    0    1  ~329~2
   -      9    D    04        OR2    s t        1      0   1    4    3    0    1  ~329~3
   -      5    D    04        OR2    s t        1      0   1    5    2    0    1  ~329~4
   -      3    D    03       SOFT    s t        1      0   1    4    2    0    1  ~329~5
   -      2    D    03       SOFT    s t        0      0   0    0    3    0    2  ~329~6
   -      8    D    04       SOFT    s t        0      0   0    0    4    0    1  ~329~7
   -      7    D    04        OR2      t        0      0   0    5    2    0    1  :329
   -      6    D    04        XOR      t !      1      0   1    3    1    0    2  :343
   -      6    D    03        OR2    s t        1      0   1    4    5    0    1  ~344~1
   -      5    D    03        OR2    s t        1      0   1    4    3    0    1  ~344~2
   -      4    D    03       SOFT    s t        0      0   0    0    2    0    1  ~353~1
   -      1    D    03        XOR      t !      1      0   1    3    3    0    1  :353
   -      6    A    04       SOFT    s t        0      0   0    0    2    0    2  ~354~1
   -      5    A    04       SOFT    s t        0      0   0    2    0    0    3  ~354~2
   -      3    A    04        OR2      t        1      0   1    3    5    0    1  :354
   -      1    A    04        XOR      t !      1      0   1    3    3    0    1  :358
   -      5    A    03       SOFT    s t        0      0   0    0    2    0    2  ~359~1
   -      3    A    03        OR2      t        1      0   1    3    5    0    1  :359
   -      4    A    03        XOR      t !      1      0   1    3    3    0    1  :363
   -      6    A    02       SOFT    s t        0      0   0    0    2    0    2  ~364~1
   -      2    A    02        OR2      t        1      0   1    3    5    0    1  :364
   -      5    A    02        XOR      t !      1      0   1    3    3    0    1  :368
   -      4    A    02       SOFT    s t        0      0   0    0    2    0    2  ~369~1
   -      3    A    02        OR2      t        1      0   1    3    5    0    1  :369
   -      1    A    02        XOR      t !      1      0   1    3    3    0    1  :373
   -      2    A    05        OR2    s t        1      0   1    5    5    0    1  ~374~1
   -      3    A    05        OR2    s t        1      0   1    5    5    0    1  ~374~2
   -      7    A    05        OR2    s t        1      0   1    4    3    0    1  ~374~3
   -      6    A    05        OR2    s t        1      0   1    5    2    0    1  ~374~4
   -      5    A    05       SOFT    s t        0      0   0    0    4    0    1  ~374~5
   -      1    A    05        OR2      t        0      0   0    5    2    0    1  :374
   -      4    A    05        XOR      t !      1      0   1    3    1    0    2  :388
   -     10    B    05        OR2    s t        1      0   1    5    5    0    1  ~389~1
   -      9    B    05        OR2    s t        1      0   1    5    5    0    1  ~389~2
   -      8    B    05        OR2    s t        1      0   1    4    3    0    1  ~389~3
   -      7    B    05        OR2    s t        1      0   1    5    2    0    1  ~389~4
   -      6    B    05       SOFT    s t        1      0   1    4    4    0    1  ~389~5
   -      5    B    05       SOFT    s t        0      0   0    0    3    0    2  ~389~6
   -      4    B    05       SOFT    s t        0      0   0    0    4    0    1  ~389~7
   -      2    B    05        OR2      t        0      0   0    5    2    0    2  :389
   -      3    B    05        XOR      t !      1      0   1    3    1    0    2  :403
   -      1    B    05        OR2    s t        1      0   1    4    4    0    1  ~404~1
   -     15    B    05        OR2    s t        1      0   1    4    4    0    1  ~404~2


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
p = Packed register


Device-Specific Information:                              i:\prj\vhdl\ann1.rpt
ann1

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

         FastTrack                                 
Row     Interconnect    Input Pins     Output Pins     Bidir Pins
A:      31/ 96( 32%)    7/16( 43%)      0/16(  0%)     0/16(  0%)
B:      45/ 96( 46%)    7/16( 43%)      0/16(  0%)     0/16(  0%)
C:      39/ 96( 40%)    7/16( 43%)      0/16(  0%)     0/16(  0%)
D:      39/ 96( 40%)    7/16( 43%)      0/16(  0%)     0/16(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:     24/48( 50%)     20/20(100%)      0/20(  0%)       0/20(  0%)
02:     24/48( 50%)     20/20(100%)      0/20(  0%)       0/20(  0%)
03:     23/48( 47%)     20/20(100%)      0/20(  0%)       0/20(  0%)
04:      9/48( 18%)     4/20( 20%)      1/20(  5%)       0/20(  0%)
05:      3/48(  6%)     0/20(  0%)      0/20(  0%)       0/20(  0%)


Device-Specific Information:                              i:\prj\vhdl\ann1.rpt
ann1

** EQUATIONS **

A0       : INPUT;
A1       : INPUT;
A2       : INPUT;
A3       : INPUT;
A4       : INPUT;
A5       : INPUT;
A6       : INPUT;
A7       : INPUT;
A8       : INPUT;
A9       : INPUT;
A10      : INPUT;
A11      : INPUT;
A12      : INPUT;
A13      : INPUT;
A14      : INPUT;
A15      : INPUT;
A16      : INPUT;
A17      : INPUT;
A18      : INPUT;
A19      : INPUT;
A20      : INPUT;
A21      : INPUT;
A22      : INPUT;
A23      : INPUT;
A24      : INPUT;
A25      : INPUT;
A26      : INPUT;
A27      : INPUT;
A28      : INPUT;
A29      : INPUT;
A30      : INPUT;
A31      : INPUT;
B0       : INPUT;
B1       : INPUT;
B2       : INPUT;
B3       : INPUT;
B4       : INPUT;
B5       : INPUT;
B6       : INPUT;
B7       : INPUT;
B8       : INPUT;
B9       : INPUT;
B10      : INPUT;
B11      : INPUT;
B12      : INPUT;
B13      : INPUT;
B14      : INPUT;
B15      : INPUT;
B16      : INPUT;
B17      : INPUT;
B18      : INPUT;
B19      : INPUT;
B20      : INPUT;
B21      : INPUT;
B22      : INPUT;
B23      : INPUT;
B24      : INPUT;
B25      : INPUT;
B26      : INPUT;
B27      : INPUT;
B28      : INPUT;
B29      : INPUT;
B30      : INPUT;
B31      : INPUT;
UMBRAL0  : INPUT;
UMBRAL1  : INPUT;
UMBRAL2  : INPUT;
UMBRAL3  : INPUT;
UMBRAL4  : INPUT;
UMBRAL5  : INPUT;
UMBRAL6  : INPUT;
UMBRAL7  : INPUT;
UMBRAL8  : INPUT;
UMBRAL9  : INPUT;
UMBRAL10 : INPUT;
UMBRAL11 : INPUT;
UMBRAL12 : INPUT;
UMBRAL13 : INPUT;
UMBRAL14 : INPUT;
UMBRAL15 : INPUT;
UMBRAL16 : INPUT;
UMBRAL17 : INPUT;
UMBRAL18 : INPUT;
UMBRAL19 : INPUT;
UMBRAL20 : INPUT;
UMBRAL21 : INPUT;
UMBRAL22 : INPUT;
UMBRAL23 : INPUT;
UMBRAL24 : INPUT;
UMBRAL25 : INPUT;
UMBRAL26 : INPUT;
UMBRAL27 : INPUT;
UMBRAL28 : INPUT;
UMBRAL29 : INPUT;
UMBRAL30 : INPUT;
UMBRAL31 : INPUT;

-- Node name is 'SAL' 
-- Equation name is 'SAL', type is output 
SAL      =  _LC1_B4;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder0|g4' from file "addcore.tdf" line 158, column 5
-- Equation name is '_LC3_B2', type is buried 
!_LC3_B2 = _LC3_B2~NOT;
_LC3_B2~NOT = LCELL( _EQ001 $  _EQ002);
  _EQ001 = !A1 & !B1 & !B2
         # !B0 & !B1 & !B2
         # !A0 & !B1 & !B2
         # !_LC10_B2;
  _EQ002 =  A3 &  B3;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder0|result_node0' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC11_B5', type is buried 
_LC11_B5 = LCELL( B0 $  A0);

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder0|result_node1' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC12_B5', type is buried 
_LC12_B5 = LCELL( _EQ003 $  _EQ004);
  _EQ003 = !A1 &  B1
         #  A1 & !B1;
  _EQ004 =  A0 &  B0;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder0|result_node2' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC13_B5', type is buried 
!_LC13_B5 = _LC13_B5~NOT;
_LC13_B5~NOT = LCELL( _EQ005 $ !_LC14_B5);
  _EQ005 =  A0 &  B0 &  B1
         #  A0 &  A1 &  B0
         #  A1 &  B1;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder0|result_node3' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC5_B2', type is buried 
!_LC5_B2 = _LC5_B2~NOT;
_LC5_B2~NOT = LCELL( _EQ006 $ !_LC11_B2);
  _EQ006 =  A2 &  B2
         #  A0 &  A1 &  B0 & !_LC12_B2
         #  A0 &  B0 &  B1 & !_LC12_B2
         #  A1 &  B1 & !_LC12_B2;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder0|result_node5' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC4_B2', type is buried 
!_LC4_B2 = _LC4_B2~NOT;
_LC4_B2~NOT = LCELL( _EQ007 $ !_LC13_B2);
  _EQ007 = !A5 &  B5
         #  A5 & !B5;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder0|result_node6' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC2_B2', type is buried 
!_LC2_B2 = _LC2_B2~NOT;
_LC2_B2~NOT = LCELL( _EQ008 $ !_LC15_B2);
  _EQ008 =  A5 &  B5
         #  _LC3_B2 & !_LC14_B2 & !_LC16_B2
         #  A4 &  B4 & !_LC16_B2;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder0|tot_cin_node6~1' from file "addcore.tdf" line 380, column 39
-- Equation name is '_LC6_B2', type is buried 
-- synthesized logic cell 
_LC6_B2  = LCELL( _EQ009 $  GND);
  _EQ009 =  A5 &  B5 &  B6
         #  A5 &  A6 &  B5
         #  A6 &  B6
         #  B5 &  B6 &  _LC3_B2 & !_LC14_B2
         #  A5 &  B6 &  _LC3_B2 & !_LC14_B2;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder0|tot_cin_node6~2' from file "addcore.tdf" line 380, column 39
-- Equation name is '_LC7_B2', type is buried 
-- synthesized logic cell 
_LC7_B2  = LCELL( _EQ010 $  GND);
  _EQ010 =  A4 &  B4 &  B5 &  B6
         #  A4 &  A5 &  B4 &  B6
         #  A4 &  A6 &  B4 &  B5
         #  A6 &  B5 &  _LC3_B2 & !_LC14_B2
         #  A5 &  A6 &  _LC3_B2 & !_LC14_B2;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder0|tot_cin_node6' from file "addcore.tdf" line 380, column 39
-- Equation name is '_LC1_B2', type is buried 
_LC1_B2  = LCELL( _EQ011 $  GND);
  _EQ011 =  A4 &  A5 &  A6 &  B4
         #  _LC6_B2
         #  _LC7_B2;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder0|~216~1' from file "addcore.tdf" line 350, column 16
-- Equation name is '_LC8_B2', type is buried 
-- synthesized logic cell 
_LC8_B2  = LCELL( _EQ012 $  GND);
  _EQ012 = !A2 & !B2
         # !A1 & !A2 & !B0
         # !A0 & !A1 & !A2
         # !A3 & !B3
         #  A3 &  B3;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder0|~216~2' from file "addcore.tdf" line 350, column 16
-- Equation name is '_LC9_B2', type is buried 
-- synthesized logic cell 
_LC9_B2  = LCELL( _EQ013 $  GND);
  _EQ013 = !A1 & !B0 & !B2
         # !A0 & !A1 & !B2
         # !A1 & !A2 & !B1
         # !A2 & !B0 & !B1
         # !A0 & !A2 & !B1;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder0|~216~3' from file "addcore.tdf" line 350, column 16
-- Equation name is '_LC10_B2', type is buried 
-- synthesized logic cell 
_LC10_B2 = LCELL( _EQ014 $  GND);
  _EQ014 = !_LC8_B2 & !_LC9_B2;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder0|~245~1' from file "addcore.tdf" line 392, column 42
-- Equation name is '_LC14_B5', type is buried 
-- synthesized logic cell 
_LC14_B5 = LCELL( _EQ015 $  GND);
  _EQ015 = !A2 &  B2
         #  A2 & !B2;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder0|~246~1' from file "addcore.tdf" line 390, column 27
-- Equation name is '_LC11_B2', type is buried 
-- synthesized logic cell 
_LC11_B2 = LCELL( _EQ016 $  GND);
  _EQ016 = !A3 &  B3
         #  A3 & !B3;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder0|~246~2' from file "addcore.tdf" line 390, column 27
-- Equation name is '_LC12_B2', type is buried 
-- synthesized logic cell 
_LC12_B2 = LCELL( _EQ017 $  GND);
  _EQ017 = !A2 & !B2;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder0|~252~1' from file "addcore.tdf" line 392, column 42
-- Equation name is '_LC13_B2', type is buried 
-- synthesized logic cell 
_LC13_B2 = LCELL( _EQ018 $  GND);
  _EQ018 =  A4 &  B4
         #  _LC3_B2 & !_LC14_B2;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder0|~252~2' from file "addcore.tdf" line 392, column 42
-- Equation name is '_LC14_B2', type is buried 
-- synthesized logic cell 
_LC14_B2 = LCELL( _EQ019 $  GND);
  _EQ019 = !A4 & !B4;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder0|~255~1' from file "addcore.tdf" line 392, column 42
-- Equation name is '_LC15_B2', type is buried 
-- synthesized logic cell 
_LC15_B2 = LCELL( _EQ020 $  GND);
  _EQ020 = !A6 &  B6
         #  A6 & !B6;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder0|~255~2' from file "addcore.tdf" line 392, column 42
-- Equation name is '_LC16_B2', type is buried 
-- synthesized logic cell 
_LC16_B2 = LCELL( _EQ021 $  GND);
  _EQ021 = !A5 & !B5;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder0|:257' from file "addcore.tdf" line 392, column 32
-- Equation name is '_LC11_A1', type is buried 
_LC11_A1 = LCELL( _EQ022 $  GND);
  _EQ022 = !A7 &  B7
         #  A7 & !B7;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder1|cout_node' from file "addcore.tdf" line 165, column 5
-- Equation name is '_LC1_B1', type is buried 
!_LC1_B1 = _LC1_B1~NOT;
_LC1_B1~NOT = LCELL( _EQ023 $  _EQ024);
  _EQ023 =  A15 &  B15;
  _EQ024 = !_LC7_B1 & !_LC8_B1;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder1|gcp2' from file "addcore.tdf" line 160, column 8
-- Equation name is '_LC10_A2', type is buried 
!_LC10_A2 = _LC10_A2~NOT;
_LC10_A2~NOT = LCELL( _EQ025 $ !_LC9_A2);
  _EQ025 =  A8 &  A9 &  B8 &  B10 & !_LC9_A2
         #  A9 &  A10 &  B9 & !_LC9_A2
         #  A8 &  A10 &  B8 &  B9 & !_LC9_A2
         #  A8 &  A9 &  A10 &  B8 & !_LC9_A2;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder1|gc1' from file "addcore.tdf" line 360, column 19
-- Equation name is '_LC11_A2', type is buried 
_LC11_A2 = LCELL( _EQ026 $  GND);
  _EQ026 =  A8 &  B8 &  B9
         #  A8 &  A9 &  B8
         #  A9 &  B9;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder1|gc2~1' from file "addcore.tdf" line 361, column 19
-- Equation name is '_LC9_A2', type is buried 
-- synthesized logic cell 
_LC9_A2  = LCELL( _EQ027 $  GND);
  _EQ027 =  A10 &  B10
         #  A9 &  B9 &  B10
         #  A8 &  B8 &  B9 &  B10;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder1|g2cp1' from file "addcore.tdf" line 159, column 9
-- Equation name is '_LC2_A4', type is buried 
_LC2_A4  = LCELL( _EQ028 $  GND);
  _EQ028 =  A12 &  B12 &  B13
         #  A12 &  A13 &  B12
         #  A13 &  B13;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder1|g4' from file "addcore.tdf" line 158, column 5
-- Equation name is '_LC12_A3', type is buried 
!_LC12_A3 = _LC12_A3~NOT;
_LC12_A3~NOT = LCELL( _EQ029 $  _EQ030);
  _EQ029 = !B8 & !B9 & !B10
         # !A8 & !B9 & !B10
         # !A9 & !B9 & !B10
         # !_LC11_A3;
  _EQ030 =  A11 &  B11;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder1|pc1' from file "addcore.tdf" line 345, column 21
-- Equation name is '_LC7_A2', type is buried 
!_LC7_A2 = _LC7_A2~NOT;
_LC7_A2~NOT = LCELL( _EQ031 $  GND);
  _EQ031 =  A7 &  B7 &  _LC1_B2 &  _LC11_A1
         # !A8 & !B8
         # !A9 & !B9
         # !_LC1_B2 & !_LC2_A1
         # !_LC2_A1 & !_LC11_A1;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder1|pc2~1' from file "addcore.tdf" line 345, column 21
-- Equation name is '_LC5_A1', type is buried 
-- synthesized logic cell 
_LC5_A1  = LCELL( _EQ032 $  GND);
  _EQ032 = !A10 & !B10
         # !A9 & !B9;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder1|pc2' from file "addcore.tdf" line 345, column 21
-- Equation name is '_LC8_A2', type is buried 
_LC8_A2  = LCELL( _EQ033 $ !_LC5_A1);
  _EQ033 = !A8 & !B8 & !_LC5_A1
         #  A7 &  B7 &  _LC1_B2 & !_LC5_A1 &  _LC11_A1
         # !_LC2_A1 & !_LC5_A1 & !_LC11_A1
         # !_LC1_B2 & !_LC2_A1 & !_LC5_A1;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder1|pc3~1' from file "addcore.tdf" line 345, column 21
-- Equation name is '_LC6_A3', type is buried 
-- synthesized logic cell 
_LC6_A3  = LCELL( _EQ034 $  GND);
  _EQ034 = !A11 & !B11;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder1|pc3' from file "addcore.tdf" line 345, column 21
-- Equation name is '_LC7_A3', type is buried 
_LC7_A3  = LCELL( _EQ035 $  _EQ036);
  _EQ035 = !A8 & !B8 & !_LC5_A1 & !_LC6_A3
         #  A7 &  B7 &  _LC1_B2 & !_LC5_A1 & !_LC6_A3 &  _LC11_A1
         # !_LC2_A1 & !_LC5_A1 & !_LC6_A3 & !_LC11_A1
         # !_LC1_B2 & !_LC2_A1 & !_LC5_A1 & !_LC6_A3;
  _EQ036 = !_LC5_A1 & !_LC6_A3;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder1|result_node0' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC8_A5', type is buried 
_LC8_A5  = LCELL( _EQ037 $ !_LC10_A5);
  _EQ037 =  A7 &  B7 & !_LC11_A1
         #  A7 &  B7 & !_LC1_B2
         # !B7 &  _LC1_B2 &  _LC11_A1
         # !A7 &  _LC1_B2 &  _LC11_A1;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder1|result_node1' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC9_A5', type is buried 
_LC9_A5  = LCELL( _EQ038 $  _LC11_A5);
  _EQ038 = !A9 &  B9
         #  A9 & !B9;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder1|result_node7' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC6_B1', type is buried 
!_LC6_B1 = _LC6_B1~NOT;
_LC6_B1~NOT = LCELL( _EQ039 $ !_LC2_B1);
  _EQ039 =  _LC2_A3 & !_LC3_B1
         #  A13 &  B13 & !_LC3_B1
         #  A14 &  B14
         #  A12 &  B12 & !_LC3_B1 & !_LC4_A4;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder1|tot_cin_node6~1' from file "addcore.tdf" line 380, column 39
-- Equation name is '_LC2_A3', type is buried 
-- synthesized logic cell 
_LC2_A3  = LCELL( _EQ040 $  _EQ041);
  _EQ040 = !A8 & !B8 & !_LC4_A4 & !_LC8_A3 & !_LC12_A3
         #  A7 &  B7 &  _LC1_B2 & !_LC4_A4 & !_LC8_A3 &  _LC11_A1 & !_LC12_A3
         # !_LC1_B2 & !_LC2_A1 & !_LC4_A4 & !_LC8_A3 & !_LC12_A3
         # !_LC2_A1 & !_LC4_A4 & !_LC8_A3 & !_LC11_A1 & !_LC12_A3;
  _EQ041 = !_LC4_A4 & !_LC8_A3;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder1|tot_cin_node6~2' from file "addcore.tdf" line 380, column 39
-- Equation name is '_LC1_A3', type is buried 
-- synthesized logic cell 
_LC1_A3  = LCELL( _EQ042 $ !_LC8_A3);
  _EQ042 = !A8 & !B8 & !_LC8_A3 & !_LC12_A3
         #  A7 &  B7 &  _LC1_B2 & !_LC8_A3 &  _LC11_A1 & !_LC12_A3
         # !_LC1_B2 & !_LC2_A1 & !_LC8_A3 & !_LC12_A3
         # !_LC2_A1 & !_LC8_A3 & !_LC11_A1 & !_LC12_A3;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder1|tot_cin_node6~3' from file "addcore.tdf" line 380, column 39
-- Equation name is '_LC8_A3', type is buried 
-- synthesized logic cell 
_LC8_A3  = LCELL( _EQ043 $  GND);
  _EQ043 = !A11 & !B11 & !_LC12_A3
         # !A10 & !B10 & !_LC12_A3
         # !A9 & !B9 & !_LC12_A3
         # !A12 & !B12;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder1|~216~1' from file "addcore.tdf" line 350, column 16
-- Equation name is '_LC9_A3', type is buried 
-- synthesized logic cell 
_LC9_A3  = LCELL( _EQ044 $  GND);
  _EQ044 = !A9 & !A10 & !B8
         # !A8 & !A9 & !A10
         # !A10 & !B10
         # !A11 & !B11
         #  A11 &  B11;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder1|~216~2' from file "addcore.tdf" line 350, column 16
-- Equation name is '_LC10_A3', type is buried 
-- synthesized logic cell 
_LC10_A3 = LCELL( _EQ045 $  GND);
  _EQ045 = !A10 & !B8 & !B9
         # !A8 & !A10 & !B9
         # !A9 & !A10 & !B9
         # !A9 & !B8 & !B10
         # !A8 & !A9 & !B10;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder1|~216~3' from file "addcore.tdf" line 350, column 16
-- Equation name is '_LC11_A3', type is buried 
-- synthesized logic cell 
_LC11_A3 = LCELL( _EQ046 $  GND);
  _EQ046 = !_LC9_A3 & !_LC10_A3;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder1|~239~1' from file "addcore.tdf" line 387, column 38
-- Equation name is '_LC10_A5', type is buried 
-- synthesized logic cell 
_LC10_A5 = LCELL( _EQ047 $  GND);
  _EQ047 = !A8 & !B8
         #  A8 &  B8;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder1|~242~1' from file "addcore.tdf" line 392, column 42
-- Equation name is '_LC11_A5', type is buried 
-- synthesized logic cell 
_LC11_A5 = LCELL( _EQ048 $  GND);
  _EQ048 =  A8 &  B8
         #  A7 &  A8 &  B7 & !_LC12_A5
         #  A8 &  _LC1_B2 & !_LC2_A1 &  _LC11_A1
         #  A7 &  B7 &  B8 & !_LC12_A5
         #  B8 &  _LC1_B2 & !_LC2_A1 &  _LC11_A1;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder1|~242~2' from file "addcore.tdf" line 392, column 42
-- Equation name is '_LC2_A1', type is buried 
-- synthesized logic cell 
_LC2_A1  = LCELL( _EQ049 $  GND);
  _EQ049 =  A7 &  B7;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder1|~242~3' from file "addcore.tdf" line 392, column 42
-- Equation name is '_LC12_A5', type is buried 
-- synthesized logic cell 
_LC12_A5 = LCELL( _EQ050 $  GND);
  _EQ050 =  _LC1_B2 &  _LC11_A1;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder1|~258~1' from file "addcore.tdf" line 392, column 42
-- Equation name is '_LC2_B1', type is buried 
-- synthesized logic cell 
_LC2_B1  = LCELL( _EQ051 $  GND);
  _EQ051 = !A15 &  B15
         #  A15 & !B15;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder1|~258~2' from file "addcore.tdf" line 392, column 42
-- Equation name is '_LC3_B1', type is buried 
-- synthesized logic cell 
_LC3_B1  = LCELL( _EQ052 $  GND);
  _EQ052 = !A14 & !B14;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder1|~258~3' from file "addcore.tdf" line 392, column 42
-- Equation name is '_LC4_A4', type is buried 
-- synthesized logic cell 
_LC4_A4  = LCELL( _EQ053 $  GND);
  _EQ053 = !A13 & !B13;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder1|~262~1' from file "addcore.tdf" line 397, column 24
-- Equation name is '_LC7_B1', type is buried 
-- synthesized logic cell 
_LC7_B1  = LCELL( _EQ054 $  GND);
  _EQ054 =  A14 & !A15 &  B14 &  B15
         #  A14 &  A15 &  B14 & !B15
         #  A12 & !A15 &  B12 &  B13 &  B15 & !_LC3_B1
         # !A15 &  B15 &  _LC2_A3 & !_LC3_B1
         #  A15 & !B15 &  _LC2_A3 & !_LC3_B1;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder1|~262~2' from file "addcore.tdf" line 397, column 24
-- Equation name is '_LC8_B1', type is buried 
-- synthesized logic cell 
_LC8_B1  = LCELL( _EQ055 $  GND);
  _EQ055 =  A13 & !A15 &  B13 &  B15 & !_LC3_B1
         #  A13 &  A15 &  B13 & !B15 & !_LC3_B1
         #  A12 &  A15 &  B12 &  B13 & !B15 & !_LC3_B1
         #  A12 &  A13 & !A15 &  B12 &  B15 & !_LC3_B1
         #  A12 &  A13 &  A15 &  B12 & !B15 & !_LC3_B1;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder2|g2cp1' from file "addcore.tdf" line 159, column 9
-- Equation name is '_LC6_D2', type is buried 
_LC6_D2  = LCELL( _EQ056 $  GND);
  _EQ056 =  A20 &  B20 &  B21
         #  A20 &  A21 &  B20
         #  A21 &  B21;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder2|g2cp2' from file "addcore.tdf" line 159, column 9
-- Equation name is '_LC1_D2', type is buried 
!_LC1_D2 = _LC1_D2~NOT;
_LC1_D2~NOT = LCELL( _EQ057 $ !_LC7_D2);
  _EQ057 =  A20 &  A21 &  B20 &  B22 & !_LC7_D2
         #  A21 &  A22 &  B21 & !_LC7_D2
         #  A20 &  A22 &  B20 &  B21 & !_LC7_D2
         #  A20 &  A21 &  A22 &  B20 & !_LC7_D2;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder2|g2c2~1' from file "addcore.tdf" line 367, column 20
-- Equation name is '_LC7_D2', type is buried 
-- synthesized logic cell 
_LC7_D2  = LCELL( _EQ058 $  GND);
  _EQ058 =  A22 &  B22
         #  A21 &  B21 &  B22
         #  A20 &  B20 &  B21 &  B22;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder2|g4' from file "addcore.tdf" line 158, column 5
-- Equation name is '_LC3_D5', type is buried 
!_LC3_D5 = _LC3_D5~NOT;
_LC3_D5~NOT = LCELL( _EQ059 $  _EQ060);
  _EQ059 = !B16 & !B17 & !B18
         # !A16 & !B17 & !B18
         # !A17 & !B17 & !B18
         # !_LC12_D5;
  _EQ060 =  A19 &  B19;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder2|pc3' from file "addcore.tdf" line 345, column 21
-- Equation name is '_LC9_D5', type is buried 
!_LC9_D5 = _LC9_D5~NOT;
_LC9_D5~NOT = LCELL( _EQ061 $  GND);
  _EQ061 = !A17 & !B17
         # !A18 & !B18
         # !A19 & !B19
         # !A16 & !B16
         # !_LC1_B1;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder2|result_node1' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC10_D4', type is buried 
!_LC10_D4 = _LC10_D4~NOT;
_LC10_D4~NOT = LCELL( _EQ062 $  _EQ063);
  _EQ062 = !A17 &  B17
         #  A17 & !B17;
  _EQ063 = !_LC1_B3 & !_LC5_B1;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder2|result_node2' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC11_D4', type is buried 
!_LC11_D4 = _LC11_D4~NOT;
_LC11_D4~NOT = LCELL( _EQ064 $ !_LC12_D4);
  _EQ064 =  A17 &  B17
         #  _LC1_B1 & !_LC4_B1 & !_LC13_D4
         #  A16 &  B16 & !_LC13_D4;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder2|result_node3' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC4_D5', type is buried 
!_LC4_D5 = _LC4_D5~NOT;
_LC4_D5~NOT = LCELL( _EQ065 $  _EQ066);
  _EQ065 = !A19 &  B19
         #  A19 & !B19;
  _EQ066 = !_LC13_D5 & !_LC14_D5 & !_LC15_D5;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder2|result_node5' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC3_D2', type is buried 
!_LC3_D2 = _LC3_D2~NOT;
_LC3_D2~NOT = LCELL( _EQ067 $  _EQ068);
  _EQ067 = !A21 &  B21
         #  A21 & !B21;
  _EQ068 = !_LC12_D2 & !_LC13_D2;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder2|tot_cin_node6~1' from file "addcore.tdf" line 380, column 39
-- Equation name is '_LC5_D2', type is buried 
-- synthesized logic cell 
_LC5_D2  = LCELL( _EQ069 $  _EQ070);
  _EQ069 = !A19 & !B19 & !_LC3_D5 & !_LC10_D2 & !_LC11_D2 & !_LC14_D2
         # !A18 & !B18 & !_LC3_D5 & !_LC10_D2 & !_LC11_D2 & !_LC14_D2
         # !A17 & !B17 & !_LC3_D5 & !_LC10_D2 & !_LC11_D2 & !_LC14_D2
         # !_LC3_D5 & !_LC5_B1 & !_LC10_D2 & !_LC11_D2 & !_LC14_D2;
  _EQ070 = !_LC10_D2 & !_LC11_D2 & !_LC14_D2;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder2|tot_cin_node6~2' from file "addcore.tdf" line 380, column 39
-- Equation name is '_LC9_D2', type is buried 
-- synthesized logic cell 
_LC9_D2  = LCELL( _EQ071 $  _EQ072);
  _EQ071 = !A19 & !B19 & !_LC3_D5 & !_LC10_D2 & !_LC14_D2
         # !A18 & !B18 & !_LC3_D5 & !_LC10_D2 & !_LC14_D2
         # !A17 & !B17 & !_LC3_D5 & !_LC10_D2 & !_LC14_D2
         # !_LC3_D5 & !_LC5_B1 & !_LC10_D2 & !_LC14_D2;
  _EQ072 = !_LC10_D2 & !_LC14_D2;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder2|tot_cin_node6~3' from file "addcore.tdf" line 380, column 39
-- Equation name is '_LC10_D2', type is buried 
-- synthesized logic cell 
_LC10_D2 = LCELL( _EQ073 $  GND);
  _EQ073 = !A21 & !B21;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder2|tot_cin_node6~4' from file "addcore.tdf" line 380, column 39
-- Equation name is '_LC11_D2', type is buried 
-- synthesized logic cell 
_LC11_D2 = LCELL( _EQ074 $  GND);
  _EQ074 = !A22 & !B22;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder2|~216~1' from file "addcore.tdf" line 350, column 16
-- Equation name is '_LC10_D5', type is buried 
-- synthesized logic cell 
_LC10_D5 = LCELL( _EQ075 $  GND);
  _EQ075 = !A17 & !A18 & !B16
         # !A16 & !A17 & !A18
         # !A18 & !B18
         # !A19 & !B19
         #  A19 &  B19;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder2|~216~2' from file "addcore.tdf" line 350, column 16
-- Equation name is '_LC11_D5', type is buried 
-- synthesized logic cell 
_LC11_D5 = LCELL( _EQ076 $  GND);
  _EQ076 = !A18 & !B16 & !B17
         # !A16 & !A18 & !B17
         # !A17 & !A18 & !B17
         # !A17 & !B16 & !B18
         # !A16 & !A17 & !B18;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder2|~216~3' from file "addcore.tdf" line 350, column 16
-- Equation name is '_LC12_D5', type is buried 
-- synthesized logic cell 
_LC12_D5 = LCELL( _EQ077 $  GND);
  _EQ077 = !_LC10_D5 & !_LC11_D5;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder2|~242~1' from file "addcore.tdf" line 392, column 42
-- Equation name is '_LC4_B1', type is buried 
-- synthesized logic cell 
_LC4_B1  = LCELL( _EQ078 $  GND);
  _EQ078 = !A16 & !B16;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder2|~242~2' from file "addcore.tdf" line 392, column 42
-- Equation name is '_LC5_B1', type is buried 
-- synthesized logic cell 
_LC5_B1  = LCELL( _EQ079 $  GND);
  _EQ079 =  _LC1_B1 & !_LC4_B1;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder2|~242~3' from file "addcore.tdf" line 392, column 42
-- Equation name is '_LC1_B3', type is buried 
-- synthesized logic cell 
_LC1_B3  = LCELL( _EQ080 $  GND);
  _EQ080 =  A16 &  B16;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder2|~245~1' from file "addcore.tdf" line 392, column 42
-- Equation name is '_LC12_D4', type is buried 
-- synthesized logic cell 
_LC12_D4 = LCELL( _EQ081 $  GND);
  _EQ081 = !A18 &  B18
         #  A18 & !B18;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder2|~245~2' from file "addcore.tdf" line 392, column 42
-- Equation name is '_LC13_D4', type is buried 
-- synthesized logic cell 
_LC13_D4 = LCELL( _EQ082 $  GND);
  _EQ082 = !A17 & !B17;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder2|~246~1' from file "addcore.tdf" line 390, column 27
-- Equation name is '_LC13_D5', type is buried 
-- synthesized logic cell 
_LC13_D5 = LCELL( _EQ083 $  GND);
  _EQ083 =  A17 &  B17 &  B18
         #  A16 &  B16 &  B17 &  B18
         #  A16 &  A17 &  B16 &  B18
         #  A17 &  A18 &  B17
         #  A18 &  B18;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder2|~246~2' from file "addcore.tdf" line 390, column 27
-- Equation name is '_LC14_D5', type is buried 
-- synthesized logic cell 
_LC14_D5 = LCELL( _EQ084 $  GND);
  _EQ084 =  B17 &  B18 &  _LC1_B1 & !_LC4_B1
         #  A17 &  B18 &  _LC1_B1 & !_LC4_B1
         #  A18 &  B17 &  _LC1_B1 & !_LC4_B1
         #  A16 &  A18 &  B16 &  B17
         #  A16 &  A17 &  A18 &  B16;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder2|~246~3' from file "addcore.tdf" line 390, column 27
-- Equation name is '_LC15_D5', type is buried 
-- synthesized logic cell 
_LC15_D5 = LCELL( _EQ085 $  GND);
  _EQ085 =  A17 &  A18 &  _LC1_B1 & !_LC4_B1;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder2|~252~1' from file "addcore.tdf" line 392, column 42
-- Equation name is '_LC12_D2', type is buried 
-- synthesized logic cell 
_LC12_D2 = LCELL( _EQ086 $  GND);
  _EQ086 =  B17 &  B18 &  B19 &  _LC1_B1 & !_LC4_B1 & !_LC14_D2
         #  A17 &  B18 &  B19 &  _LC1_B1 & !_LC4_B1 & !_LC14_D2
         #  A18 &  B17 &  B19 &  _LC1_B1 & !_LC4_B1 & !_LC14_D2
         #  _LC3_D5 & !_LC14_D2
         #  A20 &  B20;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder2|~252~2' from file "addcore.tdf" line 392, column 42
-- Equation name is '_LC13_D2', type is buried 
-- synthesized logic cell 
_LC13_D2 = LCELL( _EQ087 $  GND);
  _EQ087 =  A17 &  A18 &  B19 &  _LC1_B1 & !_LC4_B1 & !_LC14_D2
         #  A19 &  B17 &  B18 &  _LC1_B1 & !_LC4_B1 & !_LC14_D2
         #  A17 &  A19 &  B18 &  _LC1_B1 & !_LC4_B1 & !_LC14_D2
         #  A18 &  A19 &  B17 &  _LC1_B1 & !_LC4_B1 & !_LC14_D2
         #  A17 &  A18 &  A19 &  _LC1_B1 & !_LC4_B1 & !_LC14_D2;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder2|~252~3' from file "addcore.tdf" line 392, column 42
-- Equation name is '_LC14_D2', type is buried 
-- synthesized logic cell 
_LC14_D2 = LCELL( _EQ088 $  GND);
  _EQ088 = !A20 & !B20;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder3|gcp2' from file "addcore.tdf" line 160, column 8
-- Equation name is '_LC15_C4', type is buried 
!_LC15_C4 = _LC15_C4~NOT;
_LC15_C4~NOT = LCELL( _EQ089 $ !_LC14_C4);
  _EQ089 =  A24 &  A25 &  B24 &  B26 & !_LC14_C4
         #  A25 &  A26 &  B25 & !_LC14_C4
         #  A24 &  A26 &  B24 &  B25 & !_LC14_C4
         #  A24 &  A25 &  A26 &  B24 & !_LC14_C4;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder3|gc1' from file "addcore.tdf" line 360, column 19
-- Equation name is '_LC16_C1', type is buried 
_LC16_C1 = LCELL( _EQ090 $  GND);
  _EQ090 =  A24 &  B24 &  B25
         #  A24 &  A25 &  B24
         #  A25 &  B25;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder3|gc2~1' from file "addcore.tdf" line 361, column 19
-- Equation name is '_LC14_C4', type is buried 
-- synthesized logic cell 
_LC14_C4 = LCELL( _EQ091 $  GND);
  _EQ091 =  A26 &  B26
         #  A25 &  B25 &  B26
         #  A24 &  B24 &  B25 &  B26;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder3|g2cp1' from file "addcore.tdf" line 159, column 9
-- Equation name is '_LC4_C3', type is buried 
_LC4_C3  = LCELL( _EQ092 $  GND);
  _EQ092 =  A28 &  B28 &  B29
         #  A28 &  A29 &  B28
         #  A29 &  B29;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder3|g4' from file "addcore.tdf" line 158, column 5
-- Equation name is '_LC5_C4', type is buried 
!_LC5_C4 = _LC5_C4~NOT;
_LC5_C4~NOT = LCELL( _EQ093 $  _EQ094);
  _EQ093 = !B24 & !B25 & !B26
         # !A24 & !B25 & !B26
         # !A25 & !B25 & !B26
         # !_LC13_C4;
  _EQ094 =  A27 &  B27;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder3|pc1' from file "addcore.tdf" line 345, column 21
-- Equation name is '_LC10_C1', type is buried 
!_LC10_C1 = _LC10_C1~NOT;
_LC10_C1~NOT = LCELL( _EQ095 $  GND);
  _EQ095 = !A23 & !B23
         # !B23 & !_LC1_D2 & !_LC5_D2
         # !A23 & !_LC1_D2 & !_LC5_D2
         # !A24 & !B24
         # !A25 & !B25;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder3|pc2' from file "addcore.tdf" line 345, column 21
-- Equation name is '_LC8_C4', type is buried 
!_LC8_C4 = _LC8_C4~NOT;
_LC8_C4~NOT = LCELL( _EQ096 $  GND);
  _EQ096 = !A23 & !B23
         # !A24 & !B24
         # !A25 & !B25
         # !A26 & !B26
         # !_LC1_D2 & !_LC5_D2 & !_LC7_C3;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder3|pc3~1' from file "addcore.tdf" line 345, column 21
-- Equation name is '_LC9_C4', type is buried 
-- synthesized logic cell 
_LC9_C4  = LCELL( _EQ097 $  GND);
  _EQ097 = !A27 & !B27
         # !A26 & !B26;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder3|pc3' from file "addcore.tdf" line 345, column 21
-- Equation name is '_LC1_C4', type is buried 
_LC1_C4  = LCELL( _EQ098 $ !_LC9_C4);
  _EQ098 = !A25 & !B25 & !_LC9_C4
         # !A24 & !B24 & !_LC9_C4
         # !A23 & !B23 & !_LC9_C4
         # !_LC1_D2 & !_LC5_D2 & !_LC7_C3 & !_LC9_C4;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder3|result_node0' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC11_C1', type is buried 
!_LC11_C1 = _LC11_C1~NOT;
_LC11_C1~NOT = LCELL( _EQ099 $  _EQ100);
  _EQ099 = !A23 & !B23
         # !B23 & !_LC1_D2 & !_LC5_D2
         # !A23 & !_LC1_D2 & !_LC5_D2;
  _EQ100 = !_LC12_C1 & !_LC13_C1;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder3|result_node1' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC9_C1', type is buried 
_LC9_C1  = LCELL( _EQ101 $ !_LC15_C1);
  _EQ101 = !A24 & !B24
         # !B24 & !_LC1_D2 & !_LC5_D2 & !_LC7_C3
         # !A24 & !_LC1_D2 & !_LC5_D2 & !_LC7_C3
         # !A23 & !B23 & !_LC12_C1;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder3|result_node7' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC1_C5', type is buried 
!_LC1_C5 = _LC1_C5~NOT;
_LC1_C5~NOT = LCELL( _EQ102 $ !_LC9_C5);
  _EQ102 =  _LC6_C4 & !_LC10_C5
         #  A29 &  B29 & !_LC10_C5
         #  A30 &  B30
         #  A28 &  B28 & !_LC2_C3 & !_LC10_C5;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder3|tot_cin_node6~1' from file "addcore.tdf" line 380, column 39
-- Equation name is '_LC6_C4', type is buried 
-- synthesized logic cell 
_LC6_C4  = LCELL( _EQ103 $  _EQ104);
  _EQ103 = !A25 & !B25 & !_LC2_C3 & !_LC5_C4 & !_LC10_C4
         # !A24 & !B24 & !_LC2_C3 & !_LC5_C4 & !_LC10_C4
         # !A23 & !B23 & !_LC2_C3 & !_LC5_C4 & !_LC10_C4
         # !_LC1_D2 & !_LC2_C3 & !_LC5_C4 & !_LC5_D2 & !_LC7_C3 & !_LC10_C4;
  _EQ104 = !_LC2_C3 & !_LC10_C4;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder3|tot_cin_node6~2' from file "addcore.tdf" line 380, column 39
-- Equation name is '_LC2_C4', type is buried 
-- synthesized logic cell 
_LC2_C4  = LCELL( _EQ105 $ !_LC10_C4);
  _EQ105 = !A25 & !B25 & !_LC5_C4 & !_LC10_C4
         # !A24 & !B24 & !_LC5_C4 & !_LC10_C4
         # !A23 & !B23 & !_LC5_C4 & !_LC10_C4
         # !_LC1_D2 & !_LC5_C4 & !_LC5_D2 & !_LC7_C3 & !_LC10_C4;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder3|tot_cin_node6~3' from file "addcore.tdf" line 380, column 39
-- Equation name is '_LC10_C4', type is buried 
-- synthesized logic cell 
_LC10_C4 = LCELL( _EQ106 $  GND);
  _EQ106 = !A27 & !B27 & !_LC5_C4
         # !A26 & !B26 & !_LC5_C4
         # !A28 & !B28;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder3|~216~1' from file "addcore.tdf" line 350, column 16
-- Equation name is '_LC11_C4', type is buried 
-- synthesized logic cell 
_LC11_C4 = LCELL( _EQ107 $  GND);
  _EQ107 = !A25 & !A26 & !B24
         # !A24 & !A25 & !A26
         # !A26 & !B26
         # !A27 & !B27
         #  A27 &  B27;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder3|~216~2' from file "addcore.tdf" line 350, column 16
-- Equation name is '_LC12_C4', type is buried 
-- synthesized logic cell 
_LC12_C4 = LCELL( _EQ108 $  GND);
  _EQ108 = !A26 & !B24 & !B25
         # !A24 & !A26 & !B25
         # !A25 & !A26 & !B25
         # !A25 & !B24 & !B26
         # !A24 & !A25 & !B26;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder3|~216~3' from file "addcore.tdf" line 350, column 16
-- Equation name is '_LC13_C4', type is buried 
-- synthesized logic cell 
_LC13_C4 = LCELL( _EQ109 $  GND);
  _EQ109 = !_LC11_C4 & !_LC12_C4;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder3|~239~1' from file "addcore.tdf" line 387, column 38
-- Equation name is '_LC12_C1', type is buried 
-- synthesized logic cell 
_LC12_C1 = LCELL( _EQ110 $  GND);
  _EQ110 =  A24 &  B24;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder3|~239~2' from file "addcore.tdf" line 387, column 38
-- Equation name is '_LC13_C1', type is buried 
-- synthesized logic cell 
_LC13_C1 = LCELL( _EQ111 $  GND);
  _EQ111 = !A24 & !B24;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder3|~242~1' from file "addcore.tdf" line 392, column 42
-- Equation name is '_LC15_C1', type is buried 
-- synthesized logic cell 
_LC15_C1 = LCELL( _EQ112 $  GND);
  _EQ112 = !A25 &  B25
         #  A25 & !B25;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder3|~242~2' from file "addcore.tdf" line 392, column 42
-- Equation name is '_LC7_C3', type is buried 
-- synthesized logic cell 
_LC7_C3  = LCELL( _EQ113 $  GND);
  _EQ113 =  A23 &  B23;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder3|~258~1' from file "addcore.tdf" line 392, column 42
-- Equation name is '_LC9_C5', type is buried 
-- synthesized logic cell 
_LC9_C5  = LCELL( _EQ114 $  GND);
  _EQ114 = !A31 &  B31
         #  A31 & !B31;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder3|~258~2' from file "addcore.tdf" line 392, column 42
-- Equation name is '_LC2_C3', type is buried 
-- synthesized logic cell 
_LC2_C3  = LCELL( _EQ115 $  GND);
  _EQ115 = !A29 & !B29;

-- Node name is '|LPM_ADD_SUB:259|addcore:adder|addcore:adder3|~258~3' from file "addcore.tdf" line 392, column 42
-- Equation name is '_LC10_C5', type is buried 
-- synthesized logic cell 
_LC10_C5 = LCELL( _EQ116 $  GND);
  _EQ116 = !A30 & !B30;

-- Node name is '~260~1' 
-- Equation name is '~260~1', location is LC4_B4, type is buried.
-- synthesized logic cell 
_LC4_B4  = LCELL( _EQ117 $  GND);
  _EQ117 = !_LC1_C5 &  UMBRAL31
         # !_LC1_C5 &  _LC2_B4 &  _LC2_C5
         #  A30 &  B30 & !_LC1_C5 &  _LC4_C3 & !UMBRAL30
         # !A30 &  B30 & !_LC1_C5 & !_LC4_C3 & !_LC6_C4 & !UMBRAL30
         #  _LC2_B4 &  _LC2_C5 &  UMBRAL31;

-- Node name is '~260~2' 
-- Equation name is '~260~2', location is LC5_B4, type is buried.
-- synthesized logic cell 
_LC5_B4  = LCELL( _EQ118 $  GND);
  _EQ118 =  A30 &  B30 & !_LC1_C5 &  _LC6_C4 & !UMBRAL30
         # !A30 & !B30 & !_LC1_C5 &  _LC4_C3 & !UMBRAL30
         # !A30 & !B30 & !_LC1_C5 &  _LC6_C4 & !UMBRAL30
         #  A30 & !B30 & !_LC1_C5 & !_LC4_C3 & !_LC6_C4 & !UMBRAL30
         #  A30 &  B30 &  _LC4_C3 & !UMBRAL30 &  UMBRAL31;

-- Node name is '~260~3' 
-- Equation name is '~260~3', location is LC6_B4, type is buried.
-- synthesized logic cell 
_LC6_B4  = LCELL( _EQ119 $  GND);
  _EQ119 =  A30 &  B30 &  _LC6_C4 & !UMBRAL30 &  UMBRAL31
         # !A30 & !B30 &  _LC4_C3 & !UMBRAL30 &  UMBRAL31
         # !A30 & !B30 &  _LC6_C4 & !UMBRAL30 &  UMBRAL31
         # !A30 &  B30 & !_LC4_C3 & !_LC6_C4 & !UMBRAL30 &  UMBRAL31
         #  A30 & !B30 & !_LC4_C3 & !_LC6_C4 & !UMBRAL30 &  UMBRAL31;

-- Node name is ':260' 
-- Equation name is '_LC1_B4', type is buried 
_LC1_B4  = LCELL( VCC $  _EQ120);
  _EQ120 = !_LC4_B4 & !_LC5_B4 & !_LC6_B4;

-- Node name is '~273~1' 
-- Equation name is '~273~1', location is LC3_B4, type is buried.
-- synthesized logic cell 
_LC3_B4  = LCELL( _EQ121 $  GND);
  _EQ121 = !_LC4_C3 & !_LC6_C4;

-- Node name is ':273' 
-- Equation name is '_LC2_B4', type is buried 
!_LC2_B4 = _LC2_B4~NOT;
_LC2_B4~NOT = LCELL( _EQ122 $  UMBRAL30);
  _EQ122 = !A30 &  B30 & !_LC4_C3 & !_LC6_C4
         #  A30 & !B30 & !_LC4_C3 & !_LC6_C4
         # !A30 & !B30 & !_LC3_B4
         #  A30 &  B30 & !_LC3_B4;

-- Node name is '~274~1' 
-- Equation name is '~274~1', location is LC3_C5, type is buried.
-- synthesized logic cell 
_LC3_C5  = LCELL( _EQ123 $  GND);
  _EQ123 = !_LC2_C4 & !_LC4_C5;

-- Node name is '~274~2' 
-- Equation name is '~274~2', location is LC4_C5, type is buried.
-- synthesized logic cell 
_LC4_C5  = LCELL( _EQ124 $  GND);
  _EQ124 =  A28 &  B28;

-- Node name is ':274' 
-- Equation name is '_LC2_C5', type is buried 
_LC2_C5  = LCELL( _EQ125 $  GND);
  _EQ125 = !A29 &  B29 & !_LC2_C4 & !_LC4_C5 & !UMBRAL29
         #  A29 & !B29 & !_LC2_C4 & !_LC4_C5 & !UMBRAL29
         #  _LC5_C5 &  _LC7_C5
         # !A29 & !B29 & !_LC3_C5 & !UMBRAL29
         #  A29 &  B29 & !_LC3_C5 & !UMBRAL29;

-- Node name is ':278' 
-- Equation name is '_LC5_C5', type is buried 
!_LC5_C5 = _LC5_C5~NOT;
_LC5_C5~NOT = LCELL( _EQ126 $  UMBRAL29);
  _EQ126 = !A29 &  B29 & !_LC2_C4 & !_LC4_C5
         #  A29 & !B29 & !_LC2_C4 & !_LC4_C5
         # !A29 & !B29 & !_LC3_C5
         #  A29 &  B29 & !_LC3_C5;

-- Node name is '~279~1' 
-- Equation name is '~279~1', location is LC6_C5, type is buried.
-- synthesized logic cell 
_LC6_C5  = LCELL( _EQ127 $  GND);
  _EQ127 = !_LC1_C4 & !_LC5_C4;

-- Node name is ':279' 
-- Equation name is '_LC7_C5', type is buried 
_LC7_C5  = LCELL( _EQ128 $  GND);
  _EQ128 = !A28 &  B28 & !_LC1_C4 & !_LC5_C4 & !UMBRAL28
         #  A28 & !B28 & !_LC1_C4 & !_LC5_C4 & !UMBRAL28
         #  _LC4_C4 &  _LC8_C5
         # !A28 & !B28 & !_LC6_C5 & !UMBRAL28
         #  A28 &  B28 & !_LC6_C5 & !UMBRAL28;

-- Node name is ':283' 
-- Equation name is '_LC8_C5', type is buried 
!_LC8_C5 = _LC8_C5~NOT;
_LC8_C5~NOT = LCELL( _EQ129 $  UMBRAL28);
  _EQ129 = !A28 &  B28 & !_LC1_C4 & !_LC5_C4
         #  A28 & !B28 & !_LC1_C4 & !_LC5_C4
         # !A28 & !B28 & !_LC6_C5
         #  A28 &  B28 & !_LC6_C5;

-- Node name is '~284~1' 
-- Equation name is '~284~1', location is LC7_C4, type is buried.
-- synthesized logic cell 
_LC7_C4  = LCELL( _EQ130 $  GND);
  _EQ130 = !_LC8_C4 & !_LC15_C4;

-- Node name is ':284' 
-- Equation name is '_LC4_C4', type is buried 
_LC4_C4  = LCELL( _EQ131 $  GND);
  _EQ131 = !A27 &  B27 & !_LC8_C4 & !_LC15_C4 & !UMBRAL27
         #  A27 & !B27 & !_LC8_C4 & !_LC15_C4 & !UMBRAL27
         #  _LC3_C4 &  _LC14_C1
         # !A27 & !B27 & !_LC7_C4 & !UMBRAL27
         #  A27 &  B27 & !_LC7_C4 & !UMBRAL27;

-- Node name is ':288' 
-- Equation name is '_LC3_C4', type is buried 
!_LC3_C4 = _LC3_C4~NOT;
_LC3_C4~NOT = LCELL( _EQ132 $  UMBRAL27);
  _EQ132 = !A27 &  B27 & !_LC8_C4 & !_LC15_C4
         #  A27 & !B27 & !_LC8_C4 & !_LC15_C4
         # !A27 & !B27 & !_LC7_C4
         #  A27 &  B27 & !_LC7_C4;

-- Node name is '~289~1' 
-- Equation name is '~289~1', location is LC2_C1, type is buried.
-- synthesized logic cell 
_LC2_C1  = LCELL( _EQ133 $  GND);
  _EQ133 = !_LC10_C1 & !_LC16_C1;

-- Node name is ':289' 
-- Equation name is '_LC14_C1', type is buried 
_LC14_C1 = LCELL( _EQ134 $  GND);
  _EQ134 = !A26 &  B26 & !_LC10_C1 & !_LC16_C1 & !UMBRAL26
         #  A26 & !B26 & !_LC10_C1 & !_LC16_C1 & !UMBRAL26
         #  _LC3_C1 &  _LC7_C2
         # !A26 & !B26 & !_LC2_C1 & !UMBRAL26
         #  A26 &  B26 & !_LC2_C1 & !UMBRAL26;

-- Node name is ':293' 
-- Equation name is '_LC3_C1', type is buried 
!_LC3_C1 = _LC3_C1~NOT;
_LC3_C1~NOT = LCELL( _EQ135 $  UMBRAL26);
  _EQ135 = !A26 &  B26 & !_LC10_C1 & !_LC16_C1
         #  A26 & !B26 & !_LC10_C1 & !_LC16_C1
         # !A26 & !B26 & !_LC2_C1
         #  A26 &  B26 & !_LC2_C1;

-- Node name is '~294~1' 
-- Equation name is '~294~1', location is LC4_C1, type is buried.
-- synthesized logic cell 
_LC4_C1  = LCELL( _EQ136 $  GND);
  _EQ136 = !A23 &  B23 & !_LC1_D2 & !_LC5_D2 & !UMBRAL23 & !UMBRAL24
         #  A23 & !B23 & !_LC1_D2 & !_LC5_D2 & !UMBRAL23 & !UMBRAL24
         # !A23 & !B23 &  _LC1_D2 & !UMBRAL23 & !UMBRAL24
         #  A23 &  B23 &  _LC5_D2 & !UMBRAL23 & !UMBRAL24
         # !A23 & !B23 &  _LC5_D2 & !UMBRAL23 & !UMBRAL24;

-- Node name is '~294~2' 
-- Equation name is '~294~2', location is LC1_C1, type is buried.
-- synthesized logic cell 
_LC1_C1  = LCELL( _EQ137 $  GND);
  _EQ137 = !_LC4_C1 & !_LC5_C1 & !_LC8_C1;

-- Node name is ':294' 
-- Equation name is '_LC7_C2', type is buried 
_LC7_C2  = LCELL( _EQ138 $  GND);
  _EQ138 =  _LC9_C1 & !UMBRAL25
         # !_LC1_C1 &  _LC1_C2;

-- Node name is ':298' 
-- Equation name is '_LC1_C2', type is buried 
!_LC1_C2 = _LC1_C2~NOT;
_LC1_C2~NOT = LCELL( UMBRAL25 $  _LC9_C1);

-- Node name is '~299~1' 
-- Equation name is '~299~1', location is LC5_C1, type is buried.
-- synthesized logic cell 
_LC5_C1  = LCELL( _EQ139 $  GND);
  _EQ139 =  _LC11_C1 & !UMBRAL24
         #  _LC6_C1 &  _LC8_D2 &  _LC11_C1
         # !A23 &  B23 & !_LC1_D2 & !_LC5_D2 &  _LC11_C1 & !UMBRAL23
         #  A23 &  B23 &  _LC1_D2 &  _LC11_C1 & !UMBRAL23
         #  _LC6_C1 &  _LC8_D2 & !UMBRAL24;

-- Node name is '~299~2' 
-- Equation name is '~299~2', location is LC8_C1, type is buried.
-- synthesized logic cell 
_LC8_C1  = LCELL( _EQ140 $  GND);
  _EQ140 =  A23 & !B23 & !_LC1_D2 & !_LC5_D2 &  _LC11_C1 & !UMBRAL23
         # !A23 & !B23 &  _LC1_D2 &  _LC11_C1 & !UMBRAL23
         #  A23 &  B23 &  _LC5_D2 &  _LC11_C1 & !UMBRAL23
         # !A23 & !B23 &  _LC5_D2 &  _LC11_C1 & !UMBRAL23
         #  A23 &  B23 &  _LC1_D2 & !UMBRAL23 & !UMBRAL24;

-- Node name is '~308~1' 
-- Equation name is '~308~1', location is LC7_C1, type is buried.
-- synthesized logic cell 
_LC7_C1  = LCELL( _EQ141 $  GND);
  _EQ141 = !_LC1_D2 & !_LC5_D2;

-- Node name is ':308' 
-- Equation name is '_LC6_C1', type is buried 
!_LC6_C1 = _LC6_C1~NOT;
_LC6_C1~NOT = LCELL( _EQ142 $  UMBRAL23);
  _EQ142 = !A23 &  B23 & !_LC1_D2 & !_LC5_D2
         #  A23 & !B23 & !_LC1_D2 & !_LC5_D2
         # !A23 & !B23 & !_LC7_C1
         #  A23 &  B23 & !_LC7_C1;

-- Node name is '~309~1' 
-- Equation name is '~309~1', location is LC8_D5, type is buried.
-- synthesized logic cell 
_LC8_D5  = LCELL( _EQ143 $  GND);
  _EQ143 =  A20 &  B20 &  _LC9_D5 & !UMBRAL20 & !UMBRAL21
         # !A20 & !B20 &  _LC3_D5 & !UMBRAL20 & !UMBRAL21
         # !A20 & !B20 &  _LC9_D5 & !UMBRAL20 & !UMBRAL21
         # !A20 &  B20 & !_LC3_D5 & !_LC9_D5 & !UMBRAL20 & !UMBRAL21
         #  A20 & !B20 & !_LC3_D5 & !_LC9_D5 & !UMBRAL20 & !UMBRAL21;

-- Node name is '~309~2' 
-- Equation name is '~309~2', location is LC4_D2, type is buried.
-- synthesized logic cell 
_LC4_D2  = LCELL( _EQ144 $  GND);
  _EQ144 = !_LC6_D2 & !_LC9_D2;

-- Node name is '~309~3' 
-- Equation name is '~309~3', location is LC2_D5, type is buried.
-- synthesized logic cell 
_LC2_D5  = LCELL( _EQ145 $  GND);
  _EQ145 = !_LC6_D5 & !_LC7_D5 & !_LC8_D5;

-- Node name is ':309' 
-- Equation name is '_LC8_D2', type is buried 
_LC8_D2  = LCELL( _EQ146 $  GND);
  _EQ146 = !A22 &  B22 & !_LC6_D2 & !_LC9_D2 & !UMBRAL22
         #  A22 & !B22 & !_LC6_D2 & !_LC9_D2 & !UMBRAL22
         #  _LC2_D2 & !_LC2_D5
         # !A22 & !B22 & !_LC4_D2 & !UMBRAL22
         #  A22 &  B22 & !_LC4_D2 & !UMBRAL22;

-- Node name is ':313' 
-- Equation name is '_LC2_D2', type is buried 
!_LC2_D2 = _LC2_D2~NOT;
_LC2_D2~NOT = LCELL( _EQ147 $  UMBRAL22);
  _EQ147 = !A22 &  B22 & !_LC6_D2 & !_LC9_D2
         #  A22 & !B22 & !_LC6_D2 & !_LC9_D2
         # !A22 & !B22 & !_LC4_D2
         #  A22 &  B22 & !_LC4_D2;

-- Node name is '~314~1' 
-- Equation name is '~314~1', location is LC7_D5, type is buried.
-- synthesized logic cell 
_LC7_D5  = LCELL( _EQ148 $  GND);
  _EQ148 =  _LC3_D2 & !UMBRAL21
         #  _LC1_D5 &  _LC3_D2 &  _LC4_D4
         #  A20 &  B20 &  _LC3_D2 &  _LC3_D5 & !UMBRAL20
         # !A20 &  B20 &  _LC3_D2 & !_LC3_D5 & !_LC9_D5 & !UMBRAL20
         #  _LC1_D5 &  _LC4_D4 & !UMBRAL21;

-- Node name is '~314~2' 
-- Equation name is '~314~2', location is LC6_D5, type is buried.
-- synthesized logic cell 
_LC6_D5  = LCELL( _EQ149 $  GND);
  _EQ149 =  A20 &  B20 &  _LC3_D2 &  _LC9_D5 & !UMBRAL20
         # !A20 & !B20 &  _LC3_D2 &  _LC3_D5 & !UMBRAL20
         # !A20 & !B20 &  _LC3_D2 &  _LC9_D5 & !UMBRAL20
         #  A20 & !B20 &  _LC3_D2 & !_LC3_D5 & !_LC9_D5 & !UMBRAL20
         #  A20 &  B20 &  _LC3_D5 & !UMBRAL20 & !UMBRAL21;

-- Node name is '~323~1' 
-- Equation name is '~323~1', location is LC5_D5, type is buried.
-- synthesized logic cell 
_LC5_D5  = LCELL( _EQ150 $  GND);
  _EQ150 = !_LC3_D5 & !_LC9_D5;

-- Node name is ':323' 
-- Equation name is '_LC1_D5', type is buried 
!_LC1_D5 = _LC1_D5~NOT;
_LC1_D5~NOT = LCELL( _EQ151 $  UMBRAL20);
  _EQ151 = !A20 &  B20 & !_LC3_D5 & !_LC9_D5
         #  A20 & !B20 & !_LC3_D5 & !_LC9_D5
         # !A20 & !B20 & !_LC5_D5
         #  A20 &  B20 & !_LC5_D5;

-- Node name is ':324' 
-- Equation name is '_LC4_D4', type is buried 
_LC4_D4  = LCELL( _EQ152 $  GND);
  _EQ152 =  _LC4_D5 & !UMBRAL19
         #  _LC2_D4 &  _LC7_D4;

-- Node name is ':328' 
-- Equation name is '_LC2_D4', type is buried 
!_LC2_D4 = _LC2_D4~NOT;
_LC2_D4~NOT = LCELL( UMBRAL19 $  _LC4_D5);

-- Node name is '~329~1' 
-- Equation name is '~329~1', location is LC1_D4, type is buried.
-- synthesized logic cell 
_LC1_D4  = LCELL( _EQ153 $  GND);
  _EQ153 =  _LC11_D4 & !UMBRAL18
         # !_LC2_D3 &  _LC6_D4 &  _LC10_D4 &  _LC11_D4
         #  A16 &  B16 &  _LC1_B1 &  _LC10_D4 &  _LC11_D4 & !UMBRAL16
         #  _LC10_D4 &  _LC11_D4 & !UMBRAL17
         #  _LC10_D4 & !UMBRAL17 & !UMBRAL18;

-- Node name is '~329~2' 
-- Equation name is '~329~2', location is LC3_D4, type is buried.
-- synthesized logic cell 
_LC3_D4  = LCELL( _EQ154 $  GND);
  _EQ154 = !A16 & !B16 &  _LC1_B1 &  _LC10_D4 &  _LC11_D4 & !UMBRAL16
         # !A16 &  B16 & !_LC1_B1 &  _LC10_D4 &  _LC11_D4 & !UMBRAL16
         # !_LC2_D3 &  _LC6_D4 &  _LC11_D4 & !UMBRAL17
         # !_LC2_D3 &  _LC6_D4 &  _LC10_D4 & !UMBRAL18
         # !_LC2_D3 &  _LC6_D4 & !UMBRAL17 & !UMBRAL18;

-- Node name is '~329~3' 
-- Equation name is '~329~3', location is LC9_D4, type is buried.
-- synthesized logic cell 
_LC9_D4  = LCELL( _EQ155 $  GND);
  _EQ155 =  A16 & !B16 & !_LC1_B1 &  _LC10_D4 &  _LC11_D4 & !UMBRAL16
         #  A16 &  B16 &  _LC1_B1 &  _LC11_D4 & !UMBRAL16 & !UMBRAL17
         # !A16 & !B16 &  _LC1_B1 &  _LC11_D4 & !UMBRAL16 & !UMBRAL17
         # !A16 &  B16 & !_LC1_B1 &  _LC11_D4 & !UMBRAL16 & !UMBRAL17
         #  A16 & !B16 & !_LC1_B1 &  _LC11_D4 & !UMBRAL16 & !UMBRAL17;

-- Node name is '~329~4' 
-- Equation name is '~329~4', location is LC5_D4, type is buried.
-- synthesized logic cell 
_LC5_D4  = LCELL( _EQ156 $  GND);
  _EQ156 =  A16 &  B16 &  _LC1_B1 &  _LC10_D4 & !UMBRAL16 & !UMBRAL18
         # !A16 & !B16 &  _LC1_B1 &  _LC10_D4 & !UMBRAL16 & !UMBRAL18
         # !A16 &  B16 & !_LC1_B1 &  _LC10_D4 & !UMBRAL16 & !UMBRAL18
         #  A16 & !B16 & !_LC1_B1 &  _LC10_D4 & !UMBRAL16 & !UMBRAL18
         #  A16 &  B16 &  _LC1_B1 & !UMBRAL16 & !UMBRAL17 & !UMBRAL18;

-- Node name is '~329~5' 
-- Equation name is '~329~5', location is LC3_D3, type is buried.
-- synthesized logic cell 
_LC3_D3  = LCELL( _EQ157 $  GND);
  _EQ157 =  A14 &  B14 &  _LC2_A3 & !UMBRAL14 & !UMBRAL15
         # !A14 & !B14 &  _LC2_A4 & !UMBRAL14 & !UMBRAL15
         # !A14 & !B14 &  _LC2_A3 & !UMBRAL14 & !UMBRAL15
         # !A14 &  B14 & !_LC2_A3 & !_LC2_A4 & !UMBRAL14 & !UMBRAL15
         #  A14 & !B14 & !_LC2_A3 & !_LC2_A4 & !UMBRAL14 & !UMBRAL15;

-- Node name is '~329~6' 
-- Equation name is '~329~6', location is LC2_D3, type is buried.
-- synthesized logic cell 
_LC2_D3  = LCELL( _EQ158 $  GND);
  _EQ158 = !_LC3_D3 & !_LC5_D3 & !_LC6_D3;

-- Node name is '~329~7' 
-- Equation name is '~329~7', location is LC8_D4, type is buried.
-- synthesized logic cell 
_LC8_D4  = LCELL( _EQ159 $  GND);
  _EQ159 = !_LC1_D4 & !_LC3_D4 & !_LC5_D4 & !_LC9_D4;

-- Node name is ':329' 
-- Equation name is '_LC7_D4', type is buried 
_LC7_D4  = LCELL( _EQ160 $  GND);
  _EQ160 = !A16 & !B16 &  _LC1_B1 & !UMBRAL16 & !UMBRAL17 & !UMBRAL18
         # !A16 &  B16 & !_LC1_B1 & !UMBRAL16 & !UMBRAL17 & !UMBRAL18
         #  A16 & !B16 & !_LC1_B1 & !UMBRAL16 & !UMBRAL17 & !UMBRAL18
         # !_LC8_D4;

-- Node name is ':343' 
-- Equation name is '_LC6_D4', type is buried 
!_LC6_D4 = _LC6_D4~NOT;
_LC6_D4~NOT = LCELL( _EQ161 $  UMBRAL16);
  _EQ161 = !A16 &  B16 & !_LC1_B1
         #  A16 & !B16 & !_LC1_B1
         #  A16 &  B16 &  _LC1_B1
         # !A16 & !B16 &  _LC1_B1;

-- Node name is '~344~1' 
-- Equation name is '~344~1', location is LC6_D3, type is buried.
-- synthesized logic cell 
_LC6_D3  = LCELL( _EQ162 $  GND);
  _EQ162 =  _LC6_B1 & !UMBRAL15
         #  _LC1_D3 &  _LC3_A4 &  _LC6_B1
         #  A14 &  B14 &  _LC2_A4 &  _LC6_B1 & !UMBRAL14
         # !A14 &  B14 & !_LC2_A3 & !_LC2_A4 &  _LC6_B1 & !UMBRAL14
         #  _LC1_D3 &  _LC3_A4 & !UMBRAL15;

-- Node name is '~344~2' 
-- Equation name is '~344~2', location is LC5_D3, type is buried.
-- synthesized logic cell 
_LC5_D3  = LCELL( _EQ163 $  GND);
  _EQ163 =  A14 &  B14 &  _LC2_A3 &  _LC6_B1 & !UMBRAL14
         # !A14 & !B14 &  _LC2_A4 &  _LC6_B1 & !UMBRAL14
         # !A14 & !B14 &  _LC2_A3 &  _LC6_B1 & !UMBRAL14
         #  A14 & !B14 & !_LC2_A3 & !_LC2_A4 &  _LC6_B1 & !UMBRAL14
         #  A14 &  B14 &  _LC2_A4 & !UMBRAL14 & !UMBRAL15;

-- Node name is '~353~1' 
-- Equation name is '~353~1', location is LC4_D3, type is buried.
-- synthesized logic cell 
_LC4_D3  = LCELL( _EQ164 $  GND);
  _EQ164 = !_LC2_A3 & !_LC2_A4;

-- Node name is ':353' 
-- Equation name is '_LC1_D3', type is buried 
!_LC1_D3 = _LC1_D3~NOT;
_LC1_D3~NOT = LCELL( _EQ165 $  UMBRAL14);
  _EQ165 = !A14 &  B14 & !_LC2_A3 & !_LC2_A4
         #  A14 & !B14 & !_LC2_A3 & !_LC2_A4
         # !A14 & !B14 & !_LC4_D3
         #  A14 &  B14 & !_LC4_D3;

-- Node name is '~354~1' 
-- Equation name is '~354~1', location is LC6_A4, type is buried.
-- synthesized logic cell 
_LC6_A4  = LCELL( _EQ166 $  GND);
  _EQ166 = !_LC1_A3 & !_LC5_A4;

-- Node name is '~354~2' 
-- Equation name is '~354~2', location is LC5_A4, type is buried.
-- synthesized logic cell 
_LC5_A4  = LCELL( _EQ167 $  GND);
  _EQ167 =  A12 &  B12;

-- Node name is ':354' 
-- Equation name is '_LC3_A4', type is buried 
_LC3_A4  = LCELL( _EQ168 $  GND);
  _EQ168 = !A13 &  B13 & !_LC1_A3 & !_LC5_A4 & !UMBRAL13
         #  A13 & !B13 & !_LC1_A3 & !_LC5_A4 & !UMBRAL13
         #  _LC1_A4 &  _LC3_A3
         # !A13 & !B13 & !_LC6_A4 & !UMBRAL13
         #  A13 &  B13 & !_LC6_A4 & !UMBRAL13;

-- Node name is ':358' 
-- Equation name is '_LC1_A4', type is buried 
!_LC1_A4 = _LC1_A4~NOT;
_LC1_A4~NOT = LCELL( _EQ169 $  UMBRAL13);
  _EQ169 = !A13 &  B13 & !_LC1_A3 & !_LC5_A4
         #  A13 & !B13 & !_LC1_A3 & !_LC5_A4
         # !A13 & !B13 & !_LC6_A4
         #  A13 &  B13 & !_LC6_A4;

-- Node name is '~359~1' 
-- Equation name is '~359~1', location is LC5_A3, type is buried.
-- synthesized logic cell 
_LC5_A3  = LCELL( _EQ170 $  GND);
  _EQ170 = !_LC7_A3 & !_LC12_A3;

-- Node name is ':359' 
-- Equation name is '_LC3_A3', type is buried 
_LC3_A3  = LCELL( _EQ171 $  GND);
  _EQ171 = !A12 &  B12 & !_LC7_A3 & !_LC12_A3 & !UMBRAL12
         #  A12 & !B12 & !_LC7_A3 & !_LC12_A3 & !UMBRAL12
         #  _LC2_A2 &  _LC4_A3
         # !A12 & !B12 & !_LC5_A3 & !UMBRAL12
         #  A12 &  B12 & !_LC5_A3 & !UMBRAL12;

-- Node name is ':363' 
-- Equation name is '_LC4_A3', type is buried 
!_LC4_A3 = _LC4_A3~NOT;
_LC4_A3~NOT = LCELL( _EQ172 $  UMBRAL12);
  _EQ172 = !A12 &  B12 & !_LC7_A3 & !_LC12_A3
         #  A12 & !B12 & !_LC7_A3 & !_LC12_A3
         # !A12 & !B12 & !_LC5_A3
         #  A12 &  B12 & !_LC5_A3;

-- Node name is '~364~1' 
-- Equation name is '~364~1', location is LC6_A2, type is buried.
-- synthesized logic cell 
_LC6_A2  = LCELL( _EQ173 $  GND);
  _EQ173 = !_LC8_A2 & !_LC10_A2;

-- Node name is ':364' 
-- Equation name is '_LC2_A2', type is buried 
_LC2_A2  = LCELL( _EQ174 $  GND);
  _EQ174 = !A11 &  B11 & !_LC8_A2 & !_LC10_A2 & !UMBRAL11
         #  A11 & !B11 & !_LC8_A2 & !_LC10_A2 & !UMBRAL11
         #  _LC3_A2 &  _LC5_A2
         # !A11 & !B11 & !_LC6_A2 & !UMBRAL11
         #  A11 &  B11 & !_LC6_A2 & !UMBRAL11;

-- Node name is ':368' 
-- Equation name is '_LC5_A2', type is buried 
!_LC5_A2 = _LC5_A2~NOT;
_LC5_A2~NOT = LCELL( _EQ175 $  UMBRAL11);
  _EQ175 = !A11 &  B11 & !_LC8_A2 & !_LC10_A2
         #  A11 & !B11 & !_LC8_A2 & !_LC10_A2
         # !A11 & !B11 & !_LC6_A2
         #  A11 &  B11 & !_LC6_A2;

-- Node name is '~369~1' 
-- Equation name is '~369~1', location is LC4_A2, type is buried.
-- synthesized logic cell 
_LC4_A2  = LCELL( _EQ176 $  GND);
  _EQ176 = !_LC7_A2 & !_LC11_A2;

-- Node name is ':369' 
-- Equation name is '_LC3_A2', type is buried 
_LC3_A2  = LCELL( _EQ177 $  GND);
  _EQ177 = !A10 &  B10 & !_LC7_A2 & !_LC11_A2 & !UMBRAL10
         #  A10 & !B10 & !_LC7_A2 & !_LC11_A2 & !UMBRAL10
         #  _LC1_A2 &  _LC1_A5
         # !A10 & !B10 & !_LC4_A2 & !UMBRAL10
         #  A10 &  B10 & !_LC4_A2 & !UMBRAL10;

-- Node name is ':373' 
-- Equation name is '_LC1_A2', type is buried 
!_LC1_A2 = _LC1_A2~NOT;
_LC1_A2~NOT = LCELL( _EQ178 $  UMBRAL10);
  _EQ178 = !A10 &  B10 & !_LC7_A2 & !_LC11_A2
         #  A10 & !B10 & !_LC7_A2 & !_LC11_A2
         # !A10 & !B10 & !_LC4_A2
         #  A10 &  B10 & !_LC4_A2;

-- Node name is '~374~1' 
-- Equation name is '~374~1', location is LC2_A5, type is buried.
-- synthesized logic cell 
_LC2_A5  = LCELL( _EQ179 $  GND);
  _EQ179 =  _LC9_A5 & !UMBRAL9
         #  _LC2_B5 &  _LC4_A5 &  _LC8_A5 &  _LC9_A5
         # !A7 &  B7 & !_LC1_B2 &  _LC8_A5 &  _LC9_A5 & !UMBRAL7
         #  _LC8_A5 &  _LC9_A5 & !UMBRAL8
         #  _LC8_A5 & !UMBRAL8 & !UMBRAL9;

-- Node name is '~374~2' 
-- Equation name is '~374~2', location is LC3_A5, type is buried.
-- synthesized logic cell 
_LC3_A5  = LCELL( _EQ180 $  GND);
  _EQ180 =  A7 & !B7 & !_LC1_B2 &  _LC8_A5 &  _LC9_A5 & !UMBRAL7
         #  A7 &  B7 &  _LC1_B2 &  _LC8_A5 &  _LC9_A5 & !UMBRAL7
         #  _LC2_B5 &  _LC4_A5 &  _LC9_A5 & !UMBRAL8
         #  _LC2_B5 &  _LC4_A5 &  _LC8_A5 & !UMBRAL9
         #  _LC2_B5 &  _LC4_A5 & !UMBRAL8 & !UMBRAL9;

-- Node name is '~374~3' 
-- Equation name is '~374~3', location is LC7_A5, type is buried.
-- synthesized logic cell 
_LC7_A5  = LCELL( _EQ181 $  GND);
  _EQ181 = !A7 & !B7 &  _LC1_B2 &  _LC8_A5 &  _LC9_A5 & !UMBRAL7
         # !A7 &  B7 & !_LC1_B2 &  _LC9_A5 & !UMBRAL7 & !UMBRAL8
         #  A7 & !B7 & !_LC1_B2 &  _LC9_A5 & !UMBRAL7 & !UMBRAL8
         #  A7 &  B7 &  _LC1_B2 &  _LC9_A5 & !UMBRAL7 & !UMBRAL8
         # !A7 & !B7 &  _LC1_B2 &  _LC9_A5 & !UMBRAL7 & !UMBRAL8;

-- Node name is '~374~4' 
-- Equation name is '~374~4', location is LC6_A5, type is buried.
-- synthesized logic cell 
_LC6_A5  = LCELL( _EQ182 $  GND);
  _EQ182 = !A7 &  B7 & !_LC1_B2 &  _LC8_A5 & !UMBRAL7 & !UMBRAL9
         #  A7 & !B7 & !_LC1_B2 &  _LC8_A5 & !UMBRAL7 & !UMBRAL9
         #  A7 &  B7 &  _LC1_B2 &  _LC8_A5 & !UMBRAL7 & !UMBRAL9
         # !A7 & !B7 &  _LC1_B2 &  _LC8_A5 & !UMBRAL7 & !UMBRAL9
         # !A7 &  B7 & !_LC1_B2 & !UMBRAL7 & !UMBRAL8 & !UMBRAL9;

-- Node name is '~374~5' 
-- Equation name is '~374~5', location is LC5_A5, type is buried.
-- synthesized logic cell 
_LC5_A5  = LCELL( _EQ183 $  GND);
  _EQ183 = !_LC2_A5 & !_LC3_A5 & !_LC6_A5 & !_LC7_A5;

-- Node name is ':374' 
-- Equation name is '_LC1_A5', type is buried 
_LC1_A5  = LCELL( _EQ184 $  GND);
  _EQ184 =  A7 & !B7 & !_LC1_B2 & !UMBRAL7 & !UMBRAL8 & !UMBRAL9
         #  A7 &  B7 &  _LC1_B2 & !UMBRAL7 & !UMBRAL8 & !UMBRAL9
         # !A7 & !B7 &  _LC1_B2 & !UMBRAL7 & !UMBRAL8 & !UMBRAL9
         # !_LC5_A5;

-- Node name is ':388' 
-- Equation name is '_LC4_A5', type is buried 
!_LC4_A5 = _LC4_A5~NOT;
_LC4_A5~NOT = LCELL( _EQ185 $  UMBRAL7);
  _EQ185 =  A7 &  B7 &  _LC1_B2
         # !A7 & !B7 &  _LC1_B2
         # !A7 &  B7 & !_LC1_B2
         #  A7 & !B7 & !_LC1_B2;

-- Node name is '~389~1' 
-- Equation name is '~389~1', location is LC10_B5, type is buried.
-- synthesized logic cell 
_LC10_B5 = LCELL( _EQ186 $  GND);
  _EQ186 =  _LC2_B2 & !UMBRAL6
         #  _LC2_B2 &  _LC3_B5 &  _LC4_B2 & !_LC5_B5
         # !A4 &  B4 &  _LC2_B2 & !_LC3_B2 &  _LC4_B2 & !UMBRAL4
         #  _LC2_B2 &  _LC4_B2 & !UMBRAL5
         #  _LC4_B2 & !UMBRAL5 & !UMBRAL6;

-- Node name is '~389~2' 
-- Equation name is '~389~2', location is LC9_B5, type is buried.
-- synthesized logic cell 
_LC9_B5  = LCELL( _EQ187 $  GND);
  _EQ187 =  A4 & !B4 &  _LC2_B2 & !_LC3_B2 &  _LC4_B2 & !UMBRAL4
         #  A4 &  B4 &  _LC2_B2 &  _LC3_B2 &  _LC4_B2 & !UMBRAL4
         #  _LC2_B2 &  _LC3_B5 & !_LC5_B5 & !UMBRAL5
         #  _LC3_B5 &  _LC4_B2 & !_LC5_B5 & !UMBRAL6
         #  _LC3_B5 & !_LC5_B5 & !UMBRAL5 & !UMBRAL6;

-- Node name is '~389~3' 
-- Equation name is '~389~3', location is LC8_B5, type is buried.
-- synthesized logic cell 
_LC8_B5  = LCELL( _EQ188 $  GND);
  _EQ188 = !A4 & !B4 &  _LC2_B2 &  _LC3_B2 &  _LC4_B2 & !UMBRAL4
         # !A4 &  B4 &  _LC2_B2 & !_LC3_B2 & !UMBRAL4 & !UMBRAL5
         #  A4 & !B4 &  _LC2_B2 & !_LC3_B2 & !UMBRAL4 & !UMBRAL5
         #  A4 &  B4 &  _LC2_B2 &  _LC3_B2 & !UMBRAL4 & !UMBRAL5
         # !A4 & !B4 &  _LC2_B2 &  _LC3_B2 & !UMBRAL4 & !UMBRAL5;

-- Node name is '~389~4' 
-- Equation name is '~389~4', location is LC7_B5, type is buried.
-- synthesized logic cell 
_LC7_B5  = LCELL( _EQ189 $  GND);
  _EQ189 = !A4 &  B4 & !_LC3_B2 &  _LC4_B2 & !UMBRAL4 & !UMBRAL6
         #  A4 & !B4 & !_LC3_B2 &  _LC4_B2 & !UMBRAL4 & !UMBRAL6
         #  A4 &  B4 &  _LC3_B2 &  _LC4_B2 & !UMBRAL4 & !UMBRAL6
         # !A4 & !B4 &  _LC3_B2 &  _LC4_B2 & !UMBRAL4 & !UMBRAL6
         # !A4 &  B4 & !_LC3_B2 & !UMBRAL4 & !UMBRAL5 & !UMBRAL6;

-- Node name is '~389~5' 
-- Equation name is '~389~5', location is LC6_B5, type is buried.
-- synthesized logic cell 
_LC6_B5  = LCELL( _EQ190 $  GND);
  _EQ190 =  _LC5_B2 &  _LC11_B5 & !UMBRAL0 & !UMBRAL1 & !UMBRAL2
         #  _LC11_B5 &  _LC12_B5 &  _LC13_B5 & !UMBRAL0 & !UMBRAL3
         #  _LC11_B5 &  _LC13_B5 & !UMBRAL0 & !UMBRAL1 & !UMBRAL3
         #  _LC11_B5 &  _LC12_B5 & !UMBRAL0 & !UMBRAL2 & !UMBRAL3
         #  _LC11_B5 & !UMBRAL0 & !UMBRAL1 & !UMBRAL2 & !UMBRAL3;

-- Node name is '~389~6' 
-- Equation name is '~389~6', location is LC5_B5, type is buried.
-- synthesized logic cell 
_LC5_B5  = LCELL( _EQ191 $  GND);
  _EQ191 = !_LC1_B5 & !_LC6_B5 & !_LC15_B5;

-- Node name is '~389~7' 
-- Equation name is '~389~7', location is LC4_B5, type is buried.
-- synthesized logic cell 
_LC4_B5  = LCELL( _EQ192 $  GND);
  _EQ192 = !_LC7_B5 & !_LC8_B5 & !_LC9_B5 & !_LC10_B5;

-- Node name is ':389' 
-- Equation name is '_LC2_B5', type is buried 
_LC2_B5  = LCELL( _EQ193 $  GND);
  _EQ193 =  A4 & !B4 & !_LC3_B2 & !UMBRAL4 & !UMBRAL5 & !UMBRAL6
         #  A4 &  B4 &  _LC3_B2 & !UMBRAL4 & !UMBRAL5 & !UMBRAL6
         # !A4 & !B4 &  _LC3_B2 & !UMBRAL4 & !UMBRAL5 & !UMBRAL6
         # !_LC4_B5;

-- Node name is ':403' 
-- Equation name is '_LC3_B5', type is buried 
!_LC3_B5 = _LC3_B5~NOT;
_LC3_B5~NOT = LCELL( _EQ194 $  UMBRAL4);
  _EQ194 =  A4 &  B4 &  _LC3_B2
         # !A4 & !B4 &  _LC3_B2
         # !A4 &  B4 & !_LC3_B2
         #  A4 & !B4 & !_LC3_B2;

-- Node name is '~404~1' 
-- Equation name is '~404~1', location is LC1_B5, type is buried.
-- synthesized logic cell 
_LC1_B5  = LCELL( _EQ195 $  GND);
  _EQ195 =  _LC5_B2 & !UMBRAL3
         #  _LC5_B2 &  _LC11_B5 &  _LC12_B5 &  _LC13_B5 & !UMBRAL0
         #  _LC5_B2 &  _LC12_B5 &  _LC13_B5 & !UMBRAL1
         #  _LC5_B2 &  _LC13_B5 & !UMBRAL2
         #  _LC13_B5 & !UMBRAL2 & !UMBRAL3;

-- Node name is '~404~2' 
-- Equation name is '~404~2', location is LC15_B5, type is buried.
-- synthesized logic cell 
_LC15_B5 = LCELL( _EQ196 $  GND);
  _EQ196 =  _LC5_B2 &  _LC11_B5 &  _LC13_B5 & !UMBRAL0 & !UMBRAL1
         #  _LC5_B2 &  _LC11_B5 &  _LC12_B5 & !UMBRAL0 & !UMBRAL2
         #  _LC5_B2 &  _LC12_B5 & !UMBRAL1 & !UMBRAL2
         #  _LC12_B5 &  _LC13_B5 & !UMBRAL1 & !UMBRAL3
         #  _LC12_B5 & !UMBRAL1 & !UMBRAL2 & !UMBRAL3;



Project Information                                       i:\prj\vhdl\ann1.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX9000' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = off
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:05
   Partitioner                            00:00:01
   Fitter                                 00:00:00
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:01
   --------------------------             --------
   Total Time                             00:00:07


Memory Allocated
-----------------

Peak memory allocated during compilation  = 9,463K
