/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [40:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [23:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [11:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire [6:0] celloutsig_0_20z;
  wire [10:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [6:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire [7:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [5:0] celloutsig_0_34z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [7:0] celloutsig_0_40z;
  wire [18:0] celloutsig_0_41z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  reg [5:0] celloutsig_0_6z;
  reg [3:0] celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  reg [12:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  reg [31:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_39z = ~(celloutsig_0_23z & celloutsig_0_8z[2]);
  assign celloutsig_0_14z = ~(celloutsig_0_2z & celloutsig_0_3z);
  assign celloutsig_0_12z = celloutsig_0_7z[0] | celloutsig_0_0z;
  assign celloutsig_0_13z = celloutsig_0_10z | celloutsig_0_9z[2];
  assign celloutsig_0_24z = celloutsig_0_3z | celloutsig_0_16z;
  assign celloutsig_0_28z = celloutsig_0_5z | celloutsig_0_19z;
  assign celloutsig_0_38z = ~(celloutsig_0_31z ^ celloutsig_0_8z[0]);
  assign celloutsig_1_6z = ~(celloutsig_1_0z ^ celloutsig_1_3z[10]);
  assign celloutsig_0_5z = ~(celloutsig_0_2z ^ celloutsig_0_1z[0]);
  assign celloutsig_1_7z = { celloutsig_1_3z[11:8], celloutsig_1_0z } & { in_data[170:167], celloutsig_1_4z };
  assign celloutsig_0_29z = { celloutsig_0_28z, celloutsig_0_25z } & { celloutsig_0_28z, celloutsig_0_25z };
  assign celloutsig_0_2z = { celloutsig_0_1z[2:1], celloutsig_0_0z } <= { in_data[10:9], celloutsig_0_0z };
  assign celloutsig_1_5z = in_data[191:183] && { celloutsig_1_3z[8:3], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_1_19z = celloutsig_1_7z[4:2] && { in_data[99:98], celloutsig_1_6z };
  assign celloutsig_0_16z = { celloutsig_0_9z[3:2], celloutsig_0_12z } && { celloutsig_0_6z[2:1], celloutsig_0_14z };
  assign celloutsig_0_3z = { in_data[44:42], celloutsig_0_1z } && { celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_31z = { celloutsig_0_6z[1], celloutsig_0_7z, celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_16z, celloutsig_0_23z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_24z, celloutsig_0_26z, celloutsig_0_2z } && { celloutsig_0_18z[2], celloutsig_0_1z, celloutsig_0_26z, celloutsig_0_20z, celloutsig_0_26z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_7z, celloutsig_0_29z };
  assign celloutsig_0_11z = { in_data[48:21], celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_10z } % { 1'h1, in_data[75:43], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_0z };
  assign celloutsig_0_18z = in_data[91:80] % { 1'h1, celloutsig_0_15z[15], celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_8z };
  assign celloutsig_0_1z = in_data[68:66] % { 1'h1, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_22z = { celloutsig_0_8z[4:1], celloutsig_0_1z, celloutsig_0_4z } % { 1'h1, in_data[65:57], celloutsig_0_5z };
  assign celloutsig_0_8z = in_data[86:82] * { celloutsig_0_6z[5:2], celloutsig_0_3z };
  assign celloutsig_0_25z = { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_16z } * { celloutsig_0_11z[15:14], celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_1_4z = | in_data[182:177];
  assign celloutsig_0_10z = | { celloutsig_0_6z[4:0], celloutsig_0_9z };
  assign celloutsig_1_0z = | in_data[131:119];
  assign celloutsig_0_17z = | celloutsig_0_11z[26:20];
  assign celloutsig_0_19z = | { celloutsig_0_11z[18:2], celloutsig_0_10z, celloutsig_0_8z };
  assign celloutsig_0_23z = | { celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_0_26z = | { celloutsig_0_24z, in_data[36:27] };
  assign celloutsig_0_0z = ~^ in_data[81:75];
  assign celloutsig_1_1z = ~^ in_data[148:117];
  assign celloutsig_0_4z = { in_data[19], celloutsig_0_1z } >> in_data[65:62];
  assign celloutsig_0_41z = { celloutsig_0_22z, celloutsig_0_23z, celloutsig_0_34z, celloutsig_0_39z } >> { celloutsig_0_11z[32:31], celloutsig_0_7z, celloutsig_0_38z, celloutsig_0_12z, celloutsig_0_22z };
  assign celloutsig_0_15z = { celloutsig_0_11z[28:16], celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_10z } >> { celloutsig_0_8z[1], celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_0_20z = { celloutsig_0_9z[5:1], celloutsig_0_2z, celloutsig_0_13z } >> { celloutsig_0_11z[26:21], celloutsig_0_17z };
  assign celloutsig_0_34z = { celloutsig_0_25z[6:2], celloutsig_0_0z } >> celloutsig_0_22z[8:3];
  assign celloutsig_0_40z = { celloutsig_0_25z, celloutsig_0_10z } <<< { celloutsig_0_11z[6:0], celloutsig_0_14z };
  assign celloutsig_0_9z = { celloutsig_0_6z[1], celloutsig_0_8z } <<< in_data[47:42];
  always_latch
    if (!clkin_data[96]) celloutsig_1_3z = 32'd0;
    else if (clkin_data[32]) celloutsig_1_3z = in_data[181:150];
  always_latch
    if (clkin_data[96]) celloutsig_1_18z = 13'h0000;
    else if (clkin_data[64]) celloutsig_1_18z = { in_data[135:125], celloutsig_1_5z, celloutsig_1_1z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_6z = 6'h00;
    else if (!clkin_data[0]) celloutsig_0_6z = { celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_4z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_7z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_7z = in_data[73:70];
  assign { out_data[140:128], out_data[96], out_data[39:32], out_data[18:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_40z, celloutsig_0_41z };
endmodule
