// Seed: 1401176878
module module_0 (
    input tri0 id_0,
    input tri id_1,
    input wand id_2,
    input uwire id_3,
    output wor id_4,
    output tri1 id_5
    , id_15,
    input tri id_6,
    input supply1 id_7,
    input tri1 id_8,
    input tri id_9,
    input wire id_10,
    input supply1 id_11,
    output supply0 id_12,
    output supply1 id_13
);
  assign id_15[1] = 1;
endmodule
module module_1 (
    input wor id_0,
    input wand id_1,
    input wand id_2,
    input tri id_3,
    input uwire id_4,
    input wire id_5,
    output tri0 id_6,
    input tri1 id_7,
    input tri0 id_8,
    input supply1 id_9,
    output wand id_10,
    input tri1 id_11,
    output tri id_12,
    input uwire id_13,
    output wand id_14,
    output wor id_15,
    input tri0 id_16,
    output supply1 id_17,
    input wand id_18,
    input wand id_19,
    input supply0 id_20,
    input tri1 id_21,
    input wire id_22,
    input wor id_23,
    input wire id_24,
    output tri0 id_25,
    input wire id_26,
    input tri0 id_27,
    input tri1 id_28,
    output wor id_29,
    input tri0 id_30,
    input uwire id_31,
    input supply1 id_32,
    input tri id_33,
    input tri0 id_34,
    input tri id_35,
    input wor id_36,
    input tri0 id_37,
    output uwire id_38,
    output wand id_39,
    output tri1 id_40
);
  assign id_38 = id_4#(
      .id_8 (1'b0),
      .id_13(1),
      .id_5 (1),
      .id_34(1)
  );
  wire id_42;
  id_43(
      .id_0(1), .id_1(1'b0), .id_2(id_15), .id_3(1'b0)
  );
  module_0 modCall_1 (
      id_35,
      id_2,
      id_33,
      id_21,
      id_6,
      id_15,
      id_27,
      id_18,
      id_1,
      id_37,
      id_36,
      id_22,
      id_38,
      id_17
  );
  assign modCall_1.type_3 = 0;
endmodule
