#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/suspend/rockchip-pm.h>
#include <dt-bindings/sensor-dev.h>
#include <dt-bindings/clock/rk_system_status.h>
#include <dt-bindings/rkfb/rk_fb.h>

#include "skeleton.dtsi"
#include "rk312x-clocks.dtsi"
#include "rk312x-pinctrl.dtsi"

/ {
	compatible = "rockchip,rk312x";
	rockchip,sram = <&sram>;
	interrupt-parent = <&gic>;

	aliases {
		serial0 = &uart0;
		serial1 = &uart1;
		serial2 = &uart2;
		i2c0 = &i2c0;
		i2c1 = &i2c1;
		i2c2 = &i2c2;
		i2c3 = &i2c3;
		lcdc = &lcdc;
	//	spi0 = &spi0;
	};

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-a7";
			reg = <0xf00>;
		};
		cpu@1 {
			device_type = "cpu";
			compatible = "arm,cortex-a7";
			reg = <0xf01>;
		};
		cpu@2 {
			device_type = "cpu";
			compatible = "arm,cortex-a7";
			reg = <0xf02>;
		};
		cpu@3 {
			device_type = "cpu";
			compatible = "arm,cortex-a7";
			reg = <0xf03>;
		};
	};

	gic: interrupt-controller@10139000 {
		compatible = "arm,cortex-a15-gic";
		interrupt-controller;
		#interrupt-cells = <3>;
		#address-cells = <0>;
		reg = <0x10139000 0x1000>,
		      <0x1013a000 0x1000>;
	};

	arm-pmu {
		compatible = "arm,cortex-a7-pmu";
		interrupts = <GIC_SPI 76 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 77 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 78 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 79 IRQ_TYPE_LEVEL_HIGH>;
	};

	sram: sram@10080000 {
		compatible = "mmio-sram";
		reg = <0x10080000 0x2000>;
		map-exec;
	};

	timer {
		compatible = "arm,armv7-timer";
		interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>,
			     <GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>;
		clock-frequency = <24000000>;
	};

	timer@20044000 {
		compatible = "rockchip,timer";
		reg = <0x20044000 0x20>;
		interrupts = <GIC_SPI 28 IRQ_TYPE_LEVEL_HIGH>;
		rockchip,broadcast = <1>;
	};

	watchdog: wdt@2004c000 {
		compatible = "rockchip,watch dog";
		reg = <0x2004c000 0x100>;
	//	clocks = <&clk_gates7 15>;
		clock-names = "pclk_wdt";
		interrupts = <GIC_SPI 34 IRQ_TYPE_LEVEL_HIGH>;
		rockchip,irq = <1>;
		rockchip,timeout = <60>;
		rockchip,atboot = <1>;
		rockchip,debug = <0>;
		status = "disabled";
	};

	amba {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "arm,amba-bus";
		interrupt-parent = <&gic>;
		ranges;

		pdma: pdma@20078000 {
			compatible = "arm,pl330", "arm,primecell";
			reg = <0x20078000 0x4000>;
			interrupts = <GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH>;
			#dma-cells = <1>;
		};
	};

	reset: reset@20000110 {
		compatible = "rockchip,reset";
		reg = <0x20000110 0x24>;
		rockchip,reset-flag = <ROCKCHIP_RESET_HIWORD_MASK>;
		#reset-cells = <1>;
	};

	nandc: nandc@10500000 {
		compatible = "rockchip,rk-nandc";
		reg = <0x10500000 0x4000>;
		interrupts = <GIC_SPI 18 IRQ_TYPE_LEVEL_HIGH>;
		//pinctrl-names = "default";
		//pinctrl-0 = <&nandc_ale &nandc_cle &nandc_wrn &nandc_rdn &nandc_rdy &nandc_cs0 &nandc_data>;
		nandc_id = <0>;
		clocks = <&clk_nandc>, <&clk_gates5 9>, <&clk_gates10 15>;
		clock-names = "clk_nandc", "g_clk_nandc", "hclk_nandc";
	};
	
	nandc0reg: nandc0@10500000 {
		compatible = "rockchip,rk-nandc";
		reg = <0x10500000 0x4000>;
	};
	uart0: serial@20060000 {
		compatible = "rockchip,serial";
		reg = <0x20060000 0x100>;
		interrupts = <GIC_SPI 20 IRQ_TYPE_LEVEL_HIGH>;
		clock-frequency = <24000000>;
		clocks = <&clk_uart0>, <&clk_gates8 0>;
		clock-names = "sclk_uart", "pclk_uart";
		reg-shift = <2>;
		reg-io-width = <4>;
		dmas = <&pdma 2>, <&pdma 3>;
		#dma-cells = <2>;
		pinctrl-names = "default";
		pinctrl-0 = <&uart0_xfer &uart0_cts &uart0_rts>;
		status = "disabled";
	};

	uart1: serial@20064000 {
		compatible = "rockchip,serial";
		reg = <0x20064000 0x100>;
		interrupts = <GIC_SPI 21 IRQ_TYPE_LEVEL_HIGH>;
		clock-frequency = <24000000>;
		clocks = <&clk_uart1>, <&clk_gates8 1>;
		clock-names = "sclk_uart", "pclk_uart";
		reg-shift = <2>;
		reg-io-width = <4>;
		dmas = <&pdma 4>, <&pdma 5>;
		#dma-cells = <2>;
		pinctrl-names = "default";
		pinctrl-0 = <&uart1_xfer &uart1_cts &uart1_rts>;
		status = "disabled";
	};

	uart2: serial@20068000 {
		compatible = "rockchip,serial";
		reg = <0x20068000 0x100>;
		interrupts = <GIC_SPI 22 IRQ_TYPE_LEVEL_HIGH>;
		clock-frequency = <24000000>;
		clocks = <&clk_uart2>, <&clk_gates8 2>;
		clock-names = "sclk_uart", "pclk_uart";
		reg-shift = <2>;
		reg-io-width = <4>;
		dmas = <&pdma 6>, <&pdma 7>;
		#dma-cells = <2>;
		pinctrl-names = "default";
		pinctrl-0 = <&uart2_xfer>;
		status = "disabled";
	};

	fiq-debugger {
		compatible = "rockchip,fiq-debugger";
		rockchip,serial-id = <2>;
		rockchip,signal-irq = <106>;
		rockchip,wake-irq = <0>;
		status = "disabled";
	};

	clocks-init{
		compatible = "rockchip,clocks-init";
		rockchip,clocks-init-parent =
			<&clk_core &clk_apll>, <&aclk_cpu &clk_gpll_div2>,
			<&aclk_peri &clk_gpll_div2>, <&clk_uart0_pll &clk_gpll>,
			<&clk_uart2_pll &clk_gpll>, <&clk_i2s_2ch_pll &clk_gpll>,
			<&clk_i2s_8ch_pll &clk_gpll>, <&clk_spdif_pll &clk_gpll>,
			<&clk_vepu &clk_gpll_div2>, <&clk_vdpu &clk_gpll_div2>,
			<&clk_hevc_core &clk_gpll>, <&aclk_vio0_pre &clk_gpll_div2>,
			<&aclk_vio1_pre &clk_gpll_div2>, <&hclk_vio_pre &clk_gpll_div2>,
			<&sclk_lcdc0 &clk_cpll>, <&clk_gpu &clk_gpll_div2>,
			<&clk_cif_pll &clk_gpll_div2>, <&dclk_ebc &clk_gpll_div2>,
			<&clk_emmc &clk_gpll_div2>, <&clk_sdio &clk_gpll_div2>,
			<&clk_sfc &clk_gpll_div2>, <&clk_sdmmc0 &clk_gpll_div2>,
			<&clk_tsp &clk_gpll_div2>, <&clk_nandc &clk_gpll_div2>,
			<&clk_mac_pll &clk_cpll>;
		rockchip,clocks-init-rate =
			<&clk_core 816000000>, <&clk_gpll 594000000>,
	 		<&clk_cpll 400000000>, <&aclk_cpu 300000000>,
			<&hclk_cpu_pre 150000000>, <&pclk_cpu_pre 75000000>,
			<&aclk_peri 300000000>, <&hclk_peri_pre 150000000>,
			<&pclk_peri_pre 75000000>, <&clk_gpu 300000000>,
			<&aclk_vio0_pre 300000000>, <&hclk_vio_pre 150000000>,
			<&aclk_vio1_pre 300000000>, <&clk_vepu 300000000>,
			<&clk_vdpu 300000000>, <&clk_hevc_core 200000000>,
			<&clk_mac_ref 50000000>;
	/*	rockchip,clocks-uboot-has-init =
			<&aclk_vio1>;*/
	};
	gpu {
		compatible = "arm,mali400";
		reg = <0x10091000 0x200>,
		      <0x10090000 0x100>,
		      <0x10093000 0x100>,
		      <0x10098000 0x1100>,
		      <0x10094000 0x100>,
		      <0x1009A000 0x1100>,
		      <0x10095000 0x100>;
		
		reg-names = "Mali_L2",
			    "Mali_GP",
			    "Mali_GP_MMU",
			    "Mali_PP0",
			    "Mali_PP0_MMU",
			    "Mali_PP1",
			    "Mali_PP1_MMU";

	    	interrupts = <GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>,
	    		     <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>;
	    	
		interrupt-names = "Mali_GP_IRQ",
	    		          "Mali_GP_MMU_IRQ",
			          "Mali_PP0_IRQ",
			          "Mali_PP0_MMU_IRQ",
			          "Mali_PP1_IRQ",
			          "Mali_PP1_MMU_IRQ";
	  };

	clocks-enable {
		compatible = "rockchip,clocks-enable";
		clocks =
				/*PD_CORE*/
				<&clk_gates0 6>,<&clk_gates0 0>,
				<&clk_gates0 7>,

				/*PD_CPU*/
				<&clk_gates0 1>, <&clk_gates0 3>,
				<&clk_gates0 4>, <&clk_gates0 5>,
				<&clk_gates0 12>,

				/*TIMER*/
				<&clk_gates10 3>, <&clk_gates10 4>,
				<&clk_gates10 5>, <&clk_gates10 6>,
				<&clk_gates10 7>, <&clk_gates10 8>,

				/*PD_PERI*/
				<&clk_gates2 0>, <&hclk_peri_pre>,
				<&pclk_peri_pre>, <&clk_gates2 1>,

				/*aclk_cpu_pre*/
				<&clk_gates4 12>,/*aclk_intmem*/
				<&clk_gates4 10>,/*aclk_strc_sys*/

				/*hclk_cpu_pre*/
				<&clk_gates5 6>,/*hclk_rom*/
				<&clk_gates3 5>,/*hclk_crypto*/

				/*pclk_cpu_pre*/
				<&clk_gates5 4>,/*pclk_grf*/
				<&clk_gates5 7>,/*pclk_ddrupctl*/
				<&clk_gates5 14>,/*pclk_acodec*/
				<&clk_gates3 8>,/*pclk_hdmi*/

				/*aclk_peri_pre*/
				<&clk_gates10 10>,/*aclk_gmac*/
				<&clk_gates4 3>,/*aclk_peri_axi_matrix*/
				<&clk_gates5 1>,/*aclk_dmac2*/
				<&clk_gates9 15>,/*aclk_peri_niu*/
				<&clk_gates4 2>,/*aclk_cpu_peri*/

				/*hclk_peri_pre*/
				<&clk_gates4 0>,/*hclk_peri_matrix*/
				<&clk_gates9 13>,/*hclk_usb_peri*/
				<&clk_gates9 14>,/*hclk_peri_arbi*/

				/*pclk_peri_pre*/
				<&clk_gates4 1>,/*pclk_peri_axi_matrix*/

				/*hclk_vio_pre*/
				<&clk_gates6 12>,/*hclk_vio_niu*/
				<&clk_gates6 1>,/*hclk_lcdc*/

				/*aclk_vio0_pre*/
				<&clk_gates6 13>,/*aclk_vio*/
				<&clk_gates6 0>,/*aclk_lcdc*/

				/*aclk_vio1_pre*/
				<&clk_gates9 10>,/*aclk_vio1_niu*/

				/*UART*/
				<&clk_gates1 12>,
				<&clk_gates1 13>,
				<&clk_gates8 2>,/*pclk_uart2*/

				<&clk_gpu>,

				/*jtag*/
				<&clk_gates1 3>,/*clk_jtag*/

				/*pmu*/
				<&clk_gates1 0>;/*pclk_pmu_pre*/
	};

	i2c0: i2c@20070000 {
		compatible = "rockchip,rk30-i2c";
		reg = <0x20070000 0x1000>;
		interrupts = <GIC_SPI 24 IRQ_TYPE_LEVEL_HIGH>;
		#address-cells = <1>;
		#size-cells = <0>;
		pinctrl-names = "default", "gpio";
		pinctrl-0 = <&i2c0_sda &i2c0_scl>;
		pinctrl-1 = <&i2c0_gpio>;
		gpios = <&gpio0 GPIO_A1 GPIO_ACTIVE_LOW>, <&gpio0 GPIO_A0 GPIO_ACTIVE_LOW>;
		clocks = <&clk_gates8 4>;
		rockchip,check-idle = <1>;
		status = "disabled";
	};

	i2c1: i2c@20054000 {
		compatible = "rockchip,rk30-i2c";
		reg = <0x20054000 0x1000>;
		interrupts = <GIC_SPI 25 IRQ_TYPE_LEVEL_HIGH>;
		#address-cells = <1>;
		#size-cells = <0>;
		pinctrl-names = "default", "gpio";
		pinctrl-0 = <&i2c1_sda &i2c1_scl>;
		pinctrl-1 = <&i2c1_gpio>;
		gpios = <&gpio0 GPIO_A3 GPIO_ACTIVE_LOW>, <&gpio0 GPIO_A2 GPIO_ACTIVE_LOW>;
		clocks = <&clk_gates8 5>;
		rockchip,check-idle = <1>;
		status = "disabled";
	};

	i2c2: i2c@20058000 {
		compatible = "rockchip,rk30-i2c";
		reg = <0x20058000 0x1000>;
		interrupts = <GIC_SPI 26 IRQ_TYPE_LEVEL_HIGH>;
		#address-cells = <1>;
		#size-cells = <0>;
		pinctrl-names = "default", "gpio";
		pinctrl-0 = <&i2c2_sda &i2c2_scl>;
		pinctrl-1 = <&i2c2_gpio>;
		gpios = <&gpio2 GPIO_C4 GPIO_ACTIVE_LOW>, <&gpio2 GPIO_C5 GPIO_ACTIVE_LOW>;
		clocks = <&clk_gates8 6>;
		rockchip,check-idle = <1>;
		status = "disabled";
	};

	i2c3: i2c@2005c000 {
		compatible = "rockchip,rk30-i2c";
		reg = <0x2005C000 0x1000>;
		interrupts = <GIC_SPI 27 IRQ_TYPE_LEVEL_HIGH>;
		#address-cells = <1>;
		#size-cells = <0>;
                pinctrl-names = "default", "gpio";
		pinctrl-0 = <&i2c3_sda &i2c3_scl>;
		pinctrl-1 = <&i2c3_gpio>;
		gpios = <&gpio0 GPIO_A7 GPIO_ACTIVE_LOW>, <&gpio0 GPIO_A6 GPIO_ACTIVE_LOW>;
		clocks = <&clk_gates8 7>;
		rockchip,check-idle = <1>;
		status = "disabled";
	};

	i2s0: i2s@10220000 {
		compatible = "rockchip-i2s";
		reg = <0x10220000 0x1000>;
		i2s-id = <0>;
		clocks = <&clk_i2s_2ch>, <&clk_i2s_2ch_out>, <&clk_gates7 2>;
		clock-names = "i2s_clk", "i2s_mclk", "i2s_hclk";
		interrupts = <GIC_SPI 19 IRQ_TYPE_LEVEL_HIGH>;
		dmas = <&pdma 0>, <&pdma 1>;
		//#dma-cells = <2>;
		dma-names = "tx", "rx";
		//pinctrl-names = "default", "sleep";
		//pinctrl-0 = <&i2s0_mclk &i2s0_sclk &i2s0_lrckrx &i2s0_lrcktx &i2s0_sdi &i2s0_sdo>;
		//pinctrl-1 = <&i2s0_gpio>;
	};

	i2s1: i2s@10200000 {
		compatible = "rockchip-i2s";
		reg = <0x10200000 0x1000>;
		i2s-id = <1>;
		clocks = <&clk_i2s_8ch>, <&clk_gates7 4>;
		clock-names = "i2s_clk", "i2s_hclk";
		interrupts = <GIC_SPI 68 IRQ_TYPE_LEVEL_HIGH>;
		dmas = <&pdma 14>, <&pdma 15>;
		//#dma-cells = <2>;
		dma-names = "tx", "rx";
	};

	spdif: spdif@10204000 {
		compatible = "rockchip-spdif";
		reg = <0x10204000 0x1000>;
		clocks = <&clk_spdif>, <&clk_gates10 8>;
		clock-names = "spdif_8ch_mclk", "spdif_hclk";
		interrupts = <GIC_SPI 55 IRQ_TYPE_LEVEL_HIGH>;
		dmas = <&pdma 13>;
		//#dma-cells = <1>;
		dma-names = "tx";
		//pinctrl-names = "default";
		//pinctrl-0 = <&spdif_tx>;
	};

	dsihost0: mipi@10110000{
		compatible = "rockchip,rk32-dsi";
		rockchip,prop = <0>;
		reg = <0x10110000 0x4000>, <0x20038000 0x4000>;
		reg-names = "mipi_dsi_host" ,"mipi_dsi_phy";
		interrupts = <GIC_SPI 19 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&clk_gates2 15>, <&clk_gates5 0> ;//, <&pd_mipidsi>;
		clock-names = "clk_mipi_24m", "pclk_mipi_dsi";//, "pd_mipi_dsi";
		status = "okay";
	};

	emmc: rksdmmc@1021c000 {
		compatible = "rockchip,rk_mmc", "rockchip,rk312x-sdmmc";
		reg = <0x1021c000 0x4000>;
		interrupts = <GIC_SPI 16 IRQ_TYPE_LEVEL_HIGH>;
		#address-cells = <1>;
		#size-cells = <0>;
		//pinctrl-names = "default",,"suspend";
		//pinctrl-0 = <&sd0_clk &sd0_cmd &sd0_cd &sd0_wp &sd0_pwr &sd0_bus1 &sd0_bus4>;
		clocks = <&clk_emmc>, <&clk_gates7 0>;
		clock-names = "clk_mmc", "hclk_mmc";
		dmas = <&pdma 12>;
		dma-names = "dw_mci";
		num-slots = <1>;
		fifo-depth = <0x100>;
		bus-width = <8>;
        };


        sdmmc: rksdmmc@10214000 {
		compatible = "rockchip,rk_mmc", "rockchip,rk312x-sdmmc";
		reg = <0x10214000 0x4000>;
		interrupts = <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>;
		#address-cells = <1>;
		#size-cells = <0>;
		pinctrl-names = "default", "idle";
		pinctrl-0 = <&sdmmc0_clk &sdmmc0_cmd &sdmmc0_dectn &sdmmc0_bus4>;
		pinctrl-1 = <&sdmmc0_gpio>;
		//cd-gpios = <&gpio1 GPIO_C1 GPIO_ACTIVE_HIGH>;/*CD GPIO*/
		clocks = <&clk_sdmmc0>, <&clk_gates5 10>;
		clock-names = "clk_mmc", "hclk_mmc";
		dmas = <&pdma 10>;
		dma-names = "dw_mci";
		num-slots = <1>;
		fifo-depth = <0x100>;
		bus-width = <4>;
	};

	sdio: rksdmmc@10218000 {
		compatible = "rockchip,rk_mmc", "rockchip,rk312x-sdmmc";
		reg = <0x10218000 0x4000>;
		interrupts = <GIC_SPI 15 IRQ_TYPE_LEVEL_HIGH>;
		#address-cells = <1>;
		#size-cells = <0>;
		pinctrl-names = "default","idle";
		pinctrl-0 = <&sdio0_pwren &sdio0_cmd>;
		pinctrl-1 = <&sdio0_gpio>;
		clocks = <&clk_sdio>, <&clk_gates5 11>;
		clock-names = "clk_mmc", "hclk_mmc";
		dmas = <&pdma 11>;
		dma-names = "dw_mci";
		num-slots = <1>;
		fifo-depth = <0x100>;
		bus-width = <4>;
	};

	adc: adc@2006c000 {
		compatible = "rockchip,saradc";
		reg = <0x2006c000 0x100>;
		interrupts = <GIC_SPI 17 IRQ_TYPE_LEVEL_HIGH>;
		#io-channel-cells = <1>;
		io-channel-ranges;
		rockchip,adc-vref = <1800>;
		clock-frequency = <1000000>;
		//clocks = <&clk_saradc>, <&clk_gates7 1>;
		//clock-names = "saradc", "pclk_saradc";
		status = "disabled";
	};

	pwm0: pwm@20050000 {
		compatible = "rockchip,rk-pwm";
		reg = <0x20050000 0x10>;
		#pwm-cells = <2>;
		pinctrl-names = "default";
		pinctrl-0 = <&pwm0_pin>;
		clocks = <&clk_gates7 10>;
		clock-names = "pclk_pwm";
		status = "disabled";
	};

        pwm1: pwm@20050010 {
                compatible = "rockchip,rk-pwm";
                reg = <0x20050010 0x10>;
                #pwm-cells = <2>;
                pinctrl-names = "default";
                pinctrl-0 = <&pwm1_pin>;
                clocks = <&clk_gates7 10>;
                clock-names = "pclk_pwm";
                status = "disabled";
        };

        pwm2: pwm@20050020 {
                compatible = "rockchip,rk-pwm";
                reg = <0x20050020 0x10>;
                #pwm-cells = <2>;
                pinctrl-names = "default";
                pinctrl-0 = <&pwm2_pin>;
                clocks = <&clk_gates7 10>;
                clock-names = "pclk_pwm";
                status = "disabled";
        };

        pwm3: pwm@20050030 {
                compatible = "rockchip,rk-pwm";
                reg = <0x20050030 0x10>;
                #pwm-cells = <2>;
                pinctrl-names = "default";
                pinctrl-0 = <&pwm3_pin>;
                clocks = <&clk_gates7 10>;
                clock-names = "pclk_pwm";
                status = "disabled";
        };

	dwc_control_usb: dwc-control-usb@20008000 {
		compatible = "rockchip,rk3126-dwc-control-usb";
		reg = <0x20008000 0x4>;
		interrupts = <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "otg_bvalid";
		clocks = <&clk_gates9 13>;
		clock-names = "hclk_usb_peri";
		rockchip,remote_wakeup;
		rockchip,usb_irq_wakeup;
		resets = <&reset RK3128_RST_USBPOR>;
		reset-names = "usbphy_por";
		usb_bc{
			compatible = "inno,phy";
			regbase = &dwc_control_usb;
		};
	};

	usb0: usb@10180000 {
		compatible = "rockchip,rk3126_usb20_otg";
		reg = <0x10180000 0x40000>;
		interrupts = <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&clk_gates1 5>, <&clk_gates5 13>;
		clock-names = "clk_usbphy0", "hclk_usb0";
		resets = <&reset RK3128_RST_USBOTG0>, <&reset RK3128_RST_USBOTG0>,
				<&reset RK3128_RST_OTGC0>;
		reset-names = "otg_ahb", "otg_phy", "otg_controller";
		/*0 - Normal, 1 - Force Host, 2 - Force Device*/
		rockchip,usb-mode = <0>;
	};

	usb1: usb@101c0000 {
		compatible = "rockchip,rk3126_usb20_host";
		reg = <0x101c0000 0x40000>;
		interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&clk_gates1 6>, <&clk_gates7 3>;
		clock-names = "clk_usbphy1", "hclk_usb1";
		resets = <&reset RK3128_RST_USBOTG1>, <&reset RK3128_RST_UTMI1>,
				<&reset RK3128_RST_OTGC1>;
		reset-names = "host_ahb", "host_phy", "host_controller";
	};

	fb: fb{
		compatible = "rockchip,rk-fb";
		rockchip,disp-mode = <ONE_DUAL>;
	};

	rk_screen: rk_screen{
		compatible = "rockchip,screen";
	};

	lvds: lvds@20038000 {
		compatible = "rockchip,rk31xx-lvds";
		reg = <0x20038000 0x4000>;
		clocks = <&clk_gates5 0>;
		clock-names = "pclk_lvds";
		pinctrl-names = "lcdc", "sleep";
		pinctrl-0 = <&lcdc0_lcdc_d>;
		pinctrl-1 = <&lcdc0_lcdc_gpio>;
	};

	lcdc: lcdc@1010e000 {
		compatible = "rockchip,rk312x-lcdc";
		rockchip,prop = <PRMRY>;
		reg = <0x1010e000 0x2000>;
		interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>;
		pinctrl-names = "default", "gpio";
		pinctrl-0 = <&lcdc0_lcdc>;
		pinctrl-1 = <&lcdc0_gpio>;
		clocks = <&clk_gates6 0>, <&dclk_lcdc0>, <&clk_gates6 1>, <&sclk_lcdc0>;
		clock-names = "aclk_lcdc", "dclk_lcdc", "hclk_lcdc", "sclk";
		rockchip,iommu-enabled = <1>;
		status = "disabled";
	};

	hdmi: hdmi@20034000 {
		compatible = "rockchip,rk312x-hdmi";
		reg = <0x20034000 0x4000>;
		interrupts = <GIC_SPI 45 IRQ_TYPE_LEVEL_HIGH>;
		rockchip,hdmi_lcdc_source = <0>;
		pinctrl-names = "default", "gpio";
		pinctrl-0 = <&hdmi_cec &hdmi_sda &hdmi_scl &hdmi_hpd>;
		pinctrl-1 = <&hdmi_gpio>;
		clocks = <&clk_gates3 8>;
		clock-names = "pclk_hdmi";
		status = "disabled";
	};

	tve: tve{
		compatible = "rockchip,rk312x-tve";
		reg = <0x1011e200 0x100>;
		status = "disabled";
	};

        vpu: vpu_service@10104000 {
		compatible = "vpu_service";
		reg = <0x10104000 0x800>;
		interrupts = <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "irq_enc", "irq_dec";
		clocks = <&clk_vdpu>, <&hclk_vdpu>;
		clock-names = "aclk_vcodec", "hclk_vcodec";
		name = "vpu_service";
		status = "disabled";
	};

	hevc: hevc_service@10104000 {
		compatible = "rockchip,hevc_service";
		reg = <0x10104000 0x400>;
		interrupts = <GIC_SPI 66 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "irq_dec";
		clocks = <&clk_vdpu>, <&hclk_vdpu>, <&clk_hevc_core>;
		clock-names = "aclk_vcodec", "hclk_vcodec", "clk_core";
		name = "hevc_service";
		status = "disabled";
        };

        iep: iep@10108000 {
		compatible = "rockchip,iep";
		reg = <0x10108000 0x800>;
		interrupts = <GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&clk_gates9 8>, <&clk_gates9 7>;
		clock-names = "aclk_iep", "hclk_iep";
		status = "okay";
	};
	
	vop_mmu {
		dbgname = "vop";
		compatible = "iommu,vop_mmu";
		reg = <0x1010e300 0x100>;
		interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "vop_mmu";
	  };

	  hevc_mmu {
		dbgname = "hevc";
		compatible = "iommu,hevc_mmu";
		reg = <0x10104440 0x100>,
		      <0x10104480 0x100>;
		interrupts = <GIC_SPI 65 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "hevc_mmu";
	  };

	  vpu_mmu {
		dbgname = "vpu";
		compatible = "iommu,vpu_mmu";
		reg = <0x10104800 0x100>;
		interrupts = <GIC_SPI 67 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "vpu_mmu";
	  };

	  iep_mmu {
		dbgname = "iep";
		compatible = "iommu,iep_mmu";
		reg = <0x10108800 0x100>;
		interrupts = <GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "iep_mmu";
	  };

	  dvfs {
		temp-limit-enable = <0>;
		target-temp = <80>;

		vd_arm: vd_arm {
			regulator_name = "vdd_arm";
			pd_core {
				clk_core_dvfs_table: clk_core {
					operating-points = <
						/* KHz    uV */
						312000 1100000
						504000 1100000
						816000 1100000
						1008000 1100000
						>;
					temp-channel = <1>;
					normal-temp-limit = <
					/*delta-temp    delta-freq*/
						3	96000
						6	144000
						9	192000
						15	384000
						>;
					performance-temp-limit = <
						/*temp    freq*/
						110     816000
						>;
					status = "okay";
					regu-mode-table = <
						/*freq     mode*/
						1008000    4
						0          3
					>;
					regu-mode-en = <0>;
				};
			};
		};

		vd_logic: vd_logic {
			regulator_name = "vdd_logic";
			pd_ddr {
				clk_ddr_dvfs_table: clk_ddr {
					operating-points = <
						/* KHz    uV */
						200000 1200000
						300000 1200000
						400000 1200000
						>;
					status = "disabled";
				};
			};

			pd_gpu {
				clk_gpu_dvfs_table: clk_gpu {
					operating-points = <
						/* KHz    uV */
						200000 1200000
						300000 1200000
						400000 1200000
						>;
					status = "okay";
					regu-mode-table = <
						/*freq     mode*/
						200000     4
						0          3
					>;
					regu-mode-en = <0>;
				};
			};
		};
	};
	ion {
		compatible = "rockchip,ion";
		#address-cells = <1>;
		#size-cells = <0>;

		ion_cma: rockchip,ion-heap@1 { /* CMA HEAP */
			compatible = "rockchip,ion-reserve";
			rockchip,ion_heap = <1>;
			reg = <0x00000000 0x10000000>; /* 256MB */
		};
		rockchip,ion-heap@3 { /* VMALLOC HEAP */
			rockchip,ion_heap = <3>;
		};
	};
};
