\doxysection{\+\_\+\+\_\+\+SPI\+\_\+\+Handle\+Type\+Def Struct Reference}
\label{struct_____s_p_i___handle_type_def}\index{\_\_SPI\_HandleTypeDef@{\_\_SPI\_HandleTypeDef}}


SPI handle Structure definition.  




{\ttfamily \#include $<$stm32g0xx\+\_\+hal\+\_\+spi.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\textbf{ SPI\+\_\+\+Type\+Def} $\ast$ \textbf{ Instance}
\item 
\textbf{ SPI\+\_\+\+Init\+Type\+Def} \textbf{ Init}
\item 
uint8\+\_\+t $\ast$ \textbf{ p\+Tx\+Buff\+Ptr}
\item 
uint16\+\_\+t \textbf{ Tx\+Xfer\+Size}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t \textbf{ Tx\+Xfer\+Count}
\item 
uint8\+\_\+t $\ast$ \textbf{ p\+Rx\+Buff\+Ptr}
\item 
uint16\+\_\+t \textbf{ Rx\+Xfer\+Size}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t \textbf{ Rx\+Xfer\+Count}
\item 
uint32\+\_\+t \textbf{ CRCSize}
\item 
void($\ast$ \textbf{ Rx\+ISR} )(struct \textbf{ \+\_\+\+\_\+\+SPI\+\_\+\+Handle\+Type\+Def} $\ast$hspi)
\item 
void($\ast$ \textbf{ Tx\+ISR} )(struct \textbf{ \+\_\+\+\_\+\+SPI\+\_\+\+Handle\+Type\+Def} $\ast$hspi)
\item 
\textbf{ DMA\+\_\+\+Handle\+Type\+Def} $\ast$ \textbf{ hdmatx}
\item 
\textbf{ DMA\+\_\+\+Handle\+Type\+Def} $\ast$ \textbf{ hdmarx}
\item 
\textbf{ HAL\+\_\+\+Lock\+Type\+Def} \textbf{ Lock}
\item 
\textbf{ \+\_\+\+\_\+\+IO} \textbf{ HAL\+\_\+\+SPI\+\_\+\+State\+Type\+Def} \textbf{ State}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ Error\+Code}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
SPI handle Structure definition. 

\doxysubsection{Field Documentation}
\label{struct_____s_p_i___handle_type_def_a752c564d700e8da6d94c705629d204aa} 
\index{\_\_SPI\_HandleTypeDef@{\_\_SPI\_HandleTypeDef}!CRCSize@{CRCSize}}
\index{CRCSize@{CRCSize}!\_\_SPI\_HandleTypeDef@{\_\_SPI\_HandleTypeDef}}
\doxysubsubsection{CRCSize}
{\footnotesize\ttfamily uint32\+\_\+t CRCSize}

SPI CRC size used for the transfer ~\newline
 \label{struct_____s_p_i___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e} 
\index{\_\_SPI\_HandleTypeDef@{\_\_SPI\_HandleTypeDef}!ErrorCode@{ErrorCode}}
\index{ErrorCode@{ErrorCode}!\_\_SPI\_HandleTypeDef@{\_\_SPI\_HandleTypeDef}}
\doxysubsubsection{ErrorCode}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t Error\+Code}

SPI Error code ~\newline
 \label{struct_____s_p_i___handle_type_def_abd0aeec20298a55d89a440320e35634f} 
\index{\_\_SPI\_HandleTypeDef@{\_\_SPI\_HandleTypeDef}!hdmarx@{hdmarx}}
\index{hdmarx@{hdmarx}!\_\_SPI\_HandleTypeDef@{\_\_SPI\_HandleTypeDef}}
\doxysubsubsection{hdmarx}
{\footnotesize\ttfamily \textbf{ DMA\+\_\+\+Handle\+Type\+Def}$\ast$ hdmarx}

SPI Rx DMA Handle parameters ~\newline
 \label{struct_____s_p_i___handle_type_def_a33e13c28b1a70e6164417abb026d7a22} 
\index{\_\_SPI\_HandleTypeDef@{\_\_SPI\_HandleTypeDef}!hdmatx@{hdmatx}}
\index{hdmatx@{hdmatx}!\_\_SPI\_HandleTypeDef@{\_\_SPI\_HandleTypeDef}}
\doxysubsubsection{hdmatx}
{\footnotesize\ttfamily \textbf{ DMA\+\_\+\+Handle\+Type\+Def}$\ast$ hdmatx}

SPI Tx DMA Handle parameters ~\newline
 \label{struct_____s_p_i___handle_type_def_a33f0dc84acb181a4702b30c92f007ca6} 
\index{\_\_SPI\_HandleTypeDef@{\_\_SPI\_HandleTypeDef}!Init@{Init}}
\index{Init@{Init}!\_\_SPI\_HandleTypeDef@{\_\_SPI\_HandleTypeDef}}
\doxysubsubsection{Init}
{\footnotesize\ttfamily \textbf{ SPI\+\_\+\+Init\+Type\+Def} Init}

SPI communication parameters ~\newline
 \label{struct_____s_p_i___handle_type_def_aa5c715deaf693cc2dbfa90f40681ee1d} 
\index{\_\_SPI\_HandleTypeDef@{\_\_SPI\_HandleTypeDef}!Instance@{Instance}}
\index{Instance@{Instance}!\_\_SPI\_HandleTypeDef@{\_\_SPI\_HandleTypeDef}}
\doxysubsubsection{Instance}
{\footnotesize\ttfamily \textbf{ SPI\+\_\+\+Type\+Def}$\ast$ Instance}

SPI registers base address ~\newline
 \label{struct_____s_p_i___handle_type_def_ad4cf225029dbefe8d3fe660c33b8bb6b} 
\index{\_\_SPI\_HandleTypeDef@{\_\_SPI\_HandleTypeDef}!Lock@{Lock}}
\index{Lock@{Lock}!\_\_SPI\_HandleTypeDef@{\_\_SPI\_HandleTypeDef}}
\doxysubsubsection{Lock}
{\footnotesize\ttfamily \textbf{ HAL\+\_\+\+Lock\+Type\+Def} Lock}

Locking object ~\newline
 \label{struct_____s_p_i___handle_type_def_a7cee540cb21048ac48ba17355440e668} 
\index{\_\_SPI\_HandleTypeDef@{\_\_SPI\_HandleTypeDef}!pRxBuffPtr@{pRxBuffPtr}}
\index{pRxBuffPtr@{pRxBuffPtr}!\_\_SPI\_HandleTypeDef@{\_\_SPI\_HandleTypeDef}}
\doxysubsubsection{pRxBuffPtr}
{\footnotesize\ttfamily uint8\+\_\+t$\ast$ p\+Rx\+Buff\+Ptr}

Pointer to SPI Rx transfer Buffer ~\newline
 \label{struct_____s_p_i___handle_type_def_a5cc31f7c52dafd32f27f8f2756dbf343} 
\index{\_\_SPI\_HandleTypeDef@{\_\_SPI\_HandleTypeDef}!pTxBuffPtr@{pTxBuffPtr}}
\index{pTxBuffPtr@{pTxBuffPtr}!\_\_SPI\_HandleTypeDef@{\_\_SPI\_HandleTypeDef}}
\doxysubsubsection{pTxBuffPtr}
{\footnotesize\ttfamily uint8\+\_\+t$\ast$ p\+Tx\+Buff\+Ptr}

Pointer to SPI Tx transfer Buffer ~\newline
 \label{struct_____s_p_i___handle_type_def_ae69a57c50a44075680eb48ba13e41bf3} 
\index{\_\_SPI\_HandleTypeDef@{\_\_SPI\_HandleTypeDef}!RxISR@{RxISR}}
\index{RxISR@{RxISR}!\_\_SPI\_HandleTypeDef@{\_\_SPI\_HandleTypeDef}}
\doxysubsubsection{RxISR}
{\footnotesize\ttfamily void($\ast$ Rx\+ISR) (struct \textbf{ \+\_\+\+\_\+\+SPI\+\_\+\+Handle\+Type\+Def} $\ast$hspi)}

function pointer on Rx ISR ~\newline
 \label{struct_____s_p_i___handle_type_def_ad95a26d6b12b7087bba3d1b769175db2} 
\index{\_\_SPI\_HandleTypeDef@{\_\_SPI\_HandleTypeDef}!RxXferCount@{RxXferCount}}
\index{RxXferCount@{RxXferCount}!\_\_SPI\_HandleTypeDef@{\_\_SPI\_HandleTypeDef}}
\doxysubsubsection{RxXferCount}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t Rx\+Xfer\+Count}

SPI Rx Transfer Counter ~\newline
 \label{struct_____s_p_i___handle_type_def_ac12f5f1f6295b3c3327d5feabf5a96fb} 
\index{\_\_SPI\_HandleTypeDef@{\_\_SPI\_HandleTypeDef}!RxXferSize@{RxXferSize}}
\index{RxXferSize@{RxXferSize}!\_\_SPI\_HandleTypeDef@{\_\_SPI\_HandleTypeDef}}
\doxysubsubsection{RxXferSize}
{\footnotesize\ttfamily uint16\+\_\+t Rx\+Xfer\+Size}

SPI Rx Transfer size ~\newline
 \label{struct_____s_p_i___handle_type_def_ac77adb7330099a917af1e9021cbb3de1} 
\index{\_\_SPI\_HandleTypeDef@{\_\_SPI\_HandleTypeDef}!State@{State}}
\index{State@{State}!\_\_SPI\_HandleTypeDef@{\_\_SPI\_HandleTypeDef}}
\doxysubsubsection{State}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} \textbf{ HAL\+\_\+\+SPI\+\_\+\+State\+Type\+Def} State}

SPI communication state ~\newline
 \label{struct_____s_p_i___handle_type_def_a445355c8080382b2d33c690e1790585f} 
\index{\_\_SPI\_HandleTypeDef@{\_\_SPI\_HandleTypeDef}!TxISR@{TxISR}}
\index{TxISR@{TxISR}!\_\_SPI\_HandleTypeDef@{\_\_SPI\_HandleTypeDef}}
\doxysubsubsection{TxISR}
{\footnotesize\ttfamily void($\ast$ Tx\+ISR) (struct \textbf{ \+\_\+\+\_\+\+SPI\+\_\+\+Handle\+Type\+Def} $\ast$hspi)}

function pointer on Tx ISR ~\newline
 \label{struct_____s_p_i___handle_type_def_a1823437fbed80bdd1510782ced4e5532} 
\index{\_\_SPI\_HandleTypeDef@{\_\_SPI\_HandleTypeDef}!TxXferCount@{TxXferCount}}
\index{TxXferCount@{TxXferCount}!\_\_SPI\_HandleTypeDef@{\_\_SPI\_HandleTypeDef}}
\doxysubsubsection{TxXferCount}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t Tx\+Xfer\+Count}

SPI Tx Transfer Counter ~\newline
 \label{struct_____s_p_i___handle_type_def_a80907b65d6f9541bc0dee444d16bc45b} 
\index{\_\_SPI\_HandleTypeDef@{\_\_SPI\_HandleTypeDef}!TxXferSize@{TxXferSize}}
\index{TxXferSize@{TxXferSize}!\_\_SPI\_HandleTypeDef@{\_\_SPI\_HandleTypeDef}}
\doxysubsubsection{TxXferSize}
{\footnotesize\ttfamily uint16\+\_\+t Tx\+Xfer\+Size}

SPI Tx Transfer size ~\newline
 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+STM32\+G0xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\textbf{ stm32g0xx\+\_\+hal\+\_\+spi.\+h}\end{DoxyCompactItemize}
