Release 13.2 - xst O.61xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: GPIO_demo.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "GPIO_demo.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "GPIO_demo"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : GPIO_demo
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\Nexys3_ISE_GPIO_UART\PCK_CRC32_D8.vhd" into library work
Parsing package <PCK_CRC32_D8>.
Parsing package body <PCK_CRC32_D8>.
Parsing VHDL file "D:\Nexys3_ISE_GPIO_UART\UART.vhd" into library work
Parsing entity <UART>.
Parsing architecture <Behavioral> of entity <uart>.
Parsing VHDL file "D:\Nexys3_ISE_GPIO_UART\ODOM.vhd" into library work
Parsing entity <ODOM>.
Parsing architecture <Behavioral> of entity <odom>.
Parsing VHDL file "D:\Nexys3_ISE_GPIO_UART\ETH_MII_MEM.vhd" into library work
Parsing entity <ETH_MII_MEM>.
Parsing architecture <Behavioral> of entity <eth_mii_mem>.
Parsing VHDL file "D:\Nexys3_ISE_GPIO_UART\ETH.vhd" into library work
Parsing entity <ETH>.
Parsing architecture <Behavioral> of entity <eth>.
Parsing VHDL file "D:\Nexys3_ISE_GPIO_UART\DAC.vhd" into library work
Parsing entity <DAC>.
Parsing architecture <Behavioral> of entity <dac>.
Parsing VHDL file "D:\Nexys3_ISE_GPIO_UART\btn_debounce.vhd" into library work
Parsing entity <btn_debounce>.
Parsing architecture <Behavioral> of entity <btn_debounce>.
Parsing VHDL file "D:\Nexys3_ISE_GPIO_UART\ADC.vhd" into library work
Parsing entity <ADC>.
Parsing architecture <Behavioral> of entity <adc>.
Parsing VHDL file "D:\Nexys3_ISE_GPIO_UART\GPIO_demo.vhd" into library work
Parsing entity <GPIO_demo>.
Parsing architecture <Behavioral> of entity <gpio_demo>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <GPIO_demo> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:871 - "D:\Nexys3_ISE_GPIO_UART\GPIO_demo.vhd" Line 393: Using initial value '0' for rst since it is never assigned
WARNING:HDLCompiler:871 - "D:\Nexys3_ISE_GPIO_UART\GPIO_demo.vhd" Line 407: Using initial value "00000000000000" for tmruart since it is never assigned
WARNING:HDLCompiler:871 - "D:\Nexys3_ISE_GPIO_UART\GPIO_demo.vhd" Line 408: Using initial value "0000000000" for tmruart_rx since it is never assigned
WARNING:HDLCompiler:871 - "D:\Nexys3_ISE_GPIO_UART\GPIO_demo.vhd" Line 457: Using initial value "000011111111" for dac_data since it is never assigned
WARNING:HDLCompiler:871 - "D:\Nexys3_ISE_GPIO_UART\GPIO_demo.vhd" Line 482: Using initial value '0' for eth_smi_en since it is never assigned
INFO:HDLCompiler:679 - "D:\Nexys3_ISE_GPIO_UART\GPIO_demo.vhd" Line 616. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "D:\Nexys3_ISE_GPIO_UART\GPIO_demo.vhd" Line 625: Assignment to sendstr ignored, since the identifier is never used

Elaborating entity <btn_debounce> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:1127 - "D:\Nexys3_ISE_GPIO_UART\GPIO_demo.vhd" Line 707: Assignment to eth_rx_dv_buf ignored, since the identifier is never used

Elaborating entity <ETH_MII_MEM> (architecture <Behavioral>) from library <work>.

Elaborating entity <ETH> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:871 - "D:\Nexys3_ISE_GPIO_UART\ETH.vhd" Line 69: Using initial value ('0','0','0','0','0','0','0','0','0','1','0','0','0','0','1','0') for eht_udp_len since it is never assigned
WARNING:HDLCompiler:871 - "D:\Nexys3_ISE_GPIO_UART\ETH.vhd" Line 70: Using initial value ('0','0','0','0','0','0','0','0','0','1','0','1','0','1','1','0') for eht_udp_total_length since it is never assigned
WARNING:HDLCompiler:1127 - "D:\Nexys3_ISE_GPIO_UART\ETH.vhd" Line 247: Assignment to eth_tx_err ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Nexys3_ISE_GPIO_UART\GPIO_demo.vhd" Line 922: Assignment to uart_read_byte1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Nexys3_ISE_GPIO_UART\GPIO_demo.vhd" Line 953: Assignment to uart_txclk ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Nexys3_ISE_GPIO_UART\GPIO_demo.vhd" Line 956: Assignment to uart_rxclk ignored, since the identifier is never used

Elaborating entity <UART> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "D:\Nexys3_ISE_GPIO_UART\UART.vhd" Line 118: Assignment to prevrxd ignored, since the identifier is never used

Elaborating entity <ADC> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <DAC> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <ODOM> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:634 - "D:\Nexys3_ISE_GPIO_UART\GPIO_demo.vhd" Line 378: Net <uartRdy> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <GPIO_demo>.
    Related source file is "d:/nexys3_ise_gpio_uart/gpio_demo.vhd".
INFO:Xst:3210 - "d:/nexys3_ise_gpio_uart/gpio_demo.vhd" line 960: Output port <DATA_OUT> of the instance <Inst_UART> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/nexys3_ise_gpio_uart/gpio_demo.vhd" line 960: Output port <RX_VALID> of the instance <Inst_UART> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/nexys3_ise_gpio_uart/gpio_demo.vhd" line 960: Output port <RX_BUSY> of the instance <Inst_UART> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/nexys3_ise_gpio_uart/gpio_demo.vhd" line 960: Output port <TEST> of the instance <Inst_UART> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/nexys3_ise_gpio_uart/gpio_demo.vhd" line 1000: Output port <ODOM_ON> of the instance <Inst_ODOM> is unconnected or connected to loadless signal.
WARNING:Xst:2999 - Signal 'EHT_PACK', unconnected in block 'GPIO_demo', is tied to its initial value.
WARNING:Xst:653 - Signal <uartRdy> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <EHT_PACK>, simulation mismatch.
    Found 72x8-bit single-port Read Only RAM <Mram_EHT_PACK> for signal <EHT_PACK>.
    Found 4-bit register for signal <tmrVal>.
    Found 1-bit register for signal <ETH_RST>.
    Found 1-bit register for signal <ETH_TXD_4>.
    Found 4-bit register for signal <ETH_TXD[3]_dff_123_OUT>.
    Found 8-bit register for signal <ETH_RST_cntr>.
    Found 1-bit register for signal <GND_11_o_CLK_DFF_97>.
    Found 1-bit register for signal <GND_13_o_CLK_DFF_98>.
    Found 1-bit register for signal <GND_15_o_CLK_DFF_99>.
    Found 1-bit register for signal <GND_17_o_CLK_DFF_100>.
    Found 8-bit register for signal <ETH_SMI_addr>.
    Found 26-bit register for signal <ETH_tx_cntr>.
    Found 14-bit register for signal <ADC_cntr>.
    Found 8-bit register for signal <ETH_TX_DATA_ADDR>.
    Found 1-bit register for signal <ETH_TX_DATA_write>.
    Found 1-bit register for signal <ETH_TX_pack_trans>.
    Found 16-bit register for signal <ETH_TX_DATA>.
    Found 1-bit register for signal <ETH_TX_pack_trans_buf>.
    Found 8-bit register for signal <ETH_TX_DATA_ADDR_buf>.
    Found 1-bit register for signal <ETH_TX_DATA_write_buf>.
    Found 5-bit register for signal <MUX>.
    Found 8-bit register for signal <ADC_state>.
    Found 16-bit register for signal <ODOM_CNTR_buf>.
    Found 16-bit register for signal <ETH_TX_DATA_buf>.
    Found 1-bit register for signal <UART_READ_byte>.
    Found 7-bit register for signal <UART_cntr_byte>.
    Found 1-bit register for signal <UART_TX_VALID>.
    Found 8-bit register for signal <UART_Data_tx>.
    Found 27-bit register for signal <tmrCntr>.
    Found 27-bit adder for signal <tmrCntr[26]_GND_8_o_add_5_OUT> created at line 531.
    Found 4-bit adder for signal <tmrVal[3]_GND_8_o_add_10_OUT> created at line 547.
    Found 8-bit adder for signal <ETH_RST_cntr[7]_GND_8_o_add_116_OUT> created at line 695.
    Found 26-bit adder for signal <ETH_tx_cntr[25]_GND_8_o_add_133_OUT> created at line 774.
    Found 14-bit adder for signal <ADC_cntr[13]_GND_8_o_add_136_OUT> created at line 780.
    Found 8-bit adder for signal <ETH_TX_DATA_ADDR_buf[7]_GND_8_o_add_139_OUT> created at line 805.
    Found 5-bit adder for signal <MUX[4]_GND_8_o_add_151_OUT> created at line 825.
    Found 8-bit adder for signal <ADC_state[7]_GND_8_o_add_153_OUT> created at line 830.
    Found 7-bit adder for signal <UART_cntr_byte[6]_GND_8_o_add_187_OUT> created at line 932.
    Found 16x8-bit Read Only RAM for signal <SSEG_CA>
    Found 1-bit tristate buffer for signal <ETH_TXD<3>> created at line 661
    Found 1-bit tristate buffer for signal <ETH_TXD<2>> created at line 661
    Found 1-bit tristate buffer for signal <ETH_TXD<1>> created at line 661
    Found 1-bit tristate buffer for signal <ETH_TXD<0>> created at line 661
    Found 8-bit comparator greater for signal <ETH_RST_cntr[7]_GND_8_o_LessThan_116_o> created at line 689
    Found 26-bit comparator greater for signal <n0087> created at line 771
    Found 14-bit comparator greater for signal <n0091> created at line 777
    Found 16-bit comparator not equal for signal <n0096> created at line 798
    Found 8-bit comparator greater for signal <GND_8_o_ETH_RST_cntr[7]_LessThan_160_o> created at line 835
    Found 8-bit comparator greater for signal <ADC_state[7]_GND_8_o_LessThan_166_o> created at line 821
    Found 8-bit comparator greater for signal <GND_8_o_ADC_state[7]_LessThan_167_o> created at line 821
    Found 7-bit comparator lessequal for signal <UART_cntr_byte[6]_PWR_8_o_LessThan_187_o> created at line 931
    WARNING:Xst:2404 -  FFs/Latches <ETH_SMI_cntr<1:8>> (without init value) have a constant value of 0 in block <GPIO_demo>.
    WARNING:Xst:2404 -  FFs/Latches <ETH_SMI_CLK<0:0>> (without init value) have a constant value of 0 in block <GPIO_demo>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal ODOM_CNTR may hinder XST clustering optimizations.
    Summary:
	inferred   2 RAM(s).
	inferred   9 Adder/Subtractor(s).
	inferred 195 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred  52 Multiplexer(s).
	inferred   4 Tristate(s).
Unit <GPIO_demo> synthesized.

Synthesizing Unit <btn_debounce>.
    Related source file is "d:/nexys3_ise_gpio_uart/btn_debounce.vhd".
    Found 16-bit register for signal <btn0_cntr>.
    Found 1-bit register for signal <btn1_reg>.
    Found 16-bit register for signal <btn1_cntr>.
    Found 1-bit register for signal <btn2_reg>.
    Found 16-bit register for signal <btn2_cntr>.
    Found 1-bit register for signal <btn3_reg>.
    Found 16-bit register for signal <btn3_cntr>.
    Found 1-bit register for signal <btn4_reg>.
    Found 16-bit register for signal <btn4_cntr>.
    Found 1-bit register for signal <btn0_reg>.
    Found 16-bit adder for signal <btn0_cntr[15]_GND_9_o_add_2_OUT> created at line 71.
    Found 16-bit adder for signal <btn1_cntr[15]_GND_9_o_add_8_OUT> created at line 95.
    Found 16-bit adder for signal <btn2_cntr[15]_GND_9_o_add_14_OUT> created at line 119.
    Found 16-bit adder for signal <btn3_cntr[15]_GND_9_o_add_20_OUT> created at line 143.
    Found 16-bit adder for signal <btn4_cntr[15]_GND_9_o_add_26_OUT> created at line 167.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  85 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <btn_debounce> synthesized.

Synthesizing Unit <ETH_MII_MEM>.
    Related source file is "d:/nexys3_ise_gpio_uart/eth_mii_mem.vhd".
    Set property "rom_style = distributed" for signal <rom>.
WARNING:Xst:2999 - Signal 'rom', unconnected in block 'ETH_MII_MEM', is tied to its initial value.
    Found 128x1-bit single-port Read Only RAM <Mram_rom> for signal <rom>.
    Found 1-bit register for signal <do>.
    Summary:
	inferred   1 RAM(s).
	inferred   1 D-type flip-flop(s).
Unit <ETH_MII_MEM> synthesized.

Synthesizing Unit <ETH>.
    Related source file is "d:/nexys3_ise_gpio_uart/eth.vhd".
    Found 1-bit register for signal <ETH_TX_SYNCHRON_b>.
    Found 4-bit register for signal <ETH_TX_SYNCHRON_state>.
    Found 4-bit register for signal <ETH_RXD_1>.
    Found 1-bit register for signal <ETH_RX_LSB>.
    Found 8-bit register for signal <EHT_RX_PACK<0>>.
    Found 8-bit register for signal <EHT_RX_PACK<1>>.
    Found 8-bit register for signal <EHT_RX_PACK<2>>.
    Found 8-bit register for signal <EHT_RX_PACK<3>>.
    Found 8-bit register for signal <EHT_RX_PACK<4>>.
    Found 8-bit register for signal <EHT_RX_PACK<5>>.
    Found 8-bit register for signal <EHT_RX_PACK<6>>.
    Found 8-bit register for signal <EHT_RX_PACK<7>>.
    Found 8-bit register for signal <EHT_RX_PACK<8>>.
    Found 8-bit register for signal <EHT_RX_PACK<9>>.
    Found 8-bit register for signal <EHT_RX_PACK<10>>.
    Found 8-bit register for signal <EHT_RX_PACK<11>>.
    Found 8-bit register for signal <EHT_RX_PACK<12>>.
    Found 8-bit register for signal <EHT_RX_PACK<13>>.
    Found 8-bit register for signal <EHT_RX_PACK<20>>.
    Found 8-bit register for signal <EHT_RX_PACK<21>>.
    Found 7-bit register for signal <ETH_RX_cntr>.
    Found 1-bit register for signal <ETH_RX_DV_buf1>.
    Found 1-bit register for signal <EHT_RX_PACK_ARP_reply>.
    Found 8-bit register for signal <EHT_MAC_Destination<0>>.
    Found 8-bit register for signal <EHT_MAC_Destination<1>>.
    Found 8-bit register for signal <EHT_MAC_Destination<2>>.
    Found 8-bit register for signal <EHT_MAC_Destination<3>>.
    Found 8-bit register for signal <EHT_MAC_Destination<4>>.
    Found 8-bit register for signal <EHT_MAC_Destination<5>>.
    Found 1-bit register for signal <EHT_RX_PACK_ARP_request>.
    Found 4-bit register for signal <ETH_TX_state>.
    Found 11-bit register for signal <ETH_TX_pack_cntr>.
    Found 1-bit register for signal <ETH_TX_EN>.
    Found 1-bit register for signal <ETH_TX_LSB>.
    Found 4-bit register for signal <EHT_TX_buf>.
    Found 32-bit register for signal <ETH_CRC_value_1>.
    Found 11-bit register for signal <ETH_CRC_cntr>.
    Found 16-bit register for signal <EHT_TX_PACK_number1>.
    Found 8-bit register for signal <ETH_CRC_state>.
    Found 32-bit register for signal <ETH_CRC_value_xor>.
    Found 8-bit register for signal <HeaderChecksum_state>.
    Found 32-bit register for signal <HeaderChecksum>.
    Found 8-bit register for signal <ETH_WRITE_state>.
    Found 8-bit register for signal <EHT_TX_PACK<0>>.
    Found 8-bit register for signal <EHT_TX_PACK<1>>.
    Found 8-bit register for signal <EHT_TX_PACK<2>>.
    Found 8-bit register for signal <EHT_TX_PACK<3>>.
    Found 8-bit register for signal <EHT_TX_PACK<4>>.
    Found 8-bit register for signal <EHT_TX_PACK<5>>.
    Found 8-bit register for signal <EHT_TX_PACK<6>>.
    Found 8-bit register for signal <EHT_TX_PACK<7>>.
    Found 8-bit register for signal <EHT_TX_PACK<8>>.
    Found 8-bit register for signal <EHT_TX_PACK<9>>.
    Found 8-bit register for signal <EHT_TX_PACK<10>>.
    Found 8-bit register for signal <EHT_TX_PACK<11>>.
    Found 8-bit register for signal <EHT_TX_PACK<12>>.
    Found 8-bit register for signal <EHT_TX_PACK<13>>.
    Found 8-bit register for signal <EHT_TX_PACK<14>>.
    Found 8-bit register for signal <EHT_TX_PACK<15>>.
    Found 8-bit register for signal <EHT_TX_PACK<16>>.
    Found 8-bit register for signal <EHT_TX_PACK<17>>.
    Found 8-bit register for signal <EHT_TX_PACK<18>>.
    Found 8-bit register for signal <EHT_TX_PACK<19>>.
    Found 8-bit register for signal <EHT_TX_PACK<20>>.
    Found 8-bit register for signal <EHT_TX_PACK<21>>.
    Found 8-bit register for signal <EHT_TX_PACK<22>>.
    Found 8-bit register for signal <EHT_TX_PACK<23>>.
    Found 8-bit register for signal <EHT_TX_PACK<24>>.
    Found 8-bit register for signal <EHT_TX_PACK<25>>.
    Found 8-bit register for signal <EHT_TX_PACK<26>>.
    Found 8-bit register for signal <EHT_TX_PACK<27>>.
    Found 8-bit register for signal <EHT_TX_PACK<28>>.
    Found 8-bit register for signal <EHT_TX_PACK<29>>.
    Found 8-bit register for signal <EHT_TX_PACK<30>>.
    Found 8-bit register for signal <EHT_TX_PACK<31>>.
    Found 8-bit register for signal <EHT_TX_PACK<32>>.
    Found 8-bit register for signal <EHT_TX_PACK<33>>.
    Found 8-bit register for signal <EHT_TX_PACK<34>>.
    Found 8-bit register for signal <EHT_TX_PACK<35>>.
    Found 8-bit register for signal <EHT_TX_PACK<36>>.
    Found 8-bit register for signal <EHT_TX_PACK<37>>.
    Found 8-bit register for signal <EHT_TX_PACK<38>>.
    Found 8-bit register for signal <EHT_TX_PACK<39>>.
    Found 8-bit register for signal <EHT_TX_PACK<40>>.
    Found 8-bit register for signal <EHT_TX_PACK<41>>.
    Found 8-bit register for signal <EHT_TX_PACK<42>>.
    Found 8-bit register for signal <EHT_TX_PACK<43>>.
    Found 8-bit register for signal <EHT_TX_PACK<44>>.
    Found 8-bit register for signal <EHT_TX_PACK<45>>.
    Found 8-bit register for signal <EHT_TX_PACK<46>>.
    Found 8-bit register for signal <EHT_TX_PACK<47>>.
    Found 8-bit register for signal <EHT_TX_PACK<48>>.
    Found 8-bit register for signal <EHT_TX_PACK<49>>.
    Found 8-bit register for signal <EHT_TX_PACK<50>>.
    Found 8-bit register for signal <EHT_TX_PACK<51>>.
    Found 8-bit register for signal <EHT_TX_PACK<52>>.
    Found 8-bit register for signal <EHT_TX_PACK<53>>.
    Found 8-bit register for signal <EHT_TX_PACK<54>>.
    Found 8-bit register for signal <EHT_TX_PACK<55>>.
    Found 8-bit register for signal <EHT_TX_PACK<56>>.
    Found 8-bit register for signal <EHT_TX_PACK<57>>.
    Found 8-bit register for signal <EHT_TX_PACK<58>>.
    Found 8-bit register for signal <EHT_TX_PACK<59>>.
    Found 8-bit register for signal <EHT_TX_PACK<60>>.
    Found 8-bit register for signal <EHT_TX_PACK<61>>.
    Found 8-bit register for signal <EHT_TX_PACK<62>>.
    Found 8-bit register for signal <EHT_TX_PACK<63>>.
    Found 8-bit register for signal <EHT_TX_PACK<64>>.
    Found 8-bit register for signal <EHT_TX_PACK<65>>.
    Found 8-bit register for signal <EHT_TX_PACK<66>>.
    Found 8-bit register for signal <EHT_TX_PACK<67>>.
    Found 8-bit register for signal <EHT_TX_PACK<68>>.
    Found 8-bit register for signal <EHT_TX_PACK<69>>.
    Found 8-bit register for signal <EHT_TX_PACK<70>>.
    Found 8-bit register for signal <EHT_TX_PACK<71>>.
    Found 8-bit register for signal <EHT_TX_PACK<72>>.
    Found 8-bit register for signal <EHT_TX_PACK<73>>.
    Found 8-bit register for signal <EHT_TX_PACK<74>>.
    Found 8-bit register for signal <EHT_TX_PACK<75>>.
    Found 8-bit register for signal <EHT_TX_PACK<76>>.
    Found 8-bit register for signal <EHT_TX_PACK<77>>.
    Found 8-bit register for signal <EHT_TX_PACK<78>>.
    Found 8-bit register for signal <EHT_TX_PACK<79>>.
    Found 8-bit register for signal <EHT_TX_PACK<80>>.
    Found 8-bit register for signal <EHT_TX_PACK<81>>.
    Found 8-bit register for signal <EHT_TX_PACK<82>>.
    Found 8-bit register for signal <EHT_TX_PACK<83>>.
    Found 8-bit register for signal <EHT_TX_PACK<84>>.
    Found 8-bit register for signal <EHT_TX_PACK<85>>.
    Found 8-bit register for signal <EHT_TX_PACK<86>>.
    Found 8-bit register for signal <EHT_TX_PACK<87>>.
    Found 8-bit register for signal <EHT_TX_PACK<88>>.
    Found 8-bit register for signal <EHT_TX_PACK<89>>.
    Found 8-bit register for signal <EHT_TX_PACK<90>>.
    Found 8-bit register for signal <EHT_TX_PACK<91>>.
    Found 8-bit register for signal <EHT_TX_PACK<92>>.
    Found 8-bit register for signal <EHT_TX_PACK<93>>.
    Found 8-bit register for signal <EHT_TX_PACK<94>>.
    Found 8-bit register for signal <EHT_TX_PACK<95>>.
    Found 8-bit register for signal <EHT_TX_PACK<96>>.
    Found 8-bit register for signal <EHT_TX_PACK<97>>.
    Found 8-bit register for signal <EHT_TX_PACK<98>>.
    Found 8-bit register for signal <EHT_TX_PACK<99>>.
    Found 14-bit register for signal <EHT_TX_PACK_LEN>.
    Found 8-bit register for signal <EHT_TX_byte>.
    Found 1-bit register for signal <ETH_TX_SYNCHRON_a>.
    Found finite state machine <FSM_0> for signal <ETH_TX_SYNCHRON_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | ETH_TX_CLK (rising_edge)                       |
    | Reset              | ETH_TX_state<2> (positive)                     |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <ETH_TX_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | ETH_TX_CLK (rising_edge)                       |
    | Reset              | ETH_TX_state<2> (positive)                     |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <ETH_CRC_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | ETH_TX_CLK (rising_edge)                       |
    | Reset              | _n2061 (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000000                                       |
    | Power Up State     | 00000000                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <HeaderChecksum_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 7                                              |
    | Inputs             | 1                                              |
    | Outputs            | 3                                              |
    | Clock              | ETH_TX_CLK (rising_edge)                       |
    | Reset              | _n2110 (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000000                                       |
    | Power Up State     | 00000000                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <ETH_WRITE_state>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 3                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | _n1970 (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000000                                       |
    | Power Up State     | 00000000                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 15-bit subtractor for signal <GND_20_o_GND_20_o_sub_1074_OUT> created at line 601.
    Found 7-bit adder for signal <ETH_RX_cntr[6]_GND_20_o_add_111_OUT> created at line 190.
    Found 15-bit adder for signal <n1829> created at line 265.
    Found 16-bit adder for signal <n1831> created at line 265.
    Found 11-bit adder for signal <ETH_TX_pack_cntr[10]_GND_20_o_add_469_OUT> created at line 274.
    Found 16-bit adder for signal <EHT_TX_PACK_number1[15]_GND_20_o_add_490_OUT> created at line 305.
    Found 11-bit adder for signal <ETH_CRC_cntr[10]_GND_20_o_add_498_OUT> created at line 317.
    Found 32-bit adder for signal <n1882> created at line 340.
    Found 32-bit adder for signal <n1885> created at line 340.
    Found 32-bit adder for signal <n1888> created at line 340.
    Found 32-bit adder for signal <n1891> created at line 340.
    Found 32-bit adder for signal <n1894> created at line 340.
    Found 32-bit adder for signal <n1897> created at line 340.
    Found 32-bit adder for signal <n1900> created at line 340.
    Found 32-bit adder for signal <GND_20_o_GND_20_o_add_528_OUT> created at line 340.
    Found 32-bit adder for signal <GND_20_o_GND_20_o_add_530_OUT> created at line 353.
    Found 8-bit adder for signal <n1392> created at line 559.
    Found 8-bit adder for signal <n1494> created at line 560.
    Found 16-bit adder for signal <n1912> created at line 601.
    Found 17-bit adder for signal <n1914> created at line 601.
    Found 17-bit adder for signal <n1916> created at line 604.
    Found 17-bit adder for signal <n1918> created at line 607.
    Found 17-bit adder for signal <n1920> created at line 610.
    Found 7-bit subtractor for signal <GND_20_o_GND_20_o_sub_10_OUT<6:0>> created at line 187.
    Found 32-bit subtractor for signal <GND_20_o_GND_20_o_sub_534_OUT<31:0>> created at line 359.
    Found 7-bit subtractor for signal <GND_20_o_GND_20_o_sub_1071_OUT<6:0>> created at line 599.
INFO:Xst:3019 - HDL ADVISOR - 1024 flip-flops were inferred for signal <EHT_TX_PACK>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:3019 - HDL ADVISOR - 1024 flip-flops were inferred for signal <EHT_TX_PACK>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Found 8-bit 100-to-1 multiplexer for signal <ETH_CRC_cntr[6]_X_19_o_wide_mux_497_OUT> created at line 316.
    Found 8-bit 100-to-1 multiplexer for signal <GND_20_o_X_19_o_wide_mux_1071_OUT> created at line 599.
    Found 8-bit 4-to-1 multiplexer for signal <_n1969> created at line 407.
    Found 8-bit 4-to-1 multiplexer for signal <_n1978> created at line 407.
    Found 8-bit 4-to-1 multiplexer for signal <_n1987> created at line 407.
    Found 8-bit 4-to-1 multiplexer for signal <_n1995> created at line 407.
    Found 8-bit 4-to-1 multiplexer for signal <_n2003> created at line 407.
    Found 8-bit 4-to-1 multiplexer for signal <_n2012> created at line 407.
    Found 8-bit 4-to-1 multiplexer for signal <_n2020> created at line 407.
    Found 8-bit 4-to-1 multiplexer for signal <_n2028> created at line 407.
    Found 8-bit 4-to-1 multiplexer for signal <_n2038> created at line 407.
    Found 8-bit 4-to-1 multiplexer for signal <_n2050> created at line 407.
    Found 8-bit 4-to-1 multiplexer for signal <_n2068> created at line 407.
    Found 8-bit 4-to-1 multiplexer for signal <_n2078> created at line 407.
    Found 8-bit 4-to-1 multiplexer for signal <_n2117> created at line 407.
    Found 8-bit 4-to-1 multiplexer for signal <_n2127> created at line 407.
    Found 8-bit 4-to-1 multiplexer for signal <_n2135> created at line 407.
    Found 8-bit 4-to-1 multiplexer for signal <_n2143> created at line 407.
    Found 8-bit 4-to-1 multiplexer for signal <_n2151> created at line 407.
    Found 8-bit 4-to-1 multiplexer for signal <_n2163> created at line 407.
    Found 8-bit 4-to-1 multiplexer for signal <_n2171> created at line 407.
    Found 8-bit 4-to-1 multiplexer for signal <_n2181> created at line 407.
    Found 8-bit 4-to-1 multiplexer for signal <_n2191> created at line 407.
    Found 8-bit 4-to-1 multiplexer for signal <_n2199> created at line 407.
    Found 8-bit 4-to-1 multiplexer for signal <_n2208> created at line 407.
    Found 8-bit 4-to-1 multiplexer for signal <_n2217> created at line 407.
    Found 8-bit 4-to-1 multiplexer for signal <_n2227> created at line 407.
    Found 8-bit 4-to-1 multiplexer for signal <_n2235> created at line 407.
    Found 8-bit 4-to-1 multiplexer for signal <_n2255> created at line 407.
    Found 8-bit 4-to-1 multiplexer for signal <_n2266> created at line 407.
    Found 8-bit 4-to-1 multiplexer for signal <_n2274> created at line 407.
    Found 8-bit 4-to-1 multiplexer for signal <_n2282> created at line 407.
    Found 8-bit 4-to-1 multiplexer for signal <_n2304> created at line 407.
    Found 8-bit 4-to-1 multiplexer for signal <_n2327> created at line 407.
    Found 8-bit 4-to-1 multiplexer for signal <_n2335> created at line 407.
    Found 8-bit 4-to-1 multiplexer for signal <_n2343> created at line 407.
    Found 8-bit 4-to-1 multiplexer for signal <_n2351> created at line 407.
    Found 8-bit 4-to-1 multiplexer for signal <_n2359> created at line 407.
    Found 8-bit 4-to-1 multiplexer for signal <_n2367> created at line 407.
    Found 8-bit 4-to-1 multiplexer for signal <_n2375> created at line 407.
    Found 8-bit 4-to-1 multiplexer for signal <_n2383> created at line 407.
    Found 8-bit 4-to-1 multiplexer for signal <_n2398> created at line 407.
    Found 8-bit 4-to-1 multiplexer for signal <_n2406> created at line 407.
    Found 8-bit 4-to-1 multiplexer for signal <_n2415> created at line 407.
    Found 8-bit 4-to-1 multiplexer for signal <_n2423> created at line 407.
    Found 8-bit 4-to-1 multiplexer for signal <_n2431> created at line 407.
    Found 8-bit 4-to-1 multiplexer for signal <_n2440> created at line 407.
    Found 8-bit 4-to-1 multiplexer for signal <_n2448> created at line 407.
    Found 8-bit 4-to-1 multiplexer for signal <_n2457> created at line 407.
    Found 8-bit 4-to-1 multiplexer for signal <_n2466> created at line 407.
    Found 7-bit comparator greater for signal <ETH_RX_cntr[6]_PWR_15_o_LessThan_8_o> created at line 180
    Found 7-bit comparator greater for signal <GND_20_o_ETH_RX_cntr[6]_LessThan_9_o> created at line 185
    Found 8-bit comparator equal for signal <EHT_RX_PACK[6][7]_EHT_MAC_Destination[0][7]_equal_441_o> created at line 230
    Found 8-bit comparator equal for signal <EHT_RX_PACK[7][7]_EHT_MAC_Destination[1][7]_equal_442_o> created at line 231
    Found 8-bit comparator equal for signal <EHT_RX_PACK[8][7]_EHT_MAC_Destination[2][7]_equal_443_o> created at line 232
    Found 8-bit comparator equal for signal <EHT_RX_PACK[9][7]_EHT_MAC_Destination[3][7]_equal_444_o> created at line 233
    Found 8-bit comparator equal for signal <EHT_RX_PACK[10][7]_EHT_MAC_Destination[4][7]_equal_445_o> created at line 234
    Found 8-bit comparator equal for signal <EHT_RX_PACK[11][7]_EHT_MAC_Destination[5][7]_equal_446_o> created at line 235
    Found 16-bit comparator greater for signal <GND_20_o_BUS_0005_LessThan_469_o> created at line 265
    Found 16-bit comparator lessequal for signal <EHT_TX_PACK_number1[15]_GND_20_o_LessThan_490_o> created at line 304
    Found 14-bit comparator greater for signal <GND_20_o_EHT_TX_PACK_LEN[13]_LessThan_497_o> created at line 315
    Found 11-bit comparator lessequal for signal <ETH_TX_pack_cntr[10]_GND_20_o_LessThan_1064_o> created at line 592
    Found 11-bit comparator greater for signal <GND_20_o_ETH_TX_pack_cntr[10]_LessThan_1068_o> created at line 598
    Found 15-bit comparator greater for signal <GND_20_o_BUS_0024_LessThan_1070_o> created at line 598
    Found 17-bit comparator equal for signal <BUS_0026_GND_20_o_equal_1077_o> created at line 601
    Found 17-bit comparator equal for signal <BUS_0028_GND_20_o_equal_1082_o> created at line 604
    Found 17-bit comparator equal for signal <BUS_0030_GND_20_o_equal_1087_o> created at line 607
    Found 17-bit comparator equal for signal <BUS_0032_GND_20_o_equal_1092_o> created at line 610
    Summary:
	inferred  24 Adder/Subtractor(s).
	inferred 1155 D-type flip-flop(s).
	inferred  18 Comparator(s).
	inferred 296 Multiplexer(s).
	inferred   5 Finite State Machine(s).
Unit <ETH> synthesized.

Synthesizing Unit <UART>.
    Related source file is "d:/nexys3_ise_gpio_uart/uart.vhd".
        UART_Speed = 9600
        System_CLK = 100000000
    Found 4-bit register for signal <TxBitCnt>.
    Found 8-bit register for signal <TxBuf>.
    Found 14-bit register for signal <CntTX>.
    Found 1-bit register for signal <TxReady>.
    Found 4-bit register for signal <RxBitCnt>.
    Found 8-bit register for signal <RxBuf>.
    Found 1-bit register for signal <RxReady>.
    Found 14-bit register for signal <CntRX>.
    Found 1-bit register for signal <RX_VALID>.
    Found 1-bit register for signal <TXtest>.
    Found 1-bit register for signal <TXD>.
    Found 4-bit adder for signal <TxBitCnt[3]_GND_21_o_add_4_OUT> created at line 100.
    Found 14-bit adder for signal <CntTX[13]_GND_21_o_add_9_OUT> created at line 111.
    Found 4-bit adder for signal <RxBitCnt[3]_GND_21_o_add_26_OUT> created at line 157.
    Found 14-bit adder for signal <CntRX[13]_GND_21_o_add_28_OUT> created at line 161.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  57 D-type flip-flop(s).
	inferred  15 Multiplexer(s).
Unit <UART> synthesized.

Synthesizing Unit <ADC>.
    Related source file is "d:/nexys3_ise_gpio_uart/adc.vhd".
        ADC_Speed = 4000000
        System_CLK = 100000000
    Found 5-bit register for signal <CntRX>.
    Found 1-bit register for signal <CLK_ADC_buf>.
    Found 1-bit register for signal <RxReady>.
    Found 12-bit register for signal <RxBuf>.
    Found 5-bit adder for signal <CntRX[4]_GND_23_o_add_4_OUT> created at line 77.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
Unit <ADC> synthesized.

Synthesizing Unit <DAC>.
    Related source file is "d:/nexys3_ise_gpio_uart/dac.vhd".
        DAC_Speed = 10000000
        SIN_freq = 200000
        System_CLK = 100000000
WARNING:Xst:647 - Input <DATA_IN<11:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2999 - Signal 'SIN_ARRAY', unconnected in block 'DAC', is tied to its initial value.
WARNING:Xst:2999 - Signal 'COS_ARRAY', unconnected in block 'DAC', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <SIN_ARRAY>, simulation mismatch.
    Found 20x32-bit single-port Read Only RAM <Mram_SIN_ARRAY> for signal <SIN_ARRAY>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <COS_ARRAY>, simulation mismatch.
    Found 20x32-bit single-port Read Only RAM <Mram_COS_ARRAY> for signal <COS_ARRAY>.
    Found 4-bit register for signal <TxBitCnt>.
    Found 1-bit register for signal <CLK_DAC>.
    Found 1-bit register for signal <LD>.
    Found 1-bit register for signal <DATA_OUT1>.
    Found 1-bit register for signal <DATA_OUT2>.
    Found 9-bit register for signal <CntSIN>.
    Found 1-bit register for signal <en>.
    Found 12-bit register for signal <DAC_Data_buf1>.
    Found 12-bit register for signal <DAC_Data_buf2>.
    Found 5-bit register for signal <SIN_value>.
    Found 4-bit register for signal <CntRX>.
    Found 4-bit adder for signal <TxBitCnt[3]_GND_25_o_add_7_OUT> created at line 96.
    Found 4-bit adder for signal <CntRX[3]_GND_25_o_mux_17_OUT> created at line 110.
    Found 9-bit adder for signal <CntSIN[8]_GND_25_o_add_22_OUT> created at line 123.
    Found 5-bit adder for signal <SIN_value[4]_GND_25_o_add_30_OUT> created at line 131.
    Found 4-bit subtractor for signal <GND_25_o_GND_25_o_sub_4_OUT<3:0>> created at line 94.
    Found 1-bit 12-to-1 multiplexer for signal <GND_25_o_X_22_o_Mux_4_o> created at line 94.
    Found 1-bit 12-to-1 multiplexer for signal <GND_25_o_X_22_o_Mux_6_o> created at line 95.
    Found 5-bit comparator lessequal for signal <SIN_value[4]_PWR_25_o_LessThan_30_o> created at line 130
    Summary:
	inferred   2 RAM(s).
	inferred   5 Adder/Subtractor(s).
	inferred  51 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <DAC> synthesized.

Synthesizing Unit <ODOM>.
    Related source file is "d:/nexys3_ise_gpio_uart/odom.vhd".
    Found 1-bit register for signal <ODOM_CLK_buf3>.
    Found 1-bit register for signal <ODOM_ON>.
    Found 16-bit register for signal <ODOM_CNTR>.
    Found 4-bit register for signal <ODOM_SYNCHRON_state>.
    Found 1-bit register for signal <ODOM_CLK_buf2>.
    Found finite state machine <FSM_5> for signal <ODOM_SYNCHRON_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | ODOM_SYNCHRON_state<2> (positive)              |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <ODOM_CNTR[15]_GND_31_o_add_0_OUT> created at line 69.
    Found 16-bit subtractor for signal <GND_31_o_GND_31_o_sub_2_OUT<15:0>> created at line 71.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <ODOM> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 128x1-bit single-port Read Only RAM                   : 1
 16x8-bit single-port Read Only RAM                    : 1
 20x32-bit single-port Read Only RAM                   : 2
 72x8-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 49
 11-bit adder                                          : 2
 14-bit adder                                          : 3
 15-bit adder                                          : 1
 15-bit subtractor                                     : 1
 16-bit adder                                          : 8
 16-bit addsub                                         : 1
 17-bit adder                                          : 4
 26-bit adder                                          : 1
 27-bit adder                                          : 1
 32-bit adder                                          : 7
 32-bit addsub                                         : 1
 4-bit adder                                           : 5
 4-bit subtractor                                      : 1
 5-bit adder                                           : 3
 7-bit adder                                           : 2
 7-bit subtractor                                      : 2
 8-bit adder                                           : 5
 9-bit adder                                           : 1
# Registers                                            : 210
 1-bit register                                        : 41
 11-bit register                                       : 2
 12-bit register                                       : 3
 14-bit register                                       : 4
 16-bit register                                       : 10
 26-bit register                                       : 1
 27-bit register                                       : 1
 32-bit register                                       : 3
 4-bit register                                        : 8
 5-bit register                                        : 3
 7-bit register                                        : 2
 8-bit register                                        : 131
 9-bit register                                        : 1
# Comparators                                          : 27
 11-bit comparator greater                             : 1
 11-bit comparator lessequal                           : 1
 14-bit comparator greater                             : 2
 15-bit comparator greater                             : 1
 16-bit comparator greater                             : 1
 16-bit comparator lessequal                           : 1
 16-bit comparator not equal                           : 1
 17-bit comparator equal                               : 4
 26-bit comparator greater                             : 1
 5-bit comparator lessequal                            : 1
 7-bit comparator greater                              : 2
 7-bit comparator lessequal                            : 1
 8-bit comparator equal                                : 6
 8-bit comparator greater                              : 4
# Multiplexers                                         : 376
 1-bit 12-to-1 multiplexer                             : 2
 1-bit 2-to-1 multiplexer                              : 29
 11-bit 2-to-1 multiplexer                             : 2
 14-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 10
 32-bit 2-to-1 multiplexer                             : 5
 4-bit 2-to-1 multiplexer                              : 12
 5-bit 2-to-1 multiplexer                              : 6
 8-bit 100-to-1 multiplexer                            : 2
 8-bit 2-to-1 multiplexer                              : 259
 8-bit 4-to-1 multiplexer                              : 48
# Tristates                                            : 4
 1-bit tristate buffer                                 : 4
# FSMs                                                 : 6
# Xors                                                 : 75
 1-bit xor2                                            : 46
 1-bit xor3                                            : 7
 1-bit xor4                                            : 17
 1-bit xor5                                            : 4
 32-bit xor2                                           : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <EHT_TX_PACK_LEN_2> in Unit <Inst_ETH> is equivalent to the following FF/Latch, which will be removed : <EHT_TX_PACK_LEN_5> 
INFO:Xst:2261 - The FF/Latch <EHT_TX_PACK_LEN_0> in Unit <Inst_ETH> is equivalent to the following 8 FFs/Latches, which will be removed : <EHT_TX_PACK_LEN_1> <EHT_TX_PACK_LEN_7> <EHT_TX_PACK_LEN_8> <EHT_TX_PACK_LEN_9> <EHT_TX_PACK_LEN_10> <EHT_TX_PACK_LEN_11> <EHT_TX_PACK_LEN_12> <EHT_TX_PACK_LEN_13> 
INFO:Xst:2261 - The FF/Latch <EHT_TX_PACK_LEN_3> in Unit <Inst_ETH> is equivalent to the following FF/Latch, which will be removed : <EHT_TX_PACK_LEN_4> 
WARNING:Xst:1293 - FF/Latch <EHT_TX_PACK_LEN_0> has a constant value of 0 in block <Inst_ETH>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <EHT_TX_PACK_LEN_2> has a constant value of 1 in block <Inst_ETH>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <do> (without init value) has a constant value of 0 in block <Inst_ETH_MII_MEM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ETH_TXD_4> (without init value) has a constant value of 0 in block <GPIO_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <GND_11_o_CLK_DFF_97> (without init value) has a constant value of 0 in block <GPIO_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <GND_13_o_CLK_DFF_98> (without init value) has a constant value of 0 in block <GPIO_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <GND_15_o_CLK_DFF_99> (without init value) has a constant value of 0 in block <GPIO_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <GND_17_o_CLK_DFF_100> (without init value) has a constant value of 0 in block <GPIO_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <ETH_TXD_0> of sequential type is unconnected in block <GPIO_demo>.
WARNING:Xst:2677 - Node <ETH_TXD_1> of sequential type is unconnected in block <GPIO_demo>.
WARNING:Xst:2677 - Node <ETH_TXD_2> of sequential type is unconnected in block <GPIO_demo>.
WARNING:Xst:2677 - Node <ETH_TXD_3> of sequential type is unconnected in block <GPIO_demo>.

Synthesizing (advanced) Unit <ADC>.
The following registers are absorbed into counter <CntRX>: 1 register on signal <CntRX>.
Unit <ADC> synthesized (advanced).

Synthesizing (advanced) Unit <DAC>.
The following registers are absorbed into counter <CntRX>: 1 register on signal <CntRX>.
The following registers are absorbed into counter <CntSIN>: 1 register on signal <CntSIN>.
The following registers are absorbed into counter <SIN_value>: 1 register on signal <SIN_value>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_SIN_ARRAY> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 20-word x 32-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <SIN_value>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_COS_ARRAY> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 20-word x 32-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <SIN_value>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <DAC> synthesized (advanced).

Synthesizing (advanced) Unit <ETH>.
The following registers are absorbed into counter <ETH_TX_pack_cntr>: 1 register on signal <ETH_TX_pack_cntr>.
The following registers are absorbed into counter <ETH_CRC_cntr>: 1 register on signal <ETH_CRC_cntr>.
The following registers are absorbed into counter <EHT_TX_PACK_number1>: 1 register on signal <EHT_TX_PACK_number1>.
The following registers are absorbed into counter <ETH_RX_cntr>: 1 register on signal <ETH_RX_cntr>.
	The following adders/subtractors are grouped into adder tree <Madd_n19001> :
 	<Madd_n1885> in block <ETH>, 	<Madd_n1888> in block <ETH>, 	<Madd_n1891> in block <ETH>, 	<Madd_n1894> in block <ETH>, 	<Madd_n1897> in block <ETH>, 	<Madd_n1900> in block <ETH>.
Unit <ETH> synthesized (advanced).

Synthesizing (advanced) Unit <GPIO_demo>.
The following registers are absorbed into counter <ETH_tx_cntr>: 1 register on signal <ETH_tx_cntr>.
The following registers are absorbed into counter <ADC_cntr>: 1 register on signal <ADC_cntr>.
The following registers are absorbed into counter <ETH_RST_cntr>: 1 register on signal <ETH_RST_cntr>.
The following registers are absorbed into counter <UART_cntr_byte>: 1 register on signal <UART_cntr_byte>.
The following registers are absorbed into counter <tmrVal>: 1 register on signal <tmrVal>.
The following registers are absorbed into counter <tmrCntr>: 1 register on signal <tmrCntr>.
INFO:Xst:3226 - The RAM <Mram_EHT_PACK> will be implemented as a BLOCK RAM, absorbing the following register(s): <UART_Data_tx>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 72-word x 8-bit                     |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     enA            | connected to signal <UART_READ_byte> | high     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <UART_cntr_byte> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <UART_Data_tx>  |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_SSEG_CA> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <tmrVal>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <SSEG_CA>       |          |
    -----------------------------------------------------------------------
Unit <GPIO_demo> synthesized (advanced).

Synthesizing (advanced) Unit <ODOM>.
The following registers are absorbed into counter <ODOM_CNTR>: 1 register on signal <ODOM_CNTR>.
Unit <ODOM> synthesized (advanced).

Synthesizing (advanced) Unit <UART>.
The following registers are absorbed into counter <CntTX>: 1 register on signal <CntTX>.
The following registers are absorbed into counter <RxBitCnt>: 1 register on signal <RxBitCnt>.
The following registers are absorbed into counter <CntRX>: 1 register on signal <CntRX>.
Unit <UART> synthesized (advanced).

Synthesizing (advanced) Unit <btn_debounce>.
The following registers are absorbed into counter <btn1_cntr>: 1 register on signal <btn1_cntr>.
The following registers are absorbed into counter <btn0_cntr>: 1 register on signal <btn0_cntr>.
The following registers are absorbed into counter <btn2_cntr>: 1 register on signal <btn2_cntr>.
The following registers are absorbed into counter <btn4_cntr>: 1 register on signal <btn4_cntr>.
The following registers are absorbed into counter <btn3_cntr>: 1 register on signal <btn3_cntr>.
Unit <btn_debounce> synthesized (advanced).
WARNING:Xst:2677 - Node <ETH_SMI_addr_7> of sequential type is unconnected in block <GPIO_demo>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 16x8-bit single-port distributed Read Only RAM        : 1
 20x32-bit single-port distributed Read Only RAM       : 2
 72x8-bit single-port block Read Only RAM              : 1
# Adders/Subtractors                                   : 20
 15-bit adder                                          : 1
 15-bit subtractor                                     : 1
 16-bit adder                                          : 2
 17-bit adder                                          : 4
 32-bit adder                                          : 1
 32-bit addsub                                         : 1
 4-bit adder                                           : 2
 4-bit subtractor                                      : 1
 5-bit adder                                           : 1
 7-bit adder                                           : 2
 7-bit subtractor                                      : 2
 8-bit adder                                           : 2
# Adder Trees                                          : 1
 32-bit / 7-inputs adder tree                          : 1
# Counters                                             : 23
 11-bit up counter                                     : 2
 14-bit up counter                                     : 3
 16-bit up counter                                     : 6
 16-bit updown counter                                 : 1
 26-bit up counter                                     : 1
 27-bit up counter                                     : 1
 4-bit up counter                                      : 3
 5-bit up counter                                      : 2
 7-bit up counter                                      : 2
 8-bit up counter                                      : 1
 9-bit up counter                                      : 1
# Registers                                            : 1291
 Flip-Flops                                            : 1291
# Comparators                                          : 27
 11-bit comparator greater                             : 1
 11-bit comparator lessequal                           : 1
 14-bit comparator greater                             : 2
 15-bit comparator greater                             : 1
 16-bit comparator greater                             : 1
 16-bit comparator lessequal                           : 1
 16-bit comparator not equal                           : 1
 17-bit comparator equal                               : 4
 26-bit comparator greater                             : 1
 5-bit comparator lessequal                            : 1
 7-bit comparator greater                              : 2
 7-bit comparator lessequal                            : 1
 8-bit comparator equal                                : 6
 8-bit comparator greater                              : 4
# Multiplexers                                         : 426
 1-bit 100-to-1 multiplexer                            : 16
 1-bit 12-to-1 multiplexer                             : 2
 1-bit 2-to-1 multiplexer                              : 77
 16-bit 2-to-1 multiplexer                             : 5
 32-bit 2-to-1 multiplexer                             : 4
 4-bit 2-to-1 multiplexer                              : 11
 5-bit 2-to-1 multiplexer                              : 6
 8-bit 2-to-1 multiplexer                              : 257
 8-bit 4-to-1 multiplexer                              : 48
# FSMs                                                 : 6
# Xors                                                 : 75
 1-bit xor2                                            : 46
 1-bit xor3                                            : 7
 1-bit xor4                                            : 17
 1-bit xor5                                            : 4
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <EHT_TX_PACK_LEN_0> has a constant value of 0 in block <ETH>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <EHT_TX_PACK_LEN_1> has a constant value of 0 in block <ETH>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <EHT_TX_PACK_LEN_2> has a constant value of 1 in block <ETH>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <EHT_TX_PACK_LEN_5> has a constant value of 1 in block <ETH>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <EHT_TX_PACK_LEN_7> has a constant value of 0 in block <ETH>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <EHT_TX_PACK_LEN_8> has a constant value of 0 in block <ETH>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <EHT_TX_PACK_LEN_9> has a constant value of 0 in block <ETH>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <EHT_TX_PACK_LEN_10> has a constant value of 0 in block <ETH>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <EHT_TX_PACK_LEN_11> has a constant value of 0 in block <ETH>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <EHT_TX_PACK_LEN_12> has a constant value of 0 in block <ETH>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <EHT_TX_PACK_LEN_13> has a constant value of 0 in block <ETH>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <do> (without init value) has a constant value of 0 in block <ETH_MII_MEM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ETH_SMI_addr_0> (without init value) has a constant value of 0 in block <GPIO_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ETH_SMI_addr_1> (without init value) has a constant value of 0 in block <GPIO_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ETH_SMI_addr_2> (without init value) has a constant value of 0 in block <GPIO_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ETH_SMI_addr_3> (without init value) has a constant value of 0 in block <GPIO_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ETH_SMI_addr_4> (without init value) has a constant value of 0 in block <GPIO_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ETH_SMI_addr_5> (without init value) has a constant value of 0 in block <GPIO_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ETH_SMI_addr_6> (without init value) has a constant value of 0 in block <GPIO_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ETH_TXD_4> (without init value) has a constant value of 0 in block <GPIO_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <GND_11_o_CLK_DFF_97> (without init value) has a constant value of 0 in block <GPIO_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <GND_13_o_CLK_DFF_98> (without init value) has a constant value of 0 in block <GPIO_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <GND_15_o_CLK_DFF_99> (without init value) has a constant value of 0 in block <GPIO_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <GND_17_o_CLK_DFF_100> (without init value) has a constant value of 0 in block <GPIO_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <ETH_TXD_0> of sequential type is unconnected in block <GPIO_demo>.
WARNING:Xst:2677 - Node <ETH_TXD_1> of sequential type is unconnected in block <GPIO_demo>.
WARNING:Xst:2677 - Node <ETH_TXD_2> of sequential type is unconnected in block <GPIO_demo>.
WARNING:Xst:2677 - Node <ETH_TXD_3> of sequential type is unconnected in block <GPIO_demo>.
INFO:Xst:2261 - The FF/Latch <EHT_TX_PACK_LEN_3> in Unit <ETH> is equivalent to the following FF/Latch, which will be removed : <EHT_TX_PACK_LEN_4> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Inst_ETH/FSM_4> on signal <ETH_WRITE_state[1:1]> with sequential encoding.
----------------------
 State    | Encoding
----------------------
 00000000 | 0
 00000001 | 1
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Inst_ETH/FSM_0> on signal <ETH_TX_SYNCHRON_state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0000  | 00
 0001  | 01
 0010  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Inst_ETH/FSM_3> on signal <HeaderChecksum_state[1:3]> with sequential encoding.
----------------------
 State    | Encoding
----------------------
 00000000 | 000
 00000001 | 001
 00000010 | 010
 00000011 | 011
 00000100 | 100
 00000101 | 101
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Inst_ETH/FSM_2> on signal <ETH_CRC_state[1:3]> with sequential encoding.
----------------------
 State    | Encoding
----------------------
 00000000 | 000
 00000001 | 001
 00000010 | 010
 00000011 | 011
 00000100 | 100
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Inst_ETH/FSM_1> on signal <ETH_TX_state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0000  | 00
 0001  | 01
 0010  | 11
 0011  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Inst_ODOM/FSM_5> on signal <ODOM_SYNCHRON_state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0000  | 00
 0001  | 01
 0010  | 10
-------------------
WARNING:Xst:2677 - Node <EHT_RX_PACK_ARP_request> of sequential type is unconnected in block <ETH>.
WARNING:Xst:1293 - FF/Latch <ETH_TX_DATA_ADDR_buf_0> has a constant value of 0 in block <GPIO_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ETH_TX_DATA_ADDR_0> has a constant value of 0 in block <GPIO_demo>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance PLL_BASE_inst in unit PLL_BASE_inst of type PLL_BASE has been replaced by PLL_ADV
WARNING:Xst:2016 - Found a loop when searching source clock on port 'CLK_inv:O'
Last warning will be issued only once.

Optimizing unit <GPIO_demo> ...
WARNING:Xst:1293 - FF/Latch <ADC_state_6> has a constant value of 0 in block <GPIO_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ADC_state_7> has a constant value of 0 in block <GPIO_demo>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <btn_debounce> ...

Optimizing unit <ADC> ...

Optimizing unit <ETH> ...

Optimizing unit <UART> ...

Optimizing unit <DAC> ...

Optimizing unit <ODOM> ...
WARNING:Xst:2677 - Node <ETH_TX_DATA_ADDR_buf_7> of sequential type is unconnected in block <GPIO_demo>.
WARNING:Xst:2677 - Node <ETH_TX_DATA_ADDR_7> of sequential type is unconnected in block <GPIO_demo>.
WARNING:Xst:2677 - Node <Inst_btn_debounce/btn4_cntr_15> of sequential type is unconnected in block <GPIO_demo>.
WARNING:Xst:2677 - Node <Inst_btn_debounce/btn4_cntr_14> of sequential type is unconnected in block <GPIO_demo>.
WARNING:Xst:2677 - Node <Inst_btn_debounce/btn4_cntr_13> of sequential type is unconnected in block <GPIO_demo>.
WARNING:Xst:2677 - Node <Inst_btn_debounce/btn4_cntr_12> of sequential type is unconnected in block <GPIO_demo>.
WARNING:Xst:2677 - Node <Inst_btn_debounce/btn4_cntr_11> of sequential type is unconnected in block <GPIO_demo>.
WARNING:Xst:2677 - Node <Inst_btn_debounce/btn4_cntr_10> of sequential type is unconnected in block <GPIO_demo>.
WARNING:Xst:2677 - Node <Inst_btn_debounce/btn4_cntr_9> of sequential type is unconnected in block <GPIO_demo>.
WARNING:Xst:2677 - Node <Inst_btn_debounce/btn4_cntr_8> of sequential type is unconnected in block <GPIO_demo>.
WARNING:Xst:2677 - Node <Inst_btn_debounce/btn4_cntr_7> of sequential type is unconnected in block <GPIO_demo>.
WARNING:Xst:2677 - Node <Inst_btn_debounce/btn4_cntr_6> of sequential type is unconnected in block <GPIO_demo>.
WARNING:Xst:2677 - Node <Inst_btn_debounce/btn4_cntr_5> of sequential type is unconnected in block <GPIO_demo>.
WARNING:Xst:2677 - Node <Inst_btn_debounce/btn4_cntr_4> of sequential type is unconnected in block <GPIO_demo>.
WARNING:Xst:2677 - Node <Inst_btn_debounce/btn4_cntr_3> of sequential type is unconnected in block <GPIO_demo>.
WARNING:Xst:2677 - Node <Inst_btn_debounce/btn4_cntr_2> of sequential type is unconnected in block <GPIO_demo>.
WARNING:Xst:2677 - Node <Inst_btn_debounce/btn4_cntr_1> of sequential type is unconnected in block <GPIO_demo>.
WARNING:Xst:2677 - Node <Inst_btn_debounce/btn4_cntr_0> of sequential type is unconnected in block <GPIO_demo>.
WARNING:Xst:2677 - Node <Inst_btn_debounce/btn4_reg> of sequential type is unconnected in block <GPIO_demo>.
WARNING:Xst:2677 - Node <Inst_UART/CntRX_13> of sequential type is unconnected in block <GPIO_demo>.
WARNING:Xst:2677 - Node <Inst_UART/CntRX_12> of sequential type is unconnected in block <GPIO_demo>.
WARNING:Xst:2677 - Node <Inst_UART/CntRX_11> of sequential type is unconnected in block <GPIO_demo>.
WARNING:Xst:2677 - Node <Inst_UART/CntRX_10> of sequential type is unconnected in block <GPIO_demo>.
WARNING:Xst:2677 - Node <Inst_UART/CntRX_9> of sequential type is unconnected in block <GPIO_demo>.
WARNING:Xst:2677 - Node <Inst_UART/CntRX_8> of sequential type is unconnected in block <GPIO_demo>.
WARNING:Xst:2677 - Node <Inst_UART/CntRX_7> of sequential type is unconnected in block <GPIO_demo>.
WARNING:Xst:2677 - Node <Inst_UART/CntRX_6> of sequential type is unconnected in block <GPIO_demo>.
WARNING:Xst:2677 - Node <Inst_UART/CntRX_5> of sequential type is unconnected in block <GPIO_demo>.
WARNING:Xst:2677 - Node <Inst_UART/CntRX_4> of sequential type is unconnected in block <GPIO_demo>.
WARNING:Xst:2677 - Node <Inst_UART/CntRX_3> of sequential type is unconnected in block <GPIO_demo>.
WARNING:Xst:2677 - Node <Inst_UART/CntRX_2> of sequential type is unconnected in block <GPIO_demo>.
WARNING:Xst:2677 - Node <Inst_UART/CntRX_1> of sequential type is unconnected in block <GPIO_demo>.
WARNING:Xst:2677 - Node <Inst_UART/CntRX_0> of sequential type is unconnected in block <GPIO_demo>.
WARNING:Xst:2677 - Node <Inst_UART/RxBitCnt_3> of sequential type is unconnected in block <GPIO_demo>.
WARNING:Xst:2677 - Node <Inst_UART/RxBitCnt_2> of sequential type is unconnected in block <GPIO_demo>.
WARNING:Xst:2677 - Node <Inst_UART/RxBitCnt_1> of sequential type is unconnected in block <GPIO_demo>.
WARNING:Xst:2677 - Node <Inst_UART/RxBitCnt_0> of sequential type is unconnected in block <GPIO_demo>.
WARNING:Xst:2677 - Node <Inst_UART/RxReady> of sequential type is unconnected in block <GPIO_demo>.
WARNING:Xst:2677 - Node <Inst_UART/RX_VALID> of sequential type is unconnected in block <GPIO_demo>.
WARNING:Xst:2677 - Node <Inst_UART/TXtest> of sequential type is unconnected in block <GPIO_demo>.
WARNING:Xst:2677 - Node <Inst_UART/RxBuf_7> of sequential type is unconnected in block <GPIO_demo>.
WARNING:Xst:2677 - Node <Inst_UART/RxBuf_6> of sequential type is unconnected in block <GPIO_demo>.
WARNING:Xst:2677 - Node <Inst_UART/RxBuf_5> of sequential type is unconnected in block <GPIO_demo>.
WARNING:Xst:2677 - Node <Inst_UART/RxBuf_4> of sequential type is unconnected in block <GPIO_demo>.
WARNING:Xst:2677 - Node <Inst_UART/RxBuf_3> of sequential type is unconnected in block <GPIO_demo>.
WARNING:Xst:2677 - Node <Inst_UART/RxBuf_2> of sequential type is unconnected in block <GPIO_demo>.
WARNING:Xst:2677 - Node <Inst_UART/RxBuf_1> of sequential type is unconnected in block <GPIO_demo>.
WARNING:Xst:2677 - Node <Inst_UART/RxBuf_0> of sequential type is unconnected in block <GPIO_demo>.
WARNING:Xst:2677 - Node <Inst_ODOM/ODOM_ON> of sequential type is unconnected in block <GPIO_demo>.
WARNING:Xst:1293 - FF/Latch <ADC_state_5> has a constant value of 0 in block <GPIO_demo>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <Inst_ETH/ETH_CRC_cntr_10> in Unit <GPIO_demo> is equivalent to the following 3 FFs/Latches, which will be removed : <Inst_ETH/ETH_CRC_cntr_9> <Inst_ETH/ETH_CRC_cntr_8> <Inst_ETH/ETH_CRC_cntr_7> 
INFO:Xst:2261 - The FF/Latch <ADC_cntr_9> in Unit <GPIO_demo> is equivalent to the following 4 FFs/Latches, which will be removed : <ADC_cntr_10> <ADC_cntr_11> <ADC_cntr_12> <ADC_cntr_13> 
INFO:Xst:2261 - The FF/Latch <Inst_ETH/ETH_TX_pack_cntr_10> in Unit <GPIO_demo> is equivalent to the following 3 FFs/Latches, which will be removed : <Inst_ETH/ETH_TX_pack_cntr_9> <Inst_ETH/ETH_TX_pack_cntr_8> <Inst_ETH/ETH_TX_pack_cntr_7> 
INFO:Xst:2261 - The FF/Latch <ETH_tx_cntr_17> in Unit <GPIO_demo> is equivalent to the following 8 FFs/Latches, which will be removed : <ETH_tx_cntr_18> <ETH_tx_cntr_19> <ETH_tx_cntr_20> <ETH_tx_cntr_21> <ETH_tx_cntr_22> <ETH_tx_cntr_23> <ETH_tx_cntr_24> <ETH_tx_cntr_25> 
INFO:Xst:3203 - The FF/Latch <Inst_ETH/EHT_TX_PACK_LEN_6> in Unit <GPIO_demo> is the opposite to the following FF/Latch, which will be removed : <Inst_ETH/EHT_TX_PACK_LEN_3> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block GPIO_demo, actual ratio is 30.
FlipFlop Inst_ETH/ETH_TX_pack_cntr_0 has been replicated 11 time(s)
FlipFlop Inst_ETH/ETH_TX_pack_cntr_1 has been replicated 11 time(s)
FlipFlop Inst_ETH/ETH_TX_pack_cntr_3 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1507
 Flip-Flops                                            : 1507

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : GPIO_demo.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2728
#      GND                         : 1
#      INV                         : 54
#      LUT1                        : 157
#      LUT2                        : 123
#      LUT3                        : 125
#      LUT4                        : 153
#      LUT5                        : 406
#      LUT6                        : 1065
#      MUXCY                       : 317
#      MUXF7                       : 22
#      VCC                         : 1
#      XORCY                       : 304
# FlipFlops/Latches                : 1507
#      FD                          : 138
#      FD_1                        : 1
#      FDE                         : 1148
#      FDE_1                       : 8
#      FDR                         : 153
#      FDRE                        : 58
#      FDS                         : 1
# RAMS                             : 1
#      RAMB8BWER                   : 1
# Clock Buffers                    : 4
#      BUFG                        : 2
#      BUFGP                       : 2
# IO Buffers                       : 74
#      IBUF                        : 33
#      IBUFG                       : 1
#      OBUF                        : 40
# DCMs                             : 2
#      DCM_CLKGEN                  : 1
#      DCM_SP                      : 1
# Others                           : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1507  out of  18224     8%  
 Number of Slice LUTs:                 2083  out of   9112    22%  
    Number used as Logic:              2083  out of   9112    22%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2469
   Number with an unused Flip Flop:     962  out of   2469    38%  
   Number with an unused LUT:           386  out of   2469    15%  
   Number of fully used LUT-FF pairs:  1121  out of   2469    45%  
   Number of unique control sets:       100

IO Utilization: 
 Number of IOs:                          77
 Number of bonded IOBs:                  76  out of    232    32%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     32     3%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                4  out of     16    25%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | IBUFG+BUFG             | 1110  |
DCM_CLKGEN_CLKFX                   | BUFG                   | 31    |
ETH_TX_CLK                         | BUFGP                  | 177   |
ETH_RX_CLK                         | BUFGP                  | 190   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 10.036ns (Maximum Frequency: 99.642MHz)
   Minimum input arrival time before clock: 4.959ns
   Maximum output required time after clock: 4.930ns
   Maximum combinational path delay: 5.707ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 6.994ns (frequency: 142.980MHz)
  Total number of paths / destination ports: 20380 / 1713
-------------------------------------------------------------------------
Delay:               6.994ns (Levels of Logic = 3)
  Source:            ETH_TX_DATA_ADDR_1 (FF)
  Destination:       Inst_ETH/EHT_TX_PACK_43_7 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: ETH_TX_DATA_ADDR_1 to Inst_ETH/EHT_TX_PACK_43_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q             248   0.447   2.430  ETH_TX_DATA_ADDR_1 (ETH_TX_DATA_ADDR_1)
     LUT6:I0->O          173   0.203   2.373  Inst_ETH/_n4882<6>11 (Inst_ETH/_n4882<6>1)
     LUT5:I0->O            8   0.203   1.031  Inst_ETH/_n4984<6>1 (Inst_ETH/_n4984)
     LUT6:I3->O            1   0.205   0.000  Inst_ETH/Mmux__n240631 (Inst_ETH/_n2406<2>)
     FDE:D                     0.102          Inst_ETH/EHT_TX_PACK_43_2
    ----------------------------------------
    Total                      6.994ns (1.160ns logic, 5.834ns route)
                                       (16.6% logic, 83.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DCM_CLKGEN_CLKFX'
  Clock period: 4.480ns (frequency: 223.233MHz)
  Total number of paths / destination ports: 1227 / 62
-------------------------------------------------------------------------
Delay:               4.480ns (Levels of Logic = 2)
  Source:            tmrCntr_21 (FF)
  Destination:       tmrCntr_0 (FF)
  Source Clock:      DCM_CLKGEN_CLKFX rising
  Destination Clock: DCM_CLKGEN_CLKFX rising

  Data Path: tmrCntr_21 to tmrCntr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.981  tmrCntr_21 (tmrCntr_21)
     LUT6:I0->O            3   0.203   0.995  tmrCntr[26]_PWR_8_o_equal_115_o<26>1 (tmrCntr[26]_PWR_8_o_equal_115_o<26>)
     LUT6:I1->O           27   0.203   1.220  tmrCntr[26]_BTN[4]_OR_27_o1 (tmrCntr[26]_BTN[4]_OR_27_o)
     FDR:R                     0.430          tmrCntr_0
    ----------------------------------------
    Total                      4.480ns (1.283ns logic, 3.197ns route)
                                       (28.6% logic, 71.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ETH_TX_CLK'
  Clock period: 10.036ns (frequency: 99.642MHz)
  Total number of paths / destination ports: 13870 / 362
-------------------------------------------------------------------------
Delay:               5.018ns (Levels of Logic = 5)
  Source:            Inst_ETH/ETH_TX_pack_cntr_0_7 (FF)
  Destination:       Inst_ETH/EHT_TX_byte_7 (FF)
  Source Clock:      ETH_TX_CLK rising
  Destination Clock: ETH_TX_CLK falling

  Data Path: Inst_ETH/ETH_TX_pack_cntr_0_7 to Inst_ETH/EHT_TX_byte_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             19   0.447   1.176  Inst_ETH/ETH_TX_pack_cntr_0_7 (Inst_ETH/ETH_TX_pack_cntr_0_7)
     LUT6:I4->O            1   0.203   0.808  Inst_ETH/mux15_131 (Inst_ETH/mux15_131)
     LUT6:I3->O            1   0.205   0.684  Inst_ETH/mux15_8 (Inst_ETH/mux15_8)
     LUT6:I4->O            2   0.203   0.845  Inst_ETH/mux15_3 (Inst_ETH/mux15_3)
     LUT6:I3->O            1   0.205   0.000  Inst_ETH/Mmux_EHT_TX_byte[7]_ETH_CRC_value_xor[31]_mux_1092_OUT163_G (N177)
     MUXF7:I1->O           1   0.140   0.000  Inst_ETH/Mmux_EHT_TX_byte[7]_ETH_CRC_value_xor[31]_mux_1092_OUT163 (Inst_ETH/EHT_TX_byte[7]_ETH_CRC_value_xor[31]_mux_1092_OUT<7>)
     FDE_1:D                   0.102          Inst_ETH/EHT_TX_byte_7
    ----------------------------------------
    Total                      5.018ns (1.505ns logic, 3.513ns route)
                                       (30.0% logic, 70.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ETH_RX_CLK'
  Clock period: 4.221ns (frequency: 236.885MHz)
  Total number of paths / destination ports: 5462 / 315
-------------------------------------------------------------------------
Delay:               4.221ns (Levels of Logic = 2)
  Source:            Inst_ETH/ETH_RX_cntr_4 (FF)
  Destination:       Inst_ETH/EHT_RX_PACK_21_7 (FF)
  Source Clock:      ETH_RX_CLK rising
  Destination Clock: ETH_RX_CLK rising

  Data Path: Inst_ETH/ETH_RX_cntr_4 to Inst_ETH/EHT_RX_PACK_21_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            22   0.447   1.238  Inst_ETH/ETH_RX_cntr_4 (Inst_ETH/ETH_RX_cntr_4)
     LUT6:I4->O           16   0.203   1.005  Inst_ETH/_n2651_inv11 (Inst_ETH/_n2651_inv1)
     LUT6:I5->O            8   0.205   0.802  Inst_ETH/_n2714_inv1 (Inst_ETH/_n2714_inv)
     FDE:CE                    0.322          Inst_ETH/EHT_RX_PACK_7_0
    ----------------------------------------
    Total                      4.221ns (1.177ns logic, 3.044ns route)
                                       (27.9% logic, 72.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 264 / 127
-------------------------------------------------------------------------
Offset:              4.449ns (Levels of Logic = 3)
  Source:            SW<7> (PAD)
  Destination:       ETH_TX_DATA_buf_0 (FF)
  Destination Clock: CLK rising

  Data Path: SW<7> to ETH_TX_DATA_buf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.222   0.912  SW_7_IBUF (SW_7_IBUF)
     LUT6:I3->O            1   0.205   0.580  _n0998_inv1 (_n0998_inv1)
     LUT6:I5->O           16   0.205   1.004  _n0998_inv2 (_n0998_inv)
     FDE:CE                    0.322          ETH_TX_DATA_buf_0
    ----------------------------------------
    Total                      4.449ns (1.954ns logic, 2.495ns route)
                                       (43.9% logic, 56.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DCM_CLKGEN_CLKFX'
  Total number of paths / destination ports: 31 / 31
-------------------------------------------------------------------------
Offset:              4.467ns (Levels of Logic = 2)
  Source:            BTN<4> (PAD)
  Destination:       tmrCntr_0 (FF)
  Destination Clock: DCM_CLKGEN_CLKFX rising

  Data Path: BTN<4> to tmrCntr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   1.222   1.392  BTN_4_IBUF (BTN_4_IBUF)
     LUT6:I0->O           27   0.203   1.220  tmrCntr[26]_BTN[4]_OR_27_o1 (tmrCntr[26]_BTN[4]_OR_27_o)
     FDR:R                     0.430          tmrCntr_0
    ----------------------------------------
    Total                      4.467ns (1.855ns logic, 2.612ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ETH_RX_CLK'
  Total number of paths / destination ports: 258 / 258
-------------------------------------------------------------------------
Offset:              4.959ns (Levels of Logic = 3)
  Source:            ETH_RX_DV (PAD)
  Destination:       Inst_ETH/EHT_RX_PACK_21_7 (FF)
  Destination Clock: ETH_RX_CLK rising

  Data Path: ETH_RX_DV to Inst_ETH/EHT_RX_PACK_21_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   1.222   1.201  ETH_RX_DV_IBUF (ETH_RX_DV_IBUF)
     LUT6:I1->O           16   0.203   1.005  Inst_ETH/_n2651_inv11 (Inst_ETH/_n2651_inv1)
     LUT6:I5->O            8   0.205   0.802  Inst_ETH/_n2714_inv1 (Inst_ETH/_n2714_inv)
     FDE:CE                    0.322          Inst_ETH/EHT_RX_PACK_7_0
    ----------------------------------------
    Total                      4.959ns (1.952ns logic, 3.007ns route)
                                       (39.4% logic, 60.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ETH_TX_CLK'
  Total number of paths / destination ports: 40 / 40
-------------------------------------------------------------------------
Offset:              4.142ns (Levels of Logic = 2)
  Source:            ETH_RX_DV (PAD)
  Destination:       Inst_ETH/ETH_TX_pack_cntr_10 (FF)
  Destination Clock: ETH_TX_CLK rising

  Data Path: ETH_RX_DV to Inst_ETH/ETH_TX_pack_cntr_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   1.222   1.104  ETH_RX_DV_IBUF (ETH_RX_DV_IBUF)
     LUT5:I1->O           32   0.203   1.291  Inst_ETH/_n2826_inv1 (Inst_ETH/_n2826_inv)
     FDE:CE                    0.322          Inst_ETH/ETH_TX_pack_cntr_0
    ----------------------------------------
    Total                      4.142ns (1.747ns logic, 2.395ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DCM_CLKGEN_CLKFX'
  Total number of paths / destination ports: 28 / 7
-------------------------------------------------------------------------
Offset:              4.930ns (Levels of Logic = 2)
  Source:            tmrVal_0 (FF)
  Destination:       SSEG_CA<4> (PAD)
  Source Clock:      DCM_CLKGEN_CLKFX rising

  Data Path: tmrVal_0 to SSEG_CA<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            11   0.447   1.130  tmrVal_0 (tmrVal_0)
     LUT4:I0->O            1   0.203   0.579  Mram_SSEG_CA41 (SSEG_CA_4_OBUF)
     OBUF:I->O                 2.571          SSEG_CA_4_OBUF (SSEG_CA<4>)
    ----------------------------------------
    Total                      4.930ns (3.221ns logic, 1.709ns route)
                                       (65.3% logic, 34.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              4.555ns (Levels of Logic = 2)
  Source:            Inst_btn_debounce/btn3_reg (FF)
  Destination:       SSEG_AN<3> (PAD)
  Source Clock:      CLK rising

  Data Path: Inst_btn_debounce/btn3_reg to SSEG_AN<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.755  Inst_btn_debounce/btn3_reg (Inst_btn_debounce/btn3_reg)
     LUT2:I0->O            1   0.203   0.579  Mmux_SSEG_AN41 (SSEG_AN_3_OBUF)
     OBUF:I->O                 2.571          SSEG_AN_3_OBUF (SSEG_AN<3>)
    ----------------------------------------
    Total                      4.555ns (3.221ns logic, 1.334ns route)
                                       (70.7% logic, 29.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ETH_TX_CLK'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            Inst_ETH/EHT_TX_buf_3 (FF)
  Destination:       ETH_TXD<3> (PAD)
  Source Clock:      ETH_TX_CLK rising

  Data Path: Inst_ETH/EHT_TX_buf_3 to ETH_TXD<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.447   0.579  Inst_ETH/EHT_TX_buf_3 (Inst_ETH/EHT_TX_buf_3)
     OBUF:I->O                 2.571          ETH_TXD_3_OBUF (ETH_TXD<3>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 21 / 13
-------------------------------------------------------------------------
Delay:               5.707ns (Levels of Logic = 3)
  Source:            BTN<4> (PAD)
  Destination:       LED<7> (PAD)

  Data Path: BTN<4> to LED<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   1.222   1.132  BTN_4_IBUF (BTN_4_IBUF)
     LUT2:I0->O            1   0.203   0.579  Mmux_LED81 (LED_7_OBUF)
     OBUF:I->O                 2.571          LED_7_OBUF (LED<7>)
    ----------------------------------------
    Total                      5.707ns (3.996ns logic, 1.711ns route)
                                       (70.0% logic, 30.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
CLK             |    6.994|    2.654|    4.262|         |
DCM_CLKGEN_CLKFX|         |         |    5.808|         |
ETH_RX_CLK      |    1.696|         |         |         |
ETH_TX_CLK      |    2.634|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock DCM_CLKGEN_CLKFX
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
DCM_CLKGEN_CLKFX|    4.480|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock ETH_RX_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ETH_RX_CLK     |    4.221|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ETH_TX_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    8.011|         |    4.840|         |
ETH_TX_CLK     |    7.996|    1.436|    5.018|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 36.00 secs
Total CPU time to Xst completion: 36.13 secs
 
--> 

Total memory usage is 173704 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  123 (   0 filtered)
Number of infos    :   23 (   0 filtered)

