Timing Violation Report Min Delay Analysis

SmartTime Version v11.8
Microsemi Corporation - Microsemi Libero Software Release v11.8 (Version 11.8.0.26)
Date: Tue Jul 04 14:01:56 2017


Design: PROC_SUBSYSTEM
Family: SmartFusion2
Die: M2S150
Package: 1152 FC
Temperature Range: 0 - 85 C
Voltage Range: 1.14 - 1.26 V
Speed Grade: STD
Design State: Post-Layout
Data source: Production
Min Operating Conditions: BEST - 1.26 V - 0 C
Max Operating Conditions: WORST - 1.14 V - 85 C
Scenario for Timing Analysis: timing_analysis


Path 1
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[4]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PADDR[4]
  Delay (ns):                  0.794                                                                           
  Slack (ns):                  0.052                                                                           
  Arrival (ns):                5.157                                                                           
  Required (ns):               5.105                                                                           

Path 2
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[4]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PWDATA[4]
  Delay (ns):                  0.681                                                                           
  Slack (ns):                  0.078                                                                           
  Arrival (ns):                5.057                                                                           
  Required (ns):               4.979                                                                           

Path 3
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[6]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PADDR[6]
  Delay (ns):                  0.825                                                                           
  Slack (ns):                  0.130                                                                           
  Arrival (ns):                5.202                                                                           
  Required (ns):               5.072                                                                           

Path 4
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwrite:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PWRITE
  Delay (ns):                  0.752                                                                           
  Slack (ns):                  0.133                                                                           
  Arrival (ns):                5.136                                                                           
  Required (ns):               5.003                                                                           

Path 5
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[1]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PWDATA[1]
  Delay (ns):                  0.672                                                                           
  Slack (ns):                  0.136                                                                           
  Arrival (ns):                5.057                                                                           
  Required (ns):               4.921                                                                           

Path 6
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[8]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PWDATA[8]
  Delay (ns):                  0.690                                                                           
  Slack (ns):                  0.143                                                                           
  Arrival (ns):                5.074                                                                           
  Required (ns):               4.931                                                                           

Path 7
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[10]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PADDR[10]
  Delay (ns):                  0.825                                                                           
  Slack (ns):                  0.156                                                                           
  Arrival (ns):                5.210                                                                           
  Required (ns):               5.054                                                                           

Path 8
  From:                        CORERISCV_AXI4_0/debugBusReqFifo/genblk2.rdAddrGrayReg_sync[1]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.rdAddrGrayReg_w[1]:D
  Delay (ns):                  0.324                                                                           
  Slack (ns):                  0.169                                                                           
  Arrival (ns):                6.199                                                                           
  Required (ns):               6.030                                                                           

Path 9
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[3]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PADDR[3]
  Delay (ns):                  0.784                                                                           
  Slack (ns):                  0.170                                                                           
  Arrival (ns):                5.160                                                                           
  Required (ns):               4.990                                                                           

Path 10
  From:                        CORERISCV_AXI4_0/debugBusReqFifo/genblk2.rdAddrGrayReg_sync[0]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.rdAddrGrayReg_w[0]:D
  Delay (ns):                  0.320                                                                           
  Slack (ns):                  0.172                                                                           
  Arrival (ns):                6.202                                                                           
  Required (ns):               6.030                                                                           

Path 11
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[3]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PWDATA[3]
  Delay (ns):                  0.751                                                                           
  Slack (ns):                  0.176                                                                           
  Arrival (ns):                5.130                                                                           
  Required (ns):               4.954                                                                           

Path 12
  From:                        CORERISCV_AXI4_0/debugBusRespFifo/genblk2.wrAddrGrayReg_sync[1]:CLK
  To:                          CORERISCV_AXI4_0/debugBusRespFifo/genblk2.wrAddrGrayReg_r[1]:D
  Delay (ns):                  0.312                                                                           
  Slack (ns):                  0.181                                                                           
  Arrival (ns):                6.127                                                                           
  Required (ns):               5.946                                                                           

Path 13
  From:                        CORERISCV_AXI4_0/debugBusRespFifo/genblk2.wrAddrGrayReg_sync[0]:CLK
  To:                          CORERISCV_AXI4_0/debugBusRespFifo/genblk2.wrAddrGrayReg_r[0]:D
  Delay (ns):                  0.319                                                                           
  Slack (ns):                  0.190                                                                           
  Arrival (ns):                6.127                                                                           
  Required (ns):               5.937                                                                           

Path 14
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[9]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PADDR[9]
  Delay (ns):                  0.794                                                                           
  Slack (ns):                  0.192                                                                           
  Arrival (ns):                5.165                                                                           
  Required (ns):               4.973                                                                           

Path 15
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[15]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PWDATA[15]
  Delay (ns):                  0.681                                                                           
  Slack (ns):                  0.195                                                                           
  Arrival (ns):                5.066                                                                           
  Required (ns):               4.871                                                                           

Path 16
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[5]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PADDR[5]
  Delay (ns):                  0.926                                                                           
  Slack (ns):                  0.203                                                                           
  Arrival (ns):                5.311                                                                           
  Required (ns):               5.108                                                                           

Path 17
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[34]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[1][34]:D
  Delay (ns):                  0.369                                                                           
  Slack (ns):                  0.205                                                                           
  Arrival (ns):                6.258                                                                           
  Required (ns):               6.053                                                                           

Path 18
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[33]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[1][33]:D
  Delay (ns):                  0.362                                                                           
  Slack (ns):                  0.206                                                                           
  Arrival (ns):                6.259                                                                           
  Required (ns):               6.053                                                                           

Path 19
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[10]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PWDATA[10]
  Delay (ns):                  0.679                                                                           
  Slack (ns):                  0.208                                                                           
  Arrival (ns):                5.055                                                                           
  Required (ns):               4.847                                                                           

Path 20
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[14]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PWDATA[14]
  Delay (ns):                  0.681                                                                           
  Slack (ns):                  0.208                                                                           
  Arrival (ns):                5.057                                                                           
  Required (ns):               4.849                                                                           

Path 21
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[13]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PWDATA[13]
  Delay (ns):                  0.687                                                                           
  Slack (ns):                  0.214                                                                           
  Arrival (ns):                5.058                                                                           
  Required (ns):               4.844                                                                           

Path 22
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[30]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[0][30]:D
  Delay (ns):                  0.369                                                                           
  Slack (ns):                  0.220                                                                           
  Arrival (ns):                6.255                                                                           
  Required (ns):               6.035                                                                           

Path 23
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[2]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PWDATA[2]
  Delay (ns):                  0.666                                                                           
  Slack (ns):                  0.220                                                                           
  Arrival (ns):                5.050                                                                           
  Required (ns):               4.830                                                                           

Path 24
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[31]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[1][31]:D
  Delay (ns):                  0.371                                                                           
  Slack (ns):                  0.224                                                                           
  Arrival (ns):                6.268                                                                           
  Required (ns):               6.044                                                                           

Path 25
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[2]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PADDR[2]
  Delay (ns):                  0.816                                                                           
  Slack (ns):                  0.237                                                                           
  Arrival (ns):                5.173                                                                           
  Required (ns):               4.936                                                                           

Path 26
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[9]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[8]:D
  Delay (ns):                  0.374                                                                           
  Slack (ns):                  0.244                                                                           
  Arrival (ns):                6.184                                                                           
  Required (ns):               5.940                                                                           

Path 27
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[10]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[9]:D
  Delay (ns):                  0.379                                                                           
  Slack (ns):                  0.249                                                                           
  Arrival (ns):                6.189                                                                           
  Required (ns):               5.940                                                                           

Path 28
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/skipOpReg_ret_4:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/downgradeOpReg_ret_3:D
  Delay (ns):                  0.405                                                                           
  Slack (ns):                  0.254                                                                           
  Arrival (ns):                6.197                                                                           
  Required (ns):               5.943                                                                           

Path 29
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[9]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PWDATA[9]
  Delay (ns):                  0.721                                                                           
  Slack (ns):                  0.256                                                                           
  Arrival (ns):                5.105                                                                           
  Required (ns):               4.849                                                                           

Path 30
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[7]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PWDATA[7]
  Delay (ns):                  0.671                                                                           
  Slack (ns):                  0.259                                                                           
  Arrival (ns):                5.047                                                                           
  Required (ns):               4.788                                                                           

Path 31
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[8]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PADDR[8]
  Delay (ns):                  0.829                                                                           
  Slack (ns):                  0.262                                                                           
  Arrival (ns):                5.214                                                                           
  Required (ns):               4.952                                                                           

Path 32
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/busyReg:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/skipOpReg_ret_3:D
  Delay (ns):                  0.403                                                                           
  Slack (ns):                  0.263                                                                           
  Arrival (ns):                6.200                                                                           
  Required (ns):               5.937                                                                           

Path 33
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[5]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PWDATA[5]
  Delay (ns):                  0.822                                                                           
  Slack (ns):                  0.265                                                                           
  Arrival (ns):                5.199                                                                           
  Required (ns):               4.934                                                                           

Path 34
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[11]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[0][11]:D
  Delay (ns):                  0.425                                                                           
  Slack (ns):                  0.270                                                                           
  Arrival (ns):                6.319                                                                           
  Required (ns):               6.049                                                                           

Path 35
  From:                        CORERISCV_AXI4_0/debugBusReqFifo/genblk2.wrAddrReg_w[1]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.wrAddrGrayReg_w[0]:D
  Delay (ns):                  0.420                                                                           
  Slack (ns):                  0.272                                                                           
  Arrival (ns):                6.302                                                                           
  Required (ns):               6.030                                                                           

Path 36
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[25]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[24]:D
  Delay (ns):                  0.415                                                                           
  Slack (ns):                  0.279                                                                           
  Arrival (ns):                6.227                                                                           
  Required (ns):               5.948                                                                           

Path 37
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[21]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[1][21]:D
  Delay (ns):                  0.448                                                                           
  Slack (ns):                  0.284                                                                           
  Arrival (ns):                6.337                                                                           
  Required (ns):               6.053                                                                           

Path 38
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[12]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[1][12]:D
  Delay (ns):                  0.432                                                                           
  Slack (ns):                  0.284                                                                           
  Arrival (ns):                6.325                                                                           
  Required (ns):               6.041                                                                           

Path 39
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[22]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[0][22]:D
  Delay (ns):                  0.450                                                                           
  Slack (ns):                  0.286                                                                           
  Arrival (ns):                6.339                                                                           
  Required (ns):               6.053                                                                           

Path 40
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[11]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PWDATA[11]
  Delay (ns):                  0.793                                                                           
  Slack (ns):                  0.291                                                                           
  Arrival (ns):                5.178                                                                           
  Required (ns):               4.887                                                                           

Path 41
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/jtagStateReg[3]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/jtagStateReg[1]:D
  Delay (ns):                  0.415                                                                           
  Slack (ns):                  0.292                                                                           
  Arrival (ns):                6.224                                                                           
  Required (ns):               5.932                                                                           

Path 42
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_rs2[20]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/pstore1_data[20]:D
  Delay (ns):                  0.316                                                                           
  Slack (ns):                  0.297                                                                           
  Arrival (ns):                3.863                                                                           
  Required (ns):               3.566                                                                           

Path 43
  From:                        CoreGPIO_IN/xhdl1.GEN_BITS_0_.gpin2:CLK
  To:                          CoreGPIO_IN/xhdl1.GEN_BITS_0_.gpin3:D
  Delay (ns):                  0.319                                                                           
  Slack (ns):                  0.298                                                                           
  Arrival (ns):                3.877                                                                           
  Required (ns):               3.579                                                                           

Path 44
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/downgradeOpReg_ret_6[0]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/downgradeOpReg_ret_3:D
  Delay (ns):                  0.434                                                                           
  Slack (ns):                  0.298                                                                           
  Arrival (ns):                6.241                                                                           
  Required (ns):               5.943                                                                           

Path 45
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_rs2[14]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/pstore1_data[14]:D
  Delay (ns):                  0.319                                                                           
  Slack (ns):                  0.299                                                                           
  Arrival (ns):                3.862                                                                           
  Required (ns):               3.563                                                                           

Path 46
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_rs2[9]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/pstore1_data[9]:D
  Delay (ns):                  0.321                                                                           
  Slack (ns):                  0.300                                                                           
  Arrival (ns):                3.863                                                                           
  Required (ns):               3.563                                                                           

Path 47
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/CONFIG1_DONE_q1:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORERESETP_0/CONFIG1_DONE_clk_base:D
  Delay (ns):                  0.320                                                                           
  Slack (ns):                  0.301                                                                           
  Arrival (ns):                3.877                                                                           
  Required (ns):               3.576                                                                           

Path 48
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/sm0_areset_n_q1:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORERESETP_0/sm0_areset_n_clk_base:D
  Delay (ns):                  0.312                                                                           
  Slack (ns):                  0.301                                                                           
  Arrival (ns):                3.860                                                                           
  Required (ns):               3.559                                                                           

Path 49
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/s1_req_tag[4]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/s2_req_tag[4]:D
  Delay (ns):                  0.312                                                                           
  Slack (ns):                  0.301                                                                           
  Arrival (ns):                3.856                                                                           
  Required (ns):               3.555                                                                           

Path 50
  From:                        CoreGPIO_IN/xhdl1.GEN_BITS_3_.gpin2:CLK
  To:                          CoreGPIO_IN/xhdl1.GEN_BITS_3_.gpin3:D
  Delay (ns):                  0.313                                                                           
  Slack (ns):                  0.301                                                                           
  Arrival (ns):                3.876                                                                           
  Required (ns):               3.575                                                                           

Path 51
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/ex_ctrl_fence_i:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_ctrl_fence_i:D
  Delay (ns):                  0.312                                                                           
  Slack (ns):                  0.301                                                                           
  Arrival (ns):                3.874                                                                           
  Required (ns):               3.573                                                                           

Path 52
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_rs2[11]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/pstore1_data[11]:D
  Delay (ns):                  0.321                                                                           
  Slack (ns):                  0.301                                                                           
  Arrival (ns):                3.864                                                                           
  Required (ns):               3.563                                                                           

Path 53
  From:                        CORERISCV_AXI4_0/debugBusReqFifo/genblk2.wrAddrGrayReg_sync[0]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.wrAddrGrayReg_r[0]:D
  Delay (ns):                  0.313                                                                           
  Slack (ns):                  0.302                                                                           
  Arrival (ns):                3.850                                                                           
  Required (ns):               3.548                                                                           

Path 54
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/release_sdif2_core_q1:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORERESETP_0/release_sdif2_core_clk_base:D
  Delay (ns):                  0.321                                                                           
  Slack (ns):                  0.302                                                                           
  Arrival (ns):                3.878                                                                           
  Required (ns):               3.576                                                                           

Path 55
  From:                        CORESPI_0/USPI/UCC/SYNC1_stxp_strobetx:CLK
  To:                          CORESPI_0/USPI/UCC/SYNC2_stxp_strobetx:D
  Delay (ns):                  0.320                                                                           
  Slack (ns):                  0.302                                                                           
  Arrival (ns):                3.862                                                                           
  Required (ns):               3.560                                                                           

Path 56
  From:                        CoreUARTapb_0/uUART/tx_hold_reg[2]:CLK
  To:                          CoreUARTapb_0/uUART/make_TX/tx_byte[2]:D
  Delay (ns):                  0.323                                                                           
  Slack (ns):                  0.303                                                                           
  Arrival (ns):                3.880                                                                           
  Required (ns):               3.577                                                                           

Path 57
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_rs2[3]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/pstore1_data[3]:D
  Delay (ns):                  0.323                                                                           
  Slack (ns):                  0.303                                                                           
  Arrival (ns):                3.869                                                                           
  Required (ns):               3.566                                                                           

Path 58
  From:                        CORERISCV_AXI4_0/ChiselTop0/uncore/PLIC_1/acq/ram_data_0_[4]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/uncore/PLIC_1/enables_0_4:D
  Delay (ns):                  0.324                                                                           
  Slack (ns):                  0.304                                                                           
  Arrival (ns):                3.873                                                                           
  Required (ns):               3.569                                                                           

Path 59
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[23]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[1][23]:D
  Delay (ns):                  0.459                                                                           
  Slack (ns):                  0.304                                                                           
  Arrival (ns):                6.348                                                                           
  Required (ns):               6.044                                                                           

Path 60
  From:                        CORERISCV_AXI4_0/ChiselTop0/uncore/Queue_19_1/ram_addr_0_[28]:CLK
  To:                          COREAXITOAHBL_0/U_AXISlaveCtrl/ADDRReg_ret_0:D
  Delay (ns):                  0.324                                                                           
  Slack (ns):                  0.304                                                                           
  Arrival (ns):                3.873                                                                           
  Required (ns):               3.569                                                                           

Path 61
  From:                        CORERISCV_AXI4_0/ChiselTop0/uncore/PLIC_1/acq/ram_data_0_[12]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/uncore/PLIC_1/enables_0_12:D
  Delay (ns):                  0.322                                                                           
  Slack (ns):                  0.304                                                                           
  Arrival (ns):                3.866                                                                           
  Required (ns):               3.562                                                                           

Path 62
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[18]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[1][18]:D
  Delay (ns):                  0.459                                                                           
  Slack (ns):                  0.304                                                                           
  Arrival (ns):                6.348                                                                           
  Required (ns):               6.044                                                                           

Path 63
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_pc[24]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/wb_reg_pc[24]:D
  Delay (ns):                  0.324                                                                           
  Slack (ns):                  0.305                                                                           
  Arrival (ns):                3.878                                                                           
  Required (ns):               3.573                                                                           

Path 64
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/s1_req_tag[3]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/s2_req_tag[3]:D
  Delay (ns):                  0.323                                                                           
  Slack (ns):                  0.306                                                                           
  Arrival (ns):                3.861                                                                           
  Required (ns):               3.555                                                                           

Path 65
  From:                        CoreUARTapb_0/uUART/tx_hold_reg[7]:CLK
  To:                          CoreUARTapb_0/uUART/make_TX/tx_byte[7]:D
  Delay (ns):                  0.318                                                                           
  Slack (ns):                  0.306                                                                           
  Arrival (ns):                3.883                                                                           
  Required (ns):               3.577                                                                           

Path 66
  From:                        COREAXITOAHBL_1/U_AXIOutReg/BID[1]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/Queue_14_1/ram_id_0_[1]:D
  Delay (ns):                  0.312                                                                           
  Slack (ns):                  0.307                                                                           
  Arrival (ns):                3.871                                                                           
  Required (ns):               3.564                                                                           

Path 67
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/s1_req_tag[2]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/s2_req_tag[2]:D
  Delay (ns):                  0.318                                                                           
  Slack (ns):                  0.307                                                                           
  Arrival (ns):                3.872                                                                           
  Required (ns):               3.565                                                                           

Path 68
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/count_ddr_enable_q1:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORERESETP_0/count_ddr_enable_rcosc:D
  Delay (ns):                  0.313                                                                           
  Slack (ns):                  0.307                                                                           
  Arrival (ns):                5.576                                                                           
  Required (ns):               5.269                                                                           

Path 69
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:D
  Delay (ns):                  0.312                                                                           
  Slack (ns):                  0.307                                                                           
  Arrival (ns):                3.857                                                                           
  Required (ns):               3.550                                                                           

Path 70
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_42[34]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[33]:D
  Delay (ns):                  0.437                                                                           
  Slack (ns):                  0.308                                                                           
  Arrival (ns):                6.251                                                                           
  Required (ns):               5.943                                                                           

Path 71
  From:                        CORESPI_0/USPI/UCC/data_rx_q1:CLK
  To:                          CORESPI_0/USPI/UCC/data_rx_q2:D
  Delay (ns):                  0.320                                                                           
  Slack (ns):                  0.308                                                                           
  Arrival (ns):                3.873                                                                           
  Required (ns):               3.565                                                                           

Path 72
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_pc[29]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/wb_reg_pc[29]:D
  Delay (ns):                  0.320                                                                           
  Slack (ns):                  0.308                                                                           
  Arrival (ns):                3.885                                                                           
  Required (ns):               3.577                                                                           

Path 73
  From:                        CoreGPIO_IN/xhdl1.GEN_BITS_0_.gpin1:CLK
  To:                          CoreGPIO_IN/xhdl1.GEN_BITS_0_.gpin2:D
  Delay (ns):                  0.312                                                                           
  Slack (ns):                  0.308                                                                           
  Arrival (ns):                3.878                                                                           
  Required (ns):               3.570                                                                           

Path 74
  From:                        CORERISCV_AXI4_0/ChiselTop0/uncore/PLIC_1/acq/ram_data_0_[1]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/uncore/PLIC_1/enables_0_1:D
  Delay (ns):                  0.319                                                                           
  Slack (ns):                  0.308                                                                           
  Arrival (ns):                3.846                                                                           
  Required (ns):               3.538                                                                           

Path 75
  From:                        CoreUARTapb_0/uUART/tx_hold_reg[3]:CLK
  To:                          CoreUARTapb_0/uUART/make_TX/tx_byte[3]:D
  Delay (ns):                  0.320                                                                           
  Slack (ns):                  0.308                                                                           
  Arrival (ns):                3.885                                                                           
  Required (ns):               3.577                                                                           

Path 76
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_rs2[8]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/pstore1_data[8]:D
  Delay (ns):                  0.320                                                                           
  Slack (ns):                  0.308                                                                           
  Arrival (ns):                3.871                                                                           
  Required (ns):               3.563                                                                           

Path 77
  From:                        CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/Queue_8_1/ram_addr_block_0_[4]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/uncore/DebugModule_1/sbAcqReg_addr_block[4]:D
  Delay (ns):                  0.320                                                                           
  Slack (ns):                  0.308                                                                           
  Arrival (ns):                3.862                                                                           
  Required (ns):               3.554                                                                           

Path 78
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/ex_reg_cause[2]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_cause[2]:D
  Delay (ns):                  0.312                                                                           
  Slack (ns):                  0.309                                                                           
  Arrival (ns):                3.879                                                                           
  Required (ns):               3.570                                                                           

Path 79
  From:                        CoreUARTapb_0/uUART/tx_hold_reg[4]:CLK
  To:                          CoreUARTapb_0/uUART/make_TX/tx_byte[4]:D
  Delay (ns):                  0.321                                                                           
  Slack (ns):                  0.309                                                                           
  Arrival (ns):                3.877                                                                           
  Required (ns):               3.568                                                                           

Path 80
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/ex_reg_cause[0]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_cause[0]:D
  Delay (ns):                  0.320                                                                           
  Slack (ns):                  0.309                                                                           
  Arrival (ns):                3.879                                                                           
  Required (ns):               3.570                                                                           

Path 81
  From:                        CORERISCV_AXI4_0/ChiselTop0/uncore/Queue_19_1/ram_addr_0_[25]:CLK
  To:                          COREAXITOAHBL_0/U_AXISlaveCtrl/ADDRReg_ret_14:D
  Delay (ns):                  0.313                                                                           
  Slack (ns):                  0.309                                                                           
  Arrival (ns):                3.869                                                                           
  Required (ns):               3.560                                                                           

Path 82
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[0]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PWDATA[0]
  Delay (ns):                  0.776                                                                           
  Slack (ns):                  0.309                                                                           
  Arrival (ns):                5.154                                                                           
  Required (ns):               4.845                                                                           

Path 83
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/s1_req_tag[1]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/s2_req_tag[1]:D
  Delay (ns):                  0.320                                                                           
  Slack (ns):                  0.309                                                                           
  Arrival (ns):                3.866                                                                           
  Required (ns):               3.557                                                                           

Path 84
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/RESET_N_M2F_q1:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:D
  Delay (ns):                  0.320                                                                           
  Slack (ns):                  0.309                                                                           
  Arrival (ns):                3.838                                                                           
  Required (ns):               3.529                                                                           

Path 85
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[2]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[1]:D
  Delay (ns):                  0.440                                                                           
  Slack (ns):                  0.310                                                                           
  Arrival (ns):                6.260                                                                           
  Required (ns):               5.950                                                                           

Path 86
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_pc[9]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/wb_reg_pc[9]:D
  Delay (ns):                  0.330                                                                           
  Slack (ns):                  0.310                                                                           
  Arrival (ns):                3.887                                                                           
  Required (ns):               3.577                                                                           

Path 87
  From:                        CORERISCV_AXI4_0/ChiselTop0/uncore/PLIC_1/acq/ram_data_0_[2]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/uncore/PLIC_1/enables_0_2:D
  Delay (ns):                  0.313                                                                           
  Slack (ns):                  0.310                                                                           
  Arrival (ns):                3.871                                                                           
  Required (ns):               3.561                                                                           

Path 88
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/ex_reg_cause[1]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_cause[1]:D
  Delay (ns):                  0.313                                                                           
  Slack (ns):                  0.310                                                                           
  Arrival (ns):                3.880                                                                           
  Required (ns):               3.570                                                                           

Path 89
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_rs2[19]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/pstore1_data[19]:D
  Delay (ns):                  0.322                                                                           
  Slack (ns):                  0.310                                                                           
  Arrival (ns):                3.876                                                                           
  Required (ns):               3.566                                                                           

Path 90
  From:                        CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/Queue_8_1/ram_addr_block_0_[6]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/uncore/PLIC_1/acq/ram_addr_block_0_[6]:D
  Delay (ns):                  0.323                                                                           
  Slack (ns):                  0.311                                                                           
  Arrival (ns):                3.873                                                                           
  Required (ns):               3.562                                                                           

Path 91
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/ex_reg_inst[13]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_inst[13]:D
  Delay (ns):                  0.323                                                                           
  Slack (ns):                  0.311                                                                           
  Arrival (ns):                3.873                                                                           
  Required (ns):               3.562                                                                           

Path 92
  From:                        CORERISCV_AXI4_0/debugBusReqFifo/genblk1.reset_sync_reg[1]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk1.reset_sync_reg[0]:D
  Delay (ns):                  0.322                                                                           
  Slack (ns):                  0.311                                                                           
  Arrival (ns):                3.851                                                                           
  Required (ns):               3.540                                                                           

Path 93
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_rs2[25]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/pstore1_data[25]:D
  Delay (ns):                  0.323                                                                           
  Slack (ns):                  0.311                                                                           
  Arrival (ns):                3.865                                                                           
  Required (ns):               3.554                                                                           

Path 94
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_rs2[24]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/pstore1_data[24]:D
  Delay (ns):                  0.324                                                                           
  Slack (ns):                  0.312                                                                           
  Arrival (ns):                3.850                                                                           
  Required (ns):               3.538                                                                           

Path 95
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_pc[17]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/wb_reg_pc[17]:D
  Delay (ns):                  0.332                                                                           
  Slack (ns):                  0.312                                                                           
  Arrival (ns):                3.883                                                                           
  Required (ns):               3.571                                                                           

Path 96
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_rs2[27]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/pstore1_data[27]:D
  Delay (ns):                  0.324                                                                           
  Slack (ns):                  0.312                                                                           
  Arrival (ns):                3.867                                                                           
  Required (ns):               3.555                                                                           

Path 97
  From:                        CORERISCV_AXI4_0/ChiselTop0/uncore/Queue_19_1/ram_addr_0_[26]:CLK
  To:                          COREAXITOAHBL_0/U_AXISlaveCtrl/ADDRReg_ret_11:D
  Delay (ns):                  0.323                                                                           
  Slack (ns):                  0.312                                                                           
  Arrival (ns):                3.872                                                                           
  Required (ns):               3.560                                                                           

Path 98
  From:                        CORERISCV_AXI4_0/ChiselTop0/uncore/Queue_19_1/ram_addr_0_[22]:CLK
  To:                          COREAXITOAHBL_0/U_AXISlaveCtrl/ADDRReg_ret_23:D
  Delay (ns):                  0.324                                                                           
  Slack (ns):                  0.312                                                                           
  Arrival (ns):                3.872                                                                           
  Required (ns):               3.560                                                                           

Path 99
  From:                        CoreGPIO_IN/xhdl1.GEN_BITS_2_.gpin2:CLK
  To:                          CoreGPIO_IN/xhdl1.GEN_BITS_2_.gpin3:D
  Delay (ns):                  0.323                                                                           
  Slack (ns):                  0.312                                                                           
  Arrival (ns):                3.878                                                                           
  Required (ns):               3.566                                                                           

Path 100
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_pc[3]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/wb_reg_pc[3]:D
  Delay (ns):                  0.318                                                                           
  Slack (ns):                  0.312                                                                           
  Arrival (ns):                3.876                                                                           
  Required (ns):               3.564                                                                           

