// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

#ifndef __dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s_w10_V_H__
#define __dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s_w10_V_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s_w10_V_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 11;
  static const unsigned AddressRange = 60;
  static const unsigned AddressWidth = 6;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s_w10_V_ram) {
        ram[0] = "0b11111100001";
        ram[1] = "0b01101100001";
        ram[2] = "0b10010111000";
        ram[3] = "0b11101110101";
        ram[4] = "0b11101100100";
        ram[5] = "0b10010110100";
        ram[6] = "0b10100111011";
        ram[7] = "0b00001011101";
        ram[8] = "0b10100110111";
        ram[9] = "0b11110110111";
        ram[10] = "0b10110011000";
        ram[11] = "0b00110010110";
        ram[12] = "0b01011001011";
        ram[13] = "0b11100110100";
        ram[14] = "0b10110100110";
        ram[15] = "0b11101000101";
        ram[16] = "0b01011111010";
        ram[17] = "0b01101111001";
        ram[18] = "0b11101000100";
        ram[19] = "0b10011001011";
        ram[20] = "0b00111110111";
        ram[21] = "0b01010000111";
        ram[22] = "0b01101100110";
        ram[23] = "0b11101101110";
        ram[24] = "0b10001100000";
        ram[25] = "0b10011110101";
        ram[26] = "0b10101000110";
        ram[27] = "0b01101001010";
        ram[28] = "0b00001111100";
        ram[29] = "0b11011001101";
        ram[30] = "0b10010011111";
        ram[31] = "0b10110011101";
        ram[32] = "0b00111000010";
        ram[33] = "0b10001011111";
        ram[34] = "0b11111010110";
        ram[35] = "0b10110111100";
        ram[36] = "0b00111000001";
        ram[37] = "0b00000111110";
        ram[38] = "0b11010000111";
        ram[39] = "0b00000100111";
        ram[40] = "0b11010111111";
        ram[41] = "0b00101010000";
        ram[42] = "0b00010101100";
        ram[43] = "0b01101110100";
        ram[44] = "0b00100111001";
        ram[45] = "0b11001011010";
        ram[46] = "0b01101011100";
        ram[47] = "0b10101111011";
        ram[48] = "0b10100010100";
        ram[49] = "0b11100110011";
        ram[50] = "0b01000111101";
        ram[51] = "0b01100100010";
        ram[52] = "0b10011111110";
        ram[53] = "0b00010000100";
        ram[54] = "0b10111101101";
        ram[55] = "0b00001100110";
        ram[56] = "0b00100011001";
        ram[57] = "0b11000111010";
        ram[58] = "0b11001010001";
        ram[59] = "0b01101101001";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s_w10_V) {


static const unsigned DataWidth = 11;
static const unsigned AddressRange = 60;
static const unsigned AddressWidth = 6;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s_w10_V_ram* meminst;


SC_CTOR(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s_w10_V) {
meminst = new dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s_w10_V_ram("dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s_w10_V_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s_w10_V() {
    delete meminst;
}


};//endmodule
#endif
