#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Jul  7 03:33:31 2025
# Process ID: 6330
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1000/reduction-in1000-out10
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1000/reduction-in1000-out10/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1000/reduction-in1000-out10/vivado.jou
# Running On: coder-hftsoi-hls, OS: Linux, CPU Frequency: 2250.000 MHz, CPU Physical cores: 24, Host memory: 540863 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2408.152 ; gain = 112.992 ; free physical = 309296 ; free virtual = 431223
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6342
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2825.609 ; gain = 393.594 ; free physical = 308520 ; free virtual = 430445
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1000/reduction-in1000-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_20_1_10_4' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1000/reduction-in1000-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_20_1_10_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1000/reduction-in1000-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1000/reduction-in1000-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_20_1_10_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1000/reduction-in1000-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_20_1_10_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry24_proc' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1000/reduction-in1000-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry24_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1000/reduction-in1000-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1000/reduction-in1000-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1000/reduction-in1000-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1000/reduction-in1000-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1000/reduction-in1000-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1000/reduction-in1000-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w10_d2_S_ShiftReg is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3192.672 ; gain = 760.656 ; free physical = 308125 ; free virtual = 430055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3192.672 ; gain = 760.656 ; free physical = 308118 ; free virtual = 430044
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3200.676 ; gain = 768.660 ; free physical = 308118 ; free virtual = 430044
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 3915.512 ; gain = 1483.496 ; free physical = 307829 ; free virtual = 429793
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 20    
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	               12 Bit    Registers := 270   
	               10 Bit    Registers := 1310  
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 36    
+---Muxes : 
	   2 Input   12 Bit        Muxes := 1916  
	   2 Input   10 Bit        Muxes := 1460  
	   2 Input    9 Bit        Muxes := 1494  
	   6 Input    5 Bit        Muxes := 1     
	   3 Input    5 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 11    
	   2 Input    1 Bit        Muxes := 56    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i219_i_i220_i_i_1_reg_59739_reg[2]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i_i1090_i_1_reg_58989_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i_i294_i_i_1_reg_59699_reg[2]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i_i1090_i_1_reg_58989_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i_i296_i_i_1_reg_59709_reg[2]' (FDE) to 'agg_tmp3_i_i_i_i295_i_i296_i_i_1_reg_59709_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i_i346_i_i_1_reg_59679_reg[2]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i_i1090_i_1_reg_58989_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i_i348_i_i_1_reg_59689_reg[2]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i_i348_i_i_1_reg_59689_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i_i_i380_i_i_1_reg_59659_reg[2]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i_i1090_i_1_reg_58989_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i_i_i382_i_i_1_reg_59669_reg[2]' (FDE) to 'agg_tmp3_i_i67_i67_i_i_i382_i_i_1_reg_59669_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i260_i_i_1_reg_59719_reg[2]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i_i1090_i_1_reg_58989_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i_i262_i_i_1_reg_59729_reg[2]' (FDE) to 'agg_tmp3_i33_i_i_i261_i_i262_i_i_1_reg_59729_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i_i186_i_i_1_reg_59759_reg[2]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i_i1090_i_1_reg_58989_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i219_i_i220_i_i_1_reg_59739_reg[3]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i_i1090_i_1_reg_58989_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i_i294_i_i_1_reg_59699_reg[3]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i_i1090_i_1_reg_58989_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i_i296_i_i_1_reg_59709_reg[3]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i_i1090_i_1_reg_58989_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i_i346_i_i_1_reg_59679_reg[3]' (FDE) to 'agg_tmp_i31_i31_i31_i_i_i346_i_i_1_reg_59679_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i_i348_i_i_1_reg_59689_reg[3]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i_i348_i_i_1_reg_59689_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i_i_i380_i_i_1_reg_59659_reg[3]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i_i1090_i_1_reg_58989_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i_i_i382_i_i_1_reg_59669_reg[3]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i_i1090_i_1_reg_58989_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i260_i_i_1_reg_59719_reg[3]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i260_i_i_1_reg_59719_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i_i262_i_i_1_reg_59729_reg[3]' (FDE) to 'agg_tmp3_i33_i_i_i261_i_i262_i_i_1_reg_59729_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i_i186_i_i_1_reg_59759_reg[3]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i186_i_i_1_reg_59759_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i219_i_i220_i_i_1_reg_59739_reg[4]' (FDE) to 'agg_tmp_i_i65_i_i219_i_i220_i_i_1_reg_59739_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i_i294_i_i_1_reg_59699_reg[4]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i_i1090_i_1_reg_58989_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i_i296_i_i_1_reg_59709_reg[4]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i_i1090_i_1_reg_58989_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i_i346_i_i_1_reg_59679_reg[4]' (FDE) to 'agg_tmp_i31_i31_i31_i_i_i346_i_i_1_reg_59679_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i_i348_i_i_1_reg_59689_reg[4]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i_i348_i_i_1_reg_59689_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i_i_i380_i_i_1_reg_59659_reg[4]' (FDE) to 'agg_tmp_i_i65_i65_i_i_i380_i_i_1_reg_59659_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i_i_i382_i_i_1_reg_59669_reg[4]' (FDE) to 'agg_tmp3_i_i67_i67_i_i_i382_i_i_1_reg_59669_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i260_i_i_1_reg_59719_reg[4]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i_i1090_i_1_reg_58989_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i_i262_i_i_1_reg_59729_reg[4]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i_i1090_i_1_reg_58989_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i_i186_i_i_1_reg_59759_reg[4]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i186_i_i_1_reg_59759_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i219_i_i220_i_i_1_reg_59739_reg[5]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i_i1090_i_1_reg_58989_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i_i294_i_i_1_reg_59699_reg[5]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i_i1090_i_1_reg_58989_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i_i296_i_i_1_reg_59709_reg[5]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i_i1090_i_1_reg_58989_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i_i346_i_i_1_reg_59679_reg[5]' (FDE) to 'agg_tmp_i31_i31_i31_i_i_i346_i_i_1_reg_59679_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i_i348_i_i_1_reg_59689_reg[5]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i_i348_i_i_1_reg_59689_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i_i_i380_i_i_1_reg_59659_reg[5]' (FDE) to 'agg_tmp_i_i65_i65_i_i_i380_i_i_1_reg_59659_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i_i_i382_i_i_1_reg_59669_reg[5]' (FDE) to 'agg_tmp3_i_i67_i67_i_i_i382_i_i_1_reg_59669_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i260_i_i_1_reg_59719_reg[5]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i_i1090_i_1_reg_58989_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i_i262_i_i_1_reg_59729_reg[5]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i_i1090_i_1_reg_58989_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i_i186_i_i_1_reg_59759_reg[5]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i_i1090_i_1_reg_58989_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i219_i_i220_i_i_1_reg_59739_reg[6]' (FDE) to 'agg_tmp_i_i65_i_i219_i_i220_i_i_1_reg_59739_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i_i294_i_i_1_reg_59699_reg[6]' (FDE) to 'agg_tmp_i_i_i_i293_i_i294_i_i_1_reg_59699_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i_i296_i_i_1_reg_59709_reg[6]' (FDE) to 'agg_tmp3_i_i_i_i295_i_i296_i_i_1_reg_59709_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i_i346_i_i_1_reg_59679_reg[6]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i_i1090_i_1_reg_58989_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i_i348_i_i_1_reg_59689_reg[6]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i_i1090_i_1_reg_58989_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i_i_i380_i_i_1_reg_59659_reg[6]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i_i1090_i_1_reg_58989_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i_i_i382_i_i_1_reg_59669_reg[6]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i_i1090_i_1_reg_58989_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i260_i_i_1_reg_59719_reg[6]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i260_i_i_1_reg_59719_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i_i262_i_i_1_reg_59729_reg[6]' (FDE) to 'agg_tmp3_i33_i_i_i261_i_i262_i_i_1_reg_59729_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i_i186_i_i_1_reg_59759_reg[6]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i186_i_i_1_reg_59759_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i219_i_i220_i_i_1_reg_59739_reg[7]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i_i1090_i_1_reg_58989_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i_i294_i_i_1_reg_59699_reg[7]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i_i1090_i_1_reg_58989_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i_i296_i_i_1_reg_59709_reg[7]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i_i1090_i_1_reg_58989_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i_i346_i_i_1_reg_59679_reg[7]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i_i1090_i_1_reg_58989_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i_i348_i_i_1_reg_59689_reg[7]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i_i1090_i_1_reg_58989_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i_i_i380_i_i_1_reg_59659_reg[7]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i_i1090_i_1_reg_58989_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i_i_i382_i_i_1_reg_59669_reg[7]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i_i1090_i_1_reg_58989_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i260_i_i_1_reg_59719_reg[7]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i_i1090_i_1_reg_58989_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i_i262_i_i_1_reg_59729_reg[7]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i_i1090_i_1_reg_58989_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i_i186_i_i_1_reg_59759_reg[7]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i_i1090_i_1_reg_58989_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i219_i_i220_i_i_1_reg_59739_reg[8]' (FDE) to 'agg_tmp_i_i65_i_i219_i_i220_i_i_1_reg_59739_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i_i294_i_i_1_reg_59699_reg[8]' (FDE) to 'agg_tmp_i_i_i_i293_i_i294_i_i_1_reg_59699_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i_i296_i_i_1_reg_59709_reg[8]' (FDE) to 'agg_tmp3_i_i_i_i295_i_i296_i_i_1_reg_59709_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i_i346_i_i_1_reg_59679_reg[8]' (FDE) to 'agg_tmp_i31_i31_i31_i_i_i346_i_i_1_reg_59679_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i_i348_i_i_1_reg_59689_reg[8]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i_i348_i_i_1_reg_59689_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i_i_i380_i_i_1_reg_59659_reg[8]' (FDE) to 'agg_tmp_i_i65_i65_i_i_i380_i_i_1_reg_59659_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i_i_i382_i_i_1_reg_59669_reg[8]' (FDE) to 'agg_tmp3_i_i67_i67_i_i_i382_i_i_1_reg_59669_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i260_i_i_1_reg_59719_reg[8]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i260_i_i_1_reg_59719_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i_i262_i_i_1_reg_59729_reg[8]' (FDE) to 'agg_tmp3_i33_i_i_i261_i_i262_i_i_1_reg_59729_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i_i186_i_i_1_reg_59759_reg[8]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i186_i_i_1_reg_59759_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i219_i_i220_i_i_1_reg_59739_reg[10]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i_i1090_i_1_reg_58989_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i_i294_i_i_1_reg_59699_reg[10]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i_i1090_i_1_reg_58989_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i_i296_i_i_1_reg_59709_reg[10]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i_i1090_i_1_reg_58989_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i_i346_i_i_1_reg_59679_reg[10]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i_i1090_i_1_reg_58989_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i_i348_i_i_1_reg_59689_reg[10]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i_i1090_i_1_reg_58989_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i_i_i380_i_i_1_reg_59659_reg[10]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i_i1090_i_1_reg_58989_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i_i_i382_i_i_1_reg_59669_reg[10]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i_i1090_i_1_reg_58989_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i260_i_i_1_reg_59719_reg[10]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i_i1090_i_1_reg_58989_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i_i262_i_i_1_reg_59729_reg[10]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i_i1090_i_1_reg_58989_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i_i186_i_i_1_reg_59759_reg[10]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i_i1090_i_1_reg_58989_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i219_i_i220_i_i_1_reg_59739_reg[11]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i_i1090_i_1_reg_58989_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i_i294_i_i_1_reg_59699_reg[11]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i_i1090_i_1_reg_58989_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i_i296_i_i_1_reg_59709_reg[11]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i_i1090_i_1_reg_58989_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i_i346_i_i_1_reg_59679_reg[11]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i_i1090_i_1_reg_58989_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i_i348_i_i_1_reg_59689_reg[11]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i_i1090_i_1_reg_58989_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i_i_i380_i_i_1_reg_59659_reg[11]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i_i1090_i_1_reg_58989_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i_i_i382_i_i_1_reg_59669_reg[11]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i_i1090_i_1_reg_58989_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i260_i_i_1_reg_59719_reg[11]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i_i1090_i_1_reg_58989_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i_i262_i_i_1_reg_59729_reg[11]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i_i1090_i_1_reg_58989_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i_i186_i_i_1_reg_59759_reg[11]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i_i1090_i_1_reg_58989_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i219_i_i220_i_i_reg_59734_reg[9]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i_i1090_i_1_reg_58989_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i_i262_i_i_reg_59724_reg[9]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i_i1090_i_1_reg_58989_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i260_i_i_reg_59714_reg[9]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i_i1090_i_1_reg_58989_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i_i296_i_i_reg_59704_reg[9]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i_i1090_i_1_reg_58989_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i_i294_i_i_reg_59694_reg[9]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i_i1090_i_1_reg_58989_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i_i186_i_i_reg_59754_reg[9]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i_i1090_i_1_reg_58989_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i_i348_i_i_reg_59684_reg[9]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i_i1090_i_1_reg_58989_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i_i346_i_i_reg_59674_reg[9]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i_i1090_i_1_reg_58989_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i_i_i382_i_i_reg_59664_reg[9]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i_i1090_i_1_reg_58989_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i_i_i380_i_i_reg_59654_reg[9]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i_i1090_i_1_reg_58989_reg[3]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i_i259_i259_i_i260_i_reg_59394_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_21476_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i625_i_i_i_reg_60094_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_21560_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i293_i_i_i_i_reg_57854_reg[9] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i627_i627_i_i_reg_60154_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i_i_i499_i_i_i_reg_58044_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i_i_i499_i_i500_i_reg_59274_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_21438_reg[9] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i1261_i_i_reg_60124_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i65_i65_i65_i65_i_i_reg_58854_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_21452_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i65_i_i_i_i_i_reg_57824_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i_i295_i295_i_i_i_1_reg_58139_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i312_i_i_i_reg_60254_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i139_i_i140_i_i_i_reg_59934_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i_i_i261_i_i_i_i_reg_57884_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_21464_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i_i_i_i1133_i_i_reg_58314_reg[9] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i141_i_i142_i_i_i_1_reg_59949_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i33_i_i_i_i1135_i_i_1_reg_58329_reg[11] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:01:28 . Memory (MB): peak = 4073.859 ; gain = 1641.844 ; free physical = 337929 ; free virtual = 405141
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:02 ; elapsed = 00:01:41 . Memory (MB): peak = 4075.875 ; gain = 1643.859 ; free physical = 333535 ; free virtual = 400860
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_20_1_10_4_U0/agg_tmp3_i_i_i_i_i_i1243_i_i_1_reg_58279_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_20_1_10_4_U0/agg_tmp_i_i65_i65_i_i_i_i_i_1_reg_57829_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_20_1_10_4_U0/agg_tmp3_i160_i_i_i_i_1_reg_60279_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_20_1_10_4_U0/agg_tmp3_i_i_i141_i_i_i1089_i_i_1_reg_58349_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_20_1_10_4_U0/agg_tmp_i31_i_i105_i_i_i1053_i_i_1_reg_58359_reg[4] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:07 ; elapsed = 00:01:46 . Memory (MB): peak = 4096.816 ; gain = 1664.801 ; free physical = 332847 ; free virtual = 400200
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:15 ; elapsed = 00:01:55 . Memory (MB): peak = 4096.816 ; gain = 1664.801 ; free physical = 332293 ; free virtual = 399667
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:16 ; elapsed = 00:01:55 . Memory (MB): peak = 4096.816 ; gain = 1664.801 ; free physical = 332283 ; free virtual = 399659
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:17 ; elapsed = 00:01:56 . Memory (MB): peak = 4096.816 ; gain = 1664.801 ; free physical = 332187 ; free virtual = 399605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:17 ; elapsed = 00:01:57 . Memory (MB): peak = 4096.816 ; gain = 1664.801 ; free physical = 332179 ; free virtual = 399601
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:43 ; elapsed = 00:02:22 . Memory (MB): peak = 4096.816 ; gain = 1664.801 ; free physical = 338863 ; free virtual = 398780
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:43 ; elapsed = 00:02:22 . Memory (MB): peak = 4096.816 ; gain = 1664.801 ; free physical = 338867 ; free virtual = 398785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |    11|
|3     |LUT2  |   783|
|4     |LUT3  |   875|
|5     |LUT4  |  7384|
|6     |LUT5  | 11147|
|7     |LUT6  |  8813|
|8     |MUXF7 |   120|
|9     |FDRE  | 14152|
|10    |FDSE  |    31|
|11    |IBUF  | 10004|
|12    |OBUF  |   113|
+------+------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+------+
|      |Instance                                                             |Module                                                                    |Cells |
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+------+
|1     |top                                                                  |                                                                          | 53434|
|2     |  Block_entry24_proc_U0                                              |hls_dummy_Block_entry24_proc                                              |    90|
|3     |  sparse_arr_feat_reduce_out_1_U                                     |hls_dummy_fifo_w10_d2_S                                                   |    45|
|4     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_17                                       |    37|
|5     |  sparse_arr_feat_reduce_out_2_U                                     |hls_dummy_fifo_w10_d2_S_0                                                 |    46|
|6     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_16                                       |    37|
|7     |  sparse_arr_feat_reduce_out_3_U                                     |hls_dummy_fifo_w10_d2_S_1                                                 |    47|
|8     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_15                                       |    37|
|9     |  sparse_arr_feat_reduce_out_4_U                                     |hls_dummy_fifo_w10_d2_S_2                                                 |    56|
|10    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_14                                       |    37|
|11    |  sparse_arr_feat_reduce_out_5_U                                     |hls_dummy_fifo_w10_d2_S_3                                                 |    47|
|12    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_13                                       |    37|
|13    |  sparse_arr_feat_reduce_out_6_U                                     |hls_dummy_fifo_w10_d2_S_4                                                 |    45|
|14    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_12                                       |    37|
|15    |  sparse_arr_feat_reduce_out_7_U                                     |hls_dummy_fifo_w10_d2_S_5                                                 |    45|
|16    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_11                                       |    37|
|17    |  sparse_arr_feat_reduce_out_8_U                                     |hls_dummy_fifo_w10_d2_S_6                                                 |    49|
|18    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_10                                       |    37|
|19    |  sparse_arr_feat_reduce_out_9_U                                     |hls_dummy_fifo_w10_d2_S_7                                                 |    45|
|20    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_9                                        |    37|
|21    |  sparse_arr_feat_reduce_out_U                                       |hls_dummy_fifo_w10_d2_S_8                                                 |    47|
|22    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg                                          |    37|
|23    |  sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_20_1_10_4_U0 |hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_20_1_10_4 | 42744|
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:43 ; elapsed = 00:02:22 . Memory (MB): peak = 4096.816 ; gain = 1664.801 ; free physical = 338868 ; free virtual = 398786
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:46 ; elapsed = 00:02:24 . Memory (MB): peak = 4096.816 ; gain = 1664.801 ; free physical = 352371 ; free virtual = 412289
Synthesis Optimization Complete : Time (s): cpu = 00:01:46 ; elapsed = 00:02:24 . Memory (MB): peak = 4096.816 ; gain = 1664.801 ; free physical = 352383 ; free virtual = 412291
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.39 . Memory (MB): peak = 4102.801 ; gain = 0.000 ; free physical = 352375 ; free virtual = 412284
INFO: [Netlist 29-17] Analyzing 10125 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4296.941 ; gain = 0.000 ; free physical = 352041 ; free virtual = 411975
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10005 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 10004 instances

Synth Design complete | Checksum: 78c13441
INFO: [Common 17-83] Releasing license: Synthesis
158 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:00 ; elapsed = 00:02:38 . Memory (MB): peak = 4296.941 ; gain = 1888.789 ; free physical = 352043 ; free virtual = 411976
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 16769.596; main = 3338.305; forked = 13592.932
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 21942.145; main = 4296.945; forked = 17849.246
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4360.973 ; gain = 64.031 ; free physical = 351870 ; free virtual = 411815

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 7c5837a8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 4434.363 ; gain = 73.391 ; free physical = 351998 ; free virtual = 411917

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: f6847dea

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4625.301 ; gain = 0.000 ; free physical = 351676 ; free virtual = 411605
INFO: [Opt 31-389] Phase Retarget created 10 cells and removed 10 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 7bc0b7a1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4625.301 ; gain = 0.000 ; free physical = 351469 ; free virtual = 411398
INFO: [Opt 31-389] Phase Constant propagation created 7 cells and removed 14 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: a3738b69

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4625.301 ; gain = 0.000 ; free physical = 351686 ; free virtual = 411614
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 14de6dace

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4625.301 ; gain = 0.000 ; free physical = 351682 ; free virtual = 411610
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 1aa7f255e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4625.301 ; gain = 0.000 ; free physical = 351671 ; free virtual = 411597
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              10  |              10  |                                              0  |
|  Constant propagation         |               7  |              14  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: e93ab290

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4625.301 ; gain = 0.000 ; free physical = 351672 ; free virtual = 411598

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: e93ab290

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4625.301 ; gain = 0.000 ; free physical = 351674 ; free virtual = 411599

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: e93ab290

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4625.301 ; gain = 0.000 ; free physical = 351674 ; free virtual = 411599

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4625.301 ; gain = 0.000 ; free physical = 351674 ; free virtual = 411600
Ending Netlist Obfuscation Task | Checksum: e93ab290

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4625.301 ; gain = 0.000 ; free physical = 351674 ; free virtual = 411600
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 4625.301 ; gain = 328.359 ; free physical = 351674 ; free virtual = 411600
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Mon Jul  7 03:36:39 2025...
