[*]
[*] GTKWave Analyzer v3.3.103 (w)1999-2019 BSI
[*] Thu Mar 30 13:24:21 2023
[*]
[dumpfile] "/home/cyril/workspace/riscv/mycpu/test_env/build/2023-03-30@21:10:46_0.fst"
[dumpfile_mtime] "Thu Mar 30 13:11:10 2023"
[dumpfile_size] 14087581
[savefile] "/home/cyril/workspace/riscv/mycpu/test_env/failed.gtkw"
[timestart] 27076048
[size] 1920 1009
[pos] 8 31
*-10.000000 27078813 75165990 63754038 61585540 13073830 27078463 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] TOP.
[treeopen] TOP.top_tb.
[treeopen] TOP.top_tb.core_inst.
[treeopen] TOP.top_tb.core_inst.csrFile.
[treeopen] TOP.top_tb.core_inst.dec.
[treeopen] TOP.top_tb.core_inst.exe.
[treeopen] TOP.top_tb.core_inst.exe.alu.
[treeopen] TOP.top_tb.core_inst.ife.
[treeopen] TOP.top_tb.core_inst.ife.icache.dataBankArray.
[treeopen] TOP.top_tb.core_inst.mem.
[treeopen] TOP.top_tb.core_inst.mem.dcache.
[treeopen] TOP.top_tb.core_inst.mem.dcache.refillPipe.
[treeopen] TOP.top_tb.core_inst.mem.dcache.storePipe.
[treeopen] TOP.top_tb.core_inst.mem.lsu.
[treeopen] TOP.top_tb.core_inst.rom.
[treeopen] TOP.top_tb.core_inst.wb.
[sst_width] 439
[signals_width] 440
[sst_expanded] 1
[sst_vpaned_height] 459
@800200
-ife
@28
TOP.top_tb.reset
>-10
[color] 2
TOP.top_tb.core_inst.ife.clock
>0
TOP.top_tb.core_inst.ife.io_out_bits_instState_commit
@22
TOP.top_tb.core_inst.ife.io_out_bits_instState_inst[31:0]
TOP.top_tb.core_inst.ife.io_out_bits_instState_pc[31:0]
@200
-
@22
TOP.top_tb.core_inst.ife.pcReg[31:0]
TOP.top_tb.core_inst.ife.pcNext[31:0]
@28
TOP.top_tb.core_inst.ife.io_in_execute_bits_brTaken
@22
TOP.top_tb.core_inst.ife.io_in_execute_bits_targetAddr[31:0]
@200
-
@28
TOP.top_tb.core_inst.ife.preFetchInst
@200
-
@28
TOP.top_tb.core_inst.ife.lastInstValid
@200
-
@28
TOP.top_tb.core_inst.ife.hasBranch
TOP.top_tb.core_inst.ife.hasBranch_1
TOP.top_tb.core_inst.ife.hasBranch
@200
-
@28
TOP.top_tb.core_inst.ife.io_in_start
TOP.top_tb.core_inst.ife.firstFire
@200
-
@22
TOP.top_tb.core_inst.ife.icache.directory.rSet[6:0]
TOP.top_tb.core_inst.ife.icache.directory.wSet[6:0]
@200
-
@22
TOP.top_tb.core_inst.ife.icache.loadPipe.io_tlbus_req_bits_address[31:0]
@28
TOP.top_tb.core_inst.ife.icache.loadPipe.io_tlbus_req_valid
@200
-
@28
TOP.top_tb.core_inst.ife.io_out_bits_instState_commit
TOP.top_tb.core_inst.ife.io_out_valid
TOP.top_tb.core_inst.ife.io_out_ready
@1000200
-ife
@200
-
@800200
-dec
@28
>-10
[color] 2
TOP.top_tb.core_inst.dec.clock
>0
TOP.top_tb.core_inst.dec.io_in_valid
TOP.top_tb.core_inst.dec.io_in_ready
@200
-
@28
TOP.top_tb.core_inst.dec.io_hazard_in_stall
TOP.top_tb.core_inst.dec.io_ctrl_flush
@200
-
@28
TOP.top_tb.core_inst.dec.stageReg_instState_commit
@22
TOP.top_tb.core_inst.dec.stageReg_instState_inst[31:0]
TOP.top_tb.core_inst.dec.stageReg_instState_pc[31:0]
@200
-
@22
TOP.top_tb.core_inst.dec.ctrlUnit_io_in_inst[31:0]
@200
-
@22
TOP.top_tb.core_inst.dec.io_regfile_rs2[4:0]
TOP.top_tb.core_inst.dec.io_regfile_rdata2[31:0]
@200
-
@28
TOP.top_tb.core_inst.dec.io_ctrl_flush
TOP.top_tb.core_inst.dec.io_hazard_in_stall
@200
-
@28
TOP.top_tb.core_inst.dec.io_out_bits_aluIn2IsReg
@200
-
@28
TOP.top_tb.core_inst.dec.immGen_io_immSrc[2:0]
TOP.top_tb.core_inst.dec.immGen_io_immSign
@22
TOP.top_tb.core_inst.dec.immGen_io_imm[31:0]
@200
-
@28
TOP.top_tb.core_inst.dec.io_out_valid
TOP.top_tb.core_inst.dec.io_out_bits_instState_commit
@22
TOP.top_tb.core_inst.dec.io_out_bits_instState_inst[31:0]
TOP.top_tb.core_inst.dec.io_out_bits_instState_pc[31:0]
@200
-
@28
TOP.top_tb.core_inst.dec.io_out_ready
TOP.top_tb.core_inst.dec.io_out_valid
@1000200
-dec
@200
-
@800200
-exe
@28
>-10
[color] 2
TOP.top_tb.core_inst.exe.clock
>0
TOP.top_tb.core_inst.exe.io_in_valid
@200
-
@28
TOP.top_tb.core_inst.exe.stageReg_instState_commit
@22
TOP.top_tb.core_inst.exe.stageReg_instState_inst[31:0]
TOP.top_tb.core_inst.exe.stageReg_instState_pc[31:0]
@200
-
-
@28
TOP.top_tb.core_inst.exe.io_ctrl_flush
@200
-
@22
TOP.top_tb.core_inst.exe.io_out_memory_bits_aluOut[31:0]
TOP.top_tb.core_inst.exe.stageReg_data2[31:0]
@200
-
@28
TOP.top_tb.core_inst.exe.io_hazard_in_aluSrc1[1:0]
TOP.top_tb.core_inst.exe.io_hazard_in_aluSrc2[1:0]
@200
-
@22
TOP.top_tb.core_inst.exe.io_hazard_out_rs1[4:0]
TOP.top_tb.core_inst.exe.io_hazard_out_rs2[4:0]
@200
-
@22
[color] 1
TOP.top_tb.core_inst.exe.alu.io_in1[31:0]
[color] 1
TOP.top_tb.core_inst.exe.alu.io_in2[31:0]
TOP.top_tb.core_inst.exe.alu.io_out[31:0]
@200
-
@28
TOP.top_tb.core_inst.exe.io_in_bits_aluIn1IsReg
@22
TOP.top_tb.core_inst.exe.io_in_bits_aluIn1[31:0]
@28
TOP.top_tb.core_inst.exe.io_in_bits_aluIn2IsReg
@22
TOP.top_tb.core_inst.exe.stageReg_aluIn2[31:0]
@200
-
-
@28
TOP.top_tb.core_inst.exe.aluZero
TOP.top_tb.core_inst.exe.stageReg_isBranch
TOP.top_tb.core_inst.exe.stageReg_isJump
@200
-
@28
TOP.top_tb.core_inst.exe.io_ctrl_flush
@200
-
@22
TOP.top_tb.core_inst.exe.io_csrRead_addr[11:0]
@28
TOP.top_tb.core_inst.exe.io_csrRead_op[2:0]
TOP.top_tb.core_inst.exe.io_csrRead_valid
@22
TOP.top_tb.core_inst.csrFile.io_read_data[31:0]
@200
-
@28
TOP.top_tb.core_inst.exe.io_out_fetch_bits_brTaken
@22
TOP.top_tb.core_inst.exe.io_out_fetch_bits_targetAddr[31:0]
@200
-
@28
TOP.top_tb.core_inst.exe.io_out_memory_bits_instState_commit
@22
TOP.top_tb.core_inst.exe.io_out_memory_bits_instState_inst[31:0]
TOP.top_tb.core_inst.exe.io_out_memory_bits_instState_pc[31:0]
@200
-
-
@28
TOP.top_tb.core_inst.exe.io_out_memory_ready
TOP.top_tb.core_inst.exe.io_out_memory_valid
@1000200
-exe
@200
-
@800200
-mem
@28
>-10
[color] 2
TOP.top_tb.core_inst.mem.clock
@200
>0
-
@28
TOP.top_tb.core_inst.mem.stageReg_instState_commit
@22
TOP.top_tb.core_inst.mem.stageReg_instState_inst[31:0]
TOP.top_tb.core_inst.mem.stageReg_instState_pc[31:0]
@200
-
@28
TOP.top_tb.core_inst.mem.io_in_ready
@200
-
@22
TOP.top_tb.core_inst.mem.stageReg_lsuOp[4:0]
@28
[color] 2
TOP.top_tb.core_inst.mem.stall
TOP.top_tb.core_inst.mem.io_out_ready
TOP.top_tb.core_inst.mem.io_lsuOK
TOP.top_tb.core_inst.mem.validLsuOp
TOP.top_tb.core_inst.mem.lsuReady
@200
-
@22
TOP.top_tb.core_inst.mem.stageReg_aluOut[31:0]
@200
-
@22
TOP.top_tb.core_inst.mem.dcache_io_read_req_bits_addr[31:0]
@28
TOP.top_tb.core_inst.mem.dcache_io_read_req_ready
TOP.top_tb.core_inst.mem.dcache_io_read_req_valid
@200
-
@22
TOP.top_tb.core_inst.mem.dcache.io_write_req_bits_data[31:0]
@28
TOP.top_tb.core_inst.mem.dcache.io_write_req_valid
@200
-
@28
TOP.top_tb.core_inst.mem.dcache.io_read_req_ready
TOP.top_tb.core_inst.mem.dcache.io_read_req_valid
@200
-
@22
TOP.top_tb.core_inst.mem.dcache.io_read_resp_bits_data[31:0]
@28
TOP.top_tb.core_inst.mem.dcache.io_read_resp_valid
@200
-
@22
TOP.top_tb.core_inst.mem.dcache_io_write_req_bits_addr[31:0]
TOP.top_tb.core_inst.mem.dcache_io_write_req_bits_data[31:0]
@28
TOP.top_tb.core_inst.mem.dcache_io_write_req_ready
TOP.top_tb.core_inst.mem.dcache_io_write_req_valid
@200
-
@28
TOP.top_tb.core_inst.mem.dcache.io_write_resp_valid
TOP.top_tb.core_inst.mem.dcache.mshr.io_resp_store_valid
TOP.top_tb.core_inst.mem.dcache.mshr.io_resp_store_ready
TOP.top_tb.core_inst.mem.dcache.mshr.state[2:0]
@200
-
@22
TOP.top_tb.core_inst.mem.dcache.directory.wSet[7:0]
TOP.top_tb.core_inst.mem.dcache.directory.rSet[7:0]
@28
TOP.top_tb.core_inst.mem.dcache.directory.io_write_req_valid
@200
-
@22
TOP.top_tb.core_inst.mem.dcache.directory.wTag[19:0]
TOP.top_tb.core_inst.mem.dcache.dataBankArray.io_write_req_bits_set[7:0]
@28
TOP.top_tb.core_inst.mem.dcache.dataBankArray.io_write_req_ready
TOP.top_tb.core_inst.mem.dcache.dataBankArray.io_write_req_valid
@200
-
@28
TOP.top_tb.core_inst.mem.dcache.dataBankArray.io_read_req_bits_blockSelOH[3:0]
@200
-
@22
TOP.top_tb.core_inst.mem.dcache.dataBankArray.io_read_resp_bits_data_0[31:0]
TOP.top_tb.core_inst.mem.dcache.dataBankArray.io_read_resp_bits_data_1[31:0]
TOP.top_tb.core_inst.mem.dcache.dataBankArray.io_read_resp_bits_data_2[31:0]
TOP.top_tb.core_inst.mem.dcache.dataBankArray.io_read_resp_bits_data_3[31:0]
@200
-
@22
TOP.top_tb.core_inst.mem.dcache.dataBankArray.io_read_resp_bits_data_0[31:0]
TOP.top_tb.core_inst.mem.dcache.dataBankArray.io_read_resp_bits_data_1[31:0]
TOP.top_tb.core_inst.mem.dcache.dataBankArray.io_read_resp_bits_data_2[31:0]
TOP.top_tb.core_inst.mem.dcache.dataBankArray.io_read_resp_bits_data_3[31:0]
@200
-
-
@22
TOP.top_tb.core_inst.mem.dcache.refillPipe.io_dataWrite_req_bits_blockSelOH[3:0]
TOP.top_tb.core_inst.mem.dcache.refillPipe.io_dataWrite_req_bits_data[31:0]
TOP.top_tb.core_inst.mem.dcache.refillPipe.io_dataWrite_req_bits_set[7:0]
TOP.top_tb.core_inst.mem.dcache.refillPipe.io_dataWrite_req_bits_way[7:0]
@28
TOP.top_tb.core_inst.mem.dcache.refillPipe.io_dataWrite_req_ready
TOP.top_tb.core_inst.mem.dcache.refillPipe.io_dataWrite_req_valid
TOP.top_tb.core_inst.mem.dcache.refillPipe.state[1:0]
@200
-
-
@28
TOP.top_tb.core_inst.mem.dcache.directory.hasInvalidWay
TOP.top_tb.core_inst.mem.dcache.directory.isHit
@22
TOP.top_tb.core_inst.mem.dcache.directory.tagRdVec_0[19:0]
TOP.top_tb.core_inst.mem.dcache.directory.tagRdVec_1[19:0]
TOP.top_tb.core_inst.mem.dcache.directory.tagRdVec_2[19:0]
TOP.top_tb.core_inst.mem.dcache.directory.tagRdVec_3[19:0]
@200
-
@22
TOP.top_tb.core_inst.mem.dcache.directory.io_read_resp_bits_dirtyTag[19:0]
TOP.top_tb.core_inst.mem.dcache.loadPipe.s1_dirInfo_dirtyTag[19:0]
TOP.top_tb.core_inst.mem.dcache_io_tlbus_req_bits_address[31:0]
TOP.top_tb.core_inst.mem.dcache_io_tlbus_req_bits_data[31:0]
@24
TOP.top_tb.core_inst.mem.dcache_io_tlbus_req_bits_size[31:0]
@28
TOP.top_tb.core_inst.mem.dcache_io_tlbus_req_bits_opcode[2:0]
TOP.top_tb.core_inst.mem.dcache_io_tlbus_req_ready
TOP.top_tb.core_inst.mem.dcache_io_tlbus_req_valid
@200
-
@22
TOP.top_tb.core_inst.rom.rdAddr[29:0]
TOP.top_tb.core_inst.mem.dcache_io_tlbus_resp_bits_data[31:0]
@28
TOP.top_tb.core_inst.mem.dcache_io_tlbus_resp_bits_opcode[2:0]
TOP.top_tb.core_inst.mem.dcache.refillPipe.state[1:0]
@200
-
@28
TOP.top_tb.core_inst.mem.dcache.mshr.state[2:0]
@200
-
@28
>-10
TOP.top_tb.core_inst.mem.dcache.mshr.clock
>0
TOP.top_tb.core_inst.mem.dcache.refillPipe.io_req_ready
TOP.top_tb.core_inst.mem.dcache.refillPipe.io_req_valid
@200
-
@22
TOP.top_tb.core_inst.mem.dcache.refillPipe.io_tlbus_req_bits_address[31:0]
@200
-
@22
TOP.top_tb.core_inst.mem.dcache.mshr.io_dataWrite_req_bits_data[31:0]
@28
TOP.top_tb.core_inst.mem.dcache.mshr.io_dataWrite_req_valid
@200
-
@28
TOP.top_tb.core_inst.mem.dcache.refillPipe.io_dataWrite_req_bits_blockSelOH[3:0]
@22
TOP.top_tb.core_inst.mem.dcache.refillPipe.io_dataWrite_req_bits_data[31:0]
TOP.top_tb.core_inst.mem.dcache.refillPipe.io_dataWrite_req_bits_set[7:0]
TOP.top_tb.core_inst.mem.dcache.refillPipe.io_dataWrite_req_bits_way[7:0]
@28
TOP.top_tb.core_inst.mem.dcache.refillPipe.io_dataWrite_req_ready
TOP.top_tb.core_inst.mem.dcache.refillPipe.io_dataWrite_req_valid
TOP.top_tb.core_inst.mem.dcache.refillPipe.state[1:0]
@200
-
@22
TOP.top_tb.core_inst.mem.dcache.dataBankArray.io_write_req_bits_set[7:0]
TOP.top_tb.core_inst.mem.dcache.dataBankArray.io_write_req_bits_way[7:0]
TOP.top_tb.core_inst.mem.dcache.dataBankArray.io_write_req_bits_data[31:0]
@28
TOP.top_tb.core_inst.mem.dcache.dataBankArray.io_write_req_ready
TOP.top_tb.core_inst.mem.dcache.dataBankArray.io_write_req_valid
@200
-
@22
TOP.top_tb.core_inst.mem.dcache.refillPipe.io_tlbus_resp_bits_data[31:0]
@28
TOP.top_tb.core_inst.mem.dcache.refillPipe.io_tlbus_resp_ready
TOP.top_tb.core_inst.mem.dcache.refillPipe.io_tlbus_resp_valid
@22
TOP.top_tb.core_inst.mem.dcache.io_tlbus_resp_bits_data[31:0]
@28
TOP.top_tb.core_inst.mem.dcache.io_tlbus_resp_valid
@200
-
@22
TOP.top_tb.core_inst.rom.io_req_bits_address[31:0]
@28
TOP.top_tb.core_inst.rom.io_req_bits_opcode[2:0]
TOP.top_tb.core_inst.rom.io_req_ready
TOP.top_tb.core_inst.rom.io_req_valid
@200
-
@22
TOP.top_tb.core_inst.rom.io_req_bits_address[31:0]
TOP.top_tb.core_inst.rom.io_resp_bits_data[31:0]
@28
TOP.top_tb.core_inst.rom.io_resp_ready
TOP.top_tb.core_inst.rom.io_resp_valid
@200
-
@28
TOP.top_tb.core_inst.rom.wen
@22
TOP.top_tb.core_inst.rom.wrAddr[29:0]
@200
-
@28
>-10
TOP.top_tb.core_inst.xbar.clock
@22
>0
TOP.top_tb.core_inst.xbar.s1_beatCounter_value[4:0]
@28
TOP.top_tb.core_inst.xbar.s1_lastBeat
@200
-
@28
TOP.top_tb.core_inst.xbar.s1_slaveRecv
TOP.top_tb.core_inst.xbar.s1_latch
TOP.top_tb.core_inst.xbar.s1_fire
TOP.top_tb.core_inst.xbar.s1_full
@200
-
@28
TOP.top_tb.core_inst.xbar.slaveMux_io_out_valid
TOP.top_tb.core_inst.xbar.s2_full
TOP.top_tb.core_inst.xbar.s2_fire
@200
-
@22
TOP.top_tb.core_inst.rom.io_req_bits_address[31:0]
TOP.top_tb.core_inst.rom.io_req_bits_data[31:0]
@28
TOP.top_tb.core_inst.rom.io_req_bits_opcode[2:0]
@22
TOP.top_tb.core_inst.rom.io_req_bits_size[31:0]
@28
TOP.top_tb.core_inst.rom.io_req_ready
TOP.top_tb.core_inst.rom.io_req_valid
@200
-
@22
TOP.top_tb.core_inst.rom.mem_rdata_addr[16:0]
@28
TOP.top_tb.core_inst.xbar.s1_full
TOP.top_tb.core_inst.xbar.s1_putAllBeat
TOP.top_tb.core_inst.xbar.s1_fire
@200
-
@28
TOP.top_tb.core_inst.rom.lastBeat
@22
TOP.top_tb.core_inst.rom.io_resp_bits_data[31:0]
@28
TOP.top_tb.core_inst.rom.io_resp_bits_opcode[2:0]
TOP.top_tb.core_inst.rom.io_resp_ready
TOP.top_tb.core_inst.rom.io_resp_valid
@200
-
-
@28
TOP.top_tb.core_inst.mem.io_excp_bits_isMret
TOP.top_tb.core_inst.mem.io_excp_valid
TOP.top_tb.core_inst.mem.io_out_valid
TOP.top_tb.core_inst.mem.io_out_ready
@1000200
-mem
@200
-
@c00200
-wb
@28
>-10
[color] 2
TOP.top_tb.core_inst.wb.clock
@200
>0
-
@28
TOP.top_tb.core_inst.wb.stageReg_instState_commit
@22
TOP.top_tb.core_inst.wb.stageReg_instState_inst[31:0]
TOP.top_tb.core_inst.wb.stageReg_instState_pc[31:0]
@28
TOP.top_tb.core_inst.wb.io_in_valid
TOP.top_tb.core_inst.wb.writebackLatch
@200
-
@22
[color] 2
TOP.top_tb.core_inst.wb.io_lsuData[31:0]
@200
-
@22
TOP.top_tb.core_inst.wb.io_lsuData[31:0]
@28
TOP.top_tb.core_inst.wb.stageReg_resultSrc[1:0]
@22
TOP.top_tb.core_inst.wb.io_regfile_rd[4:0]
TOP.top_tb.core_inst.wb.io_regfile_regWrData[31:0]
@28
TOP.top_tb.core_inst.wb.io_regfile_regWrEn
@200
-
@22
TOP.top_tb.core_inst.wb.io_csrWrite_addr[11:0]
TOP.top_tb.core_inst.wb.io_csrWrite_data[31:0]
@28
TOP.top_tb.core_inst.wb.io_csrWrite_op[2:0]
TOP.top_tb.core_inst.wb.io_csrWrite_retired
TOP.top_tb.core_inst.wb.stageReg_csrWrEn
@200
-
@28
TOP.top_tb.core_inst.mem.io_out_ready
TOP.top_tb.core_inst.mem.io_out_valid
@1401200
-wb
@200
-
@28
>-10
[color] 2
TOP.top_tb.core_inst.clock
>0
TOP.top_tb.core_inst.io_out_state_instState_commit
@22
TOP.top_tb.core_inst.io_out_state_instState_inst[31:0]
TOP.top_tb.core_inst.io_out_state_instState_pc[31:0]
@200
-
-
@c00200
-csrfile
@28
TOP.top_tb.core_inst.csrFile.io_except_bits_isMret
TOP.top_tb.core_inst.csrFile.writable
@22
TOP.top_tb.core_inst.csrFile.writeData[31:0]
TOP.top_tb.core_inst.csrFile.io_except_bits_excPc[31:0]
@28
TOP.top_tb.core_inst.csrFile.io_except_valid
@22
TOP.top_tb.core_inst.csrFile.mepc_data[31:0]
@1401200
-csrfile
@200
-
-
@22
TOP.top_tb.core_inst.xbar.io_masterFace_in_0_bits_address[31:0]
@28
TOP.top_tb.core_inst.xbar.io_masterFace_in_0_ready
TOP.top_tb.core_inst.xbar.io_masterFace_in_0_valid
@200
-
@22
TOP.top_tb.core_inst.xbar.io_masterFace_in_1_bits_address[31:0]
TOP.top_tb.core_inst.xbar.io_masterFace_in_1_bits_data[31:0]
@28
TOP.top_tb.core_inst.xbar.io_masterFace_in_1_ready
TOP.top_tb.core_inst.xbar.io_masterFace_in_1_valid
@200
-
@22
TOP.top_tb.core_inst.xbar.io_slaveFace_in_0_bits_address[31:0]
TOP.top_tb.core_inst.xbar.io_slaveFace_in_0_bits_data[31:0]
@28
TOP.top_tb.core_inst.xbar.io_slaveFace_in_0_ready
TOP.top_tb.core_inst.xbar.io_slaveFace_in_0_valid
@200
-
@22
TOP.top_tb.core_inst.xbar.io_slaveFace_out_0_bits_data[31:0]
@28
TOP.top_tb.core_inst.xbar.io_slaveFace_out_0_bits_opcode[2:0]
TOP.top_tb.core_inst.xbar.io_slaveFace_out_0_ready
TOP.top_tb.core_inst.xbar.io_slaveFace_out_0_valid
@200
-
@22
TOP.top_tb.core_inst.rom.io_req_bits_address[31:0]
@28
TOP.top_tb.core_inst.rom.io_req_ready
TOP.top_tb.core_inst.rom.io_req_valid
@200
-
-
-
@c00200
-regfile
@1401200
-regfile
@200
-
[pattern_trace] 1
!100000@@
?"067FC100
@23
TOP.top_tb.core_inst.mem.dcache.io_write_req_bits_data[31:0]
!!
[pattern_trace] 0
