{"Source Block": ["hdl/projects/ad7768evb/zed/system_top.v@104:114@HdlIdDef", "  output                  mclk);\n\n  // internal signals\n\n  wire            adc_clk;\n  wire            adc_valid;\n  wire    [31:0]  adc_data;\n  wire            up_sshot;\n  wire    [ 1:0]  up_format;\n  wire            up_crc_enable;\n  wire            up_crc_4_or_16_n;\n"], "Clone Blocks": [["hdl/projects/ad7768evb/zed/system_top.v@103:113", "  inout                   sync_in_n,\n  output                  mclk);\n\n  // internal signals\n\n  wire            adc_clk;\n  wire            adc_valid;\n  wire    [31:0]  adc_data;\n  wire            up_sshot;\n  wire    [ 1:0]  up_format;\n  wire            up_crc_enable;\n"], ["hdl/projects/ad7768evb/zed/system_top.v@105:115", "\n  // internal signals\n\n  wire            adc_clk;\n  wire            adc_valid;\n  wire    [31:0]  adc_data;\n  wire            up_sshot;\n  wire    [ 1:0]  up_format;\n  wire            up_crc_enable;\n  wire            up_crc_4_or_16_n;\n  wire    [63:0]  adc_gpio_i;\n"]], "Diff Content": {"Delete": [], "Add": [[109, "  wire            adc_sync;\n"]]}}