ARM GAS  C:\Users\Student\AppData\Local\Temp\ccUEHLYv.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"sys.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.sys_msleep,"ax",%progbits
  18              		.align	1
  19              		.global	sys_msleep
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv5-sp-d16
  25              	sys_msleep:
  26              	.LFB141:
  27              		.file 1 "Middlewares/Third_Party/LwIP/src/core/sys.c"
   1:Middlewares/Third_Party/LwIP/src/core/sys.c **** /**
   2:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * @file
   3:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * lwIP Operating System abstraction
   4:Middlewares/Third_Party/LwIP/src/core/sys.c ****  *
   5:Middlewares/Third_Party/LwIP/src/core/sys.c ****  */
   6:Middlewares/Third_Party/LwIP/src/core/sys.c **** 
   7:Middlewares/Third_Party/LwIP/src/core/sys.c **** /*
   8:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * Copyright (c) 2001-2004 Swedish Institute of Computer Science.
   9:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * All rights reserved.
  10:Middlewares/Third_Party/LwIP/src/core/sys.c ****  *
  11:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * Redistribution and use in source and binary forms, with or without modification,
  12:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * are permitted provided that the following conditions are met:
  13:Middlewares/Third_Party/LwIP/src/core/sys.c ****  *
  14:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * 1. Redistributions of source code must retain the above copyright notice,
  15:Middlewares/Third_Party/LwIP/src/core/sys.c ****  *    this list of conditions and the following disclaimer.
  16:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  17:Middlewares/Third_Party/LwIP/src/core/sys.c ****  *    this list of conditions and the following disclaimer in the documentation
  18:Middlewares/Third_Party/LwIP/src/core/sys.c ****  *    and/or other materials provided with the distribution.
  19:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * 3. The name of the author may not be used to endorse or promote products
  20:Middlewares/Third_Party/LwIP/src/core/sys.c ****  *    derived from this software without specific prior written permission.
  21:Middlewares/Third_Party/LwIP/src/core/sys.c ****  *
  22:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR IMPLIED
  23:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  24:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT
  25:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
  26:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT
  27:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING
  30:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  31:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * OF SUCH DAMAGE.
ARM GAS  C:\Users\Student\AppData\Local\Temp\ccUEHLYv.s 			page 2


  32:Middlewares/Third_Party/LwIP/src/core/sys.c ****  *
  33:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * This file is part of the lwIP TCP/IP stack.
  34:Middlewares/Third_Party/LwIP/src/core/sys.c ****  *
  35:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * Author: Adam Dunkels <adam@sics.se>
  36:Middlewares/Third_Party/LwIP/src/core/sys.c ****  *
  37:Middlewares/Third_Party/LwIP/src/core/sys.c ****  */
  38:Middlewares/Third_Party/LwIP/src/core/sys.c **** 
  39:Middlewares/Third_Party/LwIP/src/core/sys.c **** #include "lwip/opt.h"
  40:Middlewares/Third_Party/LwIP/src/core/sys.c **** 
  41:Middlewares/Third_Party/LwIP/src/core/sys.c **** #include "lwip/sys.h"
  42:Middlewares/Third_Party/LwIP/src/core/sys.c **** 
  43:Middlewares/Third_Party/LwIP/src/core/sys.c **** /* Most of the functions defined in sys.h must be implemented in the
  44:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * architecture-dependent file sys_arch.c */
  45:Middlewares/Third_Party/LwIP/src/core/sys.c **** 
  46:Middlewares/Third_Party/LwIP/src/core/sys.c **** #if !NO_SYS
  47:Middlewares/Third_Party/LwIP/src/core/sys.c **** 
  48:Middlewares/Third_Party/LwIP/src/core/sys.c **** #ifndef sys_msleep
  49:Middlewares/Third_Party/LwIP/src/core/sys.c **** /**
  50:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * Sleep for some ms. Timeouts are NOT processed while sleeping.
  51:Middlewares/Third_Party/LwIP/src/core/sys.c ****  *
  52:Middlewares/Third_Party/LwIP/src/core/sys.c ****  * @param ms number of milliseconds to sleep
  53:Middlewares/Third_Party/LwIP/src/core/sys.c ****  */
  54:Middlewares/Third_Party/LwIP/src/core/sys.c **** void
  55:Middlewares/Third_Party/LwIP/src/core/sys.c **** sys_msleep(u32_t ms)
  56:Middlewares/Third_Party/LwIP/src/core/sys.c **** {
  28              		.loc 1 56 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              	.LVL0:
  57:Middlewares/Third_Party/LwIP/src/core/sys.c ****   if (ms > 0) {
  33              		.loc 1 57 0
  34 0000 00B9     		cbnz	r0, .L8
  35 0002 7047     		bx	lr
  36              	.L8:
  56:Middlewares/Third_Party/LwIP/src/core/sys.c ****   if (ms > 0) {
  37              		.loc 1 56 0
  38 0004 10B5     		push	{r4, lr}
  39              	.LCFI0:
  40              		.cfi_def_cfa_offset 8
  41              		.cfi_offset 4, -8
  42              		.cfi_offset 14, -4
  43 0006 82B0     		sub	sp, sp, #8
  44              	.LCFI1:
  45              		.cfi_def_cfa_offset 16
  46 0008 0446     		mov	r4, r0
  47              	.LBB2:
  58:Middlewares/Third_Party/LwIP/src/core/sys.c ****     sys_sem_t delaysem;
  59:Middlewares/Third_Party/LwIP/src/core/sys.c ****     err_t err = sys_sem_new(&delaysem, 0);
  48              		.loc 1 59 0
  49 000a 0021     		movs	r1, #0
  50 000c 01A8     		add	r0, sp, #4
  51              	.LVL1:
  52 000e FFF7FEFF 		bl	sys_sem_new
  53              	.LVL2:
  60:Middlewares/Third_Party/LwIP/src/core/sys.c ****     if (err == ERR_OK) {
  54              		.loc 1 60 0
ARM GAS  C:\Users\Student\AppData\Local\Temp\ccUEHLYv.s 			page 3


  55 0012 08B1     		cbz	r0, .L9
  56              	.LVL3:
  57              	.L1:
  58              	.LBE2:
  61:Middlewares/Third_Party/LwIP/src/core/sys.c ****       sys_arch_sem_wait(&delaysem, ms);
  62:Middlewares/Third_Party/LwIP/src/core/sys.c ****       sys_sem_free(&delaysem);
  63:Middlewares/Third_Party/LwIP/src/core/sys.c ****     }
  64:Middlewares/Third_Party/LwIP/src/core/sys.c ****   }
  65:Middlewares/Third_Party/LwIP/src/core/sys.c **** }
  59              		.loc 1 65 0
  60 0014 02B0     		add	sp, sp, #8
  61              	.LCFI2:
  62              		.cfi_remember_state
  63              		.cfi_def_cfa_offset 8
  64              		@ sp needed
  65 0016 10BD     		pop	{r4, pc}
  66              	.LVL4:
  67              	.L9:
  68              	.LCFI3:
  69              		.cfi_restore_state
  70              	.LBB3:
  61:Middlewares/Third_Party/LwIP/src/core/sys.c ****       sys_arch_sem_wait(&delaysem, ms);
  71              		.loc 1 61 0
  72 0018 2146     		mov	r1, r4
  73 001a 01A8     		add	r0, sp, #4
  74              	.LVL5:
  75 001c FFF7FEFF 		bl	sys_arch_sem_wait
  76              	.LVL6:
  62:Middlewares/Third_Party/LwIP/src/core/sys.c ****     }
  77              		.loc 1 62 0
  78 0020 01A8     		add	r0, sp, #4
  79 0022 FFF7FEFF 		bl	sys_sem_free
  80              	.LVL7:
  81              	.LBE3:
  82              		.loc 1 65 0
  83 0026 F5E7     		b	.L1
  84              		.cfi_endproc
  85              	.LFE141:
  87              		.text
  88              	.Letext0:
  89              		.file 2 "c:\\gcc_toolchain\\6_2017-q1-update\\arm-none-eabi\\include\\machine\\_default_types.h"
  90              		.file 3 "c:\\gcc_toolchain\\6_2017-q1-update\\arm-none-eabi\\include\\sys\\_stdint.h"
  91              		.file 4 "Drivers/CMSIS/Include/core_cm7.h"
  92              		.file 5 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/system_stm32f7xx.h"
  93              		.file 6 "c:\\gcc_toolchain\\6_2017-q1-update\\arm-none-eabi\\include\\sys\\lock.h"
  94              		.file 7 "c:\\gcc_toolchain\\6_2017-q1-update\\arm-none-eabi\\include\\sys\\_types.h"
  95              		.file 8 "c:\\gcc_toolchain\\6_2017-q1-update\\lib\\gcc\\arm-none-eabi\\6.3.1\\include\\stddef.h"
  96              		.file 9 "c:\\gcc_toolchain\\6_2017-q1-update\\arm-none-eabi\\include\\sys\\reent.h"
  97              		.file 10 "c:\\gcc_toolchain\\6_2017-q1-update\\arm-none-eabi\\include\\stdlib.h"
  98              		.file 11 "Middlewares/Third_Party/LwIP/src/include/lwip/arch.h"
  99              		.file 12 "Middlewares/Third_Party/LwIP/src/include/lwip/err.h"
 100              		.file 13 "Middlewares/Third_Party/FreeRTOS/Source/include/queue.h"
 101              		.file 14 "Middlewares/Third_Party/FreeRTOS/Source/include/semphr.h"
 102              		.file 15 "Middlewares/Third_Party/FreeRTOS/Source/CMSIS_RTOS/cmsis_os.h"
 103              		.file 16 "Middlewares/Third_Party/LwIP/system/arch/sys_arch.h"
 104              		.file 17 "Middlewares/Third_Party/LwIP/src/include/lwip/sys.h"
ARM GAS  C:\Users\Student\AppData\Local\Temp\ccUEHLYv.s 			page 4


DEFINED SYMBOLS
                            *ABS*:00000000 sys.c
C:\Users\Student\AppData\Local\Temp\ccUEHLYv.s:18     .text.sys_msleep:00000000 $t
C:\Users\Student\AppData\Local\Temp\ccUEHLYv.s:25     .text.sys_msleep:00000000 sys_msleep
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
sys_sem_new
sys_arch_sem_wait
sys_sem_free
