{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1563017998548 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1563017998550 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 13 15:39:58 2019 " "Processing started: Sat Jul 13 15:39:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1563017998550 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563017998550 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off riscv_cpu -c riscv_cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off riscv_cpu -c riscv_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563017998550 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1563017998842 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1563017998842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file riscv_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_cpu " "Found entity 1: riscv_cpu" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563018014034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramm.v 1 1 " "Found 1 design units, including 1 entities, in source file ramm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramm " "Found entity 1: ramm" {  } { { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563018014036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014036 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "riscv_cpu " "Elaborating entity \"riscv_cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1563018014103 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 riscv_cpu.v(111) " "Verilog HDL assignment warning at riscv_cpu.v(111): truncated value with size 32 to match size of target (4)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1563018014108 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "riscv_cpu.v(126) " "Verilog HDL Case Statement warning at riscv_cpu.v(126): case item expression never matches the case expression" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 126 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1563018014109 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "riscv_cpu.v(130) " "Verilog HDL Case Statement warning at riscv_cpu.v(130): case item expression never matches the case expression" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 130 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1563018014109 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "riscv_cpu.v(134) " "Verilog HDL Case Statement warning at riscv_cpu.v(134): case item expression never matches the case expression" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 134 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1563018014109 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "riscv_cpu.v(135) " "Verilog HDL Case Statement warning at riscv_cpu.v(135): case item expression never matches the case expression" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 135 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1563018014109 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "riscv_cpu.v(136) " "Verilog HDL Case Statement warning at riscv_cpu.v(136): case item expression never matches the case expression" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 136 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1563018014109 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "riscv_cpu.v(124) " "Verilog HDL Case Statement warning at riscv_cpu.v(124): incomplete case statement has no default case item" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 124 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1563018014109 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "riscv_cpu.v(242) " "Verilog HDL Case Statement warning at riscv_cpu.v(242): incomplete case statement has no default case item" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 242 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1563018014134 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 12 riscv_cpu.v(274) " "Verilog HDL assignment warning at riscv_cpu.v(274): truncated value with size 20 to match size of target (12)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1563018014143 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 12 riscv_cpu.v(286) " "Verilog HDL assignment warning at riscv_cpu.v(286): truncated value with size 20 to match size of target (12)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1563018014146 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "riscv_cpu.v(308) " "Verilog HDL Case Statement warning at riscv_cpu.v(308): incomplete case statement has no default case item" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 308 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1563018014153 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "riscv_cpu.v(380) " "Verilog HDL Case Statement warning at riscv_cpu.v(380): incomplete case statement has no default case item" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 380 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1563018014174 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 riscv_cpu.v(484) " "Verilog HDL assignment warning at riscv_cpu.v(484): truncated value with size 32 to match size of target (1)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1563018014193 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 riscv_cpu.v(486) " "Verilog HDL assignment warning at riscv_cpu.v(486): truncated value with size 32 to match size of target (1)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 486 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1563018014193 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 riscv_cpu.v(488) " "Verilog HDL assignment warning at riscv_cpu.v(488): truncated value with size 32 to match size of target (1)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 488 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1563018014193 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 riscv_cpu.v(490) " "Verilog HDL assignment warning at riscv_cpu.v(490): truncated value with size 32 to match size of target (1)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 490 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1563018014193 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 riscv_cpu.v(492) " "Verilog HDL assignment warning at riscv_cpu.v(492): truncated value with size 32 to match size of target (1)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 492 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1563018014193 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "riscv_cpu.v(482) " "Verilog HDL Case Statement warning at riscv_cpu.v(482): incomplete case statement has no default case item" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 482 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1563018014193 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "riscv_cpu.v(507) " "Verilog HDL Case Statement warning at riscv_cpu.v(507): incomplete case statement has no default case item" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 507 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1563018014195 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "riscv_cpu.v(526) " "Verilog HDL Case Statement warning at riscv_cpu.v(526): incomplete case statement has no default case item" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 526 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1563018014200 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "riscv_cpu.v(157) " "Verilog HDL Case Statement warning at riscv_cpu.v(157): incomplete case statement has no default case item" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 157 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1563018014200 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "socaddress riscv_cpu.v(97) " "Verilog HDL Always Construct warning at riscv_cpu.v(97): inferring latch(es) for variable \"socaddress\", which holds its previous value in one or more paths through the always construct" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1563018014256 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "socload riscv_cpu.v(97) " "Verilog HDL Always Construct warning at riscv_cpu.v(97): inferring latch(es) for variable \"socload\", which holds its previous value in one or more paths through the always construct" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1563018014256 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ledss riscv_cpu.v(97) " "Verilog HDL Always Construct warning at riscv_cpu.v(97): inferring latch(es) for variable \"ledss\", which holds its previous value in one or more paths through the always construct" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1563018014256 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "load riscv_cpu.v(97) " "Verilog HDL Always Construct warning at riscv_cpu.v(97): inferring latch(es) for variable \"load\", which holds its previous value in one or more paths through the always construct" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1563018014257 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "store riscv_cpu.v(97) " "Verilog HDL Always Construct warning at riscv_cpu.v(97): inferring latch(es) for variable \"store\", which holds its previous value in one or more paths through the always construct" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1563018014257 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wr_enable riscv_cpu.v(97) " "Verilog HDL Always Construct warning at riscv_cpu.v(97): inferring latch(es) for variable \"wr_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1563018014257 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "romline riscv_cpu.v(97) " "Verilog HDL Always Construct warning at riscv_cpu.v(97): inferring latch(es) for variable \"romline\", which holds its previous value in one or more paths through the always construct" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1563018014257 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "opcode riscv_cpu.v(97) " "Verilog HDL Always Construct warning at riscv_cpu.v(97): inferring latch(es) for variable \"opcode\", which holds its previous value in one or more paths through the always construct" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1563018014257 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "func3 riscv_cpu.v(97) " "Verilog HDL Always Construct warning at riscv_cpu.v(97): inferring latch(es) for variable \"func3\", which holds its previous value in one or more paths through the always construct" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1563018014257 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "imm20 riscv_cpu.v(97) " "Verilog HDL Always Construct warning at riscv_cpu.v(97): inferring latch(es) for variable \"imm20\", which holds its previous value in one or more paths through the always construct" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1563018014257 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rd riscv_cpu.v(97) " "Verilog HDL Always Construct warning at riscv_cpu.v(97): inferring latch(es) for variable \"rd\", which holds its previous value in one or more paths through the always construct" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1563018014257 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pc riscv_cpu.v(97) " "Verilog HDL Always Construct warning at riscv_cpu.v(97): inferring latch(es) for variable \"pc\", which holds its previous value in one or more paths through the always construct" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1563018014264 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rs1 riscv_cpu.v(97) " "Verilog HDL Always Construct warning at riscv_cpu.v(97): inferring latch(es) for variable \"rs1\", which holds its previous value in one or more paths through the always construct" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1563018014264 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "imm riscv_cpu.v(97) " "Verilog HDL Always Construct warning at riscv_cpu.v(97): inferring latch(es) for variable \"imm\", which holds its previous value in one or more paths through the always construct" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1563018014264 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rs2 riscv_cpu.v(97) " "Verilog HDL Always Construct warning at riscv_cpu.v(97): inferring latch(es) for variable \"rs2\", which holds its previous value in one or more paths through the always construct" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1563018014264 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "storeloadaddr riscv_cpu.v(97) " "Verilog HDL Always Construct warning at riscv_cpu.v(97): inferring latch(es) for variable \"storeloadaddr\", which holds its previous value in one or more paths through the always construct" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1563018014264 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "datwr riscv_cpu.v(97) " "Verilog HDL Always Construct warning at riscv_cpu.v(97): inferring latch(es) for variable \"datwr\", which holds its previous value in one or more paths through the always construct" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1563018014265 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[0\] riscv_cpu.v(121) " "Inferred latch for \"datwr\[0\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014472 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[1\] riscv_cpu.v(121) " "Inferred latch for \"datwr\[1\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014472 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[2\] riscv_cpu.v(121) " "Inferred latch for \"datwr\[2\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014472 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[3\] riscv_cpu.v(121) " "Inferred latch for \"datwr\[3\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014472 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[4\] riscv_cpu.v(121) " "Inferred latch for \"datwr\[4\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014472 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[5\] riscv_cpu.v(121) " "Inferred latch for \"datwr\[5\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014472 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[6\] riscv_cpu.v(121) " "Inferred latch for \"datwr\[6\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014473 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[7\] riscv_cpu.v(121) " "Inferred latch for \"datwr\[7\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014473 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[8\] riscv_cpu.v(121) " "Inferred latch for \"datwr\[8\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014473 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[9\] riscv_cpu.v(121) " "Inferred latch for \"datwr\[9\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014473 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[10\] riscv_cpu.v(121) " "Inferred latch for \"datwr\[10\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014473 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[11\] riscv_cpu.v(121) " "Inferred latch for \"datwr\[11\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014473 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[12\] riscv_cpu.v(121) " "Inferred latch for \"datwr\[12\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014474 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[13\] riscv_cpu.v(121) " "Inferred latch for \"datwr\[13\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014474 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[14\] riscv_cpu.v(121) " "Inferred latch for \"datwr\[14\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014474 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[15\] riscv_cpu.v(121) " "Inferred latch for \"datwr\[15\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014474 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[16\] riscv_cpu.v(121) " "Inferred latch for \"datwr\[16\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014474 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[17\] riscv_cpu.v(121) " "Inferred latch for \"datwr\[17\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014474 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[18\] riscv_cpu.v(121) " "Inferred latch for \"datwr\[18\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014474 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[19\] riscv_cpu.v(121) " "Inferred latch for \"datwr\[19\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014474 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[20\] riscv_cpu.v(121) " "Inferred latch for \"datwr\[20\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014475 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[21\] riscv_cpu.v(121) " "Inferred latch for \"datwr\[21\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014475 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[22\] riscv_cpu.v(121) " "Inferred latch for \"datwr\[22\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014475 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[23\] riscv_cpu.v(121) " "Inferred latch for \"datwr\[23\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014475 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[24\] riscv_cpu.v(121) " "Inferred latch for \"datwr\[24\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014475 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[25\] riscv_cpu.v(121) " "Inferred latch for \"datwr\[25\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014475 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[26\] riscv_cpu.v(121) " "Inferred latch for \"datwr\[26\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014475 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[27\] riscv_cpu.v(121) " "Inferred latch for \"datwr\[27\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014475 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[28\] riscv_cpu.v(121) " "Inferred latch for \"datwr\[28\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014476 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[29\] riscv_cpu.v(121) " "Inferred latch for \"datwr\[29\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014476 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[30\] riscv_cpu.v(121) " "Inferred latch for \"datwr\[30\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014476 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[31\] riscv_cpu.v(121) " "Inferred latch for \"datwr\[31\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014476 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[0\] riscv_cpu.v(121) " "Inferred latch for \"storeloadaddr\[0\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014476 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[1\] riscv_cpu.v(121) " "Inferred latch for \"storeloadaddr\[1\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014476 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[2\] riscv_cpu.v(121) " "Inferred latch for \"storeloadaddr\[2\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014476 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[3\] riscv_cpu.v(121) " "Inferred latch for \"storeloadaddr\[3\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014477 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[4\] riscv_cpu.v(121) " "Inferred latch for \"storeloadaddr\[4\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014477 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[5\] riscv_cpu.v(121) " "Inferred latch for \"storeloadaddr\[5\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014477 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[6\] riscv_cpu.v(121) " "Inferred latch for \"storeloadaddr\[6\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014477 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[7\] riscv_cpu.v(121) " "Inferred latch for \"storeloadaddr\[7\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014477 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[8\] riscv_cpu.v(121) " "Inferred latch for \"storeloadaddr\[8\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014477 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[9\] riscv_cpu.v(121) " "Inferred latch for \"storeloadaddr\[9\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014477 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[10\] riscv_cpu.v(121) " "Inferred latch for \"storeloadaddr\[10\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014477 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[11\] riscv_cpu.v(121) " "Inferred latch for \"storeloadaddr\[11\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014477 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[12\] riscv_cpu.v(121) " "Inferred latch for \"storeloadaddr\[12\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014477 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[13\] riscv_cpu.v(121) " "Inferred latch for \"storeloadaddr\[13\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014478 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[14\] riscv_cpu.v(121) " "Inferred latch for \"storeloadaddr\[14\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014478 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[15\] riscv_cpu.v(121) " "Inferred latch for \"storeloadaddr\[15\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014478 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[16\] riscv_cpu.v(121) " "Inferred latch for \"storeloadaddr\[16\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014478 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[17\] riscv_cpu.v(121) " "Inferred latch for \"storeloadaddr\[17\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014478 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[18\] riscv_cpu.v(121) " "Inferred latch for \"storeloadaddr\[18\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014478 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[19\] riscv_cpu.v(121) " "Inferred latch for \"storeloadaddr\[19\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014478 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[20\] riscv_cpu.v(121) " "Inferred latch for \"storeloadaddr\[20\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014478 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[21\] riscv_cpu.v(121) " "Inferred latch for \"storeloadaddr\[21\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014479 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[22\] riscv_cpu.v(121) " "Inferred latch for \"storeloadaddr\[22\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014479 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[23\] riscv_cpu.v(121) " "Inferred latch for \"storeloadaddr\[23\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014479 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[24\] riscv_cpu.v(121) " "Inferred latch for \"storeloadaddr\[24\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014479 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[25\] riscv_cpu.v(121) " "Inferred latch for \"storeloadaddr\[25\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014479 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[26\] riscv_cpu.v(121) " "Inferred latch for \"storeloadaddr\[26\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014479 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[27\] riscv_cpu.v(121) " "Inferred latch for \"storeloadaddr\[27\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014479 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[28\] riscv_cpu.v(121) " "Inferred latch for \"storeloadaddr\[28\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014479 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[29\] riscv_cpu.v(121) " "Inferred latch for \"storeloadaddr\[29\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014480 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[30\] riscv_cpu.v(121) " "Inferred latch for \"storeloadaddr\[30\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014480 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[31\] riscv_cpu.v(121) " "Inferred latch for \"storeloadaddr\[31\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014480 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[0\] riscv_cpu.v(121) " "Inferred latch for \"pc\[0\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014480 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[1\] riscv_cpu.v(121) " "Inferred latch for \"pc\[1\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014480 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[2\] riscv_cpu.v(121) " "Inferred latch for \"pc\[2\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014480 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[3\] riscv_cpu.v(121) " "Inferred latch for \"pc\[3\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014481 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[4\] riscv_cpu.v(121) " "Inferred latch for \"pc\[4\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014481 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[5\] riscv_cpu.v(121) " "Inferred latch for \"pc\[5\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014481 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[6\] riscv_cpu.v(121) " "Inferred latch for \"pc\[6\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014481 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[7\] riscv_cpu.v(121) " "Inferred latch for \"pc\[7\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014482 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[8\] riscv_cpu.v(121) " "Inferred latch for \"pc\[8\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014482 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[9\] riscv_cpu.v(121) " "Inferred latch for \"pc\[9\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014482 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[10\] riscv_cpu.v(121) " "Inferred latch for \"pc\[10\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014482 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[11\] riscv_cpu.v(121) " "Inferred latch for \"pc\[11\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014483 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[12\] riscv_cpu.v(121) " "Inferred latch for \"pc\[12\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014483 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[13\] riscv_cpu.v(121) " "Inferred latch for \"pc\[13\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014483 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[14\] riscv_cpu.v(121) " "Inferred latch for \"pc\[14\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014484 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[15\] riscv_cpu.v(121) " "Inferred latch for \"pc\[15\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014484 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[16\] riscv_cpu.v(121) " "Inferred latch for \"pc\[16\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014484 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[17\] riscv_cpu.v(121) " "Inferred latch for \"pc\[17\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014484 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[18\] riscv_cpu.v(121) " "Inferred latch for \"pc\[18\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014485 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[19\] riscv_cpu.v(121) " "Inferred latch for \"pc\[19\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014485 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[20\] riscv_cpu.v(121) " "Inferred latch for \"pc\[20\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014485 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[21\] riscv_cpu.v(121) " "Inferred latch for \"pc\[21\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014485 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[22\] riscv_cpu.v(121) " "Inferred latch for \"pc\[22\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014486 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[23\] riscv_cpu.v(121) " "Inferred latch for \"pc\[23\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014486 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[24\] riscv_cpu.v(121) " "Inferred latch for \"pc\[24\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014486 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[25\] riscv_cpu.v(121) " "Inferred latch for \"pc\[25\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014486 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[26\] riscv_cpu.v(121) " "Inferred latch for \"pc\[26\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014487 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[27\] riscv_cpu.v(121) " "Inferred latch for \"pc\[27\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014487 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[28\] riscv_cpu.v(121) " "Inferred latch for \"pc\[28\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014487 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[29\] riscv_cpu.v(121) " "Inferred latch for \"pc\[29\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014487 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[30\] riscv_cpu.v(121) " "Inferred latch for \"pc\[30\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014488 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[31\] riscv_cpu.v(121) " "Inferred latch for \"pc\[31\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014488 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[0\] riscv_cpu.v(121) " "Inferred latch for \"registers\[31\]\[0\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014488 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[1\] riscv_cpu.v(121) " "Inferred latch for \"registers\[31\]\[1\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014488 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[2\] riscv_cpu.v(121) " "Inferred latch for \"registers\[31\]\[2\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014489 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[3\] riscv_cpu.v(121) " "Inferred latch for \"registers\[31\]\[3\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014489 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[4\] riscv_cpu.v(121) " "Inferred latch for \"registers\[31\]\[4\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014490 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[5\] riscv_cpu.v(121) " "Inferred latch for \"registers\[31\]\[5\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014490 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[6\] riscv_cpu.v(121) " "Inferred latch for \"registers\[31\]\[6\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014490 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[7\] riscv_cpu.v(121) " "Inferred latch for \"registers\[31\]\[7\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014490 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[8\] riscv_cpu.v(121) " "Inferred latch for \"registers\[31\]\[8\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014491 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[9\] riscv_cpu.v(121) " "Inferred latch for \"registers\[31\]\[9\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014491 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[10\] riscv_cpu.v(121) " "Inferred latch for \"registers\[31\]\[10\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014491 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[11\] riscv_cpu.v(121) " "Inferred latch for \"registers\[31\]\[11\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014492 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[12\] riscv_cpu.v(121) " "Inferred latch for \"registers\[31\]\[12\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014492 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[13\] riscv_cpu.v(121) " "Inferred latch for \"registers\[31\]\[13\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014492 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[14\] riscv_cpu.v(121) " "Inferred latch for \"registers\[31\]\[14\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014493 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[15\] riscv_cpu.v(121) " "Inferred latch for \"registers\[31\]\[15\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014493 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[16\] riscv_cpu.v(121) " "Inferred latch for \"registers\[31\]\[16\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014493 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[17\] riscv_cpu.v(121) " "Inferred latch for \"registers\[31\]\[17\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014494 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[18\] riscv_cpu.v(121) " "Inferred latch for \"registers\[31\]\[18\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014494 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[19\] riscv_cpu.v(121) " "Inferred latch for \"registers\[31\]\[19\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014494 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[20\] riscv_cpu.v(121) " "Inferred latch for \"registers\[31\]\[20\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014494 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[21\] riscv_cpu.v(121) " "Inferred latch for \"registers\[31\]\[21\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014495 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[22\] riscv_cpu.v(121) " "Inferred latch for \"registers\[31\]\[22\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014495 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[23\] riscv_cpu.v(121) " "Inferred latch for \"registers\[31\]\[23\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014495 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[24\] riscv_cpu.v(121) " "Inferred latch for \"registers\[31\]\[24\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014496 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[25\] riscv_cpu.v(121) " "Inferred latch for \"registers\[31\]\[25\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014496 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[26\] riscv_cpu.v(121) " "Inferred latch for \"registers\[31\]\[26\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014496 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[27\] riscv_cpu.v(121) " "Inferred latch for \"registers\[31\]\[27\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014496 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[28\] riscv_cpu.v(121) " "Inferred latch for \"registers\[31\]\[28\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014497 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[29\] riscv_cpu.v(121) " "Inferred latch for \"registers\[31\]\[29\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014497 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[30\] riscv_cpu.v(121) " "Inferred latch for \"registers\[31\]\[30\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014497 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[31\] riscv_cpu.v(121) " "Inferred latch for \"registers\[31\]\[31\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014498 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[0\] riscv_cpu.v(121) " "Inferred latch for \"registers\[30\]\[0\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014498 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[1\] riscv_cpu.v(121) " "Inferred latch for \"registers\[30\]\[1\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014498 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[2\] riscv_cpu.v(121) " "Inferred latch for \"registers\[30\]\[2\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014499 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[3\] riscv_cpu.v(121) " "Inferred latch for \"registers\[30\]\[3\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014499 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[4\] riscv_cpu.v(121) " "Inferred latch for \"registers\[30\]\[4\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014499 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[5\] riscv_cpu.v(121) " "Inferred latch for \"registers\[30\]\[5\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014499 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[6\] riscv_cpu.v(121) " "Inferred latch for \"registers\[30\]\[6\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014500 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[7\] riscv_cpu.v(121) " "Inferred latch for \"registers\[30\]\[7\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014500 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[8\] riscv_cpu.v(121) " "Inferred latch for \"registers\[30\]\[8\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014500 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[9\] riscv_cpu.v(121) " "Inferred latch for \"registers\[30\]\[9\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014500 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[10\] riscv_cpu.v(121) " "Inferred latch for \"registers\[30\]\[10\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014501 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[11\] riscv_cpu.v(121) " "Inferred latch for \"registers\[30\]\[11\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014501 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[12\] riscv_cpu.v(121) " "Inferred latch for \"registers\[30\]\[12\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014501 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[13\] riscv_cpu.v(121) " "Inferred latch for \"registers\[30\]\[13\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014502 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[14\] riscv_cpu.v(121) " "Inferred latch for \"registers\[30\]\[14\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014502 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[15\] riscv_cpu.v(121) " "Inferred latch for \"registers\[30\]\[15\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014502 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[16\] riscv_cpu.v(121) " "Inferred latch for \"registers\[30\]\[16\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014503 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[17\] riscv_cpu.v(121) " "Inferred latch for \"registers\[30\]\[17\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014503 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[18\] riscv_cpu.v(121) " "Inferred latch for \"registers\[30\]\[18\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014503 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[19\] riscv_cpu.v(121) " "Inferred latch for \"registers\[30\]\[19\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014504 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[20\] riscv_cpu.v(121) " "Inferred latch for \"registers\[30\]\[20\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014504 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[21\] riscv_cpu.v(121) " "Inferred latch for \"registers\[30\]\[21\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014504 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[22\] riscv_cpu.v(121) " "Inferred latch for \"registers\[30\]\[22\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014504 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[23\] riscv_cpu.v(121) " "Inferred latch for \"registers\[30\]\[23\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014505 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[24\] riscv_cpu.v(121) " "Inferred latch for \"registers\[30\]\[24\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014505 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[25\] riscv_cpu.v(121) " "Inferred latch for \"registers\[30\]\[25\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014505 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[26\] riscv_cpu.v(121) " "Inferred latch for \"registers\[30\]\[26\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014506 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[27\] riscv_cpu.v(121) " "Inferred latch for \"registers\[30\]\[27\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014506 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[28\] riscv_cpu.v(121) " "Inferred latch for \"registers\[30\]\[28\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014506 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[29\] riscv_cpu.v(121) " "Inferred latch for \"registers\[30\]\[29\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014507 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[30\] riscv_cpu.v(121) " "Inferred latch for \"registers\[30\]\[30\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014507 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[31\] riscv_cpu.v(121) " "Inferred latch for \"registers\[30\]\[31\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014507 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[0\] riscv_cpu.v(121) " "Inferred latch for \"registers\[29\]\[0\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014508 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[1\] riscv_cpu.v(121) " "Inferred latch for \"registers\[29\]\[1\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014508 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[2\] riscv_cpu.v(121) " "Inferred latch for \"registers\[29\]\[2\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014508 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[3\] riscv_cpu.v(121) " "Inferred latch for \"registers\[29\]\[3\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014509 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[4\] riscv_cpu.v(121) " "Inferred latch for \"registers\[29\]\[4\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014509 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[5\] riscv_cpu.v(121) " "Inferred latch for \"registers\[29\]\[5\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014509 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[6\] riscv_cpu.v(121) " "Inferred latch for \"registers\[29\]\[6\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014510 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[7\] riscv_cpu.v(121) " "Inferred latch for \"registers\[29\]\[7\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014510 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[8\] riscv_cpu.v(121) " "Inferred latch for \"registers\[29\]\[8\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014510 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[9\] riscv_cpu.v(121) " "Inferred latch for \"registers\[29\]\[9\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014511 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[10\] riscv_cpu.v(121) " "Inferred latch for \"registers\[29\]\[10\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014511 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[11\] riscv_cpu.v(121) " "Inferred latch for \"registers\[29\]\[11\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014511 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[12\] riscv_cpu.v(121) " "Inferred latch for \"registers\[29\]\[12\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014512 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[13\] riscv_cpu.v(121) " "Inferred latch for \"registers\[29\]\[13\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014512 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[14\] riscv_cpu.v(121) " "Inferred latch for \"registers\[29\]\[14\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014512 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[15\] riscv_cpu.v(121) " "Inferred latch for \"registers\[29\]\[15\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014512 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[16\] riscv_cpu.v(121) " "Inferred latch for \"registers\[29\]\[16\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014513 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[17\] riscv_cpu.v(121) " "Inferred latch for \"registers\[29\]\[17\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014513 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[18\] riscv_cpu.v(121) " "Inferred latch for \"registers\[29\]\[18\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014513 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[19\] riscv_cpu.v(121) " "Inferred latch for \"registers\[29\]\[19\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014514 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[20\] riscv_cpu.v(121) " "Inferred latch for \"registers\[29\]\[20\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014514 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[21\] riscv_cpu.v(121) " "Inferred latch for \"registers\[29\]\[21\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014515 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[22\] riscv_cpu.v(121) " "Inferred latch for \"registers\[29\]\[22\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014515 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[23\] riscv_cpu.v(121) " "Inferred latch for \"registers\[29\]\[23\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014515 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[24\] riscv_cpu.v(121) " "Inferred latch for \"registers\[29\]\[24\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014515 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[25\] riscv_cpu.v(121) " "Inferred latch for \"registers\[29\]\[25\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014516 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[26\] riscv_cpu.v(121) " "Inferred latch for \"registers\[29\]\[26\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014516 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[27\] riscv_cpu.v(121) " "Inferred latch for \"registers\[29\]\[27\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014516 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[28\] riscv_cpu.v(121) " "Inferred latch for \"registers\[29\]\[28\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014517 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[29\] riscv_cpu.v(121) " "Inferred latch for \"registers\[29\]\[29\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014517 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[30\] riscv_cpu.v(121) " "Inferred latch for \"registers\[29\]\[30\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014517 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[31\] riscv_cpu.v(121) " "Inferred latch for \"registers\[29\]\[31\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014518 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[0\] riscv_cpu.v(121) " "Inferred latch for \"registers\[28\]\[0\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014518 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[1\] riscv_cpu.v(121) " "Inferred latch for \"registers\[28\]\[1\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014518 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[2\] riscv_cpu.v(121) " "Inferred latch for \"registers\[28\]\[2\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014519 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[3\] riscv_cpu.v(121) " "Inferred latch for \"registers\[28\]\[3\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014519 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[4\] riscv_cpu.v(121) " "Inferred latch for \"registers\[28\]\[4\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014519 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[5\] riscv_cpu.v(121) " "Inferred latch for \"registers\[28\]\[5\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014520 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[6\] riscv_cpu.v(121) " "Inferred latch for \"registers\[28\]\[6\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014520 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[7\] riscv_cpu.v(121) " "Inferred latch for \"registers\[28\]\[7\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014520 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[8\] riscv_cpu.v(121) " "Inferred latch for \"registers\[28\]\[8\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014520 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[9\] riscv_cpu.v(121) " "Inferred latch for \"registers\[28\]\[9\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014521 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[10\] riscv_cpu.v(121) " "Inferred latch for \"registers\[28\]\[10\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014521 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[11\] riscv_cpu.v(121) " "Inferred latch for \"registers\[28\]\[11\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014521 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[12\] riscv_cpu.v(121) " "Inferred latch for \"registers\[28\]\[12\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014522 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[13\] riscv_cpu.v(121) " "Inferred latch for \"registers\[28\]\[13\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014522 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[14\] riscv_cpu.v(121) " "Inferred latch for \"registers\[28\]\[14\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014522 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[15\] riscv_cpu.v(121) " "Inferred latch for \"registers\[28\]\[15\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014523 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[16\] riscv_cpu.v(121) " "Inferred latch for \"registers\[28\]\[16\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014523 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[17\] riscv_cpu.v(121) " "Inferred latch for \"registers\[28\]\[17\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014523 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[18\] riscv_cpu.v(121) " "Inferred latch for \"registers\[28\]\[18\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014524 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[19\] riscv_cpu.v(121) " "Inferred latch for \"registers\[28\]\[19\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014524 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[20\] riscv_cpu.v(121) " "Inferred latch for \"registers\[28\]\[20\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014524 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[21\] riscv_cpu.v(121) " "Inferred latch for \"registers\[28\]\[21\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014525 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[22\] riscv_cpu.v(121) " "Inferred latch for \"registers\[28\]\[22\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014525 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[23\] riscv_cpu.v(121) " "Inferred latch for \"registers\[28\]\[23\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014525 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[24\] riscv_cpu.v(121) " "Inferred latch for \"registers\[28\]\[24\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014528 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[25\] riscv_cpu.v(121) " "Inferred latch for \"registers\[28\]\[25\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014529 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[26\] riscv_cpu.v(121) " "Inferred latch for \"registers\[28\]\[26\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014529 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[27\] riscv_cpu.v(121) " "Inferred latch for \"registers\[28\]\[27\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014529 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[28\] riscv_cpu.v(121) " "Inferred latch for \"registers\[28\]\[28\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014530 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[29\] riscv_cpu.v(121) " "Inferred latch for \"registers\[28\]\[29\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014530 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[30\] riscv_cpu.v(121) " "Inferred latch for \"registers\[28\]\[30\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014530 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[31\] riscv_cpu.v(121) " "Inferred latch for \"registers\[28\]\[31\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014531 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[0\] riscv_cpu.v(121) " "Inferred latch for \"registers\[27\]\[0\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014531 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[1\] riscv_cpu.v(121) " "Inferred latch for \"registers\[27\]\[1\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014531 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[2\] riscv_cpu.v(121) " "Inferred latch for \"registers\[27\]\[2\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014532 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[3\] riscv_cpu.v(121) " "Inferred latch for \"registers\[27\]\[3\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014532 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[4\] riscv_cpu.v(121) " "Inferred latch for \"registers\[27\]\[4\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014532 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[5\] riscv_cpu.v(121) " "Inferred latch for \"registers\[27\]\[5\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014533 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[6\] riscv_cpu.v(121) " "Inferred latch for \"registers\[27\]\[6\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014533 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[7\] riscv_cpu.v(121) " "Inferred latch for \"registers\[27\]\[7\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014533 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[8\] riscv_cpu.v(121) " "Inferred latch for \"registers\[27\]\[8\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014534 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[9\] riscv_cpu.v(121) " "Inferred latch for \"registers\[27\]\[9\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014534 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[10\] riscv_cpu.v(121) " "Inferred latch for \"registers\[27\]\[10\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014534 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[11\] riscv_cpu.v(121) " "Inferred latch for \"registers\[27\]\[11\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014535 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[12\] riscv_cpu.v(121) " "Inferred latch for \"registers\[27\]\[12\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014535 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[13\] riscv_cpu.v(121) " "Inferred latch for \"registers\[27\]\[13\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014536 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[14\] riscv_cpu.v(121) " "Inferred latch for \"registers\[27\]\[14\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014536 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[15\] riscv_cpu.v(121) " "Inferred latch for \"registers\[27\]\[15\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014536 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[16\] riscv_cpu.v(121) " "Inferred latch for \"registers\[27\]\[16\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014537 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[17\] riscv_cpu.v(121) " "Inferred latch for \"registers\[27\]\[17\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014537 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[18\] riscv_cpu.v(121) " "Inferred latch for \"registers\[27\]\[18\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014537 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[19\] riscv_cpu.v(121) " "Inferred latch for \"registers\[27\]\[19\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014537 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[20\] riscv_cpu.v(121) " "Inferred latch for \"registers\[27\]\[20\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014538 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[21\] riscv_cpu.v(121) " "Inferred latch for \"registers\[27\]\[21\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014538 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[22\] riscv_cpu.v(121) " "Inferred latch for \"registers\[27\]\[22\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014538 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[23\] riscv_cpu.v(121) " "Inferred latch for \"registers\[27\]\[23\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014539 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[24\] riscv_cpu.v(121) " "Inferred latch for \"registers\[27\]\[24\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014539 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[25\] riscv_cpu.v(121) " "Inferred latch for \"registers\[27\]\[25\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014540 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[26\] riscv_cpu.v(121) " "Inferred latch for \"registers\[27\]\[26\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014540 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[27\] riscv_cpu.v(121) " "Inferred latch for \"registers\[27\]\[27\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014540 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[28\] riscv_cpu.v(121) " "Inferred latch for \"registers\[27\]\[28\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014541 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[29\] riscv_cpu.v(121) " "Inferred latch for \"registers\[27\]\[29\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014541 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[30\] riscv_cpu.v(121) " "Inferred latch for \"registers\[27\]\[30\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014541 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[31\] riscv_cpu.v(121) " "Inferred latch for \"registers\[27\]\[31\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014542 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[0\] riscv_cpu.v(121) " "Inferred latch for \"registers\[26\]\[0\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014542 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[1\] riscv_cpu.v(121) " "Inferred latch for \"registers\[26\]\[1\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014542 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[2\] riscv_cpu.v(121) " "Inferred latch for \"registers\[26\]\[2\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014542 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[3\] riscv_cpu.v(121) " "Inferred latch for \"registers\[26\]\[3\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014543 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[4\] riscv_cpu.v(121) " "Inferred latch for \"registers\[26\]\[4\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014543 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[5\] riscv_cpu.v(121) " "Inferred latch for \"registers\[26\]\[5\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014543 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[6\] riscv_cpu.v(121) " "Inferred latch for \"registers\[26\]\[6\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014544 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[7\] riscv_cpu.v(121) " "Inferred latch for \"registers\[26\]\[7\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014544 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[8\] riscv_cpu.v(121) " "Inferred latch for \"registers\[26\]\[8\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014544 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[9\] riscv_cpu.v(121) " "Inferred latch for \"registers\[26\]\[9\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014545 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[10\] riscv_cpu.v(121) " "Inferred latch for \"registers\[26\]\[10\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014545 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[11\] riscv_cpu.v(121) " "Inferred latch for \"registers\[26\]\[11\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014545 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[12\] riscv_cpu.v(121) " "Inferred latch for \"registers\[26\]\[12\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014546 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[13\] riscv_cpu.v(121) " "Inferred latch for \"registers\[26\]\[13\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014546 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[14\] riscv_cpu.v(121) " "Inferred latch for \"registers\[26\]\[14\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014546 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[15\] riscv_cpu.v(121) " "Inferred latch for \"registers\[26\]\[15\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014547 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[16\] riscv_cpu.v(121) " "Inferred latch for \"registers\[26\]\[16\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014547 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[17\] riscv_cpu.v(121) " "Inferred latch for \"registers\[26\]\[17\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014547 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[18\] riscv_cpu.v(121) " "Inferred latch for \"registers\[26\]\[18\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014548 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[19\] riscv_cpu.v(121) " "Inferred latch for \"registers\[26\]\[19\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014548 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[20\] riscv_cpu.v(121) " "Inferred latch for \"registers\[26\]\[20\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014548 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[21\] riscv_cpu.v(121) " "Inferred latch for \"registers\[26\]\[21\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014549 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[22\] riscv_cpu.v(121) " "Inferred latch for \"registers\[26\]\[22\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014549 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[23\] riscv_cpu.v(121) " "Inferred latch for \"registers\[26\]\[23\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014549 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[24\] riscv_cpu.v(121) " "Inferred latch for \"registers\[26\]\[24\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014550 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[25\] riscv_cpu.v(121) " "Inferred latch for \"registers\[26\]\[25\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014550 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[26\] riscv_cpu.v(121) " "Inferred latch for \"registers\[26\]\[26\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014550 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[27\] riscv_cpu.v(121) " "Inferred latch for \"registers\[26\]\[27\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014551 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[28\] riscv_cpu.v(121) " "Inferred latch for \"registers\[26\]\[28\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014551 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[29\] riscv_cpu.v(121) " "Inferred latch for \"registers\[26\]\[29\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014551 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[30\] riscv_cpu.v(121) " "Inferred latch for \"registers\[26\]\[30\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014552 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[31\] riscv_cpu.v(121) " "Inferred latch for \"registers\[26\]\[31\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014552 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[0\] riscv_cpu.v(121) " "Inferred latch for \"registers\[25\]\[0\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014552 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[1\] riscv_cpu.v(121) " "Inferred latch for \"registers\[25\]\[1\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014553 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[2\] riscv_cpu.v(121) " "Inferred latch for \"registers\[25\]\[2\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014553 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[3\] riscv_cpu.v(121) " "Inferred latch for \"registers\[25\]\[3\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014553 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[4\] riscv_cpu.v(121) " "Inferred latch for \"registers\[25\]\[4\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014554 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[5\] riscv_cpu.v(121) " "Inferred latch for \"registers\[25\]\[5\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014554 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[6\] riscv_cpu.v(121) " "Inferred latch for \"registers\[25\]\[6\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014554 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[7\] riscv_cpu.v(121) " "Inferred latch for \"registers\[25\]\[7\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014555 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[8\] riscv_cpu.v(121) " "Inferred latch for \"registers\[25\]\[8\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014555 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[9\] riscv_cpu.v(121) " "Inferred latch for \"registers\[25\]\[9\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014555 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[10\] riscv_cpu.v(121) " "Inferred latch for \"registers\[25\]\[10\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014556 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[11\] riscv_cpu.v(121) " "Inferred latch for \"registers\[25\]\[11\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014556 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[12\] riscv_cpu.v(121) " "Inferred latch for \"registers\[25\]\[12\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014556 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[13\] riscv_cpu.v(121) " "Inferred latch for \"registers\[25\]\[13\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014557 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[14\] riscv_cpu.v(121) " "Inferred latch for \"registers\[25\]\[14\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014557 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[15\] riscv_cpu.v(121) " "Inferred latch for \"registers\[25\]\[15\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014557 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[16\] riscv_cpu.v(121) " "Inferred latch for \"registers\[25\]\[16\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014558 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[17\] riscv_cpu.v(121) " "Inferred latch for \"registers\[25\]\[17\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014558 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[18\] riscv_cpu.v(121) " "Inferred latch for \"registers\[25\]\[18\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014558 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[19\] riscv_cpu.v(121) " "Inferred latch for \"registers\[25\]\[19\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014559 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[20\] riscv_cpu.v(121) " "Inferred latch for \"registers\[25\]\[20\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014559 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[21\] riscv_cpu.v(121) " "Inferred latch for \"registers\[25\]\[21\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014559 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[22\] riscv_cpu.v(121) " "Inferred latch for \"registers\[25\]\[22\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014560 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[23\] riscv_cpu.v(121) " "Inferred latch for \"registers\[25\]\[23\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014561 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[24\] riscv_cpu.v(121) " "Inferred latch for \"registers\[25\]\[24\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014561 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[25\] riscv_cpu.v(121) " "Inferred latch for \"registers\[25\]\[25\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014562 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[26\] riscv_cpu.v(121) " "Inferred latch for \"registers\[25\]\[26\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014562 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[27\] riscv_cpu.v(121) " "Inferred latch for \"registers\[25\]\[27\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014563 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[28\] riscv_cpu.v(121) " "Inferred latch for \"registers\[25\]\[28\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014563 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[29\] riscv_cpu.v(121) " "Inferred latch for \"registers\[25\]\[29\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014564 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[30\] riscv_cpu.v(121) " "Inferred latch for \"registers\[25\]\[30\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014564 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[31\] riscv_cpu.v(121) " "Inferred latch for \"registers\[25\]\[31\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014564 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[0\] riscv_cpu.v(121) " "Inferred latch for \"registers\[24\]\[0\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014565 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[1\] riscv_cpu.v(121) " "Inferred latch for \"registers\[24\]\[1\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014565 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[2\] riscv_cpu.v(121) " "Inferred latch for \"registers\[24\]\[2\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014565 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[3\] riscv_cpu.v(121) " "Inferred latch for \"registers\[24\]\[3\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014566 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[4\] riscv_cpu.v(121) " "Inferred latch for \"registers\[24\]\[4\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014566 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[5\] riscv_cpu.v(121) " "Inferred latch for \"registers\[24\]\[5\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014566 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[6\] riscv_cpu.v(121) " "Inferred latch for \"registers\[24\]\[6\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014567 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[7\] riscv_cpu.v(121) " "Inferred latch for \"registers\[24\]\[7\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014567 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[8\] riscv_cpu.v(121) " "Inferred latch for \"registers\[24\]\[8\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014567 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[9\] riscv_cpu.v(121) " "Inferred latch for \"registers\[24\]\[9\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014568 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[10\] riscv_cpu.v(121) " "Inferred latch for \"registers\[24\]\[10\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014568 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[11\] riscv_cpu.v(121) " "Inferred latch for \"registers\[24\]\[11\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014568 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[12\] riscv_cpu.v(121) " "Inferred latch for \"registers\[24\]\[12\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014569 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[13\] riscv_cpu.v(121) " "Inferred latch for \"registers\[24\]\[13\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014569 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[14\] riscv_cpu.v(121) " "Inferred latch for \"registers\[24\]\[14\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014569 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[15\] riscv_cpu.v(121) " "Inferred latch for \"registers\[24\]\[15\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014570 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[16\] riscv_cpu.v(121) " "Inferred latch for \"registers\[24\]\[16\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014570 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[17\] riscv_cpu.v(121) " "Inferred latch for \"registers\[24\]\[17\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014570 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[18\] riscv_cpu.v(121) " "Inferred latch for \"registers\[24\]\[18\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014571 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[19\] riscv_cpu.v(121) " "Inferred latch for \"registers\[24\]\[19\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014571 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[20\] riscv_cpu.v(121) " "Inferred latch for \"registers\[24\]\[20\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014571 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[21\] riscv_cpu.v(121) " "Inferred latch for \"registers\[24\]\[21\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014572 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[22\] riscv_cpu.v(121) " "Inferred latch for \"registers\[24\]\[22\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014572 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[23\] riscv_cpu.v(121) " "Inferred latch for \"registers\[24\]\[23\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014572 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[24\] riscv_cpu.v(121) " "Inferred latch for \"registers\[24\]\[24\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014573 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[25\] riscv_cpu.v(121) " "Inferred latch for \"registers\[24\]\[25\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014573 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[26\] riscv_cpu.v(121) " "Inferred latch for \"registers\[24\]\[26\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014573 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[27\] riscv_cpu.v(121) " "Inferred latch for \"registers\[24\]\[27\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014574 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[28\] riscv_cpu.v(121) " "Inferred latch for \"registers\[24\]\[28\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014574 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[29\] riscv_cpu.v(121) " "Inferred latch for \"registers\[24\]\[29\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014575 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[30\] riscv_cpu.v(121) " "Inferred latch for \"registers\[24\]\[30\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014575 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[31\] riscv_cpu.v(121) " "Inferred latch for \"registers\[24\]\[31\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014575 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[0\] riscv_cpu.v(121) " "Inferred latch for \"registers\[23\]\[0\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014576 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[1\] riscv_cpu.v(121) " "Inferred latch for \"registers\[23\]\[1\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014576 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[2\] riscv_cpu.v(121) " "Inferred latch for \"registers\[23\]\[2\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014576 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[3\] riscv_cpu.v(121) " "Inferred latch for \"registers\[23\]\[3\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014577 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[4\] riscv_cpu.v(121) " "Inferred latch for \"registers\[23\]\[4\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014577 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[5\] riscv_cpu.v(121) " "Inferred latch for \"registers\[23\]\[5\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014577 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[6\] riscv_cpu.v(121) " "Inferred latch for \"registers\[23\]\[6\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014577 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[7\] riscv_cpu.v(121) " "Inferred latch for \"registers\[23\]\[7\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014578 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[8\] riscv_cpu.v(121) " "Inferred latch for \"registers\[23\]\[8\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014578 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[9\] riscv_cpu.v(121) " "Inferred latch for \"registers\[23\]\[9\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014578 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[10\] riscv_cpu.v(121) " "Inferred latch for \"registers\[23\]\[10\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014579 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[11\] riscv_cpu.v(121) " "Inferred latch for \"registers\[23\]\[11\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014579 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[12\] riscv_cpu.v(121) " "Inferred latch for \"registers\[23\]\[12\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014579 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[13\] riscv_cpu.v(121) " "Inferred latch for \"registers\[23\]\[13\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014580 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[14\] riscv_cpu.v(121) " "Inferred latch for \"registers\[23\]\[14\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014580 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[15\] riscv_cpu.v(121) " "Inferred latch for \"registers\[23\]\[15\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014580 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[16\] riscv_cpu.v(121) " "Inferred latch for \"registers\[23\]\[16\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014581 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[17\] riscv_cpu.v(121) " "Inferred latch for \"registers\[23\]\[17\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014581 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[18\] riscv_cpu.v(121) " "Inferred latch for \"registers\[23\]\[18\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014581 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[19\] riscv_cpu.v(121) " "Inferred latch for \"registers\[23\]\[19\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014582 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[20\] riscv_cpu.v(121) " "Inferred latch for \"registers\[23\]\[20\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014582 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[21\] riscv_cpu.v(121) " "Inferred latch for \"registers\[23\]\[21\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014582 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[22\] riscv_cpu.v(121) " "Inferred latch for \"registers\[23\]\[22\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014583 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[23\] riscv_cpu.v(121) " "Inferred latch for \"registers\[23\]\[23\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014583 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[24\] riscv_cpu.v(121) " "Inferred latch for \"registers\[23\]\[24\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014583 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[25\] riscv_cpu.v(121) " "Inferred latch for \"registers\[23\]\[25\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014584 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[26\] riscv_cpu.v(121) " "Inferred latch for \"registers\[23\]\[26\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014585 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[27\] riscv_cpu.v(121) " "Inferred latch for \"registers\[23\]\[27\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014585 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[28\] riscv_cpu.v(121) " "Inferred latch for \"registers\[23\]\[28\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014585 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[29\] riscv_cpu.v(121) " "Inferred latch for \"registers\[23\]\[29\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014586 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[30\] riscv_cpu.v(121) " "Inferred latch for \"registers\[23\]\[30\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014586 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[31\] riscv_cpu.v(121) " "Inferred latch for \"registers\[23\]\[31\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014587 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[0\] riscv_cpu.v(121) " "Inferred latch for \"registers\[22\]\[0\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014587 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[1\] riscv_cpu.v(121) " "Inferred latch for \"registers\[22\]\[1\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014587 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[2\] riscv_cpu.v(121) " "Inferred latch for \"registers\[22\]\[2\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014588 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[3\] riscv_cpu.v(121) " "Inferred latch for \"registers\[22\]\[3\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014588 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[4\] riscv_cpu.v(121) " "Inferred latch for \"registers\[22\]\[4\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014588 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[5\] riscv_cpu.v(121) " "Inferred latch for \"registers\[22\]\[5\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014589 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[6\] riscv_cpu.v(121) " "Inferred latch for \"registers\[22\]\[6\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014589 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[7\] riscv_cpu.v(121) " "Inferred latch for \"registers\[22\]\[7\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014589 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[8\] riscv_cpu.v(121) " "Inferred latch for \"registers\[22\]\[8\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014590 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[9\] riscv_cpu.v(121) " "Inferred latch for \"registers\[22\]\[9\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014590 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[10\] riscv_cpu.v(121) " "Inferred latch for \"registers\[22\]\[10\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014591 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[11\] riscv_cpu.v(121) " "Inferred latch for \"registers\[22\]\[11\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014591 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[12\] riscv_cpu.v(121) " "Inferred latch for \"registers\[22\]\[12\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014591 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[13\] riscv_cpu.v(121) " "Inferred latch for \"registers\[22\]\[13\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014592 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[14\] riscv_cpu.v(121) " "Inferred latch for \"registers\[22\]\[14\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014592 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[15\] riscv_cpu.v(121) " "Inferred latch for \"registers\[22\]\[15\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014592 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[16\] riscv_cpu.v(121) " "Inferred latch for \"registers\[22\]\[16\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014593 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[17\] riscv_cpu.v(121) " "Inferred latch for \"registers\[22\]\[17\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014593 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[18\] riscv_cpu.v(121) " "Inferred latch for \"registers\[22\]\[18\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014593 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[19\] riscv_cpu.v(121) " "Inferred latch for \"registers\[22\]\[19\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014594 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[20\] riscv_cpu.v(121) " "Inferred latch for \"registers\[22\]\[20\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014594 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[21\] riscv_cpu.v(121) " "Inferred latch for \"registers\[22\]\[21\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014595 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[22\] riscv_cpu.v(121) " "Inferred latch for \"registers\[22\]\[22\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014595 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[23\] riscv_cpu.v(121) " "Inferred latch for \"registers\[22\]\[23\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014595 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[24\] riscv_cpu.v(121) " "Inferred latch for \"registers\[22\]\[24\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014596 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[25\] riscv_cpu.v(121) " "Inferred latch for \"registers\[22\]\[25\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014596 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[26\] riscv_cpu.v(121) " "Inferred latch for \"registers\[22\]\[26\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014596 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[27\] riscv_cpu.v(121) " "Inferred latch for \"registers\[22\]\[27\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014597 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[28\] riscv_cpu.v(121) " "Inferred latch for \"registers\[22\]\[28\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014597 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[29\] riscv_cpu.v(121) " "Inferred latch for \"registers\[22\]\[29\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014597 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[30\] riscv_cpu.v(121) " "Inferred latch for \"registers\[22\]\[30\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014598 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[31\] riscv_cpu.v(121) " "Inferred latch for \"registers\[22\]\[31\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014598 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[0\] riscv_cpu.v(121) " "Inferred latch for \"registers\[21\]\[0\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014599 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[1\] riscv_cpu.v(121) " "Inferred latch for \"registers\[21\]\[1\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014599 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[2\] riscv_cpu.v(121) " "Inferred latch for \"registers\[21\]\[2\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014599 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[3\] riscv_cpu.v(121) " "Inferred latch for \"registers\[21\]\[3\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014600 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[4\] riscv_cpu.v(121) " "Inferred latch for \"registers\[21\]\[4\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014600 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[5\] riscv_cpu.v(121) " "Inferred latch for \"registers\[21\]\[5\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014600 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[6\] riscv_cpu.v(121) " "Inferred latch for \"registers\[21\]\[6\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014601 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[7\] riscv_cpu.v(121) " "Inferred latch for \"registers\[21\]\[7\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014601 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[8\] riscv_cpu.v(121) " "Inferred latch for \"registers\[21\]\[8\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014601 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[9\] riscv_cpu.v(121) " "Inferred latch for \"registers\[21\]\[9\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014601 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[10\] riscv_cpu.v(121) " "Inferred latch for \"registers\[21\]\[10\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014602 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[11\] riscv_cpu.v(121) " "Inferred latch for \"registers\[21\]\[11\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014602 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[12\] riscv_cpu.v(121) " "Inferred latch for \"registers\[21\]\[12\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014602 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[13\] riscv_cpu.v(121) " "Inferred latch for \"registers\[21\]\[13\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014603 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[14\] riscv_cpu.v(121) " "Inferred latch for \"registers\[21\]\[14\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014603 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[15\] riscv_cpu.v(121) " "Inferred latch for \"registers\[21\]\[15\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014603 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[16\] riscv_cpu.v(121) " "Inferred latch for \"registers\[21\]\[16\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014604 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[17\] riscv_cpu.v(121) " "Inferred latch for \"registers\[21\]\[17\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014604 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[18\] riscv_cpu.v(121) " "Inferred latch for \"registers\[21\]\[18\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014606 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[19\] riscv_cpu.v(121) " "Inferred latch for \"registers\[21\]\[19\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014606 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[20\] riscv_cpu.v(121) " "Inferred latch for \"registers\[21\]\[20\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014606 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[21\] riscv_cpu.v(121) " "Inferred latch for \"registers\[21\]\[21\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014607 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[22\] riscv_cpu.v(121) " "Inferred latch for \"registers\[21\]\[22\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014607 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[23\] riscv_cpu.v(121) " "Inferred latch for \"registers\[21\]\[23\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014607 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[24\] riscv_cpu.v(121) " "Inferred latch for \"registers\[21\]\[24\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014608 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[25\] riscv_cpu.v(121) " "Inferred latch for \"registers\[21\]\[25\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014608 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[26\] riscv_cpu.v(121) " "Inferred latch for \"registers\[21\]\[26\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014608 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[27\] riscv_cpu.v(121) " "Inferred latch for \"registers\[21\]\[27\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014609 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[28\] riscv_cpu.v(121) " "Inferred latch for \"registers\[21\]\[28\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014609 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[29\] riscv_cpu.v(121) " "Inferred latch for \"registers\[21\]\[29\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014609 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[30\] riscv_cpu.v(121) " "Inferred latch for \"registers\[21\]\[30\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014609 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[31\] riscv_cpu.v(121) " "Inferred latch for \"registers\[21\]\[31\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014610 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[0\] riscv_cpu.v(121) " "Inferred latch for \"registers\[20\]\[0\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014610 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[1\] riscv_cpu.v(121) " "Inferred latch for \"registers\[20\]\[1\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014610 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[2\] riscv_cpu.v(121) " "Inferred latch for \"registers\[20\]\[2\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014611 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[3\] riscv_cpu.v(121) " "Inferred latch for \"registers\[20\]\[3\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014611 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[4\] riscv_cpu.v(121) " "Inferred latch for \"registers\[20\]\[4\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014611 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[5\] riscv_cpu.v(121) " "Inferred latch for \"registers\[20\]\[5\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014612 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[6\] riscv_cpu.v(121) " "Inferred latch for \"registers\[20\]\[6\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014612 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[7\] riscv_cpu.v(121) " "Inferred latch for \"registers\[20\]\[7\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014612 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[8\] riscv_cpu.v(121) " "Inferred latch for \"registers\[20\]\[8\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014613 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[9\] riscv_cpu.v(121) " "Inferred latch for \"registers\[20\]\[9\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014613 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[10\] riscv_cpu.v(121) " "Inferred latch for \"registers\[20\]\[10\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014613 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[11\] riscv_cpu.v(121) " "Inferred latch for \"registers\[20\]\[11\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014614 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[12\] riscv_cpu.v(121) " "Inferred latch for \"registers\[20\]\[12\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014614 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[13\] riscv_cpu.v(121) " "Inferred latch for \"registers\[20\]\[13\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014618 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[14\] riscv_cpu.v(121) " "Inferred latch for \"registers\[20\]\[14\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014619 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[15\] riscv_cpu.v(121) " "Inferred latch for \"registers\[20\]\[15\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014620 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[16\] riscv_cpu.v(121) " "Inferred latch for \"registers\[20\]\[16\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014621 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[17\] riscv_cpu.v(121) " "Inferred latch for \"registers\[20\]\[17\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014622 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[18\] riscv_cpu.v(121) " "Inferred latch for \"registers\[20\]\[18\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014622 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[19\] riscv_cpu.v(121) " "Inferred latch for \"registers\[20\]\[19\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014623 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[20\] riscv_cpu.v(121) " "Inferred latch for \"registers\[20\]\[20\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014624 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[21\] riscv_cpu.v(121) " "Inferred latch for \"registers\[20\]\[21\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014625 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[22\] riscv_cpu.v(121) " "Inferred latch for \"registers\[20\]\[22\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014626 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[23\] riscv_cpu.v(121) " "Inferred latch for \"registers\[20\]\[23\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014626 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[24\] riscv_cpu.v(121) " "Inferred latch for \"registers\[20\]\[24\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014627 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[25\] riscv_cpu.v(121) " "Inferred latch for \"registers\[20\]\[25\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014627 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[26\] riscv_cpu.v(121) " "Inferred latch for \"registers\[20\]\[26\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014627 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[27\] riscv_cpu.v(121) " "Inferred latch for \"registers\[20\]\[27\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014628 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[28\] riscv_cpu.v(121) " "Inferred latch for \"registers\[20\]\[28\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014628 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[29\] riscv_cpu.v(121) " "Inferred latch for \"registers\[20\]\[29\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014628 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[30\] riscv_cpu.v(121) " "Inferred latch for \"registers\[20\]\[30\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014629 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[31\] riscv_cpu.v(121) " "Inferred latch for \"registers\[20\]\[31\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014629 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[0\] riscv_cpu.v(121) " "Inferred latch for \"registers\[19\]\[0\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014630 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[1\] riscv_cpu.v(121) " "Inferred latch for \"registers\[19\]\[1\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014630 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[2\] riscv_cpu.v(121) " "Inferred latch for \"registers\[19\]\[2\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014630 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[3\] riscv_cpu.v(121) " "Inferred latch for \"registers\[19\]\[3\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014631 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[4\] riscv_cpu.v(121) " "Inferred latch for \"registers\[19\]\[4\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014631 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[5\] riscv_cpu.v(121) " "Inferred latch for \"registers\[19\]\[5\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014631 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[6\] riscv_cpu.v(121) " "Inferred latch for \"registers\[19\]\[6\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014632 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[7\] riscv_cpu.v(121) " "Inferred latch for \"registers\[19\]\[7\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014632 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[8\] riscv_cpu.v(121) " "Inferred latch for \"registers\[19\]\[8\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014632 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[9\] riscv_cpu.v(121) " "Inferred latch for \"registers\[19\]\[9\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014633 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[10\] riscv_cpu.v(121) " "Inferred latch for \"registers\[19\]\[10\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014633 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[11\] riscv_cpu.v(121) " "Inferred latch for \"registers\[19\]\[11\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014633 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[12\] riscv_cpu.v(121) " "Inferred latch for \"registers\[19\]\[12\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014634 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[13\] riscv_cpu.v(121) " "Inferred latch for \"registers\[19\]\[13\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014634 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[14\] riscv_cpu.v(121) " "Inferred latch for \"registers\[19\]\[14\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014635 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[15\] riscv_cpu.v(121) " "Inferred latch for \"registers\[19\]\[15\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014635 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[16\] riscv_cpu.v(121) " "Inferred latch for \"registers\[19\]\[16\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014635 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[17\] riscv_cpu.v(121) " "Inferred latch for \"registers\[19\]\[17\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014636 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[18\] riscv_cpu.v(121) " "Inferred latch for \"registers\[19\]\[18\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014636 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[19\] riscv_cpu.v(121) " "Inferred latch for \"registers\[19\]\[19\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014636 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[20\] riscv_cpu.v(121) " "Inferred latch for \"registers\[19\]\[20\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014637 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[21\] riscv_cpu.v(121) " "Inferred latch for \"registers\[19\]\[21\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014637 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[22\] riscv_cpu.v(121) " "Inferred latch for \"registers\[19\]\[22\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014637 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[23\] riscv_cpu.v(121) " "Inferred latch for \"registers\[19\]\[23\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014638 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[24\] riscv_cpu.v(121) " "Inferred latch for \"registers\[19\]\[24\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014638 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[25\] riscv_cpu.v(121) " "Inferred latch for \"registers\[19\]\[25\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014638 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[26\] riscv_cpu.v(121) " "Inferred latch for \"registers\[19\]\[26\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014639 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[27\] riscv_cpu.v(121) " "Inferred latch for \"registers\[19\]\[27\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014639 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[28\] riscv_cpu.v(121) " "Inferred latch for \"registers\[19\]\[28\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014639 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[29\] riscv_cpu.v(121) " "Inferred latch for \"registers\[19\]\[29\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014640 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[30\] riscv_cpu.v(121) " "Inferred latch for \"registers\[19\]\[30\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014640 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[31\] riscv_cpu.v(121) " "Inferred latch for \"registers\[19\]\[31\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014640 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[0\] riscv_cpu.v(121) " "Inferred latch for \"registers\[18\]\[0\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014641 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[1\] riscv_cpu.v(121) " "Inferred latch for \"registers\[18\]\[1\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014641 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[2\] riscv_cpu.v(121) " "Inferred latch for \"registers\[18\]\[2\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014641 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[3\] riscv_cpu.v(121) " "Inferred latch for \"registers\[18\]\[3\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014641 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[4\] riscv_cpu.v(121) " "Inferred latch for \"registers\[18\]\[4\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014642 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[5\] riscv_cpu.v(121) " "Inferred latch for \"registers\[18\]\[5\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014642 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[6\] riscv_cpu.v(121) " "Inferred latch for \"registers\[18\]\[6\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014642 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[7\] riscv_cpu.v(121) " "Inferred latch for \"registers\[18\]\[7\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014643 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[8\] riscv_cpu.v(121) " "Inferred latch for \"registers\[18\]\[8\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014643 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[9\] riscv_cpu.v(121) " "Inferred latch for \"registers\[18\]\[9\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014643 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[10\] riscv_cpu.v(121) " "Inferred latch for \"registers\[18\]\[10\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014644 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[11\] riscv_cpu.v(121) " "Inferred latch for \"registers\[18\]\[11\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014644 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[12\] riscv_cpu.v(121) " "Inferred latch for \"registers\[18\]\[12\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014644 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[13\] riscv_cpu.v(121) " "Inferred latch for \"registers\[18\]\[13\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014645 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[14\] riscv_cpu.v(121) " "Inferred latch for \"registers\[18\]\[14\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014645 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[15\] riscv_cpu.v(121) " "Inferred latch for \"registers\[18\]\[15\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014645 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[16\] riscv_cpu.v(121) " "Inferred latch for \"registers\[18\]\[16\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014646 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[17\] riscv_cpu.v(121) " "Inferred latch for \"registers\[18\]\[17\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014646 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[18\] riscv_cpu.v(121) " "Inferred latch for \"registers\[18\]\[18\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014646 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[19\] riscv_cpu.v(121) " "Inferred latch for \"registers\[18\]\[19\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014647 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[20\] riscv_cpu.v(121) " "Inferred latch for \"registers\[18\]\[20\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014647 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[21\] riscv_cpu.v(121) " "Inferred latch for \"registers\[18\]\[21\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014647 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[22\] riscv_cpu.v(121) " "Inferred latch for \"registers\[18\]\[22\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014648 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[23\] riscv_cpu.v(121) " "Inferred latch for \"registers\[18\]\[23\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014648 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[24\] riscv_cpu.v(121) " "Inferred latch for \"registers\[18\]\[24\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014648 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[25\] riscv_cpu.v(121) " "Inferred latch for \"registers\[18\]\[25\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014649 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[26\] riscv_cpu.v(121) " "Inferred latch for \"registers\[18\]\[26\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014649 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[27\] riscv_cpu.v(121) " "Inferred latch for \"registers\[18\]\[27\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014649 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[28\] riscv_cpu.v(121) " "Inferred latch for \"registers\[18\]\[28\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014650 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[29\] riscv_cpu.v(121) " "Inferred latch for \"registers\[18\]\[29\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014650 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[30\] riscv_cpu.v(121) " "Inferred latch for \"registers\[18\]\[30\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014650 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[31\] riscv_cpu.v(121) " "Inferred latch for \"registers\[18\]\[31\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014650 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[0\] riscv_cpu.v(121) " "Inferred latch for \"registers\[17\]\[0\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014651 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[1\] riscv_cpu.v(121) " "Inferred latch for \"registers\[17\]\[1\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014651 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[2\] riscv_cpu.v(121) " "Inferred latch for \"registers\[17\]\[2\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014651 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[3\] riscv_cpu.v(121) " "Inferred latch for \"registers\[17\]\[3\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014652 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[4\] riscv_cpu.v(121) " "Inferred latch for \"registers\[17\]\[4\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014652 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[5\] riscv_cpu.v(121) " "Inferred latch for \"registers\[17\]\[5\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014652 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[6\] riscv_cpu.v(121) " "Inferred latch for \"registers\[17\]\[6\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014653 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[7\] riscv_cpu.v(121) " "Inferred latch for \"registers\[17\]\[7\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014653 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[8\] riscv_cpu.v(121) " "Inferred latch for \"registers\[17\]\[8\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014653 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[9\] riscv_cpu.v(121) " "Inferred latch for \"registers\[17\]\[9\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014654 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[10\] riscv_cpu.v(121) " "Inferred latch for \"registers\[17\]\[10\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014654 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[11\] riscv_cpu.v(121) " "Inferred latch for \"registers\[17\]\[11\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014655 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[12\] riscv_cpu.v(121) " "Inferred latch for \"registers\[17\]\[12\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014656 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[13\] riscv_cpu.v(121) " "Inferred latch for \"registers\[17\]\[13\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014656 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[14\] riscv_cpu.v(121) " "Inferred latch for \"registers\[17\]\[14\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014656 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[15\] riscv_cpu.v(121) " "Inferred latch for \"registers\[17\]\[15\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014657 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[16\] riscv_cpu.v(121) " "Inferred latch for \"registers\[17\]\[16\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014658 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[17\] riscv_cpu.v(121) " "Inferred latch for \"registers\[17\]\[17\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014658 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[18\] riscv_cpu.v(121) " "Inferred latch for \"registers\[17\]\[18\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014659 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[19\] riscv_cpu.v(121) " "Inferred latch for \"registers\[17\]\[19\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014659 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[20\] riscv_cpu.v(121) " "Inferred latch for \"registers\[17\]\[20\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014659 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[21\] riscv_cpu.v(121) " "Inferred latch for \"registers\[17\]\[21\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014660 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[22\] riscv_cpu.v(121) " "Inferred latch for \"registers\[17\]\[22\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014660 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[23\] riscv_cpu.v(121) " "Inferred latch for \"registers\[17\]\[23\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014660 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[24\] riscv_cpu.v(121) " "Inferred latch for \"registers\[17\]\[24\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014661 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[25\] riscv_cpu.v(121) " "Inferred latch for \"registers\[17\]\[25\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014661 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[26\] riscv_cpu.v(121) " "Inferred latch for \"registers\[17\]\[26\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014661 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[27\] riscv_cpu.v(121) " "Inferred latch for \"registers\[17\]\[27\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014662 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[28\] riscv_cpu.v(121) " "Inferred latch for \"registers\[17\]\[28\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014662 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[29\] riscv_cpu.v(121) " "Inferred latch for \"registers\[17\]\[29\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014662 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[30\] riscv_cpu.v(121) " "Inferred latch for \"registers\[17\]\[30\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014663 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[31\] riscv_cpu.v(121) " "Inferred latch for \"registers\[17\]\[31\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014663 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[0\] riscv_cpu.v(121) " "Inferred latch for \"registers\[16\]\[0\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014663 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[1\] riscv_cpu.v(121) " "Inferred latch for \"registers\[16\]\[1\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014664 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[2\] riscv_cpu.v(121) " "Inferred latch for \"registers\[16\]\[2\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014664 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[3\] riscv_cpu.v(121) " "Inferred latch for \"registers\[16\]\[3\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014664 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[4\] riscv_cpu.v(121) " "Inferred latch for \"registers\[16\]\[4\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014665 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[5\] riscv_cpu.v(121) " "Inferred latch for \"registers\[16\]\[5\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014665 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[6\] riscv_cpu.v(121) " "Inferred latch for \"registers\[16\]\[6\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014665 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[7\] riscv_cpu.v(121) " "Inferred latch for \"registers\[16\]\[7\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014666 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[8\] riscv_cpu.v(121) " "Inferred latch for \"registers\[16\]\[8\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014666 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[9\] riscv_cpu.v(121) " "Inferred latch for \"registers\[16\]\[9\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014666 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[10\] riscv_cpu.v(121) " "Inferred latch for \"registers\[16\]\[10\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014667 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[11\] riscv_cpu.v(121) " "Inferred latch for \"registers\[16\]\[11\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014667 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[12\] riscv_cpu.v(121) " "Inferred latch for \"registers\[16\]\[12\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014667 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[13\] riscv_cpu.v(121) " "Inferred latch for \"registers\[16\]\[13\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014668 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[14\] riscv_cpu.v(121) " "Inferred latch for \"registers\[16\]\[14\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014668 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[15\] riscv_cpu.v(121) " "Inferred latch for \"registers\[16\]\[15\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014668 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[16\] riscv_cpu.v(121) " "Inferred latch for \"registers\[16\]\[16\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014669 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[17\] riscv_cpu.v(121) " "Inferred latch for \"registers\[16\]\[17\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014669 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[18\] riscv_cpu.v(121) " "Inferred latch for \"registers\[16\]\[18\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014670 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[19\] riscv_cpu.v(121) " "Inferred latch for \"registers\[16\]\[19\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014670 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[20\] riscv_cpu.v(121) " "Inferred latch for \"registers\[16\]\[20\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014670 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[21\] riscv_cpu.v(121) " "Inferred latch for \"registers\[16\]\[21\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014671 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[22\] riscv_cpu.v(121) " "Inferred latch for \"registers\[16\]\[22\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014671 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[23\] riscv_cpu.v(121) " "Inferred latch for \"registers\[16\]\[23\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014671 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[24\] riscv_cpu.v(121) " "Inferred latch for \"registers\[16\]\[24\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014672 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[25\] riscv_cpu.v(121) " "Inferred latch for \"registers\[16\]\[25\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014672 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[26\] riscv_cpu.v(121) " "Inferred latch for \"registers\[16\]\[26\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014672 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[27\] riscv_cpu.v(121) " "Inferred latch for \"registers\[16\]\[27\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014673 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[28\] riscv_cpu.v(121) " "Inferred latch for \"registers\[16\]\[28\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014673 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[29\] riscv_cpu.v(121) " "Inferred latch for \"registers\[16\]\[29\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014674 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[30\] riscv_cpu.v(121) " "Inferred latch for \"registers\[16\]\[30\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014674 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[31\] riscv_cpu.v(121) " "Inferred latch for \"registers\[16\]\[31\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014674 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[0\] riscv_cpu.v(121) " "Inferred latch for \"registers\[15\]\[0\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014675 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[1\] riscv_cpu.v(121) " "Inferred latch for \"registers\[15\]\[1\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014675 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[2\] riscv_cpu.v(121) " "Inferred latch for \"registers\[15\]\[2\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014675 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[3\] riscv_cpu.v(121) " "Inferred latch for \"registers\[15\]\[3\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014676 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[4\] riscv_cpu.v(121) " "Inferred latch for \"registers\[15\]\[4\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014676 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[5\] riscv_cpu.v(121) " "Inferred latch for \"registers\[15\]\[5\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014676 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[6\] riscv_cpu.v(121) " "Inferred latch for \"registers\[15\]\[6\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014677 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[7\] riscv_cpu.v(121) " "Inferred latch for \"registers\[15\]\[7\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014677 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[8\] riscv_cpu.v(121) " "Inferred latch for \"registers\[15\]\[8\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014677 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[9\] riscv_cpu.v(121) " "Inferred latch for \"registers\[15\]\[9\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014678 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[10\] riscv_cpu.v(121) " "Inferred latch for \"registers\[15\]\[10\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014678 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[11\] riscv_cpu.v(121) " "Inferred latch for \"registers\[15\]\[11\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014679 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[12\] riscv_cpu.v(121) " "Inferred latch for \"registers\[15\]\[12\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014679 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[13\] riscv_cpu.v(121) " "Inferred latch for \"registers\[15\]\[13\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014680 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[14\] riscv_cpu.v(121) " "Inferred latch for \"registers\[15\]\[14\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014680 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[15\] riscv_cpu.v(121) " "Inferred latch for \"registers\[15\]\[15\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014681 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[16\] riscv_cpu.v(121) " "Inferred latch for \"registers\[15\]\[16\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014681 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[17\] riscv_cpu.v(121) " "Inferred latch for \"registers\[15\]\[17\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014682 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[18\] riscv_cpu.v(121) " "Inferred latch for \"registers\[15\]\[18\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014682 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[19\] riscv_cpu.v(121) " "Inferred latch for \"registers\[15\]\[19\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014683 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[20\] riscv_cpu.v(121) " "Inferred latch for \"registers\[15\]\[20\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014683 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[21\] riscv_cpu.v(121) " "Inferred latch for \"registers\[15\]\[21\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014684 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[22\] riscv_cpu.v(121) " "Inferred latch for \"registers\[15\]\[22\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014685 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[23\] riscv_cpu.v(121) " "Inferred latch for \"registers\[15\]\[23\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014685 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[24\] riscv_cpu.v(121) " "Inferred latch for \"registers\[15\]\[24\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014686 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[25\] riscv_cpu.v(121) " "Inferred latch for \"registers\[15\]\[25\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014686 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[26\] riscv_cpu.v(121) " "Inferred latch for \"registers\[15\]\[26\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014687 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[27\] riscv_cpu.v(121) " "Inferred latch for \"registers\[15\]\[27\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014687 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[28\] riscv_cpu.v(121) " "Inferred latch for \"registers\[15\]\[28\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014688 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[29\] riscv_cpu.v(121) " "Inferred latch for \"registers\[15\]\[29\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014689 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[30\] riscv_cpu.v(121) " "Inferred latch for \"registers\[15\]\[30\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014689 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[31\] riscv_cpu.v(121) " "Inferred latch for \"registers\[15\]\[31\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014690 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[0\] riscv_cpu.v(121) " "Inferred latch for \"registers\[14\]\[0\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014690 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[1\] riscv_cpu.v(121) " "Inferred latch for \"registers\[14\]\[1\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014691 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[2\] riscv_cpu.v(121) " "Inferred latch for \"registers\[14\]\[2\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014691 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[3\] riscv_cpu.v(121) " "Inferred latch for \"registers\[14\]\[3\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014692 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[4\] riscv_cpu.v(121) " "Inferred latch for \"registers\[14\]\[4\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014692 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[5\] riscv_cpu.v(121) " "Inferred latch for \"registers\[14\]\[5\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014693 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[6\] riscv_cpu.v(121) " "Inferred latch for \"registers\[14\]\[6\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014693 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[7\] riscv_cpu.v(121) " "Inferred latch for \"registers\[14\]\[7\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014694 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[8\] riscv_cpu.v(121) " "Inferred latch for \"registers\[14\]\[8\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014695 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[9\] riscv_cpu.v(121) " "Inferred latch for \"registers\[14\]\[9\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014695 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[10\] riscv_cpu.v(121) " "Inferred latch for \"registers\[14\]\[10\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014696 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[11\] riscv_cpu.v(121) " "Inferred latch for \"registers\[14\]\[11\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014696 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[12\] riscv_cpu.v(121) " "Inferred latch for \"registers\[14\]\[12\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014697 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[13\] riscv_cpu.v(121) " "Inferred latch for \"registers\[14\]\[13\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014697 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[14\] riscv_cpu.v(121) " "Inferred latch for \"registers\[14\]\[14\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014698 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[15\] riscv_cpu.v(121) " "Inferred latch for \"registers\[14\]\[15\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014699 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[16\] riscv_cpu.v(121) " "Inferred latch for \"registers\[14\]\[16\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014699 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[17\] riscv_cpu.v(121) " "Inferred latch for \"registers\[14\]\[17\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014700 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[18\] riscv_cpu.v(121) " "Inferred latch for \"registers\[14\]\[18\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014700 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[19\] riscv_cpu.v(121) " "Inferred latch for \"registers\[14\]\[19\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014701 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[20\] riscv_cpu.v(121) " "Inferred latch for \"registers\[14\]\[20\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014701 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[21\] riscv_cpu.v(121) " "Inferred latch for \"registers\[14\]\[21\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014702 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[22\] riscv_cpu.v(121) " "Inferred latch for \"registers\[14\]\[22\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014702 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[23\] riscv_cpu.v(121) " "Inferred latch for \"registers\[14\]\[23\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014703 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[24\] riscv_cpu.v(121) " "Inferred latch for \"registers\[14\]\[24\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014704 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[25\] riscv_cpu.v(121) " "Inferred latch for \"registers\[14\]\[25\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014704 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[26\] riscv_cpu.v(121) " "Inferred latch for \"registers\[14\]\[26\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014704 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[27\] riscv_cpu.v(121) " "Inferred latch for \"registers\[14\]\[27\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014705 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[28\] riscv_cpu.v(121) " "Inferred latch for \"registers\[14\]\[28\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014705 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[29\] riscv_cpu.v(121) " "Inferred latch for \"registers\[14\]\[29\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014705 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[30\] riscv_cpu.v(121) " "Inferred latch for \"registers\[14\]\[30\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014706 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[31\] riscv_cpu.v(121) " "Inferred latch for \"registers\[14\]\[31\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014706 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[0\] riscv_cpu.v(121) " "Inferred latch for \"registers\[13\]\[0\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014707 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[1\] riscv_cpu.v(121) " "Inferred latch for \"registers\[13\]\[1\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014707 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[2\] riscv_cpu.v(121) " "Inferred latch for \"registers\[13\]\[2\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014708 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[3\] riscv_cpu.v(121) " "Inferred latch for \"registers\[13\]\[3\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014708 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[4\] riscv_cpu.v(121) " "Inferred latch for \"registers\[13\]\[4\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014708 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[5\] riscv_cpu.v(121) " "Inferred latch for \"registers\[13\]\[5\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014708 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[6\] riscv_cpu.v(121) " "Inferred latch for \"registers\[13\]\[6\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014709 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[7\] riscv_cpu.v(121) " "Inferred latch for \"registers\[13\]\[7\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014709 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[8\] riscv_cpu.v(121) " "Inferred latch for \"registers\[13\]\[8\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014709 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[9\] riscv_cpu.v(121) " "Inferred latch for \"registers\[13\]\[9\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014710 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[10\] riscv_cpu.v(121) " "Inferred latch for \"registers\[13\]\[10\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014710 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[11\] riscv_cpu.v(121) " "Inferred latch for \"registers\[13\]\[11\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014710 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[12\] riscv_cpu.v(121) " "Inferred latch for \"registers\[13\]\[12\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014711 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[13\] riscv_cpu.v(121) " "Inferred latch for \"registers\[13\]\[13\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014711 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[14\] riscv_cpu.v(121) " "Inferred latch for \"registers\[13\]\[14\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014712 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[15\] riscv_cpu.v(121) " "Inferred latch for \"registers\[13\]\[15\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014712 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[16\] riscv_cpu.v(121) " "Inferred latch for \"registers\[13\]\[16\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014712 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[17\] riscv_cpu.v(121) " "Inferred latch for \"registers\[13\]\[17\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014713 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[18\] riscv_cpu.v(121) " "Inferred latch for \"registers\[13\]\[18\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014713 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[19\] riscv_cpu.v(121) " "Inferred latch for \"registers\[13\]\[19\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014714 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[20\] riscv_cpu.v(121) " "Inferred latch for \"registers\[13\]\[20\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014714 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[21\] riscv_cpu.v(121) " "Inferred latch for \"registers\[13\]\[21\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014714 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[22\] riscv_cpu.v(121) " "Inferred latch for \"registers\[13\]\[22\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014715 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[23\] riscv_cpu.v(121) " "Inferred latch for \"registers\[13\]\[23\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014715 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[24\] riscv_cpu.v(121) " "Inferred latch for \"registers\[13\]\[24\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014715 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[25\] riscv_cpu.v(121) " "Inferred latch for \"registers\[13\]\[25\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014716 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[26\] riscv_cpu.v(121) " "Inferred latch for \"registers\[13\]\[26\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014716 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[27\] riscv_cpu.v(121) " "Inferred latch for \"registers\[13\]\[27\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014716 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[28\] riscv_cpu.v(121) " "Inferred latch for \"registers\[13\]\[28\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014717 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[29\] riscv_cpu.v(121) " "Inferred latch for \"registers\[13\]\[29\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014717 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[30\] riscv_cpu.v(121) " "Inferred latch for \"registers\[13\]\[30\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014717 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[31\] riscv_cpu.v(121) " "Inferred latch for \"registers\[13\]\[31\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014718 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[0\] riscv_cpu.v(121) " "Inferred latch for \"registers\[12\]\[0\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014718 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[1\] riscv_cpu.v(121) " "Inferred latch for \"registers\[12\]\[1\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014718 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[2\] riscv_cpu.v(121) " "Inferred latch for \"registers\[12\]\[2\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014719 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[3\] riscv_cpu.v(121) " "Inferred latch for \"registers\[12\]\[3\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014719 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[4\] riscv_cpu.v(121) " "Inferred latch for \"registers\[12\]\[4\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014719 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[5\] riscv_cpu.v(121) " "Inferred latch for \"registers\[12\]\[5\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014720 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[6\] riscv_cpu.v(121) " "Inferred latch for \"registers\[12\]\[6\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014720 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[7\] riscv_cpu.v(121) " "Inferred latch for \"registers\[12\]\[7\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014720 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[8\] riscv_cpu.v(121) " "Inferred latch for \"registers\[12\]\[8\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014721 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[9\] riscv_cpu.v(121) " "Inferred latch for \"registers\[12\]\[9\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014721 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[10\] riscv_cpu.v(121) " "Inferred latch for \"registers\[12\]\[10\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014721 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[11\] riscv_cpu.v(121) " "Inferred latch for \"registers\[12\]\[11\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014722 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[12\] riscv_cpu.v(121) " "Inferred latch for \"registers\[12\]\[12\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014722 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[13\] riscv_cpu.v(121) " "Inferred latch for \"registers\[12\]\[13\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014722 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[14\] riscv_cpu.v(121) " "Inferred latch for \"registers\[12\]\[14\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014723 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[15\] riscv_cpu.v(121) " "Inferred latch for \"registers\[12\]\[15\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014723 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[16\] riscv_cpu.v(121) " "Inferred latch for \"registers\[12\]\[16\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014723 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[17\] riscv_cpu.v(121) " "Inferred latch for \"registers\[12\]\[17\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014724 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[18\] riscv_cpu.v(121) " "Inferred latch for \"registers\[12\]\[18\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014724 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[19\] riscv_cpu.v(121) " "Inferred latch for \"registers\[12\]\[19\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014725 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[20\] riscv_cpu.v(121) " "Inferred latch for \"registers\[12\]\[20\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014725 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[21\] riscv_cpu.v(121) " "Inferred latch for \"registers\[12\]\[21\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014726 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[22\] riscv_cpu.v(121) " "Inferred latch for \"registers\[12\]\[22\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014726 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[23\] riscv_cpu.v(121) " "Inferred latch for \"registers\[12\]\[23\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014726 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[24\] riscv_cpu.v(121) " "Inferred latch for \"registers\[12\]\[24\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014727 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[25\] riscv_cpu.v(121) " "Inferred latch for \"registers\[12\]\[25\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014727 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[26\] riscv_cpu.v(121) " "Inferred latch for \"registers\[12\]\[26\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014727 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[27\] riscv_cpu.v(121) " "Inferred latch for \"registers\[12\]\[27\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014728 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[28\] riscv_cpu.v(121) " "Inferred latch for \"registers\[12\]\[28\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014728 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[29\] riscv_cpu.v(121) " "Inferred latch for \"registers\[12\]\[29\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014729 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[30\] riscv_cpu.v(121) " "Inferred latch for \"registers\[12\]\[30\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014729 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[31\] riscv_cpu.v(121) " "Inferred latch for \"registers\[12\]\[31\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014729 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[0\] riscv_cpu.v(121) " "Inferred latch for \"registers\[11\]\[0\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014730 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[1\] riscv_cpu.v(121) " "Inferred latch for \"registers\[11\]\[1\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014730 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[2\] riscv_cpu.v(121) " "Inferred latch for \"registers\[11\]\[2\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014730 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[3\] riscv_cpu.v(121) " "Inferred latch for \"registers\[11\]\[3\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014731 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[4\] riscv_cpu.v(121) " "Inferred latch for \"registers\[11\]\[4\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014731 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[5\] riscv_cpu.v(121) " "Inferred latch for \"registers\[11\]\[5\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014731 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[6\] riscv_cpu.v(121) " "Inferred latch for \"registers\[11\]\[6\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014732 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[7\] riscv_cpu.v(121) " "Inferred latch for \"registers\[11\]\[7\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014732 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[8\] riscv_cpu.v(121) " "Inferred latch for \"registers\[11\]\[8\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014732 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[9\] riscv_cpu.v(121) " "Inferred latch for \"registers\[11\]\[9\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014733 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[10\] riscv_cpu.v(121) " "Inferred latch for \"registers\[11\]\[10\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014733 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[11\] riscv_cpu.v(121) " "Inferred latch for \"registers\[11\]\[11\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014733 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[12\] riscv_cpu.v(121) " "Inferred latch for \"registers\[11\]\[12\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014734 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[13\] riscv_cpu.v(121) " "Inferred latch for \"registers\[11\]\[13\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014734 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[14\] riscv_cpu.v(121) " "Inferred latch for \"registers\[11\]\[14\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014734 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[15\] riscv_cpu.v(121) " "Inferred latch for \"registers\[11\]\[15\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014735 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[16\] riscv_cpu.v(121) " "Inferred latch for \"registers\[11\]\[16\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014735 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[17\] riscv_cpu.v(121) " "Inferred latch for \"registers\[11\]\[17\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014735 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[18\] riscv_cpu.v(121) " "Inferred latch for \"registers\[11\]\[18\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014736 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[19\] riscv_cpu.v(121) " "Inferred latch for \"registers\[11\]\[19\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014736 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[20\] riscv_cpu.v(121) " "Inferred latch for \"registers\[11\]\[20\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014736 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[21\] riscv_cpu.v(121) " "Inferred latch for \"registers\[11\]\[21\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014737 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[22\] riscv_cpu.v(121) " "Inferred latch for \"registers\[11\]\[22\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014737 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[23\] riscv_cpu.v(121) " "Inferred latch for \"registers\[11\]\[23\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014737 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[24\] riscv_cpu.v(121) " "Inferred latch for \"registers\[11\]\[24\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014738 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[25\] riscv_cpu.v(121) " "Inferred latch for \"registers\[11\]\[25\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014738 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[26\] riscv_cpu.v(121) " "Inferred latch for \"registers\[11\]\[26\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014738 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[27\] riscv_cpu.v(121) " "Inferred latch for \"registers\[11\]\[27\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014739 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[28\] riscv_cpu.v(121) " "Inferred latch for \"registers\[11\]\[28\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014739 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[29\] riscv_cpu.v(121) " "Inferred latch for \"registers\[11\]\[29\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014739 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[30\] riscv_cpu.v(121) " "Inferred latch for \"registers\[11\]\[30\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014740 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[31\] riscv_cpu.v(121) " "Inferred latch for \"registers\[11\]\[31\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014740 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[0\] riscv_cpu.v(121) " "Inferred latch for \"registers\[10\]\[0\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014741 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[1\] riscv_cpu.v(121) " "Inferred latch for \"registers\[10\]\[1\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014741 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[2\] riscv_cpu.v(121) " "Inferred latch for \"registers\[10\]\[2\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014741 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[3\] riscv_cpu.v(121) " "Inferred latch for \"registers\[10\]\[3\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014742 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[4\] riscv_cpu.v(121) " "Inferred latch for \"registers\[10\]\[4\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014742 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[5\] riscv_cpu.v(121) " "Inferred latch for \"registers\[10\]\[5\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014742 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[6\] riscv_cpu.v(121) " "Inferred latch for \"registers\[10\]\[6\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014743 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[7\] riscv_cpu.v(121) " "Inferred latch for \"registers\[10\]\[7\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014743 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[8\] riscv_cpu.v(121) " "Inferred latch for \"registers\[10\]\[8\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014743 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[9\] riscv_cpu.v(121) " "Inferred latch for \"registers\[10\]\[9\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014744 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[10\] riscv_cpu.v(121) " "Inferred latch for \"registers\[10\]\[10\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014744 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[11\] riscv_cpu.v(121) " "Inferred latch for \"registers\[10\]\[11\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014745 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[12\] riscv_cpu.v(121) " "Inferred latch for \"registers\[10\]\[12\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014745 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[13\] riscv_cpu.v(121) " "Inferred latch for \"registers\[10\]\[13\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014745 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[14\] riscv_cpu.v(121) " "Inferred latch for \"registers\[10\]\[14\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014746 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[15\] riscv_cpu.v(121) " "Inferred latch for \"registers\[10\]\[15\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014746 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[16\] riscv_cpu.v(121) " "Inferred latch for \"registers\[10\]\[16\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014746 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[17\] riscv_cpu.v(121) " "Inferred latch for \"registers\[10\]\[17\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014747 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[18\] riscv_cpu.v(121) " "Inferred latch for \"registers\[10\]\[18\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014747 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[19\] riscv_cpu.v(121) " "Inferred latch for \"registers\[10\]\[19\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014747 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[20\] riscv_cpu.v(121) " "Inferred latch for \"registers\[10\]\[20\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014748 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[21\] riscv_cpu.v(121) " "Inferred latch for \"registers\[10\]\[21\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014748 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[22\] riscv_cpu.v(121) " "Inferred latch for \"registers\[10\]\[22\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014748 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[23\] riscv_cpu.v(121) " "Inferred latch for \"registers\[10\]\[23\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014749 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[24\] riscv_cpu.v(121) " "Inferred latch for \"registers\[10\]\[24\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014749 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[25\] riscv_cpu.v(121) " "Inferred latch for \"registers\[10\]\[25\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014749 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[26\] riscv_cpu.v(121) " "Inferred latch for \"registers\[10\]\[26\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014750 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[27\] riscv_cpu.v(121) " "Inferred latch for \"registers\[10\]\[27\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014750 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[28\] riscv_cpu.v(121) " "Inferred latch for \"registers\[10\]\[28\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014750 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[29\] riscv_cpu.v(121) " "Inferred latch for \"registers\[10\]\[29\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014751 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[30\] riscv_cpu.v(121) " "Inferred latch for \"registers\[10\]\[30\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014751 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[31\] riscv_cpu.v(121) " "Inferred latch for \"registers\[10\]\[31\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014751 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[0\] riscv_cpu.v(121) " "Inferred latch for \"registers\[9\]\[0\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014752 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[1\] riscv_cpu.v(121) " "Inferred latch for \"registers\[9\]\[1\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014752 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[2\] riscv_cpu.v(121) " "Inferred latch for \"registers\[9\]\[2\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014752 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[3\] riscv_cpu.v(121) " "Inferred latch for \"registers\[9\]\[3\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014753 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[4\] riscv_cpu.v(121) " "Inferred latch for \"registers\[9\]\[4\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014753 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[5\] riscv_cpu.v(121) " "Inferred latch for \"registers\[9\]\[5\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014753 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[6\] riscv_cpu.v(121) " "Inferred latch for \"registers\[9\]\[6\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014756 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[7\] riscv_cpu.v(121) " "Inferred latch for \"registers\[9\]\[7\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014756 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[8\] riscv_cpu.v(121) " "Inferred latch for \"registers\[9\]\[8\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014756 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[9\] riscv_cpu.v(121) " "Inferred latch for \"registers\[9\]\[9\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014757 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[10\] riscv_cpu.v(121) " "Inferred latch for \"registers\[9\]\[10\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014757 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[11\] riscv_cpu.v(121) " "Inferred latch for \"registers\[9\]\[11\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014757 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[12\] riscv_cpu.v(121) " "Inferred latch for \"registers\[9\]\[12\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014758 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[13\] riscv_cpu.v(121) " "Inferred latch for \"registers\[9\]\[13\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014758 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[14\] riscv_cpu.v(121) " "Inferred latch for \"registers\[9\]\[14\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014758 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[15\] riscv_cpu.v(121) " "Inferred latch for \"registers\[9\]\[15\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014759 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[16\] riscv_cpu.v(121) " "Inferred latch for \"registers\[9\]\[16\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014759 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[17\] riscv_cpu.v(121) " "Inferred latch for \"registers\[9\]\[17\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014759 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[18\] riscv_cpu.v(121) " "Inferred latch for \"registers\[9\]\[18\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014760 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[19\] riscv_cpu.v(121) " "Inferred latch for \"registers\[9\]\[19\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014760 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[20\] riscv_cpu.v(121) " "Inferred latch for \"registers\[9\]\[20\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014760 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[21\] riscv_cpu.v(121) " "Inferred latch for \"registers\[9\]\[21\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014761 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[22\] riscv_cpu.v(121) " "Inferred latch for \"registers\[9\]\[22\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014761 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[23\] riscv_cpu.v(121) " "Inferred latch for \"registers\[9\]\[23\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014761 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[24\] riscv_cpu.v(121) " "Inferred latch for \"registers\[9\]\[24\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014762 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[25\] riscv_cpu.v(121) " "Inferred latch for \"registers\[9\]\[25\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014762 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[26\] riscv_cpu.v(121) " "Inferred latch for \"registers\[9\]\[26\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014762 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[27\] riscv_cpu.v(121) " "Inferred latch for \"registers\[9\]\[27\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014763 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[28\] riscv_cpu.v(121) " "Inferred latch for \"registers\[9\]\[28\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014763 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[29\] riscv_cpu.v(121) " "Inferred latch for \"registers\[9\]\[29\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014763 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[30\] riscv_cpu.v(121) " "Inferred latch for \"registers\[9\]\[30\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014764 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[31\] riscv_cpu.v(121) " "Inferred latch for \"registers\[9\]\[31\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014764 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[0\] riscv_cpu.v(121) " "Inferred latch for \"registers\[8\]\[0\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014765 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[1\] riscv_cpu.v(121) " "Inferred latch for \"registers\[8\]\[1\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014765 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[2\] riscv_cpu.v(121) " "Inferred latch for \"registers\[8\]\[2\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014765 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[3\] riscv_cpu.v(121) " "Inferred latch for \"registers\[8\]\[3\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014766 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[4\] riscv_cpu.v(121) " "Inferred latch for \"registers\[8\]\[4\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014766 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[5\] riscv_cpu.v(121) " "Inferred latch for \"registers\[8\]\[5\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014766 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[6\] riscv_cpu.v(121) " "Inferred latch for \"registers\[8\]\[6\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014767 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[7\] riscv_cpu.v(121) " "Inferred latch for \"registers\[8\]\[7\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014767 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[8\] riscv_cpu.v(121) " "Inferred latch for \"registers\[8\]\[8\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014767 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[9\] riscv_cpu.v(121) " "Inferred latch for \"registers\[8\]\[9\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014768 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[10\] riscv_cpu.v(121) " "Inferred latch for \"registers\[8\]\[10\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014768 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[11\] riscv_cpu.v(121) " "Inferred latch for \"registers\[8\]\[11\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014769 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[12\] riscv_cpu.v(121) " "Inferred latch for \"registers\[8\]\[12\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014769 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[13\] riscv_cpu.v(121) " "Inferred latch for \"registers\[8\]\[13\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014770 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[14\] riscv_cpu.v(121) " "Inferred latch for \"registers\[8\]\[14\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014770 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[15\] riscv_cpu.v(121) " "Inferred latch for \"registers\[8\]\[15\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014771 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[16\] riscv_cpu.v(121) " "Inferred latch for \"registers\[8\]\[16\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014771 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[17\] riscv_cpu.v(121) " "Inferred latch for \"registers\[8\]\[17\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014771 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[18\] riscv_cpu.v(121) " "Inferred latch for \"registers\[8\]\[18\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014772 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[19\] riscv_cpu.v(121) " "Inferred latch for \"registers\[8\]\[19\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014772 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[20\] riscv_cpu.v(121) " "Inferred latch for \"registers\[8\]\[20\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014772 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[21\] riscv_cpu.v(121) " "Inferred latch for \"registers\[8\]\[21\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014773 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[22\] riscv_cpu.v(121) " "Inferred latch for \"registers\[8\]\[22\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014773 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[23\] riscv_cpu.v(121) " "Inferred latch for \"registers\[8\]\[23\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014773 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[24\] riscv_cpu.v(121) " "Inferred latch for \"registers\[8\]\[24\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014774 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[25\] riscv_cpu.v(121) " "Inferred latch for \"registers\[8\]\[25\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014774 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[26\] riscv_cpu.v(121) " "Inferred latch for \"registers\[8\]\[26\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014775 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[27\] riscv_cpu.v(121) " "Inferred latch for \"registers\[8\]\[27\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014775 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[28\] riscv_cpu.v(121) " "Inferred latch for \"registers\[8\]\[28\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014775 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[29\] riscv_cpu.v(121) " "Inferred latch for \"registers\[8\]\[29\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014776 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[30\] riscv_cpu.v(121) " "Inferred latch for \"registers\[8\]\[30\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014776 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[31\] riscv_cpu.v(121) " "Inferred latch for \"registers\[8\]\[31\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014776 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[0\] riscv_cpu.v(121) " "Inferred latch for \"registers\[7\]\[0\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014777 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[1\] riscv_cpu.v(121) " "Inferred latch for \"registers\[7\]\[1\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014777 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[2\] riscv_cpu.v(121) " "Inferred latch for \"registers\[7\]\[2\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014777 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[3\] riscv_cpu.v(121) " "Inferred latch for \"registers\[7\]\[3\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014778 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[4\] riscv_cpu.v(121) " "Inferred latch for \"registers\[7\]\[4\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014778 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[5\] riscv_cpu.v(121) " "Inferred latch for \"registers\[7\]\[5\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014779 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[6\] riscv_cpu.v(121) " "Inferred latch for \"registers\[7\]\[6\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014779 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[7\] riscv_cpu.v(121) " "Inferred latch for \"registers\[7\]\[7\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014780 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[8\] riscv_cpu.v(121) " "Inferred latch for \"registers\[7\]\[8\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014780 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[9\] riscv_cpu.v(121) " "Inferred latch for \"registers\[7\]\[9\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014781 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[10\] riscv_cpu.v(121) " "Inferred latch for \"registers\[7\]\[10\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014782 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[11\] riscv_cpu.v(121) " "Inferred latch for \"registers\[7\]\[11\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014782 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[12\] riscv_cpu.v(121) " "Inferred latch for \"registers\[7\]\[12\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014783 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[13\] riscv_cpu.v(121) " "Inferred latch for \"registers\[7\]\[13\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014783 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[14\] riscv_cpu.v(121) " "Inferred latch for \"registers\[7\]\[14\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014784 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[15\] riscv_cpu.v(121) " "Inferred latch for \"registers\[7\]\[15\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014784 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[16\] riscv_cpu.v(121) " "Inferred latch for \"registers\[7\]\[16\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014785 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[17\] riscv_cpu.v(121) " "Inferred latch for \"registers\[7\]\[17\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014786 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[18\] riscv_cpu.v(121) " "Inferred latch for \"registers\[7\]\[18\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014786 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[19\] riscv_cpu.v(121) " "Inferred latch for \"registers\[7\]\[19\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014787 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[20\] riscv_cpu.v(121) " "Inferred latch for \"registers\[7\]\[20\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014787 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[21\] riscv_cpu.v(121) " "Inferred latch for \"registers\[7\]\[21\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014788 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[22\] riscv_cpu.v(121) " "Inferred latch for \"registers\[7\]\[22\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014788 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[23\] riscv_cpu.v(121) " "Inferred latch for \"registers\[7\]\[23\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014789 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[24\] riscv_cpu.v(121) " "Inferred latch for \"registers\[7\]\[24\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014790 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[25\] riscv_cpu.v(121) " "Inferred latch for \"registers\[7\]\[25\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014790 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[26\] riscv_cpu.v(121) " "Inferred latch for \"registers\[7\]\[26\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014791 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[27\] riscv_cpu.v(121) " "Inferred latch for \"registers\[7\]\[27\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014791 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[28\] riscv_cpu.v(121) " "Inferred latch for \"registers\[7\]\[28\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014792 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[29\] riscv_cpu.v(121) " "Inferred latch for \"registers\[7\]\[29\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014792 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[30\] riscv_cpu.v(121) " "Inferred latch for \"registers\[7\]\[30\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014793 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[31\] riscv_cpu.v(121) " "Inferred latch for \"registers\[7\]\[31\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014793 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[0\] riscv_cpu.v(121) " "Inferred latch for \"registers\[6\]\[0\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014794 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[1\] riscv_cpu.v(121) " "Inferred latch for \"registers\[6\]\[1\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014795 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[2\] riscv_cpu.v(121) " "Inferred latch for \"registers\[6\]\[2\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014795 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[3\] riscv_cpu.v(121) " "Inferred latch for \"registers\[6\]\[3\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014796 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[4\] riscv_cpu.v(121) " "Inferred latch for \"registers\[6\]\[4\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014796 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[5\] riscv_cpu.v(121) " "Inferred latch for \"registers\[6\]\[5\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014797 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[6\] riscv_cpu.v(121) " "Inferred latch for \"registers\[6\]\[6\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014797 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[7\] riscv_cpu.v(121) " "Inferred latch for \"registers\[6\]\[7\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014798 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[8\] riscv_cpu.v(121) " "Inferred latch for \"registers\[6\]\[8\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014799 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[9\] riscv_cpu.v(121) " "Inferred latch for \"registers\[6\]\[9\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014799 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[10\] riscv_cpu.v(121) " "Inferred latch for \"registers\[6\]\[10\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014800 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[11\] riscv_cpu.v(121) " "Inferred latch for \"registers\[6\]\[11\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014800 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[12\] riscv_cpu.v(121) " "Inferred latch for \"registers\[6\]\[12\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014801 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[13\] riscv_cpu.v(121) " "Inferred latch for \"registers\[6\]\[13\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014801 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[14\] riscv_cpu.v(121) " "Inferred latch for \"registers\[6\]\[14\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014802 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[15\] riscv_cpu.v(121) " "Inferred latch for \"registers\[6\]\[15\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014802 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[16\] riscv_cpu.v(121) " "Inferred latch for \"registers\[6\]\[16\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014803 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[17\] riscv_cpu.v(121) " "Inferred latch for \"registers\[6\]\[17\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014804 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[18\] riscv_cpu.v(121) " "Inferred latch for \"registers\[6\]\[18\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014804 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[19\] riscv_cpu.v(121) " "Inferred latch for \"registers\[6\]\[19\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014805 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[20\] riscv_cpu.v(121) " "Inferred latch for \"registers\[6\]\[20\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014805 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[21\] riscv_cpu.v(121) " "Inferred latch for \"registers\[6\]\[21\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014805 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[22\] riscv_cpu.v(121) " "Inferred latch for \"registers\[6\]\[22\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014806 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[23\] riscv_cpu.v(121) " "Inferred latch for \"registers\[6\]\[23\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014806 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[24\] riscv_cpu.v(121) " "Inferred latch for \"registers\[6\]\[24\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014807 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[25\] riscv_cpu.v(121) " "Inferred latch for \"registers\[6\]\[25\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014807 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[26\] riscv_cpu.v(121) " "Inferred latch for \"registers\[6\]\[26\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014807 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[27\] riscv_cpu.v(121) " "Inferred latch for \"registers\[6\]\[27\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014808 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[28\] riscv_cpu.v(121) " "Inferred latch for \"registers\[6\]\[28\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014808 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[29\] riscv_cpu.v(121) " "Inferred latch for \"registers\[6\]\[29\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014808 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[30\] riscv_cpu.v(121) " "Inferred latch for \"registers\[6\]\[30\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014809 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[31\] riscv_cpu.v(121) " "Inferred latch for \"registers\[6\]\[31\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014809 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[0\] riscv_cpu.v(121) " "Inferred latch for \"registers\[5\]\[0\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014809 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[1\] riscv_cpu.v(121) " "Inferred latch for \"registers\[5\]\[1\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014810 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[2\] riscv_cpu.v(121) " "Inferred latch for \"registers\[5\]\[2\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014810 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[3\] riscv_cpu.v(121) " "Inferred latch for \"registers\[5\]\[3\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014810 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[4\] riscv_cpu.v(121) " "Inferred latch for \"registers\[5\]\[4\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014811 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[5\] riscv_cpu.v(121) " "Inferred latch for \"registers\[5\]\[5\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014811 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[6\] riscv_cpu.v(121) " "Inferred latch for \"registers\[5\]\[6\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014812 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[7\] riscv_cpu.v(121) " "Inferred latch for \"registers\[5\]\[7\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014812 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[8\] riscv_cpu.v(121) " "Inferred latch for \"registers\[5\]\[8\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014812 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[9\] riscv_cpu.v(121) " "Inferred latch for \"registers\[5\]\[9\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014813 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[10\] riscv_cpu.v(121) " "Inferred latch for \"registers\[5\]\[10\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014813 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[11\] riscv_cpu.v(121) " "Inferred latch for \"registers\[5\]\[11\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014813 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[12\] riscv_cpu.v(121) " "Inferred latch for \"registers\[5\]\[12\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014814 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[13\] riscv_cpu.v(121) " "Inferred latch for \"registers\[5\]\[13\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014814 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[14\] riscv_cpu.v(121) " "Inferred latch for \"registers\[5\]\[14\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014814 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[15\] riscv_cpu.v(121) " "Inferred latch for \"registers\[5\]\[15\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014815 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[16\] riscv_cpu.v(121) " "Inferred latch for \"registers\[5\]\[16\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014815 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[17\] riscv_cpu.v(121) " "Inferred latch for \"registers\[5\]\[17\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014816 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[18\] riscv_cpu.v(121) " "Inferred latch for \"registers\[5\]\[18\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014816 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[19\] riscv_cpu.v(121) " "Inferred latch for \"registers\[5\]\[19\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014816 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[20\] riscv_cpu.v(121) " "Inferred latch for \"registers\[5\]\[20\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014817 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[21\] riscv_cpu.v(121) " "Inferred latch for \"registers\[5\]\[21\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014817 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[22\] riscv_cpu.v(121) " "Inferred latch for \"registers\[5\]\[22\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014817 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[23\] riscv_cpu.v(121) " "Inferred latch for \"registers\[5\]\[23\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014818 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[24\] riscv_cpu.v(121) " "Inferred latch for \"registers\[5\]\[24\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014818 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[25\] riscv_cpu.v(121) " "Inferred latch for \"registers\[5\]\[25\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014818 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[26\] riscv_cpu.v(121) " "Inferred latch for \"registers\[5\]\[26\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014819 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[27\] riscv_cpu.v(121) " "Inferred latch for \"registers\[5\]\[27\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014819 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[28\] riscv_cpu.v(121) " "Inferred latch for \"registers\[5\]\[28\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014819 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[29\] riscv_cpu.v(121) " "Inferred latch for \"registers\[5\]\[29\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014820 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[30\] riscv_cpu.v(121) " "Inferred latch for \"registers\[5\]\[30\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014820 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[31\] riscv_cpu.v(121) " "Inferred latch for \"registers\[5\]\[31\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014820 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[0\] riscv_cpu.v(121) " "Inferred latch for \"registers\[4\]\[0\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014821 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[1\] riscv_cpu.v(121) " "Inferred latch for \"registers\[4\]\[1\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014821 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[2\] riscv_cpu.v(121) " "Inferred latch for \"registers\[4\]\[2\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014821 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[3\] riscv_cpu.v(121) " "Inferred latch for \"registers\[4\]\[3\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014822 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[4\] riscv_cpu.v(121) " "Inferred latch for \"registers\[4\]\[4\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014822 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[5\] riscv_cpu.v(121) " "Inferred latch for \"registers\[4\]\[5\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014823 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[6\] riscv_cpu.v(121) " "Inferred latch for \"registers\[4\]\[6\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014823 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[7\] riscv_cpu.v(121) " "Inferred latch for \"registers\[4\]\[7\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014823 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[8\] riscv_cpu.v(121) " "Inferred latch for \"registers\[4\]\[8\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014823 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[9\] riscv_cpu.v(121) " "Inferred latch for \"registers\[4\]\[9\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014824 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[10\] riscv_cpu.v(121) " "Inferred latch for \"registers\[4\]\[10\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014824 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[11\] riscv_cpu.v(121) " "Inferred latch for \"registers\[4\]\[11\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014824 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[12\] riscv_cpu.v(121) " "Inferred latch for \"registers\[4\]\[12\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014825 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[13\] riscv_cpu.v(121) " "Inferred latch for \"registers\[4\]\[13\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014826 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[14\] riscv_cpu.v(121) " "Inferred latch for \"registers\[4\]\[14\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014826 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[15\] riscv_cpu.v(121) " "Inferred latch for \"registers\[4\]\[15\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014826 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[16\] riscv_cpu.v(121) " "Inferred latch for \"registers\[4\]\[16\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014827 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[17\] riscv_cpu.v(121) " "Inferred latch for \"registers\[4\]\[17\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014827 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[18\] riscv_cpu.v(121) " "Inferred latch for \"registers\[4\]\[18\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014828 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[19\] riscv_cpu.v(121) " "Inferred latch for \"registers\[4\]\[19\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014828 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[20\] riscv_cpu.v(121) " "Inferred latch for \"registers\[4\]\[20\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014828 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[21\] riscv_cpu.v(121) " "Inferred latch for \"registers\[4\]\[21\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014829 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[22\] riscv_cpu.v(121) " "Inferred latch for \"registers\[4\]\[22\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014829 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[23\] riscv_cpu.v(121) " "Inferred latch for \"registers\[4\]\[23\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014829 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[24\] riscv_cpu.v(121) " "Inferred latch for \"registers\[4\]\[24\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014830 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[25\] riscv_cpu.v(121) " "Inferred latch for \"registers\[4\]\[25\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014830 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[26\] riscv_cpu.v(121) " "Inferred latch for \"registers\[4\]\[26\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014830 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[27\] riscv_cpu.v(121) " "Inferred latch for \"registers\[4\]\[27\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014831 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[28\] riscv_cpu.v(121) " "Inferred latch for \"registers\[4\]\[28\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014831 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[29\] riscv_cpu.v(121) " "Inferred latch for \"registers\[4\]\[29\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014831 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[30\] riscv_cpu.v(121) " "Inferred latch for \"registers\[4\]\[30\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014832 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[31\] riscv_cpu.v(121) " "Inferred latch for \"registers\[4\]\[31\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014832 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[0\] riscv_cpu.v(121) " "Inferred latch for \"registers\[3\]\[0\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014833 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[1\] riscv_cpu.v(121) " "Inferred latch for \"registers\[3\]\[1\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014833 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[2\] riscv_cpu.v(121) " "Inferred latch for \"registers\[3\]\[2\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014833 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[3\] riscv_cpu.v(121) " "Inferred latch for \"registers\[3\]\[3\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014834 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[4\] riscv_cpu.v(121) " "Inferred latch for \"registers\[3\]\[4\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014834 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[5\] riscv_cpu.v(121) " "Inferred latch for \"registers\[3\]\[5\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014834 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[6\] riscv_cpu.v(121) " "Inferred latch for \"registers\[3\]\[6\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014835 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[7\] riscv_cpu.v(121) " "Inferred latch for \"registers\[3\]\[7\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014835 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[8\] riscv_cpu.v(121) " "Inferred latch for \"registers\[3\]\[8\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014836 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[9\] riscv_cpu.v(121) " "Inferred latch for \"registers\[3\]\[9\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014836 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[10\] riscv_cpu.v(121) " "Inferred latch for \"registers\[3\]\[10\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014836 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[11\] riscv_cpu.v(121) " "Inferred latch for \"registers\[3\]\[11\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014837 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[12\] riscv_cpu.v(121) " "Inferred latch for \"registers\[3\]\[12\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014837 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[13\] riscv_cpu.v(121) " "Inferred latch for \"registers\[3\]\[13\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014837 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[14\] riscv_cpu.v(121) " "Inferred latch for \"registers\[3\]\[14\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014838 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[15\] riscv_cpu.v(121) " "Inferred latch for \"registers\[3\]\[15\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014838 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[16\] riscv_cpu.v(121) " "Inferred latch for \"registers\[3\]\[16\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014838 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[17\] riscv_cpu.v(121) " "Inferred latch for \"registers\[3\]\[17\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014839 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[18\] riscv_cpu.v(121) " "Inferred latch for \"registers\[3\]\[18\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014839 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[19\] riscv_cpu.v(121) " "Inferred latch for \"registers\[3\]\[19\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014840 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[20\] riscv_cpu.v(121) " "Inferred latch for \"registers\[3\]\[20\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014840 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[21\] riscv_cpu.v(121) " "Inferred latch for \"registers\[3\]\[21\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014840 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[22\] riscv_cpu.v(121) " "Inferred latch for \"registers\[3\]\[22\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014841 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[23\] riscv_cpu.v(121) " "Inferred latch for \"registers\[3\]\[23\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014841 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[24\] riscv_cpu.v(121) " "Inferred latch for \"registers\[3\]\[24\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014841 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[25\] riscv_cpu.v(121) " "Inferred latch for \"registers\[3\]\[25\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014842 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[26\] riscv_cpu.v(121) " "Inferred latch for \"registers\[3\]\[26\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014842 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[27\] riscv_cpu.v(121) " "Inferred latch for \"registers\[3\]\[27\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014842 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[28\] riscv_cpu.v(121) " "Inferred latch for \"registers\[3\]\[28\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014843 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[29\] riscv_cpu.v(121) " "Inferred latch for \"registers\[3\]\[29\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014843 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[30\] riscv_cpu.v(121) " "Inferred latch for \"registers\[3\]\[30\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014843 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[31\] riscv_cpu.v(121) " "Inferred latch for \"registers\[3\]\[31\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014844 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[0\] riscv_cpu.v(121) " "Inferred latch for \"registers\[2\]\[0\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014844 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[1\] riscv_cpu.v(121) " "Inferred latch for \"registers\[2\]\[1\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014844 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[2\] riscv_cpu.v(121) " "Inferred latch for \"registers\[2\]\[2\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014845 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[3\] riscv_cpu.v(121) " "Inferred latch for \"registers\[2\]\[3\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014845 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[4\] riscv_cpu.v(121) " "Inferred latch for \"registers\[2\]\[4\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014846 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[5\] riscv_cpu.v(121) " "Inferred latch for \"registers\[2\]\[5\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014846 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[6\] riscv_cpu.v(121) " "Inferred latch for \"registers\[2\]\[6\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014846 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[7\] riscv_cpu.v(121) " "Inferred latch for \"registers\[2\]\[7\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014847 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[8\] riscv_cpu.v(121) " "Inferred latch for \"registers\[2\]\[8\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014847 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[9\] riscv_cpu.v(121) " "Inferred latch for \"registers\[2\]\[9\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014847 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[10\] riscv_cpu.v(121) " "Inferred latch for \"registers\[2\]\[10\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014848 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[11\] riscv_cpu.v(121) " "Inferred latch for \"registers\[2\]\[11\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014848 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[12\] riscv_cpu.v(121) " "Inferred latch for \"registers\[2\]\[12\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014848 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[13\] riscv_cpu.v(121) " "Inferred latch for \"registers\[2\]\[13\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014849 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[14\] riscv_cpu.v(121) " "Inferred latch for \"registers\[2\]\[14\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014850 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[15\] riscv_cpu.v(121) " "Inferred latch for \"registers\[2\]\[15\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014850 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[16\] riscv_cpu.v(121) " "Inferred latch for \"registers\[2\]\[16\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014850 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[17\] riscv_cpu.v(121) " "Inferred latch for \"registers\[2\]\[17\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014851 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[18\] riscv_cpu.v(121) " "Inferred latch for \"registers\[2\]\[18\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014851 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[19\] riscv_cpu.v(121) " "Inferred latch for \"registers\[2\]\[19\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014851 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[20\] riscv_cpu.v(121) " "Inferred latch for \"registers\[2\]\[20\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014852 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[21\] riscv_cpu.v(121) " "Inferred latch for \"registers\[2\]\[21\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014852 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[22\] riscv_cpu.v(121) " "Inferred latch for \"registers\[2\]\[22\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014852 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[23\] riscv_cpu.v(121) " "Inferred latch for \"registers\[2\]\[23\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014853 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[24\] riscv_cpu.v(121) " "Inferred latch for \"registers\[2\]\[24\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014853 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[25\] riscv_cpu.v(121) " "Inferred latch for \"registers\[2\]\[25\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014853 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[26\] riscv_cpu.v(121) " "Inferred latch for \"registers\[2\]\[26\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014854 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[27\] riscv_cpu.v(121) " "Inferred latch for \"registers\[2\]\[27\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014854 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[28\] riscv_cpu.v(121) " "Inferred latch for \"registers\[2\]\[28\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014854 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[29\] riscv_cpu.v(121) " "Inferred latch for \"registers\[2\]\[29\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014855 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[30\] riscv_cpu.v(121) " "Inferred latch for \"registers\[2\]\[30\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014855 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[31\] riscv_cpu.v(121) " "Inferred latch for \"registers\[2\]\[31\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014856 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[0\] riscv_cpu.v(121) " "Inferred latch for \"registers\[1\]\[0\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014856 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[1\] riscv_cpu.v(121) " "Inferred latch for \"registers\[1\]\[1\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014857 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[2\] riscv_cpu.v(121) " "Inferred latch for \"registers\[1\]\[2\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014857 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[3\] riscv_cpu.v(121) " "Inferred latch for \"registers\[1\]\[3\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014857 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[4\] riscv_cpu.v(121) " "Inferred latch for \"registers\[1\]\[4\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014858 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[5\] riscv_cpu.v(121) " "Inferred latch for \"registers\[1\]\[5\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014858 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[6\] riscv_cpu.v(121) " "Inferred latch for \"registers\[1\]\[6\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014858 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[7\] riscv_cpu.v(121) " "Inferred latch for \"registers\[1\]\[7\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014859 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[8\] riscv_cpu.v(121) " "Inferred latch for \"registers\[1\]\[8\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014859 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[9\] riscv_cpu.v(121) " "Inferred latch for \"registers\[1\]\[9\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014859 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[10\] riscv_cpu.v(121) " "Inferred latch for \"registers\[1\]\[10\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014860 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[11\] riscv_cpu.v(121) " "Inferred latch for \"registers\[1\]\[11\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014860 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[12\] riscv_cpu.v(121) " "Inferred latch for \"registers\[1\]\[12\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014861 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[13\] riscv_cpu.v(121) " "Inferred latch for \"registers\[1\]\[13\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014861 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[14\] riscv_cpu.v(121) " "Inferred latch for \"registers\[1\]\[14\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014862 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[15\] riscv_cpu.v(121) " "Inferred latch for \"registers\[1\]\[15\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014863 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[16\] riscv_cpu.v(121) " "Inferred latch for \"registers\[1\]\[16\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014863 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[17\] riscv_cpu.v(121) " "Inferred latch for \"registers\[1\]\[17\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014864 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[18\] riscv_cpu.v(121) " "Inferred latch for \"registers\[1\]\[18\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014865 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[19\] riscv_cpu.v(121) " "Inferred latch for \"registers\[1\]\[19\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014865 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[20\] riscv_cpu.v(121) " "Inferred latch for \"registers\[1\]\[20\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014865 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[21\] riscv_cpu.v(121) " "Inferred latch for \"registers\[1\]\[21\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014866 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[22\] riscv_cpu.v(121) " "Inferred latch for \"registers\[1\]\[22\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014866 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[23\] riscv_cpu.v(121) " "Inferred latch for \"registers\[1\]\[23\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014866 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[24\] riscv_cpu.v(121) " "Inferred latch for \"registers\[1\]\[24\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014867 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[25\] riscv_cpu.v(121) " "Inferred latch for \"registers\[1\]\[25\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014867 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[26\] riscv_cpu.v(121) " "Inferred latch for \"registers\[1\]\[26\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014867 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[27\] riscv_cpu.v(121) " "Inferred latch for \"registers\[1\]\[27\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014868 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[28\] riscv_cpu.v(121) " "Inferred latch for \"registers\[1\]\[28\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014868 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[29\] riscv_cpu.v(121) " "Inferred latch for \"registers\[1\]\[29\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014869 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[30\] riscv_cpu.v(121) " "Inferred latch for \"registers\[1\]\[30\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014870 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[31\] riscv_cpu.v(121) " "Inferred latch for \"registers\[1\]\[31\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014871 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[0\] riscv_cpu.v(121) " "Inferred latch for \"registers\[0\]\[0\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014872 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[1\] riscv_cpu.v(121) " "Inferred latch for \"registers\[0\]\[1\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014873 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[2\] riscv_cpu.v(121) " "Inferred latch for \"registers\[0\]\[2\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014874 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[3\] riscv_cpu.v(121) " "Inferred latch for \"registers\[0\]\[3\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014875 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[4\] riscv_cpu.v(121) " "Inferred latch for \"registers\[0\]\[4\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014875 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[5\] riscv_cpu.v(121) " "Inferred latch for \"registers\[0\]\[5\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014876 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[6\] riscv_cpu.v(121) " "Inferred latch for \"registers\[0\]\[6\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014876 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[7\] riscv_cpu.v(121) " "Inferred latch for \"registers\[0\]\[7\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014877 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[8\] riscv_cpu.v(121) " "Inferred latch for \"registers\[0\]\[8\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014877 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[9\] riscv_cpu.v(121) " "Inferred latch for \"registers\[0\]\[9\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014877 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[10\] riscv_cpu.v(121) " "Inferred latch for \"registers\[0\]\[10\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014878 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[11\] riscv_cpu.v(121) " "Inferred latch for \"registers\[0\]\[11\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014878 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[12\] riscv_cpu.v(121) " "Inferred latch for \"registers\[0\]\[12\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014878 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[13\] riscv_cpu.v(121) " "Inferred latch for \"registers\[0\]\[13\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014879 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[14\] riscv_cpu.v(121) " "Inferred latch for \"registers\[0\]\[14\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014879 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[15\] riscv_cpu.v(121) " "Inferred latch for \"registers\[0\]\[15\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014879 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[16\] riscv_cpu.v(121) " "Inferred latch for \"registers\[0\]\[16\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014880 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[17\] riscv_cpu.v(121) " "Inferred latch for \"registers\[0\]\[17\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014880 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[18\] riscv_cpu.v(121) " "Inferred latch for \"registers\[0\]\[18\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014881 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[19\] riscv_cpu.v(121) " "Inferred latch for \"registers\[0\]\[19\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014881 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[20\] riscv_cpu.v(121) " "Inferred latch for \"registers\[0\]\[20\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014881 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[21\] riscv_cpu.v(121) " "Inferred latch for \"registers\[0\]\[21\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014882 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[22\] riscv_cpu.v(121) " "Inferred latch for \"registers\[0\]\[22\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014882 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[23\] riscv_cpu.v(121) " "Inferred latch for \"registers\[0\]\[23\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014883 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[24\] riscv_cpu.v(121) " "Inferred latch for \"registers\[0\]\[24\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014883 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[25\] riscv_cpu.v(121) " "Inferred latch for \"registers\[0\]\[25\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014883 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[26\] riscv_cpu.v(121) " "Inferred latch for \"registers\[0\]\[26\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014884 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[27\] riscv_cpu.v(121) " "Inferred latch for \"registers\[0\]\[27\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014884 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[28\] riscv_cpu.v(121) " "Inferred latch for \"registers\[0\]\[28\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014884 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[29\] riscv_cpu.v(121) " "Inferred latch for \"registers\[0\]\[29\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014885 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[30\] riscv_cpu.v(121) " "Inferred latch for \"registers\[0\]\[30\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014886 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[31\] riscv_cpu.v(121) " "Inferred latch for \"registers\[0\]\[31\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014886 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_enable riscv_cpu.v(121) " "Inferred latch for \"wr_enable\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014886 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store riscv_cpu.v(121) " "Inferred latch for \"store\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014887 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "load riscv_cpu.v(121) " "Inferred latch for \"load\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014887 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledss\[0\] riscv_cpu.v(121) " "Inferred latch for \"ledss\[0\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014887 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledss\[1\] riscv_cpu.v(121) " "Inferred latch for \"ledss\[1\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014887 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledss\[2\] riscv_cpu.v(121) " "Inferred latch for \"ledss\[2\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014887 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledss\[3\] riscv_cpu.v(121) " "Inferred latch for \"ledss\[3\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014888 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "socload riscv_cpu.v(121) " "Inferred latch for \"socload\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014888 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "socaddress\[0\] riscv_cpu.v(121) " "Inferred latch for \"socaddress\[0\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014888 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "socaddress\[1\] riscv_cpu.v(121) " "Inferred latch for \"socaddress\[1\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014888 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "socaddress\[2\] riscv_cpu.v(121) " "Inferred latch for \"socaddress\[2\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014888 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "socaddress\[3\] riscv_cpu.v(121) " "Inferred latch for \"socaddress\[3\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014888 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "socaddress\[4\] riscv_cpu.v(121) " "Inferred latch for \"socaddress\[4\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014888 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "socaddress\[5\] riscv_cpu.v(121) " "Inferred latch for \"socaddress\[5\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014888 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "socaddress\[6\] riscv_cpu.v(121) " "Inferred latch for \"socaddress\[6\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014889 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "socaddress\[7\] riscv_cpu.v(121) " "Inferred latch for \"socaddress\[7\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014889 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "socaddress\[8\] riscv_cpu.v(121) " "Inferred latch for \"socaddress\[8\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014889 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "socaddress\[9\] riscv_cpu.v(121) " "Inferred latch for \"socaddress\[9\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014889 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "socaddress\[10\] riscv_cpu.v(121) " "Inferred latch for \"socaddress\[10\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014889 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "socaddress\[11\] riscv_cpu.v(121) " "Inferred latch for \"socaddress\[11\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014889 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "socaddress\[12\] riscv_cpu.v(121) " "Inferred latch for \"socaddress\[12\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014889 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "socaddress\[13\] riscv_cpu.v(121) " "Inferred latch for \"socaddress\[13\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014889 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "socaddress\[14\] riscv_cpu.v(121) " "Inferred latch for \"socaddress\[14\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014890 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "socaddress\[15\] riscv_cpu.v(121) " "Inferred latch for \"socaddress\[15\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014890 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "socaddress\[16\] riscv_cpu.v(121) " "Inferred latch for \"socaddress\[16\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014890 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "socaddress\[17\] riscv_cpu.v(121) " "Inferred latch for \"socaddress\[17\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014890 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "socaddress\[18\] riscv_cpu.v(121) " "Inferred latch for \"socaddress\[18\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014890 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "socaddress\[19\] riscv_cpu.v(121) " "Inferred latch for \"socaddress\[19\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014890 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "socaddress\[20\] riscv_cpu.v(121) " "Inferred latch for \"socaddress\[20\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014890 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "socaddress\[21\] riscv_cpu.v(121) " "Inferred latch for \"socaddress\[21\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014891 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "socaddress\[22\] riscv_cpu.v(121) " "Inferred latch for \"socaddress\[22\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014891 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "socaddress\[23\] riscv_cpu.v(121) " "Inferred latch for \"socaddress\[23\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014891 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "socaddress\[24\] riscv_cpu.v(121) " "Inferred latch for \"socaddress\[24\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014891 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "socaddress\[25\] riscv_cpu.v(121) " "Inferred latch for \"socaddress\[25\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014891 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "socaddress\[26\] riscv_cpu.v(121) " "Inferred latch for \"socaddress\[26\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014891 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "socaddress\[27\] riscv_cpu.v(121) " "Inferred latch for \"socaddress\[27\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014891 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "socaddress\[28\] riscv_cpu.v(121) " "Inferred latch for \"socaddress\[28\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014891 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "socaddress\[29\] riscv_cpu.v(121) " "Inferred latch for \"socaddress\[29\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014892 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "socaddress\[30\] riscv_cpu.v(121) " "Inferred latch for \"socaddress\[30\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014892 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "socaddress\[31\] riscv_cpu.v(121) " "Inferred latch for \"socaddress\[31\]\" at riscv_cpu.v(121)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018014892 "|riscv_cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramm ramm:ram " "Elaborating entity \"ramm\" for hierarchy \"ramm:ram\"" {  } { { "riscv_cpu.v" "ram" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563018015522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ramm:ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ramm:ram\|altsyncram:altsyncram_component\"" {  } { { "ramm.v" "altsyncram_component" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563018015570 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ramm:ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ramm:ram\|altsyncram:altsyncram_component\"" {  } { { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563018015571 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ramm:ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"ramm:ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563018015571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563018015571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file rom.mif " "Parameter \"init_file\" = \"rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563018015571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563018015571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563018015571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563018015571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4000 " "Parameter \"numwords_a\" = \"4000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563018015571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563018015571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563018015571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563018015571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563018015571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563018015571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563018015571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563018015571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563018015571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563018015571 ""}  } { { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1563018015571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q6j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q6j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q6j1 " "Found entity 1: altsyncram_q6j1" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563018015627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018015627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q6j1 ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated " "Elaborating entity \"altsyncram_q6j1\" for hierarchy \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563018015628 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1563018027421 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "store wr_enable " "Duplicate LATCH primitive \"store\" merged with LATCH primitive \"wr_enable\"" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 51 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1563018027452 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1563018027452 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc\[2\] " "Latch pc\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027689 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "storeloadaddr\[0\] " "Latch storeloadaddr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027689 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "load " "Latch load has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA load " "Ports D and ENA on the latch are fed by the same signal load" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027689 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc\[3\] " "Latch pc\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027689 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "storeloadaddr\[1\] " "Latch storeloadaddr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027689 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc\[4\] " "Latch pc\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[3\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[3\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027689 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "storeloadaddr\[2\] " "Latch storeloadaddr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027689 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc\[5\] " "Latch pc\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027690 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027690 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "storeloadaddr\[3\] " "Latch storeloadaddr\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027690 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027690 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc\[6\] " "Latch pc\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[3\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[3\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027690 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027690 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "storeloadaddr\[4\] " "Latch storeloadaddr\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027690 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027690 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc\[7\] " "Latch pc\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027690 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027690 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "storeloadaddr\[5\] " "Latch storeloadaddr\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027690 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027690 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc\[8\] " "Latch pc\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[3\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[3\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027690 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027690 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "storeloadaddr\[6\] " "Latch storeloadaddr\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027690 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027690 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc\[9\] " "Latch pc\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027690 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027690 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "storeloadaddr\[7\] " "Latch storeloadaddr\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027690 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027690 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc\[10\] " "Latch pc\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[3\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[3\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027690 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027690 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "storeloadaddr\[8\] " "Latch storeloadaddr\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027690 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027690 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc\[11\] " "Latch pc\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027690 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027690 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "storeloadaddr\[9\] " "Latch storeloadaddr\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027691 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc\[12\] " "Latch pc\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[3\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[3\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027691 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "storeloadaddr\[10\] " "Latch storeloadaddr\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027691 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc\[13\] " "Latch pc\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027691 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "storeloadaddr\[11\] " "Latch storeloadaddr\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027691 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[10\]\[0\] " "Latch registers\[10\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027691 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[6\]\[0\] " "Latch registers\[6\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027691 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[2\]\[0\] " "Latch registers\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027691 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[14\]\[0\] " "Latch registers\[14\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027691 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[5\]\[0\] " "Latch registers\[5\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027691 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[9\]\[0\] " "Latch registers\[9\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027691 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[1\]\[0\] " "Latch registers\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027692 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[13\]\[0\] " "Latch registers\[13\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027692 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[4\]\[0\] " "Latch registers\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027692 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[8\]\[0\] " "Latch registers\[8\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027692 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[0\]\[0\] " "Latch registers\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027692 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[12\]\[0\] " "Latch registers\[12\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027692 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[11\]\[0\] " "Latch registers\[11\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027692 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[7\]\[0\] " "Latch registers\[7\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027692 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[3\]\[0\] " "Latch registers\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027692 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[15\]\[0\] " "Latch registers\[15\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027693 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[21\]\[0\] " "Latch registers\[21\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027693 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[25\]\[0\] " "Latch registers\[25\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027693 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[17\]\[0\] " "Latch registers\[17\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027693 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[29\]\[0\] " "Latch registers\[29\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027693 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[26\]\[0\] " "Latch registers\[26\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027693 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[22\]\[0\] " "Latch registers\[22\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027693 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[18\]\[0\] " "Latch registers\[18\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027693 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[30\]\[0\] " "Latch registers\[30\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027693 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[20\]\[0\] " "Latch registers\[20\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027693 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[24\]\[0\] " "Latch registers\[24\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027693 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[16\]\[0\] " "Latch registers\[16\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027694 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[28\]\[0\] " "Latch registers\[28\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027694 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[27\]\[0\] " "Latch registers\[27\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027694 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[23\]\[0\] " "Latch registers\[23\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027694 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[19\]\[0\] " "Latch registers\[19\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027694 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[31\]\[0\] " "Latch registers\[31\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027694 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc\[1\] " "Latch pc\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027694 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[10\]\[2\] " "Latch registers\[10\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027694 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[9\]\[2\] " "Latch registers\[9\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027694 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[8\]\[2\] " "Latch registers\[8\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027694 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[11\]\[2\] " "Latch registers\[11\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027694 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[5\]\[2\] " "Latch registers\[5\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027695 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[6\]\[2\] " "Latch registers\[6\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027695 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[4\]\[2\] " "Latch registers\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027695 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[7\]\[2\] " "Latch registers\[7\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027695 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[2\]\[2\] " "Latch registers\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027695 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[1\]\[2\] " "Latch registers\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027695 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[0\]\[2\] " "Latch registers\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027695 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[3\]\[2\] " "Latch registers\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027695 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[13\]\[2\] " "Latch registers\[13\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027695 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[14\]\[2\] " "Latch registers\[14\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027695 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[12\]\[2\] " "Latch registers\[12\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027695 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[15\]\[2\] " "Latch registers\[15\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027695 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[22\]\[2\] " "Latch registers\[22\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027696 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[26\]\[2\] " "Latch registers\[26\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027696 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[18\]\[2\] " "Latch registers\[18\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027696 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[30\]\[2\] " "Latch registers\[30\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027696 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[25\]\[2\] " "Latch registers\[25\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027696 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[21\]\[2\] " "Latch registers\[21\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027696 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[17\]\[2\] " "Latch registers\[17\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027696 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[29\]\[2\] " "Latch registers\[29\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027696 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[20\]\[2\] " "Latch registers\[20\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027696 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[24\]\[2\] " "Latch registers\[24\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027696 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[16\]\[2\] " "Latch registers\[16\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027696 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[28\]\[2\] " "Latch registers\[28\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027696 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[27\]\[2\] " "Latch registers\[27\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027697 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[23\]\[2\] " "Latch registers\[23\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027697 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[19\]\[2\] " "Latch registers\[19\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027697 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[31\]\[2\] " "Latch registers\[31\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027697 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[6\]\[1\] " "Latch registers\[6\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027697 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[5\]\[1\] " "Latch registers\[5\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027697 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[4\]\[1\] " "Latch registers\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027697 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[7\]\[1\] " "Latch registers\[7\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027698 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[9\]\[1\] " "Latch registers\[9\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027698 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[10\]\[1\] " "Latch registers\[10\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027698 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[8\]\[1\] " "Latch registers\[8\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027698 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[11\]\[1\] " "Latch registers\[11\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027698 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[1\]\[1\] " "Latch registers\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027698 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[2\]\[1\] " "Latch registers\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027698 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[0\]\[1\] " "Latch registers\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027698 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[3\]\[1\] " "Latch registers\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027698 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[14\]\[1\] " "Latch registers\[14\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027699 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[13\]\[1\] " "Latch registers\[13\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027699 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[12\]\[1\] " "Latch registers\[12\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027699 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[15\]\[1\] " "Latch registers\[15\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027699 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[21\]\[1\] " "Latch registers\[21\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027699 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[25\]\[1\] " "Latch registers\[25\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027699 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[17\]\[1\] " "Latch registers\[17\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027699 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[29\]\[1\] " "Latch registers\[29\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027699 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[26\]\[1\] " "Latch registers\[26\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027699 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[22\]\[1\] " "Latch registers\[22\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027699 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[18\]\[1\] " "Latch registers\[18\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027700 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027700 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[30\]\[1\] " "Latch registers\[30\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027700 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027700 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[24\]\[1\] " "Latch registers\[24\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027700 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027700 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[20\]\[1\] " "Latch registers\[20\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027700 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027700 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[16\]\[1\] " "Latch registers\[16\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027700 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027700 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[28\]\[1\] " "Latch registers\[28\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027700 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027700 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[23\]\[1\] " "Latch registers\[23\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027700 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027700 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[27\]\[1\] " "Latch registers\[27\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027700 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027700 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[19\]\[1\] " "Latch registers\[19\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027700 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027700 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[31\]\[1\] " "Latch registers\[31\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027701 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[6\]\[3\] " "Latch registers\[6\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027701 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[5\]\[3\] " "Latch registers\[5\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027701 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[4\]\[3\] " "Latch registers\[4\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027701 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[7\]\[3\] " "Latch registers\[7\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027701 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[9\]\[3\] " "Latch registers\[9\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027701 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[10\]\[3\] " "Latch registers\[10\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027701 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[8\]\[3\] " "Latch registers\[8\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027701 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[11\]\[3\] " "Latch registers\[11\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027701 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[1\]\[3\] " "Latch registers\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027701 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[2\]\[3\] " "Latch registers\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027702 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027702 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[0\]\[3\] " "Latch registers\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027702 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027702 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[3\]\[3\] " "Latch registers\[3\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027702 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027702 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[14\]\[3\] " "Latch registers\[14\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027702 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027702 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[13\]\[3\] " "Latch registers\[13\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027702 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027702 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[12\]\[3\] " "Latch registers\[12\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027702 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027702 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[15\]\[3\] " "Latch registers\[15\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027702 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027702 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[21\]\[3\] " "Latch registers\[21\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027702 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027702 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[25\]\[3\] " "Latch registers\[25\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027702 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027702 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[17\]\[3\] " "Latch registers\[17\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027702 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027702 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[29\]\[3\] " "Latch registers\[29\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027703 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027703 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[26\]\[3\] " "Latch registers\[26\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027703 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027703 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[22\]\[3\] " "Latch registers\[22\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027703 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027703 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[18\]\[3\] " "Latch registers\[18\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027703 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027703 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[30\]\[3\] " "Latch registers\[30\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027703 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027703 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[24\]\[3\] " "Latch registers\[24\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027703 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027703 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[20\]\[3\] " "Latch registers\[20\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027703 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027703 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[16\]\[3\] " "Latch registers\[16\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027703 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027703 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[28\]\[3\] " "Latch registers\[28\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027703 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027703 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[23\]\[3\] " "Latch registers\[23\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027703 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027703 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[27\]\[3\] " "Latch registers\[27\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027704 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[19\]\[3\] " "Latch registers\[19\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027704 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[31\]\[3\] " "Latch registers\[31\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027704 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[10\]\[4\] " "Latch registers\[10\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027704 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[9\]\[4\] " "Latch registers\[9\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027704 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[8\]\[4\] " "Latch registers\[8\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027704 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[11\]\[4\] " "Latch registers\[11\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027704 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[5\]\[4\] " "Latch registers\[5\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027704 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[6\]\[4\] " "Latch registers\[6\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027704 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[4\]\[4\] " "Latch registers\[4\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027704 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[7\]\[4\] " "Latch registers\[7\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027705 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[2\]\[4\] " "Latch registers\[2\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027705 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[1\]\[4\] " "Latch registers\[1\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027705 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[0\]\[4\] " "Latch registers\[0\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027705 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[3\]\[4\] " "Latch registers\[3\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027705 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[13\]\[4\] " "Latch registers\[13\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027705 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[14\]\[4\] " "Latch registers\[14\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027705 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[12\]\[4\] " "Latch registers\[12\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027705 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[15\]\[4\] " "Latch registers\[15\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027705 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[22\]\[4\] " "Latch registers\[22\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027705 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[26\]\[4\] " "Latch registers\[26\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027706 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027706 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[18\]\[4\] " "Latch registers\[18\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027706 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027706 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[30\]\[4\] " "Latch registers\[30\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027706 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027706 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[25\]\[4\] " "Latch registers\[25\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027706 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027706 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[21\]\[4\] " "Latch registers\[21\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027706 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027706 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[17\]\[4\] " "Latch registers\[17\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027706 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027706 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[29\]\[4\] " "Latch registers\[29\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027706 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027706 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[20\]\[4\] " "Latch registers\[20\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027706 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027706 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[24\]\[4\] " "Latch registers\[24\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027706 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027706 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[16\]\[4\] " "Latch registers\[16\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027707 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027707 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[28\]\[4\] " "Latch registers\[28\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027707 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027707 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[27\]\[4\] " "Latch registers\[27\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027707 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027707 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[23\]\[4\] " "Latch registers\[23\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027707 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027707 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[19\]\[4\] " "Latch registers\[19\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027707 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027707 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[31\]\[4\] " "Latch registers\[31\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027707 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027707 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[6\]\[5\] " "Latch registers\[6\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027707 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027707 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[5\]\[5\] " "Latch registers\[5\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027707 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027707 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[4\]\[5\] " "Latch registers\[4\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027707 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027707 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[7\]\[5\] " "Latch registers\[7\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027707 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027707 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[9\]\[5\] " "Latch registers\[9\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027707 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027707 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[10\]\[5\] " "Latch registers\[10\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027707 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027707 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[8\]\[5\] " "Latch registers\[8\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027707 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027707 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[11\]\[5\] " "Latch registers\[11\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027708 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[1\]\[5\] " "Latch registers\[1\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027708 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[2\]\[5\] " "Latch registers\[2\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027708 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[0\]\[5\] " "Latch registers\[0\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027708 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[3\]\[5\] " "Latch registers\[3\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027708 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[14\]\[5\] " "Latch registers\[14\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027708 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[13\]\[5\] " "Latch registers\[13\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027708 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[12\]\[5\] " "Latch registers\[12\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027708 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[15\]\[5\] " "Latch registers\[15\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027708 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[21\]\[5\] " "Latch registers\[21\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027708 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[25\]\[5\] " "Latch registers\[25\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027708 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[17\]\[5\] " "Latch registers\[17\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027709 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[29\]\[5\] " "Latch registers\[29\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027709 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[26\]\[5\] " "Latch registers\[26\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027709 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[22\]\[5\] " "Latch registers\[22\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027709 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[18\]\[5\] " "Latch registers\[18\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027709 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[30\]\[5\] " "Latch registers\[30\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027709 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[24\]\[5\] " "Latch registers\[24\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027709 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[20\]\[5\] " "Latch registers\[20\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027709 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[16\]\[5\] " "Latch registers\[16\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027709 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[28\]\[5\] " "Latch registers\[28\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027709 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[23\]\[5\] " "Latch registers\[23\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027710 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[27\]\[5\] " "Latch registers\[27\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027710 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[19\]\[5\] " "Latch registers\[19\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027710 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[31\]\[5\] " "Latch registers\[31\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027710 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[10\]\[6\] " "Latch registers\[10\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027710 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[9\]\[6\] " "Latch registers\[9\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027710 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[8\]\[6\] " "Latch registers\[8\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027710 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[11\]\[6\] " "Latch registers\[11\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027710 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[5\]\[6\] " "Latch registers\[5\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027710 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[6\]\[6\] " "Latch registers\[6\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027710 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[4\]\[6\] " "Latch registers\[4\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027711 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[7\]\[6\] " "Latch registers\[7\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027711 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[2\]\[6\] " "Latch registers\[2\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027711 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[1\]\[6\] " "Latch registers\[1\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027711 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[0\]\[6\] " "Latch registers\[0\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027711 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[3\]\[6\] " "Latch registers\[3\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027711 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[13\]\[6\] " "Latch registers\[13\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027711 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[14\]\[6\] " "Latch registers\[14\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027711 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[12\]\[6\] " "Latch registers\[12\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027711 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[15\]\[6\] " "Latch registers\[15\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027711 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[22\]\[6\] " "Latch registers\[22\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027711 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[26\]\[6\] " "Latch registers\[26\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027712 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027712 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[18\]\[6\] " "Latch registers\[18\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027712 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027712 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[30\]\[6\] " "Latch registers\[30\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027712 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027712 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[25\]\[6\] " "Latch registers\[25\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027712 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027712 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[21\]\[6\] " "Latch registers\[21\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027712 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027712 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[17\]\[6\] " "Latch registers\[17\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027712 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027712 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[29\]\[6\] " "Latch registers\[29\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027712 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027712 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[20\]\[6\] " "Latch registers\[20\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027712 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027712 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[24\]\[6\] " "Latch registers\[24\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027713 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[16\]\[6\] " "Latch registers\[16\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027713 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[28\]\[6\] " "Latch registers\[28\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027713 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[27\]\[6\] " "Latch registers\[27\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027713 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[23\]\[6\] " "Latch registers\[23\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027713 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[19\]\[6\] " "Latch registers\[19\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027713 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[31\]\[6\] " "Latch registers\[31\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027713 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[6\]\[7\] " "Latch registers\[6\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027713 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[5\]\[7\] " "Latch registers\[5\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027713 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[4\]\[7\] " "Latch registers\[4\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027713 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[7\]\[7\] " "Latch registers\[7\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027713 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[9\]\[7\] " "Latch registers\[9\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027714 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[10\]\[7\] " "Latch registers\[10\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027714 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[8\]\[7\] " "Latch registers\[8\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027714 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[11\]\[7\] " "Latch registers\[11\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027714 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[1\]\[7\] " "Latch registers\[1\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027714 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[2\]\[7\] " "Latch registers\[2\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027714 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[0\]\[7\] " "Latch registers\[0\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027714 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[3\]\[7\] " "Latch registers\[3\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027714 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[14\]\[7\] " "Latch registers\[14\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027714 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[13\]\[7\] " "Latch registers\[13\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027714 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[12\]\[7\] " "Latch registers\[12\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027715 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[15\]\[7\] " "Latch registers\[15\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027715 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[21\]\[7\] " "Latch registers\[21\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027715 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[25\]\[7\] " "Latch registers\[25\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027715 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[17\]\[7\] " "Latch registers\[17\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027715 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[29\]\[7\] " "Latch registers\[29\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027715 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[26\]\[7\] " "Latch registers\[26\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027715 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[22\]\[7\] " "Latch registers\[22\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027715 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[18\]\[7\] " "Latch registers\[18\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027715 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[30\]\[7\] " "Latch registers\[30\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027715 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[24\]\[7\] " "Latch registers\[24\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027715 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[20\]\[7\] " "Latch registers\[20\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027715 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[16\]\[7\] " "Latch registers\[16\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027716 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027716 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[28\]\[7\] " "Latch registers\[28\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027716 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027716 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[23\]\[7\] " "Latch registers\[23\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027716 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027716 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[27\]\[7\] " "Latch registers\[27\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027716 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027716 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[19\]\[7\] " "Latch registers\[19\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027716 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027716 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[31\]\[7\] " "Latch registers\[31\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027716 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027716 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[10\]\[8\] " "Latch registers\[10\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027716 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027716 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[9\]\[8\] " "Latch registers\[9\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027716 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027716 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[8\]\[8\] " "Latch registers\[8\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027716 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027716 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[11\]\[8\] " "Latch registers\[11\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027716 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027716 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[5\]\[8\] " "Latch registers\[5\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027716 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027716 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[6\]\[8\] " "Latch registers\[6\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027717 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027717 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[4\]\[8\] " "Latch registers\[4\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027717 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027717 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[7\]\[8\] " "Latch registers\[7\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027717 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027717 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[2\]\[8\] " "Latch registers\[2\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027717 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027717 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[1\]\[8\] " "Latch registers\[1\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027717 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027717 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[0\]\[8\] " "Latch registers\[0\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027717 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027717 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[3\]\[8\] " "Latch registers\[3\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027717 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027717 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[13\]\[8\] " "Latch registers\[13\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027717 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027717 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[14\]\[8\] " "Latch registers\[14\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027717 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027717 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[12\]\[8\] " "Latch registers\[12\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027718 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[15\]\[8\] " "Latch registers\[15\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027718 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[22\]\[8\] " "Latch registers\[22\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027718 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[26\]\[8\] " "Latch registers\[26\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027718 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[18\]\[8\] " "Latch registers\[18\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027718 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[30\]\[8\] " "Latch registers\[30\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027718 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[25\]\[8\] " "Latch registers\[25\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027718 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[21\]\[8\] " "Latch registers\[21\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027718 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[17\]\[8\] " "Latch registers\[17\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027718 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[29\]\[8\] " "Latch registers\[29\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027718 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[20\]\[8\] " "Latch registers\[20\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027719 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[24\]\[8\] " "Latch registers\[24\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027719 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[16\]\[8\] " "Latch registers\[16\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027719 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[28\]\[8\] " "Latch registers\[28\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027719 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[27\]\[8\] " "Latch registers\[27\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027719 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[23\]\[8\] " "Latch registers\[23\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027719 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[19\]\[8\] " "Latch registers\[19\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027719 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[31\]\[8\] " "Latch registers\[31\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027719 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[6\]\[9\] " "Latch registers\[6\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027719 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[5\]\[9\] " "Latch registers\[5\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027719 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[4\]\[9\] " "Latch registers\[4\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027720 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[7\]\[9\] " "Latch registers\[7\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027720 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[9\]\[9\] " "Latch registers\[9\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027720 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[10\]\[9\] " "Latch registers\[10\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027720 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[8\]\[9\] " "Latch registers\[8\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027720 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[11\]\[9\] " "Latch registers\[11\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027720 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[1\]\[9\] " "Latch registers\[1\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027720 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[2\]\[9\] " "Latch registers\[2\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027720 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[0\]\[9\] " "Latch registers\[0\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027720 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[3\]\[9\] " "Latch registers\[3\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027720 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[14\]\[9\] " "Latch registers\[14\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027721 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[13\]\[9\] " "Latch registers\[13\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027721 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[12\]\[9\] " "Latch registers\[12\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027721 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[15\]\[9\] " "Latch registers\[15\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027721 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[21\]\[9\] " "Latch registers\[21\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027721 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[25\]\[9\] " "Latch registers\[25\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027721 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[17\]\[9\] " "Latch registers\[17\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027721 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[29\]\[9\] " "Latch registers\[29\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027721 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[26\]\[9\] " "Latch registers\[26\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027721 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[22\]\[9\] " "Latch registers\[22\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027721 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[18\]\[9\] " "Latch registers\[18\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027722 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[30\]\[9\] " "Latch registers\[30\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027722 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[24\]\[9\] " "Latch registers\[24\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027722 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[20\]\[9\] " "Latch registers\[20\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027722 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[16\]\[9\] " "Latch registers\[16\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027722 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[28\]\[9\] " "Latch registers\[28\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027722 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[23\]\[9\] " "Latch registers\[23\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027722 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[27\]\[9\] " "Latch registers\[27\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027722 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[19\]\[9\] " "Latch registers\[19\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027722 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[31\]\[9\] " "Latch registers\[31\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027722 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[10\]\[10\] " "Latch registers\[10\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027723 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[9\]\[10\] " "Latch registers\[9\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027723 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[8\]\[10\] " "Latch registers\[8\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027723 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[11\]\[10\] " "Latch registers\[11\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027723 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[5\]\[10\] " "Latch registers\[5\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027723 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[6\]\[10\] " "Latch registers\[6\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027723 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[4\]\[10\] " "Latch registers\[4\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027723 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[7\]\[10\] " "Latch registers\[7\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027723 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[2\]\[10\] " "Latch registers\[2\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027723 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[1\]\[10\] " "Latch registers\[1\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027723 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[0\]\[10\] " "Latch registers\[0\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027724 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[3\]\[10\] " "Latch registers\[3\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027724 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[13\]\[10\] " "Latch registers\[13\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027724 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[14\]\[10\] " "Latch registers\[14\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027724 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[12\]\[10\] " "Latch registers\[12\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027724 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[15\]\[10\] " "Latch registers\[15\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027724 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[22\]\[10\] " "Latch registers\[22\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027724 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[26\]\[10\] " "Latch registers\[26\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027724 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[18\]\[10\] " "Latch registers\[18\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027724 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[30\]\[10\] " "Latch registers\[30\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027724 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[25\]\[10\] " "Latch registers\[25\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027725 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[21\]\[10\] " "Latch registers\[21\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027725 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[17\]\[10\] " "Latch registers\[17\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027725 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[29\]\[10\] " "Latch registers\[29\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027725 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[20\]\[10\] " "Latch registers\[20\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027725 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[24\]\[10\] " "Latch registers\[24\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027725 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[16\]\[10\] " "Latch registers\[16\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027725 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[28\]\[10\] " "Latch registers\[28\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027725 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[27\]\[10\] " "Latch registers\[27\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027725 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[23\]\[10\] " "Latch registers\[23\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027726 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[19\]\[10\] " "Latch registers\[19\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027726 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[31\]\[10\] " "Latch registers\[31\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027726 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[6\]\[11\] " "Latch registers\[6\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027726 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[5\]\[11\] " "Latch registers\[5\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027726 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[4\]\[11\] " "Latch registers\[4\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027726 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[7\]\[11\] " "Latch registers\[7\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027726 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[9\]\[11\] " "Latch registers\[9\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027726 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[10\]\[11\] " "Latch registers\[10\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027726 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[8\]\[11\] " "Latch registers\[8\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027726 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[11\]\[11\] " "Latch registers\[11\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027727 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[1\]\[11\] " "Latch registers\[1\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027727 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[2\]\[11\] " "Latch registers\[2\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027727 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[0\]\[11\] " "Latch registers\[0\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027727 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[3\]\[11\] " "Latch registers\[3\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027727 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[14\]\[11\] " "Latch registers\[14\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027727 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[13\]\[11\] " "Latch registers\[13\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027727 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[12\]\[11\] " "Latch registers\[12\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027727 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[15\]\[11\] " "Latch registers\[15\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027727 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[21\]\[11\] " "Latch registers\[21\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027728 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[25\]\[11\] " "Latch registers\[25\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027728 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[17\]\[11\] " "Latch registers\[17\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027728 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[29\]\[11\] " "Latch registers\[29\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027728 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[26\]\[11\] " "Latch registers\[26\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027728 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[22\]\[11\] " "Latch registers\[22\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027728 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[18\]\[11\] " "Latch registers\[18\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027728 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[30\]\[11\] " "Latch registers\[30\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027728 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[24\]\[11\] " "Latch registers\[24\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027728 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[20\]\[11\] " "Latch registers\[20\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027728 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[16\]\[11\] " "Latch registers\[16\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027729 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[28\]\[11\] " "Latch registers\[28\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027729 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[23\]\[11\] " "Latch registers\[23\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027729 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[27\]\[11\] " "Latch registers\[27\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027729 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[19\]\[11\] " "Latch registers\[19\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027729 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[31\]\[11\] " "Latch registers\[31\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027729 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[10\]\[12\] " "Latch registers\[10\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027729 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[9\]\[12\] " "Latch registers\[9\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027729 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[8\]\[12\] " "Latch registers\[8\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027729 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[11\]\[12\] " "Latch registers\[11\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027729 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[5\]\[12\] " "Latch registers\[5\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027730 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[6\]\[12\] " "Latch registers\[6\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027730 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[4\]\[12\] " "Latch registers\[4\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027730 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[7\]\[12\] " "Latch registers\[7\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027730 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[2\]\[12\] " "Latch registers\[2\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027730 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[1\]\[12\] " "Latch registers\[1\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027730 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[0\]\[12\] " "Latch registers\[0\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027730 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[3\]\[12\] " "Latch registers\[3\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027730 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[13\]\[12\] " "Latch registers\[13\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027730 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[14\]\[12\] " "Latch registers\[14\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027730 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[12\]\[12\] " "Latch registers\[12\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027730 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[15\]\[12\] " "Latch registers\[15\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027731 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[22\]\[12\] " "Latch registers\[22\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027731 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[26\]\[12\] " "Latch registers\[26\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027731 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[18\]\[12\] " "Latch registers\[18\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027731 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[30\]\[12\] " "Latch registers\[30\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027731 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[25\]\[12\] " "Latch registers\[25\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027731 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[21\]\[12\] " "Latch registers\[21\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027731 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[17\]\[12\] " "Latch registers\[17\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027731 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[29\]\[12\] " "Latch registers\[29\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027731 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[20\]\[12\] " "Latch registers\[20\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027731 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[24\]\[12\] " "Latch registers\[24\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027732 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027732 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[16\]\[12\] " "Latch registers\[16\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027732 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027732 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[28\]\[12\] " "Latch registers\[28\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027732 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027732 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[27\]\[12\] " "Latch registers\[27\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027732 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027732 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[23\]\[12\] " "Latch registers\[23\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027732 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027732 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[19\]\[12\] " "Latch registers\[19\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027732 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027732 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[31\]\[12\] " "Latch registers\[31\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027732 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027732 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[6\]\[13\] " "Latch registers\[6\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027732 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027732 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[5\]\[13\] " "Latch registers\[5\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027732 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027732 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[4\]\[13\] " "Latch registers\[4\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027732 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027732 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[7\]\[13\] " "Latch registers\[7\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027732 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027732 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[9\]\[13\] " "Latch registers\[9\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027732 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027732 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[10\]\[13\] " "Latch registers\[10\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027733 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[8\]\[13\] " "Latch registers\[8\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027733 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[11\]\[13\] " "Latch registers\[11\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027733 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[1\]\[13\] " "Latch registers\[1\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027733 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[2\]\[13\] " "Latch registers\[2\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027733 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[0\]\[13\] " "Latch registers\[0\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027733 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[3\]\[13\] " "Latch registers\[3\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027733 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[14\]\[13\] " "Latch registers\[14\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027733 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[13\]\[13\] " "Latch registers\[13\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027733 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[12\]\[13\] " "Latch registers\[12\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027733 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[15\]\[13\] " "Latch registers\[15\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027733 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[21\]\[13\] " "Latch registers\[21\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027733 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[25\]\[13\] " "Latch registers\[25\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027734 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[17\]\[13\] " "Latch registers\[17\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027734 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[29\]\[13\] " "Latch registers\[29\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027734 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[26\]\[13\] " "Latch registers\[26\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027734 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[22\]\[13\] " "Latch registers\[22\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027734 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[18\]\[13\] " "Latch registers\[18\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027734 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[30\]\[13\] " "Latch registers\[30\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027734 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[24\]\[13\] " "Latch registers\[24\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027734 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[20\]\[13\] " "Latch registers\[20\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027734 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[16\]\[13\] " "Latch registers\[16\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027734 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[28\]\[13\] " "Latch registers\[28\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027734 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[23\]\[13\] " "Latch registers\[23\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027735 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027735 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[27\]\[13\] " "Latch registers\[27\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027735 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027735 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[19\]\[13\] " "Latch registers\[19\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027735 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027735 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[31\]\[13\] " "Latch registers\[31\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027735 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027735 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[10\]\[14\] " "Latch registers\[10\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027735 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027735 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[9\]\[14\] " "Latch registers\[9\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027735 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027735 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[8\]\[14\] " "Latch registers\[8\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027735 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027735 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[11\]\[14\] " "Latch registers\[11\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027735 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027735 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[5\]\[14\] " "Latch registers\[5\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027735 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027735 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[6\]\[14\] " "Latch registers\[6\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027735 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027735 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[4\]\[14\] " "Latch registers\[4\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027735 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027735 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[7\]\[14\] " "Latch registers\[7\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027736 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027736 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[2\]\[14\] " "Latch registers\[2\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027736 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027736 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[1\]\[14\] " "Latch registers\[1\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027736 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027736 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[0\]\[14\] " "Latch registers\[0\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027736 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027736 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[3\]\[14\] " "Latch registers\[3\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027736 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027736 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[13\]\[14\] " "Latch registers\[13\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027736 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027736 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[14\]\[14\] " "Latch registers\[14\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027736 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027736 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[12\]\[14\] " "Latch registers\[12\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027736 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027736 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[15\]\[14\] " "Latch registers\[15\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027737 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[22\]\[14\] " "Latch registers\[22\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027737 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[26\]\[14\] " "Latch registers\[26\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027737 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[18\]\[14\] " "Latch registers\[18\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027737 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[30\]\[14\] " "Latch registers\[30\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027737 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[25\]\[14\] " "Latch registers\[25\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027737 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[21\]\[14\] " "Latch registers\[21\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027737 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[17\]\[14\] " "Latch registers\[17\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027737 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[29\]\[14\] " "Latch registers\[29\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027737 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[20\]\[14\] " "Latch registers\[20\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027738 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027738 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[24\]\[14\] " "Latch registers\[24\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027738 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027738 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[16\]\[14\] " "Latch registers\[16\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027738 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027738 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[28\]\[14\] " "Latch registers\[28\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027738 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027738 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[27\]\[14\] " "Latch registers\[27\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027738 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027738 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[23\]\[14\] " "Latch registers\[23\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027738 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027738 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[19\]\[14\] " "Latch registers\[19\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027738 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027738 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[31\]\[14\] " "Latch registers\[31\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027738 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027738 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[6\]\[15\] " "Latch registers\[6\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027738 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027738 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[5\]\[15\] " "Latch registers\[5\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027739 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027739 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[4\]\[15\] " "Latch registers\[4\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027739 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027739 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[7\]\[15\] " "Latch registers\[7\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027739 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027739 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[9\]\[15\] " "Latch registers\[9\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027739 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027739 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[10\]\[15\] " "Latch registers\[10\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027739 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027739 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[8\]\[15\] " "Latch registers\[8\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027739 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027739 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[11\]\[15\] " "Latch registers\[11\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027739 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027739 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[1\]\[15\] " "Latch registers\[1\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027739 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027739 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[2\]\[15\] " "Latch registers\[2\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027739 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027739 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[0\]\[15\] " "Latch registers\[0\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027739 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027739 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[3\]\[15\] " "Latch registers\[3\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027740 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[14\]\[15\] " "Latch registers\[14\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027740 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[13\]\[15\] " "Latch registers\[13\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027740 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[12\]\[15\] " "Latch registers\[12\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027740 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[15\]\[15\] " "Latch registers\[15\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027740 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[21\]\[15\] " "Latch registers\[21\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027740 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[25\]\[15\] " "Latch registers\[25\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027740 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[17\]\[15\] " "Latch registers\[17\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027740 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[29\]\[15\] " "Latch registers\[29\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027740 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[26\]\[15\] " "Latch registers\[26\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027740 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[22\]\[15\] " "Latch registers\[22\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027740 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[18\]\[15\] " "Latch registers\[18\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027741 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[30\]\[15\] " "Latch registers\[30\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027741 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[24\]\[15\] " "Latch registers\[24\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027741 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[20\]\[15\] " "Latch registers\[20\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027741 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[16\]\[15\] " "Latch registers\[16\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027741 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[28\]\[15\] " "Latch registers\[28\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027741 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[23\]\[15\] " "Latch registers\[23\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027741 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[27\]\[15\] " "Latch registers\[27\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027741 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[19\]\[15\] " "Latch registers\[19\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027741 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[31\]\[15\] " "Latch registers\[31\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027741 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[10\]\[16\] " "Latch registers\[10\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027742 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[9\]\[16\] " "Latch registers\[9\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027742 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[8\]\[16\] " "Latch registers\[8\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027742 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[11\]\[16\] " "Latch registers\[11\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027742 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[5\]\[16\] " "Latch registers\[5\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027742 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[6\]\[16\] " "Latch registers\[6\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027742 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[4\]\[16\] " "Latch registers\[4\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027742 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[7\]\[16\] " "Latch registers\[7\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027742 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[2\]\[16\] " "Latch registers\[2\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027742 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[1\]\[16\] " "Latch registers\[1\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027742 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[0\]\[16\] " "Latch registers\[0\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027742 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[3\]\[16\] " "Latch registers\[3\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027743 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[13\]\[16\] " "Latch registers\[13\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027743 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[14\]\[16\] " "Latch registers\[14\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027743 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[12\]\[16\] " "Latch registers\[12\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027743 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[15\]\[16\] " "Latch registers\[15\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027743 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[22\]\[16\] " "Latch registers\[22\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027743 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[26\]\[16\] " "Latch registers\[26\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027743 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[18\]\[16\] " "Latch registers\[18\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027743 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[30\]\[16\] " "Latch registers\[30\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027743 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[25\]\[16\] " "Latch registers\[25\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027743 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[21\]\[16\] " "Latch registers\[21\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027743 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[17\]\[16\] " "Latch registers\[17\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027744 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[29\]\[16\] " "Latch registers\[29\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027744 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[20\]\[16\] " "Latch registers\[20\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027744 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[24\]\[16\] " "Latch registers\[24\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027744 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[16\]\[16\] " "Latch registers\[16\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027744 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[28\]\[16\] " "Latch registers\[28\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027744 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[27\]\[16\] " "Latch registers\[27\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027744 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[23\]\[16\] " "Latch registers\[23\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027744 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[19\]\[16\] " "Latch registers\[19\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027744 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[31\]\[16\] " "Latch registers\[31\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027744 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[6\]\[17\] " "Latch registers\[6\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027745 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[5\]\[17\] " "Latch registers\[5\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027745 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[4\]\[17\] " "Latch registers\[4\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027745 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[7\]\[17\] " "Latch registers\[7\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027745 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[9\]\[17\] " "Latch registers\[9\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027745 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[10\]\[17\] " "Latch registers\[10\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027745 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[8\]\[17\] " "Latch registers\[8\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027745 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[11\]\[17\] " "Latch registers\[11\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027745 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[1\]\[17\] " "Latch registers\[1\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027746 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[2\]\[17\] " "Latch registers\[2\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027746 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[0\]\[17\] " "Latch registers\[0\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027746 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[3\]\[17\] " "Latch registers\[3\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027746 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[14\]\[17\] " "Latch registers\[14\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027746 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[13\]\[17\] " "Latch registers\[13\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027746 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[12\]\[17\] " "Latch registers\[12\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027746 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[15\]\[17\] " "Latch registers\[15\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027746 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[21\]\[17\] " "Latch registers\[21\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027746 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[25\]\[17\] " "Latch registers\[25\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027747 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[17\]\[17\] " "Latch registers\[17\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027747 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[29\]\[17\] " "Latch registers\[29\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027747 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[26\]\[17\] " "Latch registers\[26\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027747 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[22\]\[17\] " "Latch registers\[22\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027747 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[18\]\[17\] " "Latch registers\[18\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027747 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[30\]\[17\] " "Latch registers\[30\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027747 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[24\]\[17\] " "Latch registers\[24\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027747 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[20\]\[17\] " "Latch registers\[20\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027747 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[16\]\[17\] " "Latch registers\[16\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027748 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[28\]\[17\] " "Latch registers\[28\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027748 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[23\]\[17\] " "Latch registers\[23\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027748 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[27\]\[17\] " "Latch registers\[27\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027748 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[19\]\[17\] " "Latch registers\[19\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027748 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[31\]\[17\] " "Latch registers\[31\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027748 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[10\]\[18\] " "Latch registers\[10\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027748 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[9\]\[18\] " "Latch registers\[9\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027748 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[8\]\[18\] " "Latch registers\[8\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027749 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[11\]\[18\] " "Latch registers\[11\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027749 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[5\]\[18\] " "Latch registers\[5\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027749 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[6\]\[18\] " "Latch registers\[6\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027749 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[4\]\[18\] " "Latch registers\[4\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027749 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[7\]\[18\] " "Latch registers\[7\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027749 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[2\]\[18\] " "Latch registers\[2\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027749 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[1\]\[18\] " "Latch registers\[1\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027749 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[0\]\[18\] " "Latch registers\[0\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027749 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[3\]\[18\] " "Latch registers\[3\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027749 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[13\]\[18\] " "Latch registers\[13\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027749 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[14\]\[18\] " "Latch registers\[14\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027749 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[12\]\[18\] " "Latch registers\[12\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027750 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027750 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[15\]\[18\] " "Latch registers\[15\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027750 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027750 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[22\]\[18\] " "Latch registers\[22\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027750 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027750 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[26\]\[18\] " "Latch registers\[26\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027750 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027750 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[18\]\[18\] " "Latch registers\[18\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027750 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027750 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[30\]\[18\] " "Latch registers\[30\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027750 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027750 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[25\]\[18\] " "Latch registers\[25\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027750 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027750 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[21\]\[18\] " "Latch registers\[21\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027750 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027750 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[17\]\[18\] " "Latch registers\[17\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027750 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027750 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[29\]\[18\] " "Latch registers\[29\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027750 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027750 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[20\]\[18\] " "Latch registers\[20\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027750 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027750 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[24\]\[18\] " "Latch registers\[24\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027751 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027751 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[16\]\[18\] " "Latch registers\[16\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027751 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027751 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[28\]\[18\] " "Latch registers\[28\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027751 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027751 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[27\]\[18\] " "Latch registers\[27\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027751 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027751 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[23\]\[18\] " "Latch registers\[23\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027751 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027751 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[19\]\[18\] " "Latch registers\[19\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027751 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027751 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[31\]\[18\] " "Latch registers\[31\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027751 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027751 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[6\]\[19\] " "Latch registers\[6\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027751 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027751 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[5\]\[19\] " "Latch registers\[5\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027751 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027751 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[4\]\[19\] " "Latch registers\[4\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027751 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027751 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[7\]\[19\] " "Latch registers\[7\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027752 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027752 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[9\]\[19\] " "Latch registers\[9\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027752 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027752 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[10\]\[19\] " "Latch registers\[10\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027752 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027752 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[8\]\[19\] " "Latch registers\[8\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027752 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027752 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[11\]\[19\] " "Latch registers\[11\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027752 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027752 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[1\]\[19\] " "Latch registers\[1\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027752 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027752 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[2\]\[19\] " "Latch registers\[2\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027752 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027752 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[0\]\[19\] " "Latch registers\[0\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027752 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027752 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[3\]\[19\] " "Latch registers\[3\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027752 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027752 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[14\]\[19\] " "Latch registers\[14\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027752 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027752 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[13\]\[19\] " "Latch registers\[13\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027752 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027752 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[12\]\[19\] " "Latch registers\[12\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027753 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[15\]\[19\] " "Latch registers\[15\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027753 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[21\]\[19\] " "Latch registers\[21\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027753 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[25\]\[19\] " "Latch registers\[25\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027753 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[17\]\[19\] " "Latch registers\[17\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027753 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[29\]\[19\] " "Latch registers\[29\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027753 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[26\]\[19\] " "Latch registers\[26\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027753 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[22\]\[19\] " "Latch registers\[22\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027753 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[18\]\[19\] " "Latch registers\[18\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027753 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[30\]\[19\] " "Latch registers\[30\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027753 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[24\]\[19\] " "Latch registers\[24\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027753 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[20\]\[19\] " "Latch registers\[20\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027754 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[16\]\[19\] " "Latch registers\[16\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027754 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[28\]\[19\] " "Latch registers\[28\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027754 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[23\]\[19\] " "Latch registers\[23\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027754 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[27\]\[19\] " "Latch registers\[27\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027754 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[19\]\[19\] " "Latch registers\[19\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027754 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[31\]\[19\] " "Latch registers\[31\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027754 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[10\]\[20\] " "Latch registers\[10\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027754 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[9\]\[20\] " "Latch registers\[9\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027754 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[8\]\[20\] " "Latch registers\[8\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027754 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[11\]\[20\] " "Latch registers\[11\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027754 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[5\]\[20\] " "Latch registers\[5\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027755 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027755 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[6\]\[20\] " "Latch registers\[6\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027755 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027755 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[4\]\[20\] " "Latch registers\[4\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027755 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027755 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[7\]\[20\] " "Latch registers\[7\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027755 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027755 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[2\]\[20\] " "Latch registers\[2\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027755 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027755 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[1\]\[20\] " "Latch registers\[1\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027755 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027755 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[0\]\[20\] " "Latch registers\[0\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027755 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027755 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[3\]\[20\] " "Latch registers\[3\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027755 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027755 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[13\]\[20\] " "Latch registers\[13\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027755 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027755 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[14\]\[20\] " "Latch registers\[14\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027755 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027755 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[12\]\[20\] " "Latch registers\[12\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027755 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027755 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[15\]\[20\] " "Latch registers\[15\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027756 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027756 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[22\]\[20\] " "Latch registers\[22\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027756 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027756 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[26\]\[20\] " "Latch registers\[26\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027756 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027756 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[18\]\[20\] " "Latch registers\[18\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027756 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027756 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[30\]\[20\] " "Latch registers\[30\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027756 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027756 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[25\]\[20\] " "Latch registers\[25\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027756 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027756 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[21\]\[20\] " "Latch registers\[21\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027756 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027756 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[17\]\[20\] " "Latch registers\[17\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027756 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027756 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[29\]\[20\] " "Latch registers\[29\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027756 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027756 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[20\]\[20\] " "Latch registers\[20\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027757 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027757 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[24\]\[20\] " "Latch registers\[24\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027757 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027757 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[16\]\[20\] " "Latch registers\[16\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027757 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027757 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[28\]\[20\] " "Latch registers\[28\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027757 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027757 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[27\]\[20\] " "Latch registers\[27\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027757 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027757 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[23\]\[20\] " "Latch registers\[23\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027757 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027757 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[19\]\[20\] " "Latch registers\[19\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027757 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027757 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[31\]\[20\] " "Latch registers\[31\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027757 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027757 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[6\]\[21\] " "Latch registers\[6\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027757 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027757 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[5\]\[21\] " "Latch registers\[5\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027757 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027757 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[4\]\[21\] " "Latch registers\[4\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027758 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027758 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[7\]\[21\] " "Latch registers\[7\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027758 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027758 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[9\]\[21\] " "Latch registers\[9\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027758 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027758 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[10\]\[21\] " "Latch registers\[10\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027758 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027758 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[8\]\[21\] " "Latch registers\[8\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027758 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027758 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[11\]\[21\] " "Latch registers\[11\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027758 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027758 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[1\]\[21\] " "Latch registers\[1\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027758 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027758 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[2\]\[21\] " "Latch registers\[2\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027758 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027758 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[0\]\[21\] " "Latch registers\[0\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027758 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027758 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[3\]\[21\] " "Latch registers\[3\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027759 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027759 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[14\]\[21\] " "Latch registers\[14\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027759 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027759 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[13\]\[21\] " "Latch registers\[13\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027759 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027759 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[12\]\[21\] " "Latch registers\[12\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027759 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027759 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[15\]\[21\] " "Latch registers\[15\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027759 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027759 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[21\]\[21\] " "Latch registers\[21\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027759 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027759 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[25\]\[21\] " "Latch registers\[25\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027759 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027759 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[17\]\[21\] " "Latch registers\[17\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027759 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027759 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[29\]\[21\] " "Latch registers\[29\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027759 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027759 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[26\]\[21\] " "Latch registers\[26\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027760 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027760 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[22\]\[21\] " "Latch registers\[22\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027760 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027760 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[18\]\[21\] " "Latch registers\[18\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027760 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027760 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[30\]\[21\] " "Latch registers\[30\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027760 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027760 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[24\]\[21\] " "Latch registers\[24\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027760 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027760 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[20\]\[21\] " "Latch registers\[20\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027760 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027760 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[16\]\[21\] " "Latch registers\[16\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027761 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027761 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[28\]\[21\] " "Latch registers\[28\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027761 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027761 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[23\]\[21\] " "Latch registers\[23\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027761 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027761 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[27\]\[21\] " "Latch registers\[27\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027761 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027761 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[19\]\[21\] " "Latch registers\[19\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027761 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027761 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[31\]\[21\] " "Latch registers\[31\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027761 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027761 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[10\]\[22\] " "Latch registers\[10\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027762 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027762 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[9\]\[22\] " "Latch registers\[9\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027762 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027762 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[8\]\[22\] " "Latch registers\[8\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027762 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027762 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[11\]\[22\] " "Latch registers\[11\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027762 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027762 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[5\]\[22\] " "Latch registers\[5\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027762 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027762 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[6\]\[22\] " "Latch registers\[6\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027762 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027762 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[4\]\[22\] " "Latch registers\[4\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027762 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027762 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[7\]\[22\] " "Latch registers\[7\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027762 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027762 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[2\]\[22\] " "Latch registers\[2\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027763 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027763 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[1\]\[22\] " "Latch registers\[1\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027763 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027763 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[0\]\[22\] " "Latch registers\[0\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027763 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027763 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[3\]\[22\] " "Latch registers\[3\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027763 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027763 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[13\]\[22\] " "Latch registers\[13\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027763 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027763 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[14\]\[22\] " "Latch registers\[14\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027763 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027763 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[12\]\[22\] " "Latch registers\[12\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027764 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[15\]\[22\] " "Latch registers\[15\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027764 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[22\]\[22\] " "Latch registers\[22\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027764 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[26\]\[22\] " "Latch registers\[26\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027764 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[18\]\[22\] " "Latch registers\[18\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027764 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[30\]\[22\] " "Latch registers\[30\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027764 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[25\]\[22\] " "Latch registers\[25\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027764 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[21\]\[22\] " "Latch registers\[21\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027764 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[17\]\[22\] " "Latch registers\[17\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027764 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[29\]\[22\] " "Latch registers\[29\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027764 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[20\]\[22\] " "Latch registers\[20\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027764 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[24\]\[22\] " "Latch registers\[24\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027765 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027765 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[16\]\[22\] " "Latch registers\[16\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027765 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027765 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[28\]\[22\] " "Latch registers\[28\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027765 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027765 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[27\]\[22\] " "Latch registers\[27\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027765 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027765 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[23\]\[22\] " "Latch registers\[23\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027765 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027765 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[19\]\[22\] " "Latch registers\[19\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027765 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027765 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[31\]\[22\] " "Latch registers\[31\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027765 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027765 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[6\]\[23\] " "Latch registers\[6\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027766 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027766 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[5\]\[23\] " "Latch registers\[5\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027766 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027766 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[4\]\[23\] " "Latch registers\[4\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027766 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027766 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[7\]\[23\] " "Latch registers\[7\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027766 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027766 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[9\]\[23\] " "Latch registers\[9\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027766 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027766 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[10\]\[23\] " "Latch registers\[10\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027766 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027766 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[8\]\[23\] " "Latch registers\[8\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027766 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027766 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[11\]\[23\] " "Latch registers\[11\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027766 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027766 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[1\]\[23\] " "Latch registers\[1\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027767 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027767 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[2\]\[23\] " "Latch registers\[2\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027767 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027767 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[0\]\[23\] " "Latch registers\[0\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027767 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027767 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[3\]\[23\] " "Latch registers\[3\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027767 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027767 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[14\]\[23\] " "Latch registers\[14\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027767 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027767 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[13\]\[23\] " "Latch registers\[13\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027767 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027767 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[12\]\[23\] " "Latch registers\[12\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027767 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027767 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[15\]\[23\] " "Latch registers\[15\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027767 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027767 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[21\]\[23\] " "Latch registers\[21\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027767 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027767 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[25\]\[23\] " "Latch registers\[25\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027767 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027767 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[17\]\[23\] " "Latch registers\[17\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027768 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027768 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[29\]\[23\] " "Latch registers\[29\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027768 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027768 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[26\]\[23\] " "Latch registers\[26\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027768 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027768 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[22\]\[23\] " "Latch registers\[22\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027768 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027768 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[18\]\[23\] " "Latch registers\[18\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027768 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027768 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[30\]\[23\] " "Latch registers\[30\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027768 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027768 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[24\]\[23\] " "Latch registers\[24\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027768 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027768 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[20\]\[23\] " "Latch registers\[20\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027768 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027768 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[16\]\[23\] " "Latch registers\[16\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027768 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027768 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[28\]\[23\] " "Latch registers\[28\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027769 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[23\]\[23\] " "Latch registers\[23\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027769 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[27\]\[23\] " "Latch registers\[27\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027769 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[19\]\[23\] " "Latch registers\[19\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027769 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[31\]\[23\] " "Latch registers\[31\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027769 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[10\]\[24\] " "Latch registers\[10\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027769 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[9\]\[24\] " "Latch registers\[9\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027769 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[8\]\[24\] " "Latch registers\[8\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027769 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[11\]\[24\] " "Latch registers\[11\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027769 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[5\]\[24\] " "Latch registers\[5\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027769 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[6\]\[24\] " "Latch registers\[6\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027770 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[4\]\[24\] " "Latch registers\[4\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027770 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[7\]\[24\] " "Latch registers\[7\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027770 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[2\]\[24\] " "Latch registers\[2\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027770 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[1\]\[24\] " "Latch registers\[1\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027770 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[0\]\[24\] " "Latch registers\[0\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027770 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[3\]\[24\] " "Latch registers\[3\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027770 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[13\]\[24\] " "Latch registers\[13\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027770 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[14\]\[24\] " "Latch registers\[14\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027770 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[12\]\[24\] " "Latch registers\[12\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027770 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[15\]\[24\] " "Latch registers\[15\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027771 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[22\]\[24\] " "Latch registers\[22\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027771 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[26\]\[24\] " "Latch registers\[26\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027771 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[18\]\[24\] " "Latch registers\[18\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027771 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[30\]\[24\] " "Latch registers\[30\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027771 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[25\]\[24\] " "Latch registers\[25\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027771 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[21\]\[24\] " "Latch registers\[21\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027771 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[17\]\[24\] " "Latch registers\[17\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027771 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[29\]\[24\] " "Latch registers\[29\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027771 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[20\]\[24\] " "Latch registers\[20\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027771 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[24\]\[24\] " "Latch registers\[24\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027772 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[16\]\[24\] " "Latch registers\[16\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027772 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[28\]\[24\] " "Latch registers\[28\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027772 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[27\]\[24\] " "Latch registers\[27\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027772 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[23\]\[24\] " "Latch registers\[23\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027772 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[19\]\[24\] " "Latch registers\[19\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027772 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[31\]\[24\] " "Latch registers\[31\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027772 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[6\]\[25\] " "Latch registers\[6\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027772 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[5\]\[25\] " "Latch registers\[5\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027772 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[4\]\[25\] " "Latch registers\[4\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027772 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[7\]\[25\] " "Latch registers\[7\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027773 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[9\]\[25\] " "Latch registers\[9\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027773 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[10\]\[25\] " "Latch registers\[10\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027773 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[8\]\[25\] " "Latch registers\[8\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027773 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[11\]\[25\] " "Latch registers\[11\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027773 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[1\]\[25\] " "Latch registers\[1\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027773 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[2\]\[25\] " "Latch registers\[2\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027773 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[0\]\[25\] " "Latch registers\[0\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027773 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[3\]\[25\] " "Latch registers\[3\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027773 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[14\]\[25\] " "Latch registers\[14\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027773 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[13\]\[25\] " "Latch registers\[13\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027774 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[12\]\[25\] " "Latch registers\[12\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027774 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[15\]\[25\] " "Latch registers\[15\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027774 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[21\]\[25\] " "Latch registers\[21\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027774 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[25\]\[25\] " "Latch registers\[25\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027774 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[17\]\[25\] " "Latch registers\[17\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027774 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[29\]\[25\] " "Latch registers\[29\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027774 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[26\]\[25\] " "Latch registers\[26\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027774 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[22\]\[25\] " "Latch registers\[22\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027774 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[18\]\[25\] " "Latch registers\[18\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027774 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[30\]\[25\] " "Latch registers\[30\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027775 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027775 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[24\]\[25\] " "Latch registers\[24\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027775 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027775 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[20\]\[25\] " "Latch registers\[20\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027775 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027775 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[16\]\[25\] " "Latch registers\[16\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027775 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027775 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[28\]\[25\] " "Latch registers\[28\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027775 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027775 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[23\]\[25\] " "Latch registers\[23\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027775 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027775 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[27\]\[25\] " "Latch registers\[27\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027775 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027775 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[19\]\[25\] " "Latch registers\[19\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027775 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027775 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[31\]\[25\] " "Latch registers\[31\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027775 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027775 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[10\]\[26\] " "Latch registers\[10\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027776 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027776 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[9\]\[26\] " "Latch registers\[9\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027776 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027776 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[8\]\[26\] " "Latch registers\[8\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027776 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027776 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[11\]\[26\] " "Latch registers\[11\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027776 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027776 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[5\]\[26\] " "Latch registers\[5\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027776 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027776 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[6\]\[26\] " "Latch registers\[6\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027776 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027776 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[4\]\[26\] " "Latch registers\[4\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027776 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027776 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[7\]\[26\] " "Latch registers\[7\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027776 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027776 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[2\]\[26\] " "Latch registers\[2\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027777 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027777 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[1\]\[26\] " "Latch registers\[1\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027777 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027777 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[0\]\[26\] " "Latch registers\[0\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027777 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027777 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[3\]\[26\] " "Latch registers\[3\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027777 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027777 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[13\]\[26\] " "Latch registers\[13\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027777 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027777 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[14\]\[26\] " "Latch registers\[14\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027777 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027777 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[12\]\[26\] " "Latch registers\[12\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027777 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027777 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[15\]\[26\] " "Latch registers\[15\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027777 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027777 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[22\]\[26\] " "Latch registers\[22\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027777 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027777 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[26\]\[26\] " "Latch registers\[26\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027777 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027777 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[18\]\[26\] " "Latch registers\[18\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027778 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027778 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[30\]\[26\] " "Latch registers\[30\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027778 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027778 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[25\]\[26\] " "Latch registers\[25\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027778 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027778 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[21\]\[26\] " "Latch registers\[21\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027778 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027778 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[17\]\[26\] " "Latch registers\[17\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027778 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027778 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[29\]\[26\] " "Latch registers\[29\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027778 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027778 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[20\]\[26\] " "Latch registers\[20\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027779 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027779 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[24\]\[26\] " "Latch registers\[24\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027779 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027779 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[16\]\[26\] " "Latch registers\[16\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027779 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027779 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[28\]\[26\] " "Latch registers\[28\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027779 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027779 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[27\]\[26\] " "Latch registers\[27\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027779 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027779 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[23\]\[26\] " "Latch registers\[23\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027780 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027780 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[19\]\[26\] " "Latch registers\[19\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027780 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027780 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[31\]\[26\] " "Latch registers\[31\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027780 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027780 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[6\]\[27\] " "Latch registers\[6\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027780 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027780 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[5\]\[27\] " "Latch registers\[5\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027780 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027780 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[4\]\[27\] " "Latch registers\[4\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027780 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027780 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[7\]\[27\] " "Latch registers\[7\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027780 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027780 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[9\]\[27\] " "Latch registers\[9\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027781 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027781 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[10\]\[27\] " "Latch registers\[10\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027781 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027781 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[8\]\[27\] " "Latch registers\[8\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027781 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027781 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[11\]\[27\] " "Latch registers\[11\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027781 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027781 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[1\]\[27\] " "Latch registers\[1\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027781 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027781 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[2\]\[27\] " "Latch registers\[2\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027781 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027781 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[0\]\[27\] " "Latch registers\[0\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027782 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[3\]\[27\] " "Latch registers\[3\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027782 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[14\]\[27\] " "Latch registers\[14\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027782 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[13\]\[27\] " "Latch registers\[13\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027782 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[12\]\[27\] " "Latch registers\[12\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027782 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[15\]\[27\] " "Latch registers\[15\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027782 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[21\]\[27\] " "Latch registers\[21\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027783 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[25\]\[27\] " "Latch registers\[25\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027783 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[17\]\[27\] " "Latch registers\[17\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027783 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[29\]\[27\] " "Latch registers\[29\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027783 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[26\]\[27\] " "Latch registers\[26\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027783 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[22\]\[27\] " "Latch registers\[22\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027783 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[18\]\[27\] " "Latch registers\[18\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027784 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[30\]\[27\] " "Latch registers\[30\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027784 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[24\]\[27\] " "Latch registers\[24\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027784 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[20\]\[27\] " "Latch registers\[20\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027784 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[16\]\[27\] " "Latch registers\[16\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027784 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[28\]\[27\] " "Latch registers\[28\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027784 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[23\]\[27\] " "Latch registers\[23\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027785 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027785 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[27\]\[27\] " "Latch registers\[27\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027785 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027785 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[19\]\[27\] " "Latch registers\[19\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027785 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027785 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[31\]\[27\] " "Latch registers\[31\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027785 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027785 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[10\]\[28\] " "Latch registers\[10\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027785 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027785 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[9\]\[28\] " "Latch registers\[9\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027785 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027785 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[8\]\[28\] " "Latch registers\[8\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027786 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[11\]\[28\] " "Latch registers\[11\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027786 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[5\]\[28\] " "Latch registers\[5\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027786 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[6\]\[28\] " "Latch registers\[6\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027786 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[4\]\[28\] " "Latch registers\[4\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027786 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[7\]\[28\] " "Latch registers\[7\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027787 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027787 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[2\]\[28\] " "Latch registers\[2\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027787 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027787 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[1\]\[28\] " "Latch registers\[1\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027787 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027787 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[0\]\[28\] " "Latch registers\[0\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027787 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027787 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[3\]\[28\] " "Latch registers\[3\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027787 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027787 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[13\]\[28\] " "Latch registers\[13\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027787 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027787 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[14\]\[28\] " "Latch registers\[14\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027788 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027788 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[12\]\[28\] " "Latch registers\[12\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027788 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027788 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[15\]\[28\] " "Latch registers\[15\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027788 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027788 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[22\]\[28\] " "Latch registers\[22\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027788 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027788 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[26\]\[28\] " "Latch registers\[26\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027788 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027788 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[18\]\[28\] " "Latch registers\[18\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027789 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027789 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[30\]\[28\] " "Latch registers\[30\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027789 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027789 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[25\]\[28\] " "Latch registers\[25\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027789 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027789 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[21\]\[28\] " "Latch registers\[21\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027789 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027789 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[17\]\[28\] " "Latch registers\[17\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027789 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027789 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[29\]\[28\] " "Latch registers\[29\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027790 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[20\]\[28\] " "Latch registers\[20\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027790 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[24\]\[28\] " "Latch registers\[24\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027790 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[16\]\[28\] " "Latch registers\[16\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027790 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[28\]\[28\] " "Latch registers\[28\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027790 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[27\]\[28\] " "Latch registers\[27\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027790 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[23\]\[28\] " "Latch registers\[23\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027791 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[19\]\[28\] " "Latch registers\[19\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027791 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[31\]\[28\] " "Latch registers\[31\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027791 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[6\]\[29\] " "Latch registers\[6\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027791 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[5\]\[29\] " "Latch registers\[5\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027791 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[4\]\[29\] " "Latch registers\[4\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027792 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[7\]\[29\] " "Latch registers\[7\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027792 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[9\]\[29\] " "Latch registers\[9\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027792 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[10\]\[29\] " "Latch registers\[10\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027792 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[8\]\[29\] " "Latch registers\[8\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027792 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[11\]\[29\] " "Latch registers\[11\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027793 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[1\]\[29\] " "Latch registers\[1\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027793 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[2\]\[29\] " "Latch registers\[2\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027793 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[0\]\[29\] " "Latch registers\[0\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027793 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[3\]\[29\] " "Latch registers\[3\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027793 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[14\]\[29\] " "Latch registers\[14\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027794 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[13\]\[29\] " "Latch registers\[13\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027794 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[12\]\[29\] " "Latch registers\[12\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027794 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[15\]\[29\] " "Latch registers\[15\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027794 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[21\]\[29\] " "Latch registers\[21\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027794 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[25\]\[29\] " "Latch registers\[25\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027794 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[17\]\[29\] " "Latch registers\[17\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027795 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027795 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[29\]\[29\] " "Latch registers\[29\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027795 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027795 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[26\]\[29\] " "Latch registers\[26\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027795 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027795 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[22\]\[29\] " "Latch registers\[22\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027795 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027795 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[18\]\[29\] " "Latch registers\[18\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027795 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027795 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[30\]\[29\] " "Latch registers\[30\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027796 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[24\]\[29\] " "Latch registers\[24\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027796 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[20\]\[29\] " "Latch registers\[20\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027796 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[16\]\[29\] " "Latch registers\[16\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027796 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[28\]\[29\] " "Latch registers\[28\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027796 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[23\]\[29\] " "Latch registers\[23\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027796 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[27\]\[29\] " "Latch registers\[27\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027797 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027797 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[19\]\[29\] " "Latch registers\[19\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027797 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027797 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[31\]\[29\] " "Latch registers\[31\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027797 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027797 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[10\]\[30\] " "Latch registers\[10\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027797 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027797 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[9\]\[30\] " "Latch registers\[9\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027797 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027797 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[8\]\[30\] " "Latch registers\[8\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027798 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027798 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[11\]\[30\] " "Latch registers\[11\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027798 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027798 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[5\]\[30\] " "Latch registers\[5\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027798 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027798 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[6\]\[30\] " "Latch registers\[6\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027798 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027798 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[4\]\[30\] " "Latch registers\[4\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027798 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027798 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[7\]\[30\] " "Latch registers\[7\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027799 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027799 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[2\]\[30\] " "Latch registers\[2\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027799 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027799 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[1\]\[30\] " "Latch registers\[1\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027799 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027799 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[0\]\[30\] " "Latch registers\[0\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027799 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027799 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[3\]\[30\] " "Latch registers\[3\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027799 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027799 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[13\]\[30\] " "Latch registers\[13\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027799 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027799 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[14\]\[30\] " "Latch registers\[14\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027800 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027800 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[12\]\[30\] " "Latch registers\[12\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027800 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027800 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[15\]\[30\] " "Latch registers\[15\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027800 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027800 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[22\]\[30\] " "Latch registers\[22\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027800 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027800 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[26\]\[30\] " "Latch registers\[26\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027800 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027800 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[18\]\[30\] " "Latch registers\[18\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027800 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027800 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[30\]\[30\] " "Latch registers\[30\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027801 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027801 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[25\]\[30\] " "Latch registers\[25\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027801 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027801 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[21\]\[30\] " "Latch registers\[21\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027801 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027801 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[17\]\[30\] " "Latch registers\[17\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027801 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027801 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[29\]\[30\] " "Latch registers\[29\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027801 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027801 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[20\]\[30\] " "Latch registers\[20\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027802 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027802 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[24\]\[30\] " "Latch registers\[24\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027802 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027802 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[16\]\[30\] " "Latch registers\[16\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027802 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027802 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[28\]\[30\] " "Latch registers\[28\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027802 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027802 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[27\]\[30\] " "Latch registers\[27\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027802 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027802 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[23\]\[30\] " "Latch registers\[23\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027802 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027802 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[19\]\[30\] " "Latch registers\[19\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027803 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027803 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[31\]\[30\] " "Latch registers\[31\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027803 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027803 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[10\]\[31\] " "Latch registers\[10\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027803 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027803 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[9\]\[31\] " "Latch registers\[9\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027803 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027803 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[8\]\[31\] " "Latch registers\[8\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027803 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027803 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[11\]\[31\] " "Latch registers\[11\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027803 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027803 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[5\]\[31\] " "Latch registers\[5\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027804 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[6\]\[31\] " "Latch registers\[6\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027804 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[4\]\[31\] " "Latch registers\[4\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027804 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[7\]\[31\] " "Latch registers\[7\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027804 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[2\]\[31\] " "Latch registers\[2\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027804 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[1\]\[31\] " "Latch registers\[1\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027804 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[0\]\[31\] " "Latch registers\[0\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027805 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[3\]\[31\] " "Latch registers\[3\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027805 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[13\]\[31\] " "Latch registers\[13\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027805 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[14\]\[31\] " "Latch registers\[14\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027805 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[12\]\[31\] " "Latch registers\[12\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027805 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[15\]\[31\] " "Latch registers\[15\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027806 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027806 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[22\]\[31\] " "Latch registers\[22\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027806 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027806 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[26\]\[31\] " "Latch registers\[26\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027806 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027806 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[18\]\[31\] " "Latch registers\[18\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027806 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027806 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[30\]\[31\] " "Latch registers\[30\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027806 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027806 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[25\]\[31\] " "Latch registers\[25\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027806 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027806 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[21\]\[31\] " "Latch registers\[21\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027807 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027807 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[17\]\[31\] " "Latch registers\[17\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027807 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027807 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[29\]\[31\] " "Latch registers\[29\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027807 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027807 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[20\]\[31\] " "Latch registers\[20\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027807 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027807 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[24\]\[31\] " "Latch registers\[24\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027807 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027807 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[16\]\[31\] " "Latch registers\[16\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027807 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027807 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[28\]\[31\] " "Latch registers\[28\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027808 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[27\]\[31\] " "Latch registers\[27\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027808 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[23\]\[31\] " "Latch registers\[23\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027808 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[19\]\[31\] " "Latch registers\[19\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027808 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[31\]\[31\] " "Latch registers\[31\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027808 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datwr\[23\] " "Latch datwr\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[13\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[13\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027809 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datwr\[22\] " "Latch datwr\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[13\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[13\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027809 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datwr\[21\] " "Latch datwr\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[13\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[13\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027809 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datwr\[20\] " "Latch datwr\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[13\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[13\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027809 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datwr\[24\] " "Latch datwr\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[13\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[13\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027809 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datwr\[14\] " "Latch datwr\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[12\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[12\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027810 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datwr\[12\] " "Latch datwr\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[12\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[12\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027810 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datwr\[13\] " "Latch datwr\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[12\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[12\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027810 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datwr\[9\] " "Latch datwr\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[12\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[12\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027810 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datwr\[8\] " "Latch datwr\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[12\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[12\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027810 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datwr\[16\] " "Latch datwr\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[13\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[13\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027810 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datwr\[15\] " "Latch datwr\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[12\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[12\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027811 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datwr\[18\] " "Latch datwr\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[13\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[13\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027811 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datwr\[17\] " "Latch datwr\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[13\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[13\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027811 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datwr\[19\] " "Latch datwr\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[13\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[13\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027811 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datwr\[11\] " "Latch datwr\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[12\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[12\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027811 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datwr\[10\] " "Latch datwr\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[12\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[12\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027811 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc\[14\] " "Latch pc\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027812 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc\[15\] " "Latch pc\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[3\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[3\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027812 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc\[16\] " "Latch pc\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027812 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc\[17\] " "Latch pc\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[3\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[3\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027812 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc\[18\] " "Latch pc\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027812 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc\[19\] " "Latch pc\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[3\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[3\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027812 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc\[20\] " "Latch pc\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027813 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc\[21\] " "Latch pc\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[3\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[3\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027813 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc\[22\] " "Latch pc\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027813 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc\[23\] " "Latch pc\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[3\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[3\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027813 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc\[24\] " "Latch pc\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027813 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc\[25\] " "Latch pc\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[3\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[3\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027813 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc\[26\] " "Latch pc\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027814 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc\[27\] " "Latch pc\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[3\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[3\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027814 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc\[28\] " "Latch pc\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027814 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc\[29\] " "Latch pc\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[3\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[3\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027814 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc\[30\] " "Latch pc\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027814 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc\[31\] " "Latch pc\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[3\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[3\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027814 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datwr\[27\] " "Latch datwr\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[13\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[13\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027815 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datwr\[28\] " "Latch datwr\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[13\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[13\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027815 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datwr\[29\] " "Latch datwr\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[13\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[13\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027815 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datwr\[31\] " "Latch datwr\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[13\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[13\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027815 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datwr\[25\] " "Latch datwr\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[13\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[13\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027815 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datwr\[26\] " "Latch datwr\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[13\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[13\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027815 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datwr\[30\] " "Latch datwr\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[13\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[13\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563018027816 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563018027816 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1563018031497 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1563018039155 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563018039155 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1563018039462 "|riscv_cpu|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1563018039462 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4130 " "Implemented 4130 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1563018039463 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1563018039463 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4092 " "Implemented 4092 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1563018039463 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1563018039463 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1563018039463 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2226 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2226 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1004 " "Peak virtual memory: 1004 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1563018039552 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 13 15:40:39 2019 " "Processing ended: Sat Jul 13 15:40:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1563018039552 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1563018039552 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:05 " "Total CPU time (on all processors): 00:01:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1563018039552 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1563018039552 ""}
