
ubuntu-preinstalled/gpasswd:     file format elf32-littlearm


Disassembly of section .init:

00001ba4 <.init>:
    1ba4:	push	{r3, lr}
    1ba8:	bl	31ec <tcgetattr@plt+0xff0>
    1bac:	pop	{r3, pc}

Disassembly of section .plt:

00001bb0 <fdopen@plt-0x14>:
    1bb0:	push	{lr}		; (str lr, [sp, #-4]!)
    1bb4:	ldr	lr, [pc, #4]	; 1bc0 <fdopen@plt-0x4>
    1bb8:	add	lr, pc, lr
    1bbc:	ldr	pc, [lr, #8]!
    1bc0:	ldrdeq	r9, [r1], -r8

00001bc4 <fdopen@plt>:
    1bc4:	add	ip, pc, #0, 12
    1bc8:	add	ip, ip, #102400	; 0x19000
    1bcc:	ldr	pc, [ip, #472]!	; 0x1d8

00001bd0 <calloc@plt>:
    1bd0:	add	ip, pc, #0, 12
    1bd4:	add	ip, ip, #102400	; 0x19000
    1bd8:	ldr	pc, [ip, #464]!	; 0x1d0

00001bdc <getpwuid_r@plt>:
    1bdc:	add	ip, pc, #0, 12
    1be0:	add	ip, ip, #102400	; 0x19000
    1be4:	ldr	pc, [ip, #456]!	; 0x1c8

00001be8 <getpwnam@plt>:
    1be8:	add	ip, pc, #0, 12
    1bec:	add	ip, ip, #102400	; 0x19000
    1bf0:	ldr	pc, [ip, #448]!	; 0x1c0

00001bf4 <__strncat_chk@plt>:
    1bf4:	add	ip, pc, #0, 12
    1bf8:	add	ip, ip, #102400	; 0x19000
    1bfc:	ldr	pc, [ip, #440]!	; 0x1b8

00001c00 <fsync@plt>:
    1c00:	add	ip, pc, #0, 12
    1c04:	add	ip, ip, #102400	; 0x19000
    1c08:	ldr	pc, [ip, #432]!	; 0x1b0

00001c0c <is_selinux_enabled@plt>:
    1c0c:	add	ip, pc, #0, 12
    1c10:	add	ip, ip, #102400	; 0x19000
    1c14:	ldr	pc, [ip, #424]!	; 0x1a8

00001c18 <setbuf@plt>:
    1c18:	add	ip, pc, #0, 12
    1c1c:	add	ip, ip, #102400	; 0x19000
    1c20:	ldr	pc, [ip, #416]!	; 0x1a0

00001c24 <strcmp@plt>:
    1c24:	add	ip, pc, #0, 12
    1c28:	add	ip, ip, #102400	; 0x19000
    1c2c:	ldr	pc, [ip, #408]!	; 0x198

00001c30 <__cxa_finalize@plt>:
    1c30:	add	ip, pc, #0, 12
    1c34:	add	ip, ip, #102400	; 0x19000
    1c38:	ldr	pc, [ip, #400]!	; 0x190

00001c3c <getlogin@plt>:
    1c3c:	add	ip, pc, #0, 12
    1c40:	add	ip, ip, #102400	; 0x19000
    1c44:	ldr	pc, [ip, #392]!	; 0x188

00001c48 <strtol@plt>:
    1c48:	add	ip, pc, #0, 12
    1c4c:	add	ip, ip, #102400	; 0x19000
    1c50:	ldr	pc, [ip, #384]!	; 0x180

00001c54 <srandom@plt>:
    1c54:	add	ip, pc, #0, 12
    1c58:	add	ip, ip, #102400	; 0x19000
    1c5c:	ldr	pc, [ip, #376]!	; 0x178

00001c60 <strcspn@plt>:
    1c60:	add	ip, pc, #0, 12
    1c64:	add	ip, ip, #102400	; 0x19000
    1c68:	ldr	pc, [ip, #368]!	; 0x170

00001c6c <setrlimit64@plt>:
    1c6c:	add	ip, pc, #0, 12
    1c70:	add	ip, ip, #102400	; 0x19000
    1c74:	ldr	pc, [ip, #360]!	; 0x168

00001c78 <read@plt>:
    1c78:	add	ip, pc, #0, 12
    1c7c:	add	ip, ip, #102400	; 0x19000
    1c80:	ldr	pc, [ip, #352]!	; 0x160

00001c84 <fflush@plt>:
    1c84:	add	ip, pc, #0, 12
    1c88:	add	ip, ip, #102400	; 0x19000
    1c8c:	ldr	pc, [ip, #344]!	; 0x158

00001c90 <getuid@plt>:
    1c90:	add	ip, pc, #0, 12
    1c94:	add	ip, ip, #102400	; 0x19000
    1c98:	ldr	pc, [ip, #336]!	; 0x150

00001c9c <l64a@plt>:
    1c9c:	add	ip, pc, #0, 12
    1ca0:	add	ip, ip, #102400	; 0x19000
    1ca4:	ldr	pc, [ip, #328]!	; 0x148

00001ca8 <free@plt>:
    1ca8:			; <UNDEFINED> instruction: 0xe7fd4778
    1cac:	add	ip, pc, #0, 12
    1cb0:	add	ip, ip, #102400	; 0x19000
    1cb4:	ldr	pc, [ip, #316]!	; 0x13c

00001cb8 <selinux_check_access@plt>:
    1cb8:	add	ip, pc, #0, 12
    1cbc:	add	ip, ip, #102400	; 0x19000
    1cc0:	ldr	pc, [ip, #308]!	; 0x134

00001cc4 <lckpwdf@plt>:
    1cc4:	add	ip, pc, #0, 12
    1cc8:	add	ip, ip, #102400	; 0x19000
    1ccc:	ldr	pc, [ip, #300]!	; 0x12c

00001cd0 <fgets@plt>:
    1cd0:	add	ip, pc, #0, 12
    1cd4:	add	ip, ip, #102400	; 0x19000
    1cd8:	ldr	pc, [ip, #292]!	; 0x124

00001cdc <ferror@plt>:
    1cdc:	add	ip, pc, #0, 12
    1ce0:	add	ip, ip, #102400	; 0x19000
    1ce4:	ldr	pc, [ip, #284]!	; 0x11c

00001ce8 <_exit@plt>:
    1ce8:	add	ip, pc, #0, 12
    1cec:	add	ip, ip, #102400	; 0x19000
    1cf0:	ldr	pc, [ip, #276]!	; 0x114

00001cf4 <memcpy@plt>:
    1cf4:	add	ip, pc, #0, 12
    1cf8:	add	ip, ip, #102400	; 0x19000
    1cfc:	ldr	pc, [ip, #268]!	; 0x10c

00001d00 <signal@plt>:
    1d00:	add	ip, pc, #0, 12
    1d04:	add	ip, ip, #102400	; 0x19000
    1d08:	ldr	pc, [ip, #260]!	; 0x104

00001d0c <sleep@plt>:
    1d0c:	add	ip, pc, #0, 12
    1d10:	add	ip, ip, #102400	; 0x19000
    1d14:	ldr	pc, [ip, #252]!	; 0xfc

00001d18 <stpcpy@plt>:
    1d18:	add	ip, pc, #0, 12
    1d1c:	add	ip, ip, #102400	; 0x19000
    1d20:	ldr	pc, [ip, #244]!	; 0xf4

00001d24 <dcgettext@plt>:
    1d24:	add	ip, pc, #0, 12
    1d28:	add	ip, ip, #102400	; 0x19000
    1d2c:	ldr	pc, [ip, #236]!	; 0xec

00001d30 <__strncpy_chk@plt>:
    1d30:	add	ip, pc, #0, 12
    1d34:	add	ip, ip, #102400	; 0x19000
    1d38:	ldr	pc, [ip, #228]!	; 0xe4

00001d3c <strdup@plt>:
    1d3c:	add	ip, pc, #0, 12
    1d40:	add	ip, ip, #102400	; 0x19000
    1d44:	ldr	pc, [ip, #220]!	; 0xdc

00001d48 <__stack_chk_fail@plt>:
    1d48:	add	ip, pc, #0, 12
    1d4c:	add	ip, ip, #102400	; 0x19000
    1d50:	ldr	pc, [ip, #212]!	; 0xd4

00001d54 <rewind@plt>:
    1d54:			; <UNDEFINED> instruction: 0xe7fd4778
    1d58:	add	ip, pc, #0, 12
    1d5c:	add	ip, ip, #102400	; 0x19000
    1d60:	ldr	pc, [ip, #200]!	; 0xc8

00001d64 <unlink@plt>:
    1d64:	add	ip, pc, #0, 12
    1d68:	add	ip, ip, #102400	; 0x19000
    1d6c:	ldr	pc, [ip, #192]!	; 0xc0

00001d70 <realloc@plt>:
    1d70:	add	ip, pc, #0, 12
    1d74:	add	ip, ip, #102400	; 0x19000
    1d78:	ldr	pc, [ip, #184]!	; 0xb8

00001d7c <putgrent@plt>:
    1d7c:	add	ip, pc, #0, 12
    1d80:	add	ip, ip, #102400	; 0x19000
    1d84:	ldr	pc, [ip, #176]!	; 0xb0

00001d88 <audit_open@plt>:
    1d88:	add	ip, pc, #0, 12
    1d8c:	add	ip, ip, #102400	; 0x19000
    1d90:	ldr	pc, [ip, #168]!	; 0xa8

00001d94 <textdomain@plt>:
    1d94:	add	ip, pc, #0, 12
    1d98:	add	ip, ip, #102400	; 0x19000
    1d9c:	ldr	pc, [ip, #160]!	; 0xa0

00001da0 <chdir@plt>:
    1da0:	add	ip, pc, #0, 12
    1da4:	add	ip, ip, #102400	; 0x19000
    1da8:	ldr	pc, [ip, #152]!	; 0x98

00001dac <strcasecmp@plt>:
    1dac:	add	ip, pc, #0, 12
    1db0:	add	ip, ip, #102400	; 0x19000
    1db4:	ldr	pc, [ip, #144]!	; 0x90

00001db8 <geteuid@plt>:
    1db8:	add	ip, pc, #0, 12
    1dbc:	add	ip, ip, #102400	; 0x19000
    1dc0:	ldr	pc, [ip, #136]!	; 0x88

00001dc4 <perror@plt>:
    1dc4:	add	ip, pc, #0, 12
    1dc8:	add	ip, ip, #102400	; 0x19000
    1dcc:	ldr	pc, [ip, #128]!	; 0x80

00001dd0 <__fxstat64@plt>:
    1dd0:	add	ip, pc, #0, 12
    1dd4:	add	ip, ip, #102400	; 0x19000
    1dd8:	ldr	pc, [ip, #120]!	; 0x78

00001ddc <selinux_set_callback@plt>:
    1ddc:	add	ip, pc, #0, 12
    1de0:	add	ip, ip, #102400	; 0x19000
    1de4:	ldr	pc, [ip, #112]!	; 0x70

00001de8 <strtoll@plt>:
    1de8:	add	ip, pc, #0, 12
    1dec:	add	ip, ip, #102400	; 0x19000
    1df0:	ldr	pc, [ip, #104]!	; 0x68

00001df4 <__stpcpy_chk@plt>:
    1df4:	add	ip, pc, #0, 12
    1df8:	add	ip, ip, #102400	; 0x19000
    1dfc:	ldr	pc, [ip, #96]!	; 0x60

00001e00 <waitpid@plt>:
    1e00:	add	ip, pc, #0, 12
    1e04:	add	ip, ip, #102400	; 0x19000
    1e08:	ldr	pc, [ip, #88]!	; 0x58

00001e0c <tcsetattr@plt>:
    1e0c:	add	ip, pc, #0, 12
    1e10:	add	ip, ip, #102400	; 0x19000
    1e14:	ldr	pc, [ip, #80]!	; 0x50

00001e18 <strcpy@plt>:
    1e18:			; <UNDEFINED> instruction: 0xe7fd4778
    1e1c:	add	ip, pc, #0, 12
    1e20:	add	ip, ip, #102400	; 0x19000
    1e24:	ldr	pc, [ip, #68]!	; 0x44

00001e28 <chroot@plt>:
    1e28:	add	ip, pc, #0, 12
    1e2c:	add	ip, ip, #102400	; 0x19000
    1e30:	ldr	pc, [ip, #60]!	; 0x3c

00001e34 <gettimeofday@plt>:
    1e34:	add	ip, pc, #0, 12
    1e38:	add	ip, ip, #102400	; 0x19000
    1e3c:	ldr	pc, [ip, #52]!	; 0x34

00001e40 <matchpathcon@plt>:
    1e40:	add	ip, pc, #0, 12
    1e44:	add	ip, ip, #102400	; 0x19000
    1e48:	ldr	pc, [ip, #44]!	; 0x2c

00001e4c <open64@plt>:
    1e4c:	add	ip, pc, #0, 12
    1e50:	add	ip, ip, #102400	; 0x19000
    1e54:	ldr	pc, [ip, #36]!	; 0x24

00001e58 <puts@plt>:
    1e58:	add	ip, pc, #0, 12
    1e5c:	add	ip, ip, #102400	; 0x19000
    1e60:	ldr	pc, [ip, #28]!

00001e64 <malloc@plt>:
    1e64:	add	ip, pc, #0, 12
    1e68:	add	ip, ip, #102400	; 0x19000
    1e6c:	ldr	pc, [ip, #20]!

00001e70 <__libc_start_main@plt>:
    1e70:	add	ip, pc, #0, 12
    1e74:	add	ip, ip, #102400	; 0x19000
    1e78:	ldr	pc, [ip, #12]!

00001e7c <strerror@plt>:
    1e7c:	add	ip, pc, #0, 12
    1e80:	add	ip, ip, #102400	; 0x19000
    1e84:	ldr	pc, [ip, #4]!

00001e88 <getprevcon@plt>:
    1e88:	add	ip, pc, #0, 12
    1e8c:	add	ip, ip, #24, 20	; 0x18000
    1e90:	ldr	pc, [ip, #4092]!	; 0xffc

00001e94 <closelog@plt>:
    1e94:	add	ip, pc, #0, 12
    1e98:	add	ip, ip, #24, 20	; 0x18000
    1e9c:	ldr	pc, [ip, #4084]!	; 0xff4

00001ea0 <__gmon_start__@plt>:
    1ea0:	add	ip, pc, #0, 12
    1ea4:	add	ip, ip, #24, 20	; 0x18000
    1ea8:	ldr	pc, [ip, #4076]!	; 0xfec

00001eac <rename@plt>:
    1eac:	add	ip, pc, #0, 12
    1eb0:	add	ip, ip, #24, 20	; 0x18000
    1eb4:	ldr	pc, [ip, #4068]!	; 0xfe4

00001eb8 <getopt_long@plt>:
    1eb8:	add	ip, pc, #0, 12
    1ebc:	add	ip, ip, #24, 20	; 0x18000
    1ec0:	ldr	pc, [ip, #4060]!	; 0xfdc

00001ec4 <kill@plt>:
    1ec4:	add	ip, pc, #0, 12
    1ec8:	add	ip, ip, #24, 20	; 0x18000
    1ecc:	ldr	pc, [ip, #4052]!	; 0xfd4

00001ed0 <__ctype_b_loc@plt>:
    1ed0:	add	ip, pc, #0, 12
    1ed4:	add	ip, ip, #24, 20	; 0x18000
    1ed8:	ldr	pc, [ip, #4044]!	; 0xfcc

00001edc <getpid@plt>:
    1edc:	add	ip, pc, #0, 12
    1ee0:	add	ip, ip, #24, 20	; 0x18000
    1ee4:	ldr	pc, [ip, #4036]!	; 0xfc4

00001ee8 <exit@plt>:
    1ee8:	add	ip, pc, #0, 12
    1eec:	add	ip, ip, #24, 20	; 0x18000
    1ef0:	ldr	pc, [ip, #4028]!	; 0xfbc

00001ef4 <feof@plt>:
    1ef4:	add	ip, pc, #0, 12
    1ef8:	add	ip, ip, #24, 20	; 0x18000
    1efc:	ldr	pc, [ip, #4020]!	; 0xfb4

00001f00 <strtoul@plt>:
    1f00:	add	ip, pc, #0, 12
    1f04:	add	ip, ip, #24, 20	; 0x18000
    1f08:	ldr	pc, [ip, #4012]!	; 0xfac

00001f0c <strlen@plt>:
    1f0c:	add	ip, pc, #0, 12
    1f10:	add	ip, ip, #24, 20	; 0x18000
    1f14:	ldr	pc, [ip, #4004]!	; 0xfa4

00001f18 <strchr@plt>:
    1f18:	add	ip, pc, #0, 12
    1f1c:	add	ip, ip, #24, 20	; 0x18000
    1f20:	ldr	pc, [ip, #3996]!	; 0xf9c

00001f24 <getpass@plt>:
    1f24:	add	ip, pc, #0, 12
    1f28:	add	ip, ip, #24, 20	; 0x18000
    1f2c:	ldr	pc, [ip, #3988]!	; 0xf94

00001f30 <fchown@plt>:
    1f30:	add	ip, pc, #0, 12
    1f34:	add	ip, ip, #24, 20	; 0x18000
    1f38:	ldr	pc, [ip, #3980]!	; 0xf8c

00001f3c <execve@plt>:
    1f3c:	add	ip, pc, #0, 12
    1f40:	add	ip, ip, #24, 20	; 0x18000
    1f44:	ldr	pc, [ip, #3972]!	; 0xf84

00001f48 <setreuid@plt>:
    1f48:	add	ip, pc, #0, 12
    1f4c:	add	ip, ip, #24, 20	; 0x18000
    1f50:	ldr	pc, [ip, #3964]!	; 0xf7c

00001f54 <getpwnam_r@plt>:
    1f54:	add	ip, pc, #0, 12
    1f58:	add	ip, ip, #24, 20	; 0x18000
    1f5c:	ldr	pc, [ip, #3956]!	; 0xf74

00001f60 <setfscreatecon@plt>:
    1f60:	add	ip, pc, #0, 12
    1f64:	add	ip, ip, #24, 20	; 0x18000
    1f68:	ldr	pc, [ip, #3948]!	; 0xf6c

00001f6c <__open64_2@plt>:
    1f6c:	add	ip, pc, #0, 12
    1f70:	add	ip, ip, #24, 20	; 0x18000
    1f74:	ldr	pc, [ip, #3940]!	; 0xf64

00001f78 <__errno_location@plt>:
    1f78:	add	ip, pc, #0, 12
    1f7c:	add	ip, ip, #24, 20	; 0x18000
    1f80:	ldr	pc, [ip, #3932]!	; 0xf5c

00001f84 <__strcat_chk@plt>:
    1f84:	add	ip, pc, #0, 12
    1f88:	add	ip, ip, #24, 20	; 0x18000
    1f8c:	ldr	pc, [ip, #3924]!	; 0xf54

00001f90 <snprintf@plt>:
    1f90:	add	ip, pc, #0, 12
    1f94:	add	ip, ip, #24, 20	; 0x18000
    1f98:	ldr	pc, [ip, #3916]!	; 0xf4c

00001f9c <__cxa_atexit@plt>:
    1f9c:			; <UNDEFINED> instruction: 0xe7fd4778
    1fa0:	add	ip, pc, #0, 12
    1fa4:	add	ip, ip, #24, 20	; 0x18000
    1fa8:	ldr	pc, [ip, #3904]!	; 0xf40

00001fac <__vasprintf_chk@plt>:
    1fac:	add	ip, pc, #0, 12
    1fb0:	add	ip, ip, #24, 20	; 0x18000
    1fb4:	ldr	pc, [ip, #3896]!	; 0xf38

00001fb8 <getgid@plt>:
    1fb8:	add	ip, pc, #0, 12
    1fbc:	add	ip, ip, #24, 20	; 0x18000
    1fc0:	ldr	pc, [ip, #3888]!	; 0xf30

00001fc4 <memset@plt>:
    1fc4:	add	ip, pc, #0, 12
    1fc8:	add	ip, ip, #24, 20	; 0x18000
    1fcc:	ldr	pc, [ip, #3880]!	; 0xf28

00001fd0 <strncpy@plt>:
    1fd0:	add	ip, pc, #0, 12
    1fd4:	add	ip, ip, #24, 20	; 0x18000
    1fd8:	ldr	pc, [ip, #3872]!	; 0xf20

00001fdc <__printf_chk@plt>:
    1fdc:	add	ip, pc, #0, 12
    1fe0:	add	ip, ip, #24, 20	; 0x18000
    1fe4:	ldr	pc, [ip, #3864]!	; 0xf18

00001fe8 <security_getenforce@plt>:
    1fe8:	add	ip, pc, #0, 12
    1fec:	add	ip, ip, #24, 20	; 0x18000
    1ff0:	ldr	pc, [ip, #3856]!	; 0xf10

00001ff4 <__fgets_chk@plt>:
    1ff4:	add	ip, pc, #0, 12
    1ff8:	add	ip, ip, #24, 20	; 0x18000
    1ffc:	ldr	pc, [ip, #3848]!	; 0xf08

00002000 <link@plt>:
    2000:	add	ip, pc, #0, 12
    2004:	add	ip, ip, #24, 20	; 0x18000
    2008:	ldr	pc, [ip, #3840]!	; 0xf00

0000200c <write@plt>:
    200c:	add	ip, pc, #0, 12
    2010:	add	ip, ip, #24, 20	; 0x18000
    2014:	ldr	pc, [ip, #3832]!	; 0xef8

00002018 <fileno@plt>:
    2018:	add	ip, pc, #0, 12
    201c:	add	ip, ip, #24, 20	; 0x18000
    2020:	ldr	pc, [ip, #3824]!	; 0xef0

00002024 <__fprintf_chk@plt>:
    2024:	add	ip, pc, #0, 12
    2028:	add	ip, ip, #24, 20	; 0x18000
    202c:	ldr	pc, [ip, #3816]!	; 0xee8

00002030 <access@plt>:
    2030:	add	ip, pc, #0, 12
    2034:	add	ip, ip, #24, 20	; 0x18000
    2038:	ldr	pc, [ip, #3808]!	; 0xee0

0000203c <fclose@plt>:
    203c:	add	ip, pc, #0, 12
    2040:	add	ip, ip, #24, 20	; 0x18000
    2044:	ldr	pc, [ip, #3800]!	; 0xed8

00002048 <setregid@plt>:
    2048:	add	ip, pc, #0, 12
    204c:	add	ip, ip, #24, 20	; 0x18000
    2050:	ldr	pc, [ip, #3792]!	; 0xed0

00002054 <fcntl64@plt>:
    2054:	add	ip, pc, #0, 12
    2058:	add	ip, ip, #24, 20	; 0x18000
    205c:	ldr	pc, [ip, #3784]!	; 0xec8

00002060 <__syslog_chk@plt>:
    2060:	add	ip, pc, #0, 12
    2064:	add	ip, ip, #24, 20	; 0x18000
    2068:	ldr	pc, [ip, #3776]!	; 0xec0

0000206c <setlocale@plt>:
    206c:	add	ip, pc, #0, 12
    2070:	add	ip, ip, #24, 20	; 0x18000
    2074:	ldr	pc, [ip, #3768]!	; 0xeb8

00002078 <fork@plt>:
    2078:	add	ip, pc, #0, 12
    207c:	add	ip, ip, #24, 20	; 0x18000
    2080:	ldr	pc, [ip, #3760]!	; 0xeb0

00002084 <ulckpwdf@plt>:
    2084:			; <UNDEFINED> instruction: 0xe7fd4778
    2088:	add	ip, pc, #0, 12
    208c:	add	ip, ip, #24, 20	; 0x18000
    2090:	ldr	pc, [ip, #3748]!	; 0xea4

00002094 <strrchr@plt>:
    2094:	add	ip, pc, #0, 12
    2098:	add	ip, ip, #24, 20	; 0x18000
    209c:	ldr	pc, [ip, #3740]!	; 0xe9c

000020a0 <utime@plt>:
    20a0:	add	ip, pc, #0, 12
    20a4:	add	ip, ip, #24, 20	; 0x18000
    20a8:	ldr	pc, [ip, #3732]!	; 0xe94

000020ac <audit_log_user_avc_message@plt>:
    20ac:	add	ip, pc, #0, 12
    20b0:	add	ip, ip, #24, 20	; 0x18000
    20b4:	ldr	pc, [ip, #3724]!	; 0xe8c

000020b8 <setuid@plt>:
    20b8:	add	ip, pc, #0, 12
    20bc:	add	ip, ip, #24, 20	; 0x18000
    20c0:	ldr	pc, [ip, #3716]!	; 0xe84

000020c4 <openlog@plt>:
    20c4:	add	ip, pc, #0, 12
    20c8:	add	ip, ip, #24, 20	; 0x18000
    20cc:	ldr	pc, [ip, #3708]!	; 0xe7c

000020d0 <putc@plt>:
    20d0:	add	ip, pc, #0, 12
    20d4:	add	ip, ip, #24, 20	; 0x18000
    20d8:	ldr	pc, [ip, #3700]!	; 0xe74

000020dc <fopen64@plt>:
    20dc:	add	ip, pc, #0, 12
    20e0:	add	ip, ip, #24, 20	; 0x18000
    20e4:	ldr	pc, [ip, #3692]!	; 0xe6c

000020e8 <qsort@plt>:
    20e8:	add	ip, pc, #0, 12
    20ec:	add	ip, ip, #24, 20	; 0x18000
    20f0:	ldr	pc, [ip, #3684]!	; 0xe64

000020f4 <freecon@plt>:
    20f4:	add	ip, pc, #0, 12
    20f8:	add	ip, ip, #24, 20	; 0x18000
    20fc:	ldr	pc, [ip, #3676]!	; 0xe5c

00002100 <bindtextdomain@plt>:
    2100:	add	ip, pc, #0, 12
    2104:	add	ip, ip, #24, 20	; 0x18000
    2108:	ldr	pc, [ip, #3668]!	; 0xe54

0000210c <audit_log_user_message@plt>:
    210c:	add	ip, pc, #0, 12
    2110:	add	ip, ip, #24, 20	; 0x18000
    2114:	ldr	pc, [ip, #3660]!	; 0xe4c

00002118 <audit_log_acct_message@plt>:
    2118:	add	ip, pc, #0, 12
    211c:	add	ip, ip, #24, 20	; 0x18000
    2120:	ldr	pc, [ip, #3652]!	; 0xe44

00002124 <random@plt>:
    2124:	add	ip, pc, #0, 12
    2128:	add	ip, ip, #24, 20	; 0x18000
    212c:	ldr	pc, [ip, #3644]!	; 0xe3c

00002130 <umask@plt>:
    2130:	add	ip, pc, #0, 12
    2134:	add	ip, ip, #24, 20	; 0x18000
    2138:	ldr	pc, [ip, #3636]!	; 0xe34

0000213c <fseek@plt>:
    213c:	add	ip, pc, #0, 12
    2140:	add	ip, ip, #24, 20	; 0x18000
    2144:	ldr	pc, [ip, #3628]!	; 0xe2c

00002148 <__xstat64@plt>:
    2148:	add	ip, pc, #0, 12
    214c:	add	ip, ip, #24, 20	; 0x18000
    2150:	ldr	pc, [ip, #3620]!	; 0xe24

00002154 <isatty@plt>:
    2154:	add	ip, pc, #0, 12
    2158:	add	ip, ip, #24, 20	; 0x18000
    215c:	ldr	pc, [ip, #3612]!	; 0xe1c

00002160 <crypt@plt>:
    2160:	add	ip, pc, #0, 12
    2164:	add	ip, ip, #24, 20	; 0x18000
    2168:	ldr	pc, [ip, #3604]!	; 0xe14

0000216c <fputs@plt>:
    216c:	add	ip, pc, #0, 12
    2170:	add	ip, ip, #24, 20	; 0x18000
    2174:	ldr	pc, [ip, #3596]!	; 0xe0c

00002178 <strncmp@plt>:
    2178:	add	ip, pc, #0, 12
    217c:	add	ip, ip, #24, 20	; 0x18000
    2180:	ldr	pc, [ip, #3588]!	; 0xe04

00002184 <abort@plt>:
    2184:	add	ip, pc, #0, 12
    2188:	add	ip, ip, #24, 20	; 0x18000
    218c:	ldr	pc, [ip, #3580]!	; 0xdfc

00002190 <getc@plt>:
    2190:	add	ip, pc, #0, 12
    2194:	add	ip, ip, #24, 20	; 0x18000
    2198:	ldr	pc, [ip, #3572]!	; 0xdf4

0000219c <realpath@plt>:
    219c:	add	ip, pc, #0, 12
    21a0:	add	ip, ip, #24, 20	; 0x18000
    21a4:	ldr	pc, [ip, #3564]!	; 0xdec

000021a8 <close@plt>:
    21a8:	add	ip, pc, #0, 12
    21ac:	add	ip, ip, #24, 20	; 0x18000
    21b0:	ldr	pc, [ip, #3556]!	; 0xde4

000021b4 <__lxstat64@plt>:
    21b4:	add	ip, pc, #0, 12
    21b8:	add	ip, ip, #24, 20	; 0x18000
    21bc:	ldr	pc, [ip, #3548]!	; 0xddc

000021c0 <getgrnam@plt>:
    21c0:	add	ip, pc, #0, 12
    21c4:	add	ip, ip, #24, 20	; 0x18000
    21c8:	ldr	pc, [ip, #3540]!	; 0xdd4

000021cc <__snprintf_chk@plt>:
    21cc:	add	ip, pc, #0, 12
    21d0:	add	ip, ip, #24, 20	; 0x18000
    21d4:	ldr	pc, [ip, #3532]!	; 0xdcc

000021d8 <strspn@plt>:
    21d8:	add	ip, pc, #0, 12
    21dc:	add	ip, ip, #24, 20	; 0x18000
    21e0:	ldr	pc, [ip, #3524]!	; 0xdc4

000021e4 <__assert_fail@plt>:
    21e4:	add	ip, pc, #0, 12
    21e8:	add	ip, ip, #24, 20	; 0x18000
    21ec:	ldr	pc, [ip, #3516]!	; 0xdbc

000021f0 <fchmod@plt>:
    21f0:	add	ip, pc, #0, 12
    21f4:	add	ip, ip, #24, 20	; 0x18000
    21f8:	ldr	pc, [ip, #3508]!	; 0xdb4

000021fc <tcgetattr@plt>:
    21fc:			; <UNDEFINED> instruction: 0xe7fd4778
    2200:	add	ip, pc, #0, 12
    2204:	add	ip, ip, #24, 20	; 0x18000
    2208:	ldr	pc, [ip, #3496]!	; 0xda8

Disassembly of section .text:

00002210 <setsgent@@Base-0x6688>:
    2210:	stclcs	8, cr15, [ip], {223}	; 0xdf
    2214:	stclcc	8, cr15, [ip], {223}	; 0xdf
    2218:	push	{r1, r3, r4, r5, r6, sl, lr}
    221c:			; <UNDEFINED> instruction: 0xb0914ff0
    2220:			; <UNDEFINED> instruction: 0x460d58d3
    2224:			; <UNDEFINED> instruction: 0xf8df4606
    2228:	ldmdavs	fp, {r6, r7, sl, fp, ip, sp, lr}
    222c:			; <UNDEFINED> instruction: 0xf04f930f
    2230:			; <UNDEFINED> instruction: 0xf0010300
    2234:			; <UNDEFINED> instruction: 0xf002ff4d
    2238:			; <UNDEFINED> instruction: 0xf8dffd1b
    223c:			; <UNDEFINED> instruction: 0x20061cb0
    2240:	ldrbtmi	r4, [r9], #-1151	; 0xfffffb81
    2244:	stcls	8, cr15, [r8], #892	; 0x37c
    2248:	svc	0x0010f7ff
    224c:	stcne	8, cr15, [r4], #892	; 0x37c
    2250:	ldrbtmi	r4, [r9], #1592	; 0x638
    2254:			; <UNDEFINED> instruction: 0xf8df4479
    2258:			; <UNDEFINED> instruction: 0xf7ff4ca0
    225c:	shsaxmi	lr, r8, r2
    2260:	ldc	7, cr15, [r8, #1020]	; 0x3fc
    2264:			; <UNDEFINED> instruction: 0xf7ff447c
    2268:			; <UNDEFINED> instruction: 0x4603ed14
    226c:			; <UNDEFINED> instruction: 0xf8c96828
    2270:			; <UNDEFINED> instruction: 0xf001305c
    2274:			; <UNDEFINED> instruction: 0xf8dfff91
    2278:	subscs	r3, r0, #132, 24	; 0x8400
    227c:	stmiapl	r3!, {r0, r8, sp}^
    2280:	strmi	r9, [r7], -r4, lsl #6
    2284:	ldcleq	8, cr15, [r8], #-892	; 0xfffffc84
    2288:	ldrbtmi	r6, [r8], #-31	; 0xffffffe1
    228c:	svc	0x001af7ff
    2290:	ldclcc	8, cr15, [r0], #-892	; 0xfffffc84
    2294:	stmiapl	r3!, {r8, sp}^
    2298:			; <UNDEFINED> instruction: 0xf7ff6818
    229c:			; <UNDEFINED> instruction: 0xf8dfecbe
    22a0:	tstcs	r0, r8, ror #24
    22a4:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    22a8:			; <UNDEFINED> instruction: 0xf7ff9303
    22ac:			; <UNDEFINED> instruction: 0xf8dfecb6
    22b0:			; <UNDEFINED> instruction: 0x462a0c5c
    22b4:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    22b8:			; <UNDEFINED> instruction: 0xff36f002
    22bc:	cdp2	0, 9, cr15, cr14, cr4, {0}
    22c0:	rsbeq	pc, r0, r9, lsl #17
    22c4:	cdp2	0, 10, cr15, cr10, cr2, {0}
    22c8:	stmdacs	r0, {r7, r9, sl, lr}
    22cc:	msrhi	SPSR_fsc, r0
    22d0:			; <UNDEFINED> instruction: 0xf0036800
    22d4:			; <UNDEFINED> instruction: 0xf8dffb53
    22d8:			; <UNDEFINED> instruction: 0xf8c93c38
    22dc:	stmiapl	r0!, {}^	; <UNPREDICTABLE>
    22e0:	cdp2	0, 9, cr15, cr6, cr6, {0}
    22e4:			; <UNDEFINED> instruction: 0xf0402800
    22e8:			; <UNDEFINED> instruction: 0xf8df80e0
    22ec:			; <UNDEFINED> instruction: 0xf8dfbc28
    22f0:			; <UNDEFINED> instruction: 0xf8dfac28
    22f4:	ldrbtmi	r9, [fp], #3112	; 0xc28
    22f8:	ldrbtmi	r4, [r9], #1274	; 0x4fa
    22fc:	ldrbmi	r2, [fp], -r0, lsl #14
    2300:			; <UNDEFINED> instruction: 0x46294652
    2304:	smladxls	r0, r0, r6, r4
    2308:	ldcl	7, cr15, [r6, #1020]	; 0x3fc
    230c:			; <UNDEFINED> instruction: 0xf0001c43
    2310:	stmdacc	r1, {r0, r3, r4, r6, r7, pc}^
    2314:	vtst.8	d2, d0, d17
    2318:	movwge	r8, #9007	; 0x232f
    231c:	eorcs	pc, r0, r3, asr r8	; <UNPREDICTABLE>
    2320:			; <UNDEFINED> instruction: 0x47184413
    2324:	andeq	r0, r0, sp, asr r1
    2328:	andeq	r0, r0, r5, asr r6
    232c:	andeq	r0, r0, r5, asr r6
    2330:	andeq	r0, r0, r5, asr r6
    2334:	andeq	r0, r0, r5, asr r6
    2338:	andeq	r0, r0, r5, asr r6
    233c:	andeq	r0, r0, r5, asr r6
    2340:	andeq	r0, r0, r5, asr r6
    2344:	andeq	r0, r0, r5, asr r6
    2348:	andeq	r0, r0, r5, asr r6
    234c:	andeq	r0, r0, r5, asr r6
    2350:	andeq	r0, r0, r5, asr r6
    2354:	andeq	r0, r0, sp, lsr r1
    2358:	andeq	r0, r0, r5, asr r6
    235c:	andeq	r0, r0, r5, asr r6
    2360:	andeq	r0, r0, r5, asr r6
    2364:			; <UNDEFINED> instruction: 0xffffffdb
    2368:	andeq	r0, r0, r5, lsr r1
    236c:	andeq	r0, r0, r5, asr r6
    2370:	andeq	r0, r0, r5, asr r6
    2374:	andeq	r0, r0, r5, asr r6
    2378:	andeq	r0, r0, r5, asr r6
    237c:	andeq	r0, r0, r5, asr r6
    2380:	andeq	r0, r0, r5, asr r6
    2384:	andeq	r0, r0, r5, asr r6
    2388:	andeq	r0, r0, r5, asr r6
    238c:	andeq	r0, r0, r5, asr r6
    2390:	andeq	r0, r0, r5, asr r6
    2394:	andeq	r0, r0, r5, asr r6
    2398:	andeq	r0, r0, r5, asr r6
    239c:	andeq	r0, r0, r5, asr r6
    23a0:	andeq	r0, r0, r5, asr r6
    23a4:	andeq	r0, r0, fp, ror #1
    23a8:	andeq	r0, r0, r5, asr r6
    23ac:	andeq	r0, r0, r5, asr r6
    23b0:	ldrdeq	r0, [r0], -r5
    23b4:	andeq	r0, r0, r5, asr r6
    23b8:	andeq	r0, r0, r5, asr r6
    23bc:			; <UNDEFINED> instruction: 0xffffffdb
    23c0:	andeq	r0, r0, fp, asr r6
    23c4:	andeq	r0, r0, r5, asr r6
    23c8:	andeq	r0, r0, r5, asr r6
    23cc:	andeq	r0, r0, r5, asr r6
    23d0:	andeq	r0, r0, r5, asr r6
    23d4:	andeq	r0, r0, r5, asr r6
    23d8:	andeq	r0, r0, r5, asr r6
    23dc:	andeq	r0, r0, r5, asr r6
    23e0:	andeq	r0, r0, r5, asr r6
    23e4:	andeq	r0, r0, r5, asr r6
    23e8:	andeq	r0, r0, r9, asr #1
    23ec:	bleq	c40770 <putsgent@@Base+0xc37c70>
    23f0:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    23f4:	str	r7, [r1, r1, asr #8]
    23f8:	bleq	a4077c <putsgent@@Base+0xa37c7c>
    23fc:			; <UNDEFINED> instruction: 0xf8df2701
    2400:	ldrbtmi	r1, [r8], #-2856	; 0xfffff4d8
    2404:	stmdapl	r1!, {r0, r1, r2, sl, ip, sp, lr}^
    2408:	sbcvs	r6, r1, r9, lsl #16
    240c:			; <UNDEFINED> instruction: 0xf8dfe776
    2410:			; <UNDEFINED> instruction: 0xf04f7b1c
    2414:			; <UNDEFINED> instruction: 0xf8df0801
    2418:	ldrbtmi	r1, [pc], #-2832	; 2420 <tcgetattr@plt+0x224>
    241c:	andhi	pc, r8, r7, lsl #17
    2420:	stmdavs	r8, {r0, r5, r6, fp, ip, lr}
    2424:			; <UNDEFINED> instruction: 0xf7ff60f8
    2428:	stmdacs	r0, {r5, r6, r7, r8, r9, fp, sp, lr, pc}
    242c:	svcge	0x0066f47f
    2430:	andcs	r9, r5, #3072	; 0xc00
    2434:	bne	ffe407b8 <putsgent@@Base+0xffe37cb8>
    2438:	ldmdavs	sp, {r0, r3, r4, r5, r6, sl, lr}
    243c:	ldcl	7, cr15, [r2], #-1020	; 0xfffffc04
    2440:	blls	11c838 <putsgent@@Base+0x113d38>
    2444:	ldmdavs	fp, {r0, r6, r9, sl, lr}
    2448:	strmi	r9, [r2], -r0, lsl #8
    244c:			; <UNDEFINED> instruction: 0xf7ff4628
    2450:	andcs	lr, r3, sl, ror #27
    2454:	stcl	7, cr15, [r8, #-1020]	; 0xfffffc04
    2458:			; <UNDEFINED> instruction: 0xf8892101
    245c:	smlald	r1, sp, r2, r0
    2460:	bne	ff1407e4 <putsgent@@Base+0xff137ce4>
    2464:	bvc	ff3407e8 <putsgent@@Base+0xff337ce8>
    2468:	ldrbtmi	r5, [pc], #-2145	; 2470 <tcgetattr@plt+0x274>
    246c:	mvnsvs	r6, r8, lsl #16
    2470:			; <UNDEFINED> instruction: 0xffacf000
    2474:			; <UNDEFINED> instruction: 0xf0002800
    2478:	tstcs	r1, sl, lsl r4
    247c:			; <UNDEFINED> instruction: 0xe73d7539
    2480:	bvc	fed40804 <putsgent@@Base+0xfed37d04>
    2484:			; <UNDEFINED> instruction: 0xf897447f
    2488:	stmdacs	r0, {r5, r6}
    248c:	ldrhi	pc, [r2], #-0
    2490:	bne	fe540814 <putsgent@@Base+0xfe537d14>
    2494:	stmdavs	r8, {r0, r5, r6, fp, ip, lr}
    2498:			; <UNDEFINED> instruction: 0xf00061b8
    249c:	stmdacs	r0, {r0, r1, r2, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    24a0:	strhi	pc, [r5], #-0
    24a4:	ldrbtvc	r2, [r9], #257	; 0x101
    24a8:	bls	fc150 <putsgent@@Base+0xf3650>
    24ac:	blls	10a8b8 <putsgent@@Base+0x101db8>
    24b0:			; <UNDEFINED> instruction: 0xf8df6810
    24b4:	ldmdavs	fp, {r3, r7, r9, fp, sp}
    24b8:			; <UNDEFINED> instruction: 0xf7ff447a
    24bc:			; <UNDEFINED> instruction: 0x2001edb4
    24c0:	ldc	7, cr15, [r2, #-1020]	; 0xfffffc04
    24c4:	bcc	1e40848 <putsgent@@Base+0x1e37d48>
    24c8:	bcs	1e4084c <putsgent@@Base+0x1e37d4c>
    24cc:	ldrbtmi	r5, [sl], #-2273	; 0xfffff71f
    24d0:	mulsgt	r0, r2, r8
    24d4:	bvc	4dc500 <putsgent@@Base+0x4d3a00>
    24d8:	eoreq	pc, r1, r5, asr r8	; <UNPREDICTABLE>
    24dc:			; <UNDEFINED> instruction: 0xf1bc6050
    24e0:	andle	r0, r0, r0, lsl #30
    24e4:			; <UNDEFINED> instruction: 0xf8df3301
    24e8:	ldrbtmi	r2, [sl], #-2656	; 0xfffff5a0
    24ec:	tstlt	r2, r2, asr ip
    24f0:			; <UNDEFINED> instruction: 0xf8df3301
    24f4:	ldrbtmi	r2, [sl], #-2648	; 0xfffff5a8
    24f8:			; <UNDEFINED> instruction: 0xb1027c92
    24fc:			; <UNDEFINED> instruction: 0xf8df3301
    2500:	ldrbtmi	r2, [sl], #-2640	; 0xfffff5b0
    2504:	stccs	12, cr7, [r0, #-852]	; 0xfffffcac
    2508:	addhi	pc, r1, r0
    250c:	blcs	4f118 <putsgent@@Base+0x46618>
    2510:	eorshi	pc, r2, #0, 6
    2514:	adcsmi	r3, r1, #1073741824	; 0x40000000
    2518:	eorhi	pc, lr, #64	; 0x40
    251c:			; <UNDEFINED> instruction: 0xf880fab0
    2520:	ldmdane	r8, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    2524:			; <UNDEFINED> instruction: 0xf0002800
    2528:	strbmi	r8, [r0], -r7, lsr #4
    252c:			; <UNDEFINED> instruction: 0xf896f004
    2530:	stmdacs	r0, {r0, r2, r9, sl, lr}
    2534:	mvnshi	pc, #0
    2538:	bls	6408bc <putsgent@@Base+0x637dbc>
    253c:			; <UNDEFINED> instruction: 0xf8d944f9
    2540:			; <UNDEFINED> instruction: 0xf0040004
    2544:			; <UNDEFINED> instruction: 0x4606f893
    2548:			; <UNDEFINED> instruction: 0xf0002800
    254c:	stmdagt	pc, {r3, r4, r7, r8, r9, pc}	; <UNPREDICTABLE>
    2550:	stm	r5, {r0, r1, r2, r8, sl, fp, sp, pc}
    2554:	ldmdavs	r0!, {r0, r1, r2, r3}
    2558:	blx	43e56c <putsgent@@Base+0x435a6c>
    255c:	ldmdavs	r0!, {r0, r1, r9, sl, lr}^
    2560:			; <UNDEFINED> instruction: 0xf0039307
    2564:	strmi	pc, [r3], -fp, lsl #20
    2568:	movwls	r6, #35056	; 0x88f0
    256c:	stc2	0, cr15, [r8], #8
    2570:			; <UNDEFINED> instruction: 0xf004900a
    2574:			; <UNDEFINED> instruction: 0x4606f8b3
    2578:			; <UNDEFINED> instruction: 0xf0002800
    257c:			; <UNDEFINED> instruction: 0xf899842b
    2580:	blcs	e708 <putsgent@@Base+0x5c08>
    2584:	addshi	pc, r2, r0, asr #32
    2588:	stmibvs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    258c:	cfldrdvs	mvd4, [r3, #504]!	; 0x1f8
    2590:	suble	r2, r1, r0, lsl #22
    2594:	ldmdblt	r3!, {r0, r1, r4, r5, r6, r7, sl, fp, ip, sp, lr}
    2598:	stmdblt	r3!, {r0, r1, r4, r5, r8, sl, fp, ip, sp, lr}
    259c:	mlscc	r0, r6, r8, pc	; <UNPREDICTABLE>
    25a0:			; <UNDEFINED> instruction: 0xf0402b00
    25a4:			; <UNDEFINED> instruction: 0xf00180e1
    25a8:	blls	100dd4 <putsgent@@Base+0xf82d4>
    25ac:			; <UNDEFINED> instruction: 0xf8df2205
    25b0:	ldrbtmi	r1, [r9], #-2476	; 0xfffff654
    25b4:			; <UNDEFINED> instruction: 0xf7ff681c
    25b8:	blls	13d498 <putsgent@@Base+0x134998>
    25bc:	ldmdavs	fp, {r0, r8, sp}
    25c0:	strtmi	r4, [r0], -r2, lsl #12
    25c4:	stc	7, cr15, [lr, #-1020]!	; 0xfffffc04
    25c8:	andcs	r4, r6, r1, asr #12
    25cc:	stcl	7, cr15, [lr, #-1020]	; 0xfffffc04
    25d0:	rsble	r2, r0, r0, lsl #16
    25d4:	bl	fecc05d8 <putsgent@@Base+0xfecb7ad8>
    25d8:	stmdacs	r0, {r2, r9, sl, lr}
    25dc:			; <UNDEFINED> instruction: 0xf8dfd05b
    25e0:	andcs	r1, r6, r0, lsl #19
    25e4:			; <UNDEFINED> instruction: 0xf7ff4479
    25e8:			; <UNDEFINED> instruction: 0xf7ffed42
    25ec:			; <UNDEFINED> instruction: 0xf8dfeb52
    25f0:	ldrbtmi	r2, [sl], #-2420	; 0xfffff68c
    25f4:	tstcs	r1, r3, lsl #12
    25f8:			; <UNDEFINED> instruction: 0xf7ff2004
    25fc:			; <UNDEFINED> instruction: 0x4621ed32
    2600:			; <UNDEFINED> instruction: 0xf7ff2006
    2604:			; <UNDEFINED> instruction: 0x4620ed34
    2608:	bl	144060c <putsgent@@Base+0x1437b0c>
    260c:	ldcvc	7, cr14, [r2, #-348]	; 0xfffffea4
    2610:			; <UNDEFINED> instruction: 0xf43f2a00
    2614:			; <UNDEFINED> instruction: 0xe779af7c
    2618:	mlscc	r0, r6, r8, pc	; <UNPREDICTABLE>
    261c:			; <UNDEFINED> instruction: 0xf0002b00
    2620:	ldfvcp	f0, [r3], #-596	; 0xfffffdac
    2624:			; <UNDEFINED> instruction: 0xf0402b00
    2628:	ldcvc	0, cr8, [r3], #700	; 0x2bc
    262c:			; <UNDEFINED> instruction: 0xf0402b00
    2630:			; <UNDEFINED> instruction: 0xf8df81a9
    2634:	ldrbtmi	r6, [lr], #-2356	; 0xfffff6cc
    2638:	stmdacs	r0, {r4, r5, r9, fp, ip, sp, lr}
    263c:	eorhi	pc, r4, #64	; 0x40
    2640:	blcs	21714 <putsgent@@Base+0x18c14>
    2644:	bicshi	pc, sl, r0, asr #32
    2648:	blcs	21a1c <putsgent@@Base+0x18f1c>
    264c:			; <UNDEFINED> instruction: 0x81a3f040
    2650:	mulsls	r4, r6, r8
    2654:	svceq	0x0000f1b9
    2658:			; <UNDEFINED> instruction: 0x81a5f040
    265c:			; <UNDEFINED> instruction: 0xf7ff4648
    2660:			; <UNDEFINED> instruction: 0xb128ed7a
    2664:			; <UNDEFINED> instruction: 0xf7ff2001
    2668:	stmdacs	r0, {r1, r2, r4, r5, r6, r8, sl, fp, sp, lr, pc}
    266c:	subhi	pc, sl, #64	; 0x40
    2670:	andcs	r9, r5, #3072	; 0xc00
    2674:	ldmne	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2678:	ldrbtmi	r2, [r9], #-0
    267c:			; <UNDEFINED> instruction: 0xf7ff681c
    2680:	blls	13d3d0 <putsgent@@Base+0x1348d0>
    2684:	ldmdavs	fp, {r0, r8, sp}
    2688:	strtmi	r4, [r0], -r2, lsl #12
    268c:	stcl	7, cr15, [sl], {255}	; 0xff
    2690:			; <UNDEFINED> instruction: 0xf7ff2001
    2694:			; <UNDEFINED> instruction: 0xf7ffec2a
    2698:			; <UNDEFINED> instruction: 0xf8dfeafc
    269c:	ldrdcs	r2, [r1, -r4]
    26a0:			; <UNDEFINED> instruction: 0x4603447a
    26a4:			; <UNDEFINED> instruction: 0xf7ff2004
    26a8:			; <UNDEFINED> instruction: 0xe708ecdc
    26ac:			; <UNDEFINED> instruction: 0xf0044640
    26b0:			; <UNDEFINED> instruction: 0x4606fcbd
    26b4:			; <UNDEFINED> instruction: 0xf0002800
    26b8:			; <UNDEFINED> instruction: 0xf8d983e5
    26bc:			; <UNDEFINED> instruction: 0xf0040004
    26c0:			; <UNDEFINED> instruction: 0x4606fcbd
    26c4:			; <UNDEFINED> instruction: 0xf0002800
    26c8:	stmdagt	pc, {r0, r3, r6, r7, r8, pc}	; <UNPREDICTABLE>
    26cc:	stfeqd	f7, [ip], #-52	; 0xffffffcc
    26d0:	andeq	lr, pc, ip, lsl #17
    26d4:			; <UNDEFINED> instruction: 0xf0036830
    26d8:			; <UNDEFINED> instruction: 0x4603f951
    26dc:	movwls	r6, #47216	; 0xb870
    26e0:			; <UNDEFINED> instruction: 0xf94cf003
    26e4:	ldmvs	r0!, {r0, r1, r9, sl, lr}^
    26e8:			; <UNDEFINED> instruction: 0xf002930c
    26ec:	strmi	pc, [r3], -r9, ror #23
    26f0:	movwls	r6, #59568	; 0xe8b0
    26f4:	blx	ff93e706 <putsgent@@Base+0xff935c06>
    26f8:			; <UNDEFINED> instruction: 0xf004900d
    26fc:	strmi	pc, [r6], -r3, asr #25
    2700:			; <UNDEFINED> instruction: 0xf47f2800
    2704:	blls	ee410 <putsgent@@Base+0xe5910>
    2708:			; <UNDEFINED> instruction: 0xf8df2205
    270c:	ldrbtmi	r1, [r9], #-2152	; 0xfffff798
    2710:			; <UNDEFINED> instruction: 0xf7ff681c
    2714:	blls	13d33c <putsgent@@Base+0x13483c>
    2718:	movwls	r6, #18459	; 0x481b
    271c:			; <UNDEFINED> instruction: 0xf0049003
    2720:	tstcs	r1, r7, ror #24	; <UNPREDICTABLE>
    2724:	movwcs	lr, #14813	; 0x39dd
    2728:	strtmi	r9, [r0], -r0
    272c:	ldcl	7, cr15, [sl], #-1020	; 0xfffffc04
    2730:	andcs	r4, r6, r1, lsr r6
    2734:	ldc	7, cr15, [sl], {255}	; 0xff
    2738:			; <UNDEFINED> instruction: 0xf0002800
    273c:			; <UNDEFINED> instruction: 0xf7ff8515
    2740:			; <UNDEFINED> instruction: 0x4604eafe
    2744:			; <UNDEFINED> instruction: 0xf0002800
    2748:			; <UNDEFINED> instruction: 0xf8df850f
    274c:	andcs	r1, r6, ip, lsr #16
    2750:			; <UNDEFINED> instruction: 0xf7ff4479
    2754:			; <UNDEFINED> instruction: 0xf004ec8c
    2758:			; <UNDEFINED> instruction: 0xf8dffc4b
    275c:	tstcs	r1, r0, lsr #16
    2760:			; <UNDEFINED> instruction: 0x4603447a
    2764:	strb	r2, [r8, -r3]
    2768:	stmdals	sp, {r0, r4, r5, fp, sp, lr}
    276c:	blx	ff93e77e <putsgent@@Base+0xff935c7e>
    2770:			; <UNDEFINED> instruction: 0xf43f2800
    2774:	ldclvc	15, cr10, [r3], #-96	; 0xffffffa0
    2778:			; <UNDEFINED> instruction: 0xf0002b00
    277c:			; <UNDEFINED> instruction: 0xf89680e9
    2780:	blcs	e908 <putsgent@@Base+0x5e08>
    2784:	rscshi	pc, r3, r0
    2788:	ubfxcs	pc, pc, #17, #21
    278c:	ubfxcc	pc, pc, #17, #21
    2790:	andls	r4, r8, #2046820352	; 0x7a000000
    2794:	movwls	r4, #50299	; 0xc47b
    2798:			; <UNDEFINED> instruction: 0xf7ff2000
    279c:	strmi	lr, [r6], -lr, lsl #25
    27a0:			; <UNDEFINED> instruction: 0xf8dfb380
    27a4:	andcs	r1, r5, #228, 14	; 0x3900000
    27a8:	ldrbtmi	r2, [r9], #-0
    27ac:	b	feec07b0 <putsgent@@Base+0xfeeb7cb0>
    27b0:	ldmdavs	r9, {r0, r1, r8, r9, fp, ip, pc}
    27b4:	ldcl	7, cr15, [sl], {255}	; 0xff
    27b8:	andcs	r2, r6, r0, lsl #2
    27bc:	mrrc	7, 15, pc, r6, cr15	; <UNPREDICTABLE>
    27c0:			; <UNDEFINED> instruction: 0xf0002800
    27c4:			; <UNDEFINED> instruction: 0xf7ff80bb
    27c8:			; <UNDEFINED> instruction: 0x4604eaba
    27cc:			; <UNDEFINED> instruction: 0xf0002800
    27d0:			; <UNDEFINED> instruction: 0xf8df80b5
    27d4:			; <UNDEFINED> instruction: 0x200617b8
    27d8:			; <UNDEFINED> instruction: 0xf7ff4479
    27dc:			; <UNDEFINED> instruction: 0xf8dfec48
    27e0:			; <UNDEFINED> instruction: 0x210127b0
    27e4:	ldrbtmi	r2, [sl], #-3
    27e8:	ldc	7, cr15, [sl], #-1020	; 0xfffffc04
    27ec:	andcs	r4, r6, r1, lsr #12
    27f0:	ldc	7, cr15, [ip], #-1020	; 0xfffffc04
    27f4:			; <UNDEFINED> instruction: 0xf7ff4620
    27f8:			; <UNDEFINED> instruction: 0xf7ffea5a
    27fc:	andcs	lr, r1, ip, asr #22
    2800:	bl	1cc0804 <putsgent@@Base+0x1cb7d04>
    2804:	stc2	0, cr15, [r2], #-8
    2808:			; <UNDEFINED> instruction: 0xff22f003
    280c:			; <UNDEFINED> instruction: 0xf0002800
    2810:			; <UNDEFINED> instruction: 0xf8df82dd
    2814:	ldrtmi	r3, [r1], -r0, lsl #15
    2818:	andhi	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    281c:			; <UNDEFINED> instruction: 0xf0014640
    2820:			; <UNDEFINED> instruction: 0xf8dffcef
    2824:	ldrbtmi	r3, [fp], #-1908	; 0xfffff88c
    2828:	mlscc	r0, r3, r8, pc	; <UNPREDICTABLE>
    282c:			; <UNDEFINED> instruction: 0xf004b153
    2830:	stmdacs	r0, {r0, r1, r2, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    2834:	movwhi	pc, #61440	; 0xf000	; <UNPREDICTABLE>
    2838:			; <UNDEFINED> instruction: 0x3760f8df
    283c:	stmiapl	r0!, {r0, r4, r5, r9, sl, lr}^
    2840:	ldc2l	0, cr15, [lr], {1}
    2844:	smmlseq	r8, pc, r8, pc	; <UNPREDICTABLE>
    2848:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    284c:	ldc2l	0, cr15, [r8], {1}
    2850:			; <UNDEFINED> instruction: 0xf0032042
    2854:	strmi	pc, [r6], -r3, lsl #30
    2858:			; <UNDEFINED> instruction: 0xf0002800
    285c:			; <UNDEFINED> instruction: 0xf8df828b
    2860:	ldrbtmi	r3, [fp], #-1860	; 0xfffff8bc
    2864:	mlscc	r0, r3, r8, pc	; <UNPREDICTABLE>
    2868:	subcs	fp, r2, r3, ror #2
    286c:	blx	ff7be886 <putsgent@@Base+0xff7b5d86>
    2870:	stmdacs	r0, {r1, r2, r9, sl, lr}
    2874:	ldrthi	pc, [r9], #-0	; <UNPREDICTABLE>
    2878:			; <UNDEFINED> instruction: 0x072cf8df
    287c:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    2880:	ldc2	0, cr15, [lr], #4
    2884:			; <UNDEFINED> instruction: 0x0724f8df
    2888:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    288c:	ldc2	0, cr15, [r8], #4
    2890:			; <UNDEFINED> instruction: 0x071cf8df
    2894:			; <UNDEFINED> instruction: 0xf0014478
    2898:			; <UNDEFINED> instruction: 0x4628fcfb
    289c:			; <UNDEFINED> instruction: 0xff02f003
    28a0:			; <UNDEFINED> instruction: 0xf0002800
    28a4:			; <UNDEFINED> instruction: 0xf8df8218
    28a8:	ldrbtmi	r3, [fp], #-1804	; 0xfffff8f4
    28ac:	mlscc	r0, r3, r8, pc	; <UNPREDICTABLE>
    28b0:			; <UNDEFINED> instruction: 0xf0402b00
    28b4:			; <UNDEFINED> instruction: 0xf0038085
    28b8:	stmdacs	r0, {r0, r4, r8, r9, sl, fp, ip, sp, lr, pc}
    28bc:	andshi	pc, sl, #0
    28c0:	usateq	pc, #20, pc, asr #17	; <UNPREDICTABLE>
    28c4:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    28c8:	ldc2	0, cr15, [sl], {1}
    28cc:	usateq	pc, #12, pc, asr #17	; <UNPREDICTABLE>
    28d0:			; <UNDEFINED> instruction: 0xf0014478
    28d4:	ldrdcs	pc, [r0], -sp
    28d8:			; <UNDEFINED> instruction: 0xff8ef001
    28dc:			; <UNDEFINED> instruction: 0xf0014640
    28e0:			; <UNDEFINED> instruction: 0xf8dffcd7
    28e4:	ldrbtmi	r3, [fp], #-1756	; 0xfffff924
    28e8:	mlscc	r0, r3, r8, pc	; <UNPREDICTABLE>
    28ec:			; <UNDEFINED> instruction: 0xf004b18b
    28f0:	stmdacs	r0, {r0, r3, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    28f4:	bichi	pc, r4, #0
    28f8:			; <UNDEFINED> instruction: 0x06c8f8df
    28fc:			; <UNDEFINED> instruction: 0xf0014478
    2900:	andcs	pc, r0, r7, asr #25
    2904:			; <UNDEFINED> instruction: 0xffe6f001
    2908:			; <UNDEFINED> instruction: 0x3690f8df
    290c:			; <UNDEFINED> instruction: 0xf00158e0
    2910:			; <UNDEFINED> instruction: 0xf8dffcbf
    2914:	ldrbtmi	r0, [r8], #-1716	; 0xfffff94c
    2918:			; <UNDEFINED> instruction: 0xf8ecf001
    291c:	ssateq	pc, #13, pc, asr #17	; <UNPREDICTABLE>
    2920:			; <UNDEFINED> instruction: 0xf0014478
    2924:			; <UNDEFINED> instruction: 0xf8dffcb5
    2928:	ldrbtmi	r0, [r8], #-1704	; 0xfffff958
    292c:			; <UNDEFINED> instruction: 0xff7cf003
    2930:			; <UNDEFINED> instruction: 0xf0042002
    2934:	andcs	pc, r0, r1, lsr #16
    2938:	b	ff5c093c <putsgent@@Base+0xff5b7e3c>
    293c:			; <UNDEFINED> instruction: 0x2694f8df
    2940:	andcs	r2, r3, r1, lsl #2
    2944:			; <UNDEFINED> instruction: 0xf7ff447a
    2948:	ldrb	lr, [r6, -ip, lsl #23]
    294c:	ldmdblt	r3!, {r0, r1, r4, r5, r6, sl, fp, ip, sp, lr}^
    2950:	pkhtbcc	pc, r4, pc, asr #17	; <UNPREDICTABLE>
    2954:	cfldrsvc	mvf4, [sl], {123}	; 0x7b
    2958:			; <UNDEFINED> instruction: 0xf43f2a00
    295c:			; <UNDEFINED> instruction: 0xf893ae6a
    2960:	ldmdblt	fp!, {r5, r6, ip, sp}^
    2964:			; <UNDEFINED> instruction: 0x3674f8df
    2968:	movwls	r4, #33915	; 0x847b
    296c:			; <UNDEFINED> instruction: 0xf8dfe714
    2970:	ldrbtmi	r3, [fp], #-1648	; 0xfffff990
    2974:	str	r9, [pc, -r8, lsl #6]
    2978:			; <UNDEFINED> instruction: 0xf0002002
    297c:	mulcs	r0, fp, ip
    2980:	ldc2	0, cr15, [r8], {0}
    2984:			; <UNDEFINED> instruction: 0x265cf8df
    2988:			; <UNDEFINED> instruction: 0x365cf8df
    298c:	andls	r4, r8, #2046820352	; 0x7a000000
    2990:	movwls	r4, #50299	; 0xc47b
    2994:	ldmibvs	r0!, {r8, r9, sl, sp, lr, pc}
    2998:	blx	3e9aa <putsgent@@Base+0x35eaa>
    299c:	andls	r7, sp, r3, lsr sp
    29a0:			; <UNDEFINED> instruction: 0xf43f2b00
    29a4:			; <UNDEFINED> instruction: 0xf8dfaef9
    29a8:	ldrbtmi	r6, [lr], #-1604	; 0xfffff9bc
    29ac:			; <UNDEFINED> instruction: 0xf00269f0
    29b0:			; <UNDEFINED> instruction: 0x4603faf5
    29b4:	movwls	r6, #59888	; 0xe9f0
    29b8:	blx	ffc3e9c8 <putsgent@@Base+0xffc35ec8>
    29bc:	strbt	r9, [fp], sl
    29c0:			; <UNDEFINED> instruction: 0xf004a80b
    29c4:	stmdacs	r0, {r0, r1, r6, r8, r9, fp, ip, sp, lr, pc}
    29c8:	svcge	0x0075f47f
    29cc:	andcs	r9, r5, #3072	; 0xc00
    29d0:			; <UNDEFINED> instruction: 0x161cf8df
    29d4:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    29d8:	stmib	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    29dc:	ldmdavs	fp, {r2, r8, r9, fp, ip, pc}
    29e0:	andls	r9, r3, r4, lsl #6
    29e4:	blx	13e9fe <putsgent@@Base+0x135efe>
    29e8:	andls	r9, r0, fp, lsl #18
    29ec:	tstls	r1, r0, lsr #12
    29f0:	ldmib	sp, {r0, r8, sp}^
    29f4:			; <UNDEFINED> instruction: 0xf7ff2303
    29f8:	strb	lr, [r0, #-2838]!	; 0xfffff4ea
    29fc:	ldrbne	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
    2a00:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2a04:	stmib	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2a08:	ldmvs	r2!, {r0, r1, r4, r5, r6, fp, sp, lr}^
    2a0c:	andcs	r4, r1, r1, lsl #12
    2a10:	b	ff940a14 <putsgent@@Base+0xff937f14>
    2a14:	stmdals	sl, {r0, r4, r5, r6, r7, fp, sp, lr}
    2a18:	blx	fe3bea28 <putsgent@@Base+0xfe3b5f28>
    2a1c:	cmple	r0, r0, lsl #16
    2a20:	mlscc	r0, r6, r8, pc	; <UNPREDICTABLE>
    2a24:	cmnle	r6, r0, lsl #22
    2a28:	andcs	r9, r5, #3072	; 0xc00
    2a2c:	strbne	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    2a30:			; <UNDEFINED> instruction: 0xf8df2000
    2a34:	ldrbtmi	r4, [r9], #-1480	; 0xfffffa38
    2a38:			; <UNDEFINED> instruction: 0xf7ff681d
    2a3c:	ldrbtmi	lr, [ip], #-2420	; 0xfffff68c
    2a40:	tstcs	r1, r4, lsl #22
    2a44:			; <UNDEFINED> instruction: 0x4602681b
    2a48:	stmdavs	r5!, {r3, r5, r9, sl, lr}^
    2a4c:	stmib	sp, {r2, r5, r6, r7, fp, sp, lr}^
    2a50:			; <UNDEFINED> instruction: 0xf7ff4500
    2a54:	andcs	lr, r3, r8, ror #21
    2a58:	b	11c0a5c <putsgent@@Base+0x11b7f5c>
    2a5c:	ldrdeq	pc, [r4], -r9
    2a60:			; <UNDEFINED> instruction: 0xff8cf002
    2a64:			; <UNDEFINED> instruction: 0xf8df9a08
    2a68:	ldrbtmi	r3, [fp], #-1432	; 0xfffffa68
    2a6c:	stmib	sp, {r3, r8, r9, ip, pc}^
    2a70:	stmdals	sl, {r0, r1, r3, r9}
    2a74:	blx	93ea84 <putsgent@@Base+0x935f84>
    2a78:	andcs	r4, r8, r3, lsl #12
    2a7c:			; <UNDEFINED> instruction: 0xf002930e
    2a80:	andls	pc, sp, pc, asr #30
    2a84:	ldrt	r6, [r8], -r6
    2a88:	ldrbne	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    2a8c:	andcs	r2, r0, r5, lsl #4
    2a90:			; <UNDEFINED> instruction: 0xf7ff4479
    2a94:	ldmdavs	r3!, {r3, r6, r8, fp, sp, lr, pc}^
    2a98:			; <UNDEFINED> instruction: 0x460168f2
    2a9c:			; <UNDEFINED> instruction: 0xf7ff2001
    2aa0:	ldmvs	r1!, {r1, r2, r3, r4, r7, r9, fp, sp, lr, pc}^
    2aa4:			; <UNDEFINED> instruction: 0xf002980a
    2aa8:			; <UNDEFINED> instruction: 0xf896f94f
    2aac:	andls	r3, sl, r0, rrx
    2ab0:			; <UNDEFINED> instruction: 0xf43f2b00
    2ab4:	ldmvs	r1!, {r0, r4, r5, r6, r9, sl, fp, sp, pc}^
    2ab8:			; <UNDEFINED> instruction: 0xf002980e
    2abc:	andls	pc, lr, r5, asr #18
    2ac0:	ldmvs	r1!, {r1, r3, r5, r6, r9, sl, sp, lr, pc}^
    2ac4:			; <UNDEFINED> instruction: 0xf002980a
    2ac8:			; <UNDEFINED> instruction: 0xf896f99b
    2acc:	andls	r3, sl, r0, rrx
    2ad0:			; <UNDEFINED> instruction: 0xf43f2b00
    2ad4:	ldmvs	r1!, {r0, r5, r6, r9, sl, fp, sp, pc}^
    2ad8:			; <UNDEFINED> instruction: 0xf002980e
    2adc:	stmdacs	r0, {r0, r2, r3, r5, r9, fp, ip, sp, lr, pc}
    2ae0:	mrcge	4, 2, APSR_nzcv, cr10, cr15, {1}
    2ae4:	strcc	pc, [r0, #-2271]!	; 0xfffff721
    2ae8:	ldrbtmi	r9, [fp], #-2062	; 0xfffff7f2
    2aec:			; <UNDEFINED> instruction: 0xf00268d9
    2af0:	andls	pc, lr, r7, lsl #19
    2af4:	ldmvs	r1!, {r4, r6, r9, sl, sp, lr, pc}^
    2af8:			; <UNDEFINED> instruction: 0xf002980e
    2afc:	stmdacs	r0, {r0, r2, r3, r4, r9, fp, ip, sp, lr, pc}
    2b00:			; <UNDEFINED> instruction: 0xe791d1f0
    2b04:	strge	pc, [r4, #-2271]	; 0xfffff721
    2b08:	msreq	CPSR_, r6, lsl #2
    2b0c:			; <UNDEFINED> instruction: 0xf8df4648
    2b10:	ldrbtmi	r8, [sl], #1280	; 0x500
    2b14:	bl	1d40b18 <putsgent@@Base+0x1d38018>
    2b18:			; <UNDEFINED> instruction: 0xf8cd2001
    2b1c:			; <UNDEFINED> instruction: 0x4651a014
    2b20:			; <UNDEFINED> instruction: 0xf7ff44f8
    2b24:	stmdbls	r5, {r1, r2, r3, r5, r6, r7, fp, sp, lr, pc}
    2b28:			; <UNDEFINED> instruction: 0xf5082002
    2b2c:			; <UNDEFINED> instruction: 0xf7ff57ff
    2b30:	stmdbls	r5, {r3, r5, r6, r7, fp, sp, lr, pc}
    2b34:	strtmi	r2, [sl], r3
    2b38:	stmia	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2b3c:	andcs	r9, pc, r5, lsl #18
    2b40:	ldm	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2b44:	andscs	r9, r4, r5, lsl #18
    2b48:	ldm	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2b4c:	strbne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    2b50:	andcs	r4, r5, #72, 12	; 0x4800000
    2b54:			; <UNDEFINED> instruction: 0xf04f4479
    2b58:			; <UNDEFINED> instruction: 0xf7ff0903
    2b5c:	ldmdavs	r2!, {r2, r5, r6, r7, fp, sp, lr, pc}^
    2b60:	ldreq	pc, [pc], -r7, lsl #2
    2b64:	andcs	r4, r1, r1, lsl #12
    2b68:	b	e40b6c <putsgent@@Base+0xe3806c>
    2b6c:	strtcc	pc, [r8], #2271	; 0x8df
    2b70:	ldrtmi	r9, [r4], -r5, lsl #8
    2b74:			; <UNDEFINED> instruction: 0x469b447b
    2b78:	ldrbmi	r2, [r9], -r5, lsl #4
    2b7c:			; <UNDEFINED> instruction: 0xf7ff2000
    2b80:			; <UNDEFINED> instruction: 0xf7ffe8d2
    2b84:			; <UNDEFINED> instruction: 0x4607e9d0
    2b88:			; <UNDEFINED> instruction: 0xf43f2800
    2b8c:			; <UNDEFINED> instruction: 0x4601ac98
    2b90:	rscsvc	pc, pc, #68157440	; 0x4100000
    2b94:	strcs	r4, [r0], -r0, asr #12
    2b98:	b	6c0b9c <putsgent@@Base+0x6b809c>
    2b9c:	eorvc	r4, r6, r8, lsr r6
    2ba0:	ldmib	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2ba4:			; <UNDEFINED> instruction: 0x46024631
    2ba8:			; <UNDEFINED> instruction: 0xf7ff4638
    2bac:			; <UNDEFINED> instruction: 0xf8dfea0c
    2bb0:	andcs	r1, r5, #108, 8	; 0x6c000000
    2bb4:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    2bb8:	ldm	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2bbc:	ldmib	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2bc0:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    2bc4:	cfldrdge	mvd15, [fp], #-252	; 0xffffff04
    2bc8:	strbmi	r4, [r0], -r1, lsl #12
    2bcc:	stmda	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2bd0:	ldrtmi	r4, [r8], -r5, lsl #12
    2bd4:	ldmib	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2bd8:	biclt	r4, r5, r2, lsl #12
    2bdc:			; <UNDEFINED> instruction: 0x46384631
    2be0:	ldmib	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2be4:	andpl	pc, r0, #1325400064	; 0x4f000000
    2be8:			; <UNDEFINED> instruction: 0x46404631
    2bec:	stmib	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2bf0:	svceq	0x0001f1b9
    2bf4:			; <UNDEFINED> instruction: 0xf8dfd02f
    2bf8:	andcs	r1, r5, #40, 8	; 0x28000000
    2bfc:			; <UNDEFINED> instruction: 0xf1094630
    2c00:	ldrbtmi	r3, [r9], #-2559	; 0xfffff601
    2c04:	stm	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2c08:	stmdb	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2c0c:			; <UNDEFINED> instruction: 0x46abe7b4
    2c10:			; <UNDEFINED> instruction: 0x46594638
    2c14:			; <UNDEFINED> instruction: 0xf7ff9c05
    2c18:			; <UNDEFINED> instruction: 0x4659e9d6
    2c1c:			; <UNDEFINED> instruction: 0x46554658
    2c20:	ldc2	0, cr15, [ip], #-8
    2c24:	strbmi	r4, [r0], -r1, lsl #13
    2c28:			; <UNDEFINED> instruction: 0xf0024649
    2c2c:			; <UNDEFINED> instruction: 0x4606feb5
    2c30:			; <UNDEFINED> instruction: 0xf0002800
    2c34:			; <UNDEFINED> instruction: 0x4659823e
    2c38:	vst1.16	{d20-d22}, [pc], r0
    2c3c:			; <UNDEFINED> instruction: 0xf7ff5200
    2c40:	blmi	ffe3d350 <putsgent@@Base+0xffe34850>
    2c44:			; <UNDEFINED> instruction: 0xf893447b
    2c48:			; <UNDEFINED> instruction: 0xb1b33060
    2c4c:			; <UNDEFINED> instruction: 0x960c4bf6
    2c50:	movwls	r4, #33915	; 0x847b
    2c54:	blls	fc2dc <putsgent@@Base+0xf37dc>
    2c58:	ldmibmi	r4!, {r0, r2, r9, sp}^
    2c5c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    2c60:			; <UNDEFINED> instruction: 0xf7ff681c
    2c64:	blls	13cdec <putsgent@@Base+0x1342ec>
    2c68:	ldmdavs	fp, {r0, r3, r6, r9, sl, lr}
    2c6c:	strtmi	r4, [r0], -r2, lsl #12
    2c70:	ldmib	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2c74:			; <UNDEFINED> instruction: 0xf7ff4648
    2c78:			; <UNDEFINED> instruction: 0x9608e938
    2c7c:	blls	fc2b4 <putsgent@@Base+0xf37b4>
    2c80:	stmibmi	fp!, {r0, r2, r9, sp}^
    2c84:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    2c88:	stmda	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2c8c:			; <UNDEFINED> instruction: 0xf8d99b04
    2c90:	ldmdavs	fp, {r2, ip, lr}
    2c94:	andls	r9, r3, r4, lsl #6
    2c98:	ldc2l	0, cr15, [r4], {3}
    2c9c:	movwcs	lr, #14813	; 0x39dd
    2ca0:	strmi	r9, [r1], -r0, lsl #10
    2ca4:	tstls	r1, r0, lsr #12
    2ca8:			; <UNDEFINED> instruction: 0xf7ff2101
    2cac:			; <UNDEFINED> instruction: 0x2003e9bc
    2cb0:	ldmdb	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2cb4:	andcs	r9, r5, #3072	; 0xc00
    2cb8:	ldrbtmi	r4, [r9], #-2526	; 0xfffff622
    2cbc:			; <UNDEFINED> instruction: 0xf7ff681c
    2cc0:	blls	13cd90 <putsgent@@Base+0x134290>
    2cc4:	ldmdavs	fp, {r0, r8, sp}
    2cc8:	strtmi	r4, [r0], -r2, lsl #12
    2ccc:	stmib	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2cd0:			; <UNDEFINED> instruction: 0xf7ff2011
    2cd4:	blls	fd104 <putsgent@@Base+0xf4604>
    2cd8:	ldmibmi	r7, {r0, r2, r9, sp}^
    2cdc:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    2ce0:	stmda	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2ce4:	ldmdavs	fp, {r2, r8, r9, fp, ip, pc}
    2ce8:	andls	r9, r3, r4, lsl #6
    2cec:	stc2	0, cr15, [sl], #12
    2cf0:	ldrbt	r9, [sl], -r7, lsl #18
    2cf4:	andcs	r4, r5, #3424256	; 0x344000
    2cf8:	blls	d3ee4 <putsgent@@Base+0xcb3e4>
    2cfc:			; <UNDEFINED> instruction: 0xf7ff681c
    2d00:	blls	13cd50 <putsgent@@Base+0x134250>
    2d04:	movwls	r6, #18459	; 0x481b
    2d08:			; <UNDEFINED> instruction: 0xf0039003
    2d0c:	mulls	r0, fp, ip
    2d10:	ldmib	sp, {r0, r8, sp}^
    2d14:	strtmi	r2, [r0], -r3, lsl #6
    2d18:	stmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2d1c:	bllt	ff400d20 <putsgent@@Base+0xff3f8220>
    2d20:	andcs	r9, r5, #3072	; 0xc00
    2d24:	ldrbtmi	r4, [r9], #-2502	; 0xfffff63a
    2d28:			; <UNDEFINED> instruction: 0xf7fe681c
    2d2c:	blls	13ed24 <putsgent@@Base+0x136224>
    2d30:	movwls	r6, #18459	; 0x481b
    2d34:			; <UNDEFINED> instruction: 0xf0039003
    2d38:	smlabbcs	r1, r5, ip, pc	; <UNPREDICTABLE>
    2d3c:	movwcs	lr, #14813	; 0x39dd
    2d40:	strtmi	r9, [r0], -r0
    2d44:	stmdb	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2d48:	andcs	r4, r6, r9, lsr #12
    2d4c:	stmib	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2d50:	rsble	r2, sl, r0, lsl #16
    2d54:	svc	0x00f2f7fe
    2d58:	stmdacs	r0, {r2, r9, sl, lr}
    2d5c:	ldmibmi	r9!, {r0, r2, r5, r6, ip, lr, pc}
    2d60:	ldrbtmi	r2, [r9], #-6
    2d64:	stmib	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2d68:	stc2l	0, cr15, [ip], #-12
    2d6c:	ldrbtmi	r4, [sl], #-2742	; 0xfffff54a
    2d70:	strb	r4, [r0], #-1539	; 0xfffff9fd
    2d74:	andcs	r9, r5, #3072	; 0xc00
    2d78:	ldrbtmi	r4, [r9], #-2484	; 0xfffff64c
    2d7c:			; <UNDEFINED> instruction: 0xf7fe681c
    2d80:	blls	13ecd0 <putsgent@@Base+0x1361d0>
    2d84:	movwls	r6, #18459	; 0x481b
    2d88:			; <UNDEFINED> instruction: 0xf0039003
    2d8c:	tstcs	r1, fp, asr ip	; <UNPREDICTABLE>
    2d90:	movwcs	lr, #14813	; 0x39dd
    2d94:	strtmi	r9, [r0], -r0
    2d98:	stmdb	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2d9c:	andcs	r4, r6, r1, lsr r6
    2da0:	stmdb	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2da4:			; <UNDEFINED> instruction: 0xf0002800
    2da8:			; <UNDEFINED> instruction: 0xf7fe81c9
    2dac:	strmi	lr, [r4], -r8, asr #31
    2db0:			; <UNDEFINED> instruction: 0xf0002800
    2db4:	stmibmi	r6!, {r0, r1, r6, r7, r8, pc}
    2db8:	ldrbtmi	r2, [r9], #-6
    2dbc:	ldmdb	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2dc0:	mcrr2	0, 0, pc, r0, cr3	; <UNPREDICTABLE>
    2dc4:	ldrbtmi	r4, [sl], #-2723	; 0xfffff55d
    2dc8:	ldr	r4, [r4], #-1539	; 0xfffff9fd
    2dcc:	andcs	r4, r5, #2654208	; 0x288000
    2dd0:			; <UNDEFINED> instruction: 0xe7924479
    2dd4:	andcs	r9, r5, #3072	; 0xc00
    2dd8:	ldrbtmi	r4, [r9], #-2464	; 0xfffff660
    2ddc:			; <UNDEFINED> instruction: 0xf7fe681c
    2de0:	blls	13ec70 <putsgent@@Base+0x136170>
    2de4:	movwls	r6, #18459	; 0x481b
    2de8:			; <UNDEFINED> instruction: 0xf0039003
    2dec:	tstcs	r1, fp, lsr #24	; <UNPREDICTABLE>
    2df0:	movwcs	lr, #14813	; 0x39dd
    2df4:	strtmi	r9, [r0], -r0
    2df8:	ldmdb	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2dfc:	andcs	r4, r6, r1, lsr r6
    2e00:	ldmdb	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2e04:			; <UNDEFINED> instruction: 0xf7feb1e0
    2e08:			; <UNDEFINED> instruction: 0x4604ef9a
    2e0c:	ldmibmi	r4, {r6, r7, r8, ip, sp, pc}
    2e10:	ldrbtmi	r2, [r9], #-6
    2e14:	stmdb	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2e18:	ldc2	0, cr15, [r4], {3}
    2e1c:			; <UNDEFINED> instruction: 0x21014a91
    2e20:			; <UNDEFINED> instruction: 0x4603447a
    2e24:			; <UNDEFINED> instruction: 0xf7ff2003
    2e28:			; <UNDEFINED> instruction: 0xf003bbe8
    2e2c:	bmi	fe3c1e60 <putsgent@@Base+0xfe3b9360>
    2e30:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    2e34:	andcs	r4, r4, r3, lsl #12
    2e38:	ldmdb	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2e3c:	bllt	1000e40 <putsgent@@Base+0xff8340>
    2e40:	stc2	0, cr15, [r0], {3}
    2e44:	smlabbcs	r1, r9, sl, r4
    2e48:			; <UNDEFINED> instruction: 0x4603447a
    2e4c:			; <UNDEFINED> instruction: 0xf7ff2003
    2e50:			; <UNDEFINED> instruction: 0xf7ffe908
    2e54:	blls	f1b2c <putsgent@@Base+0xe902c>
    2e58:	stmibmi	r5, {r0, r2, r9, sp}
    2e5c:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    2e60:	svc	0x0060f7fe
    2e64:	ldmdavs	fp, {r2, r8, r9, fp, ip, pc}
    2e68:	andls	r9, r3, r4, lsl #6
    2e6c:			; <UNDEFINED> instruction: 0xf8c0f004
    2e70:	movwcs	lr, #14813	; 0x39dd
    2e74:	andls	r2, r0, r1, lsl #2
    2e78:			; <UNDEFINED> instruction: 0xf7ff4620
    2e7c:	ldrdcs	lr, [r1], -r4
    2e80:	ldmda	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2e84:	andcs	r9, r5, #3072	; 0xc00
    2e88:	ldrbtmi	r4, [r9], #-2426	; 0xfffff686
    2e8c:			; <UNDEFINED> instruction: 0xf7fe681c
    2e90:	blls	13ebc0 <putsgent@@Base+0x1360c0>
    2e94:	movwls	r6, #18459	; 0x481b
    2e98:			; <UNDEFINED> instruction: 0xf0049003
    2e9c:	smlatbcs	r1, r9, r8, pc	; <UNPREDICTABLE>
    2ea0:	movwcs	lr, #14813	; 0x39dd
    2ea4:	strtmi	r9, [r0], -r0
    2ea8:	ldm	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2eac:	andcs	r4, r6, r1, lsr r6
    2eb0:	ldm	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2eb4:			; <UNDEFINED> instruction: 0xf0002800
    2eb8:			; <UNDEFINED> instruction: 0xf7fe80f1
    2ebc:	strmi	lr, [r4], -r0, asr #30
    2ec0:			; <UNDEFINED> instruction: 0xf0002800
    2ec4:	stmdbmi	ip!, {r0, r1, r3, r5, r6, r7, pc}^
    2ec8:	ldrbtmi	r2, [r9], #-6
    2ecc:	stmia	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2ed0:			; <UNDEFINED> instruction: 0xf88ef004
    2ed4:	ldrbtmi	r4, [sl], #-2665	; 0xfffff597
    2ed8:			; <UNDEFINED> instruction: 0xf7ff4603
    2edc:	svclt	0x0000bb8c
    2ee0:	andeq	r8, r1, ip, ror fp
    2ee4:	andeq	r0, r0, r8, lsr #4
    2ee8:	andeq	r7, r0, r4, asr #6
    2eec:	andeq	r7, r0, r2, asr #12
    2ef0:	andeq	r9, r1, r2, lsr #19
    2ef4:	andeq	r7, r0, ip, lsl r3
    2ef8:	andeq	r8, r1, r0, lsr fp
    2efc:	andeq	r0, r0, r4, lsr r2
    2f00:	andeq	r7, r0, r2, lsl #6
    2f04:	andeq	r0, r0, r8, asr #4
    2f08:	andeq	r0, r0, r8, lsr r2
    2f0c:	ldrdeq	r7, [r0], -lr
    2f10:	andeq	r0, r0, ip, lsr #4
    2f14:	andeq	r8, r1, lr, lsl #26
    2f18:	andeq	r7, r0, ip, asr #6
    2f1c:	strdeq	r9, [r1], -sl
    2f20:	andeq	r9, r1, r2, lsl #16
    2f24:	strdeq	r9, [r1], -r2
    2f28:	andeq	r0, r0, ip, asr r2
    2f2c:	ldrdeq	r9, [r1], -sl
    2f30:	andeq	r6, r0, r0, lsl #29
    2f34:	andeq	r9, r1, sl, lsl #15
    2f38:	andeq	r9, r1, r0, ror r7
    2f3c:	andeq	r7, r0, r0, asr #2
    2f40:	andeq	r0, r0, r0, lsr r2
    2f44:	andeq	r9, r1, r6, lsr #14
    2f48:	andeq	r9, r1, sl, lsl #14
    2f4c:	strdeq	r9, [r1], -lr
    2f50:	strdeq	r9, [r1], -r2
    2f54:			; <UNDEFINED> instruction: 0x000196b8
    2f58:	andeq	r9, r1, r8, ror #12
    2f5c:	andeq	r6, r0, r6, ror #31
    2f60:	strdeq	r6, [r0], -r4
    2f64:	andeq	r6, r0, lr, asr #31
    2f68:			; <UNDEFINED> instruction: 0x000195be
    2f6c:	ldrdeq	r7, [r0], -lr
    2f70:	andeq	r6, r0, r0, lsr #30
    2f74:	muleq	r0, r2, pc	; <UNPREDICTABLE>
    2f78:	andeq	r6, r0, r8, lsl #23
    2f7c:	andeq	r6, r0, r8, ror #30
    2f80:	andeq	r6, r0, ip, asr pc
    2f84:	strdeq	r7, [r0], -r0
    2f88:	andeq	r7, r0, sl, asr r0
    2f8c:	andeq	r6, r0, r0, lsl #22
    2f90:	andeq	r7, r0, sl, lsr r0
    2f94:	andeq	r0, r0, r4, ror #4
    2f98:	andeq	r9, r1, lr, asr #7
    2f9c:	andeq	r0, r0, r0, ror #4
    2fa0:	muleq	r0, fp, r2
    2fa4:	muleq	r1, r2, r3
    2fa8:	strdeq	r1, [r0], -r7
    2fac:	andeq	r1, r0, fp, ror r1
    2fb0:	andeq	r1, r0, r1, asr r2
    2fb4:	andeq	r9, r1, sl, asr #6
    2fb8:	andeq	r1, r0, fp, asr r7
    2fbc:	andeq	r1, r0, r5, lsr r1
    2fc0:	andeq	r9, r1, lr, lsl #6
    2fc4:	andeq	r1, r0, r9, ror r1
    2fc8:	andeq	r6, r0, lr, ror #30
    2fcc:	andeq	r1, r0, r1, lsl #14
    2fd0:	andeq	r6, r0, sl, lsl #31
    2fd4:	ldrdeq	r6, [r0], -ip
    2fd8:	andeq	r9, r1, r0, lsr #5
    2fdc:	andeq	r6, r0, r8, lsl #27
    2fe0:	andeq	r6, r0, r2, lsl pc
    2fe4:	andeq	r6, r0, r0, ror #26
    2fe8:	andeq	r6, r0, r0, ror #26
    2fec:	andeq	r9, r1, sl, asr #4
    2ff0:	andeq	r6, r0, r4, lsl #29
    2ff4:	andeq	r6, r0, lr, lsl #26
    2ff8:	strdeq	r6, [r0], -sl
    2ffc:			; <UNDEFINED> instruction: 0x000191b6
    3000:	andeq	r6, r0, r2, lsl #25
    3004:	andeq	r6, r0, r4, ror #24
    3008:	andeq	r9, r1, sl, lsl #2
    300c:	andeq	r1, r0, pc, ror r5
    3010:	andeq	r9, r1, r8, lsr r1
    3014:	andeq	r6, r0, r4, lsl ip
    3018:	andeq	r6, r0, r8, lsl ip
    301c:	andeq	r6, r0, r6, ror #23
    3020:			; <UNDEFINED> instruction: 0x00006bb2
    3024:			; <UNDEFINED> instruction: 0x00018fb0
    3028:	muleq	r0, ip, sl
    302c:	andeq	r6, r0, lr, asr ip
    3030:	strdeq	r6, [r0], -r4
    3034:	andeq	r6, r0, lr, asr r9
    3038:	andeq	r6, r0, ip, ror fp
    303c:	muleq	r0, r0, fp
    3040:	andeq	r6, r0, lr, lsr #18
    3044:	andeq	r6, r0, r6, ror r5
    3048:	strdeq	r6, [r0], -sl
    304c:	ldrdeq	r6, [r0], -sl
    3050:	andeq	r6, r0, lr, lsl r5
    3054:	andeq	r6, r0, r2, lsr #17
    3058:	andeq	r6, r0, r0, ror #20
    305c:	andeq	r6, r0, r6, asr #17
    3060:	andeq	r6, r0, r6, asr #9
    3064:	andeq	r6, r0, r8, lsr #17
    3068:	andeq	r6, r0, r6, lsr r8
    306c:	andeq	r6, r0, r0, lsl #17
    3070:	ldrdeq	r6, [r0], -r4
    3074:	andeq	r6, r0, sl, asr #15
    3078:	andeq	r6, r0, lr, lsl #8
    307c:	muleq	r0, r2, r7
    3080:	andcs	r9, r5, #3072	; 0xc00
    3084:	ldrbtmi	r4, [r9], #-2366	; 0xfffff6c2
    3088:			; <UNDEFINED> instruction: 0xf7fe681c
    308c:	blls	13e9c4 <putsgent@@Base+0x135ec4>
    3090:	movwls	r6, #18459	; 0x481b
    3094:			; <UNDEFINED> instruction: 0xf0039003
    3098:	ldrt	pc, [r8], -fp, lsr #31	; <UNPREDICTABLE>
    309c:			; <UNDEFINED> instruction: 0xffa8f003
    30a0:	tstcs	r1, r8, lsr sl
    30a4:			; <UNDEFINED> instruction: 0x4603447a
    30a8:			; <UNDEFINED> instruction: 0xf7fe2004
    30ac:			; <UNDEFINED> instruction: 0xf7ffefda
    30b0:	blls	f18d0 <putsgent@@Base+0xe8dd0>
    30b4:	ldmdbmi	r4!, {r0, r2, r9, sp}
    30b8:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    30bc:	mrc	7, 1, APSR_nzcv, cr2, cr14, {7}
    30c0:	ldmdavs	fp, {r2, r8, r9, fp, ip, pc}
    30c4:	andls	r9, r3, r4, lsl #6
    30c8:	svc	0x0056f7fe
    30cc:			; <UNDEFINED> instruction: 0xf7fe6800
    30d0:	ldmib	sp, {r1, r2, r4, r6, r7, r9, sl, fp, sp, lr, pc}^
    30d4:	tstcs	r1, r3, lsl #6
    30d8:	andls	pc, r0, sp, asr #17
    30dc:	strtmi	r9, [r0], -r1
    30e0:	svc	0x00a0f7fe
    30e4:			; <UNDEFINED> instruction: 0xf7fe2001
    30e8:	blls	fecf0 <putsgent@@Base+0xf61f0>
    30ec:	stmdbmi	r7!, {r0, r2, r9, sp}
    30f0:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    30f4:	mrc	7, 0, APSR_nzcv, cr6, cr14, {7}
    30f8:	ldmdavs	fp, {r2, r8, r9, fp, ip, pc}
    30fc:	andls	r9, r3, r4, lsl #6
    3100:			; <UNDEFINED> instruction: 0xff76f003
    3104:	ldmib	sp, {r0, r8, sp}^
    3108:	andls	r2, r0, r3, lsl #6
    310c:			; <UNDEFINED> instruction: 0xf7fe4620
    3110:	ldrtmi	lr, [r1], -sl, lsl #31
    3114:			; <UNDEFINED> instruction: 0xf7fe2006
    3118:	bicslt	lr, r0, sl, lsr #31
    311c:	mcr	7, 0, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    3120:	lslslt	r4, r4, #12
    3124:	andcs	r4, r6, sl, lsl r9
    3128:			; <UNDEFINED> instruction: 0xf7fe4479
    312c:			; <UNDEFINED> instruction: 0xf003efa0
    3130:	bmi	642eb4 <putsgent@@Base+0x63a3b4>
    3134:			; <UNDEFINED> instruction: 0x4603447a
    3138:	blt	178113c <putsgent@@Base+0x177863c>
    313c:	blx	fe0bf150 <putsgent@@Base+0xfe0b6650>
    3140:	tstcs	r1, r5, lsl sl
    3144:			; <UNDEFINED> instruction: 0x4603447a
    3148:			; <UNDEFINED> instruction: 0xf7fe2004
    314c:			; <UNDEFINED> instruction: 0xf7ffef8a
    3150:			; <UNDEFINED> instruction: 0xf003b9b6
    3154:	bmi	482e90 <putsgent@@Base+0x47a390>
    3158:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    315c:	andcs	r4, r4, r3, lsl #12
    3160:	svc	0x007ef7fe
    3164:	stmiblt	fp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3168:			; <UNDEFINED> instruction: 0xff42f003
    316c:	tstcs	r1, ip, lsl #20
    3170:			; <UNDEFINED> instruction: 0x4603447a
    3174:			; <UNDEFINED> instruction: 0xf7fe2003
    3178:			; <UNDEFINED> instruction: 0xf7ffef74
    317c:	svclt	0x0000b9a0
    3180:	andeq	r6, r0, r2, lsl #16
    3184:	andeq	r6, r0, r4, asr #11
    3188:	andeq	r6, r0, r8, lsl r7
    318c:	andeq	r6, r0, r4, ror #10
    3190:			; <UNDEFINED> instruction: 0x000061b0
    3194:	andeq	r6, r0, r4, lsr r5
    3198:	andeq	r6, r0, r4, lsr #10
    319c:	andeq	r6, r0, lr, lsl #10
    31a0:	andeq	r6, r0, r8, asr r5
    31a4:	bleq	3f2e8 <putsgent@@Base+0x367e8>
    31a8:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    31ac:	strbtmi	fp, [sl], -r2, lsl #24
    31b0:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    31b4:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    31b8:	ldrmi	sl, [sl], #776	; 0x308
    31bc:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    31c0:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    31c4:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    31c8:			; <UNDEFINED> instruction: 0xf85a4b06
    31cc:	stmdami	r6, {r0, r1, ip, sp}
    31d0:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    31d4:	mcr	7, 2, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    31d8:	svc	0x00d4f7fe
    31dc:			; <UNDEFINED> instruction: 0x00017bbc
    31e0:	andeq	r0, r0, ip, lsl r2
    31e4:	andeq	r0, r0, r4, asr #4
    31e8:	andeq	r0, r0, ip, asr #4
    31ec:	ldr	r3, [pc, #20]	; 3208 <tcgetattr@plt+0x100c>
    31f0:	ldr	r2, [pc, #20]	; 320c <tcgetattr@plt+0x1010>
    31f4:	add	r3, pc, r3
    31f8:	ldr	r2, [r3, r2]
    31fc:	cmp	r2, #0
    3200:	bxeq	lr
    3204:	b	1ea0 <__gmon_start__@plt>
    3208:	muleq	r1, ip, fp
    320c:	andeq	r0, r0, ip, lsr r2
    3210:	blmi	1d5230 <putsgent@@Base+0x1cc730>
    3214:	bmi	1d43fc <putsgent@@Base+0x1cb8fc>
    3218:	addmi	r4, r3, #2063597568	; 0x7b000000
    321c:	andle	r4, r3, sl, ror r4
    3220:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    3224:	ldrmi	fp, [r8, -r3, lsl #2]
    3228:	svclt	0x00004770
    322c:	ldrdeq	r8, [r1], -ip
    3230:	ldrdeq	r8, [r1], -r8	; <UNPREDICTABLE>
    3234:	andeq	r7, r1, r8, ror fp
    3238:	andeq	r0, r0, r4, lsr #4
    323c:	stmdbmi	r9, {r3, fp, lr}
    3240:	bmi	254428 <putsgent@@Base+0x24b928>
    3244:	bne	254430 <putsgent@@Base+0x24b930>
    3248:	svceq	0x00cb447a
    324c:			; <UNDEFINED> instruction: 0x01a1eb03
    3250:	andle	r1, r3, r9, asr #32
    3254:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    3258:	ldrmi	fp, [r8, -r3, lsl #2]
    325c:	svclt	0x00004770
    3260:			; <UNDEFINED> instruction: 0x000189b0
    3264:	andeq	r8, r1, ip, lsr #19
    3268:	andeq	r7, r1, ip, asr #22
    326c:	andeq	r0, r0, r4, asr r2
    3270:	blmi	2b0698 <putsgent@@Base+0x2a7b98>
    3274:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    3278:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    327c:	blmi	271830 <putsgent@@Base+0x268d30>
    3280:	ldrdlt	r5, [r3, -r3]!
    3284:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    3288:			; <UNDEFINED> instruction: 0xf7fe6818
    328c:			; <UNDEFINED> instruction: 0xf7ffecd2
    3290:	blmi	1c3194 <putsgent@@Base+0x1ba694>
    3294:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    3298:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    329c:	andeq	r8, r1, sl, ror r9
    32a0:	andeq	r7, r1, ip, lsl fp
    32a4:	andeq	r0, r0, r0, lsr #4
    32a8:	andeq	r7, r1, sl, ror sp
    32ac:	andeq	r8, r1, sl, asr r9
    32b0:	svclt	0x0000e7c4
    32b4:			; <UNDEFINED> instruction: 0x4605b570
    32b8:	ldrbtmi	r4, [lr], #-3638	; 0xfffff1ca
    32bc:	rsble	r2, r4, r0, lsl #16
    32c0:	ldmpl	r3!, {r0, r2, r4, r5, r8, r9, fp, lr}^
    32c4:	ldmdbmi	r5!, {r2, r3, r4, fp, sp, lr}
    32c8:	andcs	r2, r0, r5, lsl #4
    32cc:			; <UNDEFINED> instruction: 0xf7fe4479
    32d0:	blmi	cfe780 <putsgent@@Base+0xcf5c80>
    32d4:	ldmpl	r3!, {r0, r8, sp}^
    32d8:			; <UNDEFINED> instruction: 0x4602681b
    32dc:			; <UNDEFINED> instruction: 0xf7fe4620
    32e0:	ldmdbmi	r0!, {r1, r5, r7, r9, sl, fp, sp, lr, pc}
    32e4:	andcs	r2, r0, r5, lsl #4
    32e8:			; <UNDEFINED> instruction: 0xf7fe4479
    32ec:			; <UNDEFINED> instruction: 0x4621ed1c
    32f0:	svc	0x003cf7fe
    32f4:	andcs	r4, r5, #44, 18	; 0xb0000
    32f8:	ldrbtmi	r2, [r9], #-0
    32fc:	ldc	7, cr15, [r2, #-1016]	; 0xfffffc08
    3300:			; <UNDEFINED> instruction: 0xf7fe4621
    3304:	stmdbmi	r9!, {r2, r4, r5, r8, r9, sl, fp, sp, lr, pc}
    3308:	andcs	r2, r0, r5, lsl #4
    330c:			; <UNDEFINED> instruction: 0xf7fe4479
    3310:	strtmi	lr, [r1], -sl, lsl #26
    3314:	svc	0x002af7fe
    3318:	andcs	r4, r5, #606208	; 0x94000
    331c:	ldrbtmi	r2, [r9], #-0
    3320:	stc	7, cr15, [r0, #-1016]	; 0xfffffc08
    3324:			; <UNDEFINED> instruction: 0xf7fe4621
    3328:	stmdbmi	r2!, {r1, r5, r8, r9, sl, fp, sp, lr, pc}
    332c:	andcs	r2, r0, r5, lsl #4
    3330:			; <UNDEFINED> instruction: 0xf7fe4479
    3334:			; <UNDEFINED> instruction: 0x4621ecf8
    3338:	svc	0x0018f7fe
    333c:	andcs	r4, r5, #491520	; 0x78000
    3340:	ldrbtmi	r2, [r9], #-0
    3344:	stcl	7, cr15, [lr], #1016	; 0x3f8
    3348:			; <UNDEFINED> instruction: 0xf7fe4621
    334c:	ldmdbmi	fp, {r4, r8, r9, sl, fp, sp, lr, pc}
    3350:	andcs	r2, r0, r5, lsl #4
    3354:			; <UNDEFINED> instruction: 0xf7fe4479
    3358:	strtmi	lr, [r1], -r6, ror #25
    335c:	svc	0x0006f7fe
    3360:	andcs	r4, r5, #376832	; 0x5c000
    3364:	ldrbtmi	r2, [r9], #-0
    3368:	ldcl	7, cr15, [ip], {254}	; 0xfe
    336c:			; <UNDEFINED> instruction: 0xf7fe4621
    3370:	ldmdbmi	r4, {r1, r2, r3, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    3374:	andcs	r2, r0, r5, lsl #4
    3378:			; <UNDEFINED> instruction: 0xf7fe4479
    337c:			; <UNDEFINED> instruction: 0x4621ecd4
    3380:	mrc	7, 7, APSR_nzcv, cr4, cr14, {7}
    3384:			; <UNDEFINED> instruction: 0xf7fe4628
    3388:	blmi	3fea50 <putsgent@@Base+0x3f5f50>
    338c:	ldmdavs	ip, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    3390:	svclt	0x0000e799
    3394:	ldrdeq	r7, [r1], -sl
    3398:	andeq	r0, r0, r8, lsr r2
    339c:	andeq	r5, r0, ip, asr sp
    33a0:	andeq	r0, r0, r4, lsr r2
    33a4:	andeq	r5, r0, r4, ror #26
    33a8:	andeq	r5, r0, r6, lsl #27
    33ac:	andeq	r5, r0, ip, lsr #27
    33b0:	ldrdeq	r5, [r0], -lr
    33b4:	andeq	r5, r0, r8, lsl #28
    33b8:	andeq	r5, r0, r6, lsr lr
    33bc:	andeq	r5, r0, r0, ror lr
    33c0:	andeq	r5, r0, r2, lsr #29
    33c4:	strdeq	r5, [r0], -ip
    33c8:	andeq	r0, r0, r8, asr #4
    33cc:	svcmi	0x00f0e92d
    33d0:			; <UNDEFINED> instruction: 0xf002b083
    33d4:	svcmi	0x0029fad3
    33d8:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    33dc:			; <UNDEFINED> instruction: 0x4606447f
    33e0:			; <UNDEFINED> instruction: 0xf8dfb388
    33e4:	pkhbtmi	r9, r2, ip, lsl #1
    33e8:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    33ec:	ldrbtmi	r2, [r9], #1280	; 0x500
    33f0:	mulcc	r0, sl, r8
    33f4:	ldrbmi	r2, [r0], -ip, lsr #2
    33f8:			; <UNDEFINED> instruction: 0xf7feb32b
    33fc:	strmi	lr, [r4], -lr, lsl #27
    3400:	mvnlt	r4, r0, asr r6
    3404:	blpl	8141c <putsgent@@Base+0x7891c>
    3408:	bl	ffbc1408 <putsgent@@Base+0xffbb8908>
    340c:	strtmi	fp, [r2], r8, lsl #2
    3410:			; <UNDEFINED> instruction: 0xf8dfe7ee
    3414:	andcs	ip, r5, #112	; 0x70
    3418:	strmi	r4, [r0], r9, asr #12
    341c:	andcc	pc, ip, r7, asr r8	; <UNPREDICTABLE>
    3420:	ldrdlt	pc, [r0], -r3
    3424:	ldcl	7, cr15, [lr], #-1016	; 0xfffffc08
    3428:	tstcs	r1, r7, lsl fp
    342c:			; <UNDEFINED> instruction: 0xf8cd58fb
    3430:	strtmi	sl, [r2], r0
    3434:			; <UNDEFINED> instruction: 0x4602681b
    3438:			; <UNDEFINED> instruction: 0xf7fe4658
    343c:			; <UNDEFINED> instruction: 0xe7d7edf4
    3440:	bl	ff4c1440 <putsgent@@Base+0xff4b8940>
    3444:			; <UNDEFINED> instruction: 0x4630b130
    3448:	ldc	7, cr15, [r0], #-1016	; 0xfffffc08
    344c:	andlt	r4, r3, r0, asr #12
    3450:	svchi	0x00f0e8bd
    3454:	andcs	r4, r5, #2816	; 0xb00
    3458:	strmi	r4, [r0], ip, lsl #18
    345c:	ldrbtmi	r5, [r9], #-2363	; 0xfffff6c5
    3460:			; <UNDEFINED> instruction: 0xf7fe681c
    3464:	blmi	23e5ec <putsgent@@Base+0x235aec>
    3468:	ldmpl	fp!, {r0, r8, sp}^
    346c:	andge	pc, r0, sp, asr #17
    3470:			; <UNDEFINED> instruction: 0x4602681b
    3474:			; <UNDEFINED> instruction: 0xf7fe4620
    3478:	ubfx	lr, r6, #27, #5
    347c:			; <UNDEFINED> instruction: 0x000179b8
    3480:	andeq	r5, r0, sl, asr #29
    3484:	andeq	r0, r0, r8, lsr r2
    3488:	andeq	r0, r0, r4, lsr r2
    348c:	andeq	r5, r0, sl, asr lr
    3490:	ldrbmi	lr, [r0, sp, lsr #18]!
    3494:	cfstr32vs	mvfx15, [r4, #692]	; 0x2b4
    3498:	ldrbtmi	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    349c:			; <UNDEFINED> instruction: 0xf8df4605
    34a0:	ldrbtmi	r2, [ip], #-1144	; 0xfffffb88
    34a4:	ldrbtcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    34a8:			; <UNDEFINED> instruction: 0xf8df447a
    34ac:	bvc	85c684 <putsgent@@Base+0x853b84>
    34b0:	ldrbtmi	r5, [lr], #-2259	; 0xfffff72d
    34b4:			; <UNDEFINED> instruction: 0x8700e9d4
    34b8:			; <UNDEFINED> instruction: 0xf8cd681b
    34bc:			; <UNDEFINED> instruction: 0xf04f341c
    34c0:	stmdbcs	r0, {r8, r9}
    34c4:	addshi	pc, r3, r0, asr #32
    34c8:	blcs	2255c <putsgent@@Base+0x19a5c>
    34cc:	stfvcp	f5, [r1], #-396	; 0xfffffe74
    34d0:			; <UNDEFINED> instruction: 0xf0402900
    34d4:	stfvcd	f0, [r3], #356	; 0x164
    34d8:			; <UNDEFINED> instruction: 0xf0402b00
    34dc:	stfvcp	f0, [r2], #620	; 0x26c
    34e0:			; <UNDEFINED> instruction: 0xf0402a00
    34e4:	stcvc	0, cr8, [r1, #-1000]!	; 0xfffffc18
    34e8:			; <UNDEFINED> instruction: 0xf0002900
    34ec:			; <UNDEFINED> instruction: 0xf8df81e4
    34f0:			; <UNDEFINED> instruction: 0xf10d3434
    34f4:	ldmpl	r4!, {r2, r3, r4, r8, fp}^
    34f8:	andcs	r2, r6, r0, lsl #2
    34fc:	ldc	7, cr15, [r6, #1016]!	; 0x3f8
    3500:	strtcc	pc, [r4], #-2271	; 0xfffff721
    3504:			; <UNDEFINED> instruction: 0xf8d3447b
    3508:	stmdacs	r0, {r2, r3, r4, sp, pc}
    350c:			; <UNDEFINED> instruction: 0x81b1f000
    3510:	ldc	7, cr15, [r4], {254}	; 0xfe
    3514:	stmdacs	r0, {r1, r2, r9, sl, lr}
    3518:			; <UNDEFINED> instruction: 0x81abf000
    351c:	strne	pc, [ip], #-2271	; 0xfffff721
    3520:	ldrbtmi	r2, [r9], #-6
    3524:	stc	7, cr15, [r2, #1016]!	; 0x3f8
    3528:	strcs	pc, [r4], #-2271	; 0xfffff721
    352c:	tstcs	r1, r3, asr #12
    3530:	andcs	r4, r3, sl, ror r4
    3534:	strge	lr, [r1, #-2509]	; 0xfffff633
    3538:			; <UNDEFINED> instruction: 0xf7fe9700
    353c:			; <UNDEFINED> instruction: 0x4631ed92
    3540:			; <UNDEFINED> instruction: 0xf7fe2006
    3544:			; <UNDEFINED> instruction: 0x4630ed94
    3548:	bl	fec41548 <putsgent@@Base+0xfec38a48>
    354c:			; <UNDEFINED> instruction: 0xf44f4ff9
    3550:			; <UNDEFINED> instruction: 0xf8df6380
    3554:	andcs	ip, r1, #228, 6	; 0x90000003
    3558:	strls	r4, [r4, #-1151]	; 0xfffffb81
    355c:	vqshl.s8	q10, q14, q8
    3560:	ldmdavs	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, ip, sp}^
    3564:			; <UNDEFINED> instruction: 0xf8cd69fe
    3568:	ldmdavs	sp!, {lr, pc}
    356c:	streq	lr, [r2], -sp, asr #19
    3570:	strls	r4, [r1, #-1608]	; 0xfffff9b8
    3574:	mcr	7, 1, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    3578:	ldmdavs	fp!, {r0, r5, fp, sp, lr}^
    357c:			; <UNDEFINED> instruction: 0xf04f2400
    3580:	strls	r3, [r1], #-255	; 0xffffff01
    3584:	strbmi	r9, [sl], -r0
    3588:	submi	pc, sp, r0, asr #4
    358c:	mvnsmi	pc, #8978432	; 0x890000
    3590:	stc2l	0, cr15, [ip]
    3594:	andcs	lr, r6, fp, ror r0
    3598:	stcl	7, cr15, [r8, #-1016]!	; 0xfffffc08
    359c:	ldrdls	pc, [ip], -r4
    35a0:			; <UNDEFINED> instruction: 0xf0002800
    35a4:			; <UNDEFINED> instruction: 0xf7fe808e
    35a8:	strmi	lr, [r4], -sl, asr #23
    35ac:			; <UNDEFINED> instruction: 0xf0002800
    35b0:	stmibmi	r2!, {r3, r7, pc}^
    35b4:	ldrbtmi	r2, [r9], #-6
    35b8:	ldcl	7, cr15, [r8, #-1016]	; 0xfffffc08
    35bc:	strbmi	r4, [r3], -r0, ror #21
    35c0:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    35c4:	stmib	sp, {r0, r1, sp}^
    35c8:			; <UNDEFINED> instruction: 0xf8cd7501
    35cc:			; <UNDEFINED> instruction: 0xf7fe9000
    35d0:	strtmi	lr, [r1], -r8, asr #26
    35d4:			; <UNDEFINED> instruction: 0xf7fe2006
    35d8:	strtmi	lr, [r0], -sl, asr #26
    35dc:	bl	19c15dc <putsgent@@Base+0x19b8adc>
    35e0:	msrhi	SPSR_, #14614528	; 0xdf0000
    35e4:	msrgt	SPSR_, #14614528	; 0xdf0000
    35e8:	ldrbtmi	r4, [ip], #1272	; 0x4f8
    35ec:	tstcs	r0, r9, lsr #32
    35f0:			; <UNDEFINED> instruction: 0xf7fe2006
    35f4:			; <UNDEFINED> instruction: 0xf8d4ed3c
    35f8:	stmdacs	r0, {r2, r3, ip, pc}
    35fc:			; <UNDEFINED> instruction: 0xf7fed055
    3600:			; <UNDEFINED> instruction: 0x4604eb9e
    3604:	subsle	r2, r0, r0, lsl #16
    3608:	ldrdcs	r4, [r6], -r0
    360c:			; <UNDEFINED> instruction: 0xf7fe4479
    3610:	bmi	ff3fead0 <putsgent@@Base+0xff3f5fd0>
    3614:	tstcs	r1, r3, asr #12
    3618:	andcs	r4, r3, sl, ror r4
    361c:	strvc	lr, [r1, #-2509]	; 0xfffff633
    3620:	andls	pc, r0, sp, asr #17
    3624:	ldc	7, cr15, [ip, #-1016]	; 0xfffffc08
    3628:	andcs	r4, r6, r1, lsr #12
    362c:	ldc	7, cr15, [lr, #-1016]	; 0xfffffc08
    3630:			; <UNDEFINED> instruction: 0xf7fe4620
    3634:			; <UNDEFINED> instruction: 0xf8dfeb3c
    3638:			; <UNDEFINED> instruction: 0xf8df831c
    363c:	ldrbtmi	ip, [r8], #796	; 0x31c
    3640:	strls	r4, [r4, #-1276]	; 0xfffffb04
    3644:			; <UNDEFINED> instruction: 0xf8d8ac07
    3648:	vst4.8	{d17-d20}, [pc], ip
    364c:			; <UNDEFINED> instruction: 0xf8d86380
    3650:	strtmi	r7, [r0], -r4
    3654:	andgt	pc, r0, sp, asr #17
    3658:			; <UNDEFINED> instruction: 0xf8d82201
    365c:	stmib	sp, {ip, lr}^
    3660:	vabd.s8	d17, d0, d2
    3664:	strls	r3, [r1, #-511]	; 0xfffffe01
    3668:	ldc	7, cr15, [r0, #1016]!	; 0x3f8
    366c:	andcs	r4, r0, sp, lsr #19
    3670:	mvnseq	pc, #132, 16	; 0x840000
    3674:	ldrdcc	pc, [r4], -r8
    3678:	ldmdapl	r1!, {r1, r5, r9, sl, lr}^
    367c:	ldrbtcc	pc, [pc], #79	; 3684 <tcgetattr@plt+0x1488>	; <UNPREDICTABLE>
    3680:	vhadd.s8	d25, d0, d1
    3684:	strls	r4, [r0], #-77	; 0xffffffb3
    3688:			; <UNDEFINED> instruction: 0xf0006809
    368c:	bmi	fed02bd0 <putsgent@@Base+0xfecfa0d0>
    3690:	ldrbtmi	r4, [sl], #-2978	; 0xfffff45e
    3694:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3698:	ldrcc	pc, [ip], #-2269	; 0xfffff723
    369c:			; <UNDEFINED> instruction: 0xf040405a
    36a0:			; <UNDEFINED> instruction: 0xf50d8137
    36a4:	pop	{r2, r7, r8, sl, fp, sp, lr}
    36a8:	bmi	feb65670 <putsgent@@Base+0xfeb5cb70>
    36ac:	tstcs	r1, r3, asr #12
    36b0:	ldrbtmi	r2, [sl], #-3
    36b4:	strls	r9, [r1, -r2, lsl #10]
    36b8:	andls	pc, r0, sp, asr #17
    36bc:	ldcl	7, cr15, [r0], {254}	; 0xfe
    36c0:	bmi	fea3d5ac <putsgent@@Base+0xfea34aac>
    36c4:	tstcs	r1, r3, asr #12
    36c8:	ldrbtmi	r2, [sl], #-3
    36cc:	strls	r9, [r1, -r2, lsl #10]
    36d0:	andls	pc, r0, sp, asr #17
    36d4:	stcl	7, cr15, [r4], {254}	; 0xfe
    36d8:	ldrmi	lr, [r9], -r2, lsl #15
    36dc:			; <UNDEFINED> instruction: 0xf7fe2006
    36e0:			; <UNDEFINED> instruction: 0xf8d4ecc6
    36e4:	stmdacs	r0, {r3, r4, ip, pc}
    36e8:	sbchi	pc, pc, r0
    36ec:	bl	9c16ec <putsgent@@Base+0x9b8bec>
    36f0:	stmdacs	r0, {r2, r9, sl, lr}
    36f4:	sbchi	pc, r9, r0
    36f8:	mulcs	r6, fp, r9
    36fc:			; <UNDEFINED> instruction: 0xf7fe4479
    3700:	bmi	fe6be9e0 <putsgent@@Base+0xfe6b5ee0>
    3704:	tstcs	r1, r3, asr #12
    3708:	andcs	r4, r3, sl, ror r4
    370c:	strls	lr, [r1, #-2509]	; 0xfffff633
    3710:			; <UNDEFINED> instruction: 0xf7fe9700
    3714:	strtmi	lr, [r1], -r6, lsr #25
    3718:			; <UNDEFINED> instruction: 0xf7fe2006
    371c:	strtmi	lr, [r0], -r8, lsr #25
    3720:	b	ff141720 <putsgent@@Base+0xff138c20>
    3724:	subge	pc, r8, #14614528	; 0xdf0000
    3728:	ldmdbeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    372c:			; <UNDEFINED> instruction: 0xf44f4c91
    3730:	ldrbtmi	r6, [sl], #896	; 0x380
    3734:	ldrbtmi	r9, [ip], #-1284	; 0xfffffafc
    3738:			; <UNDEFINED> instruction: 0xf8da2201
    373c:	strbmi	r1, [r8], -r4
    3740:			; <UNDEFINED> instruction: 0x7018f8da
    3744:			; <UNDEFINED> instruction: 0xf8da9400
    3748:	stmib	sp, {lr}^
    374c:	vabd.s8	d17, d0, d2
    3750:	strls	r3, [r1], #-511	; 0xfffffe01
    3754:	ldc	7, cr15, [sl, #-1016]!	; 0xfffffc08
    3758:	andcs	r4, r0, r2, ror r9
    375c:	mvnseq	pc, #8978432	; 0x890000
    3760:	ldrdcc	pc, [r4], -sl
    3764:	ldmdapl	r4!, {r1, r3, r6, r9, sl, lr}^
    3768:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    376c:	andls	r6, r1, r1, lsr #16
    3770:	submi	pc, sp, r0, asr #4
    3774:			; <UNDEFINED> instruction: 0xf0009600
    3778:			; <UNDEFINED> instruction: 0xf89afcd9
    377c:	blcs	f7d4 <putsgent@@Base+0x6cd4>
    3780:	ldmib	sl, {r0, r2, r7, ip, lr, pc}^
    3784:	ldrt	r8, [r7], r0, lsl #14
    3788:	andcs	r4, r6, r9, lsl r6
    378c:	stcl	7, cr15, [lr], #-1016	; 0xfffffc08
    3790:	rsble	r2, r4, r0, lsl #16
    3794:	b	ff4c1794 <putsgent@@Base+0xff4b8c94>
    3798:	stmdacs	r0, {r2, r9, sl, lr}
    379c:	ldmdbmi	r6!, {r0, r1, r2, r3, r4, r6, ip, lr, pc}^
    37a0:	ldrbtmi	r2, [r9], #-6
    37a4:	stcl	7, cr15, [r2], #-1016	; 0xfffffc08
    37a8:			; <UNDEFINED> instruction: 0x46434a74
    37ac:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    37b0:	stmib	sp, {r0, r1, sp}^
    37b4:			; <UNDEFINED> instruction: 0xf7fe7500
    37b8:			; <UNDEFINED> instruction: 0x4621ec54
    37bc:			; <UNDEFINED> instruction: 0xf7fe2006
    37c0:			; <UNDEFINED> instruction: 0x4620ec56
    37c4:	b	1cc17c4 <putsgent@@Base+0x1cb8cc4>
    37c8:			; <UNDEFINED> instruction: 0xf8df4f6d
    37cc:	ldrbtmi	ip, [pc], #-440	; 37d4 <tcgetattr@plt+0x15d8>
    37d0:	strls	r4, [r3, #-1276]	; 0xfffffb04
    37d4:	ldmdavs	r9!, {r0, r1, r2, sl, fp, sp, pc}^
    37d8:	orrvs	pc, r0, #1325400064	; 0x4f000000
    37dc:			; <UNDEFINED> instruction: 0x4620683d
    37e0:			; <UNDEFINED> instruction: 0xf8cd2201
    37e4:	mrsls	ip, (UNDEF: 2)
    37e8:	mvnscc	pc, r0, asr #4
    37ec:			; <UNDEFINED> instruction: 0xf7fe9501
    37f0:	stmdbmi	ip, {r1, r2, r3, r5, r6, r7, sl, fp, sp, lr, pc}^
    37f4:			; <UNDEFINED> instruction: 0xf8842000
    37f8:	ldmdavs	fp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9}^
    37fc:	ldmdapl	r1!, {r1, r5, r9, sl, lr}^
    3800:	ldrbtcc	pc, [pc], #79	; 3808 <tcgetattr@plt+0x160c>	; <UNPREDICTABLE>
    3804:	vhadd.s8	d25, d0, d1
    3808:	strls	r4, [r0], #-84	; 0xffffffac
    380c:			; <UNDEFINED> instruction: 0xf0006809
    3810:	ldr	pc, [ip, -sp, lsl #25]!
    3814:			; <UNDEFINED> instruction: 0xf7fe2006
    3818:	stmdacs	r0, {r1, r3, r5, sl, fp, sp, lr, pc}
    381c:			; <UNDEFINED> instruction: 0xf7fed041
    3820:	strmi	lr, [r4], -lr, lsl #21
    3824:	eorsle	r2, ip, r0, lsl #16
    3828:	andcs	r4, r6, r7, asr r9
    382c:			; <UNDEFINED> instruction: 0xf7fe4479
    3830:	bmi	15be8b0 <putsgent@@Base+0x15b5db0>
    3834:	tstcs	r1, r3, asr #12
    3838:	andcs	r4, r3, sl, ror r4
    383c:	strvc	lr, [r0, #-2509]	; 0xfffff633
    3840:	stc	7, cr15, [lr], {254}	; 0xfe
    3844:	andcs	r4, r6, r1, lsr #12
    3848:	ldc	7, cr15, [r0], {254}	; 0xfe
    384c:			; <UNDEFINED> instruction: 0xf7fe4620
    3850:	svcmi	0x004fea2e
    3854:	teqgt	ip, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
    3858:	ldrbtmi	r4, [ip], #1151	; 0x47f
    385c:	bmi	13bd748 <putsgent@@Base+0x13b4c48>
    3860:	tstcs	r1, r3, asr #12
    3864:	ldrbtmi	r2, [sl], #-3
    3868:	strls	r9, [r0, -r1, lsl #10]
    386c:	bl	ffe4186c <putsgent@@Base+0xffe38d6c>
    3870:	bmi	12bd720 <putsgent@@Base+0x12b4c20>
    3874:	tstcs	r1, r3, asr #12
    3878:	ldrbtmi	r2, [sl], #-3
    387c:			; <UNDEFINED> instruction: 0xf8cd9502
    3880:	strls	sl, [r0, -r4]
    3884:	bl	ffb41884 <putsgent@@Base+0xffb38d84>
    3888:	bmi	117d210 <putsgent@@Base+0x1174710>
    388c:	tstcs	r1, r3, asr #12
    3890:	ldrbtmi	r2, [sl], #-3
    3894:			; <UNDEFINED> instruction: 0xf8cd9502
    3898:	strls	r9, [r0, -r4]
    389c:	bl	ff84189c <putsgent@@Base+0xff838d9c>
    38a0:	bmi	103d5a8 <putsgent@@Base+0x1034aa8>
    38a4:	tstcs	r1, r3, asr #12
    38a8:	ldrbtmi	r2, [sl], #-3
    38ac:	strls	r9, [r0, -r1, lsl #10]
    38b0:	bl	ff5c18b0 <putsgent@@Base+0xff5b8db0>
    38b4:	andcs	lr, r6, sp, asr #15
    38b8:	bl	ff6418b8 <putsgent@@Base+0xff638db8>
    38bc:			; <UNDEFINED> instruction: 0xf7feb1f0
    38c0:			; <UNDEFINED> instruction: 0x4604ea3e
    38c4:	ldmdbmi	r8!, {r4, r6, r7, r8, ip, sp, pc}
    38c8:	ldrbtmi	r2, [r9], #-6
    38cc:	bl	ff3c18cc <putsgent@@Base+0xff3b8dcc>
    38d0:			; <UNDEFINED> instruction: 0x46434a36
    38d4:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    38d8:	stmib	sp, {r0, r1, sp}^
    38dc:			; <UNDEFINED> instruction: 0xf7fe7500
    38e0:	strtmi	lr, [r1], -r0, asr #23
    38e4:			; <UNDEFINED> instruction: 0xf7fe2006
    38e8:	strtmi	lr, [r0], -r2, asr #23
    38ec:	ldmib	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    38f0:			; <UNDEFINED> instruction: 0xf8df4f2f
    38f4:	ldrbtmi	ip, [pc], #-192	; 38fc <tcgetattr@plt+0x1700>
    38f8:			; <UNDEFINED> instruction: 0xe76a44fc
    38fc:	strbmi	r4, [r3], -lr, lsr #20
    3900:	andcs	r2, r3, r1, lsl #2
    3904:	strls	r4, [r1, #-1146]	; 0xfffffb86
    3908:			; <UNDEFINED> instruction: 0xf7fe9700
    390c:	strb	lr, [pc, sl, lsr #23]!
    3910:	b	6c1910 <putsgent@@Base+0x6b8e10>
    3914:	andeq	r8, r1, r2, asr r7
    3918:	andeq	r7, r1, ip, ror #17
    391c:	andeq	r0, r0, r8, lsr #4
    3920:	andeq	r7, r1, r2, ror #17
    3924:	andeq	r0, r0, r4, lsr r2
    3928:	strdeq	r8, [r1], -r0
    392c:			; <UNDEFINED> instruction: 0x00005db6
    3930:	muleq	r0, r0, lr
    3934:	muleq	r1, ip, r6
    3938:	andeq	r5, r0, r4, ror #28
    393c:	andeq	r5, r0, r2, lsr #26
    3940:	andeq	r5, r0, r2, asr #26
    3944:	andeq	r8, r1, ip, lsl #12
    3948:	andeq	r5, r0, sl, lsl sp
    394c:	andeq	r5, r0, ip, asr #25
    3950:	andeq	r5, r0, r4, asr #25
    3954:			; <UNDEFINED> instruction: 0x000185b6
    3958:	muleq	r0, ip, ip
    395c:	andeq	r7, r1, r2, lsl #14
    3960:	andeq	r5, r0, sl, lsr #24
    3964:	andeq	r5, r0, sl, lsr ip
    3968:	ldrdeq	r5, [r0], -ip
    396c:	andeq	r5, r0, r0, lsl #25
    3970:	andeq	r8, r1, r2, asr #9
    3974:	andeq	r5, r0, r2, asr ip
    3978:	andeq	r5, r0, r6, lsr fp
    397c:	andeq	r5, r0, r2, lsl #23
    3980:	andeq	r8, r1, r6, lsr #8
    3984:	andeq	r5, r0, r0, ror #22
    3988:	andeq	r5, r0, ip, lsr #21
    398c:	andeq	r5, r0, r4, lsr #22
    3990:	muleq	r1, ip, r3
    3994:	andeq	r5, r0, r2, lsl #22
    3998:	andeq	r5, r0, sl, asr #21
    399c:	andeq	r5, r0, r6, asr #22
    39a0:	strdeq	r5, [r0], -r6
    39a4:			; <UNDEFINED> instruction: 0x00005ab2
    39a8:	andeq	r5, r0, lr, lsl #20
    39ac:	andeq	r5, r0, lr, lsl fp
    39b0:	strdeq	r8, [r1], -lr
    39b4:	strdeq	r5, [r0], -ip
    39b8:	strdeq	r5, [r0], -r0
    39bc:	andcs	r4, r5, #3328	; 0xd00
    39c0:	ldrbtmi	fp, [ip], #-1288	; 0xfffffaf8
    39c4:	andcs	r4, r0, ip, lsl #22
    39c8:	stmiapl	r3!, {r2, r3, r8, fp, lr}^
    39cc:	ldmdavs	sp, {r0, r3, r4, r5, r6, sl, lr}
    39d0:	stmib	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    39d4:	tstcs	r1, sl, lsl #22
    39d8:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    39dc:	strtmi	r4, [r8], -r2, lsl #12
    39e0:	bl	8419e0 <putsgent@@Base+0x838ee0>
    39e4:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
    39e8:	ldc2l	7, cr15, [r2, #-1020]	; 0xfffffc04
    39ec:			; <UNDEFINED> instruction: 0xf7fe2001
    39f0:	svclt	0x0000ea7c
    39f4:	ldrdeq	r7, [r1], -r2
    39f8:	andeq	r0, r0, r8, lsr r2
    39fc:	andeq	r5, r0, r4, asr sl
    3a00:	andeq	r0, r0, r4, lsr r2
    3a04:	andeq	r5, r0, r2, asr sl
    3a08:	blmi	61626c <putsgent@@Base+0x60d76c>
    3a0c:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
    3a10:	cfstr32vs	mvfx15, [r2, #692]	; 0x2b4
    3a14:	stcge	8, cr5, [r3], {211}	; 0xd3
    3a18:			; <UNDEFINED> instruction: 0xf8cd681b
    3a1c:			; <UNDEFINED> instruction: 0xf04f340c
    3a20:			; <UNDEFINED> instruction: 0xf0020300
    3a24:	ldmdbmi	r2, {r0, r1, r2, r3, r9, sl, fp, ip, sp, lr, pc}
    3a28:	vst1.8	{d18-d21}, [pc], r1
    3a2c:	ldrbtmi	r6, [r9], #-896	; 0xfffffc80
    3a30:	vrhadd.s8	d25, d0, d0
    3a34:	strdls	r3, [r1], -pc	; <UNPREDICTABLE>
    3a38:			; <UNDEFINED> instruction: 0xf7fe4620
    3a3c:	strtmi	lr, [r0], -r8, asr #23
    3a40:			; <UNDEFINED> instruction: 0xf8842300
    3a44:			; <UNDEFINED> instruction: 0xf7ff33ff
    3a48:	bmi	2c2edc <putsgent@@Base+0x2ba3dc>
    3a4c:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    3a50:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3a54:	strcc	pc, [ip], #-2269	; 0xfffff723
    3a58:	qaddle	r4, sl, r2
    3a5c:	cfstr32vs	mvfx15, [r2, #52]	; 0x34
    3a60:			; <UNDEFINED> instruction: 0xf7febd10
    3a64:	svclt	0x0000e972
    3a68:	andeq	r7, r1, r8, lsl #7
    3a6c:	andeq	r0, r0, r8, lsr #4
    3a70:	andeq	r5, r0, lr, lsl sl
    3a74:	andeq	r7, r1, r6, asr #6
    3a78:	blmi	6162dc <putsgent@@Base+0x60d7dc>
    3a7c:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
    3a80:	cfstr32vs	mvfx15, [r2, #692]	; 0x2b4
    3a84:	stcge	8, cr5, [r3], {211}	; 0xd3
    3a88:			; <UNDEFINED> instruction: 0xf8cd681b
    3a8c:			; <UNDEFINED> instruction: 0xf04f340c
    3a90:			; <UNDEFINED> instruction: 0xf0030300
    3a94:	ldmdbmi	r2, {r0, r2, r3, r5, r7, r9, fp, ip, sp, lr, pc}
    3a98:	vst1.8	{d18-d21}, [pc], r1
    3a9c:	ldrbtmi	r6, [r9], #-896	; 0xfffffc80
    3aa0:	vrhadd.s8	d25, d0, d0
    3aa4:	strdls	r3, [r1], -pc	; <UNPREDICTABLE>
    3aa8:			; <UNDEFINED> instruction: 0xf7fe4620
    3aac:			; <UNDEFINED> instruction: 0x4620eb90
    3ab0:			; <UNDEFINED> instruction: 0xf8842300
    3ab4:			; <UNDEFINED> instruction: 0xf7ff33ff
    3ab8:	bmi	2c2e6c <putsgent@@Base+0x2ba36c>
    3abc:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    3ac0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3ac4:	strcc	pc, [ip], #-2269	; 0xfffff723
    3ac8:	qaddle	r4, sl, r2
    3acc:	cfstr32vs	mvfx15, [r2, #52]	; 0x34
    3ad0:			; <UNDEFINED> instruction: 0xf7febd10
    3ad4:	svclt	0x0000e93a
    3ad8:	andeq	r7, r1, r8, lsl r3
    3adc:	andeq	r0, r0, r8, lsr #4
    3ae0:	andeq	r5, r0, lr, lsr #19
    3ae4:	ldrdeq	r7, [r1], -r6
    3ae8:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    3aec:	svclt	0x0000e4d0
    3af0:	muleq	r0, sl, sp
    3af4:	ldrbmi	lr, [r0, sp, lsr #18]!
    3af8:	cfstr32vs	mvfx15, [r4, #692]	; 0x2b4
    3afc:	ldrbtmi	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    3b00:			; <UNDEFINED> instruction: 0xf8df4605
    3b04:	ldrbtmi	r2, [ip], #-1148	; 0xfffffb84
    3b08:	ldrbtcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    3b0c:			; <UNDEFINED> instruction: 0xf8df447a
    3b10:	bvc	85ccf8 <putsgent@@Base+0x8541f8>
    3b14:	ldrbtmi	r5, [lr], #-2259	; 0xfffff72d
    3b18:	stmdavc	r0, {r2, r4, r6, r7, r8, fp, sp, lr, pc}
    3b1c:			; <UNDEFINED> instruction: 0xf8cd681b
    3b20:			; <UNDEFINED> instruction: 0xf04f341c
    3b24:	stmdbcs	r0, {r8, r9}
    3b28:	addshi	pc, r3, r0, asr #32
    3b2c:	blcs	22bc0 <putsgent@@Base+0x1a0c0>
    3b30:	stfvcp	f5, [r1], #-400	; 0xfffffe70
    3b34:			; <UNDEFINED> instruction: 0xf0402900
    3b38:	stfvcd	f0, [r3], #360	; 0x168
    3b3c:			; <UNDEFINED> instruction: 0xf0402b00
    3b40:	stfvcp	f0, [r2], #628	; 0x274
    3b44:			; <UNDEFINED> instruction: 0xf0402a00
    3b48:	stcvc	0, cr8, [r1, #-1000]!	; 0xfffffc18
    3b4c:			; <UNDEFINED> instruction: 0xf0002900
    3b50:			; <UNDEFINED> instruction: 0xf8df81e6
    3b54:			; <UNDEFINED> instruction: 0xf10d3438
    3b58:	ldmpl	r4!, {r2, r3, r4, r8, fp}^
    3b5c:	andcs	r2, r6, r0, lsl #2
    3b60:	b	fe141b60 <putsgent@@Base+0xfe139060>
    3b64:	strtcc	pc, [r8], #-2271	; 0xfffff721
    3b68:			; <UNDEFINED> instruction: 0xf8d3447b
    3b6c:	stmdacs	r0, {r2, r3, r4, sp, pc}
    3b70:			; <UNDEFINED> instruction: 0x81b3f000
    3b74:	stmia	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3b78:	stmdacs	r0, {r1, r2, r9, sl, lr}
    3b7c:			; <UNDEFINED> instruction: 0x81adf000
    3b80:	ldrne	pc, [r0], #-2271	; 0xfffff721
    3b84:	ldrbtmi	r2, [r9], #-6
    3b88:	b	1c41b88 <putsgent@@Base+0x1c39088>
    3b8c:	strcs	pc, [r8], #-2271	; 0xfffff721
    3b90:	tstcs	r1, r3, asr #12
    3b94:	andcs	r4, r6, sl, ror r4
    3b98:	strge	lr, [r1, #-2509]	; 0xfffff633
    3b9c:			; <UNDEFINED> instruction: 0xf7fe9700
    3ba0:	ldrtmi	lr, [r1], -r0, ror #20
    3ba4:			; <UNDEFINED> instruction: 0xf7fe2006
    3ba8:	ldrtmi	lr, [r0], -r2, ror #20
    3bac:	ldmda	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3bb0:			; <UNDEFINED> instruction: 0xf44f4ffa
    3bb4:			; <UNDEFINED> instruction: 0xf8df6380
    3bb8:	andcs	ip, r1, #232, 6	; 0xa0000003
    3bbc:	strls	r4, [r4, #-1151]	; 0xfffffb81
    3bc0:	vqshl.s8	q10, q14, q8
    3bc4:	ldmdavs	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, ip, sp}
    3bc8:			; <UNDEFINED> instruction: 0xf8cd69fe
    3bcc:	ldmdavs	sp!, {lr, pc}^
    3bd0:	streq	lr, [r2], -sp, asr #19
    3bd4:	strls	r4, [r1, #-1608]	; 0xfffff9b8
    3bd8:	b	ffe41bd8 <putsgent@@Base+0xffe390d8>
    3bdc:	ldmdavs	fp!, {r0, r5, fp, sp, lr}^
    3be0:	rscscc	pc, pc, #79	; 0x4f
    3be4:	strcs	r2, [r0], #-1
    3be8:	andcs	lr, r0, sp, asr #19
    3bec:	vmax.s8	q10, q0, q5
    3bf0:			; <UNDEFINED> instruction: 0xf889404d
    3bf4:			; <UNDEFINED> instruction: 0xf00043ff
    3bf8:			; <UNDEFINED> instruction: 0xe07afa99
    3bfc:			; <UNDEFINED> instruction: 0xf7fe2006
    3c00:			; <UNDEFINED> instruction: 0xf8d4ea36
    3c04:	stmdacs	r0, {r2, r3, ip, pc}
    3c08:	addhi	pc, sp, r0
    3c0c:	ldm	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3c10:	stmdacs	r0, {r2, r9, sl, lr}
    3c14:	addhi	pc, r7, r0
    3c18:	andcs	r4, r6, r2, ror #19
    3c1c:			; <UNDEFINED> instruction: 0xf7fe4479
    3c20:	bmi	ff87e4c0 <putsgent@@Base+0xff8759c0>
    3c24:	tstcs	r1, fp, asr #12
    3c28:	andcs	r4, r6, sl, ror r4
    3c2c:	strhi	lr, [r1, #-2509]	; 0xfffff633
    3c30:			; <UNDEFINED> instruction: 0xf7fe9700
    3c34:			; <UNDEFINED> instruction: 0x4621ea16
    3c38:			; <UNDEFINED> instruction: 0xf7fe2006
    3c3c:			; <UNDEFINED> instruction: 0x4620ea18
    3c40:	ldmda	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3c44:	msrhi	SPSR_s, #14614528	; 0xdf0000
    3c48:	msrgt	SPSR_s, #14614528	; 0xdf0000
    3c4c:	ldrbtmi	r4, [ip], #1272	; 0x4f8
    3c50:	tstcs	r0, r8, lsr #32
    3c54:			; <UNDEFINED> instruction: 0xf7fe2006
    3c58:			; <UNDEFINED> instruction: 0xf8d4ea0a
    3c5c:	stmdacs	r0, {r2, r3, ip, pc}
    3c60:			; <UNDEFINED> instruction: 0xf7fed055
    3c64:	strmi	lr, [r4], -ip, ror #16
    3c68:	subsle	r2, r0, r0, lsl #16
    3c6c:	ldrdcs	r4, [r6], -r1
    3c70:			; <UNDEFINED> instruction: 0xf7fe4479
    3c74:	bmi	ff43e46c <putsgent@@Base+0xff43596c>
    3c78:	tstcs	r1, fp, asr #12
    3c7c:	andcs	r4, r6, sl, ror r4
    3c80:	strhi	lr, [r1, #-2509]	; 0xfffff633
    3c84:			; <UNDEFINED> instruction: 0xf7fe9700
    3c88:	strtmi	lr, [r1], -ip, ror #19
    3c8c:			; <UNDEFINED> instruction: 0xf7fe2006
    3c90:	strtmi	lr, [r0], -lr, ror #19
    3c94:	stmda	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3c98:	msrhi	CPSR_, #14614528	; 0xdf0000
    3c9c:	msrgt	CPSR_, #14614528	; 0xdf0000
    3ca0:	ldrbtmi	r4, [ip], #1272	; 0x4f8
    3ca4:	cfstr32ge	mvfx9, [r7], {4}
    3ca8:	ldrdne	pc, [r0], -r8
    3cac:	orrvs	pc, r0, #1325400064	; 0x4f000000
    3cb0:	ldrdvc	pc, [r4], -r8
    3cb4:			; <UNDEFINED> instruction: 0xf8cd4620
    3cb8:	andcs	ip, r1, #0
    3cbc:	ldrdpl	pc, [ip], -r8
    3cc0:	strne	lr, [r2, -sp, asr #19]
    3cc4:	mvnscc	pc, r0, asr #4
    3cc8:			; <UNDEFINED> instruction: 0xf7fe9501
    3ccc:	stmibmi	pc!, {r7, r9, fp, sp, lr, pc}	; <UNPREDICTABLE>
    3cd0:			; <UNDEFINED> instruction: 0xf8842300
    3cd4:			; <UNDEFINED> instruction: 0xf04f33ff
    3cd8:			; <UNDEFINED> instruction: 0xf8d830ff
    3cdc:	ldmdapl	r1!, {r2, ip, sp}^
    3ce0:	strcs	r4, [r1], #-1570	; 0xfffff9de
    3ce4:	streq	lr, [r0], #-2509	; 0xfffff633
    3ce8:	submi	pc, sp, r0, asr #4
    3cec:			; <UNDEFINED> instruction: 0xf0006809
    3cf0:	bmi	fed4256c <putsgent@@Base+0xfed39a6c>
    3cf4:	ldrbtmi	r4, [sl], #-2979	; 0xfffff45d
    3cf8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3cfc:	ldrcc	pc, [ip], #-2269	; 0xfffff723
    3d00:			; <UNDEFINED> instruction: 0xf040405a
    3d04:			; <UNDEFINED> instruction: 0xf50d8139
    3d08:	pop	{r2, r7, r8, sl, fp, sp, lr}
    3d0c:	bmi	feba5cd4 <putsgent@@Base+0xfeb9d1d4>
    3d10:	tstcs	r1, fp, asr #12
    3d14:	ldrbtmi	r2, [sl], #-6
    3d18:			; <UNDEFINED> instruction: 0xf8cd9502
    3d1c:	strls	r8, [r0, -r4]
    3d20:	ldmib	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3d24:	bmi	fea7dc0c <putsgent@@Base+0xfea7510c>
    3d28:	tstcs	r1, fp, asr #12
    3d2c:	ldrbtmi	r2, [sl], #-6
    3d30:			; <UNDEFINED> instruction: 0xf8cd9502
    3d34:	strls	r8, [r0, -r4]
    3d38:	ldmib	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3d3c:	ldrmi	lr, [r9], -r2, lsl #15
    3d40:			; <UNDEFINED> instruction: 0xf7fe2006
    3d44:			; <UNDEFINED> instruction: 0xf8d4e994
    3d48:	stmdacs	r0, {r3, r4, ip, pc}
    3d4c:	sbcshi	pc, r1, r0
    3d50:	svc	0x00f4f7fd
    3d54:	stmdacs	r0, {r2, r9, sl, lr}
    3d58:	sbchi	pc, fp, r0
    3d5c:	mulcs	r6, ip, r9
    3d60:			; <UNDEFINED> instruction: 0xf7fe4479
    3d64:	bmi	fe6fe37c <putsgent@@Base+0xfe6f587c>
    3d68:	tstcs	r1, r3, asr #12
    3d6c:	andcs	r4, r6, sl, ror r4
    3d70:	strls	lr, [r1, #-2509]	; 0xfffff633
    3d74:			; <UNDEFINED> instruction: 0xf7fe9700
    3d78:			; <UNDEFINED> instruction: 0x4621e974
    3d7c:			; <UNDEFINED> instruction: 0xf7fe2006
    3d80:			; <UNDEFINED> instruction: 0x4620e976
    3d84:	svc	0x0092f7fd
    3d88:	subge	pc, ip, #14614528	; 0xdf0000
    3d8c:	ldmdbeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    3d90:			; <UNDEFINED> instruction: 0xf44f4c92
    3d94:	ldrbtmi	r6, [sl], #896	; 0x380
    3d98:	ldrbtmi	r9, [ip], #-1284	; 0xfffffafc
    3d9c:			; <UNDEFINED> instruction: 0xf8da2201
    3da0:	strbmi	r1, [r8], -r0
    3da4:			; <UNDEFINED> instruction: 0x7018f8da
    3da8:			; <UNDEFINED> instruction: 0xf8da9400
    3dac:	stmib	sp, {r2, lr}^
    3db0:	vabd.s8	d17, d0, d2
    3db4:	strls	r3, [r1], #-511	; 0xfffffe01
    3db8:	b	241db8 <putsgent@@Base+0x2392b8>
    3dbc:	movwcs	r4, #2419	; 0x973
    3dc0:	mvnscc	pc, #8978432	; 0x890000
    3dc4:			; <UNDEFINED> instruction: 0xf8da2001
    3dc8:	ldmdapl	r4!, {r2, ip, sp}^
    3dcc:			; <UNDEFINED> instruction: 0xf04f464a
    3dd0:	stmdavs	r1!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, ip, sp}
    3dd4:	vhadd.s8	d25, d0, d1
    3dd8:	strls	r4, [r0], -sp, asr #32
    3ddc:			; <UNDEFINED> instruction: 0xf9a6f000
    3de0:	mulscc	r4, sl, r8
    3de4:	addle	r2, r4, r0, lsl #22
    3de8:	stmdavc	r0, {r1, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    3dec:			; <UNDEFINED> instruction: 0x4619e6b6
    3df0:			; <UNDEFINED> instruction: 0xf7fe2006
    3df4:	stmdacs	r0, {r2, r3, r4, r5, r8, fp, sp, lr, pc}
    3df8:			; <UNDEFINED> instruction: 0xf7fdd065
    3dfc:	strmi	lr, [r4], -r0, lsr #31
    3e00:	rsble	r2, r0, r0, lsl #16
    3e04:	andcs	r4, r6, r6, ror r9
    3e08:			; <UNDEFINED> instruction: 0xf7fe4479
    3e0c:	bmi	1d7e2d4 <putsgent@@Base+0x1d757d4>
    3e10:	tstcs	r1, r3, asr #12
    3e14:	andcs	r4, r6, sl, ror r4
    3e18:	strvc	lr, [r0, #-2509]	; 0xfffff633
    3e1c:	stmdb	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3e20:	andcs	r4, r6, r1, lsr #12
    3e24:	stmdb	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3e28:			; <UNDEFINED> instruction: 0xf7fd4620
    3e2c:	svcmi	0x006eef40
    3e30:			; <UNDEFINED> instruction: 0xc1b8f8df
    3e34:	ldrbtmi	r4, [ip], #1151	; 0x47f
    3e38:	cfstr32ge	mvfx9, [r7], {3}
    3e3c:	vst2.8	{d22-d23}, [pc :256], r9
    3e40:	ldmdavs	sp!, {r7, r8, r9, sp, lr}^
    3e44:	andcs	r4, r1, #32, 12	; 0x2000000
    3e48:	andgt	pc, r0, sp, asr #17
    3e4c:	vrhadd.s8	d25, d0, d2
    3e50:	strls	r3, [r1, #-511]	; 0xfffffe01
    3e54:	ldmib	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3e58:	movwcs	r4, #2380	; 0x94c
    3e5c:	mvnscc	pc, #132, 16	; 0x840000
    3e60:	ldmdavs	fp!, {r1, r5, r9, sl, lr}^
    3e64:			; <UNDEFINED> instruction: 0xf04f5871
    3e68:	strcs	r3, [r1], #-255	; 0xffffff01
    3e6c:	streq	lr, [r0], #-2509	; 0xfffff633
    3e70:	subsmi	pc, r4, r0, asr #4
    3e74:			; <UNDEFINED> instruction: 0xf0006809
    3e78:			; <UNDEFINED> instruction: 0xe73af959
    3e7c:			; <UNDEFINED> instruction: 0xf7fe2006
    3e80:	stmdacs	r0, {r1, r2, r4, r5, r6, r7, fp, sp, lr, pc}
    3e84:			; <UNDEFINED> instruction: 0xf7fdd041
    3e88:			; <UNDEFINED> instruction: 0x4604ef5a
    3e8c:	eorsle	r2, ip, r0, lsl #16
    3e90:	andcs	r4, r6, r7, asr r9
    3e94:			; <UNDEFINED> instruction: 0xf7fe4479
    3e98:	bmi	15be248 <putsgent@@Base+0x15b5748>
    3e9c:	tstcs	r1, r3, asr #12
    3ea0:	andcs	r4, r6, sl, ror r4
    3ea4:	strvc	lr, [r0, #-2509]	; 0xfffff633
    3ea8:	ldm	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3eac:	andcs	r4, r6, r1, lsr #12
    3eb0:	ldm	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3eb4:			; <UNDEFINED> instruction: 0xf7fd4620
    3eb8:	svcmi	0x004feefa
    3ebc:	teqgt	ip, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
    3ec0:	ldrbtmi	r4, [ip], #1151	; 0x47f
    3ec4:	bmi	13bddac <putsgent@@Base+0x13b52ac>
    3ec8:	tstcs	r1, r3, asr #12
    3ecc:	ldrbtmi	r2, [sl], #-6
    3ed0:	strls	r9, [r0, -r1, lsl #10]
    3ed4:	stmia	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3ed8:	bmi	12bdd84 <putsgent@@Base+0x12b5284>
    3edc:	tstcs	r1, r3, asr #12
    3ee0:	ldrbtmi	r2, [sl], #-6
    3ee4:			; <UNDEFINED> instruction: 0xf8cd9502
    3ee8:	strls	sl, [r0, -r4]
    3eec:	ldm	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3ef0:	bmi	117d870 <putsgent@@Base+0x1174d70>
    3ef4:	tstcs	r1, r3, asr #12
    3ef8:	ldrbtmi	r2, [sl], #-6
    3efc:			; <UNDEFINED> instruction: 0xf8cd9502
    3f00:	strls	r9, [r0, -r4]
    3f04:	stmia	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3f08:	bmi	103dc08 <putsgent@@Base+0x1035108>
    3f0c:	tstcs	r1, r3, asr #12
    3f10:	ldrbtmi	r2, [sl], #-6
    3f14:	strls	r9, [r0, -r1, lsl #10]
    3f18:	stmia	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3f1c:	andcs	lr, r6, sp, asr #15
    3f20:	stmia	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3f24:			; <UNDEFINED> instruction: 0xf7fdb1f0
    3f28:	strmi	lr, [r4], -sl, lsl #30
    3f2c:	ldmdbmi	r8!, {r4, r6, r7, r8, ip, sp, pc}
    3f30:	ldrbtmi	r2, [r9], #-6
    3f34:	ldm	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3f38:			; <UNDEFINED> instruction: 0x46434a36
    3f3c:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    3f40:	stmib	sp, {r1, r2, sp}^
    3f44:			; <UNDEFINED> instruction: 0xf7fe7500
    3f48:	strtmi	lr, [r1], -ip, lsl #17
    3f4c:			; <UNDEFINED> instruction: 0xf7fe2006
    3f50:	strtmi	lr, [r0], -lr, lsl #17
    3f54:	mcr	7, 5, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
    3f58:			; <UNDEFINED> instruction: 0xf8df4f2f
    3f5c:	ldrbtmi	ip, [pc], #-192	; 3f64 <tcgetattr@plt+0x1d68>
    3f60:			; <UNDEFINED> instruction: 0xe76944fc
    3f64:	strbmi	r4, [r3], -lr, lsr #20
    3f68:	andcs	r2, r6, r1, lsl #2
    3f6c:	strls	r4, [r1, #-1146]	; 0xfffffb86
    3f70:			; <UNDEFINED> instruction: 0xf7fe9700
    3f74:			; <UNDEFINED> instruction: 0xe7efe876
    3f78:	mcr	7, 7, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    3f7c:	andeq	r8, r1, lr, ror #1
    3f80:	andeq	r7, r1, r8, lsl #5
    3f84:	andeq	r0, r0, r8, lsr #4
    3f88:	andeq	r7, r1, lr, ror r2
    3f8c:	andeq	r0, r0, r4, lsr r2
    3f90:	andeq	r8, r1, ip, lsl #1
    3f94:	andeq	r5, r0, r2, asr r7
    3f98:	andeq	r5, r0, ip, lsl #19
    3f9c:	andeq	r8, r1, r8, lsr r0
    3fa0:	andeq	r5, r0, r0, ror #18
    3fa4:			; <UNDEFINED> instruction: 0x000056bc
    3fa8:	andeq	r5, r0, r0, asr r8
    3fac:	andeq	r7, r1, r8, lsr #31
    3fb0:	andeq	r5, r0, sl, lsr #16
    3fb4:	andeq	r5, r0, r8, ror #12
    3fb8:	ldrdeq	r5, [r0], -r8
    3fbc:	andeq	r7, r1, r4, asr pc
    3fc0:			; <UNDEFINED> instruction: 0x000057b2
    3fc4:	muleq	r1, lr, r0
    3fc8:	andeq	r5, r0, lr, lsr r7
    3fcc:	andeq	r5, r0, sl, asr #14
    3fd0:	andeq	r5, r0, r8, ror r5
    3fd4:	andeq	r5, r0, r4, lsl #15
    3fd8:	andeq	r7, r1, lr, asr lr
    3fdc:	andeq	r5, r0, r6, asr r7
    3fe0:	ldrdeq	r5, [r0], -r0
    3fe4:	andeq	r5, r0, ip, lsl #13
    3fe8:	andeq	r7, r1, r0, asr #27
    3fec:	andeq	r5, r0, sl, ror #12
    3ff0:	andeq	r5, r0, r4, asr #8
    3ff4:	andeq	r5, r0, r8, lsr #12
    3ff8:	andeq	r7, r1, r4, lsr sp
    3ffc:	andeq	r5, r0, r6, lsl #12
    4000:	ldrdeq	r5, [r0], -r2
    4004:	andeq	r5, r0, lr, lsr r6
    4008:	strdeq	r5, [r0], -r6
    400c:			; <UNDEFINED> instruction: 0x000055b6
    4010:	andeq	r5, r0, r6, lsr #7
    4014:	andeq	r5, r0, sl, lsl #12
    4018:	muleq	r1, r6, ip
    401c:	andeq	r5, r0, r8, ror #11
    4020:	ldrdeq	r5, [r0], -ip
    4024:	blmi	616888 <putsgent@@Base+0x60dd88>
    4028:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
    402c:	cfstr32vs	mvfx15, [r2, #692]	; 0x2b4
    4030:	stcge	8, cr5, [r3], {211}	; 0xd3
    4034:			; <UNDEFINED> instruction: 0xf8cd681b
    4038:			; <UNDEFINED> instruction: 0xf04f340c
    403c:			; <UNDEFINED> instruction: 0xf0020300
    4040:	ldmdbmi	r2, {r0, r8, r9, fp, ip, sp, lr, pc}
    4044:	vst1.8	{d18-d21}, [pc], r1
    4048:	ldrbtmi	r6, [r9], #-896	; 0xfffffc80
    404c:	vrhadd.s8	d25, d0, d0
    4050:	strdls	r3, [r1], -pc	; <UNPREDICTABLE>
    4054:			; <UNDEFINED> instruction: 0xf7fe4620
    4058:			; <UNDEFINED> instruction: 0x4620e8ba
    405c:			; <UNDEFINED> instruction: 0xf8842300
    4060:			; <UNDEFINED> instruction: 0xf7ff33ff
    4064:	bmi	2c3588 <putsgent@@Base+0x2baa88>
    4068:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    406c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4070:	strcc	pc, [ip], #-2269	; 0xfffff723
    4074:	qaddle	r4, sl, r2
    4078:	cfstr32vs	mvfx15, [r2, #52]	; 0x34
    407c:			; <UNDEFINED> instruction: 0xf7fdbd10
    4080:	svclt	0x0000ee64
    4084:	andeq	r6, r1, ip, ror #26
    4088:	andeq	r0, r0, r8, lsr #4
    408c:	andeq	r5, r0, r2, lsl #8
    4090:	andeq	r6, r1, sl, lsr #26
    4094:	bmi	2f06bc <putsgent@@Base+0x2e7bbc>
    4098:	ldrlt	r2, [r0, #-256]	; 0xffffff00
    409c:	eorcc	r4, r0, #2046820352	; 0x7a000000
    40a0:	strmi	r4, [r8], -r4, lsl #12
    40a4:	mrc	7, 5, APSR_nzcv, cr2, cr13, {7}
    40a8:	andcs	r4, r1, #114688	; 0x1c000
    40ac:			; <UNDEFINED> instruction: 0x46104479
    40b0:	svc	0x00acf7fd
    40b4:			; <UNDEFINED> instruction: 0xf7fd4620
    40b8:	stmdbmi	r4, {r3, r4, r9, sl, fp, sp, lr, pc}
    40bc:			; <UNDEFINED> instruction: 0x31204479
    40c0:	ldmlt	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    40c4:	andeq	r7, r1, r8, asr fp
    40c8:	andeq	r5, r0, r8, lsl #26
    40cc:	andeq	r7, r1, r8, lsr fp
    40d0:			; <UNDEFINED> instruction: 0xf7fdb510
    40d4:	ldcmi	14, cr14, [r1], {90}	; 0x5a
    40d8:	ldrbtmi	r4, [ip], #-2833	; 0xfffff4ef
    40dc:	stmdacs	r0, {r0, r1, r5, r6, r7, fp, ip, lr}
    40e0:	blle	1c148 <putsgent@@Base+0x13648>
    40e4:			; <UNDEFINED> instruction: 0xf7fdbd10
    40e8:	stmdavs	r0, {r3, r6, r8, r9, sl, fp, sp, lr, pc}
    40ec:	cmpeq	sp, #160, 2	; 0x28	; <UNPREDICTABLE>
    40f0:	movweq	pc, #16419	; 0x4023	; <UNPREDICTABLE>
    40f4:	svclt	0x00182b00
    40f8:	svclt	0x000c2816
    40fc:	andcs	r2, r0, r1
    4100:	stmdbmi	r8, {r4, r5, r6, r7, ip, lr, pc}
    4104:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    4108:	mcr	7, 0, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
    410c:	stmiapl	r3!, {r1, r2, r8, r9, fp, lr}^
    4110:			; <UNDEFINED> instruction: 0xf7fe6819
    4114:	andcs	lr, r1, ip, lsr #16
    4118:	mcr	7, 7, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    411c:			; <UNDEFINED> instruction: 0x00016cba
    4120:	andeq	r0, r0, r0, asr r2
    4124:	andeq	r5, r0, lr, lsl r8
    4128:	andeq	r0, r0, r8, lsr r2
    412c:			; <UNDEFINED> instruction: 0x461eb570
    4130:	strmi	r4, [r1], -fp, lsl #24
    4134:	addlt	r4, r6, fp, lsl #26
    4138:	stmdbpl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    413c:	stmdacs	r0, {r3, r4, fp, sp, lr}
    4140:	blls	2fad78 <putsgent@@Base+0x2f2278>
    4144:	strls	r2, [r0], -r0, lsl #8
    4148:	strmi	lr, [r3], #-2509	; 0xfffff633
    414c:	blls	2a8d68 <putsgent@@Base+0x2a0268>
    4150:	movwls	r9, #5122	; 0x1402
    4154:			; <UNDEFINED> instruction: 0x46224613
    4158:	svc	0x00def7fd
    415c:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
    4160:	andeq	r6, r1, ip, asr ip
    4164:	andeq	r0, r0, r0, asr r2
    4168:	strmi	r4, [r2], -r9, lsl #22
    416c:	ldrbtmi	fp, [fp], #-1296	; 0xfffffaf0
    4170:	addlt	r4, r4, r8, lsl #24
    4174:	ldmdavs	r8, {r0, r1, r3, r4, r8, fp, ip, lr}
    4178:	blle	1ce180 <putsgent@@Base+0x1c5680>
    417c:	stmib	sp, {r8, r9, sp}^
    4180:	movwls	r3, #257	; 0x101
    4184:	cmpmi	r7, r0, asr #4	; <UNPREDICTABLE>
    4188:	svc	0x00c0f7fd
    418c:	ldclt	0, cr11, [r0, #-16]
    4190:	andeq	r6, r1, r6, lsr #24
    4194:	andeq	r0, r0, r0, asr r2
    4198:			; <UNDEFINED> instruction: 0x212fb510
    419c:			; <UNDEFINED> instruction: 0xf7fd4604
    41a0:	tstlt	r8, sl, ror pc
    41a4:	ldclt	0, cr3, [r0, #-4]
    41a8:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    41ac:	mrcmi	5, 0, fp, cr0, cr0, {3}
    41b0:	bvs	1cd53b0 <putsgent@@Base+0x1ccc8b0>
    41b4:			; <UNDEFINED> instruction: 0xf7fdb99b
    41b8:	bvs	fecffc08 <putsgent@@Base+0xfecf7108>
    41bc:			; <UNDEFINED> instruction: 0xd10d4298
    41c0:	strbeq	pc, [ip, #-262]	; 0xfffffefa	; <UNPREDICTABLE>
    41c4:	strteq	pc, [r0], #-262	; 0xfffffefa
    41c8:	and	r3, r5, r4, lsl #28
    41cc:	stmdbcc	r4, {r2, r4, r6, fp, ip, sp, lr, pc}
    41d0:	stmdavs	r8!, {r0, r1, r3, r8, ip, sp, pc}
    41d4:	stccc	7, cr4, [r4, #-608]	; 0xfffffda0
    41d8:	ldrhle	r4, [r7, #36]!	; 0x24
    41dc:	blmi	1737a4 <putsgent@@Base+0x16aca4>
    41e0:	stmdbmi	r5, {r0, r1, r2, r6, r9, sp}
    41e4:	ldrbtmi	r4, [fp], #-2053	; 0xfffff7fb
    41e8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    41ec:	svc	0x00faf7fd
    41f0:	andeq	r9, r1, r8, lsr #21
    41f4:	andeq	r5, r0, sl, lsr r8
    41f8:	andeq	r5, r0, r8, ror #14
    41fc:	andeq	r5, r0, r2, ror r7
    4200:	movtlt	fp, #1392	; 0x570
    4204:	ldrbtmi	r4, [ip], #-3097	; 0xfffff3e7
    4208:	ldmiblt	r3, {r0, r1, r5, r9, fp, sp, lr}^
    420c:	strmi	r6, [lr], -r3, lsr #21
    4210:	orrslt	r4, r3, r5, lsl #12
    4214:	ldrbtmi	r4, [sl], #-2582	; 0xfffff5ea
    4218:	teqlt	r3, r3, lsl r8
    421c:	movwcs	r3, #516	; 0x204
    4220:	blmi	142370 <putsgent@@Base+0x139870>
    4224:	stccs	3, cr3, [r0], {1}
    4228:	bmi	4b8a18 <putsgent@@Base+0x4aff18>
    422c:	bl	9541c <putsgent@@Base+0x8c91c>
    4230:			; <UNDEFINED> instruction: 0xf8420183
    4234:	sbcvs	r5, lr, #35	; 0x23
    4238:			; <UNDEFINED> instruction: 0xf7fdbd70
    423c:	adcvs	lr, r0, #80, 28	; 0x500
    4240:	blmi	37e1e8 <putsgent@@Base+0x3756e8>
    4244:	stmdbmi	sp, {r1, r2, r3, r4, r6, r9, sp}
    4248:	ldrbtmi	r4, [fp], #-2061	; 0xfffff7f3
    424c:	movwcc	r4, #50297	; 0xc479
    4250:			; <UNDEFINED> instruction: 0xf7fd4478
    4254:	blmi	30017c <putsgent@@Base+0x2f767c>
    4258:	stmdbmi	fp, {r2, r3, r4, r6, r9, sp}
    425c:	ldrbtmi	r4, [fp], #-2059	; 0xfffff7f5
    4260:	movwcc	r4, #50297	; 0xc479
    4264:			; <UNDEFINED> instruction: 0xf7fd4478
    4268:	svclt	0x0000efbe
    426c:	andeq	r9, r1, r2, asr sl
    4270:	andeq	r9, r1, r2, asr #20
    4274:	andeq	r9, r1, ip, lsr #20
    4278:	ldrdeq	r5, [r0], -r6
    427c:	andeq	r5, r0, r4, lsl #14
    4280:	andeq	r5, r0, r8, asr #14
    4284:	andeq	r5, r0, r2, asr #15
    4288:	strdeq	r5, [r0], -r0
    428c:	andeq	r5, r0, r8, lsr #14
    4290:	stmdacs	r0, {r3, r4, r5, r8, sl, ip, sp, pc}
    4294:	bmi	8b8380 <putsgent@@Base+0x8af880>
    4298:	ldrbtmi	r2, [sl], #-768	; 0xfffffd00
    429c:			; <UNDEFINED> instruction: 0xf8523a04
    42a0:	addmi	r1, r1, #4, 30
    42a4:	movwcc	sp, #4108	; 0x100c
    42a8:	mvnsle	r2, sl, lsl #22
    42ac:	rsbscs	r4, sl, #29696	; 0x7400
    42b0:	ldmdami	lr, {r0, r2, r3, r4, r8, fp, lr}
    42b4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    42b8:	ldrbtmi	r3, [r8], #-792	; 0xfffffce8
    42bc:	svc	0x0092f7fd
    42c0:	addseq	r4, ip, fp, lsl r9
    42c4:			; <UNDEFINED> instruction: 0xf1014479
    42c8:	strtmi	r0, [r1], #-556	; 0xfffffdd4
    42cc:	blcs	255324 <putsgent@@Base+0x24c824>
    42d0:	stmdavs	sl, {r0, r1, r3, ip, lr, pc}^
    42d4:	addmi	r3, r2, #67108864	; 0x4000000
    42d8:	stmdavs	r5!, {r0, r2, r3, ip, lr, pc}^
    42dc:	blcs	1423e8 <putsgent@@Base+0x1398e8>
    42e0:	blpl	1423f8 <putsgent@@Base+0x1398f8>
    42e4:	mvnsle	r2, r0, lsl #20
    42e8:	blmi	4b37d0 <putsgent@@Base+0x4aacd0>
    42ec:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    42f0:	ldrvs	r6, [sl, #-602]	; 0xfffffda6
    42f4:	blmi	4337dc <putsgent@@Base+0x42acdc>
    42f8:	ldmdbmi	r0, {r0, r1, r2, r3, r4, r5, r6, r9, sp}
    42fc:	ldrbtmi	r4, [fp], #-2064	; 0xfffff7f0
    4300:	tstcc	r8, #2030043136	; 0x79000000
    4304:			; <UNDEFINED> instruction: 0xf7fd4478
    4308:	blmi	3c00c8 <putsgent@@Base+0x3b75c8>
    430c:	stmdbmi	lr, {r4, r5, r6, r9, sp}
    4310:	ldrbtmi	r4, [fp], #-2062	; 0xfffff7f2
    4314:	tstcc	r8, #2030043136	; 0x79000000
    4318:			; <UNDEFINED> instruction: 0xf7fd4478
    431c:	svclt	0x0000ef64
    4320:			; <UNDEFINED> instruction: 0x000199be
    4324:	andeq	r5, r0, ip, ror #14
    4328:	muleq	r0, sl, r6
    432c:	andeq	r5, r0, r2, asr r7
    4330:	muleq	r1, r4, r9
    4334:	andeq	r9, r1, sl, ror #18
    4338:	andeq	r5, r0, r2, lsr #14
    433c:	andeq	r5, r0, r0, asr r6
    4340:	andeq	r5, r0, r4, asr #13
    4344:	andeq	r5, r0, lr, lsl #14
    4348:	andeq	r5, r0, ip, lsr r6
    434c:	andeq	r5, r0, r4, ror r6
    4350:	tstcs	r0, r0, ror r5
    4354:	strmi	fp, [r4], -r2, lsl #1
    4358:	cdpmi	0, 1, cr2, cr10, cr6, {0}
    435c:	mcr	7, 4, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    4360:	teqlt	r8, #2113929216	; 0x7e000000
    4364:	stcl	7, cr15, [sl], #1012	; 0x3f4
    4368:	tstlt	r8, #5242880	; 0x500000
    436c:	andcs	r4, r6, r6, lsl r9
    4370:			; <UNDEFINED> instruction: 0xf7fd4479
    4374:	bmi	57fd6c <putsgent@@Base+0x57726c>
    4378:	tstcs	r1, r3, lsr #12
    437c:	andcs	r4, r3, sl, ror r4
    4380:	mcr	7, 3, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
    4384:	andcs	r4, r6, r9, lsr #12
    4388:	mrc	7, 3, APSR_nzcv, cr0, cr13, {7}
    438c:			; <UNDEFINED> instruction: 0xf7fd4628
    4390:	stmdbmi	pc, {r1, r2, r3, r7, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    4394:	bmi	3d5c28 <putsgent@@Base+0x3cd128>
    4398:			; <UNDEFINED> instruction: 0xf04f2500
    439c:	vqshl.s8	<illegal reg q9.5>, <illegal reg q15.5>, q8
    43a0:	ldmdapl	r1!, {r2, r3, r4, r6, lr}^
    43a4:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    43a8:	stmdavs	r9, {r8, sl, lr}
    43ac:	mrc2	7, 5, pc, cr14, cr15, {7}
    43b0:	ldcllt	0, cr11, [r0, #-8]!
    43b4:	strtmi	r4, [r3], -r8, lsl #20
    43b8:	andcs	r2, r3, r1, lsl #2
    43bc:			; <UNDEFINED> instruction: 0xf7fd447a
    43c0:	ubfx	lr, r0, #28, #7
    43c4:	andeq	r6, r1, r4, lsr sl
    43c8:	andeq	r4, r0, r8, ror #30
    43cc:	andeq	r5, r0, r8, asr #13
    43d0:	andeq	r0, r0, r4, lsr r2
    43d4:	andeq	r5, r0, r0, ror #9
    43d8:	andeq	r5, r0, r8, lsl #13
    43dc:	tstcs	r0, r0, ror r5
    43e0:	strmi	fp, [r4], -r2, lsl #1
    43e4:	cdpmi	0, 1, cr2, cr10, cr6, {0}
    43e8:	mcr	7, 2, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
    43ec:	teqlt	r8, #2113929216	; 0x7e000000
    43f0:	stc	7, cr15, [r4], #1012	; 0x3f4
    43f4:	tstlt	r8, #5242880	; 0x500000
    43f8:	andcs	r4, r6, r6, lsl r9
    43fc:			; <UNDEFINED> instruction: 0xf7fd4479
    4400:	bmi	57fce0 <putsgent@@Base+0x5771e0>
    4404:	tstcs	r1, r3, lsr #12
    4408:	andcs	r4, r3, sl, ror r4
    440c:	mcr	7, 1, pc, cr8, cr13, {7}	; <UNPREDICTABLE>
    4410:	andcs	r4, r6, r9, lsr #12
    4414:	mcr	7, 1, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
    4418:			; <UNDEFINED> instruction: 0xf7fd4628
    441c:	stmdbmi	pc, {r3, r6, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    4420:	bmi	3d5cb4 <putsgent@@Base+0x3cd1b4>
    4424:			; <UNDEFINED> instruction: 0xf04f2500
    4428:	vqshl.s8	<illegal reg q9.5>, <illegal reg q15.5>, q8
    442c:	ldmdapl	r1!, {r0, r2, r3, r4, r6, lr}^
    4430:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    4434:	stmdavs	r9, {r8, sl, lr}
    4438:	mrc2	7, 3, pc, cr8, cr15, {7}
    443c:	ldcllt	0, cr11, [r0, #-8]!
    4440:	strtmi	r4, [r3], -r8, lsl #20
    4444:	andcs	r2, r3, r1, lsl #2
    4448:			; <UNDEFINED> instruction: 0xf7fd447a
    444c:	strb	lr, [r6, sl, lsl #28]!
    4450:	andeq	r6, r1, r8, lsr #19
    4454:	ldrdeq	r4, [r0], -ip
    4458:	andeq	r5, r0, r4, asr r6
    445c:	andeq	r0, r0, r4, lsr r2
    4460:	andeq	r5, r0, r4, asr r4
    4464:	andeq	r5, r0, r4, lsl r6
    4468:	strdcs	fp, [r0, -r0]
    446c:	strmi	fp, [r4], -r3, lsl #1
    4470:	cdpmi	0, 1, cr2, cr14, cr6, {0}
    4474:	ldcl	7, cr15, [sl, #1012]!	; 0x3f4
    4478:	cmplt	r0, #2113929216	; 0x7e000000
    447c:	mrrc	7, 15, pc, lr, cr13	; <UNPREDICTABLE>
    4480:	teqlt	r0, #5242880	; 0x500000
    4484:	andcs	r4, r6, sl, lsl r9
    4488:			; <UNDEFINED> instruction: 0xf7fd4479
    448c:			; <UNDEFINED> instruction: 0xf002edf0
    4490:	stmdavs	r7!, {r0, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    4494:	tstcs	r1, r7, lsl sl
    4498:	smlsdxls	r0, sl, r4, r4
    449c:	andcs	r4, r3, r3, lsl #12
    44a0:	ldcl	7, cr15, [lr, #1012]	; 0x3f4
    44a4:	andcs	r4, r6, r9, lsr #12
    44a8:	stcl	7, cr15, [r0, #1012]!	; 0x3f4
    44ac:			; <UNDEFINED> instruction: 0xf7fd4628
    44b0:	ldmdbmi	r1, {r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    44b4:	stmiavs	r3!, {r8, r9, sl, sp}
    44b8:	ldrbcc	pc, [pc, #79]!	; 450f <tcgetattr@plt+0x2313>	; <UNPREDICTABLE>
    44bc:	vadd.i8	d22, d0, d18
    44c0:	ldmdapl	r1!, {r0, r2, r3, r6, lr}^
    44c4:	strpl	lr, [r0, -sp, asr #19]
    44c8:			; <UNDEFINED> instruction: 0xf7ff6809
    44cc:	andlt	pc, r3, pc, lsr #28
    44d0:			; <UNDEFINED> instruction: 0xf002bdf0
    44d4:	stmdavs	r5!, {r0, r1, r2, r4, r5, r7, fp, ip, sp, lr, pc}^
    44d8:	tstcs	r1, r8, lsl #20
    44dc:	strls	r4, [r0, #-1146]	; 0xfffffb86
    44e0:	andcs	r4, r3, r3, lsl #12
    44e4:	ldc	7, cr15, [ip, #1012]!	; 0x3f4
    44e8:	svclt	0x0000e7e3
    44ec:	andeq	r6, r1, ip, lsl r9
    44f0:	andeq	r4, r0, r0, asr lr
    44f4:	andeq	r5, r0, r0, ror #11
    44f8:	andeq	r0, r0, r4, lsr r2
    44fc:	muleq	r0, ip, r5
    4500:	strdcs	fp, [r0, -r0]
    4504:	strmi	fp, [r4], -r3, lsl #1
    4508:	cdpmi	0, 1, cr2, cr14, cr6, {0}
    450c:	stc	7, cr15, [lr, #1012]!	; 0x3f4
    4510:	cmplt	r0, #2113929216	; 0x7e000000
    4514:	ldc	7, cr15, [r2], {253}	; 0xfd
    4518:	teqlt	r0, #5242880	; 0x500000
    451c:	andcs	r4, r6, sl, lsl r9
    4520:			; <UNDEFINED> instruction: 0xf7fd4479
    4524:			; <UNDEFINED> instruction: 0xf002eda4
    4528:	stmdavs	r7!, {r0, r1, r5, r6, r8, sl, fp, ip, sp, lr, pc}^
    452c:	tstcs	r1, r7, lsl sl
    4530:	smlsdxls	r0, sl, r4, r4
    4534:	andcs	r4, r3, r3, lsl #12
    4538:	ldc	7, cr15, [r2, #1012]	; 0x3f4
    453c:	andcs	r4, r6, r9, lsr #12
    4540:	ldc	7, cr15, [r4, #1012]	; 0x3f4
    4544:			; <UNDEFINED> instruction: 0xf7fd4628
    4548:	ldmdbmi	r1, {r1, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    454c:	stmiavs	r3!, {r8, r9, sl, sp}
    4550:	ldrbcc	pc, [pc, #79]!	; 45a7 <tcgetattr@plt+0x23ab>	; <UNPREDICTABLE>
    4554:	vadd.i8	d22, d0, d18
    4558:	ldmdapl	r1!, {r0, r2, r3, r6, lr}^
    455c:	strpl	lr, [r0, -sp, asr #19]
    4560:			; <UNDEFINED> instruction: 0xf7ff6809
    4564:	andlt	pc, r3, r3, ror #27
    4568:			; <UNDEFINED> instruction: 0xf002bdf0
    456c:	stmdavs	r5!, {r0, r6, r8, sl, fp, ip, sp, lr, pc}^
    4570:	tstcs	r1, r8, lsl #20
    4574:	strls	r4, [r0, #-1146]	; 0xfffffb86
    4578:	andcs	r4, r3, r3, lsl #12
    457c:	ldcl	7, cr15, [r0, #-1012]!	; 0xfffffc0c
    4580:	svclt	0x0000e7e3
    4584:	andeq	r6, r1, r4, lsl #17
    4588:			; <UNDEFINED> instruction: 0x00004db8
    458c:	andeq	r5, r0, r8, asr #10
    4590:	andeq	r0, r0, r4, lsr r2
    4594:	andeq	r5, r0, r4, lsl #10
    4598:	tstcs	r0, r0, ror r5
    459c:	strmi	fp, [r4], -r2, lsl #1
    45a0:	cdpmi	0, 1, cr2, cr13, cr6, {0}
    45a4:	stcl	7, cr15, [r2, #-1012]!	; 0xfffffc0c
    45a8:	cmplt	r0, #2113929216	; 0x7e000000
    45ac:	bl	ff1c25a8 <putsgent@@Base+0xff1b9aa8>
    45b0:	teqlt	r0, #5242880	; 0x500000
    45b4:	andcs	r4, r6, r9, lsl r9
    45b8:			; <UNDEFINED> instruction: 0xf7fd4479
    45bc:			; <UNDEFINED> instruction: 0xf002ed58
    45c0:	bmi	6026cc <putsgent@@Base+0x5f9bcc>
    45c4:	tstcs	r1, r3, lsr #12
    45c8:	andls	r4, r0, sl, ror r4
    45cc:			; <UNDEFINED> instruction: 0xf7fd2003
    45d0:	strtmi	lr, [r9], -r8, asr #26
    45d4:			; <UNDEFINED> instruction: 0xf7fd2006
    45d8:	strtmi	lr, [r8], -sl, asr #26
    45dc:	bl	19c25d8 <putsgent@@Base+0x19b9ad8>
    45e0:			; <UNDEFINED> instruction: 0x46234910
    45e4:	strcs	r4, [r0, #-2576]	; 0xfffff5f0
    45e8:	ldrbtcc	pc, [pc], #79	; 45f0 <tcgetattr@plt+0x23f4>	; <UNPREDICTABLE>
    45ec:	subsmi	pc, ip, r0, asr #4
    45f0:	ldrbtmi	r5, [sl], #-2161	; 0xfffff78f
    45f4:	strmi	lr, [r0, #-2509]	; 0xfffff633
    45f8:			; <UNDEFINED> instruction: 0xf7ff6809
    45fc:	mullt	r2, r7, sp
    4600:			; <UNDEFINED> instruction: 0xf002bd70
    4604:	bmi	282688 <putsgent@@Base+0x279b88>
    4608:	tstcs	r1, r3, lsr #12
    460c:	andls	r4, r0, sl, ror r4
    4610:			; <UNDEFINED> instruction: 0xf7fd2003
    4614:	strb	lr, [r3, r6, lsr #26]!
    4618:	andeq	r6, r1, ip, ror #15
    461c:	andeq	r4, r0, r0, lsr #26
    4620:	andeq	r5, r0, ip, asr #9
    4624:	andeq	r0, r0, r4, lsr r2
    4628:	andeq	r5, r0, r2, asr #9
    462c:	andeq	r5, r0, r8, lsl #9
    4630:	tstcs	r0, r0, ror r5
    4634:	strmi	fp, [r4], -r2, lsl #1
    4638:	cdpmi	0, 1, cr2, cr13, cr6, {0}
    463c:	ldc	7, cr15, [r6, #-1012]	; 0xfffffc0c
    4640:	cmplt	r0, #2113929216	; 0x7e000000
    4644:	bl	1ec2640 <putsgent@@Base+0x1eb9b40>
    4648:	teqlt	r0, #5242880	; 0x500000
    464c:	andcs	r4, r6, r9, lsl r9
    4650:			; <UNDEFINED> instruction: 0xf7fd4479
    4654:			; <UNDEFINED> instruction: 0xf002ed0c
    4658:	bmi	60398c <putsgent@@Base+0x5fae8c>
    465c:	tstcs	r1, r3, lsr #12
    4660:	andls	r4, r0, sl, ror r4
    4664:			; <UNDEFINED> instruction: 0xf7fd2003
    4668:			; <UNDEFINED> instruction: 0x4629ecfc
    466c:			; <UNDEFINED> instruction: 0xf7fd2006
    4670:			; <UNDEFINED> instruction: 0x4628ecfe
    4674:	bl	6c2670 <putsgent@@Base+0x6b9b70>
    4678:			; <UNDEFINED> instruction: 0x46234910
    467c:	strcs	r4, [r0, #-2576]	; 0xfffff5f0
    4680:	ldrbtcc	pc, [pc], #79	; 4688 <tcgetattr@plt+0x248c>	; <UNPREDICTABLE>
    4684:	subsmi	pc, ip, r0, asr #4
    4688:	ldrbtmi	r5, [sl], #-2161	; 0xfffff78f
    468c:	strmi	lr, [r0, #-2509]	; 0xfffff633
    4690:			; <UNDEFINED> instruction: 0xf7ff6809
    4694:	andlt	pc, r2, fp, asr #26
    4698:			; <UNDEFINED> instruction: 0xf002bd70
    469c:	bmi	283948 <putsgent@@Base+0x27ae48>
    46a0:	tstcs	r1, r3, lsr #12
    46a4:	andls	r4, r0, sl, ror r4
    46a8:			; <UNDEFINED> instruction: 0xf7fd2003
    46ac:	ubfx	lr, sl, #25, #4
    46b0:	andeq	r6, r1, r4, asr r7
    46b4:	andeq	r4, r0, r8, lsl #25
    46b8:	andeq	r5, r0, r4, lsr r4
    46bc:	andeq	r0, r0, r4, lsr r2
    46c0:	andeq	r5, r0, r6, asr #8
    46c4:	strdeq	r5, [r0], -r0
    46c8:	tstcs	r0, r0, ror r5
    46cc:	strmi	fp, [r4], -r2, lsl #1
    46d0:	cdpmi	0, 1, cr2, cr13, cr6, {0}
    46d4:	stcl	7, cr15, [sl], {253}	; 0xfd
    46d8:	cmplt	r0, #2113929216	; 0x7e000000
    46dc:	bl	bc26d8 <putsgent@@Base+0xbb9bd8>
    46e0:	teqlt	r0, #5242880	; 0x500000
    46e4:	andcs	r4, r6, r9, lsl r9
    46e8:			; <UNDEFINED> instruction: 0xf7fd4479
    46ec:			; <UNDEFINED> instruction: 0xf001ecc0
    46f0:	bmi	60459c <putsgent@@Base+0x5fba9c>
    46f4:	tstcs	r1, r3, lsr #12
    46f8:	andls	r4, r0, sl, ror r4
    46fc:			; <UNDEFINED> instruction: 0xf7fd2003
    4700:			; <UNDEFINED> instruction: 0x4629ecb0
    4704:			; <UNDEFINED> instruction: 0xf7fd2006
    4708:			; <UNDEFINED> instruction: 0x4628ecb2
    470c:	b	ff3c2708 <putsgent@@Base+0xff3b9c08>
    4710:			; <UNDEFINED> instruction: 0x46234910
    4714:	strcs	r4, [r0, #-2576]	; 0xfffff5f0
    4718:	ldrbtcc	pc, [pc], #79	; 4720 <tcgetattr@plt+0x2524>	; <UNPREDICTABLE>
    471c:	subsmi	pc, ip, r0, asr #4
    4720:	ldrbtmi	r5, [sl], #-2161	; 0xfffff78f
    4724:	strmi	lr, [r0, #-2509]	; 0xfffff633
    4728:			; <UNDEFINED> instruction: 0xf7ff6809
    472c:	strdlt	pc, [r2], -pc	; <UNPREDICTABLE>
    4730:			; <UNDEFINED> instruction: 0xf001bd70
    4734:	bmi	284558 <putsgent@@Base+0x27ba58>
    4738:	tstcs	r1, r3, lsr #12
    473c:	andls	r4, r0, sl, ror r4
    4740:			; <UNDEFINED> instruction: 0xf7fd2003
    4744:	strb	lr, [r3, lr, lsl #25]!
    4748:			; <UNDEFINED> instruction: 0x000166bc
    474c:	strdeq	r4, [r0], -r0
    4750:	strdeq	r5, [r0], -r8
    4754:	andeq	r0, r0, r4, lsr r2
    4758:	strdeq	r5, [r0], -r2
    475c:			; <UNDEFINED> instruction: 0x000053b4
    4760:	tstcs	r0, r0, ror r5
    4764:	strmi	fp, [r4], -r2, lsl #1
    4768:	cdpmi	0, 1, cr2, cr13, cr6, {0}
    476c:	ldcl	7, cr15, [lr], #-1012	; 0xfffffc0c
    4770:	cmplt	r0, #2113929216	; 0x7e000000
    4774:	b	ff8c2770 <putsgent@@Base+0xff8b9c70>
    4778:	teqlt	r0, #5242880	; 0x500000
    477c:	andcs	r4, r6, r9, lsl r9
    4780:			; <UNDEFINED> instruction: 0xf7fd4479
    4784:			; <UNDEFINED> instruction: 0xf002ec74
    4788:	bmi	60385c <putsgent@@Base+0x5fad5c>
    478c:	tstcs	r1, r3, lsr #12
    4790:	andls	r4, r0, sl, ror r4
    4794:			; <UNDEFINED> instruction: 0xf7fd2003
    4798:	strtmi	lr, [r9], -r4, ror #24
    479c:			; <UNDEFINED> instruction: 0xf7fd2006
    47a0:	strtmi	lr, [r8], -r6, ror #24
    47a4:	b	fe0c27a0 <putsgent@@Base+0xfe0b9ca0>
    47a8:			; <UNDEFINED> instruction: 0x46234910
    47ac:	strcs	r4, [r0, #-2576]	; 0xfffff5f0
    47b0:	ldrbtcc	pc, [pc], #79	; 47b8 <tcgetattr@plt+0x25bc>	; <UNPREDICTABLE>
    47b4:	subsmi	pc, ip, r0, asr #4
    47b8:	ldrbtmi	r5, [sl], #-2161	; 0xfffff78f
    47bc:	strmi	lr, [r0, #-2509]	; 0xfffff633
    47c0:			; <UNDEFINED> instruction: 0xf7ff6809
    47c4:			; <UNDEFINED> instruction: 0xb002fcb3
    47c8:			; <UNDEFINED> instruction: 0xf002bd70
    47cc:	bmi	283818 <putsgent@@Base+0x27ad18>
    47d0:	tstcs	r1, r3, lsr #12
    47d4:	andls	r4, r0, sl, ror r4
    47d8:			; <UNDEFINED> instruction: 0xf7fd2003
    47dc:	strb	lr, [r3, r2, asr #24]!
    47e0:	andeq	r6, r1, r4, lsr #12
    47e4:	andeq	r4, r0, r8, asr fp
    47e8:	andeq	r5, r0, r0, ror #6
    47ec:	andeq	r0, r0, r4, lsr r2
    47f0:	andeq	r5, r0, sl, ror r3
    47f4:	andeq	r5, r0, ip, lsl r3
    47f8:	addlt	fp, r4, r0, ror r5
    47fc:			; <UNDEFINED> instruction: 0xff74f001
    4800:	ldrbtmi	r4, [sp], #-3371	; 0xfffff2d5
    4804:	andlt	fp, r4, r8, lsl #2
    4808:	blmi	ab3dd0 <putsgent@@Base+0xaab2d0>
    480c:	stmdbmi	sl!, {r0, r2, r9, sp}
    4810:	stmiapl	fp!, {r2, r9, sl, lr}^
    4814:	ldmdavs	lr, {r0, r3, r4, r5, r6, sl, lr}
    4818:	b	fe142814 <putsgent@@Base+0xfe139d14>
    481c:	andls	r4, r3, r7, lsr #22
    4820:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    4824:			; <UNDEFINED> instruction: 0xf0019302
    4828:	bls	104464 <putsgent@@Base+0xfb964>
    482c:	strmi	r9, [r1], -r2, lsl #22
    4830:	tstls	r0, r0, lsr r6
    4834:			; <UNDEFINED> instruction: 0xf7fd2101
    4838:			; <UNDEFINED> instruction: 0x4621ebf6
    483c:			; <UNDEFINED> instruction: 0xf7fd2006
    4840:	movwlt	lr, #3094	; 0xc16
    4844:	b	1ec2840 <putsgent@@Base+0x1eb9d40>
    4848:	teqlt	r0, #4, 12	; 0x400000
    484c:	andcs	r4, r6, ip, lsl r9
    4850:			; <UNDEFINED> instruction: 0xf7fd4479
    4854:			; <UNDEFINED> instruction: 0xf001ec0c
    4858:	bmi	6c4434 <putsgent@@Base+0x6bb934>
    485c:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    4860:	andcs	r4, r3, r3, lsl #12
    4864:	bl	fff42860 <putsgent@@Base+0xfff39d60>
    4868:	andcs	r4, r6, r1, lsr #12
    486c:	bl	fffc2868 <putsgent@@Base+0xfffb9d68>
    4870:			; <UNDEFINED> instruction: 0xf7fd4620
    4874:	ldmdami	r4, {r2, r3, r4, r9, fp, sp, lr, pc}
    4878:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    487c:	pop	{r2, ip, sp, pc}
    4880:			; <UNDEFINED> instruction: 0xf7ff4070
    4884:			; <UNDEFINED> instruction: 0xf001bc71
    4888:	bmi	444404 <putsgent@@Base+0x43b904>
    488c:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    4890:	andcs	r4, r3, r3, lsl #12
    4894:	bl	ff942890 <putsgent@@Base+0xff939d90>
    4898:			; <UNDEFINED> instruction: 0xf001e7ed
    489c:	bmi	3443f0 <putsgent@@Base+0x33b8f0>
    48a0:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    48a4:	andcs	r4, r3, r3, lsl #12
    48a8:	bl	ff6c28a4 <putsgent@@Base+0xff6b9da4>
    48ac:	svclt	0x0000e7e3
    48b0:	muleq	r1, r2, r5
    48b4:	andeq	r0, r0, r8, lsr r2
    48b8:	andeq	r5, r0, r4, asr #6
    48bc:	andeq	r0, r0, r4, lsr r2
    48c0:	andeq	r4, r0, r8, lsl #21
    48c4:	andeq	r5, r0, r6, lsl r3
    48c8:	andeq	r5, r0, lr, lsl #6
    48cc:	andeq	r5, r0, r6, ror #5
    48d0:	ldrdeq	r5, [r0], -r2
    48d4:	addlt	fp, r4, r0, ror r5
    48d8:	blx	ff6c08ea <putsgent@@Base+0xff6b7dea>
    48dc:	ldrbtmi	r4, [sp], #-3371	; 0xfffff2d5
    48e0:	andlt	fp, r4, r8, lsl #2
    48e4:	blmi	ab3eac <putsgent@@Base+0xaab3ac>
    48e8:	stmdbmi	sl!, {r0, r2, r9, sp}
    48ec:	stmiapl	fp!, {r2, r9, sl, lr}^
    48f0:	ldmdavs	lr, {r0, r3, r4, r5, r6, sl, lr}
    48f4:	b	5c28f0 <putsgent@@Base+0x5b9df0>
    48f8:	andls	r4, r3, r7, lsr #22
    48fc:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    4900:			; <UNDEFINED> instruction: 0xf0029302
    4904:	bls	1036e0 <putsgent@@Base+0xfabe0>
    4908:	strmi	r9, [r1], -r2, lsl #22
    490c:	tstls	r0, r0, lsr r6
    4910:			; <UNDEFINED> instruction: 0xf7fd2101
    4914:	strtmi	lr, [r1], -r8, lsl #23
    4918:			; <UNDEFINED> instruction: 0xf7fd2006
    491c:	movwlt	lr, #2984	; 0xba8
    4920:	b	34291c <putsgent@@Base+0x339e1c>
    4924:	teqlt	r0, #4, 12	; 0x400000
    4928:	andcs	r4, r6, ip, lsl r9
    492c:			; <UNDEFINED> instruction: 0xf7fd4479
    4930:			; <UNDEFINED> instruction: 0xf002eb9e
    4934:	bmi	6c36b0 <putsgent@@Base+0x6babb0>
    4938:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    493c:	andcs	r4, r3, r3, lsl #12
    4940:	bl	fe3c293c <putsgent@@Base+0xfe3b9e3c>
    4944:	andcs	r4, r6, r1, lsr #12
    4948:	bl	fe442944 <putsgent@@Base+0xfe439e44>
    494c:			; <UNDEFINED> instruction: 0xf7fd4620
    4950:	ldmdami	r4, {r1, r2, r3, r5, r7, r8, fp, sp, lr, pc}
    4954:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    4958:	pop	{r2, ip, sp, pc}
    495c:			; <UNDEFINED> instruction: 0xf7ff4070
    4960:			; <UNDEFINED> instruction: 0xf002bc03
    4964:	bmi	443680 <putsgent@@Base+0x43ab80>
    4968:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    496c:	andcs	r4, r3, r3, lsl #12
    4970:	bl	1dc296c <putsgent@@Base+0x1db9e6c>
    4974:			; <UNDEFINED> instruction: 0xf002e7ed
    4978:	bmi	34366c <putsgent@@Base+0x33ab6c>
    497c:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    4980:	andcs	r4, r3, r3, lsl #12
    4984:	bl	1b42980 <putsgent@@Base+0x1b39e80>
    4988:	svclt	0x0000e7e3
    498c:			; <UNDEFINED> instruction: 0x000164b6
    4990:	andeq	r0, r0, r8, lsr r2
    4994:	andeq	r5, r0, r8, ror #4
    4998:	andeq	r0, r0, r4, lsr r2
    499c:	andeq	r4, r0, ip, lsr #19
    49a0:	andeq	r5, r0, sl, lsr r2
    49a4:	andeq	r5, r0, sl, asr #4
    49a8:	andeq	r5, r0, sl, lsl #4
    49ac:	strdeq	r5, [r0], -r6
    49b0:	subcs	fp, r0, r8, lsl #10
    49b4:			; <UNDEFINED> instruction: 0xffb4f000
    49b8:	andcs	r4, r0, #2048	; 0x800
    49bc:	andsvs	r4, r8, fp, ror r4
    49c0:	stclt	0, cr6, [r8, #-8]
    49c4:	strdeq	r9, [r1], -r0
    49c8:	svcmi	0x00f0e92d
    49cc:	blmi	1530bf0 <putsgent@@Base+0x15280f0>
    49d0:	movwls	r4, #21627	; 0x547b
    49d4:	rsble	r2, r8, r0, lsl #18
    49d8:	strmi	r4, [r7], -sp, lsl #12
    49dc:	b	fe5c29d8 <putsgent@@Base+0xfe5b9ed8>
    49e0:	ldrbtmi	r4, [lr], #-3664	; 0xfffff1b0
    49e4:	strtmi	r4, [r8], -r4, lsl #12
    49e8:	b	fe4429e4 <putsgent@@Base+0xfe439ee4>
    49ec:	cfstrsne	mvf4, [r1], #16
    49f0:	strcc	r9, [r1], #-260	; 0xfffffefc
    49f4:			; <UNDEFINED> instruction: 0xf0004608
    49f8:			; <UNDEFINED> instruction: 0x9701ff93
    49fc:			; <UNDEFINED> instruction: 0xf04f9904
    4a00:	andcs	r3, r1, #-67108861	; 0xfc000003
    4a04:	strls	r9, [r0], -r2, lsl #10
    4a08:			; <UNDEFINED> instruction: 0xf7fd4607
    4a0c:	addmi	lr, r4, #224, 22	; 0x38000
    4a10:	teqcs	sp, r6, ror #2
    4a14:			; <UNDEFINED> instruction: 0xf7fd4638
    4a18:	stmdacs	r0, {r7, r9, fp, sp, lr, pc}
    4a1c:	blmi	10b8b74 <putsgent@@Base+0x10b0074>
    4a20:	bleq	1ff8a8 <putsgent@@Base+0x1f6da8>
    4a24:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    4a28:			; <UNDEFINED> instruction: 0xf1b8a800
    4a2c:	subsle	r0, r1, r0, lsl #30
    4a30:	streq	pc, [r4], -sl, lsr #3
    4a34:			; <UNDEFINED> instruction: 0xf8562400
    4a38:	ldrbmi	r5, [sl], -r4, lsl #30
    4a3c:	b	13d6324 <putsgent@@Base+0x13cd824>
    4a40:	strtmi	r0, [r9], -r4, lsl #19
    4a44:	bl	fe642a40 <putsgent@@Base+0xfe639f40>
    4a48:			; <UNDEFINED> instruction: 0xf815b928
    4a4c:	blcs	10a80 <putsgent@@Base+0x7f80>
    4a50:	blcs	f746b8 <putsgent@@Base+0xf6bbb8>
    4a54:	strcc	sp, [r1], #-45	; 0xffffffd3
    4a58:	mvnle	r4, r4, asr #10
    4a5c:	stclne	13, cr4, [r3], #-204	; 0xffffff34
    4a60:	ldrbtmi	r0, [sp], #-161	; 0xffffff5f
    4a64:	ldreq	r6, [fp, -fp, rrx]
    4a68:	tstcc	r4, r8, lsl pc
    4a6c:	eorvc	pc, r4, sl, asr #16
    4a70:	movwcs	sp, #5
    4a74:	andcc	pc, r1, sl, asr #16
    4a78:	pop	{r0, r1, r2, ip, sp, pc}
    4a7c:	usub8mi	r8, r0, r0
    4a80:			; <UNDEFINED> instruction: 0xf7fd3144
    4a84:			; <UNDEFINED> instruction: 0x4682e976
    4a88:	eorsle	r2, r2, r0, lsl #16
    4a8c:	blmi	a2aea8 <putsgent@@Base+0xa223a8>
    4a90:	stmiapl	fp, {r1, r3, r5, fp, sp, lr}^
    4a94:	addsmi	r6, r1, #1638400	; 0x190000
    4a98:			; <UNDEFINED> instruction: 0xf8c3bf08
    4a9c:	blmi	96caa4 <putsgent@@Base+0x963fa4>
    4aa0:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}^
    4aa4:	addeq	r6, r9, r8, lsl r0
    4aa8:			; <UNDEFINED> instruction: 0xf000e7e3
    4aac:	strmi	pc, [r7], -r7, ror #30
    4ab0:	strtmi	lr, [r8], -pc, lsr #15
    4ab4:	ldm	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4ab8:	ldrbtmi	r4, [fp], #-2847	; 0xfffff4e1
    4abc:			; <UNDEFINED> instruction: 0xf843681b
    4ac0:	andlt	r7, r7, r9
    4ac4:	svchi	0x00f0e8bd
    4ac8:	andlt	r4, r7, r8, lsr r6
    4acc:	svcmi	0x00f0e8bd
    4ad0:	stmialt	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4ad4:	tstcs	r4, r1, lsl #4
    4ad8:			; <UNDEFINED> instruction: 0xf8ca605a
    4adc:	strb	r7, [r8, r0]
    4ae0:	rsbcs	r4, r4, #22528	; 0x5800
    4ae4:	ldmdami	r7, {r1, r2, r4, r8, fp, lr}
    4ae8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    4aec:			; <UNDEFINED> instruction: 0xf7fd4478
    4af0:	ldmdbmi	r5, {r1, r3, r4, r5, r6, r8, r9, fp, sp, lr, pc}
    4af4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    4af8:	ldmdb	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4afc:	blmi	4eb318 <putsgent@@Base+0x4e2818>
    4b00:	ldmdavs	r9, {r0, r1, r4, r6, r7, fp, ip, lr}
    4b04:	bl	cc2b00 <putsgent@@Base+0xcba000>
    4b08:	movwcs	lr, #2517	; 0x9d5
    4b0c:	rsbvs	r3, fp, r1, lsl #22
    4b10:	eoreq	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    4b14:	stmia	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4b18:	ldrdge	lr, [r0, -r5]
    4b1c:	str	r0, [r8, r9, lsl #1]!
    4b20:	andeq	r6, r1, r4, asr #7
    4b24:	ldrdeq	r5, [r0], -r6
    4b28:	andeq	r9, r1, r8, lsl #5
    4b2c:	andeq	r9, r1, sl, asr #4
    4b30:	andeq	r0, r0, r8, asr r2
    4b34:	andeq	r9, r1, ip, lsl #4
    4b38:	strdeq	r9, [r1], -r2
    4b3c:			; <UNDEFINED> instruction: 0x000051bc
    4b40:	ldrdeq	r5, [r0], -r6
    4b44:	ldrdeq	r5, [r0], -ip
    4b48:	andeq	r5, r0, sl, ror #1
    4b4c:	andeq	r0, r0, r8, lsr r2
    4b50:	svcmi	0x00f0e92d
    4b54:	stmdaeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    4b58:	blhi	c0014 <putsgent@@Base+0xb7514>
    4b5c:	blmi	fd745c <putsgent@@Base+0xfce95c>
    4b60:			; <UNDEFINED> instruction: 0xf2ad447a
    4b64:	ldmpl	r3, {r2, r3, r4, r8, sl, fp, lr}^
    4b68:			; <UNDEFINED> instruction: 0xf8cd681b
    4b6c:			; <UNDEFINED> instruction: 0xf04f3414
    4b70:	stclle	3, cr0, [r8, #-0]
    4b74:			; <UNDEFINED> instruction: 0xf1a14b3a
    4b78:			; <UNDEFINED> instruction: 0xf8df0904
    4b7c:			; <UNDEFINED> instruction: 0xf04fa0e8
    4b80:	ldrbtmi	r0, [fp], #-2817	; 0xfffff4ff
    4b84:	blmi	e29798 <putsgent@@Base+0xe20c98>
    4b88:	ldrbtmi	r4, [fp], #-1274	; 0xfffffb06
    4b8c:	bcc	4403b4 <putsgent@@Base+0x4378b4>
    4b90:	svcvs	0x0004f859
    4b94:			; <UNDEFINED> instruction: 0xf7fd4630
    4b98:			; <UNDEFINED> instruction: 0xf5b0e9ba
    4b9c:	eorle	r6, pc, #128, 30	; 0x200
    4ba0:			; <UNDEFINED> instruction: 0x4630213d
    4ba4:	ldmib	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4ba8:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    4bac:			; <UNDEFINED> instruction: 0xf8dad03a
    4bb0:	ldrbmi	r4, [r5], -r0
    4bb4:	sub	fp, r8, r4, lsr #18
    4bb8:	svcmi	0x0004f855
    4bbc:	suble	r2, r4, r0, lsl #24
    4bc0:			; <UNDEFINED> instruction: 0xf7fd4620
    4bc4:	strtmi	lr, [r1], -r4, lsr #19
    4bc8:	ldrtmi	r4, [r0], -r2, lsl #12
    4bcc:	b	ff542bc8 <putsgent@@Base+0xff53a0c8>
    4bd0:	mvnsle	r2, r0, lsl #16
    4bd4:	blne	fefefff0 <putsgent@@Base+0xfefe74f0>
    4bd8:	ldrtmi	r4, [r1], -r4, lsl #12
    4bdc:	orrvs	pc, r0, #1325400064	; 0x4f000000
    4be0:			; <UNDEFINED> instruction: 0x4628463a
    4be4:	stmia	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4be8:	bne	440450 <putsgent@@Base+0x437950>
    4bec:	strtmi	r2, [r0], -r5, lsl #4
    4bf0:			; <UNDEFINED> instruction: 0xf7fd55ec
    4bf4:			; <UNDEFINED> instruction: 0x462ae898
    4bf8:	andcs	r4, r1, r1, lsl #12
    4bfc:	stmib	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4c00:	stmdaeq	r1, {r3, r4, r5, r7, r8, ip, sp, lr, pc}
    4c04:	bmi	67931c <putsgent@@Base+0x67081c>
    4c08:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
    4c0c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4c10:	ldrcc	pc, [r4], #-2269	; 0xfffff723
    4c14:	tstle	sp, sl, asr r0
    4c18:	lfmmi	f7, 1, [ip, #-52]	; 0xffffffcc
    4c1c:	blhi	bff18 <putsgent@@Base+0xb7418>
    4c20:	svchi	0x00f0e8bd
    4c24:			; <UNDEFINED> instruction: 0xac059a03
    4c28:	orrvs	pc, r0, #1325400064	; 0x4f000000
    4c2c:	andlt	pc, r4, sp, asr #17
    4c30:			; <UNDEFINED> instruction: 0x46204619
    4c34:	andcs	r9, r1, #0, 4
    4c38:			; <UNDEFINED> instruction: 0xf7fd4493
    4c3c:			; <UNDEFINED> instruction: 0xf8d9eac8
    4c40:	strtmi	r1, [r0], -r0
    4c44:	mcr2	7, 6, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    4c48:			; <UNDEFINED> instruction: 0x4630e7da
    4c4c:			; <UNDEFINED> instruction: 0xf7ff2100
    4c50:			; <UNDEFINED> instruction: 0xe7d5febb
    4c54:	ldmda	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4c58:	andeq	r6, r1, r4, lsr r2
    4c5c:	andeq	r0, r0, r8, lsr #4
    4c60:	andeq	r5, r0, r6, ror r0
    4c64:	andeq	r6, r1, ip, lsl #10
    4c68:	andeq	r5, r0, r2, ror r0
    4c6c:	andeq	r6, r1, sl, lsl #3
    4c70:	mvnsmi	lr, #737280	; 0xb4000
    4c74:	bmi	c5793c <putsgent@@Base+0xc4ee3c>
    4c78:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    4c7c:			; <UNDEFINED> instruction: 0xf8d6681e
    4c80:			; <UNDEFINED> instruction: 0xf1b99000
    4c84:	suble	r0, r5, r0, lsl #30
    4c88:	ldrsbthi	pc, [r4], pc	; <UNPREDICTABLE>
    4c8c:	ldrbtmi	r4, [r8], #1591	; 0x637
    4c90:	ldrdmi	pc, [r0], -r8
    4c94:	stmdblt	r4!, {r0, r2, r6, r9, sl, lr}
    4c98:			; <UNDEFINED> instruction: 0xf855e047
    4c9c:	stccs	15, cr4, [r0], {4}
    4ca0:	strtmi	sp, [r0], -r3, asr #32
    4ca4:	ldmdb	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4ca8:	strmi	r4, [r2], -r1, lsr #12
    4cac:			; <UNDEFINED> instruction: 0xf7fd4648
    4cb0:	stmdacs	r0, {r2, r5, r6, r9, fp, sp, lr, pc}
    4cb4:	ldmdavs	fp!, {r0, r4, r5, r6, r7, r8, ip, lr, pc}
    4cb8:			; <UNDEFINED> instruction: 0x463bb153
    4cbc:			; <UNDEFINED> instruction: 0xf843685a
    4cc0:	bcs	f8d8 <putsgent@@Base+0x6dd8>
    4cc4:			; <UNDEFINED> instruction: 0xf8d7d1fa
    4cc8:			; <UNDEFINED> instruction: 0xf1b99000
    4ccc:	bicsle	r0, pc, r0, lsl #30
    4cd0:	mvnslt	r6, r5, lsr r8
    4cd4:	ldrbtmi	r4, [pc], #-3867	; 4cdc <tcgetattr@plt+0x2ae0>
    4cd8:			; <UNDEFINED> instruction: 0xf1076bbc
    4cdc:	mvnslt	r0, r8, lsr r8
    4ce0:			; <UNDEFINED> instruction: 0xf7fd4620
    4ce4:			; <UNDEFINED> instruction: 0x4621e914
    4ce8:	strtmi	r4, [r8], -r2, lsl #12
    4cec:	b	1142ce8 <putsgent@@Base+0x113a1e8>
    4cf0:	strmi	r2, [r3], -pc, lsr #2
    4cf4:	ldmdblt	fp!, {r3, r5, r9, sl, lr}^
    4cf8:	stmdb	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4cfc:	ldmdavs	r3!, {r5, r6, r8, ip, sp, pc}
    4d00:	ldrtmi	fp, [r3], -r3, asr #2
    4d04:			; <UNDEFINED> instruction: 0xf843685a
    4d08:	bcs	f920 <putsgent@@Base+0x6e20>
    4d0c:	ldmdavs	r5!, {r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    4d10:	mvnle	r2, r0, lsl #26
    4d14:	mvnshi	lr, #12386304	; 0xbd0000
    4d18:	svcmi	0x0004f858
    4d1c:	bicsle	r2, pc, r0, lsl #24
    4d20:	svcpl	0x0004f856
    4d24:	bicsle	r2, r7, r0, lsl #26
    4d28:			; <UNDEFINED> instruction: 0xf857e7f4
    4d2c:			; <UNDEFINED> instruction: 0xf1b99f04
    4d30:			; <UNDEFINED> instruction: 0xd1ad0f00
    4d34:	svclt	0x0000e7cc
    4d38:	andeq	r6, r1, ip, lsl r1
    4d3c:	andeq	r0, r0, r8, asr r2
    4d40:	andeq	r6, r1, r6, lsl #8
    4d44:			; <UNDEFINED> instruction: 0x000163be
    4d48:	mvnsmi	lr, sp, lsr #18
    4d4c:	suble	r2, r1, r0, lsl #18
    4d50:	movslt	r4, #4, 12	; 0x400000
    4d54:	strmi	r6, [lr], -r0, lsl #16
    4d58:	stmdblt	r8!, {r8, sl, sp}
    4d5c:	stclne	0, cr14, [fp], #-188	; 0xffffff44
    4d60:	eoreq	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    4d64:	ldrmi	fp, [sp], -r8, asr #2
    4d68:			; <UNDEFINED> instruction: 0xf7fc4631
    4d6c:	stmdacs	r0, {r2, r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    4d70:			; <UNDEFINED> instruction: 0x46a0d1f5
    4d74:	pop	{r6, r9, sl, lr}
    4d78:	stfnep	f0, [r8], #960	; 0x3c0
    4d7c:			; <UNDEFINED> instruction: 0xf0000080
    4d80:	stmdavs	r2!, {r0, r1, r2, r3, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    4d84:			; <UNDEFINED> instruction: 0xb1ba4680
    4d88:	movwcs	r1, #3841	; 0xf01
    4d8c:	svccs	0x0004f841
    4d90:			; <UNDEFINED> instruction: 0xf854461d
    4d94:	movwcc	r2, #7940	; 0x1f04
    4d98:	bcs	501c <tcgetattr@plt+0x2e20>
    4d9c:	strcc	sp, [r2, #-502]	; 0xfffffe0a
    4da0:	adceq	r4, sp, r7, asr #8
    4da4:			; <UNDEFINED> instruction: 0xf0004630
    4da8:	movwcs	pc, #3561	; 0xde9	; <UNPREDICTABLE>
    4dac:			; <UNDEFINED> instruction: 0x46406038
    4db0:	andcc	pc, r5, r8, asr #16
    4db4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    4db8:	strcs	r4, [r4, #-1543]	; 0xfffff9f9
    4dbc:	strdcs	lr, [r8], -r2
    4dc0:	blmi	27ed3c <putsgent@@Base+0x27623c>
    4dc4:	stmdbmi	r9, {r2, r4, r5, r9, sp}
    4dc8:	ldrbtmi	r4, [fp], #-2057	; 0xfffff7f7
    4dcc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    4dd0:	b	242dcc <putsgent@@Base+0x23a2cc>
    4dd4:	eorscs	r4, r3, #7168	; 0x1c00
    4dd8:	stmdami	r8, {r0, r1, r2, r8, fp, lr}
    4ddc:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    4de0:			; <UNDEFINED> instruction: 0xf7fd4478
    4de4:	svclt	0x0000ea00
    4de8:	andeq	r4, r0, sl, lsl pc
    4dec:	andeq	r4, r0, r0, ror #29
    4df0:	strdeq	r4, [r0], -r6
    4df4:	andeq	r4, r0, r8, lsl #30
    4df8:	andeq	r4, r0, lr, asr #29
    4dfc:	ldrdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    4e00:	ldrbmi	lr, [r0, sp, lsr #18]!
    4e04:	eorsle	r2, sl, r0, lsl #18
    4e08:	stmdacs	r0, {r1, r7, r9, sl, lr}
    4e0c:	stmdavs	r4, {r0, r6, ip, lr, pc}
    4e10:			; <UNDEFINED> instruction: 0xf04fb384
    4e14:	strmi	r0, [lr], -r0, lsl #18
    4e18:	strbmi	r4, [sp], -r7, lsl #12
    4e1c:	strtmi	r4, [r0], -r0, lsl #13
    4e20:			; <UNDEFINED> instruction: 0xf7fc4631
    4e24:	tstlt	r8, r0, lsl #30
    4e28:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    4e2c:	svcmi	0x0004f858
    4e30:	cfstr32cs	mvfx3, [r0], {1}
    4e34:	strmi	sp, [r9, #499]!	; 0x1f3
    4e38:			; <UNDEFINED> instruction: 0xf109d01c
    4e3c:	addeq	r0, r0, r1
    4e40:	stc2l	0, cr15, [lr, #-0]
    4e44:	ldrdpl	pc, [r0], -sl
    4e48:			; <UNDEFINED> instruction: 0xb1b54682
    4e4c:			; <UNDEFINED> instruction: 0x46284631
    4e50:	mcr	7, 7, pc, cr8, cr12, {7}	; <UNPREDICTABLE>
    4e54:	bl	2850e8 <putsgent@@Base+0x27c5e8>
    4e58:			; <UNDEFINED> instruction: 0xb1280203
    4e5c:			; <UNDEFINED> instruction: 0xf84a3304
    4e60:	bl	298ef8 <putsgent@@Base+0x2903f8>
    4e64:	strcc	r0, [r1], #-515	; 0xfffffdfd
    4e68:	svcpl	0x0004f857
    4e6c:	mvnle	r2, r0, lsl #26
    4e70:	andsvs	r2, r3, r0, lsl #6
    4e74:	pop	{r4, r6, r9, sl, lr}
    4e78:			; <UNDEFINED> instruction: 0x460287f0
    4e7c:	blmi	2bee64 <putsgent@@Base+0x2b6364>
    4e80:	stmdbmi	sl, {r0, r2, r5, r6, r9, sp}
    4e84:	ldrbtmi	r4, [fp], #-2058	; 0xfffff7f6
    4e88:	movwcc	r4, #50297	; 0xc479
    4e8c:			; <UNDEFINED> instruction: 0xf7fd4478
    4e90:	blmi	23f540 <putsgent@@Base+0x236a40>
    4e94:	stmdbmi	r8, {r1, r2, r5, r6, r9, sp}
    4e98:	ldrbtmi	r4, [fp], #-2056	; 0xfffff7f8
    4e9c:	movwcc	r4, #50297	; 0xc479
    4ea0:			; <UNDEFINED> instruction: 0xf7fd4478
    4ea4:	svclt	0x0000e9a0
    4ea8:	andeq	r4, r0, lr, asr lr
    4eac:	andeq	r4, r0, r4, lsr #28
    4eb0:	andeq	r4, r0, r8, lsr #28
    4eb4:	andeq	r4, r0, sl, asr #28
    4eb8:	andeq	r4, r0, r0, lsl lr
    4ebc:	andeq	r4, r0, r4, lsr #28
    4ec0:	movtlt	fp, #34296	; 0x85f8
    4ec4:	strmi	r6, [r4], -r3, lsl #16
    4ec8:	cmplt	fp, r4
    4ecc:	movwcs	r4, #1570	; 0x622
    4ed0:	svcne	0x0004f852
    4ed4:	movwcc	r4, #5656	; 0x1618
    4ed8:	mvnsle	r2, r0, lsl #18
    4edc:	addeq	r3, r0, r2
    4ee0:	ldc2	0, cr15, [lr, #-0]
    4ee4:	strmi	r6, [r7], -r3, lsr #16
    4ee8:	svcne	0x0006b18b
    4eec:	ldrmi	r2, [r8], -r0, lsl #10
    4ef0:			; <UNDEFINED> instruction: 0xf0003501
    4ef4:			; <UNDEFINED> instruction: 0xf846fd43
    4ef8:			; <UNDEFINED> instruction: 0xf8540f04
    4efc:	blcs	14b14 <putsgent@@Base+0xc014>
    4f00:	bl	1f96dc <putsgent@@Base+0x1f0bdc>
    4f04:	movwcs	r0, #1413	; 0x585
    4f08:	eorvs	r4, fp, r8, lsr r6
    4f0c:			; <UNDEFINED> instruction: 0x4605bdf8
    4f10:	ldrtmi	r2, [r8], -r0, lsl #6
    4f14:	ldcllt	0, cr6, [r8, #172]!	; 0xac
    4f18:	addscs	r4, fp, #4, 22	; 0x1000
    4f1c:	stmdami	r5, {r2, r8, fp, lr}
    4f20:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    4f24:	ldrbtmi	r3, [r8], #-792	; 0xfffffce8
    4f28:	ldmdb	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4f2c:	andeq	r4, r0, r4, asr #27
    4f30:	andeq	r4, r0, sl, lsl #27
    4f34:	muleq	r0, lr, sp
    4f38:	biclt	fp, r9, r8, lsr r5
    4f3c:	cmnlt	r8, r4, lsl #12
    4f40:	strmi	r6, [sp], -r0, lsl #16
    4f44:	and	fp, r8, r8, lsl r9
    4f48:	svceq	0x0004f854
    4f4c:	strtmi	fp, [r9], -r8, lsr #2
    4f50:	mcr	7, 3, pc, cr8, cr12, {7}	; <UNPREDICTABLE>
    4f54:	mvnsle	r2, r0, lsl #16
    4f58:	ldclt	0, cr2, [r8, #-4]!
    4f5c:	adcscs	r4, r5, #9216	; 0x2400
    4f60:	stmdami	sl, {r0, r3, r8, fp, lr}
    4f64:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    4f68:	ldrbtmi	r3, [r8], #-804	; 0xfffffcdc
    4f6c:	ldmdb	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4f70:	adcscs	r4, r4, #7168	; 0x1c00
    4f74:	stmdami	r8, {r0, r1, r2, r8, fp, lr}
    4f78:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    4f7c:	ldrbtmi	r3, [r8], #-804	; 0xfffffcdc
    4f80:	ldmdb	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4f84:	andeq	r4, r0, r0, lsl #27
    4f88:	andeq	r4, r0, r6, asr #26
    4f8c:	andeq	r4, r0, sl, asr sp
    4f90:	andeq	r4, r0, ip, ror #26
    4f94:	andeq	r4, r0, r2, lsr sp
    4f98:	andeq	r4, r0, r6, lsr sp
    4f9c:	mvnsmi	lr, sp, lsr #18
    4fa0:			; <UNDEFINED> instruction: 0xf000b360
    4fa4:	strcs	pc, [r0], -fp, ror #25
    4fa8:	and	r4, r1, r5, lsl #12
    4fac:	strcc	r3, [r1], -r1
    4fb0:			; <UNDEFINED> instruction: 0xf7fc212c
    4fb4:			; <UNDEFINED> instruction: 0x4604efb2
    4fb8:	mvnsle	r2, r0, lsl #16
    4fbc:			; <UNDEFINED> instruction: 0x00801cb0
    4fc0:	stc2	0, cr15, [lr]
    4fc4:	strmi	r7, [r7], -fp, lsr #16
    4fc8:	svcne	0x0006b1a3
    4fcc:	and	r4, r3, r0, lsr #13
    4fd0:	strmi	r3, [r5], -r1, lsl #8
    4fd4:	blhi	82ff0 <putsgent@@Base+0x7a4f0>
    4fd8:			; <UNDEFINED> instruction: 0x212c4628
    4fdc:	svcpl	0x0004f846
    4fe0:	svc	0x009af7fc
    4fe4:	mvnsle	r2, r0, lsl #16
    4fe8:			; <UNDEFINED> instruction: 0xf8473401
    4fec:	ldrtmi	r0, [r8], -r4, lsr #32
    4ff0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    4ff4:	ldrtmi	r6, [r8], -r3
    4ff8:	ldrhhi	lr, [r0, #141]!	; 0x8d
    4ffc:	sbccs	r4, sp, #4, 22	; 0x1000
    5000:	stmdami	r5, {r2, r8, fp, lr}
    5004:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    5008:	ldrbtmi	r3, [r8], #-816	; 0xfffffcd0
    500c:	stmia	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5010:	andeq	r4, r0, r0, ror #25
    5014:	andeq	r4, r0, r6, lsr #25
    5018:	andeq	r4, r0, sl, asr #25
    501c:			; <UNDEFINED> instruction: 0xf7fcb538
    5020:	strmi	lr, [r4], -lr, lsl #28
    5024:	mrc	7, 1, APSR_nzcv, cr4, cr12, {7}
    5028:	tstlt	ip, r5, lsl #12
    502c:	stmdblt	r3!, {r0, r1, r5, fp, ip, sp, lr}
    5030:	pop	{r3, r5, r9, sl, lr}
    5034:			; <UNDEFINED> instruction: 0xf0004038
    5038:			; <UNDEFINED> instruction: 0x4620bbd7
    503c:	blx	e41046 <putsgent@@Base+0xe38546>
    5040:	rscsle	r2, r5, r0, lsl #16
    5044:	adcmi	r6, fp, #8585216	; 0x830000
    5048:	ldfltd	f5, [r8, #-968]!	; 0xfffffc38
    504c:	andcs	r4, r4, r3, lsr sl
    5050:	ldrlt	r4, [r0, #-2867]	; 0xfffff4cd
    5054:	addlt	r4, r6, sl, ror r4
    5058:	andcs	r5, r0, #13828096	; 0xd30000
    505c:	strtmi	r4, [r1], -ip, ror #12
    5060:	movwls	r6, #22555	; 0x581b
    5064:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5068:	stmib	sp, {r8, r9, sp}^
    506c:	stmib	sp, {r1, r8, r9, sp}^
    5070:			; <UNDEFINED> instruction: 0xf7fc2300
    5074:			; <UNDEFINED> instruction: 0x4621edfc
    5078:			; <UNDEFINED> instruction: 0xf04f2009
    507c:			; <UNDEFINED> instruction: 0xf04f32ff
    5080:	stmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
    5084:	stmib	sp, {r1, r8, r9, sp}^
    5088:			; <UNDEFINED> instruction: 0xf7fc2300
    508c:			; <UNDEFINED> instruction: 0x4621edf0
    5090:			; <UNDEFINED> instruction: 0xf7fc2000
    5094:	strtmi	lr, [r1], -ip, ror #27
    5098:			; <UNDEFINED> instruction: 0xf7fc2002
    509c:	strtmi	lr, [r1], -r8, ror #27
    50a0:			; <UNDEFINED> instruction: 0xf7fc2001
    50a4:	strtmi	lr, [r1], -r4, ror #27
    50a8:			; <UNDEFINED> instruction: 0xf7fc2007
    50ac:	strtmi	lr, [r1], -r0, ror #27
    50b0:			; <UNDEFINED> instruction: 0xf7fc2005
    50b4:			; <UNDEFINED> instruction: 0x4621eddc
    50b8:			; <UNDEFINED> instruction: 0xf7fc2003
    50bc:	ldrdcs	lr, [r1, -r8]
    50c0:			; <UNDEFINED> instruction: 0xf7fc200e
    50c4:	tstcs	r1, lr, lsl lr
    50c8:			; <UNDEFINED> instruction: 0xf7fc4608
    50cc:	tstcs	r1, sl, lsl lr
    50d0:			; <UNDEFINED> instruction: 0xf7fc2002
    50d4:	tstcs	r1, r6, lsl lr
    50d8:			; <UNDEFINED> instruction: 0xf7fc200d
    50dc:	tstcs	r1, r2, lsl lr
    50e0:			; <UNDEFINED> instruction: 0xf7fc2003
    50e4:	tstcs	r1, lr, lsl #28
    50e8:			; <UNDEFINED> instruction: 0xf7fc200f
    50ec:	tstcs	r1, sl, lsl #28
    50f0:			; <UNDEFINED> instruction: 0xf7fc2014
    50f4:	tstcs	r1, r6, lsl #28
    50f8:			; <UNDEFINED> instruction: 0xf7fc2016
    50fc:	eorscs	lr, pc, r2, lsl #28
    5100:	ldmda	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5104:	blmi	197928 <putsgent@@Base+0x18ee28>
    5108:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    510c:	blls	15f17c <putsgent@@Base+0x15667c>
    5110:	qaddle	r4, sl, r1
    5114:	ldclt	0, cr11, [r0, #-24]	; 0xffffffe8
    5118:	mrc	7, 0, APSR_nzcv, cr6, cr12, {7}
    511c:	andeq	r5, r1, r0, asr #26
    5120:	andeq	r0, r0, r8, lsr #4
    5124:	andeq	r5, r1, ip, lsl #25
    5128:	svcmi	0x00f0e92d
    512c:	blmi	1c4c96c <putsgent@@Base+0x1c43e6c>
    5130:	ldrbtmi	fp, [fp], #-133	; 0xffffff7b
    5134:	stclle	3, cr9, [ip, #-8]
    5138:			; <UNDEFINED> instruction: 0x81bcf8df
    513c:	ldrmi	r4, [r4], -r2, lsl #13
    5140:	ldrbtmi	r2, [r8], #1281	; 0x501
    5144:	strtmi	r2, [r1], r0, lsl #14
    5148:	bllt	1432a0 <putsgent@@Base+0x13a7a0>
    514c:	ldrbmi	r4, [r8], -r1, asr #12
    5150:	stcl	7, cr15, [r8, #-1008]!	; 0xfffffc10
    5154:	ldrbmi	fp, [r8], -r8, lsr #2
    5158:			; <UNDEFINED> instruction: 0xf7fc4651
    515c:	strtmi	lr, [fp], -r4, ror #26
    5160:	svccs	0x0000b928
    5164:	adcsmi	sp, r5, #56, 2
    5168:	suble	r4, sl, fp, lsr #12
    516c:	addsmi	r6, lr, #2555904	; 0x270000
    5170:	streq	pc, [r1, #-261]	; 0xfffffefb
    5174:	cmnlt	r7, #59136	; 0xe700
    5178:	svc	0x001ef7fc
    517c:			; <UNDEFINED> instruction: 0xf7fc4604
    5180:			; <UNDEFINED> instruction: 0x4601ef1c
    5184:			; <UNDEFINED> instruction: 0xf7fc4620
    5188:	stmdacs	r0, {r5, r6, r8, r9, sl, fp, sp, lr, pc}
    518c:			; <UNDEFINED> instruction: 0xf7fcd151
    5190:	strmi	lr, [r4], -r0, lsl #27
    5194:	ldcl	7, cr15, [ip, #-1008]!	; 0xfffffc10
    5198:	strtmi	r4, [r0], -r1, lsl #12
    519c:	mrc	7, 6, APSR_nzcv, cr4, cr12, {7}
    51a0:	stmdacs	r0, {r2, r9, sl, lr}
    51a4:	ldmdavc	fp!, {r0, r2, r6, r8, ip, lr, pc}
    51a8:			; <UNDEFINED> instruction: 0xf0402b2f
    51ac:	strmi	r8, [r1], -sp, lsl #1
    51b0:			; <UNDEFINED> instruction: 0xf7fc4638
    51b4:			; <UNDEFINED> instruction: 0x4605ef3e
    51b8:	cmnle	pc, r0, lsl #16
    51bc:			; <UNDEFINED> instruction: 0xf7fc4638
    51c0:			; <UNDEFINED> instruction: 0x4604edf0
    51c4:	cmnle	r3, r0, lsl #16
    51c8:			; <UNDEFINED> instruction: 0xf7fc4638
    51cc:	stmdacs	r0, {r1, r2, r3, r5, r9, sl, fp, sp, lr, pc}
    51d0:	andlt	sp, r5, lr, asr #2
    51d4:	svchi	0x00f0e8bd
    51d8:	andcs	r9, r5, #2, 26	; 0x80
    51dc:	andcs	r4, r0, r7, asr #22
    51e0:	stmiapl	fp!, {r0, r1, r2, r6, r8, fp, lr}^
    51e4:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    51e8:	ldc	7, cr15, [ip, #1008]	; 0x3f0
    51ec:	tstcs	r1, r5, asr #22
    51f0:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    51f4:	strtmi	r4, [r0], -r2, lsl #12
    51f8:	svc	0x0014f7fc
    51fc:			; <UNDEFINED> instruction: 0xf7fc2003
    5200:	mcrls	14, 0, lr, cr2, cr4, {3}
    5204:	blmi	f4da20 <putsgent@@Base+0xf44f20>
    5208:	ldmdbmi	pc!, {r3, r4, r5, r9, sl, lr}	; <UNPREDICTABLE>
    520c:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
    5210:			; <UNDEFINED> instruction: 0xf7fc681d
    5214:	blmi	f0083c <putsgent@@Base+0xef7d3c>
    5218:			; <UNDEFINED> instruction: 0xf8d92101
    521c:	ldmpl	r3!, {lr}^
    5220:	ldmdavs	fp, {sl, ip, pc}
    5224:	strtmi	r4, [r8], -r2, lsl #12
    5228:	mrc	7, 7, APSR_nzcv, cr12, cr12, {7}
    522c:			; <UNDEFINED> instruction: 0xf7fc2003
    5230:	stcls	14, cr14, [r2, #-368]	; 0xfffffe90
    5234:	blmi	c4da50 <putsgent@@Base+0xc44f50>
    5238:	ldmdbmi	r4!, {sp}
    523c:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
    5240:			; <UNDEFINED> instruction: 0xf7fc681c
    5244:	blmi	c0080c <putsgent@@Base+0xbf7d0c>
    5248:	stmiapl	fp!, {r0, r1, ip, pc}^
    524c:	movwls	r6, #10267	; 0x281b
    5250:	mrc	7, 4, APSR_nzcv, cr2, cr12, {7}
    5254:			; <UNDEFINED> instruction: 0xf7fc6800
    5258:	ldmib	sp, {r1, r4, r9, sl, fp, sp, lr, pc}^
    525c:	strmi	r3, [r1], -r2, lsl #4
    5260:	tstls	r0, r0, lsr #12
    5264:			; <UNDEFINED> instruction: 0xf7fc2101
    5268:	ldrdcs	lr, [r1], -lr	; <UNPREDICTABLE>
    526c:	mrc	7, 1, APSR_nzcv, cr12, cr12, {7}
    5270:	strtmi	r4, [r0], -r7, lsr #18
    5274:	andcs	r4, r5, #33792	; 0x8400
    5278:	cfstrsls	mvf4, [r2, #-484]	; 0xfffffe1c
    527c:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    5280:	ldcl	7, cr15, [r0, #-1008]	; 0xfffffc10
    5284:	andls	r4, r3, pc, lsl fp
    5288:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    528c:			; <UNDEFINED> instruction: 0xf7fc9302
    5290:	stmdavs	r0, {r2, r4, r5, r6, r9, sl, fp, sp, lr, pc}
    5294:	ldcl	7, cr15, [r2, #1008]!	; 0x3f0
    5298:	andcc	lr, r2, #3620864	; 0x374000
    529c:	strtmi	r4, [r0], -r1, lsl #12
    52a0:	smlabtvc	r0, sp, r9, lr
    52a4:			; <UNDEFINED> instruction: 0xf7fc2101
    52a8:			; <UNDEFINED> instruction: 0x2003eebe
    52ac:	mrc	7, 0, APSR_nzcv, cr12, cr12, {7}
    52b0:			; <UNDEFINED> instruction: 0x46284918
    52b4:	andcs	r4, r5, #17408	; 0x4400
    52b8:			; <UNDEFINED> instruction: 0xe7de4479
    52bc:			; <UNDEFINED> instruction: 0x46204916
    52c0:	andcs	r4, r5, #14336	; 0x3800
    52c4:			; <UNDEFINED> instruction: 0xe7d84479
    52c8:	andcs	r9, r5, #2, 26	; 0x80
    52cc:	ldmdbmi	r3, {r0, r1, r3, r8, r9, fp, lr}
    52d0:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
    52d4:			; <UNDEFINED> instruction: 0xf7fc681c
    52d8:	blmi	2c0778 <putsgent@@Base+0x2b7c78>
    52dc:	stmiapl	fp!, {r0, r8, sp}^
    52e0:	ldmdavs	fp, {r8, r9, sl, ip, pc}
    52e4:	strtmi	r4, [r0], -r2, lsl #12
    52e8:	mrc	7, 4, APSR_nzcv, cr12, cr12, {7}
    52ec:			; <UNDEFINED> instruction: 0xf7fc2003
    52f0:	svclt	0x0000edfc
    52f4:	andeq	r5, r1, r2, ror #24
    52f8:	andeq	r4, r0, r2, ror #23
    52fc:	andeq	r0, r0, r8, lsr r2
    5300:	andeq	r4, r0, r8, asr #22
    5304:	andeq	r0, r0, r4, lsr r2
    5308:	andeq	r4, r0, lr, lsr fp
    530c:	andeq	r4, r0, r6, lsr fp
    5310:	muleq	r0, ip, fp
    5314:	andeq	r4, r0, ip, lsr #22
    5318:	strdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    531c:	andeq	r4, r0, r6, asr #21
    5320:	tstcs	r0, r2, lsl sl
    5324:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
    5328:	addlt	fp, r4, r0, lsl r5
    532c:	stmdage	r1, {r0, r1, r4, r6, r7, fp, ip, lr}
    5330:	movwls	r6, #14363	; 0x381b
    5334:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5338:	ldcl	7, cr15, [ip, #-1008]!	; 0xfffffc10
    533c:	strcc	lr, [r1], #-2525	; 0xfffff623
    5340:			; <UNDEFINED> instruction: 0xf7fc405c
    5344:	rsbmi	lr, r0, ip, asr #27
    5348:	stc	7, cr15, [r4], {252}	; 0xfc
    534c:	andcs	r4, r1, #9216	; 0x2400
    5350:	andsvs	r4, sl, fp, ror r4
    5354:	blmi	197b7c <putsgent@@Base+0x18f07c>
    5358:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    535c:	blls	df3cc <putsgent@@Base+0xd68cc>
    5360:	qaddle	r4, sl, r1
    5364:	ldclt	0, cr11, [r0, #-16]
    5368:	stcl	7, cr15, [lr], #1008	; 0x3f0
    536c:	andeq	r5, r1, lr, ror #20
    5370:	andeq	r0, r0, r8, lsr #4
    5374:	andeq	r8, r1, r4, ror #18
    5378:	andeq	r5, r1, ip, lsr sl
    537c:			; <UNDEFINED> instruction: 0x4605b538
    5380:			; <UNDEFINED> instruction: 0x460c4b1b
    5384:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    5388:			; <UNDEFINED> instruction: 0xf7fcb34b
    538c:	blne	1900ec4 <putsgent@@Base+0x18f83c4>
    5390:	ldc	3, cr3, [pc, #4]	; 539c <tcgetattr@plt+0x31a0>
    5394:	vmov.32	d6[0], r4
    5398:			; <UNDEFINED> instruction: 0x1c633a10
    539c:	blvs	ff1c0e84 <putsgent@@Base+0xff1b8384>
    53a0:	bcc	440bc4 <putsgent@@Base+0x4380c4>
    53a4:	beq	fe440bc8 <putsgent@@Base+0xfe4380c8>
    53a8:	blpl	ffa00e90 <putsgent@@Base+0xff9f8390>
    53ac:	blvs	180c4c <putsgent@@Base+0x17814c>
    53b0:	blvc	ff200e98 <putsgent@@Base+0xff1f8398>
    53b4:	blpl	140dd4 <putsgent@@Base+0x1382d4>
    53b8:	blvc	1180c9c <putsgent@@Base+0x117819c>
    53bc:	blvc	ff200fb8 <putsgent@@Base+0xff1f84b8>
    53c0:	bcc	fe440c24 <putsgent@@Base+0xfe438124>
    53c4:	svclt	0x00ac429c
    53c8:	andcs	r2, r1, r0
    53cc:	svclt	0x00c8429d
    53d0:	andeq	pc, r1, r0, asr #32
    53d4:	svclt	0x000c2800
    53d8:			; <UNDEFINED> instruction: 0x46204618
    53dc:			; <UNDEFINED> instruction: 0xf7ffbd38
    53e0:	bfc	pc, (invalid: 31:18)	; <UNPREDICTABLE>
    53e4:	andhi	pc, r0, pc, lsr #7
    53e8:			; <UNDEFINED> instruction: 0xffc00000
    53ec:	ldrshmi	pc, [pc, #255]	; 54f3 <tcgetattr@plt+0x32f7>	; <UNPREDICTABLE>
    53f0:	andeq	r8, r1, r0, lsr r9
    53f4:	addlt	fp, r2, r0, lsl r5
    53f8:	stmdavs	r0, {r5, r8, r9, ip, sp, pc}
    53fc:	stfmid	f3, [r2], #-960	; 0xfffffc40
    5400:	rscsne	pc, pc, #76, 12	; 0x4c00000
    5404:	addscc	pc, sl, #204472320	; 0xc300000
    5408:	addsmi	r4, r0, #32, 18	; 0x80000
    540c:			; <UNDEFINED> instruction: 0xf104447c
    5410:			; <UNDEFINED> instruction: 0xf04f0404
    5414:	svclt	0x00a80312
    5418:			; <UNDEFINED> instruction: 0xf5b04610
    541c:			; <UNDEFINED> instruction: 0x46027f7a
    5420:	svclt	0x00b84479
    5424:	rsbsvc	pc, sl, #1325400064	; 0x4f000000
    5428:	stmib	sp, {r5, r9, sl, lr}^
    542c:	ldrmi	r1, [r9], -r0, lsl #4
    5430:			; <UNDEFINED> instruction: 0xf7fc2201
    5434:	strtmi	lr, [r0], -ip, asr #29
    5438:	ldclt	0, cr11, [r0, #-8]
    543c:	ldrbtmi	r4, [r8], #-2068	; 0xfffff7ec
    5440:	ldclt	0, cr11, [r0, #-8]
    5444:			; <UNDEFINED> instruction: 0xf04f4813
    5448:	ldrbtmi	r3, [r8], #-511	; 0xfffffe01
    544c:	stc2l	0, cr15, [lr]
    5450:	mvnscc	pc, pc, asr #32
    5454:	ldmdami	r0, {r2, r9, sl, lr}
    5458:			; <UNDEFINED> instruction: 0xf0004478
    545c:	b	144b80 <putsgent@@Base+0x13c080>
    5460:	movwcc	r0, #4864	; 0x1300
    5464:			; <UNDEFINED> instruction: 0xf1b4d0ea
    5468:	svclt	0x00083fff
    546c:	mcrrne	6, 0, r4, r3, cr4
    5470:	strtmi	fp, [r1], -r8, lsl #30
    5474:	adcmi	sp, r0, #3
    5478:	svclt	0x00b84601
    547c:	strtmi	r4, [r0], -r1, lsr #12
    5480:			; <UNDEFINED> instruction: 0xff7cf7ff
    5484:	svclt	0x0000e7bb
    5488:	andeq	r8, r1, r8, lsr #17
    548c:	andeq	r4, r0, r0, asr sl
    5490:	andeq	r4, r0, r6, asr #8
    5494:	strdeq	r4, [r0], -r6
    5498:	andeq	r4, r0, r0, lsl #20
    549c:	movwcs	r4, #2668	; 0xa6c
    54a0:	ldrbtmi	fp, [sl], #-1520	; 0xfffffa10
    54a4:	addlt	r4, r3, fp, ror #26
    54a8:	strmi	r4, [r4], -lr, lsl #12
    54ac:			; <UNDEFINED> instruction: 0x7613447d
    54b0:	rsbsle	r2, sp, r0, lsl #16
    54b4:	strtmi	r4, [r0], -r8, ror #18
    54b8:			; <UNDEFINED> instruction: 0xf7fc4479
    54bc:	stmdacs	r0, {r2, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    54c0:	blmi	19b99f0 <putsgent@@Base+0x19b0ef0>
    54c4:	eorne	pc, r4, #805306372	; 0x30000004
    54c8:	eoreq	pc, r4, #192, 4
    54cc:	orrsvs	r4, sl, fp, ror r4
    54d0:	ldrbtmi	r4, [ip], #-3171	; 0xfffff39d
    54d4:	andseq	pc, r8, r4, lsl #2
    54d8:	ldc	7, cr15, [r8, #-1008]	; 0xfffffc10
    54dc:	stmdacs	r7!, {r3, ip, sp}
    54e0:	movwcs	fp, #3998	; 0xf9e
    54e4:			; <UNDEFINED> instruction: 0xf8842608
    54e8:	vhadd.s8	<illegal reg q1.5>, q0, q0
    54ec:	blmi	1765790 <putsgent@@Base+0x175cc90>
    54f0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    54f4:	subsle	r2, r8, r0, lsl #22
    54f8:	mrc	7, 0, APSR_nzcv, cr4, cr12, {7}
    54fc:			; <UNDEFINED> instruction: 0xf7fc4c5a
    5500:	eorcs	lr, r0, #210944	; 0x33800
    5504:			; <UNDEFINED> instruction: 0x4601447c
    5508:	subeq	pc, r0, r4, lsl #2
    550c:			; <UNDEFINED> instruction: 0xf7fc4605
    5510:			; <UNDEFINED> instruction: 0xf7fced3a
    5514:			; <UNDEFINED> instruction: 0xf7fcee08
    5518:	andls	lr, r1, r2, asr #23
    551c:			; <UNDEFINED> instruction: 0xf7fc4628
    5520:	stmdbls	r1, {r1, r2, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    5524:	strtmi	r2, [r8], #-544	; 0xfffffde0
    5528:	stcl	7, cr15, [r4], #-1008	; 0xfffffc10
    552c:	adcsmi	r1, r0, #64, 22	; 0x10000
    5530:			; <UNDEFINED> instruction: 0xf104d3ef
    5534:	ldrtmi	r0, [r4], #-1816	; 0xfffff8e8
    5538:	ldrtmi	r2, [r8], -r0, lsl #6
    553c:	subcc	pc, r0, r4, lsl #17
    5540:	stcl	7, cr15, [r4], #1008	; 0x3f0
    5544:			; <UNDEFINED> instruction: 0x23284629
    5548:	eoreq	pc, r7, #192, 2	; 0x30
    554c:			; <UNDEFINED> instruction: 0xf7fc4638
    5550:			; <UNDEFINED> instruction: 0x4638eb52
    5554:	ldcllt	0, cr11, [r0, #12]!
    5558:	strtmi	r4, [r0], -r4, asr #18
    555c:			; <UNDEFINED> instruction: 0xf7fc4479
    5560:	stmdacs	r0, {r1, r5, r6, r8, r9, fp, sp, lr, pc}
    5564:	stmdbmi	r2, {r0, r1, r4, r5, ip, lr, pc}^
    5568:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    556c:	bl	16c3564 <putsgent@@Base+0x16baa64>
    5570:	subsle	r2, sp, r0, lsl #16
    5574:			; <UNDEFINED> instruction: 0x4620493f
    5578:			; <UNDEFINED> instruction: 0xf7fc4479
    557c:	stmdacs	r0, {r2, r4, r6, r8, r9, fp, sp, lr, pc}
    5580:	blmi	f79820 <putsgent@@Base+0xf70d20>
    5584:	ldmdbmi	sp!, {r0, r2, r9, sp}
    5588:	stmiapl	fp!, {sp}^
    558c:	ldmdavs	sp, {r0, r3, r4, r5, r6, sl, lr}
    5590:	bl	ff243588 <putsgent@@Base+0xff23aa88>
    5594:	tstcs	r1, r3, lsr #12
    5598:	strtmi	r4, [r8], -r2, lsl #12
    559c:	stcl	7, cr15, [r2, #-1008]	; 0xfffffc10
    55a0:	andcs	r4, r0, #56320	; 0xdc00
    55a4:			; <UNDEFINED> instruction: 0x761a447b
    55a8:			; <UNDEFINED> instruction: 0xf7ffe792
    55ac:			; <UNDEFINED> instruction: 0xe7a3feb9
    55b0:	ldrbtmi	r4, [r8], #-2100	; 0xfffff7cc
    55b4:	mcrr2	0, 0, pc, r6, cr0	; <UNPREDICTABLE>
    55b8:	stmdacs	r0, {r2, r9, sl, lr}
    55bc:	svcge	0x007af47f
    55c0:	ldrbtmi	r4, [r8], #-2097	; 0xfffff7cf
    55c4:	mrrc2	0, 0, pc, r2, cr0	; <UNPREDICTABLE>
    55c8:	addle	r2, r1, r0, lsl #16
    55cc:	stcmi	7, cr14, [pc], #-484	; 53f0 <tcgetattr@plt+0x31f4>
    55d0:	vmin.s8	d20, d3, d16
    55d4:	ldrbtmi	r5, [ip], #-804	; 0xfffffcdc
    55d8:	msreq	CPSR_s, #192, 4
    55dc:	svccc	0x0018f844
    55e0:			; <UNDEFINED> instruction: 0xff08f7ff
    55e4:	strmi	r2, [r1], -r8, lsr #4
    55e8:			; <UNDEFINED> instruction: 0xf7fc4620
    55ec:	tstcs	r0, ip, asr #25
    55f0:	stcmi	0, cr2, [r7], #-32	; 0xffffffe0
    55f4:	mcr2	7, 6, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    55f8:			; <UNDEFINED> instruction: 0x4606447c
    55fc:	andseq	pc, r8, r4, lsl #2
    5600:	stc	7, cr15, [r4], {252}	; 0xfc
    5604:	stmdacs	r7!, {r4, r5, sl, lr}
    5608:			; <UNDEFINED> instruction: 0xf1a6d818
    560c:	andcs	r0, r0, #8, 6	; 0x20000000
    5610:			; <UNDEFINED> instruction: 0xf8842b08
    5614:			; <UNDEFINED> instruction: 0xf67f2040
    5618:	blmi	7b13c8 <putsgent@@Base+0x7a88c8>
    561c:	addvc	pc, fp, #1325400064	; 0x4f000000
    5620:	ldmdami	lr, {r0, r2, r3, r4, r8, fp, lr}
    5624:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    5628:	ldrbtmi	r3, [r8], #-784	; 0xfffffcf0
    562c:	ldcl	7, cr15, [sl, #1008]	; 0x3f0
    5630:			; <UNDEFINED> instruction: 0x46304c1b
    5634:	msrvs	CPSR_s, #805306372	; 0x30000004
    5638:			; <UNDEFINED> instruction: 0xe7cd447c
    563c:	vpadd.i8	d20, d0, d9
    5640:	ldmdbmi	r9, {r0, r2, r5, r6, r9, ip}
    5644:	ldrbtmi	r4, [fp], #-2073	; 0xfffff7e7
    5648:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    564c:	stcl	7, cr15, [sl, #1008]	; 0x3f0
    5650:	andeq	r8, r1, r2, lsl r8
    5654:	andeq	r5, r1, r8, ror #17
    5658:	andeq	r4, r0, r4, ror #19
    565c:	andeq	r8, r1, r8, ror #15
    5660:	andeq	r8, r1, r2, ror #15
    5664:	andeq	r8, r1, r4, asr #15
    5668:			; <UNDEFINED> instruction: 0x000187b0
    566c:	andeq	r4, r0, r4, asr #18
    5670:	andeq	r4, r0, lr, lsr r9
    5674:	andeq	r4, r0, r8, lsr r9
    5678:	andeq	r0, r0, r8, lsr r2
    567c:	andeq	r4, r0, r8, lsr #18
    5680:	andeq	r8, r1, r0, lsl r7
    5684:	andeq	r4, r0, sl, asr #17
    5688:	andeq	r4, r0, sl, asr #17
    568c:	ldrdeq	r8, [r1], -lr
    5690:			; <UNDEFINED> instruction: 0x000186bc
    5694:	andeq	r4, r0, ip, lsr r9
    5698:	andeq	r4, r0, r6, asr #17
    569c:	strdeq	r4, [r0], -sl
    56a0:	andeq	r8, r1, ip, ror r6
    56a4:	andeq	r4, r0, sl, lsl r9
    56a8:	andeq	r4, r0, r4, lsr #17
    56ac:	andeq	r4, r0, sl, lsr #17
    56b0:	blmi	1157fc8 <putsgent@@Base+0x114f4c8>
    56b4:	push	{r1, r3, r4, r5, r6, sl, lr}
    56b8:			; <UNDEFINED> instruction: 0x46804ff0
    56bc:	ldrdlt	r5, [r5], r3
    56c0:			; <UNDEFINED> instruction: 0xf8df201c
    56c4:	ldmdavs	fp, {r3, r8, sp, pc}
    56c8:			; <UNDEFINED> instruction: 0xf04f9303
    56cc:			; <UNDEFINED> instruction: 0xf7fc0300
    56d0:	ldrbtmi	lr, [sl], #3018	; 0xbca
    56d4:	rsble	r2, r5, r0, lsl #16
    56d8:			; <UNDEFINED> instruction: 0xf10d2400
    56dc:	strmi	r0, [r7], -r8, lsl #18
    56e0:	vst1.8	{d20-d22}, [pc :128], r6
    56e4:	strtmi	r7, [r0], -r0, lsl #23
    56e8:			; <UNDEFINED> instruction: 0x96024659
    56ec:	bl	10436e4 <putsgent@@Base+0x103abe4>
    56f0:			; <UNDEFINED> instruction: 0xb3284604
    56f4:	mcrr	7, 15, pc, r0, cr12	; <UNPREDICTABLE>
    56f8:			; <UNDEFINED> instruction: 0x4622465b
    56fc:	andvs	r4, r6, r9, lsr r6
    5700:			; <UNDEFINED> instruction: 0xf8cd4605
    5704:	strbmi	r9, [r0], -r0
    5708:	stc	7, cr15, [r4], #-1008	; 0xfffffc10
    570c:	blls	b3b54 <putsgent@@Base+0xab054>
    5710:	ldrhtle	r4, [fp], -fp
    5714:	blcs	89f7c8 <putsgent@@Base+0x896cc8>
    5718:			; <UNDEFINED> instruction: 0xf1bbd125
    571c:	svclt	0x00384f80
    5720:	bleq	fe300064 <putsgent@@Base+0xfe2f7564>
    5724:			; <UNDEFINED> instruction: 0xf1bbd3df
    5728:			; <UNDEFINED> instruction: 0xd01c3fff
    572c:	blcc	1870 <fdopen@plt-0x354>
    5730:	ldrbmi	r4, [r9], -r0, lsr #12
    5734:			; <UNDEFINED> instruction: 0xf7fc9602
    5738:			; <UNDEFINED> instruction: 0x4604eb1c
    573c:	bicsle	r2, r9, r0, lsl #16
    5740:	andcs	r4, r5, #35840	; 0x8c00
    5744:			; <UNDEFINED> instruction: 0xf85a4923
    5748:	ldrbtmi	r3, [r9], #-3
    574c:			; <UNDEFINED> instruction: 0xf7fc681c
    5750:	blmi	880300 <putsgent@@Base+0x877800>
    5754:			; <UNDEFINED> instruction: 0x4602447b
    5758:	strtmi	r2, [r0], -r1, lsl #2
    575c:	stcl	7, cr15, [r2], #-1008	; 0xfffffc10
    5760:			; <UNDEFINED> instruction: 0xf7fc200d
    5764:	strtmi	lr, [r0], -r2, asr #23
    5768:			; <UNDEFINED> instruction: 0xf7fc2400
    576c:	ldrtmi	lr, [r8], -r0, lsr #21
    5770:	b	fe743768 <putsgent@@Base+0xfe73ac68>
    5774:	blmi	517fe0 <putsgent@@Base+0x50f4e0>
    5778:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    577c:	blls	df7ec <putsgent@@Base+0xd6cec>
    5780:	tstle	ip, sl, asr r0
    5784:	andlt	r4, r5, r0, lsr #12
    5788:	svchi	0x00f0e8bd
    578c:			; <UNDEFINED> instruction: 0xf0014638
    5790:			; <UNDEFINED> instruction: 0x4603f9db
    5794:	ldrmi	r4, [ip], -r0, lsr #12
    5798:	b	fe243790 <putsgent@@Base+0xfe23ac90>
    579c:			; <UNDEFINED> instruction: 0xf7fc4638
    57a0:	strb	lr, [r7, r6, lsl #21]!
    57a4:	andcs	r4, r5, #10240	; 0x2800
    57a8:			; <UNDEFINED> instruction: 0xf85a490d
    57ac:	ldrbtmi	r3, [r9], #-3
    57b0:			; <UNDEFINED> instruction: 0xf7fc681c
    57b4:	blmi	30029c <putsgent@@Base+0x2f779c>
    57b8:			; <UNDEFINED> instruction: 0x4602447b
    57bc:			; <UNDEFINED> instruction: 0xf7fce7cc
    57c0:	svclt	0x0000eac4
    57c4:	andeq	r5, r1, r0, ror #13
    57c8:	andeq	r0, r0, r8, lsr #4
    57cc:	andeq	r5, r1, r2, asr #13
    57d0:	andeq	r0, r0, r8, lsr r2
    57d4:	andeq	r4, r0, lr, lsr #16
    57d8:	andeq	r4, r0, r8, lsr r8
    57dc:	andeq	r5, r1, ip, lsl r6
    57e0:	andeq	r4, r0, sl, asr #15
    57e4:	ldrdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    57e8:	blmi	1158100 <putsgent@@Base+0x114f600>
    57ec:	push	{r1, r3, r4, r5, r6, sl, lr}
    57f0:			; <UNDEFINED> instruction: 0x46804ff0
    57f4:	ldrdlt	r5, [r5], r3
    57f8:			; <UNDEFINED> instruction: 0xf8df201c
    57fc:	ldmdavs	fp, {r3, r8, sp, pc}
    5800:			; <UNDEFINED> instruction: 0xf04f9303
    5804:			; <UNDEFINED> instruction: 0xf7fc0300
    5808:	ldrbtmi	lr, [sl], #2862	; 0xb2e
    580c:	rsble	r2, r5, r0, lsl #16
    5810:			; <UNDEFINED> instruction: 0xf10d2400
    5814:	strmi	r0, [r7], -r8, lsl #18
    5818:	vst1.8	{d20-d22}, [pc :128], r6
    581c:	strtmi	r7, [r0], -r0, lsl #23
    5820:			; <UNDEFINED> instruction: 0x96024659
    5824:	b	fe94381c <putsgent@@Base+0xfe93ad1c>
    5828:			; <UNDEFINED> instruction: 0xb3284604
    582c:	bl	fe943824 <putsgent@@Base+0xfe93ad24>
    5830:			; <UNDEFINED> instruction: 0x4622465b
    5834:	andvs	r4, r6, r9, lsr r6
    5838:			; <UNDEFINED> instruction: 0xf8cd4605
    583c:	strbmi	r9, [r0], -r0
    5840:	stmib	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5844:	blls	b3c8c <putsgent@@Base+0xab18c>
    5848:	ldrhtle	r4, [fp], -fp
    584c:	blcs	89f900 <putsgent@@Base+0x896e00>
    5850:			; <UNDEFINED> instruction: 0xf1bbd125
    5854:	svclt	0x00384f80
    5858:	bleq	fe30019c <putsgent@@Base+0xfe2f769c>
    585c:			; <UNDEFINED> instruction: 0xf1bbd3df
    5860:			; <UNDEFINED> instruction: 0xd01c3fff
    5864:	blcc	19a8 <fdopen@plt-0x21c>
    5868:	ldrbmi	r4, [r9], -r0, lsr #12
    586c:			; <UNDEFINED> instruction: 0xf7fc9602
    5870:	strmi	lr, [r4], -r0, lsl #21
    5874:	bicsle	r2, r9, r0, lsl #16
    5878:	andcs	r4, r5, #35840	; 0x8c00
    587c:			; <UNDEFINED> instruction: 0xf85a4923
    5880:	ldrbtmi	r3, [r9], #-3
    5884:			; <UNDEFINED> instruction: 0xf7fc681c
    5888:	blmi	8801c8 <putsgent@@Base+0x8776c8>
    588c:			; <UNDEFINED> instruction: 0x4602447b
    5890:	strtmi	r2, [r0], -r1, lsl #2
    5894:	bl	ff1c388c <putsgent@@Base+0xff1bad8c>
    5898:			; <UNDEFINED> instruction: 0xf7fc200d
    589c:	strtmi	lr, [r0], -r6, lsr #22
    58a0:			; <UNDEFINED> instruction: 0xf7fc2400
    58a4:	ldrtmi	lr, [r8], -r4, lsl #20
    58a8:	b	438a0 <putsgent@@Base+0x3ada0>
    58ac:	blmi	518118 <putsgent@@Base+0x50f618>
    58b0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    58b4:	blls	df924 <putsgent@@Base+0xd6e24>
    58b8:	tstle	ip, sl, asr r0
    58bc:	andlt	r4, r5, r0, lsr #12
    58c0:	svchi	0x00f0e8bd
    58c4:			; <UNDEFINED> instruction: 0xf0014638
    58c8:			; <UNDEFINED> instruction: 0x4603f93f
    58cc:	ldrmi	r4, [ip], -r0, lsr #12
    58d0:	stmib	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    58d4:			; <UNDEFINED> instruction: 0xf7fc4638
    58d8:	strb	lr, [r7, sl, ror #19]!
    58dc:	andcs	r4, r5, #10240	; 0x2800
    58e0:			; <UNDEFINED> instruction: 0xf85a490d
    58e4:	ldrbtmi	r3, [r9], #-3
    58e8:			; <UNDEFINED> instruction: 0xf7fc681c
    58ec:	blmi	300164 <putsgent@@Base+0x2f7664>
    58f0:			; <UNDEFINED> instruction: 0x4602447b
    58f4:			; <UNDEFINED> instruction: 0xf7fce7cc
    58f8:	svclt	0x0000ea28
    58fc:	andeq	r5, r1, r8, lsr #11
    5900:	andeq	r0, r0, r8, lsr #4
    5904:	andeq	r5, r1, sl, lsl #11
    5908:	andeq	r0, r0, r8, lsr r2
    590c:	strdeq	r4, [r0], -r6
    5910:	andeq	r4, r0, ip, lsl #14
    5914:	andeq	r5, r1, r4, ror #9
    5918:	muleq	r0, r2, r6
    591c:	andeq	r4, r0, r8, lsr #13
    5920:	addlt	fp, r5, r0, lsr r5
    5924:	b	fe7c391c <putsgent@@Base+0xfe7bae1c>
    5928:	ldrbtmi	r4, [ip], #-3088	; 0xfffff3f0
    592c:	andlt	fp, r5, r8, lsl #2
    5930:	blmi	3f4df8 <putsgent@@Base+0x3ec2f8>
    5934:	stmdbmi	pc, {r0, r2, r9, sp}	; <UNPREDICTABLE>
    5938:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    593c:			; <UNDEFINED> instruction: 0xf7fc681d
    5940:	blmi	380110 <putsgent@@Base+0x377610>
    5944:	stmiapl	r3!, {r0, r1, ip, pc}^
    5948:	movwls	r6, #10267	; 0x281b
    594c:	bl	543944 <putsgent@@Base+0x53ae44>
    5950:			; <UNDEFINED> instruction: 0xf7fc6800
    5954:	ldmib	sp, {r2, r4, r7, r9, fp, sp, lr, pc}^
    5958:	strmi	r3, [r1], -r2, lsl #4
    595c:	tstls	r0, r8, lsr #12
    5960:			; <UNDEFINED> instruction: 0xf7fc2101
    5964:	andcs	lr, sp, r0, ror #22
    5968:	b	fefc3960 <putsgent@@Base+0xfefbae60>
    596c:	andeq	r5, r1, sl, ror #8
    5970:	andeq	r0, r0, r8, lsr r2
    5974:	andeq	r4, r0, sl, ror #12
    5978:	andeq	r0, r0, r4, lsr r2
    597c:	addlt	fp, r3, r0, lsl #10
    5980:			; <UNDEFINED> instruction: 0xf7fc9001
    5984:	andcc	lr, r1, r4, asr #21
    5988:			; <UNDEFINED> instruction: 0xffcaf7ff
    598c:	andlt	r9, r3, r1, lsl #18
    5990:	bl	143b0c <putsgent@@Base+0x13b00c>
    5994:	blt	104398c <putsgent@@Base+0x103ae8c>
    5998:			; <UNDEFINED> instruction: 0x460db570
    599c:	bl	ff843994 <putsgent@@Base+0xff83ae94>
    59a0:	ldrbtmi	r4, [lr], #-3618	; 0xfffff1de
    59a4:	teqlt	r0, r4, lsl #12
    59a8:	b	fec439a0 <putsgent@@Base+0xfec3aea0>
    59ac:	blcs	923a60 <putsgent@@Base+0x91af60>
    59b0:	stmdacs	sp, {r0, r1, r2, r3, ip, lr, pc}
    59b4:	strtmi	sp, [r0], -r1
    59b8:	ldcmi	13, cr11, [sp, #-448]	; 0xfffffe40
    59bc:	stmiavs	r2!, {r5, fp, sp, lr}
    59c0:	stmdavs	r1!, {r0, r2, r3, r4, r5, r6, sl, lr}^
    59c4:	movwgt	r4, #30251	; 0x762b
    59c8:	strtmi	r8, [ip], -r2, lsr #19
    59cc:	andshi	r4, sl, r0, lsr #12
    59d0:	stmdacs	sp, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    59d4:	stmdavc	fp!, {r0, r1, r2, r3, r5, r6, r7, fp, ip, lr, pc}^
    59d8:	eorseq	pc, r1, #-1073741784	; 0xc0000028
    59dc:	stmdale	r4, {r0, r2, r9, fp, sp}
    59e0:			; <UNDEFINED> instruction: 0xf002e8df
    59e4:	movweq	r1, #15905	; 0x3e21
    59e8:	ldcmi	8, cr1, [r2], {27}
    59ec:	rsbvc	r4, r3, ip, ror r4
    59f0:	andcs	r4, r5, #17408	; 0x4400
    59f4:	andcs	r4, r0, r1, lsl r9
    59f8:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
    59fc:			; <UNDEFINED> instruction: 0xf7fc681d
    5a00:			; <UNDEFINED> instruction: 0x4623e992
    5a04:	strmi	r2, [r2], -r1, lsl #2
    5a08:			; <UNDEFINED> instruction: 0xf7fc4628
    5a0c:	andcs	lr, r1, ip, lsl #22
    5a10:	b	1ac3a08 <putsgent@@Base+0x1abaf08>
    5a14:	ldrbtmi	r4, [ip], #-3082	; 0xfffff3f6
    5a18:	stcmi	7, cr14, [sl], {234}	; 0xea
    5a1c:			; <UNDEFINED> instruction: 0xe7e7447c
    5a20:	ldrbtmi	r4, [ip], #-3081	; 0xfffff3f7
    5a24:	stcmi	7, cr14, [r9], {228}	; 0xe4
    5a28:			; <UNDEFINED> instruction: 0xe7e1447c
    5a2c:	strdeq	r5, [r1], -r2
    5a30:	andeq	r8, r1, r4, asr r3
    5a34:	strdeq	r5, [r1], -r0
    5a38:	andeq	r0, r0, r8, lsr r2
    5a3c:	ldrdeq	r4, [r0], -r6
    5a40:	muleq	r0, r2, r4
    5a44:	andeq	r4, r0, r4, lsl #9
    5a48:	andeq	r4, r0, r6, lsr #11
    5a4c:	andeq	r4, r0, r4, ror r4
    5a50:			; <UNDEFINED> instruction: 0x4606b5f8
    5a54:	svcmi	0x002f4c2e
    5a58:	ldrbtmi	r4, [pc], #-1148	; 5a60 <tcgetattr@plt+0x3864>
    5a5c:	ldmdblt	r8, {r5, fp, sp, lr}
    5a60:			; <UNDEFINED> instruction: 0xf854e00a
    5a64:	teqlt	r8, r8, lsl #30
    5a68:			; <UNDEFINED> instruction: 0x46254631
    5a6c:	ldm	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5a70:	mvnsle	r2, r0, lsl #16
    5a74:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
    5a78:	ldrbtmi	r4, [ip], #-3111	; 0xfffff3d9
    5a7c:			; <UNDEFINED> instruction: 0x01b8f8d4
    5a80:			; <UNDEFINED> instruction: 0xf504b168
    5a84:	ldrd	r7, [r2], -ip
    5a88:	svceq	0x0008f854
    5a8c:			; <UNDEFINED> instruction: 0x4631b138
    5a90:	stmia	r8, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5a94:	mvnsle	r2, r0, lsl #16
    5a98:	strtmi	r4, [r8], -r5, lsl #12
    5a9c:	blmi	7f5284 <putsgent@@Base+0x7ec784>
    5aa0:	ldmdbmi	pc, {r0, r2, r9, sp}	; <UNPREDICTABLE>
    5aa4:	ldmpl	fp!, {sp}^
    5aa8:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    5aac:	ldmdb	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5ab0:	ldrtmi	r2, [r3], -r1, lsl #2
    5ab4:	strtmi	r4, [r0], -r2, lsl #12
    5ab8:	b	fed43ab0 <putsgent@@Base+0xfed3afb0>
    5abc:	andcs	r2, r6, r0, lsl #2
    5ac0:	b	ff543ab8 <putsgent@@Base+0xff53afb8>
    5ac4:			; <UNDEFINED> instruction: 0xf7fcb1c8
    5ac8:			; <UNDEFINED> instruction: 0x4604e93a
    5acc:	ldmdbmi	r5, {r3, r5, r7, r8, ip, sp, pc}
    5ad0:	strcs	r2, [r0, #-6]
    5ad4:			; <UNDEFINED> instruction: 0xf7fc4479
    5ad8:	bmi	500608 <putsgent@@Base+0x4f7b08>
    5adc:	tstcs	r1, r3, lsr r6
    5ae0:	andcs	r4, r2, sl, ror r4
    5ae4:	b	fef43adc <putsgent@@Base+0xfef3afdc>
    5ae8:	andcs	r4, r6, r1, lsr #12
    5aec:	b	fefc3ae4 <putsgent@@Base+0xfefbafe4>
    5af0:			; <UNDEFINED> instruction: 0xf7fc4620
    5af4:			; <UNDEFINED> instruction: 0x4628e8dc
    5af8:	bmi	3352e0 <putsgent@@Base+0x32c7e0>
    5afc:	tstcs	r1, r3, lsr r6
    5b00:	ldrbtmi	r2, [sl], #-2
    5b04:			; <UNDEFINED> instruction: 0xf7fc2500
    5b08:	strtmi	lr, [r8], -ip, lsr #21
    5b0c:	svclt	0x0000bdf8
    5b10:	andeq	r5, r1, r8, lsl #13
    5b14:	andeq	r5, r1, sl, lsr r3
    5b18:	andeq	r5, r1, r6, ror #12
    5b1c:	andeq	r0, r0, r8, lsr r2
    5b20:	andeq	r4, r0, r8, asr r5
    5b24:	andeq	r3, r0, r4, lsl #16
    5b28:	andeq	r4, r0, r0, ror #10
    5b2c:	andeq	r4, r0, lr, lsr r5
    5b30:	ldrblt	r4, [r0, #-2856]!	; 0xfffff4d8
    5b34:	mcrmi	4, 1, r4, cr8, cr11, {3}
    5b38:	ldmdavc	fp, {r1, r7, ip, sp, pc}
    5b3c:	ldrbtmi	r4, [lr], #-1549	; 0xfffff9f3
    5b40:			; <UNDEFINED> instruction: 0xf7ffb183
    5b44:	strmi	pc, [r4], -r5, lsl #31
    5b48:			; <UNDEFINED> instruction: 0x4628b1b8
    5b4c:	ldm	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5b50:			; <UNDEFINED> instruction: 0xb1a84605
    5b54:	tstlt	r8, r0, ror #16
    5b58:	stmia	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5b5c:	rsbvs	r2, r5, r0
    5b60:	ldcllt	0, cr11, [r0, #-8]!
    5b64:			; <UNDEFINED> instruction: 0xf0009001
    5b68:	stmdals	r1, {r0, r1, r6, fp, ip, sp, lr, pc}
    5b6c:	bmi	6ffb18 <putsgent@@Base+0x6f7018>
    5b70:	andcs	r2, r3, r1, lsl #2
    5b74:			; <UNDEFINED> instruction: 0xf7fc447a
    5b78:			; <UNDEFINED> instruction: 0xf04fea74
    5b7c:			; <UNDEFINED> instruction: 0xe7ef30ff
    5b80:	andcs	r4, r5, #376832	; 0x5c000
    5b84:			; <UNDEFINED> instruction: 0xf7fc4479
    5b88:	blmi	5bfec8 <putsgent@@Base+0x5b73c8>
    5b8c:	ldmdavs	r9, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    5b90:	b	ffb43b88 <putsgent@@Base+0xffb3b088>
    5b94:	andcs	r4, r6, r9, lsr #12
    5b98:	b	1a43b90 <putsgent@@Base+0x1a3b090>
    5b9c:	rscle	r2, r6, r0, lsl #16
    5ba0:	stmia	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5ba4:	stmdacs	r0, {r2, r9, sl, lr}
    5ba8:	stmdbmi	pc, {r0, r5, r6, r7, ip, lr, pc}	; <UNPREDICTABLE>
    5bac:	ldrbtmi	r2, [r9], #-6
    5bb0:	b	1743ba8 <putsgent@@Base+0x173b0a8>
    5bb4:	tstcs	r1, sp, lsl #20
    5bb8:	ldrbtmi	r2, [sl], #-3
    5bbc:	b	1443bb4 <putsgent@@Base+0x143b0b4>
    5bc0:	andcs	r4, r6, r1, lsr #12
    5bc4:	b	14c3bbc <putsgent@@Base+0x14bb0bc>
    5bc8:			; <UNDEFINED> instruction: 0xf7fc4620
    5bcc:			; <UNDEFINED> instruction: 0xf04fe870
    5bd0:			; <UNDEFINED> instruction: 0xe7c530ff
    5bd4:	andeq	r8, r1, r0, ror #4
    5bd8:	andeq	r5, r1, r6, asr r2
    5bdc:	andeq	r4, r0, r8, lsl r5
    5be0:	ldrdeq	r4, [r0], -ip
    5be4:	andeq	r0, r0, r8, lsr r2
    5be8:	andeq	r3, r0, sl, lsr #14
    5bec:	ldrdeq	r4, [r0], -r2
    5bf0:	blmi	fe158608 <putsgent@@Base+0xfe14fb08>
    5bf4:	stmibmi	r5, {r1, r3, r4, r5, r6, sl, lr}
    5bf8:	svcmi	0x00f0e92d
    5bfc:	lfmmi	f7, 1, [ip, #-692]	; 0xfffffd4c
    5c00:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
    5c04:	strcs	r4, [r1], #-3458	; 0xfffff27e
    5c08:			; <UNDEFINED> instruction: 0xf8cd681b
    5c0c:			; <UNDEFINED> instruction: 0xf04f3414
    5c10:	blmi	fe006818 <putsgent@@Base+0xfdffdd18>
    5c14:	ldrbtmi	r4, [fp], #-1149	; 0xfffffb83
    5c18:	rsbseq	pc, r0, #13959168	; 0xd50000
    5c1c:			; <UNDEFINED> instruction: 0xf7fc701c
    5c20:			; <UNDEFINED> instruction: 0x4606ea5e
    5c24:	rsbsle	r2, r8, r0, lsl #16
    5c28:	stcge	15, cr4, [r5, #-492]	; 0xfffffe14
    5c2c:	ldrdls	pc, [ip, #143]!	; 0x8f
    5c30:	ldrdhi	pc, [ip, #143]!	; 0x8f
    5c34:	ldrbtmi	r4, [r9], #1151	; 0x47f
    5c38:			; <UNDEFINED> instruction: 0x463244f8
    5c3c:	orrvs	pc, r0, pc, asr #8
    5c40:			; <UNDEFINED> instruction: 0xf7fc4628
    5c44:	strmi	lr, [r4], -r6, asr #16
    5c48:	suble	r2, pc, r0, lsl #16
    5c4c:			; <UNDEFINED> instruction: 0xf7fc4628
    5c50:			; <UNDEFINED> instruction: 0x1e44e95e
    5c54:	stmdacs	r0, {r1, r7, r9, sl, lr}
    5c58:			; <UNDEFINED> instruction: 0xf7fcd05d
    5c5c:	bl	18014c <putsgent@@Base+0x17764c>
    5c60:	stmdavs	r1, {r1, r3, r8, r9}
    5c64:	stccc	0, cr14, [r1], {1}
    5c68:			; <UNDEFINED> instruction: 0xf813d355
    5c6c:			; <UNDEFINED> instruction: 0xf8312d01
    5c70:	ldreq	r2, [r2], #18
    5c74:	strcc	sp, [r1], #-1271	; 0xfffffb09
    5c78:			; <UNDEFINED> instruction: 0x46284639
    5c7c:	strpl	r2, [fp, #-768]!	; 0xfffffd00
    5c80:	b	feac3c78 <putsgent@@Base+0xfeabb178>
    5c84:	bl	15cd38 <putsgent@@Base+0x154238>
    5c88:			; <UNDEFINED> instruction: 0xf1a30a00
    5c8c:	blx	fed06d20 <putsgent@@Base+0xfecfe220>
    5c90:	stmdbeq	r4!, {r2, r7, sl, ip, sp, lr, pc}^
    5c94:	svclt	0x00082b00
    5c98:	cfstrscs	mvf2, [r0], {1}
    5c9c:	ldrtmi	sp, [r9], -sp, asr #3
    5ca0:			; <UNDEFINED> instruction: 0xf7fb4650
    5ca4:			; <UNDEFINED> instruction: 0xf81aefde
    5ca8:	bl	291cb0 <putsgent@@Base+0x2891b0>
    5cac:	blcs	88b4 <setsgent@@Base+0x1c>
    5cb0:			; <UNDEFINED> instruction: 0xf10bd0c3
    5cb4:			; <UNDEFINED> instruction: 0xf80a0b01
    5cb8:	strbmi	r4, [r9], -r0
    5cbc:			; <UNDEFINED> instruction: 0xf7fc4658
    5cc0:	strbmi	lr, [r1], -ip, lsl #21
    5cc4:	ldrbmi	r4, [r8], -r3, lsl #9
    5cc8:	svc	0x00caf7fb
    5ccc:			; <UNDEFINED> instruction: 0x46034659
    5cd0:			; <UNDEFINED> instruction: 0xf80b4650
    5cd4:			; <UNDEFINED> instruction: 0xf7ff4003
    5cd8:	ldrtmi	pc, [r2], -fp, lsr #30	; <UNPREDICTABLE>
    5cdc:	orrvs	pc, r0, pc, asr #8
    5ce0:			; <UNDEFINED> instruction: 0xf7fb4628
    5ce4:			; <UNDEFINED> instruction: 0x4604eff6
    5ce8:			; <UNDEFINED> instruction: 0xd1af2800
    5cec:			; <UNDEFINED> instruction: 0xf7fb4630
    5cf0:	stmdacs	r0, {r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    5cf4:	ldrtmi	sp, [r0], -r1, asr #2
    5cf8:	stmib	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5cfc:	blmi	1098628 <putsgent@@Base+0x108fb28>
    5d00:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5d04:			; <UNDEFINED> instruction: 0xf8dd681a
    5d08:	subsmi	r3, sl, r4, lsl r4
    5d0c:	vand	d13, d13, d19
    5d10:	pop	{r2, r3, r4, r8, sl, fp, lr}
    5d14:	strcs	r8, [r0], #-4080	; 0xfffff010
    5d18:			; <UNDEFINED> instruction: 0xf7fce7ae
    5d1c:	stmdavs	r7, {r1, r2, r3, r5, r8, fp, sp, lr, pc}
    5d20:	rscle	r2, fp, r2, lsl #30
    5d24:	andcs	r4, r6, r1, lsr r6
    5d28:	stmib	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5d2c:	rsbscc	pc, r0, #13959168	; 0xd50000
    5d30:	suble	r2, sp, r0, lsl #16
    5d34:			; <UNDEFINED> instruction: 0xf7fc9303
    5d38:	blls	ffd48 <putsgent@@Base+0xf7248>
    5d3c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    5d40:	ldmdbmi	r9!, {r1, r2, r6, ip, lr, pc}
    5d44:	ldrbtmi	r2, [r9], #-6
    5d48:	ldmib	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5d4c:			; <UNDEFINED> instruction: 0xf7fc4638
    5d50:	bmi	dbffb0 <putsgent@@Base+0xdb74b0>
    5d54:	strtmi	r9, [r1], -r3, lsl #22
    5d58:	andls	r4, r0, sl, ror r4
    5d5c:			; <UNDEFINED> instruction: 0xf7fc2002
    5d60:	strtmi	lr, [r9], -r0, lsl #19
    5d64:			; <UNDEFINED> instruction: 0xf7fc2006
    5d68:	strtmi	lr, [r8], -r2, lsl #19
    5d6c:	svc	0x009ef7fb
    5d70:			; <UNDEFINED> instruction: 0xf7fc2001
    5d74:			; <UNDEFINED> instruction: 0xf7fbe8ba
    5d78:			; <UNDEFINED> instruction: 0xf7fcefe8
    5d7c:			; <UNDEFINED> instruction: 0x4621e8fe
    5d80:	andcs	r4, r6, r3, lsl #12
    5d84:			; <UNDEFINED> instruction: 0xf7fc681d
    5d88:	blmi	a80358 <putsgent@@Base+0xa77858>
    5d8c:			; <UNDEFINED> instruction: 0xf8d3447b
    5d90:	cmplt	r0, #112, 4
    5d94:			; <UNDEFINED> instruction: 0xf7fb9303
    5d98:	blls	101ce8 <putsgent@@Base+0xf91e8>
    5d9c:			; <UNDEFINED> instruction: 0xb3204604
    5da0:	andcs	r4, r6, r4, lsr #18
    5da4:			; <UNDEFINED> instruction: 0xf7fc4479
    5da8:	strtmi	lr, [r8], -r2, ror #18
    5dac:	stmda	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5db0:	blls	d863c <putsgent@@Base+0xcfb3c>
    5db4:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    5db8:	andcs	r9, r2, r0
    5dbc:	ldmdb	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5dc0:	andcs	r4, r6, r1, lsr #12
    5dc4:	ldmdb	r2, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5dc8:			; <UNDEFINED> instruction: 0xf7fb4620
    5dcc:			; <UNDEFINED> instruction: 0xe7cfef70
    5dd0:	movwls	r4, #13880	; 0x3638
    5dd4:	ldmda	r2, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5dd8:	blls	d8640 <putsgent@@Base+0xcfb40>
    5ddc:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    5de0:	andcs	r9, r2, r0
    5de4:	ldmdb	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5de8:	strtmi	lr, [r8], -r2, asr #15
    5dec:			; <UNDEFINED> instruction: 0xf7fc9303
    5df0:	bmi	4fff10 <putsgent@@Base+0x4f7410>
    5df4:	tstcs	r1, r3, lsl #22
    5df8:	andls	r4, r0, sl, ror r4
    5dfc:			; <UNDEFINED> instruction: 0xf7fc2002
    5e00:			; <UNDEFINED> instruction: 0xe7b5e930
    5e04:	andeq	r5, r1, r0, lsr #3
    5e08:	andeq	r0, r0, r8, lsr #4
    5e0c:			; <UNDEFINED> instruction: 0x000044b6
    5e10:	andeq	r5, r1, ip, asr #9
    5e14:	andeq	r8, r1, lr, ror r1
    5e18:			; <UNDEFINED> instruction: 0x000044b0
    5e1c:			; <UNDEFINED> instruction: 0x000044b2
    5e20:			; <UNDEFINED> instruction: 0x000044b4
    5e24:	muleq	r1, r4, r0
    5e28:	muleq	r0, r2, r5
    5e2c:	andeq	r4, r0, r4, ror #6
    5e30:	andeq	r5, r1, r4, asr r3
    5e34:	andeq	r3, r0, r4, lsr r5
    5e38:	andeq	r4, r0, sl, lsr r3
    5e3c:	ldrdeq	r4, [r0], -lr
    5e40:	strdeq	r4, [r0], -r8
    5e44:	strlt	r4, [r0, #-2824]	; 0xfffff4f8
    5e48:	addlt	r4, r3, fp, ror r4
    5e4c:	teqlt	r3, fp, lsl r8
    5e50:	ldc2l	7, cr15, [lr, #1020]!	; 0x3fc
    5e54:	stmdavs	r0, {r8, ip, sp, pc}^
    5e58:			; <UNDEFINED> instruction: 0xf85db003
    5e5c:	andls	pc, r1, r4, lsl #22
    5e60:	mcr2	7, 6, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    5e64:	ldrb	r9, [r3, r1, lsl #16]!
    5e68:	andeq	r7, r1, ip, asr #30
    5e6c:	strlt	r4, [r0, #-2828]	; 0xfffff4f4
    5e70:	addlt	r4, r3, fp, ror r4
    5e74:	cmnlt	r3, fp, lsl r8
    5e78:	stc2l	7, cr15, [sl, #1020]!	; 0x3fc
    5e7c:	stmdavs	r0, {r6, r8, ip, sp, pc}^
    5e80:	stmdbmi	r8, {r4, r5, r8, ip, sp, pc}
    5e84:			; <UNDEFINED> instruction: 0xf7fb4479
    5e88:	blx	fec41cd8 <putsgent@@Base+0xfec391d8>
    5e8c:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    5e90:			; <UNDEFINED> instruction: 0xf85db003
    5e94:	andls	pc, r1, r4, lsl #22
    5e98:	mcr2	7, 5, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    5e9c:	strb	r9, [fp, r1, lsl #16]!
    5ea0:	andeq	r7, r1, r4, lsr #30
    5ea4:	muleq	r0, r4, r2
    5ea8:			; <UNDEFINED> instruction: 0x460db5f0
    5eac:	addlt	r4, r5, pc, lsl r9
    5eb0:			; <UNDEFINED> instruction: 0x46064b1f
    5eb4:	bmi	7d70a0 <putsgent@@Base+0x7ce5a0>
    5eb8:	stmiapl	fp, {r0, r1, r2, r3, r4, r8, r9, sl, fp, lr}^
    5ebc:	ldrbtmi	r4, [pc], #-1146	; 5ec4 <tcgetattr@plt+0x3cc8>
    5ec0:	movwls	r6, #14363	; 0x381b
    5ec4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5ec8:			; <UNDEFINED> instruction: 0xb1bb7813
    5ecc:			; <UNDEFINED> instruction: 0xf7ff4630
    5ed0:			; <UNDEFINED> instruction: 0x4604fdbf
    5ed4:	stmdavs	r0, {r7, r8, ip, sp, pc}^
    5ed8:	stmdbge	r2, {r4, r5, r6, r8, ip, sp, pc}
    5edc:			; <UNDEFINED> instruction: 0xf92ef000
    5ee0:	stmdals	r2, {r3, r4, r5, r6, r8, ip, sp, pc}
    5ee4:	blmi	498740 <putsgent@@Base+0x48fc40>
    5ee8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5eec:	blls	dff5c <putsgent@@Base+0xd745c>
    5ef0:	tstle	r8, sl, asr r0
    5ef4:	ldcllt	0, cr11, [r0, #20]!
    5ef8:	ldrb	r4, [r3, r8, lsr #12]!
    5efc:	mrc2	7, 3, pc, cr8, cr15, {7}
    5f00:	blmi	3ffe98 <putsgent@@Base+0x3f7398>
    5f04:	stmdbmi	pc, {r0, r2, r9, sp}	; <UNPREDICTABLE>
    5f08:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
    5f0c:			; <UNDEFINED> instruction: 0xf7fb681f
    5f10:	stmdavs	r4!, {r1, r3, r8, r9, sl, fp, sp, lr, pc}^
    5f14:	tstcs	r1, r3, lsr r6
    5f18:	strmi	r9, [r2], -r0, lsl #8
    5f1c:			; <UNDEFINED> instruction: 0xf7fc4638
    5f20:	strtmi	lr, [r8], -r2, lsl #17
    5f24:			; <UNDEFINED> instruction: 0xf7fbe7de
    5f28:	svclt	0x0000ef10
    5f2c:	andeq	r4, r1, r0, ror #29
    5f30:	andeq	r0, r0, r8, lsr #4
    5f34:	ldrdeq	r7, [r1], -r8
    5f38:	ldrdeq	r4, [r1], -r6
    5f3c:	andeq	r4, r1, ip, lsr #29
    5f40:	andeq	r0, r0, r8, lsr r2
    5f44:	andeq	r4, r0, r2, lsl r2
    5f48:			; <UNDEFINED> instruction: 0x460db5f0
    5f4c:	addlt	r4, r5, r0, lsr #18
    5f50:	strmi	r4, [r6], -r0, lsr #22
    5f54:	bmi	817140 <putsgent@@Base+0x80e640>
    5f58:	stmiapl	fp, {r5, r8, r9, sl, fp, lr}^
    5f5c:	ldrbtmi	r4, [pc], #-1146	; 5f64 <tcgetattr@plt+0x3d68>
    5f60:	movwls	r6, #14363	; 0x381b
    5f64:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5f68:	cmnlt	r3, #1245184	; 0x130000
    5f6c:			; <UNDEFINED> instruction: 0xf7ff4630
    5f70:	strmi	pc, [r4], -pc, ror #26
    5f74:	stmdavs	r0, {r4, r6, r8, ip, sp, pc}^
    5f78:	stmdbge	r2, {r6, r8, ip, sp, pc}
    5f7c:			; <UNDEFINED> instruction: 0xf8def000
    5f80:	blls	b2568 <putsgent@@Base+0xa9a68>
    5f84:	svclt	0x00a82b00
    5f88:	blle	297804 <putsgent@@Base+0x28ed04>
    5f8c:	blmi	4587e4 <putsgent@@Base+0x44fce4>
    5f90:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5f94:	blls	e0004 <putsgent@@Base+0xd7504>
    5f98:	tstle	r7, sl, asr r0
    5f9c:	andlt	r4, r5, r8, lsr #12
    5fa0:	blmi	435768 <putsgent@@Base+0x42cc68>
    5fa4:	ldmdbmi	r0, {r0, r2, r9, sp}
    5fa8:	ldmpl	fp!, {sp}^
    5fac:	ldmdavs	pc, {r0, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    5fb0:	mrc	7, 5, APSR_nzcv, cr8, cr11, {7}
    5fb4:	ldrtmi	r6, [r3], -r4, ror #16
    5fb8:	strls	r2, [r0], #-257	; 0xfffffeff
    5fbc:	ldrtmi	r4, [r8], -r2, lsl #12
    5fc0:	ldmda	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5fc4:			; <UNDEFINED> instruction: 0xf7ffe7e2
    5fc8:	bfi	pc, r3, (invalid: 28:15)	; <UNPREDICTABLE>
    5fcc:	mrc	7, 5, APSR_nzcv, cr12, cr11, {7}
    5fd0:	andeq	r4, r1, r0, asr #28
    5fd4:	andeq	r0, r0, r8, lsr #4
    5fd8:	andeq	r7, r1, r8, lsr lr
    5fdc:	andeq	r4, r1, r6, lsr lr
    5fe0:	andeq	r4, r1, r4, lsl #28
    5fe4:	andeq	r0, r0, r8, lsr r2
    5fe8:	andeq	r4, r0, r0, ror r1
    5fec:			; <UNDEFINED> instruction: 0x460db5f0
    5ff0:	addlt	r4, r5, pc, lsl r9
    5ff4:			; <UNDEFINED> instruction: 0x46064b1f
    5ff8:	bmi	7d71e4 <putsgent@@Base+0x7ce6e4>
    5ffc:	stmiapl	fp, {r0, r1, r2, r3, r4, r8, r9, sl, fp, lr}^
    6000:	ldrbtmi	r4, [pc], #-1146	; 6008 <tcgetattr@plt+0x3e0c>
    6004:	movwls	r6, #14363	; 0x381b
    6008:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    600c:			; <UNDEFINED> instruction: 0xb1bb7813
    6010:			; <UNDEFINED> instruction: 0xf7ff4630
    6014:			; <UNDEFINED> instruction: 0x4604fd1d
    6018:	stmdavs	r0, {r7, r8, ip, sp, pc}^
    601c:	stmdbge	r2, {r4, r5, r6, r8, ip, sp, pc}
    6020:			; <UNDEFINED> instruction: 0xf88cf000
    6024:	stmdals	r2, {r3, r4, r5, r6, r8, ip, sp, pc}
    6028:	blmi	498884 <putsgent@@Base+0x48fd84>
    602c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6030:	blls	e00a0 <putsgent@@Base+0xd75a0>
    6034:	tstle	r8, sl, asr r0
    6038:	ldcllt	0, cr11, [r0, #20]!
    603c:	ldrb	r4, [r3, r8, lsr #12]!
    6040:	ldc2l	7, cr15, [r6, #1020]	; 0x3fc
    6044:	blmi	3fffdc <putsgent@@Base+0x3f74dc>
    6048:	stmdbmi	pc, {r0, r2, r9, sp}	; <UNPREDICTABLE>
    604c:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
    6050:			; <UNDEFINED> instruction: 0xf7fb681f
    6054:	stmdavs	r4!, {r3, r5, r6, r9, sl, fp, sp, lr, pc}^
    6058:	tstcs	r1, r3, lsr r6
    605c:	strmi	r9, [r2], -r0, lsl #8
    6060:			; <UNDEFINED> instruction: 0xf7fb4638
    6064:	strtmi	lr, [r8], -r0, ror #31
    6068:			; <UNDEFINED> instruction: 0xf7fbe7de
    606c:	svclt	0x0000ee6e
    6070:	muleq	r1, ip, sp
    6074:	andeq	r0, r0, r8, lsr #4
    6078:	muleq	r1, r4, sp
    607c:	muleq	r1, r2, sp
    6080:	andeq	r4, r1, r8, ror #26
    6084:	andeq	r0, r0, r8, lsr r2
    6088:	andeq	r4, r0, lr, asr #1
    608c:			; <UNDEFINED> instruction: 0x460db5f0
    6090:	addlt	r4, r5, pc, lsl r9
    6094:			; <UNDEFINED> instruction: 0x46064b1f
    6098:	bmi	7d7284 <putsgent@@Base+0x7ce784>
    609c:	stmiapl	fp, {r0, r1, r2, r3, r4, r8, r9, sl, fp, lr}^
    60a0:	ldrbtmi	r4, [pc], #-1146	; 60a8 <tcgetattr@plt+0x3eac>
    60a4:	movwls	r6, #14363	; 0x381b
    60a8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    60ac:			; <UNDEFINED> instruction: 0xb1bb7813
    60b0:			; <UNDEFINED> instruction: 0xf7ff4630
    60b4:	strmi	pc, [r4], -sp, asr #25
    60b8:	stmdavs	r0, {r7, r8, ip, sp, pc}^
    60bc:	stmdbge	r2, {r4, r5, r6, r8, ip, sp, pc}
    60c0:			; <UNDEFINED> instruction: 0xf872f000
    60c4:	stmdals	r2, {r3, r4, r5, r6, r8, ip, sp, pc}
    60c8:	blmi	498924 <putsgent@@Base+0x48fe24>
    60cc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    60d0:	blls	e0140 <putsgent@@Base+0xd7640>
    60d4:	tstle	r8, sl, asr r0
    60d8:	ldcllt	0, cr11, [r0, #20]!
    60dc:	ldrb	r4, [r3, r8, lsr #12]!
    60e0:	stc2	7, cr15, [r6, #1020]	; 0x3fc
    60e4:	blmi	40007c <putsgent@@Base+0x3f757c>
    60e8:	stmdbmi	pc, {r0, r2, r9, sp}	; <UNPREDICTABLE>
    60ec:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
    60f0:			; <UNDEFINED> instruction: 0xf7fb681f
    60f4:	stmdavs	r4!, {r3, r4, r9, sl, fp, sp, lr, pc}^
    60f8:	tstcs	r1, r3, lsr r6
    60fc:	strmi	r9, [r2], -r0, lsl #8
    6100:			; <UNDEFINED> instruction: 0xf7fb4638
    6104:	qadd8mi	lr, r8, r0
    6108:			; <UNDEFINED> instruction: 0xf7fbe7de
    610c:	svclt	0x0000ee1e
    6110:	strdeq	r4, [r1], -ip
    6114:	andeq	r0, r0, r8, lsr #4
    6118:	strdeq	r7, [r1], -r4
    611c:	strdeq	r4, [r1], -r2
    6120:	andeq	r4, r1, r8, asr #25
    6124:	andeq	r0, r0, r8, lsr r2
    6128:	andeq	r4, r0, lr, lsr #32
    612c:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    6130:	rsbseq	pc, r0, #12779520	; 0xc30000
    6134:	svclt	0x00004770
    6138:			; <UNDEFINED> instruction: 0x00014fb2
    613c:	blmi	6189a0 <putsgent@@Base+0x60fea0>
    6140:	ldrblt	r4, [r0, #1146]!	; 0x47a
    6144:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    6148:	strmi	r4, [lr], -r4, lsl #12
    614c:	ldmdavs	fp, {r8, r9, sl, sp}
    6150:			; <UNDEFINED> instruction: 0xf04f9301
    6154:			; <UNDEFINED> instruction: 0xf7fb0300
    6158:	shadd16mi	lr, sl, r0
    615c:	strmi	r4, [r5], -r9, ror #12
    6160:	eorvs	r4, pc, r0, lsr #12
    6164:	ldcl	7, cr15, [r0, #-1004]!	; 0xfffffc14
    6168:	orrslt	r7, fp, r3, lsr #16
    616c:	ldmdavc	fp, {r8, r9, fp, ip, pc}
    6170:	stmdavs	sl!, {r0, r1, r4, r5, r6, r8, fp, ip, sp, pc}
    6174:	andle	r2, sp, r2, lsr #20
    6178:	andcs	r6, r1, r0, lsr r0
    617c:	blmi	2189a8 <putsgent@@Base+0x20fea8>
    6180:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6184:	blls	601f4 <putsgent@@Base+0x576f4>
    6188:	qaddle	r4, sl, r5
    618c:	ldcllt	0, cr11, [r0, #12]!
    6190:			; <UNDEFINED> instruction: 0xe7f34638
    6194:			; <UNDEFINED> instruction: 0xe7f14618
    6198:	ldcl	7, cr15, [r6, #1004]	; 0x3ec
    619c:	andeq	r4, r1, r4, asr ip
    61a0:	andeq	r0, r0, r8, lsr #4
    61a4:	andeq	r4, r1, r4, lsl ip
    61a8:	blmi	618a0c <putsgent@@Base+0x60ff0c>
    61ac:	ldrblt	r4, [r0, #1146]!	; 0x47a
    61b0:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    61b4:	strmi	r4, [lr], -r4, lsl #12
    61b8:	ldmdavs	fp, {r8, r9, sl, sp}
    61bc:			; <UNDEFINED> instruction: 0xf04f9301
    61c0:			; <UNDEFINED> instruction: 0xf7fb0300
    61c4:			; <UNDEFINED> instruction: 0x463aeeda
    61c8:	strmi	r4, [r5], -r9, ror #12
    61cc:	eorvs	r4, pc, r0, lsr #12
    61d0:	mrc	7, 4, APSR_nzcv, cr6, cr11, {7}
    61d4:	orrslt	r7, fp, r3, lsr #16
    61d8:	ldmdavc	fp, {r8, r9, fp, ip, pc}
    61dc:	stmdavs	sl!, {r0, r1, r4, r5, r6, r8, fp, ip, sp, pc}
    61e0:	andle	r2, sp, r2, lsr #20
    61e4:	andcs	r6, r1, r0, lsr r0
    61e8:	blmi	218a14 <putsgent@@Base+0x20ff14>
    61ec:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    61f0:	blls	60260 <putsgent@@Base+0x57760>
    61f4:	qaddle	r4, sl, r5
    61f8:	ldcllt	0, cr11, [r0, #12]!
    61fc:			; <UNDEFINED> instruction: 0xe7f34638
    6200:			; <UNDEFINED> instruction: 0xe7f14618
    6204:	stc	7, cr15, [r0, #1004]!	; 0x3ec
    6208:	andeq	r4, r1, r8, ror #23
    620c:	andeq	r0, r0, r8, lsr #4
    6210:	andeq	r4, r1, r8, lsr #23
    6214:	ldrbmi	r6, [r0, -r0, lsl #16]!
    6218:	ldmdavs	fp, {r0, r1, fp, sp, lr}^
    621c:	stmdavs	sl, {r0, r1, r3, r5, r6, r8, ip, sp, pc}
    6220:	teqlt	sl, r2, asr r8
    6224:	ldmvs	r3, {r0, r3, r4, r7, fp, sp, lr}
    6228:	movwle	r4, #12953	; 0x3299
    622c:	andcs	fp, r1, ip, lsl #31
    6230:	ldrbmi	r2, [r0, -r0]!
    6234:	rscscc	pc, pc, pc, asr #32
    6238:	andcs	r4, r1, r0, ror r7
    623c:	svclt	0x00004770
    6240:	eorsle	r2, r4, r0, lsl #16
    6244:			; <UNDEFINED> instruction: 0x460fb5f0
    6248:	addlt	r4, r3, sl, lsl r9
    624c:	stmdavs	r0, {r0, r2, r9, sl, lr}
    6250:	tstls	r1, r9, ror r4
    6254:			; <UNDEFINED> instruction: 0xf99af002
    6258:	andsle	r3, r9, r1
    625c:	stmdavs	r8!, {r0, r8, fp, ip, pc}^
    6260:			; <UNDEFINED> instruction: 0xf994f002
    6264:	andsle	r3, r3, r1
    6268:	movwcc	r6, #6315	; 0x18ab
    626c:	stmiavs	fp!, {r4, ip, lr, pc}^
    6270:	ldmdavs	r8, {r0, r1, r4, r7, r8, ip, sp, pc}
    6274:	mnfmid	f3, f0
    6278:	ldrbtmi	r2, [lr], #-1028	; 0xfffffbfc
    627c:	stmiavs	fp!, {r0, r1, sp, lr, pc}^
    6280:	strcc	r5, [r4], #-2328	; 0xfffff6e8
    6284:	ldrtmi	fp, [r1], -r0, asr #2
    6288:			; <UNDEFINED> instruction: 0xf980f002
    628c:	mvnsle	r3, r1
    6290:	rscscc	pc, pc, pc, asr #32
    6294:	ldcllt	0, cr11, [r0, #12]!
    6298:			; <UNDEFINED> instruction: 0x46284639
    629c:	stcl	7, cr15, [lr, #-1004]!	; 0xfffffc14
    62a0:			; <UNDEFINED> instruction: 0xf04f3001
    62a4:	svclt	0x001830ff
    62a8:	andlt	r2, r3, r0
    62ac:			; <UNDEFINED> instruction: 0xf04fbdf0
    62b0:			; <UNDEFINED> instruction: 0x477030ff
    62b4:	andeq	r4, r0, r4, asr #5
    62b8:	muleq	r0, lr, r2
    62bc:	ldcllt	0, cr15, [r6], #-0
    62c0:	blt	11422c8 <putsgent@@Base+0x11397c8>
    62c4:	blt	1a422cc <putsgent@@Base+0x1a397cc>
    62c8:	tstcs	r0, r4, asr r8
    62cc:	svcmi	0x00f0e92d
    62d0:	addlt	r4, r3, r8, ror r4
    62d4:	mrc2	7, 1, pc, cr8, cr15, {7}
    62d8:	andcs	fp, r1, r8, lsl r9
    62dc:	pop	{r0, r1, ip, sp, pc}
    62e0:	blmi	13ea2a8 <putsgent@@Base+0x13e17a8>
    62e4:			; <UNDEFINED> instruction: 0xf8d3447b
    62e8:			; <UNDEFINED> instruction: 0xf1b88418
    62ec:	rscsle	r0, r4, r0, lsl #30
    62f0:	strmi	r0, [r4], -r5, lsl #1
    62f4:	and	r2, r4, r0, lsl #12
    62f8:	ldrdhi	pc, [ip], -r8
    62fc:	svceq	0x0000f1b8
    6300:			; <UNDEFINED> instruction: 0xf898d0eb
    6304:			; <UNDEFINED> instruction: 0xf8d83010
    6308:	vaddl.u8	<illegal reg q11.5>, d3, d4
    630c:			; <UNDEFINED> instruction: 0xf0830300
    6310:	svccs	0x00000301
    6314:			; <UNDEFINED> instruction: 0xf043bf08
    6318:			; <UNDEFINED> instruction: 0xf0130301
    631c:	strdle	r0, [fp, #63]!	; 0x3f
    6320:	ldmdavs	r1, {r1, r3, r4, r5, r6, r7, fp, sp, lr}
    6324:	rscle	r2, r7, r0, lsl #18
    6328:	svcge	0x0004f852
    632c:			; <UNDEFINED> instruction: 0xf1ba3301
    6330:	mvnsle	r0, r0, lsl #30
    6334:	sbcsle	r4, pc, #156, 4	; 0xc0000009
    6338:			; <UNDEFINED> instruction: 0xf7fb2014
    633c:	pkhbtmi	lr, r3, r4, lsl #27
    6340:	rsble	r2, r3, r0, lsl #16
    6344:			; <UNDEFINED> instruction: 0xf0004638
    6348:	strmi	pc, [r1], r7, lsr #20
    634c:	andeq	pc, r4, fp, asr #17
    6350:	subsle	r2, r1, r0, lsl #16
    6354:	mulscc	r0, fp, r8
    6358:	andge	pc, r0, fp, asr #17
    635c:			; <UNDEFINED> instruction: 0xf04346aa
    6360:			; <UNDEFINED> instruction: 0xf88b0301
    6364:	ldmvs	fp!, {r4, ip, sp}^
    6368:	cmplt	r0, r8, asr r9
    636c:	ldc	7, cr15, [lr], {251}	; 0xfb
    6370:			; <UNDEFINED> instruction: 0xf84368fb
    6374:			; <UNDEFINED> instruction: 0xf10a600a
    6378:			; <UNDEFINED> instruction: 0xf8530a04
    637c:	stmdacs	r0, {r1, r3}
    6380:			; <UNDEFINED> instruction: 0xf8d9d1f4
    6384:	ldmdbpl	r1, {r2, r3, sp}^
    6388:	pkhbtmi	r4, sl, r3, lsl #12
    638c:	bicslt	r4, r9, pc, lsl #12
    6390:	strcs	r4, [r0, -sl, lsr #13]
    6394:	eoreq	pc, r7, r3, asr r8	; <UNPREDICTABLE>
    6398:			; <UNDEFINED> instruction: 0x370100ba
    639c:	andls	fp, r1, #40, 2
    63a0:	stc	7, cr15, [r4], {251}	; 0xfb
    63a4:	ldrdcc	pc, [ip], -r9
    63a8:			; <UNDEFINED> instruction: 0xf8539a01
    63ac:	addspl	r1, r9, sl
    63b0:	andvs	pc, sl, r3, asr #16
    63b4:	beq	1427e4 <putsgent@@Base+0x139ce4>
    63b8:	andcs	pc, sl, r3, asr r8	; <UNPREDICTABLE>
    63bc:	mvnle	r2, r0, lsl #20
    63c0:	beq	fe200d04 <putsgent@@Base+0xfe1f8204>
    63c4:	andeq	lr, sl, #3072	; 0xc00
    63c8:	smladcc	r1, r0, r8, r6
    63cc:	ldrhlt	r0, [r8, #-15]
    63d0:	stcl	7, cr15, [ip], #-1004	; 0xfffffc14
    63d4:	ldrdcc	pc, [ip], -r9
    63d8:			; <UNDEFINED> instruction: 0xf8431d3a
    63dc:	ldrtmi	r6, [sl], sl
    63e0:			; <UNDEFINED> instruction: 0x461759d8
    63e4:	mvnsle	r2, r0, lsl #16
    63e8:	ldrdcc	pc, [ip], -r8
    63ec:	movwhi	lr, #10699	; 0x29cb
    63f0:	andlt	pc, ip, r8, asr #17
    63f4:			; <UNDEFINED> instruction: 0xe78446d8
    63f8:			; <UNDEFINED> instruction: 0xf7fb4658
    63fc:			; <UNDEFINED> instruction: 0xf7fbec58
    6400:	andcs	lr, ip, #188, 26	; 0x2f00
    6404:	strbmi	r4, [r8], -r3, lsl #12
    6408:			; <UNDEFINED> instruction: 0xe767601a
    640c:	ldc	7, cr15, [r4, #1004]!	; 0x3ec
    6410:	strmi	r2, [r3], -ip, lsl #4
    6414:	andsvs	r4, sl, r8, asr r6
    6418:	svclt	0x0000e760
    641c:	strdeq	r4, [r0], -r0
    6420:	muleq	r1, r4, r0
    6424:	svcmi	0x00f0e92d
    6428:	stfs	f2, [sp, #-0]
    642c:	ldmdami	fp!, {r1, r8, r9, fp, pc}^
    6430:	addlt	r4, fp, r8, ror r4
    6434:	stc2	7, cr15, [r8, #1020]	; 0x3fc
    6438:	blmi	1e731a0 <putsgent@@Base+0x1e6a6a0>
    643c:			; <UNDEFINED> instruction: 0xf8d3447b
    6440:			; <UNDEFINED> instruction: 0xf1b99418
    6444:	eorle	r0, r4, r0, lsl #30
    6448:			; <UNDEFINED> instruction: 0x46ca4b76
    644c:	movwls	r4, #38011	; 0x947b
    6450:	ldrdmi	pc, [ip], -sl
    6454:			; <UNDEFINED> instruction: 0xf8dab1ec
    6458:	stmdavs	r6!, {r2, ip, lr}^
    645c:	svclt	0x00182d00
    6460:	andle	r2, lr, r0, lsl #28
    6464:	stmdavs	r8!, {r0, r4, r5, fp, sp, lr}
    6468:	bl	ff74445c <putsgent@@Base+0xff73b95c>
    646c:	ldmdavs	r1!, {r3, r6, r8, fp, ip, sp, pc}^
    6470:			; <UNDEFINED> instruction: 0xf7fb6868
    6474:	pkhtbmi	lr, r1, r8, asr #23
    6478:	stmiavs	sl!, {r3, r4, r8, fp, ip, sp, pc}
    647c:	addsmi	r6, sl, #11730944	; 0xb30000
    6480:	stmiavs	r4!, {r0, r1, r2, r3, ip, lr, pc}^
    6484:	mvnle	r2, r0, lsl #24
    6488:	ldrdge	pc, [ip], -sl
    648c:	svceq	0x0000f1ba
    6490:			; <UNDEFINED> instruction: 0xf04fd1de
    6494:	ldrbmi	r0, [r0], -r1, lsl #20
    6498:	ldc	0, cr11, [sp], #44	; 0x2c
    649c:	pop	{r1, r8, r9, fp, pc}
    64a0:			; <UNDEFINED> instruction: 0xf8da8ff0
    64a4:	strbmi	r8, [r0], -r0
    64a8:	ldc	7, cr15, [r0, #-1004]!	; 0xfffffc14
    64ac:	ldrdlt	pc, [r0], -r4
    64b0:	ldrbmi	r4, [r8], -r7, lsl #12
    64b4:	stc	7, cr15, [sl, #-1004]!	; 0xfffffc14
    64b8:	cfstrsne	mvf4, [r1], {56}	; 0x38
    64bc:	strmi	r9, [r8], -r4, lsl #2
    64c0:	ldcl	7, cr15, [r0], {251}	; 0xfb
    64c4:	andls	r9, r5, r4, lsl #18
    64c8:			; <UNDEFINED> instruction: 0xf0002800
    64cc:	bls	26670c <putsgent@@Base+0x25dc0c>
    64d0:	mvnscc	pc, #79	; 0x4f
    64d4:	blhi	80c10 <putsgent@@Base+0x78110>
    64d8:	andcs	r9, r1, #0, 4
    64dc:	mrc	7, 3, APSR_nzcv, cr6, cr11, {7}
    64e0:	ldmdavs	pc, {r0, r1, r3, r5, r6, r7, fp, sp, lr}	; <UNPREDICTABLE>
    64e4:	svccs	0x00009306
    64e8:			; <UNDEFINED> instruction: 0x464ad07c
    64ec:	svceq	0x0004f853
    64f0:	andcc	r4, r1, #17825792	; 0x1100000
    64f4:	mvnsle	r2, r0, lsl #16
    64f8:	ldmvs	r3!, {r3, r7, sl, fp, ip}^
    64fc:	movwls	r6, #18462	; 0x481e
    6500:	blls	1331c0 <putsgent@@Base+0x12a6c0>
    6504:	ssatmi	r4, #3, r3, asr #13
    6508:	cdp	12, 0, cr9, cr8, cr6, {0}
    650c:	strls	r6, [r7, #-2576]	; 0xfffff5f0
    6510:	eorls	pc, r0, sp, asr #17
    6514:			; <UNDEFINED> instruction: 0x46354698
    6518:			; <UNDEFINED> instruction: 0x46264691
    651c:	stmdblt	r7!, {r3, r4, r5, r9, sl, lr}
    6520:			; <UNDEFINED> instruction: 0xf856e059
    6524:	stmdacs	r0, {r2, r8, r9, sl, fp}
    6528:			; <UNDEFINED> instruction: 0x4629d055
    652c:	bl	1ec4520 <putsgent@@Base+0x1ebba20>
    6530:	mvnsle	r2, r0, lsl #16
    6534:	svcpl	0x0004f858
    6538:	mvnle	r2, r0, lsl #26
    653c:	bvs	441da4 <putsgent@@Base+0x4392a4>
    6540:	stcls	6, cr4, [r7, #-288]	; 0xfffffee0
    6544:			; <UNDEFINED> instruction: 0xf8dd3001
    6548:	ldrbmi	r9, [r4], -r0, lsr #32
    654c:	ldrdcs	r4, [r4, -sl]
    6550:	bl	fc4544 <putsgent@@Base+0xfbba44>
    6554:	stmdacs	r0, {r7, r9, sl, lr}
    6558:	ssatmi	sp, #26, r7, asr #0
    655c:	blls	1b2b20 <putsgent@@Base+0x1aa020>
    6560:			; <UNDEFINED> instruction: 0xf04f1f02
    6564:			; <UNDEFINED> instruction: 0xf8420900
    6568:			; <UNDEFINED> instruction: 0xf1097f04
    656c:			; <UNDEFINED> instruction: 0xf8530901
    6570:	svccs	0x00007f04
    6574:	blls	13ad58 <putsgent@@Base+0x132258>
    6578:	orrlt	r6, lr, lr, lsl r8
    657c:			; <UNDEFINED> instruction: 0xf8d89f04
    6580:	strbmi	r0, [r3], r0
    6584:	ands	fp, r8, r8, lsl r9
    6588:	svceq	0x0004f85b
    658c:	ldrtmi	fp, [r1], -r8, lsr #3
    6590:	bl	1244584 <putsgent@@Base+0x123ba84>
    6594:	mvnsle	r2, r0, lsl #16
    6598:	svcvs	0x0004f857
    659c:	mvnle	r2, r0, lsl #28
    65a0:	blls	160930 <putsgent@@Base+0x157e30>
    65a4:	andcc	pc, r0, sl, asr #17
    65a8:			; <UNDEFINED> instruction: 0xf8c568a3
    65ac:	tstlt	sl, ip
    65b0:	stmiavs	r3!, {r0, r1, r4, r7, sp, lr}
    65b4:	ldrshvs	fp, [sl], #27
    65b8:	b	140034c <putsgent@@Base+0x13f784c>
    65bc:			; <UNDEFINED> instruction: 0xf8480389
    65c0:	strbmi	r6, [r3], #-41	; 0xffffffd7
    65c4:			; <UNDEFINED> instruction: 0xf1092200
    65c8:	subsvs	r0, sl, r1, lsl #18
    65cc:	svcvs	0x0004f857
    65d0:	bicsle	r2, r4, r0, lsl #28
    65d4:			; <UNDEFINED> instruction: 0xf858e7e4
    65d8:			; <UNDEFINED> instruction: 0xf1095f04
    65dc:	vstrcs.16	s0, [r0, #-2]	; <UNPREDICTABLE>
    65e0:			; <UNDEFINED> instruction: 0xe7abd19b
    65e4:	ldrtmi	r2, [sl], -r1
    65e8:			; <UNDEFINED> instruction: 0xf7fbe787
    65ec:	strbmi	lr, [sl], r6, asr #25
    65f0:	andvs	r2, r3, ip, lsl #6
    65f4:	blmi	340338 <putsgent@@Base+0x337838>
    65f8:	eorne	pc, r3, #64, 4
    65fc:	stmdami	ip, {r0, r1, r3, r8, fp, lr}
    6600:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    6604:			; <UNDEFINED> instruction: 0xf7fb4478
    6608:	stmdals	r5, {r1, r2, r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    660c:			; <UNDEFINED> instruction: 0xf7fb46ca
    6610:			; <UNDEFINED> instruction: 0xf7fbeb4e
    6614:	movwcs	lr, #52402	; 0xccb2
    6618:	ldr	r6, [ip, -r3]!
    661c:	muleq	r0, r0, pc	; <UNPREDICTABLE>
    6620:	andeq	r4, r1, ip, lsr pc
    6624:	ldrdeq	r4, [r0], -r0
    6628:	andeq	r3, r0, r4, asr #30
    662c:	andeq	r3, r0, r2, lsr #30
    6630:	andeq	r3, r0, ip, lsr #30
    6634:	stmdami	r2, {r0, r9, sl, lr}
    6638:			; <UNDEFINED> instruction: 0xf0014478
    663c:	svclt	0x0000ba65
    6640:	andeq	r4, r1, r0, asr #26
    6644:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    6648:	svclt	0x00004770
    664c:	andeq	r4, r1, r2, lsr sp
    6650:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    6654:	blt	1f42660 <putsgent@@Base+0x1f39b60>
    6658:	andeq	r4, r1, r6, lsr #26
    665c:	stmdami	r2, {r0, r9, sl, lr}
    6660:			; <UNDEFINED> instruction: 0xf0014478
    6664:	svclt	0x0000bae5
    6668:	andeq	r4, r1, r8, lsl sp
    666c:	stmdami	r2, {r0, r9, sl, lr}
    6670:			; <UNDEFINED> instruction: 0xf0014478
    6674:	svclt	0x0000bf35
    6678:	andeq	r4, r1, r8, lsl #26
    667c:			; <UNDEFINED> instruction: 0x4604b538
    6680:	ldrbtmi	r4, [fp], #-2823	; 0xfffff4f9
    6684:			; <UNDEFINED> instruction: 0x461d4618
    6688:			; <UNDEFINED> instruction: 0xff4ef001
    668c:	stmvs	r3, {r1, sp, lr, pc}
    6690:	andle	r4, r4, r3, lsr #5
    6694:			; <UNDEFINED> instruction: 0xf0014628
    6698:	stmdacs	r0, {r0, r1, r3, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    669c:	ldfltd	f5, [r8, #-988]!	; 0xfffffc24
    66a0:	strdeq	r4, [r1], -r6
    66a4:	stmdami	r2, {r0, r9, sl, lr}
    66a8:			; <UNDEFINED> instruction: 0xf0014478
    66ac:	svclt	0x0000bd55
    66b0:	ldrdeq	r4, [r1], -r0
    66b4:	stmdami	r2, {r0, r9, sl, lr}
    66b8:			; <UNDEFINED> instruction: 0xf0014478
    66bc:	svclt	0x0000be95
    66c0:	andeq	r4, r1, r0, asr #25
    66c4:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    66c8:	svclt	0x002ef001
    66cc:			; <UNDEFINED> instruction: 0x00014cb2
    66d0:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    66d4:	svclt	0x003cf001
    66d8:	andeq	r4, r1, r6, lsr #25
    66dc:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    66e0:	ldclt	0, cr15, [lr], #4
    66e4:	muleq	r1, sl, ip
    66e8:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    66ec:	stcllt	0, cr15, [sl], {1}
    66f0:	andeq	r4, r1, lr, lsl #25
    66f4:	ldrbtmi	r4, [sl], #-2564	; 0xfffff5fc
    66f8:	strtcc	pc, [r4], #-2194	; 0xfffff76e
    66fc:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    6700:	strtcc	pc, [r4], #-2178	; 0xfffff77e
    6704:	svclt	0x00004770
    6708:	andeq	r4, r1, r2, lsl #25
    670c:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    6710:	ldreq	pc, [r8], #-2259	; 0xfffff72d
    6714:	svclt	0x00004770
    6718:	andeq	r4, r1, sl, ror #24
    671c:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    6720:	svclt	0x00004770
    6724:	andeq	r4, r1, sl, asr ip
    6728:	stmdami	r2, {r0, r9, sl, lr}
    672c:			; <UNDEFINED> instruction: 0xf0014478
    6730:	svclt	0x0000be39
    6734:	andeq	r4, r1, ip, asr #24
    6738:	stmdami	r3, {r1, r8, fp, lr}
    673c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    6740:	bllt	fe94274c <putsgent@@Base+0xfe939c4c>
    6744:			; <UNDEFINED> instruction: 0xfffffad9
    6748:	andeq	r4, r1, sl, lsr ip
    674c:			; <UNDEFINED> instruction: 0x4605b538
    6750:			; <UNDEFINED> instruction: 0xf7fb6800
    6754:	stmdavs	ip!, {r2, r3, r5, r7, r9, fp, sp, lr, pc}^
    6758:			; <UNDEFINED> instruction: 0x4620b154
    675c:	bl	ff5c4750 <putsgent@@Base+0xff5bbc50>
    6760:	strmi	r2, [r2], -r0, lsl #2
    6764:			; <UNDEFINED> instruction: 0xf7fb4620
    6768:	stmdavs	r8!, {r1, r2, r3, r5, sl, fp, sp, lr, pc}^
    676c:	b	fe7c4760 <putsgent@@Base+0xfe7bbc60>
    6770:	cmnlt	r3, fp, ror #17
    6774:	teqlt	r8, r8, lsl r8
    6778:			; <UNDEFINED> instruction: 0xf7fb2404
    677c:	stmiavs	fp!, {r3, r4, r7, r9, fp, sp, lr, pc}^
    6780:	strcc	r5, [r4], #-2328	; 0xfffff6e8
    6784:	mvnsle	r2, r0, lsl #16
    6788:			; <UNDEFINED> instruction: 0xf7fb4618
    678c:			; <UNDEFINED> instruction: 0x4628ea90
    6790:	ldrhtmi	lr, [r8], -sp
    6794:	blt	fe244788 <putsgent@@Base+0xfe23bc88>
    6798:	mvnsmi	lr, sp, lsr #18
    679c:	strmi	r2, [r5], -r1, lsl #2
    67a0:			; <UNDEFINED> instruction: 0xf7fb2010
    67a4:			; <UNDEFINED> instruction: 0x4604ea16
    67a8:	stmiavs	fp!, {r3, r4, r5, r6, r8, r9, ip, sp, pc}
    67ac:	adcvs	r6, r3, r8, lsr #16
    67b0:	b	ff1447a4 <putsgent@@Base+0xff13bca4>
    67b4:	orrslt	r6, r0, #32
    67b8:			; <UNDEFINED> instruction: 0xf7fb6868
    67bc:	rsbvs	lr, r0, r0, asr #21
    67c0:	stmiavs	sp!, {r3, r5, r6, r8, r9, ip, sp, pc}^
    67c4:	stmdavs	pc!, {r8, r9, sp}	; <UNPREDICTABLE>
    67c8:	movwlt	r4, #63018	; 0xf62a
    67cc:	svcne	0x0004f852
    67d0:	movwcc	r4, #5656	; 0x1618
    67d4:	mvnsle	r2, r0, lsl #18
    67d8:	addeq	r3, r0, r2
    67dc:	bl	10c47d0 <putsgent@@Base+0x10bbcd0>
    67e0:	stmdaeq	r4, {r5, r7, r8, ip, sp, lr, pc}
    67e4:	rscvs	r4, r0, r6, lsl #12
    67e8:	ldrtmi	fp, [r8], -r8, asr #3
    67ec:	b	fe9c47e0 <putsgent@@Base+0xfe9bbce0>
    67f0:	movwcc	r4, #34371	; 0x8643
    67f4:	svceq	0x0004f848
    67f8:			; <UNDEFINED> instruction: 0xf855b188
    67fc:	blne	fe6e6414 <putsgent@@Base+0xfe6dd914>
    6800:	mvnsle	r2, r0, lsl #30
    6804:	andcs	r4, r0, #855638016	; 0x33000000
    6808:			; <UNDEFINED> instruction: 0x4620601a
    680c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    6810:			; <UNDEFINED> instruction: 0xf7fb2004
    6814:	strmi	lr, [r3], -r8, lsr #22
    6818:	stmdacs	r0, {r5, r6, r7, sp, lr}
    681c:			; <UNDEFINED> instruction: 0x4620d1f3
    6820:			; <UNDEFINED> instruction: 0xf7ff2400
    6824:			; <UNDEFINED> instruction: 0xe7f0ff93
    6828:	mvnsmi	lr, sp, lsr #18
    682c:	cdpmi	0, 4, cr11, cr5, cr10, {4}
    6830:	andls	sl, r7, r3, lsl #22
    6834:	stmdami	r4, {r2, r9, fp, sp, pc}^
    6838:	cfstrdmi	mvd4, [r4, #-504]	; 0xfffffe08
    683c:	mcrrmi	9, 0, sl, r4, cr5	; <UNPREDICTABLE>
    6840:	ldrbtmi	r5, [sp], #-2096	; 0xfffff7d0
    6844:	mcrmi	4, 2, r4, cr3, cr12, {3}
    6848:	andls	r6, r9, r0, lsl #16
    684c:	andeq	pc, r0, pc, asr #32
    6850:	strls	r4, [r5, #-2113]	; 0xfffff7bf
    6854:	ldrbtmi	r2, [r8], #-1280	; 0xfffffb00
    6858:	strls	r9, [r8, #-1030]	; 0xfffffbfa
    685c:	strls	r4, [r4, #-1150]	; 0xfffffb82
    6860:	mcrr2	0, 0, pc, r4, cr0	; <UNPREDICTABLE>
    6864:			; <UNDEFINED> instruction: 0x9c03b9f0
    6868:	strcs	pc, [r7, #-964]	; 0xfffffc3c
    686c:	ldrbteq	pc, [pc], #-20	; 6874 <tcgetattr@plt+0x4678>	; <UNPREDICTABLE>
    6870:	stfcsd	f5, [r1, #-176]	; 0xffffff50
    6874:	ldclcs	15, cr11, [pc, #-96]!	; 681c <tcgetattr@plt+0x4620>
    6878:	movwcs	fp, #7948	; 0x1f0c
    687c:			; <UNDEFINED> instruction: 0xf0832300
    6880:	stccs	3, cr0, [r0, #-4]
    6884:	movwcs	fp, #3848	; 0xf08
    6888:	teqle	r6, r0, lsl #22
    688c:	blmi	b99160 <putsgent@@Base+0xb90660>
    6890:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6894:	blls	260904 <putsgent@@Base+0x257e04>
    6898:	cmple	r0, sl, asr r0
    689c:	andlt	r4, sl, r0, lsr #12
    68a0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    68a4:	strtmi	r4, [r8], -lr, lsr #22
    68a8:	andcs	r4, r5, #753664	; 0xb8000
    68ac:	ldrbtcc	pc, [pc], #79	; 68b4 <tcgetattr@plt+0x46b8>	; <UNPREDICTABLE>
    68b0:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
    68b4:			; <UNDEFINED> instruction: 0xf7fb681d
    68b8:	blmi	b01198 <putsgent@@Base+0xaf8698>
    68bc:	ldmpl	r3!, {r0, r8, sp}^
    68c0:			; <UNDEFINED> instruction: 0x4602681b
    68c4:			; <UNDEFINED> instruction: 0xf7fb4628
    68c8:	ldrb	lr, [pc, lr, lsr #23]
    68cc:	andcs	r4, r5, #36, 22	; 0x9000
    68d0:			; <UNDEFINED> instruction: 0xf04f4926
    68d4:	ldmpl	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, sl, ip, sp}^
    68d8:	ldmdavs	sp, {r0, r3, r4, r5, r6, sl, lr}
    68dc:	b	8c48d0 <putsgent@@Base+0x8bbdd0>
    68e0:	blls	d8d6c <putsgent@@Base+0xd026c>
    68e4:	cmneq	pc, #3	; <UNPREDICTABLE>
    68e8:	strtmi	r4, [r8], -r2, lsl #12
    68ec:	tstcs	r1, r5, ror r8
    68f0:	stmdavs	fp!, {r8, r9, ip, pc}
    68f4:	bl	fe5c48e8 <putsgent@@Base+0xfe5bbde8>
    68f8:	blmi	680820 <putsgent@@Base+0x677d20>
    68fc:	ldmdbmi	ip, {r0, r2, r9, sp}
    6900:	ldrbtmi	r5, [r9], #-2295	; 0xfffff709
    6904:	ldrdhi	pc, [r0], -r7
    6908:	b	3448fc <putsgent@@Base+0x33bdfc>
    690c:	tstcs	r1, r6, lsl fp
    6910:	strls	r5, [r0, #-2294]	; 0xfffff70a
    6914:			; <UNDEFINED> instruction: 0x46026833
    6918:			; <UNDEFINED> instruction: 0xf7fb4640
    691c:	ldmdbmi	r5, {r2, r7, r8, r9, fp, sp, lr, pc}
    6920:	andcs	r4, r5, #32, 12	; 0x2000000
    6924:	ldmdavs	sp!, {r0, r3, r4, r5, r6, sl, lr}
    6928:	ldmib	ip!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    692c:	tstcs	r1, r3, lsr r8
    6930:	ldrbtcc	pc, [pc], #79	; 6938 <tcgetattr@plt+0x473c>	; <UNPREDICTABLE>
    6934:	strtmi	r4, [r8], -r2, lsl #12
    6938:	bl	1d4492c <putsgent@@Base+0x1d3be2c>
    693c:			; <UNDEFINED> instruction: 0xf7fbe7a6
    6940:	svclt	0x0000ea04
    6944:	andeq	r4, r1, ip, asr r5
    6948:	andeq	r0, r0, r8, lsr #4
    694c:	andeq	r3, r0, r2, lsl sp
    6950:	andeq	r3, r0, r8, lsl sp
    6954:	andeq	r4, r1, r8, lsr r5
    6958:	andeq	r3, r0, sl, lsl #26
    695c:	andeq	r4, r1, r4, lsl #10
    6960:	andeq	r0, r0, r8, lsr r2
    6964:			; <UNDEFINED> instruction: 0x00003cbe
    6968:	andeq	r0, r0, r4, lsr r2
    696c:	andeq	r3, r0, r0, asr #25
    6970:	andeq	r3, r0, sl, asr #25
    6974:	andeq	r3, r0, ip, asr #24
    6978:	blmi	1618edc <putsgent@@Base+0x16103dc>
    697c:	bmi	1617b68 <putsgent@@Base+0x160f068>
    6980:	mvnsmi	lr, sp, lsr #18
    6984:	stmiapl	fp, {r3, r7, ip, sp, pc}^
    6988:	andcs	r4, r4, r6, lsl #12
    698c:	ldmdavs	fp, {r1, r3, r4, r5, r6, sl, lr}
    6990:			; <UNDEFINED> instruction: 0xf04f9307
    6994:	movwcs	r0, #768	; 0x300
    6998:	movwcs	lr, #18893	; 0x49cd
    699c:	movwls	r9, #13062	; 0x3306
    69a0:	b	1844994 <putsgent@@Base+0x183be94>
    69a4:	ldrbtmi	r4, [pc], #-3919	; 69ac <tcgetattr@plt+0x47b0>
    69a8:			; <UNDEFINED> instruction: 0xf0002800
    69ac:			; <UNDEFINED> instruction: 0x232d808f
    69b0:	ldrbeq	r7, [r3, r3]!
    69b4:	streq	pc, [r2, #-6]
    69b8:	strble	r4, [r2, #-1540]	; 0xfffff9fc
    69bc:	subvc	r2, r3, r5, asr r3
    69c0:	cmple	r4, r0, lsl #26
    69c4:	stmdami	r8, {r0, r2, r7, ip, sp, lr}^
    69c8:	bge	f15d8 <putsgent@@Base+0xe8ad8>
    69cc:	ldrbtmi	sl, [r8], #-2308	; 0xfffff6fc
    69d0:			; <UNDEFINED> instruction: 0xf0009405
    69d4:	strmi	pc, [r3], -fp, lsl #23
    69d8:	ldrmi	r4, [ip], -r0, lsr #12
    69dc:	stmdb	r6!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    69e0:	cmple	r7, r0, lsl #24
    69e4:			; <UNDEFINED> instruction: 0xf3c59d02
    69e8:			; <UNDEFINED> instruction: 0xf0152607
    69ec:	cmple	r5, pc, ror r5
    69f0:	svclt	0x00182e00
    69f4:	eorle	r2, r7, pc, ror lr
    69f8:	andcs	r4, r5, #60, 22	; 0xf000
    69fc:			; <UNDEFINED> instruction: 0x4628493c
    6a00:	andhi	pc, r3, r7, asr r8	; <UNPREDICTABLE>
    6a04:			; <UNDEFINED> instruction: 0xf8d84479
    6a08:			; <UNDEFINED> instruction: 0xf7fb4000
    6a0c:	blmi	e81044 <putsgent@@Base+0xe78544>
    6a10:	strmi	r2, [r2], -r1, lsl #2
    6a14:	ldmpl	ip!, {r5, r9, sl, lr}^
    6a18:	stmdavs	r3!, {r9, sl, ip, pc}
    6a1c:	bl	c4a10 <putsgent@@Base+0xbbf10>
    6a20:			; <UNDEFINED> instruction: 0x46284935
    6a24:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    6a28:	ldrdvs	pc, [r0], -r8
    6a2c:	ldmdb	sl!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6a30:	tstcs	r1, r3, lsr #16
    6a34:	ldrbcc	pc, [pc, #79]!	; 6a8b <tcgetattr@plt+0x488f>	; <UNPREDICTABLE>
    6a38:	ldrtmi	r4, [r0], -r2, lsl #12
    6a3c:	b	ffcc4a30 <putsgent@@Base+0xffcbbf30>
    6a40:	stmdblt	sp!, {r1, sp, lr, pc}^
    6a44:	ldmdb	r2!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6a48:	blmi	919300 <putsgent@@Base+0x910800>
    6a4c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6a50:	blls	1e0ac0 <putsgent@@Base+0x1d7fc0>
    6a54:	teqle	ip, sl, asr r0
    6a58:	andlt	r4, r8, r8, lsr #12
    6a5c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    6a60:	andcs	r2, r1, #134217728	; 0x8000000
    6a64:	strtpl	r2, [r1], #327	; 0x147
    6a68:	strbtpl	r2, [r2], #512	; 0x200
    6a6c:	movwcs	lr, #14251	; 0x37ab
    6a70:	ldrb	r2, [r7, r2, lsl #4]!
    6a74:	andcs	r4, r5, #29696	; 0x7400
    6a78:	andcs	r4, r0, r1, lsr #18
    6a7c:	ldrbcc	pc, [pc, #79]!	; 6ad3 <tcgetattr@plt+0x48d7>	; <UNPREDICTABLE>
    6a80:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
    6a84:			; <UNDEFINED> instruction: 0xf7fb681c
    6a88:	blmi	6c0fc8 <putsgent@@Base+0x6b84c8>
    6a8c:	ldmpl	fp!, {r0, r8, sp}^
    6a90:			; <UNDEFINED> instruction: 0x4602681b
    6a94:			; <UNDEFINED> instruction: 0xf7fb4620
    6a98:	ldrb	lr, [r5, r6, asr #21]
    6a9c:			; <UNDEFINED> instruction: 0x46204b13
    6aa0:	andcs	r4, r5, #24, 18	; 0x60000
    6aa4:	ldrbcc	pc, [pc, #79]!	; 6afb <tcgetattr@plt+0x48ff>	; <UNPREDICTABLE>
    6aa8:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
    6aac:			; <UNDEFINED> instruction: 0xf7fb681c
    6ab0:	ldmdbmi	r0, {r1, r3, r4, r5, r8, fp, sp, lr, pc}
    6ab4:			; <UNDEFINED> instruction: 0xf0039b02
    6ab8:			; <UNDEFINED> instruction: 0x4602037f
    6abc:	ldmdapl	ip!, {r5, r9, sl, lr}^
    6ac0:	movwls	r2, #257	; 0x101
    6ac4:			; <UNDEFINED> instruction: 0xf7fb6823
    6ac8:	ldr	lr, [sp, lr, lsr #21]!
    6acc:	ldrbcc	pc, [pc, #79]!	; 6b23 <tcgetattr@plt+0x4927>	; <UNPREDICTABLE>
    6ad0:			; <UNDEFINED> instruction: 0xf7fbe7ba
    6ad4:	svclt	0x0000e93a
    6ad8:	andeq	r4, r1, r8, lsl r4
    6adc:	andeq	r0, r0, r8, lsr #4
    6ae0:	andeq	r3, r0, r0, ror #24
    6ae4:	andeq	r4, r1, lr, ror #7
    6ae8:	andeq	r3, r0, sl, lsr #24
    6aec:	andeq	r0, r0, r8, lsr r2
    6af0:	andeq	r3, r0, r8, ror #24
    6af4:	andeq	r0, r0, r4, lsr r2
    6af8:	andeq	r3, r0, r6, ror #23
    6afc:	andeq	r4, r1, r8, asr #6
    6b00:	andeq	r3, r0, sl, lsl #23
    6b04:	andeq	r3, r0, sl, lsl #23
    6b08:			; <UNDEFINED> instruction: 0x4604b538
    6b0c:			; <UNDEFINED> instruction: 0xf7fb6800
    6b10:	stmdavs	r5!, {r1, r2, r3, r6, r7, fp, sp, lr, pc}^
    6b14:			; <UNDEFINED> instruction: 0x4628b155
    6b18:	ldmib	r8!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6b1c:	strmi	r2, [r2], -r0, lsl #2
    6b20:			; <UNDEFINED> instruction: 0xf7fb4628
    6b24:	stmdavs	r0!, {r4, r6, r9, fp, sp, lr, pc}^
    6b28:	stmia	r0, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6b2c:			; <UNDEFINED> instruction: 0xf7fb6920
    6b30:	stmdbvs	r0!, {r1, r2, r3, r4, r5, r7, fp, sp, lr, pc}^
    6b34:	ldm	sl!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6b38:			; <UNDEFINED> instruction: 0xf7fb69a0
    6b3c:			; <UNDEFINED> instruction: 0x4620e8b8
    6b40:	ldrhtmi	lr, [r8], -sp
    6b44:	ldmlt	r0!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6b48:	tstcs	r1, r8, lsr r5
    6b4c:	andscs	r4, ip, r5, lsl #12
    6b50:	ldmda	lr!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6b54:	movwlt	r4, #34308	; 0x8604
    6b58:	movwcs	lr, #10709	; 0x29d5
    6b5c:	stmib	r4, {r3, r5, fp, sp, lr}^
    6b60:			; <UNDEFINED> instruction: 0xf7fb2302
    6b64:	strmi	lr, [r3], -ip, ror #17
    6b68:	biclt	r6, r8, r0, lsr #32
    6b6c:			; <UNDEFINED> instruction: 0xf7fb6868
    6b70:	strmi	lr, [r3], -r6, ror #17
    6b74:	orrslt	r6, r8, r0, rrx
    6b78:			; <UNDEFINED> instruction: 0xf7fb6928
    6b7c:	strmi	lr, [r3], -r0, ror #17
    6b80:	cmnlt	r8, r0, lsr #2
    6b84:			; <UNDEFINED> instruction: 0xf7fb6968
    6b88:			; <UNDEFINED> instruction: 0x4603e8da
    6b8c:	teqlt	r8, r0, ror #2
    6b90:			; <UNDEFINED> instruction: 0xf7fb69a8
    6b94:			; <UNDEFINED> instruction: 0x4603e8d4
    6b98:	smlatblt	r8, r0, r1, r6
    6b9c:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    6ba0:	ldrmi	r4, [ip], -r0, lsr #12
    6ba4:			; <UNDEFINED> instruction: 0xffb0f7ff
    6ba8:	svclt	0x0000e7f8
    6bac:	svcmi	0x00f8e92d
    6bb0:			; <UNDEFINED> instruction: 0xf7fb4605
    6bb4:	blmi	14c126c <putsgent@@Base+0x14b876c>
    6bb8:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    6bbc:	sfmne	f4, 2, [r1], {4}
    6bc0:	ldmdble	r2, {r0, r4, r7, r9, lr}
    6bc4:	strtmi	fp, [r0], -ip, lsr #2
    6bc8:	ldmda	r0!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6bcc:			; <UNDEFINED> instruction: 0xf7fb4628
    6bd0:			; <UNDEFINED> instruction: 0x4e4ce99e
    6bd4:	rsbsvc	pc, sl, r0, lsl #10
    6bd8:	cmnvs	r0, lr, ror r4
    6bdc:	stmdb	r2, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6be0:	teqvs	r0, r4, lsl #12
    6be4:			; <UNDEFINED> instruction: 0xf0002800
    6be8:	strtmi	r8, [r9], -r9, lsl #1
    6bec:			; <UNDEFINED> instruction: 0xf7fb4620
    6bf0:	tstcs	sl, r6, lsl r9
    6bf4:			; <UNDEFINED> instruction: 0xf7fb4620
    6bf8:	tstlt	r8, lr, asr #20
    6bfc:	andvc	r2, r3, r0, lsl #6
    6c00:	strcs	r4, [r0], -r1, asr #30
    6c04:	ldrbtmi	r4, [pc], #-1589	; 6c0c <tcgetattr@plt+0x4a10>
    6c08:			; <UNDEFINED> instruction: 0x46203718
    6c0c:	blmi	144d30 <putsgent@@Base+0x13c230>
    6c10:			; <UNDEFINED> instruction: 0x3601213a
    6c14:	stmib	r0, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6c18:	teqlt	r8, r4, lsl #12
    6c1c:			; <UNDEFINED> instruction: 0xf8042e03
    6c20:			; <UNDEFINED> instruction: 0xddf25b01
    6c24:	strtmi	r2, [r0], -r0, lsl #8
    6c28:	svchi	0x00f8e8bd
    6c2c:	ldclle	14, cr2, [r9, #8]!
    6c30:	ldrsbge	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
    6c34:			; <UNDEFINED> instruction: 0xf8da44fa
    6c38:	stmdavc	r3, {r5}
    6c3c:	rscsle	r2, r1, r0, lsl #22
    6c40:	movwcs	lr, #27098	; 0x69da
    6c44:	tsteq	r8, sl, lsl #2	; <UNPREDICTABLE>
    6c48:	movwcs	lr, #2506	; 0x9ca
    6c4c:	stc2l	0, cr15, [ip, #-4]!
    6c50:	rscle	r2, r7, r0, lsl #16
    6c54:	ldrsbthi	pc, [r8], pc	; <UNPREDICTABLE>
    6c58:			; <UNDEFINED> instruction: 0xf8da4625
    6c5c:	strtmi	r6, [r1], r4, lsr #32
    6c60:	ldrdlt	pc, [r8], -sl	; <UNPREDICTABLE>
    6c64:			; <UNDEFINED> instruction: 0xf8da44f8
    6c68:	adceq	r3, pc, ip, lsr #32
    6c6c:	lfmle	f4, 4, [r0], {171}	; 0xab
    6c70:	msreq	SPSR_s, #1073741825	; 0x40000001
    6c74:	bicvc	pc, r8, r7, lsl #10
    6c78:	eorcc	pc, ip, sl, asr #17
    6c7c:	svceq	0x0000f1bb
    6c80:			; <UNDEFINED> instruction: 0x4658d01e
    6c84:	ldmda	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6c88:	cmplt	r4, #4, 12	; 0x400000
    6c8c:			; <UNDEFINED> instruction: 0xf8c846a3
    6c90:	bl	2d6d38 <putsgent@@Base+0x2ce238>
    6c94:	biclt	r0, r6, r7, lsl #6
    6c98:			; <UNDEFINED> instruction: 0xb1b27832
    6c9c:	strcc	r6, [r1, #-30]	; 0xffffffe2
    6ca0:	blcs	b24d74 <putsgent@@Base+0xb1c274>
    6ca4:	blcs	3690c <putsgent@@Base+0x2de0c>
    6ca8:			; <UNDEFINED> instruction: 0xf816d005
    6cac:	blcs	168b8 <putsgent@@Base+0xddb8>
    6cb0:	blcs	b36918 <putsgent@@Base+0xb2de18>
    6cb4:	blcs	3b4a0 <putsgent@@Base+0x329a0>
    6cb8:			; <UNDEFINED> instruction: 0xf806d0d5
    6cbc:	ldrb	r9, [r2, r1, lsl #22]
    6cc0:			; <UNDEFINED> instruction: 0xf7fb4608
    6cc4:			; <UNDEFINED> instruction: 0x4604e8d0
    6cc8:	ldcmi	7, cr14, [r2], {223}	; 0xdf
    6ccc:	andsvs	r2, sl, r0, lsl #4
    6cd0:			; <UNDEFINED> instruction: 0xf8c4447c
    6cd4:			; <UNDEFINED> instruction: 0xf1bbb00c
    6cd8:	adcle	r0, r3, r0, lsl #30
    6cdc:	pop	{r5, r9, sl, lr}
    6ce0:			; <UNDEFINED> instruction: 0xf1bb8ff8
    6ce4:	andle	r0, r2, r0, lsl #30
    6ce8:			; <UNDEFINED> instruction: 0xf7fa4658
    6cec:	blmi	2c2c74 <putsgent@@Base+0x2ba174>
    6cf0:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    6cf4:	andcs	lr, sl, #3194880	; 0x30c000
    6cf8:			; <UNDEFINED> instruction: 0xe79460da
    6cfc:			; <UNDEFINED> instruction: 0xe7926170
    6d00:	andeq	r7, r1, r0, ror #3
    6d04:	andeq	r7, r1, r0, asr #3
    6d08:	muleq	r1, r2, r1
    6d0c:	andeq	r7, r1, r4, ror #2
    6d10:	andeq	r7, r1, r4, lsr r1
    6d14:	andeq	r7, r1, r8, asr #1
    6d18:	andeq	r7, r1, r6, lsr #1
    6d1c:	ldrbmi	r6, [r0, -r0, lsl #16]!
    6d20:	stcllt	0, cr15, [r2, #4]!
    6d24:	suble	r2, r3, r0, lsl #16
    6d28:			; <UNDEFINED> instruction: 0x460eb5f0
    6d2c:	addlt	r4, r3, r2, lsr #18
    6d30:	stmdavs	r0, {r2, r9, sl, lr}
    6d34:	tstls	r1, r9, ror r4
    6d38:	stc2	0, cr15, [r8], #-4
    6d3c:	andsle	r3, r6, r1
    6d40:	stmdavs	r0!, {r0, r8, fp, ip, pc}^
    6d44:	stc2	0, cr15, [r2], #-4
    6d48:	andsle	r3, r0, r1
    6d4c:	orrslt	r6, r3, r3, lsr #17
    6d50:	orrlt	r6, r0, r8, lsl r8
    6d54:	strcs	r4, [r4, #-3865]	; 0xfffff0e7
    6d58:	and	r4, r3, pc, ror r4
    6d5c:	ldmdbpl	r8, {r0, r1, r5, r7, fp, sp, lr}^
    6d60:	cmplt	r0, r4, lsl #10
    6d64:			; <UNDEFINED> instruction: 0xf0014639
    6d68:	andcc	pc, r1, r1, lsl ip	; <UNPREDICTABLE>
    6d6c:			; <UNDEFINED> instruction: 0xf04fd1f6
    6d70:	strdlt	r3, [r3], -pc	; <UNPREDICTABLE>
    6d74:	stmiavs	r3!, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^
    6d78:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, r8, ip, sp, pc}
    6d7c:	svcmi	0x0010b168
    6d80:	ldrbtmi	r2, [pc], #-1284	; 6d88 <tcgetattr@plt+0x4b8c>
    6d84:	stmiavs	r3!, {r0, r1, sp, lr, pc}^
    6d88:	strcc	r5, [r4, #-2392]	; 0xfffff6a8
    6d8c:	ldrtmi	fp, [r9], -r8, lsr #2
    6d90:	blx	fff42d9e <putsgent@@Base+0xfff3a29e>
    6d94:	mvnsle	r3, r1
    6d98:	ldrtmi	lr, [r1], -r9, ror #15
    6d9c:			; <UNDEFINED> instruction: 0xf0014620
    6da0:	andcc	pc, r1, pc, lsr #29
    6da4:	rscscc	pc, pc, pc, asr #32
    6da8:	andcs	fp, r0, r8, lsl pc
    6dac:	ldcllt	0, cr11, [r0, #12]!
    6db0:	rscscc	pc, pc, pc, asr #32
    6db4:	svclt	0x00004770
    6db8:	andeq	r3, r0, r0, ror #15
    6dbc:	andeq	r3, r0, r0, asr #15
    6dc0:	muleq	r0, r6, r7
    6dc4:	mvnsmi	lr, #737280	; 0xb4000
    6dc8:	addlt	r2, r3, r1, lsl #2
    6dcc:	andscs	r4, r0, r6, lsl #12
    6dd0:	mrc	7, 7, APSR_nzcv, cr14, cr10, {7}
    6dd4:	stmdacs	r0, {r2, r9, sl, lr}
    6dd8:	ldmdavs	r0!, {r5, r6, ip, lr, pc}
    6ddc:	svc	0x00aef7fa
    6de0:	eorvs	r4, r0, r0, lsl #13
    6de4:			; <UNDEFINED> instruction: 0xf0002800
    6de8:	ldmdavs	r0!, {r0, r2, r4, r5, r7, pc}^
    6dec:	svc	0x00a6f7fa
    6df0:	rsbvs	r4, r0, r1, lsl #13
    6df4:			; <UNDEFINED> instruction: 0xf0002800
    6df8:	ldmvs	r7!, {r1, r4, r5, r7, pc}
    6dfc:	ldmdavs	sl!, {r8, r9, sp}
    6e00:	bcs	186ec <putsgent@@Base+0xfbec>
    6e04:			; <UNDEFINED> instruction: 0xf851d04e
    6e08:	ldrmi	r5, [ip], r4, lsl #30
    6e0c:	stccs	3, cr3, [r0, #-4]
    6e10:			; <UNDEFINED> instruction: 0xf10cd1f9
    6e14:	andls	r0, r1, #2
    6e18:			; <UNDEFINED> instruction: 0xf7fb0080
    6e1c:	bls	80eb4 <putsgent@@Base+0x783b4>
    6e20:	adcvs	r4, r0, r5, lsl #12
    6e24:	suble	r2, r5, r0, lsl #16
    6e28:	stmdaeq	r4, {r0, r2, r5, r7, r8, ip, sp, lr, pc}
    6e2c:			; <UNDEFINED> instruction: 0xf7fa4610
    6e30:	strbmi	lr, [r3], -r6, lsl #31
    6e34:			; <UNDEFINED> instruction: 0xf8483308
    6e38:	stmdacs	r0, {r2, r8, r9, sl, fp}
    6e3c:			; <UNDEFINED> instruction: 0xf857d07e
    6e40:	blne	16d2a58 <putsgent@@Base+0x16c9f58>
    6e44:	mvnsle	r2, r0, lsl #20
    6e48:	ldmvs	r6!, {r0, r1, r3, r5, sl, lr}^
    6e4c:	andsvs	r2, r9, r0, lsl #2
    6e50:	bcs	20f20 <putsgent@@Base+0x18420>
    6e54:			; <UNDEFINED> instruction: 0x460bd039
    6e58:			; <UNDEFINED> instruction: 0xf8514631
    6e5c:	ldrmi	r0, [pc], -r4, lsl #30
    6e60:	stmdacs	r0, {r0, r8, r9, ip, sp}
    6e64:	ldfned	f5, [r8], #996	; 0x3e4
    6e68:	addeq	r9, r0, r1, lsl #4
    6e6c:	svc	0x00faf7fa
    6e70:	strmi	r9, [r7], -r1, lsl #20
    6e74:	cmnlt	r8, #224	; 0xe0
    6e78:	sasxmi	r1, r0, sp
    6e7c:	svc	0x005ef7fa
    6e80:	movwcc	r4, #34347	; 0x862b
    6e84:	svceq	0x0004f845
    6e88:	eorsle	r2, sp, r0, lsl #16
    6e8c:	svccs	0x0004f856
    6e90:	bcs	de04 <putsgent@@Base+0x5304>
    6e94:	ldrtmi	sp, [fp], #-497	; 0xfffffe0f
    6e98:	andsvs	r2, sl, r0, lsl #4
    6e9c:	andlt	r4, r3, r0, lsr #12
    6ea0:	mvnshi	lr, #12386304	; 0xbd0000
    6ea4:			; <UNDEFINED> instruction: 0xf7fa2004
    6ea8:			; <UNDEFINED> instruction: 0x4605efde
    6eac:	adcvs	r4, r0, r3, lsl #12
    6eb0:	bicle	r2, sl, r0, lsl #16
    6eb4:			; <UNDEFINED> instruction: 0xf7fa4648
    6eb8:			; <UNDEFINED> instruction: 0x4640eefa
    6ebc:	mrc	7, 7, APSR_nzcv, cr6, cr10, {7}
    6ec0:			; <UNDEFINED> instruction: 0xf7fa4620
    6ec4:	strcs	lr, [r0], #-3828	; 0xfffff10c
    6ec8:	andcs	lr, r4, r8, ror #15
    6ecc:	svc	0x00caf7fa
    6ed0:	rscvs	r4, r0, r3, lsl #12
    6ed4:	bicsle	r2, pc, r0, lsl #16
    6ed8:	teqlt	r8, r8, lsr #16
    6edc:			; <UNDEFINED> instruction: 0xf7fa2604
    6ee0:	stmiavs	r5!, {r1, r2, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    6ee4:	strcc	r5, [r4], -r8, lsr #19
    6ee8:	mvnsle	r2, r0, lsl #16
    6eec:			; <UNDEFINED> instruction: 0xf7fa4628
    6ef0:	stmdavs	r0!, {r1, r2, r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}^
    6ef4:	mrc	7, 6, APSR_nzcv, cr10, cr10, {7}
    6ef8:			; <UNDEFINED> instruction: 0xf7fa6820
    6efc:			; <UNDEFINED> instruction: 0x4620eed8
    6f00:	mrc	7, 6, APSR_nzcv, cr4, cr10, {7}
    6f04:	strb	r2, [r9, r0, lsl #8]
    6f08:	teqlt	r8, r8, lsr r8
    6f0c:			; <UNDEFINED> instruction: 0xf7fa2504
    6f10:	stmiavs	r7!, {r1, r2, r3, r6, r7, r9, sl, fp, sp, lr, pc}^
    6f14:	strcc	r5, [r4, #-2424]	; 0xfffff688
    6f18:	mvnsle	r2, r0, lsl #16
    6f1c:			; <UNDEFINED> instruction: 0xf7fa4638
    6f20:	stmiavs	r3!, {r1, r2, r6, r7, r9, sl, fp, sp, lr, pc}
    6f24:	teqlt	r8, r8, lsl r8
    6f28:			; <UNDEFINED> instruction: 0xf7fa2504
    6f2c:	stmiavs	r3!, {r6, r7, r9, sl, fp, sp, lr, pc}
    6f30:	strcc	r5, [r4, #-2392]	; 0xfffff6a8
    6f34:	mvnsle	r2, r0, lsl #16
    6f38:	bfi	r4, r8, #12, #13
    6f3c:	stmdacs	r0, {r3, r5, fp, sp, lr}
    6f40:			; <UNDEFINED> instruction: 0x2604d0d4
    6f44:	mrc	7, 5, APSR_nzcv, cr2, cr10, {7}
    6f48:	stmibpl	r8!, {r0, r2, r5, r7, fp, sp, lr}
    6f4c:	stmdacs	r0, {r2, r9, sl, ip, sp}
    6f50:			; <UNDEFINED> instruction: 0xe7cbd1f8
    6f54:	strbmi	r4, [r4], -r0, lsr #12
    6f58:	mcr	7, 5, pc, cr8, cr10, {7}	; <UNPREDICTABLE>
    6f5c:			; <UNDEFINED> instruction: 0x4640e79e
    6f60:	mcr	7, 5, pc, cr4, cr10, {7}	; <UNPREDICTABLE>
    6f64:			; <UNDEFINED> instruction: 0xf7fa4620
    6f68:	strbmi	lr, [ip], -r2, lsr #29
    6f6c:	svclt	0x0000e796
    6f70:	svclt	0x0028f7ff
    6f74:			; <UNDEFINED> instruction: 0x4605b538
    6f78:			; <UNDEFINED> instruction: 0xf7fa6800
    6f7c:	stmdavs	ip!, {r3, r4, r7, r9, sl, fp, sp, lr, pc}^
    6f80:			; <UNDEFINED> instruction: 0x4620b154
    6f84:	svc	0x00c2f7fa
    6f88:	strmi	r2, [r2], -r0, lsl #2
    6f8c:			; <UNDEFINED> instruction: 0xf7fb4620
    6f90:	stmdavs	r8!, {r1, r3, r4, fp, sp, lr, pc}^
    6f94:	mcr	7, 4, pc, cr10, cr10, {7}	; <UNPREDICTABLE>
    6f98:	ldmdavs	r8, {r0, r1, r3, r5, r7, fp, sp, lr}
    6f9c:	strcs	fp, [r4], #-312	; 0xfffffec8
    6fa0:	mcr	7, 4, pc, cr4, cr10, {7}	; <UNPREDICTABLE>
    6fa4:	ldmdbpl	r8, {r0, r1, r3, r5, r7, fp, sp, lr}
    6fa8:	stmdacs	r0, {r2, sl, ip, sp}
    6fac:			; <UNDEFINED> instruction: 0x4618d1f8
    6fb0:	mrc	7, 3, APSR_nzcv, cr12, cr10, {7}
    6fb4:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, sp, lr}
    6fb8:	strcs	fp, [r4], #-312	; 0xfffffec8
    6fbc:	mrc	7, 3, APSR_nzcv, cr6, cr10, {7}
    6fc0:	ldmdbpl	r8, {r0, r1, r3, r5, r6, r7, fp, sp, lr}
    6fc4:	stmdacs	r0, {r2, sl, ip, sp}
    6fc8:			; <UNDEFINED> instruction: 0x4618d1f8
    6fcc:	mcr	7, 3, pc, cr14, cr10, {7}	; <UNPREDICTABLE>
    6fd0:	pop	{r3, r5, r9, sl, lr}
    6fd4:			; <UNDEFINED> instruction: 0xf7fa4038
    6fd8:	svclt	0x0000be67
    6fdc:	svclt	0x00caf7ff
    6fe0:	stmdami	r2, {r0, r9, sl, lr}
    6fe4:			; <UNDEFINED> instruction: 0xf0004478
    6fe8:	svclt	0x0000bd8f
    6fec:	andeq	r4, r1, r0, ror #15
    6ff0:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    6ff4:	svclt	0x00004770
    6ff8:	ldrdeq	r4, [r1], -r2
    6ffc:	strlt	r4, [r8, #-2054]	; 0xfffff7fa
    7000:			; <UNDEFINED> instruction: 0xf7fe4478
    7004:	tstlt	r0, r3, lsr pc	; <UNPREDICTABLE>
    7008:	stmdami	r4, {r3, r8, sl, fp, ip, sp, pc}
    700c:			; <UNDEFINED> instruction: 0x4008e8bd
    7010:			; <UNDEFINED> instruction: 0xf0004478
    7014:	svclt	0x0000bd8d
    7018:	andeq	r3, r0, r4, lsl #10
    701c:			; <UNDEFINED> instruction: 0x000147b4
    7020:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    7024:	ldclt	0, cr15, [r4]
    7028:	andeq	r4, r1, r2, lsr #15
    702c:	stmdami	r2, {r0, r9, sl, lr}
    7030:			; <UNDEFINED> instruction: 0xf0004478
    7034:	svclt	0x0000bdfd
    7038:	muleq	r1, r4, r7
    703c:	stmdami	r2, {r0, r9, sl, lr}
    7040:			; <UNDEFINED> instruction: 0xf0014478
    7044:	svclt	0x0000ba4d
    7048:	andeq	r4, r1, r4, lsl #15
    704c:	stmdami	r2, {r0, r9, sl, lr}
    7050:			; <UNDEFINED> instruction: 0xf0014478
    7054:	svclt	0x0000b881
    7058:	andeq	r4, r1, r4, ror r7
    705c:	stmdami	r2, {r0, r9, sl, lr}
    7060:			; <UNDEFINED> instruction: 0xf0014478
    7064:	svclt	0x0000b9c1
    7068:	andeq	r4, r1, r4, ror #14
    706c:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    7070:	blt	16c307c <putsgent@@Base+0x16ba57c>
    7074:	andeq	r4, r1, r6, asr r7
    7078:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    707c:	blt	1a43088 <putsgent@@Base+0x1a3a588>
    7080:	andeq	r4, r1, sl, asr #14
    7084:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    7088:	svclt	0x00eaf000
    708c:	andeq	r4, r1, lr, lsr r7
    7090:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    7094:	svclt	0x00f6f000
    7098:	andeq	r4, r1, r2, lsr r7
    709c:	ldrbtmi	r4, [sl], #-2564	; 0xfffff5fc
    70a0:	strtcc	pc, [r4], #-2194	; 0xfffff76e
    70a4:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    70a8:	strtcc	pc, [r4], #-2178	; 0xfffff77e
    70ac:	svclt	0x00004770
    70b0:	andeq	r4, r1, r6, lsr #14
    70b4:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    70b8:	ldreq	pc, [r8], #-2259	; 0xfffff72d
    70bc:	svclt	0x00004770
    70c0:	andeq	r4, r1, lr, lsl #14
    70c4:	stmdami	r2, {r0, r9, sl, lr}
    70c8:			; <UNDEFINED> instruction: 0xf0014478
    70cc:	svclt	0x0000b96b
    70d0:	strdeq	r4, [r1], -ip
    70d4:			; <UNDEFINED> instruction: 0xf7ffb508
    70d8:	pop	{r0, r5, r8, r9, fp, ip, sp, lr, pc}
    70dc:	strmi	r4, [r1], -r8
    70e0:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    70e4:	svclt	0x0054f000
    70e8:	andeq	r4, r1, r2, ror #13
    70ec:	ldrbmi	lr, [r0, sp, lsr #18]!
    70f0:	svcmi	0x003f4681
    70f4:	strmi	fp, [sl], r4, lsl #1
    70f8:	ldrbtmi	r4, [pc], #-1566	; 7100 <tcgetattr@plt+0x4f04>
    70fc:	bcs	18954 <putsgent@@Base+0xfe54>
    7100:	blmi	f3b260 <putsgent@@Base+0xf32760>
    7104:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    7108:	ldc	7, cr15, [ip, #1000]!	; 0x3e8
    710c:			; <UNDEFINED> instruction: 0xf8574b3a
    7110:			; <UNDEFINED> instruction: 0xf8d88003
    7114:			; <UNDEFINED> instruction: 0xf7fa0000
    7118:			; <UNDEFINED> instruction: 0xf7faedb6
    711c:	strmi	lr, [r5], -lr, lsr #31
    7120:	mcrrne	3, 4, fp, r2, cr0
    7124:	sub	sp, sl, r2, lsl #2
    7128:	subsle	r4, lr, r5, lsl #5
    712c:	ldrtmi	r2, [r1], -r0, lsl #4
    7130:			; <UNDEFINED> instruction: 0xf7fa4628
    7134:	mcrrne	14, 6, lr, r3, cr6
    7138:	mvnsle	r4, r4, lsl #12
    713c:	svc	0x001cf7fa
    7140:	stmdacs	r4, {fp, sp, lr}
    7144:	blmi	b7b514 <putsgent@@Base+0xb72a14>
    7148:			; <UNDEFINED> instruction: 0xf8d84625
    714c:	ldmdavs	r4!, {pc}
    7150:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    7154:			; <UNDEFINED> instruction: 0xf7fa9303
    7158:	bmi	a82ba8 <putsgent@@Base+0xa7a0a8>
    715c:	blls	cf568 <putsgent@@Base+0xc6a68>
    7160:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    7164:	strbmi	r4, [r0], -r0
    7168:	svc	0x005cf7fa
    716c:	andlt	r4, r4, r8, lsr #12
    7170:			; <UNDEFINED> instruction: 0x87f0e8bd
    7174:	ldrbmi	r4, [r1], -r2, lsr #12
    7178:			; <UNDEFINED> instruction: 0xf7fa4648
    717c:			; <UNDEFINED> instruction: 0xf7faeee0
    7180:	stmdavs	r0, {r2, r3, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    7184:	andsle	r2, r7, r2, lsl #16
    7188:			; <UNDEFINED> instruction: 0xf8d84b1c
    718c:	ldmpl	fp!, {lr}^
    7190:	movwls	r6, #14363	; 0x381b
    7194:	mrc	7, 3, APSR_nzcv, cr2, cr10, {7}
    7198:	tstcs	r1, sl, lsl sl
    719c:	ldrbtmi	r9, [sl], #-2819	; 0xfffff4fd
    71a0:	andls	lr, r0, sp, asr #19
    71a4:			; <UNDEFINED> instruction: 0xf7fa4620
    71a8:	rsbscs	lr, lr, lr, lsr pc
    71ac:	mrc	7, 4, APSR_nzcv, cr12, cr10, {7}
    71b0:	ldmpl	fp!, {r0, r2, r4, r8, r9, fp, lr}^
    71b4:			; <UNDEFINED> instruction: 0xe7a4681c
    71b8:			; <UNDEFINED> instruction: 0xf7fa207f
    71bc:	blmi	402c1c <putsgent@@Base+0x3fa11c>
    71c0:	ldrdmi	pc, [r0], -r8
    71c4:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    71c8:			; <UNDEFINED> instruction: 0xf7fa9303
    71cc:	stmdavs	r0, {r1, r2, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    71d0:	mrc	7, 2, APSR_nzcv, cr4, cr10, {7}
    71d4:	blls	d9a10 <putsgent@@Base+0xd0f10>
    71d8:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    71dc:	andls	pc, r0, sp, asr #17
    71e0:	strtmi	r9, [r0], -r1
    71e4:	svc	0x001ef7fa
    71e8:	strcs	lr, [r0, #-1984]	; 0xfffff840
    71ec:	svclt	0x0000e7be
    71f0:	muleq	r1, sl, ip
    71f4:	andeq	r0, r0, r8, asr #4
    71f8:	andeq	r0, r0, r8, lsr r2
    71fc:	andeq	r0, r0, r4, lsr r2
    7200:	andeq	r3, r0, r0, asr r5
    7204:	strdeq	r3, [r0], -r6
    7208:	andeq	r0, r0, r8, asr r2
    720c:			; <UNDEFINED> instruction: 0x000034ba
    7210:			; <UNDEFINED> instruction: 0x4605b538
    7214:	ldrmi	pc, [r8], #-2256	; 0xfffff730
    7218:	stmiavs	r3!, {r2, r3, r4, r7, r8, ip, sp, pc}^
    721c:			; <UNDEFINED> instruction: 0xf8c56820
    7220:	tstlt	r8, r8, lsl r4
    7224:	stcl	7, cr15, [r2, #-1000]	; 0xfffffc18
    7228:	tstlt	r8, r0, ror #16
    722c:	strcc	pc, [r0], #-2261	; 0xfffff72b
    7230:			; <UNDEFINED> instruction: 0x4798685b
    7234:			; <UNDEFINED> instruction: 0xf7fa4620
    7238:			; <UNDEFINED> instruction: 0xf8d5ed3a
    723c:	cfstrscs	mvf4, [r0], {24}
    7240:	movwcs	sp, #491	; 0x1eb
    7244:	ldrcc	pc, [ip], #-2245	; 0xfffff73b
    7248:	svclt	0x0000bd38
    724c:	cfstr32mi	mvfx11, [ip], {16}
    7250:	stmdavc	r3!, {r2, r3, r4, r5, r6, sl, lr}
    7254:	pop	{r0, r1, r3, r4, r8, fp, ip, sp, pc}
    7258:			; <UNDEFINED> instruction: 0xf7fa4010
    725c:	stmdami	r9, {r0, r1, r4, r8, r9, sl, fp, ip, sp, pc}
    7260:			; <UNDEFINED> instruction: 0xf7ff4478
    7264:	stmdami	r8, {r0, r5, r6, r7, r9, fp, ip, sp, lr, pc}
    7268:			; <UNDEFINED> instruction: 0xf7ff4478
    726c:	ldrdcs	pc, [r3], -sp
    7270:	blx	fe0c5276 <putsgent@@Base+0xfe0bc776>
    7274:	eorvc	r2, r3, r0, lsl #6
    7278:			; <UNDEFINED> instruction: 0x4010e8bd
    727c:	svclt	0x0002f7fa
    7280:	andeq	r6, r1, r8, ror fp
    7284:	andeq	r3, r0, r0, ror r4
    7288:	andeq	r2, r0, ip, asr #12
    728c:	ldrblt	fp, [r0, #-409]!	; 0xfffffe67
    7290:	ldrmi	r4, [r5], -r6, lsl #12
    7294:	stmdavs	r0!, {r2, r3, r9, sl, lr}^
    7298:	ldmdavs	r3!, {r4, r5, r8, ip, sp, pc}
    729c:			; <UNDEFINED> instruction: 0x4798689b
    72a0:			; <UNDEFINED> instruction: 0xf7fa4629
    72a4:	smlawtlt	r0, r0, ip, lr
    72a8:	stccs	8, cr6, [r0], {228}	; 0xe4
    72ac:	strdcs	sp, [r0], -r3
    72b0:			; <UNDEFINED> instruction: 0x4620bd70
    72b4:	andcs	fp, r0, r0, ror sp
    72b8:	svclt	0x00004770
    72bc:	strcs	pc, [r8], #-2271	; 0xfffff721
    72c0:	strcc	pc, [r8], #-2271	; 0xfffff721
    72c4:	push	{r1, r3, r4, r5, r6, sl, lr}
    72c8:	strdlt	r4, [sp], r0	; <UNPREDICTABLE>
    72cc:			; <UNDEFINED> instruction: 0x460f58d3
    72d0:			; <UNDEFINED> instruction: 0xf8df4606
    72d4:	ldmdavs	fp, {r2, r3, r4, r5, r6, r7, r8, r9, pc}
    72d8:			; <UNDEFINED> instruction: 0xf04f932b
    72dc:			; <UNDEFINED> instruction: 0xf7fa0300
    72e0:	ldrbtmi	lr, [r8], #3606	; 0xe16
    72e4:	beq	3036ec <putsgent@@Base+0x2fabec>
    72e8:	ldrbmi	r1, [r0], -r5, lsl #27
    72ec:	ldc	7, cr15, [sl, #1000]!	; 0x3e8
    72f0:	stmdacs	r0, {r2, r9, sl, lr}
    72f4:	mvnhi	pc, r0
    72f8:			; <UNDEFINED> instruction: 0xf7fa4628
    72fc:			; <UNDEFINED> instruction: 0x4681edb4
    7300:			; <UNDEFINED> instruction: 0xf0002800
    7304:			; <UNDEFINED> instruction: 0xf7fa81dc
    7308:			; <UNDEFINED> instruction: 0xf8dfedea
    730c:	ldrbmi	ip, [r1], -r8, asr #7
    7310:	mvnscc	pc, #79	; 0x4f
    7314:	andcs	r4, r1, #252, 8	; 0xfc000000
    7318:	andgt	pc, r0, sp, asr #17
    731c:	andls	r9, r2, r1, lsl #12
    7320:			; <UNDEFINED> instruction: 0xf7fa4620
    7324:	stmiami	ip!, {r2, r4, r6, r8, r9, sl, fp, sp, lr, pc}^
    7328:			; <UNDEFINED> instruction: 0xf04f4629
    732c:	ldrbtmi	r3, [r8], #-1023	; 0xfffffc01
    7330:	andls	r2, r0, r1, lsl #4
    7334:	strls	r4, [r1], -r8, asr #12
    7338:	svc	0x0048f7fa
    733c:	sbcvc	pc, r0, #1325400064	; 0x4f000000
    7340:	cmpcs	r1, r0, asr #4	; <UNPREDICTABLE>
    7344:			; <UNDEFINED> instruction: 0xf7fa4620
    7348:	mcrrne	13, 8, lr, r2, cr2
    734c:	rsble	r4, pc, r5, lsl #12
    7350:	stcl	7, cr15, [r4, #1000]	; 0x3e8
    7354:	beq	fe343790 <putsgent@@Base+0xfe33ac90>
    7358:			; <UNDEFINED> instruction: 0x23204ae0
    735c:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
    7360:	ldrbmi	r4, [r0], -r4, lsl #13
    7364:			; <UNDEFINED> instruction: 0x2c00e9cd
    7368:			; <UNDEFINED> instruction: 0xf8cd2201
    736c:			; <UNDEFINED> instruction: 0xf7fac01c
    7370:	ldrbmi	lr, [r0], -lr, lsr #30
    7374:	stcl	7, cr15, [sl, #1000]	; 0x3e8
    7378:			; <UNDEFINED> instruction: 0xf1004651
    737c:	strtmi	r0, [r8], -r1, lsl #22
    7380:			; <UNDEFINED> instruction: 0xf7fa465a
    7384:	strmi	lr, [r3, #3652]	; 0xe44
    7388:	svccs	0x0000d01c
    738c:	addhi	pc, r7, r0, asr #32
    7390:	strcs	r4, [r0, #-1576]	; 0xfffff9d8
    7394:	svc	0x0008f7fa
    7398:			; <UNDEFINED> instruction: 0xf7fa4620
    739c:	strtmi	lr, [r0], -r4, ror #25
    73a0:	stc	7, cr15, [r4], {250}	; 0xfa
    73a4:			; <UNDEFINED> instruction: 0xf7fa4648
    73a8:	bmi	ff3825b8 <putsgent@@Base+0xff379ab8>
    73ac:	ldrbtmi	r4, [sl], #-3015	; 0xfffff439
    73b0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    73b4:	subsmi	r9, sl, fp, lsr #22
    73b8:	cmnhi	sp, r0, asr #32	; <UNPREDICTABLE>
    73bc:	eorlt	r4, sp, r8, lsr #12
    73c0:	svchi	0x00f0e8bd
    73c4:			; <UNDEFINED> instruction: 0xf7fa4628
    73c8:			; <UNDEFINED> instruction: 0x4649eef0
    73cc:			; <UNDEFINED> instruction: 0xf7fa4620
    73d0:			; <UNDEFINED> instruction: 0x4605ee18
    73d4:	suble	r2, r8, r0, lsl #16
    73d8:	strbmi	r2, [r8], -r2, lsl #2
    73dc:	ldc	7, cr15, [r6, #-1000]!	; 0xfffffc18
    73e0:	strmi	r1, [r5], -r3, asr #24
    73e4:	addshi	pc, r9, r0
    73e8:			; <UNDEFINED> instruction: 0x4651221f
    73ec:	mcrr	7, 15, pc, r4, cr10	; <UNPREDICTABLE>
    73f0:	strtmi	r4, [r8], -r3, lsl #12
    73f4:			; <UNDEFINED> instruction: 0xf7fa461d
    73f8:	stccs	14, cr14, [r0, #-864]	; 0xfffffca0
    73fc:	addshi	pc, r8, r0, asr #6
    7400:	stmdbge	r7, {r2, r3, r5, r8, r9, fp, sp, pc}
    7404:			; <UNDEFINED> instruction: 0x4650441d
    7408:	bleq	4354c <putsgent@@Base+0x3aa4c>
    740c:	stclt	8, cr15, [r4], #-20	; 0xffffffec
    7410:			; <UNDEFINED> instruction: 0xf9c8f001
    7414:	stmdacs	r0, {r0, r2, r9, sl, lr}
    7418:	svccs	0x0000d15a
    741c:	sbchi	pc, r6, r0, asr #32
    7420:			; <UNDEFINED> instruction: 0xf7fa4620
    7424:			; <UNDEFINED> instruction: 0xf7faeca0
    7428:	tstcs	r6, #168, 26	; 0x2a00
    742c:	ldr	r6, [r6, r3]!
    7430:	svccs	0x0000463d
    7434:	blmi	feafb708 <putsgent@@Base+0xfeaf2c08>
    7438:	bmi	fead0840 <putsgent@@Base+0xfeac7d40>
    743c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    7440:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    7444:	ldmdavs	r6, {r0, r1, r3, r4, fp, sp, lr}
    7448:			; <UNDEFINED> instruction: 0xf7fa9305
    744c:	stmdavs	r0, {r1, r2, r4, r7, r8, sl, fp, sp, lr, pc}
    7450:	ldc	7, cr15, [r4, #-1000]	; 0xfffffc18
    7454:	tstcs	r1, r5, lsl #22
    7458:	strmi	r9, [r2], -r0, lsl #8
    745c:	bmi	fe8ebc68 <putsgent@@Base+0xfe8e3168>
    7460:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
    7464:	ldcl	7, cr15, [lr, #1000]	; 0x3e8
    7468:	bge	2412d4 <putsgent@@Base+0x2387d4>
    746c:	andcs	r4, r3, r1, lsr #12
    7470:	mcr	7, 3, pc, cr10, cr10, {7}	; <UNPREDICTABLE>
    7474:	teqle	sp, r0, lsl #16
    7478:	blcs	ae0b4 <putsgent@@Base+0xa55b4>
    747c:			; <UNDEFINED> instruction: 0x4620d13a
    7480:			; <UNDEFINED> instruction: 0xf7fa2501
    7484:	ldmibmi	sl, {r4, r5, r6, sl, fp, sp, lr, pc}
    7488:	strtcs	pc, [r4], #-2198	; 0xfffff76a
    748c:			; <UNDEFINED> instruction: 0xf0424479
    7490:			; <UNDEFINED> instruction: 0xf8860204
    7494:	stmdavs	fp, {r2, r5, sl, sp}^
    7498:	subvs	r4, fp, fp, lsr #8
    749c:	blmi	fe4812a0 <putsgent@@Base+0xfe4787a0>
    74a0:			; <UNDEFINED> instruction: 0xf8584a91
    74a4:			; <UNDEFINED> instruction: 0xf8583003
    74a8:	ldmdavs	fp, {r1, sp}
    74ac:	movwls	r6, #22550	; 0x5816
    74b0:	stcl	7, cr15, [r2, #-1000]!	; 0xfffffc18
    74b4:			; <UNDEFINED> instruction: 0xf7fa6800
    74b8:	blls	182848 <putsgent@@Base+0x179d48>
    74bc:	strls	r2, [r0], #-257	; 0xfffffeff
    74c0:	andls	r4, r1, #2097152	; 0x200000
    74c4:	ldrtmi	r4, [r0], -fp, lsl #21
    74c8:			; <UNDEFINED> instruction: 0xf7fa447a
    74cc:	ldrb	lr, [pc, -ip, lsr #27]
    74d0:	ldrbmi	r9, [r9], -r7, lsl #16
    74d4:	ldcl	7, cr15, [r6], #1000	; 0x3e8
    74d8:	stmdacs	r0, {r0, r2, r9, sl, lr}
    74dc:	svccs	0x0000d15a
    74e0:	addshi	pc, r8, r0, asr #32
    74e4:			; <UNDEFINED> instruction: 0xf7fa4620
    74e8:			; <UNDEFINED> instruction: 0xf7faec3e
    74ec:	tstcs	r1, #4480	; 0x1180
    74f0:	ldrb	r6, [r4, -r3]
    74f4:	blmi	1f33ab8 <putsgent@@Base+0x1f2afb8>
    74f8:	ldmdami	sl!, {r0, r8, sp}^
    74fc:			; <UNDEFINED> instruction: 0xf8584a7e
    7500:			; <UNDEFINED> instruction: 0xf8586003
    7504:	ldrbtmi	r0, [sl], #-0
    7508:	stmdavs	r3, {sl, ip, pc}
    750c:			; <UNDEFINED> instruction: 0xf7fa6830
    7510:	strtmi	lr, [r0], -sl, lsl #27
    7514:	stc	7, cr15, [r6], #-1000	; 0xfffffc18
    7518:			; <UNDEFINED> instruction: 0xf7fae741
    751c:	strmi	lr, [r6], -lr, lsr #26
    7520:	strtmi	fp, [r0], -r7, lsl #19
    7524:			; <UNDEFINED> instruction: 0xf7fa2500
    7528:	tstcs	r6, #7680	; 0x1e00
    752c:			; <UNDEFINED> instruction: 0xe7366033
    7530:	strtmi	fp, [r0], -r7, lsl #22
    7534:			; <UNDEFINED> instruction: 0xf7fa2500
    7538:			; <UNDEFINED> instruction: 0xf7faec16
    753c:	tstcs	r6, #1920	; 0x780
    7540:	str	r6, [ip, -r3]!
    7544:	bmi	1a1a2e8 <putsgent@@Base+0x1a117e8>
    7548:			; <UNDEFINED> instruction: 0xf8586800
    754c:			; <UNDEFINED> instruction: 0xf8583003
    7550:	ldmdavs	fp, {r1, sp}
    7554:	movwls	r6, #22549	; 0x5815
    7558:	ldc	7, cr15, [r0], {250}	; 0xfa
    755c:	tstcs	r1, r5, lsl #22
    7560:	andls	pc, r0, sp, asr #17
    7564:	andls	r4, r1, #2097152	; 0x200000
    7568:	strtmi	r4, [r8], -r4, ror #20
    756c:			; <UNDEFINED> instruction: 0xf7fa447a
    7570:			; <UNDEFINED> instruction: 0xe7d6ed5a
    7574:	tstcs	r1, ip, asr fp
    7578:	bmi	18596e8 <putsgent@@Base+0x1850be8>
    757c:	andpl	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    7580:	andeq	pc, r0, r8, asr r8	; <UNPREDICTABLE>
    7584:			; <UNDEFINED> instruction: 0xf8cd447a
    7588:	stmdavs	r3, {ip, pc}
    758c:			; <UNDEFINED> instruction: 0xf7fa6828
    7590:	strb	lr, [lr, sl, asr #26]
    7594:			; <UNDEFINED> instruction: 0xf7fa4648
    7598:	strmi	lr, [r5], -r6, ror #23
    759c:	svccs	0x0000b1c0
    75a0:	strtmi	sp, [r0], -sl, asr #2
    75a4:			; <UNDEFINED> instruction: 0xf7fa2500
    75a8:	usat	lr, #24, lr, asr #23
    75ac:	tstcs	r1, sp, asr #20
    75b0:			; <UNDEFINED> instruction: 0xf8584b4d
    75b4:			; <UNDEFINED> instruction: 0xf8582002
    75b8:			; <UNDEFINED> instruction: 0xf8cd0003
    75bc:	ldmdavs	r3, {r2, sp, pc}
    75c0:	stmdavs	r0, {r4, r6, r9, fp, lr}
    75c4:			; <UNDEFINED> instruction: 0xf8cd447a
    75c8:			; <UNDEFINED> instruction: 0xf7fa9000
    75cc:	str	lr, [r7, -ip, lsr #26]!
    75d0:	strtmi	r4, [r0], -r9, asr #12
    75d4:	ldc	7, cr15, [r4, #-1000]	; 0xfffffc18
    75d8:	suble	r2, r7, r0, lsl #16
    75dc:	addsle	r2, r8, r0, lsl #30
    75e0:	bmi	105a2e8 <putsgent@@Base+0x10517e8>
    75e4:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    75e8:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    75ec:	ldmdavs	r6, {r0, r1, r3, r4, fp, sp, lr}
    75f0:			; <UNDEFINED> instruction: 0xf7fa9305
    75f4:	stmdavs	r0, {r1, r6, r7, sl, fp, sp, lr, pc}
    75f8:	mcrr	7, 15, pc, r0, cr10	; <UNPREDICTABLE>
    75fc:	tstcs	r1, r5, lsl #22
    7600:	andls	pc, r0, sp, asr #17
    7604:	andls	r4, r1, #2097152	; 0x200000
    7608:			; <UNDEFINED> instruction: 0x46304a3f
    760c:			; <UNDEFINED> instruction: 0xf7fa447a
    7610:	ldrb	lr, [lr, -sl, lsl #26]!
    7614:	tstcs	r1, r4, lsr fp
    7618:	bls	1d96e8 <putsgent@@Base+0x1d0be8>
    761c:	andvs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    7620:	andeq	pc, r0, r8, asr r8	; <UNPREDICTABLE>
    7624:	andls	pc, r0, sp, asr #17
    7628:	ldmdavs	r0!, {r0, r1, fp, sp, lr}
    762c:	bmi	debe38 <putsgent@@Base+0xde3338>
    7630:			; <UNDEFINED> instruction: 0xf7fa447a
    7634:	smmlsr	r5, r8, ip, lr
    7638:	bmi	ada2e8 <putsgent@@Base+0xad17e8>
    763c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    7640:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    7644:	ldmdavs	r5, {r0, r1, r3, r4, fp, sp, lr}
    7648:			; <UNDEFINED> instruction: 0xf7fa9305
    764c:	stmdavs	r0, {r1, r2, r4, r7, sl, fp, sp, lr, pc}
    7650:	ldc	7, cr15, [r4], {250}	; 0xfa
    7654:	tstcs	r1, r5, lsl #22
    7658:	andls	pc, r0, sp, asr #17
    765c:	andls	r4, r1, #2097152	; 0x200000
    7660:	strtmi	r4, [r8], -fp, lsr #20
    7664:			; <UNDEFINED> instruction: 0xf7fa447a
    7668:			; <UNDEFINED> instruction: 0xe79aecde
    766c:	strtmi	sl, [r1], -r8, lsl #20
    7670:			; <UNDEFINED> instruction: 0xf7fa2003
    7674:	strmi	lr, [r5], -sl, ror #26
    7678:	blls	375da0 <putsgent@@Base+0x36d2a0>
    767c:			; <UNDEFINED> instruction: 0xf43f2b02
    7680:	svccs	0x0000aefe
    7684:	svcge	0x0045f43f
    7688:	tstcs	r1, r6, lsl sl
    768c:	strcs	r4, [r0, #-2838]	; 0xfffff4ea
    7690:	andeq	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    7694:	andvs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    7698:	stmdavs	r3, {r1, r2, r3, r4, r9, fp, lr}
    769c:	ldmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    76a0:			; <UNDEFINED> instruction: 0xf7fa9400
    76a4:	strtmi	lr, [r0], -r0, asr #25
    76a8:	bl	1745698 <putsgent@@Base+0x173cb98>
    76ac:	svccs	0x0000e677
    76b0:	svcge	0x0077f43f
    76b4:			; <UNDEFINED> instruction: 0xf7fae7e8
    76b8:	strmi	lr, [r5], -r8, asr #22
    76bc:			; <UNDEFINED> instruction: 0x4620e675
    76c0:			; <UNDEFINED> instruction: 0xf7fa464d
    76c4:			; <UNDEFINED> instruction: 0xe670eaf4
    76c8:	ldrdeq	r3, [r1], -r0
    76cc:	andeq	r0, r0, r8, lsr #4
    76d0:			; <UNDEFINED> instruction: 0x00013ab2
    76d4:	andeq	r3, r0, r4, asr #7
    76d8:			; <UNDEFINED> instruction: 0x000033b2
    76dc:	muleq	r0, r6, r3
    76e0:	andeq	r3, r1, r6, ror #19
    76e4:	andeq	r0, r0, r4, lsr r2
    76e8:	andeq	r0, r0, r8, lsr r2
    76ec:	andeq	r3, r0, r6, lsl #5
    76f0:	andeq	r6, r1, ip, lsr r9
    76f4:	andeq	r3, r0, r0, lsr #4
    76f8:	strdeq	r3, [r0], -r2
    76fc:	andeq	r3, r0, ip, ror r1
    7700:	muleq	r0, r4, r1
    7704:	andeq	r3, r0, r0, lsl #3
    7708:	muleq	r0, r4, r1
    770c:	andeq	r3, r0, r8, asr #2
    7710:	andeq	r3, r0, ip, lsr r1
    7714:	andeq	r3, r0, ip, asr r0
    7718:			; <UNDEFINED> instruction: 0x4606b5f8
    771c:	rscsne	pc, pc, r0, asr #4
    7720:			; <UNDEFINED> instruction: 0xf7fa460d
    7724:	ldmdbmi	r3, {r1, r2, r8, sl, fp, sp, lr, pc}
    7728:			; <UNDEFINED> instruction: 0x46074479
    772c:			; <UNDEFINED> instruction: 0xf7fa4630
    7730:			; <UNDEFINED> instruction: 0x4604ecd6
    7734:			; <UNDEFINED> instruction: 0xf7fa4638
    7738:	strdlt	lr, [r4, ip]
    773c:			; <UNDEFINED> instruction: 0xf7fa4620
    7740:	ldmib	r5, {r2, r3, r5, r6, sl, fp, sp, lr, pc}^
    7744:			; <UNDEFINED> instruction: 0xf7fa1206
    7748:	ldmdblt	r0, {r2, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}^
    774c:			; <UNDEFINED> instruction: 0xf7fa4620
    7750:	stmdbvs	r9!, {r2, r5, r6, sl, fp, sp, lr, pc}
    7754:	bicsvc	pc, sl, r1, lsl #8
    7758:	stcl	7, cr15, [sl, #-1000]	; 0xfffffc18
    775c:	strtmi	fp, [r0], -r8, lsl #18
    7760:			; <UNDEFINED> instruction: 0x4620bdf8
    7764:			; <UNDEFINED> instruction: 0xf7fa2400
    7768:	ldrtmi	lr, [r0], -sl, ror #24
    776c:	b	ffec575c <putsgent@@Base+0xffebcc5c>
    7770:	ldcllt	6, cr4, [r8, #128]!	; 0x80
    7774:	muleq	r0, r4, r0
    7778:	blmi	ff65a2e0 <putsgent@@Base+0xff6517e0>
    777c:	push	{r1, r3, r4, r5, r6, sl, lr}
    7780:			; <UNDEFINED> instruction: 0xf2ad4ff0
    7784:	ldmpl	r3, {r2, r3, r5, r6, r7, r8, sl, fp, lr}^
    7788:	ldmdavs	fp, {r2, r9, sl, lr}
    778c:	strbtcc	pc, [r4], #2253	; 0x8cd	; <UNPREDICTABLE>
    7790:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7794:	strtcc	pc, [r4], #-2192	; 0xfffff770
    7798:	movteq	pc, #4975	; 0x136f	; <UNPREDICTABLE>
    779c:	strtcc	pc, [r4], #-2176	; 0xfffff780
    77a0:			; <UNDEFINED> instruction: 0xf14007d8
    77a4:	sbcslt	r8, sl, #163	; 0xa3
    77a8:			; <UNDEFINED> instruction: 0xf1000711
    77ac:			; <UNDEFINED> instruction: 0xf8d4809f
    77b0:	bvs	6d47b8 <putsgent@@Base+0x6cbcb8>
    77b4:			; <UNDEFINED> instruction: 0x4798b11b
    77b8:			; <UNDEFINED> instruction: 0xf0002800
    77bc:			; <UNDEFINED> instruction: 0xf10d8084
    77c0:	rsbcs	r0, r8, #16, 16	; 0x100000
    77c4:	strbmi	r2, [r0], -r0, lsl #2
    77c8:	bl	fff457b8 <putsgent@@Base+0xfff3ccb8>
    77cc:	streq	pc, [r4], #-2260	; 0xfffff72c
    77d0:			; <UNDEFINED> instruction: 0xf0002800
    77d4:			; <UNDEFINED> instruction: 0xf7fa8096
    77d8:	strbmi	lr, [r2], -r0, lsr #24
    77dc:	andcs	r4, r3, r1, lsl #12
    77e0:	b	ffdc57d0 <putsgent@@Base+0xffdbccd0>
    77e4:			; <UNDEFINED> instruction: 0xf0402800
    77e8:	mrcge	1, 1, r8, cr9, cr7, {1}
    77ec:	vst1.32	{d20-d21}, [pc :256]!
    77f0:	strls	r6, [r1], #-896	; 0xfffffc80
    77f4:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
    77f8:	andls	r4, r0, #48, 12	; 0x3000000
    77fc:			; <UNDEFINED> instruction: 0xf10d2201
    7800:			; <UNDEFINED> instruction: 0xf7fa0978
    7804:	ldrtmi	lr, [r0], -r4, ror #25
    7808:	blx	ff743814 <putsgent@@Base+0xff73ad14>
    780c:	strvc	pc, [r4], #-2260	; 0xfffff72c
    7810:	beq	43ed8 <putsgent@@Base+0x3b3d8>
    7814:	svclt	0x00184638
    7818:	beq	8395c <putsgent@@Base+0x7ae5c>
    781c:	bl	fff4580c <putsgent@@Base+0xfff3cd0c>
    7820:	strmi	r4, [r1], -sl, asr #12
    7824:			; <UNDEFINED> instruction: 0xf7fa2003
    7828:	pkhtbmi	lr, r3, r4, asr #21
    782c:			; <UNDEFINED> instruction: 0xf0402800
    7830:			; <UNDEFINED> instruction: 0x4649811e
    7834:			; <UNDEFINED> instruction: 0xf7ff4630
    7838:	strmi	pc, [r5], -pc, ror #30
    783c:			; <UNDEFINED> instruction: 0xf0002800
    7840:			; <UNDEFINED> instruction: 0x465a8116
    7844:			; <UNDEFINED> instruction: 0x46384659
    7848:	ldcl	7, cr15, [r8], #-1000	; 0xfffffc18
    784c:	tst	fp, r0, lsr r1
    7850:			; <UNDEFINED> instruction: 0xf7fa4629
    7854:	andcc	lr, r1, lr, lsr ip
    7858:	mrshi	pc, (UNDEF: 6)	; <UNPREDICTABLE>
    785c:			; <UNDEFINED> instruction: 0xf7fa4638
    7860:	mcrrne	12, 9, lr, r2, cr8
    7864:			; <UNDEFINED> instruction: 0x4638d1f4
    7868:	b	e45858 <putsgent@@Base+0xe3cd58>
    786c:			; <UNDEFINED> instruction: 0xf0402800
    7870:			; <UNDEFINED> instruction: 0x462880fb
    7874:	b	1c5864 <putsgent@@Base+0x1bcd64>
    7878:			; <UNDEFINED> instruction: 0xf0402800
    787c:			; <UNDEFINED> instruction: 0x462880f5
    7880:	bl	ff2c5870 <putsgent@@Base+0xff2bcd70>
    7884:	ldmib	ip!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7888:			; <UNDEFINED> instruction: 0xf0402800
    788c:			; <UNDEFINED> instruction: 0x462880f0
    7890:	bl	ff545880 <putsgent@@Base+0xff53cd80>
    7894:			; <UNDEFINED> instruction: 0xf0402800
    7898:			; <UNDEFINED> instruction: 0xf8d980ea
    789c:	stmdbge	r2, {r3, r6, sp}
    78a0:	ldrsbcc	pc, [r0], #-137	; 0xffffff77	; <UNPREDICTABLE>
    78a4:	stmib	r1, {r4, r5, r9, sl, lr}^
    78a8:			; <UNDEFINED> instruction: 0xf7fa2300
    78ac:			; <UNDEFINED> instruction: 0xf8d4ebfa
    78b0:			; <UNDEFINED> instruction: 0xf7fa0404
    78b4:	stmdacs	r0, {r2, r6, r7, r8, r9, fp, sp, lr, pc}
    78b8:	sbcshi	pc, ip, r0
    78bc:	blx	ff4438c8 <putsgent@@Base+0xff43adc8>
    78c0:			; <UNDEFINED> instruction: 0xf8c42300
    78c4:	strcs	r3, [r0, #-1028]	; 0xfffffbfc
    78c8:			; <UNDEFINED> instruction: 0xf7ff4620
    78cc:	bmi	fe1c6b58 <putsgent@@Base+0xfe1be058>
    78d0:	ldrbtmi	r4, [sl], #-2947	; 0xfffff47d
    78d4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    78d8:	strbtcc	pc, [r4], #2269	; 0x8dd	; <UNPREDICTABLE>
    78dc:			; <UNDEFINED> instruction: 0xf040405a
    78e0:			; <UNDEFINED> instruction: 0x462880f8
    78e4:	sfmmi	f7, 3, [ip, #52]!	; 0x34
    78e8:	svchi	0x00f0e8bd
    78ec:	streq	pc, [r4], #-2260	; 0xfffff72c
    78f0:	stmdacs	r0, {r0, r8, sl, sp}
    78f4:			; <UNDEFINED> instruction: 0xf7fad0e8
    78f8:	movwcs	lr, #2978	; 0xba2
    78fc:	strcc	pc, [r4], #-2244	; 0xfffff73c
    7900:			; <UNDEFINED> instruction: 0xf8d4e7e2
    7904:	cdpge	4, 3, cr1, cr9, cr12, {0}
    7908:	ldrcs	pc, [r0], #-2260	; 0xfffff72c
    790c:	ldrcc	pc, [r4], #-2260	; 0xfffff72c
    7910:	andsne	pc, r0, r8, asr #17
    7914:	movwcs	lr, #27080	; 0x69c8
    7918:			; <UNDEFINED> instruction: 0xf0002b00
    791c:	ldclmi	0, cr8, [r3, #-724]!	; 0xfffffd2c
    7920:	orrvs	pc, r0, #1325400064	; 0x4f000000
    7924:	andcs	r4, r1, #26214400	; 0x1900000
    7928:			; <UNDEFINED> instruction: 0x4630447d
    792c:	strls	r9, [r0, #-1025]	; 0xfffffbff
    7930:	mcrr	7, 15, pc, ip, cr10	; <UNPREDICTABLE>
    7934:			; <UNDEFINED> instruction: 0xf0014630
    7938:	strbmi	pc, [r1], -r5, asr #20	; <UNPREDICTABLE>
    793c:	svccc	0x00004607
    7940:	svclt	0x00184630
    7944:			; <UNDEFINED> instruction: 0xf7ff2701
    7948:			; <UNDEFINED> instruction: 0xf8c4fee7
    794c:	stmdacs	r0, {r2, sl}
    7950:			; <UNDEFINED> instruction: 0xf8d4d0b9
    7954:	ldmdblt	r5!, {r3, r4, sl, ip, lr}^
    7958:	stmdavs	r8!, {r0, r2, r5, sp, lr, pc}^
    795c:			; <UNDEFINED> instruction: 0xf0002800
    7960:			; <UNDEFINED> instruction: 0xf8d480ae
    7964:			; <UNDEFINED> instruction: 0xf8d43400
    7968:	ldmdbvs	fp, {r2, sl, ip}
    796c:	ldmiblt	r8!, {r3, r4, r7, r8, r9, sl, lr}
    7970:	stccs	8, cr6, [r0, #-948]	; 0xfffffc4c
    7974:	stcvc	0, cr13, [fp], #-436	; 0xfffffe4c
    7978:	strbtle	r0, [lr], #2011	; 0x7db
    797c:	stmdacs	r0, {r3, r5, fp, sp, lr}
    7980:			; <UNDEFINED> instruction: 0xf8d4d0f6
    7984:			; <UNDEFINED> instruction: 0xf8d43400
    7988:	ldmibvs	fp, {r2, sl, ip}
    798c:	mulcc	r1, r8, r7
    7990:			; <UNDEFINED> instruction: 0xf8d4d006
    7994:	andcs	r1, sl, r4, lsl #8
    7998:	bl	fe6c5988 <putsgent@@Base+0xfe6bce88>
    799c:	mvnle	r3, r1
    79a0:	streq	pc, [r4], #-2260	; 0xfffff72c
    79a4:			; <UNDEFINED> instruction: 0xf7fa3701
    79a8:	tstlt	r0, lr, ror #18
    79ac:			; <UNDEFINED> instruction: 0xf8d43701
    79b0:			; <UNDEFINED> instruction: 0xf7fa0404
    79b4:			; <UNDEFINED> instruction: 0xf7faeb32
    79b8:	cmnlt	r8, r4, lsr #18
    79bc:	streq	pc, [r4], #-2260	; 0xfffff72c
    79c0:	bl	f459b0 <putsgent@@Base+0xf3ceb0>
    79c4:			; <UNDEFINED> instruction: 0xf0002800
    79c8:	movwcs	r8, #134	; 0x86
    79cc:	strcc	pc, [r4], #-2244	; 0xfffff73c
    79d0:			; <UNDEFINED> instruction: 0xf7fa4630
    79d4:	ldrb	lr, [r6, -r8, asr #19]!
    79d8:	streq	pc, [r4], #-2260	; 0xfffff72c
    79dc:	bl	bc59cc <putsgent@@Base+0xbbcecc>
    79e0:	mvnsle	r2, r0, lsl #16
    79e4:	streq	pc, [r4], #-2244	; 0xfffff73c
    79e8:	mvnsle	r2, r0, lsl #30
    79ec:			; <UNDEFINED> instruction: 0x4621ad1e
    79f0:	strtmi	r2, [sl], -r3
    79f4:	bl	ff7c59e4 <putsgent@@Base+0xff7bcee4>
    79f8:	stmdbvs	fp!, {r4, r8, r9, fp, ip, sp, pc}
    79fc:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    7a00:	svcmi	0x0020f5b3
    7a04:			; <UNDEFINED> instruction: 0x4639d11c
    7a08:			; <UNDEFINED> instruction: 0xf7fa4620
    7a0c:	strmi	lr, [r7], -r8, asr #23
    7a10:	suble	r2, r7, r0, lsl #16
    7a14:			; <UNDEFINED> instruction: 0x46394630
    7a18:	b	1245a08 <putsgent@@Base+0x123cf08>
    7a1c:	ldrtmi	r4, [r8], -r5, lsl #12
    7a20:	stmdb	r4, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7a24:			; <UNDEFINED> instruction: 0xf47f2d00
    7a28:			; <UNDEFINED> instruction: 0xf001af4e
    7a2c:	stmdacs	r0, {r0, r3, r4, r9, fp, ip, sp, lr, pc}
    7a30:	svcge	0x0049f47f
    7a34:	andcs	r4, r1, #47104	; 0xb800
    7a38:	ldrbtmi	r4, [fp], #-1557	; 0xfffff9eb
    7a3c:	smlald	r7, r3, sl, r0
    7a40:			; <UNDEFINED> instruction: 0x46214630
    7a44:	b	cc5a34 <putsgent@@Base+0xcbcf34>
    7a48:	stccs	6, cr4, [r0, #-20]	; 0xffffffec
    7a4c:	svcge	0x003bf47f
    7a50:			; <UNDEFINED> instruction: 0xf8d4e7eb
    7a54:	str	r0, [r6, r4, lsl #8]!
    7a58:	streq	pc, [r4], #-2260	; 0xfffff72c
    7a5c:	b	ffbc5a4c <putsgent@@Base+0xffbbcf4c>
    7a60:			; <UNDEFINED> instruction: 0xf8c42300
    7a64:	str	r3, [lr, -r4, lsl #8]!
    7a68:			; <UNDEFINED> instruction: 0xf7fa4628
    7a6c:			; <UNDEFINED> instruction: 0xf10aeae8
    7a70:	ldr	r0, [ip, -r1, lsl #20]
    7a74:			; <UNDEFINED> instruction: 0xf9f4f001
    7a78:			; <UNDEFINED> instruction: 0xf47f2800
    7a7c:			; <UNDEFINED> instruction: 0xf1baaf21
    7a80:			; <UNDEFINED> instruction: 0xf43f0f00
    7a84:	ldr	sl, [fp, -ip, asr #30]
    7a88:	ldrbtmi	r4, [r8], #-2074	; 0xfffff7e6
    7a8c:	bl	fe645a7c <putsgent@@Base+0xfe63cf7c>
    7a90:	stmvs	r3, {r5, r8, ip, sp, pc}
    7a94:			; <UNDEFINED> instruction: 0xf8c8ae39
    7a98:	smlald	r3, r0, ip, r0
    7a9c:			; <UNDEFINED> instruction: 0xf8c8ae39
    7aa0:			; <UNDEFINED> instruction: 0xe73c001c
    7aa4:	ldrbtmi	r4, [r8], #-2068	; 0xfffff7ec
    7aa8:	stmib	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7aac:	ldrtmi	r4, [r0], -r1, lsr #12
    7ab0:	ldmib	ip!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7ab4:	stccs	6, cr4, [r0, #-20]	; 0xffffffec
    7ab8:	svcge	0x0005f47f
    7abc:	blmi	401998 <putsgent@@Base+0x3f8e98>
    7ac0:	addscc	pc, r3, #64, 4
    7ac4:	stmdami	pc, {r1, r2, r3, r8, fp, lr}	; <UNPREDICTABLE>
    7ac8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    7acc:			; <UNDEFINED> instruction: 0xf7fa4478
    7ad0:			; <UNDEFINED> instruction: 0xf7faeb8a
    7ad4:			; <UNDEFINED> instruction: 0xf8c4e93a
    7ad8:	ldrb	r0, [r9, -r4, lsl #8]!
    7adc:	andeq	r3, r1, r8, lsl r6
    7ae0:	andeq	r0, r0, r8, lsr #4
    7ae4:	andeq	r2, r0, sl, asr #31
    7ae8:	andeq	r3, r1, r2, asr #9
    7aec:	muleq	r0, ip, lr
    7af0:	andeq	r6, r1, lr, lsl #7
    7af4:	strdeq	r1, [r0], -sl
    7af8:	andeq	r2, r0, lr, lsr sp
    7afc:	andeq	r2, r0, r8, lsl #27
    7b00:	strdeq	r2, [r0], -lr
    7b04:	andeq	r2, r0, r8, lsl #26
    7b08:	strmi	r4, [fp], -r8, lsl #20
    7b0c:	ldrbtmi	fp, [sl], #-1296	; 0xfffffaf0
    7b10:	vst1.8	{d20-d22}, [pc], r4
    7b14:			; <UNDEFINED> instruction: 0xf7fa6180
    7b18:			; <UNDEFINED> instruction: 0xf894ea3c
    7b1c:	andcs	r3, r1, r4, lsr #8
    7b20:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
    7b24:	strtcc	pc, [r4], #-2180	; 0xfffff77c
    7b28:	svclt	0x0000bd10
    7b2c:	andeq	r2, r0, r6, lsr #27
    7b30:	strlt	r2, [r8, #-256]	; 0xffffff00
    7b34:	b	1f45b24 <putsgent@@Base+0x1f3d024>
    7b38:			; <UNDEFINED> instruction: 0xf080fab0
    7b3c:	vstrlt.16	s0, [r8, #-128]	; 0xffffff80	; <UNPREDICTABLE>
    7b40:	strtcc	pc, [r4], #-2192	; 0xfffff770
    7b44:	strle	r0, [r1, #-1883]	; 0xfffff8a5
    7b48:	ldrbmi	r2, [r0, -r1]!
    7b4c:	bllt	fedc5b50 <putsgent@@Base+0xfedbd050>
    7b50:	andcs	r4, r5, #48, 18	; 0xc0000
    7b54:	ldrbtmi	fp, [r9], #-1528	; 0xfffffa08
    7b58:			; <UNDEFINED> instruction: 0xf7fa4605
    7b5c:	svcmi	0x002eeb0e
    7b60:	bllt	818d64 <putsgent@@Base+0x810264>
    7b64:	strtcc	pc, [r4], #-2197	; 0xfffff76b
    7b68:	ldrbeq	r4, [sl], r4, lsl #12
    7b6c:			; <UNDEFINED> instruction: 0xf013d523
    7b70:	strtmi	r0, [r8], -r4, lsl #30
    7b74:			; <UNDEFINED> instruction: 0xf1a4d118
    7b78:	strcc	r0, [r1], #-270	; 0xfffffef2
    7b7c:			; <UNDEFINED> instruction: 0xf181fab1
    7b80:			; <UNDEFINED> instruction: 0xf7ff0949
    7b84:			; <UNDEFINED> instruction: 0x4606fb9b
    7b88:			; <UNDEFINED> instruction: 0xf7fab970
    7b8c:			; <UNDEFINED> instruction: 0x4603e916
    7b90:	bllt	12cfb9c <putsgent@@Base+0x12c709c>
    7b94:	andsle	r2, lr, pc, lsl #24
    7b98:	ldm	r8!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7b9c:	strtcc	pc, [r4], #-2197	; 0xfffff76b
    7ba0:			; <UNDEFINED> instruction: 0xf0134628
    7ba4:	rscle	r0, r6, r4, lsl #30
    7ba8:	ldrtmi	r2, [r0], -r1, lsl #12
    7bac:			; <UNDEFINED> instruction: 0xf895bdf8
    7bb0:	strcs	r3, [r0], #-1060	; 0xfffffbdc
    7bb4:	bmi	681b28 <putsgent@@Base+0x679028>
    7bb8:	ldmdavs	r6, {r1, r3, r4, r5, r6, sl, lr}^
    7bbc:	ldrbeq	fp, [fp, -lr, ror #2]
    7bc0:			; <UNDEFINED> instruction: 0x4628d4f2
    7bc4:			; <UNDEFINED> instruction: 0xf7ff2101
    7bc8:			; <UNDEFINED> instruction: 0x4606fb79
    7bcc:	mvnle	r2, r0, lsl #16
    7bd0:	b	16c5bc0 <putsgent@@Base+0x16bd0c0>
    7bd4:	strcs	lr, [r0], -r9, ror #15
    7bd8:			; <UNDEFINED> instruction: 0xf7fae7e7
    7bdc:	andcc	lr, r1, r4, ror r8
    7be0:			; <UNDEFINED> instruction: 0xf895d00e
    7be4:	strb	r3, [sl, r4, lsr #8]!
    7be8:	tstcs	r1, sp, lsl #20
    7bec:	blmi	399c28 <putsgent@@Base+0x391128>
    7bf0:	ldmdapl	ip!, {r1, r3, r4, r5, r6, sl, lr}
    7bf4:	stmdavs	r3!, {r3, r4, r5, r6, r7, fp, ip, lr}
    7bf8:			; <UNDEFINED> instruction: 0xf7fa6800
    7bfc:	bfi	lr, r4, #20, #1
    7c00:	ldm	sl, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7c04:	rscle	r2, r6, r0, lsl #16
    7c08:	tstcs	r1, r8, lsl #20
    7c0c:	blmi	199c28 <putsgent@@Base+0x191128>
    7c10:			; <UNDEFINED> instruction: 0xe7ee447a
    7c14:	andeq	r2, r0, r6, lsr #25
    7c18:	andeq	r3, r1, r4, lsr r2
    7c1c:	andeq	r6, r1, r0, lsl r2
    7c20:	andeq	r1, r0, r0, lsr r8
    7c24:	andeq	r0, r0, r4, lsr r2
    7c28:	andeq	r0, r0, r8, lsr r2
    7c2c:	andeq	r1, r0, r0, lsl r8
    7c30:	svcmi	0x00f0e92d
    7c34:	strmi	fp, [r5], -r3, lsl #1
    7c38:			; <UNDEFINED> instruction: 0xf7fa460c
    7c3c:			; <UNDEFINED> instruction: 0xf895e99e
    7c40:	ldreq	r3, [r9, r4, lsr #8]
    7c44:			; <UNDEFINED> instruction: 0xf1004607
    7c48:			; <UNDEFINED> instruction: 0xf03480b5
    7c4c:			; <UNDEFINED> instruction: 0xf0400842
    7c50:			; <UNDEFINED> instruction: 0xf02480b1
    7c54:	bcs	855c <tcgetattr@plt+0x6360>
    7c58:	andcs	fp, r1, #12, 30	; 0x30
    7c5c:	vhsub.u32	d18, d2, d0
    7c60:			; <UNDEFINED> instruction: 0xf88503c3
    7c64:	andle	r3, r6, r4, lsr #8
    7c68:	smmlseq	sl, fp, r2, fp
    7c6c:	movwcs	fp, #57180	; 0xdf5c
    7c70:			; <UNDEFINED> instruction: 0xf1406003
    7c74:			; <UNDEFINED> instruction: 0xf89580a3
    7c78:	strcs	r3, [r0], -r4, lsr #8
    7c7c:	tstne	r2, r8, asr #12	; <UNPREDICTABLE>
    7c80:	ldrvs	pc, [r8], #-2245	; 0xfffff73b
    7c84:	movweq	pc, #870	; 0x366	; <UNPREDICTABLE>
    7c88:	ldrvs	pc, [ip], #-2245	; 0xfffff73b
    7c8c:	svceq	0x0008f013
    7c90:	strtcc	pc, [r4], #-2181	; 0xfffff77b
    7c94:	strtvs	pc, [r0], #-2245	; 0xfffff73b
    7c98:	svclt	0x00184628
    7c9c:	tstmi	r9, pc, asr #8	; <UNPREDICTABLE>
    7ca0:	stmdb	r4!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7ca4:			; <UNDEFINED> instruction: 0xf8c5683b
    7ca8:	cdpne	4, 0, cr6, cr6, cr4, {0}
    7cac:	ldrhtvs	fp, [fp], -r8
    7cb0:	adcshi	pc, r7, r0, asr #5
    7cb4:	strtcc	pc, [r4], #-2197	; 0xfffff76b
    7cb8:			; <UNDEFINED> instruction: 0xf100071b
    7cbc:	ldmdbmi	r1!, {r1, r2, r7, pc}^
    7cc0:			; <UNDEFINED> instruction: 0x46304479
    7cc4:	svc	0x007ef7f9
    7cc8:			; <UNDEFINED> instruction: 0xf8c5683b
    7ccc:	stmdacs	r0, {r2, sl}
    7cd0:	addshi	pc, ip, r0
    7cd4:	stmib	r0!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7cd8:	tstcs	r2, r1, lsl #4
    7cdc:	ldmib	sl!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7ce0:	addpl	pc, r0, pc, asr #8
    7ce4:	ldm	lr!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7ce8:	stmdacs	r0, {r1, r7, r9, sl, lr}
    7cec:	vst4.16	{d29-d32}, [pc :256], r7
    7cf0:			; <UNDEFINED> instruction: 0xf04f5680
    7cf4:			; <UNDEFINED> instruction: 0xf8d50900
    7cf8:	ldrtmi	r3, [r1], -r0, lsl #8
    7cfc:	strcs	pc, [r4], #-2261	; 0xfffff72b
    7d00:	ldmdbvs	fp, {r4, r6, r9, sl, lr}^
    7d04:	strmi	r4, [r2, #1944]	; 0x798
    7d08:	adds	sp, fp, sp, lsl r0
    7d0c:	streq	pc, [r4], #-2261	; 0xfffff72b
    7d10:	ldm	r0!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7d14:	ldrbmi	r4, [r0], -r3, lsl #12
    7d18:	cmnle	r1, r0, lsl #22
    7d1c:	strpl	pc, [r0], r6, lsl #10
    7d20:			; <UNDEFINED> instruction: 0xf7fa4631
    7d24:	strmi	lr, [r4], -r6, lsr #16
    7d28:	subsle	r2, r4, r0, lsl #16
    7d2c:	stmia	lr!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7d30:	strcc	pc, [r0], #-2261	; 0xfffff72b
    7d34:	strcs	pc, [r4], #-2261	; 0xfffff72b
    7d38:	ldmdbvs	fp, {r1, r5, r7, r9, sl, lr}^
    7d3c:	strtmi	r1, [r0], #-2609	; 0xfffff5cf
    7d40:	stmdacs	r0, {r3, r4, r7, r8, r9, sl, lr}
    7d44:	tstcs	sl, r8, asr #32
    7d48:			; <UNDEFINED> instruction: 0xf7fa4650
    7d4c:	stmdacs	r0, {r2, r5, r7, r8, fp, sp, lr, pc}
    7d50:			; <UNDEFINED> instruction: 0xf880d0dc
    7d54:	ldrbmi	r9, [r0], -r0
    7d58:	svc	0x00f0f7f9
    7d5c:	stmdacs	r0, {r2, r9, sl, lr}
    7d60:	stmdavc	r3, {r0, r3, r4, r5, ip, lr, pc}
    7d64:			; <UNDEFINED> instruction: 0xf0133b2b
    7d68:	ldrshtle	r0, [r1], -sp
    7d6c:	strcc	pc, [r0], #-2261	; 0xfffff72b
    7d70:			; <UNDEFINED> instruction: 0x479868db
    7d74:			; <UNDEFINED> instruction: 0xf8d5b360
    7d78:	ldmdavs	fp, {sl, ip, sp}
    7d7c:	pkhbtmi	r4, r3, r8, lsl #15
    7d80:	rsbsle	r2, r9, r0, lsl #16
    7d84:			; <UNDEFINED> instruction: 0xf7fa2014
    7d88:	stmdacs	r0, {r1, r2, r3, r5, r6, fp, sp, lr, pc}
    7d8c:			; <UNDEFINED> instruction: 0xf8d5d06c
    7d90:			; <UNDEFINED> instruction: 0xf8d5341c
    7d94:	cfstrsvc	mvf2, [r1], {24}
    7d98:	blmi	424a0 <putsgent@@Base+0x399a0>
    7d9c:	tsteq	r0, pc, ror #6	; <UNPREDICTABLE>
    7da0:	andls	pc, ip, r0, asr #17
    7da4:	strvc	r6, [r1], #-131	; 0xffffff7d
    7da8:	tstlt	r3, r2, ror #2
    7dac:			; <UNDEFINED> instruction: 0xf8c560d8
    7db0:			; <UNDEFINED> instruction: 0xe7a0041c
    7db4:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    7db8:	eorsvs	r2, fp, r6, lsl r3
    7dbc:	andlt	r4, r3, r0, asr #12
    7dc0:	svchi	0x00f0e8bd
    7dc4:	ldreq	pc, [r8], #-2245	; 0xfffff73b
    7dc8:	stmdbmi	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    7dcc:			; <UNDEFINED> instruction: 0xe7784479
    7dd0:	bleq	43f14 <putsgent@@Base+0x3b414>
    7dd4:			; <UNDEFINED> instruction: 0x4654e7d6
    7dd8:			; <UNDEFINED> instruction: 0xf7f94620
    7ddc:	strcs	lr, [ip], #-3944	; 0xfffff098
    7de0:			; <UNDEFINED> instruction: 0x4628603c
    7de4:	blx	545de8 <putsgent@@Base+0x53d2e8>
    7de8:	streq	pc, [r4], #-2261	; 0xfffff72b
    7dec:	stmdb	r6!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7df0:	strbmi	r2, [r0], -r0, lsl #6
    7df4:	strcc	pc, [r4], #-2245	; 0xfffff73b
    7df8:	andlt	r6, r3, ip, lsr r0
    7dfc:	svchi	0x00f0e8bd
    7e00:			; <UNDEFINED> instruction: 0xf7fa210a
    7e04:	stmdacs	r0, {r3, r6, r8, fp, sp, lr, pc}
    7e08:	str	sp, [r2, r5, lsr #1]!
    7e0c:	movwls	r4, #5680	; 0x1630
    7e10:	stmib	sl, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7e14:	streq	pc, [r4], #-2261	; 0xfffff72b
    7e18:	eorsvs	r9, fp, r1, lsl #22
    7e1c:			; <UNDEFINED> instruction: 0xf47f2800
    7e20:			; <UNDEFINED> instruction: 0xf1a3af59
    7e24:	blx	fecc8a34 <putsgent@@Base+0xfecbff34>
    7e28:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    7e2c:	orrsne	lr, r4, #77824	; 0x13000
    7e30:			; <UNDEFINED> instruction: 0xf895d0c4
    7e34:			; <UNDEFINED> instruction: 0xf04f3424
    7e38:			; <UNDEFINED> instruction: 0xf0430801
    7e3c:			; <UNDEFINED> instruction: 0xf8850302
    7e40:	ldr	r3, [fp, r4, lsr #8]!
    7e44:			; <UNDEFINED> instruction: 0xf7f94650
    7e48:			; <UNDEFINED> instruction: 0xf8d5ef32
    7e4c:			; <UNDEFINED> instruction: 0xf7f90404
    7e50:	ldmdblt	r8!, {r1, r2, r6, r8, r9, sl, fp, sp, lr, pc}
    7e54:	strcc	pc, [r0], #-2261	; 0xfffff72b
    7e58:	blcs	225cc <putsgent@@Base+0x19acc>
    7e5c:	ldrmi	sp, [r8, r9, ror #1]
    7e60:	mvnle	r2, r0, lsl #16
    7e64:			; <UNDEFINED> instruction: 0xe7bc683c
    7e68:	svceq	0x0000f1bb
    7e6c:			; <UNDEFINED> instruction: 0xf8d5d004
    7e70:	ldrbmi	r3, [r8], -r0, lsl #8
    7e74:			; <UNDEFINED> instruction: 0x4798685b
    7e78:	ldrbmi	r4, [r4], -r0, lsr #12
    7e7c:	svc	0x0016f7f9
    7e80:	svclt	0x0000e7aa
    7e84:	andeq	r2, r0, r4, asr #22
    7e88:	andeq	r2, r0, ip, ror #5
    7e8c:	ldrbmi	lr, [r0, sp, lsr #18]!
    7e90:			; <UNDEFINED> instruction: 0xf8d04606
    7e94:	pkhbtmi	r5, r9, r8, lsl #8
    7e98:	strtmi	r2, [ip], -r0
    7e9c:	subsle	r2, r4, r0, lsl #26
    7ea0:			; <UNDEFINED> instruction: 0xb1226822
    7ea4:	bcc	ae5ef4 <putsgent@@Base+0xadd3f4>
    7ea8:	svceq	0x00fdf012
    7eac:	stmiavs	r4!, {r0, r1, ip, lr, pc}^
    7eb0:	stccs	0, cr3, [r0], {1}
    7eb4:	stmdacs	r1, {r2, r4, r5, r6, r7, r8, ip, lr, pc}
    7eb8:	addeq	sp, r0, r7, asr #18
    7ebc:	svc	0x00d2f7f9
    7ec0:	stmdacs	r0, {r7, r9, sl, lr}
    7ec4:	adcmi	sp, ip, #96	; 0x60
    7ec8:	strmi	sp, [r2], -r7, asr #32
    7ecc:	andsvs	r2, r5, r0, lsl #2
    7ed0:	stmiavs	sp!, {r1, r4, r7, r9, sl, lr}^
    7ed4:	andcc	r4, r4, #15728640	; 0xf00000
    7ed8:	adcmi	r3, ip, #1073741824	; 0x40000000
    7edc:			; <UNDEFINED> instruction: 0x464bd1f7
    7ee0:	strbmi	r2, [r0], -r4, lsl #4
    7ee4:	stmdb	r0, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7ee8:	ldrdcs	pc, [r0], -r8
    7eec:	orrmi	pc, r0, #-1073741823	; 0xc0000001
    7ef0:			; <UNDEFINED> instruction: 0xf8c63b01
    7ef4:	cmplt	ip, #24, 8	; 0x18000000
    7ef8:	addsvs	r2, r1, r0, lsl #2
    7efc:	ldrdne	pc, [r4], -r8
    7f00:	sbcsvs	r2, r1, r1, lsl #30
    7f04:	eorcs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    7f08:	ldrdcc	pc, [r0], -sl
    7f0c:			; <UNDEFINED> instruction: 0xf8da609a
    7f10:	sbcsvs	r3, ip, r0
    7f14:			; <UNDEFINED> instruction: 0xf1a8d90d
    7f18:	strbmi	r0, [r3], -r4, lsl #4
    7f1c:	streq	lr, [r7, r2, lsl #22]
    7f20:	andne	lr, r0, #3457024	; 0x34c000
    7f24:			; <UNDEFINED> instruction: 0xf8536091
    7f28:	addsmi	r2, pc, #4, 30
    7f2c:	sbcsvs	r6, r1, r9, asr r8
    7f30:			; <UNDEFINED> instruction: 0x4640d1f6
    7f34:	mrc	7, 5, APSR_nzcv, cr10, cr9, {7}
    7f38:	strtcc	pc, [r4], #-2198	; 0xfffff76a
    7f3c:			; <UNDEFINED> instruction: 0xf0432000
    7f40:			; <UNDEFINED> instruction: 0xf8860301
    7f44:	pop	{r2, r5, sl, ip, sp}
    7f48:	strdcs	r8, [r0], -r0
    7f4c:			; <UNDEFINED> instruction: 0x87f0e8bd
    7f50:	ldrdne	pc, [r0], -sl
    7f54:	ldrne	pc, [ip], #-2246	; 0xfffff73a
    7f58:	strbmi	lr, [fp], -lr, asr #15
    7f5c:	tstcs	r0, r4, lsl #4
    7f60:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    7f64:	stmia	r0, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7f68:	ldrdcc	pc, [r0], -r8
    7f6c:			; <UNDEFINED> instruction: 0xf8c62200
    7f70:	addsvs	r3, sl, r8, lsl r4
    7f74:	ldrdcs	pc, [r4], -r8
    7f78:	ldmdb	r8, {r1, r3, r4, r6, r7, sp, lr}^
    7f7c:	addsvs	r2, sl, r2, lsl #6
    7f80:	stccc	8, cr15, [r4], {88}	; 0x58
    7f84:			; <UNDEFINED> instruction: 0xe7c660dc
    7f88:	rscscc	pc, pc, pc, asr #32
    7f8c:	svclt	0x0000e7db
    7f90:	rsble	r2, r0, r0, lsl #16
    7f94:	mvnsmi	lr, #737280	; 0xb4000
    7f98:			; <UNDEFINED> instruction: 0xf8d04681
    7f9c:	cfmvdlrcs	mvd0, r6
    7fa0:			; <UNDEFINED> instruction: 0xf8d1d035
    7fa4:	pkhbtmi	r7, r8, r8, lsl #8
    7fa8:	strcs	fp, [r0], -pc, asr #6
    7fac:			; <UNDEFINED> instruction: 0xb1a86878
    7fb0:	strcc	pc, [r0], #-2264	; 0xfffff728
    7fb4:			; <UNDEFINED> instruction: 0x4798689b
    7fb8:	ldrmi	pc, [r8], #-2265	; 0xfffff727
    7fbc:	cmnlt	ip, r5, lsl #12
    7fc0:	cmplt	r0, r0, ror #16
    7fc4:	strcc	pc, [r0], #-2265	; 0xfffff727
    7fc8:			; <UNDEFINED> instruction: 0x4798689b
    7fcc:	strtmi	r4, [r8], -r1, lsl #12
    7fd0:	mcr	7, 1, pc, cr8, cr9, {7}	; <UNPREDICTABLE>
    7fd4:	stmiavs	r4!, {r4, r5, r6, r7, r8, ip, sp, pc}^
    7fd8:	mvnsle	r2, r0, lsl #24
    7fdc:	svccs	0x000068ff
    7fe0:			; <UNDEFINED> instruction: 0xf8d9d1e4
    7fe4:	stmdblt	lr, {r3, r4, sl, ip, sp}
    7fe8:			; <UNDEFINED> instruction: 0x4616e037
    7fec:	strdlt	r6, [r3, -r2]
    7ff0:	smlalsvs	r6, r3, lr, r0
    7ff4:	bcs	198c8 <putsgent@@Base+0x10dc8>
    7ff8:			; <UNDEFINED> instruction: 0xf8c9d1f7
    7ffc:	movwcs	r6, #1048	; 0x418
    8000:			; <UNDEFINED> instruction: 0xf89960b3
    8004:			; <UNDEFINED> instruction: 0xf0433424
    8008:			; <UNDEFINED> instruction: 0xf8890301
    800c:	andcs	r3, r0, r4, lsr #8
    8010:	mvnshi	lr, #12386304	; 0xbd0000
    8014:	strtcs	pc, [r0], #-2265	; 0xfffff727
    8018:	adcmi	r6, r2, #14876672	; 0xe30000
    801c:	stmiavs	r2!, {r3, r4, ip, lr, pc}
    8020:	sbcsvs	fp, r3, sl, ror r1
    8024:	orrlt	r6, r3, r3, ror #17
    8028:			; <UNDEFINED> instruction: 0xf899609a
    802c:			; <UNDEFINED> instruction: 0xf0433424
    8030:			; <UNDEFINED> instruction: 0xf8890301
    8034:	rscvs	r3, r6, r4, lsr #8
    8038:	ldmvs	pc!, {r1, r2, r5, r9, sl, lr}^	; <UNPREDICTABLE>
    803c:			; <UNDEFINED> instruction: 0xd1b52f00
    8040:			; <UNDEFINED> instruction: 0xf8c9e7cf
    8044:	blcs	150ac <putsgent@@Base+0xc5ac>
    8048:			; <UNDEFINED> instruction: 0xf8c9d1ee
    804c:			; <UNDEFINED> instruction: 0xe7ec241c
    8050:	strtcc	pc, [r0], #-2249	; 0xfffff737
    8054:	andcs	lr, r0, r3, ror #15
    8058:			; <UNDEFINED> instruction: 0x461e4770
    805c:	svclt	0x0000e7cf
    8060:	strtcc	pc, [r4], #-2192	; 0xfffff770
    8064:	vorr.i32	d27, #11534336	; 0x00b00000
    8068:	ldreq	r0, [fp, r0, asr #8]
    806c:	pop	{r0, r1, r8, sl, ip, lr, pc}
    8070:			; <UNDEFINED> instruction: 0xf7ff4010
    8074:			; <UNDEFINED> instruction: 0xf7f9bb81
    8078:	tstcs	r6, #128, 30	; 0x200
    807c:	strtmi	r6, [r0], -r3
    8080:	svclt	0x0000bd10
    8084:	blmi	bda944 <putsgent@@Base+0xbd1e44>
    8088:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    808c:	lfmmi	f7, 1, [ip, #-692]	; 0xfffffd4c
    8090:			; <UNDEFINED> instruction: 0x460458d3
    8094:			; <UNDEFINED> instruction: 0xf8cd681b
    8098:			; <UNDEFINED> instruction: 0xf04f3414
    809c:			; <UNDEFINED> instruction: 0xf8900300
    80a0:	ldreq	r3, [r9, r4, lsr #8]
    80a4:	ldrbeq	sp, [fp, -lr, lsl #8]
    80a8:	andcs	sp, r0, r6, lsr #8
    80ac:	blmi	95a94c <putsgent@@Base+0x951e4c>
    80b0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    80b4:			; <UNDEFINED> instruction: 0xf8dd681a
    80b8:	subsmi	r3, sl, r4, lsl r4
    80bc:	vand	d13, d13, d29
    80c0:	ldclt	13, cr4, [r0, #-112]!	; 0xffffff90
    80c4:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
    80c8:	strtcc	pc, [r4], #-2176	; 0xfffff780
    80cc:			; <UNDEFINED> instruction: 0xffc8f7ff
    80d0:	strtcc	pc, [r4], #-2196	; 0xfffff76c
    80d4:	mvnle	r2, r0, lsl #16
    80d8:	strble	r0, [r6, #1882]!	; 0x75a
    80dc:	ldrbtmi	r4, [fp], #-2843	; 0xfffff4e5
    80e0:	stmdacs	r0, {r3, r4, r6, fp, sp, lr}
    80e4:	stmdacc	r1, {r0, r5, r6, r7, r8, sl, fp, ip, lr, pc}
    80e8:	andls	r6, r3, r8, asr r0
    80ec:	bicsle	r2, ip, r0, lsl #16
    80f0:			; <UNDEFINED> instruction: 0xf8acf7ff
    80f4:	ldrb	r9, [r9, r3, lsl #16]
    80f8:	strtne	pc, [r4], #-2196	; 0xfffff76c
    80fc:	bmi	533518 <putsgent@@Base+0x52aa18>
    8100:	orrvs	pc, r0, #1325400064	; 0x4f000000
    8104:	orreq	pc, r2, pc, ror #6
    8108:	ldrbtmi	r9, [sl], #-1025	; 0xfffffbff
    810c:	andls	r4, r0, #40, 12	; 0x2800000
    8110:			; <UNDEFINED> instruction: 0xf8842201
    8114:	ldrmi	r1, [r9], -r4, lsr #8
    8118:	ldmda	r8, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    811c:			; <UNDEFINED> instruction: 0xf7f94628
    8120:	bmi	3439b0 <putsgent@@Base+0x33aeb0>
    8124:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8128:	vstrle	d2, [r4, #-0]
    812c:	subsvs	r3, r3, r1, lsl #22
    8130:			; <UNDEFINED> instruction: 0xf7ffb90b
    8134:	andcs	pc, r1, fp, lsl #17
    8138:			; <UNDEFINED> instruction: 0xf7f9e7b8
    813c:	svclt	0x0000ee06
    8140:	andeq	r2, r1, ip, lsl #26
    8144:	andeq	r0, r0, r8, lsr #4
    8148:	andeq	r2, r1, r4, ror #25
    814c:	andeq	r5, r1, sl, ror #25
    8150:	ldrdeq	r2, [r0], -r6
    8154:	andeq	r5, r1, r4, lsr #25
    8158:	svcmi	0x00f0e92d
    815c:			; <UNDEFINED> instruction: 0xf8904604
    8160:	addlt	r0, r5, r4, lsr #8
    8164:			; <UNDEFINED> instruction: 0x919cf8df
    8168:	ldrbtmi	r0, [r9], #1923	; 0x783
    816c:			; <UNDEFINED> instruction: 0xf010d54f
    8170:	cmple	ip, r8, lsl #12
    8174:	strcc	pc, [r0], #-2260	; 0xfffff72c
    8178:	strmi	r4, [pc], -r8, lsl #12
    817c:			; <UNDEFINED> instruction: 0x4798681b
    8180:	stmdacs	r0, {r7, r9, sl, lr}
    8184:	addhi	pc, r3, r0
    8188:	strcc	pc, [r0], #-2260	; 0xfffff72c
    818c:			; <UNDEFINED> instruction: 0xf5044638
    8190:	ldmvs	fp, {r7, r9, fp, sp, lr}
    8194:			; <UNDEFINED> instruction: 0xf8d44798
    8198:			; <UNDEFINED> instruction: 0x46021418
    819c:	subsle	r2, r4, r0, lsl #18
    81a0:			; <UNDEFINED> instruction: 0xf7ff4650
    81a4:			; <UNDEFINED> instruction: 0x4605f873
    81a8:	suble	r2, lr, r0, lsl #16
    81ac:	strcc	pc, [r0], #-2260	; 0xfffff72c
    81b0:			; <UNDEFINED> instruction: 0xf8d54638
    81b4:	ldmvs	fp, {r2, r3, ip, sp, pc}
    81b8:			; <UNDEFINED> instruction: 0x46024798
    81bc:	svceq	0x0000f1bb
    81c0:	ldrbmi	sp, [r9], -lr, lsr #32
    81c4:			; <UNDEFINED> instruction: 0xf7ff4650
    81c8:	movtlt	pc, #34913	; 0x8861	; <UNPREDICTABLE>
    81cc:	andcs	r4, r5, #79872	; 0x13800
    81d0:	ldrtmi	r4, [r0], -lr, asr #18
    81d4:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    81d8:	ldmdavs	sp, {r0, r3, r4, r5, r6, sl, lr}
    81dc:	stc	7, cr15, [r2, #996]!	; 0x3e4
    81e0:	strcc	pc, [r0], #-2260	; 0xfffff72c
    81e4:			; <UNDEFINED> instruction: 0x4602689b
    81e8:	andls	r4, r3, #56, 12	; 0x3800000
    81ec:	bls	da054 <putsgent@@Base+0xd1554>
    81f0:	strls	r2, [r0], #-257	; 0xfffffeff
    81f4:	strtmi	r4, [r8], -r3, lsl #12
    81f8:	svc	0x0014f7f9
    81fc:	strcc	pc, [r0], #-2260	; 0xfffff72c
    8200:	ldmdavs	fp, {r6, r9, sl, lr}^
    8204:			; <UNDEFINED> instruction: 0x46304798
    8208:	pop	{r0, r2, ip, sp, pc}
    820c:			; <UNDEFINED> instruction: 0xf7f98ff0
    8210:	andscs	lr, r6, #180, 28	; 0xb40
    8214:	andcs	r4, r0, r3, lsl #12
    8218:	andlt	r6, r5, sl, lsl r0
    821c:	svchi	0x00f0e8bd
    8220:	strcc	pc, [r0], #-2260	; 0xfffff72c
    8224:	ldmdavs	fp, {r3, r5, r6, fp, sp, lr}^
    8228:	stcvc	7, cr4, [sl], #-608	; 0xfffffda0
    822c:	andhi	pc, r4, r5, asr #17
    8230:			; <UNDEFINED> instruction: 0xf8942001
    8234:	movwmi	r3, #9252	; 0x2424
    8238:	movwmi	r7, #13354	; 0x342a
    823c:	strtpl	pc, [r0], #-2244	; 0xfffff73c
    8240:	strtcc	pc, [r4], #-2180	; 0xfffff77c
    8244:	pop	{r0, r2, ip, sp, pc}
    8248:			; <UNDEFINED> instruction: 0x20148ff0
    824c:	mcr	7, 0, pc, cr10, cr9, {7}	; <UNPREDICTABLE>
    8250:	stmdacs	r0, {r1, r2, r9, sl, lr}
    8254:			; <UNDEFINED> instruction: 0xf8d4d04a
    8258:	andcs	r5, r0, #24, 8	; 0x18000000
    825c:			; <UNDEFINED> instruction: 0xf8c07c03
    8260:			; <UNDEFINED> instruction: 0xf0438004
    8264:	andvs	r0, r2, r1, lsl #6
    8268:	ldmdblt	sp, {r0, r1, sl, ip, sp, lr}^
    826c:			; <UNDEFINED> instruction: 0xf8d4e035
    8270:	ldmvs	fp, {sl, ip, sp}
    8274:	stmdavc	r3, {r3, r4, r7, r8, r9, sl, lr}
    8278:			; <UNDEFINED> instruction: 0xf0133b2b
    827c:	strdle	r0, [sp], -sp
    8280:	orrslt	r6, sp, sp, ror #17
    8284:	stmdacs	r0, {r3, r5, r6, fp, sp, lr}
    8288:	stmdavs	r8!, {r0, r4, r5, r6, r7, r8, ip, lr, pc}
    828c:			; <UNDEFINED> instruction: 0xf7f9e7f3
    8290:	andcs	lr, ip, #116, 28	; 0x740
    8294:	strbmi	r4, [r0], -r3, lsl #12
    8298:			; <UNDEFINED> instruction: 0xe7be601a
    829c:	stmib	r6, {r0, r1, r3, r5, r7, fp, sp, lr}^
    82a0:	stmiavs	fp!, {r1, r8, sl, ip, sp}
    82a4:	ldrhvs	fp, [lr], #19
    82a8:	and	r6, sl, lr, lsr #1
    82ac:	ldrcc	pc, [ip], #-2260	; 0xfffff72c
    82b0:	ldrcs	pc, [r8], #-2260	; 0xfffff72c
    82b4:	strcc	lr, [r2, #-2502]	; 0xfffff63a
    82b8:			; <UNDEFINED> instruction: 0xb103b19a
    82bc:			; <UNDEFINED> instruction: 0xf8c460de
    82c0:			; <UNDEFINED> instruction: 0xf894641c
    82c4:	andcs	r3, r1, r4, lsr #8
    82c8:			; <UNDEFINED> instruction: 0xf8844303
    82cc:	andlt	r3, r5, r4, lsr #8
    82d0:	svchi	0x00f0e8bd
    82d4:	ldrvs	pc, [r8], #-2244	; 0xfffff73c
    82d8:			; <UNDEFINED> instruction: 0xf8d4e7e6
    82dc:	stmib	r0, {r2, r3, r4, sl, ip, sp}^
    82e0:			; <UNDEFINED> instruction: 0xf8c43502
    82e4:	blcs	2134c <putsgent@@Base+0x1884c>
    82e8:	strb	sp, [r8, r8, ror #3]!
    82ec:	strcc	pc, [r0], #-2260	; 0xfffff72c
    82f0:	ldmdavs	fp, {r6, r9, sl, lr}^
    82f4:			; <UNDEFINED> instruction: 0xf7f94798
    82f8:	andcs	lr, ip, #64, 28	; 0x400
    82fc:	ldrtmi	r4, [r0], -r3, lsl #12
    8300:	usada8	sl, sl, r0, r6
    8304:	andeq	r2, r1, sl, lsr #24
    8308:	andeq	r0, r0, r8, lsr r2
    830c:	andeq	r2, r0, r0, lsr r6
    8310:			; <UNDEFINED> instruction: 0xf890b5f8
    8314:	ldreq	r3, [sl, r4, lsr #8]
    8318:			; <UNDEFINED> instruction: 0xf013d527
    831c:			; <UNDEFINED> instruction: 0xd1240708
    8320:	strcc	pc, [r0], #-2256	; 0xfffff730
    8324:	strmi	r4, [r8], -r4, lsl #12
    8328:			; <UNDEFINED> instruction: 0x4798681b
    832c:	teqlt	r0, #5242880	; 0x500000
    8330:			; <UNDEFINED> instruction: 0xf7f92014
    8334:			; <UNDEFINED> instruction: 0x4606ed98
    8338:			; <UNDEFINED> instruction: 0xf8d4b340
    833c:			; <UNDEFINED> instruction: 0xf8d4241c
    8340:	cfstrsvc	mvf1, [r3], {24}
    8344:			; <UNDEFINED> instruction: 0xf0436045
    8348:	andvs	r0, r7, r1, lsl #6
    834c:	addvs	r6, r2, r7, asr #1
    8350:	orrlt	r7, r9, r3, lsl #8
    8354:	sbcsvs	fp, r6, r2, lsl #2
    8358:	strtcc	pc, [r4], #-2196	; 0xfffff76c
    835c:			; <UNDEFINED> instruction: 0xf8c42001
    8360:	movwmi	r6, #13340	; 0x341c
    8364:	strtcc	pc, [r4], #-2180	; 0xfffff77c
    8368:			; <UNDEFINED> instruction: 0xf7f9bdf8
    836c:	andscs	lr, r6, #6, 28	; 0x60
    8370:	andcs	r4, r0, r3, lsl #12
    8374:	ldcllt	0, cr6, [r8, #104]!	; 0x68
    8378:	ldreq	pc, [r8], #-2244	; 0xfffff73c
    837c:			; <UNDEFINED> instruction: 0xf7f9e7ea
    8380:	andcs	lr, ip, #252, 26	; 0x3f00
    8384:	strtmi	r4, [r8], -r3, lsl #12
    8388:	ldcllt	0, cr6, [r8, #104]!	; 0x68
    838c:	strcc	pc, [r0], #-2260	; 0xfffff72c
    8390:	ldmdavs	fp, {r3, r5, r9, sl, lr}^
    8394:			; <UNDEFINED> instruction: 0xf7f94798
    8398:	andcs	lr, ip, #240, 26	; 0x3c00
    839c:	ldrtmi	r4, [r0], -r3, lsl #12
    83a0:	ldcllt	0, cr6, [r8, #104]!	; 0x68
    83a4:	strtcs	pc, [r0], #-2256	; 0xfffff730
    83a8:	addmi	r6, sl, #13303808	; 0xcb0000
    83ac:	svclt	0x0008688a
    83b0:	strtcc	pc, [r0], #-2240	; 0xfffff740
    83b4:	sbcsvs	fp, r3, r2, asr r1
    83b8:	cmplt	fp, fp, asr #17
    83bc:			; <UNDEFINED> instruction: 0xf890609a
    83c0:			; <UNDEFINED> instruction: 0xf0433424
    83c4:			; <UNDEFINED> instruction: 0xf8800301
    83c8:	ldrbmi	r3, [r0, -r4, lsr #8]!
    83cc:	ldrcc	pc, [r8], #-2240	; 0xfffff740
    83d0:	mvnsle	r2, r0, lsl #22
    83d4:	strtcc	pc, [r4], #-2192	; 0xfffff770
    83d8:	ldrcs	pc, [ip], #-2240	; 0xfffff740
    83dc:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    83e0:	strtcc	pc, [r4], #-2176	; 0xfffff780
    83e4:	svclt	0x00004770
    83e8:	strtcs	pc, [r4], #-2192	; 0xfffff770
    83ec:	mvnsmi	lr, #737280	; 0xb4000
    83f0:			; <UNDEFINED> instruction: 0xf8df0793
    83f4:	addlt	r8, r3, r0, ror #1
    83f8:	ldrle	r4, [ip, #-1272]!	; 0xfffffb08
    83fc:	streq	pc, [r8, #-18]	; 0xffffffee
    8400:			; <UNDEFINED> instruction: 0x460fd139
    8404:	ldrne	pc, [r8], #-2256	; 0xfffff730
    8408:	stmibvs	r0, {r8, sl, ip, sp, lr, pc}
    840c:	stmdbcs	r0, {r1, r2, r9, sl, lr}
    8410:			; <UNDEFINED> instruction: 0x463ad052
    8414:			; <UNDEFINED> instruction: 0xf7fe4648
    8418:			; <UNDEFINED> instruction: 0x4604ff39
    841c:	suble	r2, fp, r0, lsl #16
    8420:	smlawtlt	r9, r1, r8, r6
    8424:	ldrtmi	r4, [sl], -r8, asr #12
    8428:			; <UNDEFINED> instruction: 0xff30f7fe
    842c:	stmiavs	r1!, {r5, r6, r8, r9, fp, ip, sp, pc}^
    8430:	strtcc	pc, [r0], #-2262	; 0xfffff72a
    8434:	stmiavs	r3!, {r2, r3, r4, r7, r9, lr}
    8438:			; <UNDEFINED> instruction: 0xf8c6bf08
    843c:	blcs	d4c4 <putsgent@@Base+0x49c4>
    8440:	sbcsvs	sp, r9, r7, lsr r0
    8444:	stmdbcs	r0, {r0, r5, r6, r7, fp, sp, lr}
    8448:	addvs	sp, fp, pc, lsr r0
    844c:	strtcc	pc, [r4], #-2198	; 0xfffff76a
    8450:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    8454:	strtcc	pc, [r4], #-2182	; 0xfffff77a
    8458:	tstlt	r8, r0, lsr #16
    845c:	stc	7, cr15, [r6], #-996	; 0xfffffc1c
    8460:	stmdacs	r0, {r5, r6, fp, sp, lr}
    8464:			; <UNDEFINED> instruction: 0xf8d6d034
    8468:	ldmdavs	fp, {sl, ip, sp}^
    846c:	mulcs	r1, r8, r7
    8470:	pop	{r0, r1, ip, sp, pc}
    8474:			; <UNDEFINED> instruction: 0xf7f983f0
    8478:	andscs	lr, r6, #128, 26	; 0x2000
    847c:	andcs	r4, r0, r3, lsl #12
    8480:	andlt	r6, r3, sl, lsl r0
    8484:	mvnshi	lr, #12386304	; 0xbd0000
    8488:	andcs	r4, r5, #19456	; 0x4c00
    848c:			; <UNDEFINED> instruction: 0x46284913
    8490:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    8494:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    8498:	mcrr	7, 15, pc, r4, cr9	; <UNPREDICTABLE>
    849c:	tstcs	r1, fp, lsr r6
    84a0:	strmi	r9, [r2], -r0, lsl #12
    84a4:			; <UNDEFINED> instruction: 0xf7f94620
    84a8:			; <UNDEFINED> instruction: 0x4628edbe
    84ac:	pop	{r0, r1, ip, sp, pc}
    84b0:			; <UNDEFINED> instruction: 0xf8c683f0
    84b4:	bfi	r1, r8, (invalid: 8:6)
    84b8:	ldcl	7, cr15, [lr, #-996]	; 0xfffffc1c
    84bc:	strmi	r2, [r3], -r2, lsl #4
    84c0:	andsvs	r2, sl, r0
    84c4:	pop	{r0, r1, ip, sp, pc}
    84c8:			; <UNDEFINED> instruction: 0xf8c683f0
    84cc:			; <UNDEFINED> instruction: 0xe7bd341c
    84d0:	ldrb	r2, [r6, r1]
    84d4:	muleq	r1, ip, r9
    84d8:	andeq	r0, r0, r8, lsr r2
    84dc:	andeq	r2, r0, r4, ror r3
    84e0:			; <UNDEFINED> instruction: 0xf890b538
    84e4:	vraddhn.i16	d19, <illegal reg q1.5>, q10
    84e8:	ldreq	r0, [fp, r0, asr #10]
    84ec:	strmi	sp, [sl], -lr, lsl #10
    84f0:	ldrne	pc, [r8], #-2256	; 0xfffff730
    84f4:			; <UNDEFINED> instruction: 0xf5004604
    84f8:	cmnlt	r1, r0, lsl #1
    84fc:	mcr2	7, 6, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    8500:	cmplt	r0, r3, lsl #12
    8504:			; <UNDEFINED> instruction: 0xf8c46840
    8508:	cfldrslt	mvf3, [r8, #-128]!	; 0xffffff80
    850c:	ldc	7, cr15, [r4, #-996]!	; 0xfffffc1c
    8510:			; <UNDEFINED> instruction: 0x46032216
    8514:	andsvs	r4, sl, r8, lsr #12
    8518:			; <UNDEFINED> instruction: 0xf7f9bd38
    851c:	andcs	lr, r2, #2944	; 0xb80
    8520:	andcs	r4, r0, r3, lsl #12
    8524:	ldclt	0, cr6, [r8, #-104]!	; 0xffffff98
    8528:	strtcs	pc, [r4], #-2192	; 0xfffff770
    852c:			; <UNDEFINED> instruction: 0x0793b510
    8530:	strbeq	pc, [r0], #-962	; 0xfffffc3e	; <UNPREDICTABLE>
    8534:	strmi	sp, [r3], -r5, lsl #10
    8538:	andcs	r2, r1, r0, lsl #4
    853c:	strtcs	pc, [r0], #-2243	; 0xfffff73d
    8540:			; <UNDEFINED> instruction: 0xf7f9bd10
    8544:	andscs	lr, r6, #1664	; 0x680
    8548:	strtmi	r4, [r0], -r3, lsl #12
    854c:	ldclt	0, cr6, [r0, #-104]	; 0xffffff98
    8550:	strtcc	pc, [r4], #-2192	; 0xfffff770
    8554:	vorr.i32	d27, #11534336	; 0x00b00000
    8558:	ldreq	r0, [fp, r0, asr #8]
    855c:			; <UNDEFINED> instruction: 0xf8d0d510
    8560:	ldmdblt	r3, {r5, sl, ip, sp}
    8564:	ldmdavs	ip, {r0, r3, sp, lr, pc}^
    8568:	ldmvs	fp, {r2, r3, r5, r8, fp, ip, sp, pc}^
    856c:	strtcc	pc, [r0], #-2240	; 0xfffff740
    8570:	mvnsle	r2, r0, lsl #22
    8574:	strtmi	r2, [r0], -r0, lsl #8
    8578:			; <UNDEFINED> instruction: 0xf8d0bd10
    857c:			; <UNDEFINED> instruction: 0xe7f53418
    8580:	ldcl	7, cr15, [sl], #996	; 0x3e4
    8584:	andvs	r2, r3, r6, lsl r3
    8588:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    858c:	ldrblt	fp, [r8, #776]!	; 0x308
    8590:	stmdavc	r4, {r1, r2, r9, sl, lr}
    8594:			; <UNDEFINED> instruction: 0x460fb1dc
    8598:	strtmi	r4, [r1], -r5, lsl #12
    859c:			; <UNDEFINED> instruction: 0xf815e002
    85a0:	teqlt	r9, r1, lsl #30
    85a4:			; <UNDEFINED> instruction: 0xf7f94638
    85a8:	stmdacs	r0, {r3, r4, r5, r7, sl, fp, sp, lr, pc}
    85ac:			; <UNDEFINED> instruction: 0xf04fd0f7
    85b0:	ldcllt	0, cr3, [r8, #1020]!	; 0x3fc
    85b4:	stc	7, cr15, [ip], {249}	; 0xf9
    85b8:	and	r6, r2, r2, lsl #16
    85bc:	svcmi	0x0001f816
    85c0:			; <UNDEFINED> instruction: 0xf832b12c
    85c4:	ldrbeq	r3, [fp], #-20	; 0xffffffec
    85c8:	strdcs	sp, [r1], -r8
    85cc:			; <UNDEFINED> instruction: 0x4620bdf8
    85d0:			; <UNDEFINED> instruction: 0xf04fbdf8
    85d4:			; <UNDEFINED> instruction: 0x477030ff
    85d8:			; <UNDEFINED> instruction: 0x460eb5f0
    85dc:	adcslt	r4, r7, r0, lsr sp
    85e0:	mcrcs	12, 6, r4, cr8, cr0, {1}
    85e4:	ldmdbmi	r0!, {r0, r2, r3, r4, r5, r6, sl, lr}
    85e8:	strmi	r4, [r7], -r3, lsl #12
    85ec:	ldrbtmi	r5, [r9], #-2348	; 0xfffff6d4
    85f0:	andeq	pc, r1, pc, asr #32
    85f4:	strbcs	fp, [r8], r8, lsr #30
    85f8:	ldrtls	r6, [r5], #-2084	; 0xfffff7dc
    85fc:	streq	pc, [r0], #-79	; 0xffffffb1
    8600:			; <UNDEFINED> instruction: 0xf7f94c2a
    8604:	blmi	ac39bc <putsgent@@Base+0xabaebc>
    8608:	cfstrsge	mvf4, [r3, #-496]	; 0xfffffe10
    860c:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    8610:	bl	e465fc <putsgent@@Base+0xe3dafc>
    8614:	ldrtmi	r4, [r2], -r7, lsr #22
    8618:	biccs	r4, r8, r8, lsr #12
    861c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    8620:	stcl	7, cr15, [r8], #996	; 0x3e4
    8624:	andle	r4, r9, r5, lsl #5
    8628:	blmi	79aebc <putsgent@@Base+0x7923bc>
    862c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8630:	blls	d626a0 <putsgent@@Base+0xd59ba0>
    8634:	teqle	r0, sl, asr r0
    8638:	ldcllt	0, cr11, [r0, #220]!	; 0xdc
    863c:			; <UNDEFINED> instruction: 0xf7f9210a
    8640:	strmi	lr, [r4], -ip, ror #24
    8644:	rscle	r2, pc, r0, lsl #16
    8648:	andvc	r2, r3, r0, lsl #6
    864c:	mulcs	ip, sp, r8
    8650:	bcs	2ce5c <putsgent@@Base+0x2435c>
    8654:			; <UNDEFINED> instruction: 0xf7f9d0e8
    8658:	bls	83750 <putsgent@@Base+0x7ac50>
    865c:	stmdavs	r0, {r0, r1, r5, r6, r9, sl, fp, ip}
    8660:	ldmdavc	ip, {r0, r2, sp, lr, pc}
    8664:			; <UNDEFINED> instruction: 0xf8303b01
    8668:	strteq	r4, [r4], #20
    866c:	adcmi	sp, fp, #8388608	; 0x800000
    8670:	rscsle	r4, r6, #26214400	; 0x1900000
    8674:	subvc	r2, fp, r0, lsl #6
    8678:			; <UNDEFINED> instruction: 0xf815e002
    867c:	tstlt	sl, r1, lsl #30
    8680:	andscc	pc, r2, r0, lsr r8	; <UNPREDICTABLE>
    8684:	ldrbtle	r0, [r8], #1179	; 0x49b
    8688:	strtmi	r3, [r9], -r1, lsl #28
    868c:			; <UNDEFINED> instruction: 0x46324638
    8690:	ldc	7, cr15, [lr], {249}	; 0xf9
    8694:	ldrpl	r2, [fp, #768]!	; 0x300
    8698:			; <UNDEFINED> instruction: 0xf7f9e7c6
    869c:	svclt	0x0000eb56
    86a0:			; <UNDEFINED> instruction: 0x000127b0
    86a4:	andeq	r0, r0, r8, lsr #4
    86a8:	andeq	r2, r0, lr, ror #4
    86ac:	andeq	r2, r1, ip, lsl #15
    86b0:	andeq	r0, r0, r8, asr #4
    86b4:	andeq	r0, r0, r0, asr #4
    86b8:	andeq	r2, r1, r8, ror #14
    86bc:	mvnsmi	lr, sp, lsr #18
    86c0:	strmi	r1, [r0], sp, lsl #28
    86c4:			; <UNDEFINED> instruction: 0x4616dd1b
    86c8:	strcs	r4, [r0, -r4, lsl #12]
    86cc:	ldrtmi	r4, [r2], -r9, lsr #12
    86d0:			; <UNDEFINED> instruction: 0xf7f94620
    86d4:	ldrshcs	lr, [ip, #-174]	; 0xffffff52
    86d8:	smlabble	ip, r4, r2, r4
    86dc:	ldcl	7, cr15, [sl], {249}	; 0xf9
    86e0:	blne	b4f2f8 <putsgent@@Base+0xb467f8>
    86e4:	stmdavc	r3, {r3, r4, r6, r8, ip, sp, pc}^
    86e8:	blcs	299f00 <putsgent@@Base+0x291400>
    86ec:	stfcsd	f5, [r0, #-28]	; 0xffffffe4
    86f0:	andvc	sp, r7, r5, lsl #26
    86f4:	strbmi	lr, [r4, #-2026]	; 0xfffff816
    86f8:			; <UNDEFINED> instruction: 0xf04fbf08
    86fc:	strbmi	r0, [r0], -r0, lsl #16
    8700:	ldrhhi	lr, [r0, #141]!	; 0x8d
    8704:			; <UNDEFINED> instruction: 0x4604b538
    8708:	cmplt	r0, r0, lsl #16
    870c:	and	r4, r2, sp, lsl #12
    8710:	svceq	0x0001f814
    8714:	strtmi	fp, [r9], -r8, lsr #2
    8718:	ldcl	7, cr15, [sl], {249}	; 0xf9
    871c:	mvnsle	r1, r3, asr #24
    8720:	andcs	fp, r0, r8, lsr sp
    8724:	svclt	0x0000bd38
    8728:	blmi	71af9c <putsgent@@Base+0x71249c>
    872c:	push	{r1, r3, r4, r5, r6, sl, lr}
    8730:	strdlt	r4, [r3], r0
    8734:			; <UNDEFINED> instruction: 0x460458d3
    8738:			; <UNDEFINED> instruction: 0xf04f4688
    873c:	ldmdavs	fp, {r8, fp}
    8740:			; <UNDEFINED> instruction: 0xf04f9301
    8744:			; <UNDEFINED> instruction: 0xf7f90300
    8748:	andcs	lr, sl, #24, 24	; 0x1800
    874c:	strmi	r4, [r5], -r9, ror #12
    8750:			; <UNDEFINED> instruction: 0xf8c54620
    8754:			; <UNDEFINED> instruction: 0xf7f99000
    8758:	stmdavc	r3!, {r3, r6, r8, r9, fp, sp, lr, pc}
    875c:	blls	34cf0 <putsgent@@Base+0x2c1f0>
    8760:	stmiblt	fp!, {r0, r1, r3, r4, fp, ip, sp, lr}
    8764:	bcs	8a2814 <putsgent@@Base+0x899d14>
    8768:	addsmi	sp, r9, #6
    876c:	addmi	fp, r0, #2, 30
    8770:	andeq	pc, r0, r8, asr #17
    8774:	andle	r2, r0, r1
    8778:	bmi	259fe0 <putsgent@@Base+0x2514e0>
    877c:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    8780:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8784:	subsmi	r9, sl, r1, lsl #22
    8788:	andlt	sp, r3, r4, lsl #2
    878c:	mvnshi	lr, #12386304	; 0xbd0000
    8790:	ldrb	r4, [r2, r8, asr #12]!
    8794:	b	ff646780 <putsgent@@Base+0xff63dc80>
    8798:	andeq	r2, r1, r8, ror #12
    879c:	andeq	r0, r0, r8, lsr #4
    87a0:	andeq	r2, r1, r6, lsl r6
    87a4:	blmi	79b020 <putsgent@@Base+0x792520>
    87a8:	push	{r1, r3, r4, r5, r6, sl, lr}
    87ac:	strdlt	r4, [r3], r0
    87b0:			; <UNDEFINED> instruction: 0x460458d3
    87b4:			; <UNDEFINED> instruction: 0xf04f4688
    87b8:	ldmdavs	fp, {r8, fp}
    87bc:			; <UNDEFINED> instruction: 0xf04f9301
    87c0:			; <UNDEFINED> instruction: 0xf7f90300
    87c4:	andcs	lr, sl, #223232	; 0x36800
    87c8:	strmi	r4, [r5], -r9, ror #12
    87cc:			; <UNDEFINED> instruction: 0xf8c54620
    87d0:			; <UNDEFINED> instruction: 0xf7f99000
    87d4:	stmdavc	r3!, {r1, r3, r8, r9, fp, sp, lr, pc}
    87d8:	blls	34dcc <putsgent@@Base+0x2c2cc>
    87dc:	stmiblt	r3, {r0, r1, r3, r4, fp, ip, sp, lr}^
    87e0:	bcs	8a2890 <putsgent@@Base+0x899d90>
    87e4:	strmi	sp, [pc], -r9
    87e8:	adcsmi	r1, r9, #50593792	; 0x3040000
    87ec:	svclt	0x00024606
    87f0:			; <UNDEFINED> instruction: 0xf8c842b0
    87f4:	andcs	r0, r1, r0
    87f8:	ldrmi	sp, [r8], -r0
    87fc:	blmi	21b028 <putsgent@@Base+0x212528>
    8800:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8804:	blls	62874 <putsgent@@Base+0x59d74>
    8808:	qaddle	r4, sl, r4
    880c:	pop	{r0, r1, ip, sp, pc}
    8810:			; <UNDEFINED> instruction: 0x464883f0
    8814:			; <UNDEFINED> instruction: 0xf7f9e7f2
    8818:	svclt	0x0000ea98
    881c:	andeq	r2, r1, ip, ror #11
    8820:	andeq	r0, r0, r8, lsr #4
    8824:	muleq	r1, r4, r5
    8828:	svcmi	0x00f8e92d
    882c:			; <UNDEFINED> instruction: 0xf8d24688
    8830:	ldrmi	fp, [r1], r0
    8834:	strmi	r6, [r4], -sp, lsl #16
    8838:	beq	4497c <putsgent@@Base+0x3be7c>
    883c:	streq	pc, [r1, -fp, lsl #2]
    8840:			; <UNDEFINED> instruction: 0x463100be
    8844:	biclt	r4, r4, r8, lsr #12
    8848:			; <UNDEFINED> instruction: 0xb1b37823
    884c:	b	fe446838 <putsgent@@Base+0xfe43dd38>
    8850:	mvnslt	r4, r5, lsl #12
    8854:			; <UNDEFINED> instruction: 0x212c4406
    8858:			; <UNDEFINED> instruction: 0xf8464620
    885c:			; <UNDEFINED> instruction: 0xf8c84c04
    8860:			; <UNDEFINED> instruction: 0xf8c95000
    8864:			; <UNDEFINED> instruction: 0xf7f97000
    8868:			; <UNDEFINED> instruction: 0x4604eb58
    886c:			; <UNDEFINED> instruction: 0xf804b118
    8870:			; <UNDEFINED> instruction: 0xf8d8ab01
    8874:	ldrtmi	r5, [fp], r0
    8878:	ldrtmi	lr, [r1], -r0, ror #15
    887c:			; <UNDEFINED> instruction: 0xf7f94628
    8880:			; <UNDEFINED> instruction: 0xb120ea78
    8884:			; <UNDEFINED> instruction: 0xf8402300
    8888:			; <UNDEFINED> instruction: 0xf8c8302b
    888c:	pop	{}	; <UNPREDICTABLE>
    8890:			; <UNDEFINED> instruction: 0xf8d88ff8
    8894:	ldrb	r5, [r4, r0]

00008898 <setsgent@@Base>:
    8898:	push	{r4, lr}
    889a:	ldr	r4, [pc, #32]	; (88bc <setsgent@@Base+0x24>)
    889c:	add	r4, pc
    889e:	ldr	r0, [r4, #0]
    88a0:	cbz	r0, 88aa <setsgent@@Base+0x12>
    88a2:	ldmia.w	sp!, {r4, lr}
    88a6:	b.w	1d54 <rewind@plt>
    88aa:	ldr	r1, [pc, #20]	; (88c0 <setsgent@@Base+0x28>)
    88ac:	ldr	r0, [pc, #20]	; (88c4 <setsgent@@Base+0x2c>)
    88ae:	add	r1, pc
    88b0:	add	r0, pc
    88b2:	blx	20dc <fopen64@plt>
    88b6:	str	r0, [r4, #0]
    88b8:	pop	{r4, pc}
    88ba:	nop
    88bc:	strb	r4, [r6, r4]
    88be:	movs	r1, r0
    88c0:	adds	r2, r1, r0
    88c2:	movs	r0, r0
    88c4:	asrs	r0, r3, #10
	...

000088c8 <endsgent@@Base>:
    88c8:	push	{r3, lr}
    88ca:	ldr	r3, [pc, #20]	; (88e0 <endsgent@@Base+0x18>)
    88cc:	add	r3, pc
    88ce:	ldr	r0, [r3, #0]
    88d0:	cbz	r0, 88d6 <endsgent@@Base+0xe>
    88d2:	blx	203c <fclose@plt>
    88d6:	ldr	r3, [pc, #12]	; (88e4 <endsgent@@Base+0x1c>)
    88d8:	movs	r2, #0
    88da:	add	r3, pc
    88dc:	str	r2, [r3, #0]
    88de:	pop	{r3, pc}
    88e0:	strb	r4, [r0, r4]
    88e2:	movs	r1, r0
    88e4:	strb	r6, [r6, r3]
    88e6:	movs	r1, r0

000088e8 <sgetsgent@@Base>:
    88e8:	ldr	r2, [pc, #248]	; (89e4 <sgetsgent@@Base+0xfc>)
    88ea:	ldr	r3, [pc, #252]	; (89e8 <sgetsgent@@Base+0x100>)
    88ec:	add	r2, pc
    88ee:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    88f2:	sub	sp, #24
    88f4:	ldr	r3, [r2, r3]
    88f6:	mov	r6, r0
    88f8:	ldr.w	r8, [pc, #240]	; 89ec <sgetsgent@@Base+0x104>
    88fc:	ldr	r3, [r3, #0]
    88fe:	str	r3, [sp, #20]
    8900:	mov.w	r3, #0
    8904:	blx	1f0c <strlen@plt>
    8908:	add	r8, pc
    890a:	ldr.w	r3, [r8, #24]
    890e:	ldr.w	r4, [r8, #20]
    8912:	adds	r7, r0, #1
    8914:	mov	r5, r0
    8916:	cmp	r3, r7
    8918:	bcs.n	892a <sgetsgent@@Base+0x42>
    891a:	mov	r0, r4
    891c:	mov	r1, r7
    891e:	blx	1d70 <realloc@plt>
    8922:	mov	r4, r0
    8924:	cbz	r0, 8964 <sgetsgent@@Base+0x7c>
    8926:	strd	r0, r7, [r8, #20]
    892a:	mov	r1, r6
    892c:	mov	r2, r7
    892e:	mov	r0, r4
    8930:	movs	r6, #0
    8932:	blx	1fd0 <strncpy@plt>
    8936:	movs	r1, #10
    8938:	mov	r0, r4
    893a:	strb	r6, [r4, r5]
    893c:	blx	2094 <strrchr@plt>
    8940:	cbz	r0, 8944 <sgetsgent@@Base+0x5c>
    8942:	strb	r6, [r0, #0]
    8944:	movs	r5, #0
    8946:	add	r6, sp, #4
    8948:	mov	r7, r5
    894a:	mov	r0, r4
    894c:	str.w	r4, [r6], #4
    8950:	movs	r1, #58	; 0x3a
    8952:	adds	r5, #1
    8954:	blx	1f18 <strchr@plt>
    8958:	mov	r4, r0
    895a:	cbz	r0, 8968 <sgetsgent@@Base+0x80>
    895c:	cmp	r5, #3
    895e:	strb.w	r7, [r4], #1
    8962:	ble.n	894a <sgetsgent@@Base+0x62>
    8964:	movs	r0, #0
    8966:	b.n	89ae <sgetsgent@@Base+0xc6>
    8968:	cmp	r5, #4
    896a:	bne.n	8964 <sgetsgent@@Base+0x7c>
    896c:	ldr	r5, [pc, #128]	; (89f0 <sgetsgent@@Base+0x108>)
    896e:	ldrd	r1, r2, [sp, #4]
    8972:	add	r5, pc
    8974:	ldr	r3, [r5, #28]
    8976:	strd	r1, r2, [r5, #4]
    897a:	cbnz	r3, 89d2 <sgetsgent@@Base+0xea>
    897c:	ldr	r4, [pc, #116]	; (89f4 <sgetsgent@@Base+0x10c>)
    897e:	add	r4, pc
    8980:	ldr	r3, [r4, #36]	; 0x24
    8982:	cbnz	r3, 89c4 <sgetsgent@@Base+0xdc>
    8984:	ldr	r4, [pc, #112]	; (89f8 <sgetsgent@@Base+0x110>)
    8986:	ldr	r0, [sp, #12]
    8988:	add	r4, pc
    898a:	add.w	r2, r4, #28
    898e:	add.w	r1, r4, #32
    8992:	bl	8828 <tcgetattr@plt+0x662c>
    8996:	add.w	r2, r4, #36	; 0x24
    899a:	add.w	r1, r4, #40	; 0x28
    899e:	mov	r3, r0
    89a0:	ldr	r0, [sp, #16]
    89a2:	str	r3, [r4, #12]
    89a4:	bl	8828 <tcgetattr@plt+0x662c>
    89a8:	mov	r3, r0
    89aa:	adds	r0, r4, #4
    89ac:	str	r3, [r4, #16]
    89ae:	ldr	r2, [pc, #76]	; (89fc <sgetsgent@@Base+0x114>)
    89b0:	ldr	r3, [pc, #52]	; (89e8 <sgetsgent@@Base+0x100>)
    89b2:	add	r2, pc
    89b4:	ldr	r3, [r2, r3]
    89b6:	ldr	r2, [r3, #0]
    89b8:	ldr	r3, [sp, #20]
    89ba:	eors	r2, r3
    89bc:	bne.n	89de <sgetsgent@@Base+0xf6>
    89be:	add	sp, #24
    89c0:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    89c4:	ldr	r0, [r4, #40]	; 0x28
    89c6:	movs	r5, #0
    89c8:	str	r5, [r4, #36]	; 0x24
    89ca:	blx	1cac <free@plt+0x4>
    89ce:	str	r5, [r4, #40]	; 0x28
    89d0:	b.n	8984 <sgetsgent@@Base+0x9c>
    89d2:	ldr	r0, [r5, #32]
    89d4:	str	r4, [r5, #28]
    89d6:	blx	1cac <free@plt+0x4>
    89da:	str	r4, [r5, #32]
    89dc:	b.n	897c <sgetsgent@@Base+0x94>
    89de:	blx	1d48 <__stack_chk_fail@plt>
    89e2:	nop
    89e4:	movs	r4, #168	; 0xa8
    89e6:	movs	r1, r0
    89e8:	lsls	r0, r5, #8
    89ea:	movs	r0, r0
    89ec:	strb	r0, [r1, r3]
    89ee:	movs	r1, r0
    89f0:	strb	r6, [r3, r1]
    89f2:	movs	r1, r0
    89f4:	strb	r2, [r2, r1]
    89f6:	movs	r1, r0
    89f8:	strb	r0, [r1, r1]
    89fa:	movs	r1, r0
    89fc:	movs	r3, #226	; 0xe2
    89fe:	movs	r1, r0

00008a00 <fgetsgent@@Base>:
    8a00:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    8a04:	mov	r8, r0
    8a06:	ldr	r4, [pc, #164]	; (8aac <fgetsgent@@Base+0xac>)
    8a08:	add	r4, pc
    8a0a:	ldr	r3, [r4, #44]	; 0x2c
    8a0c:	cmp	r3, #0
    8a0e:	beq.n	8a88 <fgetsgent@@Base+0x88>
    8a10:	cmp.w	r8, #0
    8a14:	beq.n	8a82 <fgetsgent@@Base+0x82>
    8a16:	ldr	r4, [pc, #152]	; (8ab0 <fgetsgent@@Base+0xb0>)
    8a18:	mov	r2, r8
    8a1a:	add	r4, pc
    8a1c:	ldrd	r1, r0, [r4, #44]	; 0x2c
    8a20:	bl	86bc <tcgetattr@plt+0x64c0>
    8a24:	ldr	r5, [r4, #48]	; 0x30
    8a26:	cmp	r5, r0
    8a28:	bne.n	8a82 <fgetsgent@@Base+0x82>
    8a2a:	ldr	r7, [pc, #136]	; (8ab4 <fgetsgent@@Base+0xb4>)
    8a2c:	add	r7, pc
    8a2e:	b.n	8a64 <fgetsgent@@Base+0x64>
    8a30:	blx	1ef4 <feof@plt>
    8a34:	mov	r3, r0
    8a36:	mov	r0, r5
    8a38:	cbnz	r3, 8a9e <fgetsgent@@Base+0x9e>
    8a3a:	ldr	r6, [r7, #44]	; 0x2c
    8a3c:	lsls	r6, r6, #1
    8a3e:	mov	r1, r6
    8a40:	blx	1d70 <realloc@plt>
    8a44:	mov	r5, r0
    8a46:	cbz	r0, 8a82 <fgetsgent@@Base+0x82>
    8a48:	strd	r6, r0, [r7, #44]	; 0x2c
    8a4c:	blx	1f0c <strlen@plt>
    8a50:	mov	r2, r8
    8a52:	subs	r1, r6, r0
    8a54:	mov	r4, r0
    8a56:	adds	r0, r5, r0
    8a58:	bl	86bc <tcgetattr@plt+0x64c0>
    8a5c:	ldr	r5, [r7, #48]	; 0x30
    8a5e:	add	r4, r5
    8a60:	cmp	r0, r4
    8a62:	bne.n	8a82 <fgetsgent@@Base+0x82>
    8a64:	movs	r1, #10
    8a66:	mov	r0, r5
    8a68:	blx	2094 <strrchr@plt>
    8a6c:	mov	r3, r0
    8a6e:	mov	r0, r8
    8a70:	cmp	r3, #0
    8a72:	beq.n	8a30 <fgetsgent@@Base+0x30>
    8a74:	movs	r2, #0
    8a76:	strb	r2, [r3, #0]
    8a78:	mov	r0, r5
    8a7a:	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    8a7e:	b.w	88e8 <sgetsgent@@Base>
    8a82:	movs	r0, #0
    8a84:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    8a88:	mov.w	r0, #8192	; 0x2000
    8a8c:	blx	1e64 <malloc@plt>
    8a90:	str	r0, [r4, #48]	; 0x30
    8a92:	cmp	r0, #0
    8a94:	beq.n	8a82 <fgetsgent@@Base+0x82>
    8a96:	mov.w	r3, #8192	; 0x2000
    8a9a:	str	r3, [r4, #44]	; 0x2c
    8a9c:	b.n	8a10 <fgetsgent@@Base+0x10>
    8a9e:	movs	r1, #10
    8aa0:	blx	2094 <strrchr@plt>
    8aa4:	mov	r3, r0
    8aa6:	cmp	r0, #0
    8aa8:	beq.n	8a78 <fgetsgent@@Base+0x78>
    8aaa:	b.n	8a74 <fgetsgent@@Base+0x74>
    8aac:	strh	r0, [r1, r7]
    8aae:	movs	r1, r0
    8ab0:	strh	r6, [r6, r6]
    8ab2:	movs	r1, r0
    8ab4:	strh	r4, [r4, r6]
    8ab6:	movs	r1, r0

00008ab8 <getsgent@@Base>:
    8ab8:	push	{r4, lr}
    8aba:	ldr	r4, [pc, #28]	; (8ad8 <getsgent@@Base+0x20>)
    8abc:	add	r4, pc
    8abe:	ldr	r0, [r4, #0]
    8ac0:	cbz	r0, 8aca <getsgent@@Base+0x12>
    8ac2:	ldmia.w	sp!, {r4, lr}
    8ac6:	b.w	8a00 <fgetsgent@@Base>
    8aca:	bl	8898 <setsgent@@Base>
    8ace:	ldr	r0, [r4, #0]
    8ad0:	ldmia.w	sp!, {r4, lr}
    8ad4:	b.w	8a00 <fgetsgent@@Base>
    8ad8:	strh	r4, [r2, r4]
    8ada:	movs	r1, r0

00008adc <getsgnam@@Base>:
    8adc:	push	{r3, r4, r5, lr}
    8ade:	mov	r5, r0
    8ae0:	bl	8898 <setsgent@@Base>
    8ae4:	b.n	8aee <getsgnam@@Base+0x12>
    8ae6:	ldr	r1, [r4, #0]
    8ae8:	blx	1c24 <strcmp@plt>
    8aec:	cbz	r0, 8afa <getsgnam@@Base+0x1e>
    8aee:	bl	8ab8 <getsgent@@Base>
    8af2:	mov	r4, r0
    8af4:	mov	r0, r5
    8af6:	cmp	r4, #0
    8af8:	bne.n	8ae6 <getsgnam@@Base+0xa>
    8afa:	mov	r0, r4
    8afc:	pop	{r3, r4, r5, pc}
    8afe:	nop

00008b00 <putsgent@@Base>:
    8b00:	cmp	r0, #0
    8b02:	it	ne
    8b04:	cmpne	r1, #0
    8b06:	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8b0a:	beq.n	8bf8 <putsgent@@Base+0xf8>
    8b0c:	ldr.w	sl, [r0]
    8b10:	mov	r5, r0
    8b12:	mov	r7, r1
    8b14:	mov	r0, sl
    8b16:	blx	1f0c <strlen@plt>
    8b1a:	ldr.w	r9, [r5, #4]
    8b1e:	mov	r8, r0
    8b20:	mov	r0, r9
    8b22:	blx	1f0c <strlen@plt>
    8b26:	ldr	r6, [r5, #8]
    8b28:	add	r0, r8
    8b2a:	add.w	r4, r0, #10
    8b2e:	cbz	r6, 8b46 <putsgent@@Base+0x46>
    8b30:	sub.w	fp, r6, #4
    8b34:	b.n	8b3e <putsgent@@Base+0x3e>
    8b36:	blx	1f0c <strlen@plt>
    8b3a:	adds	r0, #1
    8b3c:	add	r4, r0
    8b3e:	ldr.w	r0, [fp, #4]!
    8b42:	cmp	r0, #0
    8b44:	bne.n	8b36 <putsgent@@Base+0x36>
    8b46:	ldr	r5, [r5, #12]
    8b48:	cbz	r5, 8b60 <putsgent@@Base+0x60>
    8b4a:	sub.w	fp, r5, #4
    8b4e:	b.n	8b58 <putsgent@@Base+0x58>
    8b50:	blx	1f0c <strlen@plt>
    8b54:	adds	r0, #1
    8b56:	add	r4, r0
    8b58:	ldr.w	r0, [fp, #4]!
    8b5c:	cmp	r0, #0
    8b5e:	bne.n	8b50 <putsgent@@Base+0x50>
    8b60:	mov	r0, r4
    8b62:	blx	1e64 <malloc@plt>
    8b66:	mov	r4, r0
    8b68:	cmp	r0, #0
    8b6a:	beq.n	8bf8 <putsgent@@Base+0xf8>
    8b6c:	mov	r1, sl
    8b6e:	mov	r2, r8
    8b70:	blx	1cf4 <memcpy@plt>
    8b74:	add.w	r0, r4, r8
    8b78:	mov	r1, r9
    8b7a:	adds	r0, #1
    8b7c:	mov.w	r9, #58	; 0x3a
    8b80:	strb.w	r9, [r4, r8]
    8b84:	blx	1d18 <stpcpy@plt>
    8b88:	mov	r3, r0
    8b8a:	strb.w	r9, [r0], #1
    8b8e:	ldr	r1, [r6, #0]
    8b90:	cbz	r1, 8bf2 <putsgent@@Base+0xf2>
    8b92:	mov.w	r8, #44	; 0x2c
    8b96:	b.n	8b9e <putsgent@@Base+0x9e>
    8b98:	strb.w	r8, [r3]
    8b9c:	ldr	r1, [r6, #0]
    8b9e:	blx	1d18 <stpcpy@plt>
    8ba2:	ldr.w	r2, [r6, #4]!
    8ba6:	mov	r3, r0
    8ba8:	mov	r1, r0
    8baa:	adds	r0, #1
    8bac:	cmp	r2, #0
    8bae:	bne.n	8b98 <putsgent@@Base+0x98>
    8bb0:	movs	r3, #58	; 0x3a
    8bb2:	strb	r3, [r1, #0]
    8bb4:	ldr	r1, [r5, #0]
    8bb6:	cbz	r1, 8bce <putsgent@@Base+0xce>
    8bb8:	movs	r6, #44	; 0x2c
    8bba:	b.n	8bc2 <putsgent@@Base+0xc2>
    8bbc:	strb.w	r6, [r0], #1
    8bc0:	ldr	r1, [r5, #0]
    8bc2:	blx	1d18 <stpcpy@plt>
    8bc6:	ldr.w	r3, [r5, #4]!
    8bca:	cmp	r3, #0
    8bcc:	bne.n	8bbc <putsgent@@Base+0xbc>
    8bce:	movs	r3, #10
    8bd0:	movs	r6, #0
    8bd2:	strb	r3, [r0, #0]
    8bd4:	mov	r1, r7
    8bd6:	strb	r6, [r0, #1]
    8bd8:	mov	r0, r4
    8bda:	bl	8704 <tcgetattr@plt+0x6508>
    8bde:	mov	r5, r0
    8be0:	adds	r3, r5, #1
    8be2:	mov	r0, r4
    8be4:	it	ne
    8be6:	movne	r5, r6
    8be8:	blx	1cac <free@plt+0x4>
    8bec:	mov	r0, r5
    8bee:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    8bf2:	mov	r1, r0
    8bf4:	adds	r0, r3, #2
    8bf6:	b.n	8bb0 <putsgent@@Base+0xb0>
    8bf8:	mov.w	r5, #4294967295	; 0xffffffff
    8bfc:	b.n	8bec <putsgent@@Base+0xec>
    8bfe:	nop
    8c00:	push	{r1, r2, r3}
    8c02:	movs	r1, #1
    8c04:	push	{r4, r5, r6, lr}
    8c06:	sub	sp, #36	; 0x24
    8c08:	ldr	r6, [pc, #380]	; (8d88 <putsgent@@Base+0x288>)
    8c0a:	add	r3, sp, #52	; 0x34
    8c0c:	ldr	r5, [pc, #380]	; (8d8c <putsgent@@Base+0x28c>)
    8c0e:	mov	r4, r0
    8c10:	add	r6, pc
    8c12:	ldr.w	r2, [r3], #4
    8c16:	add	r0, sp, #24
    8c18:	ldr	r5, [r6, r5]
    8c1a:	ldr	r5, [r5, #0]
    8c1c:	str	r5, [sp, #28]
    8c1e:	mov.w	r5, #0
    8c22:	str	r3, [sp, #20]
    8c24:	blx	1fac <__vasprintf_chk@plt>
    8c28:	ldr	r5, [pc, #356]	; (8d90 <putsgent@@Base+0x290>)
    8c2a:	add	r5, pc
    8c2c:	cmp	r0, #0
    8c2e:	blt.n	8c88 <putsgent@@Base+0x188>
    8c30:	ldr	r6, [pc, #352]	; (8d94 <putsgent@@Base+0x294>)
    8c32:	add	r6, pc
    8c34:	ldr	r0, [r6, #0]
    8c36:	adds	r1, r0, #2
    8c38:	beq.n	8ce4 <putsgent@@Base+0x1e4>
    8c3a:	adds	r3, r0, #1
    8c3c:	beq.n	8c46 <putsgent@@Base+0x146>
    8c3e:	cmp	r4, #3
    8c40:	beq.n	8ccc <putsgent@@Base+0x1cc>
    8c42:	cmp	r4, #0
    8c44:	beq.n	8cb4 <putsgent@@Base+0x1b4>
    8c46:	movs	r1, #0
    8c48:	movs	r0, #6
    8c4a:	blx	206c <setlocale@plt>
    8c4e:	cbz	r0, 8ca4 <putsgent@@Base+0x1a4>
    8c50:	blx	1d3c <strdup@plt>
    8c54:	mov	r4, r0
    8c56:	cmp	r0, #0
    8c58:	beq.w	8d68 <putsgent@@Base+0x268>
    8c5c:	ldr	r1, [pc, #312]	; (8d98 <putsgent@@Base+0x298>)
    8c5e:	movs	r0, #6
    8c60:	add	r1, pc
    8c62:	blx	206c <setlocale@plt>
    8c66:	ldr	r2, [pc, #308]	; (8d9c <putsgent@@Base+0x29c>)
    8c68:	ldr	r3, [sp, #24]
    8c6a:	movs	r1, #1
    8c6c:	add	r2, pc
    8c6e:	movs	r0, #4
    8c70:	blx	2060 <__syslog_chk@plt>
    8c74:	mov	r1, r4
    8c76:	movs	r0, #6
    8c78:	blx	206c <setlocale@plt>
    8c7c:	mov	r0, r4
    8c7e:	blx	1cac <free@plt+0x4>
    8c82:	ldr	r0, [sp, #24]
    8c84:	blx	1cac <free@plt+0x4>
    8c88:	ldr	r2, [pc, #276]	; (8da0 <putsgent@@Base+0x2a0>)
    8c8a:	ldr	r3, [pc, #256]	; (8d8c <putsgent@@Base+0x28c>)
    8c8c:	add	r2, pc
    8c8e:	ldr	r3, [r2, r3]
    8c90:	ldr	r2, [r3, #0]
    8c92:	ldr	r3, [sp, #28]
    8c94:	eors	r2, r3
    8c96:	bne.n	8d64 <putsgent@@Base+0x264>
    8c98:	movs	r0, #0
    8c9a:	add	sp, #36	; 0x24
    8c9c:	ldmia.w	sp!, {r4, r5, r6, lr}
    8ca0:	add	sp, #12
    8ca2:	bx	lr
    8ca4:	ldr	r2, [pc, #252]	; (8da4 <putsgent@@Base+0x2a4>)
    8ca6:	movs	r1, #1
    8ca8:	ldr	r3, [sp, #24]
    8caa:	movs	r0, #4
    8cac:	add	r2, pc
    8cae:	blx	2060 <__syslog_chk@plt>
    8cb2:	b.n	8c82 <putsgent@@Base+0x182>
    8cb4:	ldr	r2, [sp, #24]
    8cb6:	mov	r3, r4
    8cb8:	movw	r1, #1122	; 0x462
    8cbc:	str	r4, [sp, #8]
    8cbe:	strd	r4, r4, [sp]
    8cc2:	blx	20ac <audit_log_user_avc_message@plt>
    8cc6:	cmp	r0, #0
    8cc8:	ble.n	8c46 <putsgent@@Base+0x146>
    8cca:	b.n	8c82 <putsgent@@Base+0x182>
    8ccc:	movs	r3, #0
    8cce:	ldr	r2, [sp, #24]
    8cd0:	movw	r1, #1107	; 0x453
    8cd4:	strd	r3, r3, [sp, #4]
    8cd8:	str	r3, [sp, #0]
    8cda:	blx	20ac <audit_log_user_avc_message@plt>
    8cde:	cmp	r0, #0
    8ce0:	ble.n	8c46 <putsgent@@Base+0x146>
    8ce2:	b.n	8c82 <putsgent@@Base+0x182>
    8ce4:	blx	1d88 <audit_open@plt>
    8ce8:	adds	r2, r0, #1
    8cea:	str	r0, [r6, #0]
    8cec:	bne.n	8c3e <putsgent@@Base+0x13e>
    8cee:	blx	1f78 <__errno_location@plt>
    8cf2:	ldr	r2, [r0, #0]
    8cf4:	sub.w	r3, r2, #93	; 0x5d
    8cf8:	bic.w	r3, r3, #4
    8cfc:	cmp	r2, #22
    8cfe:	it	ne
    8d00:	cmpne	r3, #0
    8d02:	beq.n	8c46 <putsgent@@Base+0x146>
    8d04:	ldr	r1, [pc, #160]	; (8da8 <putsgent@@Base+0x2a8>)
    8d06:	movs	r2, #5
    8d08:	movs	r0, #0
    8d0a:	add	r1, pc
    8d0c:	blx	1d24 <dcgettext@plt>
    8d10:	ldr	r3, [pc, #152]	; (8dac <putsgent@@Base+0x2ac>)
    8d12:	ldr	r3, [r5, r3]
    8d14:	ldr	r1, [r3, #0]
    8d16:	blx	216c <fputs@plt>
    8d1a:	movs	r1, #0
    8d1c:	movs	r0, #6
    8d1e:	blx	206c <setlocale@plt>
    8d22:	cbz	r0, 8d54 <putsgent@@Base+0x254>
    8d24:	blx	1d3c <strdup@plt>
    8d28:	mov	r5, r0
    8d2a:	cbz	r0, 8d78 <putsgent@@Base+0x278>
    8d2c:	ldr	r1, [pc, #128]	; (8db0 <putsgent@@Base+0x2b0>)
    8d2e:	movs	r0, #6
    8d30:	add	r1, pc
    8d32:	blx	206c <setlocale@plt>
    8d36:	ldr	r2, [pc, #124]	; (8db4 <putsgent@@Base+0x2b4>)
    8d38:	movs	r1, #1
    8d3a:	movs	r0, #4
    8d3c:	add	r2, pc
    8d3e:	blx	2060 <__syslog_chk@plt>
    8d42:	mov	r1, r5
    8d44:	movs	r0, #6
    8d46:	blx	206c <setlocale@plt>
    8d4a:	mov	r0, r5
    8d4c:	blx	1cac <free@plt+0x4>
    8d50:	ldr	r0, [r6, #0]
    8d52:	b.n	8c3a <putsgent@@Base+0x13a>
    8d54:	ldr	r2, [pc, #96]	; (8db8 <putsgent@@Base+0x2b8>)
    8d56:	movs	r0, #4
    8d58:	movs	r1, #1
    8d5a:	add	r2, pc
    8d5c:	blx	2060 <__syslog_chk@plt>
    8d60:	ldr	r0, [r6, #0]
    8d62:	b.n	8c3a <putsgent@@Base+0x13a>
    8d64:	blx	1d48 <__stack_chk_fail@plt>
    8d68:	ldr	r2, [pc, #80]	; (8dbc <putsgent@@Base+0x2bc>)
    8d6a:	movs	r1, #1
    8d6c:	ldr	r3, [sp, #24]
    8d6e:	movs	r0, #4
    8d70:	add	r2, pc
    8d72:	blx	2060 <__syslog_chk@plt>
    8d76:	b.n	8c82 <putsgent@@Base+0x182>
    8d78:	ldr	r2, [pc, #68]	; (8dc0 <putsgent@@Base+0x2c0>)
    8d7a:	movs	r0, #4
    8d7c:	movs	r1, #1
    8d7e:	add	r2, pc
    8d80:	blx	2060 <__syslog_chk@plt>
    8d84:	ldr	r0, [r6, #0]
    8d86:	b.n	8c3a <putsgent@@Base+0x13a>
    8d88:	movs	r1, #132	; 0x84
    8d8a:	movs	r1, r0
    8d8c:	lsls	r0, r5, #8
    8d8e:	movs	r0, r0
    8d90:	movs	r1, #106	; 0x6a
    8d92:	movs	r1, r0
    8d94:	cmp	r7, #186	; 0xba
    8d96:	movs	r1, r0
    8d98:	lsls	r0, r7, #25
    8d9a:	movs	r0, r0
    8d9c:	adds	r4, r7, #0
    8d9e:	movs	r0, r0
    8da0:	movs	r1, #8
    8da2:	movs	r1, r0
    8da4:	subs	r4, r7, r7
    8da6:	movs	r0, r0
    8da8:	subs	r6, r3, r5
    8daa:	movs	r0, r0
    8dac:	lsls	r0, r7, #8
    8dae:	movs	r0, r0
    8db0:	lsls	r0, r5, #22
    8db2:	movs	r0, r0
    8db4:	subs	r4, r1, r5
    8db6:	movs	r0, r0
    8db8:	subs	r6, r5, r4
    8dba:	movs	r0, r0
    8dbc:	subs	r0, r7, r4
    8dbe:	movs	r0, r0
    8dc0:	subs	r2, r1, r4
    8dc2:	movs	r0, r0
    8dc4:	ldr	r2, [pc, #136]	; (8e50 <putsgent@@Base+0x350>)
    8dc6:	ldr	r3, [pc, #140]	; (8e54 <putsgent@@Base+0x354>)
    8dc8:	push	{r4, r5, lr}
    8dca:	add	r2, pc
    8dcc:	ldr	r5, [pc, #136]	; (8e58 <putsgent@@Base+0x358>)
    8dce:	sub	sp, #12
    8dd0:	ldr	r3, [r2, r3]
    8dd2:	mov	r4, r0
    8dd4:	add	r5, pc
    8dd6:	ldr	r3, [r3, #0]
    8dd8:	str	r3, [sp, #4]
    8dda:	mov.w	r3, #0
    8dde:	movs	r3, #0
    8de0:	str	r3, [sp, #0]
    8de2:	ldrb	r3, [r5, #0]
    8de4:	cbz	r3, 8dfe <putsgent@@Base+0x2fe>
    8de6:	ldrb	r0, [r5, #1]
    8de8:	cbnz	r0, 8e14 <putsgent@@Base+0x314>
    8dea:	ldr	r2, [pc, #112]	; (8e5c <putsgent@@Base+0x35c>)
    8dec:	ldr	r3, [pc, #100]	; (8e54 <putsgent@@Base+0x354>)
    8dee:	add	r2, pc
    8df0:	ldr	r3, [r2, r3]
    8df2:	ldr	r2, [r3, #0]
    8df4:	ldr	r3, [sp, #4]
    8df6:	eors	r2, r3
    8df8:	bne.n	8e4c <putsgent@@Base+0x34c>
    8dfa:	add	sp, #12
    8dfc:	pop	{r4, r5, pc}
    8dfe:	blx	1c0c <is_selinux_enabled@plt>
    8e02:	movs	r2, #1
    8e04:	strb	r2, [r5, #0]
    8e06:	cmp	r0, #0
    8e08:	ite	le
    8e0a:	movle	r0, #0
    8e0c:	movgt	r0, #1
    8e0e:	strb	r0, [r5, #1]
    8e10:	cmp	r0, #0
    8e12:	beq.n	8dea <putsgent@@Base+0x2ea>
    8e14:	mov	r0, r4
    8e16:	mov	r2, sp
    8e18:	movs	r1, #0
    8e1a:	blx	1e40 <matchpathcon@plt>
    8e1e:	cmp	r0, #0
    8e20:	blt.n	8e36 <putsgent@@Base+0x336>
    8e22:	ldr	r0, [sp, #0]
    8e24:	blx	1f60 <setfscreatecon@plt>
    8e28:	cmp	r0, #0
    8e2a:	blt.n	8e42 <putsgent@@Base+0x342>
    8e2c:	ldr	r0, [sp, #0]
    8e2e:	blx	20f4 <freecon@plt>
    8e32:	movs	r0, #0
    8e34:	b.n	8dea <putsgent@@Base+0x2ea>
    8e36:	blx	1fe8 <security_getenforce@plt>
    8e3a:	cmp	r0, #0
    8e3c:	beq.n	8e22 <putsgent@@Base+0x322>
    8e3e:	movs	r0, #1
    8e40:	b.n	8dea <putsgent@@Base+0x2ea>
    8e42:	blx	1fe8 <security_getenforce@plt>
    8e46:	cmp	r0, #0
    8e48:	beq.n	8e2c <putsgent@@Base+0x32c>
    8e4a:	b.n	8e3e <putsgent@@Base+0x33e>
    8e4c:	blx	1d48 <__stack_chk_fail@plt>
    8e50:	subs	r2, r1, #7
    8e52:	movs	r1, r0
    8e54:	lsls	r0, r5, #8
    8e56:	movs	r0, r0
    8e58:	str	r0, [r6, r0]
    8e5a:	movs	r1, r0
    8e5c:	subs	r6, r4, #6
    8e5e:	movs	r1, r0
    8e60:	push	{r4, lr}
    8e62:	ldr	r4, [pc, #52]	; (8e98 <putsgent@@Base+0x398>)
    8e64:	add	r4, pc
    8e66:	ldrb	r3, [r4, #0]
    8e68:	cbz	r3, 8e7e <putsgent@@Base+0x37e>
    8e6a:	ldrb	r0, [r4, #1]
    8e6c:	cbnz	r0, 8e70 <putsgent@@Base+0x370>
    8e6e:	pop	{r4, pc}
    8e70:	movs	r0, #0
    8e72:	blx	1f60 <setfscreatecon@plt>
    8e76:	subs	r0, #0
    8e78:	it	ne
    8e7a:	movne	r0, #1
    8e7c:	pop	{r4, pc}
    8e7e:	blx	1c0c <is_selinux_enabled@plt>
    8e82:	movs	r3, #1
    8e84:	strb	r3, [r4, #0]
    8e86:	cmp	r0, #0
    8e88:	ite	le
    8e8a:	movle	r0, #0
    8e8c:	movgt	r0, #1
    8e8e:	strb	r0, [r4, #1]
    8e90:	cmp	r0, #0
    8e92:	beq.n	8e6e <putsgent@@Base+0x36e>
    8e94:	b.n	8e70 <putsgent@@Base+0x370>
    8e96:	nop
    8e98:	ldr	r7, [pc, #640]	; (911c <putsgent@@Base+0x61c>)
    8e9a:	movs	r1, r0
    8e9c:	ldr	r2, [pc, #252]	; (8f9c <putsgent@@Base+0x49c>)
    8e9e:	ldr	r3, [pc, #256]	; (8fa0 <putsgent@@Base+0x4a0>)
    8ea0:	add	r2, pc
    8ea2:	push	{r4, r5, r6, lr}
    8ea4:	sub	sp, #24
    8ea6:	ldr	r3, [r2, r3]
    8ea8:	mov	r5, r0
    8eaa:	ldr	r6, [pc, #248]	; (8fa4 <putsgent@@Base+0x4a4>)
    8eac:	ldr	r3, [r3, #0]
    8eae:	str	r3, [sp, #20]
    8eb0:	mov.w	r3, #0
    8eb4:	blx	1c0c <is_selinux_enabled@plt>
    8eb8:	add	r6, pc
    8eba:	mov	r4, r0
    8ebc:	cbnz	r0, 8ed4 <putsgent@@Base+0x3d4>
    8ebe:	ldr	r2, [pc, #232]	; (8fa8 <putsgent@@Base+0x4a8>)
    8ec0:	ldr	r3, [pc, #220]	; (8fa0 <putsgent@@Base+0x4a0>)
    8ec2:	add	r2, pc
    8ec4:	ldr	r3, [r2, r3]
    8ec6:	ldr	r2, [r3, #0]
    8ec8:	ldr	r3, [sp, #20]
    8eca:	eors	r2, r3
    8ecc:	bne.n	8f98 <putsgent@@Base+0x498>
    8ece:	mov	r0, r4
    8ed0:	add	sp, #24
    8ed2:	pop	{r4, r5, r6, pc}
    8ed4:	ldr	r1, [pc, #212]	; (8fac <putsgent@@Base+0x4ac>)
    8ed6:	movs	r0, #0
    8ed8:	add	r1, pc
    8eda:	blx	1ddc <selinux_set_callback@plt>
    8ede:	add	r0, sp, #16
    8ee0:	blx	1e88 <getprevcon@plt>
    8ee4:	cbnz	r0, 8f00 <putsgent@@Base+0x400>
    8ee6:	ldr	r1, [sp, #16]
    8ee8:	mov	r3, r5
    8eea:	ldr	r2, [pc, #196]	; (8fb0 <putsgent@@Base+0x4b0>)
    8eec:	str	r0, [sp, #0]
    8eee:	add	r2, pc
    8ef0:	mov	r0, r1
    8ef2:	blx	1cb8 <selinux_check_access@plt>
    8ef6:	mov	r4, r0
    8ef8:	ldr	r0, [sp, #16]
    8efa:	blx	20f4 <freecon@plt>
    8efe:	b.n	8ebe <putsgent@@Base+0x3be>
    8f00:	ldr	r3, [pc, #176]	; (8fb4 <putsgent@@Base+0x4b4>)
    8f02:	movs	r2, #5
    8f04:	ldr	r1, [pc, #176]	; (8fb8 <putsgent@@Base+0x4b8>)
    8f06:	movs	r0, #0
    8f08:	ldr	r3, [r6, r3]
    8f0a:	add	r1, pc
    8f0c:	ldr	r5, [r3, #0]
    8f0e:	blx	1d24 <dcgettext@plt>
    8f12:	ldr	r3, [pc, #168]	; (8fbc <putsgent@@Base+0x4bc>)
    8f14:	str	r0, [sp, #12]
    8f16:	ldr	r3, [r6, r3]
    8f18:	ldr	r3, [r3, #0]
    8f1a:	str	r3, [sp, #8]
    8f1c:	blx	1f78 <__errno_location@plt>
    8f20:	mov	r4, r0
    8f22:	ldr	r0, [r0, #0]
    8f24:	blx	1e7c <strerror@plt>
    8f28:	ldrd	r3, r2, [sp, #8]
    8f2c:	mov	r1, r0
    8f2e:	mov	r0, r5
    8f30:	str	r1, [sp, #0]
    8f32:	movs	r1, #1
    8f34:	blx	2024 <__fprintf_chk@plt>
    8f38:	movs	r1, #0
    8f3a:	movs	r0, #6
    8f3c:	blx	206c <setlocale@plt>
    8f40:	cbz	r0, 8f82 <putsgent@@Base+0x482>
    8f42:	blx	1d3c <strdup@plt>
    8f46:	mov	r5, r0
    8f48:	cbz	r0, 8f82 <putsgent@@Base+0x482>
    8f4a:	ldr	r1, [pc, #116]	; (8fc0 <putsgent@@Base+0x4c0>)
    8f4c:	movs	r0, #6
    8f4e:	add	r1, pc
    8f50:	blx	206c <setlocale@plt>
    8f54:	ldr	r0, [r4, #0]
    8f56:	blx	1e7c <strerror@plt>
    8f5a:	ldr	r2, [pc, #104]	; (8fc4 <putsgent@@Base+0x4c4>)
    8f5c:	movs	r1, #1
    8f5e:	add	r2, pc
    8f60:	mov	r3, r0
    8f62:	movs	r0, #4
    8f64:	blx	2060 <__syslog_chk@plt>
    8f68:	mov	r1, r5
    8f6a:	movs	r0, #6
    8f6c:	blx	206c <setlocale@plt>
    8f70:	mov	r0, r5
    8f72:	blx	1cac <free@plt+0x4>
    8f76:	blx	1fe8 <security_getenforce@plt>
    8f7a:	subs	r4, r0, #0
    8f7c:	it	ne
    8f7e:	movne	r4, #1
    8f80:	b.n	8ebe <putsgent@@Base+0x3be>
    8f82:	ldr	r0, [r4, #0]
    8f84:	blx	1e7c <strerror@plt>
    8f88:	ldr	r2, [pc, #60]	; (8fc8 <putsgent@@Base+0x4c8>)
    8f8a:	movs	r1, #1
    8f8c:	add	r2, pc
    8f8e:	mov	r3, r0
    8f90:	movs	r0, #4
    8f92:	blx	2060 <__syslog_chk@plt>
    8f96:	b.n	8f76 <putsgent@@Base+0x476>
    8f98:	blx	1d48 <__stack_chk_fail@plt>
    8f9c:	subs	r4, r6, #3
    8f9e:	movs	r1, r0
    8fa0:	lsls	r0, r5, #8
    8fa2:	movs	r0, r0
    8fa4:	subs	r4, r3, #3
    8fa6:	movs	r1, r0
    8fa8:	subs	r2, r2, #3
    8faa:	movs	r1, r0
    8fac:	stc2	15, cr15, [r5, #-1020]!	; 0xfffffc04
    8fb0:	asrs	r2, r4, #31
    8fb2:	movs	r0, r0
    8fb4:	lsls	r0, r7, #8
    8fb6:	movs	r0, r0
    8fb8:	adds	r6, r5, r6
    8fba:	movs	r0, r0
    8fbc:	lsls	r4, r6, #8
    8fbe:	movs	r0, r0
    8fc0:	lsls	r2, r1, #14
    8fc2:	movs	r0, r0
    8fc4:	adds	r2, r2, r6
    8fc6:	movs	r0, r0
    8fc8:	adds	r4, r4, r5
    8fca:	movs	r0, r0
    8fcc:	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    8fd0:	mov	r7, r0
    8fd2:	ldr	r6, [pc, #48]	; (9004 <putsgent@@Base+0x504>)
    8fd4:	mov	r8, r1
    8fd6:	ldr	r5, [pc, #48]	; (9008 <putsgent@@Base+0x508>)
    8fd8:	mov	r9, r2
    8fda:	add	r6, pc
    8fdc:	blx	1ba4 <fdopen@plt-0x20>
    8fe0:	add	r5, pc
    8fe2:	subs	r6, r6, r5
    8fe4:	asrs	r6, r6, #2
    8fe6:	beq.n	8ffe <putsgent@@Base+0x4fe>
    8fe8:	subs	r5, #4
    8fea:	movs	r4, #0
    8fec:	ldr.w	r3, [r5, #4]!
    8ff0:	adds	r4, #1
    8ff2:	mov	r2, r9
    8ff4:	mov	r1, r8
    8ff6:	mov	r0, r7
    8ff8:	blx	r3
    8ffa:	cmp	r6, r4
    8ffc:	bne.n	8fec <putsgent@@Base+0x4ec>
    8ffe:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    9002:	nop
    9004:	adds	r6, r3, #2
    9006:	movs	r1, r0
    9008:	adds	r4, r2, #2
    900a:	movs	r1, r0
    900c:	bx	lr
    900e:	nop
    9010:	ldr	r3, [pc, #8]	; (901c <putsgent@@Base+0x51c>)
    9012:	movs	r1, #0
    9014:	add	r3, pc
    9016:	ldr	r2, [r3, #0]
    9018:	b.w	1f9c <__cxa_atexit@plt>
    901c:	subs	r4, r5, #7
    901e:	movs	r1, r0

Disassembly of section .fini:

00009020 <.fini>:
    9020:	push	{r3, lr}
    9024:	pop	{r3, pc}
