// Seed: 1451648183
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34
);
  input wire id_34;
  input wire id_33;
  inout wire id_32;
  inout wire id_31;
  inout wire id_30;
  output wire id_29;
  output wire id_28;
  input wire id_27;
  output wire id_26;
  output wire id_25;
  output wire id_24;
  input wire id_23;
  input wire id_22;
  inout wire id_21;
  inout uwire id_20;
  output wire id_19;
  inout wire id_18;
  input wire id_17;
  inout wire id_16;
  input wire id_15;
  inout wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_20 = id_4 & 1;
endmodule
module module_1 #(
    parameter id_7 = 32'd21
) (
    input  supply0 id_0,
    input  supply1 id_1,
    input  supply1 id_2,
    output logic   id_3
);
  initial id_3 <= id_0;
  wire id_5, id_6, _id_7;
  wire id_8;
  logic [1 : id_7] id_9;
  module_0 modCall_1 (
      id_9,
      id_6,
      id_6,
      id_6,
      id_8,
      id_5,
      id_6,
      id_8,
      id_8,
      id_6,
      id_5,
      id_9,
      id_6,
      id_9,
      id_5,
      id_6,
      id_6,
      id_9,
      id_9,
      id_8,
      id_5,
      id_8,
      id_5,
      id_5,
      id_9,
      id_9,
      id_5,
      id_5,
      id_6,
      id_5,
      id_6,
      id_8,
      id_8,
      id_5
  );
endmodule
