{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1655552472558 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655552472568 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 18 16:11:12 2022 " "Processing started: Sat Jun 18 16:11:12 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655552472568 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655552472568 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exp -c exp " "Command: quartus_map --read_settings_files=on --write_settings_files=off exp -c exp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655552472576 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1655552474307 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1655552474321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file exp1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 exp1 " "Found entity 1: exp1" {  } { { "exp1.bdf" "" { Schematic "F:/LLAB44/lab4/lab4/exp1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655552493602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655552493602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/llab44/lab4/verilog/mycont.v 1 1 " "Found 1 design units, including 1 entities, in source file /llab44/lab4/verilog/mycont.v" { { "Info" "ISGN_ENTITY_NAME" "1 mycont " "Found entity 1: mycont" {  } { { "../verilog/mycont.v" "" { Text "F:/LLAB44/lab4/verilog/mycont.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655552493807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655552493807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/llab44/lab4/verilog/coutnter.v 1 1 " "Found 1 design units, including 1 entities, in source file /llab44/lab4/verilog/coutnter.v" { { "Info" "ISGN_ENTITY_NAME" "1 coutnter " "Found entity 1: coutnter" {  } { { "../verilog/coutnter.v" "" { Text "F:/LLAB44/lab4/verilog/coutnter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655552494133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655552494133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/llab44/lab4/exp-codes/register18.sv 1 1 " "Found 1 design units, including 1 entities, in source file /llab44/lab4/exp-codes/register18.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register18 " "Found entity 1: register18" {  } { { "../Exp-codes/register18.sv" "" { Text "F:/LLAB44/lab4/Exp-codes/register18.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655552494144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655552494144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/llab44/lab4/exp-codes/register.sv 1 1 " "Found 1 design units, including 1 entities, in source file /llab44/lab4/exp-codes/register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "../Exp-codes/register.sv" "" { Text "F:/LLAB44/lab4/Exp-codes/register.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655552494149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655552494149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/llab44/lab4/exp-codes/mux2to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /llab44/lab4/exp-codes/mux2to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "../Exp-codes/mux2to1.sv" "" { Text "F:/LLAB44/lab4/Exp-codes/mux2to1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655552494161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655552494161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/llab44/lab4/exp-codes/multiplier.sv 1 1 " "Found 1 design units, including 1 entities, in source file /llab44/lab4/exp-codes/multiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "../Exp-codes/multiplier.sv" "" { Text "F:/LLAB44/lab4/Exp-codes/multiplier.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655552494173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655552494173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/llab44/lab4/exp-codes/lutexp.sv 1 1 " "Found 1 design units, including 1 entities, in source file /llab44/lab4/exp-codes/lutexp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LUT " "Found entity 1: LUT" {  } { { "../Exp-codes/LUTExp.sv" "" { Text "F:/LLAB44/lab4/Exp-codes/LUTExp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655552494186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655552494186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/llab44/lab4/exp-codes/exponential.sv 1 1 " "Found 1 design units, including 1 entities, in source file /llab44/lab4/exp-codes/exponential.sv" { { "Info" "ISGN_ENTITY_NAME" "1 exponential " "Found entity 1: exponential" {  } { { "../Exp-codes/exponential.sv" "" { Text "F:/LLAB44/lab4/Exp-codes/exponential.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655552494197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655552494197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/llab44/lab4/exp-codes/datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file /llab44/lab4/exp-codes/datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../Exp-codes/Datapath.sv" "" { Text "F:/LLAB44/lab4/Exp-codes/Datapath.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655552494207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655552494207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/llab44/lab4/exp-codes/counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /llab44/lab4/exp-codes/counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../Exp-codes/Counter.sv" "" { Text "F:/LLAB44/lab4/Exp-codes/Counter.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655552494211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655552494211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/llab44/lab4/exp-codes/controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /llab44/lab4/exp-codes/controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../Exp-codes/Controller.sv" "" { Text "F:/LLAB44/lab4/Exp-codes/Controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655552494230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655552494230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/llab44/lab4/exp-codes/adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /llab44/lab4/exp-codes/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../Exp-codes/adder.sv" "" { Text "F:/LLAB44/lab4/Exp-codes/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655552494239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655552494239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romout.v 1 1 " "Found 1 design units, including 1 entities, in source file romout.v" { { "Info" "ISGN_ENTITY_NAME" "1 romOut " "Found entity 1: romOut" {  } { { "romOut.v" "" { Text "F:/LLAB44/lab4/lab4/romOut.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655552494243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655552494243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifoout.v 1 1 " "Found 1 design units, including 1 entities, in source file fifoout.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifoOut " "Found entity 1: fifoOut" {  } { { "fifoOut.v" "" { Text "F:/LLAB44/lab4/lab4/fifoOut.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655552494247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655552494247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_convert.v 1 1 " "Found 1 design units, including 1 entities, in source file hex_convert.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hexdisplay " "Found entity 1: Hexdisplay" {  } { { "hex_convert.v" "" { Text "F:/LLAB44/lab4/lab4/hex_convert.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655552494262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655552494262 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "exponential " "Elaborating entity \"exponential\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1655552494552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:control " "Elaborating entity \"controller\" for hierarchy \"controller:control\"" {  } { { "../Exp-codes/exponential.sv" "control" { Text "F:/LLAB44/lab4/Exp-codes/exponential.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655552495500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:dP " "Elaborating entity \"datapath\" for hierarchy \"datapath:dP\"" {  } { { "../Exp-codes/exponential.sv" "dP" { Text "F:/LLAB44/lab4/Exp-codes/exponential.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655552496000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register datapath:dP\|register:regx " "Elaborating entity \"register\" for hierarchy \"datapath:dP\|register:regx\"" {  } { { "../Exp-codes/Datapath.sv" "regx" { Text "F:/LLAB44/lab4/Exp-codes/Datapath.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655552496065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter datapath:dP\|counter:count " "Elaborating entity \"counter\" for hierarchy \"datapath:dP\|counter:count\"" {  } { { "../Exp-codes/Datapath.sv" "count" { Text "F:/LLAB44/lab4/Exp-codes/Datapath.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655552496176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LUT datapath:dP\|LUT:lut " "Elaborating entity \"LUT\" for hierarchy \"datapath:dP\|LUT:lut\"" {  } { { "../Exp-codes/Datapath.sv" "lut" { Text "F:/LLAB44/lab4/Exp-codes/Datapath.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655552496237 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "LUTExp.sv(4) " "Verilog HDL Case Statement warning at LUTExp.sv(4): incomplete case statement has no default case item" {  } { { "../Exp-codes/LUTExp.sv" "" { Text "F:/LLAB44/lab4/Exp-codes/LUTExp.sv" 4 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1655552496237 "|exponential|datapath:dP|LUT:lut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "datat LUTExp.sv(3) " "Verilog HDL Always Construct warning at LUTExp.sv(3): inferring latch(es) for variable \"datat\", which holds its previous value in one or more paths through the always construct" {  } { { "../Exp-codes/LUTExp.sv" "" { Text "F:/LLAB44/lab4/Exp-codes/LUTExp.sv" 3 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655552496238 "|exponential|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[0\] LUTExp.sv(3) " "Inferred latch for \"datat\[0\]\" at LUTExp.sv(3)" {  } { { "../Exp-codes/LUTExp.sv" "" { Text "F:/LLAB44/lab4/Exp-codes/LUTExp.sv" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655552496238 "|exponential|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[1\] LUTExp.sv(3) " "Inferred latch for \"datat\[1\]\" at LUTExp.sv(3)" {  } { { "../Exp-codes/LUTExp.sv" "" { Text "F:/LLAB44/lab4/Exp-codes/LUTExp.sv" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655552496238 "|exponential|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[2\] LUTExp.sv(3) " "Inferred latch for \"datat\[2\]\" at LUTExp.sv(3)" {  } { { "../Exp-codes/LUTExp.sv" "" { Text "F:/LLAB44/lab4/Exp-codes/LUTExp.sv" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655552496238 "|exponential|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[3\] LUTExp.sv(3) " "Inferred latch for \"datat\[3\]\" at LUTExp.sv(3)" {  } { { "../Exp-codes/LUTExp.sv" "" { Text "F:/LLAB44/lab4/Exp-codes/LUTExp.sv" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655552496238 "|exponential|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[4\] LUTExp.sv(3) " "Inferred latch for \"datat\[4\]\" at LUTExp.sv(3)" {  } { { "../Exp-codes/LUTExp.sv" "" { Text "F:/LLAB44/lab4/Exp-codes/LUTExp.sv" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655552496238 "|exponential|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[5\] LUTExp.sv(3) " "Inferred latch for \"datat\[5\]\" at LUTExp.sv(3)" {  } { { "../Exp-codes/LUTExp.sv" "" { Text "F:/LLAB44/lab4/Exp-codes/LUTExp.sv" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655552496239 "|exponential|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[6\] LUTExp.sv(3) " "Inferred latch for \"datat\[6\]\" at LUTExp.sv(3)" {  } { { "../Exp-codes/LUTExp.sv" "" { Text "F:/LLAB44/lab4/Exp-codes/LUTExp.sv" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655552496239 "|exponential|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[7\] LUTExp.sv(3) " "Inferred latch for \"datat\[7\]\" at LUTExp.sv(3)" {  } { { "../Exp-codes/LUTExp.sv" "" { Text "F:/LLAB44/lab4/Exp-codes/LUTExp.sv" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655552496246 "|exponential|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[8\] LUTExp.sv(3) " "Inferred latch for \"datat\[8\]\" at LUTExp.sv(3)" {  } { { "../Exp-codes/LUTExp.sv" "" { Text "F:/LLAB44/lab4/Exp-codes/LUTExp.sv" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655552496246 "|exponential|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[9\] LUTExp.sv(3) " "Inferred latch for \"datat\[9\]\" at LUTExp.sv(3)" {  } { { "../Exp-codes/LUTExp.sv" "" { Text "F:/LLAB44/lab4/Exp-codes/LUTExp.sv" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655552496246 "|exponential|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[10\] LUTExp.sv(3) " "Inferred latch for \"datat\[10\]\" at LUTExp.sv(3)" {  } { { "../Exp-codes/LUTExp.sv" "" { Text "F:/LLAB44/lab4/Exp-codes/LUTExp.sv" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655552496246 "|exponential|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[11\] LUTExp.sv(3) " "Inferred latch for \"datat\[11\]\" at LUTExp.sv(3)" {  } { { "../Exp-codes/LUTExp.sv" "" { Text "F:/LLAB44/lab4/Exp-codes/LUTExp.sv" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655552496246 "|exponential|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[12\] LUTExp.sv(3) " "Inferred latch for \"datat\[12\]\" at LUTExp.sv(3)" {  } { { "../Exp-codes/LUTExp.sv" "" { Text "F:/LLAB44/lab4/Exp-codes/LUTExp.sv" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655552496246 "|exponential|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[13\] LUTExp.sv(3) " "Inferred latch for \"datat\[13\]\" at LUTExp.sv(3)" {  } { { "../Exp-codes/LUTExp.sv" "" { Text "F:/LLAB44/lab4/Exp-codes/LUTExp.sv" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655552496246 "|exponential|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[14\] LUTExp.sv(3) " "Inferred latch for \"datat\[14\]\" at LUTExp.sv(3)" {  } { { "../Exp-codes/LUTExp.sv" "" { Text "F:/LLAB44/lab4/Exp-codes/LUTExp.sv" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655552496247 "|exponential|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[15\] LUTExp.sv(3) " "Inferred latch for \"datat\[15\]\" at LUTExp.sv(3)" {  } { { "../Exp-codes/LUTExp.sv" "" { Text "F:/LLAB44/lab4/Exp-codes/LUTExp.sv" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655552496247 "|exponential|datapath:dP|LUT:lut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 datapath:dP\|mux2to1:mux " "Elaborating entity \"mux2to1\" for hierarchy \"datapath:dP\|mux2to1:mux\"" {  } { { "../Exp-codes/Datapath.sv" "mux" { Text "F:/LLAB44/lab4/Exp-codes/Datapath.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655552496369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier datapath:dP\|multiplier:mult " "Elaborating entity \"multiplier\" for hierarchy \"datapath:dP\|multiplier:mult\"" {  } { { "../Exp-codes/Datapath.sv" "mult" { Text "F:/LLAB44/lab4/Exp-codes/Datapath.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655552496453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder datapath:dP\|adder:add " "Elaborating entity \"adder\" for hierarchy \"datapath:dP\|adder:add\"" {  } { { "../Exp-codes/Datapath.sv" "add" { Text "F:/LLAB44/lab4/Exp-codes/Datapath.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655552496518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register18 datapath:dP\|register18:rres " "Elaborating entity \"register18\" for hierarchy \"datapath:dP\|register18:rres\"" {  } { { "../Exp-codes/Datapath.sv" "rres" { Text "F:/LLAB44/lab4/Exp-codes/Datapath.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655552496589 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "datapath:dP\|multiplier:mult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"datapath:dP\|multiplier:mult\|Mult0\"" {  } { { "../Exp-codes/multiplier.sv" "Mult0" { Text "F:/LLAB44/lab4/Exp-codes/multiplier.sv" 4 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655552500425 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1655552500425 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:dP\|multiplier:mult\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"datapath:dP\|multiplier:mult\|lpm_mult:Mult0\"" {  } { { "../Exp-codes/multiplier.sv" "" { Text "F:/LLAB44/lab4/Exp-codes/multiplier.sv" 4 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655552502241 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:dP\|multiplier:mult\|lpm_mult:Mult0 " "Instantiated megafunction \"datapath:dP\|multiplier:mult\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655552502242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655552502242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655552502242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655552502242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655552502242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655552502242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655552502242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655552502242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655552502242 ""}  } { { "../Exp-codes/multiplier.sv" "" { Text "F:/LLAB44/lab4/Exp-codes/multiplier.sv" 4 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655552502242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "F:/LLAB44/lab4/lab4/db/mult_7dt.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655552502446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655552502446 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:dP\|LUT:lut\|datat\[12\] datapath:dP\|LUT:lut\|datat\[0\] " "Duplicate LATCH primitive \"datapath:dP\|LUT:lut\|datat\[12\]\" merged with LATCH primitive \"datapath:dP\|LUT:lut\|datat\[0\]\"" {  } { { "../Exp-codes/LUTExp.sv" "" { Text "F:/LLAB44/lab4/Exp-codes/LUTExp.sv" 3 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655552504856 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:dP\|LUT:lut\|datat\[8\] datapath:dP\|LUT:lut\|datat\[0\] " "Duplicate LATCH primitive \"datapath:dP\|LUT:lut\|datat\[8\]\" merged with LATCH primitive \"datapath:dP\|LUT:lut\|datat\[0\]\"" {  } { { "../Exp-codes/LUTExp.sv" "" { Text "F:/LLAB44/lab4/Exp-codes/LUTExp.sv" 3 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655552504856 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:dP\|LUT:lut\|datat\[6\] datapath:dP\|LUT:lut\|datat\[2\] " "Duplicate LATCH primitive \"datapath:dP\|LUT:lut\|datat\[6\]\" merged with LATCH primitive \"datapath:dP\|LUT:lut\|datat\[2\]\"" {  } { { "../Exp-codes/LUTExp.sv" "" { Text "F:/LLAB44/lab4/Exp-codes/LUTExp.sv" 3 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655552504856 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:dP\|LUT:lut\|datat\[11\] datapath:dP\|LUT:lut\|datat\[3\] " "Duplicate LATCH primitive \"datapath:dP\|LUT:lut\|datat\[11\]\" merged with LATCH primitive \"datapath:dP\|LUT:lut\|datat\[3\]\"" {  } { { "../Exp-codes/LUTExp.sv" "" { Text "F:/LLAB44/lab4/Exp-codes/LUTExp.sv" 3 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655552504856 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:dP\|LUT:lut\|datat\[9\] datapath:dP\|LUT:lut\|datat\[5\] " "Duplicate LATCH primitive \"datapath:dP\|LUT:lut\|datat\[9\]\" merged with LATCH primitive \"datapath:dP\|LUT:lut\|datat\[5\]\"" {  } { { "../Exp-codes/LUTExp.sv" "" { Text "F:/LLAB44/lab4/Exp-codes/LUTExp.sv" 3 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655552504856 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1655552504856 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1655552505282 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1655552506638 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1655552509822 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655552509822 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "143 " "Implemented 143 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1655552511876 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1655552511876 ""} { "Info" "ICUT_CUT_TM_LCELLS" "103 " "Implemented 103 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1655552511876 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1655552511876 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1655552511876 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4751 " "Peak virtual memory: 4751 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655552512140 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 18 16:11:52 2022 " "Processing ended: Sat Jun 18 16:11:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655552512140 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655552512140 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655552512140 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1655552512140 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1655552519812 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655552519815 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 18 16:11:56 2022 " "Processing started: Sat Jun 18 16:11:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655552519815 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1655552519815 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off exp -c exp " "Command: quartus_fit --read_settings_files=off --write_settings_files=off exp -c exp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1655552519815 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1655552520843 ""}
{ "Info" "0" "" "Project  = exp" {  } {  } 0 0 "Project  = exp" 0 0 "Fitter" 0 0 1655552520871 ""}
{ "Info" "0" "" "Revision = exp" {  } {  } 0 0 "Revision = exp" 0 0 "Fitter" 0 0 1655552520883 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1655552521155 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1655552521159 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "exp EP4CE6E22C6 " "Automatically selected device EP4CE6E22C6 for design exp" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1655552521486 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1655552521680 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1655552521680 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1655552522766 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1655552522942 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "clk PIN_L1 " "Can't place node \"clk\" -- illegal location assignment PIN_L1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "../Exp-codes/exponential.sv" "" { Text "F:/LLAB44/lab4/Exp-codes/exponential.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "F:/LLAB44/lab4/lab4/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1655552524224 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "rst PIN_L2 " "Can't place node \"rst\" -- illegal location assignment PIN_L2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { rst } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst" } } } } { "../Exp-codes/exponential.sv" "" { Text "F:/LLAB44/lab4/Exp-codes/exponential.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "F:/LLAB44/lab4/lab4/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1655552524224 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "start PIN_M1 " "Can't place node \"start\" -- illegal location assignment PIN_M1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { start } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "start" } } } } { "../Exp-codes/exponential.sv" "" { Text "F:/LLAB44/lab4/Exp-codes/exponential.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "F:/LLAB44/lab4/lab4/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1655552524225 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655552524228 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1655552524449 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1655552524469 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 4 s 3 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 4 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4923 " "Peak virtual memory: 4923 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655552526151 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jun 18 16:12:06 2022 " "Processing ended: Sat Jun 18 16:12:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655552526151 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655552526151 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655552526151 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1655552526151 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 6 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 6 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1655552527461 ""}
