Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Mar 30 13:26:31 2021
| Host         : QuitStealingMyPaper running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file digitalFilterDemo_timing_summary_routed.rpt -pb digitalFilterDemo_timing_summary_routed.pb -rpx digitalFilterDemo_timing_summary_routed.rpx -warn_on_violation
| Design       : digitalFilterDemo
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 528 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: left_filter_lpf1000/q_reg_reg[0]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: left_filter_lpf1000/q_reg_reg[1]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: left_filter_lpf1000/q_reg_reg[2]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: left_filter_lpf1000/state_reg_reg/Q (HIGH)

 There are 61 register/latch pins with no clock driven by root clock pin: right_filter_lpf300/q_reg_reg[0]/Q (HIGH)

 There are 61 register/latch pins with no clock driven by root clock pin: right_filter_lpf300/q_reg_reg[1]/Q (HIGH)

 There are 61 register/latch pins with no clock driven by root clock pin: right_filter_lpf300/q_reg_reg[2]/Q (HIGH)

 There are 61 register/latch pins with no clock driven by root clock pin: right_filter_lpf300/state_reg_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1466 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.534        0.000                      0                  207        0.174        0.000                      0                  207        3.000        0.000                       0                   123  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                             Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                             ------------       ----------      --------------
Audio_Codec/audiocodec_master_clock/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_1                              {0.000 40.687}     81.375          12.289          
  clk_out2_clk_wiz_1                              {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_1                              {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Audio_Codec/audiocodec_master_clock/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1                                                                                                                                                                               79.220        0.000                       0                     2  
  clk_out2_clk_wiz_1                                   14.534        0.000                      0                  207        0.174        0.000                      0                  207        9.500        0.000                       0                   117  
  clkfbout_clk_wiz_1                                                                                                                                                                                7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Audio_Codec/audiocodec_master_clock/inst/clk_in1
  To Clock:  Audio_Codec/audiocodec_master_clock/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Audio_Codec/audiocodec_master_clock/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Audio_Codec/audiocodec_master_clock/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       79.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 40.688 }
Period(ns):         81.375
Sources:            { Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         81.375      79.220     BUFGCTRL_X0Y0    Audio_Codec/audiocodec_master_clock/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         81.375      80.126     MMCME2_ADV_X1Y0  Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       81.375      131.985    MMCME2_ADV_X1Y0  Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_1
  To Clock:  clk_out2_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       14.534ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.534ns  (required time - arrival time)
  Source:                 Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.144ns  (logic 1.293ns (25.136%)  route 3.851ns (74.864%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.702ns = ( 21.702 - 20.000 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         2.106     2.106    Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.824     1.824    Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X163Y116       FDSE                                         r  Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y116       FDSE (Prop_fdse_C_Q)         0.419     2.243 f  Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]/Q
                         net (fo=5, routed)           0.893     3.136    Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]
    SLICE_X163Y117       LUT6 (Prop_lut6_I1_O)        0.299     3.435 f  Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4/O
                         net (fo=2, routed)           0.557     3.993    Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4_n_0
    SLICE_X163Y116       LUT2 (Prop_lut2_I0_O)        0.119     4.112 f  Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2/O
                         net (fo=12, routed)          1.044     5.156    Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2_n_0
    SLICE_X161Y118       LUT5 (Prop_lut5_I4_O)        0.332     5.488 r  Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_7/O
                         net (fo=1, routed)           0.833     6.320    Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_7_n_0
    SLICE_X162Y119       LUT6 (Prop_lut6_I4_O)        0.124     6.444 r  Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.524     6.968    Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1_n_0
    SLICE_X161Y119       FDRE                                         r  Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.972    21.972    Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637    17.335 r  Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574    19.909    Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.000 r  Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.702    21.702    Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X161Y119       FDRE                                         r  Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[0]/C
                         clock pessimism              0.089    21.791    
                         clock uncertainty           -0.084    21.708    
    SLICE_X161Y119       FDRE (Setup_fdre_C_CE)      -0.205    21.503    Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[0]
  -------------------------------------------------------------------
                         required time                         21.503    
                         arrival time                          -6.968    
  -------------------------------------------------------------------
                         slack                                 14.534    

Slack (MET) :             14.534ns  (required time - arrival time)
  Source:                 Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.144ns  (logic 1.293ns (25.136%)  route 3.851ns (74.864%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.702ns = ( 21.702 - 20.000 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         2.106     2.106    Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.824     1.824    Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X163Y116       FDSE                                         r  Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y116       FDSE (Prop_fdse_C_Q)         0.419     2.243 f  Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]/Q
                         net (fo=5, routed)           0.893     3.136    Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]
    SLICE_X163Y117       LUT6 (Prop_lut6_I1_O)        0.299     3.435 f  Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4/O
                         net (fo=2, routed)           0.557     3.993    Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4_n_0
    SLICE_X163Y116       LUT2 (Prop_lut2_I0_O)        0.119     4.112 f  Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2/O
                         net (fo=12, routed)          1.044     5.156    Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2_n_0
    SLICE_X161Y118       LUT5 (Prop_lut5_I4_O)        0.332     5.488 r  Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_7/O
                         net (fo=1, routed)           0.833     6.320    Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_7_n_0
    SLICE_X162Y119       LUT6 (Prop_lut6_I4_O)        0.124     6.444 r  Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.524     6.968    Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1_n_0
    SLICE_X161Y119       FDRE                                         r  Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.972    21.972    Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637    17.335 r  Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574    19.909    Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.000 r  Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.702    21.702    Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X161Y119       FDRE                                         r  Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[2]/C
                         clock pessimism              0.089    21.791    
                         clock uncertainty           -0.084    21.708    
    SLICE_X161Y119       FDRE (Setup_fdre_C_CE)      -0.205    21.503    Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[2]
  -------------------------------------------------------------------
                         required time                         21.503    
                         arrival time                          -6.968    
  -------------------------------------------------------------------
                         slack                                 14.534    

Slack (MET) :             14.628ns  (required time - arrival time)
  Source:                 Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.050ns  (logic 1.293ns (25.603%)  route 3.757ns (74.397%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.702ns = ( 21.702 - 20.000 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         2.106     2.106    Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.824     1.824    Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X163Y116       FDSE                                         r  Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y116       FDSE (Prop_fdse_C_Q)         0.419     2.243 f  Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]/Q
                         net (fo=5, routed)           0.893     3.136    Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]
    SLICE_X163Y117       LUT6 (Prop_lut6_I1_O)        0.299     3.435 f  Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4/O
                         net (fo=2, routed)           0.557     3.993    Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4_n_0
    SLICE_X163Y116       LUT2 (Prop_lut2_I0_O)        0.119     4.112 f  Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2/O
                         net (fo=12, routed)          1.044     5.156    Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2_n_0
    SLICE_X161Y118       LUT5 (Prop_lut5_I4_O)        0.332     5.488 r  Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_7/O
                         net (fo=1, routed)           0.833     6.320    Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_7_n_0
    SLICE_X162Y119       LUT6 (Prop_lut6_I4_O)        0.124     6.444 r  Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.430     6.874    Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1_n_0
    SLICE_X163Y119       FDRE                                         r  Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.972    21.972    Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637    17.335 r  Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574    19.909    Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.000 r  Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.702    21.702    Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X163Y119       FDRE                                         r  Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]/C
                         clock pessimism              0.089    21.791    
                         clock uncertainty           -0.084    21.708    
    SLICE_X163Y119       FDRE (Setup_fdre_C_CE)      -0.205    21.503    Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]
  -------------------------------------------------------------------
                         required time                         21.503    
                         arrival time                          -6.874    
  -------------------------------------------------------------------
                         slack                                 14.628    

Slack (MET) :             14.703ns  (required time - arrival time)
  Source:                 Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.011ns  (logic 1.293ns (25.802%)  route 3.718ns (74.198%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.702ns = ( 21.702 - 20.000 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         2.106     2.106    Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.824     1.824    Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X163Y116       FDSE                                         r  Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y116       FDSE (Prop_fdse_C_Q)         0.419     2.243 f  Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]/Q
                         net (fo=5, routed)           0.893     3.136    Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]
    SLICE_X163Y117       LUT6 (Prop_lut6_I1_O)        0.299     3.435 f  Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4/O
                         net (fo=2, routed)           0.557     3.993    Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4_n_0
    SLICE_X163Y116       LUT2 (Prop_lut2_I0_O)        0.119     4.112 f  Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2/O
                         net (fo=12, routed)          1.044     5.156    Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2_n_0
    SLICE_X161Y118       LUT5 (Prop_lut5_I4_O)        0.332     5.488 r  Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_7/O
                         net (fo=1, routed)           0.833     6.320    Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_7_n_0
    SLICE_X162Y119       LUT6 (Prop_lut6_I4_O)        0.124     6.444 r  Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.391     6.836    Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1_n_0
    SLICE_X162Y119       FDRE                                         r  Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.972    21.972    Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637    17.335 r  Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574    19.909    Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.000 r  Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.702    21.702    Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y119       FDRE                                         r  Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[1]/C
                         clock pessimism              0.089    21.791    
                         clock uncertainty           -0.084    21.708    
    SLICE_X162Y119       FDRE (Setup_fdre_C_CE)      -0.169    21.539    Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                         21.539    
                         arrival time                          -6.836    
  -------------------------------------------------------------------
                         slack                                 14.703    

Slack (MET) :             14.768ns  (required time - arrival time)
  Source:                 Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Audio_Codec/initialize_audio/twi_controller/ERR_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.071ns  (logic 1.529ns (30.150%)  route 3.542ns (69.849%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.705ns = ( 21.705 - 20.000 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         2.106     2.106    Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.824     1.824    Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X163Y116       FDSE                                         r  Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y116       FDSE (Prop_fdse_C_Q)         0.419     2.243 f  Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]/Q
                         net (fo=5, routed)           0.893     3.136    Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]
    SLICE_X163Y117       LUT6 (Prop_lut6_I1_O)        0.299     3.435 f  Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4/O
                         net (fo=2, routed)           0.557     3.993    Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4_n_0
    SLICE_X163Y116       LUT2 (Prop_lut2_I0_O)        0.119     4.112 f  Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2/O
                         net (fo=12, routed)          0.904     5.016    Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2_n_0
    SLICE_X161Y116       LUT5 (Prop_lut5_I2_O)        0.360     5.376 f  Audio_Codec/initialize_audio/twi_controller/DONE_O_i_4/O
                         net (fo=2, routed)           0.809     6.185    Audio_Codec/initialize_audio/twi_controller/DONE_O_i_4_n_0
    SLICE_X161Y117       LUT5 (Prop_lut5_I3_O)        0.332     6.517 r  Audio_Codec/initialize_audio/twi_controller/ERR_O_i_1/O
                         net (fo=1, routed)           0.379     6.896    Audio_Codec/initialize_audio/twi_controller/ERR_O_i_1_n_0
    SLICE_X161Y117       FDRE                                         r  Audio_Codec/initialize_audio/twi_controller/ERR_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.972    21.972    Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637    17.335 r  Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574    19.909    Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.000 r  Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.705    21.705    Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X161Y117       FDRE                                         r  Audio_Codec/initialize_audio/twi_controller/ERR_O_reg/C
                         clock pessimism              0.089    21.794    
                         clock uncertainty           -0.084    21.711    
    SLICE_X161Y117       FDRE (Setup_fdre_C_D)       -0.047    21.664    Audio_Codec/initialize_audio/twi_controller/ERR_O_reg
  -------------------------------------------------------------------
                         required time                         21.664    
                         arrival time                          -6.896    
  -------------------------------------------------------------------
                         slack                                 14.768    

Slack (MET) :             15.222ns  (required time - arrival time)
  Source:                 Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Audio_Codec/initialize_audio/twi_controller/DONE_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.693ns  (logic 1.529ns (32.579%)  route 3.164ns (67.421%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.705ns = ( 21.705 - 20.000 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         2.106     2.106    Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.824     1.824    Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X163Y116       FDSE                                         r  Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y116       FDSE (Prop_fdse_C_Q)         0.419     2.243 f  Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]/Q
                         net (fo=5, routed)           0.893     3.136    Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]
    SLICE_X163Y117       LUT6 (Prop_lut6_I1_O)        0.299     3.435 f  Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4/O
                         net (fo=2, routed)           0.557     3.993    Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4_n_0
    SLICE_X163Y116       LUT2 (Prop_lut2_I0_O)        0.119     4.112 f  Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2/O
                         net (fo=12, routed)          0.904     5.016    Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2_n_0
    SLICE_X161Y116       LUT5 (Prop_lut5_I2_O)        0.360     5.376 f  Audio_Codec/initialize_audio/twi_controller/DONE_O_i_4/O
                         net (fo=2, routed)           0.810     6.186    Audio_Codec/initialize_audio/twi_controller/DONE_O_i_4_n_0
    SLICE_X161Y117       LUT6 (Prop_lut6_I4_O)        0.332     6.518 r  Audio_Codec/initialize_audio/twi_controller/DONE_O_i_1/O
                         net (fo=1, routed)           0.000     6.518    Audio_Codec/initialize_audio/twi_controller/DONE_O_i_1_n_0
    SLICE_X161Y117       FDRE                                         r  Audio_Codec/initialize_audio/twi_controller/DONE_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.972    21.972    Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637    17.335 r  Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574    19.909    Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.000 r  Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.705    21.705    Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X161Y117       FDRE                                         r  Audio_Codec/initialize_audio/twi_controller/DONE_O_reg/C
                         clock pessimism              0.089    21.794    
                         clock uncertainty           -0.084    21.711    
    SLICE_X161Y117       FDRE (Setup_fdre_C_D)        0.029    21.740    Audio_Codec/initialize_audio/twi_controller/DONE_O_reg
  -------------------------------------------------------------------
                         required time                         21.740    
                         arrival time                          -6.518    
  -------------------------------------------------------------------
                         slack                                 15.222    

Slack (MET) :             15.248ns  (required time - arrival time)
  Source:                 Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Audio_Codec/initialize_audio/twi_controller/dataByte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.668ns  (logic 1.293ns (27.700%)  route 3.375ns (72.300%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.702ns = ( 21.702 - 20.000 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         2.106     2.106    Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.824     1.824    Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X163Y116       FDSE                                         r  Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y116       FDSE (Prop_fdse_C_Q)         0.419     2.243 f  Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]/Q
                         net (fo=5, routed)           0.893     3.136    Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]
    SLICE_X163Y117       LUT6 (Prop_lut6_I1_O)        0.299     3.435 f  Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4/O
                         net (fo=2, routed)           0.557     3.993    Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4_n_0
    SLICE_X163Y116       LUT2 (Prop_lut2_I0_O)        0.119     4.112 f  Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2/O
                         net (fo=12, routed)          0.904     5.016    Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2_n_0
    SLICE_X161Y116       LUT5 (Prop_lut5_I4_O)        0.332     5.348 r  Audio_Codec/initialize_audio/twi_controller/dataByte[6]_i_2/O
                         net (fo=9, routed)           1.021     6.368    Audio_Codec/initialize_audio/twi_controller/dataByte[6]_i_2_n_0
    SLICE_X160Y119       LUT4 (Prop_lut4_I0_O)        0.124     6.492 r  Audio_Codec/initialize_audio/twi_controller/dataByte[1]_i_1/O
                         net (fo=1, routed)           0.000     6.492    Audio_Codec/initialize_audio/twi_controller/p_1_in[1]
    SLICE_X160Y119       FDRE                                         r  Audio_Codec/initialize_audio/twi_controller/dataByte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.972    21.972    Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637    17.335 r  Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574    19.909    Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.000 r  Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.702    21.702    Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X160Y119       FDRE                                         r  Audio_Codec/initialize_audio/twi_controller/dataByte_reg[1]/C
                         clock pessimism              0.089    21.791    
                         clock uncertainty           -0.084    21.708    
    SLICE_X160Y119       FDRE (Setup_fdre_C_D)        0.032    21.740    Audio_Codec/initialize_audio/twi_controller/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                         21.740    
                         arrival time                          -6.492    
  -------------------------------------------------------------------
                         slack                                 15.248    

Slack (MET) :             15.248ns  (required time - arrival time)
  Source:                 Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Audio_Codec/initialize_audio/twi_controller/dataByte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.667ns  (logic 1.293ns (27.708%)  route 3.374ns (72.292%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.702ns = ( 21.702 - 20.000 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         2.106     2.106    Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.824     1.824    Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X163Y116       FDSE                                         r  Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y116       FDSE (Prop_fdse_C_Q)         0.419     2.243 f  Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]/Q
                         net (fo=5, routed)           0.893     3.136    Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]
    SLICE_X163Y117       LUT6 (Prop_lut6_I1_O)        0.299     3.435 f  Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4/O
                         net (fo=2, routed)           0.557     3.993    Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4_n_0
    SLICE_X163Y116       LUT2 (Prop_lut2_I0_O)        0.119     4.112 f  Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2/O
                         net (fo=12, routed)          0.904     5.016    Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2_n_0
    SLICE_X161Y116       LUT5 (Prop_lut5_I4_O)        0.332     5.348 r  Audio_Codec/initialize_audio/twi_controller/dataByte[6]_i_2/O
                         net (fo=9, routed)           1.019     6.367    Audio_Codec/initialize_audio/twi_controller/dataByte[6]_i_2_n_0
    SLICE_X160Y119       LUT4 (Prop_lut4_I0_O)        0.124     6.491 r  Audio_Codec/initialize_audio/twi_controller/dataByte[6]_i_1/O
                         net (fo=1, routed)           0.000     6.491    Audio_Codec/initialize_audio/twi_controller/p_1_in[6]
    SLICE_X160Y119       FDRE                                         r  Audio_Codec/initialize_audio/twi_controller/dataByte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.972    21.972    Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637    17.335 r  Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574    19.909    Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.000 r  Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.702    21.702    Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X160Y119       FDRE                                         r  Audio_Codec/initialize_audio/twi_controller/dataByte_reg[6]/C
                         clock pessimism              0.089    21.791    
                         clock uncertainty           -0.084    21.708    
    SLICE_X160Y119       FDRE (Setup_fdre_C_D)        0.031    21.739    Audio_Codec/initialize_audio/twi_controller/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                         21.739    
                         arrival time                          -6.491    
  -------------------------------------------------------------------
                         slack                                 15.248    

Slack (MET) :             15.262ns  (required time - arrival time)
  Source:                 Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Audio_Codec/initialize_audio/twi_controller/dataByte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.417ns  (logic 1.293ns (29.275%)  route 3.124ns (70.725%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.702ns = ( 21.702 - 20.000 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         2.106     2.106    Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.824     1.824    Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X163Y116       FDSE                                         r  Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y116       FDSE (Prop_fdse_C_Q)         0.419     2.243 f  Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]/Q
                         net (fo=5, routed)           0.893     3.136    Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]
    SLICE_X163Y117       LUT6 (Prop_lut6_I1_O)        0.299     3.435 f  Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4/O
                         net (fo=2, routed)           0.557     3.993    Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4_n_0
    SLICE_X163Y116       LUT2 (Prop_lut2_I0_O)        0.119     4.112 f  Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2/O
                         net (fo=12, routed)          0.737     4.848    Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2_n_0
    SLICE_X160Y117       LUT6 (Prop_lut6_I5_O)        0.332     5.180 r  Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_3/O
                         net (fo=4, routed)           0.446     5.626    Audio_Codec/initialize_audio/twi_controller/dataByte0
    SLICE_X160Y117       LUT5 (Prop_lut5_I0_O)        0.124     5.750 r  Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.491     6.241    Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_1_n_0
    SLICE_X160Y119       FDRE                                         r  Audio_Codec/initialize_audio/twi_controller/dataByte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.972    21.972    Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637    17.335 r  Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574    19.909    Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.000 r  Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.702    21.702    Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X160Y119       FDRE                                         r  Audio_Codec/initialize_audio/twi_controller/dataByte_reg[1]/C
                         clock pessimism              0.089    21.791    
                         clock uncertainty           -0.084    21.708    
    SLICE_X160Y119       FDRE (Setup_fdre_C_CE)      -0.205    21.503    Audio_Codec/initialize_audio/twi_controller/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                         21.503    
                         arrival time                          -6.241    
  -------------------------------------------------------------------
                         slack                                 15.262    

Slack (MET) :             15.262ns  (required time - arrival time)
  Source:                 Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Audio_Codec/initialize_audio/twi_controller/dataByte_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.417ns  (logic 1.293ns (29.275%)  route 3.124ns (70.725%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.702ns = ( 21.702 - 20.000 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         2.106     2.106    Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.824     1.824    Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X163Y116       FDSE                                         r  Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y116       FDSE (Prop_fdse_C_Q)         0.419     2.243 f  Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]/Q
                         net (fo=5, routed)           0.893     3.136    Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]
    SLICE_X163Y117       LUT6 (Prop_lut6_I1_O)        0.299     3.435 f  Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4/O
                         net (fo=2, routed)           0.557     3.993    Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4_n_0
    SLICE_X163Y116       LUT2 (Prop_lut2_I0_O)        0.119     4.112 f  Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2/O
                         net (fo=12, routed)          0.737     4.848    Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2_n_0
    SLICE_X160Y117       LUT6 (Prop_lut6_I5_O)        0.332     5.180 r  Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_3/O
                         net (fo=4, routed)           0.446     5.626    Audio_Codec/initialize_audio/twi_controller/dataByte0
    SLICE_X160Y117       LUT5 (Prop_lut5_I0_O)        0.124     5.750 r  Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.491     6.241    Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_1_n_0
    SLICE_X160Y119       FDRE                                         r  Audio_Codec/initialize_audio/twi_controller/dataByte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.972    21.972    Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637    17.335 r  Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574    19.909    Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.000 r  Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.702    21.702    Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X160Y119       FDRE                                         r  Audio_Codec/initialize_audio/twi_controller/dataByte_reg[4]/C
                         clock pessimism              0.089    21.791    
                         clock uncertainty           -0.084    21.708    
    SLICE_X160Y119       FDRE (Setup_fdre_C_CE)      -0.205    21.503    Audio_Codec/initialize_audio/twi_controller/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                         21.503    
                         arrival time                          -6.241    
  -------------------------------------------------------------------
                         slack                                 15.262    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.745     0.745    Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.638     0.638    Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X163Y121       FDSE                                         r  Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y121       FDSE (Prop_fdse_C_Q)         0.141     0.779 r  Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[0]/Q
                         net (fo=7, routed)           0.121     0.900    Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[0]
    SLICE_X162Y121       LUT2 (Prop_lut2_I1_O)        0.045     0.945 r  Audio_Codec/initialize_audio/twi_controller/busFreeCnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.945    Audio_Codec/initialize_audio/twi_controller/busFreeCnt0[1]
    SLICE_X162Y121       FDRE                                         r  Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.022     1.022    Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.909     0.909    Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y121       FDRE                                         r  Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[1]/C
                         clock pessimism             -0.258     0.651    
    SLICE_X162Y121       FDRE (Hold_fdre_C_D)         0.120     0.771    Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.771    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Audio_Codec/initialize_audio/initWord_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Audio_Codec/initialize_audio/data_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.209ns (64.623%)  route 0.114ns (35.377%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.745     0.745    Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.638     0.638    Audio_Codec/initialize_audio/CLK
    SLICE_X158Y120       FDRE                                         r  Audio_Codec/initialize_audio/initWord_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y120       FDRE (Prop_fdre_C_Q)         0.164     0.802 r  Audio_Codec/initialize_audio/initWord_reg[15]/Q
                         net (fo=1, routed)           0.114     0.916    Audio_Codec/initialize_audio/data2[7]
    SLICE_X158Y118       LUT6 (Prop_lut6_I0_O)        0.045     0.961 r  Audio_Codec/initialize_audio/data_i[7]_i_1/O
                         net (fo=1, routed)           0.000     0.961    Audio_Codec/initialize_audio/data_i[7]_i_1_n_0
    SLICE_X158Y118       FDRE                                         r  Audio_Codec/initialize_audio/data_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.022     1.022    Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.911     0.911    Audio_Codec/initialize_audio/CLK
    SLICE_X158Y118       FDRE                                         r  Audio_Codec/initialize_audio/data_i_reg[7]/C
                         clock pessimism             -0.257     0.654    
    SLICE_X158Y118       FDRE (Hold_fdre_C_D)         0.121     0.775    Audio_Codec/initialize_audio/data_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.775    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 Audio_Codec/initialize_audio/initWord_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Audio_Codec/initialize_audio/data_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.536%)  route 0.126ns (40.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.745     0.745    Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.638     0.638    Audio_Codec/initialize_audio/CLK
    SLICE_X157Y120       FDRE                                         r  Audio_Codec/initialize_audio/initWord_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y120       FDRE (Prop_fdre_C_Q)         0.141     0.779 r  Audio_Codec/initialize_audio/initWord_reg[14]/Q
                         net (fo=1, routed)           0.126     0.905    Audio_Codec/initialize_audio/data2[6]
    SLICE_X159Y119       LUT6 (Prop_lut6_I5_O)        0.045     0.950 r  Audio_Codec/initialize_audio/data_i[6]_i_1/O
                         net (fo=1, routed)           0.000     0.950    Audio_Codec/initialize_audio/data_i[6]_i_1_n_0
    SLICE_X159Y119       FDRE                                         r  Audio_Codec/initialize_audio/data_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.022     1.022    Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.910     0.910    Audio_Codec/initialize_audio/CLK
    SLICE_X159Y119       FDRE                                         r  Audio_Codec/initialize_audio/data_i_reg[6]/C
                         clock pessimism             -0.257     0.653    
    SLICE_X159Y119       FDRE (Hold_fdre_C_D)         0.092     0.745    Audio_Codec/initialize_audio/data_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.745    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.212ns (64.790%)  route 0.115ns (35.210%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.745     0.745    Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.638     0.638    Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y121       FDRE                                         r  Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y121       FDRE (Prop_fdre_C_Q)         0.164     0.802 r  Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[1]/Q
                         net (fo=6, routed)           0.115     0.917    Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[1]
    SLICE_X163Y121       LUT3 (Prop_lut3_I2_O)        0.048     0.965 r  Audio_Codec/initialize_audio/twi_controller/busFreeCnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.965    Audio_Codec/initialize_audio/twi_controller/busFreeCnt0[2]
    SLICE_X163Y121       FDSE                                         r  Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.022     1.022    Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.909     0.909    Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X163Y121       FDSE                                         r  Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[2]/C
                         clock pessimism             -0.258     0.651    
    SLICE_X163Y121       FDSE (Hold_fdse_C_D)         0.107     0.758    Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.758    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 Audio_Codec/initialize_audio/data_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Audio_Codec/initialize_audio/twi_controller/dataByte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.822%)  route 0.153ns (45.178%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.745     0.745    Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.639     0.639    Audio_Codec/initialize_audio/CLK
    SLICE_X159Y119       FDRE                                         r  Audio_Codec/initialize_audio/data_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y119       FDRE (Prop_fdre_C_Q)         0.141     0.780 r  Audio_Codec/initialize_audio/data_i_reg[1]/Q
                         net (fo=1, routed)           0.153     0.933    Audio_Codec/initialize_audio/twi_controller/Q[1]
    SLICE_X160Y119       LUT4 (Prop_lut4_I3_O)        0.045     0.978 r  Audio_Codec/initialize_audio/twi_controller/dataByte[1]_i_1/O
                         net (fo=1, routed)           0.000     0.978    Audio_Codec/initialize_audio/twi_controller/p_1_in[1]
    SLICE_X160Y119       FDRE                                         r  Audio_Codec/initialize_audio/twi_controller/dataByte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.022     1.022    Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.911     0.911    Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X160Y119       FDRE                                         r  Audio_Codec/initialize_audio/twi_controller/dataByte_reg[1]/C
                         clock pessimism             -0.234     0.677    
    SLICE_X160Y119       FDRE (Hold_fdre_C_D)         0.092     0.769    Audio_Codec/initialize_audio/twi_controller/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.769    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.268%)  route 0.157ns (45.732%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.745     0.745    Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.640     0.640    Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X163Y119       FDRE                                         r  Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y119       FDRE (Prop_fdre_C_Q)         0.141     0.781 f  Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]/Q
                         net (fo=26, routed)          0.157     0.937    Audio_Codec/initialize_audio/twi_controller/state[3]
    SLICE_X162Y119       LUT6 (Prop_lut6_I3_O)        0.045     0.982 r  Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.982    Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[1]_i_1_n_0
    SLICE_X162Y119       FDRE                                         r  Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.022     1.022    Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.911     0.911    Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y119       FDRE                                         r  Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[1]/C
                         clock pessimism             -0.258     0.653    
    SLICE_X162Y119       FDRE (Hold_fdre_C_D)         0.120     0.773    Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.773    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.227ns (73.472%)  route 0.082ns (26.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.745     0.745    Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.642     0.642    Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X163Y117       FDSE                                         r  Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y117       FDSE (Prop_fdse_C_Q)         0.128     0.770 r  Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[4]/Q
                         net (fo=3, routed)           0.082     0.852    Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[4]
    SLICE_X163Y117       LUT6 (Prop_lut6_I5_O)        0.099     0.951 r  Audio_Codec/initialize_audio/twi_controller/sclCnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.951    Audio_Codec/initialize_audio/twi_controller/sclCnt0[5]
    SLICE_X163Y117       FDRE                                         r  Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.022     1.022    Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.913     0.913    Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X163Y117       FDRE                                         r  Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[5]/C
                         clock pessimism             -0.271     0.642    
    SLICE_X163Y117       FDRE (Hold_fdre_C_D)         0.092     0.734    Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 Audio_Codec/initialize_audio/twi_controller/ddSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Audio_Codec/initialize_audio/twi_controller/busState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (73.093%)  route 0.084ns (26.907%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.745     0.745    Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.641     0.641    Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X163Y118       FDRE                                         r  Audio_Codec/initialize_audio/twi_controller/ddSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y118       FDRE (Prop_fdre_C_Q)         0.128     0.769 r  Audio_Codec/initialize_audio/twi_controller/ddSda_reg/Q
                         net (fo=3, routed)           0.084     0.852    Audio_Codec/initialize_audio/twi_controller/ddSda
    SLICE_X163Y118       LUT6 (Prop_lut6_I0_O)        0.099     0.951 r  Audio_Codec/initialize_audio/twi_controller/busState[1]_i_1/O
                         net (fo=1, routed)           0.000     0.951    Audio_Codec/initialize_audio/twi_controller/busState[1]_i_1_n_0
    SLICE_X163Y118       FDRE                                         r  Audio_Codec/initialize_audio/twi_controller/busState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.022     1.022    Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.912     0.912    Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X163Y118       FDRE                                         r  Audio_Codec/initialize_audio/twi_controller/busState_reg[1]/C
                         clock pessimism             -0.271     0.641    
    SLICE_X163Y118       FDRE (Hold_fdre_C_D)         0.092     0.733    Audio_Codec/initialize_audio/twi_controller/busState_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.733    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 Audio_Codec/initialize_audio/twi_controller/ddSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Audio_Codec/initialize_audio/twi_controller/busState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.227ns (72.858%)  route 0.085ns (27.142%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.745     0.745    Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.641     0.641    Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X163Y118       FDRE                                         r  Audio_Codec/initialize_audio/twi_controller/ddSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y118       FDRE (Prop_fdre_C_Q)         0.128     0.769 f  Audio_Codec/initialize_audio/twi_controller/ddSda_reg/Q
                         net (fo=3, routed)           0.085     0.853    Audio_Codec/initialize_audio/twi_controller/ddSda
    SLICE_X163Y118       LUT6 (Prop_lut6_I2_O)        0.099     0.952 r  Audio_Codec/initialize_audio/twi_controller/busState[0]_i_1/O
                         net (fo=1, routed)           0.000     0.952    Audio_Codec/initialize_audio/twi_controller/busState[0]_i_1_n_0
    SLICE_X163Y118       FDRE                                         r  Audio_Codec/initialize_audio/twi_controller/busState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.022     1.022    Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.912     0.912    Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X163Y118       FDRE                                         r  Audio_Codec/initialize_audio/twi_controller/busState_reg[0]/C
                         clock pessimism             -0.271     0.641    
    SLICE_X163Y118       FDRE (Hold_fdre_C_D)         0.091     0.732    Audio_Codec/initialize_audio/twi_controller/busState_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.732    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 Audio_Codec/initialize_audio/initA_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Audio_Codec/initialize_audio/initWord_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.452%)  route 0.169ns (47.548%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.745     0.745    Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.638     0.638    Audio_Codec/initialize_audio/CLK
    SLICE_X160Y122       FDRE                                         r  Audio_Codec/initialize_audio/initA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y122       FDRE (Prop_fdre_C_Q)         0.141     0.779 r  Audio_Codec/initialize_audio/initA_reg[5]/Q
                         net (fo=22, routed)          0.169     0.947    Audio_Codec/initialize_audio/initA_reg[5]
    SLICE_X159Y121       LUT6 (Prop_lut6_I2_O)        0.045     0.992 r  Audio_Codec/initialize_audio/initWord[18]_i_1/O
                         net (fo=1, routed)           0.000     0.992    Audio_Codec/initialize_audio/initWord[18]_i_1_n_0
    SLICE_X159Y121       FDRE                                         r  Audio_Codec/initialize_audio/initWord_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.022     1.022    Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.908     0.908    Audio_Codec/initialize_audio/CLK
    SLICE_X159Y121       FDRE                                         r  Audio_Codec/initialize_audio/initWord_reg[18]/C
                         clock pessimism             -0.234     0.674    
    SLICE_X159Y121       FDRE (Hold_fdre_C_D)         0.091     0.765    Audio_Codec/initialize_audio/initWord_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.765    
                         arrival time                           0.992    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X158Y118   Audio_Codec/initialize_audio/data_i_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X159Y119   Audio_Codec/initialize_audio/data_i_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X159Y118   Audio_Codec/initialize_audio/data_i_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X158Y118   Audio_Codec/initialize_audio/data_i_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X160Y120   Audio_Codec/initialize_audio/data_i_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X158Y118   Audio_Codec/initialize_audio/data_i_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X159Y119   Audio_Codec/initialize_audio/data_i_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X158Y118   Audio_Codec/initialize_audio/data_i_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X158Y118   Audio_Codec/initialize_audio/data_i_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X159Y119   Audio_Codec/initialize_audio/data_i_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X159Y118   Audio_Codec/initialize_audio/data_i_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X158Y118   Audio_Codec/initialize_audio/data_i_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X160Y120   Audio_Codec/initialize_audio/data_i_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X158Y118   Audio_Codec/initialize_audio/data_i_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X159Y119   Audio_Codec/initialize_audio/data_i_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X158Y118   Audio_Codec/initialize_audio/data_i_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X157Y119   Audio_Codec/initialize_audio/delayEn_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X156Y118   Audio_Codec/initialize_audio/delaycnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X158Y118   Audio_Codec/initialize_audio/data_i_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X159Y119   Audio_Codec/initialize_audio/data_i_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X159Y118   Audio_Codec/initialize_audio/data_i_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X158Y118   Audio_Codec/initialize_audio/data_i_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X160Y120   Audio_Codec/initialize_audio/data_i_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X158Y118   Audio_Codec/initialize_audio/data_i_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X159Y119   Audio_Codec/initialize_audio/data_i_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X158Y118   Audio_Codec/initialize_audio/data_i_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X157Y119   Audio_Codec/initialize_audio/delayEn_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X157Y117   Audio_Codec/initialize_audio/delaycnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    Audio_Codec/audiocodec_master_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBOUT



