Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date              : Mon Sep 29 22:42:10 2025
| Host              : super-test running 64-bit Ubuntu 20.04.6 LTS
| Command           : report_timing_summary -file ./report/activation_accelerator_timing_routed.rpt
| Design            : bd_0_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Temperature Grade : C
----------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1092)
6. checking no_output_delay (814)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1092)
---------------------------------
 There are 1092 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (814)
---------------------------------
 There are 814 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.107        0.000                      0                25779        0.053        0.000                      0                25779        4.238        0.000                       0                  9884  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              3.107        0.000                      0                25779        0.053        0.000                      0                25779        4.238        0.000                       0                  9884  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.107ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.238ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.107ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/trunc_ln212_reg_1594_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_rows_U0/yt_54_U/ram_reg_bram_0/DINBDIN[15]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.376ns  (logic 0.658ns (10.319%)  route 5.718ns (89.681%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.049ns = ( 10.049 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.041     0.041    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/ap_clk
    SLICE_X51Y129        FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/trunc_ln212_reg_1594_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y129        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     0.156 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/trunc_ln212_reg_1594_reg[0]/Q
                         net (fo=161, routed)         2.477     2.633    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/trunc_ln212_reg_1594_reg_n_12_[0]
    SLICE_X27Y19         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.221     2.854 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/ram_reg_bram_0_i_101/O
                         net (fo=1, routed)           0.013     2.867    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/mux_2_0[15]
    SLICE_X27Y19         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.095     2.962 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/ram_reg_bram_0_i_34/O
                         net (fo=1, routed)           0.894     3.856    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/mux_3_0[15]
    SLICE_X47Y38         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.227     4.083 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/ram_reg_bram_0_i_8/O
                         net (fo=32, routed)          2.334     6.417    bd_0_i/hls_inst/inst/compute_rows_U0/yt_54_U/DINBDIN[15]
    RAMB18_X0Y62         RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/yt_54_U/ram_reg_bram_0/DINBDIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.049    10.049    bd_0_i/hls_inst/inst/compute_rows_U0/yt_54_U/ap_clk
    RAMB18_X0Y62         RAMB18E2                                     r  bd_0_i/hls_inst/inst/compute_rows_U0/yt_54_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.049    
                         clock uncertainty           -0.035    10.014    
    RAMB18_X0Y62         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_DINBDIN[15])
                                                     -0.489     9.525    bd_0_i/hls_inst/inst/compute_rows_U0/yt_54_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.525    
                         arrival time                          -6.417    
  -------------------------------------------------------------------
                         slack                                  3.107    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_2_fu_1173/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_2_fu_1173/ap_enable_reg_pp0_iter21_reg_srl20___compute_rows_U0_grp_compute_rows_Pipeline_silu_loop_fu_1494_ap_enable_reg_pp0_iter21_reg_r/D
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.084ns (54.902%)  route 0.069ns (45.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.057ns
    Source Clock Delay      (SCD):    0.014ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.014     0.014    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_2_fu_1173/ap_clk
    SLICE_X41Y195        FDRE                                         r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_2_fu_1173/ap_enable_reg_pp0_iter1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y195        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     0.098 r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_2_fu_1173/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=1, routed)           0.069     0.167    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_2_fu_1173/ap_enable_reg_pp0_iter1
    SLICE_X41Y198        SRLC32E                                      r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_2_fu_1173/ap_enable_reg_pp0_iter21_reg_srl20___compute_rows_U0_grp_compute_rows_Pipeline_silu_loop_fu_1494_ap_enable_reg_pp0_iter21_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9998, unset)         0.057     0.057    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_2_fu_1173/ap_clk
    SLICE_X41Y198        SRLC32E                                      r  bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_2_fu_1173/ap_enable_reg_pp0_iter21_reg_srl20___compute_rows_U0_grp_compute_rows_Pipeline_silu_loop_fu_1494_ap_enable_reg_pp0_iter21_reg_r/CLK
                         clock pessimism              0.000     0.057    
    SLICE_X41Y198        SRLC32E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.057     0.114    bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_2_fu_1173/ap_enable_reg_pp0_iter21_reg_srl20___compute_rows_U0_grp_compute_rows_Pipeline_silu_loop_fu_1494_ap_enable_reg_pp0_iter21_reg_r
  -------------------------------------------------------------------
                         required time                         -0.114    
                         arrival time                           0.167    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.960         10.000      8.040      RAMB18_X0Y45  bd_0_i/hls_inst/inst/compute_rows_U0/tile0_V_32_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X40Y97  bd_0_i/hls_inst/inst/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X40Y97  bd_0_i/hls_inst/inst/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15/CLK



