# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../VGA_Controller.srcs/sources_1/new/pixel_coords_to_addr.v" \
"../../../../VGA_Controller.srcs/sources_1/new/tile_coords_to_addr.v" \
"../../../../VGA_Controller.srcs/sim_1/new/coords_to_addr_testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
