
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//ss_clang_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000402370 <.init>:
  402370:	stp	x29, x30, [sp, #-16]!
  402374:	mov	x29, sp
  402378:	bl	402b50 <ferror@plt+0x60>
  40237c:	ldp	x29, x30, [sp], #16
  402380:	ret

Disassembly of section .plt:

0000000000402390 <memcpy@plt-0x20>:
  402390:	stp	x16, x30, [sp, #-16]!
  402394:	adrp	x16, 434000 <ferror@plt+0x31510>
  402398:	ldr	x17, [x16, #4088]
  40239c:	add	x16, x16, #0xff8
  4023a0:	br	x17
  4023a4:	nop
  4023a8:	nop
  4023ac:	nop

00000000004023b0 <memcpy@plt>:
  4023b0:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  4023b4:	ldr	x17, [x16]
  4023b8:	add	x16, x16, #0x0
  4023bc:	br	x17

00000000004023c0 <recvmsg@plt>:
  4023c0:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  4023c4:	ldr	x17, [x16, #8]
  4023c8:	add	x16, x16, #0x8
  4023cc:	br	x17

00000000004023d0 <strtoul@plt>:
  4023d0:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  4023d4:	ldr	x17, [x16, #16]
  4023d8:	add	x16, x16, #0x10
  4023dc:	br	x17

00000000004023e0 <strlen@plt>:
  4023e0:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  4023e4:	ldr	x17, [x16, #24]
  4023e8:	add	x16, x16, #0x18
  4023ec:	br	x17

00000000004023f0 <fputs@plt>:
  4023f0:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  4023f4:	ldr	x17, [x16, #32]
  4023f8:	add	x16, x16, #0x20
  4023fc:	br	x17

0000000000402400 <exit@plt>:
  402400:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  402404:	ldr	x17, [x16, #40]
  402408:	add	x16, x16, #0x28
  40240c:	br	x17

0000000000402410 <mount@plt>:
  402410:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  402414:	ldr	x17, [x16, #48]
  402418:	add	x16, x16, #0x30
  40241c:	br	x17

0000000000402420 <perror@plt>:
  402420:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  402424:	ldr	x17, [x16, #56]
  402428:	add	x16, x16, #0x38
  40242c:	br	x17

0000000000402430 <__cmsg_nxthdr@plt>:
  402430:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  402434:	ldr	x17, [x16, #64]
  402438:	add	x16, x16, #0x40
  40243c:	br	x17

0000000000402440 <htonl@plt>:
  402440:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  402444:	ldr	x17, [x16, #72]
  402448:	add	x16, x16, #0x48
  40244c:	br	x17

0000000000402450 <strtoll@plt>:
  402450:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  402454:	ldr	x17, [x16, #80]
  402458:	add	x16, x16, #0x50
  40245c:	br	x17

0000000000402460 <strnlen@plt>:
  402460:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  402464:	ldr	x17, [x16, #88]
  402468:	add	x16, x16, #0x58
  40246c:	br	x17

0000000000402470 <strtod@plt>:
  402470:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  402474:	ldr	x17, [x16, #96]
  402478:	add	x16, x16, #0x60
  40247c:	br	x17

0000000000402480 <geteuid@plt>:
  402480:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  402484:	ldr	x17, [x16, #104]
  402488:	add	x16, x16, #0x68
  40248c:	br	x17

0000000000402490 <sethostent@plt>:
  402490:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  402494:	ldr	x17, [x16, #112]
  402498:	add	x16, x16, #0x70
  40249c:	br	x17

00000000004024a0 <bind@plt>:
  4024a0:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  4024a4:	ldr	x17, [x16, #120]
  4024a8:	add	x16, x16, #0x78
  4024ac:	br	x17

00000000004024b0 <ntohl@plt>:
  4024b0:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  4024b4:	ldr	x17, [x16, #128]
  4024b8:	add	x16, x16, #0x80
  4024bc:	br	x17

00000000004024c0 <setbuffer@plt>:
  4024c0:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  4024c4:	ldr	x17, [x16, #136]
  4024c8:	add	x16, x16, #0x88
  4024cc:	br	x17

00000000004024d0 <readlink@plt>:
  4024d0:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  4024d4:	ldr	x17, [x16, #144]
  4024d8:	add	x16, x16, #0x90
  4024dc:	br	x17

00000000004024e0 <ftell@plt>:
  4024e0:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  4024e4:	ldr	x17, [x16, #152]
  4024e8:	add	x16, x16, #0x98
  4024ec:	br	x17

00000000004024f0 <sprintf@plt>:
  4024f0:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  4024f4:	ldr	x17, [x16, #160]
  4024f8:	add	x16, x16, #0xa0
  4024fc:	br	x17

0000000000402500 <getuid@plt>:
  402500:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  402504:	ldr	x17, [x16, #168]
  402508:	add	x16, x16, #0xa8
  40250c:	br	x17

0000000000402510 <putc@plt>:
  402510:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  402514:	ldr	x17, [x16, #176]
  402518:	add	x16, x16, #0xb0
  40251c:	br	x17

0000000000402520 <opendir@plt>:
  402520:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  402524:	ldr	x17, [x16, #184]
  402528:	add	x16, x16, #0xb8
  40252c:	br	x17

0000000000402530 <strftime@plt>:
  402530:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  402534:	ldr	x17, [x16, #192]
  402538:	add	x16, x16, #0xc0
  40253c:	br	x17

0000000000402540 <getprotobyname@plt>:
  402540:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  402544:	ldr	x17, [x16, #200]
  402548:	add	x16, x16, #0xc8
  40254c:	br	x17

0000000000402550 <unshare@plt>:
  402550:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  402554:	ldr	x17, [x16, #208]
  402558:	add	x16, x16, #0xd0
  40255c:	br	x17

0000000000402560 <snprintf@plt>:
  402560:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  402564:	ldr	x17, [x16, #216]
  402568:	add	x16, x16, #0xd8
  40256c:	br	x17

0000000000402570 <umount2@plt>:
  402570:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  402574:	ldr	x17, [x16, #224]
  402578:	add	x16, x16, #0xe0
  40257c:	br	x17

0000000000402580 <fileno@plt>:
  402580:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  402584:	ldr	x17, [x16, #232]
  402588:	add	x16, x16, #0xe8
  40258c:	br	x17

0000000000402590 <localtime@plt>:
  402590:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  402594:	ldr	x17, [x16, #240]
  402598:	add	x16, x16, #0xf0
  40259c:	br	x17

00000000004025a0 <fclose@plt>:
  4025a0:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  4025a4:	ldr	x17, [x16, #248]
  4025a8:	add	x16, x16, #0xf8
  4025ac:	br	x17

00000000004025b0 <atoi@plt>:
  4025b0:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  4025b4:	ldr	x17, [x16, #256]
  4025b8:	add	x16, x16, #0x100
  4025bc:	br	x17

00000000004025c0 <time@plt>:
  4025c0:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  4025c4:	ldr	x17, [x16, #264]
  4025c8:	add	x16, x16, #0x108
  4025cc:	br	x17

00000000004025d0 <ntohs@plt>:
  4025d0:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  4025d4:	ldr	x17, [x16, #272]
  4025d8:	add	x16, x16, #0x110
  4025dc:	br	x17

00000000004025e0 <malloc@plt>:
  4025e0:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  4025e4:	ldr	x17, [x16, #280]
  4025e8:	add	x16, x16, #0x118
  4025ec:	br	x17

00000000004025f0 <setsockopt@plt>:
  4025f0:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  4025f4:	ldr	x17, [x16, #288]
  4025f8:	add	x16, x16, #0x120
  4025fc:	br	x17

0000000000402600 <popen@plt>:
  402600:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  402604:	ldr	x17, [x16, #296]
  402608:	add	x16, x16, #0x128
  40260c:	br	x17

0000000000402610 <__isoc99_fscanf@plt>:
  402610:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  402614:	ldr	x17, [x16, #304]
  402618:	add	x16, x16, #0x130
  40261c:	br	x17

0000000000402620 <strncmp@plt>:
  402620:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  402624:	ldr	x17, [x16, #312]
  402628:	add	x16, x16, #0x138
  40262c:	br	x17

0000000000402630 <__libc_start_main@plt>:
  402630:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  402634:	ldr	x17, [x16, #320]
  402638:	add	x16, x16, #0x140
  40263c:	br	x17

0000000000402640 <strcat@plt>:
  402640:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  402644:	ldr	x17, [x16, #328]
  402648:	add	x16, x16, #0x148
  40264c:	br	x17

0000000000402650 <if_indextoname@plt>:
  402650:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  402654:	ldr	x17, [x16, #336]
  402658:	add	x16, x16, #0x150
  40265c:	br	x17

0000000000402660 <memset@plt>:
  402660:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  402664:	ldr	x17, [x16, #344]
  402668:	add	x16, x16, #0x158
  40266c:	br	x17

0000000000402670 <gettimeofday@plt>:
  402670:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  402674:	ldr	x17, [x16, #352]
  402678:	add	x16, x16, #0x160
  40267c:	br	x17

0000000000402680 <sendmsg@plt>:
  402680:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  402684:	ldr	x17, [x16, #360]
  402688:	add	x16, x16, #0x168
  40268c:	br	x17

0000000000402690 <calloc@plt>:
  402690:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  402694:	ldr	x17, [x16, #368]
  402698:	add	x16, x16, #0x170
  40269c:	br	x17

00000000004026a0 <cap_get_flag@plt>:
  4026a0:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  4026a4:	ldr	x17, [x16, #376]
  4026a8:	add	x16, x16, #0x178
  4026ac:	br	x17

00000000004026b0 <strcasecmp@plt>:
  4026b0:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  4026b4:	ldr	x17, [x16, #384]
  4026b8:	add	x16, x16, #0x180
  4026bc:	br	x17

00000000004026c0 <realloc@plt>:
  4026c0:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  4026c4:	ldr	x17, [x16, #392]
  4026c8:	add	x16, x16, #0x188
  4026cc:	br	x17

00000000004026d0 <htons@plt>:
  4026d0:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  4026d4:	ldr	x17, [x16, #400]
  4026d8:	add	x16, x16, #0x190
  4026dc:	br	x17

00000000004026e0 <cap_set_proc@plt>:
  4026e0:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  4026e4:	ldr	x17, [x16, #408]
  4026e8:	add	x16, x16, #0x198
  4026ec:	br	x17

00000000004026f0 <strdup@plt>:
  4026f0:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  4026f4:	ldr	x17, [x16, #416]
  4026f8:	add	x16, x16, #0x1a0
  4026fc:	br	x17

0000000000402700 <closedir@plt>:
  402700:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  402704:	ldr	x17, [x16, #424]
  402708:	add	x16, x16, #0x1a8
  40270c:	br	x17

0000000000402710 <strerror@plt>:
  402710:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  402714:	ldr	x17, [x16, #432]
  402718:	add	x16, x16, #0x1b0
  40271c:	br	x17

0000000000402720 <close@plt>:
  402720:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  402724:	ldr	x17, [x16, #440]
  402728:	add	x16, x16, #0x1b8
  40272c:	br	x17

0000000000402730 <strrchr@plt>:
  402730:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  402734:	ldr	x17, [x16, #448]
  402738:	add	x16, x16, #0x1c0
  40273c:	br	x17

0000000000402740 <recv@plt>:
  402740:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  402744:	ldr	x17, [x16, #456]
  402748:	add	x16, x16, #0x1c8
  40274c:	br	x17

0000000000402750 <__gmon_start__@plt>:
  402750:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  402754:	ldr	x17, [x16, #464]
  402758:	add	x16, x16, #0x1d0
  40275c:	br	x17

0000000000402760 <abort@plt>:
  402760:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  402764:	ldr	x17, [x16, #472]
  402768:	add	x16, x16, #0x1d8
  40276c:	br	x17

0000000000402770 <getservbyport@plt>:
  402770:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  402774:	ldr	x17, [x16, #480]
  402778:	add	x16, x16, #0x1e0
  40277c:	br	x17

0000000000402780 <gnu_dev_major@plt>:
  402780:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  402784:	ldr	x17, [x16, #488]
  402788:	add	x16, x16, #0x1e8
  40278c:	br	x17

0000000000402790 <feof@plt>:
  402790:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  402794:	ldr	x17, [x16, #496]
  402798:	add	x16, x16, #0x1f0
  40279c:	br	x17

00000000004027a0 <gethostbyname2@plt>:
  4027a0:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  4027a4:	ldr	x17, [x16, #504]
  4027a8:	add	x16, x16, #0x1f8
  4027ac:	br	x17

00000000004027b0 <memcmp@plt>:
  4027b0:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  4027b4:	ldr	x17, [x16, #512]
  4027b8:	add	x16, x16, #0x200
  4027bc:	br	x17

00000000004027c0 <getopt_long@plt>:
  4027c0:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  4027c4:	ldr	x17, [x16, #520]
  4027c8:	add	x16, x16, #0x208
  4027cc:	br	x17

00000000004027d0 <strcmp@plt>:
  4027d0:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  4027d4:	ldr	x17, [x16, #528]
  4027d8:	add	x16, x16, #0x210
  4027dc:	br	x17

00000000004027e0 <__ctype_b_loc@plt>:
  4027e0:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  4027e4:	ldr	x17, [x16, #536]
  4027e8:	add	x16, x16, #0x218
  4027ec:	br	x17

00000000004027f0 <strtol@plt>:
  4027f0:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  4027f4:	ldr	x17, [x16, #544]
  4027f8:	add	x16, x16, #0x220
  4027fc:	br	x17

0000000000402800 <cap_get_proc@plt>:
  402800:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  402804:	ldr	x17, [x16, #552]
  402808:	add	x16, x16, #0x228
  40280c:	br	x17

0000000000402810 <fread@plt>:
  402810:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  402814:	ldr	x17, [x16, #560]
  402818:	add	x16, x16, #0x230
  40281c:	br	x17

0000000000402820 <getline@plt>:
  402820:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  402824:	ldr	x17, [x16, #568]
  402828:	add	x16, x16, #0x238
  40282c:	br	x17

0000000000402830 <gethostbyaddr@plt>:
  402830:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  402834:	ldr	x17, [x16, #576]
  402838:	add	x16, x16, #0x240
  40283c:	br	x17

0000000000402840 <statvfs64@plt>:
  402840:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  402844:	ldr	x17, [x16, #584]
  402848:	add	x16, x16, #0x248
  40284c:	br	x17

0000000000402850 <free@plt>:
  402850:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  402854:	ldr	x17, [x16, #592]
  402858:	add	x16, x16, #0x250
  40285c:	br	x17

0000000000402860 <inet_pton@plt>:
  402860:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  402864:	ldr	x17, [x16, #600]
  402868:	add	x16, x16, #0x258
  40286c:	br	x17

0000000000402870 <readdir64@plt>:
  402870:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  402874:	ldr	x17, [x16, #608]
  402878:	add	x16, x16, #0x260
  40287c:	br	x17

0000000000402880 <send@plt>:
  402880:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  402884:	ldr	x17, [x16, #616]
  402888:	add	x16, x16, #0x268
  40288c:	br	x17

0000000000402890 <strspn@plt>:
  402890:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  402894:	ldr	x17, [x16, #624]
  402898:	add	x16, x16, #0x270
  40289c:	br	x17

00000000004028a0 <strchr@plt>:
  4028a0:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  4028a4:	ldr	x17, [x16, #632]
  4028a8:	add	x16, x16, #0x278
  4028ac:	br	x17

00000000004028b0 <strtoull@plt>:
  4028b0:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  4028b4:	ldr	x17, [x16, #640]
  4028b8:	add	x16, x16, #0x280
  4028bc:	br	x17

00000000004028c0 <fwrite@plt>:
  4028c0:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  4028c4:	ldr	x17, [x16, #648]
  4028c8:	add	x16, x16, #0x288
  4028cc:	br	x17

00000000004028d0 <fnmatch@plt>:
  4028d0:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  4028d4:	ldr	x17, [x16, #656]
  4028d8:	add	x16, x16, #0x290
  4028dc:	br	x17

00000000004028e0 <socket@plt>:
  4028e0:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  4028e4:	ldr	x17, [x16, #664]
  4028e8:	add	x16, x16, #0x298
  4028ec:	br	x17

00000000004028f0 <fflush@plt>:
  4028f0:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  4028f4:	ldr	x17, [x16, #672]
  4028f8:	add	x16, x16, #0x2a0
  4028fc:	br	x17

0000000000402900 <gnu_dev_minor@plt>:
  402900:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  402904:	ldr	x17, [x16, #680]
  402908:	add	x16, x16, #0x2a8
  40290c:	br	x17

0000000000402910 <strcpy@plt>:
  402910:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  402914:	ldr	x17, [x16, #688]
  402918:	add	x16, x16, #0x2b0
  40291c:	br	x17

0000000000402920 <getprotobynumber@plt>:
  402920:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  402924:	ldr	x17, [x16, #696]
  402928:	add	x16, x16, #0x2b8
  40292c:	br	x17

0000000000402930 <fopen64@plt>:
  402930:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  402934:	ldr	x17, [x16, #704]
  402938:	add	x16, x16, #0x2c0
  40293c:	br	x17

0000000000402940 <setns@plt>:
  402940:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  402944:	ldr	x17, [x16, #712]
  402948:	add	x16, x16, #0x2c8
  40294c:	br	x17

0000000000402950 <cap_clear@plt>:
  402950:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  402954:	ldr	x17, [x16, #720]
  402958:	add	x16, x16, #0x2d0
  40295c:	br	x17

0000000000402960 <isatty@plt>:
  402960:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  402964:	ldr	x17, [x16, #728]
  402968:	add	x16, x16, #0x2d8
  40296c:	br	x17

0000000000402970 <sysconf@plt>:
  402970:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  402974:	ldr	x17, [x16, #736]
  402978:	add	x16, x16, #0x2e0
  40297c:	br	x17

0000000000402980 <open64@plt>:
  402980:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  402984:	ldr	x17, [x16, #744]
  402988:	add	x16, x16, #0x2e8
  40298c:	br	x17

0000000000402990 <asctime@plt>:
  402990:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  402994:	ldr	x17, [x16, #752]
  402998:	add	x16, x16, #0x2f0
  40299c:	br	x17

00000000004029a0 <cap_free@plt>:
  4029a0:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  4029a4:	ldr	x17, [x16, #760]
  4029a8:	add	x16, x16, #0x2f8
  4029ac:	br	x17

00000000004029b0 <setservent@plt>:
  4029b0:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  4029b4:	ldr	x17, [x16, #768]
  4029b8:	add	x16, x16, #0x300
  4029bc:	br	x17

00000000004029c0 <if_nametoindex@plt>:
  4029c0:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  4029c4:	ldr	x17, [x16, #776]
  4029c8:	add	x16, x16, #0x308
  4029cc:	br	x17

00000000004029d0 <strchrnul@plt>:
  4029d0:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  4029d4:	ldr	x17, [x16, #784]
  4029d8:	add	x16, x16, #0x310
  4029dc:	br	x17

00000000004029e0 <strstr@plt>:
  4029e0:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  4029e4:	ldr	x17, [x16, #792]
  4029e8:	add	x16, x16, #0x318
  4029ec:	br	x17

00000000004029f0 <__isoc99_sscanf@plt>:
  4029f0:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  4029f4:	ldr	x17, [x16, #800]
  4029f8:	add	x16, x16, #0x320
  4029fc:	br	x17

0000000000402a00 <vsnprintf@plt>:
  402a00:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  402a04:	ldr	x17, [x16, #808]
  402a08:	add	x16, x16, #0x328
  402a0c:	br	x17

0000000000402a10 <strncpy@plt>:
  402a10:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  402a14:	ldr	x17, [x16, #816]
  402a18:	add	x16, x16, #0x330
  402a1c:	br	x17

0000000000402a20 <pclose@plt>:
  402a20:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  402a24:	ldr	x17, [x16, #824]
  402a28:	add	x16, x16, #0x338
  402a2c:	br	x17

0000000000402a30 <strcspn@plt>:
  402a30:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  402a34:	ldr	x17, [x16, #832]
  402a38:	add	x16, x16, #0x340
  402a3c:	br	x17

0000000000402a40 <vfprintf@plt>:
  402a40:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  402a44:	ldr	x17, [x16, #840]
  402a48:	add	x16, x16, #0x348
  402a4c:	br	x17

0000000000402a50 <printf@plt>:
  402a50:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  402a54:	ldr	x17, [x16, #848]
  402a58:	add	x16, x16, #0x350
  402a5c:	br	x17

0000000000402a60 <__assert_fail@plt>:
  402a60:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  402a64:	ldr	x17, [x16, #856]
  402a68:	add	x16, x16, #0x358
  402a6c:	br	x17

0000000000402a70 <__errno_location@plt>:
  402a70:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  402a74:	ldr	x17, [x16, #864]
  402a78:	add	x16, x16, #0x360
  402a7c:	br	x17

0000000000402a80 <getenv@plt>:
  402a80:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  402a84:	ldr	x17, [x16, #872]
  402a88:	add	x16, x16, #0x368
  402a8c:	br	x17

0000000000402a90 <getsockname@plt>:
  402a90:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  402a94:	ldr	x17, [x16, #880]
  402a98:	add	x16, x16, #0x370
  402a9c:	br	x17

0000000000402aa0 <getservbyname@plt>:
  402aa0:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  402aa4:	ldr	x17, [x16, #888]
  402aa8:	add	x16, x16, #0x378
  402aac:	br	x17

0000000000402ab0 <fprintf@plt>:
  402ab0:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  402ab4:	ldr	x17, [x16, #896]
  402ab8:	add	x16, x16, #0x380
  402abc:	br	x17

0000000000402ac0 <fgets@plt>:
  402ac0:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  402ac4:	ldr	x17, [x16, #904]
  402ac8:	add	x16, x16, #0x388
  402acc:	br	x17

0000000000402ad0 <inet_ntop@plt>:
  402ad0:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  402ad4:	ldr	x17, [x16, #912]
  402ad8:	add	x16, x16, #0x390
  402adc:	br	x17

0000000000402ae0 <ioctl@plt>:
  402ae0:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  402ae4:	ldr	x17, [x16, #920]
  402ae8:	add	x16, x16, #0x398
  402aec:	br	x17

0000000000402af0 <ferror@plt>:
  402af0:	adrp	x16, 435000 <memcpy@GLIBC_2.17>
  402af4:	ldr	x17, [x16, #928]
  402af8:	add	x16, x16, #0x3a0
  402afc:	br	x17

Disassembly of section .text:

0000000000402b00 <.text>:
  402b00:	mov	x29, #0x0                   	// #0
  402b04:	mov	x30, #0x0                   	// #0
  402b08:	mov	x5, x0
  402b0c:	ldr	x1, [sp]
  402b10:	add	x2, sp, #0x8
  402b14:	mov	x6, sp
  402b18:	movz	x0, #0x0, lsl #48
  402b1c:	movk	x0, #0x0, lsl #32
  402b20:	movk	x0, #0x40, lsl #16
  402b24:	movk	x0, #0x3b50
  402b28:	movz	x3, #0x0, lsl #48
  402b2c:	movk	x3, #0x0, lsl #32
  402b30:	movk	x3, #0x41, lsl #16
  402b34:	movk	x3, #0xf450
  402b38:	movz	x4, #0x0, lsl #48
  402b3c:	movk	x4, #0x0, lsl #32
  402b40:	movk	x4, #0x41, lsl #16
  402b44:	movk	x4, #0xf4d0
  402b48:	bl	402630 <__libc_start_main@plt>
  402b4c:	bl	402760 <abort@plt>
  402b50:	adrp	x0, 434000 <ferror@plt+0x31510>
  402b54:	ldr	x0, [x0, #4040]
  402b58:	cbz	x0, 402b60 <ferror@plt+0x70>
  402b5c:	b	402750 <__gmon_start__@plt>
  402b60:	ret
  402b64:	nop
  402b68:	adrp	x0, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  402b6c:	add	x0, x0, #0xe78
  402b70:	adrp	x1, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  402b74:	add	x1, x1, #0xe78
  402b78:	cmp	x1, x0
  402b7c:	b.eq	402b94 <ferror@plt+0xa4>  // b.none
  402b80:	adrp	x1, 41f000 <ferror@plt+0x1c510>
  402b84:	ldr	x1, [x1, #1272]
  402b88:	cbz	x1, 402b94 <ferror@plt+0xa4>
  402b8c:	mov	x16, x1
  402b90:	br	x16
  402b94:	ret
  402b98:	adrp	x0, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  402b9c:	add	x0, x0, #0xe78
  402ba0:	adrp	x1, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  402ba4:	add	x1, x1, #0xe78
  402ba8:	sub	x1, x1, x0
  402bac:	lsr	x2, x1, #63
  402bb0:	add	x1, x2, x1, asr #3
  402bb4:	cmp	xzr, x1, asr #1
  402bb8:	asr	x1, x1, #1
  402bbc:	b.eq	402bd4 <ferror@plt+0xe4>  // b.none
  402bc0:	adrp	x2, 41f000 <ferror@plt+0x1c510>
  402bc4:	ldr	x2, [x2, #1280]
  402bc8:	cbz	x2, 402bd4 <ferror@plt+0xe4>
  402bcc:	mov	x16, x2
  402bd0:	br	x16
  402bd4:	ret
  402bd8:	stp	x29, x30, [sp, #-32]!
  402bdc:	mov	x29, sp
  402be0:	str	x19, [sp, #16]
  402be4:	adrp	x19, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  402be8:	ldrb	w0, [x19, #3744]
  402bec:	cbnz	w0, 402bfc <ferror@plt+0x10c>
  402bf0:	bl	402b68 <ferror@plt+0x78>
  402bf4:	mov	w0, #0x1                   	// #1
  402bf8:	strb	w0, [x19, #3744]
  402bfc:	ldr	x19, [sp, #16]
  402c00:	ldp	x29, x30, [sp], #32
  402c04:	ret
  402c08:	b	402b98 <ferror@plt+0xa8>
  402c0c:	sub	sp, sp, #0x170
  402c10:	stp	x29, x30, [sp, #336]
  402c14:	str	x28, [sp, #352]
  402c18:	add	x29, sp, #0x150
  402c1c:	mov	x2, #0x120                 	// #288
  402c20:	mov	w8, wzr
  402c24:	add	x9, sp, #0x20
  402c28:	stur	x0, [x29, #-16]
  402c2c:	mov	x0, x9
  402c30:	mov	w1, w8
  402c34:	bl	402660 <memset@plt>
  402c38:	ldur	x0, [x29, #-16]
  402c3c:	bl	402cec <ferror@plt+0x1fc>
  402c40:	str	w0, [sp, #300]
  402c44:	ldr	w8, [sp, #300]
  402c48:	cbnz	w8, 402cac <ferror@plt+0x1bc>
  402c4c:	ldur	x0, [x29, #-16]
  402c50:	add	x1, sp, #0x10
  402c54:	mov	w8, wzr
  402c58:	mov	w2, w8
  402c5c:	bl	4023d0 <strtoul@plt>
  402c60:	str	x0, [sp, #8]
  402c64:	ldr	x9, [sp, #16]
  402c68:	cbz	x9, 402c98 <ferror@plt+0x1a8>
  402c6c:	ldr	x8, [sp, #16]
  402c70:	ldur	x9, [x29, #-16]
  402c74:	cmp	x8, x9
  402c78:	b.eq	402c98 <ferror@plt+0x1a8>  // b.none
  402c7c:	ldr	x8, [sp, #16]
  402c80:	ldrb	w9, [x8]
  402c84:	cbnz	w9, 402c98 <ferror@plt+0x1a8>
  402c88:	ldr	x8, [sp, #8]
  402c8c:	mov	x9, #0xffffffff            	// #4294967295
  402c90:	cmp	x8, x9
  402c94:	b.ls	402ca4 <ferror@plt+0x1b4>  // b.plast
  402c98:	mov	x8, xzr
  402c9c:	stur	x8, [x29, #-8]
  402ca0:	b	402cd8 <ferror@plt+0x1e8>
  402ca4:	ldr	x8, [sp, #8]
  402ca8:	str	w8, [sp, #300]
  402cac:	mov	x8, #0x120                 	// #288
  402cb0:	mov	x0, x8
  402cb4:	str	x8, [sp]
  402cb8:	bl	4025e0 <malloc@plt>
  402cbc:	str	x0, [sp, #24]
  402cc0:	ldr	x0, [sp, #24]
  402cc4:	add	x1, sp, #0x20
  402cc8:	ldr	x2, [sp]
  402ccc:	bl	4023b0 <memcpy@plt>
  402cd0:	ldr	x8, [sp, #24]
  402cd4:	stur	x8, [x29, #-8]
  402cd8:	ldur	x0, [x29, #-8]
  402cdc:	ldr	x28, [sp, #352]
  402ce0:	ldp	x29, x30, [sp, #336]
  402ce4:	add	sp, sp, #0x170
  402ce8:	ret
  402cec:	sub	sp, sp, #0x20
  402cf0:	stp	x29, x30, [sp, #16]
  402cf4:	add	x29, sp, #0x10
  402cf8:	adrp	x8, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  402cfc:	add	x8, x8, #0xf08
  402d00:	str	x0, [sp, #8]
  402d04:	ldr	w9, [x8]
  402d08:	cbnz	w9, 402d10 <ferror@plt+0x220>
  402d0c:	bl	406a68 <ferror@plt+0x3f78>
  402d10:	ldr	x0, [sp, #8]
  402d14:	bl	417b7c <ferror@plt+0x1508c>
  402d18:	ldp	x29, x30, [sp, #16]
  402d1c:	add	sp, sp, #0x20
  402d20:	ret
  402d24:	sub	sp, sp, #0x1f0
  402d28:	stp	x29, x30, [sp, #464]
  402d2c:	str	x28, [sp, #480]
  402d30:	add	x29, sp, #0x1d0
  402d34:	sub	x8, x29, #0x20
  402d38:	mov	x9, xzr
  402d3c:	mov	x2, #0x120                 	// #288
  402d40:	mov	w10, #0xffffffff            	// #-1
  402d44:	adrp	x11, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  402d48:	add	x11, x11, #0xea8
  402d4c:	adrp	x12, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  402d50:	add	x12, x12, #0xeb0
  402d54:	mov	w13, #0x1                   	// #1
  402d58:	mov	w14, wzr
  402d5c:	adrp	x15, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  402d60:	add	x15, x15, #0xe78
  402d64:	adrp	x16, 421000 <ferror@plt+0x1e510>
  402d68:	add	x16, x16, #0x14e
  402d6c:	add	x17, sp, #0x90
  402d70:	str	x0, [x8, #16]
  402d74:	and	w13, w1, w13
  402d78:	sturb	w13, [x29, #-17]
  402d7c:	str	x9, [x8]
  402d80:	mov	x0, x17
  402d84:	mov	w1, w14
  402d88:	str	x8, [sp, #64]
  402d8c:	str	w10, [sp, #60]
  402d90:	str	x11, [sp, #48]
  402d94:	str	x12, [sp, #40]
  402d98:	str	x15, [sp, #32]
  402d9c:	str	x16, [sp, #24]
  402da0:	bl	402660 <memset@plt>
  402da4:	ldr	w10, [sp, #60]
  402da8:	str	w10, [sp, #408]
  402dac:	ldr	x8, [sp, #48]
  402db0:	ldr	w13, [x8]
  402db4:	str	w13, [sp, #132]
  402db8:	ldr	x9, [sp, #40]
  402dbc:	str	x9, [sp, #120]
  402dc0:	ldr	w13, [sp, #132]
  402dc4:	cmp	w13, #0x1
  402dc8:	b.eq	402de8 <ferror@plt+0x2f8>  // b.none
  402dcc:	ldr	x8, [sp, #64]
  402dd0:	ldr	x0, [x8, #16]
  402dd4:	adrp	x1, 421000 <ferror@plt+0x1e510>
  402dd8:	add	x1, x1, #0x148
  402ddc:	mov	x2, #0x5                   	// #5
  402de0:	bl	402620 <strncmp@plt>
  402de4:	cbnz	w0, 402e5c <ferror@plt+0x36c>
  402de8:	add	x8, sp, #0x90
  402dec:	mov	w9, #0x1                   	// #1
  402df0:	strh	w9, [x8, #6]
  402df4:	ldr	x8, [sp, #64]
  402df8:	ldr	x0, [x8, #16]
  402dfc:	adrp	x1, 421000 <ferror@plt+0x1e510>
  402e00:	add	x1, x1, #0x148
  402e04:	mov	x2, #0x5                   	// #5
  402e08:	bl	402620 <strncmp@plt>
  402e0c:	cbnz	w0, 402e20 <ferror@plt+0x330>
  402e10:	ldr	x8, [sp, #64]
  402e14:	ldr	x9, [x8, #16]
  402e18:	add	x9, x9, #0x5
  402e1c:	str	x9, [x8, #16]
  402e20:	ldr	x8, [sp, #64]
  402e24:	ldr	x0, [x8, #16]
  402e28:	bl	4026f0 <strdup@plt>
  402e2c:	str	x0, [sp, #112]
  402e30:	ldr	x0, [sp, #112]
  402e34:	bl	4023e0 <strlen@plt>
  402e38:	mov	x8, #0x8                   	// #8
  402e3c:	mul	x8, x8, x0
  402e40:	add	x9, sp, #0x90
  402e44:	strh	w8, [x9, #4]
  402e48:	ldr	x9, [sp, #112]
  402e4c:	str	x9, [sp, #152]
  402e50:	mov	w8, #0x1                   	// #1
  402e54:	str	w8, [sp, #132]
  402e58:	b	4037c4 <ferror@plt+0xcd4>
  402e5c:	ldr	w8, [sp, #132]
  402e60:	cmp	w8, #0x11
  402e64:	b.eq	402e84 <ferror@plt+0x394>  // b.none
  402e68:	ldr	x8, [sp, #64]
  402e6c:	ldr	x0, [x8, #16]
  402e70:	adrp	x1, 421000 <ferror@plt+0x1e510>
  402e74:	add	x1, x1, #0x153
  402e78:	mov	x2, #0x5                   	// #5
  402e7c:	bl	402620 <strncmp@plt>
  402e80:	cbnz	w0, 402fdc <ferror@plt+0x4ec>
  402e84:	add	x8, sp, #0x90
  402e88:	mov	w9, #0x11                  	// #17
  402e8c:	strh	w9, [x8, #6]
  402e90:	mov	w9, #0x0                   	// #0
  402e94:	strh	w9, [x8, #4]
  402e98:	ldr	x8, [sp, #64]
  402e9c:	ldr	x0, [x8, #16]
  402ea0:	adrp	x1, 421000 <ferror@plt+0x1e510>
  402ea4:	add	x1, x1, #0x153
  402ea8:	mov	x2, #0x5                   	// #5
  402eac:	bl	402620 <strncmp@plt>
  402eb0:	cbnz	w0, 402ec4 <ferror@plt+0x3d4>
  402eb4:	ldr	x8, [sp, #64]
  402eb8:	ldr	x9, [x8, #16]
  402ebc:	add	x9, x9, #0x5
  402ec0:	str	x9, [x8, #16]
  402ec4:	ldr	x8, [sp, #64]
  402ec8:	ldr	x0, [x8, #16]
  402ecc:	mov	w1, #0x3a                  	// #58
  402ed0:	bl	4028a0 <strchr@plt>
  402ed4:	ldr	x8, [sp, #64]
  402ed8:	str	x0, [x8]
  402edc:	ldr	x9, [x8]
  402ee0:	cbz	x9, 402f6c <ferror@plt+0x47c>
  402ee4:	ldr	x8, [sp, #64]
  402ee8:	ldr	x9, [x8]
  402eec:	mov	w10, #0x0                   	// #0
  402ef0:	strb	w10, [x9]
  402ef4:	ldr	x9, [x8]
  402ef8:	ldrb	w10, [x9, #1]
  402efc:	cbz	w10, 402f6c <ferror@plt+0x47c>
  402f00:	ldr	x8, [sp, #64]
  402f04:	ldr	x9, [x8]
  402f08:	add	x0, x9, #0x1
  402f0c:	ldr	x1, [sp, #24]
  402f10:	bl	4027d0 <strcmp@plt>
  402f14:	cbz	w0, 402f6c <ferror@plt+0x47c>
  402f18:	add	x8, sp, #0x90
  402f1c:	add	x0, x8, #0x108
  402f20:	ldr	x8, [sp, #64]
  402f24:	ldr	x9, [x8]
  402f28:	add	x1, x9, #0x1
  402f2c:	mov	w10, wzr
  402f30:	mov	w2, w10
  402f34:	bl	4119d4 <ferror@plt+0xeee4>
  402f38:	cbz	w0, 402f6c <ferror@plt+0x47c>
  402f3c:	ldr	x8, [sp, #64]
  402f40:	ldr	x9, [x8]
  402f44:	add	x0, x9, #0x1
  402f48:	bl	402cec <ferror@plt+0x1fc>
  402f4c:	str	w0, [sp, #408]
  402f50:	cmp	w0, #0x0
  402f54:	cset	w10, gt
  402f58:	tbnz	w10, #0, 402f6c <ferror@plt+0x47c>
  402f5c:	mov	x8, xzr
  402f60:	ldr	x9, [sp, #64]
  402f64:	str	x8, [x9, #24]
  402f68:	b	403828 <ferror@plt+0xd38>
  402f6c:	ldr	x8, [sp, #64]
  402f70:	ldr	x9, [x8, #16]
  402f74:	ldrb	w10, [x9]
  402f78:	cbz	w10, 402fd0 <ferror@plt+0x4e0>
  402f7c:	ldr	x8, [sp, #64]
  402f80:	ldr	x0, [x8, #16]
  402f84:	ldr	x1, [sp, #24]
  402f88:	bl	4027d0 <strcmp@plt>
  402f8c:	cbz	w0, 402fd0 <ferror@plt+0x4e0>
  402f90:	add	x8, sp, #0x90
  402f94:	mov	w9, #0x20                  	// #32
  402f98:	strh	w9, [x8, #4]
  402f9c:	ldr	x8, [sp, #64]
  402fa0:	ldr	x1, [x8, #16]
  402fa4:	add	x0, sp, #0x6e
  402fa8:	bl	4186ac <ferror@plt+0x15bbc>
  402fac:	cbz	w0, 402fc0 <ferror@plt+0x4d0>
  402fb0:	mov	x8, xzr
  402fb4:	ldr	x9, [sp, #64]
  402fb8:	str	x8, [x9, #24]
  402fbc:	b	403828 <ferror@plt+0xd38>
  402fc0:	ldrh	w0, [sp, #110]
  402fc4:	bl	4025d0 <ntohs@plt>
  402fc8:	and	w8, w0, #0xffff
  402fcc:	str	w8, [sp, #152]
  402fd0:	mov	w8, #0x11                  	// #17
  402fd4:	str	w8, [sp, #132]
  402fd8:	b	4037c4 <ferror@plt+0xcd4>
  402fdc:	ldr	w8, [sp, #132]
  402fe0:	cmp	w8, #0x10
  402fe4:	b.eq	403004 <ferror@plt+0x514>  // b.none
  402fe8:	ldr	x8, [sp, #64]
  402fec:	ldr	x0, [x8, #16]
  402ff0:	adrp	x1, 421000 <ferror@plt+0x1e510>
  402ff4:	add	x1, x1, #0x150
  402ff8:	mov	x2, #0x8                   	// #8
  402ffc:	bl	402620 <strncmp@plt>
  403000:	cbnz	w0, 403158 <ferror@plt+0x668>
  403004:	add	x8, sp, #0x90
  403008:	mov	w9, #0x10                  	// #16
  40300c:	strh	w9, [x8, #6]
  403010:	mov	w9, #0x0                   	// #0
  403014:	strh	w9, [x8, #4]
  403018:	ldr	x8, [sp, #64]
  40301c:	ldr	x0, [x8, #16]
  403020:	adrp	x1, 421000 <ferror@plt+0x1e510>
  403024:	add	x1, x1, #0x150
  403028:	mov	x2, #0x8                   	// #8
  40302c:	bl	402620 <strncmp@plt>
  403030:	cbnz	w0, 403044 <ferror@plt+0x554>
  403034:	ldr	x8, [sp, #64]
  403038:	ldr	x9, [x8, #16]
  40303c:	add	x9, x9, #0x8
  403040:	str	x9, [x8, #16]
  403044:	ldr	x8, [sp, #64]
  403048:	ldr	x0, [x8, #16]
  40304c:	mov	w1, #0x3a                  	// #58
  403050:	bl	4028a0 <strchr@plt>
  403054:	ldr	x8, [sp, #64]
  403058:	str	x0, [x8]
  40305c:	ldr	x9, [x8]
  403060:	cbz	x9, 4030f0 <ferror@plt+0x600>
  403064:	ldr	x8, [sp, #64]
  403068:	ldr	x9, [x8]
  40306c:	mov	w10, #0x0                   	// #0
  403070:	strb	w10, [x9]
  403074:	ldr	x9, [x8]
  403078:	ldrb	w10, [x9, #1]
  40307c:	cbz	w10, 4030f0 <ferror@plt+0x600>
  403080:	ldr	x8, [sp, #64]
  403084:	ldr	x9, [x8]
  403088:	add	x0, x9, #0x1
  40308c:	ldr	x1, [sp, #24]
  403090:	bl	4027d0 <strcmp@plt>
  403094:	cbz	w0, 4030f0 <ferror@plt+0x600>
  403098:	add	x8, sp, #0x90
  40309c:	add	x0, x8, #0x108
  4030a0:	ldr	x8, [sp, #64]
  4030a4:	ldr	x9, [x8]
  4030a8:	add	x1, x9, #0x1
  4030ac:	mov	w10, wzr
  4030b0:	mov	w2, w10
  4030b4:	bl	4119d4 <ferror@plt+0xeee4>
  4030b8:	cbz	w0, 4030f0 <ferror@plt+0x600>
  4030bc:	ldr	x8, [sp, #64]
  4030c0:	ldr	x9, [x8]
  4030c4:	add	x0, x9, #0x1
  4030c8:	adrp	x1, 421000 <ferror@plt+0x1e510>
  4030cc:	add	x1, x1, #0x159
  4030d0:	bl	4027d0 <strcmp@plt>
  4030d4:	cbnz	w0, 4030e0 <ferror@plt+0x5f0>
  4030d8:	str	wzr, [sp, #408]
  4030dc:	b	4030f0 <ferror@plt+0x600>
  4030e0:	mov	x8, xzr
  4030e4:	ldr	x9, [sp, #64]
  4030e8:	str	x8, [x9, #24]
  4030ec:	b	403828 <ferror@plt+0xd38>
  4030f0:	ldr	x8, [sp, #64]
  4030f4:	ldr	x9, [x8, #16]
  4030f8:	ldrb	w10, [x9]
  4030fc:	cbz	w10, 40314c <ferror@plt+0x65c>
  403100:	ldr	x8, [sp, #64]
  403104:	ldr	x0, [x8, #16]
  403108:	ldr	x1, [sp, #24]
  40310c:	bl	4027d0 <strcmp@plt>
  403110:	cbz	w0, 40314c <ferror@plt+0x65c>
  403114:	add	x8, sp, #0x90
  403118:	mov	w9, #0x20                  	// #32
  40311c:	strh	w9, [x8, #4]
  403120:	add	x0, x8, #0x8
  403124:	ldr	x8, [sp, #64]
  403128:	ldr	x1, [x8, #16]
  40312c:	bl	416f14 <ferror@plt+0x14424>
  403130:	mov	w9, #0xffffffff            	// #-1
  403134:	cmp	w0, w9
  403138:	b.ne	40314c <ferror@plt+0x65c>  // b.any
  40313c:	mov	x8, xzr
  403140:	ldr	x9, [sp, #64]
  403144:	str	x8, [x9, #24]
  403148:	b	403828 <ferror@plt+0xd38>
  40314c:	mov	w8, #0x10                  	// #16
  403150:	str	w8, [sp, #132]
  403154:	b	4037c4 <ferror@plt+0xcd4>
  403158:	ldr	w8, [sp, #132]
  40315c:	cmp	w8, #0x28
  403160:	b.eq	403180 <ferror@plt+0x690>  // b.none
  403164:	ldr	x8, [sp, #64]
  403168:	ldr	x0, [x8, #16]
  40316c:	adrp	x1, 421000 <ferror@plt+0x1e510>
  403170:	add	x1, x1, #0x160
  403174:	mov	x2, #0x6                   	// #6
  403178:	bl	402620 <strncmp@plt>
  40317c:	cbnz	w0, 4032dc <ferror@plt+0x7ec>
  403180:	mov	w8, #0xffffffff            	// #-1
  403184:	str	w8, [sp, #104]
  403188:	add	x9, sp, #0x90
  40318c:	mov	w8, #0x28                  	// #40
  403190:	strh	w8, [x9, #6]
  403194:	ldr	x9, [sp, #64]
  403198:	ldr	x0, [x9, #16]
  40319c:	adrp	x1, 421000 <ferror@plt+0x1e510>
  4031a0:	add	x1, x1, #0x160
  4031a4:	mov	x2, #0x6                   	// #6
  4031a8:	bl	402620 <strncmp@plt>
  4031ac:	cbnz	w0, 4031c0 <ferror@plt+0x6d0>
  4031b0:	ldr	x8, [sp, #64]
  4031b4:	ldr	x9, [x8, #16]
  4031b8:	add	x9, x9, #0x6
  4031bc:	str	x9, [x8, #16]
  4031c0:	ldurb	w8, [x29, #-17]
  4031c4:	tbnz	w8, #0, 4031cc <ferror@plt+0x6dc>
  4031c8:	b	4031dc <ferror@plt+0x6ec>
  4031cc:	ldr	x8, [sp, #64]
  4031d0:	ldr	x9, [x8, #16]
  4031d4:	str	x9, [x8]
  4031d8:	b	403218 <ferror@plt+0x728>
  4031dc:	ldr	x8, [sp, #64]
  4031e0:	ldr	x0, [x8, #16]
  4031e4:	mov	w1, #0x3a                  	// #58
  4031e8:	bl	4028a0 <strchr@plt>
  4031ec:	ldr	x8, [sp, #64]
  4031f0:	str	x0, [x8]
  4031f4:	ldr	x9, [x8]
  4031f8:	cbz	x9, 403218 <ferror@plt+0x728>
  4031fc:	ldr	x8, [sp, #64]
  403200:	ldr	x9, [x8]
  403204:	mov	w10, #0x0                   	// #0
  403208:	strb	w10, [x9]
  40320c:	ldr	x9, [x8]
  403210:	add	x9, x9, #0x1
  403214:	str	x9, [x8]
  403218:	ldr	x8, [sp, #64]
  40321c:	ldr	x9, [x8]
  403220:	cbz	x9, 403268 <ferror@plt+0x778>
  403224:	ldr	x8, [sp, #64]
  403228:	ldr	x0, [x8]
  40322c:	ldr	x1, [sp, #24]
  403230:	bl	4027d0 <strcmp@plt>
  403234:	cbz	w0, 403268 <ferror@plt+0x778>
  403238:	add	x8, sp, #0x90
  40323c:	add	x0, x8, #0x108
  403240:	ldr	x8, [sp, #64]
  403244:	ldr	x1, [x8]
  403248:	mov	w9, wzr
  40324c:	mov	w2, w9
  403250:	bl	411ff0 <ferror@plt+0xf500>
  403254:	cbz	w0, 403268 <ferror@plt+0x778>
  403258:	mov	x8, xzr
  40325c:	ldr	x9, [sp, #64]
  403260:	str	x8, [x9, #24]
  403264:	b	403828 <ferror@plt+0xd38>
  403268:	ldr	x8, [sp, #64]
  40326c:	ldr	x9, [x8, #16]
  403270:	ldrb	w10, [x9]
  403274:	cbz	w10, 4032c4 <ferror@plt+0x7d4>
  403278:	ldr	x8, [sp, #64]
  40327c:	ldr	x0, [x8, #16]
  403280:	ldr	x1, [sp, #24]
  403284:	bl	4027d0 <strcmp@plt>
  403288:	cbz	w0, 4032c4 <ferror@plt+0x7d4>
  40328c:	add	x8, sp, #0x90
  403290:	mov	w9, #0x20                  	// #32
  403294:	strh	w9, [x8, #4]
  403298:	ldr	x8, [sp, #64]
  40329c:	ldr	x1, [x8, #16]
  4032a0:	add	x0, sp, #0x68
  4032a4:	mov	w9, wzr
  4032a8:	mov	w2, w9
  4032ac:	bl	411ff0 <ferror@plt+0xf500>
  4032b0:	cbz	w0, 4032c4 <ferror@plt+0x7d4>
  4032b4:	mov	x8, xzr
  4032b8:	ldr	x9, [sp, #64]
  4032bc:	str	x8, [x9, #24]
  4032c0:	b	403828 <ferror@plt+0xd38>
  4032c4:	ldr	w1, [sp, #104]
  4032c8:	add	x0, sp, #0x90
  4032cc:	bl	403840 <ferror@plt+0xd50>
  4032d0:	mov	w8, #0x28                  	// #40
  4032d4:	str	w8, [sp, #132]
  4032d8:	b	4037c4 <ferror@plt+0xcd4>
  4032dc:	ldr	w8, [sp, #132]
  4032e0:	cmp	w8, #0x2
  4032e4:	b.eq	403304 <ferror@plt+0x814>  // b.none
  4032e8:	ldr	x8, [sp, #64]
  4032ec:	ldr	x0, [x8, #16]
  4032f0:	adrp	x1, 421000 <ferror@plt+0x1e510>
  4032f4:	add	x1, x1, #0x167
  4032f8:	mov	x2, #0x5                   	// #5
  4032fc:	bl	402620 <strncmp@plt>
  403300:	cbnz	w0, 40333c <ferror@plt+0x84c>
  403304:	mov	w8, #0x2                   	// #2
  403308:	str	w8, [sp, #132]
  40330c:	ldr	x9, [sp, #64]
  403310:	ldr	x0, [x9, #16]
  403314:	adrp	x1, 421000 <ferror@plt+0x1e510>
  403318:	add	x1, x1, #0x167
  40331c:	mov	x2, #0x5                   	// #5
  403320:	bl	402620 <strncmp@plt>
  403324:	cbnz	w0, 403338 <ferror@plt+0x848>
  403328:	ldr	x8, [sp, #64]
  40332c:	ldr	x9, [x8, #16]
  403330:	add	x9, x9, #0x5
  403334:	str	x9, [x8, #16]
  403338:	b	403398 <ferror@plt+0x8a8>
  40333c:	ldr	w8, [sp, #132]
  403340:	cmp	w8, #0xa
  403344:	b.eq	403364 <ferror@plt+0x874>  // b.none
  403348:	ldr	x8, [sp, #64]
  40334c:	ldr	x0, [x8, #16]
  403350:	adrp	x1, 421000 <ferror@plt+0x1e510>
  403354:	add	x1, x1, #0x16d
  403358:	mov	x2, #0x6                   	// #6
  40335c:	bl	402620 <strncmp@plt>
  403360:	cbnz	w0, 403398 <ferror@plt+0x8a8>
  403364:	mov	w8, #0xa                   	// #10
  403368:	str	w8, [sp, #132]
  40336c:	ldr	x9, [sp, #64]
  403370:	ldr	x0, [x9, #16]
  403374:	adrp	x1, 421000 <ferror@plt+0x1e510>
  403378:	add	x1, x1, #0x16d
  40337c:	mov	x2, #0x6                   	// #6
  403380:	bl	402620 <strncmp@plt>
  403384:	cbnz	w0, 403398 <ferror@plt+0x8a8>
  403388:	ldr	x8, [sp, #64]
  40338c:	ldr	x9, [x8, #16]
  403390:	add	x9, x9, #0x6
  403394:	str	x9, [x8, #16]
  403398:	ldr	x8, [sp, #64]
  40339c:	ldr	x9, [x8, #16]
  4033a0:	ldrb	w10, [x9]
  4033a4:	cmp	w10, #0x5b
  4033a8:	b.ne	403400 <ferror@plt+0x910>  // b.any
  4033ac:	ldr	x8, [sp, #64]
  4033b0:	ldr	x9, [x8, #16]
  4033b4:	add	x9, x9, #0x1
  4033b8:	str	x9, [x8, #16]
  4033bc:	ldr	x0, [x8, #16]
  4033c0:	mov	w1, #0x5d                  	// #93
  4033c4:	bl	4028a0 <strchr@plt>
  4033c8:	ldr	x8, [sp, #64]
  4033cc:	str	x0, [x8]
  4033d0:	cbnz	x0, 4033e4 <ferror@plt+0x8f4>
  4033d4:	mov	x8, xzr
  4033d8:	ldr	x9, [sp, #64]
  4033dc:	str	x8, [x9, #24]
  4033e0:	b	403828 <ferror@plt+0xd38>
  4033e4:	ldr	x8, [sp, #64]
  4033e8:	ldr	x9, [x8]
  4033ec:	add	x10, x9, #0x1
  4033f0:	str	x10, [x8]
  4033f4:	mov	w11, #0x0                   	// #0
  4033f8:	strb	w11, [x9]
  4033fc:	b	403470 <ferror@plt+0x980>
  403400:	ldr	x8, [sp, #64]
  403404:	ldr	x9, [x8, #16]
  403408:	ldrb	w10, [x9]
  40340c:	cmp	w10, #0x2a
  403410:	b.ne	403428 <ferror@plt+0x938>  // b.any
  403414:	ldr	x8, [sp, #64]
  403418:	ldr	x9, [x8, #16]
  40341c:	add	x9, x9, #0x1
  403420:	str	x9, [x8]
  403424:	b	403470 <ferror@plt+0x980>
  403428:	ldr	x8, [sp, #64]
  40342c:	ldr	x0, [x8, #16]
  403430:	mov	w1, #0x2f                  	// #47
  403434:	bl	4028a0 <strchr@plt>
  403438:	str	x0, [sp, #16]
  40343c:	cbz	x0, 40344c <ferror@plt+0x95c>
  403440:	ldr	x8, [sp, #16]
  403444:	str	x8, [sp, #8]
  403448:	b	403458 <ferror@plt+0x968>
  40344c:	ldr	x8, [sp, #64]
  403450:	ldr	x9, [x8, #16]
  403454:	str	x9, [sp, #8]
  403458:	ldr	x8, [sp, #8]
  40345c:	mov	x0, x8
  403460:	mov	w1, #0x3a                  	// #58
  403464:	bl	402730 <strrchr@plt>
  403468:	ldr	x8, [sp, #64]
  40346c:	str	x0, [x8]
  403470:	ldurb	w8, [x29, #-17]
  403474:	tbnz	w8, #0, 40347c <ferror@plt+0x98c>
  403478:	b	403488 <ferror@plt+0x998>
  40347c:	ldr	x8, [sp, #64]
  403480:	ldr	x9, [x8, #16]
  403484:	str	x9, [x8]
  403488:	ldr	x8, [sp, #64]
  40348c:	ldr	x9, [x8]
  403490:	cbz	x9, 40373c <ferror@plt+0xc4c>
  403494:	ldr	x8, [sp, #64]
  403498:	ldr	x9, [x8]
  40349c:	ldrb	w10, [x9]
  4034a0:	cbz	w10, 40373c <ferror@plt+0xc4c>
  4034a4:	ldr	x8, [sp, #64]
  4034a8:	ldr	x9, [x8]
  4034ac:	ldrb	w10, [x9]
  4034b0:	cmp	w10, #0x3a
  4034b4:	b.ne	4034d0 <ferror@plt+0x9e0>  // b.any
  4034b8:	ldr	x8, [sp, #64]
  4034bc:	ldr	x9, [x8]
  4034c0:	add	x10, x9, #0x1
  4034c4:	str	x10, [x8]
  4034c8:	mov	w11, #0x0                   	// #0
  4034cc:	strb	w11, [x9]
  4034d0:	ldr	x8, [sp, #64]
  4034d4:	ldr	x9, [x8]
  4034d8:	ldrb	w10, [x9]
  4034dc:	cbz	w10, 40373c <ferror@plt+0xc4c>
  4034e0:	ldr	x8, [sp, #64]
  4034e4:	ldr	x9, [x8]
  4034e8:	ldrb	w10, [x9]
  4034ec:	cmp	w10, #0x2a
  4034f0:	b.eq	40373c <ferror@plt+0xc4c>  // b.none
  4034f4:	add	x8, sp, #0x90
  4034f8:	add	x0, x8, #0x108
  4034fc:	ldr	x8, [sp, #64]
  403500:	ldr	x1, [x8]
  403504:	mov	w9, wzr
  403508:	mov	w2, w9
  40350c:	bl	4119d4 <ferror@plt+0xeee4>
  403510:	cbz	w0, 40373c <ferror@plt+0xc4c>
  403514:	mov	x8, xzr
  403518:	str	x8, [sp, #96]
  40351c:	str	x8, [sp, #88]
  403520:	ldr	x8, [sp, #40]
  403524:	ldr	w9, [x8]
  403528:	and	w9, w9, #0x4
  40352c:	cbz	w9, 40354c <ferror@plt+0xa5c>
  403530:	ldr	x8, [sp, #64]
  403534:	ldr	x0, [x8]
  403538:	adrp	x9, 435000 <memcpy@GLIBC_2.17>
  40353c:	add	x9, x9, #0x3b8
  403540:	ldr	x1, [x9]
  403544:	bl	402aa0 <getservbyname@plt>
  403548:	str	x0, [sp, #96]
  40354c:	ldr	x8, [sp, #40]
  403550:	ldr	w9, [x8]
  403554:	and	w9, w9, #0x1
  403558:	cbz	w9, 403578 <ferror@plt+0xa88>
  40355c:	ldr	x8, [sp, #64]
  403560:	ldr	x0, [x8]
  403564:	adrp	x9, 435000 <memcpy@GLIBC_2.17>
  403568:	add	x9, x9, #0x3c0
  40356c:	ldr	x1, [x9]
  403570:	bl	402aa0 <getservbyname@plt>
  403574:	str	x0, [sp, #88]
  403578:	ldr	x8, [sp, #96]
  40357c:	cbz	x8, 4035cc <ferror@plt+0xadc>
  403580:	ldr	x8, [sp, #88]
  403584:	cbz	x8, 4035cc <ferror@plt+0xadc>
  403588:	ldr	x8, [sp, #96]
  40358c:	ldr	w9, [x8, #16]
  403590:	ldr	x8, [sp, #88]
  403594:	ldr	w10, [x8, #16]
  403598:	cmp	w9, w10
  40359c:	b.eq	4035cc <ferror@plt+0xadc>  // b.none
  4035a0:	ldr	x8, [sp, #32]
  4035a4:	ldr	x0, [x8]
  4035a8:	ldr	x9, [sp, #64]
  4035ac:	ldr	x2, [x9]
  4035b0:	adrp	x1, 421000 <ferror@plt+0x1e510>
  4035b4:	add	x1, x1, #0x174
  4035b8:	bl	402ab0 <fprintf@plt>
  4035bc:	mov	x8, xzr
  4035c0:	ldr	x9, [sp, #64]
  4035c4:	str	x8, [x9, #24]
  4035c8:	b	403828 <ferror@plt+0xd38>
  4035cc:	ldr	x8, [sp, #96]
  4035d0:	cbnz	x8, 4035dc <ferror@plt+0xaec>
  4035d4:	ldr	x8, [sp, #88]
  4035d8:	str	x8, [sp, #96]
  4035dc:	ldr	x8, [sp, #96]
  4035e0:	cbz	x8, 403600 <ferror@plt+0xb10>
  4035e4:	ldr	x8, [sp, #96]
  4035e8:	ldr	w9, [x8, #16]
  4035ec:	mov	w0, w9
  4035f0:	bl	4025d0 <ntohs@plt>
  4035f4:	and	w9, w0, #0xffff
  4035f8:	str	w9, [sp, #408]
  4035fc:	b	40373c <ferror@plt+0xc4c>
  403600:	adrp	x8, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  403604:	add	x8, x8, #0xed8
  403608:	ldr	x8, [x8]
  40360c:	str	x8, [sp, #80]
  403610:	ldr	x8, [sp, #80]
  403614:	cbz	x8, 403700 <ferror@plt+0xc10>
  403618:	ldr	x8, [sp, #80]
  40361c:	ldr	x8, [x8, #24]
  403620:	adrp	x9, 435000 <memcpy@GLIBC_2.17>
  403624:	add	x9, x9, #0x3b8
  403628:	ldr	x9, [x9]
  40362c:	cmp	x8, x9
  403630:	b.ne	403644 <ferror@plt+0xb54>  // b.any
  403634:	ldr	x8, [sp, #40]
  403638:	ldr	w9, [x8]
  40363c:	and	w9, w9, #0x4
  403640:	cbnz	w9, 403670 <ferror@plt+0xb80>
  403644:	ldr	x8, [sp, #80]
  403648:	ldr	x8, [x8, #24]
  40364c:	adrp	x9, 435000 <memcpy@GLIBC_2.17>
  403650:	add	x9, x9, #0x3c0
  403654:	ldr	x9, [x9]
  403658:	cmp	x8, x9
  40365c:	b.ne	4036f0 <ferror@plt+0xc00>  // b.any
  403660:	ldr	x8, [sp, #40]
  403664:	ldr	w9, [x8]
  403668:	and	w9, w9, #0x1
  40366c:	cbz	w9, 4036f0 <ferror@plt+0xc00>
  403670:	ldr	x8, [sp, #80]
  403674:	ldr	x8, [x8, #16]
  403678:	cbz	x8, 4036f0 <ferror@plt+0xc00>
  40367c:	ldr	x8, [sp, #80]
  403680:	ldr	x0, [x8, #16]
  403684:	ldr	x8, [sp, #64]
  403688:	ldr	x1, [x8]
  40368c:	bl	4027d0 <strcmp@plt>
  403690:	cbnz	w0, 4036f0 <ferror@plt+0xc00>
  403694:	ldr	w8, [sp, #408]
  403698:	cmp	w8, #0x0
  40369c:	cset	w8, le
  4036a0:	tbnz	w8, #0, 4036e4 <ferror@plt+0xbf4>
  4036a4:	ldr	w8, [sp, #408]
  4036a8:	ldr	x9, [sp, #80]
  4036ac:	ldr	w10, [x9, #8]
  4036b0:	cmp	w8, w10
  4036b4:	b.eq	4036e4 <ferror@plt+0xbf4>  // b.none
  4036b8:	ldr	x8, [sp, #32]
  4036bc:	ldr	x0, [x8]
  4036c0:	ldr	x9, [sp, #64]
  4036c4:	ldr	x2, [x9]
  4036c8:	adrp	x1, 421000 <ferror@plt+0x1e510>
  4036cc:	add	x1, x1, #0x174
  4036d0:	bl	402ab0 <fprintf@plt>
  4036d4:	mov	x8, xzr
  4036d8:	ldr	x9, [sp, #64]
  4036dc:	str	x8, [x9, #24]
  4036e0:	b	403828 <ferror@plt+0xd38>
  4036e4:	ldr	x8, [sp, #80]
  4036e8:	ldr	w9, [x8, #8]
  4036ec:	str	w9, [sp, #408]
  4036f0:	ldr	x8, [sp, #80]
  4036f4:	ldr	x8, [x8]
  4036f8:	str	x8, [sp, #80]
  4036fc:	b	403610 <ferror@plt+0xb20>
  403700:	ldr	w8, [sp, #408]
  403704:	cmp	w8, #0x0
  403708:	cset	w8, gt
  40370c:	tbnz	w8, #0, 40373c <ferror@plt+0xc4c>
  403710:	ldr	x8, [sp, #32]
  403714:	ldr	x0, [x8]
  403718:	ldr	x9, [sp, #64]
  40371c:	ldr	x2, [x9]
  403720:	adrp	x1, 421000 <ferror@plt+0x1e510>
  403724:	add	x1, x1, #0x191
  403728:	bl	402ab0 <fprintf@plt>
  40372c:	mov	x8, xzr
  403730:	ldr	x9, [sp, #64]
  403734:	str	x8, [x9, #24]
  403738:	b	403828 <ferror@plt+0xd38>
  40373c:	ldurb	w8, [x29, #-17]
  403740:	tbnz	w8, #0, 4037c4 <ferror@plt+0xcd4>
  403744:	ldr	x8, [sp, #64]
  403748:	ldr	x9, [x8, #16]
  40374c:	ldrb	w10, [x9]
  403750:	cbz	w10, 4037c4 <ferror@plt+0xcd4>
  403754:	ldr	x8, [sp, #64]
  403758:	ldr	x9, [x8, #16]
  40375c:	ldrb	w10, [x9]
  403760:	cmp	w10, #0x2a
  403764:	b.eq	4037c4 <ferror@plt+0xcd4>  // b.none
  403768:	ldr	x8, [sp, #64]
  40376c:	ldr	x1, [x8, #16]
  403770:	ldr	w2, [sp, #132]
  403774:	add	x0, sp, #0x90
  403778:	bl	412ce8 <ferror@plt+0x101f8>
  40377c:	cbz	w0, 4037c4 <ferror@plt+0xcd4>
  403780:	ldr	x8, [sp, #64]
  403784:	ldr	x1, [x8, #16]
  403788:	ldr	w2, [sp, #132]
  40378c:	add	x0, sp, #0x90
  403790:	bl	4038e0 <ferror@plt+0xdf0>
  403794:	cbz	w0, 4037c4 <ferror@plt+0xcd4>
  403798:	ldr	x8, [sp, #32]
  40379c:	ldr	x0, [x8]
  4037a0:	ldr	x9, [sp, #64]
  4037a4:	ldr	x2, [x9, #16]
  4037a8:	adrp	x1, 421000 <ferror@plt+0x1e510>
  4037ac:	add	x1, x1, #0x1b9
  4037b0:	bl	402ab0 <fprintf@plt>
  4037b4:	mov	x8, xzr
  4037b8:	ldr	x9, [sp, #64]
  4037bc:	str	x8, [x9, #24]
  4037c0:	b	403828 <ferror@plt+0xd38>
  4037c4:	ldr	w8, [sp, #132]
  4037c8:	cbz	w8, 4037f8 <ferror@plt+0xd08>
  4037cc:	ldr	x8, [sp, #120]
  4037d0:	ldr	w9, [x8, #4]
  4037d4:	str	w9, [sp, #76]
  4037d8:	ldr	x8, [sp, #120]
  4037dc:	str	xzr, [x8, #8]
  4037e0:	ldr	x0, [sp, #120]
  4037e4:	ldr	w1, [sp, #132]
  4037e8:	bl	4039e0 <ferror@plt+0xef0>
  4037ec:	ldr	x0, [sp, #120]
  4037f0:	ldr	w1, [sp, #76]
  4037f4:	bl	403a5c <ferror@plt+0xf6c>
  4037f8:	mov	x0, #0x120                 	// #288
  4037fc:	bl	4025e0 <malloc@plt>
  403800:	str	x0, [sp, #136]
  403804:	ldr	x8, [sp, #136]
  403808:	cbz	x8, 40381c <ferror@plt+0xd2c>
  40380c:	ldr	x0, [sp, #136]
  403810:	add	x1, sp, #0x90
  403814:	mov	x2, #0x120                 	// #288
  403818:	bl	4023b0 <memcpy@plt>
  40381c:	ldr	x8, [sp, #136]
  403820:	ldr	x9, [sp, #64]
  403824:	str	x8, [x9, #24]
  403828:	ldr	x8, [sp, #64]
  40382c:	ldr	x0, [x8, #24]
  403830:	ldr	x28, [sp, #480]
  403834:	ldp	x29, x30, [sp, #464]
  403838:	add	sp, sp, #0x1f0
  40383c:	ret
  403840:	sub	sp, sp, #0x160
  403844:	stp	x29, x30, [sp, #320]
  403848:	str	x28, [sp, #336]
  40384c:	add	x29, sp, #0x140
  403850:	sub	x8, x29, #0x8
  403854:	mov	x9, #0x108                 	// #264
  403858:	mov	w10, #0x4                   	// #4
  40385c:	mov	w11, #0x28                  	// #40
  403860:	add	x12, sp, #0x2c
  403864:	str	x0, [x8]
  403868:	stur	w1, [x29, #-12]
  40386c:	ldr	x0, [x8]
  403870:	str	x0, [sp, #32]
  403874:	mov	x0, x12
  403878:	mov	w13, wzr
  40387c:	mov	w1, w13
  403880:	mov	x2, x9
  403884:	str	x8, [sp, #24]
  403888:	str	x9, [sp, #16]
  40388c:	str	w10, [sp, #12]
  403890:	str	w11, [sp, #8]
  403894:	str	x12, [sp]
  403898:	bl	402660 <memset@plt>
  40389c:	ldr	w10, [sp, #12]
  4038a0:	ldr	x8, [sp]
  4038a4:	strh	w10, [x8, #2]
  4038a8:	ldr	w11, [sp, #8]
  4038ac:	strh	w11, [x8, #6]
  4038b0:	ldr	x0, [sp, #32]
  4038b4:	mov	x1, x8
  4038b8:	ldr	x2, [sp, #16]
  4038bc:	bl	4023b0 <memcpy@plt>
  4038c0:	ldr	x8, [sp, #24]
  4038c4:	ldr	x9, [x8]
  4038c8:	ldur	w10, [x29, #-12]
  4038cc:	str	w10, [x9, #8]
  4038d0:	ldr	x28, [sp, #336]
  4038d4:	ldp	x29, x30, [sp, #320]
  4038d8:	add	sp, sp, #0x160
  4038dc:	ret
  4038e0:	sub	sp, sp, #0x50
  4038e4:	stp	x29, x30, [sp, #64]
  4038e8:	add	x29, sp, #0x40
  4038ec:	mov	w8, #0x0                   	// #0
  4038f0:	adrp	x9, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  4038f4:	add	x9, x9, #0xf0c
  4038f8:	stur	x0, [x29, #-8]
  4038fc:	stur	x1, [x29, #-16]
  403900:	stur	w2, [x29, #-20]
  403904:	stur	wzr, [x29, #-24]
  403908:	ldur	x10, [x29, #-8]
  40390c:	strh	w8, [x10, #4]
  403910:	ldr	w8, [x9]
  403914:	cbnz	w8, 403938 <ferror@plt+0xe48>
  403918:	mov	w8, #0x1                   	// #1
  40391c:	mov	w0, w8
  403920:	str	w8, [sp, #28]
  403924:	bl	402490 <sethostent@plt>
  403928:	adrp	x9, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  40392c:	add	x9, x9, #0xf0c
  403930:	ldr	w8, [sp, #28]
  403934:	str	w8, [x9]
  403938:	ldur	x0, [x29, #-16]
  40393c:	ldur	w8, [x29, #-20]
  403940:	str	x0, [sp, #16]
  403944:	cbnz	w8, 403954 <ferror@plt+0xe64>
  403948:	mov	w8, #0x2                   	// #2
  40394c:	str	w8, [sp, #12]
  403950:	b	40395c <ferror@plt+0xe6c>
  403954:	ldur	w8, [x29, #-20]
  403958:	str	w8, [sp, #12]
  40395c:	ldr	w8, [sp, #12]
  403960:	ldr	x0, [sp, #16]
  403964:	mov	w1, w8
  403968:	bl	4027a0 <gethostbyname2@plt>
  40396c:	str	x0, [sp, #32]
  403970:	ldr	x9, [sp, #32]
  403974:	cbz	x9, 403988 <ferror@plt+0xe98>
  403978:	ldur	x0, [x29, #-8]
  40397c:	ldr	x1, [sp, #32]
  403980:	bl	406acc <ferror@plt+0x3fdc>
  403984:	stur	w0, [x29, #-24]
  403988:	ldur	w8, [x29, #-20]
  40398c:	cbnz	w8, 4039c0 <ferror@plt+0xed0>
  403990:	ldur	x0, [x29, #-16]
  403994:	mov	w1, #0xa                   	// #10
  403998:	bl	4027a0 <gethostbyname2@plt>
  40399c:	str	x0, [sp, #32]
  4039a0:	ldr	x8, [sp, #32]
  4039a4:	cbz	x8, 4039c0 <ferror@plt+0xed0>
  4039a8:	ldur	x0, [x29, #-8]
  4039ac:	ldr	x1, [sp, #32]
  4039b0:	bl	406acc <ferror@plt+0x3fdc>
  4039b4:	ldur	w8, [x29, #-24]
  4039b8:	add	w8, w8, w0
  4039bc:	stur	w8, [x29, #-24]
  4039c0:	ldur	w8, [x29, #-24]
  4039c4:	cmp	w8, #0x0
  4039c8:	cset	w8, ne  // ne = any
  4039cc:	eor	w8, w8, #0x1
  4039d0:	and	w0, w8, #0x1
  4039d4:	ldp	x29, x30, [sp, #64]
  4039d8:	add	sp, sp, #0x50
  4039dc:	ret
  4039e0:	sub	sp, sp, #0x10
  4039e4:	adrp	x8, 41f000 <ferror@plt+0x1c510>
  4039e8:	add	x8, x8, #0xf48
  4039ec:	mov	x9, #0x1                   	// #1
  4039f0:	adrp	x10, 435000 <memcpy@GLIBC_2.17>
  4039f4:	add	x10, x10, #0x3c8
  4039f8:	adrp	x11, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  4039fc:	add	x11, x11, #0xea8
  403a00:	str	x0, [sp, #8]
  403a04:	str	w1, [sp, #4]
  403a08:	ldrsw	x12, [sp, #4]
  403a0c:	mov	x13, #0x28                  	// #40
  403a10:	mul	x12, x13, x12
  403a14:	add	x8, x8, x12
  403a18:	ldr	w14, [x8, #4]
  403a1c:	ldr	x8, [sp, #8]
  403a20:	ldr	w15, [x8, #4]
  403a24:	orr	w14, w15, w14
  403a28:	str	w14, [x8, #4]
  403a2c:	ldr	w14, [sp, #4]
  403a30:	mov	w8, w14
  403a34:	lsl	x8, x9, x8
  403a38:	ldr	x9, [sp, #8]
  403a3c:	ldr	x12, [x9, #8]
  403a40:	orr	x8, x12, x8
  403a44:	str	x8, [x9, #8]
  403a48:	str	wzr, [x10]
  403a4c:	ldr	w14, [sp, #4]
  403a50:	str	w14, [x11]
  403a54:	add	sp, sp, #0x10
  403a58:	ret
  403a5c:	sub	sp, sp, #0x10
  403a60:	str	x0, [sp, #8]
  403a64:	str	w1, [sp, #4]
  403a68:	ldr	w8, [sp, #4]
  403a6c:	cbz	w8, 403a7c <ferror@plt+0xf8c>
  403a70:	ldr	w8, [sp, #4]
  403a74:	ldr	x9, [sp, #8]
  403a78:	str	w8, [x9, #4]
  403a7c:	add	sp, sp, #0x10
  403a80:	ret
  403a84:	sub	sp, sp, #0x160
  403a88:	stp	x29, x30, [sp, #320]
  403a8c:	str	x28, [sp, #336]
  403a90:	add	x29, sp, #0x140
  403a94:	mov	w1, #0x2f                  	// #47
  403a98:	stur	x0, [x29, #-16]
  403a9c:	ldur	x0, [x29, #-16]
  403aa0:	bl	4028a0 <strchr@plt>
  403aa4:	cbz	x0, 403adc <ferror@plt+0xfec>
  403aa8:	ldur	x0, [x29, #-16]
  403aac:	add	x8, sp, #0x10
  403ab0:	add	x2, x8, #0x110
  403ab4:	add	x3, x8, #0x114
  403ab8:	adrp	x1, 421000 <ferror@plt+0x1e510>
  403abc:	add	x1, x1, #0x1ee
  403ac0:	bl	4029f0 <__isoc99_sscanf@plt>
  403ac4:	cmp	w0, #0x2
  403ac8:	b.eq	403ad8 <ferror@plt+0xfe8>  // b.none
  403acc:	mov	x8, xzr
  403ad0:	stur	x8, [x29, #-8]
  403ad4:	b	403b3c <ferror@plt+0x104c>
  403ad8:	b	403b10 <ferror@plt+0x1020>
  403adc:	add	x8, sp, #0x10
  403ae0:	mov	w9, #0xffffffff            	// #-1
  403ae4:	str	w9, [sp, #292]
  403ae8:	ldur	x0, [x29, #-16]
  403aec:	add	x2, x8, #0x110
  403af0:	adrp	x1, 421000 <ferror@plt+0x1e510>
  403af4:	add	x1, x1, #0x1f1
  403af8:	bl	4029f0 <__isoc99_sscanf@plt>
  403afc:	cmp	w0, #0x1
  403b00:	b.eq	403b10 <ferror@plt+0x1020>  // b.none
  403b04:	mov	x8, xzr
  403b08:	stur	x8, [x29, #-8]
  403b0c:	b	403b3c <ferror@plt+0x104c>
  403b10:	mov	x0, #0x120                 	// #288
  403b14:	bl	4025e0 <malloc@plt>
  403b18:	str	x0, [sp, #8]
  403b1c:	ldr	x8, [sp, #8]
  403b20:	cbz	x8, 403b34 <ferror@plt+0x1044>
  403b24:	ldr	x0, [sp, #8]
  403b28:	add	x1, sp, #0x10
  403b2c:	mov	x2, #0x120                 	// #288
  403b30:	bl	4023b0 <memcpy@plt>
  403b34:	ldr	x8, [sp, #8]
  403b38:	stur	x8, [x29, #-8]
  403b3c:	ldur	x0, [x29, #-8]
  403b40:	ldr	x28, [sp, #336]
  403b44:	ldp	x29, x30, [sp, #320]
  403b48:	add	sp, sp, #0x160
  403b4c:	ret
  403b50:	sub	sp, sp, #0xc0
  403b54:	stp	x29, x30, [sp, #176]
  403b58:	add	x29, sp, #0xb0
  403b5c:	mov	x8, xzr
  403b60:	adrp	x9, 435000 <memcpy@GLIBC_2.17>
  403b64:	add	x9, x9, #0x3c8
  403b68:	adrp	x10, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  403b6c:	add	x10, x10, #0xeb0
  403b70:	add	x11, x10, #0x10
  403b74:	adrp	x12, 435000 <memcpy@GLIBC_2.17>
  403b78:	add	x12, x12, #0x3d0
  403b7c:	adrp	x13, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  403b80:	add	x13, x13, #0xeec
  403b84:	adrp	x14, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  403b88:	add	x14, x14, #0xefc
  403b8c:	adrp	x15, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  403b90:	add	x15, x15, #0xef8
  403b94:	adrp	x16, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  403b98:	add	x16, x16, #0xe78
  403b9c:	adrp	x17, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  403ba0:	add	x17, x17, #0xe80
  403ba4:	adrp	x18, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  403ba8:	add	x18, x18, #0xee0
  403bac:	stur	wzr, [x29, #-4]
  403bb0:	stur	w0, [x29, #-8]
  403bb4:	stur	x1, [x29, #-16]
  403bb8:	stur	wzr, [x29, #-20]
  403bbc:	stur	wzr, [x29, #-24]
  403bc0:	stur	wzr, [x29, #-28]
  403bc4:	stur	x8, [x29, #-40]
  403bc8:	stur	x8, [x29, #-48]
  403bcc:	stur	wzr, [x29, #-56]
  403bd0:	str	x9, [sp, #88]
  403bd4:	str	x10, [sp, #80]
  403bd8:	str	x11, [sp, #72]
  403bdc:	str	x12, [sp, #64]
  403be0:	str	x13, [sp, #56]
  403be4:	str	x14, [sp, #48]
  403be8:	str	x15, [sp, #40]
  403bec:	str	x16, [sp, #32]
  403bf0:	str	x17, [sp, #24]
  403bf4:	str	x18, [sp, #16]
  403bf8:	ldur	w0, [x29, #-8]
  403bfc:	ldur	x1, [x29, #-16]
  403c00:	adrp	x2, 421000 <ferror@plt+0x1e510>
  403c04:	add	x2, x2, #0x1f4
  403c08:	adrp	x3, 41f000 <ferror@plt+0x1c510>
  403c0c:	add	x3, x3, #0xa40
  403c10:	mov	x8, xzr
  403c14:	mov	x4, x8
  403c18:	bl	4027c0 <getopt_long@plt>
  403c1c:	stur	w0, [x29, #-52]
  403c20:	mov	w9, #0xffffffff            	// #-1
  403c24:	cmp	w0, w9
  403c28:	b.eq	404210 <ferror@plt+0x1720>  // b.none
  403c2c:	ldur	w8, [x29, #-52]
  403c30:	subs	w8, w8, #0x30
  403c34:	mov	w9, w8
  403c38:	ubfx	x9, x9, #0, #32
  403c3c:	cmp	x9, #0xd4
  403c40:	str	x9, [sp, #8]
  403c44:	b.hi	404208 <ferror@plt+0x1718>  // b.pmore
  403c48:	adrp	x8, 41f000 <ferror@plt+0x1c510>
  403c4c:	add	x8, x8, #0x508
  403c50:	ldr	x11, [sp, #8]
  403c54:	ldrsw	x10, [x8, x11, lsl #2]
  403c58:	add	x9, x8, x10
  403c5c:	br	x9
  403c60:	mov	w8, #0x1                   	// #1
  403c64:	adrp	x9, 440000 <stdin@@GLIBC_2.17+0x7168>
  403c68:	add	x9, x9, #0x768
  403c6c:	str	w8, [x9]
  403c70:	b	40420c <ferror@plt+0x171c>
  403c74:	mov	w8, #0x1                   	// #1
  403c78:	adrp	x9, 440000 <stdin@@GLIBC_2.17+0x7168>
  403c7c:	add	x9, x9, #0x760
  403c80:	str	w8, [x9]
  403c84:	b	40420c <ferror@plt+0x171c>
  403c88:	mov	w8, #0x1                   	// #1
  403c8c:	ldr	x9, [sp, #16]
  403c90:	str	w8, [x9]
  403c94:	b	40420c <ferror@plt+0x171c>
  403c98:	mov	w8, #0x1                   	// #1
  403c9c:	ldr	x9, [sp, #16]
  403ca0:	str	w8, [x9]
  403ca4:	adrp	x10, 440000 <stdin@@GLIBC_2.17+0x7168>
  403ca8:	add	x10, x10, #0x738
  403cac:	ldr	w8, [x10]
  403cb0:	add	w8, w8, #0x1
  403cb4:	str	w8, [x10]
  403cb8:	b	40420c <ferror@plt+0x171c>
  403cbc:	adrp	x8, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  403cc0:	add	x8, x8, #0xee4
  403cc4:	mov	w9, #0x1                   	// #1
  403cc8:	str	w9, [x8]
  403ccc:	b	40420c <ferror@plt+0x171c>
  403cd0:	adrp	x8, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  403cd4:	add	x8, x8, #0xee8
  403cd8:	mov	w9, #0x1                   	// #1
  403cdc:	str	w9, [x8]
  403ce0:	b	40420c <ferror@plt+0x171c>
  403ce4:	ldr	x8, [sp, #56]
  403ce8:	ldr	w9, [x8]
  403cec:	add	w9, w9, #0x1
  403cf0:	str	w9, [x8]
  403cf4:	bl	404744 <ferror@plt+0x1c54>
  403cf8:	b	40420c <ferror@plt+0x171c>
  403cfc:	mov	w8, #0x1                   	// #1
  403d00:	ldr	x9, [sp, #16]
  403d04:	str	w8, [x9]
  403d08:	adrp	x10, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  403d0c:	add	x10, x10, #0xef0
  403d10:	ldr	w8, [x10]
  403d14:	add	w8, w8, #0x1
  403d18:	str	w8, [x10]
  403d1c:	b	40420c <ferror@plt+0x171c>
  403d20:	adrp	x8, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  403d24:	add	x8, x8, #0xef4
  403d28:	mov	w9, #0x1                   	// #1
  403d2c:	str	w9, [x8]
  403d30:	b	40420c <ferror@plt+0x171c>
  403d34:	ldr	x0, [sp, #80]
  403d38:	mov	w1, #0x1                   	// #1
  403d3c:	mov	w8, #0x1                   	// #1
  403d40:	and	w2, w8, #0x1
  403d44:	bl	404b0c <ferror@plt+0x201c>
  403d48:	b	40420c <ferror@plt+0x171c>
  403d4c:	ldr	x0, [sp, #80]
  403d50:	mov	w8, wzr
  403d54:	mov	w1, w8
  403d58:	mov	w8, #0x1                   	// #1
  403d5c:	and	w2, w8, #0x1
  403d60:	bl	404b0c <ferror@plt+0x201c>
  403d64:	b	40420c <ferror@plt+0x171c>
  403d68:	ldr	x0, [sp, #80]
  403d6c:	mov	w1, #0xa                   	// #10
  403d70:	mov	w8, #0x1                   	// #1
  403d74:	and	w2, w8, #0x1
  403d78:	bl	404b0c <ferror@plt+0x201c>
  403d7c:	b	40420c <ferror@plt+0x171c>
  403d80:	ldr	x0, [sp, #80]
  403d84:	mov	w1, #0x2                   	// #2
  403d88:	mov	w8, #0x1                   	// #1
  403d8c:	and	w2, w8, #0x1
  403d90:	bl	404b0c <ferror@plt+0x201c>
  403d94:	b	40420c <ferror@plt+0x171c>
  403d98:	ldr	x0, [sp, #80]
  403d9c:	mov	w1, #0x3                   	// #3
  403da0:	mov	w8, #0x1                   	// #1
  403da4:	and	w2, w8, #0x1
  403da8:	bl	404b0c <ferror@plt+0x201c>
  403dac:	b	40420c <ferror@plt+0x171c>
  403db0:	ldr	x0, [sp, #80]
  403db4:	mov	w1, #0x1                   	// #1
  403db8:	bl	4039e0 <ferror@plt+0xef0>
  403dbc:	b	40420c <ferror@plt+0x171c>
  403dc0:	ldr	x0, [sp, #80]
  403dc4:	mov	w1, #0x28                  	// #40
  403dc8:	bl	4039e0 <ferror@plt+0xef0>
  403dcc:	b	40420c <ferror@plt+0x171c>
  403dd0:	ldr	x0, [sp, #80]
  403dd4:	mov	w1, #0x1e                  	// #30
  403dd8:	bl	4039e0 <ferror@plt+0xef0>
  403ddc:	b	40420c <ferror@plt+0x171c>
  403de0:	mov	w8, #0xfff                 	// #4095
  403de4:	stur	w8, [x29, #-56]
  403de8:	b	40420c <ferror@plt+0x171c>
  403dec:	mov	w8, #0x480                 	// #1152
  403df0:	stur	w8, [x29, #-56]
  403df4:	b	40420c <ferror@plt+0x171c>
  403df8:	ldr	x0, [sp, #80]
  403dfc:	mov	w1, #0x2                   	// #2
  403e00:	bl	4039e0 <ferror@plt+0xef0>
  403e04:	b	40420c <ferror@plt+0x171c>
  403e08:	ldr	x0, [sp, #80]
  403e0c:	mov	w1, #0xa                   	// #10
  403e10:	bl	4039e0 <ferror@plt+0xef0>
  403e14:	b	40420c <ferror@plt+0x171c>
  403e18:	ldr	x0, [sp, #80]
  403e1c:	mov	w1, #0x11                  	// #17
  403e20:	bl	4039e0 <ferror@plt+0xef0>
  403e24:	b	40420c <ferror@plt+0x171c>
  403e28:	ldr	x0, [sp, #80]
  403e2c:	mov	w1, #0x2c                  	// #44
  403e30:	bl	4039e0 <ferror@plt+0xef0>
  403e34:	b	40420c <ferror@plt+0x171c>
  403e38:	ldr	x8, [sp, #24]
  403e3c:	ldr	x0, [x8]
  403e40:	adrp	x1, 421000 <ferror@plt+0x1e510>
  403e44:	add	x1, x1, #0x21c
  403e48:	bl	4027d0 <strcmp@plt>
  403e4c:	cbnz	w0, 403e60 <ferror@plt+0x1370>
  403e50:	ldr	x0, [sp, #80]
  403e54:	mov	w1, #0x2                   	// #2
  403e58:	bl	4039e0 <ferror@plt+0xef0>
  403e5c:	b	403fb4 <ferror@plt+0x14c4>
  403e60:	ldr	x8, [sp, #24]
  403e64:	ldr	x0, [x8]
  403e68:	adrp	x1, 421000 <ferror@plt+0x1e510>
  403e6c:	add	x1, x1, #0x221
  403e70:	bl	4027d0 <strcmp@plt>
  403e74:	cbnz	w0, 403e88 <ferror@plt+0x1398>
  403e78:	ldr	x0, [sp, #80]
  403e7c:	mov	w1, #0xa                   	// #10
  403e80:	bl	4039e0 <ferror@plt+0xef0>
  403e84:	b	403fb4 <ferror@plt+0x14c4>
  403e88:	ldr	x8, [sp, #24]
  403e8c:	ldr	x0, [x8]
  403e90:	adrp	x1, 422000 <ferror@plt+0x1f510>
  403e94:	add	x1, x1, #0xdc4
  403e98:	bl	4027d0 <strcmp@plt>
  403e9c:	cbnz	w0, 403eb0 <ferror@plt+0x13c0>
  403ea0:	ldr	x0, [sp, #80]
  403ea4:	mov	w1, #0x11                  	// #17
  403ea8:	bl	4039e0 <ferror@plt+0xef0>
  403eac:	b	403fb4 <ferror@plt+0x14c4>
  403eb0:	ldr	x8, [sp, #24]
  403eb4:	ldr	x0, [x8]
  403eb8:	adrp	x1, 422000 <ferror@plt+0x1f510>
  403ebc:	add	x1, x1, #0xe30
  403ec0:	bl	4027d0 <strcmp@plt>
  403ec4:	cbnz	w0, 403ed8 <ferror@plt+0x13e8>
  403ec8:	ldr	x0, [sp, #80]
  403ecc:	mov	w1, #0x1                   	// #1
  403ed0:	bl	4039e0 <ferror@plt+0xef0>
  403ed4:	b	403fb4 <ferror@plt+0x14c4>
  403ed8:	ldr	x8, [sp, #24]
  403edc:	ldr	x0, [x8]
  403ee0:	adrp	x1, 422000 <ferror@plt+0x1f510>
  403ee4:	add	x1, x1, #0xdc1
  403ee8:	bl	4027d0 <strcmp@plt>
  403eec:	cbnz	w0, 403f00 <ferror@plt+0x1410>
  403ef0:	ldr	x0, [sp, #80]
  403ef4:	mov	w1, #0x10                  	// #16
  403ef8:	bl	4039e0 <ferror@plt+0xef0>
  403efc:	b	403fb4 <ferror@plt+0x14c4>
  403f00:	ldr	x8, [sp, #24]
  403f04:	ldr	x0, [x8]
  403f08:	adrp	x1, 421000 <ferror@plt+0x1e510>
  403f0c:	add	x1, x1, #0x227
  403f10:	bl	4027d0 <strcmp@plt>
  403f14:	cbnz	w0, 403f28 <ferror@plt+0x1438>
  403f18:	ldr	x0, [sp, #80]
  403f1c:	mov	w1, #0x1e                  	// #30
  403f20:	bl	4039e0 <ferror@plt+0xef0>
  403f24:	b	403fb4 <ferror@plt+0x14c4>
  403f28:	ldr	x8, [sp, #24]
  403f2c:	ldr	x0, [x8]
  403f30:	adrp	x1, 421000 <ferror@plt+0x1e510>
  403f34:	add	x1, x1, #0x22c
  403f38:	bl	4027d0 <strcmp@plt>
  403f3c:	cbnz	w0, 403f50 <ferror@plt+0x1460>
  403f40:	ldr	x0, [sp, #80]
  403f44:	mov	w1, #0x28                  	// #40
  403f48:	bl	4039e0 <ferror@plt+0xef0>
  403f4c:	b	403fb4 <ferror@plt+0x14c4>
  403f50:	ldr	x8, [sp, #24]
  403f54:	ldr	x0, [x8]
  403f58:	adrp	x1, 421000 <ferror@plt+0x1e510>
  403f5c:	add	x1, x1, #0x232
  403f60:	bl	4027d0 <strcmp@plt>
  403f64:	cbnz	w0, 403f78 <ferror@plt+0x1488>
  403f68:	ldr	x0, [sp, #80]
  403f6c:	mov	w1, #0x2c                  	// #44
  403f70:	bl	4039e0 <ferror@plt+0xef0>
  403f74:	b	403fb4 <ferror@plt+0x14c4>
  403f78:	ldr	x8, [sp, #24]
  403f7c:	ldr	x0, [x8]
  403f80:	adrp	x1, 421000 <ferror@plt+0x1e510>
  403f84:	add	x1, x1, #0x236
  403f88:	bl	4027d0 <strcmp@plt>
  403f8c:	cbnz	w0, 403f94 <ferror@plt+0x14a4>
  403f90:	bl	404bac <ferror@plt+0x20bc>
  403f94:	ldr	x8, [sp, #32]
  403f98:	ldr	x0, [x8]
  403f9c:	ldr	x9, [sp, #24]
  403fa0:	ldr	x2, [x9]
  403fa4:	adrp	x1, 421000 <ferror@plt+0x1e510>
  403fa8:	add	x1, x1, #0x23b
  403fac:	bl	402ab0 <fprintf@plt>
  403fb0:	bl	404bd8 <ferror@plt+0x20e8>
  403fb4:	b	40420c <ferror@plt+0x171c>
  403fb8:	ldur	w8, [x29, #-24]
  403fbc:	cbnz	w8, 403ffc <ferror@plt+0x150c>
  403fc0:	ldr	x8, [sp, #80]
  403fc4:	str	wzr, [x8]
  403fc8:	ldur	w9, [x29, #-56]
  403fcc:	cbz	w9, 403fdc <ferror@plt+0x14ec>
  403fd0:	ldur	w8, [x29, #-56]
  403fd4:	str	w8, [sp, #4]
  403fd8:	b	403fe4 <ferror@plt+0x14f4>
  403fdc:	mov	w8, #0xb37                 	// #2871
  403fe0:	str	w8, [sp, #4]
  403fe4:	ldr	w8, [sp, #4]
  403fe8:	stur	w8, [x29, #-56]
  403fec:	mov	w8, #0x1                   	// #1
  403ff0:	stur	w8, [x29, #-24]
  403ff4:	ldr	x9, [sp, #88]
  403ff8:	str	wzr, [x9]
  403ffc:	ldr	x8, [sp, #24]
  404000:	ldr	x9, [x8]
  404004:	stur	x9, [x29, #-72]
  404008:	stur	x9, [x29, #-64]
  40400c:	ldur	x0, [x29, #-64]
  404010:	mov	w1, #0x2c                  	// #44
  404014:	bl	4028a0 <strchr@plt>
  404018:	stur	x0, [x29, #-72]
  40401c:	cbz	x0, 40402c <ferror@plt+0x153c>
  404020:	ldur	x8, [x29, #-72]
  404024:	mov	w9, #0x0                   	// #0
  404028:	strb	w9, [x8]
  40402c:	ldur	x1, [x29, #-64]
  404030:	ldr	x0, [sp, #80]
  404034:	bl	404c08 <ferror@plt+0x2118>
  404038:	cbz	w0, 404058 <ferror@plt+0x1568>
  40403c:	ldr	x8, [sp, #32]
  404040:	ldr	x0, [x8]
  404044:	ldur	x2, [x29, #-64]
  404048:	adrp	x1, 421000 <ferror@plt+0x1e510>
  40404c:	add	x1, x1, #0x257
  404050:	bl	402ab0 <fprintf@plt>
  404054:	bl	404bd8 <ferror@plt+0x20e8>
  404058:	ldur	x8, [x29, #-72]
  40405c:	add	x8, x8, #0x1
  404060:	stur	x8, [x29, #-64]
  404064:	ldur	x8, [x29, #-72]
  404068:	cbnz	x8, 40400c <ferror@plt+0x151c>
  40406c:	b	40420c <ferror@plt+0x171c>
  404070:	mov	w8, #0x1                   	// #1
  404074:	stur	w8, [x29, #-28]
  404078:	b	40420c <ferror@plt+0x171c>
  40407c:	ldr	x8, [sp, #24]
  404080:	ldr	x9, [x8]
  404084:	stur	x9, [x29, #-40]
  404088:	b	40420c <ferror@plt+0x171c>
  40408c:	ldur	x8, [x29, #-48]
  404090:	cbz	x8, 4040b4 <ferror@plt+0x15c4>
  404094:	ldr	x8, [sp, #32]
  404098:	ldr	x0, [x8]
  40409c:	adrp	x1, 421000 <ferror@plt+0x1e510>
  4040a0:	add	x1, x1, #0x27c
  4040a4:	bl	402ab0 <fprintf@plt>
  4040a8:	mov	w9, #0xffffffff            	// #-1
  4040ac:	mov	w0, w9
  4040b0:	bl	402400 <exit@plt>
  4040b4:	ldr	x8, [sp, #24]
  4040b8:	ldr	x9, [x8]
  4040bc:	ldrb	w10, [x9]
  4040c0:	cmp	w10, #0x2d
  4040c4:	b.ne	4040dc <ferror@plt+0x15ec>  // b.any
  4040c8:	adrp	x8, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  4040cc:	add	x8, x8, #0xe98
  4040d0:	ldr	x8, [x8]
  4040d4:	stur	x8, [x29, #-48]
  4040d8:	b	4040f4 <ferror@plt+0x1604>
  4040dc:	ldr	x8, [sp, #24]
  4040e0:	ldr	x0, [x8]
  4040e4:	adrp	x1, 424000 <ferror@plt+0x21510>
  4040e8:	add	x1, x1, #0xa8
  4040ec:	bl	402930 <fopen64@plt>
  4040f0:	stur	x0, [x29, #-48]
  4040f4:	ldur	x8, [x29, #-48]
  4040f8:	cbnz	x8, 404110 <ferror@plt+0x1620>
  4040fc:	adrp	x0, 421000 <ferror@plt+0x1e510>
  404100:	add	x0, x0, #0x297
  404104:	bl	402420 <perror@plt>
  404108:	mov	w0, #0xffffffff            	// #-1
  40410c:	bl	402400 <exit@plt>
  404110:	b	40420c <ferror@plt+0x171c>
  404114:	adrp	x0, 421000 <ferror@plt+0x1e510>
  404118:	add	x0, x0, #0x2a9
  40411c:	adrp	x1, 41f000 <ferror@plt+0x1c510>
  404120:	add	x1, x1, #0xf40
  404124:	bl	402a50 <printf@plt>
  404128:	mov	w8, wzr
  40412c:	mov	w0, w8
  404130:	bl	402400 <exit@plt>
  404134:	ldr	x8, [sp, #40]
  404138:	ldr	w9, [x8]
  40413c:	add	w9, w9, #0x1
  404140:	str	w9, [x8]
  404144:	bl	404d3c <ferror@plt+0x224c>
  404148:	cmp	w0, #0x0
  40414c:	cset	w8, gt
  404150:	tbnz	w8, #0, 404174 <ferror@plt+0x1684>
  404154:	ldr	x8, [sp, #32]
  404158:	ldr	x0, [x8]
  40415c:	adrp	x1, 421000 <ferror@plt+0x1e510>
  404160:	add	x1, x1, #0x2c4
  404164:	bl	402ab0 <fprintf@plt>
  404168:	mov	w9, #0x1                   	// #1
  40416c:	mov	w0, w9
  404170:	bl	402400 <exit@plt>
  404174:	ldr	x8, [sp, #48]
  404178:	ldr	w9, [x8]
  40417c:	add	w9, w9, #0x1
  404180:	str	w9, [x8]
  404184:	bl	404744 <ferror@plt+0x1c54>
  404188:	b	40420c <ferror@plt+0x171c>
  40418c:	ldr	x8, [sp, #24]
  404190:	ldr	x0, [x8]
  404194:	bl	418cac <ferror@plt+0x161bc>
  404198:	cbz	w0, 4041a4 <ferror@plt+0x16b4>
  40419c:	mov	w0, #0x1                   	// #1
  4041a0:	bl	402400 <exit@plt>
  4041a4:	b	40420c <ferror@plt+0x171c>
  4041a8:	adrp	x8, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  4041ac:	add	x8, x8, #0xf00
  4041b0:	mov	w9, #0x1                   	// #1
  4041b4:	str	w9, [x8]
  4041b8:	b	40420c <ferror@plt+0x171c>
  4041bc:	adrp	x8, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  4041c0:	add	x8, x8, #0xf04
  4041c4:	mov	w9, #0x1                   	// #1
  4041c8:	str	w9, [x8]
  4041cc:	b	40420c <ferror@plt+0x171c>
  4041d0:	mov	w8, #0x1                   	// #1
  4041d4:	ldr	x9, [sp, #80]
  4041d8:	strb	w8, [x9, #24]
  4041dc:	b	40420c <ferror@plt+0x171c>
  4041e0:	adrp	x8, 435000 <memcpy@GLIBC_2.17>
  4041e4:	add	x8, x8, #0x3cc
  4041e8:	str	wzr, [x8]
  4041ec:	b	40420c <ferror@plt+0x171c>
  4041f0:	adrp	x8, 440000 <stdin@@GLIBC_2.17+0x7168>
  4041f4:	add	x8, x8, #0x73c
  4041f8:	mov	w9, #0x1                   	// #1
  4041fc:	str	w9, [x8]
  404200:	b	40420c <ferror@plt+0x171c>
  404204:	bl	404bac <ferror@plt+0x20bc>
  404208:	bl	404bd8 <ferror@plt+0x20e8>
  40420c:	b	403bf8 <ferror@plt+0x1108>
  404210:	adrp	x8, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  404214:	add	x8, x8, #0xe88
  404218:	ldr	w9, [x8]
  40421c:	ldur	w10, [x29, #-8]
  404220:	subs	w9, w10, w9
  404224:	stur	w9, [x29, #-8]
  404228:	ldrsw	x8, [x8]
  40422c:	ldur	x11, [x29, #-16]
  404230:	mov	x12, #0x8                   	// #8
  404234:	mul	x8, x12, x8
  404238:	add	x8, x11, x8
  40423c:	stur	x8, [x29, #-16]
  404240:	ldur	w9, [x29, #-28]
  404244:	cbz	w9, 40426c <ferror@plt+0x177c>
  404248:	bl	404d44 <ferror@plt+0x2254>
  40424c:	ldr	x8, [sp, #88]
  404250:	ldr	w9, [x8]
  404254:	cbz	w9, 40426c <ferror@plt+0x177c>
  404258:	ldur	w8, [x29, #-8]
  40425c:	cbnz	w8, 40426c <ferror@plt+0x177c>
  404260:	mov	w8, wzr
  404264:	mov	w0, w8
  404268:	bl	402400 <exit@plt>
  40426c:	ldur	w8, [x29, #-8]
  404270:	cmp	w8, #0x0
  404274:	cset	w8, le
  404278:	tbnz	w8, #0, 404398 <ferror@plt+0x18a8>
  40427c:	ldur	x8, [x29, #-16]
  404280:	ldr	x0, [x8]
  404284:	adrp	x1, 421000 <ferror@plt+0x1e510>
  404288:	add	x1, x1, #0x2e1
  40428c:	bl	4027d0 <strcmp@plt>
  404290:	cbnz	w0, 4042ec <ferror@plt+0x17fc>
  404294:	ldur	x8, [x29, #-16]
  404298:	add	x8, x8, #0x8
  40429c:	stur	x8, [x29, #-16]
  4042a0:	ldur	w9, [x29, #-8]
  4042a4:	subs	w9, w9, #0x1
  4042a8:	stur	w9, [x29, #-8]
  4042ac:	cmp	w9, #0x0
  4042b0:	cset	w9, gt
  4042b4:	tbnz	w9, #0, 4042bc <ferror@plt+0x17cc>
  4042b8:	bl	41326c <ferror@plt+0x1077c>
  4042bc:	ldur	w8, [x29, #-20]
  4042c0:	cbnz	w8, 4042c8 <ferror@plt+0x17d8>
  4042c4:	stur	wzr, [x29, #-56]
  4042c8:	ldur	x8, [x29, #-16]
  4042cc:	ldr	x0, [x8]
  4042d0:	bl	404f2c <ferror@plt+0x243c>
  4042d4:	ldur	w9, [x29, #-56]
  4042d8:	orr	w9, w9, w0
  4042dc:	stur	w9, [x29, #-56]
  4042e0:	mov	w9, #0x1                   	// #1
  4042e4:	stur	w9, [x29, #-20]
  4042e8:	b	40437c <ferror@plt+0x188c>
  4042ec:	ldur	x8, [x29, #-16]
  4042f0:	ldr	x0, [x8]
  4042f4:	adrp	x1, 421000 <ferror@plt+0x1e510>
  4042f8:	add	x1, x1, #0x2e7
  4042fc:	bl	4027d0 <strcmp@plt>
  404300:	cbz	w0, 40431c <ferror@plt+0x182c>
  404304:	ldur	x8, [x29, #-16]
  404308:	ldr	x0, [x8]
  40430c:	adrp	x1, 421000 <ferror@plt+0x1e510>
  404310:	add	x1, x1, #0x2ef
  404314:	bl	4027d0 <strcmp@plt>
  404318:	cbnz	w0, 404378 <ferror@plt+0x1888>
  40431c:	ldur	x8, [x29, #-16]
  404320:	add	x8, x8, #0x8
  404324:	stur	x8, [x29, #-16]
  404328:	ldur	w9, [x29, #-8]
  40432c:	subs	w9, w9, #0x1
  404330:	stur	w9, [x29, #-8]
  404334:	cmp	w9, #0x0
  404338:	cset	w9, gt
  40433c:	tbnz	w9, #0, 404344 <ferror@plt+0x1854>
  404340:	bl	41326c <ferror@plt+0x1077c>
  404344:	ldur	w8, [x29, #-20]
  404348:	cbnz	w8, 404354 <ferror@plt+0x1864>
  40434c:	mov	w8, #0xfff                 	// #4095
  404350:	stur	w8, [x29, #-56]
  404354:	ldur	x8, [x29, #-16]
  404358:	ldr	x0, [x8]
  40435c:	bl	404f2c <ferror@plt+0x243c>
  404360:	ldur	w9, [x29, #-56]
  404364:	bic	w9, w9, w0
  404368:	stur	w9, [x29, #-56]
  40436c:	mov	w9, #0x1                   	// #1
  404370:	stur	w9, [x29, #-20]
  404374:	b	40437c <ferror@plt+0x188c>
  404378:	b	404398 <ferror@plt+0x18a8>
  40437c:	ldur	w8, [x29, #-8]
  404380:	subs	w8, w8, #0x1
  404384:	stur	w8, [x29, #-8]
  404388:	ldur	x9, [x29, #-16]
  40438c:	add	x9, x9, #0x8
  404390:	stur	x9, [x29, #-16]
  404394:	b	40426c <ferror@plt+0x177c>
  404398:	ldr	x8, [sp, #88]
  40439c:	ldr	w9, [x8]
  4043a0:	cbz	w9, 4043d8 <ferror@plt+0x18e8>
  4043a4:	ldur	w8, [x29, #-56]
  4043a8:	cbz	w8, 4043b8 <ferror@plt+0x18c8>
  4043ac:	ldur	w8, [x29, #-56]
  4043b0:	str	w8, [sp]
  4043b4:	b	4043c0 <ferror@plt+0x18d0>
  4043b8:	mov	w8, #0xb37                 	// #2871
  4043bc:	str	w8, [sp]
  4043c0:	ldr	w8, [sp]
  4043c4:	stur	w8, [x29, #-56]
  4043c8:	ldr	x0, [sp, #80]
  4043cc:	adrp	x1, 421000 <ferror@plt+0x1e510>
  4043d0:	add	x1, x1, #0x2f4
  4043d4:	bl	404c08 <ferror@plt+0x2118>
  4043d8:	ldur	w1, [x29, #-56]
  4043dc:	ldr	x0, [sp, #80]
  4043e0:	bl	403a5c <ferror@plt+0xf6c>
  4043e4:	ldr	x0, [sp, #80]
  4043e8:	bl	4050e4 <ferror@plt+0x25f4>
  4043ec:	adrp	x8, 440000 <stdin@@GLIBC_2.17+0x7168>
  4043f0:	add	x8, x8, #0x768
  4043f4:	ldr	w9, [x8]
  4043f8:	cbnz	w9, 404424 <ferror@plt+0x1934>
  4043fc:	adrp	x8, 440000 <stdin@@GLIBC_2.17+0x7168>
  404400:	add	x8, x8, #0x760
  404404:	ldr	w9, [x8]
  404408:	cbz	w9, 404424 <ferror@plt+0x1934>
  40440c:	ldr	x8, [sp, #80]
  404410:	ldr	w9, [x8]
  404414:	mov	w10, #0x477                 	// #1143
  404418:	and	w9, w9, w10
  40441c:	cbz	w9, 404424 <ferror@plt+0x1934>
  404420:	bl	405220 <ferror@plt+0x2730>
  404424:	ldr	x8, [sp, #80]
  404428:	ldr	w9, [x8]
  40442c:	cbnz	w9, 404450 <ferror@plt+0x1960>
  404430:	ldr	x8, [sp, #32]
  404434:	ldr	x0, [x8]
  404438:	adrp	x1, 421000 <ferror@plt+0x1e510>
  40443c:	add	x1, x1, #0x2f8
  404440:	bl	402ab0 <fprintf@plt>
  404444:	mov	w9, wzr
  404448:	mov	w0, w9
  40444c:	bl	402400 <exit@plt>
  404450:	ldr	x8, [sp, #80]
  404454:	ldr	x9, [x8, #8]
  404458:	cbnz	x9, 40447c <ferror@plt+0x198c>
  40445c:	ldr	x8, [sp, #32]
  404460:	ldr	x0, [x8]
  404464:	adrp	x1, 421000 <ferror@plt+0x1e510>
  404468:	add	x1, x1, #0x328
  40446c:	bl	402ab0 <fprintf@plt>
  404470:	mov	w9, wzr
  404474:	mov	w0, w9
  404478:	bl	402400 <exit@plt>
  40447c:	ldr	x8, [sp, #80]
  404480:	ldr	w9, [x8, #4]
  404484:	cbnz	w9, 4044a8 <ferror@plt+0x19b8>
  404488:	ldr	x8, [sp, #32]
  40448c:	ldr	x0, [x8]
  404490:	adrp	x1, 421000 <ferror@plt+0x1e510>
  404494:	add	x1, x1, #0x353
  404498:	bl	402ab0 <fprintf@plt>
  40449c:	mov	w9, wzr
  4044a0:	mov	w0, w9
  4044a4:	bl	402400 <exit@plt>
  4044a8:	ldur	x8, [x29, #-40]
  4044ac:	cbz	x8, 404558 <ferror@plt+0x1a68>
  4044b0:	adrp	x8, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  4044b4:	add	x8, x8, #0xe90
  4044b8:	ldr	x8, [x8]
  4044bc:	stur	x8, [x29, #-80]
  4044c0:	ldr	x8, [sp, #80]
  4044c4:	ldr	w9, [x8]
  4044c8:	and	w9, w9, #0x1
  4044cc:	cbnz	w9, 4044f0 <ferror@plt+0x1a00>
  4044d0:	ldr	x8, [sp, #32]
  4044d4:	ldr	x0, [x8]
  4044d8:	adrp	x1, 421000 <ferror@plt+0x1e510>
  4044dc:	add	x1, x1, #0x383
  4044e0:	bl	402ab0 <fprintf@plt>
  4044e4:	mov	w9, wzr
  4044e8:	mov	w0, w9
  4044ec:	bl	402400 <exit@plt>
  4044f0:	ldur	x8, [x29, #-40]
  4044f4:	ldrb	w9, [x8]
  4044f8:	cmp	w9, #0x2d
  4044fc:	b.eq	404530 <ferror@plt+0x1a40>  // b.none
  404500:	ldur	x0, [x29, #-40]
  404504:	adrp	x1, 422000 <ferror@plt+0x1f510>
  404508:	add	x1, x1, #0xe66
  40450c:	bl	402930 <fopen64@plt>
  404510:	stur	x0, [x29, #-80]
  404514:	ldur	x8, [x29, #-40]
  404518:	cbnz	x8, 404530 <ferror@plt+0x1a40>
  40451c:	adrp	x0, 421000 <ferror@plt+0x1e510>
  404520:	add	x0, x0, #0x3b5
  404524:	bl	402420 <perror@plt>
  404528:	mov	w0, #0xffffffff            	// #-1
  40452c:	bl	402400 <exit@plt>
  404530:	ldur	x1, [x29, #-80]
  404534:	ldr	x0, [sp, #80]
  404538:	mov	w2, #0x6                   	// #6
  40453c:	bl	4053f8 <ferror@plt+0x2908>
  404540:	ldur	x8, [x29, #-80]
  404544:	mov	x0, x8
  404548:	bl	4028f0 <fflush@plt>
  40454c:	mov	w9, wzr
  404550:	mov	w0, w9
  404554:	bl	402400 <exit@plt>
  404558:	ldur	w1, [x29, #-8]
  40455c:	ldur	x2, [x29, #-16]
  404560:	ldur	x3, [x29, #-48]
  404564:	ldr	x0, [sp, #72]
  404568:	bl	411484 <ferror@plt+0xe994>
  40456c:	cbz	w0, 404574 <ferror@plt+0x1a84>
  404570:	bl	404bd8 <ferror@plt+0x20e8>
  404574:	ldr	x8, [sp, #80]
  404578:	ldr	w9, [x8]
  40457c:	ldr	w10, [x8]
  404580:	subs	w10, w10, #0x1
  404584:	and	w9, w9, w10
  404588:	cbnz	w9, 404598 <ferror@plt+0x1aa8>
  40458c:	mov	w8, #0x1                   	// #1
  404590:	ldr	x9, [sp, #64]
  404594:	str	w8, [x9, #24]
  404598:	ldr	x8, [sp, #80]
  40459c:	ldr	w9, [x8, #4]
  4045a0:	ldr	w10, [x8, #4]
  4045a4:	subs	w10, w10, #0x1
  4045a8:	and	w9, w9, w10
  4045ac:	cbnz	w9, 4045bc <ferror@plt+0x1acc>
  4045b0:	mov	w8, #0x1                   	// #1
  4045b4:	ldr	x9, [sp, #64]
  4045b8:	str	w8, [x9, #64]
  4045bc:	adrp	x8, 435000 <memcpy@GLIBC_2.17>
  4045c0:	add	x8, x8, #0x3cc
  4045c4:	ldr	w9, [x8]
  4045c8:	cbz	w9, 4045d0 <ferror@plt+0x1ae0>
  4045cc:	bl	40559c <ferror@plt+0x2aac>
  4045d0:	adrp	x8, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  4045d4:	add	x8, x8, #0xe90
  4045d8:	ldr	x0, [x8]
  4045dc:	bl	4028f0 <fflush@plt>
  4045e0:	adrp	x8, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  4045e4:	add	x8, x8, #0xef4
  4045e8:	ldr	w9, [x8]
  4045ec:	cbz	w9, 4045fc <ferror@plt+0x1b0c>
  4045f0:	ldr	x0, [sp, #80]
  4045f4:	bl	405610 <ferror@plt+0x2b20>
  4045f8:	bl	402400 <exit@plt>
  4045fc:	ldr	x8, [sp, #80]
  404600:	ldr	w9, [x8]
  404604:	and	w9, w9, #0x200
  404608:	cbz	w9, 404614 <ferror@plt+0x1b24>
  40460c:	ldr	x0, [sp, #80]
  404610:	bl	4057b8 <ferror@plt+0x2cc8>
  404614:	ldr	x8, [sp, #80]
  404618:	ldr	w9, [x8]
  40461c:	and	w9, w9, #0x180
  404620:	cbz	w9, 40462c <ferror@plt+0x1b3c>
  404624:	ldr	x0, [sp, #80]
  404628:	bl	405940 <ferror@plt+0x2e50>
  40462c:	ldr	x8, [sp, #80]
  404630:	ldr	w9, [x8]
  404634:	and	w9, w9, #0x70
  404638:	cbz	w9, 404644 <ferror@plt+0x1b54>
  40463c:	ldr	x0, [sp, #80]
  404640:	bl	405a1c <ferror@plt+0x2f2c>
  404644:	ldr	x8, [sp, #80]
  404648:	ldr	w9, [x8]
  40464c:	and	w9, w9, #0x8
  404650:	cbz	w9, 40465c <ferror@plt+0x1b6c>
  404654:	ldr	x0, [sp, #80]
  404658:	bl	405f50 <ferror@plt+0x3460>
  40465c:	ldr	x8, [sp, #80]
  404660:	ldr	w9, [x8]
  404664:	and	w9, w9, #0x4
  404668:	cbz	w9, 404674 <ferror@plt+0x1b84>
  40466c:	ldr	x0, [sp, #80]
  404670:	bl	4060e4 <ferror@plt+0x35f4>
  404674:	ldr	x8, [sp, #80]
  404678:	ldr	w9, [x8]
  40467c:	and	w9, w9, #0x1
  404680:	cbz	w9, 40468c <ferror@plt+0x1b9c>
  404684:	ldr	x0, [sp, #80]
  404688:	bl	406278 <ferror@plt+0x3788>
  40468c:	ldr	x8, [sp, #80]
  404690:	ldr	w9, [x8]
  404694:	and	w9, w9, #0x2
  404698:	cbz	w9, 4046a4 <ferror@plt+0x1bb4>
  40469c:	ldr	x0, [sp, #80]
  4046a0:	bl	4064bc <ferror@plt+0x39cc>
  4046a4:	ldr	x8, [sp, #80]
  4046a8:	ldr	w9, [x8]
  4046ac:	and	w9, w9, #0x400
  4046b0:	cbz	w9, 4046bc <ferror@plt+0x1bcc>
  4046b4:	ldr	x0, [sp, #80]
  4046b8:	bl	406548 <ferror@plt+0x3a58>
  4046bc:	ldr	x8, [sp, #80]
  4046c0:	ldr	w9, [x8]
  4046c4:	and	w9, w9, #0x1800
  4046c8:	cbz	w9, 4046d4 <ferror@plt+0x1be4>
  4046cc:	ldr	x0, [sp, #80]
  4046d0:	bl	4065d4 <ferror@plt+0x3ae4>
  4046d4:	ldr	x8, [sp, #80]
  4046d8:	ldr	w9, [x8]
  4046dc:	and	w9, w9, #0x2000
  4046e0:	cbz	w9, 4046ec <ferror@plt+0x1bfc>
  4046e4:	ldr	x0, [sp, #80]
  4046e8:	bl	4066a4 <ferror@plt+0x3bb4>
  4046ec:	ldr	x8, [sp, #80]
  4046f0:	ldr	w9, [x8]
  4046f4:	and	w9, w9, #0x4000
  4046f8:	cbz	w9, 404704 <ferror@plt+0x1c14>
  4046fc:	ldr	x0, [sp, #80]
  404700:	bl	40670c <ferror@plt+0x3c1c>
  404704:	ldr	x8, [sp, #56]
  404708:	ldr	w9, [x8]
  40470c:	cbnz	w9, 404728 <ferror@plt+0x1c38>
  404710:	ldr	x8, [sp, #48]
  404714:	ldr	w9, [x8]
  404718:	cbnz	w9, 404728 <ferror@plt+0x1c38>
  40471c:	ldr	x8, [sp, #40]
  404720:	ldr	w9, [x8]
  404724:	cbz	w9, 40472c <ferror@plt+0x1c3c>
  404728:	bl	4067f0 <ferror@plt+0x3d00>
  40472c:	bl	406894 <ferror@plt+0x3da4>
  404730:	mov	w8, wzr
  404734:	mov	w0, w8
  404738:	ldp	x29, x30, [sp, #176]
  40473c:	add	sp, sp, #0xc0
  404740:	ret
  404744:	stp	x29, x30, [sp, #-32]!
  404748:	str	x28, [sp, #16]
  40474c:	mov	x29, sp
  404750:	sub	sp, sp, #0x930
  404754:	adrp	x0, 421000 <ferror@plt+0x1e510>
  404758:	add	x0, x0, #0x475
  40475c:	bl	402a80 <getenv@plt>
  404760:	str	x0, [sp, #88]
  404764:	cbz	x0, 404774 <ferror@plt+0x1c84>
  404768:	ldr	x8, [sp, #88]
  40476c:	str	x8, [sp, #80]
  404770:	b	404780 <ferror@plt+0x1c90>
  404774:	adrp	x8, 421000 <ferror@plt+0x1e510>
  404778:	add	x8, x8, #0x47f
  40477c:	str	x8, [sp, #80]
  404780:	ldr	x8, [sp, #80]
  404784:	stur	x8, [x29, #-8]
  404788:	adrp	x8, 421000 <ferror@plt+0x1e510>
  40478c:	add	x8, x8, #0x486
  404790:	str	x8, [sp, #1272]
  404794:	adrp	x8, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  404798:	add	x8, x8, #0xf10
  40479c:	ldr	w9, [x8]
  4047a0:	cbz	w9, 4047a8 <ferror@plt+0x1cb8>
  4047a4:	b	404afc <ferror@plt+0x200c>
  4047a8:	mov	w8, #0x1                   	// #1
  4047ac:	adrp	x9, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  4047b0:	add	x9, x9, #0xf10
  4047b4:	str	w8, [x9]
  4047b8:	ldur	x1, [x29, #-8]
  4047bc:	add	x9, sp, #0x520
  4047c0:	mov	x0, x9
  4047c4:	mov	x2, #0x400                 	// #1024
  4047c8:	str	x9, [sp, #72]
  4047cc:	bl	4151c0 <ferror@plt+0x126d0>
  4047d0:	ldr	x9, [sp, #72]
  4047d4:	mov	x0, x9
  4047d8:	bl	4023e0 <strlen@plt>
  4047dc:	cbz	x0, 404804 <ferror@plt+0x1d14>
  4047e0:	add	x8, sp, #0x520
  4047e4:	mov	x0, x8
  4047e8:	str	x8, [sp, #64]
  4047ec:	bl	4023e0 <strlen@plt>
  4047f0:	subs	x8, x0, #0x1
  4047f4:	ldr	x9, [sp, #64]
  4047f8:	ldrb	w10, [x9, x8]
  4047fc:	cmp	w10, #0x2f
  404800:	b.eq	404814 <ferror@plt+0x1d24>  // b.none
  404804:	add	x0, sp, #0x520
  404808:	adrp	x1, 421000 <ferror@plt+0x1e510>
  40480c:	add	x1, x1, #0x484
  404810:	bl	402640 <strcat@plt>
  404814:	add	x8, sp, #0x520
  404818:	mov	x0, x8
  40481c:	str	x8, [sp, #56]
  404820:	bl	4023e0 <strlen@plt>
  404824:	str	w0, [sp, #1308]
  404828:	ldr	x0, [sp, #56]
  40482c:	bl	402520 <opendir@plt>
  404830:	str	x0, [sp, #1296]
  404834:	ldr	x8, [sp, #1296]
  404838:	cbnz	x8, 404840 <ferror@plt+0x1d50>
  40483c:	b	404afc <ferror@plt+0x200c>
  404840:	ldr	x0, [sp, #1296]
  404844:	bl	402870 <readdir64@plt>
  404848:	stur	x0, [x29, #-16]
  40484c:	cbz	x0, 404af4 <ferror@plt+0x2004>
  404850:	ldur	x8, [x29, #-16]
  404854:	add	x0, x8, #0x13
  404858:	adrp	x1, 421000 <ferror@plt+0x1e510>
  40485c:	add	x1, x1, #0x492
  404860:	add	x2, sp, #0x4d4
  404864:	add	x3, sp, #0x4c7
  404868:	bl	4029f0 <__isoc99_sscanf@plt>
  40486c:	cmp	w0, #0x1
  404870:	b.eq	404878 <ferror@plt+0x1d88>  // b.none
  404874:	b	404840 <ferror@plt+0x1d50>
  404878:	ldr	w0, [sp, #1236]
  40487c:	add	x1, sp, #0x508
  404880:	bl	406c04 <ferror@plt+0x4114>
  404884:	cbz	w0, 404894 <ferror@plt+0x1da4>
  404888:	ldr	x0, [sp, #1272]
  40488c:	bl	4026f0 <strdup@plt>
  404890:	str	x0, [sp, #1288]
  404894:	ldrsw	x8, [sp, #1308]
  404898:	add	x9, sp, #0x520
  40489c:	add	x0, x9, x8
  4048a0:	ldrsw	x8, [sp, #1308]
  4048a4:	mov	x10, #0x400                 	// #1024
  4048a8:	subs	x1, x10, x8
  4048ac:	ldr	w3, [sp, #1236]
  4048b0:	adrp	x2, 421000 <ferror@plt+0x1e510>
  4048b4:	add	x2, x2, #0x497
  4048b8:	str	x9, [sp, #48]
  4048bc:	bl	402560 <snprintf@plt>
  4048c0:	ldr	x8, [sp, #48]
  4048c4:	mov	x0, x8
  4048c8:	bl	4023e0 <strlen@plt>
  4048cc:	str	w0, [sp, #1232]
  4048d0:	ldr	x0, [sp, #48]
  4048d4:	bl	402520 <opendir@plt>
  4048d8:	str	x0, [sp, #1224]
  4048dc:	cbnz	x0, 4048ec <ferror@plt+0x1dfc>
  4048e0:	ldr	x0, [sp, #1288]
  4048e4:	bl	402850 <free@plt>
  4048e8:	b	404840 <ferror@plt+0x1d50>
  4048ec:	add	x8, sp, #0x4e0
  4048f0:	mov	w9, #0x0                   	// #0
  4048f4:	strb	w9, [sp, #1248]
  4048f8:	str	x8, [sp, #1240]
  4048fc:	ldr	x0, [sp, #1224]
  404900:	bl	402870 <readdir64@plt>
  404904:	str	x0, [sp, #1264]
  404908:	cbz	x0, 404ae0 <ferror@plt+0x1ff0>
  40490c:	adrp	x8, 421000 <ferror@plt+0x1e510>
  404910:	add	x8, x8, #0x49e
  404914:	str	x8, [sp, #1208]
  404918:	ldr	x8, [sp, #1264]
  40491c:	add	x0, x8, #0x13
  404920:	adrp	x1, 421000 <ferror@plt+0x1e510>
  404924:	add	x1, x1, #0x492
  404928:	add	x2, sp, #0x470
  40492c:	add	x3, sp, #0x4c7
  404930:	bl	4029f0 <__isoc99_sscanf@plt>
  404934:	cmp	w0, #0x1
  404938:	b.eq	404940 <ferror@plt+0x1e50>  // b.none
  40493c:	b	4048fc <ferror@plt+0x1e0c>
  404940:	ldrsw	x8, [sp, #1232]
  404944:	add	x9, sp, #0x520
  404948:	add	x0, x9, x8
  40494c:	ldrsw	x8, [sp, #1232]
  404950:	mov	x10, #0x400                 	// #1024
  404954:	subs	x1, x10, x8
  404958:	ldr	w3, [sp, #1136]
  40495c:	adrp	x2, 422000 <ferror@plt+0x1f510>
  404960:	add	x2, x2, #0x3ad
  404964:	str	x9, [sp, #40]
  404968:	bl	402560 <snprintf@plt>
  40496c:	ldr	x8, [sp, #40]
  404970:	mov	x0, x8
  404974:	add	x1, sp, #0x474
  404978:	mov	x2, #0x3f                  	// #63
  40497c:	bl	4024d0 <readlink@plt>
  404980:	str	x0, [sp, #1128]
  404984:	ldr	x8, [sp, #1128]
  404988:	mov	x9, #0xffffffffffffffff    	// #-1
  40498c:	cmp	x8, x9
  404990:	b.ne	404998 <ferror@plt+0x1ea8>  // b.any
  404994:	b	4048fc <ferror@plt+0x1e0c>
  404998:	ldr	x8, [sp, #1128]
  40499c:	add	x9, sp, #0x474
  4049a0:	add	x8, x9, x8
  4049a4:	mov	w10, #0x0                   	// #0
  4049a8:	strb	w10, [x8]
  4049ac:	ldr	x1, [sp, #1208]
  4049b0:	ldr	x0, [sp, #1208]
  4049b4:	str	x9, [sp, #32]
  4049b8:	str	x1, [sp, #24]
  4049bc:	bl	4023e0 <strlen@plt>
  4049c0:	ldr	x8, [sp, #32]
  4049c4:	str	x0, [sp, #16]
  4049c8:	mov	x0, x8
  4049cc:	ldr	x1, [sp, #24]
  4049d0:	ldr	x2, [sp, #16]
  4049d4:	bl	402620 <strncmp@plt>
  4049d8:	cbz	w0, 4049e0 <ferror@plt+0x1ef0>
  4049dc:	b	4048fc <ferror@plt+0x1e0c>
  4049e0:	add	x0, sp, #0x474
  4049e4:	adrp	x1, 421000 <ferror@plt+0x1e510>
  4049e8:	add	x1, x1, #0x4a7
  4049ec:	add	x2, sp, #0x4b4
  4049f0:	bl	4029f0 <__isoc99_sscanf@plt>
  4049f4:	ldur	x3, [x29, #-8]
  4049f8:	ldr	w4, [sp, #1236]
  4049fc:	ldr	x8, [sp, #1264]
  404a00:	add	x5, x8, #0x13
  404a04:	add	x8, sp, #0x68
  404a08:	mov	x0, x8
  404a0c:	mov	x1, #0x400                 	// #1024
  404a10:	adrp	x2, 421000 <ferror@plt+0x1e510>
  404a14:	add	x2, x2, #0x4b3
  404a18:	str	x8, [sp, #8]
  404a1c:	bl	402560 <snprintf@plt>
  404a20:	ldr	x8, [sp, #8]
  404a24:	mov	x0, x8
  404a28:	add	x1, sp, #0x500
  404a2c:	bl	406c2c <ferror@plt+0x413c>
  404a30:	cmp	w0, #0x0
  404a34:	cset	w9, gt
  404a38:	tbnz	w9, #0, 404a48 <ferror@plt+0x1f58>
  404a3c:	ldr	x0, [sp, #1272]
  404a40:	bl	4026f0 <strdup@plt>
  404a44:	str	x0, [sp, #1280]
  404a48:	ldr	x8, [sp, #1240]
  404a4c:	ldrb	w9, [x8]
  404a50:	cbnz	w9, 404ab8 <ferror@plt+0x1fc8>
  404a54:	ldur	x3, [x29, #-8]
  404a58:	ldr	w4, [sp, #1236]
  404a5c:	add	x8, sp, #0x68
  404a60:	mov	x0, x8
  404a64:	mov	x1, #0x400                 	// #1024
  404a68:	adrp	x2, 421000 <ferror@plt+0x1e510>
  404a6c:	add	x2, x2, #0x4bf
  404a70:	str	x8, [sp]
  404a74:	bl	402560 <snprintf@plt>
  404a78:	ldr	x8, [sp]
  404a7c:	mov	x0, x8
  404a80:	adrp	x1, 424000 <ferror@plt+0x21510>
  404a84:	add	x1, x1, #0xa8
  404a88:	bl	402930 <fopen64@plt>
  404a8c:	str	x0, [sp, #96]
  404a90:	cbz	x0, 404ab8 <ferror@plt+0x1fc8>
  404a94:	ldr	x0, [sp, #96]
  404a98:	ldr	x2, [sp, #1240]
  404a9c:	adrp	x1, 421000 <ferror@plt+0x1e510>
  404aa0:	add	x1, x1, #0x4ca
  404aa4:	bl	402610 <__isoc99_fscanf@plt>
  404aa8:	cmp	w0, #0x1
  404aac:	b.ge	404ab0 <ferror@plt+0x1fc0>  // b.tcont
  404ab0:	ldr	x0, [sp, #96]
  404ab4:	bl	4025a0 <fclose@plt>
  404ab8:	ldr	w0, [sp, #1204]
  404abc:	ldr	x1, [sp, #1240]
  404ac0:	ldr	w2, [sp, #1236]
  404ac4:	ldr	w3, [sp, #1136]
  404ac8:	ldr	x4, [sp, #1288]
  404acc:	ldr	x5, [sp, #1280]
  404ad0:	bl	406c54 <ferror@plt+0x4164>
  404ad4:	ldr	x0, [sp, #1280]
  404ad8:	bl	402850 <free@plt>
  404adc:	b	4048fc <ferror@plt+0x1e0c>
  404ae0:	ldr	x0, [sp, #1288]
  404ae4:	bl	402850 <free@plt>
  404ae8:	ldr	x0, [sp, #1224]
  404aec:	bl	402700 <closedir@plt>
  404af0:	b	404840 <ferror@plt+0x1d50>
  404af4:	ldr	x0, [sp, #1296]
  404af8:	bl	402700 <closedir@plt>
  404afc:	add	sp, sp, #0x930
  404b00:	ldr	x28, [sp, #16]
  404b04:	ldp	x29, x30, [sp], #32
  404b08:	ret
  404b0c:	sub	sp, sp, #0x10
  404b10:	mov	w8, #0x1                   	// #1
  404b14:	str	x0, [sp, #8]
  404b18:	str	w1, [sp, #4]
  404b1c:	and	w8, w2, w8
  404b20:	strb	w8, [sp, #3]
  404b24:	ldrb	w8, [sp, #3]
  404b28:	tbnz	w8, #0, 404b30 <ferror@plt+0x2040>
  404b2c:	b	404b7c <ferror@plt+0x208c>
  404b30:	ldrsw	x8, [sp, #4]
  404b34:	mov	x9, #0x28                  	// #40
  404b38:	mul	x8, x9, x8
  404b3c:	adrp	x9, 420000 <ferror@plt+0x1d510>
  404b40:	add	x9, x9, #0x650
  404b44:	add	x8, x9, x8
  404b48:	ldr	w10, [x8, #4]
  404b4c:	ldr	x8, [sp, #8]
  404b50:	ldr	w11, [x8, #4]
  404b54:	orr	w10, w11, w10
  404b58:	str	w10, [x8, #4]
  404b5c:	ldr	w10, [sp, #4]
  404b60:	mov	w11, #0x1                   	// #1
  404b64:	lsl	w10, w11, w10
  404b68:	ldr	x8, [sp, #8]
  404b6c:	ldr	w11, [x8]
  404b70:	orr	w10, w11, w10
  404b74:	str	w10, [x8]
  404b78:	b	404b98 <ferror@plt+0x20a8>
  404b7c:	ldr	w8, [sp, #4]
  404b80:	mov	w9, #0x1                   	// #1
  404b84:	lsl	w8, w9, w8
  404b88:	ldr	x10, [sp, #8]
  404b8c:	ldr	w9, [x10]
  404b90:	bic	w8, w9, w8
  404b94:	str	w8, [x10]
  404b98:	adrp	x8, 435000 <memcpy@GLIBC_2.17>
  404b9c:	add	x8, x8, #0x3c8
  404ba0:	str	wzr, [x8]
  404ba4:	add	sp, sp, #0x10
  404ba8:	ret
  404bac:	sub	sp, sp, #0x20
  404bb0:	stp	x29, x30, [sp, #16]
  404bb4:	add	x29, sp, #0x10
  404bb8:	adrp	x8, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  404bbc:	add	x8, x8, #0xe90
  404bc0:	mov	w9, wzr
  404bc4:	ldr	x0, [x8]
  404bc8:	stur	w9, [x29, #-4]
  404bcc:	bl	406da0 <ferror@plt+0x42b0>
  404bd0:	ldur	w0, [x29, #-4]
  404bd4:	bl	402400 <exit@plt>
  404bd8:	sub	sp, sp, #0x20
  404bdc:	stp	x29, x30, [sp, #16]
  404be0:	add	x29, sp, #0x10
  404be4:	adrp	x8, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  404be8:	add	x8, x8, #0xe78
  404bec:	mov	w0, #0xffffffff            	// #-1
  404bf0:	ldr	x8, [x8]
  404bf4:	stur	w0, [x29, #-4]
  404bf8:	mov	x0, x8
  404bfc:	bl	406da0 <ferror@plt+0x42b0>
  404c00:	ldur	w0, [x29, #-4]
  404c04:	bl	402400 <exit@plt>
  404c08:	stp	x29, x30, [sp, #-32]!
  404c0c:	str	x28, [sp, #16]
  404c10:	mov	x29, sp
  404c14:	sub	sp, sp, #0x780
  404c18:	adrp	x8, 420000 <ferror@plt+0x1d510>
  404c1c:	add	x8, x8, #0x8a8
  404c20:	mov	x2, #0x750                 	// #1872
  404c24:	mov	w9, #0x1                   	// #1
  404c28:	add	x10, sp, #0x18
  404c2c:	stur	x0, [x29, #-16]
  404c30:	stur	x1, [x29, #-24]
  404c34:	mov	x0, x10
  404c38:	mov	x1, x8
  404c3c:	str	w9, [sp, #4]
  404c40:	bl	4023b0 <memcpy@plt>
  404c44:	ldr	w9, [sp, #4]
  404c48:	strb	w9, [sp, #23]
  404c4c:	ldur	x8, [x29, #-24]
  404c50:	ldrb	w11, [x8]
  404c54:	cmp	w11, #0x21
  404c58:	b.ne	404c70 <ferror@plt+0x2180>  // b.any
  404c5c:	mov	w8, #0x0                   	// #0
  404c60:	strb	w8, [sp, #23]
  404c64:	ldur	x9, [x29, #-24]
  404c68:	add	x9, x9, #0x1
  404c6c:	stur	x9, [x29, #-24]
  404c70:	str	wzr, [sp, #16]
  404c74:	ldr	w8, [sp, #16]
  404c78:	mov	w9, w8
  404c7c:	cmp	x9, #0x1a
  404c80:	b.cs	404d20 <ferror@plt+0x2230>  // b.hs, b.nlast
  404c84:	ldur	x0, [x29, #-24]
  404c88:	ldr	w8, [sp, #16]
  404c8c:	mov	w9, w8
  404c90:	mov	x10, #0x48                  	// #72
  404c94:	mul	x9, x10, x9
  404c98:	add	x10, sp, #0x18
  404c9c:	add	x9, x10, x9
  404ca0:	ldr	x1, [x9]
  404ca4:	bl	4027d0 <strcmp@plt>
  404ca8:	cbz	w0, 404cb0 <ferror@plt+0x21c0>
  404cac:	b	404d10 <ferror@plt+0x2220>
  404cb0:	ldr	w8, [sp, #16]
  404cb4:	mov	w9, w8
  404cb8:	mov	x10, #0x48                  	// #72
  404cbc:	mul	x9, x10, x9
  404cc0:	add	x10, sp, #0x18
  404cc4:	add	x9, x10, x9
  404cc8:	add	x9, x9, #0x8
  404ccc:	str	x9, [sp, #8]
  404cd0:	ldr	x8, [sp, #8]
  404cd4:	ldr	w9, [x8]
  404cd8:	cmp	w9, #0xf
  404cdc:	b.eq	404d08 <ferror@plt+0x2218>  // b.none
  404ce0:	ldur	x0, [x29, #-16]
  404ce4:	ldr	x8, [sp, #8]
  404ce8:	ldr	w1, [x8]
  404cec:	ldrb	w9, [sp, #23]
  404cf0:	and	w2, w9, #0x1
  404cf4:	bl	404b0c <ferror@plt+0x201c>
  404cf8:	ldr	x8, [sp, #8]
  404cfc:	add	x8, x8, #0x4
  404d00:	str	x8, [sp, #8]
  404d04:	b	404cd0 <ferror@plt+0x21e0>
  404d08:	stur	wzr, [x29, #-4]
  404d0c:	b	404d28 <ferror@plt+0x2238>
  404d10:	ldr	w8, [sp, #16]
  404d14:	add	w8, w8, #0x1
  404d18:	str	w8, [sp, #16]
  404d1c:	b	404c74 <ferror@plt+0x2184>
  404d20:	mov	w8, #0xffffffff            	// #-1
  404d24:	stur	w8, [x29, #-4]
  404d28:	ldur	w0, [x29, #-4]
  404d2c:	add	sp, sp, #0x780
  404d30:	ldr	x28, [sp, #16]
  404d34:	ldp	x29, x30, [sp], #32
  404d38:	ret
  404d3c:	mov	w0, #0xffffffff            	// #-1
  404d40:	ret
  404d44:	sub	sp, sp, #0x60
  404d48:	stp	x29, x30, [sp, #80]
  404d4c:	add	x29, sp, #0x50
  404d50:	add	x0, sp, #0x14
  404d54:	bl	406dcc <ferror@plt+0x42dc>
  404d58:	cmp	w0, #0x0
  404d5c:	cset	w8, ge  // ge = tcont
  404d60:	tbnz	w8, #0, 404d70 <ferror@plt+0x2280>
  404d64:	adrp	x0, 422000 <ferror@plt+0x1f510>
  404d68:	add	x0, x0, #0x9e
  404d6c:	bl	402420 <perror@plt>
  404d70:	adrp	x0, 422000 <ferror@plt+0x1f510>
  404d74:	add	x0, x0, #0xaf
  404d78:	adrp	x1, 422000 <ferror@plt+0x1f510>
  404d7c:	add	x1, x1, #0xb4
  404d80:	add	x2, sp, #0x10
  404d84:	bl	406ec4 <ferror@plt+0x43d4>
  404d88:	cmp	w0, #0x0
  404d8c:	cset	w8, ge  // ge = tcont
  404d90:	tbnz	w8, #0, 404da0 <ferror@plt+0x22b0>
  404d94:	adrp	x0, 422000 <ferror@plt+0x1f510>
  404d98:	add	x0, x0, #0xbe
  404d9c:	bl	402420 <perror@plt>
  404da0:	ldr	w1, [sp, #20]
  404da4:	adrp	x0, 422000 <ferror@plt+0x1f510>
  404da8:	add	x0, x0, #0xcf
  404dac:	bl	402a50 <printf@plt>
  404db0:	ldr	w8, [sp, #28]
  404db4:	ldr	w9, [sp, #36]
  404db8:	add	w1, w8, w9
  404dbc:	ldr	w2, [sp, #16]
  404dc0:	ldr	w8, [sp, #28]
  404dc4:	ldr	w9, [sp, #40]
  404dc8:	ldr	w10, [sp, #60]
  404dcc:	add	w9, w9, w10
  404dd0:	ldr	w10, [sp, #36]
  404dd4:	subs	w9, w9, w10
  404dd8:	subs	w3, w8, w9
  404ddc:	ldr	w4, [sp, #32]
  404de0:	ldr	w5, [sp, #36]
  404de4:	adrp	x11, 422000 <ferror@plt+0x1f510>
  404de8:	add	x11, x11, #0xda
  404dec:	mov	x0, x11
  404df0:	bl	402a50 <printf@plt>
  404df4:	adrp	x11, 424000 <ferror@plt+0x21510>
  404df8:	add	x11, x11, #0x45a
  404dfc:	mov	x0, x11
  404e00:	str	x11, [sp, #8]
  404e04:	bl	402a50 <printf@plt>
  404e08:	adrp	x11, 422000 <ferror@plt+0x1f510>
  404e0c:	add	x11, x11, #0x115
  404e10:	mov	x0, x11
  404e14:	bl	402a50 <printf@plt>
  404e18:	ldr	w8, [sp, #48]
  404e1c:	ldr	w9, [sp, #68]
  404e20:	add	w1, w8, w9
  404e24:	ldr	w2, [sp, #48]
  404e28:	ldr	w3, [sp, #68]
  404e2c:	adrp	x11, 422000 <ferror@plt+0x1f510>
  404e30:	add	x11, x11, #0x139
  404e34:	mov	x0, x11
  404e38:	bl	402a50 <printf@plt>
  404e3c:	ldr	w8, [sp, #44]
  404e40:	ldr	w9, [sp, #64]
  404e44:	add	w1, w8, w9
  404e48:	ldr	w2, [sp, #44]
  404e4c:	ldr	w3, [sp, #64]
  404e50:	adrp	x11, 422000 <ferror@plt+0x1f510>
  404e54:	add	x11, x11, #0x14f
  404e58:	mov	x0, x11
  404e5c:	bl	402a50 <printf@plt>
  404e60:	ldr	w8, [sp, #40]
  404e64:	ldr	w9, [sp, #60]
  404e68:	add	w1, w8, w9
  404e6c:	ldr	w2, [sp, #40]
  404e70:	ldr	w3, [sp, #60]
  404e74:	adrp	x11, 422000 <ferror@plt+0x1f510>
  404e78:	add	x11, x11, #0x165
  404e7c:	mov	x0, x11
  404e80:	bl	402a50 <printf@plt>
  404e84:	ldr	w8, [sp, #48]
  404e88:	ldr	w9, [sp, #44]
  404e8c:	add	w8, w8, w9
  404e90:	ldr	w9, [sp, #40]
  404e94:	add	w8, w8, w9
  404e98:	ldr	w9, [sp, #68]
  404e9c:	add	w8, w8, w9
  404ea0:	ldr	w9, [sp, #64]
  404ea4:	add	w8, w8, w9
  404ea8:	ldr	w9, [sp, #60]
  404eac:	add	w1, w8, w9
  404eb0:	ldr	w8, [sp, #48]
  404eb4:	ldr	w9, [sp, #44]
  404eb8:	add	w8, w8, w9
  404ebc:	ldr	w9, [sp, #40]
  404ec0:	add	w2, w8, w9
  404ec4:	ldr	w8, [sp, #68]
  404ec8:	ldr	w9, [sp, #64]
  404ecc:	add	w8, w8, w9
  404ed0:	ldr	w9, [sp, #60]
  404ed4:	add	w3, w8, w9
  404ed8:	adrp	x11, 422000 <ferror@plt+0x1f510>
  404edc:	add	x11, x11, #0x17b
  404ee0:	mov	x0, x11
  404ee4:	bl	402a50 <printf@plt>
  404ee8:	ldr	w8, [sp, #52]
  404eec:	ldr	w9, [sp, #72]
  404ef0:	add	w1, w8, w9
  404ef4:	ldr	w2, [sp, #52]
  404ef8:	ldr	w3, [sp, #72]
  404efc:	adrp	x11, 422000 <ferror@plt+0x1f510>
  404f00:	add	x11, x11, #0x192
  404f04:	mov	x0, x11
  404f08:	bl	402a50 <printf@plt>
  404f0c:	ldr	x11, [sp, #8]
  404f10:	mov	x0, x11
  404f14:	bl	402a50 <printf@plt>
  404f18:	mov	w8, wzr
  404f1c:	mov	w0, w8
  404f20:	ldp	x29, x30, [sp, #80]
  404f24:	add	sp, sp, #0x60
  404f28:	ret
  404f2c:	sub	sp, sp, #0x30
  404f30:	stp	x29, x30, [sp, #32]
  404f34:	add	x29, sp, #0x20
  404f38:	adrp	x1, 422000 <ferror@plt+0x1f510>
  404f3c:	add	x1, x1, #0x2d2
  404f40:	str	x0, [sp, #16]
  404f44:	ldr	x0, [sp, #16]
  404f48:	bl	4026b0 <strcasecmp@plt>
  404f4c:	cbz	w0, 404f64 <ferror@plt+0x2474>
  404f50:	ldr	x0, [sp, #16]
  404f54:	adrp	x1, 422000 <ferror@plt+0x1f510>
  404f58:	add	x1, x1, #0x2d8
  404f5c:	bl	4026b0 <strcasecmp@plt>
  404f60:	cbnz	w0, 404f70 <ferror@plt+0x2480>
  404f64:	mov	w8, #0x80                  	// #128
  404f68:	stur	w8, [x29, #-4]
  404f6c:	b	4050d4 <ferror@plt+0x25e4>
  404f70:	ldr	x0, [sp, #16]
  404f74:	adrp	x1, 422000 <ferror@plt+0x1f510>
  404f78:	add	x1, x1, #0x2df
  404f7c:	bl	4026b0 <strcasecmp@plt>
  404f80:	cbnz	w0, 404f90 <ferror@plt+0x24a0>
  404f84:	mov	w8, #0x8                   	// #8
  404f88:	stur	w8, [x29, #-4]
  404f8c:	b	4050d4 <ferror@plt+0x25e4>
  404f90:	ldr	x0, [sp, #16]
  404f94:	adrp	x1, 422000 <ferror@plt+0x1f510>
  404f98:	add	x1, x1, #0x26c
  404f9c:	bl	4026b0 <strcasecmp@plt>
  404fa0:	cbnz	w0, 404fb0 <ferror@plt+0x24c0>
  404fa4:	mov	w8, #0x2                   	// #2
  404fa8:	stur	w8, [x29, #-4]
  404fac:	b	4050d4 <ferror@plt+0x25e4>
  404fb0:	ldr	x0, [sp, #16]
  404fb4:	adrp	x1, 421000 <ferror@plt+0x1e510>
  404fb8:	add	x1, x1, #0x2f4
  404fbc:	bl	4026b0 <strcasecmp@plt>
  404fc0:	cbnz	w0, 404fd0 <ferror@plt+0x24e0>
  404fc4:	mov	w8, #0xfff                 	// #4095
  404fc8:	stur	w8, [x29, #-4]
  404fcc:	b	4050d4 <ferror@plt+0x25e4>
  404fd0:	ldr	x0, [sp, #16]
  404fd4:	adrp	x1, 422000 <ferror@plt+0x1f510>
  404fd8:	add	x1, x1, #0x2ac
  404fdc:	bl	4026b0 <strcasecmp@plt>
  404fe0:	cbnz	w0, 404ff0 <ferror@plt+0x2500>
  404fe4:	mov	w8, #0xb7f                 	// #2943
  404fe8:	stur	w8, [x29, #-4]
  404fec:	b	4050d4 <ferror@plt+0x25e4>
  404ff0:	ldr	x0, [sp, #16]
  404ff4:	adrp	x1, 422000 <ferror@plt+0x1f510>
  404ff8:	add	x1, x1, #0x2e7
  404ffc:	bl	4026b0 <strcasecmp@plt>
  405000:	cbnz	w0, 405010 <ferror@plt+0x2520>
  405004:	mov	w8, #0xb7b                 	// #2939
  405008:	stur	w8, [x29, #-4]
  40500c:	b	4050d4 <ferror@plt+0x25e4>
  405010:	ldr	x0, [sp, #16]
  405014:	adrp	x1, 422000 <ferror@plt+0x1f510>
  405018:	add	x1, x1, #0x2f4
  40501c:	bl	4026b0 <strcasecmp@plt>
  405020:	cbnz	w0, 405030 <ferror@plt+0x2540>
  405024:	mov	w8, #0x48                  	// #72
  405028:	stur	w8, [x29, #-4]
  40502c:	b	4050d4 <ferror@plt+0x25e4>
  405030:	ldr	x0, [sp, #16]
  405034:	adrp	x1, 422000 <ferror@plt+0x1f510>
  405038:	add	x1, x1, #0x2fb
  40503c:	bl	4026b0 <strcasecmp@plt>
  405040:	cbnz	w0, 405050 <ferror@plt+0x2560>
  405044:	mov	w8, #0xfb7                 	// #4023
  405048:	stur	w8, [x29, #-4]
  40504c:	b	4050d4 <ferror@plt+0x25e4>
  405050:	str	wzr, [sp, #12]
  405054:	ldr	w8, [sp, #12]
  405058:	cmp	w8, #0xc
  40505c:	b.ge	4050ac <ferror@plt+0x25bc>  // b.tcont
  405060:	ldr	x0, [sp, #16]
  405064:	ldrsw	x8, [sp, #12]
  405068:	mov	x9, #0x8                   	// #8
  40506c:	mul	x8, x9, x8
  405070:	adrp	x9, 420000 <ferror@plt+0x1d510>
  405074:	add	x9, x9, #0xff8
  405078:	add	x8, x9, x8
  40507c:	ldr	x1, [x8]
  405080:	bl	4026b0 <strcasecmp@plt>
  405084:	cbnz	w0, 40509c <ferror@plt+0x25ac>
  405088:	ldr	w8, [sp, #12]
  40508c:	mov	w9, #0x1                   	// #1
  405090:	lsl	w8, w9, w8
  405094:	stur	w8, [x29, #-4]
  405098:	b	4050d4 <ferror@plt+0x25e4>
  40509c:	ldr	w8, [sp, #12]
  4050a0:	add	w8, w8, #0x1
  4050a4:	str	w8, [sp, #12]
  4050a8:	b	405054 <ferror@plt+0x2564>
  4050ac:	adrp	x8, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  4050b0:	add	x8, x8, #0xe78
  4050b4:	ldr	x0, [x8]
  4050b8:	ldr	x2, [sp, #16]
  4050bc:	adrp	x1, 422000 <ferror@plt+0x1f510>
  4050c0:	add	x1, x1, #0x2ff
  4050c4:	bl	402ab0 <fprintf@plt>
  4050c8:	mov	w9, #0xffffffff            	// #-1
  4050cc:	mov	w0, w9
  4050d0:	bl	402400 <exit@plt>
  4050d4:	ldur	w0, [x29, #-4]
  4050d8:	ldp	x29, x30, [sp, #32]
  4050dc:	add	sp, sp, #0x30
  4050e0:	ret
  4050e4:	sub	sp, sp, #0x10
  4050e8:	str	x0, [sp, #8]
  4050ec:	str	wzr, [sp, #4]
  4050f0:	ldr	w8, [sp, #4]
  4050f4:	cmp	w8, #0xf
  4050f8:	b.ge	405184 <ferror@plt+0x2694>  // b.tcont
  4050fc:	ldr	x8, [sp, #8]
  405100:	ldr	w9, [x8]
  405104:	ldr	w10, [sp, #4]
  405108:	mov	w11, #0x1                   	// #1
  40510c:	lsl	w10, w11, w10
  405110:	and	w9, w9, w10
  405114:	cbnz	w9, 40511c <ferror@plt+0x262c>
  405118:	b	405174 <ferror@plt+0x2684>
  40511c:	ldrsw	x8, [sp, #4]
  405120:	mov	x9, #0x28                  	// #40
  405124:	mul	x8, x9, x8
  405128:	adrp	x9, 420000 <ferror@plt+0x1d510>
  40512c:	add	x9, x9, #0x650
  405130:	add	x8, x9, x8
  405134:	ldr	x8, [x8, #8]
  405138:	ldr	x9, [sp, #8]
  40513c:	ldr	x9, [x9, #8]
  405140:	and	x8, x8, x9
  405144:	cbnz	x8, 405174 <ferror@plt+0x2684>
  405148:	ldrsw	x8, [sp, #4]
  40514c:	mov	x9, #0x28                  	// #40
  405150:	mul	x8, x9, x8
  405154:	adrp	x9, 420000 <ferror@plt+0x1d510>
  405158:	add	x9, x9, #0x650
  40515c:	add	x8, x9, x8
  405160:	ldr	x8, [x8, #8]
  405164:	ldr	x9, [sp, #8]
  405168:	ldr	x10, [x9, #8]
  40516c:	orr	x8, x10, x8
  405170:	str	x8, [x9, #8]
  405174:	ldr	w8, [sp, #4]
  405178:	add	w8, w8, #0x1
  40517c:	str	w8, [sp, #4]
  405180:	b	4050f0 <ferror@plt+0x2600>
  405184:	str	wzr, [sp]
  405188:	ldr	w8, [sp]
  40518c:	cmp	w8, #0x2d
  405190:	b.ge	405218 <ferror@plt+0x2728>  // b.tcont
  405194:	ldr	x8, [sp, #8]
  405198:	ldr	x8, [x8, #8]
  40519c:	ldr	w9, [sp]
  4051a0:	mov	w10, w9
  4051a4:	mov	x11, #0x1                   	// #1
  4051a8:	lsl	x10, x11, x10
  4051ac:	and	x8, x8, x10
  4051b0:	cbnz	x8, 4051b8 <ferror@plt+0x26c8>
  4051b4:	b	405208 <ferror@plt+0x2718>
  4051b8:	ldrsw	x8, [sp]
  4051bc:	mov	x9, #0x28                  	// #40
  4051c0:	mul	x8, x9, x8
  4051c4:	adrp	x9, 41f000 <ferror@plt+0x1c510>
  4051c8:	add	x9, x9, #0xf48
  4051cc:	ldr	w10, [x9, x8]
  4051d0:	ldr	x8, [sp, #8]
  4051d4:	ldr	w11, [x8]
  4051d8:	and	w10, w10, w11
  4051dc:	cbnz	w10, 405208 <ferror@plt+0x2718>
  4051e0:	ldrsw	x8, [sp]
  4051e4:	mov	x9, #0x28                  	// #40
  4051e8:	mul	x8, x9, x8
  4051ec:	adrp	x9, 41f000 <ferror@plt+0x1c510>
  4051f0:	add	x9, x9, #0xf48
  4051f4:	ldr	w10, [x9, x8]
  4051f8:	ldr	x8, [sp, #8]
  4051fc:	ldr	w11, [x8]
  405200:	orr	w10, w11, w10
  405204:	str	w10, [x8]
  405208:	ldr	w8, [sp]
  40520c:	add	w8, w8, #0x1
  405210:	str	w8, [sp]
  405214:	b	405188 <ferror@plt+0x2698>
  405218:	add	sp, sp, #0x10
  40521c:	ret
  405220:	sub	sp, sp, #0x1c0
  405224:	stp	x29, x30, [sp, #416]
  405228:	str	x28, [sp, #432]
  40522c:	add	x29, sp, #0x1a0
  405230:	adrp	x0, 422000 <ferror@plt+0x1f510>
  405234:	add	x0, x0, #0x319
  405238:	adrp	x1, 424000 <ferror@plt+0x21510>
  40523c:	add	x1, x1, #0xa8
  405240:	bl	402600 <popen@plt>
  405244:	stur	x0, [x29, #-136]
  405248:	ldur	x8, [x29, #-136]
  40524c:	cbnz	x8, 405254 <ferror@plt+0x2764>
  405250:	b	4053e8 <ferror@plt+0x28f8>
  405254:	ldur	x2, [x29, #-136]
  405258:	sub	x0, x29, #0x80
  40525c:	mov	w1, #0x80                  	// #128
  405260:	bl	402ac0 <fgets@plt>
  405264:	cbnz	x0, 405274 <ferror@plt+0x2784>
  405268:	ldur	x0, [x29, #-136]
  40526c:	bl	402a20 <pclose@plt>
  405270:	b	4053e8 <ferror@plt+0x28f8>
  405274:	ldur	x2, [x29, #-136]
  405278:	sub	x0, x29, #0x80
  40527c:	mov	w1, #0x80                  	// #128
  405280:	bl	402ac0 <fgets@plt>
  405284:	cbz	x0, 4053e0 <ferror@plt+0x28f0>
  405288:	add	x8, sp, #0x10
  40528c:	mov	x0, x8
  405290:	mov	w9, wzr
  405294:	mov	w1, w9
  405298:	mov	x2, #0x80                  	// #128
  40529c:	str	x8, [sp]
  4052a0:	bl	402660 <memset@plt>
  4052a4:	mov	w9, #0x72                  	// #114
  4052a8:	strb	w9, [sp, #16]
  4052ac:	mov	w9, #0x70                  	// #112
  4052b0:	ldr	x8, [sp]
  4052b4:	strb	w9, [x8, #1]
  4052b8:	mov	w9, #0x63                  	// #99
  4052bc:	strb	w9, [x8, #2]
  4052c0:	mov	w9, #0x2e                  	// #46
  4052c4:	strb	w9, [x8, #3]
  4052c8:	add	x5, x8, #0x4
  4052cc:	sub	x0, x29, #0x80
  4052d0:	adrp	x1, 422000 <ferror@plt+0x1f510>
  4052d4:	add	x1, x1, #0x33a
  4052d8:	sub	x2, x29, #0x8c
  4052dc:	add	x3, sp, #0x90
  4052e0:	sub	x4, x29, #0x90
  4052e4:	bl	4029f0 <__isoc99_sscanf@plt>
  4052e8:	cmp	w0, #0x4
  4052ec:	b.eq	4052f4 <ferror@plt+0x2804>  // b.none
  4052f0:	b	405274 <ferror@plt+0x2784>
  4052f4:	mov	x0, #0x20                  	// #32
  4052f8:	bl	4025e0 <malloc@plt>
  4052fc:	str	x0, [sp, #8]
  405300:	cbnz	x0, 405308 <ferror@plt+0x2818>
  405304:	b	405274 <ferror@plt+0x2784>
  405308:	ldur	w8, [x29, #-144]
  40530c:	ldr	x9, [sp, #8]
  405310:	str	w8, [x9, #8]
  405314:	add	x0, sp, #0x10
  405318:	bl	4026f0 <strdup@plt>
  40531c:	ldr	x9, [sp, #8]
  405320:	str	x0, [x9, #16]
  405324:	adrp	x9, 435000 <memcpy@GLIBC_2.17>
  405328:	add	x9, x9, #0x3c0
  40532c:	ldr	x1, [x9]
  405330:	add	x0, sp, #0x90
  405334:	bl	4027d0 <strcmp@plt>
  405338:	cbnz	w0, 405354 <ferror@plt+0x2864>
  40533c:	adrp	x8, 435000 <memcpy@GLIBC_2.17>
  405340:	add	x8, x8, #0x3c0
  405344:	ldr	x8, [x8]
  405348:	ldr	x9, [sp, #8]
  40534c:	str	x8, [x9, #24]
  405350:	b	4053c0 <ferror@plt+0x28d0>
  405354:	adrp	x8, 435000 <memcpy@GLIBC_2.17>
  405358:	add	x8, x8, #0x3b8
  40535c:	ldr	x1, [x8]
  405360:	add	x0, sp, #0x90
  405364:	bl	4027d0 <strcmp@plt>
  405368:	cbnz	w0, 405384 <ferror@plt+0x2894>
  40536c:	adrp	x8, 435000 <memcpy@GLIBC_2.17>
  405370:	add	x8, x8, #0x3b8
  405374:	ldr	x8, [x8]
  405378:	ldr	x9, [sp, #8]
  40537c:	str	x8, [x9, #24]
  405380:	b	4053c0 <ferror@plt+0x28d0>
  405384:	adrp	x8, 435000 <memcpy@GLIBC_2.17>
  405388:	add	x8, x8, #0x560
  40538c:	ldr	x1, [x8]
  405390:	add	x0, sp, #0x90
  405394:	bl	4027d0 <strcmp@plt>
  405398:	cbnz	w0, 4053b4 <ferror@plt+0x28c4>
  40539c:	adrp	x8, 435000 <memcpy@GLIBC_2.17>
  4053a0:	add	x8, x8, #0x560
  4053a4:	ldr	x8, [x8]
  4053a8:	ldr	x9, [sp, #8]
  4053ac:	str	x8, [x9, #24]
  4053b0:	b	4053c0 <ferror@plt+0x28d0>
  4053b4:	ldr	x8, [sp, #8]
  4053b8:	mov	x9, xzr
  4053bc:	str	x9, [x8, #24]
  4053c0:	adrp	x8, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  4053c4:	add	x8, x8, #0xed8
  4053c8:	ldr	x9, [x8]
  4053cc:	ldr	x10, [sp, #8]
  4053d0:	str	x9, [x10]
  4053d4:	ldr	x9, [sp, #8]
  4053d8:	str	x9, [x8]
  4053dc:	b	405274 <ferror@plt+0x2784>
  4053e0:	ldur	x0, [x29, #-136]
  4053e4:	bl	402a20 <pclose@plt>
  4053e8:	ldr	x28, [sp, #432]
  4053ec:	ldp	x29, x30, [sp, #416]
  4053f0:	add	sp, sp, #0x1c0
  4053f4:	ret
  4053f8:	sub	sp, sp, #0xc0
  4053fc:	stp	x29, x30, [sp, #176]
  405400:	add	x29, sp, #0xb0
  405404:	mov	w8, wzr
  405408:	mov	w9, #0x2                   	// #2
  40540c:	mov	x10, xzr
  405410:	mov	w11, #0x4                   	// #4
  405414:	add	x12, sp, #0x58
  405418:	mov	x13, sp
  40541c:	stur	x0, [x29, #-16]
  405420:	stur	x1, [x29, #-24]
  405424:	stur	w2, [x29, #-28]
  405428:	stur	wzr, [x29, #-32]
  40542c:	str	w9, [sp, #28]
  405430:	ldur	x14, [x29, #-16]
  405434:	str	x14, [sp]
  405438:	ldur	w9, [x29, #-28]
  40543c:	str	w9, [sp, #8]
  405440:	str	x10, [x13, #16]
  405444:	mov	x0, x12
  405448:	mov	w1, w8
  40544c:	mov	w2, w11
  405450:	bl	41b9d8 <ferror@plt+0x18ee8>
  405454:	cbz	w0, 405464 <ferror@plt+0x2974>
  405458:	mov	w8, #0xffffffff            	// #-1
  40545c:	stur	w8, [x29, #-4]
  405460:	b	40558c <ferror@plt+0x2a9c>
  405464:	ldur	x8, [x29, #-16]
  405468:	ldrb	w9, [x8, #24]
  40546c:	tbnz	w9, #0, 405474 <ferror@plt+0x2984>
  405470:	b	4054ac <ferror@plt+0x29bc>
  405474:	add	x0, sp, #0x20
  405478:	mov	w8, wzr
  40547c:	mov	w1, w8
  405480:	mov	w2, #0x4                   	// #4
  405484:	bl	41b9d8 <ferror@plt+0x18ee8>
  405488:	cbz	w0, 4054a0 <ferror@plt+0x29b0>
  40548c:	add	x0, sp, #0x58
  405490:	bl	41b990 <ferror@plt+0x18ea0>
  405494:	mov	w8, #0xffffffff            	// #-1
  405498:	stur	w8, [x29, #-4]
  40549c:	b	40558c <ferror@plt+0x2a9c>
  4054a0:	mov	x8, sp
  4054a4:	add	x9, sp, #0x20
  4054a8:	str	x9, [x8, #16]
  4054ac:	add	x8, sp, #0x58
  4054b0:	mov	w9, #0xe240                	// #57920
  4054b4:	movk	w9, #0x1, lsl #16
  4054b8:	str	w9, [sp, #120]
  4054bc:	ldur	x10, [x29, #-24]
  4054c0:	str	x10, [x8, #40]
  4054c4:	adrp	x8, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  4054c8:	add	x8, x8, #0xea8
  4054cc:	ldr	w9, [x8]
  4054d0:	cmp	w9, #0xa
  4054d4:	b.ne	4054e0 <ferror@plt+0x29f0>  // b.any
  4054d8:	mov	w8, #0xa                   	// #10
  4054dc:	str	w8, [sp, #28]
  4054e0:	ldr	w0, [sp, #28]
  4054e4:	ldr	w1, [sp, #88]
  4054e8:	ldur	w2, [x29, #-28]
  4054ec:	ldur	x3, [x29, #-16]
  4054f0:	bl	407388 <ferror@plt+0x4898>
  4054f4:	stur	w0, [x29, #-32]
  4054f8:	cbz	w0, 405500 <ferror@plt+0x2a10>
  4054fc:	b	405564 <ferror@plt+0x2a74>
  405500:	add	x0, sp, #0x58
  405504:	adrp	x1, 407000 <ferror@plt+0x4510>
  405508:	add	x1, x1, #0x674
  40550c:	mov	x2, sp
  405510:	mov	w8, wzr
  405514:	mov	w3, w8
  405518:	bl	41cce8 <ferror@plt+0x1a1f8>
  40551c:	stur	w0, [x29, #-32]
  405520:	cbz	w0, 405538 <ferror@plt+0x2a48>
  405524:	ldr	w8, [sp, #28]
  405528:	cbz	w8, 405534 <ferror@plt+0x2a44>
  40552c:	str	wzr, [sp, #28]
  405530:	b	4054e0 <ferror@plt+0x29f0>
  405534:	b	405564 <ferror@plt+0x2a74>
  405538:	ldr	w8, [sp, #28]
  40553c:	cmp	w8, #0x2
  405540:	b.ne	405564 <ferror@plt+0x2a74>  // b.any
  405544:	adrp	x8, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  405548:	add	x8, x8, #0xea8
  40554c:	ldr	w9, [x8]
  405550:	cmp	w9, #0x2
  405554:	b.eq	405564 <ferror@plt+0x2a74>  // b.none
  405558:	mov	w8, #0xa                   	// #10
  40555c:	str	w8, [sp, #28]
  405560:	b	4054e0 <ferror@plt+0x29f0>
  405564:	add	x0, sp, #0x58
  405568:	bl	41b990 <ferror@plt+0x18ea0>
  40556c:	mov	x8, sp
  405570:	ldr	x8, [x8, #16]
  405574:	cbz	x8, 405584 <ferror@plt+0x2a94>
  405578:	mov	x8, sp
  40557c:	ldr	x0, [x8, #16]
  405580:	bl	41b990 <ferror@plt+0x18ea0>
  405584:	ldur	w8, [x29, #-32]
  405588:	stur	w8, [x29, #-4]
  40558c:	ldur	w0, [x29, #-4]
  405590:	ldp	x29, x30, [sp, #176]
  405594:	add	sp, sp, #0xc0
  405598:	ret
  40559c:	sub	sp, sp, #0x20
  4055a0:	stp	x29, x30, [sp, #16]
  4055a4:	add	x29, sp, #0x10
  4055a8:	adrp	x8, 435000 <memcpy@GLIBC_2.17>
  4055ac:	add	x8, x8, #0x5a8
  4055b0:	str	x8, [sp, #8]
  4055b4:	ldr	x8, [sp, #8]
  4055b8:	ldr	x0, [x8]
  4055bc:	bl	40a93c <ferror@plt+0x7e4c>
  4055c0:	cmp	w0, #0x0
  4055c4:	cset	w9, ne  // ne = any
  4055c8:	eor	w9, w9, #0x1
  4055cc:	tbnz	w9, #0, 4055d4 <ferror@plt+0x2ae4>
  4055d0:	b	405604 <ferror@plt+0x2b14>
  4055d4:	ldr	x8, [sp, #8]
  4055d8:	ldr	x9, [x8]
  4055dc:	ldr	w10, [x9, #24]
  4055e0:	cbnz	w10, 4055fc <ferror@plt+0x2b0c>
  4055e4:	ldr	x8, [sp, #8]
  4055e8:	ldr	x9, [x8]
  4055ec:	ldr	x1, [x9, #8]
  4055f0:	adrp	x0, 422000 <ferror@plt+0x1f510>
  4055f4:	add	x0, x0, #0x455
  4055f8:	bl	40940c <ferror@plt+0x691c>
  4055fc:	bl	40a8a8 <ferror@plt+0x7db8>
  405600:	b	4055b4 <ferror@plt+0x2ac4>
  405604:	ldp	x29, x30, [sp, #16]
  405608:	add	sp, sp, #0x20
  40560c:	ret
  405610:	sub	sp, sp, #0xa0
  405614:	stp	x29, x30, [sp, #144]
  405618:	add	x29, sp, #0x90
  40561c:	stur	x0, [x29, #-16]
  405620:	stur	wzr, [x29, #-20]
  405624:	stur	wzr, [x29, #-24]
  405628:	ldur	x8, [x29, #-16]
  40562c:	ldr	x8, [x8, #8]
  405630:	and	x8, x8, #0x4
  405634:	cbz	x8, 405654 <ferror@plt+0x2b64>
  405638:	ldur	x8, [x29, #-16]
  40563c:	ldr	w9, [x8]
  405640:	and	w9, w9, #0x1
  405644:	cbz	w9, 405654 <ferror@plt+0x2b64>
  405648:	ldur	w8, [x29, #-24]
  40564c:	orr	w8, w8, #0x1
  405650:	stur	w8, [x29, #-24]
  405654:	ldur	x8, [x29, #-16]
  405658:	ldr	x8, [x8, #8]
  40565c:	and	x8, x8, #0x4
  405660:	cbz	x8, 405680 <ferror@plt+0x2b90>
  405664:	ldur	x8, [x29, #-16]
  405668:	ldr	w9, [x8]
  40566c:	and	w9, w9, #0x4
  405670:	cbz	w9, 405680 <ferror@plt+0x2b90>
  405674:	ldur	w8, [x29, #-24]
  405678:	orr	w8, w8, #0x2
  40567c:	stur	w8, [x29, #-24]
  405680:	ldur	x8, [x29, #-16]
  405684:	ldr	x8, [x8, #8]
  405688:	and	x8, x8, #0x400
  40568c:	cbz	x8, 4056ac <ferror@plt+0x2bbc>
  405690:	ldur	x8, [x29, #-16]
  405694:	ldr	w9, [x8]
  405698:	and	w9, w9, #0x1
  40569c:	cbz	w9, 4056ac <ferror@plt+0x2bbc>
  4056a0:	ldur	w8, [x29, #-24]
  4056a4:	orr	w8, w8, #0x4
  4056a8:	stur	w8, [x29, #-24]
  4056ac:	ldur	x8, [x29, #-16]
  4056b0:	ldr	x8, [x8, #8]
  4056b4:	and	x8, x8, #0x400
  4056b8:	cbz	x8, 4056d8 <ferror@plt+0x2be8>
  4056bc:	ldur	x8, [x29, #-16]
  4056c0:	ldr	w9, [x8]
  4056c4:	and	w9, w9, #0x4
  4056c8:	cbz	w9, 4056d8 <ferror@plt+0x2be8>
  4056cc:	ldur	w8, [x29, #-24]
  4056d0:	orr	w8, w8, #0x8
  4056d4:	stur	w8, [x29, #-24]
  4056d8:	ldur	w8, [x29, #-24]
  4056dc:	cbnz	w8, 4056ec <ferror@plt+0x2bfc>
  4056e0:	mov	w8, #0xffffffff            	// #-1
  4056e4:	stur	w8, [x29, #-4]
  4056e8:	b	4057a8 <ferror@plt+0x2cb8>
  4056ec:	ldur	w1, [x29, #-24]
  4056f0:	add	x0, sp, #0x40
  4056f4:	mov	w2, #0x4                   	// #4
  4056f8:	bl	41b9d8 <ferror@plt+0x18ee8>
  4056fc:	cbz	w0, 40570c <ferror@plt+0x2c1c>
  405700:	mov	w8, #0xffffffff            	// #-1
  405704:	stur	w8, [x29, #-4]
  405708:	b	4057a8 <ferror@plt+0x2cb8>
  40570c:	str	wzr, [sp, #96]
  405710:	str	wzr, [sp, #72]
  405714:	ldur	x8, [x29, #-16]
  405718:	ldrb	w9, [x8, #24]
  40571c:	tbnz	w9, #0, 405724 <ferror@plt+0x2c34>
  405720:	b	405758 <ferror@plt+0x2c68>
  405724:	ldur	w1, [x29, #-24]
  405728:	add	x0, sp, #0x8
  40572c:	mov	w2, #0x4                   	// #4
  405730:	bl	41b9d8 <ferror@plt+0x18ee8>
  405734:	cbz	w0, 40574c <ferror@plt+0x2c5c>
  405738:	add	x0, sp, #0x40
  40573c:	bl	41b990 <ferror@plt+0x18ea0>
  405740:	mov	w8, #0xffffffff            	// #-1
  405744:	stur	w8, [x29, #-4]
  405748:	b	4057a8 <ferror@plt+0x2cb8>
  40574c:	ldur	x8, [x29, #-16]
  405750:	add	x9, sp, #0x8
  405754:	str	x9, [x8, #32]
  405758:	ldur	x2, [x29, #-16]
  40575c:	add	x0, sp, #0x40
  405760:	adrp	x1, 40c000 <ferror@plt+0x9510>
  405764:	add	x1, x1, #0x700
  405768:	mov	w8, wzr
  40576c:	mov	w3, w8
  405770:	bl	41cce8 <ferror@plt+0x1a1f8>
  405774:	cbz	w0, 405780 <ferror@plt+0x2c90>
  405778:	mov	w8, #0xffffffff            	// #-1
  40577c:	stur	w8, [x29, #-20]
  405780:	add	x0, sp, #0x40
  405784:	bl	41b990 <ferror@plt+0x18ea0>
  405788:	ldur	x8, [x29, #-16]
  40578c:	ldr	x8, [x8, #32]
  405790:	cbz	x8, 4057a0 <ferror@plt+0x2cb0>
  405794:	ldur	x8, [x29, #-16]
  405798:	ldr	x0, [x8, #32]
  40579c:	bl	41b990 <ferror@plt+0x18ea0>
  4057a0:	ldur	w8, [x29, #-20]
  4057a4:	stur	w8, [x29, #-4]
  4057a8:	ldur	w0, [x29, #-4]
  4057ac:	ldp	x29, x30, [sp, #144]
  4057b0:	add	sp, sp, #0xa0
  4057b4:	ret
  4057b8:	sub	sp, sp, #0x180
  4057bc:	stp	x29, x30, [sp, #352]
  4057c0:	str	x28, [sp, #368]
  4057c4:	add	x29, sp, #0x160
  4057c8:	mov	w1, #0x10                  	// #16
  4057cc:	stur	x0, [x29, #-16]
  4057d0:	ldur	x0, [x29, #-16]
  4057d4:	bl	40e3dc <ferror@plt+0xb8ec>
  4057d8:	cbz	w0, 4057ec <ferror@plt+0x2cfc>
  4057dc:	ldur	x8, [x29, #-16]
  4057e0:	ldr	w9, [x8, #4]
  4057e4:	and	w9, w9, #0x80
  4057e8:	cbnz	w9, 4057f4 <ferror@plt+0x2d04>
  4057ec:	stur	wzr, [x29, #-4]
  4057f0:	b	40592c <ferror@plt+0x2e3c>
  4057f4:	adrp	x0, 422000 <ferror@plt+0x1f510>
  4057f8:	add	x0, x0, #0xdac
  4057fc:	bl	402a80 <getenv@plt>
  405800:	cbnz	x0, 405828 <ferror@plt+0x2d38>
  405804:	adrp	x0, 421000 <ferror@plt+0x1e510>
  405808:	add	x0, x0, #0x475
  40580c:	bl	402a80 <getenv@plt>
  405810:	cbnz	x0, 405828 <ferror@plt+0x2d38>
  405814:	ldur	x0, [x29, #-16]
  405818:	bl	40e420 <ferror@plt+0xb930>
  40581c:	cbnz	w0, 405828 <ferror@plt+0x2d38>
  405820:	stur	wzr, [x29, #-4]
  405824:	b	40592c <ferror@plt+0x2e3c>
  405828:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40582c:	add	x0, x0, #0xdac
  405830:	adrp	x1, 422000 <ferror@plt+0x1f510>
  405834:	add	x1, x1, #0xdbd
  405838:	bl	4070c8 <ferror@plt+0x45d8>
  40583c:	stur	x0, [x29, #-24]
  405840:	cbnz	x0, 405850 <ferror@plt+0x2d60>
  405844:	mov	w8, #0xffffffff            	// #-1
  405848:	stur	w8, [x29, #-4]
  40584c:	b	40592c <ferror@plt+0x2e3c>
  405850:	ldur	x2, [x29, #-24]
  405854:	add	x0, sp, #0x48
  405858:	mov	w1, #0x100                 	// #256
  40585c:	bl	402ac0 <fgets@plt>
  405860:	cbnz	x0, 405878 <ferror@plt+0x2d88>
  405864:	ldur	x0, [x29, #-24]
  405868:	bl	4025a0 <fclose@plt>
  40586c:	mov	w8, #0xffffffff            	// #-1
  405870:	stur	w8, [x29, #-4]
  405874:	b	40592c <ferror@plt+0x2e3c>
  405878:	ldur	x2, [x29, #-24]
  40587c:	add	x0, sp, #0x48
  405880:	mov	w1, #0x100                 	// #256
  405884:	bl	402ac0 <fgets@plt>
  405888:	cbz	x0, 405920 <ferror@plt+0x2e30>
  40588c:	add	x0, sp, #0x48
  405890:	adrp	x1, 422000 <ferror@plt+0x1f510>
  405894:	add	x1, x1, #0xdc9
  405898:	add	x2, sp, #0x28
  40589c:	add	x3, sp, #0x44
  4058a0:	add	x4, sp, #0x40
  4058a4:	add	x5, sp, #0x3c
  4058a8:	add	x6, sp, #0x38
  4058ac:	add	x7, sp, #0x34
  4058b0:	mov	x8, sp
  4058b4:	add	x9, sp, #0x20
  4058b8:	str	x9, [x8]
  4058bc:	mov	x8, sp
  4058c0:	add	x9, sp, #0x30
  4058c4:	str	x9, [x8, #8]
  4058c8:	bl	4029f0 <__isoc99_sscanf@plt>
  4058cc:	ldur	x8, [x29, #-16]
  4058d0:	ldr	w1, [sp, #68]
  4058d4:	ldr	w2, [sp, #64]
  4058d8:	ldr	w3, [sp, #60]
  4058dc:	ldr	w7, [sp, #56]
  4058e0:	ldr	w10, [sp, #52]
  4058e4:	ldr	x9, [sp, #40]
  4058e8:	ldr	x11, [sp, #32]
  4058ec:	mov	x0, x8
  4058f0:	mov	w12, wzr
  4058f4:	mov	w4, w12
  4058f8:	mov	w5, w12
  4058fc:	mov	w6, w12
  405900:	mov	x8, sp
  405904:	str	w10, [x8]
  405908:	mov	x8, sp
  40590c:	str	x9, [x8, #8]
  405910:	mov	x8, sp
  405914:	str	x11, [x8, #16]
  405918:	bl	40db04 <ferror@plt+0xb014>
  40591c:	b	405878 <ferror@plt+0x2d88>
  405920:	ldur	x0, [x29, #-24]
  405924:	bl	4025a0 <fclose@plt>
  405928:	stur	wzr, [x29, #-4]
  40592c:	ldur	w0, [x29, #-4]
  405930:	ldr	x28, [sp, #368]
  405934:	ldp	x29, x30, [sp, #352]
  405938:	add	sp, sp, #0x180
  40593c:	ret
  405940:	sub	sp, sp, #0x30
  405944:	stp	x29, x30, [sp, #32]
  405948:	add	x29, sp, #0x20
  40594c:	mov	w1, #0x11                  	// #17
  405950:	str	x0, [sp, #16]
  405954:	str	wzr, [sp, #4]
  405958:	ldr	x0, [sp, #16]
  40595c:	bl	40e3dc <ferror@plt+0xb8ec>
  405960:	cbz	w0, 405974 <ferror@plt+0x2e84>
  405964:	ldr	x8, [sp, #16]
  405968:	ldr	w9, [x8, #4]
  40596c:	and	w9, w9, #0x80
  405970:	cbnz	w9, 40597c <ferror@plt+0x2e8c>
  405974:	stur	wzr, [x29, #-4]
  405978:	b	405a0c <ferror@plt+0x2f1c>
  40597c:	adrp	x0, 422000 <ferror@plt+0x1f510>
  405980:	add	x0, x0, #0xde5
  405984:	bl	402a80 <getenv@plt>
  405988:	cbnz	x0, 4059b0 <ferror@plt+0x2ec0>
  40598c:	adrp	x0, 421000 <ferror@plt+0x1e510>
  405990:	add	x0, x0, #0x475
  405994:	bl	402a80 <getenv@plt>
  405998:	cbnz	x0, 4059b0 <ferror@plt+0x2ec0>
  40599c:	ldr	x0, [sp, #16]
  4059a0:	bl	40e5bc <ferror@plt+0xbacc>
  4059a4:	cbnz	w0, 4059b0 <ferror@plt+0x2ec0>
  4059a8:	stur	wzr, [x29, #-4]
  4059ac:	b	405a0c <ferror@plt+0x2f1c>
  4059b0:	adrp	x0, 422000 <ferror@plt+0x1f510>
  4059b4:	add	x0, x0, #0xde5
  4059b8:	adrp	x1, 422000 <ferror@plt+0x1f510>
  4059bc:	add	x1, x1, #0xdf5
  4059c0:	bl	4070c8 <ferror@plt+0x45d8>
  4059c4:	str	x0, [sp, #8]
  4059c8:	cbnz	x0, 4059d8 <ferror@plt+0x2ee8>
  4059cc:	mov	w8, #0xffffffff            	// #-1
  4059d0:	stur	w8, [x29, #-4]
  4059d4:	b	405a0c <ferror@plt+0x2f1c>
  4059d8:	ldr	x0, [sp, #8]
  4059dc:	ldr	x2, [sp, #16]
  4059e0:	adrp	x1, 40e000 <ferror@plt+0xb510>
  4059e4:	add	x1, x1, #0x798
  4059e8:	mov	w3, #0x11                  	// #17
  4059ec:	bl	40e684 <ferror@plt+0xbb94>
  4059f0:	cbz	w0, 4059fc <ferror@plt+0x2f0c>
  4059f4:	mov	w8, #0xffffffff            	// #-1
  4059f8:	str	w8, [sp, #4]
  4059fc:	ldr	x0, [sp, #8]
  405a00:	bl	4025a0 <fclose@plt>
  405a04:	ldr	w8, [sp, #4]
  405a08:	stur	w8, [x29, #-4]
  405a0c:	ldur	w0, [x29, #-4]
  405a10:	ldp	x29, x30, [sp, #32]
  405a14:	add	sp, sp, #0x30
  405a18:	ret
  405a1c:	stp	x29, x30, [sp, #-32]!
  405a20:	str	x28, [sp, #16]
  405a24:	mov	x29, sp
  405a28:	sub	sp, sp, #0x480
  405a2c:	mov	x8, xzr
  405a30:	adrp	x9, 423000 <ferror@plt+0x20510>
  405a34:	add	x9, x9, #0x6c
  405a38:	mov	w1, #0x1                   	// #1
  405a3c:	stur	x0, [x29, #-16]
  405a40:	str	wzr, [sp, #740]
  405a44:	str	x8, [sp, #728]
  405a48:	ldr	q0, [x9]
  405a4c:	str	q0, [sp, #704]
  405a50:	ldur	x0, [x29, #-16]
  405a54:	bl	40e3dc <ferror@plt+0xb8ec>
  405a58:	cbnz	w0, 405a64 <ferror@plt+0x2f74>
  405a5c:	stur	wzr, [x29, #-4]
  405a60:	b	405f3c <ferror@plt+0x344c>
  405a64:	adrp	x0, 422000 <ferror@plt+0x1f510>
  405a68:	add	x0, x0, #0xe1e
  405a6c:	bl	402a80 <getenv@plt>
  405a70:	cbnz	x0, 405a98 <ferror@plt+0x2fa8>
  405a74:	adrp	x0, 421000 <ferror@plt+0x1e510>
  405a78:	add	x0, x0, #0x475
  405a7c:	bl	402a80 <getenv@plt>
  405a80:	cbnz	x0, 405a98 <ferror@plt+0x2fa8>
  405a84:	ldur	x0, [x29, #-16]
  405a88:	bl	40e930 <ferror@plt+0xbe40>
  405a8c:	cbnz	w0, 405a98 <ferror@plt+0x2fa8>
  405a90:	stur	wzr, [x29, #-4]
  405a94:	b	405f3c <ferror@plt+0x344c>
  405a98:	adrp	x0, 422000 <ferror@plt+0x1f510>
  405a9c:	add	x0, x0, #0xe1e
  405aa0:	adrp	x1, 422000 <ferror@plt+0x1f510>
  405aa4:	add	x1, x1, #0xe2c
  405aa8:	bl	4070c8 <ferror@plt+0x45d8>
  405aac:	stur	x0, [x29, #-24]
  405ab0:	cbnz	x0, 405ac0 <ferror@plt+0x2fd0>
  405ab4:	mov	w8, #0xffffffff            	// #-1
  405ab8:	stur	w8, [x29, #-4]
  405abc:	b	405f3c <ferror@plt+0x344c>
  405ac0:	ldur	x2, [x29, #-24]
  405ac4:	add	x0, sp, #0x368
  405ac8:	mov	w1, #0x100                 	// #256
  405acc:	bl	402ac0 <fgets@plt>
  405ad0:	cbnz	x0, 405ae8 <ferror@plt+0x2ff8>
  405ad4:	ldur	x0, [x29, #-24]
  405ad8:	bl	4025a0 <fclose@plt>
  405adc:	mov	w8, #0xffffffff            	// #-1
  405ae0:	stur	w8, [x29, #-4]
  405ae4:	b	405f3c <ferror@plt+0x344c>
  405ae8:	add	x0, sp, #0x368
  405aec:	adrp	x1, 422000 <ferror@plt+0x1f510>
  405af0:	add	x1, x1, #0xe35
  405af4:	mov	x2, #0x4                   	// #4
  405af8:	bl	4027b0 <memcmp@plt>
  405afc:	cbnz	w0, 405b08 <ferror@plt+0x3018>
  405b00:	mov	w8, #0x1                   	// #1
  405b04:	str	w8, [sp, #740]
  405b08:	str	wzr, [sp, #736]
  405b0c:	ldur	x2, [x29, #-24]
  405b10:	add	x0, sp, #0x368
  405b14:	mov	w1, #0x100                 	// #256
  405b18:	bl	402ac0 <fgets@plt>
  405b1c:	cbz	x0, 405f04 <ferror@plt+0x3414>
  405b20:	mov	x0, #0x1                   	// #1
  405b24:	mov	x1, #0x268                 	// #616
  405b28:	bl	402690 <calloc@plt>
  405b2c:	str	x0, [sp, #696]
  405b30:	cbnz	x0, 405b38 <ferror@plt+0x3048>
  405b34:	b	405f04 <ferror@plt+0x3414>
  405b38:	ldr	x8, [sp, #696]
  405b3c:	add	x2, x8, #0x224
  405b40:	ldr	x8, [sp, #696]
  405b44:	add	x3, x8, #0x22c
  405b48:	ldr	x8, [sp, #696]
  405b4c:	add	x4, x8, #0x230
  405b50:	ldr	x8, [sp, #696]
  405b54:	add	x6, x8, #0x8
  405b58:	ldr	x8, [sp, #696]
  405b5c:	add	x7, x8, #0x228
  405b60:	ldr	x8, [sp, #696]
  405b64:	add	x8, x8, #0x234
  405b68:	add	x0, sp, #0x368
  405b6c:	adrp	x1, 422000 <ferror@plt+0x1f510>
  405b70:	add	x1, x1, #0xe3a
  405b74:	add	x5, sp, #0x2ac
  405b78:	mov	x9, sp
  405b7c:	str	x8, [x9]
  405b80:	mov	x8, sp
  405b84:	add	x9, sp, #0x2e8
  405b88:	str	x9, [x8, #8]
  405b8c:	bl	4029f0 <__isoc99_sscanf@plt>
  405b90:	cmp	w0, #0x8
  405b94:	b.ge	405ba0 <ferror@plt+0x30b0>  // b.tcont
  405b98:	mov	w8, #0x0                   	// #0
  405b9c:	strb	w8, [sp, #744]
  405ba0:	ldr	x8, [sp, #696]
  405ba4:	ldr	w9, [x8, #564]
  405ba8:	ldr	x8, [sp, #696]
  405bac:	str	w9, [x8, #544]
  405bb0:	ldr	x8, [sp, #696]
  405bb4:	mov	w9, #0x1                   	// #1
  405bb8:	strh	w9, [x8, #286]
  405bbc:	ldr	x8, [sp, #696]
  405bc0:	strh	w9, [x8, #22]
  405bc4:	ldr	w9, [sp, #684]
  405bc8:	and	w9, w9, #0x10000
  405bcc:	cbz	w9, 405be0 <ferror@plt+0x30f0>
  405bd0:	ldr	x8, [sp, #696]
  405bd4:	mov	w9, #0xa                   	// #10
  405bd8:	str	w9, [x8, #552]
  405bdc:	b	405c58 <ferror@plt+0x3168>
  405be0:	ldr	x8, [sp, #696]
  405be4:	ldr	w9, [x8, #552]
  405be8:	cmp	w9, #0x0
  405bec:	cset	w9, le
  405bf0:	tbnz	w9, #0, 405c58 <ferror@plt+0x3168>
  405bf4:	ldr	x8, [sp, #696]
  405bf8:	ldrsw	x8, [x8, #552]
  405bfc:	cmp	x8, #0x4
  405c00:	b.hi	405c58 <ferror@plt+0x3168>  // b.pmore
  405c04:	ldr	x8, [sp, #696]
  405c08:	ldr	w9, [x8, #552]
  405c0c:	subs	w9, w9, #0x1
  405c10:	add	x8, sp, #0x2c0
  405c14:	ldr	w9, [x8, w9, sxtw #2]
  405c18:	ldr	x8, [sp, #696]
  405c1c:	str	w9, [x8, #552]
  405c20:	ldr	x8, [sp, #696]
  405c24:	ldr	w9, [x8, #8]
  405c28:	cmp	w9, #0x2
  405c2c:	b.ne	405c58 <ferror@plt+0x3168>  // b.any
  405c30:	ldr	x8, [sp, #696]
  405c34:	ldr	w9, [x8, #552]
  405c38:	cmp	w9, #0x7
  405c3c:	b.ne	405c58 <ferror@plt+0x3168>  // b.any
  405c40:	ldr	x8, [sp, #696]
  405c44:	ldr	w9, [x8, #548]
  405c48:	cbz	w9, 405c58 <ferror@plt+0x3168>
  405c4c:	ldr	x8, [sp, #696]
  405c50:	mov	w9, #0x1                   	// #1
  405c54:	str	w9, [x8, #552]
  405c58:	ldr	x0, [sp, #696]
  405c5c:	ldur	x1, [x29, #-16]
  405c60:	bl	40d700 <ferror@plt+0xac10>
  405c64:	tbnz	w0, #0, 405c88 <ferror@plt+0x3198>
  405c68:	ldur	x8, [x29, #-16]
  405c6c:	ldr	w9, [x8, #4]
  405c70:	ldr	x8, [sp, #696]
  405c74:	ldr	w10, [x8, #552]
  405c78:	mov	w11, #0x1                   	// #1
  405c7c:	lsl	w10, w11, w10
  405c80:	and	w9, w9, w10
  405c84:	cbnz	w9, 405c94 <ferror@plt+0x31a4>
  405c88:	ldr	x0, [sp, #696]
  405c8c:	bl	402850 <free@plt>
  405c90:	b	405b0c <ferror@plt+0x301c>
  405c94:	ldr	w8, [sp, #740]
  405c98:	cbnz	w8, 405cb4 <ferror@plt+0x31c4>
  405c9c:	ldr	x8, [sp, #696]
  405ca0:	str	wzr, [x8, #548]
  405ca4:	ldr	x8, [sp, #696]
  405ca8:	str	wzr, [x8, #556]
  405cac:	ldr	x8, [sp, #696]
  405cb0:	str	wzr, [x8, #560]
  405cb4:	ldrb	w8, [sp, #744]
  405cb8:	cbz	w8, 405ce4 <ferror@plt+0x31f4>
  405cbc:	add	x0, sp, #0x2e8
  405cc0:	bl	4026f0 <strdup@plt>
  405cc4:	ldr	x8, [sp, #696]
  405cc8:	str	x0, [x8, #592]
  405ccc:	ldr	x8, [sp, #696]
  405cd0:	ldr	x8, [x8, #592]
  405cd4:	cbnz	x8, 405ce4 <ferror@plt+0x31f4>
  405cd8:	ldr	x0, [sp, #696]
  405cdc:	bl	402850 <free@plt>
  405ce0:	b	405f04 <ferror@plt+0x3414>
  405ce4:	ldr	x8, [sp, #696]
  405ce8:	ldr	w9, [x8, #548]
  405cec:	cbz	w9, 405d7c <ferror@plt+0x328c>
  405cf0:	ldr	x8, [sp, #728]
  405cf4:	str	x8, [sp, #672]
  405cf8:	ldr	x8, [sp, #672]
  405cfc:	cbz	x8, 405d2c <ferror@plt+0x323c>
  405d00:	ldr	x8, [sp, #696]
  405d04:	ldr	w9, [x8, #548]
  405d08:	ldr	x8, [sp, #672]
  405d0c:	ldr	w10, [x8, #544]
  405d10:	cmp	w9, w10
  405d14:	b.ne	405d1c <ferror@plt+0x322c>  // b.any
  405d18:	b	405d2c <ferror@plt+0x323c>
  405d1c:	ldr	x8, [sp, #672]
  405d20:	ldr	x8, [x8]
  405d24:	str	x8, [sp, #672]
  405d28:	b	405cf8 <ferror@plt+0x3208>
  405d2c:	ldr	x8, [sp, #672]
  405d30:	cbnz	x8, 405d48 <ferror@plt+0x3258>
  405d34:	ldr	x8, [sp, #696]
  405d38:	adrp	x9, 422000 <ferror@plt+0x1f510>
  405d3c:	add	x9, x9, #0x465
  405d40:	str	x9, [x8, #600]
  405d44:	b	405d7c <ferror@plt+0x328c>
  405d48:	ldr	x8, [sp, #672]
  405d4c:	ldr	x8, [x8, #592]
  405d50:	str	x8, [sp, #48]
  405d54:	cbz	x8, 405d64 <ferror@plt+0x3274>
  405d58:	ldr	x8, [sp, #48]
  405d5c:	str	x8, [sp, #40]
  405d60:	b	405d70 <ferror@plt+0x3280>
  405d64:	adrp	x8, 421000 <ferror@plt+0x1e510>
  405d68:	add	x8, x8, #0x14e
  405d6c:	str	x8, [sp, #40]
  405d70:	ldr	x8, [sp, #40]
  405d74:	ldr	x9, [sp, #696]
  405d78:	str	x8, [x9, #600]
  405d7c:	ldur	x8, [x29, #-16]
  405d80:	ldr	x8, [x8, #16]
  405d84:	cbz	x8, 405e1c <ferror@plt+0x332c>
  405d88:	add	x8, sp, #0x38
  405d8c:	mov	x0, x8
  405d90:	mov	w9, wzr
  405d94:	mov	w1, w9
  405d98:	mov	x2, #0x268                 	// #616
  405d9c:	str	x8, [sp, #32]
  405da0:	bl	402660 <memset@plt>
  405da4:	mov	w9, #0x1                   	// #1
  405da8:	ldr	x8, [sp, #32]
  405dac:	strh	w9, [x8, #22]
  405db0:	strh	w9, [x8, #286]
  405db4:	ldr	x10, [sp, #696]
  405db8:	ldr	x10, [x10, #592]
  405dbc:	str	x10, [sp, #80]
  405dc0:	ldr	x10, [sp, #696]
  405dc4:	ldr	x10, [x10, #600]
  405dc8:	cbz	x10, 405df0 <ferror@plt+0x3300>
  405dcc:	ldr	x8, [sp, #696]
  405dd0:	ldr	x0, [x8, #600]
  405dd4:	adrp	x1, 421000 <ferror@plt+0x1e510>
  405dd8:	add	x1, x1, #0x14e
  405ddc:	bl	4027d0 <strcmp@plt>
  405de0:	cbz	w0, 405df0 <ferror@plt+0x3300>
  405de4:	ldr	x8, [sp, #696]
  405de8:	ldr	x8, [x8, #600]
  405dec:	str	x8, [sp, #344]
  405df0:	ldur	x8, [x29, #-16]
  405df4:	ldr	x0, [x8, #16]
  405df8:	add	x1, sp, #0x38
  405dfc:	bl	4085a8 <ferror@plt+0x5ab8>
  405e00:	cbnz	w0, 405e1c <ferror@plt+0x332c>
  405e04:	ldr	x8, [sp, #696]
  405e08:	ldr	x0, [x8, #592]
  405e0c:	bl	402850 <free@plt>
  405e10:	ldr	x0, [sp, #696]
  405e14:	bl	402850 <free@plt>
  405e18:	b	405b0c <ferror@plt+0x301c>
  405e1c:	add	x8, sp, #0x2d8
  405e20:	str	x8, [sp, #688]
  405e24:	ldr	x8, [sp, #688]
  405e28:	ldr	x8, [x8]
  405e2c:	cbz	x8, 405e98 <ferror@plt+0x33a8>
  405e30:	ldr	x8, [sp, #696]
  405e34:	ldr	w9, [x8, #8]
  405e38:	ldr	x8, [sp, #688]
  405e3c:	ldr	x8, [x8]
  405e40:	ldr	w10, [x8, #8]
  405e44:	cmp	w9, w10
  405e48:	b.cc	405e84 <ferror@plt+0x3394>  // b.lo, b.ul, b.last
  405e4c:	ldr	x8, [sp, #696]
  405e50:	ldr	w9, [x8, #8]
  405e54:	ldr	x8, [sp, #688]
  405e58:	ldr	x8, [x8]
  405e5c:	ldr	w10, [x8, #8]
  405e60:	cmp	w9, w10
  405e64:	b.ne	405e88 <ferror@plt+0x3398>  // b.any
  405e68:	ldr	x8, [sp, #696]
  405e6c:	ldr	w9, [x8, #564]
  405e70:	ldr	x8, [sp, #688]
  405e74:	ldr	x8, [x8]
  405e78:	ldr	w10, [x8, #564]
  405e7c:	cmp	w9, w10
  405e80:	b.cs	405e88 <ferror@plt+0x3398>  // b.hs, b.nlast
  405e84:	b	405e98 <ferror@plt+0x33a8>
  405e88:	ldr	x8, [sp, #688]
  405e8c:	ldr	x8, [x8]
  405e90:	str	x8, [sp, #688]
  405e94:	b	405e24 <ferror@plt+0x3334>
  405e98:	ldr	x8, [sp, #688]
  405e9c:	ldr	x8, [x8]
  405ea0:	ldr	x9, [sp, #696]
  405ea4:	str	x8, [x9]
  405ea8:	ldr	x8, [sp, #696]
  405eac:	ldr	x9, [sp, #688]
  405eb0:	str	x8, [x9]
  405eb4:	ldr	w10, [sp, #736]
  405eb8:	add	w10, w10, #0x1
  405ebc:	str	w10, [sp, #736]
  405ec0:	mov	w0, w10
  405ec4:	sxtw	x8, w0
  405ec8:	cmp	x8, #0x6a6
  405ecc:	b.ls	405f00 <ferror@plt+0x3410>  // b.plast
  405ed0:	ldr	x8, [sp, #728]
  405ed4:	cbz	x8, 405efc <ferror@plt+0x340c>
  405ed8:	add	x0, sp, #0x2d8
  405edc:	ldr	x8, [sp, #728]
  405ee0:	ldur	x1, [x29, #-16]
  405ee4:	str	x0, [sp, #24]
  405ee8:	mov	x0, x8
  405eec:	bl	40d7b8 <ferror@plt+0xacc8>
  405ef0:	ldr	x0, [sp, #24]
  405ef4:	bl	40ea38 <ferror@plt+0xbf48>
  405ef8:	b	405ed0 <ferror@plt+0x33e0>
  405efc:	str	wzr, [sp, #736]
  405f00:	b	405b0c <ferror@plt+0x301c>
  405f04:	ldur	x0, [x29, #-24]
  405f08:	bl	4025a0 <fclose@plt>
  405f0c:	ldr	x8, [sp, #728]
  405f10:	cbz	x8, 405f38 <ferror@plt+0x3448>
  405f14:	add	x0, sp, #0x2d8
  405f18:	ldr	x8, [sp, #728]
  405f1c:	ldur	x1, [x29, #-16]
  405f20:	str	x0, [sp, #16]
  405f24:	mov	x0, x8
  405f28:	bl	40d7b8 <ferror@plt+0xacc8>
  405f2c:	ldr	x0, [sp, #16]
  405f30:	bl	40ea38 <ferror@plt+0xbf48>
  405f34:	b	405f0c <ferror@plt+0x341c>
  405f38:	stur	wzr, [x29, #-4]
  405f3c:	ldur	w0, [x29, #-4]
  405f40:	add	sp, sp, #0x480
  405f44:	ldr	x28, [sp, #16]
  405f48:	ldp	x29, x30, [sp], #32
  405f4c:	ret
  405f50:	sub	sp, sp, #0x30
  405f54:	stp	x29, x30, [sp, #32]
  405f58:	add	x29, sp, #0x20
  405f5c:	mov	x8, xzr
  405f60:	mov	w1, #0x2                   	// #2
  405f64:	str	x0, [sp, #16]
  405f68:	str	x8, [sp, #8]
  405f6c:	ldr	x0, [sp, #16]
  405f70:	bl	40e3dc <ferror@plt+0xb8ec>
  405f74:	cbnz	w0, 405f90 <ferror@plt+0x34a0>
  405f78:	ldr	x0, [sp, #16]
  405f7c:	mov	w1, #0xa                   	// #10
  405f80:	bl	40e3dc <ferror@plt+0xb8ec>
  405f84:	cbnz	w0, 405f90 <ferror@plt+0x34a0>
  405f88:	stur	wzr, [x29, #-4]
  405f8c:	b	4060d4 <ferror@plt+0x35e4>
  405f90:	adrp	x8, 435000 <memcpy@GLIBC_2.17>
  405f94:	add	x8, x8, #0x5b0
  405f98:	ldr	x8, [x8]
  405f9c:	adrp	x9, 439000 <stdin@@GLIBC_2.17+0x168>
  405fa0:	add	x9, x9, #0x7c8
  405fa4:	str	x8, [x9]
  405fa8:	adrp	x0, 422000 <ferror@plt+0x1f510>
  405fac:	add	x0, x0, #0xe53
  405fb0:	bl	402a80 <getenv@plt>
  405fb4:	cbnz	x0, 405fe8 <ferror@plt+0x34f8>
  405fb8:	adrp	x0, 421000 <ferror@plt+0x1e510>
  405fbc:	add	x0, x0, #0x475
  405fc0:	bl	402a80 <getenv@plt>
  405fc4:	cbnz	x0, 405fe8 <ferror@plt+0x34f8>
  405fc8:	ldr	x0, [sp, #16]
  405fcc:	mov	x8, xzr
  405fd0:	mov	x1, x8
  405fd4:	mov	w2, #0xff                  	// #255
  405fd8:	bl	4053f8 <ferror@plt+0x2908>
  405fdc:	cbnz	w0, 405fe8 <ferror@plt+0x34f8>
  405fe0:	stur	wzr, [x29, #-4]
  405fe4:	b	4060d4 <ferror@plt+0x35e4>
  405fe8:	ldr	x8, [sp, #16]
  405fec:	ldr	x8, [x8, #8]
  405ff0:	and	x8, x8, #0x4
  405ff4:	cbz	x8, 406040 <ferror@plt+0x3550>
  405ff8:	adrp	x0, 422000 <ferror@plt+0x1f510>
  405ffc:	add	x0, x0, #0xe53
  406000:	adrp	x1, 422000 <ferror@plt+0x1f510>
  406004:	add	x1, x1, #0xe60
  406008:	bl	4070c8 <ferror@plt+0x45d8>
  40600c:	str	x0, [sp, #8]
  406010:	cbnz	x0, 406018 <ferror@plt+0x3528>
  406014:	b	40609c <ferror@plt+0x35ac>
  406018:	ldr	x0, [sp, #8]
  40601c:	ldr	x2, [sp, #16]
  406020:	adrp	x1, 40e000 <ferror@plt+0xb510>
  406024:	add	x1, x1, #0xa88
  406028:	mov	w3, #0x2                   	// #2
  40602c:	bl	40e684 <ferror@plt+0xbb94>
  406030:	cbz	w0, 406038 <ferror@plt+0x3548>
  406034:	b	40609c <ferror@plt+0x35ac>
  406038:	ldr	x0, [sp, #8]
  40603c:	bl	4025a0 <fclose@plt>
  406040:	ldr	x8, [sp, #16]
  406044:	ldr	x8, [x8, #8]
  406048:	and	x8, x8, #0x400
  40604c:	cbz	x8, 406094 <ferror@plt+0x35a4>
  406050:	adrp	x0, 422000 <ferror@plt+0x1f510>
  406054:	add	x0, x0, #0xe68
  406058:	adrp	x1, 422000 <ferror@plt+0x1f510>
  40605c:	add	x1, x1, #0xe76
  406060:	bl	4070c8 <ferror@plt+0x45d8>
  406064:	str	x0, [sp, #8]
  406068:	cbz	x0, 406094 <ferror@plt+0x35a4>
  40606c:	ldr	x0, [sp, #8]
  406070:	ldr	x2, [sp, #16]
  406074:	adrp	x1, 40e000 <ferror@plt+0xb510>
  406078:	add	x1, x1, #0xa88
  40607c:	mov	w3, #0xa                   	// #10
  406080:	bl	40e684 <ferror@plt+0xbb94>
  406084:	cbz	w0, 40608c <ferror@plt+0x359c>
  406088:	b	40609c <ferror@plt+0x35ac>
  40608c:	ldr	x0, [sp, #8]
  406090:	bl	4025a0 <fclose@plt>
  406094:	stur	wzr, [x29, #-4]
  406098:	b	4060d4 <ferror@plt+0x35e4>
  40609c:	bl	402a70 <__errno_location@plt>
  4060a0:	ldr	w8, [x0]
  4060a4:	str	w8, [sp, #4]
  4060a8:	ldr	x9, [sp, #8]
  4060ac:	cbz	x9, 4060b8 <ferror@plt+0x35c8>
  4060b0:	ldr	x0, [sp, #8]
  4060b4:	bl	4025a0 <fclose@plt>
  4060b8:	ldr	w8, [sp, #4]
  4060bc:	str	w8, [sp]
  4060c0:	bl	402a70 <__errno_location@plt>
  4060c4:	ldr	w8, [sp]
  4060c8:	str	w8, [x0]
  4060cc:	mov	w9, #0xffffffff            	// #-1
  4060d0:	stur	w9, [x29, #-4]
  4060d4:	ldur	w0, [x29, #-4]
  4060d8:	ldp	x29, x30, [sp, #32]
  4060dc:	add	sp, sp, #0x30
  4060e0:	ret
  4060e4:	sub	sp, sp, #0x30
  4060e8:	stp	x29, x30, [sp, #32]
  4060ec:	add	x29, sp, #0x20
  4060f0:	mov	x8, xzr
  4060f4:	mov	w1, #0x2                   	// #2
  4060f8:	str	x0, [sp, #16]
  4060fc:	str	x8, [sp, #8]
  406100:	ldr	x0, [sp, #16]
  406104:	bl	40e3dc <ferror@plt+0xb8ec>
  406108:	cbnz	w0, 406124 <ferror@plt+0x3634>
  40610c:	ldr	x0, [sp, #16]
  406110:	mov	w1, #0xa                   	// #10
  406114:	bl	40e3dc <ferror@plt+0xb8ec>
  406118:	cbnz	w0, 406124 <ferror@plt+0x3634>
  40611c:	stur	wzr, [x29, #-4]
  406120:	b	406268 <ferror@plt+0x3778>
  406124:	adrp	x8, 435000 <memcpy@GLIBC_2.17>
  406128:	add	x8, x8, #0x3b8
  40612c:	ldr	x8, [x8]
  406130:	adrp	x9, 439000 <stdin@@GLIBC_2.17+0x168>
  406134:	add	x9, x9, #0x7c8
  406138:	str	x8, [x9]
  40613c:	adrp	x0, 422000 <ferror@plt+0x1f510>
  406140:	add	x0, x0, #0xed1
  406144:	bl	402a80 <getenv@plt>
  406148:	cbnz	x0, 40617c <ferror@plt+0x368c>
  40614c:	adrp	x0, 421000 <ferror@plt+0x1e510>
  406150:	add	x0, x0, #0x475
  406154:	bl	402a80 <getenv@plt>
  406158:	cbnz	x0, 40617c <ferror@plt+0x368c>
  40615c:	ldr	x0, [sp, #16]
  406160:	mov	x8, xzr
  406164:	mov	x1, x8
  406168:	mov	w2, #0x11                  	// #17
  40616c:	bl	4053f8 <ferror@plt+0x2908>
  406170:	cbnz	w0, 40617c <ferror@plt+0x368c>
  406174:	stur	wzr, [x29, #-4]
  406178:	b	406268 <ferror@plt+0x3778>
  40617c:	ldr	x8, [sp, #16]
  406180:	ldr	x8, [x8, #8]
  406184:	and	x8, x8, #0x4
  406188:	cbz	x8, 4061d4 <ferror@plt+0x36e4>
  40618c:	adrp	x0, 422000 <ferror@plt+0x1f510>
  406190:	add	x0, x0, #0xed1
  406194:	adrp	x1, 422000 <ferror@plt+0x1f510>
  406198:	add	x1, x1, #0xede
  40619c:	bl	4070c8 <ferror@plt+0x45d8>
  4061a0:	str	x0, [sp, #8]
  4061a4:	cbnz	x0, 4061ac <ferror@plt+0x36bc>
  4061a8:	b	406230 <ferror@plt+0x3740>
  4061ac:	ldr	x0, [sp, #8]
  4061b0:	ldr	x2, [sp, #16]
  4061b4:	adrp	x1, 40e000 <ferror@plt+0xb510>
  4061b8:	add	x1, x1, #0xa88
  4061bc:	mov	w3, #0x2                   	// #2
  4061c0:	bl	40e684 <ferror@plt+0xbb94>
  4061c4:	cbz	w0, 4061cc <ferror@plt+0x36dc>
  4061c8:	b	406230 <ferror@plt+0x3740>
  4061cc:	ldr	x0, [sp, #8]
  4061d0:	bl	4025a0 <fclose@plt>
  4061d4:	ldr	x8, [sp, #16]
  4061d8:	ldr	x8, [x8, #8]
  4061dc:	and	x8, x8, #0x400
  4061e0:	cbz	x8, 406228 <ferror@plt+0x3738>
  4061e4:	adrp	x0, 422000 <ferror@plt+0x1f510>
  4061e8:	add	x0, x0, #0xee6
  4061ec:	adrp	x1, 422000 <ferror@plt+0x1f510>
  4061f0:	add	x1, x1, #0xef4
  4061f4:	bl	4070c8 <ferror@plt+0x45d8>
  4061f8:	str	x0, [sp, #8]
  4061fc:	cbz	x0, 406228 <ferror@plt+0x3738>
  406200:	ldr	x0, [sp, #8]
  406204:	ldr	x2, [sp, #16]
  406208:	adrp	x1, 40e000 <ferror@plt+0xb510>
  40620c:	add	x1, x1, #0xa88
  406210:	mov	w3, #0xa                   	// #10
  406214:	bl	40e684 <ferror@plt+0xbb94>
  406218:	cbz	w0, 406220 <ferror@plt+0x3730>
  40621c:	b	406230 <ferror@plt+0x3740>
  406220:	ldr	x0, [sp, #8]
  406224:	bl	4025a0 <fclose@plt>
  406228:	stur	wzr, [x29, #-4]
  40622c:	b	406268 <ferror@plt+0x3778>
  406230:	bl	402a70 <__errno_location@plt>
  406234:	ldr	w8, [x0]
  406238:	str	w8, [sp, #4]
  40623c:	ldr	x9, [sp, #8]
  406240:	cbz	x9, 40624c <ferror@plt+0x375c>
  406244:	ldr	x0, [sp, #8]
  406248:	bl	4025a0 <fclose@plt>
  40624c:	ldr	w8, [sp, #4]
  406250:	str	w8, [sp]
  406254:	bl	402a70 <__errno_location@plt>
  406258:	ldr	w8, [sp]
  40625c:	str	w8, [x0]
  406260:	mov	w9, #0xffffffff            	// #-1
  406264:	stur	w9, [x29, #-4]
  406268:	ldur	w0, [x29, #-4]
  40626c:	ldp	x29, x30, [sp, #32]
  406270:	add	sp, sp, #0x30
  406274:	ret
  406278:	sub	sp, sp, #0x40
  40627c:	stp	x29, x30, [sp, #48]
  406280:	add	x29, sp, #0x30
  406284:	mov	x8, xzr
  406288:	mov	w9, #0x100000              	// #1048576
  40628c:	mov	w1, #0x2                   	// #2
  406290:	stur	x0, [x29, #-16]
  406294:	str	x8, [sp, #24]
  406298:	str	x8, [sp, #16]
  40629c:	str	w9, [sp, #12]
  4062a0:	ldur	x0, [x29, #-16]
  4062a4:	bl	40e3dc <ferror@plt+0xb8ec>
  4062a8:	cbnz	w0, 4062c4 <ferror@plt+0x37d4>
  4062ac:	ldur	x0, [x29, #-16]
  4062b0:	mov	w1, #0xa                   	// #10
  4062b4:	bl	40e3dc <ferror@plt+0xb8ec>
  4062b8:	cbnz	w0, 4062c4 <ferror@plt+0x37d4>
  4062bc:	stur	wzr, [x29, #-4]
  4062c0:	b	4064ac <ferror@plt+0x39bc>
  4062c4:	adrp	x8, 435000 <memcpy@GLIBC_2.17>
  4062c8:	add	x8, x8, #0x3c0
  4062cc:	ldr	x8, [x8]
  4062d0:	adrp	x9, 439000 <stdin@@GLIBC_2.17+0x168>
  4062d4:	add	x9, x9, #0x7c8
  4062d8:	str	x8, [x9]
  4062dc:	adrp	x0, 422000 <ferror@plt+0x1f510>
  4062e0:	add	x0, x0, #0xf8e
  4062e4:	bl	402a80 <getenv@plt>
  4062e8:	cbz	x0, 4062fc <ferror@plt+0x380c>
  4062ec:	ldur	x0, [x29, #-16]
  4062f0:	bl	40eea0 <ferror@plt+0xc3b0>
  4062f4:	stur	w0, [x29, #-4]
  4062f8:	b	4064ac <ferror@plt+0x39bc>
  4062fc:	adrp	x0, 422000 <ferror@plt+0x1f510>
  406300:	add	x0, x0, #0xefd
  406304:	bl	402a80 <getenv@plt>
  406308:	cbnz	x0, 40633c <ferror@plt+0x384c>
  40630c:	adrp	x0, 421000 <ferror@plt+0x1e510>
  406310:	add	x0, x0, #0x475
  406314:	bl	402a80 <getenv@plt>
  406318:	cbnz	x0, 40633c <ferror@plt+0x384c>
  40631c:	ldur	x0, [x29, #-16]
  406320:	mov	x8, xzr
  406324:	mov	x1, x8
  406328:	mov	w2, #0x6                   	// #6
  40632c:	bl	4053f8 <ferror@plt+0x2908>
  406330:	cbnz	w0, 40633c <ferror@plt+0x384c>
  406334:	stur	wzr, [x29, #-4]
  406338:	b	4064ac <ferror@plt+0x39bc>
  40633c:	ldr	w8, [sp, #12]
  406340:	cmp	w8, #0x10, lsl #12
  406344:	b.lt	406370 <ferror@plt+0x3880>  // b.tstop
  406348:	ldrsw	x0, [sp, #12]
  40634c:	bl	4025e0 <malloc@plt>
  406350:	str	x0, [sp, #16]
  406354:	cbz	x0, 40635c <ferror@plt+0x386c>
  406358:	b	406370 <ferror@plt+0x3880>
  40635c:	ldr	w8, [sp, #12]
  406360:	mov	w9, #0x2                   	// #2
  406364:	sdiv	w8, w8, w9
  406368:	str	w8, [sp, #12]
  40636c:	b	40633c <ferror@plt+0x384c>
  406370:	ldr	x8, [sp, #16]
  406374:	cbnz	x8, 406390 <ferror@plt+0x38a0>
  406378:	bl	402a70 <__errno_location@plt>
  40637c:	mov	w8, #0xc                   	// #12
  406380:	str	w8, [x0]
  406384:	mov	w8, #0xffffffff            	// #-1
  406388:	stur	w8, [x29, #-4]
  40638c:	b	4064ac <ferror@plt+0x39bc>
  406390:	ldur	x8, [x29, #-16]
  406394:	ldr	x8, [x8, #8]
  406398:	and	x8, x8, #0x4
  40639c:	cbz	x8, 4063f8 <ferror@plt+0x3908>
  4063a0:	adrp	x0, 422000 <ferror@plt+0x1f510>
  4063a4:	add	x0, x0, #0xefd
  4063a8:	adrp	x1, 422000 <ferror@plt+0x1f510>
  4063ac:	add	x1, x1, #0xf0a
  4063b0:	bl	4070c8 <ferror@plt+0x45d8>
  4063b4:	str	x0, [sp, #24]
  4063b8:	cbnz	x0, 4063c0 <ferror@plt+0x38d0>
  4063bc:	b	40646c <ferror@plt+0x397c>
  4063c0:	ldr	x0, [sp, #24]
  4063c4:	ldr	x1, [sp, #16]
  4063c8:	ldrsw	x2, [sp, #12]
  4063cc:	bl	4024c0 <setbuffer@plt>
  4063d0:	ldr	x0, [sp, #24]
  4063d4:	ldur	x2, [x29, #-16]
  4063d8:	adrp	x1, 40f000 <ferror@plt+0xc510>
  4063dc:	add	x1, x1, #0x154
  4063e0:	mov	w3, #0x2                   	// #2
  4063e4:	bl	40e684 <ferror@plt+0xbb94>
  4063e8:	cbz	w0, 4063f0 <ferror@plt+0x3900>
  4063ec:	b	40646c <ferror@plt+0x397c>
  4063f0:	ldr	x0, [sp, #24]
  4063f4:	bl	4025a0 <fclose@plt>
  4063f8:	ldur	x8, [x29, #-16]
  4063fc:	ldr	x8, [x8, #8]
  406400:	and	x8, x8, #0x400
  406404:	cbz	x8, 40645c <ferror@plt+0x396c>
  406408:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40640c:	add	x0, x0, #0xf12
  406410:	adrp	x1, 422000 <ferror@plt+0x1f510>
  406414:	add	x1, x1, #0xf20
  406418:	bl	4070c8 <ferror@plt+0x45d8>
  40641c:	str	x0, [sp, #24]
  406420:	cbz	x0, 40645c <ferror@plt+0x396c>
  406424:	ldr	x0, [sp, #24]
  406428:	ldr	x1, [sp, #16]
  40642c:	ldrsw	x2, [sp, #12]
  406430:	bl	4024c0 <setbuffer@plt>
  406434:	ldr	x0, [sp, #24]
  406438:	ldur	x2, [x29, #-16]
  40643c:	adrp	x1, 40f000 <ferror@plt+0xc510>
  406440:	add	x1, x1, #0x154
  406444:	mov	w3, #0xa                   	// #10
  406448:	bl	40e684 <ferror@plt+0xbb94>
  40644c:	cbz	w0, 406454 <ferror@plt+0x3964>
  406450:	b	40646c <ferror@plt+0x397c>
  406454:	ldr	x0, [sp, #24]
  406458:	bl	4025a0 <fclose@plt>
  40645c:	ldr	x0, [sp, #16]
  406460:	bl	402850 <free@plt>
  406464:	stur	wzr, [x29, #-4]
  406468:	b	4064ac <ferror@plt+0x39bc>
  40646c:	bl	402a70 <__errno_location@plt>
  406470:	ldr	w8, [x0]
  406474:	str	w8, [sp, #8]
  406478:	ldr	x0, [sp, #16]
  40647c:	bl	402850 <free@plt>
  406480:	ldr	x9, [sp, #24]
  406484:	cbz	x9, 406490 <ferror@plt+0x39a0>
  406488:	ldr	x0, [sp, #24]
  40648c:	bl	4025a0 <fclose@plt>
  406490:	ldr	w8, [sp, #8]
  406494:	str	w8, [sp, #4]
  406498:	bl	402a70 <__errno_location@plt>
  40649c:	ldr	w8, [sp, #4]
  4064a0:	str	w8, [x0]
  4064a4:	mov	w9, #0xffffffff            	// #-1
  4064a8:	stur	w9, [x29, #-4]
  4064ac:	ldur	w0, [x29, #-4]
  4064b0:	ldp	x29, x30, [sp, #48]
  4064b4:	add	sp, sp, #0x40
  4064b8:	ret
  4064bc:	sub	sp, sp, #0x20
  4064c0:	stp	x29, x30, [sp, #16]
  4064c4:	add	x29, sp, #0x10
  4064c8:	mov	w1, #0x2                   	// #2
  4064cc:	str	x0, [sp]
  4064d0:	ldr	x0, [sp]
  4064d4:	bl	40e3dc <ferror@plt+0xb8ec>
  4064d8:	cbnz	w0, 4064f4 <ferror@plt+0x3a04>
  4064dc:	ldr	x0, [sp]
  4064e0:	mov	w1, #0xa                   	// #10
  4064e4:	bl	40e3dc <ferror@plt+0xb8ec>
  4064e8:	cbnz	w0, 4064f4 <ferror@plt+0x3a04>
  4064ec:	stur	wzr, [x29, #-4]
  4064f0:	b	406538 <ferror@plt+0x3a48>
  4064f4:	adrp	x0, 422000 <ferror@plt+0x1f510>
  4064f8:	add	x0, x0, #0xff6
  4064fc:	bl	402a80 <getenv@plt>
  406500:	cbnz	x0, 406534 <ferror@plt+0x3a44>
  406504:	adrp	x0, 421000 <ferror@plt+0x1e510>
  406508:	add	x0, x0, #0x475
  40650c:	bl	402a80 <getenv@plt>
  406510:	cbnz	x0, 406534 <ferror@plt+0x3a44>
  406514:	ldr	x0, [sp]
  406518:	mov	x8, xzr
  40651c:	mov	x1, x8
  406520:	mov	w2, #0x21                  	// #33
  406524:	bl	4053f8 <ferror@plt+0x2908>
  406528:	cbnz	w0, 406534 <ferror@plt+0x3a44>
  40652c:	stur	wzr, [x29, #-4]
  406530:	b	406538 <ferror@plt+0x3a48>
  406534:	stur	wzr, [x29, #-4]
  406538:	ldur	w0, [x29, #-4]
  40653c:	ldp	x29, x30, [sp, #16]
  406540:	add	sp, sp, #0x20
  406544:	ret
  406548:	sub	sp, sp, #0x20
  40654c:	stp	x29, x30, [sp, #16]
  406550:	add	x29, sp, #0x10
  406554:	mov	w1, #0x2                   	// #2
  406558:	str	x0, [sp]
  40655c:	ldr	x0, [sp]
  406560:	bl	40e3dc <ferror@plt+0xb8ec>
  406564:	cbnz	w0, 406580 <ferror@plt+0x3a90>
  406568:	ldr	x0, [sp]
  40656c:	mov	w1, #0xa                   	// #10
  406570:	bl	40e3dc <ferror@plt+0xb8ec>
  406574:	cbnz	w0, 406580 <ferror@plt+0x3a90>
  406578:	stur	wzr, [x29, #-4]
  40657c:	b	4065c4 <ferror@plt+0x3ad4>
  406580:	adrp	x0, 423000 <ferror@plt+0x20510>
  406584:	add	x0, x0, #0x4
  406588:	bl	402a80 <getenv@plt>
  40658c:	cbnz	x0, 4065c0 <ferror@plt+0x3ad0>
  406590:	adrp	x0, 421000 <ferror@plt+0x1e510>
  406594:	add	x0, x0, #0x475
  406598:	bl	402a80 <getenv@plt>
  40659c:	cbnz	x0, 4065c0 <ferror@plt+0x3ad0>
  4065a0:	ldr	x0, [sp]
  4065a4:	mov	x8, xzr
  4065a8:	mov	x1, x8
  4065ac:	mov	w2, #0x84                  	// #132
  4065b0:	bl	4053f8 <ferror@plt+0x2908>
  4065b4:	cbnz	w0, 4065c0 <ferror@plt+0x3ad0>
  4065b8:	stur	wzr, [x29, #-4]
  4065bc:	b	4065c4 <ferror@plt+0x3ad4>
  4065c0:	stur	wzr, [x29, #-4]
  4065c4:	ldur	w0, [x29, #-4]
  4065c8:	ldp	x29, x30, [sp, #16]
  4065cc:	add	sp, sp, #0x20
  4065d0:	ret
  4065d4:	sub	sp, sp, #0x60
  4065d8:	stp	x29, x30, [sp, #80]
  4065dc:	add	x29, sp, #0x50
  4065e0:	mov	x2, #0x28                  	// #40
  4065e4:	mov	w8, #0x28                  	// #40
  4065e8:	mov	w9, #0x14                  	// #20
  4065ec:	mov	w10, #0x301                 	// #769
  4065f0:	mov	w11, #0xe240                	// #57920
  4065f4:	movk	w11, #0x1, lsl #16
  4065f8:	mov	w12, wzr
  4065fc:	add	x13, sp, #0x18
  406600:	stur	x0, [x29, #-16]
  406604:	mov	x0, x13
  406608:	mov	w1, w12
  40660c:	str	w8, [sp, #20]
  406610:	str	w9, [sp, #16]
  406614:	str	w10, [sp, #12]
  406618:	str	w11, [sp, #8]
  40661c:	str	x13, [sp]
  406620:	bl	402660 <memset@plt>
  406624:	ldr	w8, [sp, #20]
  406628:	str	w8, [sp, #24]
  40662c:	ldr	w9, [sp, #16]
  406630:	ldr	x13, [sp]
  406634:	strh	w9, [x13, #4]
  406638:	ldr	w10, [sp, #12]
  40663c:	strh	w10, [x13, #6]
  406640:	ldr	w11, [sp, #8]
  406644:	str	w11, [sp, #32]
  406648:	ldur	x0, [x29, #-16]
  40664c:	mov	w1, w8
  406650:	bl	40e3dc <ferror@plt+0xb8ec>
  406654:	cbnz	w0, 406660 <ferror@plt+0x3b70>
  406658:	stur	wzr, [x29, #-4]
  40665c:	b	406694 <ferror@plt+0x3ba4>
  406660:	add	x8, sp, #0x18
  406664:	mov	w9, #0x28                  	// #40
  406668:	strb	w9, [x8, #16]
  40666c:	ldur	x10, [x29, #-16]
  406670:	ldr	w9, [x10, #4]
  406674:	str	w9, [sp, #44]
  406678:	ldur	x0, [x29, #-16]
  40667c:	mov	x1, x8
  406680:	mov	x2, #0x28                  	// #40
  406684:	adrp	x3, 40d000 <ferror@plt+0xa510>
  406688:	add	x3, x3, #0x370
  40668c:	bl	40e4f8 <ferror@plt+0xba08>
  406690:	stur	w0, [x29, #-4]
  406694:	ldur	w0, [x29, #-4]
  406698:	ldp	x29, x30, [sp, #80]
  40669c:	add	sp, sp, #0x60
  4066a0:	ret
  4066a4:	sub	sp, sp, #0x30
  4066a8:	stp	x29, x30, [sp, #32]
  4066ac:	add	x29, sp, #0x20
  4066b0:	adrp	x8, 421000 <ferror@plt+0x1e510>
  4066b4:	add	x8, x8, #0x100
  4066b8:	mov	x2, #0x18                  	// #24
  4066bc:	mov	w9, #0x1e                  	// #30
  4066c0:	adrp	x3, 40f000 <ferror@plt+0xc510>
  4066c4:	add	x3, x3, #0x574
  4066c8:	mov	x10, sp
  4066cc:	stur	x0, [x29, #-8]
  4066d0:	ldr	q0, [x8]
  4066d4:	str	q0, [sp]
  4066d8:	ldr	x8, [x8, #16]
  4066dc:	str	x8, [sp, #16]
  4066e0:	str	xzr, [sp, #16]
  4066e4:	strb	w9, [x10, #16]
  4066e8:	ldur	x8, [x29, #-8]
  4066ec:	ldr	w9, [x8, #4]
  4066f0:	str	w9, [sp, #20]
  4066f4:	ldur	x0, [x29, #-8]
  4066f8:	mov	x1, x10
  4066fc:	bl	40e4f8 <ferror@plt+0xba08>
  406700:	ldp	x29, x30, [sp, #32]
  406704:	add	sp, sp, #0x30
  406708:	ret
  40670c:	sub	sp, sp, #0x60
  406710:	stp	x29, x30, [sp, #80]
  406714:	add	x29, sp, #0x50
  406718:	mov	x2, #0x24                  	// #36
  40671c:	mov	w8, #0x24                  	// #36
  406720:	mov	w9, #0x14                  	// #20
  406724:	mov	w10, #0x301                 	// #769
  406728:	mov	w11, #0xe240                	// #57920
  40672c:	movk	w11, #0x1, lsl #16
  406730:	mov	w1, #0x2c                  	// #44
  406734:	mov	w12, wzr
  406738:	add	x13, sp, #0x1c
  40673c:	stur	x0, [x29, #-16]
  406740:	mov	x0, x13
  406744:	str	w1, [sp, #24]
  406748:	mov	w1, w12
  40674c:	str	w8, [sp, #20]
  406750:	str	w9, [sp, #16]
  406754:	str	w10, [sp, #12]
  406758:	str	w11, [sp, #8]
  40675c:	str	x13, [sp]
  406760:	bl	402660 <memset@plt>
  406764:	ldr	w8, [sp, #20]
  406768:	str	w8, [sp, #28]
  40676c:	ldr	w9, [sp, #16]
  406770:	ldr	x13, [sp]
  406774:	strh	w9, [x13, #4]
  406778:	ldr	w10, [sp, #12]
  40677c:	strh	w10, [x13, #6]
  406780:	ldr	w11, [sp, #8]
  406784:	str	w11, [sp, #36]
  406788:	ldur	x0, [x29, #-16]
  40678c:	ldr	w1, [sp, #24]
  406790:	bl	40e3dc <ferror@plt+0xb8ec>
  406794:	cbz	w0, 4067a8 <ferror@plt+0x3cb8>
  406798:	ldur	x8, [x29, #-16]
  40679c:	ldr	w9, [x8, #4]
  4067a0:	and	w9, w9, #0x80
  4067a4:	cbnz	w9, 4067b0 <ferror@plt+0x3cc0>
  4067a8:	stur	wzr, [x29, #-4]
  4067ac:	b	4067e0 <ferror@plt+0x3cf0>
  4067b0:	add	x8, sp, #0x1c
  4067b4:	mov	w9, #0x2c                  	// #44
  4067b8:	strb	w9, [x8, #16]
  4067bc:	mov	w9, #0xf                   	// #15
  4067c0:	str	w9, [sp, #52]
  4067c4:	ldur	x0, [x29, #-16]
  4067c8:	mov	x1, x8
  4067cc:	mov	x2, #0x24                  	// #36
  4067d0:	adrp	x3, 40d000 <ferror@plt+0xa510>
  4067d4:	add	x3, x3, #0x484
  4067d8:	bl	40e4f8 <ferror@plt+0xba08>
  4067dc:	stur	w0, [x29, #-4]
  4067e0:	ldur	w0, [x29, #-4]
  4067e4:	ldp	x29, x30, [sp, #80]
  4067e8:	add	sp, sp, #0x60
  4067ec:	ret
  4067f0:	sub	sp, sp, #0x30
  4067f4:	stp	x29, x30, [sp, #32]
  4067f8:	add	x29, sp, #0x20
  4067fc:	str	wzr, [sp, #12]
  406800:	ldr	w8, [sp, #12]
  406804:	cmp	w8, #0x100
  406808:	b.eq	406888 <ferror@plt+0x3d98>  // b.none
  40680c:	ldrsw	x8, [sp, #12]
  406810:	mov	x9, #0x8                   	// #8
  406814:	mul	x8, x9, x8
  406818:	adrp	x9, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  40681c:	add	x9, x9, #0xf18
  406820:	add	x8, x9, x8
  406824:	ldr	x8, [x8]
  406828:	stur	x8, [x29, #-8]
  40682c:	ldur	x8, [x29, #-8]
  406830:	cbz	x8, 406878 <ferror@plt+0x3d88>
  406834:	ldur	x8, [x29, #-8]
  406838:	ldr	x0, [x8, #24]
  40683c:	bl	402850 <free@plt>
  406840:	ldur	x8, [x29, #-8]
  406844:	ldr	x0, [x8, #32]
  406848:	bl	402850 <free@plt>
  40684c:	ldur	x8, [x29, #-8]
  406850:	ldr	x0, [x8, #40]
  406854:	bl	402850 <free@plt>
  406858:	ldur	x8, [x29, #-8]
  40685c:	ldr	x8, [x8]
  406860:	str	x8, [sp, #16]
  406864:	ldur	x0, [x29, #-8]
  406868:	bl	402850 <free@plt>
  40686c:	ldr	x8, [sp, #16]
  406870:	stur	x8, [x29, #-8]
  406874:	b	40682c <ferror@plt+0x3d3c>
  406878:	ldr	w8, [sp, #12]
  40687c:	add	w8, w8, #0x1
  406880:	str	w8, [sp, #12]
  406884:	b	406800 <ferror@plt+0x3d10>
  406888:	ldp	x29, x30, [sp, #32]
  40688c:	add	sp, sp, #0x30
  406890:	ret
  406894:	sub	sp, sp, #0x40
  406898:	stp	x29, x30, [sp, #48]
  40689c:	add	x29, sp, #0x30
  4068a0:	adrp	x8, 439000 <stdin@@GLIBC_2.17+0x168>
  4068a4:	add	x8, x8, #0x728
  4068a8:	adrp	x9, 435000 <memcpy@GLIBC_2.17>
  4068ac:	add	x9, x9, #0x3d0
  4068b0:	stur	wzr, [x29, #-16]
  4068b4:	ldr	x10, [x8, #8]
  4068b8:	str	x8, [sp, #16]
  4068bc:	str	x9, [sp, #8]
  4068c0:	cbnz	x10, 4068c8 <ferror@plt+0x3dd8>
  4068c4:	b	406a5c <ferror@plt+0x3f6c>
  4068c8:	ldr	x8, [sp, #16]
  4068cc:	ldr	x9, [x8, #8]
  4068d0:	add	x9, x9, #0x10
  4068d4:	stur	x9, [x29, #-8]
  4068d8:	ldr	x9, [x8]
  4068dc:	ldrh	w10, [x9]
  4068e0:	mov	w11, #0x2                   	// #2
  4068e4:	sdiv	w12, w10, w11
  4068e8:	mul	w11, w12, w11
  4068ec:	subs	w10, w10, w11
  4068f0:	ldr	x9, [x8, #16]
  4068f4:	ldr	x13, [x9, #8]
  4068f8:	mov	w0, w10
  4068fc:	sxtw	x14, w0
  406900:	add	x13, x13, x14
  406904:	str	x13, [x9, #8]
  406908:	bl	40fa9c <ferror@plt+0xcfac>
  40690c:	ldr	x8, [sp, #16]
  406910:	ldr	x9, [x8, #8]
  406914:	str	x9, [x8, #16]
  406918:	ldr	x9, [sp, #8]
  40691c:	str	x9, [sp, #24]
  406920:	ldr	x8, [sp, #24]
  406924:	ldr	w9, [x8, #28]
  406928:	cmp	w9, #0x0
  40692c:	cset	w9, ne  // ne = any
  406930:	eor	w9, w9, #0x1
  406934:	tbnz	w9, #0, 40693c <ferror@plt+0x3e4c>
  406938:	b	40694c <ferror@plt+0x3e5c>
  40693c:	ldr	x8, [sp, #24]
  406940:	add	x8, x8, #0x28
  406944:	str	x8, [sp, #24]
  406948:	b	406920 <ferror@plt+0x3e30>
  40694c:	ldur	x8, [x29, #-8]
  406950:	cbz	x8, 406a34 <ferror@plt+0x3f44>
  406954:	ldur	w8, [x29, #-16]
  406958:	add	w9, w8, #0x1
  40695c:	stur	w9, [x29, #-16]
  406960:	cbz	w8, 406980 <ferror@plt+0x3e90>
  406964:	ldr	x8, [sp, #24]
  406968:	ldr	x1, [x8, #16]
  40696c:	adrp	x0, 422000 <ferror@plt+0x1f510>
  406970:	add	x0, x0, #0x455
  406974:	bl	402a50 <printf@plt>
  406978:	stur	w0, [x29, #-12]
  40697c:	b	406984 <ferror@plt+0x3e94>
  406980:	stur	wzr, [x29, #-12]
  406984:	ldr	x0, [sp, #24]
  406988:	ldur	x8, [x29, #-8]
  40698c:	ldrh	w1, [x8]
  406990:	ldur	w2, [x29, #-12]
  406994:	bl	40fdc8 <ferror@plt+0xd2d8>
  406998:	ldur	w9, [x29, #-12]
  40699c:	add	w9, w9, w0
  4069a0:	stur	w9, [x29, #-12]
  4069a4:	ldur	x8, [x29, #-8]
  4069a8:	add	x0, x8, #0x2
  4069ac:	ldur	x8, [x29, #-8]
  4069b0:	ldrh	w9, [x8]
  4069b4:	mov	w2, w9
  4069b8:	adrp	x8, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  4069bc:	add	x8, x8, #0xe90
  4069c0:	ldr	x3, [x8]
  4069c4:	mov	x1, #0x1                   	// #1
  4069c8:	bl	4028c0 <fwrite@plt>
  4069cc:	ldursw	x8, [x29, #-12]
  4069d0:	add	x8, x8, x0
  4069d4:	stur	w8, [x29, #-12]
  4069d8:	ldr	x0, [sp, #24]
  4069dc:	ldur	w1, [x29, #-12]
  4069e0:	bl	40fe80 <ferror@plt+0xd390>
  4069e4:	ldr	x0, [sp, #24]
  4069e8:	bl	40a93c <ferror@plt+0x7e4c>
  4069ec:	cbz	w0, 406a0c <ferror@plt+0x3f1c>
  4069f0:	adrp	x0, 424000 <ferror@plt+0x21510>
  4069f4:	add	x0, x0, #0x45a
  4069f8:	bl	402a50 <printf@plt>
  4069fc:	ldr	x8, [sp, #8]
  406a00:	str	x8, [sp, #24]
  406a04:	stur	wzr, [x29, #-16]
  406a08:	b	406a18 <ferror@plt+0x3f28>
  406a0c:	ldr	x8, [sp, #24]
  406a10:	add	x8, x8, #0x28
  406a14:	str	x8, [sp, #24]
  406a18:	ldr	x8, [sp, #24]
  406a1c:	ldr	w9, [x8, #24]
  406a20:	cbnz	w9, 4069e4 <ferror@plt+0x3ef4>
  406a24:	ldur	x0, [x29, #-8]
  406a28:	bl	40ff18 <ferror@plt+0xd428>
  406a2c:	stur	x0, [x29, #-8]
  406a30:	b	40694c <ferror@plt+0x3e5c>
  406a34:	ldur	w8, [x29, #-16]
  406a38:	cbz	w8, 406a48 <ferror@plt+0x3f58>
  406a3c:	adrp	x0, 424000 <ferror@plt+0x21510>
  406a40:	add	x0, x0, #0x45a
  406a44:	bl	402a50 <printf@plt>
  406a48:	bl	40ffdc <ferror@plt+0xd4ec>
  406a4c:	adrp	x8, 435000 <memcpy@GLIBC_2.17>
  406a50:	add	x8, x8, #0x5a8
  406a54:	ldr	x9, [sp, #8]
  406a58:	str	x9, [x8]
  406a5c:	ldp	x29, x30, [sp, #48]
  406a60:	add	sp, sp, #0x40
  406a64:	ret
  406a68:	sub	sp, sp, #0x50
  406a6c:	stp	x29, x30, [sp, #64]
  406a70:	add	x29, sp, #0x40
  406a74:	mov	w8, wzr
  406a78:	add	x0, sp, #0x8
  406a7c:	mov	w1, w8
  406a80:	bl	41bc70 <ferror@plt+0x19180>
  406a84:	cmp	w0, #0x0
  406a88:	cset	w8, ge  // ge = tcont
  406a8c:	tbnz	w8, #0, 406a98 <ferror@plt+0x3fa8>
  406a90:	mov	w0, #0x1                   	// #1
  406a94:	bl	402400 <exit@plt>
  406a98:	add	x8, sp, #0x8
  406a9c:	mov	x0, x8
  406aa0:	str	x8, [sp]
  406aa4:	bl	417db4 <ferror@plt+0x152c4>
  406aa8:	ldr	x0, [sp]
  406aac:	bl	41b990 <ferror@plt+0x18ea0>
  406ab0:	adrp	x8, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  406ab4:	add	x8, x8, #0xf08
  406ab8:	mov	w9, #0x1                   	// #1
  406abc:	str	w9, [x8]
  406ac0:	ldp	x29, x30, [sp, #64]
  406ac4:	add	sp, sp, #0x50
  406ac8:	ret
  406acc:	sub	sp, sp, #0x40
  406ad0:	stp	x29, x30, [sp, #48]
  406ad4:	add	x29, sp, #0x30
  406ad8:	stur	x0, [x29, #-16]
  406adc:	str	x1, [sp, #24]
  406ae0:	ldr	x8, [sp, #24]
  406ae4:	ldr	x8, [x8, #24]
  406ae8:	str	x8, [sp, #16]
  406aec:	str	wzr, [sp, #12]
  406af0:	ldr	x8, [sp, #24]
  406af4:	ldr	w9, [x8, #16]
  406af8:	cmp	w9, #0x2
  406afc:	b.ne	406b0c <ferror@plt+0x401c>  // b.any
  406b00:	mov	w8, #0x4                   	// #4
  406b04:	str	w8, [sp, #8]
  406b08:	b	406b30 <ferror@plt+0x4040>
  406b0c:	ldr	x8, [sp, #24]
  406b10:	ldr	w9, [x8, #16]
  406b14:	cmp	w9, #0xa
  406b18:	b.ne	406b28 <ferror@plt+0x4038>  // b.any
  406b1c:	mov	w8, #0x10                  	// #16
  406b20:	str	w8, [sp, #8]
  406b24:	b	406b30 <ferror@plt+0x4040>
  406b28:	stur	wzr, [x29, #-4]
  406b2c:	b	406bf4 <ferror@plt+0x4104>
  406b30:	ldr	x8, [sp, #16]
  406b34:	ldr	x8, [x8]
  406b38:	cbz	x8, 406bec <ferror@plt+0x40fc>
  406b3c:	ldur	x8, [x29, #-16]
  406b40:	str	x8, [sp]
  406b44:	ldur	x8, [x29, #-16]
  406b48:	ldrh	w9, [x8, #4]
  406b4c:	cbz	w9, 406b88 <ferror@plt+0x4098>
  406b50:	mov	x0, #0x120                 	// #288
  406b54:	bl	4025e0 <malloc@plt>
  406b58:	str	x0, [sp]
  406b5c:	cbnz	x0, 406b6c <ferror@plt+0x407c>
  406b60:	ldr	w8, [sp, #12]
  406b64:	stur	w8, [x29, #-4]
  406b68:	b	406bf4 <ferror@plt+0x4104>
  406b6c:	ldr	x0, [sp]
  406b70:	ldur	x1, [x29, #-16]
  406b74:	mov	x2, #0x120                 	// #288
  406b78:	bl	4023b0 <memcpy@plt>
  406b7c:	ldr	x8, [sp]
  406b80:	ldur	x9, [x29, #-16]
  406b84:	str	x8, [x9, #280]
  406b88:	ldr	x8, [sp]
  406b8c:	add	x0, x8, #0x8
  406b90:	ldr	x8, [sp, #16]
  406b94:	ldr	x1, [x8]
  406b98:	ldrsw	x2, [sp, #8]
  406b9c:	bl	4023b0 <memcpy@plt>
  406ba0:	ldr	w9, [sp, #8]
  406ba4:	ldr	x8, [sp]
  406ba8:	strh	w9, [x8, #2]
  406bac:	ldr	w9, [sp, #8]
  406bb0:	mov	w10, #0x8                   	// #8
  406bb4:	mul	w9, w9, w10
  406bb8:	ldr	x8, [sp]
  406bbc:	strh	w9, [x8, #4]
  406bc0:	ldr	x8, [sp, #24]
  406bc4:	ldr	w9, [x8, #16]
  406bc8:	ldr	x8, [sp]
  406bcc:	strh	w9, [x8, #6]
  406bd0:	ldr	x8, [sp, #16]
  406bd4:	add	x8, x8, #0x8
  406bd8:	str	x8, [sp, #16]
  406bdc:	ldr	w9, [sp, #12]
  406be0:	add	w9, w9, #0x1
  406be4:	str	w9, [sp, #12]
  406be8:	b	406b30 <ferror@plt+0x4040>
  406bec:	ldr	w8, [sp, #12]
  406bf0:	stur	w8, [x29, #-4]
  406bf4:	ldur	w0, [x29, #-4]
  406bf8:	ldp	x29, x30, [sp, #48]
  406bfc:	add	sp, sp, #0x40
  406c00:	ret
  406c04:	sub	sp, sp, #0x10
  406c08:	mov	x8, xzr
  406c0c:	mov	w9, #0xffffffff            	// #-1
  406c10:	str	w0, [sp, #12]
  406c14:	str	x1, [sp]
  406c18:	ldr	x10, [sp]
  406c1c:	str	x8, [x10]
  406c20:	mov	w0, w9
  406c24:	add	sp, sp, #0x10
  406c28:	ret
  406c2c:	sub	sp, sp, #0x10
  406c30:	mov	x8, xzr
  406c34:	mov	w9, #0xffffffff            	// #-1
  406c38:	str	x0, [sp, #8]
  406c3c:	str	x1, [sp]
  406c40:	ldr	x10, [sp]
  406c44:	str	x8, [x10]
  406c48:	mov	w0, w9
  406c4c:	add	sp, sp, #0x10
  406c50:	ret
  406c54:	sub	sp, sp, #0x50
  406c58:	stp	x29, x30, [sp, #64]
  406c5c:	add	x29, sp, #0x40
  406c60:	mov	x8, #0x30                  	// #48
  406c64:	stur	w0, [x29, #-4]
  406c68:	stur	x1, [x29, #-16]
  406c6c:	stur	w2, [x29, #-20]
  406c70:	stur	w3, [x29, #-24]
  406c74:	str	x4, [sp, #32]
  406c78:	str	x5, [sp, #24]
  406c7c:	mov	x0, x8
  406c80:	bl	4025e0 <malloc@plt>
  406c84:	str	x0, [sp, #16]
  406c88:	ldr	x8, [sp, #16]
  406c8c:	cbnz	x8, 406cac <ferror@plt+0x41bc>
  406c90:	adrp	x8, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  406c94:	add	x8, x8, #0xe78
  406c98:	ldr	x0, [x8]
  406c9c:	adrp	x1, 421000 <ferror@plt+0x1e510>
  406ca0:	add	x1, x1, #0x4d6
  406ca4:	bl	402ab0 <fprintf@plt>
  406ca8:	bl	402760 <abort@plt>
  406cac:	ldr	x8, [sp, #16]
  406cb0:	mov	x9, xzr
  406cb4:	str	x9, [x8]
  406cb8:	ldur	w10, [x29, #-4]
  406cbc:	ldr	x8, [sp, #16]
  406cc0:	mov	x9, #0x8                   	// #8
  406cc4:	str	w10, [x8, #8]
  406cc8:	ldur	w10, [x29, #-20]
  406ccc:	ldr	x8, [sp, #16]
  406cd0:	str	w10, [x8, #12]
  406cd4:	ldur	w10, [x29, #-24]
  406cd8:	ldr	x8, [sp, #16]
  406cdc:	str	w10, [x8, #16]
  406ce0:	ldur	x0, [x29, #-16]
  406ce4:	str	x9, [sp]
  406ce8:	bl	4026f0 <strdup@plt>
  406cec:	ldr	x8, [sp, #16]
  406cf0:	str	x0, [x8, #24]
  406cf4:	ldr	x0, [sp, #32]
  406cf8:	bl	4026f0 <strdup@plt>
  406cfc:	ldr	x8, [sp, #16]
  406d00:	str	x0, [x8, #32]
  406d04:	ldr	x0, [sp, #24]
  406d08:	bl	4026f0 <strdup@plt>
  406d0c:	ldr	x8, [sp, #16]
  406d10:	str	x0, [x8, #40]
  406d14:	ldur	w0, [x29, #-4]
  406d18:	bl	406d64 <ferror@plt+0x4274>
  406d1c:	mov	w1, w0
  406d20:	sxtw	x8, w1
  406d24:	ldr	x9, [sp]
  406d28:	mul	x8, x9, x8
  406d2c:	adrp	x11, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  406d30:	add	x11, x11, #0xf18
  406d34:	add	x8, x11, x8
  406d38:	str	x8, [sp, #8]
  406d3c:	ldr	x8, [sp, #8]
  406d40:	ldr	x8, [x8]
  406d44:	ldr	x11, [sp, #16]
  406d48:	str	x8, [x11]
  406d4c:	ldr	x8, [sp, #16]
  406d50:	ldr	x11, [sp, #8]
  406d54:	str	x8, [x11]
  406d58:	ldp	x29, x30, [sp, #64]
  406d5c:	add	sp, sp, #0x50
  406d60:	ret
  406d64:	sub	sp, sp, #0x10
  406d68:	str	w0, [sp, #12]
  406d6c:	ldr	w8, [sp, #12]
  406d70:	ldr	w9, [sp, #12]
  406d74:	lsr	w9, w9, #16
  406d78:	eor	w8, w9, w8, lsr #24
  406d7c:	ldr	w9, [sp, #12]
  406d80:	eor	w8, w8, w9, lsr #8
  406d84:	ldr	w9, [sp, #12]
  406d88:	eor	w8, w8, w9
  406d8c:	str	w8, [sp, #8]
  406d90:	ldr	w8, [sp, #8]
  406d94:	and	w0, w8, #0xff
  406d98:	add	sp, sp, #0x10
  406d9c:	ret
  406da0:	sub	sp, sp, #0x20
  406da4:	stp	x29, x30, [sp, #16]
  406da8:	add	x29, sp, #0x10
  406dac:	adrp	x1, 421000 <ferror@plt+0x1e510>
  406db0:	add	x1, x1, #0x4f3
  406db4:	str	x0, [sp, #8]
  406db8:	ldr	x0, [sp, #8]
  406dbc:	bl	402ab0 <fprintf@plt>
  406dc0:	ldp	x29, x30, [sp, #16]
  406dc4:	add	sp, sp, #0x20
  406dc8:	ret
  406dcc:	sub	sp, sp, #0x150
  406dd0:	stp	x29, x30, [sp, #304]
  406dd4:	str	x28, [sp, #320]
  406dd8:	add	x29, sp, #0x130
  406ddc:	mov	x2, #0x3c                  	// #60
  406de0:	adrp	x8, 422000 <ferror@plt+0x1f510>
  406de4:	add	x8, x8, #0x1a9
  406de8:	adrp	x1, 422000 <ferror@plt+0x1f510>
  406dec:	add	x1, x1, #0x1bb
  406df0:	mov	w9, wzr
  406df4:	stur	x0, [x29, #-16]
  406df8:	ldur	x0, [x29, #-16]
  406dfc:	str	x1, [sp, #16]
  406e00:	mov	w1, w9
  406e04:	str	x8, [sp, #8]
  406e08:	bl	402660 <memset@plt>
  406e0c:	ldr	x0, [sp, #8]
  406e10:	ldr	x1, [sp, #16]
  406e14:	bl	4070c8 <ferror@plt+0x45d8>
  406e18:	str	x0, [sp, #24]
  406e1c:	cbnz	x0, 406e2c <ferror@plt+0x433c>
  406e20:	mov	w8, #0xffffffff            	// #-1
  406e24:	stur	w8, [x29, #-4]
  406e28:	b	406eb0 <ferror@plt+0x43c0>
  406e2c:	ldr	x2, [sp, #24]
  406e30:	add	x0, sp, #0x20
  406e34:	mov	w1, #0x100                 	// #256
  406e38:	bl	402ac0 <fgets@plt>
  406e3c:	cbz	x0, 406e50 <ferror@plt+0x4360>
  406e40:	ldur	x1, [x29, #-16]
  406e44:	add	x0, sp, #0x20
  406e48:	bl	40716c <ferror@plt+0x467c>
  406e4c:	b	406e2c <ferror@plt+0x433c>
  406e50:	ldr	x0, [sp, #24]
  406e54:	bl	4025a0 <fclose@plt>
  406e58:	adrp	x8, 422000 <ferror@plt+0x1f510>
  406e5c:	add	x8, x8, #0x1c8
  406e60:	mov	x0, x8
  406e64:	adrp	x1, 422000 <ferror@plt+0x1f510>
  406e68:	add	x1, x1, #0x1db
  406e6c:	bl	4070c8 <ferror@plt+0x45d8>
  406e70:	str	x0, [sp, #24]
  406e74:	cbnz	x0, 406e80 <ferror@plt+0x4390>
  406e78:	stur	wzr, [x29, #-4]
  406e7c:	b	406eb0 <ferror@plt+0x43c0>
  406e80:	ldr	x2, [sp, #24]
  406e84:	add	x0, sp, #0x20
  406e88:	mov	w1, #0x100                 	// #256
  406e8c:	bl	402ac0 <fgets@plt>
  406e90:	cbz	x0, 406ea4 <ferror@plt+0x43b4>
  406e94:	ldur	x1, [x29, #-16]
  406e98:	add	x0, sp, #0x20
  406e9c:	bl	40716c <ferror@plt+0x467c>
  406ea0:	b	406e80 <ferror@plt+0x4390>
  406ea4:	ldr	x0, [sp, #24]
  406ea8:	bl	4025a0 <fclose@plt>
  406eac:	stur	wzr, [x29, #-4]
  406eb0:	ldur	w0, [x29, #-4]
  406eb4:	ldr	x28, [sp, #320]
  406eb8:	ldp	x29, x30, [sp, #304]
  406ebc:	add	sp, sp, #0x150
  406ec0:	ret
  406ec4:	stp	x29, x30, [sp, #-32]!
  406ec8:	str	x28, [sp, #16]
  406ecc:	mov	x29, sp
  406ed0:	sub	sp, sp, #0x460
  406ed4:	sub	x8, x29, #0x20
  406ed8:	adrp	x9, 422000 <ferror@plt+0x1f510>
  406edc:	add	x9, x9, #0x24d
  406ee0:	adrp	x10, 422000 <ferror@plt+0x1f510>
  406ee4:	add	x10, x10, #0x25b
  406ee8:	str	x0, [x8, #16]
  406eec:	str	x1, [x8, #8]
  406ef0:	str	x2, [x8]
  406ef4:	ldr	x0, [x8, #16]
  406ef8:	str	x8, [sp, #24]
  406efc:	str	x9, [sp, #16]
  406f00:	str	x10, [sp, #8]
  406f04:	bl	4023e0 <strlen@plt>
  406f08:	str	w0, [sp, #52]
  406f0c:	ldr	x8, [sp, #24]
  406f10:	ldr	x0, [x8, #8]
  406f14:	bl	4023e0 <strlen@plt>
  406f18:	str	w0, [sp, #48]
  406f1c:	ldr	x8, [sp, #24]
  406f20:	ldr	x9, [x8]
  406f24:	str	wzr, [x9]
  406f28:	ldr	x0, [sp, #16]
  406f2c:	ldr	x1, [sp, #8]
  406f30:	bl	4070c8 <ferror@plt+0x45d8>
  406f34:	str	x0, [sp, #56]
  406f38:	cbnz	x0, 406f48 <ferror@plt+0x4458>
  406f3c:	mov	w8, #0xffffffff            	// #-1
  406f40:	stur	w8, [x29, #-4]
  406f44:	b	4070b4 <ferror@plt+0x45c4>
  406f48:	ldr	x2, [sp, #56]
  406f4c:	add	x0, sp, #0x40
  406f50:	mov	w1, #0x400                 	// #1024
  406f54:	bl	402ac0 <fgets@plt>
  406f58:	cbz	x0, 407098 <ferror@plt+0x45a8>
  406f5c:	add	x8, sp, #0x40
  406f60:	str	x8, [sp, #40]
  406f64:	str	wzr, [sp, #36]
  406f68:	ldr	x9, [sp, #24]
  406f6c:	ldr	x1, [x9, #16]
  406f70:	ldrsw	x2, [sp, #52]
  406f74:	mov	x0, x8
  406f78:	bl	4027b0 <memcmp@plt>
  406f7c:	cbz	w0, 406f84 <ferror@plt+0x4494>
  406f80:	b	406f48 <ferror@plt+0x4458>
  406f84:	ldr	x0, [sp, #40]
  406f88:	mov	w1, #0x20                  	// #32
  406f8c:	bl	4028a0 <strchr@plt>
  406f90:	str	x0, [sp, #40]
  406f94:	cbz	x0, 406ff8 <ferror@plt+0x4508>
  406f98:	ldr	w8, [sp, #36]
  406f9c:	add	w8, w8, #0x1
  406fa0:	str	w8, [sp, #36]
  406fa4:	ldr	x9, [sp, #40]
  406fa8:	add	x9, x9, #0x1
  406fac:	str	x9, [sp, #40]
  406fb0:	ldr	x0, [sp, #40]
  406fb4:	ldr	x9, [sp, #24]
  406fb8:	ldr	x1, [x9, #8]
  406fbc:	ldrsw	x2, [sp, #48]
  406fc0:	bl	4027b0 <memcmp@plt>
  406fc4:	cbnz	w0, 406ff4 <ferror@plt+0x4504>
  406fc8:	ldr	x8, [sp, #40]
  406fcc:	ldrsw	x9, [sp, #48]
  406fd0:	ldrb	w10, [x8, x9]
  406fd4:	cmp	w10, #0x20
  406fd8:	b.eq	406ff0 <ferror@plt+0x4500>  // b.none
  406fdc:	ldr	x8, [sp, #40]
  406fe0:	ldrsw	x9, [sp, #48]
  406fe4:	ldrb	w10, [x8, x9]
  406fe8:	cmp	w10, #0xa
  406fec:	b.ne	406ff4 <ferror@plt+0x4504>  // b.any
  406ff0:	b	406ff8 <ferror@plt+0x4508>
  406ff4:	b	406f84 <ferror@plt+0x4494>
  406ff8:	ldr	x2, [sp, #56]
  406ffc:	add	x0, sp, #0x40
  407000:	mov	w1, #0x400                 	// #1024
  407004:	bl	402ac0 <fgets@plt>
  407008:	cbnz	x0, 407010 <ferror@plt+0x4520>
  40700c:	b	407098 <ferror@plt+0x45a8>
  407010:	ldr	x8, [sp, #24]
  407014:	ldr	x1, [x8, #16]
  407018:	ldrsw	x2, [sp, #52]
  40701c:	add	x0, sp, #0x40
  407020:	bl	4027b0 <memcmp@plt>
  407024:	cbz	w0, 40702c <ferror@plt+0x453c>
  407028:	b	407098 <ferror@plt+0x45a8>
  40702c:	add	x8, sp, #0x40
  407030:	str	x8, [sp, #40]
  407034:	ldr	x0, [sp, #40]
  407038:	mov	w1, #0x20                  	// #32
  40703c:	bl	4028a0 <strchr@plt>
  407040:	str	x0, [sp, #40]
  407044:	cbz	x0, 407094 <ferror@plt+0x45a4>
  407048:	ldr	x8, [sp, #40]
  40704c:	add	x8, x8, #0x1
  407050:	str	x8, [sp, #40]
  407054:	ldr	w9, [sp, #36]
  407058:	subs	w9, w9, #0x1
  40705c:	str	w9, [sp, #36]
  407060:	cbnz	w9, 407090 <ferror@plt+0x45a0>
  407064:	ldr	x0, [sp, #40]
  407068:	ldr	x8, [sp, #24]
  40706c:	ldr	x2, [x8]
  407070:	adrp	x1, 422000 <ferror@plt+0x1f510>
  407074:	add	x1, x1, #0x3ad
  407078:	bl	4029f0 <__isoc99_sscanf@plt>
  40707c:	ldr	x8, [sp, #56]
  407080:	mov	x0, x8
  407084:	bl	4025a0 <fclose@plt>
  407088:	stur	wzr, [x29, #-4]
  40708c:	b	4070b4 <ferror@plt+0x45c4>
  407090:	b	407034 <ferror@plt+0x4544>
  407094:	b	406f48 <ferror@plt+0x4458>
  407098:	ldr	x0, [sp, #56]
  40709c:	bl	4025a0 <fclose@plt>
  4070a0:	bl	402a70 <__errno_location@plt>
  4070a4:	mov	w8, #0x3                   	// #3
  4070a8:	str	w8, [x0]
  4070ac:	mov	w8, #0xffffffff            	// #-1
  4070b0:	stur	w8, [x29, #-4]
  4070b4:	ldur	w0, [x29, #-4]
  4070b8:	add	sp, sp, #0x460
  4070bc:	ldr	x28, [sp, #16]
  4070c0:	ldp	x29, x30, [sp], #32
  4070c4:	ret
  4070c8:	sub	sp, sp, #0xc0
  4070cc:	stp	x29, x30, [sp, #176]
  4070d0:	add	x29, sp, #0xb0
  4070d4:	stur	x0, [x29, #-8]
  4070d8:	stur	x1, [x29, #-16]
  4070dc:	ldur	x0, [x29, #-8]
  4070e0:	bl	402a80 <getenv@plt>
  4070e4:	stur	x0, [x29, #-24]
  4070e8:	ldur	x8, [x29, #-24]
  4070ec:	cbnz	x8, 407150 <ferror@plt+0x4660>
  4070f0:	adrp	x0, 421000 <ferror@plt+0x1e510>
  4070f4:	add	x0, x0, #0x475
  4070f8:	bl	402a80 <getenv@plt>
  4070fc:	str	x0, [sp, #16]
  407100:	cbz	x0, 407110 <ferror@plt+0x4620>
  407104:	ldr	x8, [sp, #16]
  407108:	str	x8, [sp, #8]
  40710c:	b	40711c <ferror@plt+0x462c>
  407110:	adrp	x8, 422000 <ferror@plt+0x1f510>
  407114:	add	x8, x8, #0x1e9
  407118:	str	x8, [sp, #8]
  40711c:	ldr	x8, [sp, #8]
  407120:	stur	x8, [x29, #-24]
  407124:	ldur	x3, [x29, #-24]
  407128:	ldur	x4, [x29, #-16]
  40712c:	add	x8, sp, #0x18
  407130:	mov	x0, x8
  407134:	mov	x1, #0x7f                  	// #127
  407138:	adrp	x2, 423000 <ferror@plt+0x20510>
  40713c:	add	x2, x2, #0x668
  407140:	str	x8, [sp]
  407144:	bl	402560 <snprintf@plt>
  407148:	ldr	x8, [sp]
  40714c:	stur	x8, [x29, #-24]
  407150:	ldur	x0, [x29, #-24]
  407154:	adrp	x1, 424000 <ferror@plt+0x21510>
  407158:	add	x1, x1, #0xa8
  40715c:	bl	402930 <fopen64@plt>
  407160:	ldp	x29, x30, [sp, #176]
  407164:	add	sp, sp, #0xc0
  407168:	ret
  40716c:	stp	x29, x30, [sp, #-32]!
  407170:	str	x28, [sp, #16]
  407174:	mov	x29, sp
  407178:	sub	sp, sp, #0x220
  40717c:	adrp	x8, 422000 <ferror@plt+0x1f510>
  407180:	add	x8, x8, #0x1ef
  407184:	adrp	x9, 422000 <ferror@plt+0x1f510>
  407188:	add	x9, x9, #0x247
  40718c:	add	x2, sp, #0x110
  407190:	add	x3, sp, #0x10
  407194:	stur	x0, [x29, #-8]
  407198:	stur	x1, [x29, #-16]
  40719c:	ldur	x0, [x29, #-8]
  4071a0:	mov	x1, x8
  4071a4:	str	x9, [sp, #8]
  4071a8:	bl	4029f0 <__isoc99_sscanf@plt>
  4071ac:	cmp	w0, #0x2
  4071b0:	b.eq	4071b8 <ferror@plt+0x46c8>  // b.none
  4071b4:	b	407378 <ferror@plt+0x4888>
  4071b8:	add	x0, sp, #0x110
  4071bc:	adrp	x1, 422000 <ferror@plt+0x1f510>
  4071c0:	add	x1, x1, #0x1fc
  4071c4:	bl	4027d0 <strcmp@plt>
  4071c8:	cbnz	w0, 4071e0 <ferror@plt+0x46f0>
  4071cc:	ldur	x2, [x29, #-16]
  4071d0:	add	x0, sp, #0x10
  4071d4:	ldr	x1, [sp, #8]
  4071d8:	bl	4029f0 <__isoc99_sscanf@plt>
  4071dc:	b	407378 <ferror@plt+0x4888>
  4071e0:	add	x0, sp, #0x110
  4071e4:	adrp	x1, 422000 <ferror@plt+0x1f510>
  4071e8:	add	x1, x1, #0x205
  4071ec:	bl	4027d0 <strcmp@plt>
  4071f0:	cbnz	w0, 40720c <ferror@plt+0x471c>
  4071f4:	ldur	x8, [x29, #-16]
  4071f8:	add	x2, x8, #0x18
  4071fc:	add	x0, sp, #0x10
  407200:	ldr	x1, [sp, #8]
  407204:	bl	4029f0 <__isoc99_sscanf@plt>
  407208:	b	407378 <ferror@plt+0x4888>
  40720c:	add	x0, sp, #0x110
  407210:	adrp	x1, 422000 <ferror@plt+0x1f510>
  407214:	add	x1, x1, #0x20a
  407218:	bl	4027d0 <strcmp@plt>
  40721c:	cbnz	w0, 407238 <ferror@plt+0x4748>
  407220:	ldur	x8, [x29, #-16]
  407224:	add	x2, x8, #0x2c
  407228:	add	x0, sp, #0x10
  40722c:	ldr	x1, [sp, #8]
  407230:	bl	4029f0 <__isoc99_sscanf@plt>
  407234:	b	407378 <ferror@plt+0x4888>
  407238:	add	x0, sp, #0x110
  40723c:	adrp	x1, 422000 <ferror@plt+0x1f510>
  407240:	add	x1, x1, #0x210
  407244:	bl	4027d0 <strcmp@plt>
  407248:	cbnz	w0, 407264 <ferror@plt+0x4774>
  40724c:	ldur	x8, [x29, #-16]
  407250:	add	x2, x8, #0x1c
  407254:	add	x0, sp, #0x10
  407258:	ldr	x1, [sp, #8]
  40725c:	bl	4029f0 <__isoc99_sscanf@plt>
  407260:	b	407378 <ferror@plt+0x4888>
  407264:	add	x0, sp, #0x110
  407268:	adrp	x1, 422000 <ferror@plt+0x1f510>
  40726c:	add	x1, x1, #0x215
  407270:	bl	4027d0 <strcmp@plt>
  407274:	cbnz	w0, 407290 <ferror@plt+0x47a0>
  407278:	ldur	x8, [x29, #-16]
  40727c:	add	x2, x8, #0x30
  407280:	add	x0, sp, #0x10
  407284:	ldr	x1, [sp, #8]
  407288:	bl	4029f0 <__isoc99_sscanf@plt>
  40728c:	b	407378 <ferror@plt+0x4888>
  407290:	add	x0, sp, #0x110
  407294:	adrp	x1, 422000 <ferror@plt+0x1f510>
  407298:	add	x1, x1, #0x21b
  40729c:	bl	4027d0 <strcmp@plt>
  4072a0:	cbnz	w0, 4072bc <ferror@plt+0x47cc>
  4072a4:	ldur	x8, [x29, #-16]
  4072a8:	add	x2, x8, #0x28
  4072ac:	add	x0, sp, #0x10
  4072b0:	ldr	x1, [sp, #8]
  4072b4:	bl	4029f0 <__isoc99_sscanf@plt>
  4072b8:	b	407378 <ferror@plt+0x4888>
  4072bc:	add	x0, sp, #0x110
  4072c0:	adrp	x1, 422000 <ferror@plt+0x1f510>
  4072c4:	add	x1, x1, #0x221
  4072c8:	bl	4027d0 <strcmp@plt>
  4072cc:	cbnz	w0, 4072f4 <ferror@plt+0x4804>
  4072d0:	ldur	x8, [x29, #-16]
  4072d4:	add	x2, x8, #0x20
  4072d8:	ldur	x8, [x29, #-16]
  4072dc:	add	x3, x8, #0x24
  4072e0:	add	x0, sp, #0x10
  4072e4:	adrp	x1, 422000 <ferror@plt+0x1f510>
  4072e8:	add	x1, x1, #0x242
  4072ec:	bl	4029f0 <__isoc99_sscanf@plt>
  4072f0:	b	407378 <ferror@plt+0x4888>
  4072f4:	add	x0, sp, #0x110
  4072f8:	adrp	x1, 422000 <ferror@plt+0x1f510>
  4072fc:	add	x1, x1, #0x227
  407300:	bl	4027d0 <strcmp@plt>
  407304:	cbnz	w0, 40732c <ferror@plt+0x483c>
  407308:	ldur	x8, [x29, #-16]
  40730c:	add	x2, x8, #0x34
  407310:	ldur	x8, [x29, #-16]
  407314:	add	x3, x8, #0x38
  407318:	add	x0, sp, #0x10
  40731c:	adrp	x1, 422000 <ferror@plt+0x1f510>
  407320:	add	x1, x1, #0x242
  407324:	bl	4029f0 <__isoc99_sscanf@plt>
  407328:	b	407378 <ferror@plt+0x4888>
  40732c:	add	x0, sp, #0x110
  407330:	adrp	x1, 422000 <ferror@plt+0x1f510>
  407334:	add	x1, x1, #0x22e
  407338:	bl	4027d0 <strcmp@plt>
  40733c:	cbnz	w0, 407378 <ferror@plt+0x4888>
  407340:	ldur	x8, [x29, #-16]
  407344:	add	x2, x8, #0x14
  407348:	ldur	x8, [x29, #-16]
  40734c:	add	x3, x8, #0xc
  407350:	ldur	x8, [x29, #-16]
  407354:	add	x4, x8, #0x10
  407358:	ldur	x8, [x29, #-16]
  40735c:	add	x5, x8, #0x8
  407360:	ldur	x8, [x29, #-16]
  407364:	add	x6, x8, #0x4
  407368:	add	x0, sp, #0x10
  40736c:	adrp	x1, 422000 <ferror@plt+0x1f510>
  407370:	add	x1, x1, #0x233
  407374:	bl	4029f0 <__isoc99_sscanf@plt>
  407378:	add	sp, sp, #0x220
  40737c:	ldr	x28, [sp, #16]
  407380:	ldp	x29, x30, [sp], #32
  407384:	ret
  407388:	sub	sp, sp, #0x1c0
  40738c:	stp	x29, x30, [sp, #416]
  407390:	str	x28, [sp, #432]
  407394:	add	x29, sp, #0x1a0
  407398:	adrp	x8, 421000 <ferror@plt+0x1e510>
  40739c:	add	x8, x8, #0x58
  4073a0:	mov	x9, #0x48                  	// #72
  4073a4:	mov	w10, #0x48                  	// #72
  4073a8:	mov	w11, #0x14                  	// #20
  4073ac:	mov	w12, #0x301                 	// #769
  4073b0:	mov	w13, #0xe240                	// #57920
  4073b4:	movk	w13, #0x1, lsl #16
  4073b8:	mov	x14, xzr
  4073bc:	mov	w15, #0x1                   	// #1
  4073c0:	mov	w16, wzr
  4073c4:	sub	x17, x29, #0x70
  4073c8:	stur	w0, [x29, #-8]
  4073cc:	stur	w1, [x29, #-12]
  4073d0:	stur	w2, [x29, #-16]
  4073d4:	stur	x3, [x29, #-24]
  4073d8:	ldr	x18, [x8]
  4073dc:	stur	x18, [x29, #-40]
  4073e0:	ldr	w0, [x8, #8]
  4073e4:	stur	w0, [x29, #-32]
  4073e8:	mov	x0, x17
  4073ec:	mov	w1, w16
  4073f0:	mov	x2, x9
  4073f4:	str	w10, [sp, #60]
  4073f8:	str	w11, [sp, #56]
  4073fc:	str	w12, [sp, #52]
  407400:	str	w13, [sp, #48]
  407404:	str	x14, [sp, #40]
  407408:	str	w15, [sp, #36]
  40740c:	str	x17, [sp, #24]
  407410:	bl	402660 <memset@plt>
  407414:	ldr	w10, [sp, #60]
  407418:	stur	w10, [x29, #-112]
  40741c:	ldr	w11, [sp, #56]
  407420:	ldr	x8, [sp, #24]
  407424:	strh	w11, [x8, #4]
  407428:	ldr	w12, [sp, #52]
  40742c:	strh	w12, [x8, #6]
  407430:	ldr	w13, [sp, #48]
  407434:	stur	w13, [x29, #-104]
  407438:	ldr	x9, [sp, #40]
  40743c:	stur	x9, [x29, #-120]
  407440:	ldr	w15, [sp, #36]
  407444:	str	w15, [sp, #172]
  407448:	ldur	w16, [x29, #-8]
  40744c:	cbnz	w16, 407468 <ferror@plt+0x4978>
  407450:	ldur	w0, [x29, #-12]
  407454:	ldur	w1, [x29, #-16]
  407458:	ldur	x2, [x29, #-24]
  40745c:	bl	4077e4 <ferror@plt+0x4cf4>
  407460:	stur	w0, [x29, #-4]
  407464:	b	407660 <ferror@plt+0x4b70>
  407468:	sub	x8, x29, #0x70
  40746c:	add	x0, x8, #0x10
  407470:	mov	w9, wzr
  407474:	mov	w1, w9
  407478:	mov	x2, #0x38                  	// #56
  40747c:	str	x8, [sp, #16]
  407480:	bl	402660 <memset@plt>
  407484:	ldur	w9, [x29, #-8]
  407488:	ldr	x8, [sp, #16]
  40748c:	strb	w9, [x8, #16]
  407490:	ldur	w9, [x29, #-16]
  407494:	strb	w9, [x8, #17]
  407498:	ldur	x10, [x29, #-24]
  40749c:	ldr	w9, [x10, #4]
  4074a0:	stur	w9, [x29, #-92]
  4074a4:	adrp	x10, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  4074a8:	add	x10, x10, #0xee4
  4074ac:	ldr	w9, [x10]
  4074b0:	cbz	w9, 4074d0 <ferror@plt+0x49e0>
  4074b4:	sub	x8, x29, #0x70
  4074b8:	ldurb	w9, [x29, #-94]
  4074bc:	orr	w9, w9, #0x1
  4074c0:	strb	w9, [x8, #18]
  4074c4:	ldurb	w9, [x29, #-94]
  4074c8:	orr	w9, w9, #0x40
  4074cc:	strb	w9, [x8, #18]
  4074d0:	adrp	x8, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  4074d4:	add	x8, x8, #0xee8
  4074d8:	ldr	w9, [x8]
  4074dc:	cbz	w9, 407508 <ferror@plt+0x4a18>
  4074e0:	sub	x8, x29, #0x70
  4074e4:	ldurb	w9, [x29, #-94]
  4074e8:	orr	w9, w9, #0x2
  4074ec:	strb	w9, [x8, #18]
  4074f0:	ldurb	w9, [x29, #-94]
  4074f4:	orr	w9, w9, #0x4
  4074f8:	strb	w9, [x8, #18]
  4074fc:	ldurb	w9, [x29, #-94]
  407500:	orr	w9, w9, #0x8
  407504:	strb	w9, [x8, #18]
  407508:	adrp	x8, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  40750c:	add	x8, x8, #0xf04
  407510:	ldr	w9, [x8]
  407514:	cbz	w9, 407534 <ferror@plt+0x4a44>
  407518:	sub	x8, x29, #0x70
  40751c:	ldurb	w9, [x29, #-94]
  407520:	orr	w9, w9, #0x10
  407524:	strb	w9, [x8, #18]
  407528:	ldurb	w9, [x29, #-94]
  40752c:	orr	w9, w9, #0x20
  407530:	strb	w9, [x8, #18]
  407534:	sub	x8, x29, #0x70
  407538:	str	x8, [sp, #152]
  40753c:	mov	x8, #0x48                  	// #72
  407540:	str	x8, [sp, #160]
  407544:	ldur	q0, [sp, #152]
  407548:	str	q0, [sp, #176]
  40754c:	ldur	x8, [x29, #-24]
  407550:	ldr	x8, [x8, #16]
  407554:	cbz	x8, 4075d8 <ferror@plt+0x4ae8>
  407558:	ldur	x8, [x29, #-24]
  40755c:	ldr	x0, [x8, #16]
  407560:	sub	x1, x29, #0x78
  407564:	bl	407abc <ferror@plt+0x4fcc>
  407568:	stur	w0, [x29, #-124]
  40756c:	ldur	w9, [x29, #-124]
  407570:	cbz	w9, 4075d8 <ferror@plt+0x4ae8>
  407574:	sub	x8, x29, #0xbc
  407578:	mov	w9, #0x1                   	// #1
  40757c:	strh	w9, [x8, #2]
  407580:	ldursw	x10, [x29, #-124]
  407584:	mov	x11, #0x4                   	// #4
  407588:	add	x10, x10, #0x4
  40758c:	sturh	w10, [x29, #-188]
  407590:	str	x8, [sp, #136]
  407594:	str	x11, [sp, #144]
  407598:	ldur	q0, [sp, #136]
  40759c:	str	q0, [sp, #192]
  4075a0:	ldur	x8, [x29, #-120]
  4075a4:	str	x8, [sp, #120]
  4075a8:	ldursw	x8, [x29, #-124]
  4075ac:	str	x8, [sp, #128]
  4075b0:	ldur	q0, [sp, #120]
  4075b4:	str	q0, [sp, #208]
  4075b8:	ldursw	x8, [x29, #-124]
  4075bc:	add	x8, x8, #0x4
  4075c0:	ldur	w9, [x29, #-112]
  4075c4:	mov	w11, w9
  4075c8:	add	x8, x11, x8
  4075cc:	stur	w8, [x29, #-112]
  4075d0:	mov	w8, #0x3                   	// #3
  4075d4:	str	w8, [sp, #172]
  4075d8:	add	x8, sp, #0x40
  4075dc:	sub	x9, x29, #0x28
  4075e0:	str	x9, [sp, #64]
  4075e4:	mov	w10, #0xc                   	// #12
  4075e8:	str	w10, [sp, #72]
  4075ec:	add	x9, sp, #0xb0
  4075f0:	str	x9, [x8, #16]
  4075f4:	ldrsw	x9, [sp, #172]
  4075f8:	str	x9, [sp, #88]
  4075fc:	mov	x9, xzr
  407600:	str	x9, [x8, #32]
  407604:	str	xzr, [sp, #104]
  407608:	mov	w10, wzr
  40760c:	str	wzr, [sp, #112]
  407610:	sub	x9, x29, #0xb8
  407614:	mov	x0, x9
  407618:	mov	x1, x8
  40761c:	mov	x2, #0x38                  	// #56
  407620:	str	w10, [sp, #12]
  407624:	str	x9, [sp]
  407628:	bl	4023b0 <memcpy@plt>
  40762c:	ldur	w0, [x29, #-12]
  407630:	ldr	x1, [sp]
  407634:	ldr	w2, [sp, #12]
  407638:	bl	402680 <sendmsg@plt>
  40763c:	cmp	x0, #0x0
  407640:	cset	w10, ge  // ge = tcont
  407644:	tbnz	w10, #0, 40765c <ferror@plt+0x4b6c>
  407648:	ldur	w0, [x29, #-12]
  40764c:	bl	402720 <close@plt>
  407650:	mov	w8, #0xffffffff            	// #-1
  407654:	stur	w8, [x29, #-4]
  407658:	b	407660 <ferror@plt+0x4b70>
  40765c:	stur	wzr, [x29, #-4]
  407660:	ldur	w0, [x29, #-4]
  407664:	ldr	x28, [sp, #432]
  407668:	ldp	x29, x30, [sp, #416]
  40766c:	add	sp, sp, #0x1c0
  407670:	ret
  407674:	stp	x29, x30, [sp, #-32]!
  407678:	str	x28, [sp, #16]
  40767c:	mov	x29, sp
  407680:	sub	sp, sp, #0x2a0
  407684:	mov	x2, #0x268                 	// #616
  407688:	mov	x8, #0x1                   	// #1
  40768c:	mov	w9, wzr
  407690:	add	x10, sp, #0x8
  407694:	stur	x0, [x29, #-16]
  407698:	stur	x1, [x29, #-24]
  40769c:	ldur	x11, [x29, #-24]
  4076a0:	stur	x11, [x29, #-40]
  4076a4:	ldur	x11, [x29, #-16]
  4076a8:	add	x11, x11, #0x10
  4076ac:	stur	x11, [x29, #-48]
  4076b0:	mov	x0, x10
  4076b4:	mov	w1, w9
  4076b8:	str	x8, [sp]
  4076bc:	bl	402660 <memset@plt>
  4076c0:	ldur	x8, [x29, #-40]
  4076c4:	ldr	x8, [x8]
  4076c8:	ldr	x8, [x8, #8]
  4076cc:	ldur	x10, [x29, #-48]
  4076d0:	ldrb	w9, [x10]
  4076d4:	mov	w10, w9
  4076d8:	ldr	x11, [sp]
  4076dc:	lsl	x10, x11, x10
  4076e0:	and	x8, x8, x10
  4076e4:	cbnz	x8, 4076f0 <ferror@plt+0x4c00>
  4076e8:	stur	wzr, [x29, #-4]
  4076ec:	b	4077d0 <ferror@plt+0x4ce0>
  4076f0:	ldur	x0, [x29, #-16]
  4076f4:	add	x1, sp, #0x8
  4076f8:	bl	4083b0 <ferror@plt+0x58c0>
  4076fc:	ldur	x8, [x29, #-40]
  407700:	ldr	w9, [x8, #8]
  407704:	str	w9, [sp, #16]
  407708:	ldur	x8, [x29, #-40]
  40770c:	ldr	x8, [x8]
  407710:	ldr	x8, [x8, #16]
  407714:	cbz	x8, 407738 <ferror@plt+0x4c48>
  407718:	ldur	x8, [x29, #-40]
  40771c:	ldr	x8, [x8]
  407720:	ldr	x0, [x8, #16]
  407724:	add	x1, sp, #0x8
  407728:	bl	4085a8 <ferror@plt+0x5ab8>
  40772c:	cbnz	w0, 407738 <ferror@plt+0x4c48>
  407730:	stur	wzr, [x29, #-4]
  407734:	b	4077d0 <ferror@plt+0x4ce0>
  407738:	ldur	x8, [x29, #-40]
  40773c:	ldr	x8, [x8]
  407740:	ldrb	w9, [x8, #24]
  407744:	tbnz	w9, #0, 40774c <ferror@plt+0x4c5c>
  407748:	b	4077a0 <ferror@plt+0x4cb0>
  40774c:	ldur	x0, [x29, #-16]
  407750:	ldur	x1, [x29, #-24]
  407754:	add	x2, sp, #0x8
  407758:	bl	408ab4 <ferror@plt+0x5fc4>
  40775c:	cbz	w0, 4077a0 <ferror@plt+0x4cb0>
  407760:	bl	402a70 <__errno_location@plt>
  407764:	ldr	w8, [x0]
  407768:	cmp	w8, #0x5f
  40776c:	b.eq	407780 <ferror@plt+0x4c90>  // b.none
  407770:	bl	402a70 <__errno_location@plt>
  407774:	ldr	w8, [x0]
  407778:	cmp	w8, #0x2
  40777c:	b.ne	407788 <ferror@plt+0x4c98>  // b.any
  407780:	stur	wzr, [x29, #-4]
  407784:	b	4077d0 <ferror@plt+0x4ce0>
  407788:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40778c:	add	x0, x0, #0x34a
  407790:	bl	402420 <perror@plt>
  407794:	mov	w8, #0xffffffff            	// #-1
  407798:	stur	w8, [x29, #-4]
  40779c:	b	4077d0 <ferror@plt+0x4ce0>
  4077a0:	ldur	x0, [x29, #-16]
  4077a4:	add	x1, sp, #0x8
  4077a8:	bl	408c08 <ferror@plt+0x6118>
  4077ac:	stur	w0, [x29, #-28]
  4077b0:	ldur	w8, [x29, #-28]
  4077b4:	cmp	w8, #0x0
  4077b8:	cset	w8, ge  // ge = tcont
  4077bc:	tbnz	w8, #0, 4077cc <ferror@plt+0x4cdc>
  4077c0:	ldur	w8, [x29, #-28]
  4077c4:	stur	w8, [x29, #-4]
  4077c8:	b	4077d0 <ferror@plt+0x4ce0>
  4077cc:	stur	wzr, [x29, #-4]
  4077d0:	ldur	w0, [x29, #-4]
  4077d4:	add	sp, sp, #0x2a0
  4077d8:	ldr	x28, [sp, #16]
  4077dc:	ldp	x29, x30, [sp], #32
  4077e0:	ret
  4077e4:	sub	sp, sp, #0x1d0
  4077e8:	stp	x29, x30, [sp, #432]
  4077ec:	str	x28, [sp, #448]
  4077f0:	add	x29, sp, #0x1b0
  4077f4:	adrp	x8, 421000 <ferror@plt+0x1e510>
  4077f8:	add	x8, x8, #0x64
  4077fc:	mov	x9, #0x4c                  	// #76
  407800:	mov	w10, #0x4c                  	// #76
  407804:	mov	w11, #0x301                 	// #769
  407808:	mov	w12, #0xe240                	// #57920
  40780c:	movk	w12, #0x1, lsl #16
  407810:	mov	w13, #0x2                   	// #2
  407814:	mov	x14, xzr
  407818:	mov	w15, #0x1                   	// #1
  40781c:	mov	w16, wzr
  407820:	sub	x17, x29, #0x74
  407824:	stur	w0, [x29, #-8]
  407828:	stur	w1, [x29, #-12]
  40782c:	stur	x2, [x29, #-24]
  407830:	ldr	x18, [x8]
  407834:	stur	x18, [x29, #-40]
  407838:	ldr	w0, [x8, #8]
  40783c:	stur	w0, [x29, #-32]
  407840:	mov	x0, x17
  407844:	mov	w1, w16
  407848:	mov	x2, x9
  40784c:	str	w10, [sp, #60]
  407850:	str	w11, [sp, #56]
  407854:	str	w12, [sp, #52]
  407858:	str	w13, [sp, #48]
  40785c:	str	x14, [sp, #40]
  407860:	str	w15, [sp, #36]
  407864:	str	x17, [sp, #24]
  407868:	bl	402660 <memset@plt>
  40786c:	ldr	w10, [sp, #60]
  407870:	stur	w10, [x29, #-116]
  407874:	ldr	w11, [sp, #56]
  407878:	ldr	x8, [sp, #24]
  40787c:	strh	w11, [x8, #6]
  407880:	ldr	w12, [sp, #52]
  407884:	stur	w12, [x29, #-108]
  407888:	ldr	w13, [sp, #48]
  40788c:	strb	w13, [x8, #16]
  407890:	ldur	x9, [x29, #-24]
  407894:	ldr	w15, [x9, #4]
  407898:	stur	w15, [x29, #-48]
  40789c:	ldr	x9, [sp, #40]
  4078a0:	stur	x9, [x29, #-128]
  4078a4:	ldr	w15, [sp, #36]
  4078a8:	str	w15, [sp, #172]
  4078ac:	ldur	w16, [x29, #-12]
  4078b0:	cmp	w16, #0x11
  4078b4:	b.ne	4078c4 <ferror@plt+0x4dd4>  // b.any
  4078b8:	mov	w8, #0xffffffff            	// #-1
  4078bc:	stur	w8, [x29, #-4]
  4078c0:	b	407aa8 <ferror@plt+0x4fb8>
  4078c4:	ldur	w8, [x29, #-12]
  4078c8:	cmp	w8, #0x6
  4078cc:	b.ne	4078e0 <ferror@plt+0x4df0>  // b.any
  4078d0:	sub	x8, x29, #0x74
  4078d4:	mov	w9, #0x12                  	// #18
  4078d8:	strh	w9, [x8, #4]
  4078dc:	b	4078ec <ferror@plt+0x4dfc>
  4078e0:	sub	x8, x29, #0x74
  4078e4:	mov	w9, #0x13                  	// #19
  4078e8:	strh	w9, [x8, #4]
  4078ec:	adrp	x8, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  4078f0:	add	x8, x8, #0xee4
  4078f4:	ldr	w9, [x8]
  4078f8:	cbz	w9, 407918 <ferror@plt+0x4e28>
  4078fc:	sub	x8, x29, #0x74
  407900:	ldurb	w9, [x29, #-97]
  407904:	orr	w9, w9, #0x1
  407908:	strb	w9, [x8, #19]
  40790c:	ldurb	w9, [x29, #-97]
  407910:	orr	w9, w9, #0x40
  407914:	strb	w9, [x8, #19]
  407918:	adrp	x8, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  40791c:	add	x8, x8, #0xee8
  407920:	ldr	w9, [x8]
  407924:	cbz	w9, 407950 <ferror@plt+0x4e60>
  407928:	sub	x8, x29, #0x74
  40792c:	ldurb	w9, [x29, #-97]
  407930:	orr	w9, w9, #0x2
  407934:	strb	w9, [x8, #19]
  407938:	ldurb	w9, [x29, #-97]
  40793c:	orr	w9, w9, #0x4
  407940:	strb	w9, [x8, #19]
  407944:	ldurb	w9, [x29, #-97]
  407948:	orr	w9, w9, #0x8
  40794c:	strb	w9, [x8, #19]
  407950:	adrp	x8, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  407954:	add	x8, x8, #0xf04
  407958:	ldr	w9, [x8]
  40795c:	cbz	w9, 40797c <ferror@plt+0x4e8c>
  407960:	sub	x8, x29, #0x74
  407964:	ldurb	w9, [x29, #-97]
  407968:	orr	w9, w9, #0x10
  40796c:	strb	w9, [x8, #19]
  407970:	ldurb	w9, [x29, #-97]
  407974:	orr	w9, w9, #0x20
  407978:	strb	w9, [x8, #19]
  40797c:	sub	x8, x29, #0x74
  407980:	str	x8, [sp, #152]
  407984:	mov	x8, #0x4c                  	// #76
  407988:	str	x8, [sp, #160]
  40798c:	ldur	q0, [sp, #152]
  407990:	str	q0, [sp, #176]
  407994:	ldur	x8, [x29, #-24]
  407998:	ldr	x8, [x8, #16]
  40799c:	cbz	x8, 407a20 <ferror@plt+0x4f30>
  4079a0:	ldur	x8, [x29, #-24]
  4079a4:	ldr	x0, [x8, #16]
  4079a8:	sub	x1, x29, #0x80
  4079ac:	bl	407abc <ferror@plt+0x4fcc>
  4079b0:	stur	w0, [x29, #-132]
  4079b4:	ldur	w9, [x29, #-132]
  4079b8:	cbz	w9, 407a20 <ferror@plt+0x4f30>
  4079bc:	sub	x8, x29, #0xc4
  4079c0:	mov	w9, #0x1                   	// #1
  4079c4:	strh	w9, [x8, #2]
  4079c8:	ldursw	x10, [x29, #-132]
  4079cc:	mov	x11, #0x4                   	// #4
  4079d0:	add	x10, x10, #0x4
  4079d4:	sturh	w10, [x29, #-196]
  4079d8:	str	x8, [sp, #136]
  4079dc:	str	x11, [sp, #144]
  4079e0:	ldur	q0, [sp, #136]
  4079e4:	str	q0, [sp, #192]
  4079e8:	ldur	x8, [x29, #-128]
  4079ec:	str	x8, [sp, #120]
  4079f0:	ldursw	x8, [x29, #-132]
  4079f4:	str	x8, [sp, #128]
  4079f8:	ldur	q0, [sp, #120]
  4079fc:	str	q0, [sp, #208]
  407a00:	ldursw	x8, [x29, #-132]
  407a04:	add	x8, x8, #0x4
  407a08:	ldur	w9, [x29, #-116]
  407a0c:	mov	w11, w9
  407a10:	add	x8, x11, x8
  407a14:	stur	w8, [x29, #-116]
  407a18:	mov	w8, #0x3                   	// #3
  407a1c:	str	w8, [sp, #172]
  407a20:	add	x8, sp, #0x40
  407a24:	sub	x9, x29, #0x28
  407a28:	str	x9, [sp, #64]
  407a2c:	mov	w10, #0xc                   	// #12
  407a30:	str	w10, [sp, #72]
  407a34:	add	x9, sp, #0xb0
  407a38:	str	x9, [x8, #16]
  407a3c:	ldrsw	x9, [sp, #172]
  407a40:	str	x9, [sp, #88]
  407a44:	mov	x9, xzr
  407a48:	str	x9, [x8, #32]
  407a4c:	str	xzr, [sp, #104]
  407a50:	mov	w10, wzr
  407a54:	str	wzr, [sp, #112]
  407a58:	sub	x9, x29, #0xc0
  407a5c:	mov	x0, x9
  407a60:	mov	x1, x8
  407a64:	mov	x2, #0x38                  	// #56
  407a68:	str	w10, [sp, #20]
  407a6c:	str	x9, [sp, #8]
  407a70:	bl	4023b0 <memcpy@plt>
  407a74:	ldur	w0, [x29, #-8]
  407a78:	ldr	x1, [sp, #8]
  407a7c:	ldr	w2, [sp, #20]
  407a80:	bl	402680 <sendmsg@plt>
  407a84:	cmp	x0, #0x0
  407a88:	cset	w10, ge  // ge = tcont
  407a8c:	tbnz	w10, #0, 407aa4 <ferror@plt+0x4fb4>
  407a90:	ldur	w0, [x29, #-8]
  407a94:	bl	402720 <close@plt>
  407a98:	mov	w8, #0xffffffff            	// #-1
  407a9c:	stur	w8, [x29, #-4]
  407aa0:	b	407aa8 <ferror@plt+0x4fb8>
  407aa4:	stur	wzr, [x29, #-4]
  407aa8:	ldur	w0, [x29, #-4]
  407aac:	ldr	x28, [sp, #448]
  407ab0:	ldp	x29, x30, [sp, #432]
  407ab4:	add	sp, sp, #0x1d0
  407ab8:	ret
  407abc:	sub	sp, sp, #0x150
  407ac0:	stp	x29, x30, [sp, #304]
  407ac4:	str	x28, [sp, #320]
  407ac8:	add	x29, sp, #0x130
  407acc:	stur	x0, [x29, #-16]
  407ad0:	stur	x1, [x29, #-24]
  407ad4:	ldur	x8, [x29, #-16]
  407ad8:	ldr	w9, [x8]
  407adc:	subs	w9, w9, #0x0
  407ae0:	mov	w8, w9
  407ae4:	ubfx	x8, x8, #0, #32
  407ae8:	cmp	x8, #0xb
  407aec:	str	x8, [sp, #16]
  407af0:	b.hi	4082e8 <ferror@plt+0x57f8>  // b.pmore
  407af4:	adrp	x8, 41f000 <ferror@plt+0x1c510>
  407af8:	add	x8, x8, #0x85c
  407afc:	ldr	x11, [sp, #16]
  407b00:	ldrsw	x10, [x8, x11, lsl #2]
  407b04:	add	x9, x8, x10
  407b08:	br	x9
  407b0c:	mov	x0, #0x4                   	// #4
  407b10:	bl	4025e0 <malloc@plt>
  407b14:	ldur	x8, [x29, #-24]
  407b18:	str	x0, [x8]
  407b1c:	cbnz	x0, 407b24 <ferror@plt+0x5034>
  407b20:	bl	402760 <abort@plt>
  407b24:	ldur	x8, [x29, #-24]
  407b28:	ldr	x8, [x8]
  407b2c:	sub	x9, x29, #0x1c
  407b30:	mov	w10, #0x6                   	// #6
  407b34:	sturb	w10, [x29, #-28]
  407b38:	mov	w10, #0x4                   	// #4
  407b3c:	strb	w10, [x9, #1]
  407b40:	mov	w10, #0x8                   	// #8
  407b44:	strh	w10, [x9, #2]
  407b48:	ldur	w10, [x29, #-28]
  407b4c:	str	w10, [x8]
  407b50:	mov	w10, #0x4                   	// #4
  407b54:	stur	w10, [x29, #-4]
  407b58:	b	4082ec <ferror@plt+0x57fc>
  407b5c:	ldur	x8, [x29, #-16]
  407b60:	ldr	x8, [x8, #16]
  407b64:	stur	x8, [x29, #-40]
  407b68:	ldur	x8, [x29, #-16]
  407b6c:	ldr	w9, [x8]
  407b70:	mov	w10, #0x7                   	// #7
  407b74:	mov	w11, #0x8                   	// #8
  407b78:	cmp	w9, #0x0
  407b7c:	csel	w9, w11, w10, eq  // eq = none
  407b80:	stur	w9, [x29, #-60]
  407b84:	stur	wzr, [x29, #-64]
  407b88:	ldur	x8, [x29, #-40]
  407b8c:	stur	x8, [x29, #-48]
  407b90:	ldur	x8, [x29, #-48]
  407b94:	cbz	x8, 407bf8 <ferror@plt+0x5108>
  407b98:	ldursw	x8, [x29, #-64]
  407b9c:	add	x8, x8, #0xc
  407ba0:	stur	w8, [x29, #-64]
  407ba4:	ldur	x9, [x29, #-40]
  407ba8:	ldrh	w8, [x9, #6]
  407bac:	cmp	w8, #0xa
  407bb0:	b.ne	407bc4 <ferror@plt+0x50d4>  // b.any
  407bb4:	ldur	w8, [x29, #-64]
  407bb8:	add	w8, w8, #0x10
  407bbc:	stur	w8, [x29, #-64]
  407bc0:	b	407bd0 <ferror@plt+0x50e0>
  407bc4:	ldur	w8, [x29, #-64]
  407bc8:	add	w8, w8, #0x4
  407bcc:	stur	w8, [x29, #-64]
  407bd0:	ldur	x8, [x29, #-48]
  407bd4:	ldr	x8, [x8, #280]
  407bd8:	cbz	x8, 407be8 <ferror@plt+0x50f8>
  407bdc:	ldur	w8, [x29, #-64]
  407be0:	add	w8, w8, #0x4
  407be4:	stur	w8, [x29, #-64]
  407be8:	ldur	x8, [x29, #-48]
  407bec:	ldr	x8, [x8, #280]
  407bf0:	stur	x8, [x29, #-48]
  407bf4:	b	407b90 <ferror@plt+0x50a0>
  407bf8:	ldursw	x0, [x29, #-64]
  407bfc:	bl	4025e0 <malloc@plt>
  407c00:	stur	x0, [x29, #-56]
  407c04:	cbnz	x0, 407c0c <ferror@plt+0x511c>
  407c08:	bl	402760 <abort@plt>
  407c0c:	ldur	x8, [x29, #-56]
  407c10:	ldur	x9, [x29, #-24]
  407c14:	str	x8, [x9]
  407c18:	ldur	x8, [x29, #-40]
  407c1c:	stur	x8, [x29, #-48]
  407c20:	ldur	x8, [x29, #-48]
  407c24:	cbz	x8, 407d60 <ferror@plt+0x5270>
  407c28:	ldur	x8, [x29, #-56]
  407c2c:	stur	x8, [x29, #-72]
  407c30:	ldur	x8, [x29, #-40]
  407c34:	ldrh	w9, [x8, #6]
  407c38:	mov	w10, #0x10                  	// #16
  407c3c:	mov	w11, #0x4                   	// #4
  407c40:	cmp	w9, #0xa
  407c44:	csel	w9, w10, w11, eq  // eq = none
  407c48:	stur	w9, [x29, #-76]
  407c4c:	ldur	w9, [x29, #-76]
  407c50:	add	w9, w9, #0x4
  407c54:	mov	w0, w9
  407c58:	sxtw	x8, w0
  407c5c:	add	x8, x8, #0x8
  407c60:	stur	w8, [x29, #-80]
  407c64:	ldur	x12, [x29, #-56]
  407c68:	add	x12, x12, #0x4
  407c6c:	stur	x12, [x29, #-88]
  407c70:	ldur	x12, [x29, #-72]
  407c74:	ldur	w8, [x29, #-60]
  407c78:	sub	x13, x29, #0x5c
  407c7c:	sturb	w8, [x29, #-92]
  407c80:	ldur	w8, [x29, #-80]
  407c84:	strb	w8, [x13, #1]
  407c88:	ldur	w8, [x29, #-80]
  407c8c:	add	w8, w8, #0x4
  407c90:	strh	w8, [x13, #2]
  407c94:	ldur	w8, [x29, #-92]
  407c98:	str	w8, [x12]
  407c9c:	ldur	x12, [x29, #-40]
  407ca0:	ldrh	w8, [x12, #6]
  407ca4:	ldur	x12, [x29, #-88]
  407ca8:	strb	w8, [x12]
  407cac:	ldur	x12, [x29, #-40]
  407cb0:	ldr	w8, [x12, #264]
  407cb4:	ldur	x12, [x29, #-88]
  407cb8:	str	w8, [x12, #4]
  407cbc:	ldur	x12, [x29, #-40]
  407cc0:	ldrh	w8, [x12, #4]
  407cc4:	ldur	x12, [x29, #-88]
  407cc8:	strb	w8, [x12, #1]
  407ccc:	ldur	x12, [x29, #-88]
  407cd0:	add	x0, x12, #0x8
  407cd4:	ldur	x12, [x29, #-40]
  407cd8:	add	x1, x12, #0x8
  407cdc:	ldursw	x2, [x29, #-76]
  407ce0:	bl	4023b0 <memcpy@plt>
  407ce4:	ldursw	x12, [x29, #-80]
  407ce8:	ldur	x13, [x29, #-56]
  407cec:	add	x12, x13, x12
  407cf0:	stur	x12, [x29, #-56]
  407cf4:	ldur	x12, [x29, #-48]
  407cf8:	ldr	x12, [x12, #280]
  407cfc:	cbz	x12, 407d50 <ferror@plt+0x5260>
  407d00:	ldur	x8, [x29, #-56]
  407d04:	stur	x8, [x29, #-72]
  407d08:	ldur	x8, [x29, #-72]
  407d0c:	sub	x9, x29, #0x60
  407d10:	mov	w10, #0x1                   	// #1
  407d14:	sturb	w10, [x29, #-96]
  407d18:	mov	w10, #0x4                   	// #4
  407d1c:	strb	w10, [x9, #1]
  407d20:	ldursw	x11, [x29, #-64]
  407d24:	ldur	x12, [x29, #-56]
  407d28:	ldur	x13, [x29, #-24]
  407d2c:	ldr	x13, [x13]
  407d30:	subs	x12, x12, x13
  407d34:	subs	x11, x11, x12
  407d38:	strh	w11, [x9, #2]
  407d3c:	ldur	w10, [x29, #-96]
  407d40:	str	w10, [x8]
  407d44:	ldur	x8, [x29, #-56]
  407d48:	add	x8, x8, #0x4
  407d4c:	stur	x8, [x29, #-56]
  407d50:	ldur	x8, [x29, #-48]
  407d54:	ldr	x8, [x8, #280]
  407d58:	stur	x8, [x29, #-48]
  407d5c:	b	407c20 <ferror@plt+0x5130>
  407d60:	ldur	x8, [x29, #-56]
  407d64:	ldur	x9, [x29, #-24]
  407d68:	ldr	x9, [x9]
  407d6c:	subs	x8, x8, x9
  407d70:	stur	w8, [x29, #-4]
  407d74:	b	4082ec <ferror@plt+0x57fc>
  407d78:	ldur	x8, [x29, #-16]
  407d7c:	ldr	x8, [x8, #16]
  407d80:	stur	x8, [x29, #-104]
  407d84:	mov	x0, #0x8                   	// #8
  407d88:	bl	4025e0 <malloc@plt>
  407d8c:	ldur	x8, [x29, #-24]
  407d90:	str	x0, [x8]
  407d94:	cbnz	x0, 407d9c <ferror@plt+0x52ac>
  407d98:	bl	402760 <abort@plt>
  407d9c:	ldur	x8, [x29, #-24]
  407da0:	ldr	x8, [x8]
  407da4:	sub	x9, x29, #0x6c
  407da8:	mov	w10, #0x4                   	// #4
  407dac:	sturb	w10, [x29, #-108]
  407db0:	mov	w10, #0x8                   	// #8
  407db4:	strb	w10, [x9, #1]
  407db8:	mov	w10, #0xc                   	// #12
  407dbc:	strh	w10, [x9, #2]
  407dc0:	ldur	w10, [x29, #-108]
  407dc4:	str	w10, [x8]
  407dc8:	ldur	x8, [x29, #-24]
  407dcc:	ldr	x8, [x8]
  407dd0:	sub	x9, x29, #0x70
  407dd4:	mov	w10, #0x0                   	// #0
  407dd8:	sturb	w10, [x29, #-112]
  407ddc:	strb	w10, [x9, #1]
  407de0:	ldur	x11, [x29, #-104]
  407de4:	ldr	w10, [x11, #264]
  407de8:	strh	w10, [x9, #2]
  407dec:	ldur	w10, [x29, #-112]
  407df0:	str	w10, [x8, #4]
  407df4:	mov	w10, #0x8                   	// #8
  407df8:	stur	w10, [x29, #-4]
  407dfc:	b	4082ec <ferror@plt+0x57fc>
  407e00:	ldur	x8, [x29, #-16]
  407e04:	ldr	x8, [x8, #16]
  407e08:	stur	x8, [x29, #-120]
  407e0c:	mov	x0, #0x8                   	// #8
  407e10:	bl	4025e0 <malloc@plt>
  407e14:	ldur	x8, [x29, #-24]
  407e18:	str	x0, [x8]
  407e1c:	cbnz	x0, 407e24 <ferror@plt+0x5334>
  407e20:	bl	402760 <abort@plt>
  407e24:	ldur	x8, [x29, #-24]
  407e28:	ldr	x8, [x8]
  407e2c:	sub	x9, x29, #0x7c
  407e30:	mov	w10, #0x5                   	// #5
  407e34:	sturb	w10, [x29, #-124]
  407e38:	mov	w10, #0x8                   	// #8
  407e3c:	strb	w10, [x9, #1]
  407e40:	mov	w10, #0xc                   	// #12
  407e44:	strh	w10, [x9, #2]
  407e48:	ldur	w10, [x29, #-124]
  407e4c:	str	w10, [x8]
  407e50:	ldur	x8, [x29, #-24]
  407e54:	ldr	x8, [x8]
  407e58:	sub	x9, x29, #0x80
  407e5c:	mov	w10, #0x0                   	// #0
  407e60:	sturb	w10, [x29, #-128]
  407e64:	strb	w10, [x9, #1]
  407e68:	ldur	x11, [x29, #-120]
  407e6c:	ldr	w10, [x11, #264]
  407e70:	strh	w10, [x9, #2]
  407e74:	ldur	w10, [x29, #-128]
  407e78:	str	w10, [x8, #4]
  407e7c:	mov	w10, #0x8                   	// #8
  407e80:	stur	w10, [x29, #-4]
  407e84:	b	4082ec <ferror@plt+0x57fc>
  407e88:	ldur	x8, [x29, #-16]
  407e8c:	ldr	x8, [x8, #16]
  407e90:	stur	x8, [x29, #-136]
  407e94:	mov	x0, #0x8                   	// #8
  407e98:	bl	4025e0 <malloc@plt>
  407e9c:	ldur	x8, [x29, #-24]
  407ea0:	str	x0, [x8]
  407ea4:	cbnz	x0, 407eac <ferror@plt+0x53bc>
  407ea8:	bl	402760 <abort@plt>
  407eac:	ldur	x8, [x29, #-24]
  407eb0:	ldr	x8, [x8]
  407eb4:	sub	x9, x29, #0x8c
  407eb8:	mov	w10, #0x2                   	// #2
  407ebc:	sturb	w10, [x29, #-140]
  407ec0:	mov	w10, #0x8                   	// #8
  407ec4:	strb	w10, [x9, #1]
  407ec8:	mov	w10, #0xc                   	// #12
  407ecc:	strh	w10, [x9, #2]
  407ed0:	ldur	w10, [x29, #-140]
  407ed4:	str	w10, [x8]
  407ed8:	ldur	x8, [x29, #-24]
  407edc:	ldr	x8, [x8]
  407ee0:	sub	x9, x29, #0x90
  407ee4:	mov	w10, #0x0                   	// #0
  407ee8:	sturb	w10, [x29, #-144]
  407eec:	strb	w10, [x9, #1]
  407ef0:	ldur	x11, [x29, #-136]
  407ef4:	ldr	w10, [x11, #264]
  407ef8:	strh	w10, [x9, #2]
  407efc:	ldur	w10, [x29, #-144]
  407f00:	str	w10, [x8, #4]
  407f04:	mov	w10, #0x8                   	// #8
  407f08:	stur	w10, [x29, #-4]
  407f0c:	b	4082ec <ferror@plt+0x57fc>
  407f10:	ldur	x8, [x29, #-16]
  407f14:	ldr	x8, [x8, #16]
  407f18:	str	x8, [sp, #152]
  407f1c:	mov	x0, #0x8                   	// #8
  407f20:	bl	4025e0 <malloc@plt>
  407f24:	ldur	x8, [x29, #-24]
  407f28:	str	x0, [x8]
  407f2c:	cbnz	x0, 407f34 <ferror@plt+0x5444>
  407f30:	bl	402760 <abort@plt>
  407f34:	ldur	x8, [x29, #-24]
  407f38:	ldr	x8, [x8]
  407f3c:	add	x9, sp, #0x94
  407f40:	mov	w10, #0x3                   	// #3
  407f44:	strb	w10, [sp, #148]
  407f48:	mov	w10, #0x8                   	// #8
  407f4c:	strb	w10, [x9, #1]
  407f50:	mov	w10, #0xc                   	// #12
  407f54:	strh	w10, [x9, #2]
  407f58:	ldr	w10, [sp, #148]
  407f5c:	str	w10, [x8]
  407f60:	ldur	x8, [x29, #-24]
  407f64:	ldr	x8, [x8]
  407f68:	add	x9, sp, #0x90
  407f6c:	mov	w10, #0x0                   	// #0
  407f70:	strb	w10, [sp, #144]
  407f74:	strb	w10, [x9, #1]
  407f78:	ldr	x11, [sp, #152]
  407f7c:	ldr	w10, [x11, #264]
  407f80:	strh	w10, [x9, #2]
  407f84:	ldr	w10, [sp, #144]
  407f88:	str	w10, [x8, #4]
  407f8c:	mov	w10, #0x8                   	// #8
  407f90:	stur	w10, [x29, #-4]
  407f94:	b	4082ec <ferror@plt+0x57fc>
  407f98:	add	x1, sp, #0x88
  407f9c:	mov	x8, xzr
  407fa0:	str	x8, [sp, #136]
  407fa4:	add	x9, sp, #0x80
  407fa8:	str	x8, [sp, #128]
  407fac:	ldur	x8, [x29, #-16]
  407fb0:	ldr	x0, [x8, #16]
  407fb4:	str	x9, [sp, #8]
  407fb8:	bl	407abc <ferror@plt+0x4fcc>
  407fbc:	str	w0, [sp, #116]
  407fc0:	ldur	x8, [x29, #-16]
  407fc4:	ldr	x0, [x8, #8]
  407fc8:	ldr	x1, [sp, #8]
  407fcc:	bl	407abc <ferror@plt+0x4fcc>
  407fd0:	str	w0, [sp, #112]
  407fd4:	ldr	w10, [sp, #116]
  407fd8:	cbz	w10, 407fe4 <ferror@plt+0x54f4>
  407fdc:	ldr	w8, [sp, #112]
  407fe0:	cbnz	w8, 407ffc <ferror@plt+0x550c>
  407fe4:	ldr	x0, [sp, #136]
  407fe8:	bl	402850 <free@plt>
  407fec:	ldr	x0, [sp, #128]
  407ff0:	bl	402850 <free@plt>
  407ff4:	stur	wzr, [x29, #-4]
  407ff8:	b	4082ec <ferror@plt+0x57fc>
  407ffc:	ldr	w8, [sp, #116]
  408000:	ldr	w9, [sp, #112]
  408004:	add	w8, w8, w9
  408008:	mov	w0, w8
  40800c:	sxtw	x0, w0
  408010:	bl	4025e0 <malloc@plt>
  408014:	str	x0, [sp, #120]
  408018:	cbnz	x0, 408020 <ferror@plt+0x5530>
  40801c:	bl	402760 <abort@plt>
  408020:	ldr	x0, [sp, #120]
  408024:	ldr	x1, [sp, #136]
  408028:	ldrsw	x2, [sp, #116]
  40802c:	bl	4023b0 <memcpy@plt>
  408030:	ldr	x8, [sp, #120]
  408034:	ldrsw	x9, [sp, #116]
  408038:	add	x0, x8, x9
  40803c:	ldr	x1, [sp, #128]
  408040:	ldrsw	x2, [sp, #112]
  408044:	bl	4023b0 <memcpy@plt>
  408048:	ldr	x0, [sp, #136]
  40804c:	bl	402850 <free@plt>
  408050:	ldr	x0, [sp, #128]
  408054:	bl	402850 <free@plt>
  408058:	ldr	x0, [sp, #120]
  40805c:	ldr	w1, [sp, #116]
  408060:	ldr	w2, [sp, #112]
  408064:	bl	408300 <ferror@plt+0x5810>
  408068:	ldr	x8, [sp, #120]
  40806c:	ldur	x9, [x29, #-24]
  408070:	str	x8, [x9]
  408074:	ldr	w10, [sp, #116]
  408078:	ldr	w11, [sp, #112]
  40807c:	add	w10, w10, w11
  408080:	stur	w10, [x29, #-4]
  408084:	b	4082ec <ferror@plt+0x57fc>
  408088:	add	x1, sp, #0x68
  40808c:	mov	x8, xzr
  408090:	str	x8, [sp, #104]
  408094:	add	x9, sp, #0x60
  408098:	str	x8, [sp, #96]
  40809c:	ldur	x8, [x29, #-16]
  4080a0:	ldr	x0, [x8, #16]
  4080a4:	str	x9, [sp]
  4080a8:	bl	407abc <ferror@plt+0x4fcc>
  4080ac:	str	w0, [sp, #84]
  4080b0:	ldur	x8, [x29, #-16]
  4080b4:	ldr	x0, [x8, #8]
  4080b8:	ldr	x1, [sp]
  4080bc:	bl	407abc <ferror@plt+0x4fcc>
  4080c0:	str	w0, [sp, #80]
  4080c4:	ldr	w10, [sp, #84]
  4080c8:	cbz	w10, 4080d4 <ferror@plt+0x55e4>
  4080cc:	ldr	w8, [sp, #80]
  4080d0:	cbnz	w8, 4080ec <ferror@plt+0x55fc>
  4080d4:	ldr	x0, [sp, #104]
  4080d8:	bl	402850 <free@plt>
  4080dc:	ldr	x0, [sp, #96]
  4080e0:	bl	402850 <free@plt>
  4080e4:	stur	wzr, [x29, #-4]
  4080e8:	b	4082ec <ferror@plt+0x57fc>
  4080ec:	ldr	w8, [sp, #84]
  4080f0:	ldr	w9, [sp, #80]
  4080f4:	add	w8, w8, w9
  4080f8:	add	w8, w8, #0x4
  4080fc:	mov	w0, w8
  408100:	sxtw	x0, w0
  408104:	bl	4025e0 <malloc@plt>
  408108:	str	x0, [sp, #88]
  40810c:	cbnz	x0, 408114 <ferror@plt+0x5624>
  408110:	bl	402760 <abort@plt>
  408114:	ldr	x0, [sp, #88]
  408118:	ldr	x1, [sp, #104]
  40811c:	ldrsw	x2, [sp, #84]
  408120:	bl	4023b0 <memcpy@plt>
  408124:	ldr	x8, [sp, #88]
  408128:	ldrsw	x9, [sp, #84]
  40812c:	add	x8, x8, x9
  408130:	add	x0, x8, #0x4
  408134:	ldr	x1, [sp, #96]
  408138:	ldrsw	x2, [sp, #80]
  40813c:	bl	4023b0 <memcpy@plt>
  408140:	ldr	x0, [sp, #104]
  408144:	bl	402850 <free@plt>
  408148:	ldr	x0, [sp, #96]
  40814c:	bl	402850 <free@plt>
  408150:	ldr	x8, [sp, #88]
  408154:	ldrsw	x9, [sp, #84]
  408158:	add	x10, sp, #0x4c
  40815c:	mov	w11, #0x1                   	// #1
  408160:	strb	w11, [sp, #76]
  408164:	mov	w11, #0x4                   	// #4
  408168:	strb	w11, [x10, #1]
  40816c:	ldr	w11, [sp, #80]
  408170:	add	w11, w11, #0x4
  408174:	strh	w11, [x10, #2]
  408178:	ldr	w11, [sp, #76]
  40817c:	str	w11, [x8, x9]
  408180:	ldr	x8, [sp, #88]
  408184:	ldur	x9, [x29, #-24]
  408188:	str	x8, [x9]
  40818c:	ldr	w11, [sp, #84]
  408190:	ldr	w12, [sp, #80]
  408194:	add	w11, w11, w12
  408198:	add	w11, w11, #0x4
  40819c:	stur	w11, [x29, #-4]
  4081a0:	b	4082ec <ferror@plt+0x57fc>
  4081a4:	add	x1, sp, #0x40
  4081a8:	mov	x8, xzr
  4081ac:	str	x8, [sp, #64]
  4081b0:	ldur	x8, [x29, #-16]
  4081b4:	ldr	x0, [x8, #16]
  4081b8:	bl	407abc <ferror@plt+0x4fcc>
  4081bc:	str	w0, [sp, #52]
  4081c0:	ldr	w9, [sp, #52]
  4081c4:	cbnz	w9, 4081d8 <ferror@plt+0x56e8>
  4081c8:	ldr	x0, [sp, #64]
  4081cc:	bl	402850 <free@plt>
  4081d0:	stur	wzr, [x29, #-4]
  4081d4:	b	4082ec <ferror@plt+0x57fc>
  4081d8:	ldr	w8, [sp, #52]
  4081dc:	add	w8, w8, #0x4
  4081e0:	mov	w0, w8
  4081e4:	sxtw	x0, w0
  4081e8:	bl	4025e0 <malloc@plt>
  4081ec:	str	x0, [sp, #56]
  4081f0:	cbnz	x0, 4081f8 <ferror@plt+0x5708>
  4081f4:	bl	402760 <abort@plt>
  4081f8:	ldr	x0, [sp, #56]
  4081fc:	ldr	x1, [sp, #64]
  408200:	ldrsw	x2, [sp, #52]
  408204:	bl	4023b0 <memcpy@plt>
  408208:	ldr	x0, [sp, #64]
  40820c:	bl	402850 <free@plt>
  408210:	ldr	x8, [sp, #56]
  408214:	ldrsw	x9, [sp, #52]
  408218:	add	x10, sp, #0x30
  40821c:	mov	w11, #0x1                   	// #1
  408220:	strb	w11, [sp, #48]
  408224:	mov	w11, #0x4                   	// #4
  408228:	strb	w11, [x10, #1]
  40822c:	mov	w11, #0x8                   	// #8
  408230:	strh	w11, [x10, #2]
  408234:	ldr	w11, [sp, #48]
  408238:	str	w11, [x8, x9]
  40823c:	ldr	x8, [sp, #56]
  408240:	ldur	x9, [x29, #-24]
  408244:	str	x8, [x9]
  408248:	ldr	w11, [sp, #52]
  40824c:	add	w11, w11, #0x4
  408250:	stur	w11, [x29, #-4]
  408254:	b	4082ec <ferror@plt+0x57fc>
  408258:	stur	wzr, [x29, #-4]
  40825c:	b	4082ec <ferror@plt+0x57fc>
  408260:	ldur	x8, [x29, #-16]
  408264:	ldr	x8, [x8, #16]
  408268:	str	x8, [sp, #40]
  40826c:	mov	w9, #0xc                   	// #12
  408270:	str	w9, [sp, #36]
  408274:	ldrsw	x0, [sp, #36]
  408278:	bl	4025e0 <malloc@plt>
  40827c:	ldur	x8, [x29, #-24]
  408280:	str	x0, [x8]
  408284:	cbnz	x0, 40828c <ferror@plt+0x579c>
  408288:	bl	402760 <abort@plt>
  40828c:	ldur	x8, [x29, #-24]
  408290:	ldr	x8, [x8]
  408294:	add	x9, sp, #0x18
  408298:	mov	w10, #0xa                   	// #10
  40829c:	strb	w10, [sp, #24]
  4082a0:	ldr	w10, [sp, #36]
  4082a4:	strb	w10, [x9, #1]
  4082a8:	ldr	w10, [sp, #36]
  4082ac:	add	w10, w10, #0x4
  4082b0:	strh	w10, [x9, #2]
  4082b4:	ldr	x9, [sp, #40]
  4082b8:	ldr	w10, [x9, #272]
  4082bc:	str	w10, [sp, #28]
  4082c0:	ldr	x9, [sp, #40]
  4082c4:	ldr	w10, [x9, #276]
  4082c8:	str	w10, [sp, #32]
  4082cc:	ldr	x9, [sp, #24]
  4082d0:	str	x9, [x8]
  4082d4:	ldr	w10, [sp, #32]
  4082d8:	str	w10, [x8, #8]
  4082dc:	ldr	w10, [sp, #36]
  4082e0:	stur	w10, [x29, #-4]
  4082e4:	b	4082ec <ferror@plt+0x57fc>
  4082e8:	bl	402760 <abort@plt>
  4082ec:	ldur	w0, [x29, #-4]
  4082f0:	ldr	x28, [sp, #320]
  4082f4:	ldp	x29, x30, [sp, #304]
  4082f8:	add	sp, sp, #0x150
  4082fc:	ret
  408300:	sub	sp, sp, #0x30
  408304:	stp	x29, x30, [sp, #32]
  408308:	add	x29, sp, #0x20
  40830c:	stur	x0, [x29, #-8]
  408310:	stur	w1, [x29, #-12]
  408314:	str	w2, [sp, #16]
  408318:	ldur	w8, [x29, #-12]
  40831c:	cmp	w8, #0x0
  408320:	cset	w8, le
  408324:	tbnz	w8, #0, 408390 <ferror@plt+0x58a0>
  408328:	ldur	x8, [x29, #-8]
  40832c:	str	x8, [sp, #8]
  408330:	ldr	x8, [sp, #8]
  408334:	ldrh	w9, [x8, #2]
  408338:	ldur	w10, [x29, #-12]
  40833c:	add	w10, w10, #0x4
  408340:	cmp	w9, w10
  408344:	b.ne	40835c <ferror@plt+0x586c>  // b.any
  408348:	ldr	w8, [sp, #16]
  40834c:	ldr	x9, [sp, #8]
  408350:	ldrh	w10, [x9, #2]
  408354:	add	w8, w10, w8
  408358:	strh	w8, [x9, #2]
  40835c:	ldr	x8, [sp, #8]
  408360:	ldrb	w9, [x8, #1]
  408364:	ldur	w10, [x29, #-12]
  408368:	subs	w9, w10, w9
  40836c:	stur	w9, [x29, #-12]
  408370:	ldr	x8, [sp, #8]
  408374:	ldrb	w9, [x8, #1]
  408378:	ldur	x8, [x29, #-8]
  40837c:	mov	w0, w9
  408380:	sxtw	x11, w0
  408384:	add	x8, x8, x11
  408388:	stur	x8, [x29, #-8]
  40838c:	b	408318 <ferror@plt+0x5828>
  408390:	ldur	w8, [x29, #-12]
  408394:	cmp	w8, #0x0
  408398:	cset	w8, ge  // ge = tcont
  40839c:	tbnz	w8, #0, 4083a4 <ferror@plt+0x58b4>
  4083a0:	bl	402760 <abort@plt>
  4083a4:	ldp	x29, x30, [sp, #32]
  4083a8:	add	sp, sp, #0x30
  4083ac:	ret
  4083b0:	sub	sp, sp, #0xd0
  4083b4:	stp	x29, x30, [sp, #192]
  4083b8:	add	x29, sp, #0xc0
  4083bc:	mov	w8, #0x13                  	// #19
  4083c0:	add	x9, sp, #0x10
  4083c4:	stur	x0, [x29, #-8]
  4083c8:	stur	x1, [x29, #-16]
  4083cc:	ldur	x10, [x29, #-8]
  4083d0:	add	x10, x10, #0x10
  4083d4:	str	x10, [sp, #8]
  4083d8:	ldr	x10, [sp, #8]
  4083dc:	add	x2, x10, #0x48
  4083e0:	ldur	x10, [x29, #-8]
  4083e4:	ldr	w11, [x10]
  4083e8:	mov	w10, w11
  4083ec:	subs	x10, x10, #0x58
  4083f0:	mov	x0, x9
  4083f4:	mov	w1, w8
  4083f8:	mov	w3, w10
  4083fc:	str	x9, [sp]
  408400:	bl	41e88c <ferror@plt+0x1bd9c>
  408404:	ldr	x9, [sp, #8]
  408408:	ldrb	w8, [x9, #1]
  40840c:	ldur	x9, [x29, #-16]
  408410:	str	w8, [x9, #552]
  408414:	ldr	x9, [sp, #8]
  408418:	ldrb	w8, [x9]
  40841c:	ldur	x9, [x29, #-16]
  408420:	strh	w8, [x9, #286]
  408424:	ldur	x9, [x29, #-16]
  408428:	strh	w8, [x9, #22]
  40842c:	ldr	x9, [sp, #8]
  408430:	ldrh	w8, [x9, #4]
  408434:	mov	w0, w8
  408438:	bl	4025d0 <ntohs@plt>
  40843c:	and	w8, w0, #0xffff
  408440:	ldur	x9, [x29, #-16]
  408444:	str	w8, [x9, #544]
  408448:	ldr	x9, [sp, #8]
  40844c:	ldrh	w0, [x9, #6]
  408450:	bl	4025d0 <ntohs@plt>
  408454:	and	w8, w0, #0xffff
  408458:	ldur	x9, [x29, #-16]
  40845c:	str	w8, [x9, #548]
  408460:	ldr	x9, [sp, #8]
  408464:	ldr	w8, [x9, #60]
  408468:	ldur	x9, [x29, #-16]
  40846c:	str	w8, [x9, #560]
  408470:	ldr	x9, [sp, #8]
  408474:	ldr	w8, [x9, #56]
  408478:	ldur	x9, [x29, #-16]
  40847c:	str	w8, [x9, #556]
  408480:	ldr	x9, [sp, #8]
  408484:	ldr	w8, [x9, #68]
  408488:	ldur	x9, [x29, #-16]
  40848c:	str	w8, [x9, #564]
  408490:	ldr	x9, [sp, #8]
  408494:	ldr	w8, [x9, #64]
  408498:	ldur	x9, [x29, #-16]
  40849c:	str	w8, [x9, #568]
  4084a0:	ldr	x9, [sp, #8]
  4084a4:	ldr	w8, [x9, #40]
  4084a8:	ldur	x9, [x29, #-16]
  4084ac:	str	w8, [x9, #576]
  4084b0:	ldr	x9, [sp, #8]
  4084b4:	add	x0, x9, #0x2c
  4084b8:	bl	408f3c <ferror@plt+0x644c>
  4084bc:	ldur	x9, [x29, #-16]
  4084c0:	str	x0, [x9, #584]
  4084c4:	ldur	x9, [x29, #-16]
  4084c8:	str	wzr, [x9, #608]
  4084cc:	ldr	x9, [sp]
  4084d0:	ldr	x12, [x9, #120]
  4084d4:	cbz	x12, 4084ec <ferror@plt+0x59fc>
  4084d8:	add	x8, sp, #0x10
  4084dc:	ldr	x0, [x8, #120]
  4084e0:	bl	408f6c <ferror@plt+0x647c>
  4084e4:	ldur	x8, [x29, #-16]
  4084e8:	str	w0, [x8, #608]
  4084ec:	add	x8, sp, #0x10
  4084f0:	ldr	x8, [x8, #80]
  4084f4:	cbz	x8, 408514 <ferror@plt+0x5a24>
  4084f8:	add	x8, sp, #0x10
  4084fc:	ldr	x0, [x8, #80]
  408500:	bl	408f84 <ferror@plt+0x6494>
  408504:	and	w9, w0, #0xff
  408508:	ldur	x8, [x29, #-16]
  40850c:	strh	w9, [x8, #14]
  408510:	b	408520 <ferror@plt+0x5a30>
  408514:	ldur	x8, [x29, #-16]
  408518:	mov	w9, #0x0                   	// #0
  40851c:	strh	w9, [x8, #14]
  408520:	ldur	x8, [x29, #-16]
  408524:	ldrh	w9, [x8, #22]
  408528:	cmp	w9, #0x2
  40852c:	b.ne	408548 <ferror@plt+0x5a58>  // b.any
  408530:	ldur	x8, [x29, #-16]
  408534:	mov	w9, #0x4                   	// #4
  408538:	strh	w9, [x8, #282]
  40853c:	ldur	x8, [x29, #-16]
  408540:	strh	w9, [x8, #18]
  408544:	b	40855c <ferror@plt+0x5a6c>
  408548:	ldur	x8, [x29, #-16]
  40854c:	mov	w9, #0x10                  	// #16
  408550:	strh	w9, [x8, #282]
  408554:	ldur	x8, [x29, #-16]
  408558:	strh	w9, [x8, #18]
  40855c:	ldur	x8, [x29, #-16]
  408560:	add	x0, x8, #0x18
  408564:	ldr	x8, [sp, #8]
  408568:	add	x1, x8, #0x8
  40856c:	ldur	x8, [x29, #-16]
  408570:	ldrh	w9, [x8, #18]
  408574:	mov	w2, w9
  408578:	bl	4023b0 <memcpy@plt>
  40857c:	ldur	x8, [x29, #-16]
  408580:	add	x0, x8, #0x120
  408584:	ldr	x8, [sp, #8]
  408588:	add	x1, x8, #0x18
  40858c:	ldur	x8, [x29, #-16]
  408590:	ldrh	w9, [x8, #18]
  408594:	mov	w2, w9
  408598:	bl	4023b0 <memcpy@plt>
  40859c:	ldp	x29, x30, [sp, #192]
  4085a0:	add	sp, sp, #0xd0
  4085a4:	ret
  4085a8:	sub	sp, sp, #0x90
  4085ac:	stp	x29, x30, [sp, #128]
  4085b0:	add	x29, sp, #0x80
  4085b4:	stur	x0, [x29, #-16]
  4085b8:	stur	x1, [x29, #-24]
  4085bc:	ldur	x8, [x29, #-16]
  4085c0:	ldr	w9, [x8]
  4085c4:	subs	w9, w9, #0x0
  4085c8:	mov	w8, w9
  4085cc:	ubfx	x8, x8, #0, #32
  4085d0:	cmp	x8, #0xb
  4085d4:	str	x8, [sp, #24]
  4085d8:	b.hi	408aa0 <ferror@plt+0x5fb0>  // b.pmore
  4085dc:	adrp	x8, 41f000 <ferror@plt+0x1c510>
  4085e0:	add	x8, x8, #0x88c
  4085e4:	ldr	x11, [sp, #24]
  4085e8:	ldrsw	x10, [x8, x11, lsl #2]
  4085ec:	add	x9, x8, x10
  4085f0:	br	x9
  4085f4:	ldur	x8, [x29, #-24]
  4085f8:	ldrh	w9, [x8, #22]
  4085fc:	cmp	w9, #0x1
  408600:	b.ne	408688 <ferror@plt+0x5b98>  // b.any
  408604:	ldur	x8, [x29, #-24]
  408608:	ldr	x8, [x8, #24]
  40860c:	stur	x8, [x29, #-32]
  408610:	ldur	x8, [x29, #-32]
  408614:	mov	w9, #0x1                   	// #1
  408618:	str	w9, [sp, #20]
  40861c:	cbz	x8, 408678 <ferror@plt+0x5b88>
  408620:	ldur	x8, [x29, #-32]
  408624:	ldrb	w9, [x8]
  408628:	mov	w10, #0x0                   	// #0
  40862c:	cmp	w9, #0x40
  408630:	str	w10, [sp, #16]
  408634:	b.ne	408670 <ferror@plt+0x5b80>  // b.any
  408638:	ldur	x0, [x29, #-32]
  40863c:	bl	4023e0 <strlen@plt>
  408640:	mov	w8, #0x0                   	// #0
  408644:	cmp	x0, #0x6
  408648:	str	w8, [sp, #16]
  40864c:	b.ne	408670 <ferror@plt+0x5b80>  // b.any
  408650:	ldur	x8, [x29, #-32]
  408654:	add	x0, x8, #0x1
  408658:	adrp	x1, 422000 <ferror@plt+0x1f510>
  40865c:	add	x1, x1, #0x35f
  408660:	bl	402890 <strspn@plt>
  408664:	cmp	x0, #0x5
  408668:	cset	w9, eq  // eq = none
  40866c:	str	w9, [sp, #16]
  408670:	ldr	w8, [sp, #16]
  408674:	str	w8, [sp, #20]
  408678:	ldr	w8, [sp, #20]
  40867c:	and	w8, w8, #0x1
  408680:	stur	w8, [x29, #-4]
  408684:	b	408aa4 <ferror@plt+0x5fb4>
  408688:	ldur	x8, [x29, #-24]
  40868c:	ldrh	w9, [x8, #22]
  408690:	cmp	w9, #0x11
  408694:	b.ne	4086d0 <ferror@plt+0x5be0>  // b.any
  408698:	ldur	x8, [x29, #-24]
  40869c:	ldr	w9, [x8, #544]
  4086a0:	mov	w10, #0x0                   	// #0
  4086a4:	str	w10, [sp, #12]
  4086a8:	cbnz	w9, 4086c0 <ferror@plt+0x5bd0>
  4086ac:	ldur	x8, [x29, #-24]
  4086b0:	ldr	w9, [x8, #24]
  4086b4:	cmp	w9, #0x0
  4086b8:	cset	w9, eq  // eq = none
  4086bc:	str	w9, [sp, #12]
  4086c0:	ldr	w8, [sp, #12]
  4086c4:	and	w8, w8, #0x1
  4086c8:	stur	w8, [x29, #-4]
  4086cc:	b	408aa4 <ferror@plt+0x5fb4>
  4086d0:	ldur	x8, [x29, #-24]
  4086d4:	ldrh	w9, [x8, #22]
  4086d8:	cmp	w9, #0x10
  4086dc:	b.ne	4086fc <ferror@plt+0x5c0c>  // b.any
  4086e0:	ldur	x8, [x29, #-24]
  4086e4:	ldr	w9, [x8, #544]
  4086e8:	cmp	w9, #0x0
  4086ec:	cset	w9, lt  // lt = tstop
  4086f0:	and	w9, w9, #0x1
  4086f4:	stur	w9, [x29, #-4]
  4086f8:	b	408aa4 <ferror@plt+0x5fb4>
  4086fc:	ldur	x8, [x29, #-24]
  408700:	ldrh	w9, [x8, #22]
  408704:	cmp	w9, #0x28
  408708:	b.ne	408728 <ferror@plt+0x5c38>  // b.any
  40870c:	ldur	x8, [x29, #-24]
  408710:	ldr	w9, [x8, #544]
  408714:	cmp	w9, #0x3ff
  408718:	cset	w9, gt
  40871c:	and	w9, w9, #0x1
  408720:	stur	w9, [x29, #-4]
  408724:	b	408aa4 <ferror@plt+0x5fb4>
  408728:	ldur	x8, [x29, #-24]
  40872c:	ldr	w0, [x8, #544]
  408730:	bl	408f9c <ferror@plt+0x64ac>
  408734:	stur	w0, [x29, #-4]
  408738:	b	408aa4 <ferror@plt+0x5fb4>
  40873c:	ldur	x8, [x29, #-16]
  408740:	ldr	x8, [x8, #16]
  408744:	stur	x8, [x29, #-40]
  408748:	ldur	x8, [x29, #-40]
  40874c:	ldrh	w9, [x8, #6]
  408750:	cmp	w9, #0x1
  408754:	b.ne	408770 <ferror@plt+0x5c80>  // b.any
  408758:	ldur	x8, [x29, #-24]
  40875c:	add	x0, x8, #0x118
  408760:	ldur	x1, [x29, #-40]
  408764:	bl	40907c <ferror@plt+0x658c>
  408768:	stur	w0, [x29, #-4]
  40876c:	b	408aa4 <ferror@plt+0x5fb4>
  408770:	ldur	x8, [x29, #-40]
  408774:	ldr	w9, [x8, #264]
  408778:	mov	w10, #0xffffffff            	// #-1
  40877c:	cmp	w9, w10
  408780:	b.eq	4087a4 <ferror@plt+0x5cb4>  // b.none
  408784:	ldur	x8, [x29, #-40]
  408788:	ldr	w9, [x8, #264]
  40878c:	ldur	x8, [x29, #-24]
  408790:	ldr	w10, [x8, #548]
  408794:	cmp	w9, w10
  408798:	b.eq	4087a4 <ferror@plt+0x5cb4>  // b.none
  40879c:	stur	wzr, [x29, #-4]
  4087a0:	b	408aa4 <ferror@plt+0x5fb4>
  4087a4:	ldur	x8, [x29, #-40]
  4087a8:	ldrh	w9, [x8, #4]
  4087ac:	cbz	w9, 4087f0 <ferror@plt+0x5d00>
  4087b0:	ldur	x8, [x29, #-24]
  4087b4:	add	x0, x8, #0x118
  4087b8:	ldur	x1, [x29, #-40]
  4087bc:	ldur	x8, [x29, #-40]
  4087c0:	ldrsh	w2, [x8, #4]
  4087c4:	bl	409108 <ferror@plt+0x6618>
  4087c8:	cbnz	w0, 4087d8 <ferror@plt+0x5ce8>
  4087cc:	mov	w8, #0x1                   	// #1
  4087d0:	stur	w8, [x29, #-4]
  4087d4:	b	408aa4 <ferror@plt+0x5fb4>
  4087d8:	ldur	x8, [x29, #-40]
  4087dc:	ldr	x8, [x8, #280]
  4087e0:	stur	x8, [x29, #-40]
  4087e4:	cbnz	x8, 4087b0 <ferror@plt+0x5cc0>
  4087e8:	stur	wzr, [x29, #-4]
  4087ec:	b	408aa4 <ferror@plt+0x5fb4>
  4087f0:	mov	w8, #0x1                   	// #1
  4087f4:	stur	w8, [x29, #-4]
  4087f8:	b	408aa4 <ferror@plt+0x5fb4>
  4087fc:	ldur	x8, [x29, #-16]
  408800:	ldr	x8, [x8, #16]
  408804:	stur	x8, [x29, #-48]
  408808:	ldur	x8, [x29, #-48]
  40880c:	ldrh	w9, [x8, #6]
  408810:	cmp	w9, #0x1
  408814:	b.ne	408830 <ferror@plt+0x5d40>  // b.any
  408818:	ldur	x8, [x29, #-24]
  40881c:	add	x0, x8, #0x10
  408820:	ldur	x1, [x29, #-48]
  408824:	bl	40907c <ferror@plt+0x658c>
  408828:	stur	w0, [x29, #-4]
  40882c:	b	408aa4 <ferror@plt+0x5fb4>
  408830:	ldur	x8, [x29, #-48]
  408834:	ldr	w9, [x8, #264]
  408838:	mov	w10, #0xffffffff            	// #-1
  40883c:	cmp	w9, w10
  408840:	b.eq	408864 <ferror@plt+0x5d74>  // b.none
  408844:	ldur	x8, [x29, #-48]
  408848:	ldr	w9, [x8, #264]
  40884c:	ldur	x8, [x29, #-24]
  408850:	ldr	w10, [x8, #544]
  408854:	cmp	w9, w10
  408858:	b.eq	408864 <ferror@plt+0x5d74>  // b.none
  40885c:	stur	wzr, [x29, #-4]
  408860:	b	408aa4 <ferror@plt+0x5fb4>
  408864:	ldur	x8, [x29, #-48]
  408868:	ldrh	w9, [x8, #4]
  40886c:	cbz	w9, 4088b0 <ferror@plt+0x5dc0>
  408870:	ldur	x8, [x29, #-24]
  408874:	add	x0, x8, #0x10
  408878:	ldur	x1, [x29, #-48]
  40887c:	ldur	x8, [x29, #-48]
  408880:	ldrsh	w2, [x8, #4]
  408884:	bl	409108 <ferror@plt+0x6618>
  408888:	cbnz	w0, 408898 <ferror@plt+0x5da8>
  40888c:	mov	w8, #0x1                   	// #1
  408890:	stur	w8, [x29, #-4]
  408894:	b	408aa4 <ferror@plt+0x5fb4>
  408898:	ldur	x8, [x29, #-48]
  40889c:	ldr	x8, [x8, #280]
  4088a0:	stur	x8, [x29, #-48]
  4088a4:	cbnz	x8, 408870 <ferror@plt+0x5d80>
  4088a8:	stur	wzr, [x29, #-4]
  4088ac:	b	408aa4 <ferror@plt+0x5fb4>
  4088b0:	mov	w8, #0x1                   	// #1
  4088b4:	stur	w8, [x29, #-4]
  4088b8:	b	408aa4 <ferror@plt+0x5fb4>
  4088bc:	ldur	x8, [x29, #-16]
  4088c0:	ldr	x8, [x8, #16]
  4088c4:	stur	x8, [x29, #-56]
  4088c8:	ldur	x8, [x29, #-24]
  4088cc:	ldr	w9, [x8, #548]
  4088d0:	ldur	x8, [x29, #-56]
  4088d4:	ldr	w10, [x8, #264]
  4088d8:	cmp	w9, w10
  4088dc:	cset	w9, ge  // ge = tcont
  4088e0:	and	w9, w9, #0x1
  4088e4:	stur	w9, [x29, #-4]
  4088e8:	b	408aa4 <ferror@plt+0x5fb4>
  4088ec:	ldur	x8, [x29, #-16]
  4088f0:	ldr	x8, [x8, #16]
  4088f4:	str	x8, [sp, #64]
  4088f8:	ldur	x8, [x29, #-24]
  4088fc:	ldr	w9, [x8, #548]
  408900:	ldr	x8, [sp, #64]
  408904:	ldr	w10, [x8, #264]
  408908:	cmp	w9, w10
  40890c:	cset	w9, le
  408910:	and	w9, w9, #0x1
  408914:	stur	w9, [x29, #-4]
  408918:	b	408aa4 <ferror@plt+0x5fb4>
  40891c:	ldur	x8, [x29, #-16]
  408920:	ldr	x8, [x8, #16]
  408924:	str	x8, [sp, #56]
  408928:	ldur	x8, [x29, #-24]
  40892c:	ldr	w9, [x8, #544]
  408930:	ldr	x8, [sp, #56]
  408934:	ldr	w10, [x8, #264]
  408938:	cmp	w9, w10
  40893c:	cset	w9, ge  // ge = tcont
  408940:	and	w9, w9, #0x1
  408944:	stur	w9, [x29, #-4]
  408948:	b	408aa4 <ferror@plt+0x5fb4>
  40894c:	ldur	x8, [x29, #-16]
  408950:	ldr	x8, [x8, #16]
  408954:	str	x8, [sp, #48]
  408958:	ldur	x8, [x29, #-24]
  40895c:	ldr	w9, [x8, #544]
  408960:	ldr	x8, [sp, #48]
  408964:	ldr	w10, [x8, #264]
  408968:	cmp	w9, w10
  40896c:	cset	w9, le
  408970:	and	w9, w9, #0x1
  408974:	stur	w9, [x29, #-4]
  408978:	b	408aa4 <ferror@plt+0x5fb4>
  40897c:	ldur	x8, [x29, #-16]
  408980:	ldr	x8, [x8, #16]
  408984:	str	x8, [sp, #40]
  408988:	ldur	x8, [x29, #-24]
  40898c:	ldr	w9, [x8, #576]
  408990:	ldr	x8, [sp, #40]
  408994:	ldr	w10, [x8, #268]
  408998:	cmp	w9, w10
  40899c:	cset	w9, eq  // eq = none
  4089a0:	and	w9, w9, #0x1
  4089a4:	stur	w9, [x29, #-4]
  4089a8:	b	408aa4 <ferror@plt+0x5fb4>
  4089ac:	ldur	x8, [x29, #-16]
  4089b0:	ldr	x8, [x8, #16]
  4089b4:	str	x8, [sp, #32]
  4089b8:	ldur	x8, [x29, #-24]
  4089bc:	ldr	w9, [x8, #608]
  4089c0:	ldr	x8, [sp, #32]
  4089c4:	ldr	w10, [x8, #276]
  4089c8:	and	w9, w9, w10
  4089cc:	ldr	x8, [sp, #32]
  4089d0:	ldr	w10, [x8, #272]
  4089d4:	cmp	w9, w10
  4089d8:	cset	w9, eq  // eq = none
  4089dc:	and	w9, w9, #0x1
  4089e0:	stur	w9, [x29, #-4]
  4089e4:	b	408aa4 <ferror@plt+0x5fb4>
  4089e8:	ldur	x8, [x29, #-16]
  4089ec:	ldr	x0, [x8, #16]
  4089f0:	ldur	x1, [x29, #-24]
  4089f4:	bl	4085a8 <ferror@plt+0x5ab8>
  4089f8:	mov	w9, #0x0                   	// #0
  4089fc:	str	w9, [sp, #8]
  408a00:	cbz	w0, 408a20 <ferror@plt+0x5f30>
  408a04:	ldur	x8, [x29, #-16]
  408a08:	ldr	x0, [x8, #8]
  408a0c:	ldur	x1, [x29, #-24]
  408a10:	bl	4085a8 <ferror@plt+0x5ab8>
  408a14:	cmp	w0, #0x0
  408a18:	cset	w9, ne  // ne = any
  408a1c:	str	w9, [sp, #8]
  408a20:	ldr	w8, [sp, #8]
  408a24:	and	w8, w8, #0x1
  408a28:	stur	w8, [x29, #-4]
  408a2c:	b	408aa4 <ferror@plt+0x5fb4>
  408a30:	ldur	x8, [x29, #-16]
  408a34:	ldr	x0, [x8, #16]
  408a38:	ldur	x1, [x29, #-24]
  408a3c:	bl	4085a8 <ferror@plt+0x5ab8>
  408a40:	mov	w9, #0x1                   	// #1
  408a44:	str	w9, [sp, #4]
  408a48:	cbnz	w0, 408a68 <ferror@plt+0x5f78>
  408a4c:	ldur	x8, [x29, #-16]
  408a50:	ldr	x0, [x8, #8]
  408a54:	ldur	x1, [x29, #-24]
  408a58:	bl	4085a8 <ferror@plt+0x5ab8>
  408a5c:	cmp	w0, #0x0
  408a60:	cset	w9, ne  // ne = any
  408a64:	str	w9, [sp, #4]
  408a68:	ldr	w8, [sp, #4]
  408a6c:	and	w8, w8, #0x1
  408a70:	stur	w8, [x29, #-4]
  408a74:	b	408aa4 <ferror@plt+0x5fb4>
  408a78:	ldur	x8, [x29, #-16]
  408a7c:	ldr	x0, [x8, #16]
  408a80:	ldur	x1, [x29, #-24]
  408a84:	bl	4085a8 <ferror@plt+0x5ab8>
  408a88:	cmp	w0, #0x0
  408a8c:	cset	w9, ne  // ne = any
  408a90:	eor	w9, w9, #0x1
  408a94:	and	w9, w9, #0x1
  408a98:	stur	w9, [x29, #-4]
  408a9c:	b	408aa4 <ferror@plt+0x5fb4>
  408aa0:	bl	402760 <abort@plt>
  408aa4:	ldur	w0, [x29, #-4]
  408aa8:	ldp	x29, x30, [sp, #128]
  408aac:	add	sp, sp, #0x90
  408ab0:	ret
  408ab4:	sub	sp, sp, #0xc0
  408ab8:	stp	x29, x30, [sp, #176]
  408abc:	add	x29, sp, #0xb0
  408ac0:	mov	x8, #0x48                  	// #72
  408ac4:	mov	w9, #0x48                  	// #72
  408ac8:	mov	w10, #0x14                  	// #20
  408acc:	mov	w11, #0x301                 	// #769
  408ad0:	mov	w12, #0xe240                	// #57920
  408ad4:	movk	w12, #0x1, lsl #16
  408ad8:	mov	w13, #0x15                  	// #21
  408adc:	mov	w14, #0x5                   	// #5
  408ae0:	mov	x15, #0x30                  	// #48
  408ae4:	add	x16, sp, #0x38
  408ae8:	stur	x0, [x29, #-8]
  408aec:	stur	x1, [x29, #-16]
  408af0:	stur	x2, [x29, #-24]
  408af4:	ldur	x17, [x29, #-8]
  408af8:	add	x17, x17, #0x10
  408afc:	stur	x17, [x29, #-32]
  408b00:	ldur	x17, [x29, #-16]
  408b04:	stur	x17, [x29, #-40]
  408b08:	ldur	x17, [x29, #-40]
  408b0c:	ldr	x17, [x17, #16]
  408b10:	stur	x17, [x29, #-48]
  408b14:	mov	x0, x16
  408b18:	mov	w18, wzr
  408b1c:	mov	w1, w18
  408b20:	mov	x2, x8
  408b24:	str	w9, [sp, #44]
  408b28:	str	w10, [sp, #40]
  408b2c:	str	w11, [sp, #36]
  408b30:	str	w12, [sp, #32]
  408b34:	str	w13, [sp, #28]
  408b38:	str	w14, [sp, #24]
  408b3c:	str	x15, [sp, #16]
  408b40:	str	x16, [sp, #8]
  408b44:	bl	402660 <memset@plt>
  408b48:	ldr	w9, [sp, #44]
  408b4c:	str	w9, [sp, #56]
  408b50:	ldr	w10, [sp, #40]
  408b54:	ldr	x8, [sp, #8]
  408b58:	strh	w10, [x8, #4]
  408b5c:	ldr	w11, [sp, #36]
  408b60:	strh	w11, [x8, #6]
  408b64:	ldr	w12, [sp, #32]
  408b68:	str	w12, [sp, #64]
  408b6c:	ldr	w13, [sp, #28]
  408b70:	strh	w13, [x8, #4]
  408b74:	ldr	w14, [sp, #24]
  408b78:	strh	w14, [x8, #6]
  408b7c:	ldur	x15, [x29, #-48]
  408b80:	ldr	w18, [x15, #28]
  408b84:	add	w18, w18, #0x1
  408b88:	str	w18, [x15, #28]
  408b8c:	str	w18, [sp, #64]
  408b90:	ldur	x15, [x29, #-32]
  408b94:	ldrb	w18, [x15]
  408b98:	strb	w18, [x8, #16]
  408b9c:	ldur	x15, [x29, #-40]
  408ba0:	ldr	w18, [x15, #8]
  408ba4:	strb	w18, [x8, #17]
  408ba8:	add	x0, x8, #0x18
  408bac:	ldur	x15, [x29, #-32]
  408bb0:	add	x1, x15, #0x4
  408bb4:	ldr	x2, [sp, #16]
  408bb8:	bl	4023b0 <memcpy@plt>
  408bbc:	ldur	x8, [x29, #-40]
  408bc0:	ldr	w9, [x8, #8]
  408bc4:	cmp	w9, #0xff
  408bc8:	b.ne	408be8 <ferror@plt+0x60f8>  // b.any
  408bcc:	add	x8, sp, #0x38
  408bd0:	add	x8, x8, #0x10
  408bd4:	str	x8, [sp, #48]
  408bd8:	ldur	x8, [x29, #-24]
  408bdc:	ldrh	w9, [x8, #14]
  408be0:	ldr	x8, [sp, #48]
  408be4:	strb	w9, [x8, #3]
  408be8:	ldur	x0, [x29, #-48]
  408bec:	add	x1, sp, #0x38
  408bf0:	mov	x8, xzr
  408bf4:	mov	x2, x8
  408bf8:	bl	41d0e4 <ferror@plt+0x1a5f4>
  408bfc:	ldp	x29, x30, [sp, #176]
  408c00:	add	sp, sp, #0xc0
  408c04:	ret
  408c08:	stp	x29, x30, [sp, #-32]!
  408c0c:	str	x28, [sp, #16]
  408c10:	mov	x29, sp
  408c14:	sub	sp, sp, #0x490
  408c18:	add	x8, sp, #0x28
  408c1c:	mov	w9, #0x0                   	// #0
  408c20:	mov	w10, #0x13                  	// #19
  408c24:	sub	x11, x29, #0xb0
  408c28:	str	x0, [x8, #1120]
  408c2c:	str	x1, [x8, #1112]
  408c30:	ldr	x12, [x8, #1120]
  408c34:	add	x12, x12, #0x10
  408c38:	str	x12, [x8, #944]
  408c3c:	sturb	w9, [x29, #-185]
  408c40:	ldr	x12, [x8, #944]
  408c44:	add	x2, x12, #0x48
  408c48:	ldr	x12, [x8, #1120]
  408c4c:	ldr	w9, [x12]
  408c50:	mov	w12, w9
  408c54:	subs	x12, x12, #0x58
  408c58:	mov	x0, x11
  408c5c:	mov	w1, w10
  408c60:	mov	w3, w12
  408c64:	str	x8, [sp, #24]
  408c68:	str	x11, [sp, #16]
  408c6c:	bl	41e88c <ferror@plt+0x1bd9c>
  408c70:	ldr	x8, [sp, #16]
  408c74:	ldr	x11, [x8, #80]
  408c78:	cbz	x11, 408c98 <ferror@plt+0x61a8>
  408c7c:	sub	x8, x29, #0xb0
  408c80:	ldr	x0, [x8, #80]
  408c84:	bl	408f84 <ferror@plt+0x6494>
  408c88:	and	w9, w0, #0xff
  408c8c:	ldr	x8, [sp, #24]
  408c90:	ldr	x10, [x8, #1112]
  408c94:	str	w9, [x10, #8]
  408c98:	ldr	x8, [sp, #24]
  408c9c:	ldr	x9, [x8, #1112]
  408ca0:	ldrh	w10, [x9, #22]
  408ca4:	cmp	w10, #0xa
  408ca8:	b.ne	408cc8 <ferror@plt+0x61d8>  // b.any
  408cac:	sub	x8, x29, #0xb0
  408cb0:	ldr	x8, [x8, #88]
  408cb4:	cbz	x8, 408cc8 <ferror@plt+0x61d8>
  408cb8:	sub	x8, x29, #0xb0
  408cbc:	ldr	x0, [x8, #88]
  408cc0:	bl	408f84 <ferror@plt+0x6494>
  408cc4:	sturb	w0, [x29, #-185]
  408cc8:	ldr	x8, [sp, #24]
  408ccc:	ldr	x0, [x8, #1112]
  408cd0:	ldurb	w9, [x29, #-185]
  408cd4:	cmp	w9, #0x0
  408cd8:	cset	w9, ne  // ne = any
  408cdc:	and	w1, w9, #0x1
  408ce0:	bl	409214 <ferror@plt+0x6724>
  408ce4:	adrp	x8, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  408ce8:	add	x8, x8, #0xee0
  408cec:	ldr	w9, [x8]
  408cf0:	cbz	w9, 408d54 <ferror@plt+0x6264>
  408cf4:	add	x0, sp, #0x28
  408cf8:	mov	w8, wzr
  408cfc:	mov	w1, w8
  408d00:	mov	x2, #0x3a8                 	// #936
  408d04:	bl	402660 <memset@plt>
  408d08:	ldr	x9, [sp, #24]
  408d0c:	ldr	x10, [x9, #944]
  408d10:	ldrb	w8, [x10, #2]
  408d14:	str	w8, [x9, #616]
  408d18:	ldr	x10, [x9, #944]
  408d1c:	ldr	w8, [x10, #52]
  408d20:	str	w8, [x9, #620]
  408d24:	ldr	x10, [x9, #944]
  408d28:	ldrb	w8, [x10, #3]
  408d2c:	str	w8, [x9, #804]
  408d30:	ldr	x10, [x9, #1112]
  408d34:	ldr	w8, [x10, #8]
  408d38:	cmp	w8, #0x84
  408d3c:	b.ne	408d4c <ferror@plt+0x625c>  // b.any
  408d40:	add	x0, sp, #0x28
  408d44:	bl	409298 <ferror@plt+0x67a8>
  408d48:	b	408d54 <ferror@plt+0x6264>
  408d4c:	add	x0, sp, #0x28
  408d50:	bl	4092ec <ferror@plt+0x67fc>
  408d54:	adrp	x8, 440000 <stdin@@GLIBC_2.17+0x7168>
  408d58:	add	x8, x8, #0x738
  408d5c:	ldr	w9, [x8]
  408d60:	cbz	w9, 408dec <ferror@plt+0x62fc>
  408d64:	ldr	x8, [sp, #24]
  408d68:	ldr	x0, [x8, #1112]
  408d6c:	bl	409388 <ferror@plt+0x6898>
  408d70:	ldr	x8, [sp, #24]
  408d74:	ldr	x9, [x8, #1112]
  408d78:	ldrh	w10, [x9, #22]
  408d7c:	cmp	w10, #0xa
  408d80:	b.ne	408da0 <ferror@plt+0x62b0>  // b.any
  408d84:	sub	x8, x29, #0xb0
  408d88:	ldr	x8, [x8, #88]
  408d8c:	cbz	x8, 408da0 <ferror@plt+0x62b0>
  408d90:	ldurb	w1, [x29, #-185]
  408d94:	adrp	x0, 422000 <ferror@plt+0x1f510>
  408d98:	add	x0, x0, #0x3b0
  408d9c:	bl	40940c <ferror@plt+0x691c>
  408da0:	sub	x8, x29, #0xb0
  408da4:	ldr	x8, [x8, #64]
  408da8:	cbz	x8, 408dec <ferror@plt+0x62fc>
  408dac:	sub	x8, x29, #0xb0
  408db0:	ldr	x0, [x8, #64]
  408db4:	bl	408f84 <ferror@plt+0x6494>
  408db8:	strb	w0, [sp, #39]
  408dbc:	ldrb	w9, [sp, #39]
  408dc0:	mov	w10, #0x3c                  	// #60
  408dc4:	mov	w11, #0x2d                  	// #45
  408dc8:	tst	w9, #0x1
  408dcc:	csel	w1, w11, w10, ne  // ne = any
  408dd0:	ldrb	w9, [sp, #39]
  408dd4:	mov	w10, #0x3e                  	// #62
  408dd8:	tst	w9, #0x2
  408ddc:	csel	w2, w11, w10, ne  // ne = any
  408de0:	adrp	x0, 422000 <ferror@plt+0x1f510>
  408de4:	add	x0, x0, #0x3bb
  408de8:	bl	40940c <ferror@plt+0x691c>
  408dec:	adrp	x8, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  408df0:	add	x8, x8, #0xf04
  408df4:	ldr	w9, [x8]
  408df8:	cbz	w9, 408e7c <ferror@plt+0x638c>
  408dfc:	sub	x8, x29, #0xb0
  408e00:	ldr	x8, [x8, #40]
  408e04:	cbz	x8, 408e24 <ferror@plt+0x6334>
  408e08:	sub	x8, x29, #0xb0
  408e0c:	ldr	x0, [x8, #40]
  408e10:	bl	408f84 <ferror@plt+0x6494>
  408e14:	and	w1, w0, #0xff
  408e18:	adrp	x0, 422000 <ferror@plt+0x1f510>
  408e1c:	add	x0, x0, #0x3c2
  408e20:	bl	40940c <ferror@plt+0x691c>
  408e24:	sub	x8, x29, #0xb0
  408e28:	ldr	x8, [x8, #48]
  408e2c:	cbz	x8, 408e4c <ferror@plt+0x635c>
  408e30:	sub	x8, x29, #0xb0
  408e34:	ldr	x0, [x8, #48]
  408e38:	bl	408f84 <ferror@plt+0x6494>
  408e3c:	and	w1, w0, #0xff
  408e40:	adrp	x0, 422000 <ferror@plt+0x1f510>
  408e44:	add	x0, x0, #0x3cb
  408e48:	bl	40940c <ferror@plt+0x691c>
  408e4c:	sub	x8, x29, #0xb0
  408e50:	ldr	x8, [x8, #136]
  408e54:	cbz	x8, 408e7c <ferror@plt+0x638c>
  408e58:	sub	x8, x29, #0xb0
  408e5c:	ldr	x0, [x8, #136]
  408e60:	bl	408f6c <ferror@plt+0x647c>
  408e64:	adrp	x8, 422000 <ferror@plt+0x1f510>
  408e68:	add	x8, x8, #0x3d7
  408e6c:	str	w0, [sp, #12]
  408e70:	mov	x0, x8
  408e74:	ldr	w1, [sp, #12]
  408e78:	bl	40940c <ferror@plt+0x691c>
  408e7c:	adrp	x8, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  408e80:	add	x8, x8, #0xee4
  408e84:	ldr	w9, [x8]
  408e88:	cbnz	w9, 408eb0 <ferror@plt+0x63c0>
  408e8c:	adrp	x8, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  408e90:	add	x8, x8, #0xee8
  408e94:	ldr	w9, [x8]
  408e98:	cbz	w9, 408f0c <ferror@plt+0x641c>
  408e9c:	ldr	x8, [sp, #24]
  408ea0:	ldr	x9, [x8, #1112]
  408ea4:	ldr	w10, [x9, #8]
  408ea8:	cmp	w10, #0x11
  408eac:	b.eq	408f0c <ferror@plt+0x641c>  // b.none
  408eb0:	adrp	x8, 440000 <stdin@@GLIBC_2.17+0x7168>
  408eb4:	add	x8, x8, #0x73c
  408eb8:	ldr	w9, [x8]
  408ebc:	cbnz	w9, 408ecc <ferror@plt+0x63dc>
  408ec0:	adrp	x0, 422000 <ferror@plt+0x1f510>
  408ec4:	add	x0, x0, #0x3e5
  408ec8:	bl	40940c <ferror@plt+0x691c>
  408ecc:	ldr	x8, [sp, #24]
  408ed0:	ldr	x9, [x8, #1112]
  408ed4:	ldr	w10, [x9, #8]
  408ed8:	cmp	w10, #0x84
  408edc:	b.ne	408ef8 <ferror@plt+0x6408>  // b.any
  408ee0:	ldr	x8, [sp, #24]
  408ee4:	ldr	x0, [x8, #1120]
  408ee8:	ldr	x1, [x8, #944]
  408eec:	sub	x2, x29, #0xb0
  408ef0:	bl	409554 <ferror@plt+0x6a64>
  408ef4:	b	408f0c <ferror@plt+0x641c>
  408ef8:	ldr	x8, [sp, #24]
  408efc:	ldr	x0, [x8, #1120]
  408f00:	ldr	x1, [x8, #944]
  408f04:	sub	x2, x29, #0xb0
  408f08:	bl	40979c <ferror@plt+0x6cac>
  408f0c:	ldr	x8, [sp, #24]
  408f10:	ldr	x9, [x8, #1112]
  408f14:	ldr	w10, [x9, #564]
  408f18:	adrp	x9, 439000 <stdin@@GLIBC_2.17+0x168>
  408f1c:	add	x9, x9, #0x720
  408f20:	str	w10, [x9]
  408f24:	mov	w10, wzr
  408f28:	mov	w0, w10
  408f2c:	add	sp, sp, #0x490
  408f30:	ldr	x28, [sp, #16]
  408f34:	ldp	x29, x30, [sp], #32
  408f38:	ret
  408f3c:	sub	sp, sp, #0x10
  408f40:	str	x0, [sp, #8]
  408f44:	ldr	x8, [sp, #8]
  408f48:	ldr	w9, [x8, #4]
  408f4c:	mov	w8, w9
  408f50:	lsl	x8, x8, #31
  408f54:	ldr	x10, [sp, #8]
  408f58:	ldr	w9, [x10]
  408f5c:	mov	w10, w9
  408f60:	orr	x0, x10, x8, lsl #1
  408f64:	add	sp, sp, #0x10
  408f68:	ret
  408f6c:	sub	sp, sp, #0x10
  408f70:	str	x0, [sp, #8]
  408f74:	ldr	x8, [sp, #8]
  408f78:	ldr	w0, [x8, #4]
  408f7c:	add	sp, sp, #0x10
  408f80:	ret
  408f84:	sub	sp, sp, #0x10
  408f88:	str	x0, [sp, #8]
  408f8c:	ldr	x8, [sp, #8]
  408f90:	ldrb	w0, [x8, #4]
  408f94:	add	sp, sp, #0x10
  408f98:	ret
  408f9c:	sub	sp, sp, #0x40
  408fa0:	stp	x29, x30, [sp, #48]
  408fa4:	add	x29, sp, #0x30
  408fa8:	adrp	x8, 439000 <stdin@@GLIBC_2.17+0x168>
  408fac:	add	x8, x8, #0x718
  408fb0:	adrp	x9, 439000 <stdin@@GLIBC_2.17+0x168>
  408fb4:	add	x9, x9, #0x71c
  408fb8:	stur	w0, [x29, #-4]
  408fbc:	ldr	w10, [x8]
  408fc0:	str	x8, [sp, #24]
  408fc4:	str	x9, [sp, #16]
  408fc8:	cbnz	w10, 409034 <ferror@plt+0x6544>
  408fcc:	adrp	x0, 422000 <ferror@plt+0x1f510>
  408fd0:	add	x0, x0, #0x370
  408fd4:	adrp	x1, 422000 <ferror@plt+0x1f510>
  408fd8:	add	x1, x1, #0x389
  408fdc:	bl	4070c8 <ferror@plt+0x45d8>
  408fe0:	stur	x0, [x29, #-16]
  408fe4:	ldur	x8, [x29, #-16]
  408fe8:	cbz	x8, 40900c <ferror@plt+0x651c>
  408fec:	ldur	x0, [x29, #-16]
  408ff0:	adrp	x1, 422000 <ferror@plt+0x1f510>
  408ff4:	add	x1, x1, #0x3aa
  408ff8:	ldr	x2, [sp, #24]
  408ffc:	ldr	x3, [sp, #16]
  409000:	bl	402610 <__isoc99_fscanf@plt>
  409004:	cmp	w0, #0x2
  409008:	b.ge	409024 <ferror@plt+0x6534>  // b.tcont
  40900c:	mov	w8, #0x400                 	// #1024
  409010:	ldr	x9, [sp, #24]
  409014:	str	w8, [x9]
  409018:	mov	w8, #0x1387                	// #4999
  40901c:	ldr	x10, [sp, #16]
  409020:	str	w8, [x10]
  409024:	ldur	x8, [x29, #-16]
  409028:	cbz	x8, 409034 <ferror@plt+0x6544>
  40902c:	ldur	x0, [x29, #-16]
  409030:	bl	4025a0 <fclose@plt>
  409034:	ldur	w8, [x29, #-4]
  409038:	ldr	x9, [sp, #24]
  40903c:	ldr	w10, [x9]
  409040:	mov	w11, #0x0                   	// #0
  409044:	cmp	w8, w10
  409048:	str	w11, [sp, #12]
  40904c:	b.lt	409068 <ferror@plt+0x6578>  // b.tstop
  409050:	ldur	w8, [x29, #-4]
  409054:	ldr	x9, [sp, #16]
  409058:	ldr	w10, [x9]
  40905c:	cmp	w8, w10
  409060:	cset	w8, le
  409064:	str	w8, [sp, #12]
  409068:	ldr	w8, [sp, #12]
  40906c:	and	w0, w8, #0x1
  409070:	ldp	x29, x30, [sp, #48]
  409074:	add	sp, sp, #0x40
  409078:	ret
  40907c:	sub	sp, sp, #0x40
  409080:	stp	x29, x30, [sp, #48]
  409084:	add	x29, sp, #0x30
  409088:	stur	x0, [x29, #-16]
  40908c:	str	x1, [sp, #24]
  409090:	ldur	x8, [x29, #-16]
  409094:	ldr	x8, [x8, #8]
  409098:	str	x8, [sp, #16]
  40909c:	ldr	x8, [sp, #24]
  4090a0:	ldr	x8, [x8, #8]
  4090a4:	str	x8, [sp, #8]
  4090a8:	ldr	x8, [sp, #8]
  4090ac:	cbnz	x8, 4090bc <ferror@plt+0x65cc>
  4090b0:	mov	w8, #0x1                   	// #1
  4090b4:	stur	w8, [x29, #-4]
  4090b8:	b	4090f8 <ferror@plt+0x6608>
  4090bc:	ldr	x8, [sp, #16]
  4090c0:	cbnz	x8, 4090d0 <ferror@plt+0x65e0>
  4090c4:	adrp	x8, 422000 <ferror@plt+0x1f510>
  4090c8:	add	x8, x8, #0x3e7
  4090cc:	str	x8, [sp, #16]
  4090d0:	ldr	x0, [sp, #8]
  4090d4:	ldr	x1, [sp, #16]
  4090d8:	mov	w8, wzr
  4090dc:	mov	w2, w8
  4090e0:	bl	4028d0 <fnmatch@plt>
  4090e4:	cmp	w0, #0x0
  4090e8:	cset	w8, ne  // ne = any
  4090ec:	eor	w8, w8, #0x1
  4090f0:	and	w8, w8, #0x1
  4090f4:	stur	w8, [x29, #-4]
  4090f8:	ldur	w0, [x29, #-4]
  4090fc:	ldp	x29, x30, [sp, #48]
  409100:	add	sp, sp, #0x40
  409104:	ret
  409108:	sub	sp, sp, #0x160
  40910c:	stp	x29, x30, [sp, #320]
  409110:	str	x28, [sp, #336]
  409114:	add	x29, sp, #0x140
  409118:	sub	x8, x29, #0x18
  40911c:	str	x0, [x8, #8]
  409120:	str	x1, [x8]
  409124:	stur	w2, [x29, #-28]
  409128:	ldr	x0, [x8, #8]
  40912c:	ldr	x1, [x8]
  409130:	ldur	w2, [x29, #-28]
  409134:	str	x8, [sp, #16]
  409138:	bl	4136ac <ferror@plt+0x10bbc>
  40913c:	cbnz	w0, 409148 <ferror@plt+0x6658>
  409140:	stur	wzr, [x29, #-4]
  409144:	b	409200 <ferror@plt+0x6710>
  409148:	ldr	x8, [sp, #16]
  40914c:	ldr	x9, [x8]
  409150:	ldrh	w10, [x9, #6]
  409154:	cmp	w10, #0x2
  409158:	b.ne	4091f8 <ferror@plt+0x6708>  // b.any
  40915c:	ldr	x8, [sp, #16]
  409160:	ldr	x9, [x8, #8]
  409164:	ldrh	w10, [x9, #6]
  409168:	cmp	w10, #0xa
  40916c:	b.ne	4091f8 <ferror@plt+0x6708>  // b.any
  409170:	ldr	x8, [sp, #16]
  409174:	ldr	x9, [x8, #8]
  409178:	ldr	w10, [x9, #8]
  40917c:	cbnz	w10, 4091f8 <ferror@plt+0x6708>
  409180:	ldr	x8, [sp, #16]
  409184:	ldr	x9, [x8, #8]
  409188:	ldr	w10, [x9, #12]
  40918c:	cbnz	w10, 4091f8 <ferror@plt+0x6708>
  409190:	ldr	x8, [sp, #16]
  409194:	ldr	x9, [x8, #8]
  409198:	ldr	w10, [x9, #16]
  40919c:	mov	w0, #0xffff                	// #65535
  4091a0:	str	w10, [sp, #12]
  4091a4:	bl	402440 <htonl@plt>
  4091a8:	ldr	w10, [sp, #12]
  4091ac:	cmp	w10, w0
  4091b0:	b.ne	4091f8 <ferror@plt+0x6708>  // b.any
  4091b4:	ldr	x8, [sp, #16]
  4091b8:	ldr	x1, [x8, #8]
  4091bc:	add	x9, sp, #0x1c
  4091c0:	mov	x0, x9
  4091c4:	mov	x2, #0x108                 	// #264
  4091c8:	str	x9, [sp]
  4091cc:	bl	4023b0 <memcpy@plt>
  4091d0:	ldr	x8, [sp, #16]
  4091d4:	ldr	x9, [x8, #8]
  4091d8:	ldr	w10, [x9, #20]
  4091dc:	str	w10, [sp, #36]
  4091e0:	ldr	x1, [x8]
  4091e4:	ldur	w2, [x29, #-28]
  4091e8:	ldr	x0, [sp]
  4091ec:	bl	4136ac <ferror@plt+0x10bbc>
  4091f0:	stur	w0, [x29, #-4]
  4091f4:	b	409200 <ferror@plt+0x6710>
  4091f8:	mov	w8, #0x1                   	// #1
  4091fc:	stur	w8, [x29, #-4]
  409200:	ldur	w0, [x29, #-4]
  409204:	ldr	x28, [sp, #336]
  409208:	ldp	x29, x30, [sp, #320]
  40920c:	add	sp, sp, #0x160
  409210:	ret
  409214:	sub	sp, sp, #0x20
  409218:	stp	x29, x30, [sp, #16]
  40921c:	add	x29, sp, #0x10
  409220:	mov	w8, wzr
  409224:	str	x0, [sp, #8]
  409228:	mov	w9, #0x1                   	// #1
  40922c:	and	w9, w1, w9
  409230:	strb	w9, [sp, #7]
  409234:	ldr	x0, [sp, #8]
  409238:	str	w8, [sp]
  40923c:	bl	40a15c <ferror@plt+0x766c>
  409240:	ldr	x10, [sp, #8]
  409244:	add	x0, x10, #0x10
  409248:	ldr	x10, [sp, #8]
  40924c:	ldr	w1, [x10, #544]
  409250:	ldr	x10, [sp, #8]
  409254:	ldr	w2, [x10, #576]
  409258:	ldrb	w8, [sp, #7]
  40925c:	and	w3, w8, #0x1
  409260:	bl	40a338 <ferror@plt+0x7848>
  409264:	ldr	x10, [sp, #8]
  409268:	add	x0, x10, #0x118
  40926c:	ldr	x10, [sp, #8]
  409270:	ldr	w1, [x10, #548]
  409274:	ldrb	w8, [sp, #7]
  409278:	ldr	w2, [sp]
  40927c:	and	w3, w8, #0x1
  409280:	bl	40a338 <ferror@plt+0x7848>
  409284:	ldr	x0, [sp, #8]
  409288:	bl	40a480 <ferror@plt+0x7990>
  40928c:	ldp	x29, x30, [sp, #16]
  409290:	add	sp, sp, #0x20
  409294:	ret
  409298:	sub	sp, sp, #0x20
  40929c:	stp	x29, x30, [sp, #16]
  4092a0:	add	x29, sp, #0x10
  4092a4:	str	x0, [sp, #8]
  4092a8:	ldr	x8, [sp, #8]
  4092ac:	ldr	w9, [x8, #616]
  4092b0:	cbz	w9, 4092e0 <ferror@plt+0x67f0>
  4092b4:	ldr	x8, [sp, #8]
  4092b8:	ldr	w0, [x8, #620]
  4092bc:	bl	40b1b4 <ferror@plt+0x86c4>
  4092c0:	ldr	x8, [sp, #8]
  4092c4:	ldr	w2, [x8, #804]
  4092c8:	adrp	x8, 422000 <ferror@plt+0x1f510>
  4092cc:	add	x8, x8, #0x56d
  4092d0:	str	x0, [sp]
  4092d4:	mov	x0, x8
  4092d8:	ldr	x1, [sp]
  4092dc:	bl	40940c <ferror@plt+0x691c>
  4092e0:	ldp	x29, x30, [sp, #16]
  4092e4:	add	sp, sp, #0x20
  4092e8:	ret
  4092ec:	sub	sp, sp, #0x30
  4092f0:	stp	x29, x30, [sp, #32]
  4092f4:	add	x29, sp, #0x20
  4092f8:	stur	x0, [x29, #-8]
  4092fc:	ldur	x8, [x29, #-8]
  409300:	ldr	w9, [x8, #616]
  409304:	cbz	w9, 40937c <ferror@plt+0x688c>
  409308:	ldur	x8, [x29, #-8]
  40930c:	ldr	w9, [x8, #616]
  409310:	cmp	w9, #0x4
  409314:	b.ls	409324 <ferror@plt+0x6834>  // b.plast
  409318:	ldur	x8, [x29, #-8]
  40931c:	mov	w9, #0x5                   	// #5
  409320:	str	w9, [x8, #616]
  409324:	ldur	x8, [x29, #-8]
  409328:	ldr	w9, [x8, #616]
  40932c:	mov	w8, w9
  409330:	mov	x10, #0x8                   	// #8
  409334:	mul	x8, x10, x8
  409338:	adrp	x10, 421000 <ferror@plt+0x1e510>
  40933c:	add	x10, x10, #0xd0
  409340:	add	x8, x10, x8
  409344:	ldr	x1, [x8]
  409348:	ldur	x8, [x29, #-8]
  40934c:	ldr	w0, [x8, #620]
  409350:	str	x1, [sp, #16]
  409354:	bl	40b1b4 <ferror@plt+0x86c4>
  409358:	ldur	x8, [x29, #-8]
  40935c:	ldr	w3, [x8, #804]
  409360:	adrp	x8, 422000 <ferror@plt+0x1f510>
  409364:	add	x8, x8, #0x5b4
  409368:	str	x0, [sp, #8]
  40936c:	mov	x0, x8
  409370:	ldr	x1, [sp, #16]
  409374:	ldr	x2, [sp, #8]
  409378:	bl	40940c <ferror@plt+0x691c>
  40937c:	ldp	x29, x30, [sp, #32]
  409380:	add	sp, sp, #0x30
  409384:	ret
  409388:	sub	sp, sp, #0x20
  40938c:	stp	x29, x30, [sp, #16]
  409390:	add	x29, sp, #0x10
  409394:	str	x0, [sp, #8]
  409398:	ldr	x8, [sp, #8]
  40939c:	ldr	w9, [x8, #568]
  4093a0:	cbz	w9, 4093b8 <ferror@plt+0x68c8>
  4093a4:	ldr	x8, [sp, #8]
  4093a8:	ldr	w1, [x8, #568]
  4093ac:	adrp	x0, 422000 <ferror@plt+0x1f510>
  4093b0:	add	x0, x0, #0x5c6
  4093b4:	bl	40940c <ferror@plt+0x691c>
  4093b8:	ldr	x8, [sp, #8]
  4093bc:	ldr	w1, [x8, #564]
  4093c0:	adrp	x0, 422000 <ferror@plt+0x1f510>
  4093c4:	add	x0, x0, #0x5ce
  4093c8:	bl	40940c <ferror@plt+0x691c>
  4093cc:	ldr	x8, [sp, #8]
  4093d0:	ldr	x1, [x8, #584]
  4093d4:	adrp	x0, 422000 <ferror@plt+0x1f510>
  4093d8:	add	x0, x0, #0x5d6
  4093dc:	bl	40940c <ferror@plt+0x691c>
  4093e0:	ldr	x8, [sp, #8]
  4093e4:	ldr	w9, [x8, #608]
  4093e8:	cbz	w9, 409400 <ferror@plt+0x6910>
  4093ec:	ldr	x8, [sp, #8]
  4093f0:	ldr	w1, [x8, #608]
  4093f4:	adrp	x0, 422000 <ferror@plt+0x1f510>
  4093f8:	add	x0, x0, #0x5df
  4093fc:	bl	40940c <ferror@plt+0x691c>
  409400:	ldp	x29, x30, [sp, #16]
  409404:	add	sp, sp, #0x20
  409408:	ret
  40940c:	sub	sp, sp, #0x150
  409410:	stp	x29, x30, [sp, #304]
  409414:	str	x28, [sp, #320]
  409418:	add	x29, sp, #0x130
  40941c:	str	q7, [sp, #128]
  409420:	str	q6, [sp, #112]
  409424:	str	q5, [sp, #96]
  409428:	str	q4, [sp, #80]
  40942c:	str	q3, [sp, #64]
  409430:	str	q2, [sp, #48]
  409434:	str	q1, [sp, #32]
  409438:	str	q0, [sp, #16]
  40943c:	str	x7, [sp, #200]
  409440:	str	x6, [sp, #192]
  409444:	str	x5, [sp, #184]
  409448:	str	x4, [sp, #176]
  40944c:	str	x3, [sp, #168]
  409450:	str	x2, [sp, #160]
  409454:	str	x1, [sp, #152]
  409458:	stur	x0, [x29, #-8]
  40945c:	adrp	x8, 435000 <memcpy@GLIBC_2.17>
  409460:	ldr	x8, [x8, #1448]
  409464:	stur	x8, [x29, #-16]
  409468:	ldur	x8, [x29, #-16]
  40946c:	ldr	w9, [x8, #24]
  409470:	cbz	w9, 40947c <ferror@plt+0x698c>
  409474:	b	409478 <ferror@plt+0x6988>
  409478:	b	409544 <ferror@plt+0x6a54>
  40947c:	adrp	x8, 439000 <stdin@@GLIBC_2.17+0x168>
  409480:	ldr	x8, [x8, #1840]
  409484:	cbnz	x8, 40949c <ferror@plt+0x69ac>
  409488:	b	40948c <ferror@plt+0x699c>
  40948c:	bl	40aac8 <ferror@plt+0x7fd8>
  409490:	adrp	x8, 439000 <stdin@@GLIBC_2.17+0x168>
  409494:	str	x0, [x8, #1840]
  409498:	b	40949c <ferror@plt+0x69ac>
  40949c:	b	4094a0 <ferror@plt+0x69b0>
  4094a0:	adrp	x8, 439000 <stdin@@GLIBC_2.17+0x168>
  4094a4:	add	x8, x8, #0x728
  4094a8:	ldr	x9, [x8]
  4094ac:	ldrh	w10, [x9]
  4094b0:	mov	w11, w10
  4094b4:	add	x9, x9, x11
  4094b8:	add	x9, x9, #0x2
  4094bc:	stur	x9, [x29, #-56]
  4094c0:	mov	w10, #0xffffff80            	// #-128
  4094c4:	stur	w10, [x29, #-20]
  4094c8:	mov	w10, #0xffffffc8            	// #-56
  4094cc:	stur	w10, [x29, #-24]
  4094d0:	add	x9, sp, #0x10
  4094d4:	add	x9, x9, #0x80
  4094d8:	stur	x9, [x29, #-32]
  4094dc:	add	x9, sp, #0x98
  4094e0:	add	x9, x9, #0x38
  4094e4:	stur	x9, [x29, #-40]
  4094e8:	add	x9, x29, #0x20
  4094ec:	stur	x9, [x29, #-48]
  4094f0:	ldur	x0, [x29, #-56]
  4094f4:	ldr	x8, [x8, #16]
  4094f8:	str	x0, [sp, #8]
  4094fc:	mov	x0, x8
  409500:	bl	40aa8c <ferror@plt+0x7f9c>
  409504:	mov	w1, w0
  409508:	sxtw	x1, w1
  40950c:	ldur	x2, [x29, #-8]
  409510:	ldur	q0, [x29, #-48]
  409514:	ldur	q1, [x29, #-32]
  409518:	stur	q1, [x29, #-80]
  40951c:	stur	q0, [x29, #-96]
  409520:	sub	x3, x29, #0x60
  409524:	ldr	x0, [sp, #8]
  409528:	bl	402a00 <vsnprintf@plt>
  40952c:	stur	w0, [x29, #-60]
  409530:	ldur	w0, [x29, #-60]
  409534:	bl	40b2e0 <ferror@plt+0x87f0>
  409538:	cbz	w0, 409544 <ferror@plt+0x6a54>
  40953c:	b	409540 <ferror@plt+0x6a50>
  409540:	b	4094a0 <ferror@plt+0x69b0>
  409544:	ldr	x28, [sp, #320]
  409548:	ldp	x29, x30, [sp, #304]
  40954c:	add	sp, sp, #0x150
  409550:	ret
  409554:	stp	x29, x30, [sp, #-16]!
  409558:	mov	x29, sp
  40955c:	sub	sp, sp, #0x50
  409560:	mov	w8, #0x7                   	// #7
  409564:	stur	x0, [x29, #-8]
  409568:	stur	x1, [x29, #-16]
  40956c:	stur	x2, [x29, #-24]
  409570:	ldur	x0, [x29, #-24]
  409574:	mov	w1, w8
  409578:	bl	40b4a4 <ferror@plt+0x89b4>
  40957c:	ldur	x9, [x29, #-24]
  409580:	ldr	x9, [x9, #96]
  409584:	cbz	x9, 409638 <ferror@plt+0x6b48>
  409588:	ldur	x8, [x29, #-24]
  40958c:	ldr	x8, [x8, #96]
  409590:	ldrh	w9, [x8]
  409594:	mov	w0, w9
  409598:	sxtw	x8, w0
  40959c:	subs	x8, x8, #0x4
  4095a0:	stur	w8, [x29, #-36]
  4095a4:	ldur	x10, [x29, #-24]
  4095a8:	ldr	x10, [x10, #96]
  4095ac:	add	x10, x10, #0x4
  4095b0:	stur	x10, [x29, #-32]
  4095b4:	ldur	x0, [x29, #-32]
  4095b8:	bl	40b638 <ferror@plt+0x8b48>
  4095bc:	adrp	x10, 422000 <ferror@plt+0x1f510>
  4095c0:	add	x10, x10, #0x5ec
  4095c4:	stur	x0, [x29, #-56]
  4095c8:	mov	x0, x10
  4095cc:	ldur	x1, [x29, #-56]
  4095d0:	bl	40940c <ferror@plt+0x691c>
  4095d4:	ldur	x10, [x29, #-32]
  4095d8:	add	x10, x10, #0x80
  4095dc:	stur	x10, [x29, #-32]
  4095e0:	ldursw	x10, [x29, #-36]
  4095e4:	subs	x10, x10, #0x80
  4095e8:	stur	w10, [x29, #-36]
  4095ec:	ldur	w8, [x29, #-36]
  4095f0:	cmp	w8, #0x0
  4095f4:	cset	w8, le
  4095f8:	tbnz	w8, #0, 409638 <ferror@plt+0x6b48>
  4095fc:	ldur	x0, [x29, #-32]
  409600:	bl	40b638 <ferror@plt+0x8b48>
  409604:	adrp	x8, 422000 <ferror@plt+0x1f510>
  409608:	add	x8, x8, #0x5f7
  40960c:	stur	x0, [x29, #-64]
  409610:	mov	x0, x8
  409614:	ldur	x1, [x29, #-64]
  409618:	bl	40940c <ferror@plt+0x691c>
  40961c:	ldur	x8, [x29, #-32]
  409620:	add	x8, x8, #0x80
  409624:	stur	x8, [x29, #-32]
  409628:	ldursw	x8, [x29, #-36]
  40962c:	subs	x8, x8, #0x80
  409630:	stur	w8, [x29, #-36]
  409634:	b	4095ec <ferror@plt+0x6afc>
  409638:	ldur	x8, [x29, #-24]
  40963c:	ldr	x8, [x8, #104]
  409640:	cbz	x8, 4096f4 <ferror@plt+0x6c04>
  409644:	ldur	x8, [x29, #-24]
  409648:	ldr	x8, [x8, #104]
  40964c:	ldrh	w9, [x8]
  409650:	mov	w0, w9
  409654:	sxtw	x8, w0
  409658:	subs	x8, x8, #0x4
  40965c:	stur	w8, [x29, #-36]
  409660:	ldur	x10, [x29, #-24]
  409664:	ldr	x10, [x10, #104]
  409668:	add	x10, x10, #0x4
  40966c:	stur	x10, [x29, #-32]
  409670:	ldur	x0, [x29, #-32]
  409674:	bl	40b638 <ferror@plt+0x8b48>
  409678:	adrp	x10, 422000 <ferror@plt+0x1f510>
  40967c:	add	x10, x10, #0x5fb
  409680:	stur	x0, [x29, #-72]
  409684:	mov	x0, x10
  409688:	ldur	x1, [x29, #-72]
  40968c:	bl	40940c <ferror@plt+0x691c>
  409690:	ldur	x10, [x29, #-32]
  409694:	add	x10, x10, #0x80
  409698:	stur	x10, [x29, #-32]
  40969c:	ldursw	x10, [x29, #-36]
  4096a0:	subs	x10, x10, #0x80
  4096a4:	stur	w10, [x29, #-36]
  4096a8:	ldur	w8, [x29, #-36]
  4096ac:	cmp	w8, #0x0
  4096b0:	cset	w8, le
  4096b4:	tbnz	w8, #0, 4096f4 <ferror@plt+0x6c04>
  4096b8:	ldur	x0, [x29, #-32]
  4096bc:	bl	40b638 <ferror@plt+0x8b48>
  4096c0:	adrp	x8, 422000 <ferror@plt+0x1f510>
  4096c4:	add	x8, x8, #0x5f7
  4096c8:	stur	x0, [x29, #-80]
  4096cc:	mov	x0, x8
  4096d0:	ldur	x1, [x29, #-80]
  4096d4:	bl	40940c <ferror@plt+0x691c>
  4096d8:	ldur	x8, [x29, #-32]
  4096dc:	add	x8, x8, #0x80
  4096e0:	stur	x8, [x29, #-32]
  4096e4:	ldursw	x8, [x29, #-36]
  4096e8:	subs	x8, x8, #0x80
  4096ec:	stur	w8, [x29, #-36]
  4096f0:	b	4096a8 <ferror@plt+0x6bb8>
  4096f4:	ldur	x8, [x29, #-24]
  4096f8:	ldr	x8, [x8, #16]
  4096fc:	cbz	x8, 409790 <ferror@plt+0x6ca0>
  409700:	ldur	x8, [x29, #-24]
  409704:	ldr	x8, [x8, #16]
  409708:	ldrh	w9, [x8]
  40970c:	mov	w0, w9
  409710:	sxtw	x8, w0
  409714:	subs	x8, x8, #0x4
  409718:	stur	w8, [x29, #-36]
  40971c:	ldursw	x10, [x29, #-36]
  409720:	cmp	x10, #0x170
  409724:	b.cs	409778 <ferror@plt+0x6c88>  // b.hs, b.nlast
  409728:	mov	x8, sp
  40972c:	subs	x8, x8, #0x170
  409730:	mov	sp, x8
  409734:	stur	x8, [x29, #-48]
  409738:	ldur	x0, [x29, #-48]
  40973c:	ldur	x8, [x29, #-24]
  409740:	ldr	x8, [x8, #16]
  409744:	add	x1, x8, #0x4
  409748:	ldursw	x2, [x29, #-36]
  40974c:	bl	4023b0 <memcpy@plt>
  409750:	ldur	x8, [x29, #-48]
  409754:	ldursw	x9, [x29, #-36]
  409758:	add	x0, x8, x9
  40975c:	ldursw	x8, [x29, #-36]
  409760:	mov	x9, #0x170                 	// #368
  409764:	subs	x2, x9, x8
  409768:	mov	w10, wzr
  40976c:	mov	w1, w10
  409770:	bl	402660 <memset@plt>
  409774:	b	409788 <ferror@plt+0x6c98>
  409778:	ldur	x8, [x29, #-24]
  40977c:	ldr	x8, [x8, #16]
  409780:	add	x8, x8, #0x4
  409784:	stur	x8, [x29, #-48]
  409788:	ldur	x0, [x29, #-48]
  40978c:	bl	40b6cc <ferror@plt+0x8bdc>
  409790:	mov	sp, x29
  409794:	ldp	x29, x30, [sp], #16
  409798:	ret
  40979c:	stp	x29, x30, [sp, #-32]!
  4097a0:	stp	x28, x19, [sp, #16]
  4097a4:	mov	x29, sp
  4097a8:	sub	sp, sp, #0x4b0
  4097ac:	mov	x19, sp
  4097b0:	fmov	d0, xzr
  4097b4:	mov	x8, #0x3a8                 	// #936
  4097b8:	mov	w9, #0x7                   	// #7
  4097bc:	mov	w10, wzr
  4097c0:	add	x11, x19, #0xe8
  4097c4:	stur	x0, [x29, #-8]
  4097c8:	stur	x1, [x29, #-16]
  4097cc:	stur	x2, [x29, #-24]
  4097d0:	stur	d0, [x29, #-32]
  4097d4:	mov	x0, x11
  4097d8:	mov	w1, w10
  4097dc:	mov	x2, x8
  4097e0:	str	w9, [x19, #68]
  4097e4:	bl	402660 <memset@plt>
  4097e8:	ldur	x8, [x29, #-16]
  4097ec:	ldrb	w9, [x8, #1]
  4097f0:	str	w9, [x19, #784]
  4097f4:	ldur	x0, [x29, #-24]
  4097f8:	ldr	w1, [x19, #68]
  4097fc:	bl	40b4a4 <ferror@plt+0x89b4>
  409800:	ldur	x8, [x29, #-24]
  409804:	ldr	x8, [x8, #16]
  409808:	cbz	x8, 409f88 <ferror@plt+0x7498>
  40980c:	ldur	x8, [x29, #-24]
  409810:	ldr	x8, [x8, #16]
  409814:	ldrh	w9, [x8]
  409818:	mov	w0, w9
  40981c:	sxtw	x8, w0
  409820:	subs	x8, x8, #0x4
  409824:	str	w8, [x19, #220]
  409828:	ldrsw	x10, [x19, #220]
  40982c:	cmp	x10, #0xe8
  409830:	b.cs	409884 <ferror@plt+0x6d94>  // b.hs, b.nlast
  409834:	mov	x8, sp
  409838:	subs	x8, x8, #0xf0
  40983c:	mov	sp, x8
  409840:	str	x8, [x19, #224]
  409844:	ldr	x0, [x19, #224]
  409848:	ldur	x8, [x29, #-24]
  40984c:	ldr	x8, [x8, #16]
  409850:	add	x1, x8, #0x4
  409854:	ldrsw	x2, [x19, #220]
  409858:	bl	4023b0 <memcpy@plt>
  40985c:	ldr	x8, [x19, #224]
  409860:	ldrsw	x9, [x19, #220]
  409864:	add	x0, x8, x9
  409868:	ldrsw	x8, [x19, #220]
  40986c:	mov	x9, #0xe8                  	// #232
  409870:	subs	x2, x9, x8
  409874:	mov	w10, wzr
  409878:	mov	w1, w10
  40987c:	bl	402660 <memset@plt>
  409880:	b	409894 <ferror@plt+0x6da4>
  409884:	ldur	x8, [x29, #-24]
  409888:	ldr	x8, [x8, #16]
  40988c:	add	x8, x8, #0x4
  409890:	str	x8, [x19, #224]
  409894:	adrp	x8, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  409898:	add	x8, x8, #0xee0
  40989c:	ldr	w9, [x8]
  4098a0:	cbz	w9, 40994c <ferror@plt+0x6e5c>
  4098a4:	ldr	x8, [x19, #224]
  4098a8:	ldrb	w9, [x8, #5]
  4098ac:	tst	w9, #0x1
  4098b0:	cset	w9, ne  // ne = any
  4098b4:	mov	w10, #0x1                   	// #1
  4098b8:	eor	w9, w9, #0x1
  4098bc:	eor	w9, w9, w10
  4098c0:	add	x8, x19, #0xe8
  4098c4:	and	w9, w9, w10
  4098c8:	strb	w9, [x8, #912]
  4098cc:	ldr	x11, [x19, #224]
  4098d0:	ldrb	w9, [x11, #5]
  4098d4:	tst	w9, #0x2
  4098d8:	cset	w9, ne  // ne = any
  4098dc:	eor	w9, w9, w10
  4098e0:	eor	w9, w9, w10
  4098e4:	and	w9, w9, w10
  4098e8:	strb	w9, [x8, #913]
  4098ec:	ldr	x11, [x19, #224]
  4098f0:	ldrb	w9, [x11, #5]
  4098f4:	tst	w9, #0x8
  4098f8:	cset	w9, ne  // ne = any
  4098fc:	eor	w9, w9, w10
  409900:	eor	w9, w9, w10
  409904:	and	w9, w9, w10
  409908:	strb	w9, [x8, #914]
  40990c:	ldr	x11, [x19, #224]
  409910:	ldrb	w9, [x11, #5]
  409914:	tst	w9, #0x10
  409918:	cset	w9, ne  // ne = any
  40991c:	eor	w9, w9, w10
  409920:	eor	w9, w9, w10
  409924:	and	w9, w9, w10
  409928:	strb	w9, [x8, #915]
  40992c:	ldr	x11, [x19, #224]
  409930:	ldrb	w9, [x11, #5]
  409934:	tst	w9, #0x20
  409938:	cset	w9, ne  // ne = any
  40993c:	eor	w9, w9, w10
  409940:	eor	w9, w9, w10
  409944:	and	w9, w9, w10
  409948:	strb	w9, [x8, #916]
  40994c:	ldur	x8, [x29, #-24]
  409950:	ldr	x8, [x8, #32]
  409954:	cbz	x8, 40998c <ferror@plt+0x6e9c>
  409958:	add	x8, x19, #0xe8
  40995c:	add	x0, x8, #0x274
  409960:	ldur	x8, [x29, #-24]
  409964:	ldr	x8, [x8, #32]
  409968:	str	x0, [x19, #56]
  40996c:	mov	x0, x8
  409970:	bl	40b9e4 <ferror@plt+0x8ef4>
  409974:	ldr	x8, [x19, #56]
  409978:	str	x0, [x19, #48]
  40997c:	mov	x0, x8
  409980:	ldr	x1, [x19, #48]
  409984:	mov	x2, #0xf                   	// #15
  409988:	bl	402a10 <strncpy@plt>
  40998c:	ldr	x8, [x19, #224]
  409990:	ldrb	w9, [x8, #5]
  409994:	and	w9, w9, #0x4
  409998:	cbz	w9, 4099dc <ferror@plt+0x6eec>
  40999c:	add	x8, x19, #0xe8
  4099a0:	mov	w9, #0x1                   	// #1
  4099a4:	strb	w9, [x8, #917]
  4099a8:	ldr	x8, [x19, #224]
  4099ac:	ldrh	w9, [x8, #6]
  4099b0:	mov	w10, #0xf                   	// #15
  4099b4:	and	w9, w9, #0xf
  4099b8:	and	w9, w9, #0xff
  4099bc:	str	w9, [x19, #936]
  4099c0:	ldr	x8, [x19, #224]
  4099c4:	ldrh	w9, [x8, #6]
  4099c8:	mov	w11, #0x4                   	// #4
  4099cc:	lsr	w9, w9, w11
  4099d0:	and	w9, w9, w10
  4099d4:	and	w9, w9, #0xff
  4099d8:	str	w9, [x19, #940]
  4099dc:	ldr	x8, [x19, #224]
  4099e0:	ldr	w9, [x8, #8]
  4099e4:	cbz	w9, 409a24 <ferror@plt+0x6f34>
  4099e8:	ldr	x8, [x19, #224]
  4099ec:	ldr	w9, [x8, #8]
  4099f0:	mov	w10, #0xc6c0                	// #50880
  4099f4:	movk	w10, #0x2d, lsl #16
  4099f8:	cmp	w9, w10
  4099fc:	b.eq	409a24 <ferror@plt+0x6f34>  // b.none
  409a00:	ldr	x8, [x19, #224]
  409a04:	ldr	s0, [x8, #8]
  409a08:	mov	v1.16b, v0.16b
  409a0c:	ucvtf	d1, d1
  409a10:	mov	x8, #0x400000000000        	// #70368744177664
  409a14:	movk	x8, #0x408f, lsl #48
  409a18:	fmov	d2, x8
  409a1c:	fdiv	d1, d1, d2
  409a20:	str	d1, [x19, #880]
  409a24:	ldr	x8, [x19, #224]
  409a28:	ldrb	w9, [x8, #4]
  409a2c:	str	w9, [x19, #920]
  409a30:	ldr	x8, [x19, #224]
  409a34:	ldr	s0, [x8, #68]
  409a38:	mov	v1.16b, v0.16b
  409a3c:	ucvtf	d1, d1
  409a40:	mov	x8, #0x400000000000        	// #70368744177664
  409a44:	movk	x8, #0x408f, lsl #48
  409a48:	fmov	d2, x8
  409a4c:	fdiv	d1, d1, d2
  409a50:	str	d1, [x19, #896]
  409a54:	ldr	x8, [x19, #224]
  409a58:	ldr	s0, [x8, #72]
  409a5c:	mov	v1.16b, v0.16b
  409a60:	ucvtf	d1, d1
  409a64:	fdiv	d1, d1, d2
  409a68:	str	d1, [x19, #904]
  409a6c:	ldr	x8, [x19, #224]
  409a70:	ldr	s0, [x8, #12]
  409a74:	mov	v1.16b, v0.16b
  409a78:	ucvtf	d1, d1
  409a7c:	fdiv	d1, d1, d2
  409a80:	str	d1, [x19, #888]
  409a84:	ldr	x8, [x19, #224]
  409a88:	ldr	w9, [x8, #16]
  409a8c:	str	w9, [x19, #944]
  409a90:	ldr	x8, [x19, #224]
  409a94:	ldr	w9, [x8, #20]
  409a98:	str	w9, [x19, #948]
  409a9c:	ldr	x8, [x19, #224]
  409aa0:	ldr	w9, [x8, #84]
  409aa4:	str	w9, [x19, #952]
  409aa8:	ldr	x8, [x19, #224]
  409aac:	ldr	w9, [x8, #96]
  409ab0:	str	w9, [x19, #1096]
  409ab4:	ldr	x8, [x19, #224]
  409ab8:	ldr	s0, [x8, #92]
  409abc:	mov	v1.16b, v0.16b
  409ac0:	ucvtf	d1, d1
  409ac4:	fdiv	d1, d1, d2
  409ac8:	str	d1, [x19, #1080]
  409acc:	ldr	x8, [x19, #224]
  409ad0:	ldr	w9, [x8, #44]
  409ad4:	str	w9, [x19, #964]
  409ad8:	ldr	x8, [x19, #224]
  409adc:	ldr	w9, [x8, #52]
  409ae0:	str	w9, [x19, #968]
  409ae4:	ldr	x8, [x19, #224]
  409ae8:	ldr	w9, [x8, #56]
  409aec:	str	w9, [x19, #972]
  409af0:	ldr	x8, [x19, #224]
  409af4:	ldr	w9, [x8, #24]
  409af8:	str	w9, [x19, #1032]
  409afc:	ldr	x8, [x19, #224]
  409b00:	ldr	w9, [x8, #36]
  409b04:	str	w9, [x19, #1036]
  409b08:	ldr	x8, [x19, #224]
  409b0c:	ldr	w9, [x8, #100]
  409b10:	str	w9, [x19, #1040]
  409b14:	ldr	x8, [x19, #224]
  409b18:	ldr	w9, [x8, #32]
  409b1c:	str	w9, [x19, #1044]
  409b20:	ldr	x8, [x19, #224]
  409b24:	ldr	w9, [x8, #28]
  409b28:	str	w9, [x19, #1048]
  409b2c:	ldr	x8, [x19, #224]
  409b30:	ldr	w9, [x8, #40]
  409b34:	str	w9, [x19, #1052]
  409b38:	ldr	x8, [x19, #224]
  409b3c:	ldr	w9, [x8, #88]
  409b40:	str	w9, [x19, #1056]
  409b44:	ldr	x8, [x19, #224]
  409b48:	ldr	w9, [x8, #64]
  409b4c:	str	w9, [x19, #1100]
  409b50:	ldr	x8, [x19, #224]
  409b54:	ldr	w9, [x8, #80]
  409b58:	str	w9, [x19, #960]
  409b5c:	ldr	x8, [x19, #224]
  409b60:	ldr	w9, [x8, #60]
  409b64:	str	w9, [x19, #956]
  409b68:	ldr	x8, [x19, #224]
  409b6c:	ldr	w9, [x8, #76]
  409b70:	mov	w10, #0xffff                	// #65535
  409b74:	cmp	w9, w10
  409b78:	b.cs	409b88 <ferror@plt+0x7098>  // b.hs, b.nlast
  409b7c:	ldr	x8, [x19, #224]
  409b80:	ldr	w9, [x8, #76]
  409b84:	str	w9, [x19, #916]
  409b88:	ldr	x8, [x19, #224]
  409b8c:	ldr	s0, [x8, #68]
  409b90:	mov	v1.16b, v0.16b
  409b94:	ucvtf	d1, d1
  409b98:	stur	d1, [x29, #-32]
  409b9c:	ldur	x8, [x29, #-24]
  409ba0:	ldr	x8, [x8, #24]
  409ba4:	cbz	x8, 409bf8 <ferror@plt+0x7108>
  409ba8:	ldur	x8, [x29, #-24]
  409bac:	ldr	x8, [x8, #24]
  409bb0:	add	x8, x8, #0x4
  409bb4:	str	x8, [x19, #208]
  409bb8:	ldr	x8, [x19, #208]
  409bbc:	ldr	w9, [x8]
  409bc0:	cbz	w9, 409bf8 <ferror@plt+0x7108>
  409bc4:	ldr	x8, [x19, #208]
  409bc8:	ldr	w9, [x8, #8]
  409bcc:	cbz	w9, 409bf8 <ferror@plt+0x7108>
  409bd0:	ldr	x8, [x19, #208]
  409bd4:	ldr	w9, [x8, #8]
  409bd8:	mov	w10, #0x7fffffff            	// #2147483647
  409bdc:	cmp	w9, w10
  409be0:	b.eq	409bf8 <ferror@plt+0x7108>  // b.none
  409be4:	ldr	x8, [x19, #208]
  409be8:	ldr	s0, [x8, #8]
  409bec:	mov	v1.16b, v0.16b
  409bf0:	ucvtf	d1, d1
  409bf4:	stur	d1, [x29, #-32]
  409bf8:	ldur	x8, [x29, #-24]
  409bfc:	ldr	x8, [x8, #72]
  409c00:	cbz	x8, 409c94 <ferror@plt+0x71a4>
  409c04:	mov	x0, #0x14                  	// #20
  409c08:	bl	4025e0 <malloc@plt>
  409c0c:	str	x0, [x19, #200]
  409c10:	ldur	x8, [x29, #-24]
  409c14:	ldr	x8, [x8, #72]
  409c18:	add	x8, x8, #0x4
  409c1c:	str	x8, [x19, #192]
  409c20:	ldr	x8, [x19, #192]
  409c24:	ldrh	w9, [x8]
  409c28:	cmp	w9, #0x0
  409c2c:	cset	w9, ne  // ne = any
  409c30:	mov	w10, #0x1                   	// #1
  409c34:	eor	w9, w9, #0x1
  409c38:	eor	w9, w9, w10
  409c3c:	ldr	x8, [x19, #200]
  409c40:	and	w9, w9, w10
  409c44:	strb	w9, [x8, #16]
  409c48:	ldr	x8, [x19, #192]
  409c4c:	ldrh	w9, [x8, #2]
  409c50:	ldr	x8, [x19, #200]
  409c54:	str	w9, [x8]
  409c58:	ldr	x8, [x19, #192]
  409c5c:	ldr	w9, [x8, #4]
  409c60:	ldr	x8, [x19, #200]
  409c64:	str	w9, [x8, #4]
  409c68:	ldr	x8, [x19, #192]
  409c6c:	ldr	w9, [x8, #8]
  409c70:	ldr	x8, [x19, #200]
  409c74:	str	w9, [x8, #8]
  409c78:	ldr	x8, [x19, #192]
  409c7c:	ldr	w9, [x8, #12]
  409c80:	ldr	x8, [x19, #200]
  409c84:	str	w9, [x8, #12]
  409c88:	ldr	x8, [x19, #200]
  409c8c:	add	x11, x19, #0xe8
  409c90:	str	x8, [x11, #920]
  409c94:	ldur	x8, [x29, #-24]
  409c98:	ldr	x8, [x8, #128]
  409c9c:	cbz	x8, 409d40 <ferror@plt+0x7250>
  409ca0:	ldur	x8, [x29, #-24]
  409ca4:	ldr	x8, [x8, #128]
  409ca8:	add	x8, x8, #0x4
  409cac:	str	x8, [x19, #184]
  409cb0:	ldur	x8, [x29, #-24]
  409cb4:	ldr	x8, [x8, #128]
  409cb8:	ldrh	w9, [x8]
  409cbc:	mov	w0, w9
  409cc0:	sxtw	x8, w0
  409cc4:	subs	x8, x8, #0x4
  409cc8:	str	x8, [x19, #168]
  409ccc:	mov	x8, #0x14                  	// #20
  409cd0:	str	x8, [x19, #160]
  409cd4:	ldr	x8, [x19, #168]
  409cd8:	ldr	x10, [x19, #160]
  409cdc:	cmp	x8, x10
  409ce0:	b.cs	409cf0 <ferror@plt+0x7200>  // b.hs, b.nlast
  409ce4:	ldr	x8, [x19, #168]
  409ce8:	str	x8, [x19, #40]
  409cec:	b	409cf8 <ferror@plt+0x7208>
  409cf0:	ldr	x8, [x19, #160]
  409cf4:	str	x8, [x19, #40]
  409cf8:	ldr	x8, [x19, #40]
  409cfc:	str	x8, [x19, #152]
  409d00:	ldr	x8, [x19, #152]
  409d04:	str	w8, [x19, #180]
  409d08:	mov	x0, #0x1                   	// #1
  409d0c:	mov	x1, #0x14                  	// #20
  409d10:	bl	402690 <calloc@plt>
  409d14:	add	x9, x19, #0xe8
  409d18:	str	x0, [x9, #928]
  409d1c:	ldr	x9, [x9, #928]
  409d20:	cbz	x9, 409d40 <ferror@plt+0x7250>
  409d24:	ldr	x8, [x19, #184]
  409d28:	cbz	x8, 409d40 <ferror@plt+0x7250>
  409d2c:	add	x8, x19, #0xe8
  409d30:	ldr	x0, [x8, #928]
  409d34:	ldr	x1, [x19, #184]
  409d38:	ldrsw	x2, [x19, #180]
  409d3c:	bl	4023b0 <memcpy@plt>
  409d40:	ldur	d0, [x29, #-32]
  409d44:	fcmp	d0, #0.0
  409d48:	cset	w8, gt
  409d4c:	tbnz	w8, #0, 409d54 <ferror@plt+0x7264>
  409d50:	b	409dac <ferror@plt+0x72bc>
  409d54:	ldr	x8, [x19, #224]
  409d58:	ldr	w9, [x8, #16]
  409d5c:	cbz	w9, 409dac <ferror@plt+0x72bc>
  409d60:	ldr	x8, [x19, #224]
  409d64:	ldr	w9, [x8, #80]
  409d68:	cbz	w9, 409dac <ferror@plt+0x72bc>
  409d6c:	ldr	x8, [x19, #224]
  409d70:	ldr	s0, [x8, #80]
  409d74:	mov	v1.16b, v0.16b
  409d78:	ucvtf	d1, d1
  409d7c:	ldr	x8, [x19, #224]
  409d80:	ldr	s0, [x8, #16]
  409d84:	mov	v2.16b, v0.16b
  409d88:	ucvtf	d2, d2
  409d8c:	fmul	d1, d1, d2
  409d90:	mov	x8, #0x848000000000        	// #145685290680320
  409d94:	movk	x8, #0x415e, lsl #48
  409d98:	fmov	d2, x8
  409d9c:	fmul	d1, d1, d2
  409da0:	ldur	d2, [x29, #-32]
  409da4:	fdiv	d1, d1, d2
  409da8:	str	d1, [x19, #928]
  409dac:	ldr	x8, [x19, #224]
  409db0:	ldr	x8, [x8, #104]
  409db4:	cbz	x8, 409e1c <ferror@plt+0x732c>
  409db8:	ldr	x8, [x19, #224]
  409dbc:	ldr	x8, [x8, #104]
  409dc0:	mov	x9, #0xffffffffffffffff    	// #-1
  409dc4:	cmp	x8, x9
  409dc8:	b.eq	409e1c <ferror@plt+0x732c>  // b.none
  409dcc:	ldr	x8, [x19, #224]
  409dd0:	ldr	x8, [x8, #104]
  409dd4:	ucvtf	d0, x8
  409dd8:	fmov	d1, #8.000000000000000000e+00
  409ddc:	fmul	d0, d0, d1
  409de0:	str	d0, [x19, #976]
  409de4:	ldr	x8, [x19, #224]
  409de8:	ldr	x8, [x8, #112]
  409dec:	cbz	x8, 409e1c <ferror@plt+0x732c>
  409df0:	ldr	x8, [x19, #224]
  409df4:	ldr	x8, [x8, #112]
  409df8:	mov	x9, #0xffffffffffffffff    	// #-1
  409dfc:	cmp	x8, x9
  409e00:	b.eq	409e1c <ferror@plt+0x732c>  // b.none
  409e04:	ldr	x8, [x19, #224]
  409e08:	ldr	x8, [x8, #112]
  409e0c:	ucvtf	d0, x8
  409e10:	fmov	d1, #8.000000000000000000e+00
  409e14:	fmul	d0, d0, d1
  409e18:	str	d0, [x19, #984]
  409e1c:	ldr	x8, [x19, #224]
  409e20:	ldr	x8, [x8, #120]
  409e24:	str	x8, [x19, #1000]
  409e28:	ldr	x8, [x19, #224]
  409e2c:	ldr	x8, [x8, #128]
  409e30:	str	x8, [x19, #1008]
  409e34:	ldr	x8, [x19, #224]
  409e38:	ldr	w9, [x8, #136]
  409e3c:	str	w9, [x19, #1016]
  409e40:	ldr	x8, [x19, #224]
  409e44:	ldr	w9, [x8, #140]
  409e48:	str	w9, [x19, #1020]
  409e4c:	ldr	x8, [x19, #224]
  409e50:	ldr	w9, [x8, #156]
  409e54:	str	w9, [x19, #1024]
  409e58:	ldr	x8, [x19, #224]
  409e5c:	ldr	w9, [x8, #152]
  409e60:	str	w9, [x19, #1028]
  409e64:	ldr	x8, [x19, #224]
  409e68:	ldr	w9, [x8, #144]
  409e6c:	str	w9, [x19, #1060]
  409e70:	ldr	x8, [x19, #224]
  409e74:	ldr	w9, [x8, #148]
  409e78:	cbz	w9, 409eb4 <ferror@plt+0x73c4>
  409e7c:	ldr	x8, [x19, #224]
  409e80:	ldr	w9, [x8, #148]
  409e84:	mov	w10, #0xffffffff            	// #-1
  409e88:	cmp	w9, w10
  409e8c:	b.eq	409eb4 <ferror@plt+0x73c4>  // b.none
  409e90:	ldr	x8, [x19, #224]
  409e94:	ldr	s0, [x8, #148]
  409e98:	mov	v1.16b, v0.16b
  409e9c:	ucvtf	d1, d1
  409ea0:	mov	x8, #0x400000000000        	// #70368744177664
  409ea4:	movk	x8, #0x408f, lsl #48
  409ea8:	fmov	d2, x8
  409eac:	fdiv	d1, d1, d2
  409eb0:	str	d1, [x19, #1088]
  409eb4:	ldr	x8, [x19, #224]
  409eb8:	ldr	x8, [x8, #160]
  409ebc:	ucvtf	d0, x8
  409ec0:	fmov	d1, #8.000000000000000000e+00
  409ec4:	fmul	d0, d0, d1
  409ec8:	add	x8, x19, #0xe8
  409ecc:	str	d0, [x19, #992]
  409ed0:	ldr	x9, [x19, #224]
  409ed4:	ldrh	w10, [x9, #6]
  409ed8:	mov	w11, #0x8                   	// #8
  409edc:	lsr	w10, w10, w11
  409ee0:	mov	w11, #0x1                   	// #1
  409ee4:	and	w10, w10, #0x1
  409ee8:	tst	w10, #0xff
  409eec:	cset	w10, ne  // ne = any
  409ef0:	and	w10, w10, w11
  409ef4:	strb	w10, [x8, #918]
  409ef8:	ldr	x9, [x19, #224]
  409efc:	ldr	x9, [x9, #168]
  409f00:	str	x9, [x19, #1104]
  409f04:	ldr	x9, [x19, #224]
  409f08:	ldr	x9, [x9, #176]
  409f0c:	str	x9, [x19, #1112]
  409f10:	ldr	x9, [x19, #224]
  409f14:	ldr	x9, [x9, #184]
  409f18:	str	x9, [x19, #1120]
  409f1c:	ldr	x9, [x19, #224]
  409f20:	ldr	w10, [x9, #192]
  409f24:	str	w10, [x19, #1064]
  409f28:	ldr	x9, [x19, #224]
  409f2c:	ldr	w10, [x9, #196]
  409f30:	str	w10, [x19, #1068]
  409f34:	ldr	x9, [x19, #224]
  409f38:	ldr	w10, [x9, #216]
  409f3c:	str	w10, [x19, #1072]
  409f40:	ldr	x9, [x19, #224]
  409f44:	ldr	w10, [x9, #220]
  409f48:	str	w10, [x19, #1076]
  409f4c:	ldr	x9, [x19, #224]
  409f50:	ldr	x9, [x9, #200]
  409f54:	str	x9, [x19, #1128]
  409f58:	ldr	x9, [x19, #224]
  409f5c:	ldr	x9, [x9, #208]
  409f60:	str	x9, [x19, #1136]
  409f64:	mov	x0, x8
  409f68:	str	x8, [x19, #32]
  409f6c:	bl	40b9fc <ferror@plt+0x8f0c>
  409f70:	ldr	x8, [x19, #32]
  409f74:	ldr	x0, [x8, #920]
  409f78:	bl	402850 <free@plt>
  409f7c:	ldr	x8, [x19, #32]
  409f80:	ldr	x0, [x8, #928]
  409f84:	bl	402850 <free@plt>
  409f88:	ldur	x8, [x29, #-24]
  409f8c:	ldr	x8, [x8, #144]
  409f90:	cbz	x8, 40a02c <ferror@plt+0x753c>
  409f94:	ldur	x8, [x29, #-24]
  409f98:	ldr	x8, [x8, #144]
  409f9c:	add	x8, x8, #0x4
  409fa0:	str	x8, [x19, #144]
  409fa4:	ldur	x8, [x29, #-24]
  409fa8:	ldr	x8, [x8, #144]
  409fac:	ldrh	w9, [x8]
  409fb0:	mov	w0, w9
  409fb4:	sxtw	x8, w0
  409fb8:	subs	x8, x8, #0x4
  409fbc:	str	w8, [x19, #140]
  409fc0:	adrp	x0, 422000 <ferror@plt+0x1f510>
  409fc4:	add	x0, x0, #0x759
  409fc8:	bl	40940c <ferror@plt+0x691c>
  409fcc:	ldr	x10, [x19, #144]
  409fd0:	add	x11, x10, #0x64
  409fd4:	str	x11, [x19, #144]
  409fd8:	mov	x0, x10
  409fdc:	bl	40c390 <ferror@plt+0x98a0>
  409fe0:	ldrsw	x10, [x19, #140]
  409fe4:	subs	x10, x10, #0x64
  409fe8:	str	w10, [x19, #140]
  409fec:	ldr	w8, [x19, #140]
  409ff0:	cmp	w8, #0x0
  409ff4:	cset	w8, le
  409ff8:	tbnz	w8, #0, 40a02c <ferror@plt+0x753c>
  409ffc:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40a000:	add	x0, x0, #0xabc
  40a004:	bl	40940c <ferror@plt+0x691c>
  40a008:	ldr	x8, [x19, #144]
  40a00c:	add	x9, x8, #0x64
  40a010:	str	x9, [x19, #144]
  40a014:	mov	x0, x8
  40a018:	bl	40c390 <ferror@plt+0x98a0>
  40a01c:	ldrsw	x8, [x19, #140]
  40a020:	subs	x8, x8, #0x64
  40a024:	str	w8, [x19, #140]
  40a028:	b	409fec <ferror@plt+0x74fc>
  40a02c:	ldur	x8, [x29, #-24]
  40a030:	ldr	x8, [x8, #152]
  40a034:	cbz	x8, 40a14c <ferror@plt+0x765c>
  40a038:	add	x8, x19, #0x70
  40a03c:	str	xzr, [x19, #112]
  40a040:	str	xzr, [x19, #120]
  40a044:	str	xzr, [x19, #128]
  40a048:	ldur	x9, [x29, #-24]
  40a04c:	ldr	x9, [x9, #152]
  40a050:	add	x2, x9, #0x4
  40a054:	ldur	x9, [x29, #-24]
  40a058:	ldr	x9, [x9, #152]
  40a05c:	ldrh	w10, [x9]
  40a060:	mov	w0, w10
  40a064:	sxtw	x9, w0
  40a068:	subs	x9, x9, #0x4
  40a06c:	mov	x0, x8
  40a070:	mov	w1, #0x2                   	// #2
  40a074:	mov	w3, w9
  40a078:	str	x8, [x19, #24]
  40a07c:	bl	41e88c <ferror@plt+0x1bd9c>
  40a080:	ldr	x8, [x19, #24]
  40a084:	ldr	x11, [x8, #8]
  40a088:	cbz	x11, 40a0b0 <ferror@plt+0x75c0>
  40a08c:	add	x8, x19, #0x70
  40a090:	ldr	x0, [x8, #8]
  40a094:	bl	40b9e4 <ferror@plt+0x8ef4>
  40a098:	adrp	x8, 422000 <ferror@plt+0x1f510>
  40a09c:	add	x8, x8, #0x763
  40a0a0:	str	x0, [x19, #16]
  40a0a4:	mov	x0, x8
  40a0a8:	ldr	x1, [x19, #16]
  40a0ac:	bl	40940c <ferror@plt+0x691c>
  40a0b0:	add	x8, x19, #0x70
  40a0b4:	ldr	x8, [x8, #16]
  40a0b8:	cbz	x8, 40a14c <ferror@plt+0x765c>
  40a0bc:	add	x8, x19, #0x48
  40a0c0:	mov	x0, x8
  40a0c4:	mov	w9, wzr
  40a0c8:	mov	w1, w9
  40a0cc:	mov	x2, #0x28                  	// #40
  40a0d0:	str	x8, [x19, #8]
  40a0d4:	bl	402660 <memset@plt>
  40a0d8:	add	x8, x19, #0x70
  40a0dc:	ldr	x10, [x8, #16]
  40a0e0:	add	x2, x10, #0x4
  40a0e4:	ldr	x8, [x8, #16]
  40a0e8:	ldrh	w9, [x8]
  40a0ec:	mov	w0, w9
  40a0f0:	sxtw	x8, w0
  40a0f4:	subs	x8, x8, #0x4
  40a0f8:	ldr	x0, [x19, #8]
  40a0fc:	mov	w1, #0x4                   	// #4
  40a100:	mov	w3, w8
  40a104:	bl	41e88c <ferror@plt+0x1bd9c>
  40a108:	ldr	x10, [x19, #8]
  40a10c:	ldr	x11, [x10, #8]
  40a110:	mov	x0, x11
  40a114:	bl	40c42c <ferror@plt+0x993c>
  40a118:	ldr	x10, [x19, #8]
  40a11c:	ldr	x0, [x10, #16]
  40a120:	bl	40c4b4 <ferror@plt+0x99c4>
  40a124:	ldr	x10, [x19, #8]
  40a128:	ldr	x1, [x10, #32]
  40a12c:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40a130:	add	x0, x0, #0x76f
  40a134:	bl	40c528 <ferror@plt+0x9a38>
  40a138:	ldr	x10, [x19, #8]
  40a13c:	ldr	x1, [x10, #24]
  40a140:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40a144:	add	x0, x0, #0x776
  40a148:	bl	40c528 <ferror@plt+0x9a38>
  40a14c:	mov	sp, x29
  40a150:	ldp	x28, x19, [sp, #16]
  40a154:	ldp	x29, x30, [sp], #32
  40a158:	ret
  40a15c:	sub	sp, sp, #0x40
  40a160:	stp	x29, x30, [sp, #48]
  40a164:	add	x29, sp, #0x30
  40a168:	stur	x0, [x29, #-8]
  40a16c:	ldur	x8, [x29, #-8]
  40a170:	ldrh	w9, [x8, #22]
  40a174:	subs	w9, w9, #0x1
  40a178:	mov	w8, w9
  40a17c:	ubfx	x8, x8, #0, #32
  40a180:	cmp	x8, #0x2b
  40a184:	str	x8, [sp, #24]
  40a188:	b.hi	40a23c <ferror@plt+0x774c>  // b.pmore
  40a18c:	adrp	x8, 41f000 <ferror@plt+0x1c510>
  40a190:	add	x8, x8, #0x8bc
  40a194:	ldr	x11, [sp, #24]
  40a198:	ldrsw	x10, [x8, x11, lsl #2]
  40a19c:	add	x9, x8, x10
  40a1a0:	br	x9
  40a1a4:	ldur	x8, [x29, #-8]
  40a1a8:	ldr	w0, [x8, #8]
  40a1ac:	bl	40a568 <ferror@plt+0x7a78>
  40a1b0:	stur	x0, [x29, #-16]
  40a1b4:	b	40a248 <ferror@plt+0x7758>
  40a1b8:	ldur	x8, [x29, #-8]
  40a1bc:	ldr	w0, [x8, #8]
  40a1c0:	bl	40a5dc <ferror@plt+0x7aec>
  40a1c4:	stur	x0, [x29, #-16]
  40a1c8:	b	40a248 <ferror@plt+0x7758>
  40a1cc:	ldur	x8, [x29, #-8]
  40a1d0:	ldr	w9, [x8, #8]
  40a1d4:	adrp	x8, 422000 <ferror@plt+0x1f510>
  40a1d8:	add	x8, x8, #0x73
  40a1dc:	adrp	x10, 422000 <ferror@plt+0x1f510>
  40a1e0:	add	x10, x10, #0x60
  40a1e4:	cmp	w9, #0x3
  40a1e8:	csel	x8, x10, x8, eq  // eq = none
  40a1ec:	stur	x8, [x29, #-16]
  40a1f0:	b	40a248 <ferror@plt+0x7758>
  40a1f4:	adrp	x8, 423000 <ferror@plt+0x20510>
  40a1f8:	add	x8, x8, #0xd07
  40a1fc:	stur	x8, [x29, #-16]
  40a200:	b	40a248 <ferror@plt+0x7758>
  40a204:	ldur	x8, [x29, #-8]
  40a208:	ldr	w0, [x8, #8]
  40a20c:	bl	40a6bc <ferror@plt+0x7bcc>
  40a210:	stur	x0, [x29, #-16]
  40a214:	b	40a248 <ferror@plt+0x7758>
  40a218:	ldur	x8, [x29, #-8]
  40a21c:	ldr	w0, [x8, #8]
  40a220:	bl	40a750 <ferror@plt+0x7c60>
  40a224:	stur	x0, [x29, #-16]
  40a228:	b	40a248 <ferror@plt+0x7758>
  40a22c:	adrp	x8, 421000 <ferror@plt+0x1e510>
  40a230:	add	x8, x8, #0x232
  40a234:	stur	x8, [x29, #-16]
  40a238:	b	40a248 <ferror@plt+0x7758>
  40a23c:	adrp	x8, 422000 <ferror@plt+0x1f510>
  40a240:	add	x8, x8, #0x44a
  40a244:	stur	x8, [x29, #-16]
  40a248:	ldur	x0, [x29, #-8]
  40a24c:	ldur	x1, [x29, #-16]
  40a250:	bl	40a7b4 <ferror@plt+0x7cc4>
  40a254:	tbnz	w0, #0, 40a25c <ferror@plt+0x776c>
  40a258:	b	40a294 <ferror@plt+0x77a4>
  40a25c:	mov	w0, #0x1                   	// #1
  40a260:	bl	40a84c <ferror@plt+0x7d5c>
  40a264:	ldur	x8, [x29, #-8]
  40a268:	ldrsw	x8, [x8, #552]
  40a26c:	mov	x9, #0x8                   	// #8
  40a270:	mul	x8, x9, x8
  40a274:	adrp	x9, 435000 <memcpy@GLIBC_2.17>
  40a278:	add	x9, x9, #0x568
  40a27c:	add	x8, x9, x8
  40a280:	ldr	x1, [x8]
  40a284:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40a288:	add	x0, x0, #0x452
  40a28c:	bl	40940c <ferror@plt+0x691c>
  40a290:	b	40a2e8 <ferror@plt+0x77f8>
  40a294:	mov	w8, wzr
  40a298:	mov	w0, w8
  40a29c:	bl	40a84c <ferror@plt+0x7d5c>
  40a2a0:	ldur	x1, [x29, #-16]
  40a2a4:	adrp	x9, 422000 <ferror@plt+0x1f510>
  40a2a8:	add	x9, x9, #0x455
  40a2ac:	mov	x0, x9
  40a2b0:	str	x9, [sp, #16]
  40a2b4:	bl	40940c <ferror@plt+0x691c>
  40a2b8:	mov	w0, #0x1                   	// #1
  40a2bc:	bl	40a84c <ferror@plt+0x7d5c>
  40a2c0:	ldur	x9, [x29, #-8]
  40a2c4:	ldrsw	x9, [x9, #552]
  40a2c8:	mov	x10, #0x8                   	// #8
  40a2cc:	mul	x9, x10, x9
  40a2d0:	adrp	x10, 421000 <ferror@plt+0x1e510>
  40a2d4:	add	x10, x10, #0x70
  40a2d8:	add	x9, x10, x9
  40a2dc:	ldr	x1, [x9]
  40a2e0:	ldr	x0, [sp, #16]
  40a2e4:	bl	40940c <ferror@plt+0x691c>
  40a2e8:	mov	w0, #0x2                   	// #2
  40a2ec:	bl	40a84c <ferror@plt+0x7d5c>
  40a2f0:	ldur	x8, [x29, #-8]
  40a2f4:	ldr	w1, [x8, #556]
  40a2f8:	adrp	x8, 422000 <ferror@plt+0x1f510>
  40a2fc:	add	x8, x8, #0x458
  40a300:	mov	x0, x8
  40a304:	str	x8, [sp, #8]
  40a308:	bl	40940c <ferror@plt+0x691c>
  40a30c:	mov	w0, #0x3                   	// #3
  40a310:	bl	40a84c <ferror@plt+0x7d5c>
  40a314:	ldur	x8, [x29, #-8]
  40a318:	ldr	w1, [x8, #560]
  40a31c:	ldr	x0, [sp, #8]
  40a320:	bl	40940c <ferror@plt+0x691c>
  40a324:	mov	w0, #0x4                   	// #4
  40a328:	bl	40a84c <ferror@plt+0x7d5c>
  40a32c:	ldp	x29, x30, [sp, #48]
  40a330:	add	sp, sp, #0x40
  40a334:	ret
  40a338:	stp	x29, x30, [sp, #-32]!
  40a33c:	str	x28, [sp, #16]
  40a340:	mov	x29, sp
  40a344:	sub	sp, sp, #0x440
  40a348:	mov	x8, xzr
  40a34c:	add	x9, sp, #0x2f
  40a350:	stur	x0, [x29, #-8]
  40a354:	stur	w1, [x29, #-12]
  40a358:	stur	w2, [x29, #-16]
  40a35c:	and	w10, w3, #0x1
  40a360:	sturb	w10, [x29, #-17]
  40a364:	str	x9, [sp, #32]
  40a368:	str	x8, [sp, #24]
  40a36c:	ldur	x8, [x29, #-8]
  40a370:	ldrh	w10, [x8, #6]
  40a374:	cmp	w10, #0x2
  40a378:	b.ne	40a398 <ferror@plt+0x78a8>  // b.any
  40a37c:	ldur	x8, [x29, #-8]
  40a380:	add	x2, x8, #0x8
  40a384:	mov	w0, #0x2                   	// #2
  40a388:	mov	w1, #0x4                   	// #4
  40a38c:	bl	414034 <ferror@plt+0x11544>
  40a390:	str	x0, [sp, #32]
  40a394:	b	40a428 <ferror@plt+0x7938>
  40a398:	ldurb	w8, [x29, #-17]
  40a39c:	tbnz	w8, #0, 40a3d4 <ferror@plt+0x78e4>
  40a3a0:	ldur	x8, [x29, #-8]
  40a3a4:	add	x0, x8, #0x8
  40a3a8:	adrp	x1, 434000 <ferror@plt+0x31510>
  40a3ac:	add	x1, x1, #0x9d8
  40a3b0:	mov	x2, #0x10                  	// #16
  40a3b4:	bl	4027b0 <memcmp@plt>
  40a3b8:	cbnz	w0, 40a3d4 <ferror@plt+0x78e4>
  40a3bc:	add	x8, sp, #0x2f
  40a3c0:	mov	w9, #0x2a                  	// #42
  40a3c4:	strb	w9, [sp, #47]
  40a3c8:	mov	w9, #0x0                   	// #0
  40a3cc:	strb	w9, [x8, #1]
  40a3d0:	b	40a428 <ferror@plt+0x7938>
  40a3d4:	ldur	x8, [x29, #-8]
  40a3d8:	ldrh	w0, [x8, #6]
  40a3dc:	ldur	x8, [x29, #-8]
  40a3e0:	add	x2, x8, #0x8
  40a3e4:	mov	w1, #0x10                  	// #16
  40a3e8:	bl	414034 <ferror@plt+0x11544>
  40a3ec:	str	x0, [sp, #32]
  40a3f0:	ldr	x0, [sp, #32]
  40a3f4:	mov	w1, #0x3a                  	// #58
  40a3f8:	bl	4028a0 <strchr@plt>
  40a3fc:	cbz	x0, 40a428 <ferror@plt+0x7938>
  40a400:	ldr	x3, [sp, #32]
  40a404:	add	x8, sp, #0x2f
  40a408:	mov	x0, x8
  40a40c:	mov	x1, #0x400                 	// #1024
  40a410:	adrp	x2, 422000 <ferror@plt+0x1f510>
  40a414:	add	x2, x2, #0x4da
  40a418:	str	x8, [sp, #16]
  40a41c:	bl	402560 <snprintf@plt>
  40a420:	ldr	x8, [sp, #16]
  40a424:	str	x8, [sp, #32]
  40a428:	ldur	w8, [x29, #-16]
  40a42c:	cbz	w8, 40a43c <ferror@plt+0x794c>
  40a430:	ldur	w0, [x29, #-16]
  40a434:	bl	41781c <ferror@plt+0x14d2c>
  40a438:	str	x0, [sp, #24]
  40a43c:	ldr	x0, [sp, #32]
  40a440:	ldur	w8, [x29, #-12]
  40a444:	str	x0, [sp, #8]
  40a448:	mov	w0, w8
  40a44c:	bl	40abcc <ferror@plt+0x80dc>
  40a450:	ldr	x3, [sp, #24]
  40a454:	ldr	x9, [sp, #8]
  40a458:	str	x0, [sp]
  40a45c:	mov	x0, x9
  40a460:	adrp	x1, 422000 <ferror@plt+0x1f510>
  40a464:	add	x1, x1, #0x22c
  40a468:	ldr	x2, [sp]
  40a46c:	bl	40ab54 <ferror@plt+0x8064>
  40a470:	add	sp, sp, #0x440
  40a474:	ldr	x28, [sp, #16]
  40a478:	ldp	x29, x30, [sp], #32
  40a47c:	ret
  40a480:	sub	sp, sp, #0x20
  40a484:	stp	x29, x30, [sp, #16]
  40a488:	add	x29, sp, #0x10
  40a48c:	adrp	x8, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  40a490:	add	x8, x8, #0xefc
  40a494:	str	x0, [sp, #8]
  40a498:	ldr	w9, [x8]
  40a49c:	cbnz	w9, 40a4b0 <ferror@plt+0x79c0>
  40a4a0:	adrp	x8, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  40a4a4:	add	x8, x8, #0xef8
  40a4a8:	ldr	w9, [x8]
  40a4ac:	cbz	w9, 40a510 <ferror@plt+0x7a20>
  40a4b0:	ldr	x8, [sp, #8]
  40a4b4:	ldr	w0, [x8, #564]
  40a4b8:	adrp	x8, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  40a4bc:	add	x8, x8, #0xefc
  40a4c0:	ldr	w9, [x8]
  40a4c4:	adrp	x8, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  40a4c8:	add	x8, x8, #0xef8
  40a4cc:	ldr	w10, [x8]
  40a4d0:	mov	w11, #0x1                   	// #1
  40a4d4:	mov	w12, #0x2                   	// #2
  40a4d8:	tst	w9, w10
  40a4dc:	csel	w2, w12, w11, ne  // ne = any
  40a4e0:	mov	x1, sp
  40a4e4:	bl	40aee4 <ferror@plt+0x83f4>
  40a4e8:	cmp	w0, #0x0
  40a4ec:	cset	w9, le
  40a4f0:	tbnz	w9, #0, 40a50c <ferror@plt+0x7a1c>
  40a4f4:	ldr	x1, [sp]
  40a4f8:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40a4fc:	add	x0, x0, #0x4e8
  40a500:	bl	40940c <ferror@plt+0x691c>
  40a504:	ldr	x0, [sp]
  40a508:	bl	402850 <free@plt>
  40a50c:	b	40a55c <ferror@plt+0x7a6c>
  40a510:	adrp	x8, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  40a514:	add	x8, x8, #0xeec
  40a518:	ldr	w9, [x8]
  40a51c:	cbz	w9, 40a55c <ferror@plt+0x7a6c>
  40a520:	ldr	x8, [sp, #8]
  40a524:	ldr	w0, [x8, #564]
  40a528:	mov	x1, sp
  40a52c:	mov	w9, wzr
  40a530:	mov	w2, w9
  40a534:	bl	40aee4 <ferror@plt+0x83f4>
  40a538:	cmp	w0, #0x0
  40a53c:	cset	w9, le
  40a540:	tbnz	w9, #0, 40a55c <ferror@plt+0x7a6c>
  40a544:	ldr	x1, [sp]
  40a548:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40a54c:	add	x0, x0, #0x4e8
  40a550:	bl	40940c <ferror@plt+0x691c>
  40a554:	ldr	x0, [sp]
  40a558:	bl	402850 <free@plt>
  40a55c:	ldp	x29, x30, [sp, #16]
  40a560:	add	sp, sp, #0x20
  40a564:	ret
  40a568:	sub	sp, sp, #0x10
  40a56c:	str	w0, [sp, #4]
  40a570:	ldr	w8, [sp, #4]
  40a574:	cmp	w8, #0x1
  40a578:	str	w8, [sp]
  40a57c:	b.eq	40a5a4 <ferror@plt+0x7ab4>  // b.none
  40a580:	b	40a584 <ferror@plt+0x7a94>
  40a584:	ldr	w8, [sp]
  40a588:	cmp	w8, #0x2
  40a58c:	b.eq	40a5c4 <ferror@plt+0x7ad4>  // b.none
  40a590:	b	40a594 <ferror@plt+0x7aa4>
  40a594:	ldr	w8, [sp]
  40a598:	cmp	w8, #0x5
  40a59c:	b.eq	40a5b4 <ferror@plt+0x7ac4>  // b.none
  40a5a0:	b	40a5c4 <ferror@plt+0x7ad4>
  40a5a4:	adrp	x8, 422000 <ferror@plt+0x1f510>
  40a5a8:	add	x8, x8, #0x29
  40a5ac:	str	x8, [sp, #8]
  40a5b0:	b	40a5d0 <ferror@plt+0x7ae0>
  40a5b4:	adrp	x8, 422000 <ferror@plt+0x1f510>
  40a5b8:	add	x8, x8, #0x4f
  40a5bc:	str	x8, [sp, #8]
  40a5c0:	b	40a5d0 <ferror@plt+0x7ae0>
  40a5c4:	adrp	x8, 422000 <ferror@plt+0x1f510>
  40a5c8:	add	x8, x8, #0x3a
  40a5cc:	str	x8, [sp, #8]
  40a5d0:	ldr	x0, [sp, #8]
  40a5d4:	add	sp, sp, #0x10
  40a5d8:	ret
  40a5dc:	sub	sp, sp, #0x10
  40a5e0:	str	w0, [sp, #4]
  40a5e4:	ldr	w8, [sp, #4]
  40a5e8:	str	w8, [sp]
  40a5ec:	cbz	w8, 40a644 <ferror@plt+0x7b54>
  40a5f0:	b	40a5f4 <ferror@plt+0x7b04>
  40a5f4:	ldr	w8, [sp]
  40a5f8:	cmp	w8, #0x6
  40a5fc:	b.eq	40a664 <ferror@plt+0x7b74>  // b.none
  40a600:	b	40a604 <ferror@plt+0x7b14>
  40a604:	ldr	w8, [sp]
  40a608:	cmp	w8, #0x11
  40a60c:	b.eq	40a654 <ferror@plt+0x7b64>  // b.none
  40a610:	b	40a614 <ferror@plt+0x7b24>
  40a614:	ldr	w8, [sp]
  40a618:	cmp	w8, #0x21
  40a61c:	b.eq	40a684 <ferror@plt+0x7b94>  // b.none
  40a620:	b	40a624 <ferror@plt+0x7b34>
  40a624:	ldr	w8, [sp]
  40a628:	cmp	w8, #0x3a
  40a62c:	b.eq	40a694 <ferror@plt+0x7ba4>  // b.none
  40a630:	b	40a634 <ferror@plt+0x7b44>
  40a634:	ldr	w8, [sp]
  40a638:	cmp	w8, #0x84
  40a63c:	b.eq	40a674 <ferror@plt+0x7b84>  // b.none
  40a640:	b	40a6a4 <ferror@plt+0x7bb4>
  40a644:	adrp	x8, 422000 <ferror@plt+0x1f510>
  40a648:	add	x8, x8, #0xe64
  40a64c:	str	x8, [sp, #8]
  40a650:	b	40a6b0 <ferror@plt+0x7bc0>
  40a654:	adrp	x8, 422000 <ferror@plt+0x1f510>
  40a658:	add	x8, x8, #0xee2
  40a65c:	str	x8, [sp, #8]
  40a660:	b	40a6b0 <ferror@plt+0x7bc0>
  40a664:	adrp	x8, 422000 <ferror@plt+0x1f510>
  40a668:	add	x8, x8, #0xf0e
  40a66c:	str	x8, [sp, #8]
  40a670:	b	40a6b0 <ferror@plt+0x7bc0>
  40a674:	adrp	x8, 421000 <ferror@plt+0x1e510>
  40a678:	add	x8, x8, #0x407
  40a67c:	str	x8, [sp, #8]
  40a680:	b	40a6b0 <ferror@plt+0x7bc0>
  40a684:	adrp	x8, 421000 <ferror@plt+0x1e510>
  40a688:	add	x8, x8, #0x402
  40a68c:	str	x8, [sp, #8]
  40a690:	b	40a6b0 <ferror@plt+0x7bc0>
  40a694:	adrp	x8, 422000 <ferror@plt+0x1f510>
  40a698:	add	x8, x8, #0x45d
  40a69c:	str	x8, [sp, #8]
  40a6a0:	b	40a6b0 <ferror@plt+0x7bc0>
  40a6a4:	adrp	x8, 422000 <ferror@plt+0x1f510>
  40a6a8:	add	x8, x8, #0x463
  40a6ac:	str	x8, [sp, #8]
  40a6b0:	ldr	x0, [sp, #8]
  40a6b4:	add	sp, sp, #0x10
  40a6b8:	ret
  40a6bc:	sub	sp, sp, #0x20
  40a6c0:	str	w0, [sp, #20]
  40a6c4:	ldr	w8, [sp, #20]
  40a6c8:	subs	w8, w8, #0x1
  40a6cc:	mov	w9, w8
  40a6d0:	ubfx	x9, x9, #0, #32
  40a6d4:	cmp	x9, #0x4
  40a6d8:	str	x9, [sp, #8]
  40a6dc:	b.hi	40a738 <ferror@plt+0x7c48>  // b.pmore
  40a6e0:	adrp	x8, 41f000 <ferror@plt+0x1c510>
  40a6e4:	add	x8, x8, #0x96c
  40a6e8:	ldr	x11, [sp, #8]
  40a6ec:	ldrsw	x10, [x8, x11, lsl #2]
  40a6f0:	add	x9, x8, x10
  40a6f4:	br	x9
  40a6f8:	adrp	x8, 422000 <ferror@plt+0x1f510>
  40a6fc:	add	x8, x8, #0x467
  40a700:	str	x8, [sp, #24]
  40a704:	b	40a744 <ferror@plt+0x7c54>
  40a708:	adrp	x8, 422000 <ferror@plt+0x1f510>
  40a70c:	add	x8, x8, #0x46d
  40a710:	str	x8, [sp, #24]
  40a714:	b	40a744 <ferror@plt+0x7c54>
  40a718:	adrp	x8, 422000 <ferror@plt+0x1f510>
  40a71c:	add	x8, x8, #0x473
  40a720:	str	x8, [sp, #24]
  40a724:	b	40a744 <ferror@plt+0x7c54>
  40a728:	adrp	x8, 422000 <ferror@plt+0x1f510>
  40a72c:	add	x8, x8, #0x479
  40a730:	str	x8, [sp, #24]
  40a734:	b	40a744 <ferror@plt+0x7c54>
  40a738:	adrp	x8, 422000 <ferror@plt+0x1f510>
  40a73c:	add	x8, x8, #0x463
  40a740:	str	x8, [sp, #24]
  40a744:	ldr	x0, [sp, #24]
  40a748:	add	sp, sp, #0x20
  40a74c:	ret
  40a750:	sub	sp, sp, #0x10
  40a754:	str	w0, [sp, #4]
  40a758:	ldr	w8, [sp, #4]
  40a75c:	cmp	w8, #0x1
  40a760:	str	w8, [sp]
  40a764:	b.eq	40a77c <ferror@plt+0x7c8c>  // b.none
  40a768:	b	40a76c <ferror@plt+0x7c7c>
  40a76c:	ldr	w8, [sp]
  40a770:	cmp	w8, #0x2
  40a774:	b.eq	40a78c <ferror@plt+0x7c9c>  // b.none
  40a778:	b	40a79c <ferror@plt+0x7cac>
  40a77c:	adrp	x8, 422000 <ferror@plt+0x1f510>
  40a780:	add	x8, x8, #0x86
  40a784:	str	x8, [sp, #8]
  40a788:	b	40a7a8 <ferror@plt+0x7cb8>
  40a78c:	adrp	x8, 422000 <ferror@plt+0x1f510>
  40a790:	add	x8, x8, #0x98
  40a794:	str	x8, [sp, #8]
  40a798:	b	40a7a8 <ferror@plt+0x7cb8>
  40a79c:	adrp	x8, 422000 <ferror@plt+0x1f510>
  40a7a0:	add	x8, x8, #0x463
  40a7a4:	str	x8, [sp, #8]
  40a7a8:	ldr	x0, [sp, #8]
  40a7ac:	add	sp, sp, #0x10
  40a7b0:	ret
  40a7b4:	sub	sp, sp, #0x30
  40a7b8:	stp	x29, x30, [sp, #32]
  40a7bc:	add	x29, sp, #0x20
  40a7c0:	adrp	x8, 421000 <ferror@plt+0x1e510>
  40a7c4:	add	x8, x8, #0x407
  40a7c8:	str	x0, [sp, #16]
  40a7cc:	str	x1, [sp, #8]
  40a7d0:	ldr	x0, [sp, #8]
  40a7d4:	mov	x1, x8
  40a7d8:	bl	4027d0 <strcmp@plt>
  40a7dc:	cbz	w0, 40a7f0 <ferror@plt+0x7d00>
  40a7e0:	mov	w8, wzr
  40a7e4:	and	w8, w8, #0x1
  40a7e8:	sturb	w8, [x29, #-1]
  40a7ec:	b	40a838 <ferror@plt+0x7d48>
  40a7f0:	adrp	x8, 439000 <stdin@@GLIBC_2.17+0x168>
  40a7f4:	add	x8, x8, #0x720
  40a7f8:	ldr	w9, [x8]
  40a7fc:	cbz	w9, 40a81c <ferror@plt+0x7d2c>
  40a800:	adrp	x8, 439000 <stdin@@GLIBC_2.17+0x168>
  40a804:	add	x8, x8, #0x720
  40a808:	ldr	w9, [x8]
  40a80c:	ldr	x8, [sp, #16]
  40a810:	ldr	w10, [x8, #564]
  40a814:	cmp	w9, w10
  40a818:	b.eq	40a82c <ferror@plt+0x7d3c>  // b.none
  40a81c:	mov	w8, wzr
  40a820:	and	w8, w8, #0x1
  40a824:	sturb	w8, [x29, #-1]
  40a828:	b	40a838 <ferror@plt+0x7d48>
  40a82c:	mov	w8, #0x1                   	// #1
  40a830:	and	w8, w8, #0x1
  40a834:	sturb	w8, [x29, #-1]
  40a838:	ldurb	w8, [x29, #-1]
  40a83c:	and	w0, w8, #0x1
  40a840:	ldp	x29, x30, [sp, #32]
  40a844:	add	sp, sp, #0x30
  40a848:	ret
  40a84c:	sub	sp, sp, #0x20
  40a850:	stp	x29, x30, [sp, #16]
  40a854:	add	x29, sp, #0x10
  40a858:	adrp	x8, 435000 <memcpy@GLIBC_2.17>
  40a85c:	add	x8, x8, #0x3d0
  40a860:	stur	w0, [x29, #-4]
  40a864:	str	x8, [sp]
  40a868:	ldur	w8, [x29, #-4]
  40a86c:	mov	w9, w8
  40a870:	adrp	x10, 435000 <memcpy@GLIBC_2.17>
  40a874:	add	x10, x10, #0x5a8
  40a878:	ldr	x10, [x10]
  40a87c:	ldr	x11, [sp]
  40a880:	subs	x10, x10, x11
  40a884:	mov	x12, #0x28                  	// #40
  40a888:	sdiv	x10, x10, x12
  40a88c:	cmp	x9, x10
  40a890:	b.eq	40a89c <ferror@plt+0x7dac>  // b.none
  40a894:	bl	40a8a8 <ferror@plt+0x7db8>
  40a898:	b	40a868 <ferror@plt+0x7d78>
  40a89c:	ldp	x29, x30, [sp, #16]
  40a8a0:	add	sp, sp, #0x20
  40a8a4:	ret
  40a8a8:	sub	sp, sp, #0x20
  40a8ac:	stp	x29, x30, [sp, #16]
  40a8b0:	add	x29, sp, #0x10
  40a8b4:	adrp	x8, 435000 <memcpy@GLIBC_2.17>
  40a8b8:	add	x8, x8, #0x5a8
  40a8bc:	adrp	x9, 439000 <stdin@@GLIBC_2.17+0x168>
  40a8c0:	add	x9, x9, #0x728
  40a8c4:	ldr	x0, [x8]
  40a8c8:	str	x8, [sp, #8]
  40a8cc:	str	x9, [sp]
  40a8d0:	bl	40a93c <ferror@plt+0x7e4c>
  40a8d4:	cbz	w0, 40a8f0 <ferror@plt+0x7e00>
  40a8d8:	ldr	x8, [sp]
  40a8dc:	ldr	w9, [x8, #24]
  40a8e0:	cmp	w9, #0x5
  40a8e4:	b.lt	40a8f0 <ferror@plt+0x7e00>  // b.tstop
  40a8e8:	bl	406894 <ferror@plt+0x3da4>
  40a8ec:	b	40a930 <ferror@plt+0x7e40>
  40a8f0:	ldr	x8, [sp, #8]
  40a8f4:	ldr	x0, [x8]
  40a8f8:	bl	40a970 <ferror@plt+0x7e80>
  40a8fc:	ldr	x8, [sp, #8]
  40a900:	ldr	x0, [x8]
  40a904:	bl	40a93c <ferror@plt+0x7e4c>
  40a908:	cbz	w0, 40a920 <ferror@plt+0x7e30>
  40a90c:	adrp	x8, 435000 <memcpy@GLIBC_2.17>
  40a910:	add	x8, x8, #0x3d0
  40a914:	ldr	x9, [sp, #8]
  40a918:	str	x8, [x9]
  40a91c:	b	40a930 <ferror@plt+0x7e40>
  40a920:	ldr	x8, [sp, #8]
  40a924:	ldr	x9, [x8]
  40a928:	add	x9, x9, #0x28
  40a92c:	str	x9, [x8]
  40a930:	ldp	x29, x30, [sp, #16]
  40a934:	add	sp, sp, #0x20
  40a938:	ret
  40a93c:	sub	sp, sp, #0x10
  40a940:	adrp	x8, 435000 <memcpy@GLIBC_2.17>
  40a944:	add	x8, x8, #0x3d0
  40a948:	mov	x9, #0x28                  	// #40
  40a94c:	str	x0, [sp, #8]
  40a950:	ldr	x10, [sp, #8]
  40a954:	subs	x8, x10, x8
  40a958:	sdiv	x8, x8, x9
  40a95c:	cmp	x8, #0x9
  40a960:	cset	w11, eq  // eq = none
  40a964:	and	w0, w11, #0x1
  40a968:	add	sp, sp, #0x10
  40a96c:	ret
  40a970:	sub	sp, sp, #0x30
  40a974:	stp	x29, x30, [sp, #32]
  40a978:	add	x29, sp, #0x20
  40a97c:	adrp	x8, 439000 <stdin@@GLIBC_2.17+0x168>
  40a980:	add	x8, x8, #0x728
  40a984:	stur	x0, [x29, #-8]
  40a988:	ldur	x9, [x29, #-8]
  40a98c:	ldr	w10, [x9, #24]
  40a990:	str	x8, [sp]
  40a994:	cbz	w10, 40a99c <ferror@plt+0x7eac>
  40a998:	b	40aa80 <ferror@plt+0x7f90>
  40a99c:	ldr	x8, [sp]
  40a9a0:	ldr	x9, [x8, #16]
  40a9a4:	str	x9, [sp, #16]
  40a9a8:	ldr	x9, [x8]
  40a9ac:	ldrh	w10, [x9]
  40a9b0:	mov	w11, #0x2                   	// #2
  40a9b4:	sdiv	w12, w10, w11
  40a9b8:	mul	w11, w12, w11
  40a9bc:	subs	w10, w10, w11
  40a9c0:	str	w10, [sp, #12]
  40a9c4:	ldr	x9, [x8]
  40a9c8:	ldrh	w10, [x9]
  40a9cc:	ldur	x9, [x29, #-8]
  40a9d0:	ldr	w11, [x9, #32]
  40a9d4:	cmp	w10, w11
  40a9d8:	b.le	40a9f0 <ferror@plt+0x7f00>
  40a9dc:	ldr	x8, [sp]
  40a9e0:	ldr	x9, [x8]
  40a9e4:	ldrh	w10, [x9]
  40a9e8:	ldur	x9, [x29, #-8]
  40a9ec:	str	w10, [x9, #32]
  40a9f0:	ldr	x0, [sp, #16]
  40a9f4:	bl	40aa8c <ferror@plt+0x7f9c>
  40a9f8:	ldr	w8, [sp, #12]
  40a9fc:	subs	w8, w0, w8
  40aa00:	mov	w9, w8
  40aa04:	ubfx	x9, x9, #0, #32
  40aa08:	cmp	x9, #0x2
  40aa0c:	b.cs	40aa38 <ferror@plt+0x7f48>  // b.hs, b.nlast
  40aa10:	ldr	w8, [sp, #12]
  40aa14:	mov	w9, w8
  40aa18:	ldr	x10, [sp, #16]
  40aa1c:	ldr	x11, [x10, #8]
  40aa20:	add	x9, x11, x9
  40aa24:	str	x9, [x10, #8]
  40aa28:	bl	40aac8 <ferror@plt+0x7fd8>
  40aa2c:	ldr	x9, [sp, #16]
  40aa30:	str	x0, [x9]
  40aa34:	b	40aa80 <ferror@plt+0x7f90>
  40aa38:	ldr	x8, [sp]
  40aa3c:	ldr	x9, [x8]
  40aa40:	add	x9, x9, #0x2
  40aa44:	ldr	x10, [x8]
  40aa48:	ldrh	w11, [x10]
  40aa4c:	add	w11, w11, #0x1
  40aa50:	and	w11, w11, #0xfffffffe
  40aa54:	mov	w0, w11
  40aa58:	sxtw	x10, w0
  40aa5c:	add	x9, x9, x10
  40aa60:	str	x9, [x8]
  40aa64:	ldr	x9, [x8]
  40aa68:	mov	w11, #0x0                   	// #0
  40aa6c:	strh	w11, [x9]
  40aa70:	ldr	x9, [x8]
  40aa74:	add	x9, x9, #0x2
  40aa78:	ldr	x10, [x8, #16]
  40aa7c:	str	x9, [x10, #8]
  40aa80:	ldp	x29, x30, [sp, #32]
  40aa84:	add	sp, sp, #0x30
  40aa88:	ret
  40aa8c:	sub	sp, sp, #0x10
  40aa90:	mov	x8, #0x100000              	// #1048576
  40aa94:	mov	x9, xzr
  40aa98:	add	x9, x9, #0x10
  40aa9c:	subs	x8, x8, x9
  40aaa0:	str	x0, [sp, #8]
  40aaa4:	ldr	x9, [sp, #8]
  40aaa8:	ldr	x9, [x9, #8]
  40aaac:	ldr	x10, [sp, #8]
  40aab0:	add	x10, x10, #0x10
  40aab4:	subs	x9, x9, x10
  40aab8:	subs	x8, x8, x9
  40aabc:	mov	w0, w8
  40aac0:	add	sp, sp, #0x10
  40aac4:	ret
  40aac8:	sub	sp, sp, #0x20
  40aacc:	stp	x29, x30, [sp, #16]
  40aad0:	add	x29, sp, #0x10
  40aad4:	mov	x0, #0x100000              	// #1048576
  40aad8:	adrp	x8, 439000 <stdin@@GLIBC_2.17+0x168>
  40aadc:	add	x8, x8, #0x728
  40aae0:	str	x8, [sp]
  40aae4:	bl	4025e0 <malloc@plt>
  40aae8:	str	x0, [sp, #8]
  40aaec:	ldr	x8, [sp, #8]
  40aaf0:	cbnz	x8, 40aaf8 <ferror@plt+0x8008>
  40aaf4:	bl	402760 <abort@plt>
  40aaf8:	ldr	x8, [sp, #8]
  40aafc:	mov	x9, xzr
  40ab00:	str	x9, [x8]
  40ab04:	ldr	x8, [sp, #8]
  40ab08:	ldr	x9, [sp]
  40ab0c:	str	x8, [x9, #16]
  40ab10:	ldr	x8, [sp, #8]
  40ab14:	add	x8, x8, #0x10
  40ab18:	str	x8, [x9]
  40ab1c:	ldr	x8, [x9]
  40ab20:	mov	w10, #0x0                   	// #0
  40ab24:	strh	w10, [x8]
  40ab28:	ldr	x8, [x9]
  40ab2c:	add	x8, x8, #0x2
  40ab30:	ldr	x11, [sp, #8]
  40ab34:	str	x8, [x11, #8]
  40ab38:	ldr	w10, [x9, #24]
  40ab3c:	add	w10, w10, #0x1
  40ab40:	str	w10, [x9, #24]
  40ab44:	ldr	x0, [sp, #8]
  40ab48:	ldp	x29, x30, [sp, #16]
  40ab4c:	add	sp, sp, #0x20
  40ab50:	ret
  40ab54:	sub	sp, sp, #0x30
  40ab58:	stp	x29, x30, [sp, #32]
  40ab5c:	add	x29, sp, #0x20
  40ab60:	stur	x0, [x29, #-8]
  40ab64:	str	x1, [sp, #16]
  40ab68:	str	x2, [sp, #8]
  40ab6c:	str	x3, [sp]
  40ab70:	ldr	x8, [sp]
  40ab74:	cbz	x8, 40ab94 <ferror@plt+0x80a4>
  40ab78:	ldur	x1, [x29, #-8]
  40ab7c:	ldr	x2, [sp]
  40ab80:	ldr	x3, [sp, #16]
  40ab84:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40ab88:	add	x0, x0, #0x4df
  40ab8c:	bl	40940c <ferror@plt+0x691c>
  40ab90:	b	40aba8 <ferror@plt+0x80b8>
  40ab94:	ldur	x1, [x29, #-8]
  40ab98:	ldr	x2, [sp, #16]
  40ab9c:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40aba0:	add	x0, x0, #0x4e3
  40aba4:	bl	40940c <ferror@plt+0x691c>
  40aba8:	bl	40a8a8 <ferror@plt+0x7db8>
  40abac:	ldr	x1, [sp, #8]
  40abb0:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40abb4:	add	x0, x0, #0x455
  40abb8:	bl	40940c <ferror@plt+0x691c>
  40abbc:	bl	40a8a8 <ferror@plt+0x7db8>
  40abc0:	ldp	x29, x30, [sp, #32]
  40abc4:	add	sp, sp, #0x30
  40abc8:	ret
  40abcc:	sub	sp, sp, #0x60
  40abd0:	stp	x29, x30, [sp, #80]
  40abd4:	add	x29, sp, #0x50
  40abd8:	adrp	x8, 439000 <stdin@@GLIBC_2.17+0x168>
  40abdc:	add	x8, x8, #0x7c8
  40abe0:	adrp	x9, 439000 <stdin@@GLIBC_2.17+0x168>
  40abe4:	add	x9, x9, #0x7d0
  40abe8:	adrp	x10, 439000 <stdin@@GLIBC_2.17+0x168>
  40abec:	add	x10, x10, #0x748
  40abf0:	stur	w0, [x29, #-12]
  40abf4:	ldur	w11, [x29, #-12]
  40abf8:	str	x8, [sp, #32]
  40abfc:	str	x9, [sp, #24]
  40ac00:	str	x10, [sp, #16]
  40ac04:	cbnz	w11, 40ac24 <ferror@plt+0x8134>
  40ac08:	mov	w8, #0x2a                  	// #42
  40ac0c:	ldr	x9, [sp, #16]
  40ac10:	strb	w8, [x9]
  40ac14:	mov	w8, #0x0                   	// #0
  40ac18:	strb	w8, [x9, #1]
  40ac1c:	stur	x9, [x29, #-8]
  40ac20:	b	40adcc <ferror@plt+0x82dc>
  40ac24:	adrp	x8, 440000 <stdin@@GLIBC_2.17+0x7168>
  40ac28:	add	x8, x8, #0x768
  40ac2c:	ldr	w9, [x8]
  40ac30:	cbz	w9, 40ac38 <ferror@plt+0x8148>
  40ac34:	b	40adb0 <ferror@plt+0x82c0>
  40ac38:	ldr	x8, [sp, #32]
  40ac3c:	ldr	x9, [x8]
  40ac40:	adrp	x10, 435000 <memcpy@GLIBC_2.17>
  40ac44:	add	x10, x10, #0x5b0
  40ac48:	ldr	x10, [x10]
  40ac4c:	cmp	x9, x10
  40ac50:	b.ne	40ac6c <ferror@plt+0x817c>  // b.any
  40ac54:	ldur	w0, [x29, #-12]
  40ac58:	ldr	x1, [sp, #16]
  40ac5c:	mov	w2, #0x80                  	// #128
  40ac60:	bl	418aac <ferror@plt+0x15fbc>
  40ac64:	stur	x0, [x29, #-8]
  40ac68:	b	40adcc <ferror@plt+0x82dc>
  40ac6c:	ldursw	x8, [x29, #-12]
  40ac70:	ldr	x9, [sp, #32]
  40ac74:	ldr	x10, [x9]
  40ac78:	eor	x8, x8, x10, lsr #2
  40ac7c:	mov	x10, #0x400                 	// #1024
  40ac80:	udiv	x11, x8, x10
  40ac84:	mul	x10, x11, x10
  40ac88:	subs	x8, x8, x10
  40ac8c:	stur	w8, [x29, #-36]
  40ac90:	ldursw	x10, [x29, #-36]
  40ac94:	mov	x11, #0x8                   	// #8
  40ac98:	mul	x10, x11, x10
  40ac9c:	ldr	x11, [sp, #24]
  40aca0:	add	x10, x11, x10
  40aca4:	ldr	x10, [x10]
  40aca8:	stur	x10, [x29, #-24]
  40acac:	ldur	x8, [x29, #-24]
  40acb0:	cbz	x8, 40acf4 <ferror@plt+0x8204>
  40acb4:	ldur	x8, [x29, #-24]
  40acb8:	ldr	w9, [x8, #8]
  40acbc:	ldur	w10, [x29, #-12]
  40acc0:	cmp	w9, w10
  40acc4:	b.ne	40ace4 <ferror@plt+0x81f4>  // b.any
  40acc8:	ldur	x8, [x29, #-24]
  40accc:	ldr	x8, [x8, #24]
  40acd0:	ldr	x9, [sp, #32]
  40acd4:	ldr	x10, [x9]
  40acd8:	cmp	x8, x10
  40acdc:	b.ne	40ace4 <ferror@plt+0x81f4>  // b.any
  40ace0:	b	40ad94 <ferror@plt+0x82a4>
  40ace4:	ldur	x8, [x29, #-24]
  40ace8:	ldr	x8, [x8]
  40acec:	stur	x8, [x29, #-24]
  40acf0:	b	40acac <ferror@plt+0x81bc>
  40acf4:	mov	x0, #0x20                  	// #32
  40acf8:	bl	4025e0 <malloc@plt>
  40acfc:	stur	x0, [x29, #-24]
  40ad00:	ldur	x8, [x29, #-24]
  40ad04:	cbnz	x8, 40ad0c <ferror@plt+0x821c>
  40ad08:	b	40adb0 <ferror@plt+0x82c0>
  40ad0c:	ldur	w0, [x29, #-12]
  40ad10:	bl	40addc <ferror@plt+0x82ec>
  40ad14:	stur	x0, [x29, #-32]
  40ad18:	ldur	w8, [x29, #-12]
  40ad1c:	ldur	x9, [x29, #-24]
  40ad20:	str	w8, [x9, #8]
  40ad24:	ldur	x9, [x29, #-32]
  40ad28:	cbz	x9, 40ad3c <ferror@plt+0x824c>
  40ad2c:	ldur	x0, [x29, #-32]
  40ad30:	bl	4026f0 <strdup@plt>
  40ad34:	str	x0, [sp, #8]
  40ad38:	b	40ad44 <ferror@plt+0x8254>
  40ad3c:	mov	x8, xzr
  40ad40:	str	x8, [sp, #8]
  40ad44:	ldr	x8, [sp, #8]
  40ad48:	ldur	x9, [x29, #-24]
  40ad4c:	str	x8, [x9, #16]
  40ad50:	ldr	x8, [sp, #32]
  40ad54:	ldr	x9, [x8]
  40ad58:	ldur	x10, [x29, #-24]
  40ad5c:	str	x9, [x10, #24]
  40ad60:	ldursw	x9, [x29, #-36]
  40ad64:	mov	x10, #0x8                   	// #8
  40ad68:	mul	x9, x10, x9
  40ad6c:	ldr	x11, [sp, #24]
  40ad70:	add	x9, x11, x9
  40ad74:	ldr	x9, [x9]
  40ad78:	ldur	x12, [x29, #-24]
  40ad7c:	str	x9, [x12]
  40ad80:	ldur	x9, [x29, #-24]
  40ad84:	ldursw	x12, [x29, #-36]
  40ad88:	mul	x10, x10, x12
  40ad8c:	add	x10, x11, x10
  40ad90:	str	x9, [x10]
  40ad94:	ldur	x8, [x29, #-24]
  40ad98:	ldr	x8, [x8, #16]
  40ad9c:	cbz	x8, 40adb0 <ferror@plt+0x82c0>
  40ada0:	ldur	x8, [x29, #-24]
  40ada4:	ldr	x8, [x8, #16]
  40ada8:	stur	x8, [x29, #-8]
  40adac:	b	40adcc <ferror@plt+0x82dc>
  40adb0:	ldur	w2, [x29, #-12]
  40adb4:	ldr	x0, [sp, #16]
  40adb8:	adrp	x1, 422000 <ferror@plt+0x1f510>
  40adbc:	add	x1, x1, #0xe1b
  40adc0:	bl	4024f0 <sprintf@plt>
  40adc4:	ldr	x8, [sp, #16]
  40adc8:	stur	x8, [x29, #-8]
  40adcc:	ldur	x0, [x29, #-8]
  40add0:	ldp	x29, x30, [sp, #80]
  40add4:	add	sp, sp, #0x60
  40add8:	ret
  40addc:	sub	sp, sp, #0x40
  40ade0:	stp	x29, x30, [sp, #48]
  40ade4:	add	x29, sp, #0x30
  40ade8:	adrp	x8, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  40adec:	add	x8, x8, #0xed8
  40adf0:	stur	w0, [x29, #-12]
  40adf4:	ldr	x8, [x8]
  40adf8:	str	x8, [sp, #24]
  40adfc:	ldr	x8, [sp, #24]
  40ae00:	cbz	x8, 40ae54 <ferror@plt+0x8364>
  40ae04:	ldr	x8, [sp, #24]
  40ae08:	ldr	w9, [x8, #8]
  40ae0c:	ldur	w10, [x29, #-12]
  40ae10:	cmp	w9, w10
  40ae14:	b.ne	40ae44 <ferror@plt+0x8354>  // b.any
  40ae18:	ldr	x8, [sp, #24]
  40ae1c:	ldr	x8, [x8, #24]
  40ae20:	adrp	x9, 439000 <stdin@@GLIBC_2.17+0x168>
  40ae24:	add	x9, x9, #0x7c8
  40ae28:	ldr	x9, [x9]
  40ae2c:	cmp	x8, x9
  40ae30:	b.ne	40ae44 <ferror@plt+0x8354>  // b.any
  40ae34:	ldr	x8, [sp, #24]
  40ae38:	ldr	x8, [x8, #16]
  40ae3c:	stur	x8, [x29, #-8]
  40ae40:	b	40aed4 <ferror@plt+0x83e4>
  40ae44:	ldr	x8, [sp, #24]
  40ae48:	ldr	x8, [x8]
  40ae4c:	str	x8, [sp, #24]
  40ae50:	b	40adfc <ferror@plt+0x830c>
  40ae54:	ldur	w0, [x29, #-12]
  40ae58:	bl	408f9c <ferror@plt+0x64ac>
  40ae5c:	cbnz	w0, 40aecc <ferror@plt+0x83dc>
  40ae60:	adrp	x8, 43b000 <stdin@@GLIBC_2.17+0x2168>
  40ae64:	add	x8, x8, #0x7d0
  40ae68:	ldr	w9, [x8]
  40ae6c:	cbnz	w9, 40ae90 <ferror@plt+0x83a0>
  40ae70:	mov	w8, #0x1                   	// #1
  40ae74:	mov	w0, w8
  40ae78:	str	w8, [sp, #12]
  40ae7c:	bl	4029b0 <setservent@plt>
  40ae80:	adrp	x9, 43b000 <stdin@@GLIBC_2.17+0x2168>
  40ae84:	add	x9, x9, #0x7d0
  40ae88:	ldr	w8, [sp, #12]
  40ae8c:	str	w8, [x9]
  40ae90:	ldur	w8, [x29, #-12]
  40ae94:	mov	w0, w8
  40ae98:	bl	4026d0 <htons@plt>
  40ae9c:	and	w0, w0, #0xffff
  40aea0:	adrp	x9, 439000 <stdin@@GLIBC_2.17+0x168>
  40aea4:	add	x9, x9, #0x7c8
  40aea8:	ldr	x1, [x9]
  40aeac:	bl	402770 <getservbyport@plt>
  40aeb0:	str	x0, [sp, #16]
  40aeb4:	ldr	x9, [sp, #16]
  40aeb8:	cbz	x9, 40aecc <ferror@plt+0x83dc>
  40aebc:	ldr	x8, [sp, #16]
  40aec0:	ldr	x8, [x8]
  40aec4:	stur	x8, [x29, #-8]
  40aec8:	b	40aed4 <ferror@plt+0x83e4>
  40aecc:	mov	x8, xzr
  40aed0:	stur	x8, [x29, #-8]
  40aed4:	ldur	x0, [x29, #-8]
  40aed8:	ldp	x29, x30, [sp, #48]
  40aedc:	add	sp, sp, #0x40
  40aee0:	ret
  40aee4:	sub	sp, sp, #0x60
  40aee8:	stp	x29, x30, [sp, #80]
  40aeec:	add	x29, sp, #0x50
  40aef0:	stur	w0, [x29, #-8]
  40aef4:	stur	x1, [x29, #-16]
  40aef8:	stur	w2, [x29, #-20]
  40aefc:	stur	wzr, [x29, #-36]
  40af00:	str	wzr, [sp, #12]
  40af04:	str	wzr, [sp, #8]
  40af08:	ldur	w8, [x29, #-8]
  40af0c:	cbnz	w8, 40af18 <ferror@plt+0x8428>
  40af10:	stur	wzr, [x29, #-4]
  40af14:	b	40b1a4 <ferror@plt+0x86b4>
  40af18:	ldur	w0, [x29, #-8]
  40af1c:	bl	406d64 <ferror@plt+0x4274>
  40af20:	mov	w1, w0
  40af24:	sxtw	x8, w1
  40af28:	mov	x9, #0x8                   	// #8
  40af2c:	mul	x8, x9, x8
  40af30:	adrp	x9, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  40af34:	add	x9, x9, #0xf18
  40af38:	add	x8, x9, x8
  40af3c:	ldr	x8, [x8]
  40af40:	stur	x8, [x29, #-32]
  40af44:	ldur	x8, [x29, #-16]
  40af48:	mov	x9, xzr
  40af4c:	str	x9, [x8]
  40af50:	str	x9, [sp, #32]
  40af54:	ldur	x8, [x29, #-32]
  40af58:	cbz	x8, 40b16c <ferror@plt+0x867c>
  40af5c:	ldur	x8, [x29, #-32]
  40af60:	ldr	w9, [x8, #8]
  40af64:	ldur	w10, [x29, #-8]
  40af68:	cmp	w9, w10
  40af6c:	b.eq	40af74 <ferror@plt+0x8484>  // b.none
  40af70:	b	40b15c <ferror@plt+0x866c>
  40af74:	ldur	x8, [x29, #-16]
  40af78:	ldr	x8, [x8]
  40af7c:	ldrsw	x9, [sp, #12]
  40af80:	add	x8, x8, x9
  40af84:	str	x8, [sp, #32]
  40af88:	ldur	w10, [x29, #-20]
  40af8c:	str	w10, [sp, #4]
  40af90:	cbz	w10, 40afb8 <ferror@plt+0x84c8>
  40af94:	b	40af98 <ferror@plt+0x84a8>
  40af98:	ldr	w8, [sp, #4]
  40af9c:	cmp	w8, #0x1
  40afa0:	b.eq	40affc <ferror@plt+0x850c>  // b.none
  40afa4:	b	40afa8 <ferror@plt+0x84b8>
  40afa8:	ldr	w8, [sp, #4]
  40afac:	cmp	w8, #0x2
  40afb0:	b.eq	40b048 <ferror@plt+0x8558>  // b.none
  40afb4:	b	40b09c <ferror@plt+0x85ac>
  40afb8:	ldr	x0, [sp, #32]
  40afbc:	ldr	w8, [sp, #8]
  40afc0:	ldr	w9, [sp, #12]
  40afc4:	subs	w8, w8, w9
  40afc8:	mov	w1, w8
  40afcc:	sxtw	x1, w1
  40afd0:	ldur	x10, [x29, #-32]
  40afd4:	ldr	x3, [x10, #24]
  40afd8:	ldur	x10, [x29, #-32]
  40afdc:	ldr	w4, [x10, #12]
  40afe0:	ldur	x10, [x29, #-32]
  40afe4:	ldr	w5, [x10, #16]
  40afe8:	adrp	x2, 422000 <ferror@plt+0x1f510>
  40afec:	add	x2, x2, #0x4f4
  40aff0:	bl	402560 <snprintf@plt>
  40aff4:	str	w0, [sp, #20]
  40aff8:	b	40b0bc <ferror@plt+0x85cc>
  40affc:	ldr	x0, [sp, #32]
  40b000:	ldr	w8, [sp, #8]
  40b004:	ldr	w9, [sp, #12]
  40b008:	subs	w8, w8, w9
  40b00c:	mov	w1, w8
  40b010:	sxtw	x1, w1
  40b014:	ldur	x10, [x29, #-32]
  40b018:	ldr	x3, [x10, #24]
  40b01c:	ldur	x10, [x29, #-32]
  40b020:	ldr	w4, [x10, #12]
  40b024:	ldur	x10, [x29, #-32]
  40b028:	ldr	x5, [x10, #32]
  40b02c:	ldur	x10, [x29, #-32]
  40b030:	ldr	w6, [x10, #16]
  40b034:	adrp	x2, 422000 <ferror@plt+0x1f510>
  40b038:	add	x2, x2, #0x509
  40b03c:	bl	402560 <snprintf@plt>
  40b040:	str	w0, [sp, #20]
  40b044:	b	40b0bc <ferror@plt+0x85cc>
  40b048:	ldr	x0, [sp, #32]
  40b04c:	ldr	w8, [sp, #8]
  40b050:	ldr	w9, [sp, #12]
  40b054:	subs	w8, w8, w9
  40b058:	mov	w1, w8
  40b05c:	sxtw	x1, w1
  40b060:	ldur	x10, [x29, #-32]
  40b064:	ldr	x3, [x10, #24]
  40b068:	ldur	x10, [x29, #-32]
  40b06c:	ldr	w4, [x10, #12]
  40b070:	ldur	x10, [x29, #-32]
  40b074:	ldr	x5, [x10, #32]
  40b078:	ldur	x10, [x29, #-32]
  40b07c:	ldr	w6, [x10, #16]
  40b080:	ldur	x10, [x29, #-32]
  40b084:	ldr	x7, [x10, #40]
  40b088:	adrp	x2, 422000 <ferror@plt+0x1f510>
  40b08c:	add	x2, x2, #0x52a
  40b090:	bl	402560 <snprintf@plt>
  40b094:	str	w0, [sp, #20]
  40b098:	b	40b0bc <ferror@plt+0x85cc>
  40b09c:	adrp	x8, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  40b0a0:	add	x8, x8, #0xe78
  40b0a4:	ldr	x0, [x8]
  40b0a8:	ldur	w2, [x29, #-20]
  40b0ac:	adrp	x1, 422000 <ferror@plt+0x1f510>
  40b0b0:	add	x1, x1, #0x557
  40b0b4:	bl	402ab0 <fprintf@plt>
  40b0b8:	bl	402760 <abort@plt>
  40b0bc:	ldr	w8, [sp, #20]
  40b0c0:	cmp	w8, #0x0
  40b0c4:	cset	w8, lt  // lt = tstop
  40b0c8:	tbnz	w8, #0, 40b0e4 <ferror@plt+0x85f4>
  40b0cc:	ldr	w8, [sp, #20]
  40b0d0:	ldr	w9, [sp, #8]
  40b0d4:	ldr	w10, [sp, #12]
  40b0d8:	subs	w9, w9, w10
  40b0dc:	cmp	w8, w9
  40b0e0:	b.lt	40b140 <ferror@plt+0x8650>  // b.tstop
  40b0e4:	ldr	w8, [sp, #8]
  40b0e8:	add	w8, w8, #0x200
  40b0ec:	str	w8, [sp, #16]
  40b0f0:	ldur	x9, [x29, #-16]
  40b0f4:	ldr	x0, [x9]
  40b0f8:	ldrsw	x1, [sp, #16]
  40b0fc:	bl	4026c0 <realloc@plt>
  40b100:	str	x0, [sp, #24]
  40b104:	ldr	x9, [sp, #24]
  40b108:	cbnz	x9, 40b128 <ferror@plt+0x8638>
  40b10c:	adrp	x8, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  40b110:	add	x8, x8, #0xe78
  40b114:	ldr	x0, [x8]
  40b118:	adrp	x1, 421000 <ferror@plt+0x1e510>
  40b11c:	add	x1, x1, #0x4d6
  40b120:	bl	402ab0 <fprintf@plt>
  40b124:	bl	402760 <abort@plt>
  40b128:	ldr	x8, [sp, #24]
  40b12c:	ldur	x9, [x29, #-16]
  40b130:	str	x8, [x9]
  40b134:	ldr	w10, [sp, #16]
  40b138:	str	w10, [sp, #8]
  40b13c:	b	40af74 <ferror@plt+0x8484>
  40b140:	ldr	w8, [sp, #20]
  40b144:	ldr	w9, [sp, #12]
  40b148:	add	w8, w9, w8
  40b14c:	str	w8, [sp, #12]
  40b150:	ldur	w8, [x29, #-36]
  40b154:	add	w8, w8, #0x1
  40b158:	stur	w8, [x29, #-36]
  40b15c:	ldur	x8, [x29, #-32]
  40b160:	ldr	x8, [x8]
  40b164:	stur	x8, [x29, #-32]
  40b168:	b	40af54 <ferror@plt+0x8464>
  40b16c:	ldr	w8, [sp, #12]
  40b170:	cbz	w8, 40b19c <ferror@plt+0x86ac>
  40b174:	ldur	x8, [x29, #-16]
  40b178:	ldr	x8, [x8]
  40b17c:	ldrsw	x9, [sp, #12]
  40b180:	add	x8, x8, x9
  40b184:	str	x8, [sp, #32]
  40b188:	ldr	x8, [sp, #32]
  40b18c:	mov	x9, #0xffffffffffffffff    	// #-1
  40b190:	add	x8, x8, x9
  40b194:	mov	w10, #0x0                   	// #0
  40b198:	strb	w10, [x8]
  40b19c:	ldur	w8, [x29, #-36]
  40b1a0:	stur	w8, [x29, #-4]
  40b1a4:	ldur	w0, [x29, #-4]
  40b1a8:	ldp	x29, x30, [sp, #80]
  40b1ac:	add	sp, sp, #0x60
  40b1b0:	ret
  40b1b4:	sub	sp, sp, #0x30
  40b1b8:	stp	x29, x30, [sp, #32]
  40b1bc:	add	x29, sp, #0x20
  40b1c0:	mov	w8, #0x3e8                 	// #1000
  40b1c4:	mov	w9, #0x3c                  	// #60
  40b1c8:	mov	w10, #0x0                   	// #0
  40b1cc:	adrp	x11, 43b000 <stdin@@GLIBC_2.17+0x2168>
  40b1d0:	add	x11, x11, #0x7d4
  40b1d4:	stur	w0, [x29, #-4]
  40b1d8:	ldur	w12, [x29, #-4]
  40b1dc:	udiv	w12, w12, w8
  40b1e0:	stur	w12, [x29, #-8]
  40b1e4:	ldur	w12, [x29, #-8]
  40b1e8:	sdiv	w12, w12, w9
  40b1ec:	str	w12, [sp, #16]
  40b1f0:	ldur	w12, [x29, #-8]
  40b1f4:	sdiv	w13, w12, w9
  40b1f8:	mul	w9, w13, w9
  40b1fc:	subs	w9, w12, w9
  40b200:	stur	w9, [x29, #-8]
  40b204:	ldur	w9, [x29, #-4]
  40b208:	udiv	w12, w9, w8
  40b20c:	mul	w8, w12, w8
  40b210:	subs	w8, w9, w8
  40b214:	stur	w8, [x29, #-12]
  40b218:	strb	w10, [x11]
  40b21c:	ldr	w8, [sp, #16]
  40b220:	str	x11, [sp, #8]
  40b224:	cbz	w8, 40b254 <ferror@plt+0x8764>
  40b228:	stur	wzr, [x29, #-12]
  40b22c:	ldr	w3, [sp, #16]
  40b230:	ldr	x0, [sp, #8]
  40b234:	mov	x1, #0x30                  	// #48
  40b238:	adrp	x2, 422000 <ferror@plt+0x1f510>
  40b23c:	add	x2, x2, #0x583
  40b240:	bl	402560 <snprintf@plt>
  40b244:	ldr	w8, [sp, #16]
  40b248:	cmp	w8, #0x9
  40b24c:	b.le	40b254 <ferror@plt+0x8764>
  40b250:	stur	wzr, [x29, #-8]
  40b254:	ldur	w8, [x29, #-8]
  40b258:	cbz	w8, 40b2a8 <ferror@plt+0x87b8>
  40b25c:	ldur	w8, [x29, #-8]
  40b260:	cmp	w8, #0x9
  40b264:	b.le	40b26c <ferror@plt+0x877c>
  40b268:	stur	wzr, [x29, #-12]
  40b26c:	ldr	x0, [sp, #8]
  40b270:	bl	4023e0 <strlen@plt>
  40b274:	ldr	x8, [sp, #8]
  40b278:	add	x0, x8, x0
  40b27c:	ldur	w2, [x29, #-8]
  40b280:	ldur	w9, [x29, #-12]
  40b284:	adrp	x10, 423000 <ferror@plt+0x20510>
  40b288:	add	x10, x10, #0x71c
  40b28c:	adrp	x11, 423000 <ferror@plt+0x20510>
  40b290:	add	x11, x11, #0xf46
  40b294:	cmp	w9, #0x0
  40b298:	csel	x3, x11, x10, ne  // ne = any
  40b29c:	adrp	x1, 422000 <ferror@plt+0x1f510>
  40b2a0:	add	x1, x1, #0x589
  40b2a4:	bl	4024f0 <sprintf@plt>
  40b2a8:	ldur	w8, [x29, #-12]
  40b2ac:	cbz	w8, 40b2d0 <ferror@plt+0x87e0>
  40b2b0:	ldr	x0, [sp, #8]
  40b2b4:	bl	4023e0 <strlen@plt>
  40b2b8:	ldr	x8, [sp, #8]
  40b2bc:	add	x0, x8, x0
  40b2c0:	ldur	w2, [x29, #-12]
  40b2c4:	adrp	x1, 422000 <ferror@plt+0x1f510>
  40b2c8:	add	x1, x1, #0x58e
  40b2cc:	bl	4024f0 <sprintf@plt>
  40b2d0:	ldr	x0, [sp, #8]
  40b2d4:	ldp	x29, x30, [sp, #32]
  40b2d8:	add	sp, sp, #0x30
  40b2dc:	ret
  40b2e0:	sub	sp, sp, #0x50
  40b2e4:	stp	x29, x30, [sp, #64]
  40b2e8:	add	x29, sp, #0x40
  40b2ec:	adrp	x8, 439000 <stdin@@GLIBC_2.17+0x168>
  40b2f0:	add	x8, x8, #0x728
  40b2f4:	stur	w0, [x29, #-8]
  40b2f8:	ldr	x9, [x8, #16]
  40b2fc:	stur	x9, [x29, #-16]
  40b300:	ldr	x8, [x8]
  40b304:	stur	x8, [x29, #-24]
  40b308:	ldur	w10, [x29, #-8]
  40b30c:	ldur	x0, [x29, #-16]
  40b310:	str	w10, [sp, #12]
  40b314:	bl	40aa8c <ferror@plt+0x7f9c>
  40b318:	ldr	w10, [sp, #12]
  40b31c:	cmp	w10, w0
  40b320:	b.ge	40b334 <ferror@plt+0x8844>  // b.tcont
  40b324:	ldur	w8, [x29, #-8]
  40b328:	mov	w9, #0xffffffff            	// #-1
  40b32c:	cmp	w8, w9
  40b330:	b.ne	40b348 <ferror@plt+0x8858>  // b.any
  40b334:	ldur	x8, [x29, #-24]
  40b338:	ldur	x9, [x29, #-16]
  40b33c:	add	x9, x9, #0x10
  40b340:	cmp	x8, x9
  40b344:	b.ne	40b410 <ferror@plt+0x8920>  // b.any
  40b348:	ldur	w8, [x29, #-8]
  40b34c:	stur	w8, [x29, #-28]
  40b350:	ldur	x0, [x29, #-16]
  40b354:	bl	40aa8c <ferror@plt+0x7f9c>
  40b358:	str	w0, [sp, #32]
  40b35c:	ldur	w8, [x29, #-28]
  40b360:	ldr	w9, [sp, #32]
  40b364:	cmp	w8, w9
  40b368:	b.ge	40b378 <ferror@plt+0x8888>  // b.tcont
  40b36c:	ldur	w8, [x29, #-28]
  40b370:	str	w8, [sp, #8]
  40b374:	b	40b380 <ferror@plt+0x8890>
  40b378:	ldr	w8, [sp, #32]
  40b37c:	str	w8, [sp, #8]
  40b380:	ldr	w8, [sp, #8]
  40b384:	str	w8, [sp, #28]
  40b388:	ldr	w8, [sp, #28]
  40b38c:	stur	w8, [x29, #-8]
  40b390:	ldur	w8, [x29, #-8]
  40b394:	str	w8, [sp, #24]
  40b398:	ldur	x9, [x29, #-24]
  40b39c:	ldrh	w8, [x9]
  40b3a0:	mov	w10, #0xffff                	// #65535
  40b3a4:	subs	w8, w10, w8
  40b3a8:	str	w8, [sp, #20]
  40b3ac:	ldr	w8, [sp, #24]
  40b3b0:	ldr	w10, [sp, #20]
  40b3b4:	cmp	w8, w10
  40b3b8:	b.ge	40b3c8 <ferror@plt+0x88d8>  // b.tcont
  40b3bc:	ldr	w8, [sp, #24]
  40b3c0:	str	w8, [sp, #4]
  40b3c4:	b	40b3d0 <ferror@plt+0x88e0>
  40b3c8:	ldr	w8, [sp, #20]
  40b3cc:	str	w8, [sp, #4]
  40b3d0:	ldr	w8, [sp, #4]
  40b3d4:	str	w8, [sp, #16]
  40b3d8:	ldr	w8, [sp, #16]
  40b3dc:	stur	w8, [x29, #-8]
  40b3e0:	ldursw	x9, [x29, #-8]
  40b3e4:	ldur	x10, [x29, #-16]
  40b3e8:	ldr	x11, [x10, #8]
  40b3ec:	add	x9, x11, x9
  40b3f0:	str	x9, [x10, #8]
  40b3f4:	ldur	w8, [x29, #-8]
  40b3f8:	ldur	x9, [x29, #-24]
  40b3fc:	ldrh	w12, [x9]
  40b400:	add	w8, w12, w8
  40b404:	strh	w8, [x9]
  40b408:	stur	wzr, [x29, #-4]
  40b40c:	b	40b494 <ferror@plt+0x89a4>
  40b410:	bl	40aac8 <ferror@plt+0x7fd8>
  40b414:	ldur	x8, [x29, #-16]
  40b418:	str	x0, [x8]
  40b41c:	ldur	x8, [x29, #-16]
  40b420:	ldr	x8, [x8]
  40b424:	add	x0, x8, #0x10
  40b428:	ldur	x1, [x29, #-24]
  40b42c:	ldur	x8, [x29, #-24]
  40b430:	ldrh	w9, [x8]
  40b434:	mov	w8, w9
  40b438:	add	x2, x8, #0x2
  40b43c:	bl	4023b0 <memcpy@plt>
  40b440:	ldur	x8, [x29, #-24]
  40b444:	ldrh	w9, [x8]
  40b448:	ldur	x8, [x29, #-16]
  40b44c:	ldr	x8, [x8]
  40b450:	ldr	x10, [x8, #8]
  40b454:	mov	w0, w9
  40b458:	sxtw	x11, w0
  40b45c:	add	x10, x10, x11
  40b460:	str	x10, [x8, #8]
  40b464:	ldur	x8, [x29, #-24]
  40b468:	ldrh	w9, [x8]
  40b46c:	mov	w8, w9
  40b470:	add	x8, x8, #0x2
  40b474:	ldur	x10, [x29, #-16]
  40b478:	ldr	x11, [x10, #8]
  40b47c:	mov	x12, xzr
  40b480:	subs	x8, x12, x8
  40b484:	add	x8, x11, x8
  40b488:	str	x8, [x10, #8]
  40b48c:	mov	w9, #0xfffffff5            	// #-11
  40b490:	stur	w9, [x29, #-4]
  40b494:	ldur	w0, [x29, #-4]
  40b498:	ldp	x29, x30, [sp, #64]
  40b49c:	add	sp, sp, #0x50
  40b4a0:	ret
  40b4a4:	sub	sp, sp, #0x40
  40b4a8:	stp	x29, x30, [sp, #48]
  40b4ac:	add	x29, sp, #0x30
  40b4b0:	stur	x0, [x29, #-8]
  40b4b4:	stur	w1, [x29, #-12]
  40b4b8:	ldur	x8, [x29, #-8]
  40b4bc:	ldursw	x9, [x29, #-12]
  40b4c0:	mov	x10, #0x8                   	// #8
  40b4c4:	mul	x9, x10, x9
  40b4c8:	add	x8, x8, x9
  40b4cc:	ldr	x8, [x8]
  40b4d0:	cbnz	x8, 40b530 <ferror@plt+0x8a40>
  40b4d4:	ldur	w8, [x29, #-12]
  40b4d8:	cmp	w8, #0x7
  40b4dc:	b.ne	40b52c <ferror@plt+0x8a3c>  // b.any
  40b4e0:	ldur	x8, [x29, #-8]
  40b4e4:	ldr	x8, [x8, #8]
  40b4e8:	cbnz	x8, 40b4f0 <ferror@plt+0x8a00>
  40b4ec:	b	40b62c <ferror@plt+0x8b3c>
  40b4f0:	ldur	x8, [x29, #-8]
  40b4f4:	ldr	x8, [x8, #8]
  40b4f8:	add	x8, x8, #0x4
  40b4fc:	str	x8, [sp, #16]
  40b500:	ldr	x8, [sp, #16]
  40b504:	ldr	w1, [x8]
  40b508:	ldr	x8, [sp, #16]
  40b50c:	ldr	w2, [x8, #4]
  40b510:	ldr	x8, [sp, #16]
  40b514:	ldr	w3, [x8, #8]
  40b518:	ldr	x8, [sp, #16]
  40b51c:	ldr	w4, [x8, #12]
  40b520:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40b524:	add	x0, x0, #0x605
  40b528:	bl	40940c <ferror@plt+0x691c>
  40b52c:	b	40b62c <ferror@plt+0x8b3c>
  40b530:	ldur	x8, [x29, #-8]
  40b534:	ldursw	x9, [x29, #-12]
  40b538:	mov	x10, #0x8                   	// #8
  40b53c:	mul	x9, x10, x9
  40b540:	add	x8, x8, x9
  40b544:	ldr	x8, [x8]
  40b548:	add	x8, x8, #0x4
  40b54c:	str	x8, [sp, #24]
  40b550:	ldr	x8, [sp, #24]
  40b554:	ldr	w1, [x8]
  40b558:	ldr	x8, [sp, #24]
  40b55c:	ldr	w2, [x8, #4]
  40b560:	ldr	x8, [sp, #24]
  40b564:	ldr	w3, [x8, #8]
  40b568:	ldr	x8, [sp, #24]
  40b56c:	ldr	w4, [x8, #12]
  40b570:	ldr	x8, [sp, #24]
  40b574:	ldr	w5, [x8, #16]
  40b578:	ldr	x8, [sp, #24]
  40b57c:	ldr	w6, [x8, #20]
  40b580:	ldr	x8, [sp, #24]
  40b584:	ldr	w7, [x8, #24]
  40b588:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40b58c:	add	x0, x0, #0x61c
  40b590:	str	x10, [sp, #8]
  40b594:	bl	40940c <ferror@plt+0x691c>
  40b598:	ldur	x8, [x29, #-8]
  40b59c:	ldursw	x9, [x29, #-12]
  40b5a0:	ldr	x10, [sp, #8]
  40b5a4:	mul	x9, x10, x9
  40b5a8:	add	x8, x8, x9
  40b5ac:	ldr	x8, [x8]
  40b5b0:	ldrh	w11, [x8]
  40b5b4:	mov	w0, w11
  40b5b8:	sxtw	x8, w0
  40b5bc:	subs	x8, x8, #0x4
  40b5c0:	cmp	x8, #0x20
  40b5c4:	b.cc	40b5dc <ferror@plt+0x8aec>  // b.lo, b.ul, b.last
  40b5c8:	ldr	x8, [sp, #24]
  40b5cc:	ldr	w1, [x8, #28]
  40b5d0:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40b5d4:	add	x0, x0, #0x642
  40b5d8:	bl	40940c <ferror@plt+0x691c>
  40b5dc:	ldur	x8, [x29, #-8]
  40b5e0:	ldursw	x9, [x29, #-12]
  40b5e4:	mov	x10, #0x8                   	// #8
  40b5e8:	mul	x9, x10, x9
  40b5ec:	add	x8, x8, x9
  40b5f0:	ldr	x8, [x8]
  40b5f4:	ldrh	w11, [x8]
  40b5f8:	mov	w0, w11
  40b5fc:	sxtw	x8, w0
  40b600:	subs	x8, x8, #0x4
  40b604:	cmp	x8, #0x24
  40b608:	b.cc	40b620 <ferror@plt+0x8b30>  // b.lo, b.ul, b.last
  40b60c:	ldr	x8, [sp, #24]
  40b610:	ldr	w1, [x8, #32]
  40b614:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40b618:	add	x0, x0, #0x648
  40b61c:	bl	40940c <ferror@plt+0x691c>
  40b620:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40b624:	add	x0, x0, #0xc07
  40b628:	bl	40940c <ferror@plt+0x691c>
  40b62c:	ldp	x29, x30, [sp, #48]
  40b630:	add	sp, sp, #0x40
  40b634:	ret
  40b638:	sub	sp, sp, #0x30
  40b63c:	stp	x29, x30, [sp, #32]
  40b640:	add	x29, sp, #0x20
  40b644:	str	x0, [sp, #16]
  40b648:	ldr	x8, [sp, #16]
  40b64c:	str	x8, [sp, #8]
  40b650:	ldr	x8, [sp, #16]
  40b654:	ldrh	w9, [x8]
  40b658:	cmp	w9, #0x2
  40b65c:	str	w9, [sp, #4]
  40b660:	b.eq	40b678 <ferror@plt+0x8b88>  // b.none
  40b664:	b	40b668 <ferror@plt+0x8b78>
  40b668:	ldr	w8, [sp, #4]
  40b66c:	cmp	w8, #0xa
  40b670:	b.eq	40b694 <ferror@plt+0x8ba4>  // b.none
  40b674:	b	40b6b0 <ferror@plt+0x8bc0>
  40b678:	ldr	x8, [sp, #8]
  40b67c:	add	x2, x8, #0x4
  40b680:	mov	w0, #0x2                   	// #2
  40b684:	mov	w1, #0x4                   	// #4
  40b688:	bl	414034 <ferror@plt+0x11544>
  40b68c:	stur	x0, [x29, #-8]
  40b690:	b	40b6bc <ferror@plt+0x8bcc>
  40b694:	ldr	x8, [sp, #8]
  40b698:	add	x2, x8, #0x8
  40b69c:	mov	w0, #0xa                   	// #10
  40b6a0:	mov	w1, #0x10                  	// #16
  40b6a4:	bl	414034 <ferror@plt+0x11544>
  40b6a8:	stur	x0, [x29, #-8]
  40b6ac:	b	40b6bc <ferror@plt+0x8bcc>
  40b6b0:	adrp	x8, 422000 <ferror@plt+0x1f510>
  40b6b4:	add	x8, x8, #0x3e7
  40b6b8:	stur	x8, [x29, #-8]
  40b6bc:	ldur	x0, [x29, #-8]
  40b6c0:	ldp	x29, x30, [sp, #32]
  40b6c4:	add	sp, sp, #0x30
  40b6c8:	ret
  40b6cc:	sub	sp, sp, #0x20
  40b6d0:	stp	x29, x30, [sp, #16]
  40b6d4:	add	x29, sp, #0x10
  40b6d8:	str	x0, [sp, #8]
  40b6dc:	ldr	x8, [sp, #8]
  40b6e0:	ldr	w9, [x8]
  40b6e4:	cbz	w9, 40b6fc <ferror@plt+0x8c0c>
  40b6e8:	ldr	x8, [sp, #8]
  40b6ec:	ldr	w1, [x8]
  40b6f0:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40b6f4:	add	x0, x0, #0x64d
  40b6f8:	bl	40940c <ferror@plt+0x691c>
  40b6fc:	ldr	x8, [sp, #8]
  40b700:	ldr	w9, [x8, #4]
  40b704:	cbz	w9, 40b738 <ferror@plt+0x8c48>
  40b708:	ldr	x8, [sp, #8]
  40b70c:	ldr	w9, [x8, #4]
  40b710:	mov	w8, w9
  40b714:	mov	x10, #0x8                   	// #8
  40b718:	mul	x8, x10, x8
  40b71c:	adrp	x10, 435000 <memcpy@GLIBC_2.17>
  40b720:	add	x10, x10, #0x568
  40b724:	add	x8, x10, x8
  40b728:	ldr	x1, [x8]
  40b72c:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40b730:	add	x0, x0, #0x655
  40b734:	bl	40940c <ferror@plt+0x691c>
  40b738:	ldr	x8, [sp, #8]
  40b73c:	ldr	w9, [x8, #8]
  40b740:	cbz	w9, 40b758 <ferror@plt+0x8c68>
  40b744:	ldr	x8, [sp, #8]
  40b748:	ldr	w1, [x8, #8]
  40b74c:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40b750:	add	x0, x0, #0x65f
  40b754:	bl	40940c <ferror@plt+0x691c>
  40b758:	ldr	x8, [sp, #8]
  40b75c:	ldrh	w9, [x8, #12]
  40b760:	cbz	w9, 40b778 <ferror@plt+0x8c88>
  40b764:	ldr	x8, [sp, #8]
  40b768:	ldrh	w1, [x8, #12]
  40b76c:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40b770:	add	x0, x0, #0x668
  40b774:	bl	40940c <ferror@plt+0x691c>
  40b778:	ldr	x8, [sp, #8]
  40b77c:	ldrh	w9, [x8, #14]
  40b780:	cbz	w9, 40b798 <ferror@plt+0x8ca8>
  40b784:	ldr	x8, [sp, #8]
  40b788:	ldrh	w1, [x8, #14]
  40b78c:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40b790:	add	x0, x0, #0x676
  40b794:	bl	40940c <ferror@plt+0x691c>
  40b798:	ldr	x8, [sp, #8]
  40b79c:	ldrh	w9, [x8, #16]
  40b7a0:	cbz	w9, 40b7b8 <ferror@plt+0x8cc8>
  40b7a4:	ldr	x8, [sp, #8]
  40b7a8:	ldrh	w1, [x8, #16]
  40b7ac:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40b7b0:	add	x0, x0, #0x683
  40b7b4:	bl	40940c <ferror@plt+0x691c>
  40b7b8:	ldr	x8, [sp, #8]
  40b7bc:	ldrh	w9, [x8, #18]
  40b7c0:	cbz	w9, 40b7d8 <ferror@plt+0x8ce8>
  40b7c4:	ldr	x8, [sp, #8]
  40b7c8:	ldrh	w1, [x8, #18]
  40b7cc:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40b7d0:	add	x0, x0, #0x68f
  40b7d4:	bl	40940c <ferror@plt+0x691c>
  40b7d8:	ldr	x8, [sp, #8]
  40b7dc:	ldr	w9, [x8, #24]
  40b7e0:	cbz	w9, 40b7f8 <ferror@plt+0x8d08>
  40b7e4:	ldr	x8, [sp, #8]
  40b7e8:	ldr	w1, [x8, #24]
  40b7ec:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40b7f0:	add	x0, x0, #0x69c
  40b7f4:	bl	40940c <ferror@plt+0x691c>
  40b7f8:	ldr	x8, [sp, #8]
  40b7fc:	ldr	w9, [x8, #28]
  40b800:	cbz	w9, 40b818 <ferror@plt+0x8d28>
  40b804:	ldr	x8, [sp, #8]
  40b808:	ldr	w1, [x8, #28]
  40b80c:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40b810:	add	x0, x0, #0x6a8
  40b814:	bl	40940c <ferror@plt+0x691c>
  40b818:	ldr	x8, [sp, #8]
  40b81c:	ldr	w9, [x8, #32]
  40b820:	cbz	w9, 40b838 <ferror@plt+0x8d48>
  40b824:	ldr	x8, [sp, #8]
  40b828:	ldr	w1, [x8, #32]
  40b82c:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40b830:	add	x0, x0, #0x6b5
  40b834:	bl	40940c <ferror@plt+0x691c>
  40b838:	ldr	x8, [sp, #8]
  40b83c:	ldr	w9, [x8, #36]
  40b840:	cbz	w9, 40b858 <ferror@plt+0x8d68>
  40b844:	ldr	x8, [sp, #8]
  40b848:	ldr	w1, [x8, #36]
  40b84c:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40b850:	add	x0, x0, #0x6c1
  40b854:	bl	40940c <ferror@plt+0x691c>
  40b858:	ldr	x8, [sp, #8]
  40b85c:	ldr	w9, [x8, #40]
  40b860:	cbz	w9, 40b878 <ferror@plt+0x8d88>
  40b864:	ldr	x8, [sp, #8]
  40b868:	ldr	w1, [x8, #40]
  40b86c:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40b870:	add	x0, x0, #0x6ce
  40b874:	bl	40940c <ferror@plt+0x691c>
  40b878:	ldr	x8, [sp, #8]
  40b87c:	ldr	w9, [x8, #44]
  40b880:	cbz	w9, 40b898 <ferror@plt+0x8da8>
  40b884:	ldr	x8, [sp, #8]
  40b888:	ldr	w1, [x8, #44]
  40b88c:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40b890:	add	x0, x0, #0x6d9
  40b894:	bl	40940c <ferror@plt+0x691c>
  40b898:	ldr	x8, [sp, #8]
  40b89c:	ldr	w9, [x8, #48]
  40b8a0:	cbz	w9, 40b8b8 <ferror@plt+0x8dc8>
  40b8a4:	ldr	x8, [sp, #8]
  40b8a8:	ldr	w1, [x8, #48]
  40b8ac:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40b8b0:	add	x0, x0, #0x6e3
  40b8b4:	bl	40940c <ferror@plt+0x691c>
  40b8b8:	ldr	x8, [sp, #8]
  40b8bc:	ldrb	w9, [x8, #52]
  40b8c0:	cbz	w9, 40b8d8 <ferror@plt+0x8de8>
  40b8c4:	ldr	x8, [sp, #8]
  40b8c8:	ldrb	w1, [x8, #52]
  40b8cc:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40b8d0:	add	x0, x0, #0x6ec
  40b8d4:	bl	40940c <ferror@plt+0x691c>
  40b8d8:	ldr	x8, [sp, #8]
  40b8dc:	ldrb	w9, [x8, #53]
  40b8e0:	cbz	w9, 40b8f8 <ferror@plt+0x8e08>
  40b8e4:	ldr	x8, [sp, #8]
  40b8e8:	ldrb	w1, [x8, #53]
  40b8ec:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40b8f0:	add	x0, x0, #0x6f9
  40b8f4:	bl	40940c <ferror@plt+0x691c>
  40b8f8:	ldr	x8, [sp, #8]
  40b8fc:	ldr	w9, [x8, #344]
  40b900:	cbz	w9, 40b918 <ferror@plt+0x8e28>
  40b904:	ldr	x8, [sp, #8]
  40b908:	ldr	w1, [x8, #344]
  40b90c:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40b910:	add	x0, x0, #0x703
  40b914:	bl	40940c <ferror@plt+0x691c>
  40b918:	ldr	x8, [sp, #8]
  40b91c:	ldr	w9, [x8, #348]
  40b920:	cbz	w9, 40b938 <ferror@plt+0x8e48>
  40b924:	ldr	x8, [sp, #8]
  40b928:	ldr	w1, [x8, #348]
  40b92c:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40b930:	add	x0, x0, #0x711
  40b934:	bl	40940c <ferror@plt+0x691c>
  40b938:	ldr	x8, [sp, #8]
  40b93c:	ldr	w9, [x8, #352]
  40b940:	cbz	w9, 40b958 <ferror@plt+0x8e68>
  40b944:	ldr	x8, [sp, #8]
  40b948:	ldr	w1, [x8, #352]
  40b94c:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40b950:	add	x0, x0, #0x71d
  40b954:	bl	40940c <ferror@plt+0x691c>
  40b958:	ldr	x8, [sp, #8]
  40b95c:	ldrb	w9, [x8, #356]
  40b960:	cbz	w9, 40b978 <ferror@plt+0x8e88>
  40b964:	ldr	x8, [sp, #8]
  40b968:	ldrb	w1, [x8, #356]
  40b96c:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40b970:	add	x0, x0, #0x729
  40b974:	bl	40940c <ferror@plt+0x691c>
  40b978:	ldr	x8, [sp, #8]
  40b97c:	ldrb	w9, [x8, #357]
  40b980:	cbz	w9, 40b998 <ferror@plt+0x8ea8>
  40b984:	ldr	x8, [sp, #8]
  40b988:	ldrb	w1, [x8, #357]
  40b98c:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40b990:	add	x0, x0, #0x735
  40b994:	bl	40940c <ferror@plt+0x691c>
  40b998:	ldr	x8, [sp, #8]
  40b99c:	ldrb	w9, [x8, #358]
  40b9a0:	cbz	w9, 40b9b8 <ferror@plt+0x8ec8>
  40b9a4:	ldr	x8, [sp, #8]
  40b9a8:	ldrb	w1, [x8, #358]
  40b9ac:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40b9b0:	add	x0, x0, #0x740
  40b9b4:	bl	40940c <ferror@plt+0x691c>
  40b9b8:	ldr	x8, [sp, #8]
  40b9bc:	ldrb	w9, [x8, #359]
  40b9c0:	cbz	w9, 40b9d8 <ferror@plt+0x8ee8>
  40b9c4:	ldr	x8, [sp, #8]
  40b9c8:	ldrb	w1, [x8, #359]
  40b9cc:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40b9d0:	add	x0, x0, #0x74d
  40b9d4:	bl	40940c <ferror@plt+0x691c>
  40b9d8:	ldp	x29, x30, [sp, #16]
  40b9dc:	add	sp, sp, #0x20
  40b9e0:	ret
  40b9e4:	sub	sp, sp, #0x10
  40b9e8:	str	x0, [sp, #8]
  40b9ec:	ldr	x8, [sp, #8]
  40b9f0:	add	x0, x8, #0x4
  40b9f4:	add	sp, sp, #0x10
  40b9f8:	ret
  40b9fc:	sub	sp, sp, #0x90
  40ba00:	stp	x29, x30, [sp, #128]
  40ba04:	add	x29, sp, #0x80
  40ba08:	stur	x0, [x29, #-8]
  40ba0c:	ldur	x8, [x29, #-8]
  40ba10:	ldrb	w9, [x8, #912]
  40ba14:	tbnz	w9, #0, 40ba1c <ferror@plt+0x8f2c>
  40ba18:	b	40ba28 <ferror@plt+0x8f38>
  40ba1c:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40ba20:	add	x0, x0, #0x77d
  40ba24:	bl	40940c <ferror@plt+0x691c>
  40ba28:	ldur	x8, [x29, #-8]
  40ba2c:	ldrb	w9, [x8, #913]
  40ba30:	tbnz	w9, #0, 40ba38 <ferror@plt+0x8f48>
  40ba34:	b	40ba44 <ferror@plt+0x8f54>
  40ba38:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40ba3c:	add	x0, x0, #0x781
  40ba40:	bl	40940c <ferror@plt+0x691c>
  40ba44:	ldur	x8, [x29, #-8]
  40ba48:	ldrb	w9, [x8, #914]
  40ba4c:	tbnz	w9, #0, 40ba54 <ferror@plt+0x8f64>
  40ba50:	b	40ba60 <ferror@plt+0x8f70>
  40ba54:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40ba58:	add	x0, x0, #0x787
  40ba5c:	bl	40940c <ferror@plt+0x691c>
  40ba60:	ldur	x8, [x29, #-8]
  40ba64:	ldrb	w9, [x8, #915]
  40ba68:	tbnz	w9, #0, 40ba70 <ferror@plt+0x8f80>
  40ba6c:	b	40ba7c <ferror@plt+0x8f8c>
  40ba70:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40ba74:	add	x0, x0, #0x78c
  40ba78:	bl	40940c <ferror@plt+0x691c>
  40ba7c:	ldur	x8, [x29, #-8]
  40ba80:	ldrb	w9, [x8, #916]
  40ba84:	tbnz	w9, #0, 40ba8c <ferror@plt+0x8f9c>
  40ba88:	b	40ba98 <ferror@plt+0x8fa8>
  40ba8c:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40ba90:	add	x0, x0, #0x795
  40ba94:	bl	40940c <ferror@plt+0x691c>
  40ba98:	ldur	x8, [x29, #-8]
  40ba9c:	ldrb	w9, [x8, #628]
  40baa0:	cbz	w9, 40bab8 <ferror@plt+0x8fc8>
  40baa4:	ldur	x8, [x29, #-8]
  40baa8:	add	x1, x8, #0x274
  40baac:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40bab0:	add	x0, x0, #0x454
  40bab4:	bl	40940c <ferror@plt+0x691c>
  40bab8:	ldur	x8, [x29, #-8]
  40babc:	ldrb	w9, [x8, #917]
  40bac0:	tbnz	w9, #0, 40bac8 <ferror@plt+0x8fd8>
  40bac4:	b	40bae4 <ferror@plt+0x8ff4>
  40bac8:	ldur	x8, [x29, #-8]
  40bacc:	ldr	w1, [x8, #704]
  40bad0:	ldur	x8, [x29, #-8]
  40bad4:	ldr	w2, [x8, #708]
  40bad8:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40badc:	add	x0, x0, #0x79f
  40bae0:	bl	40940c <ferror@plt+0x691c>
  40bae4:	ldur	x8, [x29, #-8]
  40bae8:	ldr	d0, [x8, #648]
  40baec:	fcmp	d0, #0.0
  40baf0:	cset	w9, ne  // ne = any
  40baf4:	tbnz	w9, #0, 40bafc <ferror@plt+0x900c>
  40baf8:	b	40bb10 <ferror@plt+0x9020>
  40bafc:	ldur	x8, [x29, #-8]
  40bb00:	ldr	d0, [x8, #648]
  40bb04:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40bb08:	add	x0, x0, #0x7ad
  40bb0c:	bl	40940c <ferror@plt+0x691c>
  40bb10:	ldur	x8, [x29, #-8]
  40bb14:	ldr	w9, [x8, #688]
  40bb18:	cbz	w9, 40bb30 <ferror@plt+0x9040>
  40bb1c:	ldur	x8, [x29, #-8]
  40bb20:	ldr	w1, [x8, #688]
  40bb24:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40bb28:	add	x0, x0, #0x7b5
  40bb2c:	bl	40940c <ferror@plt+0x691c>
  40bb30:	ldur	x8, [x29, #-8]
  40bb34:	ldr	d0, [x8, #664]
  40bb38:	fcmp	d0, #0.0
  40bb3c:	cset	w9, ne  // ne = any
  40bb40:	tbnz	w9, #0, 40bb48 <ferror@plt+0x9058>
  40bb44:	b	40bb64 <ferror@plt+0x9074>
  40bb48:	ldur	x8, [x29, #-8]
  40bb4c:	ldr	d0, [x8, #664]
  40bb50:	ldur	x8, [x29, #-8]
  40bb54:	ldr	d1, [x8, #672]
  40bb58:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40bb5c:	add	x0, x0, #0x7c1
  40bb60:	bl	40940c <ferror@plt+0x691c>
  40bb64:	ldur	x8, [x29, #-8]
  40bb68:	ldr	d0, [x8, #656]
  40bb6c:	fcmp	d0, #0.0
  40bb70:	cset	w9, ne  // ne = any
  40bb74:	tbnz	w9, #0, 40bb7c <ferror@plt+0x908c>
  40bb78:	b	40bb90 <ferror@plt+0x90a0>
  40bb7c:	ldur	x8, [x29, #-8]
  40bb80:	ldr	d0, [x8, #656]
  40bb84:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40bb88:	add	x0, x0, #0x7cc
  40bb8c:	bl	40940c <ferror@plt+0x691c>
  40bb90:	ldur	x8, [x29, #-8]
  40bb94:	ldr	w9, [x8, #680]
  40bb98:	cbz	w9, 40bbb0 <ferror@plt+0x90c0>
  40bb9c:	ldur	x8, [x29, #-8]
  40bba0:	ldr	w1, [x8, #680]
  40bba4:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40bba8:	add	x0, x0, #0x7d4
  40bbac:	bl	40940c <ferror@plt+0x691c>
  40bbb0:	ldur	x8, [x29, #-8]
  40bbb4:	ldr	w9, [x8, #680]
  40bbb8:	and	w9, w9, #0x1
  40bbbc:	cbz	w9, 40bbcc <ferror@plt+0x90dc>
  40bbc0:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40bbc4:	add	x0, x0, #0x7dd
  40bbc8:	bl	40940c <ferror@plt+0x691c>
  40bbcc:	ldur	x8, [x29, #-8]
  40bbd0:	ldr	w9, [x8, #712]
  40bbd4:	cbz	w9, 40bbec <ferror@plt+0x90fc>
  40bbd8:	ldur	x8, [x29, #-8]
  40bbdc:	ldr	w1, [x8, #712]
  40bbe0:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40bbe4:	add	x0, x0, #0x7e4
  40bbe8:	bl	40940c <ferror@plt+0x691c>
  40bbec:	ldur	x8, [x29, #-8]
  40bbf0:	ldr	w9, [x8, #724]
  40bbf4:	cbz	w9, 40bc0c <ferror@plt+0x911c>
  40bbf8:	ldur	x8, [x29, #-8]
  40bbfc:	ldr	w1, [x8, #724]
  40bc00:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40bc04:	add	x0, x0, #0x7ec
  40bc08:	bl	40940c <ferror@plt+0x691c>
  40bc0c:	ldur	x8, [x29, #-8]
  40bc10:	ldr	w9, [x8, #716]
  40bc14:	cbz	w9, 40bc2c <ferror@plt+0x913c>
  40bc18:	ldur	x8, [x29, #-8]
  40bc1c:	ldr	w1, [x8, #716]
  40bc20:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40bc24:	add	x0, x0, #0x7f5
  40bc28:	bl	40940c <ferror@plt+0x691c>
  40bc2c:	ldur	x8, [x29, #-8]
  40bc30:	ldr	w9, [x8, #720]
  40bc34:	cbz	w9, 40bc4c <ferror@plt+0x915c>
  40bc38:	ldur	x8, [x29, #-8]
  40bc3c:	ldr	w1, [x8, #720]
  40bc40:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40bc44:	add	x0, x0, #0x800
  40bc48:	bl	40940c <ferror@plt+0x691c>
  40bc4c:	ldur	x8, [x29, #-8]
  40bc50:	ldr	w9, [x8, #728]
  40bc54:	cbz	w9, 40bc6c <ferror@plt+0x917c>
  40bc58:	ldur	x8, [x29, #-8]
  40bc5c:	ldr	w1, [x8, #728]
  40bc60:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40bc64:	add	x0, x0, #0x80b
  40bc68:	bl	40940c <ferror@plt+0x691c>
  40bc6c:	ldur	x8, [x29, #-8]
  40bc70:	ldr	w9, [x8, #684]
  40bc74:	cbz	w9, 40bc8c <ferror@plt+0x919c>
  40bc78:	ldur	x8, [x29, #-8]
  40bc7c:	ldr	w1, [x8, #684]
  40bc80:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40bc84:	add	x0, x0, #0x814
  40bc88:	bl	40940c <ferror@plt+0x691c>
  40bc8c:	ldur	x8, [x29, #-8]
  40bc90:	ldr	x8, [x8, #896]
  40bc94:	cbz	x8, 40bcac <ferror@plt+0x91bc>
  40bc98:	ldur	x8, [x29, #-8]
  40bc9c:	ldr	x1, [x8, #896]
  40bca0:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40bca4:	add	x0, x0, #0x821
  40bca8:	bl	40940c <ferror@plt+0x691c>
  40bcac:	ldur	x8, [x29, #-8]
  40bcb0:	ldr	x8, [x8, #904]
  40bcb4:	cbz	x8, 40bccc <ferror@plt+0x91dc>
  40bcb8:	ldur	x8, [x29, #-8]
  40bcbc:	ldr	x1, [x8, #904]
  40bcc0:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40bcc4:	add	x0, x0, #0x832
  40bcc8:	bl	40940c <ferror@plt+0x691c>
  40bccc:	ldur	x8, [x29, #-8]
  40bcd0:	ldr	x8, [x8, #768]
  40bcd4:	cbz	x8, 40bcec <ferror@plt+0x91fc>
  40bcd8:	ldur	x8, [x29, #-8]
  40bcdc:	ldr	x1, [x8, #768]
  40bce0:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40bce4:	add	x0, x0, #0x846
  40bce8:	bl	40940c <ferror@plt+0x691c>
  40bcec:	ldur	x8, [x29, #-8]
  40bcf0:	ldr	x8, [x8, #776]
  40bcf4:	cbz	x8, 40bd0c <ferror@plt+0x921c>
  40bcf8:	ldur	x8, [x29, #-8]
  40bcfc:	ldr	x1, [x8, #776]
  40bd00:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40bd04:	add	x0, x0, #0x858
  40bd08:	bl	40940c <ferror@plt+0x691c>
  40bd0c:	ldur	x8, [x29, #-8]
  40bd10:	ldr	w9, [x8, #784]
  40bd14:	cbz	w9, 40bd2c <ferror@plt+0x923c>
  40bd18:	ldur	x8, [x29, #-8]
  40bd1c:	ldr	w1, [x8, #784]
  40bd20:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40bd24:	add	x0, x0, #0x86d
  40bd28:	bl	40940c <ferror@plt+0x691c>
  40bd2c:	ldur	x8, [x29, #-8]
  40bd30:	ldr	w9, [x8, #788]
  40bd34:	cbz	w9, 40bd4c <ferror@plt+0x925c>
  40bd38:	ldur	x8, [x29, #-8]
  40bd3c:	ldr	w1, [x8, #788]
  40bd40:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40bd44:	add	x0, x0, #0x87a
  40bd48:	bl	40940c <ferror@plt+0x691c>
  40bd4c:	ldur	x8, [x29, #-8]
  40bd50:	ldr	w9, [x8, #792]
  40bd54:	cbz	w9, 40bd6c <ferror@plt+0x927c>
  40bd58:	ldur	x8, [x29, #-8]
  40bd5c:	ldr	w1, [x8, #792]
  40bd60:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40bd64:	add	x0, x0, #0x886
  40bd68:	bl	40940c <ferror@plt+0x691c>
  40bd6c:	ldur	x8, [x29, #-8]
  40bd70:	ldr	w9, [x8, #796]
  40bd74:	cbz	w9, 40bd8c <ferror@plt+0x929c>
  40bd78:	ldur	x8, [x29, #-8]
  40bd7c:	ldr	w1, [x8, #796]
  40bd80:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40bd84:	add	x0, x0, #0x898
  40bd88:	bl	40940c <ferror@plt+0x691c>
  40bd8c:	ldur	x8, [x29, #-8]
  40bd90:	ldr	x8, [x8, #920]
  40bd94:	cbz	x8, 40bde8 <ferror@plt+0x92f8>
  40bd98:	ldur	x8, [x29, #-8]
  40bd9c:	ldr	x8, [x8, #920]
  40bda0:	ldrb	w9, [x8, #16]
  40bda4:	tbnz	w9, #0, 40bdac <ferror@plt+0x92bc>
  40bda8:	b	40bde8 <ferror@plt+0x92f8>
  40bdac:	ldur	x8, [x29, #-8]
  40bdb0:	ldr	x8, [x8, #920]
  40bdb4:	str	x8, [sp, #48]
  40bdb8:	ldr	x8, [sp, #48]
  40bdbc:	ldr	w1, [x8]
  40bdc0:	ldr	x8, [sp, #48]
  40bdc4:	ldr	w2, [x8, #4]
  40bdc8:	ldr	x8, [sp, #48]
  40bdcc:	ldr	w3, [x8, #8]
  40bdd0:	ldr	x8, [sp, #48]
  40bdd4:	ldr	w4, [x8, #12]
  40bdd8:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40bddc:	add	x0, x0, #0x8a9
  40bde0:	bl	40940c <ferror@plt+0x691c>
  40bde4:	b	40be00 <ferror@plt+0x9310>
  40bde8:	ldur	x8, [x29, #-8]
  40bdec:	ldr	x8, [x8, #920]
  40bdf0:	cbz	x8, 40be00 <ferror@plt+0x9310>
  40bdf4:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40bdf8:	add	x0, x0, #0x8db
  40bdfc:	bl	40940c <ferror@plt+0x691c>
  40be00:	ldur	x8, [x29, #-8]
  40be04:	ldr	x8, [x8, #928]
  40be08:	cbz	x8, 40bf20 <ferror@plt+0x9430>
  40be0c:	ldur	x8, [x29, #-8]
  40be10:	ldr	x8, [x8, #928]
  40be14:	ldr	w9, [x8, #4]
  40be18:	mov	w8, w9
  40be1c:	str	x8, [sp, #40]
  40be20:	ldr	x8, [sp, #40]
  40be24:	lsl	x8, x8, #32
  40be28:	str	x8, [sp, #40]
  40be2c:	ldur	x8, [x29, #-8]
  40be30:	ldr	x8, [x8, #928]
  40be34:	ldr	w9, [x8]
  40be38:	mov	w8, w9
  40be3c:	ldr	x10, [sp, #40]
  40be40:	orr	x8, x10, x8
  40be44:	str	x8, [sp, #40]
  40be48:	ldr	x8, [sp, #40]
  40be4c:	ucvtf	d0, x8
  40be50:	fmov	d1, #8.000000000000000000e+00
  40be54:	fmul	d0, d0, d1
  40be58:	add	x0, sp, #0x38
  40be5c:	bl	40c5f8 <ferror@plt+0x9b08>
  40be60:	ldur	x8, [x29, #-8]
  40be64:	ldr	x8, [x8, #928]
  40be68:	ldr	s2, [x8, #8]
  40be6c:	mov	v0.16b, v2.16b
  40be70:	ucvtf	d0, d0
  40be74:	mov	x8, #0x400000000000        	// #70368744177664
  40be78:	movk	x8, #0x408f, lsl #48
  40be7c:	fmov	d1, x8
  40be80:	fdiv	d0, d0, d1
  40be84:	adrp	x8, 422000 <ferror@plt+0x1f510>
  40be88:	add	x8, x8, #0x8f0
  40be8c:	str	x0, [sp, #32]
  40be90:	mov	x0, x8
  40be94:	ldr	x1, [sp, #32]
  40be98:	bl	40940c <ferror@plt+0x691c>
  40be9c:	ldur	x8, [x29, #-8]
  40bea0:	ldr	x8, [x8, #928]
  40bea4:	ldr	w9, [x8, #12]
  40bea8:	cbz	w9, 40bed8 <ferror@plt+0x93e8>
  40beac:	ldur	x8, [x29, #-8]
  40beb0:	ldr	x8, [x8, #928]
  40beb4:	ldr	s0, [x8, #12]
  40beb8:	mov	v1.16b, v0.16b
  40bebc:	ucvtf	d1, d1
  40bec0:	mov	x8, #0x4070000000000000    	// #4643211215818981376
  40bec4:	fmov	d2, x8
  40bec8:	fdiv	d0, d1, d2
  40becc:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40bed0:	add	x0, x0, #0x907
  40bed4:	bl	40940c <ferror@plt+0x691c>
  40bed8:	ldur	x8, [x29, #-8]
  40bedc:	ldr	x8, [x8, #928]
  40bee0:	ldr	w9, [x8, #16]
  40bee4:	cbz	w9, 40bf14 <ferror@plt+0x9424>
  40bee8:	ldur	x8, [x29, #-8]
  40beec:	ldr	x8, [x8, #928]
  40bef0:	ldr	s0, [x8, #16]
  40bef4:	mov	v1.16b, v0.16b
  40bef8:	ucvtf	d1, d1
  40befc:	mov	x8, #0x4070000000000000    	// #4643211215818981376
  40bf00:	fmov	d2, x8
  40bf04:	fdiv	d0, d1, d2
  40bf08:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40bf0c:	add	x0, x0, #0x917
  40bf10:	bl	40940c <ferror@plt+0x691c>
  40bf14:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40bf18:	add	x0, x0, #0xc07
  40bf1c:	bl	40940c <ferror@plt+0x691c>
  40bf20:	ldur	x8, [x29, #-8]
  40bf24:	ldr	d0, [x8, #696]
  40bf28:	fcmp	d0, #0.0
  40bf2c:	cset	w9, ne  // ne = any
  40bf30:	tbnz	w9, #0, 40bf38 <ferror@plt+0x9448>
  40bf34:	b	40bf60 <ferror@plt+0x9470>
  40bf38:	ldur	x8, [x29, #-8]
  40bf3c:	ldr	d0, [x8, #696]
  40bf40:	add	x0, sp, #0x38
  40bf44:	bl	40c5f8 <ferror@plt+0x9b08>
  40bf48:	adrp	x8, 422000 <ferror@plt+0x1f510>
  40bf4c:	add	x8, x8, #0x925
  40bf50:	str	x0, [sp, #24]
  40bf54:	mov	x0, x8
  40bf58:	ldr	x1, [sp, #24]
  40bf5c:	bl	40940c <ferror@plt+0x691c>
  40bf60:	ldur	x8, [x29, #-8]
  40bf64:	ldr	w9, [x8, #732]
  40bf68:	cbz	w9, 40bf80 <ferror@plt+0x9490>
  40bf6c:	ldur	x8, [x29, #-8]
  40bf70:	ldr	w1, [x8, #732]
  40bf74:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40bf78:	add	x0, x0, #0x931
  40bf7c:	bl	40940c <ferror@plt+0x691c>
  40bf80:	ldur	x8, [x29, #-8]
  40bf84:	ldr	w9, [x8, #736]
  40bf88:	cbz	w9, 40bfa0 <ferror@plt+0x94b0>
  40bf8c:	ldur	x8, [x29, #-8]
  40bf90:	ldr	w1, [x8, #736]
  40bf94:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40bf98:	add	x0, x0, #0x93d
  40bf9c:	bl	40940c <ferror@plt+0x691c>
  40bfa0:	ldur	x8, [x29, #-8]
  40bfa4:	ldr	w9, [x8, #740]
  40bfa8:	cbz	w9, 40bfc0 <ferror@plt+0x94d0>
  40bfac:	ldur	x8, [x29, #-8]
  40bfb0:	ldr	w1, [x8, #740]
  40bfb4:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40bfb8:	add	x0, x0, #0x949
  40bfbc:	bl	40940c <ferror@plt+0x691c>
  40bfc0:	ldur	x8, [x29, #-8]
  40bfc4:	ldr	d0, [x8, #744]
  40bfc8:	fcmp	d0, #0.0
  40bfcc:	cset	w9, ne  // ne = any
  40bfd0:	tbnz	w9, #0, 40bfd8 <ferror@plt+0x94e8>
  40bfd4:	b	40c040 <ferror@plt+0x9550>
  40bfd8:	ldur	x8, [x29, #-8]
  40bfdc:	ldr	d0, [x8, #744]
  40bfe0:	add	x0, sp, #0x38
  40bfe4:	bl	40c5f8 <ferror@plt+0x9b08>
  40bfe8:	adrp	x8, 422000 <ferror@plt+0x1f510>
  40bfec:	add	x8, x8, #0x955
  40bff0:	str	x0, [sp, #16]
  40bff4:	mov	x0, x8
  40bff8:	ldr	x1, [sp, #16]
  40bffc:	bl	40940c <ferror@plt+0x691c>
  40c000:	ldur	x8, [x29, #-8]
  40c004:	ldr	d0, [x8, #752]
  40c008:	fcmp	d0, #0.0
  40c00c:	cset	w9, ne  // ne = any
  40c010:	tbnz	w9, #0, 40c018 <ferror@plt+0x9528>
  40c014:	b	40c040 <ferror@plt+0x9550>
  40c018:	ldur	x8, [x29, #-8]
  40c01c:	ldr	d0, [x8, #752]
  40c020:	add	x0, sp, #0x38
  40c024:	bl	40c5f8 <ferror@plt+0x9b08>
  40c028:	adrp	x8, 422000 <ferror@plt+0x1f510>
  40c02c:	add	x8, x8, #0x968
  40c030:	str	x0, [sp, #8]
  40c034:	mov	x0, x8
  40c038:	ldr	x1, [sp, #8]
  40c03c:	bl	40940c <ferror@plt+0x691c>
  40c040:	ldur	x8, [x29, #-8]
  40c044:	ldr	d0, [x8, #760]
  40c048:	fcmp	d0, #0.0
  40c04c:	cset	w9, ne  // ne = any
  40c050:	tbnz	w9, #0, 40c058 <ferror@plt+0x9568>
  40c054:	b	40c080 <ferror@plt+0x9590>
  40c058:	ldur	x8, [x29, #-8]
  40c05c:	ldr	d0, [x8, #760]
  40c060:	add	x0, sp, #0x38
  40c064:	bl	40c5f8 <ferror@plt+0x9b08>
  40c068:	adrp	x8, 422000 <ferror@plt+0x1f510>
  40c06c:	add	x8, x8, #0x96f
  40c070:	str	x0, [sp]
  40c074:	mov	x0, x8
  40c078:	ldr	x1, [sp]
  40c07c:	bl	40940c <ferror@plt+0x691c>
  40c080:	ldur	x8, [x29, #-8]
  40c084:	ldr	w9, [x8, #832]
  40c088:	cbz	w9, 40c0a0 <ferror@plt+0x95b0>
  40c08c:	ldur	x8, [x29, #-8]
  40c090:	ldr	w1, [x8, #832]
  40c094:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40c098:	add	x0, x0, #0x984
  40c09c:	bl	40940c <ferror@plt+0x691c>
  40c0a0:	ldur	x8, [x29, #-8]
  40c0a4:	ldr	w9, [x8, #836]
  40c0a8:	cbz	w9, 40c0c0 <ferror@plt+0x95d0>
  40c0ac:	ldur	x8, [x29, #-8]
  40c0b0:	ldr	w1, [x8, #836]
  40c0b4:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40c0b8:	add	x0, x0, #0x992
  40c0bc:	bl	40940c <ferror@plt+0x691c>
  40c0c0:	ldur	x8, [x29, #-8]
  40c0c4:	ldrb	w9, [x8, #918]
  40c0c8:	tbnz	w9, #0, 40c0d0 <ferror@plt+0x95e0>
  40c0cc:	b	40c0dc <ferror@plt+0x95ec>
  40c0d0:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40c0d4:	add	x0, x0, #0x9a3
  40c0d8:	bl	40940c <ferror@plt+0x691c>
  40c0dc:	ldur	x8, [x29, #-8]
  40c0e0:	ldr	x8, [x8, #872]
  40c0e4:	cbz	x8, 40c1a4 <ferror@plt+0x96b4>
  40c0e8:	ldur	x8, [x29, #-8]
  40c0ec:	ldr	x8, [x8, #872]
  40c0f0:	mov	x9, #0x3e8                 	// #1000
  40c0f4:	udiv	x1, x8, x9
  40c0f8:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40c0fc:	add	x0, x0, #0x9b0
  40c100:	bl	40940c <ferror@plt+0x691c>
  40c104:	ldur	x8, [x29, #-8]
  40c108:	ldr	x8, [x8, #880]
  40c10c:	cbz	x8, 40c154 <ferror@plt+0x9664>
  40c110:	ldur	x8, [x29, #-8]
  40c114:	ldr	x8, [x8, #880]
  40c118:	mov	x9, #0x3e8                 	// #1000
  40c11c:	udiv	x1, x8, x9
  40c120:	ldur	x8, [x29, #-8]
  40c124:	ldr	x8, [x8, #880]
  40c128:	ucvtf	d0, x8
  40c12c:	mov	x8, #0x4059000000000000    	// #4636737291354636288
  40c130:	fmov	d1, x8
  40c134:	fmul	d0, d1, d0
  40c138:	ldur	x8, [x29, #-8]
  40c13c:	ldr	x8, [x8, #872]
  40c140:	ucvtf	d1, x8
  40c144:	fdiv	d0, d0, d1
  40c148:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40c14c:	add	x0, x0, #0x9bd
  40c150:	bl	40940c <ferror@plt+0x691c>
  40c154:	ldur	x8, [x29, #-8]
  40c158:	ldr	x8, [x8, #888]
  40c15c:	cbz	x8, 40c1a4 <ferror@plt+0x96b4>
  40c160:	ldur	x8, [x29, #-8]
  40c164:	ldr	x8, [x8, #888]
  40c168:	mov	x9, #0x3e8                 	// #1000
  40c16c:	udiv	x1, x8, x9
  40c170:	ldur	x8, [x29, #-8]
  40c174:	ldr	x8, [x8, #888]
  40c178:	ucvtf	d0, x8
  40c17c:	mov	x8, #0x4059000000000000    	// #4636737291354636288
  40c180:	fmov	d1, x8
  40c184:	fmul	d0, d1, d0
  40c188:	ldur	x8, [x29, #-8]
  40c18c:	ldr	x8, [x8, #872]
  40c190:	ucvtf	d1, x8
  40c194:	fdiv	d0, d0, d1
  40c198:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40c19c:	add	x0, x0, #0x9da
  40c1a0:	bl	40940c <ferror@plt+0x691c>
  40c1a4:	ldur	x8, [x29, #-8]
  40c1a8:	ldr	w9, [x8, #800]
  40c1ac:	cbz	w9, 40c1c4 <ferror@plt+0x96d4>
  40c1b0:	ldur	x8, [x29, #-8]
  40c1b4:	ldr	w1, [x8, #800]
  40c1b8:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40c1bc:	add	x0, x0, #0x9f9
  40c1c0:	bl	40940c <ferror@plt+0x691c>
  40c1c4:	ldur	x8, [x29, #-8]
  40c1c8:	ldr	w9, [x8, #804]
  40c1cc:	cbnz	w9, 40c1dc <ferror@plt+0x96ec>
  40c1d0:	ldur	x8, [x29, #-8]
  40c1d4:	ldr	w9, [x8, #808]
  40c1d8:	cbz	w9, 40c1f8 <ferror@plt+0x9708>
  40c1dc:	ldur	x8, [x29, #-8]
  40c1e0:	ldr	w1, [x8, #804]
  40c1e4:	ldur	x8, [x29, #-8]
  40c1e8:	ldr	w2, [x8, #808]
  40c1ec:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40c1f0:	add	x0, x0, #0xa05
  40c1f4:	bl	40940c <ferror@plt+0x691c>
  40c1f8:	ldur	x8, [x29, #-8]
  40c1fc:	ldr	w9, [x8, #812]
  40c200:	cbz	w9, 40c218 <ferror@plt+0x9728>
  40c204:	ldur	x8, [x29, #-8]
  40c208:	ldr	w1, [x8, #812]
  40c20c:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40c210:	add	x0, x0, #0xa14
  40c214:	bl	40940c <ferror@plt+0x691c>
  40c218:	ldur	x8, [x29, #-8]
  40c21c:	ldr	w9, [x8, #816]
  40c220:	cbz	w9, 40c248 <ferror@plt+0x9758>
  40c224:	ldur	x8, [x29, #-8]
  40c228:	ldr	w9, [x8, #552]
  40c22c:	cmp	w9, #0xa
  40c230:	b.eq	40c248 <ferror@plt+0x9758>  // b.none
  40c234:	ldur	x8, [x29, #-8]
  40c238:	ldr	w1, [x8, #816]
  40c23c:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40c240:	add	x0, x0, #0xa1d
  40c244:	bl	40940c <ferror@plt+0x691c>
  40c248:	ldur	x8, [x29, #-8]
  40c24c:	ldr	w9, [x8, #840]
  40c250:	cbz	w9, 40c268 <ferror@plt+0x9778>
  40c254:	ldur	x8, [x29, #-8]
  40c258:	ldr	w1, [x8, #840]
  40c25c:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40c260:	add	x0, x0, #0xa28
  40c264:	bl	40940c <ferror@plt+0x691c>
  40c268:	ldur	x8, [x29, #-8]
  40c26c:	ldr	w9, [x8, #820]
  40c270:	cbz	w9, 40c288 <ferror@plt+0x9798>
  40c274:	ldur	x8, [x29, #-8]
  40c278:	ldr	w1, [x8, #820]
  40c27c:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40c280:	add	x0, x0, #0xa37
  40c284:	bl	40940c <ferror@plt+0x691c>
  40c288:	ldur	x8, [x29, #-8]
  40c28c:	ldr	w9, [x8, #824]
  40c290:	cmp	w9, #0x3
  40c294:	b.eq	40c2ac <ferror@plt+0x97bc>  // b.none
  40c298:	ldur	x8, [x29, #-8]
  40c29c:	ldr	w1, [x8, #824]
  40c2a0:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40c2a4:	add	x0, x0, #0xa43
  40c2a8:	bl	40940c <ferror@plt+0x691c>
  40c2ac:	ldur	x8, [x29, #-8]
  40c2b0:	ldr	w9, [x8, #844]
  40c2b4:	cbz	w9, 40c2cc <ferror@plt+0x97dc>
  40c2b8:	ldur	x8, [x29, #-8]
  40c2bc:	ldr	w1, [x8, #844]
  40c2c0:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40c2c4:	add	x0, x0, #0xa52
  40c2c8:	bl	40940c <ferror@plt+0x691c>
  40c2cc:	ldur	x8, [x29, #-8]
  40c2d0:	ldr	d0, [x8, #848]
  40c2d4:	fcmp	d0, #0.0
  40c2d8:	cset	w9, ne  // ne = any
  40c2dc:	tbnz	w9, #0, 40c2e4 <ferror@plt+0x97f4>
  40c2e0:	b	40c2f8 <ferror@plt+0x9808>
  40c2e4:	ldur	x8, [x29, #-8]
  40c2e8:	ldr	d0, [x8, #848]
  40c2ec:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40c2f0:	add	x0, x0, #0xa61
  40c2f4:	bl	40940c <ferror@plt+0x691c>
  40c2f8:	ldur	x8, [x29, #-8]
  40c2fc:	ldr	w9, [x8, #864]
  40c300:	cbz	w9, 40c318 <ferror@plt+0x9828>
  40c304:	ldur	x8, [x29, #-8]
  40c308:	ldr	w1, [x8, #864]
  40c30c:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40c310:	add	x0, x0, #0xa6d
  40c314:	bl	40940c <ferror@plt+0x691c>
  40c318:	ldur	x8, [x29, #-8]
  40c31c:	ldr	w9, [x8, #868]
  40c320:	cbz	w9, 40c338 <ferror@plt+0x9848>
  40c324:	ldur	x8, [x29, #-8]
  40c328:	ldr	w1, [x8, #868]
  40c32c:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40c330:	add	x0, x0, #0xa7b
  40c334:	bl	40940c <ferror@plt+0x691c>
  40c338:	ldur	x8, [x29, #-8]
  40c33c:	ldr	w9, [x8, #828]
  40c340:	cbz	w9, 40c358 <ferror@plt+0x9868>
  40c344:	ldur	x8, [x29, #-8]
  40c348:	ldr	w1, [x8, #828]
  40c34c:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40c350:	add	x0, x0, #0xa8c
  40c354:	bl	40940c <ferror@plt+0x691c>
  40c358:	ldur	x8, [x29, #-8]
  40c35c:	ldr	d0, [x8, #856]
  40c360:	fcmp	d0, #0.0
  40c364:	cset	w9, ne  // ne = any
  40c368:	tbnz	w9, #0, 40c370 <ferror@plt+0x9880>
  40c36c:	b	40c384 <ferror@plt+0x9894>
  40c370:	ldur	x8, [x29, #-8]
  40c374:	ldr	d0, [x8, #856]
  40c378:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40c37c:	add	x0, x0, #0xa98
  40c380:	bl	40940c <ferror@plt+0x691c>
  40c384:	ldp	x29, x30, [sp, #128]
  40c388:	add	sp, sp, #0x90
  40c38c:	ret
  40c390:	sub	sp, sp, #0x30
  40c394:	stp	x29, x30, [sp, #32]
  40c398:	add	x29, sp, #0x20
  40c39c:	mov	w8, #0x10                  	// #16
  40c3a0:	mov	w9, #0x4                   	// #4
  40c3a4:	adrp	x10, 422000 <ferror@plt+0x1f510>
  40c3a8:	add	x10, x10, #0xab4
  40c3ac:	adrp	x2, 422000 <ferror@plt+0x1f510>
  40c3b0:	add	x2, x2, #0xabb
  40c3b4:	stur	x0, [x29, #-8]
  40c3b8:	ldur	x11, [x29, #-8]
  40c3bc:	ldrb	w0, [x11]
  40c3c0:	ldur	x11, [x29, #-8]
  40c3c4:	ldrb	w12, [x11]
  40c3c8:	cmp	w12, #0xa
  40c3cc:	csel	w1, w8, w9, eq  // eq = none
  40c3d0:	ldur	x11, [x29, #-8]
  40c3d4:	add	x11, x11, #0x4
  40c3d8:	str	x2, [sp, #16]
  40c3dc:	mov	x2, x11
  40c3e0:	str	x10, [sp, #8]
  40c3e4:	bl	414034 <ferror@plt+0x11544>
  40c3e8:	ldur	x10, [x29, #-8]
  40c3ec:	ldrb	w2, [x10, #1]
  40c3f0:	ldr	x10, [sp, #8]
  40c3f4:	str	x0, [sp]
  40c3f8:	mov	x0, x10
  40c3fc:	ldr	x1, [sp]
  40c400:	bl	40940c <ferror@plt+0x691c>
  40c404:	ldur	x10, [x29, #-8]
  40c408:	add	x0, x10, #0x14
  40c40c:	ldur	x10, [x29, #-8]
  40c410:	ldrh	w8, [x10, #2]
  40c414:	mov	w1, w8
  40c418:	ldr	x2, [sp, #16]
  40c41c:	bl	414450 <ferror@plt+0x11960>
  40c420:	ldp	x29, x30, [sp, #32]
  40c424:	add	sp, sp, #0x30
  40c428:	ret
  40c42c:	sub	sp, sp, #0x20
  40c430:	stp	x29, x30, [sp, #16]
  40c434:	add	x29, sp, #0x10
  40c438:	str	x0, [sp, #8]
  40c43c:	ldr	x8, [sp, #8]
  40c440:	cbnz	x8, 40c448 <ferror@plt+0x9958>
  40c444:	b	40c4a8 <ferror@plt+0x99b8>
  40c448:	ldr	x0, [sp, #8]
  40c44c:	bl	40c6e8 <ferror@plt+0x9bf8>
  40c450:	strh	w0, [sp, #6]
  40c454:	ldrh	w8, [sp, #6]
  40c458:	cmp	w8, #0x303
  40c45c:	str	w8, [sp]
  40c460:	b.eq	40c478 <ferror@plt+0x9988>  // b.none
  40c464:	b	40c468 <ferror@plt+0x9978>
  40c468:	ldr	w8, [sp]
  40c46c:	cmp	w8, #0x304
  40c470:	b.eq	40c488 <ferror@plt+0x9998>  // b.none
  40c474:	b	40c498 <ferror@plt+0x99a8>
  40c478:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40c47c:	add	x0, x0, #0xabe
  40c480:	bl	40940c <ferror@plt+0x691c>
  40c484:	b	40c4a8 <ferror@plt+0x99b8>
  40c488:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40c48c:	add	x0, x0, #0xacc
  40c490:	bl	40940c <ferror@plt+0x691c>
  40c494:	b	40c4a8 <ferror@plt+0x99b8>
  40c498:	ldrh	w1, [sp, #6]
  40c49c:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40c4a0:	add	x0, x0, #0xada
  40c4a4:	bl	40940c <ferror@plt+0x691c>
  40c4a8:	ldp	x29, x30, [sp, #16]
  40c4ac:	add	sp, sp, #0x20
  40c4b0:	ret
  40c4b4:	sub	sp, sp, #0x20
  40c4b8:	stp	x29, x30, [sp, #16]
  40c4bc:	add	x29, sp, #0x10
  40c4c0:	str	x0, [sp, #8]
  40c4c4:	ldr	x8, [sp, #8]
  40c4c8:	cbnz	x8, 40c4d0 <ferror@plt+0x99e0>
  40c4cc:	b	40c51c <ferror@plt+0x9a2c>
  40c4d0:	ldr	x0, [sp, #8]
  40c4d4:	bl	40c6e8 <ferror@plt+0x9bf8>
  40c4d8:	strh	w0, [sp, #6]
  40c4dc:	ldrh	w8, [sp, #6]
  40c4e0:	cmp	w8, #0x33
  40c4e4:	str	w8, [sp]
  40c4e8:	b.eq	40c500 <ferror@plt+0x9a10>  // b.none
  40c4ec:	b	40c4f0 <ferror@plt+0x9a00>
  40c4f0:	ldr	w8, [sp]
  40c4f4:	cmp	w8, #0x34
  40c4f8:	b.eq	40c510 <ferror@plt+0x9a20>  // b.none
  40c4fc:	b	40c51c <ferror@plt+0x9a2c>
  40c500:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40c504:	add	x0, x0, #0xaf1
  40c508:	bl	40940c <ferror@plt+0x691c>
  40c50c:	b	40c51c <ferror@plt+0x9a2c>
  40c510:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40c514:	add	x0, x0, #0xb06
  40c518:	bl	40940c <ferror@plt+0x691c>
  40c51c:	ldp	x29, x30, [sp, #16]
  40c520:	add	sp, sp, #0x20
  40c524:	ret
  40c528:	sub	sp, sp, #0x30
  40c52c:	stp	x29, x30, [sp, #32]
  40c530:	add	x29, sp, #0x20
  40c534:	stur	x0, [x29, #-8]
  40c538:	str	x1, [sp, #16]
  40c53c:	ldr	x8, [sp, #16]
  40c540:	cbnz	x8, 40c548 <ferror@plt+0x9a58>
  40c544:	b	40c5ec <ferror@plt+0x9afc>
  40c548:	ldr	x0, [sp, #16]
  40c54c:	bl	40c6e8 <ferror@plt+0x9bf8>
  40c550:	strh	w0, [sp, #14]
  40c554:	ldrh	w8, [sp, #14]
  40c558:	subs	w8, w8, #0x1
  40c55c:	mov	w9, w8
  40c560:	ubfx	x9, x9, #0, #32
  40c564:	cmp	x9, #0x3
  40c568:	str	x9, [sp]
  40c56c:	b.hi	40c5d8 <ferror@plt+0x9ae8>  // b.pmore
  40c570:	adrp	x8, 41f000 <ferror@plt+0x1c510>
  40c574:	add	x8, x8, #0x980
  40c578:	ldr	x11, [sp]
  40c57c:	ldrsw	x10, [x8, x11, lsl #2]
  40c580:	add	x9, x8, x10
  40c584:	br	x9
  40c588:	ldur	x1, [x29, #-8]
  40c58c:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40c590:	add	x0, x0, #0xb1b
  40c594:	bl	40940c <ferror@plt+0x691c>
  40c598:	b	40c5ec <ferror@plt+0x9afc>
  40c59c:	ldur	x1, [x29, #-8]
  40c5a0:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40c5a4:	add	x0, x0, #0xb25
  40c5a8:	bl	40940c <ferror@plt+0x691c>
  40c5ac:	b	40c5ec <ferror@plt+0x9afc>
  40c5b0:	ldur	x1, [x29, #-8]
  40c5b4:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40c5b8:	add	x0, x0, #0xb2d
  40c5bc:	bl	40940c <ferror@plt+0x691c>
  40c5c0:	b	40c5ec <ferror@plt+0x9afc>
  40c5c4:	ldur	x1, [x29, #-8]
  40c5c8:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40c5cc:	add	x0, x0, #0xb35
  40c5d0:	bl	40940c <ferror@plt+0x691c>
  40c5d4:	b	40c5ec <ferror@plt+0x9afc>
  40c5d8:	ldur	x1, [x29, #-8]
  40c5dc:	ldrh	w2, [sp, #14]
  40c5e0:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40c5e4:	add	x0, x0, #0xb44
  40c5e8:	bl	40940c <ferror@plt+0x691c>
  40c5ec:	ldp	x29, x30, [sp, #32]
  40c5f0:	add	sp, sp, #0x30
  40c5f4:	ret
  40c5f8:	sub	sp, sp, #0x20
  40c5fc:	stp	x29, x30, [sp, #16]
  40c600:	add	x29, sp, #0x10
  40c604:	adrp	x8, 440000 <stdin@@GLIBC_2.17+0x7168>
  40c608:	add	x8, x8, #0x768
  40c60c:	str	x0, [sp, #8]
  40c610:	str	d0, [sp]
  40c614:	ldr	w9, [x8]
  40c618:	cbz	w9, 40c634 <ferror@plt+0x9b44>
  40c61c:	ldr	x0, [sp, #8]
  40c620:	ldr	d0, [sp]
  40c624:	adrp	x1, 422000 <ferror@plt+0x1f510>
  40c628:	add	x1, x1, #0xaa3
  40c62c:	bl	4024f0 <sprintf@plt>
  40c630:	b	40c6d8 <ferror@plt+0x9be8>
  40c634:	ldr	d0, [sp]
  40c638:	mov	x8, #0x848000000000        	// #145685290680320
  40c63c:	movk	x8, #0x412e, lsl #48
  40c640:	fmov	d1, x8
  40c644:	fcmp	d0, d1
  40c648:	cset	w9, gt
  40c64c:	tbnz	w9, #0, 40c654 <ferror@plt+0x9b64>
  40c650:	b	40c67c <ferror@plt+0x9b8c>
  40c654:	ldr	x0, [sp, #8]
  40c658:	ldr	d0, [sp]
  40c65c:	mov	x8, #0x848000000000        	// #145685290680320
  40c660:	movk	x8, #0x412e, lsl #48
  40c664:	fmov	d1, x8
  40c668:	fdiv	d0, d0, d1
  40c66c:	adrp	x1, 422000 <ferror@plt+0x1f510>
  40c670:	add	x1, x1, #0xaa8
  40c674:	bl	4024f0 <sprintf@plt>
  40c678:	b	40c6d8 <ferror@plt+0x9be8>
  40c67c:	ldr	d0, [sp]
  40c680:	mov	x8, #0x400000000000        	// #70368744177664
  40c684:	movk	x8, #0x408f, lsl #48
  40c688:	fmov	d1, x8
  40c68c:	fcmp	d0, d1
  40c690:	cset	w9, gt
  40c694:	tbnz	w9, #0, 40c69c <ferror@plt+0x9bac>
  40c698:	b	40c6c4 <ferror@plt+0x9bd4>
  40c69c:	ldr	x0, [sp, #8]
  40c6a0:	ldr	d0, [sp]
  40c6a4:	mov	x8, #0x400000000000        	// #70368744177664
  40c6a8:	movk	x8, #0x408f, lsl #48
  40c6ac:	fmov	d1, x8
  40c6b0:	fdiv	d0, d0, d1
  40c6b4:	adrp	x1, 422000 <ferror@plt+0x1f510>
  40c6b8:	add	x1, x1, #0xaae
  40c6bc:	bl	4024f0 <sprintf@plt>
  40c6c0:	b	40c6d8 <ferror@plt+0x9be8>
  40c6c4:	ldr	x0, [sp, #8]
  40c6c8:	ldr	d0, [sp]
  40c6cc:	adrp	x1, 422000 <ferror@plt+0x1f510>
  40c6d0:	add	x1, x1, #0x7c9
  40c6d4:	bl	4024f0 <sprintf@plt>
  40c6d8:	ldr	x0, [sp, #8]
  40c6dc:	ldp	x29, x30, [sp, #16]
  40c6e0:	add	sp, sp, #0x20
  40c6e4:	ret
  40c6e8:	sub	sp, sp, #0x10
  40c6ec:	str	x0, [sp, #8]
  40c6f0:	ldr	x8, [sp, #8]
  40c6f4:	ldrh	w0, [x8, #4]
  40c6f8:	add	sp, sp, #0x10
  40c6fc:	ret
  40c700:	sub	sp, sp, #0x50
  40c704:	stp	x29, x30, [sp, #64]
  40c708:	add	x29, sp, #0x40
  40c70c:	mov	w8, #0x100                 	// #256
  40c710:	mov	x9, xzr
  40c714:	add	x10, sp, #0x10
  40c718:	stur	x0, [x29, #-8]
  40c71c:	stur	x1, [x29, #-16]
  40c720:	ldur	x11, [x29, #-8]
  40c724:	add	x11, x11, #0x10
  40c728:	stur	x11, [x29, #-24]
  40c72c:	ldur	x11, [x29, #-16]
  40c730:	str	x11, [sp, #16]
  40c734:	str	w8, [sp, #24]
  40c738:	str	x9, [x10, #16]
  40c73c:	ldur	x9, [x29, #-24]
  40c740:	ldrb	w8, [x9]
  40c744:	subs	w8, w8, #0x1
  40c748:	mov	w9, w8
  40c74c:	ubfx	x9, x9, #0, #32
  40c750:	cmp	x9, #0x2b
  40c754:	str	x9, [sp]
  40c758:	b.hi	40c7fc <ferror@plt+0x9d0c>  // b.pmore
  40c75c:	adrp	x8, 41f000 <ferror@plt+0x1c510>
  40c760:	add	x8, x8, #0x990
  40c764:	ldr	x11, [sp]
  40c768:	ldrsw	x10, [x8, x11, lsl #2]
  40c76c:	add	x9, x8, x10
  40c770:	br	x9
  40c774:	add	x8, sp, #0x10
  40c778:	ldr	x9, [sp, #16]
  40c77c:	ldr	x9, [x9, #32]
  40c780:	str	x9, [x8, #16]
  40c784:	ldur	x0, [x29, #-8]
  40c788:	mov	x1, x8
  40c78c:	bl	407674 <ferror@plt+0x4b84>
  40c790:	str	w0, [sp, #12]
  40c794:	b	40c804 <ferror@plt+0x9d14>
  40c798:	ldur	x0, [x29, #-8]
  40c79c:	ldur	x1, [x29, #-16]
  40c7a0:	bl	40c818 <ferror@plt+0x9d28>
  40c7a4:	str	w0, [sp, #12]
  40c7a8:	b	40c804 <ferror@plt+0x9d14>
  40c7ac:	ldur	x0, [x29, #-8]
  40c7b0:	ldur	x1, [x29, #-16]
  40c7b4:	bl	40cbf4 <ferror@plt+0xa104>
  40c7b8:	str	w0, [sp, #12]
  40c7bc:	b	40c804 <ferror@plt+0x9d14>
  40c7c0:	ldur	x0, [x29, #-8]
  40c7c4:	ldur	x1, [x29, #-16]
  40c7c8:	bl	40d200 <ferror@plt+0xa710>
  40c7cc:	str	w0, [sp, #12]
  40c7d0:	b	40c804 <ferror@plt+0x9d14>
  40c7d4:	ldur	x0, [x29, #-8]
  40c7d8:	ldur	x1, [x29, #-16]
  40c7dc:	bl	40d370 <ferror@plt+0xa880>
  40c7e0:	str	w0, [sp, #12]
  40c7e4:	b	40c804 <ferror@plt+0x9d14>
  40c7e8:	ldur	x0, [x29, #-8]
  40c7ec:	ldur	x1, [x29, #-16]
  40c7f0:	bl	40d484 <ferror@plt+0xa994>
  40c7f4:	str	w0, [sp, #12]
  40c7f8:	b	40c804 <ferror@plt+0x9d14>
  40c7fc:	mov	w8, #0xffffffff            	// #-1
  40c800:	str	w8, [sp, #12]
  40c804:	bl	406894 <ferror@plt+0x3da4>
  40c808:	ldr	w0, [sp, #12]
  40c80c:	ldp	x29, x30, [sp, #64]
  40c810:	add	sp, sp, #0x50
  40c814:	ret
  40c818:	stp	x29, x30, [sp, #-32]!
  40c81c:	str	x28, [sp, #16]
  40c820:	mov	x29, sp
  40c824:	sub	sp, sp, #0x3d0
  40c828:	add	x8, sp, #0x80
  40c82c:	mov	x2, #0x268                 	// #616
  40c830:	adrp	x9, 421000 <ferror@plt+0x1e510>
  40c834:	add	x9, x9, #0x14e
  40c838:	mov	w10, #0x7                   	// #7
  40c83c:	mov	w11, #0x1                   	// #1
  40c840:	mov	w12, wzr
  40c844:	sub	x13, x29, #0x68
  40c848:	add	x14, sp, #0x80
  40c84c:	str	x0, [x8, #832]
  40c850:	str	x1, [x8, #824]
  40c854:	ldr	x15, [x8, #824]
  40c858:	str	x15, [x8, #816]
  40c85c:	ldr	x15, [x8, #832]
  40c860:	add	x15, x15, #0x10
  40c864:	str	x15, [x8, #808]
  40c868:	mov	x0, x14
  40c86c:	mov	w1, w12
  40c870:	str	x8, [sp, #64]
  40c874:	str	x9, [sp, #56]
  40c878:	str	w10, [sp, #52]
  40c87c:	str	w11, [sp, #48]
  40c880:	str	x13, [sp, #40]
  40c884:	str	x14, [sp, #32]
  40c888:	bl	402660 <memset@plt>
  40c88c:	ldr	x8, [sp, #56]
  40c890:	ldr	x9, [sp, #32]
  40c894:	str	x8, [x9, #592]
  40c898:	str	x8, [x9, #600]
  40c89c:	ldr	x13, [sp, #64]
  40c8a0:	ldr	x14, [x13, #808]
  40c8a4:	add	x2, x14, #0x10
  40c8a8:	ldr	x14, [x13, #832]
  40c8ac:	ldr	w10, [x14]
  40c8b0:	mov	w14, w10
  40c8b4:	subs	x14, x14, #0x20
  40c8b8:	ldr	x0, [sp, #40]
  40c8bc:	ldr	w1, [sp, #52]
  40c8c0:	mov	w3, w14
  40c8c4:	bl	41e88c <ferror@plt+0x1bd9c>
  40c8c8:	ldr	x8, [sp, #64]
  40c8cc:	ldr	x9, [x8, #808]
  40c8d0:	ldrb	w10, [x9, #1]
  40c8d4:	str	w10, [sp, #136]
  40c8d8:	ldr	x9, [x8, #808]
  40c8dc:	ldrb	w10, [x9, #2]
  40c8e0:	str	w10, [sp, #680]
  40c8e4:	ldr	x9, [x8, #808]
  40c8e8:	ldr	w10, [x9, #4]
  40c8ec:	str	w10, [sp, #672]
  40c8f0:	str	w10, [sp, #692]
  40c8f4:	ldr	w10, [sp, #48]
  40c8f8:	ldr	x9, [sp, #32]
  40c8fc:	strh	w10, [x9, #286]
  40c900:	strh	w10, [x9, #22]
  40c904:	ldr	x1, [x8, #816]
  40c908:	mov	x0, x9
  40c90c:	bl	40d700 <ferror@plt+0xac10>
  40c910:	tbnz	w0, #0, 40c918 <ferror@plt+0x9e28>
  40c914:	b	40c920 <ferror@plt+0x9e30>
  40c918:	stur	wzr, [x29, #-4]
  40c91c:	b	40cbe0 <ferror@plt+0xa0f0>
  40c920:	sub	x8, x29, #0x68
  40c924:	ldr	x8, [x8, #32]
  40c928:	cbz	x8, 40c954 <ferror@plt+0x9e64>
  40c92c:	sub	x8, x29, #0x68
  40c930:	ldr	x8, [x8, #32]
  40c934:	add	x8, x8, #0x4
  40c938:	str	x8, [sp, #120]
  40c93c:	ldr	x8, [sp, #120]
  40c940:	ldr	w9, [x8]
  40c944:	str	w9, [sp, #684]
  40c948:	ldr	x8, [sp, #120]
  40c94c:	ldr	w9, [x8, #4]
  40c950:	str	w9, [sp, #688]
  40c954:	ldr	x8, [sp, #64]
  40c958:	ldr	x9, [x8, #744]
  40c95c:	cbz	x9, 40ca14 <ferror@plt+0x9f24>
  40c960:	ldr	x8, [sp, #64]
  40c964:	ldr	x9, [x8, #744]
  40c968:	ldrh	w10, [x9]
  40c96c:	mov	w0, w10
  40c970:	sxtw	x9, w0
  40c974:	subs	x9, x9, #0x4
  40c978:	str	w9, [sp, #116]
  40c97c:	ldr	x11, [x8, #744]
  40c980:	add	x1, x11, #0x4
  40c984:	ldrsw	x2, [sp, #116]
  40c988:	sub	x11, x29, #0xe8
  40c98c:	mov	x0, x11
  40c990:	str	x11, [sp, #24]
  40c994:	bl	4023b0 <memcpy@plt>
  40c998:	ldrsw	x8, [sp, #116]
  40c99c:	ldr	x11, [sp, #24]
  40c9a0:	add	x8, x11, x8
  40c9a4:	mov	w9, #0x0                   	// #0
  40c9a8:	strb	w9, [x8]
  40c9ac:	ldurb	w9, [x29, #-232]
  40c9b0:	cbnz	w9, 40c9fc <ferror@plt+0x9f0c>
  40c9b4:	str	wzr, [sp, #112]
  40c9b8:	ldr	w8, [sp, #112]
  40c9bc:	ldr	w9, [sp, #116]
  40c9c0:	cmp	w8, w9
  40c9c4:	b.ge	40c9fc <ferror@plt+0x9f0c>  // b.tcont
  40c9c8:	ldrsw	x8, [sp, #112]
  40c9cc:	sub	x9, x29, #0xe8
  40c9d0:	ldrb	w10, [x9, x8]
  40c9d4:	cbnz	w10, 40c9ec <ferror@plt+0x9efc>
  40c9d8:	ldrsw	x8, [sp, #112]
  40c9dc:	sub	x9, x29, #0xe8
  40c9e0:	add	x8, x9, x8
  40c9e4:	mov	w10, #0x40                  	// #64
  40c9e8:	strb	w10, [x8]
  40c9ec:	ldr	w8, [sp, #112]
  40c9f0:	add	w8, w8, #0x1
  40c9f4:	str	w8, [sp, #112]
  40c9f8:	b	40c9b8 <ferror@plt+0x9ec8>
  40c9fc:	add	x8, sp, #0x80
  40ca00:	sub	x9, x29, #0xe8
  40ca04:	str	x9, [x8, #592]
  40ca08:	ldr	x8, [sp, #64]
  40ca0c:	ldr	x9, [x8, #592]
  40ca10:	str	x9, [sp, #152]
  40ca14:	sub	x8, x29, #0x68
  40ca18:	ldr	x8, [x8, #16]
  40ca1c:	cbz	x8, 40ca30 <ferror@plt+0x9f40>
  40ca20:	sub	x8, x29, #0x68
  40ca24:	ldr	x0, [x8, #16]
  40ca28:	bl	408f6c <ferror@plt+0x647c>
  40ca2c:	str	w0, [sp, #676]
  40ca30:	ldr	x8, [sp, #64]
  40ca34:	ldr	x9, [x8, #816]
  40ca38:	ldr	x9, [x9, #16]
  40ca3c:	cbz	x9, 40ca60 <ferror@plt+0x9f70>
  40ca40:	ldr	x8, [sp, #64]
  40ca44:	ldr	x9, [x8, #816]
  40ca48:	ldr	x0, [x9, #16]
  40ca4c:	add	x1, sp, #0x80
  40ca50:	bl	4085a8 <ferror@plt+0x5ab8>
  40ca54:	cbnz	w0, 40ca60 <ferror@plt+0x9f70>
  40ca58:	stur	wzr, [x29, #-4]
  40ca5c:	b	40cbe0 <ferror@plt+0xa0f0>
  40ca60:	ldr	x8, [sp, #64]
  40ca64:	ldr	x1, [x8, #816]
  40ca68:	add	x0, sp, #0x80
  40ca6c:	bl	40d7b8 <ferror@plt+0xacc8>
  40ca70:	adrp	x8, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  40ca74:	add	x8, x8, #0xee4
  40ca78:	ldr	w9, [x8]
  40ca7c:	cbz	w9, 40ca8c <ferror@plt+0x9f9c>
  40ca80:	sub	x0, x29, #0x68
  40ca84:	mov	w1, #0x5                   	// #5
  40ca88:	bl	40b4a4 <ferror@plt+0x89b4>
  40ca8c:	adrp	x8, 440000 <stdin@@GLIBC_2.17+0x7168>
  40ca90:	add	x8, x8, #0x738
  40ca94:	ldr	w9, [x8]
  40ca98:	cbz	w9, 40cbdc <ferror@plt+0xa0ec>
  40ca9c:	sub	x8, x29, #0x68
  40caa0:	ldr	x8, [x8, #48]
  40caa4:	cbz	x8, 40cae8 <ferror@plt+0x9ff8>
  40caa8:	sub	x8, x29, #0x68
  40caac:	ldr	x0, [x8, #48]
  40cab0:	bl	408f84 <ferror@plt+0x6494>
  40cab4:	strb	w0, [sp, #111]
  40cab8:	ldrb	w9, [sp, #111]
  40cabc:	mov	w10, #0x3c                  	// #60
  40cac0:	mov	w11, #0x2d                  	// #45
  40cac4:	tst	w9, #0x1
  40cac8:	csel	w1, w11, w10, ne  // ne = any
  40cacc:	ldrb	w9, [sp, #111]
  40cad0:	mov	w10, #0x3e                  	// #62
  40cad4:	tst	w9, #0x2
  40cad8:	csel	w2, w11, w10, ne  // ne = any
  40cadc:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40cae0:	add	x0, x0, #0x3bb
  40cae4:	bl	40940c <ferror@plt+0x691c>
  40cae8:	sub	x8, x29, #0x68
  40caec:	ldr	x8, [x8, #8]
  40caf0:	cbz	x8, 40cb58 <ferror@plt+0xa068>
  40caf4:	sub	x8, x29, #0x68
  40caf8:	ldr	x8, [x8, #8]
  40cafc:	add	x8, x8, #0x4
  40cb00:	str	x8, [sp, #96]
  40cb04:	ldr	x8, [sp, #96]
  40cb08:	ldr	w1, [x8]
  40cb0c:	ldr	x8, [sp, #96]
  40cb10:	ldr	w9, [x8, #4]
  40cb14:	mov	w0, w9
  40cb18:	str	w1, [sp, #20]
  40cb1c:	bl	402780 <gnu_dev_major@plt>
  40cb20:	ldr	x8, [sp, #96]
  40cb24:	ldr	w9, [x8, #4]
  40cb28:	mov	w2, w9
  40cb2c:	str	w0, [sp, #16]
  40cb30:	mov	x0, x2
  40cb34:	bl	402900 <gnu_dev_minor@plt>
  40cb38:	adrp	x8, 422000 <ferror@plt+0x1f510>
  40cb3c:	add	x8, x8, #0xb9a
  40cb40:	str	w0, [sp, #12]
  40cb44:	mov	x0, x8
  40cb48:	ldr	w1, [sp, #20]
  40cb4c:	ldr	w2, [sp, #16]
  40cb50:	ldr	w3, [sp, #12]
  40cb54:	bl	40940c <ferror@plt+0x691c>
  40cb58:	sub	x8, x29, #0x68
  40cb5c:	ldr	x8, [x8, #24]
  40cb60:	cbz	x8, 40cbdc <ferror@plt+0xa0ec>
  40cb64:	sub	x8, x29, #0x68
  40cb68:	ldr	x9, [x8, #24]
  40cb6c:	ldrh	w10, [x9]
  40cb70:	mov	w0, w10
  40cb74:	sxtw	x9, w0
  40cb78:	subs	x9, x9, #0x4
  40cb7c:	str	w9, [sp, #92]
  40cb80:	ldr	x8, [x8, #24]
  40cb84:	add	x8, x8, #0x4
  40cb88:	str	x8, [sp, #80]
  40cb8c:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40cb90:	add	x0, x0, #0xbac
  40cb94:	bl	40940c <ferror@plt+0x691c>
  40cb98:	str	wzr, [sp, #76]
  40cb9c:	ldrsw	x8, [sp, #76]
  40cba0:	ldrsw	x9, [sp, #92]
  40cba4:	mov	x10, #0x4                   	// #4
  40cba8:	udiv	x9, x9, x10
  40cbac:	cmp	x8, x9
  40cbb0:	b.cs	40cbdc <ferror@plt+0xa0ec>  // b.hs, b.nlast
  40cbb4:	ldr	x8, [sp, #80]
  40cbb8:	ldrsw	x9, [sp, #76]
  40cbbc:	ldr	w1, [x8, x9, lsl #2]
  40cbc0:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40cbc4:	add	x0, x0, #0xe1a
  40cbc8:	bl	40940c <ferror@plt+0x691c>
  40cbcc:	ldr	w8, [sp, #76]
  40cbd0:	add	w8, w8, #0x1
  40cbd4:	str	w8, [sp, #76]
  40cbd8:	b	40cb9c <ferror@plt+0xa0ac>
  40cbdc:	stur	wzr, [x29, #-4]
  40cbe0:	ldur	w0, [x29, #-4]
  40cbe4:	add	sp, sp, #0x3d0
  40cbe8:	ldr	x28, [sp, #16]
  40cbec:	ldp	x29, x30, [sp], #32
  40cbf0:	ret
  40cbf4:	stp	x29, x30, [sp, #-32]!
  40cbf8:	str	x28, [sp, #16]
  40cbfc:	mov	x29, sp
  40cc00:	sub	sp, sp, #0x340
  40cc04:	add	x8, sp, #0x58
  40cc08:	mov	x9, xzr
  40cc0c:	mov	w10, #0x0                   	// #0
  40cc10:	mov	x2, #0x268                 	// #616
  40cc14:	mov	w11, wzr
  40cc18:	mov	w12, #0x7                   	// #7
  40cc1c:	adrp	x13, 440000 <stdin@@GLIBC_2.17+0x7168>
  40cc20:	add	x13, x13, #0x73c
  40cc24:	adrp	x14, 422000 <ferror@plt+0x1f510>
  40cc28:	add	x14, x14, #0xc07
  40cc2c:	sub	x15, x29, #0x80
  40cc30:	add	x16, sp, #0x58
  40cc34:	str	x0, [x8, #728]
  40cc38:	str	x1, [x8, #720]
  40cc3c:	ldr	x17, [x8, #720]
  40cc40:	str	x17, [x8, #712]
  40cc44:	ldr	x17, [x8, #728]
  40cc48:	add	x17, x17, #0x10
  40cc4c:	str	x17, [x8, #704]
  40cc50:	str	x9, [x8, #696]
  40cc54:	str	x9, [x8, #688]
  40cc58:	str	x9, [x8, #680]
  40cc5c:	mov	x0, x16
  40cc60:	mov	w1, w11
  40cc64:	str	x8, [sp, #40]
  40cc68:	str	w10, [sp, #36]
  40cc6c:	str	w12, [sp, #32]
  40cc70:	str	x13, [sp, #24]
  40cc74:	str	x14, [sp, #16]
  40cc78:	str	x15, [sp, #8]
  40cc7c:	bl	402660 <memset@plt>
  40cc80:	str	wzr, [sp, #84]
  40cc84:	ldr	w10, [sp, #36]
  40cc88:	strb	w10, [sp, #83]
  40cc8c:	ldr	x8, [sp, #40]
  40cc90:	ldr	x9, [x8, #704]
  40cc94:	add	x2, x9, #0x10
  40cc98:	ldr	x9, [x8, #728]
  40cc9c:	ldr	w11, [x9]
  40cca0:	mov	w9, w11
  40cca4:	subs	x9, x9, #0x20
  40cca8:	ldr	x0, [sp, #8]
  40ccac:	ldr	w1, [sp, #32]
  40ccb0:	mov	w3, w9
  40ccb4:	bl	41e88c <ferror@plt+0x1bd9c>
  40ccb8:	ldr	x8, [sp, #8]
  40ccbc:	ldr	x13, [x8, #48]
  40ccc0:	cbnz	x13, 40ccd0 <ferror@plt+0xa1e0>
  40ccc4:	mov	w8, #0xffffffff            	// #-1
  40ccc8:	stur	w8, [x29, #-4]
  40cccc:	b	40d1ec <ferror@plt+0xa6fc>
  40ccd0:	ldr	x8, [sp, #40]
  40ccd4:	ldr	x9, [x8, #704]
  40ccd8:	ldrb	w10, [x9, #1]
  40ccdc:	add	x9, sp, #0x58
  40cce0:	str	w10, [sp, #96]
  40cce4:	ldr	x11, [x8, #704]
  40cce8:	ldrh	w10, [x11, #2]
  40ccec:	strh	w10, [x9, #12]
  40ccf0:	ldr	x9, [x8, #704]
  40ccf4:	ldr	w10, [x9, #4]
  40ccf8:	str	w10, [sp, #652]
  40ccfc:	mov	w10, #0x7                   	// #7
  40cd00:	str	w10, [sp, #640]
  40cd04:	ldr	x9, [x8, #704]
  40cd08:	add	x0, x9, #0x8
  40cd0c:	bl	408f3c <ferror@plt+0x644c>
  40cd10:	ldr	x8, [sp, #40]
  40cd14:	str	x0, [x8, #584]
  40cd18:	sub	x9, x29, #0x80
  40cd1c:	ldr	x9, [x9, #48]
  40cd20:	cbz	x9, 40cd40 <ferror@plt+0xa250>
  40cd24:	sub	x8, x29, #0x80
  40cd28:	ldr	x8, [x8, #48]
  40cd2c:	add	x8, x8, #0x4
  40cd30:	str	x8, [sp, #72]
  40cd34:	ldr	x8, [sp, #72]
  40cd38:	ldr	w9, [x8]
  40cd3c:	str	w9, [sp, #644]
  40cd40:	ldr	x8, [sp, #40]
  40cd44:	ldr	x9, [x8, #616]
  40cd48:	cbz	x9, 40cd6c <ferror@plt+0xa27c>
  40cd4c:	ldr	x8, [sp, #40]
  40cd50:	ldr	x9, [x8, #616]
  40cd54:	add	x9, x9, #0x4
  40cd58:	str	x9, [x8, #696]
  40cd5c:	ldr	x9, [x8, #696]
  40cd60:	ldr	w10, [x9]
  40cd64:	str	w10, [sp, #664]
  40cd68:	str	w10, [sp, #632]
  40cd6c:	sub	x8, x29, #0x80
  40cd70:	ldr	x8, [x8, #40]
  40cd74:	cbz	x8, 40cd88 <ferror@plt+0xa298>
  40cd78:	sub	x8, x29, #0x80
  40cd7c:	ldr	x0, [x8, #40]
  40cd80:	bl	408f6c <ferror@plt+0x647c>
  40cd84:	str	w0, [sp, #656]
  40cd88:	sub	x8, x29, #0x80
  40cd8c:	ldr	x8, [x8, #16]
  40cd90:	cbz	x8, 40cda8 <ferror@plt+0xa2b8>
  40cd94:	sub	x8, x29, #0x80
  40cd98:	ldr	x8, [x8, #16]
  40cd9c:	add	x8, x8, #0x4
  40cda0:	ldr	x9, [sp, #40]
  40cda4:	str	x8, [x9, #688]
  40cda8:	sub	x8, x29, #0x80
  40cdac:	ldr	x8, [x8, #24]
  40cdb0:	cbz	x8, 40cdc8 <ferror@plt+0xa2d8>
  40cdb4:	sub	x8, x29, #0x80
  40cdb8:	ldr	x8, [x8, #24]
  40cdbc:	add	x8, x8, #0x4
  40cdc0:	ldr	x9, [sp, #40]
  40cdc4:	str	x8, [x9, #680]
  40cdc8:	sub	x8, x29, #0x80
  40cdcc:	ldr	x8, [x8, #32]
  40cdd0:	cbz	x8, 40cdec <ferror@plt+0xa2fc>
  40cdd4:	mov	w8, #0x1                   	// #1
  40cdd8:	strb	w8, [sp, #83]
  40cddc:	sub	x9, x29, #0x80
  40cde0:	ldr	x0, [x9, #32]
  40cde4:	bl	408f6c <ferror@plt+0x647c>
  40cde8:	str	w0, [sp, #84]
  40cdec:	ldr	x8, [sp, #40]
  40cdf0:	ldr	x1, [x8, #712]
  40cdf4:	add	x0, sp, #0x58
  40cdf8:	bl	40d8c4 <ferror@plt+0xadd4>
  40cdfc:	cbz	w0, 40ce08 <ferror@plt+0xa318>
  40ce00:	stur	wzr, [x29, #-4]
  40ce04:	b	40d1ec <ferror@plt+0xa6fc>
  40ce08:	adrp	x8, 440000 <stdin@@GLIBC_2.17+0x7168>
  40ce0c:	add	x8, x8, #0x738
  40ce10:	ldr	w9, [x8]
  40ce14:	cbz	w9, 40d100 <ferror@plt+0xa610>
  40ce18:	ldr	x8, [sp, #40]
  40ce1c:	ldr	x9, [x8, #696]
  40ce20:	cbz	x9, 40cf50 <ferror@plt+0xa460>
  40ce24:	ldr	x8, [sp, #24]
  40ce28:	ldr	w9, [x8]
  40ce2c:	cbz	w9, 40ce4c <ferror@plt+0xa35c>
  40ce30:	ldr	x8, [sp, #40]
  40ce34:	ldr	x9, [x8, #696]
  40ce38:	ldr	w1, [x9, #4]
  40ce3c:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40ce40:	add	x0, x0, #0xbb4
  40ce44:	bl	40940c <ferror@plt+0x691c>
  40ce48:	b	40ce64 <ferror@plt+0xa374>
  40ce4c:	ldr	x8, [sp, #40]
  40ce50:	ldr	x9, [x8, #696]
  40ce54:	ldr	w1, [x9, #4]
  40ce58:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40ce5c:	add	x0, x0, #0xbbc
  40ce60:	bl	40940c <ferror@plt+0x691c>
  40ce64:	ldr	x8, [sp, #40]
  40ce68:	ldr	x9, [x8, #696]
  40ce6c:	ldr	w1, [x9, #12]
  40ce70:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40ce74:	add	x0, x0, #0xbc5
  40ce78:	bl	40940c <ferror@plt+0x691c>
  40ce7c:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40ce80:	add	x0, x0, #0xbd4
  40ce84:	bl	40940c <ferror@plt+0x691c>
  40ce88:	ldr	x8, [sp, #40]
  40ce8c:	ldr	x9, [x8, #696]
  40ce90:	ldr	w10, [x9, #20]
  40ce94:	and	w10, w10, #0x1
  40ce98:	cbz	w10, 40cea8 <ferror@plt+0xa3b8>
  40ce9c:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40cea0:	add	x0, x0, #0xbdd
  40cea4:	bl	40940c <ferror@plt+0x691c>
  40cea8:	ldr	x8, [sp, #40]
  40ceac:	ldr	x9, [x8, #696]
  40ceb0:	ldr	w10, [x9, #20]
  40ceb4:	and	w10, w10, #0x2
  40ceb8:	cbz	w10, 40cec8 <ferror@plt+0xa3d8>
  40cebc:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40cec0:	add	x0, x0, #0xbe5
  40cec4:	bl	40940c <ferror@plt+0x691c>
  40cec8:	ldr	x8, [sp, #40]
  40cecc:	ldr	x9, [x8, #696]
  40ced0:	ldr	w10, [x9, #20]
  40ced4:	and	w10, w10, #0x4
  40ced8:	cbz	w10, 40cee8 <ferror@plt+0xa3f8>
  40cedc:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40cee0:	add	x0, x0, #0xbee
  40cee4:	bl	40940c <ferror@plt+0x691c>
  40cee8:	ldr	x8, [sp, #40]
  40ceec:	ldr	x9, [x8, #696]
  40cef0:	ldr	w10, [x9, #20]
  40cef4:	and	w10, w10, #0x8
  40cef8:	cbz	w10, 40cf08 <ferror@plt+0xa418>
  40cefc:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40cf00:	add	x0, x0, #0xbf7
  40cf04:	bl	40940c <ferror@plt+0x691c>
  40cf08:	ldr	x8, [sp, #40]
  40cf0c:	ldr	x9, [x8, #696]
  40cf10:	ldr	w10, [x9, #20]
  40cf14:	and	w10, w10, #0x10
  40cf18:	cbz	w10, 40cf28 <ferror@plt+0xa438>
  40cf1c:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40cf20:	add	x0, x0, #0xc00
  40cf24:	bl	40940c <ferror@plt+0x691c>
  40cf28:	ldr	x8, [sp, #40]
  40cf2c:	ldr	x9, [x8, #696]
  40cf30:	ldr	w10, [x9, #20]
  40cf34:	cbnz	w10, 40cf44 <ferror@plt+0xa454>
  40cf38:	adrp	x0, 424000 <ferror@plt+0x21510>
  40cf3c:	add	x0, x0, #0x52
  40cf40:	bl	40940c <ferror@plt+0x691c>
  40cf44:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40cf48:	add	x0, x0, #0xc06
  40cf4c:	bl	40940c <ferror@plt+0x691c>
  40cf50:	ldr	x8, [sp, #40]
  40cf54:	ldr	x9, [x8, #688]
  40cf58:	cbz	x9, 40cf98 <ferror@plt+0xa4a8>
  40cf5c:	ldr	x8, [sp, #24]
  40cf60:	ldr	w9, [x8]
  40cf64:	cbz	w9, 40cf78 <ferror@plt+0xa488>
  40cf68:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40cf6c:	add	x0, x0, #0xc09
  40cf70:	bl	40940c <ferror@plt+0x691c>
  40cf74:	b	40cf84 <ferror@plt+0xa494>
  40cf78:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40cf7c:	add	x0, x0, #0xc13
  40cf80:	bl	40940c <ferror@plt+0x691c>
  40cf84:	ldr	x8, [sp, #40]
  40cf88:	ldr	x0, [x8, #688]
  40cf8c:	bl	40da0c <ferror@plt+0xaf1c>
  40cf90:	ldr	x0, [sp, #16]
  40cf94:	bl	40940c <ferror@plt+0x691c>
  40cf98:	ldr	x8, [sp, #40]
  40cf9c:	ldr	x9, [x8, #680]
  40cfa0:	cbz	x9, 40cfe0 <ferror@plt+0xa4f0>
  40cfa4:	ldr	x8, [sp, #24]
  40cfa8:	ldr	w9, [x8]
  40cfac:	cbz	w9, 40cfc0 <ferror@plt+0xa4d0>
  40cfb0:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40cfb4:	add	x0, x0, #0xc1e
  40cfb8:	bl	40940c <ferror@plt+0x691c>
  40cfbc:	b	40cfcc <ferror@plt+0xa4dc>
  40cfc0:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40cfc4:	add	x0, x0, #0xc28
  40cfc8:	bl	40940c <ferror@plt+0x691c>
  40cfcc:	ldr	x8, [sp, #40]
  40cfd0:	ldr	x0, [x8, #680]
  40cfd4:	bl	40da0c <ferror@plt+0xaf1c>
  40cfd8:	ldr	x0, [sp, #16]
  40cfdc:	bl	40940c <ferror@plt+0x691c>
  40cfe0:	ldrb	w8, [sp, #83]
  40cfe4:	tbnz	w8, #0, 40cfec <ferror@plt+0xa4fc>
  40cfe8:	b	40d100 <ferror@plt+0xa610>
  40cfec:	ldr	w8, [sp, #84]
  40cff0:	lsr	w8, w8, #16
  40cff4:	and	w8, w8, #0xffff
  40cff8:	strh	w8, [sp, #70]
  40cffc:	ldr	x9, [sp, #24]
  40d000:	ldr	w8, [x9]
  40d004:	cbz	w8, 40d018 <ferror@plt+0xa528>
  40d008:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40d00c:	add	x0, x0, #0xc33
  40d010:	bl	40940c <ferror@plt+0x691c>
  40d014:	b	40d024 <ferror@plt+0xa534>
  40d018:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40d01c:	add	x0, x0, #0xc3c
  40d020:	bl	40940c <ferror@plt+0x691c>
  40d024:	ldr	w8, [sp, #84]
  40d028:	and	w1, w8, #0xffff
  40d02c:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40d030:	add	x0, x0, #0xc46
  40d034:	bl	40940c <ferror@plt+0x691c>
  40d038:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40d03c:	add	x0, x0, #0xc4d
  40d040:	bl	40940c <ferror@plt+0x691c>
  40d044:	ldrh	w8, [sp, #70]
  40d048:	cbnz	w8, 40d05c <ferror@plt+0xa56c>
  40d04c:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40d050:	add	x0, x0, #0xc53
  40d054:	bl	40940c <ferror@plt+0x691c>
  40d058:	b	40d0f8 <ferror@plt+0xa608>
  40d05c:	ldrh	w8, [sp, #70]
  40d060:	cmp	w8, #0x1
  40d064:	b.ne	40d078 <ferror@plt+0xa588>  // b.any
  40d068:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40d06c:	add	x0, x0, #0xc58
  40d070:	bl	40940c <ferror@plt+0x691c>
  40d074:	b	40d0f8 <ferror@plt+0xa608>
  40d078:	ldrh	w8, [sp, #70]
  40d07c:	cmp	w8, #0x2
  40d080:	b.ne	40d094 <ferror@plt+0xa5a4>  // b.any
  40d084:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40d088:	add	x0, x0, #0xc5b
  40d08c:	bl	40940c <ferror@plt+0x691c>
  40d090:	b	40d0f8 <ferror@plt+0xa608>
  40d094:	ldrh	w8, [sp, #70]
  40d098:	cmp	w8, #0x3
  40d09c:	b.ne	40d0b0 <ferror@plt+0xa5c0>  // b.any
  40d0a0:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40d0a4:	add	x0, x0, #0xc5f
  40d0a8:	bl	40940c <ferror@plt+0x691c>
  40d0ac:	b	40d0f8 <ferror@plt+0xa608>
  40d0b0:	ldrh	w8, [sp, #70]
  40d0b4:	cmp	w8, #0x4
  40d0b8:	b.ne	40d0cc <ferror@plt+0xa5dc>  // b.any
  40d0bc:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40d0c0:	add	x0, x0, #0xc64
  40d0c4:	bl	40940c <ferror@plt+0x691c>
  40d0c8:	b	40d0f8 <ferror@plt+0xa608>
  40d0cc:	ldrh	w8, [sp, #70]
  40d0d0:	cmp	w8, #0x5
  40d0d4:	b.ne	40d0e8 <ferror@plt+0xa5f8>  // b.any
  40d0d8:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40d0dc:	add	x0, x0, #0xc6b
  40d0e0:	bl	40940c <ferror@plt+0x691c>
  40d0e4:	b	40d0f8 <ferror@plt+0xa608>
  40d0e8:	ldrh	w1, [sp, #70]
  40d0ec:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40d0f0:	add	x0, x0, #0x5e7
  40d0f4:	bl	40940c <ferror@plt+0x691c>
  40d0f8:	ldr	x0, [sp, #16]
  40d0fc:	bl	40940c <ferror@plt+0x691c>
  40d100:	adrp	x8, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  40d104:	add	x8, x8, #0xef0
  40d108:	ldr	w9, [x8]
  40d10c:	cbz	w9, 40d1cc <ferror@plt+0xa6dc>
  40d110:	sub	x8, x29, #0x80
  40d114:	ldr	x8, [x8, #56]
  40d118:	cbz	x8, 40d1cc <ferror@plt+0xa6dc>
  40d11c:	sub	x8, x29, #0x80
  40d120:	ldr	x9, [x8, #56]
  40d124:	add	x9, x9, #0x4
  40d128:	str	x9, [sp, #56]
  40d12c:	ldr	x8, [x8, #56]
  40d130:	ldrh	w10, [x8]
  40d134:	mov	w0, w10
  40d138:	sxtw	x8, w0
  40d13c:	subs	x8, x8, #0x4
  40d140:	mov	x9, #0x8                   	// #8
  40d144:	udiv	x8, x8, x9
  40d148:	str	w8, [sp, #52]
  40d14c:	ldr	x9, [sp, #24]
  40d150:	ldr	w8, [x9]
  40d154:	cbz	w8, 40d16c <ferror@plt+0xa67c>
  40d158:	ldr	w1, [sp, #52]
  40d15c:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40d160:	add	x0, x0, #0xc6e
  40d164:	bl	40940c <ferror@plt+0x691c>
  40d168:	b	40d17c <ferror@plt+0xa68c>
  40d16c:	ldr	w1, [sp, #52]
  40d170:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40d174:	add	x0, x0, #0xc81
  40d178:	bl	40940c <ferror@plt+0x691c>
  40d17c:	ldr	w8, [sp, #52]
  40d180:	cbz	w8, 40d1cc <ferror@plt+0xa6dc>
  40d184:	ldr	x8, [sp, #56]
  40d188:	ldrh	w1, [x8]
  40d18c:	ldr	x8, [sp, #56]
  40d190:	ldrb	w2, [x8, #2]
  40d194:	ldr	x8, [sp, #56]
  40d198:	ldrb	w3, [x8, #3]
  40d19c:	ldr	x8, [sp, #56]
  40d1a0:	ldr	w4, [x8, #4]
  40d1a4:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40d1a8:	add	x0, x0, #0xc95
  40d1ac:	bl	40940c <ferror@plt+0x691c>
  40d1b0:	ldr	w9, [sp, #52]
  40d1b4:	subs	w9, w9, #0x1
  40d1b8:	str	w9, [sp, #52]
  40d1bc:	ldr	x8, [sp, #56]
  40d1c0:	add	x8, x8, #0x8
  40d1c4:	str	x8, [sp, #56]
  40d1c8:	b	40d17c <ferror@plt+0xa68c>
  40d1cc:	adrp	x8, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  40d1d0:	add	x8, x8, #0xee4
  40d1d4:	ldr	w9, [x8]
  40d1d8:	cbz	w9, 40d1e8 <ferror@plt+0xa6f8>
  40d1dc:	sub	x0, x29, #0x80
  40d1e0:	mov	w1, #0x6                   	// #6
  40d1e4:	bl	40b4a4 <ferror@plt+0x89b4>
  40d1e8:	stur	wzr, [x29, #-4]
  40d1ec:	ldur	w0, [x29, #-4]
  40d1f0:	add	sp, sp, #0x340
  40d1f4:	ldr	x28, [sp, #16]
  40d1f8:	ldp	x29, x30, [sp], #32
  40d1fc:	ret
  40d200:	sub	sp, sp, #0xa0
  40d204:	stp	x29, x30, [sp, #144]
  40d208:	add	x29, sp, #0x90
  40d20c:	mov	w8, #0x4                   	// #4
  40d210:	add	x9, sp, #0x40
  40d214:	stur	x0, [x29, #-16]
  40d218:	stur	x1, [x29, #-24]
  40d21c:	ldur	x10, [x29, #-24]
  40d220:	stur	x10, [x29, #-32]
  40d224:	ldur	x10, [x29, #-16]
  40d228:	add	x10, x10, #0x10
  40d22c:	stur	x10, [x29, #-40]
  40d230:	str	wzr, [sp, #60]
  40d234:	str	wzr, [sp, #56]
  40d238:	str	xzr, [sp, #48]
  40d23c:	ldur	x10, [x29, #-40]
  40d240:	add	x2, x10, #0x1c
  40d244:	ldur	x10, [x29, #-16]
  40d248:	ldr	w11, [x10]
  40d24c:	mov	w10, w11
  40d250:	subs	x10, x10, #0x2c
  40d254:	mov	x0, x9
  40d258:	mov	w1, w8
  40d25c:	mov	w3, w10
  40d260:	str	x9, [sp, #32]
  40d264:	bl	41e88c <ferror@plt+0x1bd9c>
  40d268:	ldr	x9, [sp, #32]
  40d26c:	ldr	x12, [x9, #8]
  40d270:	cbz	x12, 40d2a0 <ferror@plt+0xa7b0>
  40d274:	add	x8, sp, #0x40
  40d278:	ldr	x8, [x8, #8]
  40d27c:	ldrh	w9, [x8]
  40d280:	mov	w0, w9
  40d284:	sxtw	x8, w0
  40d288:	subs	x8, x8, #0x4
  40d28c:	cbz	x8, 40d2a0 <ferror@plt+0xa7b0>
  40d290:	add	x8, sp, #0x40
  40d294:	ldr	x8, [x8, #8]
  40d298:	ldur	x8, [x8, #4]
  40d29c:	str	x8, [sp, #48]
  40d2a0:	ldr	x8, [sp, #64]
  40d2a4:	cbz	x8, 40d2cc <ferror@plt+0xa7dc>
  40d2a8:	ldr	x8, [sp, #64]
  40d2ac:	add	x8, x8, #0x4
  40d2b0:	str	x8, [sp, #40]
  40d2b4:	ldr	x8, [sp, #40]
  40d2b8:	ldr	w9, [x8]
  40d2bc:	str	w9, [sp, #60]
  40d2c0:	ldr	x8, [sp, #40]
  40d2c4:	ldr	w9, [x8, #8]
  40d2c8:	str	w9, [sp, #56]
  40d2cc:	ldur	x0, [x29, #-32]
  40d2d0:	ldur	x8, [x29, #-40]
  40d2d4:	ldrb	w1, [x8, #2]
  40d2d8:	ldur	x8, [x29, #-40]
  40d2dc:	ldr	w2, [x8, #4]
  40d2e0:	ldr	x8, [sp, #48]
  40d2e4:	ldur	x9, [x29, #-40]
  40d2e8:	ldrb	w4, [x9, #3]
  40d2ec:	ldur	x9, [x29, #-40]
  40d2f0:	ldr	w5, [x9, #8]
  40d2f4:	ldur	x9, [x29, #-40]
  40d2f8:	ldr	w6, [x9, #12]
  40d2fc:	ldr	w7, [sp, #60]
  40d300:	ldr	w10, [sp, #56]
  40d304:	mov	w3, w8
  40d308:	mov	x9, sp
  40d30c:	str	w10, [x9]
  40d310:	mov	x9, sp
  40d314:	str	xzr, [x9, #8]
  40d318:	mov	x9, sp
  40d31c:	str	xzr, [x9, #16]
  40d320:	bl	40db04 <ferror@plt+0xb014>
  40d324:	cbz	w0, 40d330 <ferror@plt+0xa840>
  40d328:	stur	wzr, [x29, #-4]
  40d32c:	b	40d360 <ferror@plt+0xa870>
  40d330:	adrp	x8, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  40d334:	add	x8, x8, #0xee4
  40d338:	ldr	w9, [x8]
  40d33c:	cbz	w9, 40d35c <ferror@plt+0xa86c>
  40d340:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40d344:	add	x0, x0, #0x3e6
  40d348:	bl	40940c <ferror@plt+0x691c>
  40d34c:	add	x0, sp, #0x40
  40d350:	mov	w8, wzr
  40d354:	mov	w1, w8
  40d358:	bl	40b4a4 <ferror@plt+0x89b4>
  40d35c:	stur	wzr, [x29, #-4]
  40d360:	ldur	w0, [x29, #-4]
  40d364:	ldp	x29, x30, [sp, #144]
  40d368:	add	sp, sp, #0xa0
  40d36c:	ret
  40d370:	stp	x29, x30, [sp, #-32]!
  40d374:	str	x28, [sp, #16]
  40d378:	mov	x29, sp
  40d37c:	sub	sp, sp, #0x2a0
  40d380:	mov	x2, #0x268                 	// #616
  40d384:	mov	w8, wzr
  40d388:	add	x9, sp, #0x10
  40d38c:	stur	x0, [x29, #-16]
  40d390:	stur	x1, [x29, #-24]
  40d394:	ldur	x10, [x29, #-24]
  40d398:	stur	x10, [x29, #-32]
  40d39c:	ldur	x10, [x29, #-16]
  40d3a0:	add	x10, x10, #0x10
  40d3a4:	stur	x10, [x29, #-40]
  40d3a8:	mov	x0, x9
  40d3ac:	mov	w1, w8
  40d3b0:	str	x9, [sp, #8]
  40d3b4:	bl	402660 <memset@plt>
  40d3b8:	ldur	x9, [x29, #-40]
  40d3bc:	ldrb	w8, [x9, #1]
  40d3c0:	str	w8, [sp, #24]
  40d3c4:	ldur	x9, [x29, #-40]
  40d3c8:	ldr	w8, [x9, #8]
  40d3cc:	str	w8, [sp, #560]
  40d3d0:	ldur	x9, [x29, #-40]
  40d3d4:	ldr	w8, [x9, #16]
  40d3d8:	str	w8, [sp, #564]
  40d3dc:	ldur	x9, [x29, #-40]
  40d3e0:	ldrb	w8, [x9, #2]
  40d3e4:	str	w8, [sp, #568]
  40d3e8:	ldur	x9, [x29, #-40]
  40d3ec:	ldr	w8, [x9, #20]
  40d3f0:	str	w8, [sp, #580]
  40d3f4:	ldr	x9, [sp, #8]
  40d3f8:	add	x0, x9, #0x10
  40d3fc:	ldur	x10, [x29, #-40]
  40d400:	ldr	w1, [x10, #4]
  40d404:	bl	403840 <ferror@plt+0xd50>
  40d408:	ldr	x9, [sp, #8]
  40d40c:	add	x0, x9, #0x118
  40d410:	ldur	x10, [x29, #-40]
  40d414:	ldr	w1, [x10, #12]
  40d418:	bl	403840 <ferror@plt+0xd50>
  40d41c:	ldur	x1, [x29, #-32]
  40d420:	ldr	x0, [sp, #8]
  40d424:	bl	40df3c <ferror@plt+0xb44c>
  40d428:	tbnz	w0, #0, 40d430 <ferror@plt+0xa940>
  40d42c:	b	40d438 <ferror@plt+0xa948>
  40d430:	stur	wzr, [x29, #-4]
  40d434:	b	40d470 <ferror@plt+0xa980>
  40d438:	ldur	x8, [x29, #-32]
  40d43c:	ldr	x8, [x8, #16]
  40d440:	cbz	x8, 40d460 <ferror@plt+0xa970>
  40d444:	ldur	x8, [x29, #-32]
  40d448:	ldr	x0, [x8, #16]
  40d44c:	add	x1, sp, #0x10
  40d450:	bl	4085a8 <ferror@plt+0x5ab8>
  40d454:	cbnz	w0, 40d460 <ferror@plt+0xa970>
  40d458:	stur	wzr, [x29, #-4]
  40d45c:	b	40d470 <ferror@plt+0xa980>
  40d460:	ldur	x1, [x29, #-32]
  40d464:	add	x0, sp, #0x10
  40d468:	bl	40dfc4 <ferror@plt+0xb4d4>
  40d46c:	stur	wzr, [x29, #-4]
  40d470:	ldur	w0, [x29, #-4]
  40d474:	add	sp, sp, #0x2a0
  40d478:	ldr	x28, [sp, #16]
  40d47c:	ldp	x29, x30, [sp], #32
  40d480:	ret
  40d484:	stp	x29, x30, [sp, #-32]!
  40d488:	str	x28, [sp, #16]
  40d48c:	mov	x29, sp
  40d490:	sub	sp, sp, #0x320
  40d494:	mov	x8, xzr
  40d498:	mov	x2, #0x268                 	// #616
  40d49c:	mov	w9, #0x8                   	// #8
  40d4a0:	mov	w10, #0x7                   	// #7
  40d4a4:	mov	w11, wzr
  40d4a8:	sub	x12, x29, #0x88
  40d4ac:	add	x13, sp, #0x18
  40d4b0:	stur	x0, [x29, #-16]
  40d4b4:	stur	x1, [x29, #-24]
  40d4b8:	stur	x8, [x29, #-32]
  40d4bc:	stur	x8, [x29, #-40]
  40d4c0:	stur	x8, [x29, #-48]
  40d4c4:	stur	x8, [x29, #-56]
  40d4c8:	ldur	x14, [x29, #-16]
  40d4cc:	add	x14, x14, #0x10
  40d4d0:	stur	x14, [x29, #-64]
  40d4d4:	stur	x8, [x29, #-144]
  40d4d8:	stur	x8, [x29, #-152]
  40d4dc:	ldur	x8, [x29, #-24]
  40d4e0:	stur	x8, [x29, #-160]
  40d4e4:	mov	x0, x13
  40d4e8:	mov	w1, w11
  40d4ec:	str	w9, [sp, #12]
  40d4f0:	str	w10, [sp, #8]
  40d4f4:	str	x12, [sp]
  40d4f8:	bl	402660 <memset@plt>
  40d4fc:	ldur	x8, [x29, #-64]
  40d500:	add	x2, x8, #0x10
  40d504:	ldur	x8, [x29, #-16]
  40d508:	ldr	w9, [x8]
  40d50c:	mov	w8, w9
  40d510:	subs	x8, x8, #0x20
  40d514:	ldr	x0, [sp]
  40d518:	ldr	w1, [sp, #12]
  40d51c:	mov	w3, w8
  40d520:	bl	41e88c <ferror@plt+0x1bd9c>
  40d524:	ldur	x12, [x29, #-64]
  40d528:	ldrb	w8, [x12, #1]
  40d52c:	str	w8, [sp, #32]
  40d530:	ldur	x12, [x29, #-64]
  40d534:	ldr	w8, [x12, #4]
  40d538:	str	w8, [sp, #588]
  40d53c:	ldr	w8, [sp, #8]
  40d540:	str	w8, [sp, #576]
  40d544:	ldur	x12, [x29, #-64]
  40d548:	add	x12, x12, #0x8
  40d54c:	mov	x0, x12
  40d550:	bl	408f3c <ferror@plt+0x644c>
  40d554:	str	x0, [sp, #608]
  40d558:	ldr	x12, [sp]
  40d55c:	ldr	x13, [x12, #8]
  40d560:	cbz	x13, 40d58c <ferror@plt+0xaa9c>
  40d564:	sub	x8, x29, #0x88
  40d568:	ldr	x8, [x8, #8]
  40d56c:	add	x8, x8, #0x4
  40d570:	stur	x8, [x29, #-144]
  40d574:	ldur	x8, [x29, #-144]
  40d578:	ldr	w9, [x8]
  40d57c:	str	w9, [sp, #600]
  40d580:	ldur	x8, [x29, #-144]
  40d584:	ldr	w9, [x8, #4]
  40d588:	str	w9, [sp, #568]
  40d58c:	sub	x8, x29, #0x88
  40d590:	ldr	x8, [x8, #16]
  40d594:	cbz	x8, 40d5a8 <ferror@plt+0xaab8>
  40d598:	sub	x8, x29, #0x88
  40d59c:	ldr	x0, [x8, #16]
  40d5a0:	bl	408f6c <ferror@plt+0x647c>
  40d5a4:	str	w0, [sp, #592]
  40d5a8:	sub	x8, x29, #0x88
  40d5ac:	ldr	x8, [x8, #24]
  40d5b0:	cbz	x8, 40d5c4 <ferror@plt+0xaad4>
  40d5b4:	sub	x8, x29, #0x88
  40d5b8:	ldr	x8, [x8, #24]
  40d5bc:	add	x8, x8, #0x4
  40d5c0:	stur	x8, [x29, #-32]
  40d5c4:	sub	x8, x29, #0x88
  40d5c8:	ldr	x8, [x8, #32]
  40d5cc:	cbz	x8, 40d5e0 <ferror@plt+0xaaf0>
  40d5d0:	sub	x8, x29, #0x88
  40d5d4:	ldr	x8, [x8, #32]
  40d5d8:	add	x8, x8, #0x4
  40d5dc:	stur	x8, [x29, #-40]
  40d5e0:	sub	x8, x29, #0x88
  40d5e4:	ldr	x8, [x8, #40]
  40d5e8:	cbz	x8, 40d5fc <ferror@plt+0xab0c>
  40d5ec:	sub	x8, x29, #0x88
  40d5f0:	ldr	x8, [x8, #40]
  40d5f4:	add	x8, x8, #0x4
  40d5f8:	stur	x8, [x29, #-152]
  40d5fc:	sub	x8, x29, #0x88
  40d600:	ldr	x8, [x8, #48]
  40d604:	cbz	x8, 40d618 <ferror@plt+0xab28>
  40d608:	sub	x8, x29, #0x88
  40d60c:	ldr	x8, [x8, #48]
  40d610:	add	x8, x8, #0x4
  40d614:	stur	x8, [x29, #-48]
  40d618:	sub	x8, x29, #0x88
  40d61c:	ldr	x8, [x8, #56]
  40d620:	cbz	x8, 40d634 <ferror@plt+0xab44>
  40d624:	sub	x8, x29, #0x88
  40d628:	ldr	x8, [x8, #56]
  40d62c:	add	x8, x8, #0x4
  40d630:	stur	x8, [x29, #-56]
  40d634:	sub	x8, x29, #0x88
  40d638:	ldr	x8, [x8, #64]
  40d63c:	cbz	x8, 40d65c <ferror@plt+0xab6c>
  40d640:	sub	x8, x29, #0x88
  40d644:	ldr	x8, [x8, #64]
  40d648:	add	x8, x8, #0x4
  40d64c:	str	x8, [sp, #16]
  40d650:	ldr	x8, [sp, #16]
  40d654:	ldr	w9, [x8]
  40d658:	str	w9, [sp, #580]
  40d65c:	ldur	x1, [x29, #-160]
  40d660:	add	x0, sp, #0x18
  40d664:	bl	40e0e4 <ferror@plt+0xb5f4>
  40d668:	cbz	w0, 40d674 <ferror@plt+0xab84>
  40d66c:	stur	wzr, [x29, #-4]
  40d670:	b	40d6ec <ferror@plt+0xabfc>
  40d674:	adrp	x8, 440000 <stdin@@GLIBC_2.17+0x7168>
  40d678:	add	x8, x8, #0x738
  40d67c:	ldr	w9, [x8]
  40d680:	cbz	w9, 40d6cc <ferror@plt+0xabdc>
  40d684:	ldur	x8, [x29, #-32]
  40d688:	cbz	x8, 40d69c <ferror@plt+0xabac>
  40d68c:	ldur	x1, [x29, #-32]
  40d690:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40d694:	add	x0, x0, #0xd1d
  40d698:	bl	40e224 <ferror@plt+0xb734>
  40d69c:	ldur	x8, [x29, #-40]
  40d6a0:	cbz	x8, 40d6b4 <ferror@plt+0xabc4>
  40d6a4:	ldur	x1, [x29, #-40]
  40d6a8:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40d6ac:	add	x0, x0, #0xd20
  40d6b0:	bl	40e224 <ferror@plt+0xb734>
  40d6b4:	ldur	x8, [x29, #-152]
  40d6b8:	cbz	x8, 40d6cc <ferror@plt+0xabdc>
  40d6bc:	ldur	x0, [x29, #-152]
  40d6c0:	ldur	x1, [x29, #-48]
  40d6c4:	ldur	x2, [x29, #-56]
  40d6c8:	bl	40e298 <ferror@plt+0xb7a8>
  40d6cc:	adrp	x8, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  40d6d0:	add	x8, x8, #0xee4
  40d6d4:	ldr	w9, [x8]
  40d6d8:	cbz	w9, 40d6e8 <ferror@plt+0xabf8>
  40d6dc:	sub	x0, x29, #0x88
  40d6e0:	mov	w1, #0x8                   	// #8
  40d6e4:	bl	40b4a4 <ferror@plt+0x89b4>
  40d6e8:	stur	wzr, [x29, #-4]
  40d6ec:	ldur	w0, [x29, #-4]
  40d6f0:	add	sp, sp, #0x320
  40d6f4:	ldr	x28, [sp, #16]
  40d6f8:	ldp	x29, x30, [sp], #32
  40d6fc:	ret
  40d700:	sub	sp, sp, #0x20
  40d704:	str	x0, [sp, #16]
  40d708:	str	x1, [sp, #8]
  40d70c:	ldr	x8, [sp, #16]
  40d710:	ldr	w9, [x8, #8]
  40d714:	cmp	w9, #0x1
  40d718:	b.ne	40d73c <ferror@plt+0xac4c>  // b.any
  40d71c:	ldr	x8, [sp, #8]
  40d720:	ldr	w9, [x8]
  40d724:	and	w9, w9, #0x20
  40d728:	cbnz	w9, 40d73c <ferror@plt+0xac4c>
  40d72c:	mov	w8, #0x1                   	// #1
  40d730:	and	w8, w8, #0x1
  40d734:	strb	w8, [sp, #31]
  40d738:	b	40d7a8 <ferror@plt+0xacb8>
  40d73c:	ldr	x8, [sp, #16]
  40d740:	ldr	w9, [x8, #8]
  40d744:	cmp	w9, #0x2
  40d748:	b.ne	40d76c <ferror@plt+0xac7c>  // b.any
  40d74c:	ldr	x8, [sp, #8]
  40d750:	ldr	w9, [x8]
  40d754:	and	w9, w9, #0x10
  40d758:	cbnz	w9, 40d76c <ferror@plt+0xac7c>
  40d75c:	mov	w8, #0x1                   	// #1
  40d760:	and	w8, w8, #0x1
  40d764:	strb	w8, [sp, #31]
  40d768:	b	40d7a8 <ferror@plt+0xacb8>
  40d76c:	ldr	x8, [sp, #16]
  40d770:	ldr	w9, [x8, #8]
  40d774:	cmp	w9, #0x5
  40d778:	b.ne	40d79c <ferror@plt+0xacac>  // b.any
  40d77c:	ldr	x8, [sp, #8]
  40d780:	ldr	w9, [x8]
  40d784:	and	w9, w9, #0x40
  40d788:	cbnz	w9, 40d79c <ferror@plt+0xacac>
  40d78c:	mov	w8, #0x1                   	// #1
  40d790:	and	w8, w8, #0x1
  40d794:	strb	w8, [sp, #31]
  40d798:	b	40d7a8 <ferror@plt+0xacb8>
  40d79c:	mov	w8, wzr
  40d7a0:	and	w8, w8, #0x1
  40d7a4:	strb	w8, [sp, #31]
  40d7a8:	ldrb	w8, [sp, #31]
  40d7ac:	and	w0, w8, #0x1
  40d7b0:	add	sp, sp, #0x20
  40d7b4:	ret
  40d7b8:	sub	sp, sp, #0x80
  40d7bc:	stp	x29, x30, [sp, #112]
  40d7c0:	add	x29, sp, #0x70
  40d7c4:	sub	x8, x29, #0x30
  40d7c8:	stur	x0, [x29, #-8]
  40d7cc:	stur	x1, [x29, #-16]
  40d7d0:	stur	xzr, [x29, #-48]
  40d7d4:	stur	xzr, [x29, #-40]
  40d7d8:	stur	xzr, [x29, #-32]
  40d7dc:	stur	xzr, [x8, #22]
  40d7e0:	ldur	x0, [x29, #-8]
  40d7e4:	bl	40a15c <ferror@plt+0x766c>
  40d7e8:	ldur	x8, [x29, #-8]
  40d7ec:	ldr	x8, [x8, #592]
  40d7f0:	str	x8, [sp, #56]
  40d7f4:	cbz	x8, 40d804 <ferror@plt+0xad14>
  40d7f8:	ldr	x8, [sp, #56]
  40d7fc:	str	x8, [sp, #48]
  40d800:	b	40d810 <ferror@plt+0xad20>
  40d804:	adrp	x8, 421000 <ferror@plt+0x1e510>
  40d808:	add	x8, x8, #0x14e
  40d80c:	str	x8, [sp, #48]
  40d810:	ldr	x8, [sp, #48]
  40d814:	ldur	x9, [x29, #-8]
  40d818:	ldr	w0, [x9, #544]
  40d81c:	sub	x1, x29, #0x30
  40d820:	str	x8, [sp, #40]
  40d824:	bl	414cf0 <ferror@plt+0x12200>
  40d828:	ldr	x8, [sp, #40]
  40d82c:	str	x0, [sp, #32]
  40d830:	mov	x0, x8
  40d834:	adrp	x1, 424000 <ferror@plt+0x21510>
  40d838:	add	x1, x1, #0x9f
  40d83c:	ldr	x2, [sp, #32]
  40d840:	mov	x9, xzr
  40d844:	mov	x3, x9
  40d848:	bl	40ab54 <ferror@plt+0x8064>
  40d84c:	ldur	x8, [x29, #-8]
  40d850:	ldr	x8, [x8, #600]
  40d854:	str	x8, [sp, #24]
  40d858:	cbz	x8, 40d868 <ferror@plt+0xad78>
  40d85c:	ldr	x8, [sp, #24]
  40d860:	str	x8, [sp, #16]
  40d864:	b	40d874 <ferror@plt+0xad84>
  40d868:	adrp	x8, 421000 <ferror@plt+0x1e510>
  40d86c:	add	x8, x8, #0x14e
  40d870:	str	x8, [sp, #16]
  40d874:	ldr	x8, [sp, #16]
  40d878:	ldur	x9, [x29, #-8]
  40d87c:	ldr	w0, [x9, #548]
  40d880:	sub	x1, x29, #0x30
  40d884:	str	x8, [sp, #8]
  40d888:	bl	414cf0 <ferror@plt+0x12200>
  40d88c:	ldr	x8, [sp, #8]
  40d890:	str	x0, [sp]
  40d894:	mov	x0, x8
  40d898:	adrp	x1, 424000 <ferror@plt+0x21510>
  40d89c:	add	x1, x1, #0x9f
  40d8a0:	ldr	x2, [sp]
  40d8a4:	mov	x9, xzr
  40d8a8:	mov	x3, x9
  40d8ac:	bl	40ab54 <ferror@plt+0x8064>
  40d8b0:	ldur	x0, [x29, #-8]
  40d8b4:	bl	40a480 <ferror@plt+0x7990>
  40d8b8:	ldp	x29, x30, [sp, #112]
  40d8bc:	add	sp, sp, #0x80
  40d8c0:	ret
  40d8c4:	sub	sp, sp, #0x60
  40d8c8:	stp	x29, x30, [sp, #80]
  40d8cc:	add	x29, sp, #0x50
  40d8d0:	mov	w8, #0x11                  	// #17
  40d8d4:	adrp	x9, 421000 <ferror@plt+0x1e510>
  40d8d8:	add	x9, x9, #0x14e
  40d8dc:	stur	x0, [x29, #-16]
  40d8e0:	stur	x1, [x29, #-24]
  40d8e4:	ldur	x10, [x29, #-16]
  40d8e8:	strh	w8, [x10, #286]
  40d8ec:	ldur	x10, [x29, #-16]
  40d8f0:	strh	w8, [x10, #22]
  40d8f4:	ldur	x10, [x29, #-24]
  40d8f8:	ldr	x10, [x10, #16]
  40d8fc:	str	x9, [sp, #16]
  40d900:	cbz	x10, 40d934 <ferror@plt+0xae44>
  40d904:	ldur	x8, [x29, #-16]
  40d908:	ldrh	w9, [x8, #12]
  40d90c:	ldur	x8, [x29, #-16]
  40d910:	str	w9, [x8, #24]
  40d914:	ldur	x8, [x29, #-24]
  40d918:	ldr	x0, [x8, #16]
  40d91c:	ldur	x1, [x29, #-16]
  40d920:	bl	4085a8 <ferror@plt+0x5ab8>
  40d924:	cbnz	w0, 40d934 <ferror@plt+0xae44>
  40d928:	mov	w8, #0x1                   	// #1
  40d92c:	stur	w8, [x29, #-4]
  40d930:	b	40d9fc <ferror@plt+0xaf0c>
  40d934:	ldur	x0, [x29, #-16]
  40d938:	bl	40a15c <ferror@plt+0x766c>
  40d93c:	ldur	x8, [x29, #-16]
  40d940:	ldrh	w9, [x8, #12]
  40d944:	cmp	w9, #0x3
  40d948:	b.ne	40d958 <ferror@plt+0xae68>  // b.any
  40d94c:	ldr	x8, [sp, #16]
  40d950:	stur	x8, [x29, #-32]
  40d954:	b	40d974 <ferror@plt+0xae84>
  40d958:	ldur	x8, [x29, #-16]
  40d95c:	ldrh	w0, [x8, #12]
  40d960:	bl	4026d0 <htons@plt>
  40d964:	add	x1, sp, #0x18
  40d968:	mov	w2, #0x10                  	// #16
  40d96c:	bl	4185c8 <ferror@plt+0x15ad8>
  40d970:	stur	x0, [x29, #-32]
  40d974:	ldur	x8, [x29, #-16]
  40d978:	ldr	w9, [x8, #576]
  40d97c:	cbnz	w9, 40d98c <ferror@plt+0xae9c>
  40d980:	ldr	x8, [sp, #16]
  40d984:	str	x8, [sp, #40]
  40d988:	b	40d99c <ferror@plt+0xaeac>
  40d98c:	ldur	x8, [x29, #-16]
  40d990:	ldr	w0, [x8, #576]
  40d994:	bl	40dacc <ferror@plt+0xafdc>
  40d998:	str	x0, [sp, #40]
  40d99c:	ldur	x0, [x29, #-32]
  40d9a0:	ldr	x2, [sp, #40]
  40d9a4:	adrp	x1, 422000 <ferror@plt+0x1f510>
  40d9a8:	add	x1, x1, #0x22c
  40d9ac:	mov	x8, xzr
  40d9b0:	mov	x3, x8
  40d9b4:	str	x8, [sp, #8]
  40d9b8:	bl	40ab54 <ferror@plt+0x8064>
  40d9bc:	adrp	x8, 422000 <ferror@plt+0x1f510>
  40d9c0:	add	x8, x8, #0x3e7
  40d9c4:	mov	x0, x8
  40d9c8:	ldr	x1, [sp, #16]
  40d9cc:	mov	x2, x8
  40d9d0:	ldr	x3, [sp, #8]
  40d9d4:	bl	40ab54 <ferror@plt+0x8064>
  40d9d8:	ldur	x0, [x29, #-16]
  40d9dc:	bl	40a480 <ferror@plt+0x7990>
  40d9e0:	adrp	x8, 440000 <stdin@@GLIBC_2.17+0x7168>
  40d9e4:	add	x8, x8, #0x738
  40d9e8:	ldr	w9, [x8]
  40d9ec:	cbz	w9, 40d9f8 <ferror@plt+0xaf08>
  40d9f0:	ldur	x0, [x29, #-16]
  40d9f4:	bl	409388 <ferror@plt+0x6898>
  40d9f8:	stur	wzr, [x29, #-4]
  40d9fc:	ldur	w0, [x29, #-4]
  40da00:	ldp	x29, x30, [sp, #80]
  40da04:	add	sp, sp, #0x60
  40da08:	ret
  40da0c:	sub	sp, sp, #0x40
  40da10:	stp	x29, x30, [sp, #48]
  40da14:	add	x29, sp, #0x30
  40da18:	adrp	x8, 422000 <ferror@plt+0x1f510>
  40da1c:	add	x8, x8, #0xca7
  40da20:	adrp	x9, 422000 <ferror@plt+0x1f510>
  40da24:	add	x9, x9, #0xcb3
  40da28:	adrp	x10, 422000 <ferror@plt+0x1f510>
  40da2c:	add	x10, x10, #0xcbe
  40da30:	adrp	x11, 422000 <ferror@plt+0x1f510>
  40da34:	add	x11, x11, #0xccb
  40da38:	adrp	x12, 422000 <ferror@plt+0x1f510>
  40da3c:	add	x12, x12, #0xcd6
  40da40:	adrp	x13, 422000 <ferror@plt+0x1f510>
  40da44:	add	x13, x13, #0xcde
  40da48:	stur	x0, [x29, #-8]
  40da4c:	ldur	x14, [x29, #-8]
  40da50:	ldr	w1, [x14]
  40da54:	mov	x0, x8
  40da58:	stur	x9, [x29, #-16]
  40da5c:	str	x10, [sp, #24]
  40da60:	str	x11, [sp, #16]
  40da64:	str	x12, [sp, #8]
  40da68:	str	x13, [sp]
  40da6c:	bl	40940c <ferror@plt+0x691c>
  40da70:	ldur	x8, [x29, #-8]
  40da74:	ldr	w1, [x8, #4]
  40da78:	ldur	x0, [x29, #-16]
  40da7c:	bl	40940c <ferror@plt+0x691c>
  40da80:	ldur	x8, [x29, #-8]
  40da84:	ldr	w1, [x8, #8]
  40da88:	ldr	x0, [sp, #24]
  40da8c:	bl	40940c <ferror@plt+0x691c>
  40da90:	ldur	x8, [x29, #-8]
  40da94:	ldr	w1, [x8, #12]
  40da98:	ldr	x0, [sp, #16]
  40da9c:	bl	40940c <ferror@plt+0x691c>
  40daa0:	ldur	x8, [x29, #-8]
  40daa4:	ldr	w1, [x8, #16]
  40daa8:	ldr	x0, [sp, #8]
  40daac:	bl	40940c <ferror@plt+0x691c>
  40dab0:	ldur	x8, [x29, #-8]
  40dab4:	ldr	w1, [x8, #24]
  40dab8:	ldr	x0, [sp]
  40dabc:	bl	40940c <ferror@plt+0x691c>
  40dac0:	ldp	x29, x30, [sp, #48]
  40dac4:	add	sp, sp, #0x40
  40dac8:	ret
  40dacc:	sub	sp, sp, #0x20
  40dad0:	stp	x29, x30, [sp, #16]
  40dad4:	add	x29, sp, #0x10
  40dad8:	adrp	x8, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  40dadc:	add	x8, x8, #0xf08
  40dae0:	stur	w0, [x29, #-4]
  40dae4:	ldr	w9, [x8]
  40dae8:	cbnz	w9, 40daf0 <ferror@plt+0xb000>
  40daec:	bl	406a68 <ferror@plt+0x3f78>
  40daf0:	ldur	w0, [x29, #-4]
  40daf4:	bl	41781c <ferror@plt+0x14d2c>
  40daf8:	ldp	x29, x30, [sp, #16]
  40dafc:	add	sp, sp, #0x20
  40db00:	ret
  40db04:	stp	x29, x30, [sp, #-32]!
  40db08:	str	x28, [sp, #16]
  40db0c:	mov	x29, sp
  40db10:	sub	sp, sp, #0x400
  40db14:	ldr	w8, [x29, #32]
  40db18:	ldr	x9, [x29, #40]
  40db1c:	ldr	x10, [x29, #48]
  40db20:	mov	x11, #0x268                 	// #616
  40db24:	mov	w12, #0x10                  	// #16
  40db28:	mov	w13, #0x7                   	// #7
  40db2c:	mov	x14, #0x40                  	// #64
  40db30:	mov	w15, wzr
  40db34:	add	x16, sp, #0x158
  40db38:	add	x17, sp, #0x118
  40db3c:	add	x18, sp, #0xd0
  40db40:	stur	x0, [x29, #-16]
  40db44:	stur	w1, [x29, #-20]
  40db48:	stur	w2, [x29, #-24]
  40db4c:	stur	w3, [x29, #-28]
  40db50:	stur	w4, [x29, #-32]
  40db54:	stur	w5, [x29, #-36]
  40db58:	stur	w6, [x29, #-40]
  40db5c:	stur	w7, [x29, #-44]
  40db60:	stur	w8, [x29, #-48]
  40db64:	stur	x9, [x29, #-56]
  40db68:	stur	x10, [x29, #-64]
  40db6c:	mov	x0, x16
  40db70:	mov	w1, w15
  40db74:	mov	x2, x11
  40db78:	str	w12, [sp, #116]
  40db7c:	str	w13, [sp, #112]
  40db80:	str	x14, [sp, #104]
  40db84:	str	w15, [sp, #100]
  40db88:	str	x16, [sp, #88]
  40db8c:	str	x17, [sp, #80]
  40db90:	str	x18, [sp, #72]
  40db94:	bl	402660 <memset@plt>
  40db98:	ldr	w8, [sp, #116]
  40db9c:	ldr	x9, [sp, #88]
  40dba0:	strh	w8, [x9, #22]
  40dba4:	strh	w8, [x9, #286]
  40dba8:	ldr	w12, [sp, #112]
  40dbac:	str	w12, [sp, #896]
  40dbb0:	ldur	w13, [x29, #-44]
  40dbb4:	str	w13, [sp, #900]
  40dbb8:	ldur	w13, [x29, #-48]
  40dbbc:	str	w13, [sp, #904]
  40dbc0:	ldr	x0, [sp, #80]
  40dbc4:	ldr	w13, [sp, #100]
  40dbc8:	mov	w1, w13
  40dbcc:	ldr	x2, [sp, #104]
  40dbd0:	bl	402660 <memset@plt>
  40dbd4:	ldr	x0, [sp, #72]
  40dbd8:	ldr	w8, [sp, #100]
  40dbdc:	mov	w1, w8
  40dbe0:	ldr	x2, [sp, #104]
  40dbe4:	bl	402660 <memset@plt>
  40dbe8:	ldur	x9, [x29, #-16]
  40dbec:	ldr	x9, [x9, #16]
  40dbf0:	cbz	x9, 40dc2c <ferror@plt+0xb13c>
  40dbf4:	add	x1, sp, #0x158
  40dbf8:	mov	w8, #0xffffffff            	// #-1
  40dbfc:	str	w8, [sp, #892]
  40dc00:	ldur	w8, [x29, #-24]
  40dc04:	str	w8, [sp, #888]
  40dc08:	ldur	w8, [x29, #-20]
  40dc0c:	str	w8, [sp, #368]
  40dc10:	ldur	x9, [x29, #-16]
  40dc14:	ldr	x0, [x9, #16]
  40dc18:	bl	4085a8 <ferror@plt+0x5ab8>
  40dc1c:	cbnz	w0, 40dc2c <ferror@plt+0xb13c>
  40dc20:	mov	w8, #0x1                   	// #1
  40dc24:	stur	w8, [x29, #-4]
  40dc28:	b	40df00 <ferror@plt+0xb410>
  40dc2c:	add	x0, sp, #0x158
  40dc30:	bl	40a15c <ferror@plt+0x766c>
  40dc34:	ldur	w0, [x29, #-20]
  40dc38:	add	x1, sp, #0x118
  40dc3c:	mov	w2, #0x40                  	// #64
  40dc40:	bl	416dec <ferror@plt+0x142fc>
  40dc44:	str	x0, [sp, #272]
  40dc48:	ldur	w8, [x29, #-24]
  40dc4c:	mov	w9, #0xffffffff            	// #-1
  40dc50:	cmp	w8, w9
  40dc54:	b.ne	40dc64 <ferror@plt+0xb174>  // b.any
  40dc58:	mov	w8, #0x2a                  	// #42
  40dc5c:	strb	w8, [sp, #208]
  40dc60:	b	40ddb0 <ferror@plt+0xb2c0>
  40dc64:	adrp	x8, 440000 <stdin@@GLIBC_2.17+0x7168>
  40dc68:	add	x8, x8, #0x768
  40dc6c:	ldr	w9, [x8]
  40dc70:	cbnz	w9, 40dda4 <ferror@plt+0xb2b4>
  40dc74:	str	wzr, [sp, #204]
  40dc78:	ldur	w8, [x29, #-24]
  40dc7c:	cbnz	w8, 40dca0 <ferror@plt+0xb1b0>
  40dc80:	mov	w8, #0x1                   	// #1
  40dc84:	str	w8, [sp, #204]
  40dc88:	add	x0, sp, #0xd0
  40dc8c:	adrp	x1, 421000 <ferror@plt+0x1e510>
  40dc90:	add	x1, x1, #0x159
  40dc94:	mov	x2, #0x7                   	// #7
  40dc98:	bl	402a10 <strncpy@plt>
  40dc9c:	b	40dd8c <ferror@plt+0xb29c>
  40dca0:	ldur	w8, [x29, #-24]
  40dca4:	cmp	w8, #0x0
  40dca8:	cset	w8, le
  40dcac:	tbnz	w8, #0, 40dd8c <ferror@plt+0xb29c>
  40dcb0:	adrp	x0, 421000 <ferror@plt+0x1e510>
  40dcb4:	add	x0, x0, #0x475
  40dcb8:	bl	402a80 <getenv@plt>
  40dcbc:	str	x0, [sp, #64]
  40dcc0:	cbz	x0, 40dcd0 <ferror@plt+0xb1e0>
  40dcc4:	ldr	x8, [sp, #64]
  40dcc8:	str	x8, [sp, #56]
  40dccc:	b	40dcdc <ferror@plt+0xb1ec>
  40dcd0:	adrp	x8, 422000 <ferror@plt+0x1f510>
  40dcd4:	add	x8, x8, #0x1e9
  40dcd8:	str	x8, [sp, #56]
  40dcdc:	ldr	x8, [sp, #56]
  40dce0:	ldur	w4, [x29, #-24]
  40dce4:	add	x9, sp, #0xd0
  40dce8:	mov	x0, x9
  40dcec:	mov	x1, #0x40                  	// #64
  40dcf0:	adrp	x2, 421000 <ferror@plt+0x1e510>
  40dcf4:	add	x2, x2, #0x4bf
  40dcf8:	mov	x3, x8
  40dcfc:	str	x9, [sp, #48]
  40dd00:	bl	402560 <snprintf@plt>
  40dd04:	ldr	x8, [sp, #48]
  40dd08:	mov	x0, x8
  40dd0c:	adrp	x1, 424000 <ferror@plt+0x21510>
  40dd10:	add	x1, x1, #0xa8
  40dd14:	bl	402930 <fopen64@plt>
  40dd18:	str	x0, [sp, #192]
  40dd1c:	cbz	x0, 40dd8c <ferror@plt+0xb29c>
  40dd20:	ldr	x0, [sp, #192]
  40dd24:	adrp	x1, 421000 <ferror@plt+0x1e510>
  40dd28:	add	x1, x1, #0x4ca
  40dd2c:	add	x2, sp, #0xd0
  40dd30:	bl	402610 <__isoc99_fscanf@plt>
  40dd34:	cmp	w0, #0x1
  40dd38:	b.ne	40dd84 <ferror@plt+0xb294>  // b.any
  40dd3c:	add	x8, sp, #0xd0
  40dd40:	mov	x0, x8
  40dd44:	str	x8, [sp, #40]
  40dd48:	bl	4023e0 <strlen@plt>
  40dd4c:	ldr	x8, [sp, #40]
  40dd50:	add	x0, x8, x0
  40dd54:	str	x0, [sp, #32]
  40dd58:	mov	x0, x8
  40dd5c:	bl	4023e0 <strlen@plt>
  40dd60:	mov	x8, #0x40                  	// #64
  40dd64:	subs	x1, x8, x0
  40dd68:	ldur	w3, [x29, #-24]
  40dd6c:	ldr	x0, [sp, #32]
  40dd70:	adrp	x2, 422000 <ferror@plt+0x1f510>
  40dd74:	add	x2, x2, #0xced
  40dd78:	bl	402560 <snprintf@plt>
  40dd7c:	mov	w9, #0x1                   	// #1
  40dd80:	str	w9, [sp, #204]
  40dd84:	ldr	x0, [sp, #192]
  40dd88:	bl	4025a0 <fclose@plt>
  40dd8c:	ldr	w8, [sp, #204]
  40dd90:	cbnz	w8, 40dda0 <ferror@plt+0xb2b0>
  40dd94:	ldur	w0, [x29, #-24]
  40dd98:	add	x1, sp, #0xd0
  40dd9c:	bl	414cf0 <ferror@plt+0x12200>
  40dda0:	b	40ddb0 <ferror@plt+0xb2c0>
  40dda4:	ldur	w0, [x29, #-24]
  40dda8:	add	x1, sp, #0xd0
  40ddac:	bl	414cf0 <ferror@plt+0x12200>
  40ddb0:	ldr	x0, [sp, #272]
  40ddb4:	adrp	x1, 422000 <ferror@plt+0x1f510>
  40ddb8:	add	x1, x1, #0x22c
  40ddbc:	add	x2, sp, #0xd0
  40ddc0:	mov	x8, xzr
  40ddc4:	mov	x3, x8
  40ddc8:	bl	40ab54 <ferror@plt+0x8064>
  40ddcc:	ldur	w9, [x29, #-32]
  40ddd0:	cmp	w9, #0x1
  40ddd4:	b.ne	40de20 <ferror@plt+0xb330>  // b.any
  40ddd8:	ldur	w0, [x29, #-40]
  40dddc:	add	x1, sp, #0xa2
  40dde0:	bl	414cf0 <ferror@plt+0x12200>
  40dde4:	ldur	w8, [x29, #-36]
  40dde8:	str	x0, [sp, #24]
  40ddec:	mov	w0, w8
  40ddf0:	add	x1, sp, #0x84
  40ddf4:	bl	414cf0 <ferror@plt+0x12200>
  40ddf8:	ldr	x1, [sp, #24]
  40ddfc:	str	x0, [sp, #16]
  40de00:	mov	x0, x1
  40de04:	adrp	x1, 422000 <ferror@plt+0x1f510>
  40de08:	add	x1, x1, #0x22c
  40de0c:	ldr	x2, [sp, #16]
  40de10:	mov	x9, xzr
  40de14:	mov	x3, x9
  40de18:	bl	40ab54 <ferror@plt+0x8064>
  40de1c:	b	40de44 <ferror@plt+0xb354>
  40de20:	adrp	x8, 422000 <ferror@plt+0x1f510>
  40de24:	add	x8, x8, #0x3e7
  40de28:	mov	x0, x8
  40de2c:	adrp	x1, 421000 <ferror@plt+0x1e510>
  40de30:	add	x1, x1, #0x14e
  40de34:	mov	x2, x8
  40de38:	mov	x8, xzr
  40de3c:	mov	x3, x8
  40de40:	bl	40ab54 <ferror@plt+0x8064>
  40de44:	mov	x8, xzr
  40de48:	str	x8, [sp, #120]
  40de4c:	adrp	x8, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  40de50:	add	x8, x8, #0xefc
  40de54:	ldr	w9, [x8]
  40de58:	cbz	w9, 40ded4 <ferror@plt+0xb3e4>
  40de5c:	ldur	w8, [x29, #-24]
  40de60:	cbnz	w8, 40de78 <ferror@plt+0xb388>
  40de64:	adrp	x0, 421000 <ferror@plt+0x1e510>
  40de68:	add	x0, x0, #0x159
  40de6c:	add	x1, sp, #0x78
  40de70:	bl	40df14 <ferror@plt+0xb424>
  40de74:	b	40de94 <ferror@plt+0xb3a4>
  40de78:	ldur	w8, [x29, #-24]
  40de7c:	cmp	w8, #0x0
  40de80:	cset	w8, le
  40de84:	tbnz	w8, #0, 40de94 <ferror@plt+0xb3a4>
  40de88:	ldur	w0, [x29, #-24]
  40de8c:	add	x1, sp, #0x78
  40de90:	bl	406c04 <ferror@plt+0x4114>
  40de94:	ldr	x8, [sp, #120]
  40de98:	str	x8, [sp, #8]
  40de9c:	cbz	x8, 40deac <ferror@plt+0xb3bc>
  40dea0:	ldr	x8, [sp, #8]
  40dea4:	str	x8, [sp]
  40dea8:	b	40deb8 <ferror@plt+0xb3c8>
  40deac:	adrp	x8, 421000 <ferror@plt+0x1e510>
  40deb0:	add	x8, x8, #0x486
  40deb4:	str	x8, [sp]
  40deb8:	ldr	x8, [sp]
  40debc:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40dec0:	add	x0, x0, #0xcf1
  40dec4:	mov	x1, x8
  40dec8:	bl	40940c <ferror@plt+0x691c>
  40decc:	ldr	x0, [sp, #120]
  40ded0:	bl	402850 <free@plt>
  40ded4:	adrp	x8, 440000 <stdin@@GLIBC_2.17+0x7168>
  40ded8:	add	x8, x8, #0x738
  40dedc:	ldr	w9, [x8]
  40dee0:	cbz	w9, 40defc <ferror@plt+0xb40c>
  40dee4:	ldur	x1, [x29, #-56]
  40dee8:	ldur	x2, [x29, #-64]
  40deec:	ldur	w3, [x29, #-28]
  40def0:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40def4:	add	x0, x0, #0xcfe
  40def8:	bl	40940c <ferror@plt+0x691c>
  40defc:	stur	wzr, [x29, #-4]
  40df00:	ldur	w0, [x29, #-4]
  40df04:	add	sp, sp, #0x400
  40df08:	ldr	x28, [sp, #16]
  40df0c:	ldp	x29, x30, [sp], #32
  40df10:	ret
  40df14:	sub	sp, sp, #0x10
  40df18:	mov	x8, xzr
  40df1c:	mov	w9, #0xffffffff            	// #-1
  40df20:	str	x0, [sp, #8]
  40df24:	str	x1, [sp]
  40df28:	ldr	x10, [sp]
  40df2c:	str	x8, [x10]
  40df30:	mov	w0, w9
  40df34:	add	sp, sp, #0x10
  40df38:	ret
  40df3c:	sub	sp, sp, #0x20
  40df40:	str	x0, [sp, #16]
  40df44:	str	x1, [sp, #8]
  40df48:	ldr	x8, [sp, #16]
  40df4c:	ldr	w9, [x8, #8]
  40df50:	cmp	w9, #0x1
  40df54:	b.ne	40df78 <ferror@plt+0xb488>  // b.any
  40df58:	ldr	x8, [sp, #8]
  40df5c:	ldr	w9, [x8]
  40df60:	and	w9, w9, #0x800
  40df64:	cbnz	w9, 40df78 <ferror@plt+0xb488>
  40df68:	mov	w8, #0x1                   	// #1
  40df6c:	and	w8, w8, #0x1
  40df70:	strb	w8, [sp, #31]
  40df74:	b	40dfb4 <ferror@plt+0xb4c4>
  40df78:	ldr	x8, [sp, #16]
  40df7c:	ldr	w9, [x8, #8]
  40df80:	cmp	w9, #0x2
  40df84:	b.ne	40dfa8 <ferror@plt+0xb4b8>  // b.any
  40df88:	ldr	x8, [sp, #8]
  40df8c:	ldr	w9, [x8]
  40df90:	and	w9, w9, #0x1000
  40df94:	cbnz	w9, 40dfa8 <ferror@plt+0xb4b8>
  40df98:	mov	w8, #0x1                   	// #1
  40df9c:	and	w8, w8, #0x1
  40dfa0:	strb	w8, [sp, #31]
  40dfa4:	b	40dfb4 <ferror@plt+0xb4c4>
  40dfa8:	mov	w8, wzr
  40dfac:	and	w8, w8, #0x1
  40dfb0:	strb	w8, [sp, #31]
  40dfb4:	ldrb	w8, [sp, #31]
  40dfb8:	and	w0, w8, #0x1
  40dfbc:	add	sp, sp, #0x20
  40dfc0:	ret
  40dfc4:	sub	sp, sp, #0x20
  40dfc8:	stp	x29, x30, [sp, #16]
  40dfcc:	add	x29, sp, #0x10
  40dfd0:	str	x0, [sp, #8]
  40dfd4:	str	x1, [sp]
  40dfd8:	ldr	x0, [sp, #8]
  40dfdc:	bl	40a15c <ferror@plt+0x766c>
  40dfe0:	ldr	x8, [sp, #8]
  40dfe4:	add	x0, x8, #0x10
  40dfe8:	ldr	x8, [sp, #8]
  40dfec:	ldr	w1, [x8, #544]
  40dff0:	bl	40e01c <ferror@plt+0xb52c>
  40dff4:	ldr	x8, [sp, #8]
  40dff8:	add	x0, x8, #0x118
  40dffc:	ldr	x8, [sp, #8]
  40e000:	ldr	w1, [x8, #548]
  40e004:	bl	40e01c <ferror@plt+0xb52c>
  40e008:	ldr	x0, [sp, #8]
  40e00c:	bl	40a480 <ferror@plt+0x7990>
  40e010:	ldp	x29, x30, [sp, #16]
  40e014:	add	sp, sp, #0x20
  40e018:	ret
  40e01c:	sub	sp, sp, #0x40
  40e020:	stp	x29, x30, [sp, #48]
  40e024:	add	x29, sp, #0x30
  40e028:	mov	w8, #0xffffffff            	// #-1
  40e02c:	stur	x0, [x29, #-8]
  40e030:	stur	w1, [x29, #-12]
  40e034:	ldur	x9, [x29, #-8]
  40e038:	ldr	w10, [x9, #8]
  40e03c:	str	w10, [sp, #8]
  40e040:	ldr	w10, [sp, #8]
  40e044:	cmp	w10, w8
  40e048:	b.ne	40e064 <ferror@plt+0xb574>  // b.any
  40e04c:	sub	x0, x29, #0x17
  40e050:	mov	x1, #0xb                   	// #11
  40e054:	adrp	x2, 421000 <ferror@plt+0x1e510>
  40e058:	add	x2, x2, #0x14e
  40e05c:	bl	402560 <snprintf@plt>
  40e060:	b	40e07c <ferror@plt+0xb58c>
  40e064:	ldr	w3, [sp, #8]
  40e068:	sub	x0, x29, #0x17
  40e06c:	mov	x1, #0xb                   	// #11
  40e070:	adrp	x2, 422000 <ferror@plt+0x1f510>
  40e074:	add	x2, x2, #0xe1b
  40e078:	bl	402560 <snprintf@plt>
  40e07c:	ldur	w8, [x29, #-12]
  40e080:	mov	w9, #0xffffffff            	// #-1
  40e084:	cmp	w8, w9
  40e088:	b.ne	40e0a4 <ferror@plt+0xb5b4>  // b.any
  40e08c:	add	x0, sp, #0xe
  40e090:	mov	x1, #0xb                   	// #11
  40e094:	adrp	x2, 421000 <ferror@plt+0x1e510>
  40e098:	add	x2, x2, #0x14e
  40e09c:	bl	402560 <snprintf@plt>
  40e0a0:	b	40e0bc <ferror@plt+0xb5cc>
  40e0a4:	ldur	w3, [x29, #-12]
  40e0a8:	add	x0, sp, #0xe
  40e0ac:	mov	x1, #0xb                   	// #11
  40e0b0:	adrp	x2, 422000 <ferror@plt+0x1f510>
  40e0b4:	add	x2, x2, #0xe1b
  40e0b8:	bl	402560 <snprintf@plt>
  40e0bc:	sub	x0, x29, #0x17
  40e0c0:	adrp	x1, 422000 <ferror@plt+0x1f510>
  40e0c4:	add	x1, x1, #0x22c
  40e0c8:	add	x2, sp, #0xe
  40e0cc:	mov	x8, xzr
  40e0d0:	mov	x3, x8
  40e0d4:	bl	40ab54 <ferror@plt+0x8064>
  40e0d8:	ldp	x29, x30, [sp, #48]
  40e0dc:	add	sp, sp, #0x40
  40e0e0:	ret
  40e0e4:	sub	sp, sp, #0x60
  40e0e8:	stp	x29, x30, [sp, #80]
  40e0ec:	add	x29, sp, #0x50
  40e0f0:	mov	w8, #0x2c                  	// #44
  40e0f4:	adrp	x9, 422000 <ferror@plt+0x1f510>
  40e0f8:	add	x9, x9, #0x3e7
  40e0fc:	stur	x0, [x29, #-16]
  40e100:	stur	x1, [x29, #-24]
  40e104:	ldur	x10, [x29, #-16]
  40e108:	strh	w8, [x10, #286]
  40e10c:	ldur	x10, [x29, #-16]
  40e110:	strh	w8, [x10, #22]
  40e114:	ldur	x10, [x29, #-24]
  40e118:	ldr	x10, [x10, #16]
  40e11c:	str	x9, [sp, #16]
  40e120:	cbz	x10, 40e144 <ferror@plt+0xb654>
  40e124:	ldur	x8, [x29, #-24]
  40e128:	ldr	x0, [x8, #16]
  40e12c:	ldur	x1, [x29, #-16]
  40e130:	bl	4085a8 <ferror@plt+0x5ab8>
  40e134:	cbnz	w0, 40e144 <ferror@plt+0xb654>
  40e138:	mov	w8, #0x1                   	// #1
  40e13c:	stur	w8, [x29, #-4]
  40e140:	b	40e214 <ferror@plt+0xb724>
  40e144:	ldur	x0, [x29, #-16]
  40e148:	bl	40a15c <ferror@plt+0x766c>
  40e14c:	ldur	x8, [x29, #-16]
  40e150:	ldr	w9, [x8, #576]
  40e154:	cbz	w9, 40e1b8 <ferror@plt+0xb6c8>
  40e158:	ldur	x8, [x29, #-16]
  40e15c:	ldr	w0, [x8, #576]
  40e160:	bl	40dacc <ferror@plt+0xafdc>
  40e164:	stur	x0, [x29, #-32]
  40e168:	ldur	x8, [x29, #-16]
  40e16c:	ldr	w3, [x8, #544]
  40e170:	add	x8, sp, #0x18
  40e174:	mov	x0, x8
  40e178:	mov	x1, #0x10                  	// #16
  40e17c:	adrp	x2, 422000 <ferror@plt+0x1f510>
  40e180:	add	x2, x2, #0xd23
  40e184:	str	x8, [sp, #8]
  40e188:	bl	402560 <snprintf@plt>
  40e18c:	ldr	x8, [sp, #8]
  40e190:	str	x8, [sp, #40]
  40e194:	ldur	x9, [x29, #-32]
  40e198:	ldr	x2, [sp, #40]
  40e19c:	mov	x0, x9
  40e1a0:	adrp	x1, 422000 <ferror@plt+0x1f510>
  40e1a4:	add	x1, x1, #0x22c
  40e1a8:	mov	x9, xzr
  40e1ac:	mov	x3, x9
  40e1b0:	bl	40ab54 <ferror@plt+0x8064>
  40e1b4:	b	40e1d4 <ferror@plt+0xb6e4>
  40e1b8:	ldr	x0, [sp, #16]
  40e1bc:	adrp	x1, 421000 <ferror@plt+0x1e510>
  40e1c0:	add	x1, x1, #0x14e
  40e1c4:	ldr	x2, [sp, #16]
  40e1c8:	mov	x8, xzr
  40e1cc:	mov	x3, x8
  40e1d0:	bl	40ab54 <ferror@plt+0x8064>
  40e1d4:	ldr	x0, [sp, #16]
  40e1d8:	adrp	x1, 421000 <ferror@plt+0x1e510>
  40e1dc:	add	x1, x1, #0x14e
  40e1e0:	ldr	x2, [sp, #16]
  40e1e4:	mov	x8, xzr
  40e1e8:	mov	x3, x8
  40e1ec:	bl	40ab54 <ferror@plt+0x8064>
  40e1f0:	ldur	x0, [x29, #-16]
  40e1f4:	bl	40a480 <ferror@plt+0x7990>
  40e1f8:	adrp	x8, 440000 <stdin@@GLIBC_2.17+0x7168>
  40e1fc:	add	x8, x8, #0x738
  40e200:	ldr	w9, [x8]
  40e204:	cbz	w9, 40e210 <ferror@plt+0xb720>
  40e208:	ldur	x0, [x29, #-16]
  40e20c:	bl	409388 <ferror@plt+0x6898>
  40e210:	stur	wzr, [x29, #-4]
  40e214:	ldur	w0, [x29, #-4]
  40e218:	ldp	x29, x30, [sp, #80]
  40e21c:	add	sp, sp, #0x60
  40e220:	ret
  40e224:	sub	sp, sp, #0x20
  40e228:	stp	x29, x30, [sp, #16]
  40e22c:	add	x29, sp, #0x10
  40e230:	adrp	x8, 440000 <stdin@@GLIBC_2.17+0x7168>
  40e234:	add	x8, x8, #0x73c
  40e238:	str	x0, [sp, #8]
  40e23c:	str	x1, [sp]
  40e240:	ldr	w9, [x8]
  40e244:	cbz	w9, 40e25c <ferror@plt+0xb76c>
  40e248:	ldr	x1, [sp, #8]
  40e24c:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40e250:	add	x0, x0, #0xd27
  40e254:	bl	40940c <ferror@plt+0x691c>
  40e258:	b	40e26c <ferror@plt+0xb77c>
  40e25c:	ldr	x1, [sp, #8]
  40e260:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40e264:	add	x0, x0, #0xd2c
  40e268:	bl	40940c <ferror@plt+0x691c>
  40e26c:	ldr	x8, [sp]
  40e270:	ldr	w1, [x8]
  40e274:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40e278:	add	x0, x0, #0xd32
  40e27c:	bl	40940c <ferror@plt+0x691c>
  40e280:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40e284:	add	x0, x0, #0xc07
  40e288:	bl	40940c <ferror@plt+0x691c>
  40e28c:	ldp	x29, x30, [sp, #16]
  40e290:	add	sp, sp, #0x20
  40e294:	ret
  40e298:	sub	sp, sp, #0x30
  40e29c:	stp	x29, x30, [sp, #32]
  40e2a0:	add	x29, sp, #0x20
  40e2a4:	adrp	x8, 440000 <stdin@@GLIBC_2.17+0x7168>
  40e2a8:	add	x8, x8, #0x73c
  40e2ac:	stur	x0, [x29, #-8]
  40e2b0:	str	x1, [sp, #16]
  40e2b4:	str	x2, [sp, #8]
  40e2b8:	ldr	w9, [x8]
  40e2bc:	cbz	w9, 40e2d0 <ferror@plt+0xb7e0>
  40e2c0:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40e2c4:	add	x0, x0, #0xd3d
  40e2c8:	bl	40940c <ferror@plt+0x691c>
  40e2cc:	b	40e2dc <ferror@plt+0xb7ec>
  40e2d0:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40e2d4:	add	x0, x0, #0xd45
  40e2d8:	bl	40940c <ferror@plt+0x691c>
  40e2dc:	ldur	x8, [x29, #-8]
  40e2e0:	ldr	w1, [x8, #8]
  40e2e4:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40e2e8:	add	x0, x0, #0xd90
  40e2ec:	bl	40940c <ferror@plt+0x691c>
  40e2f0:	ldur	x8, [x29, #-8]
  40e2f4:	ldr	x1, [x8]
  40e2f8:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40e2fc:	add	x0, x0, #0xd4d
  40e300:	bl	40940c <ferror@plt+0x691c>
  40e304:	ldur	x8, [x29, #-8]
  40e308:	ldr	w1, [x8, #12]
  40e30c:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40e310:	add	x0, x0, #0xd58
  40e314:	bl	40940c <ferror@plt+0x691c>
  40e318:	ldur	x8, [x29, #-8]
  40e31c:	ldr	w1, [x8, #16]
  40e320:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40e324:	add	x0, x0, #0xd66
  40e328:	bl	40940c <ferror@plt+0x691c>
  40e32c:	ldur	x8, [x29, #-8]
  40e330:	ldr	w1, [x8, #20]
  40e334:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40e338:	add	x0, x0, #0xd75
  40e33c:	bl	40940c <ferror@plt+0x691c>
  40e340:	ldur	x8, [x29, #-8]
  40e344:	ldr	w1, [x8, #24]
  40e348:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40e34c:	add	x0, x0, #0xd82
  40e350:	bl	40940c <ferror@plt+0x691c>
  40e354:	ldur	x8, [x29, #-8]
  40e358:	ldr	w1, [x8, #28]
  40e35c:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40e360:	add	x0, x0, #0xd8e
  40e364:	bl	40940c <ferror@plt+0x691c>
  40e368:	ldur	x8, [x29, #-8]
  40e36c:	ldr	w9, [x8, #32]
  40e370:	and	w1, w9, #0x1
  40e374:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40e378:	add	x0, x0, #0xd96
  40e37c:	bl	40940c <ferror@plt+0x691c>
  40e380:	ldur	x8, [x29, #-8]
  40e384:	ldr	w1, [x8, #36]
  40e388:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40e38c:	add	x0, x0, #0xd9d
  40e390:	bl	40940c <ferror@plt+0x691c>
  40e394:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40e398:	add	x0, x0, #0xc07
  40e39c:	bl	40940c <ferror@plt+0x691c>
  40e3a0:	ldr	x8, [sp, #16]
  40e3a4:	cbz	x8, 40e3b8 <ferror@plt+0xb8c8>
  40e3a8:	ldr	x1, [sp, #16]
  40e3ac:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40e3b0:	add	x0, x0, #0xda6
  40e3b4:	bl	40e224 <ferror@plt+0xb734>
  40e3b8:	ldr	x8, [sp, #8]
  40e3bc:	cbz	x8, 40e3d0 <ferror@plt+0xb8e0>
  40e3c0:	ldr	x1, [sp, #8]
  40e3c4:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40e3c8:	add	x0, x0, #0xda9
  40e3cc:	bl	40e224 <ferror@plt+0xb734>
  40e3d0:	ldp	x29, x30, [sp, #32]
  40e3d4:	add	sp, sp, #0x30
  40e3d8:	ret
  40e3dc:	sub	sp, sp, #0x10
  40e3e0:	mov	x8, #0x1                   	// #1
  40e3e4:	str	x0, [sp, #8]
  40e3e8:	str	w1, [sp, #4]
  40e3ec:	ldr	x9, [sp, #8]
  40e3f0:	ldr	x9, [x9, #8]
  40e3f4:	ldr	w10, [sp, #4]
  40e3f8:	mov	w11, w10
  40e3fc:	lsl	x8, x8, x11
  40e400:	tst	x9, x8
  40e404:	cset	w10, ne  // ne = any
  40e408:	mov	w12, #0x1                   	// #1
  40e40c:	eor	w10, w10, #0x1
  40e410:	eor	w10, w10, w12
  40e414:	and	w0, w10, #0x1
  40e418:	add	sp, sp, #0x10
  40e41c:	ret
  40e420:	sub	sp, sp, #0x80
  40e424:	stp	x29, x30, [sp, #112]
  40e428:	add	x29, sp, #0x70
  40e42c:	mov	x8, #0x24                  	// #36
  40e430:	mov	w9, #0x24                  	// #36
  40e434:	mov	w10, #0x14                  	// #20
  40e438:	mov	w11, #0x301                 	// #769
  40e43c:	mov	w12, #0xe240                	// #57920
  40e440:	movk	w12, #0x1, lsl #16
  40e444:	mov	w13, #0x10                  	// #16
  40e448:	mov	w14, #0xff                  	// #255
  40e44c:	mov	w15, #0x3                   	// #3
  40e450:	adrp	x3, 40d000 <ferror@plt+0xa510>
  40e454:	add	x3, x3, #0x200
  40e458:	sub	x16, x29, #0x2c
  40e45c:	stur	x0, [x29, #-8]
  40e460:	mov	x0, x16
  40e464:	mov	w17, wzr
  40e468:	mov	w1, w17
  40e46c:	mov	x2, x8
  40e470:	str	x8, [sp, #56]
  40e474:	str	w9, [sp, #52]
  40e478:	str	w10, [sp, #48]
  40e47c:	str	w11, [sp, #44]
  40e480:	str	w12, [sp, #40]
  40e484:	str	w13, [sp, #36]
  40e488:	str	w14, [sp, #32]
  40e48c:	str	w15, [sp, #28]
  40e490:	str	x3, [sp, #16]
  40e494:	str	x16, [sp, #8]
  40e498:	bl	402660 <memset@plt>
  40e49c:	ldr	w9, [sp, #52]
  40e4a0:	stur	w9, [x29, #-44]
  40e4a4:	ldr	w10, [sp, #48]
  40e4a8:	ldr	x8, [sp, #8]
  40e4ac:	strh	w10, [x8, #4]
  40e4b0:	ldr	w11, [sp, #44]
  40e4b4:	strh	w11, [x8, #6]
  40e4b8:	ldr	w12, [sp, #40]
  40e4bc:	stur	w12, [x29, #-36]
  40e4c0:	ldr	w13, [sp, #36]
  40e4c4:	strb	w13, [x8, #16]
  40e4c8:	ldr	w14, [sp, #32]
  40e4cc:	strb	w14, [x8, #17]
  40e4d0:	ldr	w15, [sp, #28]
  40e4d4:	stur	w15, [x29, #-20]
  40e4d8:	ldur	x0, [x29, #-8]
  40e4dc:	mov	x1, x8
  40e4e0:	ldr	x2, [sp, #56]
  40e4e4:	ldr	x3, [sp, #16]
  40e4e8:	bl	40e4f8 <ferror@plt+0xba08>
  40e4ec:	ldp	x29, x30, [sp, #112]
  40e4f0:	add	sp, sp, #0x80
  40e4f4:	ret
  40e4f8:	sub	sp, sp, #0x80
  40e4fc:	stp	x29, x30, [sp, #112]
  40e500:	add	x29, sp, #0x70
  40e504:	mov	w8, #0xffffffff            	// #-1
  40e508:	mov	w9, wzr
  40e50c:	mov	w10, #0x4                   	// #4
  40e510:	add	x11, sp, #0x8
  40e514:	stur	x0, [x29, #-16]
  40e518:	stur	x1, [x29, #-24]
  40e51c:	stur	x2, [x29, #-32]
  40e520:	stur	x3, [x29, #-40]
  40e524:	stur	w8, [x29, #-44]
  40e528:	mov	x0, x11
  40e52c:	mov	w1, w9
  40e530:	mov	w2, w10
  40e534:	bl	41b9d8 <ferror@plt+0x18ee8>
  40e538:	cbz	w0, 40e548 <ferror@plt+0xba58>
  40e53c:	mov	w8, #0xffffffff            	// #-1
  40e540:	stur	w8, [x29, #-4]
  40e544:	b	40e5ac <ferror@plt+0xbabc>
  40e548:	add	x0, sp, #0x8
  40e54c:	mov	w8, #0xe240                	// #57920
  40e550:	movk	w8, #0x1, lsl #16
  40e554:	str	w8, [sp, #40]
  40e558:	ldur	x1, [x29, #-24]
  40e55c:	ldur	x9, [x29, #-32]
  40e560:	mov	w2, w9
  40e564:	bl	41c910 <ferror@plt+0x19e20>
  40e568:	cmp	w0, #0x0
  40e56c:	cset	w8, ge  // ge = tcont
  40e570:	tbnz	w8, #0, 40e578 <ferror@plt+0xba88>
  40e574:	b	40e59c <ferror@plt+0xbaac>
  40e578:	ldur	x1, [x29, #-40]
  40e57c:	ldur	x2, [x29, #-16]
  40e580:	add	x0, sp, #0x8
  40e584:	mov	w8, wzr
  40e588:	mov	w3, w8
  40e58c:	bl	41cce8 <ferror@plt+0x1a1f8>
  40e590:	cbz	w0, 40e598 <ferror@plt+0xbaa8>
  40e594:	b	40e59c <ferror@plt+0xbaac>
  40e598:	stur	wzr, [x29, #-44]
  40e59c:	add	x0, sp, #0x8
  40e5a0:	bl	41b990 <ferror@plt+0x18ea0>
  40e5a4:	ldur	w8, [x29, #-44]
  40e5a8:	stur	w8, [x29, #-4]
  40e5ac:	ldur	w0, [x29, #-4]
  40e5b0:	ldp	x29, x30, [sp, #112]
  40e5b4:	add	sp, sp, #0x80
  40e5b8:	ret
  40e5bc:	sub	sp, sp, #0x70
  40e5c0:	stp	x29, x30, [sp, #96]
  40e5c4:	add	x29, sp, #0x60
  40e5c8:	mov	x8, #0x24                  	// #36
  40e5cc:	mov	w9, #0x24                  	// #36
  40e5d0:	mov	w10, #0x14                  	// #20
  40e5d4:	mov	w11, #0x301                 	// #769
  40e5d8:	mov	w12, #0xe240                	// #57920
  40e5dc:	movk	w12, #0x1, lsl #16
  40e5e0:	mov	w13, #0x11                  	// #17
  40e5e4:	mov	w14, #0x3d                  	// #61
  40e5e8:	adrp	x3, 40c000 <ferror@plt+0x9510>
  40e5ec:	add	x3, x3, #0xbf4
  40e5f0:	sub	x15, x29, #0x2c
  40e5f4:	stur	x0, [x29, #-8]
  40e5f8:	mov	x0, x15
  40e5fc:	mov	w16, wzr
  40e600:	mov	w1, w16
  40e604:	mov	x2, x8
  40e608:	str	x8, [sp, #40]
  40e60c:	str	w9, [sp, #36]
  40e610:	str	w10, [sp, #32]
  40e614:	str	w11, [sp, #28]
  40e618:	str	w12, [sp, #24]
  40e61c:	str	w13, [sp, #20]
  40e620:	str	w14, [sp, #16]
  40e624:	str	x3, [sp, #8]
  40e628:	str	x15, [sp]
  40e62c:	bl	402660 <memset@plt>
  40e630:	ldr	w9, [sp, #36]
  40e634:	stur	w9, [x29, #-44]
  40e638:	ldr	w10, [sp, #32]
  40e63c:	ldr	x8, [sp]
  40e640:	strh	w10, [x8, #4]
  40e644:	ldr	w11, [sp, #28]
  40e648:	strh	w11, [x8, #6]
  40e64c:	ldr	w12, [sp, #24]
  40e650:	stur	w12, [x29, #-36]
  40e654:	ldr	w13, [sp, #20]
  40e658:	strb	w13, [x8, #16]
  40e65c:	ldr	w14, [sp, #16]
  40e660:	stur	w14, [x29, #-20]
  40e664:	ldur	x0, [x29, #-8]
  40e668:	mov	x1, x8
  40e66c:	ldr	x2, [sp, #40]
  40e670:	ldr	x3, [sp, #8]
  40e674:	bl	40e4f8 <ferror@plt+0xba08>
  40e678:	ldp	x29, x30, [sp, #96]
  40e67c:	add	sp, sp, #0x70
  40e680:	ret
  40e684:	sub	sp, sp, #0x150
  40e688:	stp	x29, x30, [sp, #304]
  40e68c:	str	x28, [sp, #320]
  40e690:	add	x29, sp, #0x130
  40e694:	mov	w8, #0x100                 	// #256
  40e698:	add	x9, sp, #0xc
  40e69c:	stur	x0, [x29, #-16]
  40e6a0:	stur	x1, [x29, #-24]
  40e6a4:	stur	x2, [x29, #-32]
  40e6a8:	stur	w3, [x29, #-36]
  40e6ac:	ldur	x2, [x29, #-16]
  40e6b0:	mov	x0, x9
  40e6b4:	mov	w1, w8
  40e6b8:	bl	402ac0 <fgets@plt>
  40e6bc:	cbnz	x0, 40e6c4 <ferror@plt+0xbbd4>
  40e6c0:	b	40e768 <ferror@plt+0xbc78>
  40e6c4:	ldur	x2, [x29, #-16]
  40e6c8:	add	x0, sp, #0xc
  40e6cc:	mov	w1, #0x100                 	// #256
  40e6d0:	bl	402ac0 <fgets@plt>
  40e6d4:	cbz	x0, 40e768 <ferror@plt+0xbc78>
  40e6d8:	add	x0, sp, #0xc
  40e6dc:	bl	4023e0 <strlen@plt>
  40e6e0:	str	w0, [sp, #8]
  40e6e4:	ldr	w8, [sp, #8]
  40e6e8:	cbz	w8, 40e704 <ferror@plt+0xbc14>
  40e6ec:	ldr	w8, [sp, #8]
  40e6f0:	subs	w8, w8, #0x1
  40e6f4:	add	x9, sp, #0xc
  40e6f8:	ldrb	w8, [x9, w8, sxtw]
  40e6fc:	cmp	w8, #0xa
  40e700:	b.eq	40e71c <ferror@plt+0xbc2c>  // b.none
  40e704:	bl	402a70 <__errno_location@plt>
  40e708:	mov	w8, #0xffffffea            	// #-22
  40e70c:	str	w8, [x0]
  40e710:	mov	w8, #0xffffffff            	// #-1
  40e714:	stur	w8, [x29, #-4]
  40e718:	b	40e784 <ferror@plt+0xbc94>
  40e71c:	ldr	w8, [sp, #8]
  40e720:	subs	w8, w8, #0x1
  40e724:	mov	w0, w8
  40e728:	sxtw	x9, w0
  40e72c:	add	x10, sp, #0xc
  40e730:	add	x9, x10, x9
  40e734:	mov	w8, #0x0                   	// #0
  40e738:	strb	w8, [x9]
  40e73c:	ldur	x9, [x29, #-24]
  40e740:	ldur	x1, [x29, #-32]
  40e744:	ldur	w2, [x29, #-36]
  40e748:	mov	x0, x10
  40e74c:	blr	x9
  40e750:	cmp	w0, #0x0
  40e754:	cset	w8, ge  // ge = tcont
  40e758:	tbnz	w8, #0, 40e764 <ferror@plt+0xbc74>
  40e75c:	stur	wzr, [x29, #-4]
  40e760:	b	40e784 <ferror@plt+0xbc94>
  40e764:	b	40e6c4 <ferror@plt+0xbbd4>
  40e768:	ldur	x0, [x29, #-16]
  40e76c:	bl	402af0 <ferror@plt>
  40e770:	mov	w8, wzr
  40e774:	mov	w9, #0xffffffff            	// #-1
  40e778:	cmp	w0, #0x0
  40e77c:	csel	w8, w9, w8, ne  // ne = any
  40e780:	stur	w8, [x29, #-4]
  40e784:	ldur	w0, [x29, #-4]
  40e788:	ldr	x28, [sp, #320]
  40e78c:	ldp	x29, x30, [sp, #304]
  40e790:	add	sp, sp, #0x150
  40e794:	ret
  40e798:	stp	x29, x30, [sp, #-32]!
  40e79c:	str	x28, [sp, #16]
  40e7a0:	mov	x29, sp
  40e7a4:	sub	sp, sp, #0x310
  40e7a8:	sub	x8, x29, #0x18
  40e7ac:	mov	x9, #0x268                 	// #616
  40e7b0:	adrp	x10, 422000 <ferror@plt+0x1f510>
  40e7b4:	add	x10, x10, #0xe00
  40e7b8:	mov	w11, wzr
  40e7bc:	sub	x12, x29, #0x28
  40e7c0:	add	x13, sp, #0x80
  40e7c4:	add	x3, sp, #0x7c
  40e7c8:	add	x4, sp, #0x78
  40e7cc:	add	x5, sp, #0x74
  40e7d0:	add	x6, sp, #0x70
  40e7d4:	add	x7, sp, #0x6c
  40e7d8:	add	x14, sp, #0x68
  40e7dc:	add	x15, sp, #0x64
  40e7e0:	str	x0, [x8, #8]
  40e7e4:	str	x1, [x8]
  40e7e8:	stur	w2, [x29, #-28]
  40e7ec:	mov	x0, x13
  40e7f0:	mov	w1, w11
  40e7f4:	mov	x2, x9
  40e7f8:	str	x8, [sp, #88]
  40e7fc:	str	x10, [sp, #80]
  40e800:	str	x12, [sp, #72]
  40e804:	str	x3, [sp, #64]
  40e808:	str	x4, [sp, #56]
  40e80c:	str	x5, [sp, #48]
  40e810:	str	x6, [sp, #40]
  40e814:	str	x7, [sp, #32]
  40e818:	str	x14, [sp, #24]
  40e81c:	str	x15, [sp, #16]
  40e820:	bl	402660 <memset@plt>
  40e824:	ldr	x8, [sp, #88]
  40e828:	ldr	x0, [x8, #8]
  40e82c:	ldr	x1, [sp, #80]
  40e830:	ldr	x2, [sp, #72]
  40e834:	ldr	x3, [sp, #64]
  40e838:	ldr	x4, [sp, #56]
  40e83c:	ldr	x5, [sp, #48]
  40e840:	ldr	x6, [sp, #40]
  40e844:	ldr	x7, [sp, #32]
  40e848:	mov	x9, sp
  40e84c:	ldr	x10, [sp, #24]
  40e850:	str	x10, [x9]
  40e854:	mov	x9, sp
  40e858:	ldr	x12, [sp, #16]
  40e85c:	str	x12, [x9, #8]
  40e860:	bl	4029f0 <__isoc99_sscanf@plt>
  40e864:	ldr	w11, [sp, #136]
  40e868:	cmp	w11, #0x3
  40e86c:	b.ne	40e88c <ferror@plt+0xbd9c>  // b.any
  40e870:	ldr	x8, [sp, #88]
  40e874:	ldr	x9, [x8]
  40e878:	ldr	w10, [x9]
  40e87c:	and	w10, w10, #0x100
  40e880:	cbnz	w10, 40e88c <ferror@plt+0xbd9c>
  40e884:	stur	wzr, [x29, #-4]
  40e888:	b	40e91c <ferror@plt+0xbe2c>
  40e88c:	ldr	w8, [sp, #136]
  40e890:	cmp	w8, #0x2
  40e894:	b.ne	40e8b4 <ferror@plt+0xbdc4>  // b.any
  40e898:	ldr	x8, [sp, #88]
  40e89c:	ldr	x9, [x8]
  40e8a0:	ldr	w10, [x9]
  40e8a4:	and	w10, w10, #0x80
  40e8a8:	cbnz	w10, 40e8b4 <ferror@plt+0xbdc4>
  40e8ac:	stur	wzr, [x29, #-4]
  40e8b0:	b	40e91c <ferror@plt+0xbe2c>
  40e8b4:	ldr	w8, [sp, #124]
  40e8b8:	add	x9, sp, #0x80
  40e8bc:	str	w8, [sp, #136]
  40e8c0:	ldr	w8, [sp, #120]
  40e8c4:	strh	w8, [x9, #12]
  40e8c8:	ldr	w8, [sp, #116]
  40e8cc:	str	w8, [sp, #704]
  40e8d0:	str	w8, [sp, #672]
  40e8d4:	ldr	w8, [sp, #112]
  40e8d8:	str	w8, [sp, #680]
  40e8dc:	ldr	w8, [sp, #108]
  40e8e0:	str	w8, [sp, #684]
  40e8e4:	ldr	w8, [sp, #104]
  40e8e8:	str	w8, [sp, #696]
  40e8ec:	ldr	w8, [sp, #100]
  40e8f0:	str	w8, [sp, #692]
  40e8f4:	mov	w8, #0x7                   	// #7
  40e8f8:	str	w8, [sp, #680]
  40e8fc:	ldr	x10, [sp, #88]
  40e900:	ldr	x1, [x10]
  40e904:	mov	x0, x9
  40e908:	bl	40d8c4 <ferror@plt+0xadd4>
  40e90c:	cbz	w0, 40e918 <ferror@plt+0xbe28>
  40e910:	stur	wzr, [x29, #-4]
  40e914:	b	40e91c <ferror@plt+0xbe2c>
  40e918:	stur	wzr, [x29, #-4]
  40e91c:	ldur	w0, [x29, #-4]
  40e920:	add	sp, sp, #0x310
  40e924:	ldr	x28, [sp, #16]
  40e928:	ldp	x29, x30, [sp], #32
  40e92c:	ret
  40e930:	sub	sp, sp, #0x70
  40e934:	stp	x29, x30, [sp, #96]
  40e938:	add	x29, sp, #0x60
  40e93c:	mov	x2, #0x28                  	// #40
  40e940:	mov	w8, #0x28                  	// #40
  40e944:	mov	w9, #0x14                  	// #20
  40e948:	mov	w10, #0x301                 	// #769
  40e94c:	mov	w11, #0xe240                	// #57920
  40e950:	movk	w11, #0x1, lsl #16
  40e954:	mov	w12, #0x1                   	// #1
  40e958:	mov	w13, #0x15                  	// #21
  40e95c:	adrp	x14, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  40e960:	add	x14, x14, #0xee4
  40e964:	mov	w15, wzr
  40e968:	add	x16, sp, #0x30
  40e96c:	stur	x0, [x29, #-8]
  40e970:	mov	x0, x16
  40e974:	mov	w1, w15
  40e978:	str	w8, [sp, #44]
  40e97c:	str	w9, [sp, #40]
  40e980:	str	w10, [sp, #36]
  40e984:	str	w11, [sp, #32]
  40e988:	str	w12, [sp, #28]
  40e98c:	str	w13, [sp, #24]
  40e990:	str	x14, [sp, #16]
  40e994:	str	x16, [sp, #8]
  40e998:	bl	402660 <memset@plt>
  40e99c:	ldr	w8, [sp, #44]
  40e9a0:	str	w8, [sp, #48]
  40e9a4:	ldr	w9, [sp, #40]
  40e9a8:	ldr	x14, [sp, #8]
  40e9ac:	strh	w9, [x14, #4]
  40e9b0:	ldr	w10, [sp, #36]
  40e9b4:	strh	w10, [x14, #6]
  40e9b8:	ldr	w11, [sp, #32]
  40e9bc:	str	w11, [sp, #56]
  40e9c0:	ldr	w12, [sp, #28]
  40e9c4:	strb	w12, [x14, #16]
  40e9c8:	ldur	x16, [x29, #-8]
  40e9cc:	ldr	w13, [x16, #4]
  40e9d0:	str	w13, [sp, #68]
  40e9d4:	ldr	w13, [sp, #24]
  40e9d8:	str	w13, [sp, #76]
  40e9dc:	ldr	x16, [sp, #16]
  40e9e0:	ldr	w15, [x16]
  40e9e4:	cbz	w15, 40e9f4 <ferror@plt+0xbf04>
  40e9e8:	ldr	w8, [sp, #76]
  40e9ec:	orr	w8, w8, #0x20
  40e9f0:	str	w8, [sp, #76]
  40e9f4:	adrp	x8, 440000 <stdin@@GLIBC_2.17+0x7168>
  40e9f8:	add	x8, x8, #0x738
  40e9fc:	ldr	w9, [x8]
  40ea00:	cbz	w9, 40ea14 <ferror@plt+0xbf24>
  40ea04:	ldr	w8, [sp, #76]
  40ea08:	mov	w9, #0xa                   	// #10
  40ea0c:	orr	w8, w8, w9
  40ea10:	str	w8, [sp, #76]
  40ea14:	ldur	x0, [x29, #-8]
  40ea18:	add	x1, sp, #0x30
  40ea1c:	mov	x2, #0x28                  	// #40
  40ea20:	adrp	x3, 40c000 <ferror@plt+0x9510>
  40ea24:	add	x3, x3, #0x818
  40ea28:	bl	40e4f8 <ferror@plt+0xba08>
  40ea2c:	ldp	x29, x30, [sp, #96]
  40ea30:	add	sp, sp, #0x70
  40ea34:	ret
  40ea38:	sub	sp, sp, #0x20
  40ea3c:	stp	x29, x30, [sp, #16]
  40ea40:	add	x29, sp, #0x10
  40ea44:	str	x0, [sp, #8]
  40ea48:	ldr	x8, [sp, #8]
  40ea4c:	ldr	x8, [x8]
  40ea50:	str	x8, [sp]
  40ea54:	ldr	x8, [sp, #8]
  40ea58:	ldr	x8, [x8]
  40ea5c:	ldr	x8, [x8]
  40ea60:	ldr	x9, [sp, #8]
  40ea64:	str	x8, [x9]
  40ea68:	ldr	x8, [sp]
  40ea6c:	ldr	x0, [x8, #592]
  40ea70:	bl	402850 <free@plt>
  40ea74:	ldr	x0, [sp]
  40ea78:	bl	402850 <free@plt>
  40ea7c:	ldp	x29, x30, [sp, #16]
  40ea80:	add	sp, sp, #0x20
  40ea84:	ret
  40ea88:	stp	x29, x30, [sp, #-32]!
  40ea8c:	str	x28, [sp, #16]
  40ea90:	mov	x29, sp
  40ea94:	sub	sp, sp, #0x3e0
  40ea98:	mov	x8, #0x268                 	// #616
  40ea9c:	mov	w9, wzr
  40eaa0:	add	x10, sp, #0x158
  40eaa4:	add	x11, sp, #0x150
  40eaa8:	add	x12, sp, #0x148
  40eaac:	add	x3, sp, #0x140
  40eab0:	stur	x0, [x29, #-16]
  40eab4:	stur	x1, [x29, #-24]
  40eab8:	stur	w2, [x29, #-28]
  40eabc:	mov	x0, x10
  40eac0:	mov	w1, w9
  40eac4:	mov	x2, x8
  40eac8:	str	x11, [sp, #48]
  40eacc:	str	x12, [sp, #40]
  40ead0:	str	x3, [sp, #32]
  40ead4:	bl	402660 <memset@plt>
  40ead8:	ldur	x0, [x29, #-16]
  40eadc:	ldr	x1, [sp, #48]
  40eae0:	ldr	x2, [sp, #40]
  40eae4:	ldr	x3, [sp, #32]
  40eae8:	bl	40ec7c <ferror@plt+0xc18c>
  40eaec:	cbz	w0, 40eafc <ferror@plt+0xc00c>
  40eaf0:	mov	w8, #0xffffffff            	// #-1
  40eaf4:	stur	w8, [x29, #-4]
  40eaf8:	b	40ec68 <ferror@plt+0xc178>
  40eafc:	ldr	x8, [sp, #320]
  40eb00:	ldrb	w9, [x8, #1]
  40eb04:	cmp	w9, #0x41
  40eb08:	b.lt	40eb24 <ferror@plt+0xc034>  // b.tstop
  40eb0c:	ldr	x8, [sp, #320]
  40eb10:	ldrb	w9, [x8, #1]
  40eb14:	subs	w9, w9, #0x41
  40eb18:	add	w9, w9, #0xa
  40eb1c:	str	w9, [sp, #28]
  40eb20:	b	40eb34 <ferror@plt+0xc044>
  40eb24:	ldr	x8, [sp, #320]
  40eb28:	ldrb	w9, [x8, #1]
  40eb2c:	subs	w9, w9, #0x30
  40eb30:	str	w9, [sp, #28]
  40eb34:	ldr	w8, [sp, #28]
  40eb38:	str	w8, [sp, #56]
  40eb3c:	ldur	x9, [x29, #-24]
  40eb40:	ldr	w8, [x9, #4]
  40eb44:	ldr	w10, [sp, #56]
  40eb48:	mov	w11, #0x1                   	// #1
  40eb4c:	lsl	w10, w11, w10
  40eb50:	and	w8, w8, w10
  40eb54:	cbnz	w8, 40eb60 <ferror@plt+0xc070>
  40eb58:	stur	wzr, [x29, #-4]
  40eb5c:	b	40ec68 <ferror@plt+0xc178>
  40eb60:	ldr	x0, [sp, #336]
  40eb64:	ldr	x1, [sp, #328]
  40eb68:	ldur	w2, [x29, #-28]
  40eb6c:	add	x3, sp, #0x158
  40eb70:	bl	40ed60 <ferror@plt+0xc270>
  40eb74:	ldur	x8, [x29, #-24]
  40eb78:	ldr	x8, [x8, #16]
  40eb7c:	cbz	x8, 40eb9c <ferror@plt+0xc0ac>
  40eb80:	ldur	x8, [x29, #-24]
  40eb84:	ldr	x0, [x8, #16]
  40eb88:	add	x1, sp, #0x158
  40eb8c:	bl	4085a8 <ferror@plt+0x5ab8>
  40eb90:	cbnz	w0, 40eb9c <ferror@plt+0xc0ac>
  40eb94:	stur	wzr, [x29, #-4]
  40eb98:	b	40ec68 <ferror@plt+0xc178>
  40eb9c:	add	x8, sp, #0x40
  40eba0:	mov	w9, #0x0                   	// #0
  40eba4:	strb	w9, [sp, #64]
  40eba8:	ldr	x0, [sp, #320]
  40ebac:	add	x10, sp, #0x158
  40ebb0:	add	x2, x10, #0x228
  40ebb4:	add	x3, x10, #0x230
  40ebb8:	add	x4, x10, #0x22c
  40ebbc:	add	x5, x10, #0x238
  40ebc0:	add	x6, x10, #0x234
  40ebc4:	add	x7, x10, #0x23c
  40ebc8:	add	x10, x10, #0x248
  40ebcc:	adrp	x1, 422000 <ferror@plt+0x1f510>
  40ebd0:	add	x1, x1, #0xe7f
  40ebd4:	mov	x11, sp
  40ebd8:	str	x10, [x11]
  40ebdc:	mov	x10, sp
  40ebe0:	str	x8, [x10, #8]
  40ebe4:	bl	4029f0 <__isoc99_sscanf@plt>
  40ebe8:	str	w0, [sp, #60]
  40ebec:	ldr	w9, [sp, #60]
  40ebf0:	cmp	w9, #0x9
  40ebf4:	b.ge	40ec00 <ferror@plt+0xc110>  // b.tcont
  40ebf8:	mov	w8, #0x0                   	// #0
  40ebfc:	strb	w8, [sp, #64]
  40ec00:	adrp	x8, 439000 <stdin@@GLIBC_2.17+0x168>
  40ec04:	add	x8, x8, #0x7c8
  40ec08:	ldr	x8, [x8]
  40ec0c:	adrp	x9, 435000 <memcpy@GLIBC_2.17>
  40ec10:	add	x9, x9, #0x3b8
  40ec14:	ldr	x9, [x9]
  40ec18:	mov	w10, #0x11                  	// #17
  40ec1c:	mov	w11, wzr
  40ec20:	cmp	x8, x9
  40ec24:	csel	w10, w10, w11, eq  // eq = none
  40ec28:	add	x0, sp, #0x158
  40ec2c:	str	w10, [sp, #352]
  40ec30:	mov	w10, wzr
  40ec34:	and	w1, w10, #0x1
  40ec38:	bl	409214 <ferror@plt+0x6724>
  40ec3c:	adrp	x8, 440000 <stdin@@GLIBC_2.17+0x7168>
  40ec40:	add	x8, x8, #0x738
  40ec44:	ldr	w10, [x8]
  40ec48:	cbz	w10, 40ec64 <ferror@plt+0xc174>
  40ec4c:	ldrb	w8, [sp, #64]
  40ec50:	cbz	w8, 40ec64 <ferror@plt+0xc174>
  40ec54:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40ec58:	add	x0, x0, #0xead
  40ec5c:	add	x1, sp, #0x40
  40ec60:	bl	40940c <ferror@plt+0x691c>
  40ec64:	stur	wzr, [x29, #-4]
  40ec68:	ldur	w0, [x29, #-4]
  40ec6c:	add	sp, sp, #0x3e0
  40ec70:	ldr	x28, [sp, #16]
  40ec74:	ldp	x29, x30, [sp], #32
  40ec78:	ret
  40ec7c:	sub	sp, sp, #0x40
  40ec80:	stp	x29, x30, [sp, #48]
  40ec84:	add	x29, sp, #0x30
  40ec88:	mov	w8, #0x3a                  	// #58
  40ec8c:	stur	x0, [x29, #-16]
  40ec90:	str	x1, [sp, #24]
  40ec94:	str	x2, [sp, #16]
  40ec98:	str	x3, [sp, #8]
  40ec9c:	ldur	x0, [x29, #-16]
  40eca0:	mov	w1, w8
  40eca4:	bl	4028a0 <strchr@plt>
  40eca8:	str	x0, [sp]
  40ecac:	cbnz	x0, 40ecbc <ferror@plt+0xc1cc>
  40ecb0:	mov	w8, #0xffffffff            	// #-1
  40ecb4:	stur	w8, [x29, #-4]
  40ecb8:	b	40ed50 <ferror@plt+0xc260>
  40ecbc:	ldr	x8, [sp]
  40ecc0:	add	x8, x8, #0x2
  40ecc4:	ldr	x9, [sp, #24]
  40ecc8:	str	x8, [x9]
  40eccc:	ldr	x8, [sp, #24]
  40ecd0:	ldr	x0, [x8]
  40ecd4:	mov	w1, #0x3a                  	// #58
  40ecd8:	bl	4028a0 <strchr@plt>
  40ecdc:	str	x0, [sp]
  40ece0:	cbnz	x0, 40ecf0 <ferror@plt+0xc200>
  40ece4:	mov	w8, #0xffffffff            	// #-1
  40ece8:	stur	w8, [x29, #-4]
  40ecec:	b	40ed50 <ferror@plt+0xc260>
  40ecf0:	ldr	x8, [sp]
  40ecf4:	mov	w9, #0x0                   	// #0
  40ecf8:	strb	w9, [x8, #5]
  40ecfc:	ldr	x8, [sp]
  40ed00:	add	x8, x8, #0x6
  40ed04:	ldr	x10, [sp, #16]
  40ed08:	str	x8, [x10]
  40ed0c:	ldr	x8, [sp, #16]
  40ed10:	ldr	x0, [x8]
  40ed14:	mov	w1, #0x3a                  	// #58
  40ed18:	bl	4028a0 <strchr@plt>
  40ed1c:	str	x0, [sp]
  40ed20:	cbnz	x0, 40ed30 <ferror@plt+0xc240>
  40ed24:	mov	w8, #0xffffffff            	// #-1
  40ed28:	stur	w8, [x29, #-4]
  40ed2c:	b	40ed50 <ferror@plt+0xc260>
  40ed30:	ldr	x8, [sp]
  40ed34:	mov	w9, #0x0                   	// #0
  40ed38:	strb	w9, [x8, #5]
  40ed3c:	ldr	x8, [sp]
  40ed40:	add	x8, x8, #0x6
  40ed44:	ldr	x10, [sp, #8]
  40ed48:	str	x8, [x10]
  40ed4c:	stur	wzr, [x29, #-4]
  40ed50:	ldur	w0, [x29, #-4]
  40ed54:	ldp	x29, x30, [sp, #48]
  40ed58:	add	sp, sp, #0x40
  40ed5c:	ret
  40ed60:	sub	sp, sp, #0x50
  40ed64:	stp	x29, x30, [sp, #64]
  40ed68:	add	x29, sp, #0x40
  40ed6c:	stur	x0, [x29, #-16]
  40ed70:	stur	x1, [x29, #-24]
  40ed74:	stur	w2, [x29, #-28]
  40ed78:	str	x3, [sp, #24]
  40ed7c:	ldur	w8, [x29, #-28]
  40ed80:	ldr	x9, [sp, #24]
  40ed84:	strh	w8, [x9, #286]
  40ed88:	ldr	x9, [sp, #24]
  40ed8c:	strh	w8, [x9, #22]
  40ed90:	ldur	w8, [x29, #-28]
  40ed94:	cmp	w8, #0x2
  40ed98:	b.ne	40ee00 <ferror@plt+0xc310>  // b.any
  40ed9c:	ldur	x0, [x29, #-16]
  40eda0:	ldr	x8, [sp, #24]
  40eda4:	add	x2, x8, #0x18
  40eda8:	ldr	x8, [sp, #24]
  40edac:	add	x3, x8, #0x220
  40edb0:	adrp	x8, 422000 <ferror@plt+0x1f510>
  40edb4:	add	x8, x8, #0xeb7
  40edb8:	mov	x1, x8
  40edbc:	str	x8, [sp, #16]
  40edc0:	bl	4029f0 <__isoc99_sscanf@plt>
  40edc4:	ldur	x8, [x29, #-24]
  40edc8:	ldr	x9, [sp, #24]
  40edcc:	add	x2, x9, #0x120
  40edd0:	ldr	x9, [sp, #24]
  40edd4:	add	x3, x9, #0x224
  40edd8:	mov	x0, x8
  40eddc:	ldr	x1, [sp, #16]
  40ede0:	bl	4029f0 <__isoc99_sscanf@plt>
  40ede4:	ldr	x8, [sp, #24]
  40ede8:	mov	w10, #0x4                   	// #4
  40edec:	strh	w10, [x8, #282]
  40edf0:	ldr	x8, [sp, #24]
  40edf4:	strh	w10, [x8, #18]
  40edf8:	stur	wzr, [x29, #-4]
  40edfc:	b	40ee90 <ferror@plt+0xc3a0>
  40ee00:	ldur	x0, [x29, #-16]
  40ee04:	ldr	x8, [sp, #24]
  40ee08:	add	x2, x8, #0x18
  40ee0c:	ldr	x8, [sp, #24]
  40ee10:	add	x3, x8, #0x1c
  40ee14:	ldr	x8, [sp, #24]
  40ee18:	add	x4, x8, #0x20
  40ee1c:	ldr	x8, [sp, #24]
  40ee20:	add	x5, x8, #0x24
  40ee24:	ldr	x8, [sp, #24]
  40ee28:	add	x6, x8, #0x220
  40ee2c:	adrp	x8, 422000 <ferror@plt+0x1f510>
  40ee30:	add	x8, x8, #0xebd
  40ee34:	mov	x1, x8
  40ee38:	str	x8, [sp, #8]
  40ee3c:	bl	4029f0 <__isoc99_sscanf@plt>
  40ee40:	ldur	x8, [x29, #-24]
  40ee44:	ldr	x9, [sp, #24]
  40ee48:	add	x2, x9, #0x120
  40ee4c:	ldr	x9, [sp, #24]
  40ee50:	add	x3, x9, #0x124
  40ee54:	ldr	x9, [sp, #24]
  40ee58:	add	x4, x9, #0x128
  40ee5c:	ldr	x9, [sp, #24]
  40ee60:	add	x5, x9, #0x12c
  40ee64:	ldr	x9, [sp, #24]
  40ee68:	add	x6, x9, #0x224
  40ee6c:	mov	x0, x8
  40ee70:	ldr	x1, [sp, #8]
  40ee74:	bl	4029f0 <__isoc99_sscanf@plt>
  40ee78:	ldr	x8, [sp, #24]
  40ee7c:	mov	w10, #0x10                  	// #16
  40ee80:	strh	w10, [x8, #282]
  40ee84:	ldr	x8, [sp, #24]
  40ee88:	strh	w10, [x8, #18]
  40ee8c:	stur	wzr, [x29, #-4]
  40ee90:	ldur	w0, [x29, #-4]
  40ee94:	ldp	x29, x30, [sp, #64]
  40ee98:	add	sp, sp, #0x50
  40ee9c:	ret
  40eea0:	stp	x29, x30, [sp, #-32]!
  40eea4:	str	x28, [sp, #16]
  40eea8:	mov	x29, sp
  40eeac:	sub	sp, sp, #0x4, lsl #12
  40eeb0:	sub	sp, sp, #0x2d0
  40eeb4:	sub	x8, x29, #0x4
  40eeb8:	mov	w9, #0xffffffff            	// #-1
  40eebc:	adrp	x10, 422000 <ferror@plt+0x1f510>
  40eec0:	add	x10, x10, #0xf8e
  40eec4:	adrp	x1, 424000 <ferror@plt+0x21510>
  40eec8:	add	x1, x1, #0xa8
  40eecc:	adrp	x11, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  40eed0:	add	x11, x11, #0xe78
  40eed4:	stur	x0, [x29, #-16]
  40eed8:	str	w9, [sp, #692]
  40eedc:	mov	x0, x10
  40eee0:	str	x8, [sp, #32]
  40eee4:	str	x1, [sp, #24]
  40eee8:	str	x11, [sp, #16]
  40eeec:	bl	402a80 <getenv@plt>
  40eef0:	ldr	x1, [sp, #24]
  40eef4:	bl	402930 <fopen64@plt>
  40eef8:	stur	x0, [x29, #-24]
  40eefc:	cbnz	x0, 40ef1c <ferror@plt+0xc42c>
  40ef00:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40ef04:	add	x0, x0, #0xf29
  40ef08:	bl	402420 <perror@plt>
  40ef0c:	ldr	w8, [sp, #692]
  40ef10:	ldr	x9, [sp, #32]
  40ef14:	str	w8, [x9]
  40ef18:	b	40f138 <ferror@plt+0xc648>
  40ef1c:	add	x8, sp, #0x2b8
  40ef20:	str	x8, [sp, #664]
  40ef24:	add	x0, sp, #0x30
  40ef28:	mov	w9, wzr
  40ef2c:	mov	w1, w9
  40ef30:	mov	x2, #0x268                 	// #616
  40ef34:	str	x8, [sp, #8]
  40ef38:	bl	402660 <memset@plt>
  40ef3c:	ldur	x3, [x29, #-24]
  40ef40:	ldr	x0, [sp, #8]
  40ef44:	mov	x1, #0x1                   	// #1
  40ef48:	mov	x2, #0x10                  	// #16
  40ef4c:	bl	402810 <fread@plt>
  40ef50:	str	x0, [sp, #680]
  40ef54:	ldr	x8, [sp, #680]
  40ef58:	cmp	x8, #0x10
  40ef5c:	b.eq	40ef9c <ferror@plt+0xc4ac>  // b.none
  40ef60:	ldur	x0, [x29, #-24]
  40ef64:	bl	402af0 <ferror@plt>
  40ef68:	cbz	w0, 40ef78 <ferror@plt+0xc488>
  40ef6c:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40ef70:	add	x0, x0, #0xf3e
  40ef74:	bl	402420 <perror@plt>
  40ef78:	ldur	x0, [x29, #-24]
  40ef7c:	bl	402790 <feof@plt>
  40ef80:	cbz	w0, 40ef98 <ferror@plt+0xc4a8>
  40ef84:	ldr	x8, [sp, #16]
  40ef88:	ldr	x0, [x8]
  40ef8c:	adrp	x1, 422000 <ferror@plt+0x1f510>
  40ef90:	add	x1, x1, #0xf60
  40ef94:	bl	402ab0 <fprintf@plt>
  40ef98:	b	40f124 <ferror@plt+0xc634>
  40ef9c:	ldr	x8, [sp, #664]
  40efa0:	ldr	w9, [x8]
  40efa4:	mov	w8, w9
  40efa8:	subs	x8, x8, #0x10
  40efac:	add	x8, x8, #0x4
  40efb0:	mov	x1, #0x1                   	// #1
  40efb4:	subs	x8, x8, #0x1
  40efb8:	and	x8, x8, #0xfffffffc
  40efbc:	str	x8, [sp, #672]
  40efc0:	ldr	x8, [sp, #664]
  40efc4:	add	x0, x8, #0x10
  40efc8:	ldr	x2, [sp, #672]
  40efcc:	ldur	x3, [x29, #-24]
  40efd0:	bl	402810 <fread@plt>
  40efd4:	str	x0, [sp, #680]
  40efd8:	ldr	x8, [sp, #680]
  40efdc:	ldr	x10, [sp, #672]
  40efe0:	cmp	x8, x10
  40efe4:	b.eq	40f024 <ferror@plt+0xc534>  // b.none
  40efe8:	ldur	x0, [x29, #-24]
  40efec:	bl	402af0 <ferror@plt>
  40eff0:	cbz	w0, 40f000 <ferror@plt+0xc510>
  40eff4:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40eff8:	add	x0, x0, #0xf85
  40effc:	bl	402420 <perror@plt>
  40f000:	ldur	x0, [x29, #-24]
  40f004:	bl	402790 <feof@plt>
  40f008:	cbz	w0, 40f020 <ferror@plt+0xc530>
  40f00c:	ldr	x8, [sp, #16]
  40f010:	ldr	x0, [x8]
  40f014:	adrp	x1, 422000 <ferror@plt+0x1f510>
  40f018:	add	x1, x1, #0xf60
  40f01c:	bl	402ab0 <fprintf@plt>
  40f020:	b	40f124 <ferror@plt+0xc634>
  40f024:	ldr	x8, [sp, #664]
  40f028:	ldrh	w9, [x8, #4]
  40f02c:	cmp	w9, #0x3
  40f030:	b.ne	40f03c <ferror@plt+0xc54c>  // b.any
  40f034:	str	wzr, [sp, #692]
  40f038:	b	40f124 <ferror@plt+0xc634>
  40f03c:	ldr	x8, [sp, #664]
  40f040:	ldrh	w9, [x8, #4]
  40f044:	cmp	w9, #0x2
  40f048:	b.ne	40f0b4 <ferror@plt+0xc5c4>  // b.any
  40f04c:	ldr	x8, [sp, #664]
  40f050:	add	x8, x8, #0x10
  40f054:	str	x8, [sp, #40]
  40f058:	ldr	x8, [sp, #664]
  40f05c:	ldr	w9, [x8]
  40f060:	mov	w8, w9
  40f064:	cmp	x8, #0x24
  40f068:	b.cs	40f084 <ferror@plt+0xc594>  // b.hs, b.nlast
  40f06c:	ldr	x8, [sp, #16]
  40f070:	ldr	x0, [x8]
  40f074:	adrp	x1, 422000 <ferror@plt+0x1f510>
  40f078:	add	x1, x1, #0xf9b
  40f07c:	bl	402ab0 <fprintf@plt>
  40f080:	b	40f0b0 <ferror@plt+0xc5c0>
  40f084:	ldr	x8, [sp, #40]
  40f088:	ldr	w9, [x8]
  40f08c:	mov	w10, wzr
  40f090:	subs	w9, w10, w9
  40f094:	str	w9, [sp, #4]
  40f098:	bl	402a70 <__errno_location@plt>
  40f09c:	ldr	w9, [sp, #4]
  40f0a0:	str	w9, [x0]
  40f0a4:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40f0a8:	add	x0, x0, #0xfac
  40f0ac:	bl	402420 <perror@plt>
  40f0b0:	b	40f124 <ferror@plt+0xc634>
  40f0b4:	ldr	x0, [sp, #664]
  40f0b8:	add	x1, sp, #0x30
  40f0bc:	bl	4083b0 <ferror@plt+0x58c0>
  40f0c0:	mov	w8, #0x6                   	// #6
  40f0c4:	str	w8, [sp, #56]
  40f0c8:	ldur	x9, [x29, #-16]
  40f0cc:	cbz	x9, 40f0f4 <ferror@plt+0xc604>
  40f0d0:	ldur	x8, [x29, #-16]
  40f0d4:	ldr	x8, [x8, #16]
  40f0d8:	cbz	x8, 40f0f4 <ferror@plt+0xc604>
  40f0dc:	ldur	x8, [x29, #-16]
  40f0e0:	ldr	x0, [x8, #16]
  40f0e4:	add	x1, sp, #0x30
  40f0e8:	bl	4085a8 <ferror@plt+0x5ab8>
  40f0ec:	cbnz	w0, 40f0f4 <ferror@plt+0xc604>
  40f0f0:	b	40ef1c <ferror@plt+0xc42c>
  40f0f4:	ldr	x0, [sp, #664]
  40f0f8:	add	x1, sp, #0x30
  40f0fc:	bl	408c08 <ferror@plt+0x6118>
  40f100:	str	w0, [sp, #688]
  40f104:	ldr	w8, [sp, #688]
  40f108:	cmp	w8, #0x0
  40f10c:	cset	w8, ge  // ge = tcont
  40f110:	tbnz	w8, #0, 40f120 <ferror@plt+0xc630>
  40f114:	ldr	w8, [sp, #688]
  40f118:	str	w8, [sp, #692]
  40f11c:	b	40f124 <ferror@plt+0xc634>
  40f120:	b	40ef1c <ferror@plt+0xc42c>
  40f124:	ldur	x0, [x29, #-24]
  40f128:	bl	4025a0 <fclose@plt>
  40f12c:	ldr	w8, [sp, #692]
  40f130:	ldr	x9, [sp, #32]
  40f134:	str	w8, [x9]
  40f138:	ldr	x8, [sp, #32]
  40f13c:	ldr	w0, [x8]
  40f140:	add	sp, sp, #0x4, lsl #12
  40f144:	add	sp, sp, #0x2d0
  40f148:	ldr	x28, [sp, #16]
  40f14c:	ldp	x29, x30, [sp], #32
  40f150:	ret
  40f154:	stp	x29, x30, [sp, #-32]!
  40f158:	stp	x28, x19, [sp, #16]
  40f15c:	mov	x29, sp
  40f160:	sub	sp, sp, #0x590
  40f164:	add	x8, sp, #0x1a8
  40f168:	mov	w9, wzr
  40f16c:	mov	x10, #0x3a8                 	// #936
  40f170:	add	x11, sp, #0x1c0
  40f174:	add	x12, sp, #0x1b8
  40f178:	add	x13, sp, #0x1b0
  40f17c:	add	x3, sp, #0x1a8
  40f180:	str	x0, [x8, #984]
  40f184:	str	x1, [x8, #976]
  40f188:	stur	w2, [x29, #-28]
  40f18c:	stur	wzr, [x29, #-32]
  40f190:	stur	wzr, [x29, #-36]
  40f194:	mov	x0, x11
  40f198:	mov	w1, w9
  40f19c:	mov	x2, x10
  40f1a0:	str	x8, [sp, #144]
  40f1a4:	str	x12, [sp, #136]
  40f1a8:	str	x13, [sp, #128]
  40f1ac:	str	x3, [sp, #120]
  40f1b0:	bl	402660 <memset@plt>
  40f1b4:	bl	40f534 <ferror@plt+0xca44>
  40f1b8:	str	w0, [sp, #160]
  40f1bc:	ldr	x8, [sp, #144]
  40f1c0:	ldr	x0, [x8, #984]
  40f1c4:	ldr	x1, [sp, #136]
  40f1c8:	ldr	x2, [sp, #128]
  40f1cc:	ldr	x3, [sp, #120]
  40f1d0:	bl	40ec7c <ferror@plt+0xc18c>
  40f1d4:	cbz	w0, 40f1e4 <ferror@plt+0xc6f4>
  40f1d8:	mov	w8, #0xffffffff            	// #-1
  40f1dc:	stur	w8, [x29, #-4]
  40f1e0:	b	40f520 <ferror@plt+0xca30>
  40f1e4:	ldr	x8, [sp, #144]
  40f1e8:	ldr	x9, [x8]
  40f1ec:	ldrb	w10, [x9, #1]
  40f1f0:	cmp	w10, #0x41
  40f1f4:	b.lt	40f214 <ferror@plt+0xc724>  // b.tstop
  40f1f8:	ldr	x8, [sp, #144]
  40f1fc:	ldr	x9, [x8]
  40f200:	ldrb	w10, [x9, #1]
  40f204:	subs	w10, w10, #0x41
  40f208:	add	w10, w10, #0xa
  40f20c:	str	w10, [sp, #116]
  40f210:	b	40f228 <ferror@plt+0xc738>
  40f214:	ldr	x8, [sp, #144]
  40f218:	ldr	x9, [x8]
  40f21c:	ldrb	w10, [x9, #1]
  40f220:	subs	w10, w10, #0x30
  40f224:	str	w10, [sp, #116]
  40f228:	ldr	w8, [sp, #116]
  40f22c:	str	w8, [sp, #156]
  40f230:	ldr	x9, [sp, #144]
  40f234:	ldr	x10, [x9, #976]
  40f238:	ldr	w8, [x10, #4]
  40f23c:	ldr	w11, [sp, #156]
  40f240:	mov	w12, #0x1                   	// #1
  40f244:	lsl	w11, w12, w11
  40f248:	and	w8, w8, w11
  40f24c:	cbnz	w8, 40f258 <ferror@plt+0xc768>
  40f250:	stur	wzr, [x29, #-4]
  40f254:	b	40f520 <ferror@plt+0xca30>
  40f258:	ldr	x8, [sp, #144]
  40f25c:	ldr	x0, [x8, #16]
  40f260:	ldr	x1, [x8, #8]
  40f264:	ldur	w2, [x29, #-28]
  40f268:	add	x3, sp, #0x1c0
  40f26c:	bl	40ed60 <ferror@plt+0xc270>
  40f270:	ldr	x8, [sp, #144]
  40f274:	ldr	x9, [x8, #976]
  40f278:	ldr	x9, [x9, #16]
  40f27c:	cbz	x9, 40f2a0 <ferror@plt+0xc7b0>
  40f280:	ldr	x8, [sp, #144]
  40f284:	ldr	x9, [x8, #976]
  40f288:	ldr	x0, [x9, #16]
  40f28c:	add	x1, sp, #0x1c0
  40f290:	bl	4085a8 <ferror@plt+0x5ab8>
  40f294:	cbnz	w0, 40f2a0 <ferror@plt+0xc7b0>
  40f298:	stur	wzr, [x29, #-4]
  40f29c:	b	40f520 <ferror@plt+0xca30>
  40f2a0:	add	x8, sp, #0xa8
  40f2a4:	mov	w9, #0x0                   	// #0
  40f2a8:	strb	w9, [sp, #168]
  40f2ac:	ldr	x10, [sp, #144]
  40f2b0:	ldr	x0, [x10]
  40f2b4:	add	x11, sp, #0x1c0
  40f2b8:	add	x2, x11, #0x228
  40f2bc:	add	x3, x11, #0x230
  40f2c0:	add	x4, x11, #0x22c
  40f2c4:	add	x5, x11, #0x268
  40f2c8:	add	x6, x11, #0x26c
  40f2cc:	add	x7, x11, #0x324
  40f2d0:	add	x12, x11, #0x238
  40f2d4:	add	x13, x11, #0x270
  40f2d8:	add	x14, x11, #0x234
  40f2dc:	add	x15, x11, #0x23c
  40f2e0:	add	x16, x11, #0x248
  40f2e4:	add	x17, x11, #0x2a8
  40f2e8:	add	x18, x11, #0x2d8
  40f2ec:	add	x11, x11, #0x2ac
  40f2f0:	adrp	x1, 422000 <ferror@plt+0x1f510>
  40f2f4:	add	x1, x1, #0xfbd
  40f2f8:	mov	x19, sp
  40f2fc:	str	x12, [x19]
  40f300:	mov	x12, sp
  40f304:	str	x13, [x12, #8]
  40f308:	mov	x12, sp
  40f30c:	str	x14, [x12, #16]
  40f310:	mov	x12, sp
  40f314:	str	x15, [x12, #24]
  40f318:	mov	x12, sp
  40f31c:	str	x16, [x12, #32]
  40f320:	mov	x12, sp
  40f324:	sub	x13, x29, #0x20
  40f328:	str	x13, [x12, #40]
  40f32c:	mov	x12, sp
  40f330:	sub	x13, x29, #0x24
  40f334:	str	x13, [x12, #48]
  40f338:	mov	x12, sp
  40f33c:	str	x17, [x12, #56]
  40f340:	mov	x12, sp
  40f344:	str	x18, [x12, #64]
  40f348:	mov	x12, sp
  40f34c:	str	x11, [x12, #72]
  40f350:	mov	x11, sp
  40f354:	str	x8, [x11, #80]
  40f358:	bl	4029f0 <__isoc99_sscanf@plt>
  40f35c:	str	w0, [sp, #164]
  40f360:	ldr	w9, [sp, #164]
  40f364:	cmp	w9, #0x11
  40f368:	b.ge	40f374 <ferror@plt+0xc884>  // b.tcont
  40f36c:	mov	w8, #0x0                   	// #0
  40f370:	strb	w8, [sp, #168]
  40f374:	ldr	w8, [sp, #164]
  40f378:	cmp	w8, #0xc
  40f37c:	b.ge	40f39c <ferror@plt+0xc8ac>  // b.tcont
  40f380:	stur	wzr, [x29, #-32]
  40f384:	mov	w8, #0x2                   	// #2
  40f388:	str	w8, [sp, #1176]
  40f38c:	mov	w8, #0xffffffff            	// #-1
  40f390:	str	w8, [sp, #1132]
  40f394:	str	wzr, [sp, #1128]
  40f398:	stur	wzr, [x29, #-36]
  40f39c:	ldr	w8, [sp, #1064]
  40f3a0:	cmp	w8, #0x1
  40f3a4:	b.eq	40f3b4 <ferror@plt+0xc8c4>  // b.none
  40f3a8:	ldr	w8, [sp, #1072]
  40f3ac:	str	w8, [sp, #112]
  40f3b0:	b	40f3bc <ferror@plt+0xc8cc>
  40f3b4:	ldr	w8, [sp, #1252]
  40f3b8:	str	w8, [sp, #112]
  40f3bc:	ldr	w8, [sp, #112]
  40f3c0:	str	w8, [sp, #1252]
  40f3c4:	ldr	w8, [sp, #1068]
  40f3c8:	mov	w9, #0x3e8                 	// #1000
  40f3cc:	mul	w8, w8, w9
  40f3d0:	ldr	w9, [sp, #160]
  40f3d4:	add	w8, w8, w9
  40f3d8:	subs	w8, w8, #0x1
  40f3dc:	ldr	w9, [sp, #160]
  40f3e0:	udiv	w8, w8, w9
  40f3e4:	str	w8, [sp, #1068]
  40f3e8:	ldur	w8, [x29, #-36]
  40f3ec:	scvtf	d0, w8
  40f3f0:	ldr	w8, [sp, #160]
  40f3f4:	scvtf	d1, w8
  40f3f8:	fdiv	d0, d0, d1
  40f3fc:	ldr	x10, [sp, #144]
  40f400:	str	d0, [x10, #680]
  40f404:	ldr	w8, [sp, #1128]
  40f408:	mov	w9, #0x2                   	// #2
  40f40c:	sdiv	w8, w8, w9
  40f410:	str	w8, [sp, #1128]
  40f414:	ldur	w8, [x29, #-32]
  40f418:	scvtf	d0, w8
  40f41c:	str	d0, [x10, #672]
  40f420:	ldr	w8, [sp, #1132]
  40f424:	mov	w9, #0xffffffff            	// #-1
  40f428:	cmp	w8, w9
  40f42c:	b.ne	40f43c <ferror@plt+0xc94c>  // b.any
  40f430:	mov	w8, wzr
  40f434:	str	w8, [sp, #108]
  40f438:	b	40f444 <ferror@plt+0xc954>
  40f43c:	ldr	w8, [sp, #1132]
  40f440:	str	w8, [sp, #108]
  40f444:	ldr	w8, [sp, #108]
  40f448:	str	w8, [sp, #1132]
  40f44c:	ldr	x9, [sp, #144]
  40f450:	ldr	d0, [x9, #672]
  40f454:	ldr	w8, [sp, #160]
  40f458:	mov	w10, #0x3                   	// #3
  40f45c:	mul	w8, w10, w8
  40f460:	scvtf	d1, w8
  40f464:	fcmp	d0, d1
  40f468:	cset	w8, ne  // ne = any
  40f46c:	tbnz	w8, #0, 40f474 <ferror@plt+0xc984>
  40f470:	b	40f490 <ferror@plt+0xc9a0>
  40f474:	ldr	x8, [sp, #144]
  40f478:	ldr	d0, [x8, #672]
  40f47c:	ldr	w9, [sp, #160]
  40f480:	scvtf	d1, w9
  40f484:	fdiv	d0, d0, d1
  40f488:	str	d0, [sp, #96]
  40f48c:	b	40f498 <ferror@plt+0xc9a8>
  40f490:	fmov	d0, xzr
  40f494:	str	d0, [sp, #96]
  40f498:	ldr	d0, [sp, #96]
  40f49c:	add	x0, sp, #0x1c0
  40f4a0:	ldr	x8, [sp, #144]
  40f4a4:	str	d0, [x8, #672]
  40f4a8:	mov	w9, #0x6                   	// #6
  40f4ac:	str	w9, [sp, #456]
  40f4b0:	mov	w9, wzr
  40f4b4:	and	w1, w9, #0x1
  40f4b8:	bl	409214 <ferror@plt+0x6724>
  40f4bc:	adrp	x8, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  40f4c0:	add	x8, x8, #0xee0
  40f4c4:	ldr	w9, [x8]
  40f4c8:	cbz	w9, 40f4d4 <ferror@plt+0xc9e4>
  40f4cc:	add	x0, sp, #0x1c0
  40f4d0:	bl	4092ec <ferror@plt+0x67fc>
  40f4d4:	adrp	x8, 440000 <stdin@@GLIBC_2.17+0x7168>
  40f4d8:	add	x8, x8, #0x738
  40f4dc:	ldr	w9, [x8]
  40f4e0:	cbz	w9, 40f504 <ferror@plt+0xca14>
  40f4e4:	add	x0, sp, #0x1c0
  40f4e8:	bl	409388 <ferror@plt+0x6898>
  40f4ec:	ldrb	w8, [sp, #168]
  40f4f0:	cbz	w8, 40f504 <ferror@plt+0xca14>
  40f4f4:	adrp	x0, 422000 <ferror@plt+0x1f510>
  40f4f8:	add	x0, x0, #0xead
  40f4fc:	add	x1, sp, #0xa8
  40f500:	bl	40940c <ferror@plt+0x691c>
  40f504:	adrp	x8, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  40f508:	add	x8, x8, #0xee8
  40f50c:	ldr	w9, [x8]
  40f510:	cbz	w9, 40f51c <ferror@plt+0xca2c>
  40f514:	add	x0, sp, #0x1c0
  40f518:	bl	40b9fc <ferror@plt+0x8f0c>
  40f51c:	stur	wzr, [x29, #-4]
  40f520:	ldur	w0, [x29, #-4]
  40f524:	add	sp, sp, #0x590
  40f528:	ldp	x28, x19, [sp, #16]
  40f52c:	ldp	x29, x30, [sp], #32
  40f530:	ret
  40f534:	sub	sp, sp, #0x20
  40f538:	stp	x29, x30, [sp, #16]
  40f53c:	add	x29, sp, #0x10
  40f540:	adrp	x8, 440000 <stdin@@GLIBC_2.17+0x7168>
  40f544:	add	x8, x8, #0x764
  40f548:	ldr	w9, [x8]
  40f54c:	str	x8, [sp, #8]
  40f550:	cbnz	w9, 40f560 <ferror@plt+0xca70>
  40f554:	bl	4139b8 <ferror@plt+0x10ec8>
  40f558:	ldr	x8, [sp, #8]
  40f55c:	str	w0, [x8]
  40f560:	ldr	x8, [sp, #8]
  40f564:	ldr	w0, [x8]
  40f568:	ldp	x29, x30, [sp, #16]
  40f56c:	add	sp, sp, #0x20
  40f570:	ret
  40f574:	stp	x29, x30, [sp, #-32]!
  40f578:	str	x28, [sp, #16]
  40f57c:	mov	x29, sp
  40f580:	sub	sp, sp, #0x430
  40f584:	mov	x2, #0x28                  	// #40
  40f588:	mov	x8, #0x68                  	// #104
  40f58c:	mov	x9, #0x30                  	// #48
  40f590:	mov	x10, #0x58                  	// #88
  40f594:	mov	x11, #0x268                 	// #616
  40f598:	mov	w12, #0xa                   	// #10
  40f59c:	mov	w13, wzr
  40f5a0:	sub	x14, x29, #0x40
  40f5a4:	sub	x15, x29, #0xa8
  40f5a8:	sub	x16, x29, #0xd8
  40f5ac:	add	x17, sp, #0x300
  40f5b0:	add	x18, sp, #0x90
  40f5b4:	stur	x0, [x29, #-16]
  40f5b8:	stur	x1, [x29, #-24]
  40f5bc:	mov	x0, x14
  40f5c0:	mov	w3, w13
  40f5c4:	mov	w1, w3
  40f5c8:	str	x8, [sp, #136]
  40f5cc:	str	x9, [sp, #128]
  40f5d0:	str	x10, [sp, #120]
  40f5d4:	str	x11, [sp, #112]
  40f5d8:	str	w12, [sp, #108]
  40f5dc:	str	w13, [sp, #104]
  40f5e0:	str	x15, [sp, #96]
  40f5e4:	str	x16, [sp, #88]
  40f5e8:	str	x17, [sp, #80]
  40f5ec:	str	x18, [sp, #72]
  40f5f0:	bl	402660 <memset@plt>
  40f5f4:	ldr	x0, [sp, #96]
  40f5f8:	ldr	w12, [sp, #104]
  40f5fc:	mov	w1, w12
  40f600:	ldr	x2, [sp, #136]
  40f604:	bl	402660 <memset@plt>
  40f608:	ldr	x0, [sp, #88]
  40f60c:	ldr	w12, [sp, #104]
  40f610:	mov	w1, w12
  40f614:	ldr	x2, [sp, #128]
  40f618:	bl	402660 <memset@plt>
  40f61c:	ldr	x0, [sp, #80]
  40f620:	ldr	w12, [sp, #104]
  40f624:	mov	w1, w12
  40f628:	ldr	x2, [sp, #120]
  40f62c:	bl	402660 <memset@plt>
  40f630:	ldr	x0, [sp, #72]
  40f634:	ldr	w12, [sp, #104]
  40f638:	mov	w1, w12
  40f63c:	ldr	x2, [sp, #112]
  40f640:	bl	402660 <memset@plt>
  40f644:	ldur	x8, [x29, #-16]
  40f648:	add	x2, x8, #0x10
  40f64c:	ldur	x8, [x29, #-16]
  40f650:	ldr	w12, [x8]
  40f654:	subs	w3, w12, #0x10
  40f658:	ldr	x0, [sp, #80]
  40f65c:	ldr	w1, [sp, #108]
  40f660:	bl	41e88c <ferror@plt+0x1bd9c>
  40f664:	ldr	x8, [sp, #80]
  40f668:	ldr	x9, [x8, #16]
  40f66c:	cbnz	x9, 40f678 <ferror@plt+0xcb88>
  40f670:	stur	wzr, [x29, #-4]
  40f674:	b	40f990 <ferror@plt+0xcea0>
  40f678:	add	x8, sp, #0x300
  40f67c:	ldr	x8, [x8, #16]
  40f680:	str	x8, [sp, #760]
  40f684:	ldr	x8, [sp, #760]
  40f688:	add	x2, x8, #0x4
  40f68c:	ldr	x8, [sp, #760]
  40f690:	ldrh	w9, [x8]
  40f694:	mov	w0, w9
  40f698:	sxtw	x8, w0
  40f69c:	subs	x8, x8, #0x4
  40f6a0:	sub	x10, x29, #0xa8
  40f6a4:	mov	x0, x10
  40f6a8:	mov	w1, #0xc                   	// #12
  40f6ac:	mov	w3, w8
  40f6b0:	str	x10, [sp, #64]
  40f6b4:	bl	41e88c <ferror@plt+0x1bd9c>
  40f6b8:	ldr	x10, [sp, #64]
  40f6bc:	ldr	x11, [x10, #40]
  40f6c0:	str	x11, [sp, #760]
  40f6c4:	ldr	x11, [sp, #760]
  40f6c8:	add	x2, x11, #0x4
  40f6cc:	ldr	x11, [sp, #760]
  40f6d0:	ldrh	w8, [x11]
  40f6d4:	mov	w4, w8
  40f6d8:	sxtw	x11, w4
  40f6dc:	subs	x11, x11, #0x4
  40f6e0:	sub	x12, x29, #0x40
  40f6e4:	mov	x0, x12
  40f6e8:	mov	w1, #0x4                   	// #4
  40f6ec:	mov	w3, w11
  40f6f0:	str	x12, [sp, #56]
  40f6f4:	bl	41e88c <ferror@plt+0x1bd9c>
  40f6f8:	add	x10, sp, #0x90
  40f6fc:	mov	w8, #0x1e                  	// #30
  40f700:	strh	w8, [x10, #22]
  40f704:	ldr	x12, [sp, #64]
  40f708:	ldr	x13, [x12, #48]
  40f70c:	mov	x0, x13
  40f710:	str	x10, [sp, #48]
  40f714:	bl	408f6c <ferror@plt+0x647c>
  40f718:	str	w0, [sp, #152]
  40f71c:	ldr	x10, [sp, #64]
  40f720:	ldr	x0, [x10, #72]
  40f724:	bl	408f6c <ferror@plt+0x647c>
  40f728:	str	w0, [sp, #696]
  40f72c:	ldr	x10, [sp, #64]
  40f730:	ldr	x0, [x10, #64]
  40f734:	bl	408f6c <ferror@plt+0x647c>
  40f738:	str	w0, [sp, #712]
  40f73c:	ldr	x10, [sp, #64]
  40f740:	ldr	x0, [x10, #56]
  40f744:	bl	408f6c <ferror@plt+0x647c>
  40f748:	str	w0, [sp, #708]
  40f74c:	ldur	x0, [x29, #-64]
  40f750:	bl	408f6c <ferror@plt+0x647c>
  40f754:	str	w0, [sp, #700]
  40f758:	ldr	x10, [sp, #56]
  40f75c:	ldr	x0, [x10, #8]
  40f760:	bl	408f6c <ferror@plt+0x647c>
  40f764:	str	w0, [sp, #704]
  40f768:	ldr	x10, [sp, #64]
  40f76c:	ldr	x0, [x10, #80]
  40f770:	bl	40f9a4 <ferror@plt+0xceb4>
  40f774:	str	x0, [sp, #728]
  40f778:	ldr	x0, [sp, #48]
  40f77c:	bl	40a15c <ferror@plt+0x766c>
  40f780:	ldr	x10, [sp, #64]
  40f784:	ldr	x0, [x10, #8]
  40f788:	ldr	x1, [x10, #16]
  40f78c:	bl	40f9c4 <ferror@plt+0xced4>
  40f790:	ldr	x10, [sp, #64]
  40f794:	ldr	x12, [x10, #24]
  40f798:	str	x12, [sp, #760]
  40f79c:	ldr	x12, [sp, #760]
  40f7a0:	cbz	x12, 40f7f0 <ferror@plt+0xcd00>
  40f7a4:	ldr	x8, [sp, #760]
  40f7a8:	add	x2, x8, #0x4
  40f7ac:	ldr	x8, [sp, #760]
  40f7b0:	ldrh	w9, [x8]
  40f7b4:	mov	w0, w9
  40f7b8:	sxtw	x8, w0
  40f7bc:	subs	x8, x8, #0x4
  40f7c0:	sub	x10, x29, #0xd8
  40f7c4:	mov	x0, x10
  40f7c8:	mov	w1, #0x5                   	// #5
  40f7cc:	mov	w3, w8
  40f7d0:	str	x10, [sp, #40]
  40f7d4:	bl	41e88c <ferror@plt+0x1bd9c>
  40f7d8:	ldr	x10, [sp, #40]
  40f7dc:	ldr	x11, [x10, #16]
  40f7e0:	ldr	x1, [x10, #24]
  40f7e4:	mov	x0, x11
  40f7e8:	bl	40f9c4 <ferror@plt+0xced4>
  40f7ec:	b	40f814 <ferror@plt+0xcd24>
  40f7f0:	adrp	x8, 422000 <ferror@plt+0x1f510>
  40f7f4:	add	x8, x8, #0x3e7
  40f7f8:	mov	x0, x8
  40f7fc:	adrp	x1, 423000 <ferror@plt+0x20510>
  40f800:	add	x1, x1, #0x12
  40f804:	mov	x2, x8
  40f808:	mov	x8, xzr
  40f80c:	mov	x3, x8
  40f810:	bl	40ab54 <ferror@plt+0x8064>
  40f814:	adrp	x8, 440000 <stdin@@GLIBC_2.17+0x7168>
  40f818:	add	x8, x8, #0x738
  40f81c:	ldr	w9, [x8]
  40f820:	cbz	w9, 40f82c <ferror@plt+0xcd3c>
  40f824:	add	x0, sp, #0x90
  40f828:	bl	409388 <ferror@plt+0x6898>
  40f82c:	add	x0, sp, #0x90
  40f830:	bl	40a480 <ferror@plt+0x7990>
  40f834:	adrp	x8, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  40f838:	add	x8, x8, #0xf00
  40f83c:	ldr	w9, [x8]
  40f840:	cbz	w9, 40f98c <ferror@plt+0xce9c>
  40f844:	adrp	x8, 440000 <stdin@@GLIBC_2.17+0x7168>
  40f848:	add	x8, x8, #0x73c
  40f84c:	ldr	w9, [x8]
  40f850:	cbz	w9, 40f884 <ferror@plt+0xcd94>
  40f854:	mov	x8, #0x8                   	// #8
  40f858:	ldr	w9, [sp, #152]
  40f85c:	mov	w10, w9
  40f860:	mul	x8, x8, x10
  40f864:	adrp	x10, 421000 <ferror@plt+0x1e510>
  40f868:	add	x10, x10, #0x118
  40f86c:	add	x8, x10, x8
  40f870:	ldr	x1, [x8]
  40f874:	adrp	x0, 423000 <ferror@plt+0x20510>
  40f878:	add	x0, x0, #0x15
  40f87c:	bl	40940c <ferror@plt+0x691c>
  40f880:	b	40f8b0 <ferror@plt+0xcdc0>
  40f884:	mov	x8, #0x8                   	// #8
  40f888:	ldr	w9, [sp, #152]
  40f88c:	mov	w10, w9
  40f890:	mul	x8, x8, x10
  40f894:	adrp	x10, 421000 <ferror@plt+0x1e510>
  40f898:	add	x10, x10, #0x118
  40f89c:	add	x8, x10, x8
  40f8a0:	ldr	x1, [x8]
  40f8a4:	adrp	x0, 423000 <ferror@plt+0x20510>
  40f8a8:	add	x0, x0, #0x14
  40f8ac:	bl	40940c <ferror@plt+0x691c>
  40f8b0:	sub	x8, x29, #0x40
  40f8b4:	ldr	x8, [x8, #16]
  40f8b8:	cbz	x8, 40f8cc <ferror@plt+0xcddc>
  40f8bc:	adrp	x8, 422000 <ferror@plt+0x1f510>
  40f8c0:	add	x8, x8, #0xdc4
  40f8c4:	str	x8, [sp, #32]
  40f8c8:	b	40f8f0 <ferror@plt+0xce00>
  40f8cc:	sub	x8, x29, #0x40
  40f8d0:	ldr	x8, [x8, #24]
  40f8d4:	adrp	x9, 422000 <ferror@plt+0x1f510>
  40f8d8:	add	x9, x9, #0xb20
  40f8dc:	adrp	x10, 423000 <ferror@plt+0x20510>
  40f8e0:	add	x10, x10, #0x28
  40f8e4:	cmp	x8, #0x0
  40f8e8:	csel	x8, x10, x9, ne  // ne = any
  40f8ec:	str	x8, [sp, #32]
  40f8f0:	ldr	x8, [sp, #32]
  40f8f4:	adrp	x0, 423000 <ferror@plt+0x20510>
  40f8f8:	add	x0, x0, #0x1e
  40f8fc:	mov	x1, x8
  40f900:	bl	40940c <ferror@plt+0x691c>
  40f904:	sub	x8, x29, #0x40
  40f908:	ldr	x0, [x8, #32]
  40f90c:	bl	408f6c <ferror@plt+0x647c>
  40f910:	adrp	x8, 423000 <ferror@plt+0x20510>
  40f914:	add	x8, x8, #0x2d
  40f918:	str	w0, [sp, #28]
  40f91c:	mov	x0, x8
  40f920:	ldr	w1, [sp, #28]
  40f924:	bl	40940c <ferror@plt+0x691c>
  40f928:	sub	x8, x29, #0xa8
  40f92c:	ldr	x8, [x8, #32]
  40f930:	cbz	x8, 40f940 <ferror@plt+0xce50>
  40f934:	adrp	x0, 423000 <ferror@plt+0x20510>
  40f938:	add	x0, x0, #0x37
  40f93c:	bl	40940c <ferror@plt+0x691c>
  40f940:	sub	x8, x29, #0xd8
  40f944:	ldr	x8, [x8, #8]
  40f948:	cbz	x8, 40f98c <ferror@plt+0xce9c>
  40f94c:	sub	x8, x29, #0xd8
  40f950:	ldr	x0, [x8, #32]
  40f954:	str	x8, [sp, #16]
  40f958:	bl	408f6c <ferror@plt+0x647c>
  40f95c:	ldr	x8, [sp, #16]
  40f960:	ldr	x9, [x8, #40]
  40f964:	str	w0, [sp, #12]
  40f968:	mov	x0, x9
  40f96c:	bl	408f6c <ferror@plt+0x647c>
  40f970:	adrp	x8, 423000 <ferror@plt+0x20510>
  40f974:	add	x8, x8, #0x3d
  40f978:	str	w0, [sp, #8]
  40f97c:	mov	x0, x8
  40f980:	ldr	w1, [sp, #12]
  40f984:	ldr	w2, [sp, #8]
  40f988:	bl	40940c <ferror@plt+0x691c>
  40f98c:	stur	wzr, [x29, #-4]
  40f990:	ldur	w0, [x29, #-4]
  40f994:	add	sp, sp, #0x430
  40f998:	ldr	x28, [sp, #16]
  40f99c:	ldp	x29, x30, [sp], #32
  40f9a0:	ret
  40f9a4:	sub	sp, sp, #0x10
  40f9a8:	str	x0, [sp, #8]
  40f9ac:	ldr	x8, [sp, #8]
  40f9b0:	ldur	x8, [x8, #4]
  40f9b4:	str	x8, [sp]
  40f9b8:	ldr	x0, [sp]
  40f9bc:	add	sp, sp, #0x10
  40f9c0:	ret
  40f9c4:	sub	sp, sp, #0xe0
  40f9c8:	stp	x29, x30, [sp, #208]
  40f9cc:	add	x29, sp, #0xd0
  40f9d0:	mov	x8, #0x40                  	// #64
  40f9d4:	adrp	x9, 422000 <ferror@plt+0x1f510>
  40f9d8:	add	x9, x9, #0xe1b
  40f9dc:	adrp	x10, 422000 <ferror@plt+0x1f510>
  40f9e0:	add	x10, x10, #0x22c
  40f9e4:	mov	x11, xzr
  40f9e8:	sub	x12, x29, #0x58
  40f9ec:	add	x13, sp, #0x38
  40f9f0:	stur	x0, [x29, #-8]
  40f9f4:	stur	x1, [x29, #-16]
  40f9f8:	ldur	x0, [x29, #-8]
  40f9fc:	str	x8, [sp, #48]
  40fa00:	str	x9, [sp, #40]
  40fa04:	str	x10, [sp, #32]
  40fa08:	str	x11, [sp, #24]
  40fa0c:	str	x12, [sp, #16]
  40fa10:	str	x13, [sp, #8]
  40fa14:	bl	408f6c <ferror@plt+0x647c>
  40fa18:	stur	w0, [x29, #-20]
  40fa1c:	ldur	x0, [x29, #-16]
  40fa20:	bl	408f6c <ferror@plt+0x647c>
  40fa24:	stur	w0, [x29, #-24]
  40fa28:	ldr	x0, [sp, #16]
  40fa2c:	mov	w14, wzr
  40fa30:	mov	w1, w14
  40fa34:	ldr	x2, [sp, #48]
  40fa38:	str	w14, [sp, #4]
  40fa3c:	bl	402660 <memset@plt>
  40fa40:	ldr	x0, [sp, #8]
  40fa44:	ldr	w14, [sp, #4]
  40fa48:	mov	w1, w14
  40fa4c:	ldr	x2, [sp, #48]
  40fa50:	bl	402660 <memset@plt>
  40fa54:	ldur	w2, [x29, #-20]
  40fa58:	ldr	x0, [sp, #16]
  40fa5c:	ldr	x1, [sp, #40]
  40fa60:	bl	4024f0 <sprintf@plt>
  40fa64:	ldur	w2, [x29, #-24]
  40fa68:	ldr	x8, [sp, #8]
  40fa6c:	mov	x0, x8
  40fa70:	ldr	x1, [sp, #40]
  40fa74:	bl	4024f0 <sprintf@plt>
  40fa78:	ldr	x8, [sp, #16]
  40fa7c:	mov	x0, x8
  40fa80:	ldr	x1, [sp, #32]
  40fa84:	ldr	x2, [sp, #8]
  40fa88:	ldr	x3, [sp, #24]
  40fa8c:	bl	40ab54 <ferror@plt+0x8064>
  40fa90:	ldp	x29, x30, [sp, #208]
  40fa94:	add	sp, sp, #0xe0
  40fa98:	ret
  40fa9c:	sub	sp, sp, #0x80
  40faa0:	stp	x29, x30, [sp, #112]
  40faa4:	add	x29, sp, #0x70
  40faa8:	adrp	x8, 435000 <memcpy@GLIBC_2.17>
  40faac:	add	x8, x8, #0x3d0
  40fab0:	mov	x9, #0xffffffffffffffd8    	// #-40
  40fab4:	add	x9, x8, x9
  40fab8:	mov	w10, #0x1                   	// #1
  40fabc:	str	x8, [sp, #32]
  40fac0:	str	x9, [sp, #24]
  40fac4:	str	w10, [sp, #20]
  40fac8:	bl	410048 <ferror@plt+0xd558>
  40facc:	stur	w0, [x29, #-4]
  40fad0:	ldr	x8, [sp, #24]
  40fad4:	stur	x8, [x29, #-24]
  40fad8:	stur	wzr, [x29, #-32]
  40fadc:	stur	wzr, [x29, #-36]
  40fae0:	ldr	w10, [sp, #20]
  40fae4:	stur	w10, [x29, #-28]
  40fae8:	ldr	x9, [sp, #32]
  40faec:	stur	x9, [x29, #-16]
  40faf0:	ldur	x8, [x29, #-16]
  40faf4:	ldr	x9, [sp, #32]
  40faf8:	subs	x8, x8, x9
  40fafc:	mov	x10, #0x28                  	// #40
  40fb00:	sdiv	x8, x8, x10
  40fb04:	cmp	x8, #0xa
  40fb08:	b.ge	40fbd8 <ferror@plt+0xd0e8>  // b.tcont
  40fb0c:	ldur	x8, [x29, #-16]
  40fb10:	ldr	w9, [x8, #24]
  40fb14:	cbz	w9, 40fb1c <ferror@plt+0xd02c>
  40fb18:	b	40fbc8 <ferror@plt+0xd0d8>
  40fb1c:	ldur	w8, [x29, #-28]
  40fb20:	cbnz	w8, 40fb5c <ferror@plt+0xd06c>
  40fb24:	ldur	x8, [x29, #-16]
  40fb28:	ldr	w9, [x8, #32]
  40fb2c:	cbz	w9, 40fb5c <ferror@plt+0xd06c>
  40fb30:	ldur	x8, [x29, #-16]
  40fb34:	ldrsw	x8, [x8, #32]
  40fb38:	ldur	x9, [x29, #-16]
  40fb3c:	ldr	x0, [x9, #16]
  40fb40:	str	x8, [sp, #8]
  40fb44:	bl	4023e0 <strlen@plt>
  40fb48:	ldr	x8, [sp, #8]
  40fb4c:	add	x9, x8, x0
  40fb50:	ldur	x10, [x29, #-16]
  40fb54:	str	w9, [x10, #28]
  40fb58:	b	40fb6c <ferror@plt+0xd07c>
  40fb5c:	ldur	x8, [x29, #-16]
  40fb60:	ldr	w9, [x8, #32]
  40fb64:	ldur	x8, [x29, #-16]
  40fb68:	str	w9, [x8, #28]
  40fb6c:	ldur	x8, [x29, #-16]
  40fb70:	ldr	w9, [x8, #28]
  40fb74:	stur	w9, [x29, #-40]
  40fb78:	ldur	w9, [x29, #-4]
  40fb7c:	stur	w9, [x29, #-44]
  40fb80:	ldur	w9, [x29, #-40]
  40fb84:	ldur	w10, [x29, #-44]
  40fb88:	cmp	w9, w10
  40fb8c:	b.ge	40fb9c <ferror@plt+0xd0ac>  // b.tcont
  40fb90:	ldur	w8, [x29, #-40]
  40fb94:	str	w8, [sp, #4]
  40fb98:	b	40fba4 <ferror@plt+0xd0b4>
  40fb9c:	ldur	w8, [x29, #-44]
  40fba0:	str	w8, [sp, #4]
  40fba4:	ldr	w8, [sp, #4]
  40fba8:	stur	w8, [x29, #-48]
  40fbac:	ldur	w8, [x29, #-48]
  40fbb0:	ldur	x9, [x29, #-16]
  40fbb4:	str	w8, [x9, #28]
  40fbb8:	ldur	x9, [x29, #-16]
  40fbbc:	ldr	w8, [x9, #28]
  40fbc0:	cbz	w8, 40fbc8 <ferror@plt+0xd0d8>
  40fbc4:	stur	wzr, [x29, #-28]
  40fbc8:	ldur	x8, [x29, #-16]
  40fbcc:	add	x8, x8, #0x28
  40fbd0:	stur	x8, [x29, #-16]
  40fbd4:	b	40faf0 <ferror@plt+0xd000>
  40fbd8:	ldr	x8, [sp, #32]
  40fbdc:	stur	x8, [x29, #-16]
  40fbe0:	ldur	x8, [x29, #-16]
  40fbe4:	ldr	x9, [sp, #32]
  40fbe8:	subs	x8, x8, x9
  40fbec:	mov	x10, #0x28                  	// #40
  40fbf0:	sdiv	x8, x8, x10
  40fbf4:	cmp	x8, #0xa
  40fbf8:	b.ge	40fdbc <ferror@plt+0xd2cc>  // b.tcont
  40fbfc:	ldur	x8, [x29, #-16]
  40fc00:	ldr	w9, [x8, #28]
  40fc04:	cbnz	w9, 40fc0c <ferror@plt+0xd11c>
  40fc08:	b	40fdac <ferror@plt+0xd2bc>
  40fc0c:	ldur	w8, [x29, #-36]
  40fc10:	mov	w9, #0x1                   	// #1
  40fc14:	add	w8, w8, #0x1
  40fc18:	stur	w8, [x29, #-36]
  40fc1c:	ldur	x10, [x29, #-16]
  40fc20:	ldr	w8, [x10, #28]
  40fc24:	ldur	w11, [x29, #-32]
  40fc28:	add	w8, w11, w8
  40fc2c:	stur	w8, [x29, #-32]
  40fc30:	str	w9, [sp, #48]
  40fc34:	ldur	x10, [x29, #-16]
  40fc38:	add	x10, x10, #0x28
  40fc3c:	str	x10, [sp, #40]
  40fc40:	ldr	x8, [sp, #40]
  40fc44:	ldr	x9, [sp, #32]
  40fc48:	subs	x8, x8, x9
  40fc4c:	mov	x10, #0x28                  	// #40
  40fc50:	sdiv	x8, x8, x10
  40fc54:	cmp	x8, #0xa
  40fc58:	b.ge	40fc80 <ferror@plt+0xd190>  // b.tcont
  40fc5c:	ldr	x8, [sp, #40]
  40fc60:	ldr	w9, [x8, #28]
  40fc64:	cbz	w9, 40fc70 <ferror@plt+0xd180>
  40fc68:	str	wzr, [sp, #48]
  40fc6c:	b	40fc80 <ferror@plt+0xd190>
  40fc70:	ldr	x8, [sp, #40]
  40fc74:	add	x8, x8, #0x28
  40fc78:	str	x8, [sp, #40]
  40fc7c:	b	40fc40 <ferror@plt+0xd150>
  40fc80:	ldr	w8, [sp, #48]
  40fc84:	cbnz	w8, 40fc9c <ferror@plt+0xd1ac>
  40fc88:	ldur	w8, [x29, #-32]
  40fc8c:	ldur	w9, [x29, #-4]
  40fc90:	cmp	w8, w9
  40fc94:	b.ge	40fc9c <ferror@plt+0xd1ac>  // b.tcont
  40fc98:	b	40fdac <ferror@plt+0xd2bc>
  40fc9c:	ldur	w8, [x29, #-32]
  40fca0:	ldur	w9, [x29, #-4]
  40fca4:	cmp	w8, w9
  40fca8:	b.ne	40fcb0 <ferror@plt+0xd1c0>  // b.any
  40fcac:	b	40fd9c <ferror@plt+0xd2ac>
  40fcb0:	ldur	w8, [x29, #-32]
  40fcb4:	ldur	w9, [x29, #-4]
  40fcb8:	cmp	w8, w9
  40fcbc:	b.le	40fcf0 <ferror@plt+0xd200>
  40fcc0:	ldur	x8, [x29, #-16]
  40fcc4:	ldr	w9, [x8, #28]
  40fcc8:	ldur	w10, [x29, #-32]
  40fccc:	subs	w9, w10, w9
  40fcd0:	stur	w9, [x29, #-32]
  40fcd4:	ldur	x8, [x29, #-16]
  40fcd8:	mov	x11, #0xffffffffffffffd8    	// #-40
  40fcdc:	add	x8, x8, x11
  40fce0:	stur	x8, [x29, #-16]
  40fce4:	ldur	w9, [x29, #-36]
  40fce8:	subs	w9, w9, #0x1
  40fcec:	stur	w9, [x29, #-36]
  40fcf0:	ldur	w8, [x29, #-4]
  40fcf4:	ldur	w9, [x29, #-32]
  40fcf8:	subs	w8, w8, w9
  40fcfc:	stur	w8, [x29, #-52]
  40fd00:	ldur	w8, [x29, #-52]
  40fd04:	ldur	w9, [x29, #-36]
  40fd08:	sdiv	w8, w8, w9
  40fd0c:	str	w8, [sp, #56]
  40fd10:	ldur	w8, [x29, #-52]
  40fd14:	ldur	w9, [x29, #-36]
  40fd18:	sdiv	w10, w8, w9
  40fd1c:	mul	w9, w10, w9
  40fd20:	subs	w8, w8, w9
  40fd24:	str	w8, [sp, #52]
  40fd28:	ldur	x11, [x29, #-16]
  40fd2c:	str	x11, [sp, #40]
  40fd30:	ldr	x8, [sp, #40]
  40fd34:	ldur	x9, [x29, #-24]
  40fd38:	cmp	x8, x9
  40fd3c:	b.ls	40fd9c <ferror@plt+0xd2ac>  // b.plast
  40fd40:	ldr	x8, [sp, #40]
  40fd44:	ldr	w9, [x8, #28]
  40fd48:	cbnz	w9, 40fd50 <ferror@plt+0xd260>
  40fd4c:	b	40fd88 <ferror@plt+0xd298>
  40fd50:	ldr	w8, [sp, #56]
  40fd54:	ldr	x9, [sp, #40]
  40fd58:	ldr	w10, [x9, #28]
  40fd5c:	add	w8, w10, w8
  40fd60:	str	w8, [x9, #28]
  40fd64:	ldr	w8, [sp, #52]
  40fd68:	cbz	w8, 40fd88 <ferror@plt+0xd298>
  40fd6c:	ldr	x8, [sp, #40]
  40fd70:	ldr	w9, [x8, #28]
  40fd74:	add	w9, w9, #0x1
  40fd78:	str	w9, [x8, #28]
  40fd7c:	ldr	w9, [sp, #52]
  40fd80:	subs	w9, w9, #0x1
  40fd84:	str	w9, [sp, #52]
  40fd88:	ldr	x8, [sp, #40]
  40fd8c:	mov	x9, #0xffffffffffffffd8    	// #-40
  40fd90:	add	x8, x8, x9
  40fd94:	str	x8, [sp, #40]
  40fd98:	b	40fd30 <ferror@plt+0xd240>
  40fd9c:	ldur	x8, [x29, #-16]
  40fda0:	stur	x8, [x29, #-24]
  40fda4:	stur	wzr, [x29, #-32]
  40fda8:	stur	wzr, [x29, #-36]
  40fdac:	ldur	x8, [x29, #-16]
  40fdb0:	add	x8, x8, #0x28
  40fdb4:	stur	x8, [x29, #-16]
  40fdb8:	b	40fbe0 <ferror@plt+0xd0f0>
  40fdbc:	ldp	x29, x30, [sp, #112]
  40fdc0:	add	sp, sp, #0x80
  40fdc4:	ret
  40fdc8:	sub	sp, sp, #0x30
  40fdcc:	stp	x29, x30, [sp, #32]
  40fdd0:	add	x29, sp, #0x20
  40fdd4:	str	x0, [sp, #16]
  40fdd8:	str	w1, [sp, #12]
  40fddc:	str	w2, [sp, #8]
  40fde0:	ldr	x8, [sp, #16]
  40fde4:	ldr	w9, [x8, #28]
  40fde8:	cbz	w9, 40fdf8 <ferror@plt+0xd308>
  40fdec:	ldr	x8, [sp, #16]
  40fdf0:	ldr	w9, [x8]
  40fdf4:	cbnz	w9, 40fe00 <ferror@plt+0xd310>
  40fdf8:	stur	wzr, [x29, #-4]
  40fdfc:	b	40fe70 <ferror@plt+0xd380>
  40fe00:	ldr	x8, [sp, #16]
  40fe04:	ldr	w9, [x8, #28]
  40fe08:	ldr	w10, [sp, #12]
  40fe0c:	subs	w9, w9, w10
  40fe10:	ldr	w10, [sp, #8]
  40fe14:	subs	w9, w9, w10
  40fe18:	str	w9, [sp, #4]
  40fe1c:	ldr	x8, [sp, #16]
  40fe20:	ldr	w9, [x8]
  40fe24:	cmp	w9, #0x1
  40fe28:	b.ne	40fe40 <ferror@plt+0xd350>  // b.any
  40fe2c:	ldr	w8, [sp, #4]
  40fe30:	add	w8, w8, #0x1
  40fe34:	mov	w9, #0x2                   	// #2
  40fe38:	sdiv	w8, w8, w9
  40fe3c:	str	w8, [sp, #4]
  40fe40:	ldr	w8, [sp, #4]
  40fe44:	cmp	w8, #0x0
  40fe48:	cset	w8, le
  40fe4c:	tbnz	w8, #0, 40fe6c <ferror@plt+0xd37c>
  40fe50:	ldr	w1, [sp, #4]
  40fe54:	adrp	x0, 423000 <ferror@plt+0x20510>
  40fe58:	add	x0, x0, #0x66
  40fe5c:	mov	w2, #0x20                  	// #32
  40fe60:	bl	402a50 <printf@plt>
  40fe64:	stur	w0, [x29, #-4]
  40fe68:	b	40fe70 <ferror@plt+0xd380>
  40fe6c:	stur	wzr, [x29, #-4]
  40fe70:	ldur	w0, [x29, #-4]
  40fe74:	ldp	x29, x30, [sp, #32]
  40fe78:	add	sp, sp, #0x30
  40fe7c:	ret
  40fe80:	sub	sp, sp, #0x20
  40fe84:	stp	x29, x30, [sp, #16]
  40fe88:	add	x29, sp, #0x10
  40fe8c:	str	x0, [sp, #8]
  40fe90:	str	w1, [sp, #4]
  40fe94:	ldr	x8, [sp, #8]
  40fe98:	ldr	w9, [x8, #28]
  40fe9c:	cbz	w9, 40feb0 <ferror@plt+0xd3c0>
  40fea0:	ldr	x8, [sp, #8]
  40fea4:	ldr	w9, [x8]
  40fea8:	cmp	w9, #0x2
  40feac:	b.ne	40feb4 <ferror@plt+0xd3c4>  // b.any
  40feb0:	b	40ff0c <ferror@plt+0xd41c>
  40feb4:	ldr	x8, [sp, #8]
  40feb8:	ldr	w9, [x8, #28]
  40febc:	ldr	w10, [sp, #4]
  40fec0:	subs	w9, w9, w10
  40fec4:	str	w9, [sp]
  40fec8:	ldr	x8, [sp, #8]
  40fecc:	ldr	w9, [x8]
  40fed0:	cmp	w9, #0x1
  40fed4:	b.ne	40fee8 <ferror@plt+0xd3f8>  // b.any
  40fed8:	ldr	w8, [sp]
  40fedc:	mov	w9, #0x2                   	// #2
  40fee0:	sdiv	w8, w8, w9
  40fee4:	str	w8, [sp]
  40fee8:	ldr	w8, [sp]
  40feec:	cmp	w8, #0x0
  40fef0:	cset	w8, le
  40fef4:	tbnz	w8, #0, 40ff0c <ferror@plt+0xd41c>
  40fef8:	ldr	w1, [sp]
  40fefc:	adrp	x0, 423000 <ferror@plt+0x20510>
  40ff00:	add	x0, x0, #0x66
  40ff04:	mov	w2, #0x20                  	// #32
  40ff08:	bl	402a50 <printf@plt>
  40ff0c:	ldp	x29, x30, [sp, #16]
  40ff10:	add	sp, sp, #0x20
  40ff14:	ret
  40ff18:	sub	sp, sp, #0x30
  40ff1c:	adrp	x8, 439000 <stdin@@GLIBC_2.17+0x168>
  40ff20:	add	x8, x8, #0x728
  40ff24:	str	x0, [sp, #32]
  40ff28:	ldr	x9, [x8, #16]
  40ff2c:	str	x9, [sp, #24]
  40ff30:	ldr	x9, [sp, #32]
  40ff34:	add	x9, x9, #0x2
  40ff38:	ldr	x10, [sp, #32]
  40ff3c:	ldrh	w11, [x10]
  40ff40:	add	w11, w11, #0x1
  40ff44:	and	w11, w11, #0xfffffffe
  40ff48:	mov	w0, w11
  40ff4c:	sxtw	x10, w0
  40ff50:	add	x9, x9, x10
  40ff54:	ldr	x10, [sp, #24]
  40ff58:	ldr	x10, [x10, #8]
  40ff5c:	cmp	x9, x10
  40ff60:	str	x8, [sp, #16]
  40ff64:	b.ne	40ffa8 <ferror@plt+0xd4b8>  // b.any
  40ff68:	ldr	x8, [sp, #24]
  40ff6c:	ldr	x8, [x8]
  40ff70:	str	x8, [sp, #24]
  40ff74:	ldr	x9, [sp, #16]
  40ff78:	str	x8, [x9, #16]
  40ff7c:	ldr	x8, [sp, #24]
  40ff80:	cbz	x8, 40ff94 <ferror@plt+0xd4a4>
  40ff84:	ldr	x8, [sp, #24]
  40ff88:	add	x8, x8, #0x10
  40ff8c:	str	x8, [sp, #8]
  40ff90:	b	40ff9c <ferror@plt+0xd4ac>
  40ff94:	mov	x8, xzr
  40ff98:	str	x8, [sp, #8]
  40ff9c:	ldr	x8, [sp, #8]
  40ffa0:	str	x8, [sp, #40]
  40ffa4:	b	40ffd0 <ferror@plt+0xd4e0>
  40ffa8:	ldr	x8, [sp, #32]
  40ffac:	add	x8, x8, #0x2
  40ffb0:	ldr	x9, [sp, #32]
  40ffb4:	ldrh	w10, [x9]
  40ffb8:	add	w10, w10, #0x1
  40ffbc:	and	w10, w10, #0xfffffffe
  40ffc0:	mov	w0, w10
  40ffc4:	sxtw	x9, w0
  40ffc8:	add	x8, x8, x9
  40ffcc:	str	x8, [sp, #40]
  40ffd0:	ldr	x0, [sp, #40]
  40ffd4:	add	sp, sp, #0x30
  40ffd8:	ret
  40ffdc:	sub	sp, sp, #0x20
  40ffe0:	stp	x29, x30, [sp, #16]
  40ffe4:	add	x29, sp, #0x10
  40ffe8:	adrp	x8, 439000 <stdin@@GLIBC_2.17+0x168>
  40ffec:	add	x8, x8, #0x728
  40fff0:	ldr	x9, [x8, #8]
  40fff4:	str	x9, [x8, #16]
  40fff8:	str	x8, [sp]
  40fffc:	ldr	x8, [sp]
  410000:	ldr	x9, [x8, #16]
  410004:	cbz	x9, 41002c <ferror@plt+0xd53c>
  410008:	ldr	x8, [sp]
  41000c:	ldr	x9, [x8, #16]
  410010:	str	x9, [sp, #8]
  410014:	ldr	x9, [x8, #16]
  410018:	ldr	x9, [x9]
  41001c:	str	x9, [x8, #16]
  410020:	ldr	x0, [sp, #8]
  410024:	bl	402850 <free@plt>
  410028:	b	40fffc <ferror@plt+0xd50c>
  41002c:	mov	x8, xzr
  410030:	ldr	x9, [sp]
  410034:	str	x8, [x9, #8]
  410038:	str	wzr, [x9, #24]
  41003c:	ldp	x29, x30, [sp, #16]
  410040:	add	sp, sp, #0x20
  410044:	ret
  410048:	sub	sp, sp, #0x20
  41004c:	stp	x29, x30, [sp, #16]
  410050:	add	x29, sp, #0x10
  410054:	mov	w8, #0x50                  	// #80
  410058:	mov	w0, #0x1                   	// #1
  41005c:	stur	w8, [x29, #-4]
  410060:	bl	402960 <isatty@plt>
  410064:	cbz	w0, 41009c <ferror@plt+0xd5ac>
  410068:	mov	w0, #0x1                   	// #1
  41006c:	mov	x1, #0x5413                	// #21523
  410070:	add	x2, sp, #0x4
  410074:	bl	402ae0 <ioctl@plt>
  410078:	mov	w8, #0xffffffff            	// #-1
  41007c:	cmp	w0, w8
  410080:	b.eq	41009c <ferror@plt+0xd5ac>  // b.none
  410084:	ldrh	w8, [sp, #6]
  410088:	cmp	w8, #0x0
  41008c:	cset	w8, le
  410090:	tbnz	w8, #0, 41009c <ferror@plt+0xd5ac>
  410094:	ldrh	w8, [sp, #6]
  410098:	stur	w8, [x29, #-4]
  41009c:	ldur	w0, [x29, #-4]
  4100a0:	ldp	x29, x30, [sp, #16]
  4100a4:	add	sp, sp, #0x20
  4100a8:	ret
  4100ac:	stp	x29, x30, [sp, #-32]!
  4100b0:	str	x28, [sp, #16]
  4100b4:	mov	x29, sp
  4100b8:	sub	sp, sp, #0x830
  4100bc:	mov	x8, #0xc8                  	// #200
  4100c0:	adrp	x9, 440000 <stdin@@GLIBC_2.17+0x7168>
  4100c4:	add	x9, x9, #0x740
  4100c8:	mov	w10, #0xfffffffe            	// #-2
  4100cc:	adrp	x11, 440000 <stdin@@GLIBC_2.17+0x7168>
  4100d0:	add	x11, x11, #0x744
  4100d4:	adrp	x12, 423000 <ferror@plt+0x20510>
  4100d8:	add	x12, x12, #0x130
  4100dc:	adrp	x13, 423000 <ferror@plt+0x20510>
  4100e0:	add	x13, x13, #0x23f
  4100e4:	adrp	x14, 423000 <ferror@plt+0x20510>
  4100e8:	add	x14, x14, #0x294
  4100ec:	adrp	x15, 440000 <stdin@@GLIBC_2.17+0x7168>
  4100f0:	add	x15, x15, #0x748
  4100f4:	sub	x16, x29, #0xd0
  4100f8:	add	x17, sp, #0x110
  4100fc:	str	wzr, [sp, #236]
  410100:	str	wzr, [sp, #220]
  410104:	stur	x16, [x29, #-216]
  410108:	stur	x16, [x29, #-224]
  41010c:	str	x17, [sp, #264]
  410110:	str	x17, [sp, #256]
  410114:	str	x8, [sp, #248]
  410118:	stur	wzr, [x29, #-4]
  41011c:	stur	wzr, [x29, #-8]
  410120:	str	wzr, [x9]
  410124:	str	w10, [x11]
  410128:	str	x9, [sp, #160]
  41012c:	str	x11, [sp, #152]
  410130:	str	x12, [sp, #144]
  410134:	str	x13, [sp, #136]
  410138:	str	x14, [sp, #128]
  41013c:	str	x15, [sp, #120]
  410140:	b	410150 <ferror@plt+0xd660>
  410144:	ldur	x8, [x29, #-224]
  410148:	add	x8, x8, #0x1
  41014c:	stur	x8, [x29, #-224]
  410150:	ldur	w8, [x29, #-4]
  410154:	ldur	x9, [x29, #-224]
  410158:	strb	w8, [x9]
  41015c:	ldur	x9, [x29, #-216]
  410160:	ldr	x10, [sp, #248]
  410164:	add	x9, x9, x10
  410168:	mov	x10, #0xffffffffffffffff    	// #-1
  41016c:	add	x9, x9, x10
  410170:	ldur	x10, [x29, #-224]
  410174:	cmp	x9, x10
  410178:	b.hi	410314 <ferror@plt+0xd824>  // b.pmore
  41017c:	ldur	x8, [x29, #-224]
  410180:	ldur	x9, [x29, #-216]
  410184:	subs	x8, x8, x9
  410188:	add	x8, x8, #0x1
  41018c:	str	x8, [sp, #208]
  410190:	ldr	x8, [sp, #248]
  410194:	mov	x9, #0x2710                	// #10000
  410198:	cmp	x9, x8
  41019c:	b.gt	4101a4 <ferror@plt+0xd6b4>
  4101a0:	b	410bb0 <ferror@plt+0xe0c0>
  4101a4:	ldr	x8, [sp, #248]
  4101a8:	mov	x9, #0x2                   	// #2
  4101ac:	mul	x8, x8, x9
  4101b0:	str	x8, [sp, #248]
  4101b4:	ldr	x8, [sp, #248]
  4101b8:	mov	x9, #0x2710                	// #10000
  4101bc:	cmp	x9, x8
  4101c0:	b.ge	4101cc <ferror@plt+0xd6dc>  // b.tcont
  4101c4:	mov	x8, #0x2710                	// #10000
  4101c8:	str	x8, [sp, #248]
  4101cc:	ldur	x8, [x29, #-216]
  4101d0:	str	x8, [sp, #200]
  4101d4:	ldr	x8, [sp, #248]
  4101d8:	mov	x9, #0x9                   	// #9
  4101dc:	mul	x8, x8, x9
  4101e0:	add	x0, x8, #0x7
  4101e4:	bl	4025e0 <malloc@plt>
  4101e8:	str	x0, [sp, #192]
  4101ec:	ldr	x8, [sp, #192]
  4101f0:	cbnz	x8, 4101f8 <ferror@plt+0xd708>
  4101f4:	b	410bb0 <ferror@plt+0xe0c0>
  4101f8:	ldr	x0, [sp, #192]
  4101fc:	ldur	x1, [x29, #-216]
  410200:	ldr	x8, [sp, #208]
  410204:	mov	x9, #0x1                   	// #1
  410208:	mul	x2, x8, x9
  41020c:	str	x9, [sp, #112]
  410210:	bl	4023b0 <memcpy@plt>
  410214:	ldr	x8, [sp, #192]
  410218:	stur	x8, [x29, #-216]
  41021c:	ldr	x8, [sp, #248]
  410220:	ldr	x9, [sp, #112]
  410224:	mul	x8, x8, x9
  410228:	add	x8, x8, #0x7
  41022c:	str	x8, [sp, #184]
  410230:	ldr	x8, [sp, #184]
  410234:	mov	x10, #0x8                   	// #8
  410238:	sdiv	x8, x8, x10
  41023c:	ldr	x10, [sp, #192]
  410240:	mov	x11, #0x8                   	// #8
  410244:	mul	x8, x11, x8
  410248:	add	x8, x10, x8
  41024c:	str	x8, [sp, #192]
  410250:	ldr	x0, [sp, #192]
  410254:	ldr	x1, [sp, #264]
  410258:	ldr	x8, [sp, #208]
  41025c:	mov	x9, #0x8                   	// #8
  410260:	mul	x2, x8, x9
  410264:	str	x9, [sp, #104]
  410268:	bl	4023b0 <memcpy@plt>
  41026c:	ldr	x8, [sp, #192]
  410270:	str	x8, [sp, #264]
  410274:	ldr	x8, [sp, #248]
  410278:	ldr	x9, [sp, #104]
  41027c:	mul	x8, x8, x9
  410280:	add	x8, x8, #0x7
  410284:	str	x8, [sp, #176]
  410288:	ldr	x8, [sp, #176]
  41028c:	sdiv	x8, x8, x9
  410290:	ldr	x10, [sp, #192]
  410294:	mov	x11, #0x8                   	// #8
  410298:	mul	x8, x11, x8
  41029c:	add	x8, x10, x8
  4102a0:	str	x8, [sp, #192]
  4102a4:	ldr	x8, [sp, #200]
  4102a8:	sub	x9, x29, #0xd0
  4102ac:	cmp	x8, x9
  4102b0:	b.eq	4102bc <ferror@plt+0xd7cc>  // b.none
  4102b4:	ldr	x0, [sp, #200]
  4102b8:	bl	402850 <free@plt>
  4102bc:	ldur	x8, [x29, #-216]
  4102c0:	ldr	x9, [sp, #208]
  4102c4:	add	x8, x8, x9
  4102c8:	mov	x9, #0xffffffffffffffff    	// #-1
  4102cc:	add	x8, x8, x9
  4102d0:	stur	x8, [x29, #-224]
  4102d4:	ldr	x8, [sp, #264]
  4102d8:	ldr	x10, [sp, #208]
  4102dc:	mov	x11, #0x8                   	// #8
  4102e0:	mul	x10, x11, x10
  4102e4:	add	x8, x8, x10
  4102e8:	mov	x10, #0xfffffffffffffff8    	// #-8
  4102ec:	add	x8, x8, x10
  4102f0:	str	x8, [sp, #256]
  4102f4:	ldur	x8, [x29, #-216]
  4102f8:	ldr	x10, [sp, #248]
  4102fc:	add	x8, x8, x10
  410300:	add	x8, x8, x9
  410304:	ldur	x9, [x29, #-224]
  410308:	cmp	x8, x9
  41030c:	b.hi	410314 <ferror@plt+0xd824>  // b.pmore
  410310:	b	410ba4 <ferror@plt+0xe0b4>
  410314:	ldur	w8, [x29, #-4]
  410318:	cmp	w8, #0x23
  41031c:	b.ne	410324 <ferror@plt+0xd834>  // b.any
  410320:	b	410b9c <ferror@plt+0xe0ac>
  410324:	ldursw	x8, [x29, #-4]
  410328:	adrp	x9, 423000 <ferror@plt+0x20510>
  41032c:	add	x9, x9, #0xf4
  410330:	ldrsb	w10, [x9, x8]
  410334:	str	w10, [sp, #244]
  410338:	ldr	w10, [sp, #244]
  41033c:	mov	w11, #0xffffffee            	// #-18
  410340:	cmp	w10, w11
  410344:	b.ne	41034c <ferror@plt+0xd85c>  // b.any
  410348:	b	4104a4 <ferror@plt+0xd9b4>
  41034c:	ldr	x8, [sp, #152]
  410350:	ldr	w9, [x8]
  410354:	mov	w10, #0xfffffffe            	// #-2
  410358:	cmp	w9, w10
  41035c:	b.ne	41036c <ferror@plt+0xd87c>  // b.any
  410360:	bl	410cf0 <ferror@plt+0xe200>
  410364:	ldr	x8, [sp, #152]
  410368:	str	w0, [x8]
  41036c:	ldr	x8, [sp, #152]
  410370:	ldr	w9, [x8]
  410374:	cmp	w9, #0x0
  410378:	cset	w9, gt
  41037c:	tbnz	w9, #0, 410390 <ferror@plt+0xd8a0>
  410380:	str	wzr, [sp, #236]
  410384:	ldr	x8, [sp, #152]
  410388:	str	wzr, [x8]
  41038c:	b	4103e0 <ferror@plt+0xd8f0>
  410390:	ldr	x8, [sp, #152]
  410394:	ldr	w9, [x8]
  410398:	mov	w10, wzr
  41039c:	cmp	w10, w9
  4103a0:	cset	w9, gt
  4103a4:	tbnz	w9, #0, 4103d0 <ferror@plt+0xd8e0>
  4103a8:	ldr	x8, [sp, #152]
  4103ac:	ldr	w9, [x8]
  4103b0:	cmp	w9, #0x10e
  4103b4:	b.gt	4103d0 <ferror@plt+0xd8e0>
  4103b8:	ldr	x8, [sp, #152]
  4103bc:	ldrsw	x9, [x8]
  4103c0:	ldr	x10, [sp, #144]
  4103c4:	ldrsb	w11, [x10, x9]
  4103c8:	str	w11, [sp, #100]
  4103cc:	b	4103d8 <ferror@plt+0xd8e8>
  4103d0:	mov	w8, #0x2                   	// #2
  4103d4:	str	w8, [sp, #100]
  4103d8:	ldr	w8, [sp, #100]
  4103dc:	str	w8, [sp, #236]
  4103e0:	ldr	w8, [sp, #236]
  4103e4:	ldr	w9, [sp, #244]
  4103e8:	add	w8, w9, w8
  4103ec:	str	w8, [sp, #244]
  4103f0:	ldr	w8, [sp, #244]
  4103f4:	cmp	w8, #0x0
  4103f8:	cset	w8, lt  // lt = tstop
  4103fc:	tbnz	w8, #0, 410428 <ferror@plt+0xd938>
  410400:	ldr	w8, [sp, #244]
  410404:	mov	w9, #0x54                  	// #84
  410408:	cmp	w9, w8
  41040c:	b.lt	410428 <ferror@plt+0xd938>  // b.tstop
  410410:	ldrsw	x8, [sp, #244]
  410414:	ldr	x9, [sp, #136]
  410418:	ldrsb	w10, [x9, x8]
  41041c:	ldr	w11, [sp, #236]
  410420:	cmp	w10, w11
  410424:	b.eq	41042c <ferror@plt+0xd93c>  // b.none
  410428:	b	4104a4 <ferror@plt+0xd9b4>
  41042c:	ldrsw	x8, [sp, #244]
  410430:	ldr	x9, [sp, #128]
  410434:	ldrsb	w10, [x9, x8]
  410438:	str	w10, [sp, #244]
  41043c:	ldr	w10, [sp, #244]
  410440:	cmp	w10, #0x0
  410444:	cset	w10, gt
  410448:	tbnz	w10, #0, 410460 <ferror@plt+0xd970>
  41044c:	ldr	w8, [sp, #244]
  410450:	mov	w9, wzr
  410454:	subs	w8, w9, w8
  410458:	str	w8, [sp, #244]
  41045c:	b	4104c4 <ferror@plt+0xd9d4>
  410460:	ldur	w8, [x29, #-8]
  410464:	cbz	w8, 410474 <ferror@plt+0xd984>
  410468:	ldur	w8, [x29, #-8]
  41046c:	subs	w8, w8, #0x1
  410470:	stur	w8, [x29, #-8]
  410474:	ldr	w8, [sp, #244]
  410478:	stur	w8, [x29, #-4]
  41047c:	ldr	x9, [sp, #120]
  410480:	ldr	x10, [x9]
  410484:	ldr	x11, [sp, #256]
  410488:	add	x12, x11, #0x8
  41048c:	str	x12, [sp, #256]
  410490:	str	x10, [x11, #8]
  410494:	mov	w8, #0xfffffffe            	// #-2
  410498:	ldr	x10, [sp, #152]
  41049c:	str	w8, [x10]
  4104a0:	b	410144 <ferror@plt+0xd654>
  4104a4:	ldursw	x8, [x29, #-4]
  4104a8:	adrp	x9, 423000 <ferror@plt+0x20510>
  4104ac:	add	x9, x9, #0x2e9
  4104b0:	ldrsb	w10, [x9, x8]
  4104b4:	str	w10, [sp, #244]
  4104b8:	ldr	w10, [sp, #244]
  4104bc:	cbnz	w10, 4104c4 <ferror@plt+0xd9d4>
  4104c0:	b	410990 <ferror@plt+0xdea0>
  4104c4:	ldrsw	x8, [sp, #244]
  4104c8:	adrp	x9, 423000 <ferror@plt+0x20510>
  4104cc:	add	x9, x9, #0x325
  4104d0:	ldrsb	w10, [x9, x8]
  4104d4:	str	w10, [sp, #220]
  4104d8:	ldr	x8, [sp, #256]
  4104dc:	ldr	w10, [sp, #220]
  4104e0:	mov	w11, #0x1                   	// #1
  4104e4:	subs	w10, w11, w10
  4104e8:	mov	w0, w10
  4104ec:	sxtw	x9, w0
  4104f0:	mov	x12, #0x8                   	// #8
  4104f4:	mul	x9, x12, x9
  4104f8:	add	x8, x8, x9
  4104fc:	ldr	x8, [x8]
  410500:	str	x8, [sp, #224]
  410504:	ldr	w10, [sp, #244]
  410508:	subs	w10, w10, #0x2
  41050c:	mov	w8, w10
  410510:	ubfx	x8, x8, #0, #32
  410514:	cmp	x8, #0x1d
  410518:	str	x8, [sp, #88]
  41051c:	b.hi	4108a0 <ferror@plt+0xddb0>  // b.pmore
  410520:	adrp	x8, 423000 <ferror@plt+0x20510>
  410524:	add	x8, x8, #0x7c
  410528:	ldr	x11, [sp, #88]
  41052c:	ldrsw	x10, [x8, x11, lsl #2]
  410530:	add	x9, x8, x10
  410534:	br	x9
  410538:	ldr	x8, [sp, #256]
  41053c:	ldr	x8, [x8]
  410540:	adrp	x9, 43b000 <stdin@@GLIBC_2.17+0x2168>
  410544:	add	x9, x9, #0x818
  410548:	ldr	x9, [x9]
  41054c:	str	x8, [x9]
  410550:	ldr	x8, [sp, #256]
  410554:	ldr	x8, [x8]
  410558:	str	x8, [sp, #224]
  41055c:	b	4108a0 <ferror@plt+0xddb0>
  410560:	mov	x8, xzr
  410564:	str	x8, [sp, #224]
  410568:	b	4108a0 <ferror@plt+0xddb0>
  41056c:	ldr	x8, [sp, #256]
  410570:	mov	x9, #0xfffffffffffffff0    	// #-16
  410574:	add	x8, x8, x9
  410578:	ldr	x1, [x8]
  41057c:	mov	w0, #0x2                   	// #2
  410580:	bl	4113bc <ferror@plt+0xe8cc>
  410584:	str	x0, [sp, #224]
  410588:	ldr	x8, [sp, #256]
  41058c:	ldr	x8, [x8]
  410590:	ldr	x9, [sp, #224]
  410594:	str	x8, [x9, #8]
  410598:	b	4108a0 <ferror@plt+0xddb0>
  41059c:	ldr	x8, [sp, #256]
  4105a0:	mov	x9, #0xfffffffffffffff0    	// #-16
  4105a4:	add	x8, x8, x9
  4105a8:	ldr	x1, [x8]
  4105ac:	mov	w0, #0x3                   	// #3
  4105b0:	bl	4113bc <ferror@plt+0xe8cc>
  4105b4:	str	x0, [sp, #224]
  4105b8:	ldr	x8, [sp, #256]
  4105bc:	ldr	x8, [x8]
  4105c0:	ldr	x9, [sp, #224]
  4105c4:	str	x8, [x9, #8]
  4105c8:	b	4108a0 <ferror@plt+0xddb0>
  4105cc:	ldr	x8, [sp, #256]
  4105d0:	mov	x9, #0xfffffffffffffff8    	// #-8
  4105d4:	add	x8, x8, x9
  4105d8:	ldr	x1, [x8]
  4105dc:	mov	w0, #0x3                   	// #3
  4105e0:	bl	4113bc <ferror@plt+0xe8cc>
  4105e4:	str	x0, [sp, #224]
  4105e8:	ldr	x8, [sp, #256]
  4105ec:	ldr	x8, [x8]
  4105f0:	ldr	x9, [sp, #224]
  4105f4:	str	x8, [x9, #8]
  4105f8:	b	4108a0 <ferror@plt+0xddb0>
  4105fc:	ldr	x8, [sp, #256]
  410600:	mov	x9, #0xfffffffffffffff8    	// #-8
  410604:	add	x8, x8, x9
  410608:	ldr	x8, [x8]
  41060c:	str	x8, [sp, #224]
  410610:	b	4108a0 <ferror@plt+0xddb0>
  410614:	ldr	x8, [sp, #256]
  410618:	ldr	x1, [x8]
  41061c:	mov	w0, #0x4                   	// #4
  410620:	bl	4113bc <ferror@plt+0xe8cc>
  410624:	str	x0, [sp, #224]
  410628:	b	4108a0 <ferror@plt+0xddb0>
  41062c:	ldr	x8, [sp, #256]
  410630:	ldr	x1, [x8]
  410634:	mov	w9, wzr
  410638:	mov	w0, w9
  41063c:	bl	4113bc <ferror@plt+0xe8cc>
  410640:	str	x0, [sp, #224]
  410644:	b	4108a0 <ferror@plt+0xddb0>
  410648:	ldr	x8, [sp, #256]
  41064c:	ldr	x1, [x8]
  410650:	mov	w0, #0x1                   	// #1
  410654:	bl	4113bc <ferror@plt+0xe8cc>
  410658:	str	x0, [sp, #224]
  41065c:	b	4108a0 <ferror@plt+0xddb0>
  410660:	ldr	x8, [sp, #256]
  410664:	ldr	x1, [x8]
  410668:	mov	w0, #0x5                   	// #5
  41066c:	bl	4113bc <ferror@plt+0xe8cc>
  410670:	str	x0, [sp, #224]
  410674:	b	4108a0 <ferror@plt+0xddb0>
  410678:	ldr	x8, [sp, #256]
  41067c:	ldr	x1, [x8]
  410680:	mov	w0, #0x6                   	// #6
  410684:	bl	4113bc <ferror@plt+0xe8cc>
  410688:	str	x0, [sp, #224]
  41068c:	b	4108a0 <ferror@plt+0xddb0>
  410690:	ldr	x8, [sp, #256]
  410694:	ldr	x1, [x8]
  410698:	mov	w0, #0x6                   	// #6
  41069c:	bl	4113bc <ferror@plt+0xe8cc>
  4106a0:	mov	w9, #0x4                   	// #4
  4106a4:	str	x0, [sp, #80]
  4106a8:	mov	w0, w9
  4106ac:	ldr	x1, [sp, #80]
  4106b0:	bl	4113bc <ferror@plt+0xe8cc>
  4106b4:	str	x0, [sp, #224]
  4106b8:	b	4108a0 <ferror@plt+0xddb0>
  4106bc:	ldr	x8, [sp, #256]
  4106c0:	ldr	x1, [x8]
  4106c4:	mov	w0, #0x5                   	// #5
  4106c8:	bl	4113bc <ferror@plt+0xe8cc>
  4106cc:	mov	w9, #0x4                   	// #4
  4106d0:	str	x0, [sp, #72]
  4106d4:	mov	w0, w9
  4106d8:	ldr	x1, [sp, #72]
  4106dc:	bl	4113bc <ferror@plt+0xe8cc>
  4106e0:	str	x0, [sp, #224]
  4106e4:	b	4108a0 <ferror@plt+0xddb0>
  4106e8:	ldr	x8, [sp, #256]
  4106ec:	ldr	x1, [x8]
  4106f0:	mov	w9, wzr
  4106f4:	mov	w0, w9
  4106f8:	bl	4113bc <ferror@plt+0xe8cc>
  4106fc:	str	x0, [sp, #224]
  410700:	b	4108a0 <ferror@plt+0xddb0>
  410704:	ldr	x8, [sp, #256]
  410708:	ldr	x1, [x8]
  41070c:	mov	w9, wzr
  410710:	mov	w0, w9
  410714:	bl	4113bc <ferror@plt+0xe8cc>
  410718:	mov	w9, #0x4                   	// #4
  41071c:	str	x0, [sp, #64]
  410720:	mov	w0, w9
  410724:	ldr	x1, [sp, #64]
  410728:	bl	4113bc <ferror@plt+0xe8cc>
  41072c:	str	x0, [sp, #224]
  410730:	b	4108a0 <ferror@plt+0xddb0>
  410734:	ldr	x8, [sp, #256]
  410738:	ldr	x1, [x8]
  41073c:	mov	w0, #0x7                   	// #7
  410740:	bl	4113bc <ferror@plt+0xe8cc>
  410744:	str	x0, [sp, #224]
  410748:	b	4108a0 <ferror@plt+0xddb0>
  41074c:	ldr	x8, [sp, #256]
  410750:	ldr	x1, [x8]
  410754:	mov	w0, #0x8                   	// #8
  410758:	bl	4113bc <ferror@plt+0xe8cc>
  41075c:	str	x0, [sp, #224]
  410760:	b	4108a0 <ferror@plt+0xddb0>
  410764:	ldr	x8, [sp, #256]
  410768:	ldr	x1, [x8]
  41076c:	mov	w0, #0x8                   	// #8
  410770:	bl	4113bc <ferror@plt+0xe8cc>
  410774:	mov	w9, #0x4                   	// #4
  410778:	str	x0, [sp, #56]
  41077c:	mov	w0, w9
  410780:	ldr	x1, [sp, #56]
  410784:	bl	4113bc <ferror@plt+0xe8cc>
  410788:	str	x0, [sp, #224]
  41078c:	b	4108a0 <ferror@plt+0xddb0>
  410790:	ldr	x8, [sp, #256]
  410794:	ldr	x1, [x8]
  410798:	mov	w0, #0x7                   	// #7
  41079c:	bl	4113bc <ferror@plt+0xe8cc>
  4107a0:	mov	w9, #0x4                   	// #4
  4107a4:	str	x0, [sp, #48]
  4107a8:	mov	w0, w9
  4107ac:	ldr	x1, [sp, #48]
  4107b0:	bl	4113bc <ferror@plt+0xe8cc>
  4107b4:	str	x0, [sp, #224]
  4107b8:	b	4108a0 <ferror@plt+0xddb0>
  4107bc:	ldr	x8, [sp, #256]
  4107c0:	ldr	x1, [x8]
  4107c4:	mov	w0, #0x1                   	// #1
  4107c8:	bl	4113bc <ferror@plt+0xe8cc>
  4107cc:	str	x0, [sp, #224]
  4107d0:	b	4108a0 <ferror@plt+0xddb0>
  4107d4:	ldr	x8, [sp, #256]
  4107d8:	ldr	x1, [x8]
  4107dc:	mov	w0, #0x1                   	// #1
  4107e0:	bl	4113bc <ferror@plt+0xe8cc>
  4107e4:	mov	w9, #0x4                   	// #4
  4107e8:	str	x0, [sp, #40]
  4107ec:	mov	w0, w9
  4107f0:	ldr	x1, [sp, #40]
  4107f4:	bl	4113bc <ferror@plt+0xe8cc>
  4107f8:	str	x0, [sp, #224]
  4107fc:	b	4108a0 <ferror@plt+0xddb0>
  410800:	ldr	x8, [sp, #256]
  410804:	ldr	x1, [x8]
  410808:	mov	w0, #0xa                   	// #10
  41080c:	bl	4113bc <ferror@plt+0xe8cc>
  410810:	str	x0, [sp, #224]
  410814:	b	4108a0 <ferror@plt+0xddb0>
  410818:	ldr	x8, [sp, #256]
  41081c:	ldr	x1, [x8]
  410820:	mov	w0, #0xa                   	// #10
  410824:	bl	4113bc <ferror@plt+0xe8cc>
  410828:	mov	w9, #0x4                   	// #4
  41082c:	str	x0, [sp, #32]
  410830:	mov	w0, w9
  410834:	ldr	x1, [sp, #32]
  410838:	bl	4113bc <ferror@plt+0xe8cc>
  41083c:	str	x0, [sp, #224]
  410840:	b	4108a0 <ferror@plt+0xddb0>
  410844:	ldr	x8, [sp, #256]
  410848:	ldr	x1, [x8]
  41084c:	mov	w0, #0xb                   	// #11
  410850:	bl	4113bc <ferror@plt+0xe8cc>
  410854:	str	x0, [sp, #224]
  410858:	b	4108a0 <ferror@plt+0xddb0>
  41085c:	ldr	x8, [sp, #256]
  410860:	ldr	x1, [x8]
  410864:	mov	w0, #0xb                   	// #11
  410868:	bl	4113bc <ferror@plt+0xe8cc>
  41086c:	mov	w9, #0x4                   	// #4
  410870:	str	x0, [sp, #24]
  410874:	mov	w0, w9
  410878:	ldr	x1, [sp, #24]
  41087c:	bl	4113bc <ferror@plt+0xe8cc>
  410880:	str	x0, [sp, #224]
  410884:	b	4108a0 <ferror@plt+0xddb0>
  410888:	mov	w0, #0x9                   	// #9
  41088c:	mov	x8, xzr
  410890:	mov	x1, x8
  410894:	bl	4113bc <ferror@plt+0xe8cc>
  410898:	str	x0, [sp, #224]
  41089c:	b	4108a0 <ferror@plt+0xddb0>
  4108a0:	ldrsw	x8, [sp, #220]
  4108a4:	ldr	x9, [sp, #256]
  4108a8:	mov	x10, xzr
  4108ac:	mov	x11, #0x8                   	// #8
  4108b0:	mneg	x8, x8, x11
  4108b4:	add	x8, x9, x8
  4108b8:	str	x8, [sp, #256]
  4108bc:	ldrsw	x8, [sp, #220]
  4108c0:	ldur	x9, [x29, #-224]
  4108c4:	subs	x8, x10, x8
  4108c8:	add	x8, x9, x8
  4108cc:	stur	x8, [x29, #-224]
  4108d0:	mov	w12, wzr
  4108d4:	str	wzr, [sp, #220]
  4108d8:	ldr	x8, [sp, #224]
  4108dc:	ldr	x9, [sp, #256]
  4108e0:	add	x10, x9, #0x8
  4108e4:	str	x10, [sp, #256]
  4108e8:	str	x8, [x9, #8]
  4108ec:	ldrsw	x8, [sp, #244]
  4108f0:	adrp	x9, 423000 <ferror@plt+0x20510>
  4108f4:	add	x9, x9, #0x345
  4108f8:	ldrsb	w13, [x9, x8]
  4108fc:	subs	w13, w13, #0x18
  410900:	str	w13, [sp, #172]
  410904:	ldrsw	x8, [sp, #172]
  410908:	adrp	x9, 423000 <ferror@plt+0x20510>
  41090c:	add	x9, x9, #0x365
  410910:	ldrsb	w13, [x9, x8]
  410914:	ldur	x8, [x29, #-224]
  410918:	ldrsb	w14, [x8]
  41091c:	add	w13, w13, w14
  410920:	str	w13, [sp, #168]
  410924:	ldr	w13, [sp, #168]
  410928:	cmp	w12, w13
  41092c:	cset	w12, gt
  410930:	tbnz	w12, #0, 410970 <ferror@plt+0xde80>
  410934:	ldr	w8, [sp, #168]
  410938:	cmp	w8, #0x54
  41093c:	b.gt	410970 <ferror@plt+0xde80>
  410940:	ldrsw	x8, [sp, #168]
  410944:	ldr	x9, [sp, #136]
  410948:	ldrsb	w10, [x9, x8]
  41094c:	ldur	x8, [x29, #-224]
  410950:	ldrsb	w11, [x8]
  410954:	cmp	w10, w11
  410958:	b.ne	410970 <ferror@plt+0xde80>  // b.any
  41095c:	ldrsw	x8, [sp, #168]
  410960:	ldr	x9, [sp, #128]
  410964:	ldrsb	w10, [x9, x8]
  410968:	str	w10, [sp, #20]
  41096c:	b	410984 <ferror@plt+0xde94>
  410970:	ldrsw	x8, [sp, #172]
  410974:	adrp	x9, 423000 <ferror@plt+0x20510>
  410978:	add	x9, x9, #0x36b
  41097c:	ldrsb	w10, [x9, x8]
  410980:	str	w10, [sp, #20]
  410984:	ldr	w8, [sp, #20]
  410988:	stur	w8, [x29, #-4]
  41098c:	b	410144 <ferror@plt+0xd654>
  410990:	ldr	x8, [sp, #152]
  410994:	ldr	w9, [x8]
  410998:	mov	w10, #0xfffffffe            	// #-2
  41099c:	cmp	w9, w10
  4109a0:	b.ne	4109b0 <ferror@plt+0xdec0>  // b.any
  4109a4:	mov	w8, #0xfffffffe            	// #-2
  4109a8:	str	w8, [sp, #16]
  4109ac:	b	410a00 <ferror@plt+0xdf10>
  4109b0:	ldr	x8, [sp, #152]
  4109b4:	ldr	w9, [x8]
  4109b8:	mov	w10, wzr
  4109bc:	cmp	w10, w9
  4109c0:	cset	w9, gt
  4109c4:	tbnz	w9, #0, 4109f0 <ferror@plt+0xdf00>
  4109c8:	ldr	x8, [sp, #152]
  4109cc:	ldr	w9, [x8]
  4109d0:	cmp	w9, #0x10e
  4109d4:	b.gt	4109f0 <ferror@plt+0xdf00>
  4109d8:	ldr	x8, [sp, #152]
  4109dc:	ldrsw	x9, [x8]
  4109e0:	ldr	x10, [sp, #144]
  4109e4:	ldrsb	w11, [x10, x9]
  4109e8:	str	w11, [sp, #12]
  4109ec:	b	4109f8 <ferror@plt+0xdf08>
  4109f0:	mov	w8, #0x2                   	// #2
  4109f4:	str	w8, [sp, #12]
  4109f8:	ldr	w8, [sp, #12]
  4109fc:	str	w8, [sp, #16]
  410a00:	ldr	w8, [sp, #16]
  410a04:	str	w8, [sp, #236]
  410a08:	ldur	w8, [x29, #-8]
  410a0c:	cbnz	w8, 410a2c <ferror@plt+0xdf3c>
  410a10:	ldr	x8, [sp, #160]
  410a14:	ldr	w9, [x8]
  410a18:	add	w9, w9, #0x1
  410a1c:	str	w9, [x8]
  410a20:	adrp	x0, 423000 <ferror@plt+0x20510>
  410a24:	add	x0, x0, #0x3ad
  410a28:	bl	411420 <ferror@plt+0xe930>
  410a2c:	ldur	w8, [x29, #-8]
  410a30:	cmp	w8, #0x3
  410a34:	b.ne	410a80 <ferror@plt+0xdf90>  // b.any
  410a38:	ldr	x8, [sp, #152]
  410a3c:	ldr	w9, [x8]
  410a40:	cmp	w9, #0x0
  410a44:	cset	w9, gt
  410a48:	tbnz	w9, #0, 410a60 <ferror@plt+0xdf70>
  410a4c:	ldr	x8, [sp, #152]
  410a50:	ldr	w9, [x8]
  410a54:	cbnz	w9, 410a5c <ferror@plt+0xdf6c>
  410a58:	b	410ba4 <ferror@plt+0xe0b4>
  410a5c:	b	410a80 <ferror@plt+0xdf90>
  410a60:	ldr	w1, [sp, #236]
  410a64:	adrp	x0, 423000 <ferror@plt+0x20510>
  410a68:	add	x0, x0, #0x3ba
  410a6c:	ldr	x2, [sp, #120]
  410a70:	bl	411458 <ferror@plt+0xe968>
  410a74:	mov	w8, #0xfffffffe            	// #-2
  410a78:	ldr	x9, [sp, #152]
  410a7c:	str	w8, [x9]
  410a80:	mov	w8, #0x3                   	// #3
  410a84:	stur	w8, [x29, #-8]
  410a88:	ldursw	x8, [x29, #-4]
  410a8c:	adrp	x9, 423000 <ferror@plt+0x20510>
  410a90:	add	x9, x9, #0xf4
  410a94:	ldrsb	w10, [x9, x8]
  410a98:	str	w10, [sp, #244]
  410a9c:	ldr	w10, [sp, #244]
  410aa0:	mov	w11, #0xffffffee            	// #-18
  410aa4:	cmp	w10, w11
  410aa8:	b.eq	410b14 <ferror@plt+0xe024>  // b.none
  410aac:	ldr	w8, [sp, #244]
  410ab0:	add	w8, w8, #0x1
  410ab4:	str	w8, [sp, #244]
  410ab8:	ldr	w8, [sp, #244]
  410abc:	mov	w9, wzr
  410ac0:	cmp	w9, w8
  410ac4:	cset	w8, gt
  410ac8:	tbnz	w8, #0, 410b14 <ferror@plt+0xe024>
  410acc:	ldr	w8, [sp, #244]
  410ad0:	cmp	w8, #0x54
  410ad4:	b.gt	410b14 <ferror@plt+0xe024>
  410ad8:	ldrsw	x8, [sp, #244]
  410adc:	ldr	x9, [sp, #136]
  410ae0:	ldrsb	w10, [x9, x8]
  410ae4:	cmp	w10, #0x1
  410ae8:	b.ne	410b14 <ferror@plt+0xe024>  // b.any
  410aec:	ldrsw	x8, [sp, #244]
  410af0:	ldr	x9, [sp, #128]
  410af4:	ldrsb	w10, [x9, x8]
  410af8:	str	w10, [sp, #244]
  410afc:	ldr	w10, [sp, #244]
  410b00:	mov	w11, wzr
  410b04:	cmp	w11, w10
  410b08:	cset	w10, ge  // ge = tcont
  410b0c:	tbnz	w10, #0, 410b14 <ferror@plt+0xe024>
  410b10:	b	410b78 <ferror@plt+0xe088>
  410b14:	ldur	x8, [x29, #-224]
  410b18:	ldur	x9, [x29, #-216]
  410b1c:	cmp	x8, x9
  410b20:	b.ne	410b28 <ferror@plt+0xe038>  // b.any
  410b24:	b	410ba4 <ferror@plt+0xe0b4>
  410b28:	ldursw	x8, [x29, #-4]
  410b2c:	adrp	x9, 423000 <ferror@plt+0x20510>
  410b30:	add	x9, x9, #0x371
  410b34:	ldrsb	w1, [x9, x8]
  410b38:	ldr	x2, [sp, #256]
  410b3c:	adrp	x0, 423000 <ferror@plt+0x20510>
  410b40:	add	x0, x0, #0x3cc
  410b44:	bl	411458 <ferror@plt+0xe968>
  410b48:	ldr	x8, [sp, #256]
  410b4c:	mov	x9, #0xfffffffffffffff8    	// #-8
  410b50:	add	x8, x8, x9
  410b54:	str	x8, [sp, #256]
  410b58:	ldur	x8, [x29, #-224]
  410b5c:	mov	x9, #0xffffffffffffffff    	// #-1
  410b60:	add	x8, x8, x9
  410b64:	stur	x8, [x29, #-224]
  410b68:	ldur	x8, [x29, #-224]
  410b6c:	ldrsb	w10, [x8]
  410b70:	stur	w10, [x29, #-4]
  410b74:	b	410a88 <ferror@plt+0xdf98>
  410b78:	ldr	x8, [sp, #120]
  410b7c:	ldr	x9, [x8]
  410b80:	ldr	x10, [sp, #256]
  410b84:	add	x11, x10, #0x8
  410b88:	str	x11, [sp, #256]
  410b8c:	str	x9, [x10, #8]
  410b90:	ldr	w12, [sp, #244]
  410b94:	stur	w12, [x29, #-4]
  410b98:	b	410144 <ferror@plt+0xd654>
  410b9c:	str	wzr, [sp, #240]
  410ba0:	b	410bc4 <ferror@plt+0xe0d4>
  410ba4:	mov	w8, #0x1                   	// #1
  410ba8:	str	w8, [sp, #240]
  410bac:	b	410bc4 <ferror@plt+0xe0d4>
  410bb0:	adrp	x0, 423000 <ferror@plt+0x20510>
  410bb4:	add	x0, x0, #0x3db
  410bb8:	bl	411420 <ferror@plt+0xe930>
  410bbc:	mov	w8, #0x2                   	// #2
  410bc0:	str	w8, [sp, #240]
  410bc4:	ldr	x8, [sp, #152]
  410bc8:	ldr	w9, [x8]
  410bcc:	mov	w10, #0xfffffffe            	// #-2
  410bd0:	cmp	w9, w10
  410bd4:	b.eq	410c3c <ferror@plt+0xe14c>  // b.none
  410bd8:	ldr	x8, [sp, #152]
  410bdc:	ldr	w9, [x8]
  410be0:	mov	w10, wzr
  410be4:	cmp	w10, w9
  410be8:	cset	w9, gt
  410bec:	tbnz	w9, #0, 410c18 <ferror@plt+0xe128>
  410bf0:	ldr	x8, [sp, #152]
  410bf4:	ldr	w9, [x8]
  410bf8:	cmp	w9, #0x10e
  410bfc:	b.gt	410c18 <ferror@plt+0xe128>
  410c00:	ldr	x8, [sp, #152]
  410c04:	ldrsw	x9, [x8]
  410c08:	ldr	x10, [sp, #144]
  410c0c:	ldrsb	w11, [x10, x9]
  410c10:	str	w11, [sp, #8]
  410c14:	b	410c20 <ferror@plt+0xe130>
  410c18:	mov	w8, #0x2                   	// #2
  410c1c:	str	w8, [sp, #8]
  410c20:	ldr	w8, [sp, #8]
  410c24:	str	w8, [sp, #236]
  410c28:	ldr	w1, [sp, #236]
  410c2c:	adrp	x0, 423000 <ferror@plt+0x20510>
  410c30:	add	x0, x0, #0x3ec
  410c34:	ldr	x2, [sp, #120]
  410c38:	bl	411458 <ferror@plt+0xe968>
  410c3c:	ldrsw	x8, [sp, #220]
  410c40:	ldr	x9, [sp, #256]
  410c44:	mov	x10, xzr
  410c48:	mov	x11, #0x8                   	// #8
  410c4c:	mneg	x8, x8, x11
  410c50:	add	x8, x9, x8
  410c54:	str	x8, [sp, #256]
  410c58:	ldrsw	x8, [sp, #220]
  410c5c:	ldur	x9, [x29, #-224]
  410c60:	subs	x8, x10, x8
  410c64:	add	x8, x9, x8
  410c68:	stur	x8, [x29, #-224]
  410c6c:	ldur	x8, [x29, #-224]
  410c70:	ldur	x9, [x29, #-216]
  410c74:	cmp	x8, x9
  410c78:	b.eq	410cc4 <ferror@plt+0xe1d4>  // b.none
  410c7c:	ldur	x8, [x29, #-224]
  410c80:	ldrsb	x8, [x8]
  410c84:	adrp	x9, 423000 <ferror@plt+0x20510>
  410c88:	add	x9, x9, #0x371
  410c8c:	ldrsb	w1, [x9, x8]
  410c90:	ldr	x2, [sp, #256]
  410c94:	adrp	x0, 423000 <ferror@plt+0x20510>
  410c98:	add	x0, x0, #0x40a
  410c9c:	bl	411458 <ferror@plt+0xe968>
  410ca0:	ldr	x8, [sp, #256]
  410ca4:	mov	x9, #0xfffffffffffffff8    	// #-8
  410ca8:	add	x8, x8, x9
  410cac:	str	x8, [sp, #256]
  410cb0:	ldur	x8, [x29, #-224]
  410cb4:	mov	x9, #0xffffffffffffffff    	// #-1
  410cb8:	add	x8, x8, x9
  410cbc:	stur	x8, [x29, #-224]
  410cc0:	b	410c6c <ferror@plt+0xe17c>
  410cc4:	ldur	x8, [x29, #-216]
  410cc8:	sub	x9, x29, #0xd0
  410ccc:	cmp	x8, x9
  410cd0:	b.eq	410cdc <ferror@plt+0xe1ec>  // b.none
  410cd4:	ldur	x0, [x29, #-216]
  410cd8:	bl	402850 <free@plt>
  410cdc:	ldr	w0, [sp, #240]
  410ce0:	add	sp, sp, #0x830
  410ce4:	ldr	x28, [sp, #16]
  410ce8:	ldp	x29, x30, [sp], #32
  410cec:	ret
  410cf0:	sub	sp, sp, #0x70
  410cf4:	stp	x29, x30, [sp, #96]
  410cf8:	add	x29, sp, #0x60
  410cfc:	adrp	x8, 435000 <memcpy@GLIBC_2.17>
  410d00:	add	x8, x8, #0x5b8
  410d04:	adrp	x9, 435000 <memcpy@GLIBC_2.17>
  410d08:	add	x9, x9, #0x5c0
  410d0c:	adrp	x10, 440000 <stdin@@GLIBC_2.17+0x7168>
  410d10:	add	x10, x10, #0x748
  410d14:	adrp	x11, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  410d18:	add	x11, x11, #0xe78
  410d1c:	adrp	x12, 43b000 <stdin@@GLIBC_2.17+0x2168>
  410d20:	add	x12, x12, #0xc38
  410d24:	adrp	x13, 43b000 <stdin@@GLIBC_2.17+0x2168>
  410d28:	add	x13, x13, #0x838
  410d2c:	stur	x8, [x29, #-32]
  410d30:	stur	x9, [x29, #-40]
  410d34:	str	x10, [sp, #48]
  410d38:	str	x11, [sp, #40]
  410d3c:	str	x12, [sp, #32]
  410d40:	str	x13, [sp, #24]
  410d44:	ldur	x8, [x29, #-32]
  410d48:	ldr	x9, [x8]
  410d4c:	ldrb	w10, [x9]
  410d50:	cbnz	w10, 410ed0 <ferror@plt+0xe3e0>
  410d54:	mov	x8, xzr
  410d58:	ldur	x9, [x29, #-32]
  410d5c:	str	x8, [x9]
  410d60:	ldr	x8, [sp, #32]
  410d64:	ldr	w10, [x8]
  410d68:	adrp	x11, 43b000 <stdin@@GLIBC_2.17+0x2168>
  410d6c:	add	x11, x11, #0x820
  410d70:	ldr	w12, [x11]
  410d74:	cmp	w10, w12
  410d78:	b.ge	410db8 <ferror@plt+0xe2c8>  // b.tcont
  410d7c:	adrp	x8, 43b000 <stdin@@GLIBC_2.17+0x2168>
  410d80:	add	x8, x8, #0x828
  410d84:	ldr	x8, [x8]
  410d88:	ldr	x9, [sp, #32]
  410d8c:	ldrsw	x10, [x9]
  410d90:	mov	x11, #0x8                   	// #8
  410d94:	mul	x10, x11, x10
  410d98:	add	x8, x8, x10
  410d9c:	ldr	x8, [x8]
  410da0:	ldur	x10, [x29, #-32]
  410da4:	str	x8, [x10]
  410da8:	ldr	w12, [x9]
  410dac:	add	w12, w12, #0x1
  410db0:	str	w12, [x9]
  410db4:	b	410ecc <ferror@plt+0xe3dc>
  410db8:	adrp	x8, 43b000 <stdin@@GLIBC_2.17+0x2168>
  410dbc:	add	x8, x8, #0x830
  410dc0:	ldr	x8, [x8]
  410dc4:	cbz	x8, 410ec4 <ferror@plt+0xe3d4>
  410dc8:	ldur	x8, [x29, #-32]
  410dcc:	ldr	x9, [x8]
  410dd0:	cbnz	x9, 410ec0 <ferror@plt+0xe3d0>
  410dd4:	adrp	x8, 43b000 <stdin@@GLIBC_2.17+0x2168>
  410dd8:	add	x8, x8, #0x830
  410ddc:	ldr	x2, [x8]
  410de0:	ldr	x0, [sp, #24]
  410de4:	mov	w1, #0x400                 	// #1024
  410de8:	bl	402ac0 <fgets@plt>
  410dec:	cbnz	x0, 410df8 <ferror@plt+0xe308>
  410df0:	stur	wzr, [x29, #-4]
  410df4:	b	4113ac <ferror@plt+0xe8bc>
  410df8:	ldr	x0, [sp, #24]
  410dfc:	mov	x1, #0x400                 	// #1024
  410e00:	bl	402460 <strnlen@plt>
  410e04:	stur	x0, [x29, #-24]
  410e08:	ldur	x8, [x29, #-24]
  410e0c:	cbnz	x8, 410e30 <ferror@plt+0xe340>
  410e10:	ldr	x8, [sp, #40]
  410e14:	ldr	x0, [x8]
  410e18:	adrp	x1, 423000 <ferror@plt+0x20510>
  410e1c:	add	x1, x1, #0x45d
  410e20:	bl	402ab0 <fprintf@plt>
  410e24:	mov	w9, #0xffffffff            	// #-1
  410e28:	mov	w0, w9
  410e2c:	bl	402400 <exit@plt>
  410e30:	ldur	x8, [x29, #-24]
  410e34:	cmp	x8, #0x3ff
  410e38:	b.cc	410e5c <ferror@plt+0xe36c>  // b.lo, b.ul, b.last
  410e3c:	ldr	x8, [sp, #40]
  410e40:	ldr	x0, [x8]
  410e44:	adrp	x1, 423000 <ferror@plt+0x20510>
  410e48:	add	x1, x1, #0x46b
  410e4c:	bl	402ab0 <fprintf@plt>
  410e50:	mov	w9, #0xffffffff            	// #-1
  410e54:	mov	w0, w9
  410e58:	bl	402400 <exit@plt>
  410e5c:	ldur	x8, [x29, #-24]
  410e60:	subs	x8, x8, #0x1
  410e64:	ldr	x9, [sp, #24]
  410e68:	ldrb	w10, [x9, x8]
  410e6c:	cmp	w10, #0xa
  410e70:	b.ne	410e8c <ferror@plt+0xe39c>  // b.any
  410e74:	ldur	x8, [x29, #-24]
  410e78:	subs	x8, x8, #0x1
  410e7c:	ldr	x9, [sp, #24]
  410e80:	add	x8, x9, x8
  410e84:	mov	w10, #0x0                   	// #0
  410e88:	strb	w10, [x8]
  410e8c:	ldr	x8, [sp, #24]
  410e90:	ldrb	w9, [x8]
  410e94:	cmp	w9, #0x23
  410e98:	b.eq	410eac <ferror@plt+0xe3bc>  // b.none
  410e9c:	ldr	x8, [sp, #24]
  410ea0:	ldrb	w9, [x8]
  410ea4:	cmp	w9, #0x30
  410ea8:	b.ne	410eb0 <ferror@plt+0xe3c0>  // b.any
  410eac:	b	410dc8 <ferror@plt+0xe2d8>
  410eb0:	ldr	x8, [sp, #24]
  410eb4:	ldur	x9, [x29, #-32]
  410eb8:	str	x8, [x9]
  410ebc:	b	410dc8 <ferror@plt+0xe2d8>
  410ec0:	b	410ecc <ferror@plt+0xe3dc>
  410ec4:	stur	wzr, [x29, #-4]
  410ec8:	b	4113ac <ferror@plt+0xe8bc>
  410ecc:	b	410d44 <ferror@plt+0xe254>
  410ed0:	ldur	x0, [x29, #-32]
  410ed4:	bl	411520 <ferror@plt+0xea30>
  410ed8:	stur	x0, [x29, #-16]
  410edc:	cbz	x0, 410d44 <ferror@plt+0xe254>
  410ee0:	ldur	x0, [x29, #-16]
  410ee4:	adrp	x1, 423000 <ferror@plt+0x20510>
  410ee8:	add	x1, x1, #0x484
  410eec:	bl	4027d0 <strcmp@plt>
  410ef0:	cbz	w0, 410f08 <ferror@plt+0xe418>
  410ef4:	ldur	x0, [x29, #-16]
  410ef8:	adrp	x1, 423000 <ferror@plt+0x20510>
  410efc:	add	x1, x1, #0x486
  410f00:	bl	4027d0 <strcmp@plt>
  410f04:	cbnz	w0, 410f14 <ferror@plt+0xe424>
  410f08:	mov	w8, #0x21                  	// #33
  410f0c:	stur	w8, [x29, #-4]
  410f10:	b	4113ac <ferror@plt+0xe8bc>
  410f14:	ldur	x0, [x29, #-16]
  410f18:	adrp	x1, 423000 <ferror@plt+0x20510>
  410f1c:	add	x1, x1, #0x48b
  410f20:	bl	4027d0 <strcmp@plt>
  410f24:	cbz	w0, 410f50 <ferror@plt+0xe460>
  410f28:	ldur	x0, [x29, #-16]
  410f2c:	adrp	x1, 423000 <ferror@plt+0x20510>
  410f30:	add	x1, x1, #0x48a
  410f34:	bl	4027d0 <strcmp@plt>
  410f38:	cbz	w0, 410f50 <ferror@plt+0xe460>
  410f3c:	ldur	x0, [x29, #-16]
  410f40:	adrp	x1, 423000 <ferror@plt+0x20510>
  410f44:	add	x1, x1, #0x48d
  410f48:	bl	4027d0 <strcmp@plt>
  410f4c:	cbnz	w0, 410f5c <ferror@plt+0xe46c>
  410f50:	mov	w8, #0x26                  	// #38
  410f54:	stur	w8, [x29, #-4]
  410f58:	b	4113ac <ferror@plt+0xe8bc>
  410f5c:	ldur	x0, [x29, #-16]
  410f60:	adrp	x1, 423000 <ferror@plt+0x20510>
  410f64:	add	x1, x1, #0x492
  410f68:	bl	4027d0 <strcmp@plt>
  410f6c:	cbz	w0, 410f98 <ferror@plt+0xe4a8>
  410f70:	ldur	x0, [x29, #-16]
  410f74:	adrp	x1, 423000 <ferror@plt+0x20510>
  410f78:	add	x1, x1, #0x491
  410f7c:	bl	4027d0 <strcmp@plt>
  410f80:	cbz	w0, 410f98 <ferror@plt+0xe4a8>
  410f84:	ldur	x0, [x29, #-16]
  410f88:	adrp	x1, 423000 <ferror@plt+0x20510>
  410f8c:	add	x1, x1, #0xfa4
  410f90:	bl	4027d0 <strcmp@plt>
  410f94:	cbnz	w0, 410fa4 <ferror@plt+0xe4b4>
  410f98:	mov	w8, #0x7c                  	// #124
  410f9c:	stur	w8, [x29, #-4]
  410fa0:	b	4113ac <ferror@plt+0xe8bc>
  410fa4:	ldur	x0, [x29, #-16]
  410fa8:	adrp	x1, 422000 <ferror@plt+0x1f510>
  410fac:	add	x1, x1, #0xd4b
  410fb0:	bl	4027d0 <strcmp@plt>
  410fb4:	cbnz	w0, 410fc4 <ferror@plt+0xe4d4>
  410fb8:	mov	w8, #0x28                  	// #40
  410fbc:	stur	w8, [x29, #-4]
  410fc0:	b	4113ac <ferror@plt+0xe8bc>
  410fc4:	ldur	x0, [x29, #-16]
  410fc8:	adrp	x1, 422000 <ferror@plt+0x1f510>
  410fcc:	add	x1, x1, #0xc07
  410fd0:	bl	4027d0 <strcmp@plt>
  410fd4:	cbnz	w0, 410fe4 <ferror@plt+0xe4f4>
  410fd8:	mov	w8, #0x29                  	// #41
  410fdc:	stur	w8, [x29, #-4]
  410fe0:	b	4113ac <ferror@plt+0xe8bc>
  410fe4:	ldur	x0, [x29, #-16]
  410fe8:	adrp	x1, 423000 <ferror@plt+0x20510>
  410fec:	add	x1, x1, #0x494
  410ff0:	bl	4027d0 <strcmp@plt>
  410ff4:	cbnz	w0, 41100c <ferror@plt+0xe51c>
  410ff8:	mov	w8, #0x103                 	// #259
  410ffc:	ldur	x9, [x29, #-40]
  411000:	str	w8, [x9]
  411004:	stur	w8, [x29, #-4]
  411008:	b	4113ac <ferror@plt+0xe8bc>
  41100c:	ldur	x0, [x29, #-16]
  411010:	adrp	x1, 423000 <ferror@plt+0x20510>
  411014:	add	x1, x1, #0x498
  411018:	bl	4027d0 <strcmp@plt>
  41101c:	cbnz	w0, 411034 <ferror@plt+0xe544>
  411020:	mov	w8, #0x104                 	// #260
  411024:	ldur	x9, [x29, #-40]
  411028:	str	w8, [x9]
  41102c:	stur	w8, [x29, #-4]
  411030:	b	4113ac <ferror@plt+0xe8bc>
  411034:	ldur	x0, [x29, #-16]
  411038:	adrp	x1, 423000 <ferror@plt+0x20510>
  41103c:	add	x1, x1, #0x49c
  411040:	bl	4027d0 <strcmp@plt>
  411044:	cbnz	w0, 41105c <ferror@plt+0xe56c>
  411048:	mov	w8, #0x105                 	// #261
  41104c:	ldur	x9, [x29, #-40]
  411050:	str	w8, [x9]
  411054:	stur	w8, [x29, #-4]
  411058:	b	4113ac <ferror@plt+0xe8bc>
  41105c:	ldur	x0, [x29, #-16]
  411060:	adrp	x1, 423000 <ferror@plt+0x20510>
  411064:	add	x1, x1, #0x4a2
  411068:	bl	4027d0 <strcmp@plt>
  41106c:	cbnz	w0, 411084 <ferror@plt+0xe594>
  411070:	mov	w8, #0x106                 	// #262
  411074:	ldur	x9, [x29, #-40]
  411078:	str	w8, [x9]
  41107c:	stur	w8, [x29, #-4]
  411080:	b	4113ac <ferror@plt+0xe8bc>
  411084:	ldur	x0, [x29, #-16]
  411088:	adrp	x1, 422000 <ferror@plt+0x1f510>
  41108c:	add	x1, x1, #0xbf3
  411090:	bl	4027d0 <strcmp@plt>
  411094:	cbnz	w0, 4110ac <ferror@plt+0xe5bc>
  411098:	mov	w8, #0x10c                 	// #268
  41109c:	ldur	x9, [x29, #-40]
  4110a0:	str	w8, [x9]
  4110a4:	stur	w8, [x29, #-4]
  4110a8:	b	4113ac <ferror@plt+0xe8bc>
  4110ac:	ldur	x0, [x29, #-16]
  4110b0:	adrp	x1, 423000 <ferror@plt+0x20510>
  4110b4:	add	x1, x1, #0x4a8
  4110b8:	bl	4027d0 <strcmp@plt>
  4110bc:	cbnz	w0, 4110d4 <ferror@plt+0xe5e4>
  4110c0:	mov	w8, #0x10e                 	// #270
  4110c4:	ldur	x9, [x29, #-40]
  4110c8:	str	w8, [x9]
  4110cc:	stur	w8, [x29, #-4]
  4110d0:	b	4113ac <ferror@plt+0xe8bc>
  4110d4:	ldur	x0, [x29, #-16]
  4110d8:	adrp	x1, 423000 <ferror@plt+0x20510>
  4110dc:	add	x1, x1, #0x4af
  4110e0:	bl	4027d0 <strcmp@plt>
  4110e4:	cbz	w0, 411110 <ferror@plt+0xe620>
  4110e8:	ldur	x0, [x29, #-16]
  4110ec:	adrp	x1, 423000 <ferror@plt+0x20510>
  4110f0:	add	x1, x1, #0x979
  4110f4:	bl	4027d0 <strcmp@plt>
  4110f8:	cbz	w0, 411110 <ferror@plt+0xe620>
  4110fc:	ldur	x0, [x29, #-16]
  411100:	adrp	x1, 423000 <ferror@plt+0x20510>
  411104:	add	x1, x1, #0x4b2
  411108:	bl	4027d0 <strcmp@plt>
  41110c:	cbnz	w0, 41111c <ferror@plt+0xe62c>
  411110:	mov	w8, #0x108                 	// #264
  411114:	stur	w8, [x29, #-4]
  411118:	b	4113ac <ferror@plt+0xe8bc>
  41111c:	ldur	x0, [x29, #-16]
  411120:	adrp	x1, 423000 <ferror@plt+0x20510>
  411124:	add	x1, x1, #0x4b6
  411128:	bl	4027d0 <strcmp@plt>
  41112c:	cbz	w0, 411158 <ferror@plt+0xe668>
  411130:	ldur	x0, [x29, #-16]
  411134:	adrp	x1, 421000 <ferror@plt+0x1e510>
  411138:	add	x1, x1, #0x48f
  41113c:	bl	4027d0 <strcmp@plt>
  411140:	cbz	w0, 411158 <ferror@plt+0xe668>
  411144:	ldur	x0, [x29, #-16]
  411148:	adrp	x1, 423000 <ferror@plt+0x20510>
  41114c:	add	x1, x1, #0x4b9
  411150:	bl	4027d0 <strcmp@plt>
  411154:	cbnz	w0, 411164 <ferror@plt+0xe674>
  411158:	mov	w8, #0x107                 	// #263
  41115c:	stur	w8, [x29, #-4]
  411160:	b	4113ac <ferror@plt+0xe8bc>
  411164:	ldur	x0, [x29, #-16]
  411168:	adrp	x1, 423000 <ferror@plt+0x20510>
  41116c:	add	x1, x1, #0x4bd
  411170:	bl	4027d0 <strcmp@plt>
  411174:	cbz	w0, 4111a0 <ferror@plt+0xe6b0>
  411178:	ldur	x0, [x29, #-16]
  41117c:	adrp	x1, 421000 <ferror@plt+0x1e510>
  411180:	add	x1, x1, #0x472
  411184:	bl	4027d0 <strcmp@plt>
  411188:	cbz	w0, 4111a0 <ferror@plt+0xe6b0>
  41118c:	ldur	x0, [x29, #-16]
  411190:	adrp	x1, 423000 <ferror@plt+0x20510>
  411194:	add	x1, x1, #0x4c0
  411198:	bl	4027d0 <strcmp@plt>
  41119c:	cbnz	w0, 4111ac <ferror@plt+0xe6bc>
  4111a0:	mov	w8, #0x109                 	// #265
  4111a4:	stur	w8, [x29, #-4]
  4111a8:	b	4113ac <ferror@plt+0xe8bc>
  4111ac:	ldur	x0, [x29, #-16]
  4111b0:	adrp	x1, 423000 <ferror@plt+0x20510>
  4111b4:	add	x1, x1, #0x4be
  4111b8:	bl	4027d0 <strcmp@plt>
  4111bc:	cbz	w0, 4111e8 <ferror@plt+0xe6f8>
  4111c0:	ldur	x0, [x29, #-16]
  4111c4:	adrp	x1, 423000 <ferror@plt+0x20510>
  4111c8:	add	x1, x1, #0x4c4
  4111cc:	bl	4027d0 <strcmp@plt>
  4111d0:	cbz	w0, 4111e8 <ferror@plt+0xe6f8>
  4111d4:	ldur	x0, [x29, #-16]
  4111d8:	adrp	x1, 423000 <ferror@plt+0x20510>
  4111dc:	add	x1, x1, #0x4b3
  4111e0:	bl	4027d0 <strcmp@plt>
  4111e4:	cbnz	w0, 4111f4 <ferror@plt+0xe704>
  4111e8:	mov	w8, #0x3d                  	// #61
  4111ec:	stur	w8, [x29, #-4]
  4111f0:	b	4113ac <ferror@plt+0xe8bc>
  4111f4:	ldur	x0, [x29, #-16]
  4111f8:	adrp	x1, 423000 <ferror@plt+0x20510>
  4111fc:	add	x1, x1, #0x4c7
  411200:	bl	4027d0 <strcmp@plt>
  411204:	cbz	w0, 41121c <ferror@plt+0xe72c>
  411208:	ldur	x0, [x29, #-16]
  41120c:	adrp	x1, 423000 <ferror@plt+0x20510>
  411210:	add	x1, x1, #0x4c9
  411214:	bl	4027d0 <strcmp@plt>
  411218:	cbnz	w0, 411228 <ferror@plt+0xe738>
  41121c:	mov	w8, #0x3e                  	// #62
  411220:	stur	w8, [x29, #-4]
  411224:	b	4113ac <ferror@plt+0xe8bc>
  411228:	ldur	x0, [x29, #-16]
  41122c:	adrp	x1, 423000 <ferror@plt+0x20510>
  411230:	add	x1, x1, #0x4cc
  411234:	bl	4027d0 <strcmp@plt>
  411238:	cbz	w0, 411250 <ferror@plt+0xe760>
  41123c:	ldur	x0, [x29, #-16]
  411240:	adrp	x1, 423000 <ferror@plt+0x20510>
  411244:	add	x1, x1, #0xa73
  411248:	bl	4027d0 <strcmp@plt>
  41124c:	cbnz	w0, 41125c <ferror@plt+0xe76c>
  411250:	mov	w8, #0x3c                  	// #60
  411254:	stur	w8, [x29, #-4]
  411258:	b	4113ac <ferror@plt+0xe8bc>
  41125c:	ldur	x0, [x29, #-16]
  411260:	adrp	x1, 423000 <ferror@plt+0x20510>
  411264:	add	x1, x1, #0x4ce
  411268:	bl	4027d0 <strcmp@plt>
  41126c:	cbnz	w0, 411284 <ferror@plt+0xe794>
  411270:	mov	w8, #0x10a                 	// #266
  411274:	ldur	x9, [x29, #-40]
  411278:	str	w8, [x9]
  41127c:	stur	w8, [x29, #-4]
  411280:	b	4113ac <ferror@plt+0xe8bc>
  411284:	ldur	x8, [x29, #-40]
  411288:	ldr	w9, [x8]
  41128c:	cmp	w9, #0x10c
  411290:	b.ne	4112d8 <ferror@plt+0xe7e8>  // b.any
  411294:	ldur	x0, [x29, #-16]
  411298:	bl	402c0c <ferror@plt+0x11c>
  41129c:	ldr	x8, [sp, #48]
  4112a0:	str	x0, [x8]
  4112a4:	ldr	x9, [x8]
  4112a8:	cbnz	x9, 4112cc <ferror@plt+0xe7dc>
  4112ac:	ldr	x8, [sp, #40]
  4112b0:	ldr	x0, [x8]
  4112b4:	adrp	x1, 423000 <ferror@plt+0x20510>
  4112b8:	add	x1, x1, #0x4d8
  4112bc:	bl	402ab0 <fprintf@plt>
  4112c0:	mov	w9, #0x1                   	// #1
  4112c4:	mov	w0, w9
  4112c8:	bl	402400 <exit@plt>
  4112cc:	mov	w8, #0x10b                 	// #267
  4112d0:	stur	w8, [x29, #-4]
  4112d4:	b	4113ac <ferror@plt+0xe8bc>
  4112d8:	ldur	x8, [x29, #-40]
  4112dc:	ldr	w9, [x8]
  4112e0:	cmp	w9, #0x10e
  4112e4:	b.ne	411330 <ferror@plt+0xe840>  // b.any
  4112e8:	ldur	x0, [x29, #-16]
  4112ec:	bl	403a84 <ferror@plt+0xf94>
  4112f0:	ldr	x8, [sp, #48]
  4112f4:	str	x0, [x8]
  4112f8:	ldr	x9, [x8]
  4112fc:	cbnz	x9, 411324 <ferror@plt+0xe834>
  411300:	ldr	x8, [sp, #40]
  411304:	ldr	x0, [x8]
  411308:	ldur	x2, [x29, #-16]
  41130c:	adrp	x1, 423000 <ferror@plt+0x20510>
  411310:	add	x1, x1, #0x4ee
  411314:	bl	402ab0 <fprintf@plt>
  411318:	mov	w9, #0x1                   	// #1
  41131c:	mov	w0, w9
  411320:	bl	402400 <exit@plt>
  411324:	mov	w8, #0x10d                 	// #269
  411328:	stur	w8, [x29, #-4]
  41132c:	b	4113ac <ferror@plt+0xe8bc>
  411330:	ldur	x0, [x29, #-16]
  411334:	ldur	x8, [x29, #-40]
  411338:	ldr	w9, [x8]
  41133c:	mov	w10, #0x1                   	// #1
  411340:	cmp	w9, #0x106
  411344:	str	x0, [sp, #16]
  411348:	str	w10, [sp, #12]
  41134c:	b.eq	411364 <ferror@plt+0xe874>  // b.none
  411350:	ldur	x8, [x29, #-40]
  411354:	ldr	w9, [x8]
  411358:	cmp	w9, #0x105
  41135c:	cset	w9, eq  // eq = none
  411360:	str	w9, [sp, #12]
  411364:	ldr	w8, [sp, #12]
  411368:	ldr	x0, [sp, #16]
  41136c:	and	w1, w8, #0x1
  411370:	bl	402d24 <ferror@plt+0x234>
  411374:	ldr	x9, [sp, #48]
  411378:	str	x0, [x9]
  41137c:	ldr	x10, [x9]
  411380:	cbnz	x10, 4113a4 <ferror@plt+0xe8b4>
  411384:	ldr	x8, [sp, #40]
  411388:	ldr	x0, [x8]
  41138c:	adrp	x1, 423000 <ferror@plt+0x20510>
  411390:	add	x1, x1, #0x505
  411394:	bl	402ab0 <fprintf@plt>
  411398:	mov	w9, #0x1                   	// #1
  41139c:	mov	w0, w9
  4113a0:	bl	402400 <exit@plt>
  4113a4:	mov	w8, #0x102                 	// #258
  4113a8:	stur	w8, [x29, #-4]
  4113ac:	ldur	w0, [x29, #-4]
  4113b0:	ldp	x29, x30, [sp, #96]
  4113b4:	add	sp, sp, #0x70
  4113b8:	ret
  4113bc:	sub	sp, sp, #0x30
  4113c0:	stp	x29, x30, [sp, #32]
  4113c4:	add	x29, sp, #0x20
  4113c8:	mov	x8, #0x18                  	// #24
  4113cc:	stur	w0, [x29, #-4]
  4113d0:	str	x1, [sp, #16]
  4113d4:	mov	x0, x8
  4113d8:	bl	4025e0 <malloc@plt>
  4113dc:	str	x0, [sp, #8]
  4113e0:	ldr	x8, [sp, #8]
  4113e4:	cbnz	x8, 4113ec <ferror@plt+0xe8fc>
  4113e8:	bl	402760 <abort@plt>
  4113ec:	ldur	w8, [x29, #-4]
  4113f0:	ldr	x9, [sp, #8]
  4113f4:	str	w8, [x9]
  4113f8:	ldr	x9, [sp, #16]
  4113fc:	ldr	x10, [sp, #8]
  411400:	str	x9, [x10, #16]
  411404:	ldr	x9, [sp, #8]
  411408:	mov	x10, xzr
  41140c:	str	x10, [x9, #8]
  411410:	ldr	x0, [sp, #8]
  411414:	ldp	x29, x30, [sp, #32]
  411418:	add	sp, sp, #0x30
  41141c:	ret
  411420:	sub	sp, sp, #0x20
  411424:	stp	x29, x30, [sp, #16]
  411428:	add	x29, sp, #0x10
  41142c:	adrp	x8, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  411430:	add	x8, x8, #0xe78
  411434:	adrp	x1, 423000 <ferror@plt+0x20510>
  411438:	add	x1, x1, #0x424
  41143c:	str	x0, [sp, #8]
  411440:	ldr	x0, [x8]
  411444:	ldr	x2, [sp, #8]
  411448:	bl	402ab0 <fprintf@plt>
  41144c:	ldp	x29, x30, [sp, #16]
  411450:	add	sp, sp, #0x20
  411454:	ret
  411458:	sub	sp, sp, #0x20
  41145c:	str	x0, [sp, #24]
  411460:	str	w1, [sp, #20]
  411464:	str	x2, [sp, #8]
  411468:	ldr	x8, [sp, #24]
  41146c:	cbnz	x8, 41147c <ferror@plt+0xe98c>
  411470:	adrp	x8, 423000 <ferror@plt+0x20510>
  411474:	add	x8, x8, #0x454
  411478:	str	x8, [sp, #24]
  41147c:	add	sp, sp, #0x20
  411480:	ret
  411484:	sub	sp, sp, #0x40
  411488:	stp	x29, x30, [sp, #48]
  41148c:	add	x29, sp, #0x30
  411490:	adrp	x8, 43b000 <stdin@@GLIBC_2.17+0x2168>
  411494:	add	x8, x8, #0x820
  411498:	adrp	x9, 43b000 <stdin@@GLIBC_2.17+0x2168>
  41149c:	add	x9, x9, #0x828
  4114a0:	adrp	x10, 43b000 <stdin@@GLIBC_2.17+0x2168>
  4114a4:	add	x10, x10, #0x830
  4114a8:	adrp	x11, 43b000 <stdin@@GLIBC_2.17+0x2168>
  4114ac:	add	x11, x11, #0x818
  4114b0:	stur	x0, [x29, #-16]
  4114b4:	stur	w1, [x29, #-20]
  4114b8:	str	x2, [sp, #16]
  4114bc:	str	x3, [sp, #8]
  4114c0:	ldur	w12, [x29, #-20]
  4114c4:	str	w12, [x8]
  4114c8:	ldr	x8, [sp, #16]
  4114cc:	str	x8, [x9]
  4114d0:	ldr	x8, [sp, #8]
  4114d4:	str	x8, [x10]
  4114d8:	ldur	x8, [x29, #-16]
  4114dc:	str	x8, [x11]
  4114e0:	bl	4100ac <ferror@plt+0xd5bc>
  4114e4:	cbz	w0, 41150c <ferror@plt+0xea1c>
  4114e8:	adrp	x8, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  4114ec:	add	x8, x8, #0xe78
  4114f0:	ldr	x0, [x8]
  4114f4:	adrp	x1, 423000 <ferror@plt+0x20510>
  4114f8:	add	x1, x1, #0x41b
  4114fc:	bl	402ab0 <fprintf@plt>
  411500:	mov	w9, #0xffffffff            	// #-1
  411504:	stur	w9, [x29, #-4]
  411508:	b	411510 <ferror@plt+0xea20>
  41150c:	stur	wzr, [x29, #-4]
  411510:	ldur	w0, [x29, #-4]
  411514:	ldp	x29, x30, [sp, #48]
  411518:	add	sp, sp, #0x40
  41151c:	ret
  411520:	sub	sp, sp, #0x30
  411524:	str	x0, [sp, #32]
  411528:	ldr	x8, [sp, #32]
  41152c:	ldr	x8, [x8]
  411530:	str	x8, [sp, #16]
  411534:	ldr	x8, [sp, #16]
  411538:	ldrb	w9, [x8]
  41153c:	mov	w10, #0x1                   	// #1
  411540:	cmp	w9, #0x20
  411544:	str	w10, [sp, #4]
  411548:	b.eq	411560 <ferror@plt+0xea70>  // b.none
  41154c:	ldr	x8, [sp, #16]
  411550:	ldrb	w9, [x8]
  411554:	cmp	w9, #0x9
  411558:	cset	w9, eq  // eq = none
  41155c:	str	w9, [sp, #4]
  411560:	ldr	w8, [sp, #4]
  411564:	tbnz	w8, #0, 41156c <ferror@plt+0xea7c>
  411568:	b	41157c <ferror@plt+0xea8c>
  41156c:	ldr	x8, [sp, #16]
  411570:	add	x8, x8, #0x1
  411574:	str	x8, [sp, #16]
  411578:	b	411534 <ferror@plt+0xea44>
  41157c:	ldr	x8, [sp, #16]
  411580:	ldrb	w9, [x8]
  411584:	cbnz	w9, 4115a0 <ferror@plt+0xeab0>
  411588:	ldr	x8, [sp, #16]
  41158c:	ldr	x9, [sp, #32]
  411590:	str	x8, [x9]
  411594:	mov	x8, xzr
  411598:	str	x8, [sp, #40]
  41159c:	b	4116b4 <ferror@plt+0xebc4>
  4115a0:	ldr	x8, [sp, #16]
  4115a4:	str	x8, [sp, #24]
  4115a8:	ldr	x8, [sp, #16]
  4115ac:	ldrb	w9, [x8]
  4115b0:	mov	w10, #0x0                   	// #0
  4115b4:	str	w10, [sp]
  4115b8:	cbz	w9, 4115e8 <ferror@plt+0xeaf8>
  4115bc:	ldr	x8, [sp, #16]
  4115c0:	ldrb	w9, [x8]
  4115c4:	mov	w10, #0x0                   	// #0
  4115c8:	cmp	w9, #0x20
  4115cc:	str	w10, [sp]
  4115d0:	b.eq	4115e8 <ferror@plt+0xeaf8>  // b.none
  4115d4:	ldr	x8, [sp, #16]
  4115d8:	ldrb	w9, [x8]
  4115dc:	cmp	w9, #0x9
  4115e0:	cset	w9, ne  // ne = any
  4115e4:	str	w9, [sp]
  4115e8:	ldr	w8, [sp]
  4115ec:	tbnz	w8, #0, 4115f4 <ferror@plt+0xeb04>
  4115f0:	b	411680 <ferror@plt+0xeb90>
  4115f4:	ldr	x8, [sp, #16]
  4115f8:	ldrb	w9, [x8]
  4115fc:	cmp	w9, #0x5c
  411600:	b.ne	411670 <ferror@plt+0xeb80>  // b.any
  411604:	ldr	x8, [sp, #16]
  411608:	str	x8, [sp, #8]
  41160c:	ldr	x8, [sp, #8]
  411610:	ldr	x9, [sp, #24]
  411614:	cmp	x8, x9
  411618:	b.eq	411648 <ferror@plt+0xeb58>  // b.none
  41161c:	ldr	x8, [sp, #8]
  411620:	mov	x9, #0xffffffffffffffff    	// #-1
  411624:	add	x8, x8, x9
  411628:	ldrb	w10, [x8]
  41162c:	ldr	x8, [sp, #8]
  411630:	strb	w10, [x8]
  411634:	ldr	x8, [sp, #8]
  411638:	mov	x9, #0xffffffffffffffff    	// #-1
  41163c:	add	x8, x8, x9
  411640:	str	x8, [sp, #8]
  411644:	b	41160c <ferror@plt+0xeb1c>
  411648:	ldr	x8, [sp, #16]
  41164c:	add	x8, x8, #0x1
  411650:	str	x8, [sp, #16]
  411654:	ldr	x8, [sp, #24]
  411658:	add	x8, x8, #0x1
  41165c:	str	x8, [sp, #24]
  411660:	ldr	x8, [sp, #16]
  411664:	ldrb	w9, [x8]
  411668:	cbnz	w9, 411670 <ferror@plt+0xeb80>
  41166c:	b	411680 <ferror@plt+0xeb90>
  411670:	ldr	x8, [sp, #16]
  411674:	add	x8, x8, #0x1
  411678:	str	x8, [sp, #16]
  41167c:	b	4115a8 <ferror@plt+0xeab8>
  411680:	ldr	x8, [sp, #16]
  411684:	ldrb	w9, [x8]
  411688:	cbz	w9, 4116a0 <ferror@plt+0xebb0>
  41168c:	ldr	x8, [sp, #16]
  411690:	add	x9, x8, #0x1
  411694:	str	x9, [sp, #16]
  411698:	mov	w10, #0x0                   	// #0
  41169c:	strb	w10, [x8]
  4116a0:	ldr	x8, [sp, #16]
  4116a4:	ldr	x9, [sp, #32]
  4116a8:	str	x8, [x9]
  4116ac:	ldr	x8, [sp, #24]
  4116b0:	str	x8, [sp, #40]
  4116b4:	ldr	x0, [sp, #40]
  4116b8:	add	sp, sp, #0x30
  4116bc:	ret
  4116c0:	sub	sp, sp, #0x170
  4116c4:	stp	x29, x30, [sp, #336]
  4116c8:	str	x28, [sp, #352]
  4116cc:	add	x29, sp, #0x150
  4116d0:	sub	x8, x29, #0x20
  4116d4:	mov	x9, #0x80                  	// #128
  4116d8:	adrp	x10, 423000 <ferror@plt+0x20510>
  4116dc:	add	x10, x10, #0x659
  4116e0:	adrp	x11, 434000 <ferror@plt+0x31510>
  4116e4:	ldr	x11, [x11, #3984]
  4116e8:	sub	x12, x29, #0xa0
  4116ec:	str	x0, [x8, #16]
  4116f0:	str	x1, [x8, #8]
  4116f4:	str	x2, [x8]
  4116f8:	ldr	x3, [x8, #16]
  4116fc:	ldr	x4, [x8, #8]
  411700:	mov	x0, x12
  411704:	mov	x1, x9
  411708:	mov	x2, x10
  41170c:	str	x8, [sp, #48]
  411710:	str	x11, [sp, #40]
  411714:	bl	402560 <snprintf@plt>
  411718:	str	w0, [sp, #60]
  41171c:	ldr	w13, [sp, #60]
  411720:	cmp	w13, #0x0
  411724:	cset	w13, le
  411728:	tbnz	w13, #0, 411738 <ferror@plt+0xec48>
  41172c:	ldrsw	x8, [sp, #60]
  411730:	cmp	x8, #0x80
  411734:	b.cc	411758 <ferror@plt+0xec68>  // b.lo, b.ul, b.last
  411738:	ldr	x8, [sp, #40]
  41173c:	ldr	x0, [x8]
  411740:	adrp	x1, 423000 <ferror@plt+0x20510>
  411744:	add	x1, x1, #0x66e
  411748:	bl	402ab0 <fprintf@plt>
  41174c:	mov	w9, #0xffffffff            	// #-1
  411750:	stur	w9, [x29, #-4]
  411754:	b	411924 <ferror@plt+0xee34>
  411758:	sub	x0, x29, #0xa0
  41175c:	adrp	x1, 424000 <ferror@plt+0x21510>
  411760:	add	x1, x1, #0xa8
  411764:	bl	402930 <fopen64@plt>
  411768:	str	x0, [sp, #72]
  41176c:	ldr	x8, [sp, #72]
  411770:	cbnz	x8, 4117b8 <ferror@plt+0xecc8>
  411774:	ldr	x8, [sp, #40]
  411778:	ldr	x0, [x8]
  41177c:	str	x0, [sp, #32]
  411780:	bl	402a70 <__errno_location@plt>
  411784:	ldr	w0, [x0]
  411788:	bl	402710 <strerror@plt>
  41178c:	ldr	x8, [sp, #32]
  411790:	str	x0, [sp, #24]
  411794:	mov	x0, x8
  411798:	adrp	x1, 423000 <ferror@plt+0x20510>
  41179c:	add	x1, x1, #0x695
  4117a0:	sub	x2, x29, #0xa0
  4117a4:	ldr	x3, [sp, #24]
  4117a8:	bl	402ab0 <fprintf@plt>
  4117ac:	mov	w9, #0xffffffff            	// #-1
  4117b0:	stur	w9, [x29, #-4]
  4117b4:	b	411924 <ferror@plt+0xee34>
  4117b8:	ldr	x2, [sp, #72]
  4117bc:	add	x0, sp, #0x60
  4117c0:	mov	w1, #0x50                  	// #80
  4117c4:	bl	402ac0 <fgets@plt>
  4117c8:	cbnz	x0, 4117fc <ferror@plt+0xed0c>
  4117cc:	ldr	x8, [sp, #40]
  4117d0:	ldr	x0, [x8]
  4117d4:	ldr	x9, [sp, #48]
  4117d8:	ldr	x2, [x9, #8]
  4117dc:	adrp	x1, 423000 <ferror@plt+0x20510>
  4117e0:	add	x1, x1, #0x6a3
  4117e4:	sub	x3, x29, #0xa0
  4117e8:	bl	402ab0 <fprintf@plt>
  4117ec:	ldr	x8, [sp, #72]
  4117f0:	mov	x0, x8
  4117f4:	bl	4025a0 <fclose@plt>
  4117f8:	b	411904 <ferror@plt+0xee14>
  4117fc:	add	x0, sp, #0x60
  411800:	mov	w1, #0xa                   	// #10
  411804:	bl	4028a0 <strchr@plt>
  411808:	str	x0, [sp, #80]
  41180c:	ldr	x8, [sp, #80]
  411810:	cbz	x8, 411820 <ferror@plt+0xed30>
  411814:	ldr	x8, [sp, #80]
  411818:	mov	w9, #0x0                   	// #0
  41181c:	strb	w9, [x8]
  411820:	ldr	x0, [sp, #72]
  411824:	bl	4025a0 <fclose@plt>
  411828:	add	x8, sp, #0x60
  41182c:	mov	x0, x8
  411830:	add	x1, sp, #0x58
  411834:	mov	w9, wzr
  411838:	mov	w2, w9
  41183c:	bl	4027f0 <strtol@plt>
  411840:	str	x0, [sp, #64]
  411844:	ldr	x8, [sp, #88]
  411848:	ldrb	w9, [x8]
  41184c:	cbnz	w9, 411860 <ferror@plt+0xed70>
  411850:	ldr	x8, [sp, #88]
  411854:	add	x9, sp, #0x60
  411858:	cmp	x9, x8
  41185c:	b.ne	411880 <ferror@plt+0xed90>  // b.any
  411860:	ldr	x8, [sp, #40]
  411864:	ldr	x0, [x8]
  411868:	adrp	x1, 423000 <ferror@plt+0x20510>
  41186c:	add	x1, x1, #0x6d2
  411870:	add	x2, sp, #0x60
  411874:	sub	x3, x29, #0xa0
  411878:	bl	402ab0 <fprintf@plt>
  41187c:	b	411904 <ferror@plt+0xee14>
  411880:	ldr	x8, [sp, #64]
  411884:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  411888:	cmp	x8, x9
  41188c:	b.eq	4118a0 <ferror@plt+0xedb0>  // b.none
  411890:	ldr	x8, [sp, #64]
  411894:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  411898:	cmp	x8, x9
  41189c:	b.ne	4118ec <ferror@plt+0xedfc>  // b.any
  4118a0:	bl	402a70 <__errno_location@plt>
  4118a4:	ldr	w8, [x0]
  4118a8:	cmp	w8, #0x22
  4118ac:	b.ne	4118ec <ferror@plt+0xedfc>  // b.any
  4118b0:	ldr	x8, [sp, #40]
  4118b4:	ldr	x0, [x8]
  4118b8:	str	x0, [sp, #16]
  4118bc:	bl	402a70 <__errno_location@plt>
  4118c0:	ldr	w0, [x0]
  4118c4:	bl	402710 <strerror@plt>
  4118c8:	ldr	x8, [sp, #16]
  4118cc:	str	x0, [sp, #8]
  4118d0:	mov	x0, x8
  4118d4:	adrp	x1, 423000 <ferror@plt+0x20510>
  4118d8:	add	x1, x1, #0x6f9
  4118dc:	sub	x2, x29, #0xa0
  4118e0:	ldr	x3, [sp, #8]
  4118e4:	bl	402ab0 <fprintf@plt>
  4118e8:	b	411904 <ferror@plt+0xee14>
  4118ec:	ldr	x8, [sp, #64]
  4118f0:	ldr	x9, [sp, #48]
  4118f4:	ldr	x10, [x9]
  4118f8:	str	x8, [x10]
  4118fc:	stur	wzr, [x29, #-4]
  411900:	b	411924 <ferror@plt+0xee34>
  411904:	ldr	x8, [sp, #40]
  411908:	ldr	x0, [x8]
  41190c:	adrp	x1, 423000 <ferror@plt+0x20510>
  411910:	add	x1, x1, #0x707
  411914:	sub	x2, x29, #0xa0
  411918:	bl	402ab0 <fprintf@plt>
  41191c:	mov	w9, #0xffffffff            	// #-1
  411920:	stur	w9, [x29, #-4]
  411924:	ldur	w0, [x29, #-4]
  411928:	ldr	x28, [sp, #352]
  41192c:	ldp	x29, x30, [sp, #336]
  411930:	add	sp, sp, #0x170
  411934:	ret
  411938:	sub	sp, sp, #0x10
  41193c:	strb	w0, [sp, #11]
  411940:	ldrb	w8, [sp, #11]
  411944:	cmp	w8, #0x41
  411948:	b.lt	41196c <ferror@plt+0xee7c>  // b.tstop
  41194c:	ldrb	w8, [sp, #11]
  411950:	cmp	w8, #0x46
  411954:	b.gt	41196c <ferror@plt+0xee7c>
  411958:	ldrb	w8, [sp, #11]
  41195c:	subs	w8, w8, #0x41
  411960:	add	w8, w8, #0xa
  411964:	str	w8, [sp, #12]
  411968:	b	4119c8 <ferror@plt+0xeed8>
  41196c:	ldrb	w8, [sp, #11]
  411970:	cmp	w8, #0x61
  411974:	b.lt	411998 <ferror@plt+0xeea8>  // b.tstop
  411978:	ldrb	w8, [sp, #11]
  41197c:	cmp	w8, #0x66
  411980:	b.gt	411998 <ferror@plt+0xeea8>
  411984:	ldrb	w8, [sp, #11]
  411988:	subs	w8, w8, #0x61
  41198c:	add	w8, w8, #0xa
  411990:	str	w8, [sp, #12]
  411994:	b	4119c8 <ferror@plt+0xeed8>
  411998:	ldrb	w8, [sp, #11]
  41199c:	cmp	w8, #0x30
  4119a0:	b.lt	4119c0 <ferror@plt+0xeed0>  // b.tstop
  4119a4:	ldrb	w8, [sp, #11]
  4119a8:	cmp	w8, #0x39
  4119ac:	b.gt	4119c0 <ferror@plt+0xeed0>
  4119b0:	ldrb	w8, [sp, #11]
  4119b4:	subs	w8, w8, #0x30
  4119b8:	str	w8, [sp, #12]
  4119bc:	b	4119c8 <ferror@plt+0xeed8>
  4119c0:	mov	w8, #0xffffffff            	// #-1
  4119c4:	str	w8, [sp, #12]
  4119c8:	ldr	w0, [sp, #12]
  4119cc:	add	sp, sp, #0x10
  4119d0:	ret
  4119d4:	sub	sp, sp, #0x40
  4119d8:	stp	x29, x30, [sp, #48]
  4119dc:	add	x29, sp, #0x30
  4119e0:	stur	x0, [x29, #-16]
  4119e4:	str	x1, [sp, #24]
  4119e8:	str	w2, [sp, #20]
  4119ec:	ldr	x8, [sp, #24]
  4119f0:	cbz	x8, 411a00 <ferror@plt+0xef10>
  4119f4:	ldr	x8, [sp, #24]
  4119f8:	ldrb	w9, [x8]
  4119fc:	cbnz	w9, 411a0c <ferror@plt+0xef1c>
  411a00:	mov	w8, #0xffffffff            	// #-1
  411a04:	stur	w8, [x29, #-4]
  411a08:	b	411ac8 <ferror@plt+0xefd8>
  411a0c:	ldr	x0, [sp, #24]
  411a10:	ldr	w2, [sp, #20]
  411a14:	mov	x1, sp
  411a18:	bl	4027f0 <strtol@plt>
  411a1c:	str	x0, [sp, #8]
  411a20:	ldr	x8, [sp]
  411a24:	cbz	x8, 411a44 <ferror@plt+0xef54>
  411a28:	ldr	x8, [sp]
  411a2c:	ldr	x9, [sp, #24]
  411a30:	cmp	x8, x9
  411a34:	b.eq	411a44 <ferror@plt+0xef54>  // b.none
  411a38:	ldr	x8, [sp]
  411a3c:	ldrb	w9, [x8]
  411a40:	cbz	w9, 411a50 <ferror@plt+0xef60>
  411a44:	mov	w8, #0xffffffff            	// #-1
  411a48:	stur	w8, [x29, #-4]
  411a4c:	b	411ac8 <ferror@plt+0xefd8>
  411a50:	ldr	x8, [sp, #8]
  411a54:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  411a58:	cmp	x8, x9
  411a5c:	b.eq	411a70 <ferror@plt+0xef80>  // b.none
  411a60:	ldr	x8, [sp, #8]
  411a64:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  411a68:	cmp	x8, x9
  411a6c:	b.ne	411a8c <ferror@plt+0xef9c>  // b.any
  411a70:	bl	402a70 <__errno_location@plt>
  411a74:	ldr	w8, [x0]
  411a78:	cmp	w8, #0x22
  411a7c:	b.ne	411a8c <ferror@plt+0xef9c>  // b.any
  411a80:	mov	w8, #0xffffffff            	// #-1
  411a84:	stur	w8, [x29, #-4]
  411a88:	b	411ac8 <ferror@plt+0xefd8>
  411a8c:	ldr	x8, [sp, #8]
  411a90:	mov	x9, #0xffffffff80000000    	// #-2147483648
  411a94:	cmp	x8, x9
  411a98:	b.lt	411aac <ferror@plt+0xefbc>  // b.tstop
  411a9c:	ldr	x8, [sp, #8]
  411aa0:	mov	x9, #0x7fffffff            	// #2147483647
  411aa4:	cmp	x8, x9
  411aa8:	b.le	411ab8 <ferror@plt+0xefc8>
  411aac:	mov	w8, #0xffffffff            	// #-1
  411ab0:	stur	w8, [x29, #-4]
  411ab4:	b	411ac8 <ferror@plt+0xefd8>
  411ab8:	ldr	x8, [sp, #8]
  411abc:	ldur	x9, [x29, #-16]
  411ac0:	str	w8, [x9]
  411ac4:	stur	wzr, [x29, #-4]
  411ac8:	ldur	w0, [x29, #-4]
  411acc:	ldp	x29, x30, [sp, #48]
  411ad0:	add	sp, sp, #0x40
  411ad4:	ret
  411ad8:	sub	sp, sp, #0x30
  411adc:	stp	x29, x30, [sp, #32]
  411ae0:	add	x29, sp, #0x20
  411ae4:	stur	w0, [x29, #-8]
  411ae8:	stur	wzr, [x29, #-12]
  411aec:	ldur	w0, [x29, #-8]
  411af0:	bl	4024b0 <ntohl@plt>
  411af4:	str	w0, [sp, #16]
  411af8:	ldr	w8, [sp, #16]
  411afc:	mvn	w8, w8
  411b00:	str	w8, [sp, #12]
  411b04:	ldr	w8, [sp, #12]
  411b08:	ldr	w9, [sp, #12]
  411b0c:	add	w9, w9, #0x1
  411b10:	and	w8, w8, w9
  411b14:	cbz	w8, 411b24 <ferror@plt+0xf034>
  411b18:	mov	w8, #0xffffffff            	// #-1
  411b1c:	stur	w8, [x29, #-4]
  411b20:	b	411b50 <ferror@plt+0xf060>
  411b24:	ldr	w8, [sp, #16]
  411b28:	cbz	w8, 411b48 <ferror@plt+0xf058>
  411b2c:	ldur	w8, [x29, #-12]
  411b30:	add	w8, w8, #0x1
  411b34:	stur	w8, [x29, #-12]
  411b38:	ldr	w8, [sp, #16]
  411b3c:	lsl	w8, w8, #1
  411b40:	str	w8, [sp, #16]
  411b44:	b	411b24 <ferror@plt+0xf034>
  411b48:	ldur	w8, [x29, #-12]
  411b4c:	stur	w8, [x29, #-4]
  411b50:	ldur	w0, [x29, #-4]
  411b54:	ldp	x29, x30, [sp, #32]
  411b58:	add	sp, sp, #0x30
  411b5c:	ret
  411b60:	sub	sp, sp, #0x40
  411b64:	stp	x29, x30, [sp, #48]
  411b68:	add	x29, sp, #0x30
  411b6c:	stur	x0, [x29, #-16]
  411b70:	str	x1, [sp, #24]
  411b74:	str	w2, [sp, #20]
  411b78:	ldr	x8, [sp, #24]
  411b7c:	cbz	x8, 411b8c <ferror@plt+0xf09c>
  411b80:	ldr	x8, [sp, #24]
  411b84:	ldrb	w9, [x8]
  411b88:	cbnz	w9, 411b98 <ferror@plt+0xf0a8>
  411b8c:	mov	w8, #0xffffffff            	// #-1
  411b90:	stur	w8, [x29, #-4]
  411b94:	b	411c34 <ferror@plt+0xf144>
  411b98:	ldr	x0, [sp, #24]
  411b9c:	ldr	w2, [sp, #20]
  411ba0:	mov	x1, sp
  411ba4:	bl	4023d0 <strtoul@plt>
  411ba8:	str	x0, [sp, #8]
  411bac:	ldr	x8, [sp]
  411bb0:	cbz	x8, 411bd0 <ferror@plt+0xf0e0>
  411bb4:	ldr	x8, [sp]
  411bb8:	ldr	x9, [sp, #24]
  411bbc:	cmp	x8, x9
  411bc0:	b.eq	411bd0 <ferror@plt+0xf0e0>  // b.none
  411bc4:	ldr	x8, [sp]
  411bc8:	ldrb	w9, [x8]
  411bcc:	cbz	w9, 411bdc <ferror@plt+0xf0ec>
  411bd0:	mov	w8, #0xffffffff            	// #-1
  411bd4:	stur	w8, [x29, #-4]
  411bd8:	b	411c34 <ferror@plt+0xf144>
  411bdc:	ldr	x8, [sp, #8]
  411be0:	mov	x9, #0xffffffffffffffff    	// #-1
  411be4:	cmp	x8, x9
  411be8:	b.ne	411c08 <ferror@plt+0xf118>  // b.any
  411bec:	bl	402a70 <__errno_location@plt>
  411bf0:	ldr	w8, [x0]
  411bf4:	cmp	w8, #0x22
  411bf8:	b.ne	411c08 <ferror@plt+0xf118>  // b.any
  411bfc:	mov	w8, #0xffffffff            	// #-1
  411c00:	stur	w8, [x29, #-4]
  411c04:	b	411c34 <ferror@plt+0xf144>
  411c08:	ldr	x8, [sp, #8]
  411c0c:	mov	x9, #0xffffffff            	// #4294967295
  411c10:	cmp	x8, x9
  411c14:	b.ls	411c24 <ferror@plt+0xf134>  // b.plast
  411c18:	mov	w8, #0xffffffff            	// #-1
  411c1c:	stur	w8, [x29, #-4]
  411c20:	b	411c34 <ferror@plt+0xf144>
  411c24:	ldr	x8, [sp, #8]
  411c28:	ldur	x9, [x29, #-16]
  411c2c:	str	w8, [x9]
  411c30:	stur	wzr, [x29, #-4]
  411c34:	ldur	w0, [x29, #-4]
  411c38:	ldp	x29, x30, [sp, #48]
  411c3c:	add	sp, sp, #0x40
  411c40:	ret
  411c44:	sub	sp, sp, #0x50
  411c48:	stp	x29, x30, [sp, #64]
  411c4c:	add	x29, sp, #0x40
  411c50:	stur	x0, [x29, #-16]
  411c54:	stur	x1, [x29, #-24]
  411c58:	str	x2, [sp, #32]
  411c5c:	ldur	x0, [x29, #-24]
  411c60:	mov	w1, #0x2e                  	// #46
  411c64:	bl	4028a0 <strchr@plt>
  411c68:	cbz	x0, 411d20 <ferror@plt+0xf230>
  411c6c:	b	411c70 <ferror@plt+0xf180>
  411c70:	ldur	x0, [x29, #-24]
  411c74:	add	x1, sp, #0x8
  411c78:	bl	402470 <strtod@plt>
  411c7c:	str	d0, [sp, #24]
  411c80:	ldr	d0, [sp, #24]
  411c84:	fcmp	d0, #0.0
  411c88:	b.pl	411c9c <ferror@plt+0xf1ac>  // b.nfrst
  411c8c:	b	411c90 <ferror@plt+0xf1a0>
  411c90:	mov	w8, #0xffffffff            	// #-1
  411c94:	stur	w8, [x29, #-4]
  411c98:	b	411efc <ferror@plt+0xf40c>
  411c9c:	ldr	x8, [sp, #8]
  411ca0:	cbz	x8, 411cbc <ferror@plt+0xf1cc>
  411ca4:	b	411ca8 <ferror@plt+0xf1b8>
  411ca8:	ldr	x8, [sp, #8]
  411cac:	ldur	x9, [x29, #-24]
  411cb0:	subs	x8, x8, x9
  411cb4:	b.ne	411cc8 <ferror@plt+0xf1d8>  // b.any
  411cb8:	b	411cbc <ferror@plt+0xf1cc>
  411cbc:	mov	w8, #0xffffffff            	// #-1
  411cc0:	stur	w8, [x29, #-4]
  411cc4:	b	411efc <ferror@plt+0xf40c>
  411cc8:	ldr	d0, [sp, #24]
  411ccc:	mov	x8, #0x7ff0000000000000    	// #9218868437227405312
  411cd0:	fmov	d1, x8
  411cd4:	fcmp	d0, d1
  411cd8:	b.eq	411cfc <ferror@plt+0xf20c>  // b.none
  411cdc:	b	411ce0 <ferror@plt+0xf1f0>
  411ce0:	ldr	d0, [sp, #24]
  411ce4:	bl	41f290 <ferror@plt+0x1c7a0>
  411ce8:	adrp	x8, 423000 <ferror@plt+0x20510>
  411cec:	ldr	q1, [x8, #1328]
  411cf0:	bl	41f188 <ferror@plt+0x1c698>
  411cf4:	cbnz	w0, 411d1c <ferror@plt+0xf22c>
  411cf8:	b	411cfc <ferror@plt+0xf20c>
  411cfc:	bl	402a70 <__errno_location@plt>
  411d00:	ldr	w8, [x0]
  411d04:	subs	w8, w8, #0x22
  411d08:	b.ne	411d1c <ferror@plt+0xf22c>  // b.any
  411d0c:	b	411d10 <ferror@plt+0xf220>
  411d10:	mov	w8, #0xffffffff            	// #-1
  411d14:	stur	w8, [x29, #-4]
  411d18:	b	411efc <ferror@plt+0xf40c>
  411d1c:	b	411da0 <ferror@plt+0xf2b0>
  411d20:	ldur	x0, [x29, #-24]
  411d24:	add	x1, sp, #0x8
  411d28:	mov	w2, wzr
  411d2c:	bl	4023d0 <strtoul@plt>
  411d30:	str	x0, [sp, #16]
  411d34:	ldr	x8, [sp, #8]
  411d38:	cbz	x8, 411d54 <ferror@plt+0xf264>
  411d3c:	b	411d40 <ferror@plt+0xf250>
  411d40:	ldr	x8, [sp, #8]
  411d44:	ldur	x9, [x29, #-24]
  411d48:	subs	x8, x8, x9
  411d4c:	b.ne	411d60 <ferror@plt+0xf270>  // b.any
  411d50:	b	411d54 <ferror@plt+0xf264>
  411d54:	mov	w8, #0xffffffff            	// #-1
  411d58:	stur	w8, [x29, #-4]
  411d5c:	b	411efc <ferror@plt+0xf40c>
  411d60:	ldr	x8, [sp, #16]
  411d64:	adds	x8, x8, #0x1
  411d68:	b.ne	411d90 <ferror@plt+0xf2a0>  // b.any
  411d6c:	b	411d70 <ferror@plt+0xf280>
  411d70:	bl	402a70 <__errno_location@plt>
  411d74:	ldr	w8, [x0]
  411d78:	subs	w8, w8, #0x22
  411d7c:	b.ne	411d90 <ferror@plt+0xf2a0>  // b.any
  411d80:	b	411d84 <ferror@plt+0xf294>
  411d84:	mov	w8, #0xffffffff            	// #-1
  411d88:	stur	w8, [x29, #-4]
  411d8c:	b	411efc <ferror@plt+0xf40c>
  411d90:	ldr	d0, [sp, #16]
  411d94:	ucvtf	d0, d0
  411d98:	str	d0, [sp, #24]
  411d9c:	b	411da0 <ferror@plt+0xf2b0>
  411da0:	ldr	x8, [sp, #8]
  411da4:	ldur	x9, [x29, #-24]
  411da8:	subs	x8, x8, x9
  411dac:	b.ne	411dc0 <ferror@plt+0xf2d0>  // b.any
  411db0:	b	411db4 <ferror@plt+0xf2c4>
  411db4:	mov	w8, #0xffffffff            	// #-1
  411db8:	stur	w8, [x29, #-4]
  411dbc:	b	411efc <ferror@plt+0xf40c>
  411dc0:	ldr	x8, [sp, #32]
  411dc4:	mov	w9, #0x1                   	// #1
  411dc8:	str	w9, [x8]
  411dcc:	ldr	x8, [sp, #8]
  411dd0:	ldrb	w9, [x8]
  411dd4:	cbz	w9, 411eac <ferror@plt+0xf3bc>
  411dd8:	b	411ddc <ferror@plt+0xf2ec>
  411ddc:	ldr	x8, [sp, #32]
  411de0:	mov	w9, wzr
  411de4:	str	w9, [x8]
  411de8:	ldr	x0, [sp, #8]
  411dec:	adrp	x1, 422000 <ferror@plt+0x1f510>
  411df0:	add	x1, x1, #0x456
  411df4:	bl	4026b0 <strcasecmp@plt>
  411df8:	cbz	w0, 411e30 <ferror@plt+0xf340>
  411dfc:	b	411e00 <ferror@plt+0xf310>
  411e00:	ldr	x0, [sp, #8]
  411e04:	adrp	x1, 423000 <ferror@plt+0x20510>
  411e08:	add	x1, x1, #0x71c
  411e0c:	bl	4026b0 <strcasecmp@plt>
  411e10:	cbz	w0, 411e30 <ferror@plt+0xf340>
  411e14:	b	411e18 <ferror@plt+0xf328>
  411e18:	ldr	x0, [sp, #8]
  411e1c:	adrp	x1, 423000 <ferror@plt+0x20510>
  411e20:	add	x1, x1, #0x721
  411e24:	bl	4026b0 <strcasecmp@plt>
  411e28:	cbnz	w0, 411e4c <ferror@plt+0xf35c>
  411e2c:	b	411e30 <ferror@plt+0xf340>
  411e30:	ldr	d0, [sp, #24]
  411e34:	mov	x8, #0x400000000000        	// #70368744177664
  411e38:	movk	x8, #0x408f, lsl #48
  411e3c:	fmov	d1, x8
  411e40:	fmul	d0, d0, d1
  411e44:	str	d0, [sp, #24]
  411e48:	b	411ea8 <ferror@plt+0xf3b8>
  411e4c:	ldr	x0, [sp, #8]
  411e50:	adrp	x1, 422000 <ferror@plt+0x1f510>
  411e54:	add	x1, x1, #0x592
  411e58:	bl	4026b0 <strcasecmp@plt>
  411e5c:	cbz	w0, 411e94 <ferror@plt+0xf3a4>
  411e60:	b	411e64 <ferror@plt+0xf374>
  411e64:	ldr	x0, [sp, #8]
  411e68:	adrp	x1, 423000 <ferror@plt+0x20510>
  411e6c:	add	x1, x1, #0x71b
  411e70:	bl	4026b0 <strcasecmp@plt>
  411e74:	cbz	w0, 411e94 <ferror@plt+0xf3a4>
  411e78:	b	411e7c <ferror@plt+0xf38c>
  411e7c:	ldr	x0, [sp, #8]
  411e80:	adrp	x1, 423000 <ferror@plt+0x20510>
  411e84:	add	x1, x1, #0x720
  411e88:	bl	4026b0 <strcasecmp@plt>
  411e8c:	cbnz	w0, 411e98 <ferror@plt+0xf3a8>
  411e90:	b	411e94 <ferror@plt+0xf3a4>
  411e94:	b	411ea4 <ferror@plt+0xf3b4>
  411e98:	mov	w8, #0xffffffff            	// #-1
  411e9c:	stur	w8, [x29, #-4]
  411ea0:	b	411efc <ferror@plt+0xf40c>
  411ea4:	b	411ea8 <ferror@plt+0xf3b8>
  411ea8:	b	411eac <ferror@plt+0xf3bc>
  411eac:	ldr	d0, [sp, #24]
  411eb0:	fcvtzu	w8, d0
  411eb4:	ldur	x9, [x29, #-16]
  411eb8:	str	w8, [x9]
  411ebc:	ldur	x9, [x29, #-16]
  411ec0:	ldr	s1, [x9]
  411ec4:	mov	v0.16b, v1.16b
  411ec8:	ucvtf	d0, d0
  411ecc:	ldr	d2, [sp, #24]
  411ed0:	fcmp	d0, d2
  411ed4:	b.pl	411ef0 <ferror@plt+0xf400>  // b.nfrst
  411ed8:	b	411edc <ferror@plt+0xf3ec>
  411edc:	ldur	x8, [x29, #-16]
  411ee0:	ldr	w9, [x8]
  411ee4:	add	w9, w9, #0x1
  411ee8:	str	w9, [x8]
  411eec:	b	411ef0 <ferror@plt+0xf400>
  411ef0:	mov	w8, wzr
  411ef4:	stur	w8, [x29, #-4]
  411ef8:	b	411efc <ferror@plt+0xf40c>
  411efc:	ldur	w0, [x29, #-4]
  411f00:	ldp	x29, x30, [sp, #64]
  411f04:	add	sp, sp, #0x50
  411f08:	ret
  411f0c:	sub	sp, sp, #0x40
  411f10:	stp	x29, x30, [sp, #48]
  411f14:	add	x29, sp, #0x30
  411f18:	stur	x0, [x29, #-16]
  411f1c:	str	x1, [sp, #24]
  411f20:	str	w2, [sp, #20]
  411f24:	ldr	x8, [sp, #24]
  411f28:	cbz	x8, 411f38 <ferror@plt+0xf448>
  411f2c:	ldr	x8, [sp, #24]
  411f30:	ldrb	w9, [x8]
  411f34:	cbnz	w9, 411f44 <ferror@plt+0xf454>
  411f38:	mov	w8, #0xffffffff            	// #-1
  411f3c:	stur	w8, [x29, #-4]
  411f40:	b	411fe0 <ferror@plt+0xf4f0>
  411f44:	ldr	x0, [sp, #24]
  411f48:	ldr	w2, [sp, #20]
  411f4c:	mov	x1, sp
  411f50:	bl	4028b0 <strtoull@plt>
  411f54:	str	x0, [sp, #8]
  411f58:	ldr	x8, [sp]
  411f5c:	cbz	x8, 411f7c <ferror@plt+0xf48c>
  411f60:	ldr	x8, [sp]
  411f64:	ldr	x9, [sp, #24]
  411f68:	cmp	x8, x9
  411f6c:	b.eq	411f7c <ferror@plt+0xf48c>  // b.none
  411f70:	ldr	x8, [sp]
  411f74:	ldrb	w9, [x8]
  411f78:	cbz	w9, 411f88 <ferror@plt+0xf498>
  411f7c:	mov	w8, #0xffffffff            	// #-1
  411f80:	stur	w8, [x29, #-4]
  411f84:	b	411fe0 <ferror@plt+0xf4f0>
  411f88:	ldr	x8, [sp, #8]
  411f8c:	mov	x9, #0xffffffffffffffff    	// #-1
  411f90:	cmp	x8, x9
  411f94:	b.ne	411fb4 <ferror@plt+0xf4c4>  // b.any
  411f98:	bl	402a70 <__errno_location@plt>
  411f9c:	ldr	w8, [x0]
  411fa0:	cmp	w8, #0x22
  411fa4:	b.ne	411fb4 <ferror@plt+0xf4c4>  // b.any
  411fa8:	mov	w8, #0xffffffff            	// #-1
  411fac:	stur	w8, [x29, #-4]
  411fb0:	b	411fe0 <ferror@plt+0xf4f0>
  411fb4:	ldr	x8, [sp, #8]
  411fb8:	mov	x9, #0xffffffffffffffff    	// #-1
  411fbc:	cmp	x8, x9
  411fc0:	b.ls	411fd0 <ferror@plt+0xf4e0>  // b.plast
  411fc4:	mov	w8, #0xffffffff            	// #-1
  411fc8:	stur	w8, [x29, #-4]
  411fcc:	b	411fe0 <ferror@plt+0xf4f0>
  411fd0:	ldr	x8, [sp, #8]
  411fd4:	ldur	x9, [x29, #-16]
  411fd8:	str	x8, [x9]
  411fdc:	stur	wzr, [x29, #-4]
  411fe0:	ldur	w0, [x29, #-4]
  411fe4:	ldp	x29, x30, [sp, #48]
  411fe8:	add	sp, sp, #0x40
  411fec:	ret
  411ff0:	sub	sp, sp, #0x40
  411ff4:	stp	x29, x30, [sp, #48]
  411ff8:	add	x29, sp, #0x30
  411ffc:	stur	x0, [x29, #-16]
  412000:	str	x1, [sp, #24]
  412004:	str	w2, [sp, #20]
  412008:	ldr	x8, [sp, #24]
  41200c:	cbz	x8, 41201c <ferror@plt+0xf52c>
  412010:	ldr	x8, [sp, #24]
  412014:	ldrb	w9, [x8]
  412018:	cbnz	w9, 412028 <ferror@plt+0xf538>
  41201c:	mov	w8, #0xffffffff            	// #-1
  412020:	stur	w8, [x29, #-4]
  412024:	b	4120c4 <ferror@plt+0xf5d4>
  412028:	ldr	x0, [sp, #24]
  41202c:	ldr	w2, [sp, #20]
  412030:	mov	x1, sp
  412034:	bl	4023d0 <strtoul@plt>
  412038:	str	x0, [sp, #8]
  41203c:	ldr	x8, [sp]
  412040:	cbz	x8, 412060 <ferror@plt+0xf570>
  412044:	ldr	x8, [sp]
  412048:	ldr	x9, [sp, #24]
  41204c:	cmp	x8, x9
  412050:	b.eq	412060 <ferror@plt+0xf570>  // b.none
  412054:	ldr	x8, [sp]
  412058:	ldrb	w9, [x8]
  41205c:	cbz	w9, 41206c <ferror@plt+0xf57c>
  412060:	mov	w8, #0xffffffff            	// #-1
  412064:	stur	w8, [x29, #-4]
  412068:	b	4120c4 <ferror@plt+0xf5d4>
  41206c:	ldr	x8, [sp, #8]
  412070:	mov	x9, #0xffffffffffffffff    	// #-1
  412074:	cmp	x8, x9
  412078:	b.ne	412098 <ferror@plt+0xf5a8>  // b.any
  41207c:	bl	402a70 <__errno_location@plt>
  412080:	ldr	w8, [x0]
  412084:	cmp	w8, #0x22
  412088:	b.ne	412098 <ferror@plt+0xf5a8>  // b.any
  41208c:	mov	w8, #0xffffffff            	// #-1
  412090:	stur	w8, [x29, #-4]
  412094:	b	4120c4 <ferror@plt+0xf5d4>
  412098:	ldr	x8, [sp, #8]
  41209c:	mov	x9, #0xffffffff            	// #4294967295
  4120a0:	cmp	x8, x9
  4120a4:	b.ls	4120b4 <ferror@plt+0xf5c4>  // b.plast
  4120a8:	mov	w8, #0xffffffff            	// #-1
  4120ac:	stur	w8, [x29, #-4]
  4120b0:	b	4120c4 <ferror@plt+0xf5d4>
  4120b4:	ldr	x8, [sp, #8]
  4120b8:	ldur	x9, [x29, #-16]
  4120bc:	str	w8, [x9]
  4120c0:	stur	wzr, [x29, #-4]
  4120c4:	ldur	w0, [x29, #-4]
  4120c8:	ldp	x29, x30, [sp, #48]
  4120cc:	add	sp, sp, #0x40
  4120d0:	ret
  4120d4:	sub	sp, sp, #0x40
  4120d8:	stp	x29, x30, [sp, #48]
  4120dc:	add	x29, sp, #0x30
  4120e0:	stur	x0, [x29, #-16]
  4120e4:	str	x1, [sp, #24]
  4120e8:	str	w2, [sp, #20]
  4120ec:	ldr	x8, [sp, #24]
  4120f0:	cbz	x8, 412100 <ferror@plt+0xf610>
  4120f4:	ldr	x8, [sp, #24]
  4120f8:	ldrb	w9, [x8]
  4120fc:	cbnz	w9, 41210c <ferror@plt+0xf61c>
  412100:	mov	w8, #0xffffffff            	// #-1
  412104:	stur	w8, [x29, #-4]
  412108:	b	4121a8 <ferror@plt+0xf6b8>
  41210c:	ldr	x0, [sp, #24]
  412110:	ldr	w2, [sp, #20]
  412114:	mov	x1, sp
  412118:	bl	4023d0 <strtoul@plt>
  41211c:	str	x0, [sp, #8]
  412120:	ldr	x8, [sp]
  412124:	cbz	x8, 412144 <ferror@plt+0xf654>
  412128:	ldr	x8, [sp]
  41212c:	ldr	x9, [sp, #24]
  412130:	cmp	x8, x9
  412134:	b.eq	412144 <ferror@plt+0xf654>  // b.none
  412138:	ldr	x8, [sp]
  41213c:	ldrb	w9, [x8]
  412140:	cbz	w9, 412150 <ferror@plt+0xf660>
  412144:	mov	w8, #0xffffffff            	// #-1
  412148:	stur	w8, [x29, #-4]
  41214c:	b	4121a8 <ferror@plt+0xf6b8>
  412150:	ldr	x8, [sp, #8]
  412154:	mov	x9, #0xffffffffffffffff    	// #-1
  412158:	cmp	x8, x9
  41215c:	b.ne	41217c <ferror@plt+0xf68c>  // b.any
  412160:	bl	402a70 <__errno_location@plt>
  412164:	ldr	w8, [x0]
  412168:	cmp	w8, #0x22
  41216c:	b.ne	41217c <ferror@plt+0xf68c>  // b.any
  412170:	mov	w8, #0xffffffff            	// #-1
  412174:	stur	w8, [x29, #-4]
  412178:	b	4121a8 <ferror@plt+0xf6b8>
  41217c:	ldr	x8, [sp, #8]
  412180:	mov	x9, #0xffff                	// #65535
  412184:	cmp	x8, x9
  412188:	b.ls	412198 <ferror@plt+0xf6a8>  // b.plast
  41218c:	mov	w8, #0xffffffff            	// #-1
  412190:	stur	w8, [x29, #-4]
  412194:	b	4121a8 <ferror@plt+0xf6b8>
  412198:	ldr	x8, [sp, #8]
  41219c:	ldur	x9, [x29, #-16]
  4121a0:	strh	w8, [x9]
  4121a4:	stur	wzr, [x29, #-4]
  4121a8:	ldur	w0, [x29, #-4]
  4121ac:	ldp	x29, x30, [sp, #48]
  4121b0:	add	sp, sp, #0x40
  4121b4:	ret
  4121b8:	sub	sp, sp, #0x40
  4121bc:	stp	x29, x30, [sp, #48]
  4121c0:	add	x29, sp, #0x30
  4121c4:	stur	x0, [x29, #-16]
  4121c8:	str	x1, [sp, #24]
  4121cc:	str	w2, [sp, #20]
  4121d0:	ldr	x8, [sp, #24]
  4121d4:	cbz	x8, 4121e4 <ferror@plt+0xf6f4>
  4121d8:	ldr	x8, [sp, #24]
  4121dc:	ldrb	w9, [x8]
  4121e0:	cbnz	w9, 4121f0 <ferror@plt+0xf700>
  4121e4:	mov	w8, #0xffffffff            	// #-1
  4121e8:	stur	w8, [x29, #-4]
  4121ec:	b	412288 <ferror@plt+0xf798>
  4121f0:	ldr	x0, [sp, #24]
  4121f4:	ldr	w2, [sp, #20]
  4121f8:	mov	x1, sp
  4121fc:	bl	4023d0 <strtoul@plt>
  412200:	str	x0, [sp, #8]
  412204:	ldr	x8, [sp]
  412208:	cbz	x8, 412228 <ferror@plt+0xf738>
  41220c:	ldr	x8, [sp]
  412210:	ldr	x9, [sp, #24]
  412214:	cmp	x8, x9
  412218:	b.eq	412228 <ferror@plt+0xf738>  // b.none
  41221c:	ldr	x8, [sp]
  412220:	ldrb	w9, [x8]
  412224:	cbz	w9, 412234 <ferror@plt+0xf744>
  412228:	mov	w8, #0xffffffff            	// #-1
  41222c:	stur	w8, [x29, #-4]
  412230:	b	412288 <ferror@plt+0xf798>
  412234:	ldr	x8, [sp, #8]
  412238:	mov	x9, #0xffffffffffffffff    	// #-1
  41223c:	cmp	x8, x9
  412240:	b.ne	412260 <ferror@plt+0xf770>  // b.any
  412244:	bl	402a70 <__errno_location@plt>
  412248:	ldr	w8, [x0]
  41224c:	cmp	w8, #0x22
  412250:	b.ne	412260 <ferror@plt+0xf770>  // b.any
  412254:	mov	w8, #0xffffffff            	// #-1
  412258:	stur	w8, [x29, #-4]
  41225c:	b	412288 <ferror@plt+0xf798>
  412260:	ldr	x8, [sp, #8]
  412264:	cmp	x8, #0xff
  412268:	b.ls	412278 <ferror@plt+0xf788>  // b.plast
  41226c:	mov	w8, #0xffffffff            	// #-1
  412270:	stur	w8, [x29, #-4]
  412274:	b	412288 <ferror@plt+0xf798>
  412278:	ldr	x8, [sp, #8]
  41227c:	ldur	x9, [x29, #-16]
  412280:	strb	w8, [x9]
  412284:	stur	wzr, [x29, #-4]
  412288:	ldur	w0, [x29, #-4]
  41228c:	ldp	x29, x30, [sp, #48]
  412290:	add	sp, sp, #0x40
  412294:	ret
  412298:	sub	sp, sp, #0x40
  41229c:	stp	x29, x30, [sp, #48]
  4122a0:	add	x29, sp, #0x30
  4122a4:	stur	x0, [x29, #-16]
  4122a8:	str	x1, [sp, #24]
  4122ac:	str	w2, [sp, #20]
  4122b0:	bl	402a70 <__errno_location@plt>
  4122b4:	str	wzr, [x0]
  4122b8:	ldr	x8, [sp, #24]
  4122bc:	cbz	x8, 4122cc <ferror@plt+0xf7dc>
  4122c0:	ldr	x8, [sp, #24]
  4122c4:	ldrb	w9, [x8]
  4122c8:	cbnz	w9, 4122d8 <ferror@plt+0xf7e8>
  4122cc:	mov	w8, #0xffffffff            	// #-1
  4122d0:	stur	w8, [x29, #-4]
  4122d4:	b	412394 <ferror@plt+0xf8a4>
  4122d8:	ldr	x0, [sp, #24]
  4122dc:	ldr	w2, [sp, #20]
  4122e0:	mov	x1, sp
  4122e4:	bl	402450 <strtoll@plt>
  4122e8:	str	x0, [sp, #8]
  4122ec:	ldr	x8, [sp]
  4122f0:	cbz	x8, 412310 <ferror@plt+0xf820>
  4122f4:	ldr	x8, [sp]
  4122f8:	ldr	x9, [sp, #24]
  4122fc:	cmp	x8, x9
  412300:	b.eq	412310 <ferror@plt+0xf820>  // b.none
  412304:	ldr	x8, [sp]
  412308:	ldrb	w9, [x8]
  41230c:	cbz	w9, 41231c <ferror@plt+0xf82c>
  412310:	mov	w8, #0xffffffff            	// #-1
  412314:	stur	w8, [x29, #-4]
  412318:	b	412394 <ferror@plt+0xf8a4>
  41231c:	ldr	x8, [sp, #8]
  412320:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  412324:	cmp	x8, x9
  412328:	b.eq	41233c <ferror@plt+0xf84c>  // b.none
  41232c:	ldr	x8, [sp, #8]
  412330:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  412334:	cmp	x8, x9
  412338:	b.ne	412358 <ferror@plt+0xf868>  // b.any
  41233c:	bl	402a70 <__errno_location@plt>
  412340:	ldr	w8, [x0]
  412344:	cmp	w8, #0x22
  412348:	b.ne	412358 <ferror@plt+0xf868>  // b.any
  41234c:	mov	w8, #0xffffffff            	// #-1
  412350:	stur	w8, [x29, #-4]
  412354:	b	412394 <ferror@plt+0xf8a4>
  412358:	ldr	x8, [sp, #8]
  41235c:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  412360:	cmp	x8, x9
  412364:	b.gt	412378 <ferror@plt+0xf888>
  412368:	ldr	x8, [sp, #8]
  41236c:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  412370:	cmp	x8, x9
  412374:	b.ge	412384 <ferror@plt+0xf894>  // b.tcont
  412378:	mov	w8, #0xffffffff            	// #-1
  41237c:	stur	w8, [x29, #-4]
  412380:	b	412394 <ferror@plt+0xf8a4>
  412384:	ldr	x8, [sp, #8]
  412388:	ldur	x9, [x29, #-16]
  41238c:	str	x8, [x9]
  412390:	stur	wzr, [x29, #-4]
  412394:	ldur	w0, [x29, #-4]
  412398:	ldp	x29, x30, [sp, #48]
  41239c:	add	sp, sp, #0x40
  4123a0:	ret
  4123a4:	sub	sp, sp, #0x40
  4123a8:	stp	x29, x30, [sp, #48]
  4123ac:	add	x29, sp, #0x30
  4123b0:	stur	x0, [x29, #-16]
  4123b4:	str	x1, [sp, #24]
  4123b8:	str	w2, [sp, #20]
  4123bc:	bl	402a70 <__errno_location@plt>
  4123c0:	str	wzr, [x0]
  4123c4:	ldr	x8, [sp, #24]
  4123c8:	cbz	x8, 4123d8 <ferror@plt+0xf8e8>
  4123cc:	ldr	x8, [sp, #24]
  4123d0:	ldrb	w9, [x8]
  4123d4:	cbnz	w9, 4123e4 <ferror@plt+0xf8f4>
  4123d8:	mov	w8, #0xffffffff            	// #-1
  4123dc:	stur	w8, [x29, #-4]
  4123e0:	b	4124a0 <ferror@plt+0xf9b0>
  4123e4:	ldr	x0, [sp, #24]
  4123e8:	ldr	w2, [sp, #20]
  4123ec:	mov	x1, sp
  4123f0:	bl	4027f0 <strtol@plt>
  4123f4:	str	x0, [sp, #8]
  4123f8:	ldr	x8, [sp]
  4123fc:	cbz	x8, 41241c <ferror@plt+0xf92c>
  412400:	ldr	x8, [sp]
  412404:	ldr	x9, [sp, #24]
  412408:	cmp	x8, x9
  41240c:	b.eq	41241c <ferror@plt+0xf92c>  // b.none
  412410:	ldr	x8, [sp]
  412414:	ldrb	w9, [x8]
  412418:	cbz	w9, 412428 <ferror@plt+0xf938>
  41241c:	mov	w8, #0xffffffff            	// #-1
  412420:	stur	w8, [x29, #-4]
  412424:	b	4124a0 <ferror@plt+0xf9b0>
  412428:	ldr	x8, [sp, #8]
  41242c:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  412430:	cmp	x8, x9
  412434:	b.eq	412448 <ferror@plt+0xf958>  // b.none
  412438:	ldr	x8, [sp, #8]
  41243c:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  412440:	cmp	x8, x9
  412444:	b.ne	412464 <ferror@plt+0xf974>  // b.any
  412448:	bl	402a70 <__errno_location@plt>
  41244c:	ldr	w8, [x0]
  412450:	cmp	w8, #0x22
  412454:	b.ne	412464 <ferror@plt+0xf974>  // b.any
  412458:	mov	w8, #0xffffffff            	// #-1
  41245c:	stur	w8, [x29, #-4]
  412460:	b	4124a0 <ferror@plt+0xf9b0>
  412464:	ldr	x8, [sp, #8]
  412468:	mov	x9, #0x7fffffff            	// #2147483647
  41246c:	cmp	x8, x9
  412470:	b.gt	412484 <ferror@plt+0xf994>
  412474:	ldr	x8, [sp, #8]
  412478:	mov	x9, #0xffffffff80000000    	// #-2147483648
  41247c:	cmp	x8, x9
  412480:	b.ge	412490 <ferror@plt+0xf9a0>  // b.tcont
  412484:	mov	w8, #0xffffffff            	// #-1
  412488:	stur	w8, [x29, #-4]
  41248c:	b	4124a0 <ferror@plt+0xf9b0>
  412490:	ldr	x8, [sp, #8]
  412494:	ldur	x9, [x29, #-16]
  412498:	str	w8, [x9]
  41249c:	stur	wzr, [x29, #-4]
  4124a0:	ldur	w0, [x29, #-4]
  4124a4:	ldp	x29, x30, [sp, #48]
  4124a8:	add	sp, sp, #0x40
  4124ac:	ret
  4124b0:	sub	sp, sp, #0x50
  4124b4:	stp	x29, x30, [sp, #64]
  4124b8:	add	x29, sp, #0x40
  4124bc:	add	x8, sp, #0x20
  4124c0:	stur	x0, [x29, #-8]
  4124c4:	stur	x1, [x29, #-16]
  4124c8:	stur	w2, [x29, #-20]
  4124cc:	ldur	x1, [x29, #-16]
  4124d0:	ldur	w2, [x29, #-20]
  4124d4:	mov	x0, x8
  4124d8:	bl	411f0c <ferror@plt+0xf41c>
  4124dc:	str	w0, [sp, #28]
  4124e0:	ldr	w9, [sp, #28]
  4124e4:	cbnz	w9, 41255c <ferror@plt+0xfa6c>
  4124e8:	mov	w8, #0x1                   	// #1
  4124ec:	mov	w0, w8
  4124f0:	str	w8, [sp, #24]
  4124f4:	bl	402440 <htonl@plt>
  4124f8:	ldr	w8, [sp, #24]
  4124fc:	cmp	w8, w0
  412500:	b.ne	412510 <ferror@plt+0xfa20>  // b.any
  412504:	ldr	x8, [sp, #32]
  412508:	str	x8, [sp, #16]
  41250c:	b	412550 <ferror@plt+0xfa60>
  412510:	ldr	x8, [sp, #32]
  412514:	and	x8, x8, #0xffffffff
  412518:	mov	w0, w8
  41251c:	bl	402440 <htonl@plt>
  412520:	mov	w9, w0
  412524:	ubfx	x9, x9, #0, #32
  412528:	ldr	x10, [sp, #32]
  41252c:	lsr	x10, x10, #32
  412530:	mov	w0, w10
  412534:	str	x9, [sp, #8]
  412538:	bl	402440 <htonl@plt>
  41253c:	mov	w9, w0
  412540:	ubfx	x9, x9, #0, #32
  412544:	ldr	x11, [sp, #8]
  412548:	orr	x9, x9, x11, lsl #32
  41254c:	str	x9, [sp, #16]
  412550:	ldr	x8, [sp, #16]
  412554:	ldur	x9, [x29, #-8]
  412558:	str	x8, [x9]
  41255c:	ldr	w0, [sp, #28]
  412560:	ldp	x29, x30, [sp, #64]
  412564:	add	sp, sp, #0x50
  412568:	ret
  41256c:	sub	sp, sp, #0x30
  412570:	stp	x29, x30, [sp, #32]
  412574:	add	x29, sp, #0x20
  412578:	add	x8, sp, #0x8
  41257c:	stur	x0, [x29, #-8]
  412580:	str	x1, [sp, #16]
  412584:	str	w2, [sp, #12]
  412588:	ldr	x1, [sp, #16]
  41258c:	ldr	w2, [sp, #12]
  412590:	mov	x0, x8
  412594:	bl	411ff0 <ferror@plt+0xf500>
  412598:	str	w0, [sp, #4]
  41259c:	ldr	w9, [sp, #4]
  4125a0:	cbnz	w9, 4125b4 <ferror@plt+0xfac4>
  4125a4:	ldr	w0, [sp, #8]
  4125a8:	bl	402440 <htonl@plt>
  4125ac:	ldur	x8, [x29, #-8]
  4125b0:	str	w0, [x8]
  4125b4:	ldr	w0, [sp, #4]
  4125b8:	ldp	x29, x30, [sp, #32]
  4125bc:	add	sp, sp, #0x30
  4125c0:	ret
  4125c4:	sub	sp, sp, #0x30
  4125c8:	stp	x29, x30, [sp, #32]
  4125cc:	add	x29, sp, #0x20
  4125d0:	add	x8, sp, #0xa
  4125d4:	stur	x0, [x29, #-8]
  4125d8:	str	x1, [sp, #16]
  4125dc:	str	w2, [sp, #12]
  4125e0:	ldr	x1, [sp, #16]
  4125e4:	ldr	w2, [sp, #12]
  4125e8:	mov	x0, x8
  4125ec:	bl	4120d4 <ferror@plt+0xf5e4>
  4125f0:	str	w0, [sp, #4]
  4125f4:	ldr	w9, [sp, #4]
  4125f8:	cbnz	w9, 41260c <ferror@plt+0xfb1c>
  4125fc:	ldrh	w0, [sp, #10]
  412600:	bl	4026d0 <htons@plt>
  412604:	ldur	x8, [x29, #-8]
  412608:	strh	w0, [x8]
  41260c:	ldr	w0, [sp, #4]
  412610:	ldp	x29, x30, [sp, #32]
  412614:	add	sp, sp, #0x30
  412618:	ret
  41261c:	sub	sp, sp, #0x50
  412620:	stp	x29, x30, [sp, #64]
  412624:	add	x29, sp, #0x40
  412628:	stur	x0, [x29, #-16]
  41262c:	stur	x1, [x29, #-24]
  412630:	stur	wzr, [x29, #-28]
  412634:	ldur	w8, [x29, #-28]
  412638:	cmp	w8, #0x4
  41263c:	b.ge	412704 <ferror@plt+0xfc14>  // b.tcont
  412640:	ldur	x0, [x29, #-24]
  412644:	add	x1, sp, #0x8
  412648:	mov	w2, #0x10                  	// #16
  41264c:	bl	4023d0 <strtoul@plt>
  412650:	str	x0, [sp, #16]
  412654:	ldr	x8, [sp, #16]
  412658:	mov	x9, #0xffff                	// #65535
  41265c:	cmp	x8, x9
  412660:	b.ls	412670 <ferror@plt+0xfb80>  // b.plast
  412664:	mov	w8, #0xffffffff            	// #-1
  412668:	stur	w8, [x29, #-4]
  41266c:	b	412718 <ferror@plt+0xfc28>
  412670:	ldr	x8, [sp, #8]
  412674:	ldur	x9, [x29, #-24]
  412678:	cmp	x8, x9
  41267c:	b.ne	41268c <ferror@plt+0xfb9c>  // b.any
  412680:	mov	w8, #0xffffffff            	// #-1
  412684:	stur	w8, [x29, #-4]
  412688:	b	412718 <ferror@plt+0xfc28>
  41268c:	ldr	x8, [sp, #16]
  412690:	mov	w0, w8
  412694:	bl	4026d0 <htons@plt>
  412698:	ldursw	x9, [x29, #-28]
  41269c:	mov	x10, #0x2                   	// #2
  4126a0:	mul	x9, x10, x9
  4126a4:	add	x10, sp, #0x18
  4126a8:	add	x9, x10, x9
  4126ac:	strh	w0, [x9]
  4126b0:	ldr	x9, [sp, #8]
  4126b4:	ldrb	w8, [x9]
  4126b8:	cbnz	w8, 4126c0 <ferror@plt+0xfbd0>
  4126bc:	b	412704 <ferror@plt+0xfc14>
  4126c0:	ldur	w8, [x29, #-28]
  4126c4:	cmp	w8, #0x3
  4126c8:	b.eq	4126dc <ferror@plt+0xfbec>  // b.none
  4126cc:	ldr	x8, [sp, #8]
  4126d0:	ldrb	w9, [x8]
  4126d4:	cmp	w9, #0x3a
  4126d8:	b.eq	4126e8 <ferror@plt+0xfbf8>  // b.none
  4126dc:	mov	w8, #0xffffffff            	// #-1
  4126e0:	stur	w8, [x29, #-4]
  4126e4:	b	412718 <ferror@plt+0xfc28>
  4126e8:	ldr	x8, [sp, #8]
  4126ec:	add	x8, x8, #0x1
  4126f0:	stur	x8, [x29, #-24]
  4126f4:	ldur	w8, [x29, #-28]
  4126f8:	add	w8, w8, #0x1
  4126fc:	stur	w8, [x29, #-28]
  412700:	b	412634 <ferror@plt+0xfb44>
  412704:	ldr	x8, [sp, #24]
  412708:	ldur	x9, [x29, #-16]
  41270c:	str	x8, [x9]
  412710:	mov	w10, #0x1                   	// #1
  412714:	stur	w10, [x29, #-4]
  412718:	ldur	w0, [x29, #-4]
  41271c:	ldp	x29, x30, [sp, #64]
  412720:	add	sp, sp, #0x50
  412724:	ret
  412728:	sub	sp, sp, #0x30
  41272c:	stp	x29, x30, [sp, #32]
  412730:	add	x29, sp, #0x20
  412734:	str	x0, [sp, #16]
  412738:	str	x1, [sp, #8]
  41273c:	str	w2, [sp, #4]
  412740:	ldr	x0, [sp, #16]
  412744:	ldr	x1, [sp, #8]
  412748:	ldr	w2, [sp, #4]
  41274c:	bl	412784 <ferror@plt+0xfc94>
  412750:	str	w0, [sp]
  412754:	ldr	w8, [sp]
  412758:	cbz	w8, 412768 <ferror@plt+0xfc78>
  41275c:	ldr	w8, [sp]
  412760:	stur	w8, [x29, #-4]
  412764:	b	412774 <ferror@plt+0xfc84>
  412768:	ldr	x0, [sp, #16]
  41276c:	bl	412af8 <ferror@plt+0x10008>
  412770:	stur	wzr, [x29, #-4]
  412774:	ldur	w0, [x29, #-4]
  412778:	ldp	x29, x30, [sp, #32]
  41277c:	add	sp, sp, #0x30
  412780:	ret
  412784:	sub	sp, sp, #0x40
  412788:	stp	x29, x30, [sp, #48]
  41278c:	add	x29, sp, #0x30
  412790:	mov	x8, #0x108                 	// #264
  412794:	adrp	x9, 423000 <ferror@plt+0x20510>
  412798:	add	x9, x9, #0xa6e
  41279c:	mov	w10, wzr
  4127a0:	stur	x0, [x29, #-16]
  4127a4:	str	x1, [sp, #24]
  4127a8:	str	w2, [sp, #20]
  4127ac:	ldur	x0, [x29, #-16]
  4127b0:	mov	w1, w10
  4127b4:	mov	x2, x8
  4127b8:	str	x9, [sp]
  4127bc:	bl	402660 <memset@plt>
  4127c0:	ldr	x0, [sp, #24]
  4127c4:	ldr	x1, [sp]
  4127c8:	bl	4027d0 <strcmp@plt>
  4127cc:	cbnz	w0, 412838 <ferror@plt+0xfd48>
  4127d0:	ldr	w8, [sp, #20]
  4127d4:	cmp	w8, #0xc
  4127d8:	b.eq	4127e8 <ferror@plt+0xfcf8>  // b.none
  4127dc:	ldr	w8, [sp, #20]
  4127e0:	cmp	w8, #0x1c
  4127e4:	b.ne	4127f4 <ferror@plt+0xfd04>  // b.any
  4127e8:	mov	w8, #0xffffffff            	// #-1
  4127ec:	stur	w8, [x29, #-4]
  4127f0:	b	412ae8 <ferror@plt+0xfff8>
  4127f4:	ldr	w8, [sp, #20]
  4127f8:	ldur	x9, [x29, #-16]
  4127fc:	strh	w8, [x9, #6]
  412800:	ldur	x9, [x29, #-16]
  412804:	ldrh	w0, [x9, #6]
  412808:	bl	413db0 <ferror@plt+0x112c0>
  41280c:	ldur	x9, [x29, #-16]
  412810:	strh	w0, [x9, #2]
  412814:	ldur	x9, [x29, #-16]
  412818:	mov	w8, #0xfffe                	// #65534
  41281c:	strh	w8, [x9, #4]
  412820:	ldur	x9, [x29, #-16]
  412824:	ldrh	w8, [x9]
  412828:	orr	w8, w8, #0x1
  41282c:	strh	w8, [x9]
  412830:	stur	wzr, [x29, #-4]
  412834:	b	412ae8 <ferror@plt+0xfff8>
  412838:	ldr	x0, [sp, #24]
  41283c:	adrp	x1, 421000 <ferror@plt+0x1e510>
  412840:	add	x1, x1, #0x2f4
  412844:	bl	4027d0 <strcmp@plt>
  412848:	cbz	w0, 412860 <ferror@plt+0xfd70>
  41284c:	ldr	x0, [sp, #24]
  412850:	adrp	x1, 423000 <ferror@plt+0x20510>
  412854:	add	x1, x1, #0xa76
  412858:	bl	4027d0 <strcmp@plt>
  41285c:	cbnz	w0, 4128b0 <ferror@plt+0xfdc0>
  412860:	ldr	w8, [sp, #20]
  412864:	cmp	w8, #0xc
  412868:	b.eq	412878 <ferror@plt+0xfd88>  // b.none
  41286c:	ldr	w8, [sp, #20]
  412870:	cmp	w8, #0x1c
  412874:	b.ne	412884 <ferror@plt+0xfd94>  // b.any
  412878:	mov	w8, #0xffffffff            	// #-1
  41287c:	stur	w8, [x29, #-4]
  412880:	b	412ae8 <ferror@plt+0xfff8>
  412884:	ldr	w8, [sp, #20]
  412888:	ldur	x9, [x29, #-16]
  41288c:	strh	w8, [x9, #6]
  412890:	ldur	x9, [x29, #-16]
  412894:	mov	w8, #0x0                   	// #0
  412898:	strh	w8, [x9, #2]
  41289c:	ldur	x9, [x29, #-16]
  4128a0:	mov	w8, #0xfffe                	// #65534
  4128a4:	strh	w8, [x9, #4]
  4128a8:	stur	wzr, [x29, #-4]
  4128ac:	b	412ae8 <ferror@plt+0xfff8>
  4128b0:	ldr	w8, [sp, #20]
  4128b4:	cmp	w8, #0x11
  4128b8:	b.ne	412924 <ferror@plt+0xfe34>  // b.any
  4128bc:	ldur	x8, [x29, #-16]
  4128c0:	add	x0, x8, #0x8
  4128c4:	ldr	x2, [sp, #24]
  4128c8:	mov	w1, #0x100                 	// #256
  4128cc:	bl	4188ec <ferror@plt+0x15dfc>
  4128d0:	str	w0, [sp, #16]
  4128d4:	ldr	w9, [sp, #16]
  4128d8:	cmp	w9, #0x0
  4128dc:	cset	w9, ge  // ge = tcont
  4128e0:	tbnz	w9, #0, 4128f0 <ferror@plt+0xfe00>
  4128e4:	mov	w8, #0xffffffff            	// #-1
  4128e8:	stur	w8, [x29, #-4]
  4128ec:	b	412ae8 <ferror@plt+0xfff8>
  4128f0:	ldur	x8, [x29, #-16]
  4128f4:	mov	w9, #0x11                  	// #17
  4128f8:	strh	w9, [x8, #6]
  4128fc:	ldr	w9, [sp, #16]
  412900:	ldur	x8, [x29, #-16]
  412904:	strh	w9, [x8, #2]
  412908:	ldr	w9, [sp, #16]
  41290c:	mov	w10, #0x8                   	// #8
  412910:	mul	w9, w9, w10
  412914:	ldur	x8, [x29, #-16]
  412918:	strh	w9, [x8, #4]
  41291c:	stur	wzr, [x29, #-4]
  412920:	b	412ae8 <ferror@plt+0xfff8>
  412924:	ldr	x0, [sp, #24]
  412928:	mov	w1, #0x3a                  	// #58
  41292c:	bl	4028a0 <strchr@plt>
  412930:	cbz	x0, 4129ac <ferror@plt+0xfebc>
  412934:	ldur	x8, [x29, #-16]
  412938:	mov	w9, #0xa                   	// #10
  41293c:	strh	w9, [x8, #6]
  412940:	ldr	w9, [sp, #20]
  412944:	cbz	w9, 412960 <ferror@plt+0xfe70>
  412948:	ldr	w8, [sp, #20]
  41294c:	cmp	w8, #0xa
  412950:	b.eq	412960 <ferror@plt+0xfe70>  // b.none
  412954:	mov	w8, #0xffffffff            	// #-1
  412958:	stur	w8, [x29, #-4]
  41295c:	b	412ae8 <ferror@plt+0xfff8>
  412960:	ldr	x1, [sp, #24]
  412964:	ldur	x8, [x29, #-16]
  412968:	add	x2, x8, #0x8
  41296c:	mov	w0, #0xa                   	// #10
  412970:	bl	402860 <inet_pton@plt>
  412974:	cmp	w0, #0x0
  412978:	cset	w9, gt
  41297c:	tbnz	w9, #0, 41298c <ferror@plt+0xfe9c>
  412980:	mov	w8, #0xffffffff            	// #-1
  412984:	stur	w8, [x29, #-4]
  412988:	b	412ae8 <ferror@plt+0xfff8>
  41298c:	ldur	x8, [x29, #-16]
  412990:	mov	w9, #0x10                  	// #16
  412994:	strh	w9, [x8, #2]
  412998:	ldur	x8, [x29, #-16]
  41299c:	mov	w9, #0xffff                	// #65535
  4129a0:	strh	w9, [x8, #4]
  4129a4:	stur	wzr, [x29, #-4]
  4129a8:	b	412ae8 <ferror@plt+0xfff8>
  4129ac:	ldr	w8, [sp, #20]
  4129b0:	cmp	w8, #0x1c
  4129b4:	b.ne	412a78 <ferror@plt+0xff88>  // b.any
  4129b8:	ldur	x8, [x29, #-16]
  4129bc:	mov	w9, #0x1c                  	// #28
  4129c0:	strh	w9, [x8, #6]
  4129c4:	ldr	x1, [sp, #24]
  4129c8:	ldur	x8, [x29, #-16]
  4129cc:	add	x2, x8, #0x8
  4129d0:	mov	w0, #0x1c                  	// #28
  4129d4:	mov	x3, #0x100                 	// #256
  4129d8:	bl	41aa28 <ferror@plt+0x17f38>
  4129dc:	cmp	w0, #0x0
  4129e0:	cset	w9, gt
  4129e4:	tbnz	w9, #0, 4129f4 <ferror@plt+0xff04>
  4129e8:	mov	w8, #0xffffffff            	// #-1
  4129ec:	stur	w8, [x29, #-4]
  4129f0:	b	412ae8 <ferror@plt+0xfff8>
  4129f4:	ldur	x8, [x29, #-16]
  4129f8:	mov	w9, #0x4                   	// #4
  4129fc:	strh	w9, [x8, #2]
  412a00:	ldur	x8, [x29, #-16]
  412a04:	mov	w9, #0x14                  	// #20
  412a08:	strh	w9, [x8, #4]
  412a0c:	mov	w9, #0x40                  	// #64
  412a10:	str	w9, [sp, #12]
  412a14:	str	wzr, [sp, #8]
  412a18:	ldr	w8, [sp, #8]
  412a1c:	ldr	w9, [sp, #12]
  412a20:	cmp	w8, w9
  412a24:	b.cs	412a70 <ferror@plt+0xff80>  // b.hs, b.nlast
  412a28:	ldur	x8, [x29, #-16]
  412a2c:	add	x8, x8, #0x8
  412a30:	ldrsw	x9, [sp, #8]
  412a34:	ldr	w0, [x8, x9, lsl #2]
  412a38:	bl	4024b0 <ntohl@plt>
  412a3c:	and	w10, w0, #0x100
  412a40:	cbz	w10, 412a60 <ferror@plt+0xff70>
  412a44:	ldr	w8, [sp, #8]
  412a48:	add	w8, w8, #0x1
  412a4c:	mov	w9, #0x4                   	// #4
  412a50:	mul	w8, w8, w9
  412a54:	ldur	x10, [x29, #-16]
  412a58:	strh	w8, [x10, #2]
  412a5c:	b	412a70 <ferror@plt+0xff80>
  412a60:	ldr	w8, [sp, #8]
  412a64:	add	w8, w8, #0x1
  412a68:	str	w8, [sp, #8]
  412a6c:	b	412a18 <ferror@plt+0xff28>
  412a70:	stur	wzr, [x29, #-4]
  412a74:	b	412ae8 <ferror@plt+0xfff8>
  412a78:	ldur	x8, [x29, #-16]
  412a7c:	mov	w9, #0x2                   	// #2
  412a80:	strh	w9, [x8, #6]
  412a84:	ldr	w9, [sp, #20]
  412a88:	cbz	w9, 412aa4 <ferror@plt+0xffb4>
  412a8c:	ldr	w8, [sp, #20]
  412a90:	cmp	w8, #0x2
  412a94:	b.eq	412aa4 <ferror@plt+0xffb4>  // b.none
  412a98:	mov	w8, #0xffffffff            	// #-1
  412a9c:	stur	w8, [x29, #-4]
  412aa0:	b	412ae8 <ferror@plt+0xfff8>
  412aa4:	ldur	x8, [x29, #-16]
  412aa8:	add	x0, x8, #0x8
  412aac:	ldr	x1, [sp, #24]
  412ab0:	bl	415954 <ferror@plt+0x12e64>
  412ab4:	cmp	w0, #0x0
  412ab8:	cset	w9, gt
  412abc:	tbnz	w9, #0, 412acc <ferror@plt+0xffdc>
  412ac0:	mov	w8, #0xffffffff            	// #-1
  412ac4:	stur	w8, [x29, #-4]
  412ac8:	b	412ae8 <ferror@plt+0xfff8>
  412acc:	ldur	x8, [x29, #-16]
  412ad0:	mov	w9, #0x4                   	// #4
  412ad4:	strh	w9, [x8, #2]
  412ad8:	ldur	x8, [x29, #-16]
  412adc:	mov	w9, #0xffff                	// #65535
  412ae0:	strh	w9, [x8, #4]
  412ae4:	stur	wzr, [x29, #-4]
  412ae8:	ldur	w0, [x29, #-4]
  412aec:	ldp	x29, x30, [sp, #48]
  412af0:	add	sp, sp, #0x40
  412af4:	ret
  412af8:	sub	sp, sp, #0x30
  412afc:	stp	x29, x30, [sp, #32]
  412b00:	add	x29, sp, #0x20
  412b04:	stur	x0, [x29, #-8]
  412b08:	ldur	x8, [x29, #-8]
  412b0c:	ldrh	w9, [x8, #6]
  412b10:	cmp	w9, #0x2
  412b14:	str	w9, [sp, #8]
  412b18:	b.eq	412b30 <ferror@plt+0x10040>  // b.none
  412b1c:	b	412b20 <ferror@plt+0x10030>
  412b20:	ldr	w8, [sp, #8]
  412b24:	cmp	w8, #0xa
  412b28:	b.eq	412b98 <ferror@plt+0x100a8>  // b.none
  412b2c:	b	412c54 <ferror@plt+0x10164>
  412b30:	ldur	x8, [x29, #-8]
  412b34:	ldr	w9, [x8, #8]
  412b38:	cbnz	w9, 412b50 <ferror@plt+0x10060>
  412b3c:	ldur	x8, [x29, #-8]
  412b40:	ldrh	w9, [x8]
  412b44:	orr	w9, w9, #0x6
  412b48:	strh	w9, [x8]
  412b4c:	b	412b94 <ferror@plt+0x100a4>
  412b50:	ldur	x8, [x29, #-8]
  412b54:	ldr	w0, [x8, #8]
  412b58:	bl	4024b0 <ntohl@plt>
  412b5c:	and	w9, w0, #0xf0000000
  412b60:	mov	w10, #0xe0000000            	// #-536870912
  412b64:	cmp	w9, w10
  412b68:	b.ne	412b84 <ferror@plt+0x10094>  // b.any
  412b6c:	ldur	x8, [x29, #-8]
  412b70:	ldrh	w9, [x8]
  412b74:	mov	w10, #0xa                   	// #10
  412b78:	orr	w9, w9, w10
  412b7c:	strh	w9, [x8]
  412b80:	b	412b94 <ferror@plt+0x100a4>
  412b84:	ldur	x8, [x29, #-8]
  412b88:	ldrh	w9, [x8]
  412b8c:	orr	w9, w9, #0x2
  412b90:	strh	w9, [x8]
  412b94:	b	412c54 <ferror@plt+0x10164>
  412b98:	ldur	x8, [x29, #-8]
  412b9c:	add	x8, x8, #0x8
  412ba0:	str	x8, [sp, #16]
  412ba4:	ldr	x8, [sp, #16]
  412ba8:	ldr	w9, [x8]
  412bac:	mov	w10, #0x0                   	// #0
  412bb0:	str	w10, [sp, #4]
  412bb4:	cbnz	w9, 412bf4 <ferror@plt+0x10104>
  412bb8:	ldr	x8, [sp, #16]
  412bbc:	ldr	w9, [x8, #4]
  412bc0:	mov	w10, #0x0                   	// #0
  412bc4:	str	w10, [sp, #4]
  412bc8:	cbnz	w9, 412bf4 <ferror@plt+0x10104>
  412bcc:	ldr	x8, [sp, #16]
  412bd0:	ldr	w9, [x8, #8]
  412bd4:	mov	w10, #0x0                   	// #0
  412bd8:	str	w10, [sp, #4]
  412bdc:	cbnz	w9, 412bf4 <ferror@plt+0x10104>
  412be0:	ldr	x8, [sp, #16]
  412be4:	ldr	w9, [x8, #12]
  412be8:	cmp	w9, #0x0
  412bec:	cset	w9, eq  // eq = none
  412bf0:	str	w9, [sp, #4]
  412bf4:	ldr	w8, [sp, #4]
  412bf8:	and	w8, w8, #0x1
  412bfc:	str	w8, [sp, #12]
  412c00:	ldr	w8, [sp, #12]
  412c04:	cbz	w8, 412c1c <ferror@plt+0x1012c>
  412c08:	ldur	x8, [x29, #-8]
  412c0c:	ldrh	w9, [x8]
  412c10:	orr	w9, w9, #0x6
  412c14:	strh	w9, [x8]
  412c18:	b	412c54 <ferror@plt+0x10164>
  412c1c:	ldur	x8, [x29, #-8]
  412c20:	ldrb	w9, [x8, #8]
  412c24:	cmp	w9, #0xff
  412c28:	b.ne	412c44 <ferror@plt+0x10154>  // b.any
  412c2c:	ldur	x8, [x29, #-8]
  412c30:	ldrh	w9, [x8]
  412c34:	mov	w10, #0xa                   	// #10
  412c38:	orr	w9, w9, w10
  412c3c:	strh	w9, [x8]
  412c40:	b	412c54 <ferror@plt+0x10164>
  412c44:	ldur	x8, [x29, #-8]
  412c48:	ldrh	w9, [x8]
  412c4c:	orr	w9, w9, #0x2
  412c50:	strh	w9, [x8]
  412c54:	ldp	x29, x30, [sp, #32]
  412c58:	add	sp, sp, #0x30
  412c5c:	ret
  412c60:	sub	sp, sp, #0x10
  412c64:	str	w0, [sp, #8]
  412c68:	ldr	w8, [sp, #8]
  412c6c:	subs	w8, w8, #0x2
  412c70:	mov	w9, w8
  412c74:	ubfx	x9, x9, #0, #32
  412c78:	cmp	x9, #0x1a
  412c7c:	str	x9, [sp]
  412c80:	b.hi	412cd8 <ferror@plt+0x101e8>  // b.pmore
  412c84:	adrp	x8, 423000 <ferror@plt+0x20510>
  412c88:	add	x8, x8, #0x540
  412c8c:	ldr	x11, [sp]
  412c90:	ldrsw	x10, [x8, x11, lsl #2]
  412c94:	add	x9, x8, x10
  412c98:	br	x9
  412c9c:	mov	w8, #0x80                  	// #128
  412ca0:	str	w8, [sp, #12]
  412ca4:	b	412cdc <ferror@plt+0x101ec>
  412ca8:	mov	w8, #0x20                  	// #32
  412cac:	str	w8, [sp, #12]
  412cb0:	b	412cdc <ferror@plt+0x101ec>
  412cb4:	mov	w8, #0x10                  	// #16
  412cb8:	str	w8, [sp, #12]
  412cbc:	b	412cdc <ferror@plt+0x101ec>
  412cc0:	mov	w8, #0x50                  	// #80
  412cc4:	str	w8, [sp, #12]
  412cc8:	b	412cdc <ferror@plt+0x101ec>
  412ccc:	mov	w8, #0x14                  	// #20
  412cd0:	str	w8, [sp, #12]
  412cd4:	b	412cdc <ferror@plt+0x101ec>
  412cd8:	str	wzr, [sp, #12]
  412cdc:	ldr	w0, [sp, #12]
  412ce0:	add	sp, sp, #0x10
  412ce4:	ret
  412ce8:	sub	sp, sp, #0x50
  412cec:	stp	x29, x30, [sp, #64]
  412cf0:	add	x29, sp, #0x40
  412cf4:	mov	w8, #0x2f                  	// #47
  412cf8:	stur	x0, [x29, #-16]
  412cfc:	stur	x1, [x29, #-24]
  412d00:	stur	w2, [x29, #-28]
  412d04:	ldur	x0, [x29, #-24]
  412d08:	mov	w1, w8
  412d0c:	bl	4028a0 <strchr@plt>
  412d10:	str	x0, [sp, #24]
  412d14:	ldr	x9, [sp, #24]
  412d18:	cbz	x9, 412d28 <ferror@plt+0x10238>
  412d1c:	ldr	x8, [sp, #24]
  412d20:	mov	w9, #0x0                   	// #0
  412d24:	strb	w9, [x8]
  412d28:	ldur	x0, [x29, #-16]
  412d2c:	ldur	x1, [x29, #-24]
  412d30:	ldur	w2, [x29, #-28]
  412d34:	bl	412728 <ferror@plt+0xfc38>
  412d38:	str	w0, [sp, #20]
  412d3c:	ldr	x8, [sp, #24]
  412d40:	cbz	x8, 412d50 <ferror@plt+0x10260>
  412d44:	ldr	x8, [sp, #24]
  412d48:	mov	w9, #0x2f                  	// #47
  412d4c:	strb	w9, [x8]
  412d50:	ldr	w8, [sp, #20]
  412d54:	cbz	w8, 412d64 <ferror@plt+0x10274>
  412d58:	ldr	w8, [sp, #20]
  412d5c:	stur	w8, [x29, #-4]
  412d60:	b	412e38 <ferror@plt+0x10348>
  412d64:	ldur	x8, [x29, #-16]
  412d68:	ldrh	w0, [x8, #6]
  412d6c:	bl	412c60 <ferror@plt+0x10170>
  412d70:	str	w0, [sp, #16]
  412d74:	str	wzr, [sp, #12]
  412d78:	ldr	x8, [sp, #24]
  412d7c:	cbz	x8, 412dfc <ferror@plt+0x1030c>
  412d80:	ldur	x8, [x29, #-16]
  412d84:	ldrsh	w9, [x8, #4]
  412d88:	mov	w10, #0xfffffffe            	// #-2
  412d8c:	cmp	w9, w10
  412d90:	b.ne	412da0 <ferror@plt+0x102b0>  // b.any
  412d94:	mov	w8, #0xffffffff            	// #-1
  412d98:	stur	w8, [x29, #-4]
  412d9c:	b	412e38 <ferror@plt+0x10348>
  412da0:	ldr	x8, [sp, #24]
  412da4:	add	x1, x8, #0x1
  412da8:	add	x0, sp, #0x8
  412dac:	mov	w9, wzr
  412db0:	mov	w2, w9
  412db4:	bl	412e48 <ferror@plt+0x10358>
  412db8:	cbz	w0, 412dc8 <ferror@plt+0x102d8>
  412dbc:	mov	w8, #0xffffffff            	// #-1
  412dc0:	stur	w8, [x29, #-4]
  412dc4:	b	412e38 <ferror@plt+0x10348>
  412dc8:	ldr	w8, [sp, #8]
  412dcc:	ldr	w9, [sp, #16]
  412dd0:	cmp	w8, w9
  412dd4:	b.ls	412de4 <ferror@plt+0x102f4>  // b.plast
  412dd8:	mov	w8, #0xffffffff            	// #-1
  412ddc:	stur	w8, [x29, #-4]
  412de0:	b	412e38 <ferror@plt+0x10348>
  412de4:	ldr	w8, [sp, #12]
  412de8:	orr	w8, w8, #0x1
  412dec:	str	w8, [sp, #12]
  412df0:	ldr	w8, [sp, #8]
  412df4:	str	w8, [sp, #16]
  412df8:	b	412e14 <ferror@plt+0x10324>
  412dfc:	ldur	x8, [x29, #-16]
  412e00:	ldrsh	w9, [x8, #4]
  412e04:	mov	w10, #0xfffffffe            	// #-2
  412e08:	cmp	w9, w10
  412e0c:	b.ne	412e14 <ferror@plt+0x10324>  // b.any
  412e10:	str	wzr, [sp, #16]
  412e14:	ldr	w8, [sp, #12]
  412e18:	ldur	x9, [x29, #-16]
  412e1c:	ldrh	w10, [x9]
  412e20:	orr	w8, w10, w8
  412e24:	strh	w8, [x9]
  412e28:	ldr	w8, [sp, #16]
  412e2c:	ldur	x9, [x29, #-16]
  412e30:	strh	w8, [x9, #4]
  412e34:	stur	wzr, [x29, #-4]
  412e38:	ldur	w0, [x29, #-4]
  412e3c:	ldp	x29, x30, [sp, #64]
  412e40:	add	sp, sp, #0x50
  412e44:	ret
  412e48:	sub	sp, sp, #0x150
  412e4c:	stp	x29, x30, [sp, #304]
  412e50:	str	x28, [sp, #320]
  412e54:	add	x29, sp, #0x130
  412e58:	stur	x0, [x29, #-16]
  412e5c:	stur	x1, [x29, #-24]
  412e60:	stur	w2, [x29, #-28]
  412e64:	ldur	x0, [x29, #-16]
  412e68:	ldur	x1, [x29, #-24]
  412e6c:	ldur	w2, [x29, #-28]
  412e70:	bl	411b60 <ferror@plt+0xf070>
  412e74:	cbnz	w0, 412e80 <ferror@plt+0x10390>
  412e78:	stur	wzr, [x29, #-4]
  412e7c:	b	412ed8 <ferror@plt+0x103e8>
  412e80:	ldur	x1, [x29, #-24]
  412e84:	add	x0, sp, #0xc
  412e88:	mov	w2, #0x2                   	// #2
  412e8c:	bl	412728 <ferror@plt+0xfc38>
  412e90:	cbnz	w0, 412ed0 <ferror@plt+0x103e0>
  412e94:	ldrh	w8, [sp, #18]
  412e98:	cmp	w8, #0x2
  412e9c:	b.ne	412ed0 <ferror@plt+0x103e0>  // b.any
  412ea0:	ldr	w0, [sp, #20]
  412ea4:	bl	411ad8 <ferror@plt+0xefe8>
  412ea8:	str	w0, [sp, #8]
  412eac:	ldr	w8, [sp, #8]
  412eb0:	cmp	w8, #0x0
  412eb4:	cset	w8, lt  // lt = tstop
  412eb8:	tbnz	w8, #0, 412ed0 <ferror@plt+0x103e0>
  412ebc:	ldr	w8, [sp, #8]
  412ec0:	ldur	x9, [x29, #-16]
  412ec4:	str	w8, [x9]
  412ec8:	stur	wzr, [x29, #-4]
  412ecc:	b	412ed8 <ferror@plt+0x103e8>
  412ed0:	mov	w8, #0xffffffff            	// #-1
  412ed4:	stur	w8, [x29, #-4]
  412ed8:	ldur	w0, [x29, #-4]
  412edc:	ldr	x28, [sp, #320]
  412ee0:	ldp	x29, x30, [sp, #304]
  412ee4:	add	sp, sp, #0x150
  412ee8:	ret
  412eec:	sub	sp, sp, #0x40
  412ef0:	stp	x29, x30, [sp, #48]
  412ef4:	add	x29, sp, #0x30
  412ef8:	stur	x0, [x29, #-8]
  412efc:	stur	x1, [x29, #-16]
  412f00:	stur	w2, [x29, #-20]
  412f04:	ldur	x0, [x29, #-8]
  412f08:	ldur	x1, [x29, #-16]
  412f0c:	ldur	w2, [x29, #-20]
  412f10:	bl	412728 <ferror@plt+0xfc38>
  412f14:	cbz	w0, 412f60 <ferror@plt+0x10470>
  412f18:	adrp	x8, 434000 <ferror@plt+0x31510>
  412f1c:	ldr	x8, [x8, #3984]
  412f20:	ldr	x0, [x8]
  412f24:	ldur	w9, [x29, #-20]
  412f28:	str	x0, [sp, #16]
  412f2c:	mov	w0, w9
  412f30:	bl	412f74 <ferror@plt+0x10484>
  412f34:	ldur	x3, [x29, #-16]
  412f38:	ldr	x8, [sp, #16]
  412f3c:	str	x0, [sp, #8]
  412f40:	mov	x0, x8
  412f44:	adrp	x1, 423000 <ferror@plt+0x20510>
  412f48:	add	x1, x1, #0x726
  412f4c:	ldr	x2, [sp, #8]
  412f50:	bl	402ab0 <fprintf@plt>
  412f54:	mov	w9, #0x1                   	// #1
  412f58:	mov	w0, w9
  412f5c:	bl	402400 <exit@plt>
  412f60:	mov	w8, wzr
  412f64:	mov	w0, w8
  412f68:	ldp	x29, x30, [sp, #48]
  412f6c:	add	sp, sp, #0x40
  412f70:	ret
  412f74:	sub	sp, sp, #0x20
  412f78:	stp	x29, x30, [sp, #16]
  412f7c:	add	x29, sp, #0x10
  412f80:	str	w0, [sp, #4]
  412f84:	ldr	w8, [sp, #4]
  412f88:	cbnz	w8, 412f9c <ferror@plt+0x104ac>
  412f8c:	adrp	x8, 423000 <ferror@plt+0x20510>
  412f90:	add	x8, x8, #0xa7a
  412f94:	str	x8, [sp, #8]
  412f98:	b	412fa8 <ferror@plt+0x104b8>
  412f9c:	ldr	w0, [sp, #4]
  412fa0:	bl	413c28 <ferror@plt+0x11138>
  412fa4:	str	x0, [sp, #8]
  412fa8:	ldr	x0, [sp, #8]
  412fac:	ldp	x29, x30, [sp, #16]
  412fb0:	add	sp, sp, #0x20
  412fb4:	ret
  412fb8:	sub	sp, sp, #0x40
  412fbc:	stp	x29, x30, [sp, #48]
  412fc0:	add	x29, sp, #0x30
  412fc4:	stur	x0, [x29, #-16]
  412fc8:	str	x1, [sp, #24]
  412fcc:	str	w2, [sp, #20]
  412fd0:	ldr	x8, [sp, #24]
  412fd4:	ldrh	w9, [x8]
  412fd8:	mov	w0, w9
  412fdc:	sxtw	x8, w0
  412fe0:	subs	x8, x8, #0x4
  412fe4:	str	w8, [sp, #16]
  412fe8:	ldr	x10, [sp, #24]
  412fec:	add	x10, x10, #0x4
  412ff0:	str	x10, [sp, #8]
  412ff4:	ldr	w8, [sp, #16]
  412ff8:	subs	w8, w8, #0x2
  412ffc:	mov	w10, w8
  413000:	ubfx	x10, x10, #0, #32
  413004:	cmp	x10, #0xe
  413008:	str	x10, [sp]
  41300c:	b.hi	4130e0 <ferror@plt+0x105f0>  // b.pmore
  413010:	adrp	x8, 423000 <ferror@plt+0x20510>
  413014:	add	x8, x8, #0x5ac
  413018:	ldr	x11, [sp]
  41301c:	ldrsw	x10, [x8, x11, lsl #2]
  413020:	add	x9, x8, x10
  413024:	br	x9
  413028:	ldur	x8, [x29, #-16]
  41302c:	mov	w9, #0x2                   	// #2
  413030:	strh	w9, [x8, #6]
  413034:	ldur	x8, [x29, #-16]
  413038:	mov	w9, #0x4                   	// #4
  41303c:	strh	w9, [x8, #2]
  413040:	ldur	x8, [x29, #-16]
  413044:	ldr	x10, [sp, #8]
  413048:	ldr	w9, [x10]
  41304c:	str	w9, [x8, #8]
  413050:	b	4130ec <ferror@plt+0x105fc>
  413054:	ldur	x8, [x29, #-16]
  413058:	mov	w9, #0xa                   	// #10
  41305c:	strh	w9, [x8, #6]
  413060:	ldur	x8, [x29, #-16]
  413064:	mov	w9, #0x10                  	// #16
  413068:	strh	w9, [x8, #2]
  41306c:	ldur	x8, [x29, #-16]
  413070:	ldr	x10, [sp, #8]
  413074:	ldr	q0, [x10]
  413078:	stur	q0, [x8, #8]
  41307c:	b	4130ec <ferror@plt+0x105fc>
  413080:	ldur	x8, [x29, #-16]
  413084:	mov	w9, #0xc                   	// #12
  413088:	strh	w9, [x8, #6]
  41308c:	ldur	x8, [x29, #-16]
  413090:	mov	w9, #0x2                   	// #2
  413094:	strh	w9, [x8, #2]
  413098:	ldur	x8, [x29, #-16]
  41309c:	ldr	x10, [sp, #8]
  4130a0:	ldrh	w9, [x10]
  4130a4:	strh	w9, [x8, #8]
  4130a8:	b	4130ec <ferror@plt+0x105fc>
  4130ac:	ldur	x8, [x29, #-16]
  4130b0:	mov	w9, #0x4                   	// #4
  4130b4:	strh	w9, [x8, #6]
  4130b8:	ldur	x8, [x29, #-16]
  4130bc:	mov	w9, #0xa                   	// #10
  4130c0:	strh	w9, [x8, #2]
  4130c4:	ldur	x8, [x29, #-16]
  4130c8:	ldr	x10, [sp, #8]
  4130cc:	ldr	x11, [x10]
  4130d0:	str	x11, [x8, #8]
  4130d4:	ldrh	w9, [x10, #8]
  4130d8:	strh	w9, [x8, #16]
  4130dc:	b	4130ec <ferror@plt+0x105fc>
  4130e0:	mov	w8, #0xffffffff            	// #-1
  4130e4:	stur	w8, [x29, #-4]
  4130e8:	b	413138 <ferror@plt+0x10648>
  4130ec:	ldr	w8, [sp, #20]
  4130f0:	cbz	w8, 413114 <ferror@plt+0x10624>
  4130f4:	ldr	w8, [sp, #20]
  4130f8:	ldur	x9, [x29, #-16]
  4130fc:	ldrh	w10, [x9, #6]
  413100:	cmp	w8, w10
  413104:	b.eq	413114 <ferror@plt+0x10624>  // b.none
  413108:	mov	w8, #0xfffffffe            	// #-2
  41310c:	stur	w8, [x29, #-4]
  413110:	b	413138 <ferror@plt+0x10648>
  413114:	ldur	x8, [x29, #-16]
  413118:	mov	w9, #0xffff                	// #65535
  41311c:	strh	w9, [x8, #4]
  413120:	ldur	x8, [x29, #-16]
  413124:	mov	w9, #0x0                   	// #0
  413128:	strh	w9, [x8]
  41312c:	ldur	x0, [x29, #-16]
  413130:	bl	412af8 <ferror@plt+0x10008>
  413134:	stur	wzr, [x29, #-4]
  413138:	ldur	w0, [x29, #-4]
  41313c:	ldp	x29, x30, [sp, #48]
  413140:	add	sp, sp, #0x40
  413144:	ret
  413148:	sub	sp, sp, #0x40
  41314c:	stp	x29, x30, [sp, #48]
  413150:	add	x29, sp, #0x30
  413154:	stur	x0, [x29, #-8]
  413158:	stur	x1, [x29, #-16]
  41315c:	stur	w2, [x29, #-20]
  413160:	ldur	w8, [x29, #-20]
  413164:	cmp	w8, #0x11
  413168:	b.ne	413194 <ferror@plt+0x106a4>  // b.any
  41316c:	adrp	x8, 434000 <ferror@plt+0x31510>
  413170:	ldr	x8, [x8, #3984]
  413174:	ldr	x0, [x8]
  413178:	ldur	x2, [x29, #-16]
  41317c:	adrp	x1, 423000 <ferror@plt+0x20510>
  413180:	add	x1, x1, #0x757
  413184:	bl	402ab0 <fprintf@plt>
  413188:	mov	w9, #0x1                   	// #1
  41318c:	mov	w0, w9
  413190:	bl	402400 <exit@plt>
  413194:	ldur	x0, [x29, #-8]
  413198:	ldur	x1, [x29, #-16]
  41319c:	ldur	w2, [x29, #-20]
  4131a0:	bl	412ce8 <ferror@plt+0x101f8>
  4131a4:	cbz	w0, 4131f0 <ferror@plt+0x10700>
  4131a8:	adrp	x8, 434000 <ferror@plt+0x31510>
  4131ac:	ldr	x8, [x8, #3984]
  4131b0:	ldr	x0, [x8]
  4131b4:	ldur	w9, [x29, #-20]
  4131b8:	str	x0, [sp, #16]
  4131bc:	mov	w0, w9
  4131c0:	bl	412f74 <ferror@plt+0x10484>
  4131c4:	ldur	x3, [x29, #-16]
  4131c8:	ldr	x8, [sp, #16]
  4131cc:	str	x0, [sp, #8]
  4131d0:	mov	x0, x8
  4131d4:	adrp	x1, 423000 <ferror@plt+0x20510>
  4131d8:	add	x1, x1, #0x79f
  4131dc:	ldr	x2, [sp, #8]
  4131e0:	bl	402ab0 <fprintf@plt>
  4131e4:	mov	w9, #0x1                   	// #1
  4131e8:	mov	w0, w9
  4131ec:	bl	402400 <exit@plt>
  4131f0:	mov	w8, wzr
  4131f4:	mov	w0, w8
  4131f8:	ldp	x29, x30, [sp, #48]
  4131fc:	add	sp, sp, #0x40
  413200:	ret
  413204:	sub	sp, sp, #0x130
  413208:	stp	x29, x30, [sp, #272]
  41320c:	str	x28, [sp, #288]
  413210:	add	x29, sp, #0x110
  413214:	mov	w2, #0x2                   	// #2
  413218:	mov	x8, sp
  41321c:	stur	x0, [x29, #-8]
  413220:	ldur	x1, [x29, #-8]
  413224:	mov	x0, x8
  413228:	bl	412728 <ferror@plt+0xfc38>
  41322c:	cbz	w0, 413258 <ferror@plt+0x10768>
  413230:	adrp	x8, 434000 <ferror@plt+0x31510>
  413234:	ldr	x8, [x8, #3984]
  413238:	ldr	x0, [x8]
  41323c:	ldur	x2, [x29, #-8]
  413240:	adrp	x1, 423000 <ferror@plt+0x20510>
  413244:	add	x1, x1, #0x7cf
  413248:	bl	402ab0 <fprintf@plt>
  41324c:	mov	w9, #0x1                   	// #1
  413250:	mov	w0, w9
  413254:	bl	402400 <exit@plt>
  413258:	ldr	w0, [sp, #8]
  41325c:	ldr	x28, [sp, #288]
  413260:	ldp	x29, x30, [sp, #272]
  413264:	add	sp, sp, #0x130
  413268:	ret
  41326c:	sub	sp, sp, #0x20
  413270:	stp	x29, x30, [sp, #16]
  413274:	add	x29, sp, #0x10
  413278:	adrp	x8, 434000 <ferror@plt+0x31510>
  41327c:	ldr	x8, [x8, #3984]
  413280:	adrp	x1, 423000 <ferror@plt+0x20510>
  413284:	add	x1, x1, #0x802
  413288:	mov	w0, #0xffffffff            	// #-1
  41328c:	ldr	x8, [x8]
  413290:	stur	w0, [x29, #-4]
  413294:	mov	x0, x8
  413298:	bl	402ab0 <fprintf@plt>
  41329c:	ldur	w9, [x29, #-4]
  4132a0:	mov	w0, w9
  4132a4:	bl	402400 <exit@plt>
  4132a8:	sub	sp, sp, #0x20
  4132ac:	stp	x29, x30, [sp, #16]
  4132b0:	add	x29, sp, #0x10
  4132b4:	adrp	x8, 434000 <ferror@plt+0x31510>
  4132b8:	ldr	x8, [x8, #3984]
  4132bc:	adrp	x1, 423000 <ferror@plt+0x20510>
  4132c0:	add	x1, x1, #0x833
  4132c4:	mov	w9, #0xffffffff            	// #-1
  4132c8:	str	x0, [sp, #8]
  4132cc:	ldr	x0, [x8]
  4132d0:	ldr	x2, [sp, #8]
  4132d4:	str	w9, [sp, #4]
  4132d8:	bl	402ab0 <fprintf@plt>
  4132dc:	ldr	w9, [sp, #4]
  4132e0:	mov	w0, w9
  4132e4:	bl	402400 <exit@plt>
  4132e8:	sub	sp, sp, #0x30
  4132ec:	stp	x29, x30, [sp, #32]
  4132f0:	add	x29, sp, #0x20
  4132f4:	adrp	x8, 434000 <ferror@plt+0x31510>
  4132f8:	ldr	x8, [x8, #3984]
  4132fc:	adrp	x9, 423000 <ferror@plt+0x20510>
  413300:	add	x9, x9, #0x855
  413304:	mov	w10, #0xffffffff            	// #-1
  413308:	stur	x0, [x29, #-8]
  41330c:	str	x1, [sp, #16]
  413310:	ldr	x0, [x8]
  413314:	ldr	x2, [sp, #16]
  413318:	ldur	x3, [x29, #-8]
  41331c:	mov	x1, x9
  413320:	str	w10, [sp, #12]
  413324:	bl	402ab0 <fprintf@plt>
  413328:	ldr	w10, [sp, #12]
  41332c:	mov	w0, w10
  413330:	bl	402400 <exit@plt>
  413334:	sub	sp, sp, #0x30
  413338:	stp	x29, x30, [sp, #32]
  41333c:	add	x29, sp, #0x20
  413340:	adrp	x8, 434000 <ferror@plt+0x31510>
  413344:	ldr	x8, [x8, #3984]
  413348:	adrp	x9, 423000 <ferror@plt+0x20510>
  41334c:	add	x9, x9, #0x878
  413350:	mov	w10, #0xffffffff            	// #-1
  413354:	stur	x0, [x29, #-8]
  413358:	str	x1, [sp, #16]
  41335c:	ldr	x0, [x8]
  413360:	ldur	x2, [x29, #-8]
  413364:	ldr	x3, [sp, #16]
  413368:	mov	x1, x9
  41336c:	str	w10, [sp, #12]
  413370:	bl	402ab0 <fprintf@plt>
  413374:	ldr	w10, [sp, #12]
  413378:	mov	w0, w10
  41337c:	bl	402400 <exit@plt>
  413380:	sub	sp, sp, #0x30
  413384:	stp	x29, x30, [sp, #32]
  413388:	add	x29, sp, #0x20
  41338c:	adrp	x8, 434000 <ferror@plt+0x31510>
  413390:	ldr	x8, [x8, #3984]
  413394:	adrp	x9, 423000 <ferror@plt+0x20510>
  413398:	add	x9, x9, #0x8aa
  41339c:	mov	w10, #0xffffffff            	// #-1
  4133a0:	stur	x0, [x29, #-8]
  4133a4:	str	x1, [sp, #16]
  4133a8:	ldr	x0, [x8]
  4133ac:	ldur	x2, [x29, #-8]
  4133b0:	ldr	x3, [sp, #16]
  4133b4:	mov	x1, x9
  4133b8:	str	w10, [sp, #12]
  4133bc:	bl	402ab0 <fprintf@plt>
  4133c0:	ldr	w10, [sp, #12]
  4133c4:	mov	w0, w10
  4133c8:	bl	402400 <exit@plt>
  4133cc:	sub	sp, sp, #0x20
  4133d0:	stp	x29, x30, [sp, #16]
  4133d4:	add	x29, sp, #0x10
  4133d8:	adrp	x8, 434000 <ferror@plt+0x31510>
  4133dc:	ldr	x8, [x8, #3984]
  4133e0:	adrp	x1, 423000 <ferror@plt+0x20510>
  4133e4:	add	x1, x1, #0x8e2
  4133e8:	mov	w9, #0xffffffff            	// #-1
  4133ec:	str	x0, [sp, #8]
  4133f0:	ldr	x0, [x8]
  4133f4:	ldr	x2, [sp, #8]
  4133f8:	str	w9, [sp, #4]
  4133fc:	bl	402ab0 <fprintf@plt>
  413400:	ldr	w9, [sp, #4]
  413404:	mov	w0, w9
  413408:	ldp	x29, x30, [sp, #16]
  41340c:	add	sp, sp, #0x20
  413410:	ret
  413414:	sub	sp, sp, #0x20
  413418:	stp	x29, x30, [sp, #16]
  41341c:	add	x29, sp, #0x10
  413420:	str	x0, [sp]
  413424:	ldr	x0, [sp]
  413428:	bl	4023e0 <strlen@plt>
  41342c:	cmp	x0, #0x10
  413430:	b.cc	413440 <ferror@plt+0x10950>  // b.lo, b.ul, b.last
  413434:	mov	w8, #0xffffffff            	// #-1
  413438:	stur	w8, [x29, #-4]
  41343c:	b	41344c <ferror@plt+0x1095c>
  413440:	ldr	x0, [sp]
  413444:	bl	41345c <ferror@plt+0x1096c>
  413448:	stur	w0, [x29, #-4]
  41344c:	ldur	w0, [x29, #-4]
  413450:	ldp	x29, x30, [sp, #16]
  413454:	add	sp, sp, #0x20
  413458:	ret
  41345c:	sub	sp, sp, #0x20
  413460:	stp	x29, x30, [sp, #16]
  413464:	add	x29, sp, #0x10
  413468:	str	x0, [sp]
  41346c:	ldr	x8, [sp]
  413470:	ldrb	w9, [x8]
  413474:	cbnz	w9, 413484 <ferror@plt+0x10994>
  413478:	mov	w8, #0xffffffff            	// #-1
  41347c:	stur	w8, [x29, #-4]
  413480:	b	4134dc <ferror@plt+0x109ec>
  413484:	ldr	x8, [sp]
  413488:	ldrb	w9, [x8]
  41348c:	cbz	w9, 4134d8 <ferror@plt+0x109e8>
  413490:	ldr	x8, [sp]
  413494:	ldrb	w9, [x8]
  413498:	cmp	w9, #0x2f
  41349c:	b.eq	4134bc <ferror@plt+0x109cc>  // b.none
  4134a0:	bl	4027e0 <__ctype_b_loc@plt>
  4134a4:	ldr	x8, [x0]
  4134a8:	ldr	x9, [sp]
  4134ac:	ldrb	w10, [x9]
  4134b0:	ldrh	w10, [x8, w10, sxtw #1]
  4134b4:	and	w10, w10, #0x2000
  4134b8:	cbz	w10, 4134c8 <ferror@plt+0x109d8>
  4134bc:	mov	w8, #0xffffffff            	// #-1
  4134c0:	stur	w8, [x29, #-4]
  4134c4:	b	4134dc <ferror@plt+0x109ec>
  4134c8:	ldr	x8, [sp]
  4134cc:	add	x8, x8, #0x1
  4134d0:	str	x8, [sp]
  4134d4:	b	413484 <ferror@plt+0x10994>
  4134d8:	stur	wzr, [x29, #-4]
  4134dc:	ldur	w0, [x29, #-4]
  4134e0:	ldp	x29, x30, [sp, #16]
  4134e4:	add	sp, sp, #0x20
  4134e8:	ret
  4134ec:	sub	sp, sp, #0x20
  4134f0:	stp	x29, x30, [sp, #16]
  4134f4:	add	x29, sp, #0x10
  4134f8:	str	x0, [sp, #8]
  4134fc:	ldr	x0, [sp, #8]
  413500:	bl	41345c <ferror@plt+0x1096c>
  413504:	ldp	x29, x30, [sp, #16]
  413508:	add	sp, sp, #0x20
  41350c:	ret
  413510:	sub	sp, sp, #0x30
  413514:	stp	x29, x30, [sp, #32]
  413518:	add	x29, sp, #0x20
  41351c:	stur	x0, [x29, #-8]
  413520:	str	x1, [sp, #16]
  413524:	ldr	x0, [sp, #16]
  413528:	bl	413414 <ferror@plt+0x10924>
  41352c:	str	w0, [sp, #12]
  413530:	ldr	w8, [sp, #12]
  413534:	cbnz	w8, 413548 <ferror@plt+0x10a58>
  413538:	ldur	x0, [x29, #-8]
  41353c:	ldr	x1, [sp, #16]
  413540:	mov	x2, #0x10                  	// #16
  413544:	bl	402a10 <strncpy@plt>
  413548:	ldr	w0, [sp, #12]
  41354c:	ldp	x29, x30, [sp, #32]
  413550:	add	sp, sp, #0x30
  413554:	ret
  413558:	sub	sp, sp, #0x30
  41355c:	stp	x29, x30, [sp, #32]
  413560:	add	x29, sp, #0x20
  413564:	stur	w0, [x29, #-12]
  413568:	str	x1, [sp, #8]
  41356c:	ldr	x8, [sp, #8]
  413570:	cbz	x8, 413584 <ferror@plt+0x10a94>
  413574:	ldr	x0, [sp, #8]
  413578:	bl	4135e0 <ferror@plt+0x10af0>
  41357c:	str	x0, [sp]
  413580:	b	4135b0 <ferror@plt+0x10ac0>
  413584:	adrp	x8, 434000 <ferror@plt+0x31510>
  413588:	ldr	x8, [x8, #3984]
  41358c:	ldr	x0, [x8]
  413590:	ldur	w2, [x29, #-12]
  413594:	adrp	x1, 423000 <ferror@plt+0x20510>
  413598:	add	x1, x1, #0x8fb
  41359c:	bl	402ab0 <fprintf@plt>
  4135a0:	ldur	w9, [x29, #-12]
  4135a4:	mov	w0, w9
  4135a8:	bl	4177d4 <ferror@plt+0x14ce4>
  4135ac:	str	x0, [sp]
  4135b0:	ldr	x0, [sp]
  4135b4:	bl	413414 <ferror@plt+0x10924>
  4135b8:	cbz	w0, 4135c8 <ferror@plt+0x10ad8>
  4135bc:	mov	x8, xzr
  4135c0:	stur	x8, [x29, #-8]
  4135c4:	b	4135d0 <ferror@plt+0x10ae0>
  4135c8:	ldr	x8, [sp]
  4135cc:	stur	x8, [x29, #-8]
  4135d0:	ldur	x0, [x29, #-8]
  4135d4:	ldp	x29, x30, [sp, #32]
  4135d8:	add	sp, sp, #0x30
  4135dc:	ret
  4135e0:	sub	sp, sp, #0x10
  4135e4:	str	x0, [sp, #8]
  4135e8:	ldr	x8, [sp, #8]
  4135ec:	add	x0, x8, #0x4
  4135f0:	add	sp, sp, #0x10
  4135f4:	ret
  4135f8:	sub	sp, sp, #0x20
  4135fc:	str	x0, [sp, #16]
  413600:	str	x1, [sp, #8]
  413604:	ldr	x8, [sp, #16]
  413608:	ldrb	w9, [x8]
  41360c:	cbnz	w9, 413620 <ferror@plt+0x10b30>
  413610:	mov	w8, #0x1                   	// #1
  413614:	and	w8, w8, #0x1
  413618:	strb	w8, [sp, #31]
  41361c:	b	41369c <ferror@plt+0x10bac>
  413620:	ldr	x8, [sp, #8]
  413624:	ldrb	w9, [x8]
  413628:	mov	w10, #0x0                   	// #0
  41362c:	str	w10, [sp, #4]
  413630:	cbz	w9, 413650 <ferror@plt+0x10b60>
  413634:	ldr	x8, [sp, #16]
  413638:	ldrb	w9, [x8]
  41363c:	ldr	x8, [sp, #8]
  413640:	ldrb	w10, [x8]
  413644:	cmp	w9, w10
  413648:	cset	w9, eq  // eq = none
  41364c:	str	w9, [sp, #4]
  413650:	ldr	w8, [sp, #4]
  413654:	tbnz	w8, #0, 41365c <ferror@plt+0x10b6c>
  413658:	b	413678 <ferror@plt+0x10b88>
  41365c:	ldr	x8, [sp, #16]
  413660:	add	x8, x8, #0x1
  413664:	str	x8, [sp, #16]
  413668:	ldr	x8, [sp, #8]
  41366c:	add	x8, x8, #0x1
  413670:	str	x8, [sp, #8]
  413674:	b	413620 <ferror@plt+0x10b30>
  413678:	ldr	x8, [sp, #16]
  41367c:	ldrb	w9, [x8]
  413680:	cmp	w9, #0x0
  413684:	cset	w9, ne  // ne = any
  413688:	mov	w10, #0x1                   	// #1
  41368c:	eor	w9, w9, #0x1
  413690:	eor	w9, w9, w10
  413694:	and	w9, w9, w10
  413698:	strb	w9, [sp, #31]
  41369c:	ldrb	w8, [sp, #31]
  4136a0:	and	w0, w8, #0x1
  4136a4:	add	sp, sp, #0x20
  4136a8:	ret
  4136ac:	sub	sp, sp, #0x50
  4136b0:	stp	x29, x30, [sp, #64]
  4136b4:	add	x29, sp, #0x40
  4136b8:	stur	x0, [x29, #-16]
  4136bc:	stur	x1, [x29, #-24]
  4136c0:	stur	w2, [x29, #-28]
  4136c4:	ldur	x8, [x29, #-16]
  4136c8:	add	x8, x8, #0x8
  4136cc:	str	x8, [sp, #24]
  4136d0:	ldur	x8, [x29, #-24]
  4136d4:	add	x8, x8, #0x8
  4136d8:	str	x8, [sp, #16]
  4136dc:	ldur	w9, [x29, #-28]
  4136e0:	asr	w9, w9, #5
  4136e4:	str	w9, [sp, #12]
  4136e8:	ldur	w9, [x29, #-28]
  4136ec:	and	w9, w9, #0x1f
  4136f0:	stur	w9, [x29, #-28]
  4136f4:	ldr	w9, [sp, #12]
  4136f8:	cbz	w9, 413728 <ferror@plt+0x10c38>
  4136fc:	ldr	x0, [sp, #24]
  413700:	ldr	x1, [sp, #16]
  413704:	ldr	w8, [sp, #12]
  413708:	lsl	w8, w8, #2
  41370c:	mov	w2, w8
  413710:	sxtw	x2, w2
  413714:	bl	4027b0 <memcmp@plt>
  413718:	cbz	w0, 413728 <ferror@plt+0x10c38>
  41371c:	mov	w8, #0xffffffff            	// #-1
  413720:	stur	w8, [x29, #-4]
  413724:	b	413794 <ferror@plt+0x10ca4>
  413728:	ldur	w8, [x29, #-28]
  41372c:	cbz	w8, 413790 <ferror@plt+0x10ca0>
  413730:	ldr	x8, [sp, #24]
  413734:	ldrsw	x9, [sp, #12]
  413738:	ldr	w10, [x8, x9, lsl #2]
  41373c:	str	w10, [sp, #8]
  413740:	ldr	x8, [sp, #16]
  413744:	ldrsw	x9, [sp, #12]
  413748:	ldr	w10, [x8, x9, lsl #2]
  41374c:	str	w10, [sp, #4]
  413750:	ldur	w10, [x29, #-28]
  413754:	mov	w11, #0x20                  	// #32
  413758:	subs	w10, w11, w10
  41375c:	mov	w11, #0xffffffff            	// #-1
  413760:	lsl	w0, w11, w10
  413764:	bl	402440 <htonl@plt>
  413768:	str	w0, [sp]
  41376c:	ldr	w10, [sp, #8]
  413770:	ldr	w11, [sp, #4]
  413774:	eor	w10, w10, w11
  413778:	ldr	w11, [sp]
  41377c:	and	w10, w10, w11
  413780:	cbz	w10, 413790 <ferror@plt+0x10ca0>
  413784:	mov	w8, #0x1                   	// #1
  413788:	stur	w8, [x29, #-4]
  41378c:	b	413794 <ferror@plt+0x10ca4>
  413790:	stur	wzr, [x29, #-4]
  413794:	ldur	w0, [x29, #-4]
  413798:	ldp	x29, x30, [sp, #64]
  41379c:	add	sp, sp, #0x50
  4137a0:	ret
  4137a4:	sub	sp, sp, #0x140
  4137a8:	stp	x29, x30, [sp, #288]
  4137ac:	str	x28, [sp, #304]
  4137b0:	add	x29, sp, #0x120
  4137b4:	stur	x0, [x29, #-16]
  4137b8:	stur	x1, [x29, #-24]
  4137bc:	ldur	x8, [x29, #-24]
  4137c0:	cbz	x8, 4137e4 <ferror@plt+0x10cf4>
  4137c4:	ldur	x8, [x29, #-16]
  4137c8:	ldrh	w9, [x8, #6]
  4137cc:	cbz	w9, 4137e4 <ferror@plt+0x10cf4>
  4137d0:	ldur	x8, [x29, #-16]
  4137d4:	ldrsh	w9, [x8, #4]
  4137d8:	cmp	w9, #0x0
  4137dc:	cset	w9, gt
  4137e0:	tbnz	w9, #0, 4137ec <ferror@plt+0x10cfc>
  4137e4:	stur	wzr, [x29, #-4]
  4137e8:	b	413828 <ferror@plt+0x10d38>
  4137ec:	ldur	x1, [x29, #-24]
  4137f0:	ldur	x8, [x29, #-16]
  4137f4:	ldrh	w2, [x8, #6]
  4137f8:	mov	x0, sp
  4137fc:	bl	412fb8 <ferror@plt+0x104c8>
  413800:	cbz	w0, 413810 <ferror@plt+0x10d20>
  413804:	mov	w8, #0xffffffff            	// #-1
  413808:	stur	w8, [x29, #-4]
  41380c:	b	413828 <ferror@plt+0x10d38>
  413810:	ldur	x1, [x29, #-16]
  413814:	ldur	x8, [x29, #-16]
  413818:	ldrsh	w2, [x8, #4]
  41381c:	mov	x0, sp
  413820:	bl	4136ac <ferror@plt+0x10bbc>
  413824:	stur	w0, [x29, #-4]
  413828:	ldur	w0, [x29, #-4]
  41382c:	ldr	x28, [sp, #304]
  413830:	ldp	x29, x30, [sp, #288]
  413834:	add	sp, sp, #0x140
  413838:	ret
  41383c:	stp	x29, x30, [sp, #-32]!
  413840:	str	x28, [sp, #16]
  413844:	mov	x29, sp
  413848:	sub	sp, sp, #0x430
  41384c:	adrp	x0, 423000 <ferror@plt+0x20510>
  413850:	add	x0, x0, #0x927
  413854:	str	wzr, [sp, #40]
  413858:	bl	402a80 <getenv@plt>
  41385c:	cbz	x0, 413898 <ferror@plt+0x10da8>
  413860:	adrp	x0, 423000 <ferror@plt+0x20510>
  413864:	add	x0, x0, #0x927
  413868:	bl	402a80 <getenv@plt>
  41386c:	bl	4025b0 <atoi@plt>
  413870:	str	w0, [sp, #20]
  413874:	cbz	w0, 413884 <ferror@plt+0x10d94>
  413878:	ldr	w8, [sp, #20]
  41387c:	str	w8, [sp, #16]
  413880:	b	41388c <ferror@plt+0x10d9c>
  413884:	mov	w8, #0x64                  	// #100
  413888:	str	w8, [sp, #16]
  41388c:	ldr	w8, [sp, #16]
  413890:	stur	w8, [x29, #-4]
  413894:	b	4139a4 <ferror@plt+0x10eb4>
  413898:	adrp	x0, 423000 <ferror@plt+0x20510>
  41389c:	add	x0, x0, #0x92a
  4138a0:	bl	402a80 <getenv@plt>
  4138a4:	cbz	x0, 4138d8 <ferror@plt+0x10de8>
  4138a8:	adrp	x0, 423000 <ferror@plt+0x20510>
  4138ac:	add	x0, x0, #0x92a
  4138b0:	bl	402a80 <getenv@plt>
  4138b4:	add	x8, sp, #0x2c
  4138b8:	str	x0, [sp, #8]
  4138bc:	mov	x0, x8
  4138c0:	mov	x1, #0x3ff                 	// #1023
  4138c4:	adrp	x2, 422000 <ferror@plt+0x1f510>
  4138c8:	add	x2, x2, #0x455
  4138cc:	ldr	x3, [sp, #8]
  4138d0:	bl	402560 <snprintf@plt>
  4138d4:	b	413928 <ferror@plt+0x10e38>
  4138d8:	adrp	x0, 421000 <ferror@plt+0x1e510>
  4138dc:	add	x0, x0, #0x475
  4138e0:	bl	402a80 <getenv@plt>
  4138e4:	cbz	x0, 413918 <ferror@plt+0x10e28>
  4138e8:	adrp	x0, 421000 <ferror@plt+0x1e510>
  4138ec:	add	x0, x0, #0x475
  4138f0:	bl	402a80 <getenv@plt>
  4138f4:	add	x8, sp, #0x2c
  4138f8:	str	x0, [sp]
  4138fc:	mov	x0, x8
  413900:	mov	x1, #0x3ff                 	// #1023
  413904:	adrp	x2, 423000 <ferror@plt+0x20510>
  413908:	add	x2, x2, #0x93a
  41390c:	ldr	x3, [sp]
  413910:	bl	402560 <snprintf@plt>
  413914:	b	413928 <ferror@plt+0x10e38>
  413918:	add	x0, sp, #0x2c
  41391c:	adrp	x1, 423000 <ferror@plt+0x20510>
  413920:	add	x1, x1, #0x948
  413924:	bl	402910 <strcpy@plt>
  413928:	add	x0, sp, #0x2c
  41392c:	adrp	x1, 424000 <ferror@plt+0x21510>
  413930:	add	x1, x1, #0xa8
  413934:	bl	402930 <fopen64@plt>
  413938:	str	x0, [sp, #32]
  41393c:	ldr	x8, [sp, #32]
  413940:	cbz	x8, 413988 <ferror@plt+0x10e98>
  413944:	ldr	x0, [sp, #32]
  413948:	adrp	x1, 423000 <ferror@plt+0x20510>
  41394c:	add	x1, x1, #0x959
  413950:	add	x2, sp, #0x1c
  413954:	add	x3, sp, #0x18
  413958:	bl	402610 <__isoc99_fscanf@plt>
  41395c:	cmp	w0, #0x2
  413960:	b.ne	413980 <ferror@plt+0x10e90>  // b.any
  413964:	ldr	w8, [sp, #28]
  413968:	mov	w9, #0x4240                	// #16960
  41396c:	movk	w9, #0xf, lsl #16
  413970:	cmp	w8, w9
  413974:	b.ne	413980 <ferror@plt+0x10e90>  // b.any
  413978:	ldr	w8, [sp, #24]
  41397c:	str	w8, [sp, #40]
  413980:	ldr	x0, [sp, #32]
  413984:	bl	4025a0 <fclose@plt>
  413988:	ldr	w8, [sp, #40]
  41398c:	cbz	w8, 41399c <ferror@plt+0x10eac>
  413990:	ldr	w8, [sp, #40]
  413994:	stur	w8, [x29, #-4]
  413998:	b	4139a4 <ferror@plt+0x10eb4>
  41399c:	mov	w8, #0x64                  	// #100
  4139a0:	stur	w8, [x29, #-4]
  4139a4:	ldur	w0, [x29, #-4]
  4139a8:	add	sp, sp, #0x430
  4139ac:	ldr	x28, [sp, #16]
  4139b0:	ldp	x29, x30, [sp], #32
  4139b4:	ret
  4139b8:	stp	x29, x30, [sp, #-16]!
  4139bc:	mov	x29, sp
  4139c0:	mov	w0, #0x2                   	// #2
  4139c4:	bl	402970 <sysconf@plt>
  4139c8:	ldp	x29, x30, [sp], #16
  4139cc:	ret
  4139d0:	sub	sp, sp, #0x50
  4139d4:	stp	x29, x30, [sp, #64]
  4139d8:	add	x29, sp, #0x40
  4139dc:	stur	w0, [x29, #-12]
  4139e0:	stur	w1, [x29, #-16]
  4139e4:	stur	x2, [x29, #-24]
  4139e8:	str	x3, [sp, #32]
  4139ec:	str	w4, [sp, #28]
  4139f0:	ldur	w8, [x29, #-12]
  4139f4:	subs	w8, w8, #0x2
  4139f8:	mov	w9, w8
  4139fc:	ubfx	x9, x9, #0, #32
  413a00:	cmp	x9, #0x1a
  413a04:	str	x9, [sp, #8]
  413a08:	b.hi	413aec <ferror@plt+0x10ffc>  // b.pmore
  413a0c:	adrp	x8, 423000 <ferror@plt+0x20510>
  413a10:	add	x8, x8, #0x5e8
  413a14:	ldr	x11, [sp, #8]
  413a18:	ldrsw	x10, [x8, x11, lsl #2]
  413a1c:	add	x9, x8, x10
  413a20:	br	x9
  413a24:	ldur	w0, [x29, #-12]
  413a28:	ldur	x1, [x29, #-24]
  413a2c:	ldr	x2, [sp, #32]
  413a30:	ldr	w3, [sp, #28]
  413a34:	bl	402ad0 <inet_ntop@plt>
  413a38:	stur	x0, [x29, #-8]
  413a3c:	b	413af8 <ferror@plt+0x11008>
  413a40:	ldur	w0, [x29, #-12]
  413a44:	ldur	x1, [x29, #-24]
  413a48:	ldr	x2, [sp, #32]
  413a4c:	ldrsw	x3, [sp, #28]
  413a50:	bl	41a898 <ferror@plt+0x17da8>
  413a54:	stur	x0, [x29, #-8]
  413a58:	b	413af8 <ferror@plt+0x11008>
  413a5c:	ldur	x0, [x29, #-24]
  413a60:	ldur	w1, [x29, #-16]
  413a64:	ldr	x3, [sp, #32]
  413a68:	ldr	w4, [sp, #28]
  413a6c:	mov	w2, #0xffff                	// #65535
  413a70:	bl	418770 <ferror@plt+0x15c80>
  413a74:	stur	x0, [x29, #-8]
  413a78:	b	413af8 <ferror@plt+0x11008>
  413a7c:	ldur	x8, [x29, #-24]
  413a80:	str	x8, [sp, #16]
  413a84:	ldr	x8, [sp, #16]
  413a88:	ldrh	w9, [x8]
  413a8c:	cmp	w9, #0x2
  413a90:	str	w9, [sp, #4]
  413a94:	b.eq	413aac <ferror@plt+0x10fbc>  // b.none
  413a98:	b	413a9c <ferror@plt+0x10fac>
  413a9c:	ldr	w8, [sp, #4]
  413aa0:	cmp	w8, #0xa
  413aa4:	b.eq	413acc <ferror@plt+0x10fdc>  // b.none
  413aa8:	b	413aec <ferror@plt+0x10ffc>
  413aac:	ldr	x8, [sp, #16]
  413ab0:	add	x1, x8, #0x4
  413ab4:	ldr	x2, [sp, #32]
  413ab8:	ldr	w3, [sp, #28]
  413abc:	mov	w0, #0x2                   	// #2
  413ac0:	bl	402ad0 <inet_ntop@plt>
  413ac4:	stur	x0, [x29, #-8]
  413ac8:	b	413af8 <ferror@plt+0x11008>
  413acc:	ldr	x8, [sp, #16]
  413ad0:	add	x1, x8, #0x8
  413ad4:	ldr	x2, [sp, #32]
  413ad8:	ldr	w3, [sp, #28]
  413adc:	mov	w0, #0xa                   	// #10
  413ae0:	bl	402ad0 <inet_ntop@plt>
  413ae4:	stur	x0, [x29, #-8]
  413ae8:	b	413af8 <ferror@plt+0x11008>
  413aec:	adrp	x8, 422000 <ferror@plt+0x1f510>
  413af0:	add	x8, x8, #0x463
  413af4:	stur	x8, [x29, #-8]
  413af8:	ldur	x0, [x29, #-8]
  413afc:	ldp	x29, x30, [sp, #64]
  413b00:	add	sp, sp, #0x50
  413b04:	ret
  413b08:	sub	sp, sp, #0x20
  413b0c:	stp	x29, x30, [sp, #16]
  413b10:	add	x29, sp, #0x10
  413b14:	adrp	x3, 43b000 <stdin@@GLIBC_2.17+0x2168>
  413b18:	add	x3, x3, #0xc40
  413b1c:	mov	w4, #0x100                 	// #256
  413b20:	stur	w0, [x29, #-4]
  413b24:	str	w1, [sp, #8]
  413b28:	str	x2, [sp]
  413b2c:	ldur	w0, [x29, #-4]
  413b30:	ldr	w1, [sp, #8]
  413b34:	ldr	x2, [sp]
  413b38:	bl	4139d0 <ferror@plt+0x10ee0>
  413b3c:	ldp	x29, x30, [sp, #16]
  413b40:	add	sp, sp, #0x20
  413b44:	ret
  413b48:	sub	sp, sp, #0x20
  413b4c:	stp	x29, x30, [sp, #16]
  413b50:	add	x29, sp, #0x10
  413b54:	adrp	x1, 421000 <ferror@plt+0x1e510>
  413b58:	add	x1, x1, #0x21c
  413b5c:	str	x0, [sp, #8]
  413b60:	str	wzr, [sp, #4]
  413b64:	ldr	x0, [sp, #8]
  413b68:	bl	4027d0 <strcmp@plt>
  413b6c:	cbnz	w0, 413b7c <ferror@plt+0x1108c>
  413b70:	mov	w8, #0x2                   	// #2
  413b74:	str	w8, [sp, #4]
  413b78:	b	413c18 <ferror@plt+0x11128>
  413b7c:	ldr	x0, [sp, #8]
  413b80:	adrp	x1, 421000 <ferror@plt+0x1e510>
  413b84:	add	x1, x1, #0x221
  413b88:	bl	4027d0 <strcmp@plt>
  413b8c:	cbnz	w0, 413b9c <ferror@plt+0x110ac>
  413b90:	mov	w8, #0xa                   	// #10
  413b94:	str	w8, [sp, #4]
  413b98:	b	413c18 <ferror@plt+0x11128>
  413b9c:	ldr	x0, [sp, #8]
  413ba0:	adrp	x1, 422000 <ferror@plt+0x1f510>
  413ba4:	add	x1, x1, #0xdc4
  413ba8:	bl	4027d0 <strcmp@plt>
  413bac:	cbnz	w0, 413bbc <ferror@plt+0x110cc>
  413bb0:	mov	w8, #0x11                  	// #17
  413bb4:	str	w8, [sp, #4]
  413bb8:	b	413c18 <ferror@plt+0x11128>
  413bbc:	ldr	x0, [sp, #8]
  413bc0:	adrp	x1, 423000 <ferror@plt+0x20510>
  413bc4:	add	x1, x1, #0x96c
  413bc8:	bl	4027d0 <strcmp@plt>
  413bcc:	cbnz	w0, 413bdc <ferror@plt+0x110ec>
  413bd0:	mov	w8, #0x4                   	// #4
  413bd4:	str	w8, [sp, #4]
  413bd8:	b	413c18 <ferror@plt+0x11128>
  413bdc:	ldr	x0, [sp, #8]
  413be0:	adrp	x1, 423000 <ferror@plt+0x20510>
  413be4:	add	x1, x1, #0x970
  413be8:	bl	4027d0 <strcmp@plt>
  413bec:	cbnz	w0, 413bfc <ferror@plt+0x1110c>
  413bf0:	mov	w8, #0x1c                  	// #28
  413bf4:	str	w8, [sp, #4]
  413bf8:	b	413c18 <ferror@plt+0x11128>
  413bfc:	ldr	x0, [sp, #8]
  413c00:	adrp	x1, 423000 <ferror@plt+0x20510>
  413c04:	add	x1, x1, #0x975
  413c08:	bl	4027d0 <strcmp@plt>
  413c0c:	cbnz	w0, 413c18 <ferror@plt+0x11128>
  413c10:	mov	w8, #0x7                   	// #7
  413c14:	str	w8, [sp, #4]
  413c18:	ldr	w0, [sp, #4]
  413c1c:	ldp	x29, x30, [sp, #16]
  413c20:	add	sp, sp, #0x20
  413c24:	ret
  413c28:	sub	sp, sp, #0x10
  413c2c:	str	w0, [sp, #4]
  413c30:	ldr	w8, [sp, #4]
  413c34:	cmp	w8, #0x2
  413c38:	b.ne	413c4c <ferror@plt+0x1115c>  // b.any
  413c3c:	adrp	x8, 421000 <ferror@plt+0x1e510>
  413c40:	add	x8, x8, #0x21c
  413c44:	str	x8, [sp, #8]
  413c48:	b	413ce4 <ferror@plt+0x111f4>
  413c4c:	ldr	w8, [sp, #4]
  413c50:	cmp	w8, #0xa
  413c54:	b.ne	413c68 <ferror@plt+0x11178>  // b.any
  413c58:	adrp	x8, 421000 <ferror@plt+0x1e510>
  413c5c:	add	x8, x8, #0x221
  413c60:	str	x8, [sp, #8]
  413c64:	b	413ce4 <ferror@plt+0x111f4>
  413c68:	ldr	w8, [sp, #4]
  413c6c:	cmp	w8, #0x11
  413c70:	b.ne	413c84 <ferror@plt+0x11194>  // b.any
  413c74:	adrp	x8, 422000 <ferror@plt+0x1f510>
  413c78:	add	x8, x8, #0xdc4
  413c7c:	str	x8, [sp, #8]
  413c80:	b	413ce4 <ferror@plt+0x111f4>
  413c84:	ldr	w8, [sp, #4]
  413c88:	cmp	w8, #0x4
  413c8c:	b.ne	413ca0 <ferror@plt+0x111b0>  // b.any
  413c90:	adrp	x8, 423000 <ferror@plt+0x20510>
  413c94:	add	x8, x8, #0x96c
  413c98:	str	x8, [sp, #8]
  413c9c:	b	413ce4 <ferror@plt+0x111f4>
  413ca0:	ldr	w8, [sp, #4]
  413ca4:	cmp	w8, #0x1c
  413ca8:	b.ne	413cbc <ferror@plt+0x111cc>  // b.any
  413cac:	adrp	x8, 423000 <ferror@plt+0x20510>
  413cb0:	add	x8, x8, #0x970
  413cb4:	str	x8, [sp, #8]
  413cb8:	b	413ce4 <ferror@plt+0x111f4>
  413cbc:	ldr	w8, [sp, #4]
  413cc0:	cmp	w8, #0x7
  413cc4:	b.ne	413cd8 <ferror@plt+0x111e8>  // b.any
  413cc8:	adrp	x8, 423000 <ferror@plt+0x20510>
  413ccc:	add	x8, x8, #0x975
  413cd0:	str	x8, [sp, #8]
  413cd4:	b	413ce4 <ferror@plt+0x111f4>
  413cd8:	adrp	x8, 422000 <ferror@plt+0x1f510>
  413cdc:	add	x8, x8, #0x463
  413ce0:	str	x8, [sp, #8]
  413ce4:	ldr	x0, [sp, #8]
  413ce8:	add	sp, sp, #0x10
  413cec:	ret
  413cf0:	sub	sp, sp, #0x50
  413cf4:	stp	x29, x30, [sp, #64]
  413cf8:	add	x29, sp, #0x40
  413cfc:	adrp	x8, 434000 <ferror@plt+0x31510>
  413d00:	ldr	x8, [x8, #4064]
  413d04:	stur	w0, [x29, #-12]
  413d08:	stur	w1, [x29, #-16]
  413d0c:	stur	x2, [x29, #-24]
  413d10:	str	x3, [sp, #32]
  413d14:	str	w4, [sp, #28]
  413d18:	ldr	w9, [x8]
  413d1c:	cbz	w9, 413d84 <ferror@plt+0x11294>
  413d20:	ldur	w8, [x29, #-16]
  413d24:	cmp	w8, #0x0
  413d28:	cset	w8, gt
  413d2c:	tbnz	w8, #0, 413d40 <ferror@plt+0x11250>
  413d30:	ldur	w0, [x29, #-12]
  413d34:	bl	413db0 <ferror@plt+0x112c0>
  413d38:	str	w0, [sp, #12]
  413d3c:	b	413d48 <ferror@plt+0x11258>
  413d40:	ldur	w8, [x29, #-16]
  413d44:	str	w8, [sp, #12]
  413d48:	ldr	w8, [sp, #12]
  413d4c:	stur	w8, [x29, #-16]
  413d50:	ldur	w8, [x29, #-16]
  413d54:	cmp	w8, #0x0
  413d58:	cset	w8, le
  413d5c:	tbnz	w8, #0, 413d84 <ferror@plt+0x11294>
  413d60:	ldur	x0, [x29, #-24]
  413d64:	ldur	w1, [x29, #-16]
  413d68:	ldur	w2, [x29, #-12]
  413d6c:	bl	413de4 <ferror@plt+0x112f4>
  413d70:	str	x0, [sp, #16]
  413d74:	cbz	x0, 413d84 <ferror@plt+0x11294>
  413d78:	ldr	x8, [sp, #16]
  413d7c:	stur	x8, [x29, #-8]
  413d80:	b	413da0 <ferror@plt+0x112b0>
  413d84:	ldur	w0, [x29, #-12]
  413d88:	ldur	w1, [x29, #-16]
  413d8c:	ldur	x2, [x29, #-24]
  413d90:	ldr	x3, [sp, #32]
  413d94:	ldr	w4, [sp, #28]
  413d98:	bl	4139d0 <ferror@plt+0x10ee0>
  413d9c:	stur	x0, [x29, #-8]
  413da0:	ldur	x0, [x29, #-8]
  413da4:	ldp	x29, x30, [sp, #64]
  413da8:	add	sp, sp, #0x50
  413dac:	ret
  413db0:	sub	sp, sp, #0x20
  413db4:	stp	x29, x30, [sp, #16]
  413db8:	add	x29, sp, #0x10
  413dbc:	mov	w8, #0x8                   	// #8
  413dc0:	stur	w0, [x29, #-4]
  413dc4:	ldur	w0, [x29, #-4]
  413dc8:	str	w8, [sp, #8]
  413dcc:	bl	412c60 <ferror@plt+0x10170>
  413dd0:	ldr	w8, [sp, #8]
  413dd4:	sdiv	w0, w0, w8
  413dd8:	ldp	x29, x30, [sp, #16]
  413ddc:	add	sp, sp, #0x20
  413de0:	ret
  413de4:	sub	sp, sp, #0x60
  413de8:	stp	x29, x30, [sp, #80]
  413dec:	add	x29, sp, #0x50
  413df0:	adrp	x8, 43b000 <stdin@@GLIBC_2.17+0x2168>
  413df4:	add	x8, x8, #0xe48
  413df8:	stur	x0, [x29, #-16]
  413dfc:	stur	w1, [x29, #-20]
  413e00:	stur	w2, [x29, #-24]
  413e04:	ldur	w9, [x29, #-24]
  413e08:	cmp	w9, #0xa
  413e0c:	str	x8, [sp, #24]
  413e10:	b.ne	413e68 <ferror@plt+0x11378>  // b.any
  413e14:	ldur	x8, [x29, #-16]
  413e18:	ldr	w9, [x8]
  413e1c:	cbnz	w9, 413e68 <ferror@plt+0x11378>
  413e20:	ldur	x8, [x29, #-16]
  413e24:	ldr	w9, [x8, #4]
  413e28:	cbnz	w9, 413e68 <ferror@plt+0x11378>
  413e2c:	ldur	x8, [x29, #-16]
  413e30:	ldr	w9, [x8, #8]
  413e34:	mov	w0, #0xffff                	// #65535
  413e38:	str	w9, [sp, #20]
  413e3c:	bl	402440 <htonl@plt>
  413e40:	ldr	w9, [sp, #20]
  413e44:	cmp	w9, w0
  413e48:	b.ne	413e68 <ferror@plt+0x11378>  // b.any
  413e4c:	mov	w8, #0x2                   	// #2
  413e50:	stur	w8, [x29, #-24]
  413e54:	ldur	x9, [x29, #-16]
  413e58:	add	x9, x9, #0xc
  413e5c:	stur	x9, [x29, #-16]
  413e60:	mov	w8, #0x4                   	// #4
  413e64:	stur	w8, [x29, #-20]
  413e68:	ldur	x8, [x29, #-16]
  413e6c:	ldursw	x9, [x29, #-20]
  413e70:	add	x8, x8, x9
  413e74:	ldur	w10, [x8, #-4]
  413e78:	mov	w11, #0x101                 	// #257
  413e7c:	udiv	w12, w10, w11
  413e80:	mul	w11, w12, w11
  413e84:	subs	w10, w10, w11
  413e88:	str	w10, [sp, #36]
  413e8c:	ldr	w10, [sp, #36]
  413e90:	mov	w8, w10
  413e94:	mov	x9, #0x8                   	// #8
  413e98:	mul	x8, x9, x8
  413e9c:	ldr	x9, [sp, #24]
  413ea0:	add	x8, x9, x8
  413ea4:	ldr	x8, [x8]
  413ea8:	stur	x8, [x29, #-32]
  413eac:	ldur	x8, [x29, #-32]
  413eb0:	cbz	x8, 413f14 <ferror@plt+0x11424>
  413eb4:	ldur	x8, [x29, #-32]
  413eb8:	ldrh	w9, [x8, #22]
  413ebc:	ldur	w10, [x29, #-24]
  413ec0:	cmp	w9, w10
  413ec4:	b.ne	413f04 <ferror@plt+0x11414>  // b.any
  413ec8:	ldur	x8, [x29, #-32]
  413ecc:	ldrh	w9, [x8, #18]
  413ed0:	ldur	w10, [x29, #-20]
  413ed4:	cmp	w9, w10
  413ed8:	b.ne	413f04 <ferror@plt+0x11414>  // b.any
  413edc:	ldur	x8, [x29, #-32]
  413ee0:	add	x0, x8, #0x18
  413ee4:	ldur	x1, [x29, #-16]
  413ee8:	ldursw	x2, [x29, #-20]
  413eec:	bl	4027b0 <memcmp@plt>
  413ef0:	cbnz	w0, 413f04 <ferror@plt+0x11414>
  413ef4:	ldur	x8, [x29, #-32]
  413ef8:	ldr	x8, [x8, #8]
  413efc:	stur	x8, [x29, #-8]
  413f00:	b	414024 <ferror@plt+0x11534>
  413f04:	ldur	x8, [x29, #-32]
  413f08:	ldr	x8, [x8]
  413f0c:	stur	x8, [x29, #-32]
  413f10:	b	413eac <ferror@plt+0x113bc>
  413f14:	mov	x0, #0x118                 	// #280
  413f18:	bl	4025e0 <malloc@plt>
  413f1c:	stur	x0, [x29, #-32]
  413f20:	ldur	x8, [x29, #-32]
  413f24:	cbnz	x8, 413f34 <ferror@plt+0x11444>
  413f28:	mov	x8, xzr
  413f2c:	stur	x8, [x29, #-8]
  413f30:	b	414024 <ferror@plt+0x11534>
  413f34:	ldur	w8, [x29, #-24]
  413f38:	ldur	x9, [x29, #-32]
  413f3c:	strh	w8, [x9, #22]
  413f40:	ldur	w8, [x29, #-20]
  413f44:	ldur	x9, [x29, #-32]
  413f48:	strh	w8, [x9, #18]
  413f4c:	ldur	x9, [x29, #-32]
  413f50:	mov	x10, #0x8                   	// #8
  413f54:	mov	x11, xzr
  413f58:	str	x11, [x9, #8]
  413f5c:	ldur	x9, [x29, #-32]
  413f60:	add	x0, x9, #0x18
  413f64:	ldur	x1, [x29, #-16]
  413f68:	ldursw	x2, [x29, #-20]
  413f6c:	str	x10, [sp, #8]
  413f70:	bl	4023b0 <memcpy@plt>
  413f74:	ldr	w8, [sp, #36]
  413f78:	mov	w9, w8
  413f7c:	ldr	x10, [sp, #8]
  413f80:	mul	x9, x10, x9
  413f84:	ldr	x11, [sp, #24]
  413f88:	add	x9, x11, x9
  413f8c:	ldr	x9, [x9]
  413f90:	ldur	x12, [x29, #-32]
  413f94:	str	x9, [x12]
  413f98:	ldur	x9, [x29, #-32]
  413f9c:	ldr	w8, [sp, #36]
  413fa0:	mov	w12, w8
  413fa4:	mul	x12, x10, x12
  413fa8:	add	x12, x11, x12
  413fac:	str	x9, [x12]
  413fb0:	adrp	x9, 43b000 <stdin@@GLIBC_2.17+0x2168>
  413fb4:	add	x9, x9, #0xe40
  413fb8:	ldr	w8, [x9]
  413fbc:	add	w8, w8, #0x1
  413fc0:	str	w8, [x9]
  413fc4:	cmp	w8, #0x1
  413fc8:	b.ne	413fd4 <ferror@plt+0x114e4>  // b.any
  413fcc:	mov	w0, #0x1                   	// #1
  413fd0:	bl	402490 <sethostent@plt>
  413fd4:	adrp	x8, 434000 <ferror@plt+0x31510>
  413fd8:	ldr	x8, [x8, #4016]
  413fdc:	ldr	x0, [x8]
  413fe0:	bl	4028f0 <fflush@plt>
  413fe4:	ldur	x8, [x29, #-16]
  413fe8:	ldur	w1, [x29, #-20]
  413fec:	ldur	w2, [x29, #-24]
  413ff0:	mov	x0, x8
  413ff4:	bl	402830 <gethostbyaddr@plt>
  413ff8:	str	x0, [sp, #40]
  413ffc:	ldr	x8, [sp, #40]
  414000:	cbz	x8, 414018 <ferror@plt+0x11528>
  414004:	ldr	x8, [sp, #40]
  414008:	ldr	x0, [x8]
  41400c:	bl	4026f0 <strdup@plt>
  414010:	ldur	x8, [x29, #-32]
  414014:	str	x0, [x8, #8]
  414018:	ldur	x8, [x29, #-32]
  41401c:	ldr	x8, [x8, #8]
  414020:	stur	x8, [x29, #-8]
  414024:	ldur	x0, [x29, #-8]
  414028:	ldp	x29, x30, [sp, #80]
  41402c:	add	sp, sp, #0x60
  414030:	ret
  414034:	sub	sp, sp, #0x20
  414038:	stp	x29, x30, [sp, #16]
  41403c:	add	x29, sp, #0x10
  414040:	adrp	x3, 43b000 <stdin@@GLIBC_2.17+0x2168>
  414044:	add	x3, x3, #0xd40
  414048:	mov	w4, #0x100                 	// #256
  41404c:	stur	w0, [x29, #-4]
  414050:	str	w1, [sp, #8]
  414054:	str	x2, [sp]
  414058:	ldur	w0, [x29, #-4]
  41405c:	ldr	w1, [sp, #8]
  414060:	ldr	x2, [sp]
  414064:	bl	413cf0 <ferror@plt+0x11200>
  414068:	ldp	x29, x30, [sp, #16]
  41406c:	add	sp, sp, #0x20
  414070:	ret
  414074:	sub	sp, sp, #0x40
  414078:	stp	x29, x30, [sp, #48]
  41407c:	add	x29, sp, #0x30
  414080:	stur	x0, [x29, #-8]
  414084:	stur	w1, [x29, #-12]
  414088:	str	x2, [sp, #24]
  41408c:	str	w3, [sp, #20]
  414090:	ldr	x8, [sp, #24]
  414094:	str	x8, [sp, #8]
  414098:	str	wzr, [sp, #4]
  41409c:	ldr	w8, [sp, #4]
  4140a0:	ldur	w9, [x29, #-12]
  4140a4:	cmp	w8, w9
  4140a8:	b.ge	414100 <ferror@plt+0x11610>  // b.tcont
  4140ac:	ldr	w8, [sp, #20]
  4140b0:	cmp	w8, #0x3
  4140b4:	b.ge	4140bc <ferror@plt+0x115cc>  // b.tcont
  4140b8:	b	414100 <ferror@plt+0x11610>
  4140bc:	ldr	x0, [sp, #8]
  4140c0:	ldur	x8, [x29, #-8]
  4140c4:	ldrsw	x9, [sp, #4]
  4140c8:	ldrb	w2, [x8, x9]
  4140cc:	adrp	x1, 423000 <ferror@plt+0x20510>
  4140d0:	add	x1, x1, #0xe59
  4140d4:	bl	4024f0 <sprintf@plt>
  4140d8:	ldr	x8, [sp, #8]
  4140dc:	add	x8, x8, #0x2
  4140e0:	str	x8, [sp, #8]
  4140e4:	ldr	w10, [sp, #20]
  4140e8:	subs	w10, w10, #0x2
  4140ec:	str	w10, [sp, #20]
  4140f0:	ldr	w8, [sp, #4]
  4140f4:	add	w8, w8, #0x1
  4140f8:	str	w8, [sp, #4]
  4140fc:	b	41409c <ferror@plt+0x115ac>
  414100:	ldr	x0, [sp, #24]
  414104:	ldp	x29, x30, [sp, #48]
  414108:	add	sp, sp, #0x40
  41410c:	ret
  414110:	sub	sp, sp, #0x70
  414114:	stp	x29, x30, [sp, #96]
  414118:	add	x29, sp, #0x60
  41411c:	mov	x8, #0x2                   	// #2
  414120:	stur	x0, [x29, #-16]
  414124:	stur	x1, [x29, #-24]
  414128:	stur	w2, [x29, #-28]
  41412c:	stur	x3, [x29, #-40]
  414130:	stur	wzr, [x29, #-44]
  414134:	ldur	x0, [x29, #-16]
  414138:	str	x8, [sp, #24]
  41413c:	bl	4023e0 <strlen@plt>
  414140:	ldr	x8, [sp, #24]
  414144:	udiv	x9, x0, x8
  414148:	mul	x9, x9, x8
  41414c:	subs	x9, x0, x9
  414150:	cbz	x9, 414160 <ferror@plt+0x11670>
  414154:	mov	x8, xzr
  414158:	stur	x8, [x29, #-8]
  41415c:	b	414258 <ferror@plt+0x11768>
  414160:	ldur	w8, [x29, #-44]
  414164:	ldur	w9, [x29, #-28]
  414168:	mov	w10, #0x0                   	// #0
  41416c:	cmp	w8, w9
  414170:	str	w10, [sp, #20]
  414174:	b.cs	41418c <ferror@plt+0x1169c>  // b.hs, b.nlast
  414178:	ldur	x0, [x29, #-16]
  41417c:	bl	4023e0 <strlen@plt>
  414180:	cmp	x0, #0x1
  414184:	cset	w8, hi  // hi = pmore
  414188:	str	w8, [sp, #20]
  41418c:	ldr	w8, [sp, #20]
  414190:	tbnz	w8, #0, 414198 <ferror@plt+0x116a8>
  414194:	b	41423c <ferror@plt+0x1174c>
  414198:	ldur	x1, [x29, #-16]
  41419c:	add	x8, sp, #0x21
  4141a0:	mov	x0, x8
  4141a4:	mov	x2, #0x2                   	// #2
  4141a8:	str	x8, [sp, #8]
  4141ac:	bl	402a10 <strncpy@plt>
  4141b0:	mov	w9, #0x0                   	// #0
  4141b4:	ldr	x8, [sp, #8]
  4141b8:	strb	w9, [x8, #2]
  4141bc:	bl	402a70 <__errno_location@plt>
  4141c0:	str	wzr, [x0]
  4141c4:	ldr	x0, [sp, #8]
  4141c8:	add	x1, sp, #0x28
  4141cc:	mov	w2, #0x10                  	// #16
  4141d0:	bl	4023d0 <strtoul@plt>
  4141d4:	str	w0, [sp, #36]
  4141d8:	bl	402a70 <__errno_location@plt>
  4141dc:	ldr	w9, [x0]
  4141e0:	cbnz	w9, 4141fc <ferror@plt+0x1170c>
  4141e4:	ldr	w8, [sp, #36]
  4141e8:	cmp	w8, #0xff
  4141ec:	b.hi	4141fc <ferror@plt+0x1170c>  // b.pmore
  4141f0:	ldr	x8, [sp, #40]
  4141f4:	ldrb	w9, [x8]
  4141f8:	cbz	w9, 414208 <ferror@plt+0x11718>
  4141fc:	mov	x8, xzr
  414200:	stur	x8, [x29, #-8]
  414204:	b	414258 <ferror@plt+0x11768>
  414208:	ldr	w8, [sp, #36]
  41420c:	ldur	x9, [x29, #-24]
  414210:	ldur	w10, [x29, #-44]
  414214:	mov	w11, w10
  414218:	mov	w10, w11
  41421c:	add	w10, w10, #0x1
  414220:	stur	w10, [x29, #-44]
  414224:	add	x9, x9, x11
  414228:	strb	w8, [x9]
  41422c:	ldur	x9, [x29, #-16]
  414230:	add	x9, x9, #0x2
  414234:	stur	x9, [x29, #-16]
  414238:	b	414160 <ferror@plt+0x11670>
  41423c:	ldur	x8, [x29, #-40]
  414240:	cbz	x8, 414250 <ferror@plt+0x11760>
  414244:	ldur	w8, [x29, #-44]
  414248:	ldur	x9, [x29, #-40]
  41424c:	str	w8, [x9]
  414250:	ldur	x8, [x29, #-24]
  414254:	stur	x8, [x29, #-8]
  414258:	ldur	x0, [x29, #-8]
  41425c:	ldp	x29, x30, [sp, #96]
  414260:	add	sp, sp, #0x70
  414264:	ret
  414268:	sub	sp, sp, #0x40
  41426c:	stp	x29, x30, [sp, #48]
  414270:	add	x29, sp, #0x30
  414274:	stur	x0, [x29, #-16]
  414278:	str	x1, [sp, #24]
  41427c:	str	w2, [sp, #20]
  414280:	str	wzr, [sp, #16]
  414284:	str	wzr, [sp, #12]
  414288:	ldr	w8, [sp, #16]
  41428c:	ldr	w9, [sp, #20]
  414290:	cmp	w8, w9
  414294:	b.ge	41434c <ferror@plt+0x1185c>  // b.tcont
  414298:	ldur	x8, [x29, #-16]
  41429c:	ldrsw	x9, [sp, #12]
  4142a0:	ldrb	w0, [x8, x9]
  4142a4:	bl	411938 <ferror@plt+0xee48>
  4142a8:	str	w0, [sp, #8]
  4142ac:	ldr	w10, [sp, #8]
  4142b0:	cmp	w10, #0x0
  4142b4:	cset	w10, ge  // ge = tcont
  4142b8:	tbnz	w10, #0, 4142c8 <ferror@plt+0x117d8>
  4142bc:	mov	w8, #0xffffffff            	// #-1
  4142c0:	stur	w8, [x29, #-4]
  4142c4:	b	414350 <ferror@plt+0x11860>
  4142c8:	ldr	w8, [sp, #8]
  4142cc:	lsl	w8, w8, #4
  4142d0:	ldr	x9, [sp, #24]
  4142d4:	ldrsw	x10, [sp, #16]
  4142d8:	add	x9, x9, x10
  4142dc:	strb	w8, [x9]
  4142e0:	ldur	x9, [x29, #-16]
  4142e4:	ldr	w8, [sp, #12]
  4142e8:	add	w8, w8, #0x1
  4142ec:	ldrb	w0, [x9, w8, sxtw]
  4142f0:	bl	411938 <ferror@plt+0xee48>
  4142f4:	str	w0, [sp, #8]
  4142f8:	ldr	w8, [sp, #8]
  4142fc:	cmp	w8, #0x0
  414300:	cset	w8, ge  // ge = tcont
  414304:	tbnz	w8, #0, 414314 <ferror@plt+0x11824>
  414308:	mov	w8, #0xffffffff            	// #-1
  41430c:	stur	w8, [x29, #-4]
  414310:	b	414350 <ferror@plt+0x11860>
  414314:	ldr	w8, [sp, #8]
  414318:	ldr	x9, [sp, #24]
  41431c:	ldrsw	x10, [sp, #16]
  414320:	add	x9, x9, x10
  414324:	ldrb	w11, [x9]
  414328:	orr	w8, w11, w8
  41432c:	strb	w8, [x9]
  414330:	ldr	w8, [sp, #16]
  414334:	add	w8, w8, #0x1
  414338:	str	w8, [sp, #16]
  41433c:	ldr	w8, [sp, #12]
  414340:	add	w8, w8, #0x2
  414344:	str	w8, [sp, #12]
  414348:	b	414288 <ferror@plt+0x11798>
  41434c:	stur	wzr, [x29, #-4]
  414350:	ldur	w0, [x29, #-4]
  414354:	ldp	x29, x30, [sp, #48]
  414358:	add	sp, sp, #0x40
  41435c:	ret
  414360:	sub	sp, sp, #0x60
  414364:	stp	x29, x30, [sp, #80]
  414368:	add	x29, sp, #0x50
  41436c:	adrp	x8, 422000 <ferror@plt+0x1f510>
  414370:	add	x8, x8, #0x22c
  414374:	sub	x9, x29, #0x10
  414378:	stur	x0, [x29, #-16]
  41437c:	stur	x1, [x29, #-24]
  414380:	stur	x2, [x29, #-32]
  414384:	str	x9, [sp, #40]
  414388:	str	xzr, [sp, #16]
  41438c:	str	x8, [sp, #8]
  414390:	str	wzr, [sp, #32]
  414394:	ldr	w8, [sp, #32]
  414398:	cmp	w8, #0x4
  41439c:	b.ge	414438 <ferror@plt+0x11948>  // b.tcont
  4143a0:	ldr	x8, [sp, #40]
  4143a4:	ldrsw	x9, [sp, #32]
  4143a8:	ldrh	w0, [x8, x9, lsl #1]
  4143ac:	bl	4025d0 <ntohs@plt>
  4143b0:	strh	w0, [sp, #38]
  4143b4:	ldr	w10, [sp, #32]
  4143b8:	cmp	w10, #0x3
  4143bc:	b.ne	4143cc <ferror@plt+0x118dc>  // b.any
  4143c0:	adrp	x8, 422000 <ferror@plt+0x1f510>
  4143c4:	add	x8, x8, #0x3e7
  4143c8:	str	x8, [sp, #8]
  4143cc:	ldur	x8, [x29, #-24]
  4143d0:	ldr	x9, [sp, #16]
  4143d4:	add	x0, x8, x9
  4143d8:	ldur	x8, [x29, #-32]
  4143dc:	ldr	x9, [sp, #16]
  4143e0:	subs	x1, x8, x9
  4143e4:	ldrh	w3, [sp, #38]
  4143e8:	ldr	x4, [sp, #8]
  4143ec:	adrp	x2, 423000 <ferror@plt+0x20510>
  4143f0:	add	x2, x2, #0x97c
  4143f4:	bl	402560 <snprintf@plt>
  4143f8:	str	w0, [sp, #28]
  4143fc:	ldr	w10, [sp, #28]
  414400:	cmp	w10, #0x0
  414404:	cset	w10, ge  // ge = tcont
  414408:	tbnz	w10, #0, 414418 <ferror@plt+0x11928>
  41440c:	ldr	w8, [sp, #28]
  414410:	stur	w8, [x29, #-4]
  414414:	b	414440 <ferror@plt+0x11950>
  414418:	ldrsw	x8, [sp, #28]
  41441c:	ldr	x9, [sp, #16]
  414420:	add	x8, x9, x8
  414424:	str	x8, [sp, #16]
  414428:	ldr	w8, [sp, #32]
  41442c:	add	w8, w8, #0x1
  414430:	str	w8, [sp, #32]
  414434:	b	414394 <ferror@plt+0x118a4>
  414438:	ldr	x8, [sp, #16]
  41443c:	stur	w8, [x29, #-4]
  414440:	ldur	w0, [x29, #-4]
  414444:	ldp	x29, x30, [sp, #80]
  414448:	add	sp, sp, #0x60
  41444c:	ret
  414450:	sub	sp, sp, #0x30
  414454:	stp	x29, x30, [sp, #32]
  414458:	add	x29, sp, #0x20
  41445c:	stur	x0, [x29, #-8]
  414460:	str	x1, [sp, #16]
  414464:	str	x2, [sp, #8]
  414468:	str	xzr, [sp]
  41446c:	ldr	x8, [sp]
  414470:	ldr	x9, [sp, #16]
  414474:	cmp	x8, x9
  414478:	b.cs	41450c <ferror@plt+0x11a1c>  // b.hs, b.nlast
  41447c:	bl	4027e0 <__ctype_b_loc@plt>
  414480:	ldr	x8, [x0]
  414484:	ldur	x9, [x29, #-8]
  414488:	ldr	x10, [sp]
  41448c:	ldrb	w11, [x9, x10]
  414490:	ldrh	w11, [x8, w11, sxtw #1]
  414494:	and	w11, w11, #0x4000
  414498:	cbz	w11, 4144e4 <ferror@plt+0x119f4>
  41449c:	ldur	x8, [x29, #-8]
  4144a0:	ldr	x9, [sp]
  4144a4:	ldrb	w10, [x8, x9]
  4144a8:	cmp	w10, #0x5c
  4144ac:	b.eq	4144e4 <ferror@plt+0x119f4>  // b.none
  4144b0:	ldr	x0, [sp, #8]
  4144b4:	ldur	x8, [x29, #-8]
  4144b8:	ldr	x9, [sp]
  4144bc:	ldrb	w1, [x8, x9]
  4144c0:	bl	4028a0 <strchr@plt>
  4144c4:	cbnz	x0, 4144e4 <ferror@plt+0x119f4>
  4144c8:	ldur	x8, [x29, #-8]
  4144cc:	ldr	x9, [sp]
  4144d0:	ldrb	w1, [x8, x9]
  4144d4:	adrp	x0, 422000 <ferror@plt+0x1f510>
  4144d8:	add	x0, x0, #0x3bf
  4144dc:	bl	402a50 <printf@plt>
  4144e0:	b	4144fc <ferror@plt+0x11a0c>
  4144e4:	ldur	x8, [x29, #-8]
  4144e8:	ldr	x9, [sp]
  4144ec:	ldrb	w1, [x8, x9]
  4144f0:	adrp	x0, 423000 <ferror@plt+0x20510>
  4144f4:	add	x0, x0, #0x981
  4144f8:	bl	402a50 <printf@plt>
  4144fc:	ldr	x8, [sp]
  414500:	add	x8, x8, #0x1
  414504:	str	x8, [sp]
  414508:	b	41446c <ferror@plt+0x1197c>
  41450c:	ldp	x29, x30, [sp, #32]
  414510:	add	sp, sp, #0x30
  414514:	ret
  414518:	sub	sp, sp, #0x80
  41451c:	stp	x29, x30, [sp, #112]
  414520:	add	x29, sp, #0x70
  414524:	mov	x8, xzr
  414528:	adrp	x9, 434000 <ferror@plt+0x31510>
  41452c:	ldr	x9, [x9, #4032]
  414530:	sub	x10, x29, #0x18
  414534:	stur	x0, [x29, #-8]
  414538:	mov	x0, x10
  41453c:	mov	x1, x8
  414540:	str	x9, [sp, #24]
  414544:	str	x10, [sp, #16]
  414548:	bl	402670 <gettimeofday@plt>
  41454c:	ldr	x8, [sp, #16]
  414550:	mov	x0, x8
  414554:	bl	402590 <localtime@plt>
  414558:	stur	x0, [x29, #-32]
  41455c:	ldr	x8, [sp, #24]
  414560:	ldr	w11, [x8]
  414564:	cbz	w11, 4145a8 <ferror@plt+0x11ab8>
  414568:	ldur	x3, [x29, #-32]
  41456c:	add	x8, sp, #0x28
  414570:	mov	x0, x8
  414574:	mov	x1, #0x28                  	// #40
  414578:	adrp	x2, 423000 <ferror@plt+0x20510>
  41457c:	add	x2, x2, #0x987
  414580:	str	x8, [sp, #8]
  414584:	bl	402530 <strftime@plt>
  414588:	ldur	x8, [x29, #-8]
  41458c:	ldur	x3, [x29, #-16]
  414590:	mov	x0, x8
  414594:	adrp	x1, 423000 <ferror@plt+0x20510>
  414598:	add	x1, x1, #0x999
  41459c:	ldr	x2, [sp, #8]
  4145a0:	bl	402ab0 <fprintf@plt>
  4145a4:	b	4145f0 <ferror@plt+0x11b00>
  4145a8:	ldur	x0, [x29, #-32]
  4145ac:	bl	402990 <asctime@plt>
  4145b0:	str	x0, [sp, #32]
  4145b4:	ldr	x8, [sp, #32]
  4145b8:	ldr	x0, [sp, #32]
  4145bc:	str	x8, [sp]
  4145c0:	bl	4023e0 <strlen@plt>
  4145c4:	subs	x8, x0, #0x1
  4145c8:	ldr	x9, [sp]
  4145cc:	add	x8, x9, x8
  4145d0:	mov	w10, #0x0                   	// #0
  4145d4:	strb	w10, [x8]
  4145d8:	ldur	x0, [x29, #-8]
  4145dc:	ldr	x2, [sp, #32]
  4145e0:	ldur	x3, [x29, #-16]
  4145e4:	adrp	x1, 423000 <ferror@plt+0x20510>
  4145e8:	add	x1, x1, #0x9a5
  4145ec:	bl	402ab0 <fprintf@plt>
  4145f0:	mov	w8, wzr
  4145f4:	mov	w0, w8
  4145f8:	ldp	x29, x30, [sp, #112]
  4145fc:	add	sp, sp, #0x80
  414600:	ret
  414604:	sub	sp, sp, #0x90
  414608:	stp	x29, x30, [sp, #128]
  41460c:	add	x29, sp, #0x80
  414610:	mov	x8, xzr
  414614:	stur	x0, [x29, #-8]
  414618:	stur	x1, [x29, #-16]
  41461c:	stur	x2, [x29, #-24]
  414620:	stur	x8, [x29, #-32]
  414624:	stur	wzr, [x29, #-36]
  414628:	ldur	x8, [x29, #-24]
  41462c:	ldr	x8, [x8, #40]
  414630:	cbz	x8, 414768 <ferror@plt+0x11c78>
  414634:	ldur	x8, [x29, #-24]
  414638:	ldr	x0, [x8, #40]
  41463c:	bl	414798 <ferror@plt+0x11ca8>
  414640:	str	w0, [sp, #24]
  414644:	ldr	w9, [sp, #24]
  414648:	cbz	w9, 4146fc <ferror@plt+0x11c0c>
  41464c:	ldur	x8, [x29, #-24]
  414650:	ldr	x8, [x8, #296]
  414654:	cbz	x8, 414694 <ferror@plt+0x11ba4>
  414658:	bl	419414 <ferror@plt+0x16924>
  41465c:	tbnz	w0, #0, 414664 <ferror@plt+0x11b74>
  414660:	b	414684 <ferror@plt+0x11b94>
  414664:	ldr	w3, [sp, #24]
  414668:	mov	w0, #0x2                   	// #2
  41466c:	adrp	x1, 423000 <ferror@plt+0x20510>
  414670:	add	x1, x1, #0x9bd
  414674:	mov	x8, xzr
  414678:	mov	x2, x8
  41467c:	bl	4147b0 <ferror@plt+0x11cc0>
  414680:	b	414690 <ferror@plt+0x11ba0>
  414684:	ldr	w0, [sp, #24]
  414688:	bl	4177d4 <ferror@plt+0x14ce4>
  41468c:	stur	x0, [x29, #-32]
  414690:	b	4146f8 <ferror@plt+0x11c08>
  414694:	ldr	w0, [sp, #24]
  414698:	bl	41781c <ferror@plt+0x14d2c>
  41469c:	stur	x0, [x29, #-32]
  4146a0:	bl	419414 <ferror@plt+0x16924>
  4146a4:	tbnz	w0, #0, 4146ac <ferror@plt+0x11bbc>
  4146a8:	b	4146d4 <ferror@plt+0x11be4>
  4146ac:	ldur	x3, [x29, #-32]
  4146b0:	mov	w0, #0x2                   	// #2
  4146b4:	adrp	x1, 422000 <ferror@plt+0x1f510>
  4146b8:	add	x1, x1, #0xdc4
  4146bc:	mov	x8, xzr
  4146c0:	mov	x2, x8
  4146c4:	str	x8, [sp, #16]
  4146c8:	bl	4147f4 <ferror@plt+0x11d04>
  4146cc:	ldr	x8, [sp, #16]
  4146d0:	stur	x8, [x29, #-32]
  4146d4:	ldr	w0, [sp, #24]
  4146d8:	bl	417b18 <ferror@plt+0x15028>
  4146dc:	stur	w0, [x29, #-36]
  4146e0:	ldur	w8, [x29, #-36]
  4146e4:	tst	w8, #0x1
  4146e8:	cset	w8, ne  // ne = any
  4146ec:	eor	w8, w8, #0x1
  4146f0:	and	w8, w8, #0x1
  4146f4:	stur	w8, [x29, #-36]
  4146f8:	b	414734 <ferror@plt+0x11c44>
  4146fc:	bl	419414 <ferror@plt+0x16924>
  414700:	tbnz	w0, #0, 414708 <ferror@plt+0x11c18>
  414704:	b	414728 <ferror@plt+0x11c38>
  414708:	mov	w0, #0x2                   	// #2
  41470c:	adrp	x1, 422000 <ferror@plt+0x1f510>
  414710:	add	x1, x1, #0xdc4
  414714:	mov	x8, xzr
  414718:	mov	x2, x8
  41471c:	mov	x3, x8
  414720:	bl	414838 <ferror@plt+0x11d48>
  414724:	b	414734 <ferror@plt+0x11c44>
  414728:	adrp	x8, 423000 <ferror@plt+0x20510>
  41472c:	add	x8, x8, #0x9c8
  414730:	stur	x8, [x29, #-32]
  414734:	ldur	x8, [x29, #-32]
  414738:	cbz	x8, 414768 <ferror@plt+0x11c78>
  41473c:	ldur	x3, [x29, #-16]
  414740:	ldur	x4, [x29, #-32]
  414744:	add	x8, sp, #0x1c
  414748:	mov	x0, x8
  41474c:	mov	x1, #0x40                  	// #64
  414750:	adrp	x2, 423000 <ferror@plt+0x20510>
  414754:	add	x2, x2, #0x9cd
  414758:	str	x8, [sp, #8]
  41475c:	bl	402560 <snprintf@plt>
  414760:	ldr	x8, [sp, #8]
  414764:	stur	x8, [x29, #-16]
  414768:	ldur	x3, [x29, #-8]
  41476c:	ldur	x4, [x29, #-16]
  414770:	mov	w0, #0x4                   	// #4
  414774:	mov	w8, wzr
  414778:	mov	w1, w8
  41477c:	adrp	x2, 423000 <ferror@plt+0x20510>
  414780:	add	x2, x2, #0x9d3
  414784:	bl	419ea4 <ferror@plt+0x173b4>
  414788:	ldur	w0, [x29, #-36]
  41478c:	ldp	x29, x30, [sp, #128]
  414790:	add	sp, sp, #0x90
  414794:	ret
  414798:	sub	sp, sp, #0x10
  41479c:	str	x0, [sp, #8]
  4147a0:	ldr	x8, [sp, #8]
  4147a4:	ldr	w0, [x8, #4]
  4147a8:	add	sp, sp, #0x10
  4147ac:	ret
  4147b0:	sub	sp, sp, #0x30
  4147b4:	stp	x29, x30, [sp, #32]
  4147b8:	add	x29, sp, #0x20
  4147bc:	mov	w8, #0x6                   	// #6
  4147c0:	stur	w0, [x29, #-4]
  4147c4:	str	x1, [sp, #16]
  4147c8:	str	x2, [sp, #8]
  4147cc:	str	w3, [sp, #4]
  4147d0:	ldur	w0, [x29, #-4]
  4147d4:	ldr	x2, [sp, #16]
  4147d8:	ldr	x3, [sp, #8]
  4147dc:	ldr	w4, [sp, #4]
  4147e0:	mov	w1, w8
  4147e4:	bl	419604 <ferror@plt+0x16b14>
  4147e8:	ldp	x29, x30, [sp, #32]
  4147ec:	add	sp, sp, #0x30
  4147f0:	ret
  4147f4:	sub	sp, sp, #0x30
  4147f8:	stp	x29, x30, [sp, #32]
  4147fc:	add	x29, sp, #0x20
  414800:	mov	w8, #0x6                   	// #6
  414804:	stur	w0, [x29, #-4]
  414808:	str	x1, [sp, #16]
  41480c:	str	x2, [sp, #8]
  414810:	str	x3, [sp]
  414814:	ldur	w0, [x29, #-4]
  414818:	ldr	x2, [sp, #16]
  41481c:	ldr	x3, [sp, #8]
  414820:	ldr	x4, [sp]
  414824:	mov	w1, w8
  414828:	bl	419ea4 <ferror@plt+0x173b4>
  41482c:	ldp	x29, x30, [sp, #32]
  414830:	add	sp, sp, #0x30
  414834:	ret
  414838:	sub	sp, sp, #0x30
  41483c:	stp	x29, x30, [sp, #32]
  414840:	add	x29, sp, #0x20
  414844:	mov	w8, #0x6                   	// #6
  414848:	stur	w0, [x29, #-4]
  41484c:	str	x1, [sp, #16]
  414850:	str	x2, [sp, #8]
  414854:	str	x3, [sp]
  414858:	ldur	w0, [x29, #-4]
  41485c:	ldr	x2, [sp, #16]
  414860:	ldr	x3, [sp, #8]
  414864:	ldr	x4, [sp]
  414868:	mov	w1, w8
  41486c:	bl	41a258 <ferror@plt+0x17768>
  414870:	ldp	x29, x30, [sp, #32]
  414874:	add	sp, sp, #0x30
  414878:	ret
  41487c:	sub	sp, sp, #0x70
  414880:	stp	x29, x30, [sp, #96]
  414884:	add	x29, sp, #0x60
  414888:	adrp	x8, 434000 <ferror@plt+0x31510>
  41488c:	ldr	x8, [x8, #3992]
  414890:	stur	x0, [x29, #-16]
  414894:	stur	x1, [x29, #-24]
  414898:	stur	x2, [x29, #-32]
  41489c:	ldur	x0, [x29, #-16]
  4148a0:	ldur	x1, [x29, #-24]
  4148a4:	ldur	x2, [x29, #-32]
  4148a8:	str	x8, [sp, #16]
  4148ac:	bl	402820 <getline@plt>
  4148b0:	stur	x0, [x29, #-40]
  4148b4:	ldur	x8, [x29, #-40]
  4148b8:	cmp	x8, #0x0
  4148bc:	cset	w9, ge  // ge = tcont
  4148c0:	tbnz	w9, #0, 4148d0 <ferror@plt+0x11de0>
  4148c4:	ldur	x8, [x29, #-40]
  4148c8:	stur	x8, [x29, #-8]
  4148cc:	b	414a78 <ferror@plt+0x11f88>
  4148d0:	ldr	x8, [sp, #16]
  4148d4:	ldr	w9, [x8]
  4148d8:	add	w9, w9, #0x1
  4148dc:	str	w9, [x8]
  4148e0:	ldur	x10, [x29, #-16]
  4148e4:	ldr	x0, [x10]
  4148e8:	mov	w1, #0x23                  	// #35
  4148ec:	bl	4028a0 <strchr@plt>
  4148f0:	str	x0, [sp, #48]
  4148f4:	ldr	x8, [sp, #48]
  4148f8:	cbz	x8, 414908 <ferror@plt+0x11e18>
  4148fc:	ldr	x8, [sp, #48]
  414900:	mov	w9, #0x0                   	// #0
  414904:	strb	w9, [x8]
  414908:	ldur	x8, [x29, #-16]
  41490c:	ldr	x0, [x8]
  414910:	adrp	x1, 423000 <ferror@plt+0x20510>
  414914:	add	x1, x1, #0x9da
  414918:	bl	4029e0 <strstr@plt>
  41491c:	str	x0, [sp, #48]
  414920:	cbz	x0, 414a70 <ferror@plt+0x11f80>
  414924:	add	x0, sp, #0x28
  414928:	mov	x8, xzr
  41492c:	str	x8, [sp, #40]
  414930:	add	x1, sp, #0x20
  414934:	str	xzr, [sp, #32]
  414938:	ldur	x2, [x29, #-32]
  41493c:	bl	402820 <getline@plt>
  414940:	str	x0, [sp, #24]
  414944:	ldr	x8, [sp, #24]
  414948:	cmp	x8, #0x0
  41494c:	cset	w9, ge  // ge = tcont
  414950:	tbnz	w9, #0, 414978 <ferror@plt+0x11e88>
  414954:	adrp	x8, 434000 <ferror@plt+0x31510>
  414958:	ldr	x8, [x8, #3984]
  41495c:	ldr	x0, [x8]
  414960:	adrp	x1, 423000 <ferror@plt+0x20510>
  414964:	add	x1, x1, #0x9dd
  414968:	bl	402ab0 <fprintf@plt>
  41496c:	ldr	x8, [sp, #24]
  414970:	stur	x8, [x29, #-8]
  414974:	b	414a78 <ferror@plt+0x11f88>
  414978:	ldr	x8, [sp, #16]
  41497c:	ldr	w9, [x8]
  414980:	add	w9, w9, #0x1
  414984:	str	w9, [x8]
  414988:	ldr	x10, [sp, #48]
  41498c:	mov	w9, #0x0                   	// #0
  414990:	strb	w9, [x10]
  414994:	ldr	x0, [sp, #40]
  414998:	mov	w1, #0x23                  	// #35
  41499c:	bl	4028a0 <strchr@plt>
  4149a0:	str	x0, [sp, #48]
  4149a4:	ldr	x8, [sp, #48]
  4149a8:	cbz	x8, 4149b8 <ferror@plt+0x11ec8>
  4149ac:	ldr	x8, [sp, #48]
  4149b0:	mov	w9, #0x0                   	// #0
  4149b4:	strb	w9, [x8]
  4149b8:	ldur	x8, [x29, #-16]
  4149bc:	ldr	x0, [x8]
  4149c0:	bl	4023e0 <strlen@plt>
  4149c4:	ldr	x8, [sp, #40]
  4149c8:	str	x0, [sp, #8]
  4149cc:	mov	x0, x8
  4149d0:	bl	4023e0 <strlen@plt>
  4149d4:	ldr	x8, [sp, #8]
  4149d8:	add	x9, x8, x0
  4149dc:	add	x9, x9, #0x1
  4149e0:	ldur	x10, [x29, #-24]
  4149e4:	str	x9, [x10]
  4149e8:	ldur	x9, [x29, #-16]
  4149ec:	ldr	x0, [x9]
  4149f0:	ldur	x9, [x29, #-24]
  4149f4:	ldr	x1, [x9]
  4149f8:	bl	4026c0 <realloc@plt>
  4149fc:	ldur	x8, [x29, #-16]
  414a00:	str	x0, [x8]
  414a04:	ldur	x8, [x29, #-16]
  414a08:	ldr	x8, [x8]
  414a0c:	cbnz	x8, 414a3c <ferror@plt+0x11f4c>
  414a10:	adrp	x8, 434000 <ferror@plt+0x31510>
  414a14:	ldr	x8, [x8, #3984]
  414a18:	ldr	x0, [x8]
  414a1c:	adrp	x1, 423000 <ferror@plt+0x20510>
  414a20:	add	x1, x1, #0x9f8
  414a24:	bl	402ab0 <fprintf@plt>
  414a28:	ldur	x8, [x29, #-24]
  414a2c:	str	xzr, [x8]
  414a30:	mov	x8, #0xffffffffffffffff    	// #-1
  414a34:	stur	x8, [x29, #-8]
  414a38:	b	414a78 <ferror@plt+0x11f88>
  414a3c:	ldr	x8, [sp, #24]
  414a40:	subs	x8, x8, #0x2
  414a44:	ldur	x9, [x29, #-40]
  414a48:	add	x8, x9, x8
  414a4c:	stur	x8, [x29, #-40]
  414a50:	ldur	x8, [x29, #-16]
  414a54:	ldr	x0, [x8]
  414a58:	ldr	x1, [sp, #40]
  414a5c:	bl	402640 <strcat@plt>
  414a60:	ldr	x8, [sp, #40]
  414a64:	mov	x0, x8
  414a68:	bl	402850 <free@plt>
  414a6c:	b	414908 <ferror@plt+0x11e18>
  414a70:	ldur	x8, [x29, #-40]
  414a74:	stur	x8, [x29, #-8]
  414a78:	ldur	x0, [x29, #-8]
  414a7c:	ldp	x29, x30, [sp, #96]
  414a80:	add	sp, sp, #0x70
  414a84:	ret
  414a88:	sub	sp, sp, #0x40
  414a8c:	stp	x29, x30, [sp, #48]
  414a90:	add	x29, sp, #0x30
  414a94:	stur	x0, [x29, #-8]
  414a98:	stur	x1, [x29, #-16]
  414a9c:	stur	w2, [x29, #-20]
  414aa0:	ldur	x8, [x29, #-8]
  414aa4:	str	x8, [sp, #16]
  414aa8:	str	wzr, [sp, #12]
  414aac:	ldr	x8, [sp, #16]
  414ab0:	ldrb	w9, [x8]
  414ab4:	cbz	w9, 414c24 <ferror@plt+0x12134>
  414ab8:	ldr	x0, [sp, #16]
  414abc:	adrp	x1, 423000 <ferror@plt+0x20510>
  414ac0:	add	x1, x1, #0x654
  414ac4:	bl	402890 <strspn@plt>
  414ac8:	ldr	x8, [sp, #16]
  414acc:	add	x8, x8, x0
  414ad0:	str	x8, [sp, #16]
  414ad4:	ldr	x8, [sp, #16]
  414ad8:	ldrb	w9, [x8]
  414adc:	cbnz	w9, 414ae4 <ferror@plt+0x11ff4>
  414ae0:	b	414c24 <ferror@plt+0x12134>
  414ae4:	ldr	w8, [sp, #12]
  414ae8:	ldur	w9, [x29, #-20]
  414aec:	subs	w9, w9, #0x1
  414af0:	cmp	w8, w9
  414af4:	b.lt	414b1c <ferror@plt+0x1202c>  // b.tstop
  414af8:	adrp	x8, 434000 <ferror@plt+0x31510>
  414afc:	ldr	x8, [x8, #3984]
  414b00:	ldr	x0, [x8]
  414b04:	adrp	x1, 423000 <ferror@plt+0x20510>
  414b08:	add	x1, x1, #0xa07
  414b0c:	bl	402ab0 <fprintf@plt>
  414b10:	mov	w9, #0x1                   	// #1
  414b14:	mov	w0, w9
  414b18:	bl	402400 <exit@plt>
  414b1c:	ldr	x8, [sp, #16]
  414b20:	ldrb	w9, [x8]
  414b24:	cmp	w9, #0x27
  414b28:	b.eq	414b3c <ferror@plt+0x1204c>  // b.none
  414b2c:	ldr	x8, [sp, #16]
  414b30:	ldrb	w9, [x8]
  414b34:	cmp	w9, #0x22
  414b38:	b.ne	414bb8 <ferror@plt+0x120c8>  // b.any
  414b3c:	ldr	x8, [sp, #16]
  414b40:	add	x9, x8, #0x1
  414b44:	str	x9, [sp, #16]
  414b48:	ldrb	w10, [x8]
  414b4c:	strb	w10, [sp, #11]
  414b50:	ldr	x8, [sp, #16]
  414b54:	ldur	x9, [x29, #-16]
  414b58:	ldrsw	x11, [sp, #12]
  414b5c:	mov	w10, w11
  414b60:	add	w10, w10, #0x1
  414b64:	str	w10, [sp, #12]
  414b68:	mov	x12, #0x8                   	// #8
  414b6c:	mul	x11, x12, x11
  414b70:	add	x9, x9, x11
  414b74:	str	x8, [x9]
  414b78:	ldr	x0, [sp, #16]
  414b7c:	ldrb	w1, [sp, #11]
  414b80:	bl	4028a0 <strchr@plt>
  414b84:	str	x0, [sp, #16]
  414b88:	ldr	x8, [sp, #16]
  414b8c:	cbnz	x8, 414bb4 <ferror@plt+0x120c4>
  414b90:	adrp	x8, 434000 <ferror@plt+0x31510>
  414b94:	ldr	x8, [x8, #3984]
  414b98:	ldr	x0, [x8]
  414b9c:	adrp	x1, 423000 <ferror@plt+0x20510>
  414ba0:	add	x1, x1, #0xa26
  414ba4:	bl	402ab0 <fprintf@plt>
  414ba8:	mov	w9, #0x1                   	// #1
  414bac:	mov	w0, w9
  414bb0:	bl	402400 <exit@plt>
  414bb4:	b	414c0c <ferror@plt+0x1211c>
  414bb8:	ldr	x8, [sp, #16]
  414bbc:	ldur	x9, [x29, #-16]
  414bc0:	ldrsw	x10, [sp, #12]
  414bc4:	mov	w11, w10
  414bc8:	add	w11, w11, #0x1
  414bcc:	str	w11, [sp, #12]
  414bd0:	mov	x12, #0x8                   	// #8
  414bd4:	mul	x10, x12, x10
  414bd8:	add	x9, x9, x10
  414bdc:	str	x8, [x9]
  414be0:	ldr	x0, [sp, #16]
  414be4:	adrp	x1, 423000 <ferror@plt+0x20510>
  414be8:	add	x1, x1, #0x654
  414bec:	bl	402a30 <strcspn@plt>
  414bf0:	ldr	x8, [sp, #16]
  414bf4:	add	x8, x8, x0
  414bf8:	str	x8, [sp, #16]
  414bfc:	ldr	x8, [sp, #16]
  414c00:	ldrb	w11, [x8]
  414c04:	cbnz	w11, 414c0c <ferror@plt+0x1211c>
  414c08:	b	414c24 <ferror@plt+0x12134>
  414c0c:	ldr	x8, [sp, #16]
  414c10:	add	x9, x8, #0x1
  414c14:	str	x9, [sp, #16]
  414c18:	mov	w10, #0x0                   	// #0
  414c1c:	strb	w10, [x8]
  414c20:	b	414aac <ferror@plt+0x11fbc>
  414c24:	ldur	x8, [x29, #-16]
  414c28:	ldrsw	x9, [sp, #12]
  414c2c:	mov	x10, #0x8                   	// #8
  414c30:	mul	x9, x10, x9
  414c34:	add	x8, x8, x9
  414c38:	mov	x9, xzr
  414c3c:	str	x9, [x8]
  414c40:	ldr	w0, [sp, #12]
  414c44:	ldp	x29, x30, [sp, #48]
  414c48:	add	sp, sp, #0x40
  414c4c:	ret
  414c50:	sub	sp, sp, #0x50
  414c54:	stp	x29, x30, [sp, #64]
  414c58:	add	x29, sp, #0x40
  414c5c:	mov	w8, #0x0                   	// #0
  414c60:	adrp	x9, 423000 <ferror@plt+0x20510>
  414c64:	add	x9, x9, #0xa42
  414c68:	add	x10, sp, #0x20
  414c6c:	stur	x0, [x29, #-8]
  414c70:	stur	x1, [x29, #-16]
  414c74:	ldur	x11, [x29, #-16]
  414c78:	ldr	w12, [x11, #16]
  414c7c:	mov	w11, w12
  414c80:	str	x11, [sp, #32]
  414c84:	ldur	x11, [x29, #-16]
  414c88:	ldr	w12, [x11, #20]
  414c8c:	mov	w11, w12
  414c90:	str	x11, [sp, #24]
  414c94:	mov	x0, x10
  414c98:	str	w8, [sp, #20]
  414c9c:	str	x9, [sp, #8]
  414ca0:	bl	402590 <localtime@plt>
  414ca4:	bl	402990 <asctime@plt>
  414ca8:	stur	x0, [x29, #-24]
  414cac:	ldur	x9, [x29, #-24]
  414cb0:	ldur	x0, [x29, #-24]
  414cb4:	str	x9, [sp]
  414cb8:	bl	4023e0 <strlen@plt>
  414cbc:	subs	x9, x0, #0x1
  414cc0:	ldr	x10, [sp]
  414cc4:	add	x9, x10, x9
  414cc8:	ldr	w8, [sp, #20]
  414ccc:	strb	w8, [x9]
  414cd0:	ldur	x0, [x29, #-8]
  414cd4:	ldur	x2, [x29, #-24]
  414cd8:	ldr	x3, [sp, #24]
  414cdc:	ldr	x1, [sp, #8]
  414ce0:	bl	402ab0 <fprintf@plt>
  414ce4:	ldp	x29, x30, [sp, #64]
  414ce8:	add	sp, sp, #0x50
  414cec:	ret
  414cf0:	sub	sp, sp, #0x20
  414cf4:	stp	x29, x30, [sp, #16]
  414cf8:	add	x29, sp, #0x10
  414cfc:	adrp	x8, 422000 <ferror@plt+0x1f510>
  414d00:	add	x8, x8, #0x3ad
  414d04:	stur	w0, [x29, #-4]
  414d08:	str	x1, [sp]
  414d0c:	ldr	x0, [sp]
  414d10:	ldur	w2, [x29, #-4]
  414d14:	mov	x1, x8
  414d18:	bl	4024f0 <sprintf@plt>
  414d1c:	ldr	x8, [sp]
  414d20:	mov	x0, x8
  414d24:	ldp	x29, x30, [sp, #16]
  414d28:	add	sp, sp, #0x20
  414d2c:	ret
  414d30:	sub	sp, sp, #0x40
  414d34:	stp	x29, x30, [sp, #48]
  414d38:	add	x29, sp, #0x30
  414d3c:	stur	x0, [x29, #-16]
  414d40:	str	x1, [sp, #24]
  414d44:	ldr	x0, [sp, #24]
  414d48:	bl	4023e0 <strlen@plt>
  414d4c:	cmp	x0, #0x17
  414d50:	b.eq	414d60 <ferror@plt+0x12270>  // b.none
  414d54:	mov	w8, #0xffffffff            	// #-1
  414d58:	stur	w8, [x29, #-4]
  414d5c:	b	414e88 <ferror@plt+0x12398>
  414d60:	str	wzr, [sp, #4]
  414d64:	ldr	w8, [sp, #4]
  414d68:	cmp	w8, #0x7
  414d6c:	b.ge	414dac <ferror@plt+0x122bc>  // b.tcont
  414d70:	ldr	x8, [sp, #24]
  414d74:	ldr	w9, [sp, #4]
  414d78:	mov	w10, #0x3                   	// #3
  414d7c:	mul	w9, w9, w10
  414d80:	add	w9, w9, #0x2
  414d84:	ldrb	w9, [x8, w9, sxtw]
  414d88:	cmp	w9, #0x3a
  414d8c:	b.eq	414d9c <ferror@plt+0x122ac>  // b.none
  414d90:	mov	w8, #0xffffffff            	// #-1
  414d94:	stur	w8, [x29, #-4]
  414d98:	b	414e88 <ferror@plt+0x12398>
  414d9c:	ldr	w8, [sp, #4]
  414da0:	add	w8, w8, #0x1
  414da4:	str	w8, [sp, #4]
  414da8:	b	414d64 <ferror@plt+0x12274>
  414dac:	ldur	x8, [x29, #-16]
  414db0:	str	xzr, [x8]
  414db4:	str	wzr, [sp, #4]
  414db8:	ldr	w8, [sp, #4]
  414dbc:	cmp	w8, #0x8
  414dc0:	b.ge	414e84 <ferror@plt+0x12394>  // b.tcont
  414dc4:	ldr	x8, [sp, #24]
  414dc8:	ldr	w9, [sp, #4]
  414dcc:	mov	w10, #0x3                   	// #3
  414dd0:	mul	w9, w9, w10
  414dd4:	mov	w0, w9
  414dd8:	sxtw	x11, w0
  414ddc:	add	x0, x8, x11
  414de0:	add	x1, sp, #0x8
  414de4:	mov	w2, #0x10                  	// #16
  414de8:	str	w10, [sp]
  414dec:	bl	4023d0 <strtoul@plt>
  414df0:	str	x0, [sp, #16]
  414df4:	ldr	x8, [sp, #8]
  414df8:	ldr	x11, [sp, #24]
  414dfc:	ldr	w9, [sp, #4]
  414e00:	ldr	w10, [sp]
  414e04:	mul	w9, w9, w10
  414e08:	mov	w0, w9
  414e0c:	sxtw	x12, w0
  414e10:	add	x11, x11, x12
  414e14:	add	x11, x11, #0x2
  414e18:	cmp	x8, x11
  414e1c:	b.eq	414e2c <ferror@plt+0x1233c>  // b.none
  414e20:	mov	w8, #0xffffffff            	// #-1
  414e24:	stur	w8, [x29, #-4]
  414e28:	b	414e88 <ferror@plt+0x12398>
  414e2c:	ldr	x8, [sp, #16]
  414e30:	cmp	x8, #0xff
  414e34:	b.ls	414e44 <ferror@plt+0x12354>  // b.plast
  414e38:	mov	w8, #0xffffffff            	// #-1
  414e3c:	stur	w8, [x29, #-4]
  414e40:	b	414e88 <ferror@plt+0x12398>
  414e44:	ldr	x8, [sp, #16]
  414e48:	ldr	w9, [sp, #4]
  414e4c:	mov	w10, #0x8                   	// #8
  414e50:	mul	w9, w10, w9
  414e54:	mov	w10, #0x38                  	// #56
  414e58:	subs	w9, w10, w9
  414e5c:	mov	w11, w9
  414e60:	lsl	x8, x8, x11
  414e64:	ldur	x11, [x29, #-16]
  414e68:	ldr	x12, [x11]
  414e6c:	orr	x8, x12, x8
  414e70:	str	x8, [x11]
  414e74:	ldr	w8, [sp, #4]
  414e78:	add	w8, w8, #0x1
  414e7c:	str	w8, [sp, #4]
  414e80:	b	414db8 <ferror@plt+0x122c8>
  414e84:	stur	wzr, [x29, #-4]
  414e88:	ldur	w0, [x29, #-4]
  414e8c:	ldp	x29, x30, [sp, #48]
  414e90:	add	sp, sp, #0x40
  414e94:	ret
  414e98:	sub	sp, sp, #0x10
  414e9c:	str	w0, [sp, #8]
  414ea0:	str	w1, [sp, #4]
  414ea4:	ldr	w8, [sp, #8]
  414ea8:	cmp	w8, #0x5
  414eac:	b.eq	414ebc <ferror@plt+0x123cc>  // b.none
  414eb0:	ldr	w8, [sp, #4]
  414eb4:	str	w8, [sp, #12]
  414eb8:	b	414ef4 <ferror@plt+0x12404>
  414ebc:	ldr	w8, [sp, #4]
  414ec0:	cmp	w8, #0x80
  414ec4:	b.ne	414ed4 <ferror@plt+0x123e4>  // b.any
  414ec8:	mov	w8, #0x2                   	// #2
  414ecc:	str	w8, [sp, #12]
  414ed0:	b	414ef4 <ferror@plt+0x12404>
  414ed4:	ldr	w8, [sp, #4]
  414ed8:	cmp	w8, #0x81
  414edc:	b.ne	414eec <ferror@plt+0x123fc>  // b.any
  414ee0:	mov	w8, #0xa                   	// #10
  414ee4:	str	w8, [sp, #12]
  414ee8:	b	414ef4 <ferror@plt+0x12404>
  414eec:	ldr	w8, [sp, #4]
  414ef0:	str	w8, [sp, #12]
  414ef4:	ldr	w0, [sp, #12]
  414ef8:	add	sp, sp, #0x10
  414efc:	ret
  414f00:	stp	x29, x30, [sp, #-32]!
  414f04:	str	x28, [sp, #16]
  414f08:	mov	x29, sp
  414f0c:	sub	sp, sp, #0x9e0
  414f10:	stur	x0, [x29, #-16]
  414f14:	stur	x1, [x29, #-24]
  414f18:	ldur	x8, [x29, #-24]
  414f1c:	ldr	x8, [x8, #184]
  414f20:	cbz	x8, 414f44 <ferror@plt+0x12454>
  414f24:	ldur	x8, [x29, #-24]
  414f28:	ldr	x8, [x8, #184]
  414f2c:	stur	x8, [x29, #-136]
  414f30:	mov	w9, #0xc0                  	// #192
  414f34:	stur	w9, [x29, #-140]
  414f38:	ldur	x8, [x29, #-16]
  414f3c:	stur	x8, [x29, #-128]
  414f40:	b	414fec <ferror@plt+0x124fc>
  414f44:	ldur	x8, [x29, #-24]
  414f48:	ldr	x8, [x8, #56]
  414f4c:	cbz	x8, 414f70 <ferror@plt+0x12480>
  414f50:	ldur	x8, [x29, #-24]
  414f54:	ldr	x8, [x8, #56]
  414f58:	stur	x8, [x29, #-136]
  414f5c:	mov	w9, #0x60                  	// #96
  414f60:	stur	w9, [x29, #-140]
  414f64:	sub	x8, x29, #0x78
  414f68:	stur	x8, [x29, #-128]
  414f6c:	b	414fec <ferror@plt+0x124fc>
  414f70:	ldur	x8, [x29, #-24]
  414f74:	ldr	x8, [x8, #96]
  414f78:	cbz	x8, 414fe0 <ferror@plt+0x124f0>
  414f7c:	ldur	x8, [x29, #-24]
  414f80:	ldr	x8, [x8, #96]
  414f84:	add	x2, x8, #0x4
  414f88:	ldur	x8, [x29, #-24]
  414f8c:	ldr	x8, [x8, #96]
  414f90:	ldrh	w9, [x8]
  414f94:	mov	w0, w9
  414f98:	sxtw	x8, w0
  414f9c:	subs	x8, x8, #0x4
  414fa0:	add	x10, sp, #0x8
  414fa4:	mov	x0, x10
  414fa8:	mov	w1, #0x128                 	// #296
  414fac:	mov	w3, w8
  414fb0:	str	x10, [sp]
  414fb4:	bl	41e88c <ferror@plt+0x1bd9c>
  414fb8:	ldr	x10, [sp]
  414fbc:	ldr	x11, [x10, #24]
  414fc0:	cbz	x11, 414fd4 <ferror@plt+0x124e4>
  414fc4:	ldur	x0, [x29, #-16]
  414fc8:	add	x8, sp, #0x8
  414fcc:	ldr	x1, [x8, #24]
  414fd0:	bl	415098 <ferror@plt+0x125a8>
  414fd4:	mov	w8, #0xc0                  	// #192
  414fd8:	stur	w8, [x29, #-4]
  414fdc:	b	415084 <ferror@plt+0x12594>
  414fe0:	mov	w8, #0xffffffff            	// #-1
  414fe4:	stur	w8, [x29, #-4]
  414fe8:	b	415084 <ferror@plt+0x12594>
  414fec:	ldur	x8, [x29, #-136]
  414ff0:	ldrh	w9, [x8]
  414ff4:	mov	w0, w9
  414ff8:	sxtw	x8, w0
  414ffc:	subs	x8, x8, #0x4
  415000:	stur	w8, [x29, #-144]
  415004:	ldur	w8, [x29, #-144]
  415008:	ldur	w9, [x29, #-140]
  41500c:	cmp	w8, w9
  415010:	b.ge	415044 <ferror@plt+0x12554>  // b.tcont
  415014:	ldur	x8, [x29, #-128]
  415018:	ldursw	x9, [x29, #-144]
  41501c:	add	x0, x8, x9
  415020:	ldur	w10, [x29, #-140]
  415024:	ldur	w11, [x29, #-144]
  415028:	subs	w10, w10, w11
  41502c:	mov	w1, w10
  415030:	sxtw	x2, w1
  415034:	mov	w10, wzr
  415038:	mov	w1, w10
  41503c:	bl	402660 <memset@plt>
  415040:	b	41504c <ferror@plt+0x1255c>
  415044:	ldur	w8, [x29, #-140]
  415048:	stur	w8, [x29, #-144]
  41504c:	ldur	x0, [x29, #-128]
  415050:	ldur	x8, [x29, #-136]
  415054:	add	x1, x8, #0x4
  415058:	ldursw	x2, [x29, #-144]
  41505c:	bl	4023b0 <memcpy@plt>
  415060:	ldur	x8, [x29, #-128]
  415064:	ldur	x9, [x29, #-16]
  415068:	cmp	x8, x9
  41506c:	b.eq	41507c <ferror@plt+0x1258c>  // b.none
  415070:	ldur	x0, [x29, #-16]
  415074:	ldur	x1, [x29, #-128]
  415078:	bl	415158 <ferror@plt+0x12668>
  41507c:	ldur	w8, [x29, #-140]
  415080:	stur	w8, [x29, #-4]
  415084:	ldur	w0, [x29, #-4]
  415088:	add	sp, sp, #0x9e0
  41508c:	ldr	x28, [sp, #16]
  415090:	ldp	x29, x30, [sp], #32
  415094:	ret
  415098:	sub	sp, sp, #0x30
  41509c:	stp	x29, x30, [sp, #32]
  4150a0:	add	x29, sp, #0x20
  4150a4:	mov	x2, #0xc0                  	// #192
  4150a8:	stur	x0, [x29, #-8]
  4150ac:	str	x1, [sp, #16]
  4150b0:	ldr	x8, [sp, #16]
  4150b4:	add	x8, x8, #0x4
  4150b8:	str	x8, [sp, #8]
  4150bc:	ldur	x0, [x29, #-8]
  4150c0:	mov	w9, wzr
  4150c4:	mov	w1, w9
  4150c8:	bl	402660 <memset@plt>
  4150cc:	ldr	x8, [sp, #8]
  4150d0:	ldr	x8, [x8, #8]
  4150d4:	ldur	x10, [x29, #-8]
  4150d8:	str	x8, [x10]
  4150dc:	ldr	x8, [sp, #8]
  4150e0:	ldr	x8, [x8, #16]
  4150e4:	ldur	x10, [x29, #-8]
  4150e8:	str	x8, [x10, #16]
  4150ec:	ldr	x8, [sp, #8]
  4150f0:	ldr	x8, [x8, #40]
  4150f4:	ldur	x10, [x29, #-8]
  4150f8:	str	x8, [x10, #8]
  4150fc:	ldr	x8, [sp, #8]
  415100:	ldr	x8, [x8, #48]
  415104:	ldur	x10, [x29, #-8]
  415108:	str	x8, [x10, #24]
  41510c:	ldr	x8, [sp, #8]
  415110:	ldr	x8, [x8, #104]
  415114:	ldur	x10, [x29, #-8]
  415118:	str	x8, [x10, #32]
  41511c:	ldr	x8, [sp, #8]
  415120:	ldr	x8, [x8, #112]
  415124:	ldur	x10, [x29, #-8]
  415128:	str	x8, [x10, #40]
  41512c:	ldr	x8, [sp, #8]
  415130:	ldr	x8, [x8, #184]
  415134:	ldur	x10, [x29, #-8]
  415138:	str	x8, [x10, #64]
  41513c:	ldr	x8, [sp, #8]
  415140:	ldr	x8, [x8, #248]
  415144:	ldur	x10, [x29, #-8]
  415148:	str	x8, [x10, #104]
  41514c:	ldp	x29, x30, [sp, #32]
  415150:	add	sp, sp, #0x30
  415154:	ret
  415158:	sub	sp, sp, #0x30
  41515c:	str	x0, [sp, #40]
  415160:	str	x1, [sp, #32]
  415164:	ldr	x8, [sp, #40]
  415168:	str	x8, [sp, #24]
  41516c:	ldr	x8, [sp, #32]
  415170:	str	x8, [sp, #16]
  415174:	ldr	x8, [sp, #16]
  415178:	add	x8, x8, #0x60
  41517c:	str	x8, [sp, #8]
  415180:	ldr	x8, [sp, #16]
  415184:	ldr	x9, [sp, #8]
  415188:	cmp	x8, x9
  41518c:	b.cs	4151b8 <ferror@plt+0x126c8>  // b.hs, b.nlast
  415190:	ldr	x8, [sp, #16]
  415194:	add	x9, x8, #0x4
  415198:	str	x9, [sp, #16]
  41519c:	ldr	w10, [x8]
  4151a0:	mov	w8, w10
  4151a4:	ldr	x9, [sp, #24]
  4151a8:	add	x11, x9, #0x8
  4151ac:	str	x11, [sp, #24]
  4151b0:	str	x8, [x9]
  4151b4:	b	415180 <ferror@plt+0x12690>
  4151b8:	add	sp, sp, #0x30
  4151bc:	ret
  4151c0:	sub	sp, sp, #0x60
  4151c4:	stp	x29, x30, [sp, #80]
  4151c8:	add	x29, sp, #0x50
  4151cc:	stur	x0, [x29, #-8]
  4151d0:	stur	x1, [x29, #-16]
  4151d4:	stur	x2, [x29, #-24]
  4151d8:	ldur	x0, [x29, #-16]
  4151dc:	bl	4023e0 <strlen@plt>
  4151e0:	stur	x0, [x29, #-32]
  4151e4:	ldur	x8, [x29, #-24]
  4151e8:	cbz	x8, 415258 <ferror@plt+0x12768>
  4151ec:	ldur	x8, [x29, #-32]
  4151f0:	str	x8, [sp, #32]
  4151f4:	ldur	x8, [x29, #-24]
  4151f8:	subs	x8, x8, #0x1
  4151fc:	str	x8, [sp, #24]
  415200:	ldr	x8, [sp, #32]
  415204:	ldr	x9, [sp, #24]
  415208:	cmp	x8, x9
  41520c:	b.cs	41521c <ferror@plt+0x1272c>  // b.hs, b.nlast
  415210:	ldr	x8, [sp, #32]
  415214:	str	x8, [sp, #8]
  415218:	b	415224 <ferror@plt+0x12734>
  41521c:	ldr	x8, [sp, #24]
  415220:	str	x8, [sp, #8]
  415224:	ldr	x8, [sp, #8]
  415228:	str	x8, [sp, #16]
  41522c:	ldr	x8, [sp, #16]
  415230:	str	x8, [sp, #40]
  415234:	ldur	x0, [x29, #-8]
  415238:	ldur	x1, [x29, #-16]
  41523c:	ldr	x2, [sp, #40]
  415240:	bl	4023b0 <memcpy@plt>
  415244:	ldur	x8, [x29, #-8]
  415248:	ldr	x9, [sp, #40]
  41524c:	add	x8, x8, x9
  415250:	mov	w10, #0x0                   	// #0
  415254:	strb	w10, [x8]
  415258:	ldur	x0, [x29, #-32]
  41525c:	ldp	x29, x30, [sp, #80]
  415260:	add	sp, sp, #0x60
  415264:	ret
  415268:	sub	sp, sp, #0x50
  41526c:	stp	x29, x30, [sp, #64]
  415270:	add	x29, sp, #0x40
  415274:	stur	x0, [x29, #-16]
  415278:	stur	x1, [x29, #-24]
  41527c:	str	x2, [sp, #32]
  415280:	ldur	x0, [x29, #-16]
  415284:	bl	4023e0 <strlen@plt>
  415288:	str	x0, [sp, #24]
  41528c:	ldr	x8, [sp, #24]
  415290:	ldr	x9, [sp, #32]
  415294:	cmp	x8, x9
  415298:	b.cc	4152bc <ferror@plt+0x127cc>  // b.lo, b.ul, b.last
  41529c:	ldr	x8, [sp, #24]
  4152a0:	ldur	x0, [x29, #-24]
  4152a4:	str	x8, [sp, #16]
  4152a8:	bl	4023e0 <strlen@plt>
  4152ac:	ldr	x8, [sp, #16]
  4152b0:	add	x9, x8, x0
  4152b4:	stur	x9, [x29, #-8]
  4152b8:	b	4152f0 <ferror@plt+0x12800>
  4152bc:	ldr	x8, [sp, #24]
  4152c0:	ldur	x9, [x29, #-16]
  4152c4:	ldr	x10, [sp, #24]
  4152c8:	add	x0, x9, x10
  4152cc:	ldur	x1, [x29, #-24]
  4152d0:	ldr	x9, [sp, #32]
  4152d4:	ldr	x10, [sp, #24]
  4152d8:	subs	x2, x9, x10
  4152dc:	str	x8, [sp, #8]
  4152e0:	bl	4151c0 <ferror@plt+0x126d0>
  4152e4:	ldr	x8, [sp, #8]
  4152e8:	add	x9, x8, x0
  4152ec:	stur	x9, [x29, #-8]
  4152f0:	ldur	x0, [x29, #-8]
  4152f4:	ldp	x29, x30, [sp, #64]
  4152f8:	add	sp, sp, #0x50
  4152fc:	ret
  415300:	sub	sp, sp, #0x30
  415304:	stp	x29, x30, [sp, #32]
  415308:	add	x29, sp, #0x20
  41530c:	bl	402500 <getuid@plt>
  415310:	cbz	w0, 41539c <ferror@plt+0x128ac>
  415314:	bl	402480 <geteuid@plt>
  415318:	cbz	w0, 41539c <ferror@plt+0x128ac>
  41531c:	mov	w8, #0xc                   	// #12
  415320:	stur	w8, [x29, #-12]
  415324:	mov	w8, #0x2                   	// #2
  415328:	str	w8, [sp, #16]
  41532c:	bl	402800 <cap_get_proc@plt>
  415330:	stur	x0, [x29, #-8]
  415334:	ldur	x9, [x29, #-8]
  415338:	cbnz	x9, 415344 <ferror@plt+0x12854>
  41533c:	mov	w0, #0x1                   	// #1
  415340:	bl	402400 <exit@plt>
  415344:	ldur	x0, [x29, #-8]
  415348:	ldur	w1, [x29, #-12]
  41534c:	ldr	w2, [sp, #16]
  415350:	add	x3, sp, #0xc
  415354:	bl	4026a0 <cap_get_flag@plt>
  415358:	cbz	w0, 415364 <ferror@plt+0x12874>
  41535c:	mov	w0, #0x1                   	// #1
  415360:	bl	402400 <exit@plt>
  415364:	ldr	w8, [sp, #12]
  415368:	cbnz	w8, 415394 <ferror@plt+0x128a4>
  41536c:	ldur	x0, [x29, #-8]
  415370:	bl	402950 <cap_clear@plt>
  415374:	cbz	w0, 415380 <ferror@plt+0x12890>
  415378:	mov	w0, #0x1                   	// #1
  41537c:	bl	402400 <exit@plt>
  415380:	ldur	x0, [x29, #-8]
  415384:	bl	4026e0 <cap_set_proc@plt>
  415388:	cbz	w0, 415394 <ferror@plt+0x128a4>
  41538c:	mov	w0, #0x1                   	// #1
  415390:	bl	402400 <exit@plt>
  415394:	ldur	x0, [x29, #-8]
  415398:	bl	4029a0 <cap_free@plt>
  41539c:	ldp	x29, x30, [sp, #32]
  4153a0:	add	sp, sp, #0x30
  4153a4:	ret
  4153a8:	sub	sp, sp, #0x40
  4153ac:	stp	x29, x30, [sp, #48]
  4153b0:	add	x29, sp, #0x30
  4153b4:	add	x8, sp, #0x8
  4153b8:	stur	x0, [x29, #-16]
  4153bc:	str	x1, [sp, #24]
  4153c0:	ldr	x0, [sp, #24]
  4153c4:	mov	x1, x8
  4153c8:	bl	402470 <strtod@plt>
  4153cc:	str	d0, [sp, #16]
  4153d0:	ldr	x8, [sp, #8]
  4153d4:	ldr	x9, [sp, #24]
  4153d8:	cmp	x8, x9
  4153dc:	b.ne	4153ec <ferror@plt+0x128fc>  // b.any
  4153e0:	mov	w8, #0xffffffff            	// #-1
  4153e4:	stur	w8, [x29, #-4]
  4153e8:	b	415518 <ferror@plt+0x12a28>
  4153ec:	ldr	x8, [sp, #8]
  4153f0:	ldrb	w9, [x8]
  4153f4:	cbz	w9, 415504 <ferror@plt+0x12a14>
  4153f8:	ldr	x0, [sp, #8]
  4153fc:	adrp	x1, 422000 <ferror@plt+0x1f510>
  415400:	add	x1, x1, #0x456
  415404:	bl	4026b0 <strcasecmp@plt>
  415408:	cbz	w0, 415434 <ferror@plt+0x12944>
  41540c:	ldr	x0, [sp, #8]
  415410:	adrp	x1, 423000 <ferror@plt+0x20510>
  415414:	add	x1, x1, #0x71c
  415418:	bl	4026b0 <strcasecmp@plt>
  41541c:	cbz	w0, 415434 <ferror@plt+0x12944>
  415420:	ldr	x0, [sp, #8]
  415424:	adrp	x1, 423000 <ferror@plt+0x20510>
  415428:	add	x1, x1, #0x721
  41542c:	bl	4026b0 <strcasecmp@plt>
  415430:	cbnz	w0, 415450 <ferror@plt+0x12960>
  415434:	ldr	d0, [sp, #16]
  415438:	mov	x8, #0x848000000000        	// #145685290680320
  41543c:	movk	x8, #0x412e, lsl #48
  415440:	fmov	d1, x8
  415444:	fmul	d0, d0, d1
  415448:	str	d0, [sp, #16]
  41544c:	b	415504 <ferror@plt+0x12a14>
  415450:	ldr	x0, [sp, #8]
  415454:	adrp	x1, 422000 <ferror@plt+0x1f510>
  415458:	add	x1, x1, #0x592
  41545c:	bl	4026b0 <strcasecmp@plt>
  415460:	cbz	w0, 41548c <ferror@plt+0x1299c>
  415464:	ldr	x0, [sp, #8]
  415468:	adrp	x1, 423000 <ferror@plt+0x20510>
  41546c:	add	x1, x1, #0x71b
  415470:	bl	4026b0 <strcasecmp@plt>
  415474:	cbz	w0, 41548c <ferror@plt+0x1299c>
  415478:	ldr	x0, [sp, #8]
  41547c:	adrp	x1, 423000 <ferror@plt+0x20510>
  415480:	add	x1, x1, #0x720
  415484:	bl	4026b0 <strcasecmp@plt>
  415488:	cbnz	w0, 4154a8 <ferror@plt+0x129b8>
  41548c:	ldr	d0, [sp, #16]
  415490:	mov	x8, #0x400000000000        	// #70368744177664
  415494:	movk	x8, #0x408f, lsl #48
  415498:	fmov	d1, x8
  41549c:	fmul	d0, d0, d1
  4154a0:	str	d0, [sp, #16]
  4154a4:	b	415504 <ferror@plt+0x12a14>
  4154a8:	ldr	x0, [sp, #8]
  4154ac:	adrp	x1, 423000 <ferror@plt+0x20510>
  4154b0:	add	x1, x1, #0xaa7
  4154b4:	bl	4026b0 <strcasecmp@plt>
  4154b8:	cbz	w0, 4154e4 <ferror@plt+0x129f4>
  4154bc:	ldr	x0, [sp, #8]
  4154c0:	adrp	x1, 423000 <ferror@plt+0x20510>
  4154c4:	add	x1, x1, #0xa58
  4154c8:	bl	4026b0 <strcasecmp@plt>
  4154cc:	cbz	w0, 4154e4 <ferror@plt+0x129f4>
  4154d0:	ldr	x0, [sp, #8]
  4154d4:	adrp	x1, 423000 <ferror@plt+0x20510>
  4154d8:	add	x1, x1, #0xa5d
  4154dc:	bl	4026b0 <strcasecmp@plt>
  4154e0:	cbnz	w0, 4154f8 <ferror@plt+0x12a08>
  4154e4:	ldr	d0, [sp, #16]
  4154e8:	fmov	d1, #1.000000000000000000e+00
  4154ec:	fmul	d0, d0, d1
  4154f0:	str	d0, [sp, #16]
  4154f4:	b	415504 <ferror@plt+0x12a14>
  4154f8:	mov	w8, #0xffffffff            	// #-1
  4154fc:	stur	w8, [x29, #-4]
  415500:	b	415518 <ferror@plt+0x12a28>
  415504:	ldr	d0, [sp, #16]
  415508:	fcvtzu	w8, d0
  41550c:	ldur	x9, [x29, #-16]
  415510:	str	w8, [x9]
  415514:	stur	wzr, [x29, #-4]
  415518:	ldur	w0, [x29, #-4]
  41551c:	ldp	x29, x30, [sp, #48]
  415520:	add	sp, sp, #0x40
  415524:	ret
  415528:	sub	sp, sp, #0x20
  41552c:	stp	x29, x30, [sp, #16]
  415530:	add	x29, sp, #0x10
  415534:	mov	w8, #0x3f                  	// #63
  415538:	stur	w0, [x29, #-4]
  41553c:	str	x1, [sp]
  415540:	ldr	x0, [sp]
  415544:	ldur	w2, [x29, #-4]
  415548:	mov	w1, w8
  41554c:	bl	415560 <ferror@plt+0x12a70>
  415550:	ldr	x0, [sp]
  415554:	ldp	x29, x30, [sp, #16]
  415558:	add	sp, sp, #0x20
  41555c:	ret
  415560:	sub	sp, sp, #0x30
  415564:	stp	x29, x30, [sp, #32]
  415568:	add	x29, sp, #0x20
  41556c:	mov	x8, #0x848000000000        	// #145685290680320
  415570:	movk	x8, #0x412e, lsl #48
  415574:	fmov	d0, x8
  415578:	stur	x0, [x29, #-8]
  41557c:	stur	w1, [x29, #-12]
  415580:	str	w2, [sp, #16]
  415584:	ldr	s1, [sp, #16]
  415588:	mov	v2.16b, v1.16b
  41558c:	ucvtf	d2, d2
  415590:	str	d2, [sp, #8]
  415594:	ldr	d2, [sp, #8]
  415598:	fcmp	d2, d0
  41559c:	cset	w9, ge  // ge = tcont
  4155a0:	tbnz	w9, #0, 4155a8 <ferror@plt+0x12ab8>
  4155a4:	b	4155d4 <ferror@plt+0x12ae4>
  4155a8:	ldur	x0, [x29, #-8]
  4155ac:	ldursw	x1, [x29, #-12]
  4155b0:	ldr	d0, [sp, #8]
  4155b4:	mov	x8, #0x848000000000        	// #145685290680320
  4155b8:	movk	x8, #0x412e, lsl #48
  4155bc:	fmov	d1, x8
  4155c0:	fdiv	d0, d0, d1
  4155c4:	adrp	x2, 423000 <ferror@plt+0x20510>
  4155c8:	add	x2, x2, #0xa84
  4155cc:	bl	402560 <snprintf@plt>
  4155d0:	b	415638 <ferror@plt+0x12b48>
  4155d4:	ldr	d0, [sp, #8]
  4155d8:	mov	x8, #0x400000000000        	// #70368744177664
  4155dc:	movk	x8, #0x408f, lsl #48
  4155e0:	fmov	d1, x8
  4155e4:	fcmp	d0, d1
  4155e8:	cset	w9, ge  // ge = tcont
  4155ec:	tbnz	w9, #0, 4155f4 <ferror@plt+0x12b04>
  4155f0:	b	415620 <ferror@plt+0x12b30>
  4155f4:	ldur	x0, [x29, #-8]
  4155f8:	ldursw	x1, [x29, #-12]
  4155fc:	ldr	d0, [sp, #8]
  415600:	mov	x8, #0x400000000000        	// #70368744177664
  415604:	movk	x8, #0x408f, lsl #48
  415608:	fmov	d1, x8
  41560c:	fdiv	d0, d0, d1
  415610:	adrp	x2, 423000 <ferror@plt+0x20510>
  415614:	add	x2, x2, #0xa8a
  415618:	bl	402560 <snprintf@plt>
  41561c:	b	415638 <ferror@plt+0x12b48>
  415620:	ldur	x0, [x29, #-8]
  415624:	ldursw	x1, [x29, #-12]
  415628:	ldr	w3, [sp, #16]
  41562c:	adrp	x2, 423000 <ferror@plt+0x20510>
  415630:	add	x2, x2, #0xa91
  415634:	bl	402560 <snprintf@plt>
  415638:	ldp	x29, x30, [sp, #32]
  41563c:	add	sp, sp, #0x30
  415640:	ret
  415644:	sub	sp, sp, #0x40
  415648:	stp	x29, x30, [sp, #48]
  41564c:	add	x29, sp, #0x30
  415650:	add	x8, sp, #0x8
  415654:	stur	x0, [x29, #-16]
  415658:	str	x1, [sp, #24]
  41565c:	ldr	x0, [sp, #24]
  415660:	mov	x1, x8
  415664:	bl	402470 <strtod@plt>
  415668:	str	d0, [sp, #16]
  41566c:	ldr	x8, [sp, #8]
  415670:	ldr	x9, [sp, #24]
  415674:	cmp	x8, x9
  415678:	b.ne	415688 <ferror@plt+0x12b98>  // b.any
  41567c:	mov	w8, #0xffffffff            	// #-1
  415680:	stur	w8, [x29, #-4]
  415684:	b	41580c <ferror@plt+0x12d1c>
  415688:	ldr	x8, [sp, #8]
  41568c:	ldrb	w9, [x8]
  415690:	cbz	w9, 4157f8 <ferror@plt+0x12d08>
  415694:	ldr	x0, [sp, #8]
  415698:	adrp	x1, 422000 <ferror@plt+0x1f510>
  41569c:	add	x1, x1, #0x456
  4156a0:	bl	4026b0 <strcasecmp@plt>
  4156a4:	cbz	w0, 4156d0 <ferror@plt+0x12be0>
  4156a8:	ldr	x0, [sp, #8]
  4156ac:	adrp	x1, 423000 <ferror@plt+0x20510>
  4156b0:	add	x1, x1, #0x71c
  4156b4:	bl	4026b0 <strcasecmp@plt>
  4156b8:	cbz	w0, 4156d0 <ferror@plt+0x12be0>
  4156bc:	ldr	x0, [sp, #8]
  4156c0:	adrp	x1, 423000 <ferror@plt+0x20510>
  4156c4:	add	x1, x1, #0x721
  4156c8:	bl	4026b0 <strcasecmp@plt>
  4156cc:	cbnz	w0, 4156ec <ferror@plt+0x12bfc>
  4156d0:	ldr	d0, [sp, #16]
  4156d4:	mov	x8, #0xcd6500000000        	// #225833675390976
  4156d8:	movk	x8, #0x41cd, lsl #48
  4156dc:	fmov	d1, x8
  4156e0:	fmul	d0, d0, d1
  4156e4:	str	d0, [sp, #16]
  4156e8:	b	4157f8 <ferror@plt+0x12d08>
  4156ec:	ldr	x0, [sp, #8]
  4156f0:	adrp	x1, 422000 <ferror@plt+0x1f510>
  4156f4:	add	x1, x1, #0x592
  4156f8:	bl	4026b0 <strcasecmp@plt>
  4156fc:	cbz	w0, 415728 <ferror@plt+0x12c38>
  415700:	ldr	x0, [sp, #8]
  415704:	adrp	x1, 423000 <ferror@plt+0x20510>
  415708:	add	x1, x1, #0x71b
  41570c:	bl	4026b0 <strcasecmp@plt>
  415710:	cbz	w0, 415728 <ferror@plt+0x12c38>
  415714:	ldr	x0, [sp, #8]
  415718:	adrp	x1, 423000 <ferror@plt+0x20510>
  41571c:	add	x1, x1, #0x720
  415720:	bl	4026b0 <strcasecmp@plt>
  415724:	cbnz	w0, 415744 <ferror@plt+0x12c54>
  415728:	ldr	d0, [sp, #16]
  41572c:	mov	x8, #0x848000000000        	// #145685290680320
  415730:	movk	x8, #0x412e, lsl #48
  415734:	fmov	d1, x8
  415738:	fmul	d0, d0, d1
  41573c:	str	d0, [sp, #16]
  415740:	b	4157f8 <ferror@plt+0x12d08>
  415744:	ldr	x0, [sp, #8]
  415748:	adrp	x1, 423000 <ferror@plt+0x20510>
  41574c:	add	x1, x1, #0xaa7
  415750:	bl	4026b0 <strcasecmp@plt>
  415754:	cbz	w0, 415780 <ferror@plt+0x12c90>
  415758:	ldr	x0, [sp, #8]
  41575c:	adrp	x1, 423000 <ferror@plt+0x20510>
  415760:	add	x1, x1, #0xa58
  415764:	bl	4026b0 <strcasecmp@plt>
  415768:	cbz	w0, 415780 <ferror@plt+0x12c90>
  41576c:	ldr	x0, [sp, #8]
  415770:	adrp	x1, 423000 <ferror@plt+0x20510>
  415774:	add	x1, x1, #0xa5d
  415778:	bl	4026b0 <strcasecmp@plt>
  41577c:	cbnz	w0, 41579c <ferror@plt+0x12cac>
  415780:	ldr	d0, [sp, #16]
  415784:	mov	x8, #0x400000000000        	// #70368744177664
  415788:	movk	x8, #0x408f, lsl #48
  41578c:	fmov	d1, x8
  415790:	fmul	d0, d0, d1
  415794:	str	d0, [sp, #16]
  415798:	b	4157f8 <ferror@plt+0x12d08>
  41579c:	ldr	x0, [sp, #8]
  4157a0:	adrp	x1, 423000 <ferror@plt+0x20510>
  4157a4:	add	x1, x1, #0xd12
  4157a8:	bl	4026b0 <strcasecmp@plt>
  4157ac:	cbz	w0, 4157d8 <ferror@plt+0x12ce8>
  4157b0:	ldr	x0, [sp, #8]
  4157b4:	adrp	x1, 423000 <ferror@plt+0x20510>
  4157b8:	add	x1, x1, #0xa63
  4157bc:	bl	4026b0 <strcasecmp@plt>
  4157c0:	cbz	w0, 4157d8 <ferror@plt+0x12ce8>
  4157c4:	ldr	x0, [sp, #8]
  4157c8:	adrp	x1, 423000 <ferror@plt+0x20510>
  4157cc:	add	x1, x1, #0xa68
  4157d0:	bl	4026b0 <strcasecmp@plt>
  4157d4:	cbnz	w0, 4157ec <ferror@plt+0x12cfc>
  4157d8:	ldr	d0, [sp, #16]
  4157dc:	fmov	d1, #1.000000000000000000e+00
  4157e0:	fmul	d0, d0, d1
  4157e4:	str	d0, [sp, #16]
  4157e8:	b	4157f8 <ferror@plt+0x12d08>
  4157ec:	mov	w8, #0xffffffff            	// #-1
  4157f0:	stur	w8, [x29, #-4]
  4157f4:	b	41580c <ferror@plt+0x12d1c>
  4157f8:	ldr	d0, [sp, #16]
  4157fc:	fcvtzs	x8, d0
  415800:	ldur	x9, [x29, #-16]
  415804:	str	x8, [x9]
  415808:	stur	wzr, [x29, #-4]
  41580c:	ldur	w0, [x29, #-4]
  415810:	ldp	x29, x30, [sp, #48]
  415814:	add	sp, sp, #0x40
  415818:	ret
  41581c:	sub	sp, sp, #0x20
  415820:	stp	x29, x30, [sp, #16]
  415824:	add	x29, sp, #0x10
  415828:	mov	w8, #0x3f                  	// #63
  41582c:	str	x0, [sp, #8]
  415830:	str	x1, [sp]
  415834:	ldr	x0, [sp]
  415838:	ldr	x2, [sp, #8]
  41583c:	mov	w1, w8
  415840:	bl	415854 <ferror@plt+0x12d64>
  415844:	ldr	x0, [sp]
  415848:	ldp	x29, x30, [sp, #16]
  41584c:	add	sp, sp, #0x20
  415850:	ret
  415854:	sub	sp, sp, #0x30
  415858:	stp	x29, x30, [sp, #32]
  41585c:	add	x29, sp, #0x20
  415860:	mov	x8, #0xca00                	// #51712
  415864:	movk	x8, #0x3b9a, lsl #16
  415868:	stur	x0, [x29, #-8]
  41586c:	stur	w1, [x29, #-12]
  415870:	str	x2, [sp, #8]
  415874:	ldr	x9, [sp, #8]
  415878:	scvtf	d0, x9
  41587c:	str	d0, [sp]
  415880:	ldr	x9, [sp, #8]
  415884:	cmp	x9, x8
  415888:	b.lt	4158b8 <ferror@plt+0x12dc8>  // b.tstop
  41588c:	ldur	x0, [x29, #-8]
  415890:	ldursw	x1, [x29, #-12]
  415894:	ldr	d0, [sp]
  415898:	mov	x8, #0xcd6500000000        	// #225833675390976
  41589c:	movk	x8, #0x41cd, lsl #48
  4158a0:	fmov	d1, x8
  4158a4:	fdiv	d0, d0, d1
  4158a8:	adrp	x2, 423000 <ferror@plt+0x20510>
  4158ac:	add	x2, x2, #0xa96
  4158b0:	bl	402560 <snprintf@plt>
  4158b4:	b	415948 <ferror@plt+0x12e58>
  4158b8:	ldr	x8, [sp, #8]
  4158bc:	mov	x9, #0x4240                	// #16960
  4158c0:	movk	x9, #0xf, lsl #16
  4158c4:	cmp	x8, x9
  4158c8:	b.lt	4158f8 <ferror@plt+0x12e08>  // b.tstop
  4158cc:	ldur	x0, [x29, #-8]
  4158d0:	ldursw	x1, [x29, #-12]
  4158d4:	ldr	d0, [sp]
  4158d8:	mov	x8, #0x848000000000        	// #145685290680320
  4158dc:	movk	x8, #0x412e, lsl #48
  4158e0:	fmov	d1, x8
  4158e4:	fdiv	d0, d0, d1
  4158e8:	adrp	x2, 423000 <ferror@plt+0x20510>
  4158ec:	add	x2, x2, #0xa9c
  4158f0:	bl	402560 <snprintf@plt>
  4158f4:	b	415948 <ferror@plt+0x12e58>
  4158f8:	ldr	x8, [sp, #8]
  4158fc:	cmp	x8, #0x3e8
  415900:	b.lt	415930 <ferror@plt+0x12e40>  // b.tstop
  415904:	ldur	x0, [x29, #-8]
  415908:	ldursw	x1, [x29, #-12]
  41590c:	ldr	d0, [sp]
  415910:	mov	x8, #0x400000000000        	// #70368744177664
  415914:	movk	x8, #0x408f, lsl #48
  415918:	fmov	d1, x8
  41591c:	fdiv	d0, d0, d1
  415920:	adrp	x2, 423000 <ferror@plt+0x20510>
  415924:	add	x2, x2, #0xaa3
  415928:	bl	402560 <snprintf@plt>
  41592c:	b	415948 <ferror@plt+0x12e58>
  415930:	ldur	x0, [x29, #-8]
  415934:	ldursw	x1, [x29, #-12]
  415938:	ldr	x3, [sp, #8]
  41593c:	adrp	x2, 423000 <ferror@plt+0x20510>
  415940:	add	x2, x2, #0xaaa
  415944:	bl	402560 <snprintf@plt>
  415948:	ldp	x29, x30, [sp, #32]
  41594c:	add	sp, sp, #0x30
  415950:	ret
  415954:	sub	sp, sp, #0x40
  415958:	stp	x29, x30, [sp, #48]
  41595c:	add	x29, sp, #0x30
  415960:	stur	x0, [x29, #-16]
  415964:	str	x1, [sp, #24]
  415968:	str	wzr, [sp, #20]
  41596c:	ldr	w8, [sp, #20]
  415970:	cmp	w8, #0x4
  415974:	b.ge	415a2c <ferror@plt+0x12f3c>  // b.tcont
  415978:	ldr	x0, [sp, #24]
  41597c:	mov	x1, sp
  415980:	mov	w8, wzr
  415984:	mov	w2, w8
  415988:	bl	4023d0 <strtoul@plt>
  41598c:	str	x0, [sp, #8]
  415990:	ldr	x9, [sp, #8]
  415994:	cmp	x9, #0xff
  415998:	b.ls	4159a8 <ferror@plt+0x12eb8>  // b.plast
  41599c:	mov	w8, #0xffffffff            	// #-1
  4159a0:	stur	w8, [x29, #-4]
  4159a4:	b	415a34 <ferror@plt+0x12f44>
  4159a8:	ldr	x8, [sp]
  4159ac:	ldr	x9, [sp, #24]
  4159b0:	cmp	x8, x9
  4159b4:	b.ne	4159c4 <ferror@plt+0x12ed4>  // b.any
  4159b8:	mov	w8, #0xffffffff            	// #-1
  4159bc:	stur	w8, [x29, #-4]
  4159c0:	b	415a34 <ferror@plt+0x12f44>
  4159c4:	ldr	x8, [sp, #8]
  4159c8:	ldur	x9, [x29, #-16]
  4159cc:	ldrsw	x10, [sp, #20]
  4159d0:	add	x9, x9, x10
  4159d4:	strb	w8, [x9]
  4159d8:	ldr	x9, [sp]
  4159dc:	ldrb	w8, [x9]
  4159e0:	cbnz	w8, 4159e8 <ferror@plt+0x12ef8>
  4159e4:	b	415a2c <ferror@plt+0x12f3c>
  4159e8:	ldr	w8, [sp, #20]
  4159ec:	cmp	w8, #0x3
  4159f0:	b.eq	415a04 <ferror@plt+0x12f14>  // b.none
  4159f4:	ldr	x8, [sp]
  4159f8:	ldrb	w9, [x8]
  4159fc:	cmp	w9, #0x2e
  415a00:	b.eq	415a10 <ferror@plt+0x12f20>  // b.none
  415a04:	mov	w8, #0xffffffff            	// #-1
  415a08:	stur	w8, [x29, #-4]
  415a0c:	b	415a34 <ferror@plt+0x12f44>
  415a10:	ldr	x8, [sp]
  415a14:	add	x8, x8, #0x1
  415a18:	str	x8, [sp, #24]
  415a1c:	ldr	w8, [sp, #20]
  415a20:	add	w8, w8, #0x1
  415a24:	str	w8, [sp, #20]
  415a28:	b	41596c <ferror@plt+0x12e7c>
  415a2c:	mov	w8, #0x1                   	// #1
  415a30:	stur	w8, [x29, #-4]
  415a34:	ldur	w0, [x29, #-4]
  415a38:	ldp	x29, x30, [sp, #48]
  415a3c:	add	sp, sp, #0x40
  415a40:	ret
  415a44:	sub	sp, sp, #0x40
  415a48:	stp	x29, x30, [sp, #48]
  415a4c:	add	x29, sp, #0x30
  415a50:	adrp	x8, 436000 <in6addr_any@@GLIBC_2.17+0x1628>
  415a54:	add	x8, x8, #0x5d0
  415a58:	stur	w0, [x29, #-12]
  415a5c:	str	x1, [sp, #24]
  415a60:	str	w2, [sp, #20]
  415a64:	ldur	w9, [x29, #-12]
  415a68:	cmp	w9, #0x0
  415a6c:	cset	w9, lt  // lt = tstop
  415a70:	str	x8, [sp, #8]
  415a74:	tbnz	w9, #0, 415a94 <ferror@plt+0x12fa4>
  415a78:	ldur	w8, [x29, #-12]
  415a7c:	cmp	w8, #0x100
  415a80:	b.ge	415a94 <ferror@plt+0x12fa4>  // b.tcont
  415a84:	adrp	x8, 434000 <ferror@plt+0x31510>
  415a88:	ldr	x8, [x8, #4008]
  415a8c:	ldr	w9, [x8]
  415a90:	cbz	w9, 415ab8 <ferror@plt+0x12fc8>
  415a94:	ldr	x0, [sp, #24]
  415a98:	ldrsw	x1, [sp, #20]
  415a9c:	ldur	w3, [x29, #-12]
  415aa0:	adrp	x2, 422000 <ferror@plt+0x1f510>
  415aa4:	add	x2, x2, #0xe1b
  415aa8:	bl	402560 <snprintf@plt>
  415aac:	ldr	x8, [sp, #24]
  415ab0:	stur	x8, [x29, #-8]
  415ab4:	b	415b44 <ferror@plt+0x13054>
  415ab8:	ldursw	x8, [x29, #-12]
  415abc:	mov	x9, #0x8                   	// #8
  415ac0:	mul	x8, x9, x8
  415ac4:	ldr	x9, [sp, #8]
  415ac8:	add	x8, x9, x8
  415acc:	ldr	x8, [x8]
  415ad0:	cbnz	x8, 415ae8 <ferror@plt+0x12ff8>
  415ad4:	adrp	x8, 43c000 <stdin@@GLIBC_2.17+0x3168>
  415ad8:	add	x8, x8, #0x650
  415adc:	ldr	w9, [x8]
  415ae0:	cbnz	w9, 415ae8 <ferror@plt+0x12ff8>
  415ae4:	bl	415b54 <ferror@plt+0x13064>
  415ae8:	ldursw	x8, [x29, #-12]
  415aec:	mov	x9, #0x8                   	// #8
  415af0:	mul	x8, x9, x8
  415af4:	ldr	x9, [sp, #8]
  415af8:	add	x8, x9, x8
  415afc:	ldr	x8, [x8]
  415b00:	cbz	x8, 415b24 <ferror@plt+0x13034>
  415b04:	ldursw	x8, [x29, #-12]
  415b08:	mov	x9, #0x8                   	// #8
  415b0c:	mul	x8, x9, x8
  415b10:	ldr	x9, [sp, #8]
  415b14:	add	x8, x9, x8
  415b18:	ldr	x8, [x8]
  415b1c:	stur	x8, [x29, #-8]
  415b20:	b	415b44 <ferror@plt+0x13054>
  415b24:	ldr	x0, [sp, #24]
  415b28:	ldrsw	x1, [sp, #20]
  415b2c:	ldur	w3, [x29, #-12]
  415b30:	adrp	x2, 422000 <ferror@plt+0x1f510>
  415b34:	add	x2, x2, #0xe1b
  415b38:	bl	402560 <snprintf@plt>
  415b3c:	ldr	x8, [sp, #24]
  415b40:	stur	x8, [x29, #-8]
  415b44:	ldur	x0, [x29, #-8]
  415b48:	ldp	x29, x30, [sp, #48]
  415b4c:	add	sp, sp, #0x40
  415b50:	ret
  415b54:	stp	x29, x30, [sp, #-32]!
  415b58:	str	x28, [sp, #16]
  415b5c:	mov	x29, sp
  415b60:	sub	sp, sp, #0x1, lsl #12
  415b64:	sub	sp, sp, #0x30
  415b68:	mov	w8, #0x1                   	// #1
  415b6c:	adrp	x9, 43c000 <stdin@@GLIBC_2.17+0x3168>
  415b70:	add	x9, x9, #0x650
  415b74:	adrp	x0, 423000 <ferror@plt+0x20510>
  415b78:	add	x0, x0, #0xb1e
  415b7c:	adrp	x1, 436000 <in6addr_any@@GLIBC_2.17+0x1628>
  415b80:	add	x1, x1, #0x5d0
  415b84:	mov	w2, #0x100                 	// #256
  415b88:	adrp	x10, 423000 <ferror@plt+0x20510>
  415b8c:	add	x10, x10, #0xb36
  415b90:	str	w8, [x9]
  415b94:	str	x10, [sp, #16]
  415b98:	bl	4170b4 <ferror@plt+0x145c4>
  415b9c:	ldr	x0, [sp, #16]
  415ba0:	bl	402520 <opendir@plt>
  415ba4:	stur	x0, [x29, #-16]
  415ba8:	ldur	x9, [x29, #-16]
  415bac:	cbnz	x9, 415bb4 <ferror@plt+0x130c4>
  415bb0:	b	415c6c <ferror@plt+0x1317c>
  415bb4:	ldur	x0, [x29, #-16]
  415bb8:	bl	402870 <readdir64@plt>
  415bbc:	stur	x0, [x29, #-8]
  415bc0:	cbz	x0, 415c64 <ferror@plt+0x13174>
  415bc4:	ldur	x8, [x29, #-8]
  415bc8:	ldrb	w9, [x8, #19]
  415bcc:	cmp	w9, #0x2e
  415bd0:	b.ne	415bd8 <ferror@plt+0x130e8>  // b.any
  415bd4:	b	415bb4 <ferror@plt+0x130c4>
  415bd8:	ldur	x8, [x29, #-8]
  415bdc:	add	x0, x8, #0x13
  415be0:	bl	4023e0 <strlen@plt>
  415be4:	str	x0, [sp, #24]
  415be8:	ldr	x8, [sp, #24]
  415bec:	cmp	x8, #0x5
  415bf0:	b.hi	415bf8 <ferror@plt+0x13108>  // b.pmore
  415bf4:	b	415bb4 <ferror@plt+0x130c4>
  415bf8:	ldur	x8, [x29, #-8]
  415bfc:	add	x8, x8, #0x13
  415c00:	ldr	x9, [sp, #24]
  415c04:	add	x8, x8, x9
  415c08:	mov	x9, #0xfffffffffffffffb    	// #-5
  415c0c:	add	x0, x8, x9
  415c10:	adrp	x1, 423000 <ferror@plt+0x20510>
  415c14:	add	x1, x1, #0xb50
  415c18:	bl	4027d0 <strcmp@plt>
  415c1c:	cbz	w0, 415c24 <ferror@plt+0x13134>
  415c20:	b	415bb4 <ferror@plt+0x130c4>
  415c24:	ldur	x8, [x29, #-8]
  415c28:	add	x3, x8, #0x13
  415c2c:	add	x8, sp, #0x20
  415c30:	mov	x0, x8
  415c34:	mov	x1, #0x1000                	// #4096
  415c38:	adrp	x2, 423000 <ferror@plt+0x20510>
  415c3c:	add	x2, x2, #0xb56
  415c40:	str	x8, [sp, #8]
  415c44:	bl	402560 <snprintf@plt>
  415c48:	ldr	x8, [sp, #8]
  415c4c:	mov	x0, x8
  415c50:	adrp	x1, 436000 <in6addr_any@@GLIBC_2.17+0x1628>
  415c54:	add	x1, x1, #0x5d0
  415c58:	mov	w2, #0x100                 	// #256
  415c5c:	bl	4170b4 <ferror@plt+0x145c4>
  415c60:	b	415bb4 <ferror@plt+0x130c4>
  415c64:	ldur	x0, [x29, #-16]
  415c68:	bl	402700 <closedir@plt>
  415c6c:	add	sp, sp, #0x1, lsl #12
  415c70:	add	sp, sp, #0x30
  415c74:	ldr	x28, [sp, #16]
  415c78:	ldp	x29, x30, [sp], #32
  415c7c:	ret
  415c80:	sub	sp, sp, #0x50
  415c84:	stp	x29, x30, [sp, #64]
  415c88:	add	x29, sp, #0x40
  415c8c:	adrp	x8, 43c000 <stdin@@GLIBC_2.17+0x3168>
  415c90:	add	x8, x8, #0x658
  415c94:	adrp	x9, 43c000 <stdin@@GLIBC_2.17+0x3168>
  415c98:	add	x9, x9, #0x660
  415c9c:	adrp	x10, 436000 <in6addr_any@@GLIBC_2.17+0x1628>
  415ca0:	add	x10, x10, #0x5d0
  415ca4:	stur	x0, [x29, #-16]
  415ca8:	stur	x1, [x29, #-24]
  415cac:	ldr	x11, [x8]
  415cb0:	str	x8, [sp, #16]
  415cb4:	str	x9, [sp, #8]
  415cb8:	str	x10, [sp]
  415cbc:	cbz	x11, 415cec <ferror@plt+0x131fc>
  415cc0:	ldr	x8, [sp, #16]
  415cc4:	ldr	x0, [x8]
  415cc8:	ldur	x1, [x29, #-24]
  415ccc:	bl	4027d0 <strcmp@plt>
  415cd0:	cbnz	w0, 415cec <ferror@plt+0x131fc>
  415cd4:	ldr	x8, [sp, #8]
  415cd8:	ldr	x9, [x8]
  415cdc:	ldur	x10, [x29, #-16]
  415ce0:	str	w9, [x10]
  415ce4:	stur	wzr, [x29, #-4]
  415ce8:	b	415e10 <ferror@plt+0x13320>
  415cec:	adrp	x8, 43c000 <stdin@@GLIBC_2.17+0x3168>
  415cf0:	add	x8, x8, #0x650
  415cf4:	ldr	w9, [x8]
  415cf8:	cbnz	w9, 415d00 <ferror@plt+0x13210>
  415cfc:	bl	415b54 <ferror@plt+0x13064>
  415d00:	str	wzr, [sp, #28]
  415d04:	ldr	w8, [sp, #28]
  415d08:	cmp	w8, #0x100
  415d0c:	b.ge	415da0 <ferror@plt+0x132b0>  // b.tcont
  415d10:	ldrsw	x8, [sp, #28]
  415d14:	mov	x9, #0x8                   	// #8
  415d18:	mul	x8, x9, x8
  415d1c:	ldr	x9, [sp]
  415d20:	add	x8, x9, x8
  415d24:	ldr	x8, [x8]
  415d28:	cbz	x8, 415d90 <ferror@plt+0x132a0>
  415d2c:	ldrsw	x8, [sp, #28]
  415d30:	mov	x9, #0x8                   	// #8
  415d34:	mul	x8, x9, x8
  415d38:	ldr	x9, [sp]
  415d3c:	add	x8, x9, x8
  415d40:	ldr	x0, [x8]
  415d44:	ldur	x1, [x29, #-24]
  415d48:	bl	4027d0 <strcmp@plt>
  415d4c:	cbnz	w0, 415d90 <ferror@plt+0x132a0>
  415d50:	ldrsw	x8, [sp, #28]
  415d54:	mov	x9, #0x8                   	// #8
  415d58:	mul	x8, x9, x8
  415d5c:	ldr	x9, [sp]
  415d60:	add	x8, x9, x8
  415d64:	ldr	x8, [x8]
  415d68:	ldr	x10, [sp, #16]
  415d6c:	str	x8, [x10]
  415d70:	ldrsw	x8, [sp, #28]
  415d74:	ldr	x11, [sp, #8]
  415d78:	str	x8, [x11]
  415d7c:	ldr	x8, [x11]
  415d80:	ldur	x12, [x29, #-16]
  415d84:	str	w8, [x12]
  415d88:	stur	wzr, [x29, #-4]
  415d8c:	b	415e10 <ferror@plt+0x13320>
  415d90:	ldr	w8, [sp, #28]
  415d94:	add	w8, w8, #0x1
  415d98:	str	w8, [sp, #28]
  415d9c:	b	415d04 <ferror@plt+0x13214>
  415da0:	ldur	x0, [x29, #-24]
  415da4:	add	x1, sp, #0x20
  415da8:	mov	w8, wzr
  415dac:	mov	w2, w8
  415db0:	bl	4023d0 <strtoul@plt>
  415db4:	ldr	x9, [sp, #8]
  415db8:	str	x0, [x9]
  415dbc:	ldr	x10, [sp, #32]
  415dc0:	cbz	x10, 415df0 <ferror@plt+0x13300>
  415dc4:	ldr	x8, [sp, #32]
  415dc8:	ldur	x9, [x29, #-24]
  415dcc:	cmp	x8, x9
  415dd0:	b.eq	415df0 <ferror@plt+0x13300>  // b.none
  415dd4:	ldr	x8, [sp, #32]
  415dd8:	ldrb	w9, [x8]
  415ddc:	cbnz	w9, 415df0 <ferror@plt+0x13300>
  415de0:	ldr	x8, [sp, #8]
  415de4:	ldr	x9, [x8]
  415de8:	cmp	x9, #0xff
  415dec:	b.ls	415dfc <ferror@plt+0x1330c>  // b.plast
  415df0:	mov	w8, #0xffffffff            	// #-1
  415df4:	stur	w8, [x29, #-4]
  415df8:	b	415e10 <ferror@plt+0x13320>
  415dfc:	ldr	x8, [sp, #8]
  415e00:	ldr	x9, [x8]
  415e04:	ldur	x10, [x29, #-16]
  415e08:	str	w9, [x10]
  415e0c:	stur	wzr, [x29, #-4]
  415e10:	ldur	w0, [x29, #-4]
  415e14:	ldp	x29, x30, [sp, #64]
  415e18:	add	sp, sp, #0x50
  415e1c:	ret
  415e20:	sub	sp, sp, #0x40
  415e24:	stp	x29, x30, [sp, #48]
  415e28:	add	x29, sp, #0x30
  415e2c:	adrp	x8, 435000 <memcpy@GLIBC_2.17>
  415e30:	add	x8, x8, #0x5d0
  415e34:	stur	w0, [x29, #-12]
  415e38:	str	x1, [sp, #24]
  415e3c:	str	w2, [sp, #20]
  415e40:	ldur	w9, [x29, #-12]
  415e44:	cmp	w9, #0x0
  415e48:	cset	w9, lt  // lt = tstop
  415e4c:	str	x8, [sp, #8]
  415e50:	tbnz	w9, #0, 415e70 <ferror@plt+0x13380>
  415e54:	ldur	w8, [x29, #-12]
  415e58:	cmp	w8, #0x100
  415e5c:	b.ge	415e70 <ferror@plt+0x13380>  // b.tcont
  415e60:	adrp	x8, 434000 <ferror@plt+0x31510>
  415e64:	ldr	x8, [x8, #4008]
  415e68:	ldr	w9, [x8]
  415e6c:	cbz	w9, 415e94 <ferror@plt+0x133a4>
  415e70:	ldr	x0, [sp, #24]
  415e74:	ldrsw	x1, [sp, #20]
  415e78:	ldur	w3, [x29, #-12]
  415e7c:	adrp	x2, 422000 <ferror@plt+0x1f510>
  415e80:	add	x2, x2, #0x3ad
  415e84:	bl	402560 <snprintf@plt>
  415e88:	ldr	x8, [sp, #24]
  415e8c:	stur	x8, [x29, #-8]
  415e90:	b	415f20 <ferror@plt+0x13430>
  415e94:	ldursw	x8, [x29, #-12]
  415e98:	mov	x9, #0x8                   	// #8
  415e9c:	mul	x8, x9, x8
  415ea0:	ldr	x9, [sp, #8]
  415ea4:	add	x8, x9, x8
  415ea8:	ldr	x8, [x8]
  415eac:	cbnz	x8, 415ec4 <ferror@plt+0x133d4>
  415eb0:	adrp	x8, 43c000 <stdin@@GLIBC_2.17+0x3168>
  415eb4:	add	x8, x8, #0x668
  415eb8:	ldr	w9, [x8]
  415ebc:	cbnz	w9, 415ec4 <ferror@plt+0x133d4>
  415ec0:	bl	415f30 <ferror@plt+0x13440>
  415ec4:	ldursw	x8, [x29, #-12]
  415ec8:	mov	x9, #0x8                   	// #8
  415ecc:	mul	x8, x9, x8
  415ed0:	ldr	x9, [sp, #8]
  415ed4:	add	x8, x9, x8
  415ed8:	ldr	x8, [x8]
  415edc:	cbz	x8, 415f00 <ferror@plt+0x13410>
  415ee0:	ldursw	x8, [x29, #-12]
  415ee4:	mov	x9, #0x8                   	// #8
  415ee8:	mul	x8, x9, x8
  415eec:	ldr	x9, [sp, #8]
  415ef0:	add	x8, x9, x8
  415ef4:	ldr	x8, [x8]
  415ef8:	stur	x8, [x29, #-8]
  415efc:	b	415f20 <ferror@plt+0x13430>
  415f00:	ldr	x0, [sp, #24]
  415f04:	ldrsw	x1, [sp, #20]
  415f08:	ldur	w3, [x29, #-12]
  415f0c:	adrp	x2, 422000 <ferror@plt+0x1f510>
  415f10:	add	x2, x2, #0x3ad
  415f14:	bl	402560 <snprintf@plt>
  415f18:	ldr	x8, [sp, #24]
  415f1c:	stur	x8, [x29, #-8]
  415f20:	ldur	x0, [x29, #-8]
  415f24:	ldp	x29, x30, [sp, #48]
  415f28:	add	sp, sp, #0x40
  415f2c:	ret
  415f30:	stp	x29, x30, [sp, #-16]!
  415f34:	mov	x29, sp
  415f38:	mov	w8, #0x1                   	// #1
  415f3c:	adrp	x9, 43c000 <stdin@@GLIBC_2.17+0x3168>
  415f40:	add	x9, x9, #0x668
  415f44:	adrp	x0, 423000 <ferror@plt+0x20510>
  415f48:	add	x0, x0, #0xbce
  415f4c:	adrp	x1, 435000 <memcpy@GLIBC_2.17>
  415f50:	add	x1, x1, #0x5d0
  415f54:	mov	w2, #0x100                 	// #256
  415f58:	str	w8, [x9]
  415f5c:	bl	4170b4 <ferror@plt+0x145c4>
  415f60:	ldp	x29, x30, [sp], #16
  415f64:	ret
  415f68:	sub	sp, sp, #0x50
  415f6c:	stp	x29, x30, [sp, #64]
  415f70:	add	x29, sp, #0x40
  415f74:	adrp	x8, 43c000 <stdin@@GLIBC_2.17+0x3168>
  415f78:	add	x8, x8, #0x670
  415f7c:	adrp	x9, 43c000 <stdin@@GLIBC_2.17+0x3168>
  415f80:	add	x9, x9, #0x678
  415f84:	adrp	x10, 435000 <memcpy@GLIBC_2.17>
  415f88:	add	x10, x10, #0x5d0
  415f8c:	stur	x0, [x29, #-16]
  415f90:	stur	x1, [x29, #-24]
  415f94:	ldr	x11, [x8]
  415f98:	str	x8, [sp, #16]
  415f9c:	str	x9, [sp, #8]
  415fa0:	str	x10, [sp]
  415fa4:	cbz	x11, 415fd4 <ferror@plt+0x134e4>
  415fa8:	ldr	x8, [sp, #16]
  415fac:	ldr	x0, [x8]
  415fb0:	ldur	x1, [x29, #-24]
  415fb4:	bl	4027d0 <strcmp@plt>
  415fb8:	cbnz	w0, 415fd4 <ferror@plt+0x134e4>
  415fbc:	ldr	x8, [sp, #8]
  415fc0:	ldr	x9, [x8]
  415fc4:	ldur	x10, [x29, #-16]
  415fc8:	str	w9, [x10]
  415fcc:	stur	wzr, [x29, #-4]
  415fd0:	b	4160f8 <ferror@plt+0x13608>
  415fd4:	adrp	x8, 43c000 <stdin@@GLIBC_2.17+0x3168>
  415fd8:	add	x8, x8, #0x668
  415fdc:	ldr	w9, [x8]
  415fe0:	cbnz	w9, 415fe8 <ferror@plt+0x134f8>
  415fe4:	bl	415f30 <ferror@plt+0x13440>
  415fe8:	str	wzr, [sp, #28]
  415fec:	ldr	w8, [sp, #28]
  415ff0:	cmp	w8, #0x100
  415ff4:	b.ge	416088 <ferror@plt+0x13598>  // b.tcont
  415ff8:	ldrsw	x8, [sp, #28]
  415ffc:	mov	x9, #0x8                   	// #8
  416000:	mul	x8, x9, x8
  416004:	ldr	x9, [sp]
  416008:	add	x8, x9, x8
  41600c:	ldr	x8, [x8]
  416010:	cbz	x8, 416078 <ferror@plt+0x13588>
  416014:	ldrsw	x8, [sp, #28]
  416018:	mov	x9, #0x8                   	// #8
  41601c:	mul	x8, x9, x8
  416020:	ldr	x9, [sp]
  416024:	add	x8, x9, x8
  416028:	ldr	x0, [x8]
  41602c:	ldur	x1, [x29, #-24]
  416030:	bl	4027d0 <strcmp@plt>
  416034:	cbnz	w0, 416078 <ferror@plt+0x13588>
  416038:	ldrsw	x8, [sp, #28]
  41603c:	mov	x9, #0x8                   	// #8
  416040:	mul	x8, x9, x8
  416044:	ldr	x9, [sp]
  416048:	add	x8, x9, x8
  41604c:	ldr	x8, [x8]
  416050:	ldr	x10, [sp, #16]
  416054:	str	x8, [x10]
  416058:	ldrsw	x8, [sp, #28]
  41605c:	ldr	x11, [sp, #8]
  416060:	str	x8, [x11]
  416064:	ldr	x8, [x11]
  416068:	ldur	x12, [x29, #-16]
  41606c:	str	w8, [x12]
  416070:	stur	wzr, [x29, #-4]
  416074:	b	4160f8 <ferror@plt+0x13608>
  416078:	ldr	w8, [sp, #28]
  41607c:	add	w8, w8, #0x1
  416080:	str	w8, [sp, #28]
  416084:	b	415fec <ferror@plt+0x134fc>
  416088:	ldur	x0, [x29, #-24]
  41608c:	add	x1, sp, #0x20
  416090:	mov	w8, wzr
  416094:	mov	w2, w8
  416098:	bl	4023d0 <strtoul@plt>
  41609c:	ldr	x9, [sp, #8]
  4160a0:	str	x0, [x9]
  4160a4:	ldr	x10, [sp, #32]
  4160a8:	cbz	x10, 4160d8 <ferror@plt+0x135e8>
  4160ac:	ldr	x8, [sp, #32]
  4160b0:	ldur	x9, [x29, #-24]
  4160b4:	cmp	x8, x9
  4160b8:	b.eq	4160d8 <ferror@plt+0x135e8>  // b.none
  4160bc:	ldr	x8, [sp, #32]
  4160c0:	ldrb	w9, [x8]
  4160c4:	cbnz	w9, 4160d8 <ferror@plt+0x135e8>
  4160c8:	ldr	x8, [sp, #8]
  4160cc:	ldr	x9, [x8]
  4160d0:	cmp	x9, #0xff
  4160d4:	b.ls	4160e4 <ferror@plt+0x135f4>  // b.plast
  4160d8:	mov	w8, #0xffffffff            	// #-1
  4160dc:	stur	w8, [x29, #-4]
  4160e0:	b	4160f8 <ferror@plt+0x13608>
  4160e4:	ldr	x8, [sp, #8]
  4160e8:	ldr	x9, [x8]
  4160ec:	ldur	x10, [x29, #-16]
  4160f0:	str	w9, [x10]
  4160f4:	stur	wzr, [x29, #-4]
  4160f8:	ldur	w0, [x29, #-4]
  4160fc:	ldp	x29, x30, [sp, #64]
  416100:	add	sp, sp, #0x50
  416104:	ret
  416108:	sub	sp, sp, #0x40
  41610c:	stp	x29, x30, [sp, #48]
  416110:	add	x29, sp, #0x30
  416114:	adrp	x8, 436000 <in6addr_any@@GLIBC_2.17+0x1628>
  416118:	add	x8, x8, #0xdd0
  41611c:	stur	w0, [x29, #-12]
  416120:	str	x1, [sp, #24]
  416124:	str	w2, [sp, #20]
  416128:	ldur	w9, [x29, #-12]
  41612c:	cmp	w9, #0x0
  416130:	cset	w9, lt  // lt = tstop
  416134:	str	x8, [sp, #8]
  416138:	tbnz	w9, #0, 416158 <ferror@plt+0x13668>
  41613c:	ldur	w8, [x29, #-12]
  416140:	cmp	w8, #0x100
  416144:	b.ge	416158 <ferror@plt+0x13668>  // b.tcont
  416148:	adrp	x8, 434000 <ferror@plt+0x31510>
  41614c:	ldr	x8, [x8, #4008]
  416150:	ldr	w9, [x8]
  416154:	cbz	w9, 41617c <ferror@plt+0x1368c>
  416158:	ldr	x0, [sp, #24]
  41615c:	ldrsw	x1, [sp, #20]
  416160:	ldur	w3, [x29, #-12]
  416164:	adrp	x2, 422000 <ferror@plt+0x1f510>
  416168:	add	x2, x2, #0x3ad
  41616c:	bl	402560 <snprintf@plt>
  416170:	ldr	x8, [sp, #24]
  416174:	stur	x8, [x29, #-8]
  416178:	b	416208 <ferror@plt+0x13718>
  41617c:	ldursw	x8, [x29, #-12]
  416180:	mov	x9, #0x8                   	// #8
  416184:	mul	x8, x9, x8
  416188:	ldr	x9, [sp, #8]
  41618c:	add	x8, x9, x8
  416190:	ldr	x8, [x8]
  416194:	cbnz	x8, 4161ac <ferror@plt+0x136bc>
  416198:	adrp	x8, 43c000 <stdin@@GLIBC_2.17+0x3168>
  41619c:	add	x8, x8, #0x680
  4161a0:	ldr	w9, [x8]
  4161a4:	cbnz	w9, 4161ac <ferror@plt+0x136bc>
  4161a8:	bl	416218 <ferror@plt+0x13728>
  4161ac:	ldursw	x8, [x29, #-12]
  4161b0:	mov	x9, #0x8                   	// #8
  4161b4:	mul	x8, x9, x8
  4161b8:	ldr	x9, [sp, #8]
  4161bc:	add	x8, x9, x8
  4161c0:	ldr	x8, [x8]
  4161c4:	cbz	x8, 4161e8 <ferror@plt+0x136f8>
  4161c8:	ldursw	x8, [x29, #-12]
  4161cc:	mov	x9, #0x8                   	// #8
  4161d0:	mul	x8, x9, x8
  4161d4:	ldr	x9, [sp, #8]
  4161d8:	add	x8, x9, x8
  4161dc:	ldr	x8, [x8]
  4161e0:	stur	x8, [x29, #-8]
  4161e4:	b	416208 <ferror@plt+0x13718>
  4161e8:	ldr	x0, [sp, #24]
  4161ec:	ldrsw	x1, [sp, #20]
  4161f0:	ldur	w3, [x29, #-12]
  4161f4:	adrp	x2, 422000 <ferror@plt+0x1f510>
  4161f8:	add	x2, x2, #0x3ad
  4161fc:	bl	402560 <snprintf@plt>
  416200:	ldr	x8, [sp, #24]
  416204:	stur	x8, [x29, #-8]
  416208:	ldur	x0, [x29, #-8]
  41620c:	ldp	x29, x30, [sp, #48]
  416210:	add	sp, sp, #0x40
  416214:	ret
  416218:	stp	x29, x30, [sp, #-16]!
  41621c:	mov	x29, sp
  416220:	mov	w8, #0x1                   	// #1
  416224:	adrp	x9, 43c000 <stdin@@GLIBC_2.17+0x3168>
  416228:	add	x9, x9, #0x680
  41622c:	adrp	x0, 423000 <ferror@plt+0x20510>
  416230:	add	x0, x0, #0xbe6
  416234:	adrp	x1, 436000 <in6addr_any@@GLIBC_2.17+0x1628>
  416238:	add	x1, x1, #0xdd0
  41623c:	mov	w2, #0x100                 	// #256
  416240:	str	w8, [x9]
  416244:	bl	4170b4 <ferror@plt+0x145c4>
  416248:	ldp	x29, x30, [sp], #16
  41624c:	ret
  416250:	sub	sp, sp, #0x50
  416254:	stp	x29, x30, [sp, #64]
  416258:	add	x29, sp, #0x40
  41625c:	adrp	x8, 43c000 <stdin@@GLIBC_2.17+0x3168>
  416260:	add	x8, x8, #0x688
  416264:	adrp	x9, 43c000 <stdin@@GLIBC_2.17+0x3168>
  416268:	add	x9, x9, #0x690
  41626c:	adrp	x10, 436000 <in6addr_any@@GLIBC_2.17+0x1628>
  416270:	add	x10, x10, #0xdd0
  416274:	stur	x0, [x29, #-16]
  416278:	stur	x1, [x29, #-24]
  41627c:	ldr	x11, [x8]
  416280:	str	x8, [sp, #16]
  416284:	str	x9, [sp, #8]
  416288:	str	x10, [sp]
  41628c:	cbz	x11, 4162bc <ferror@plt+0x137cc>
  416290:	ldr	x8, [sp, #16]
  416294:	ldr	x0, [x8]
  416298:	ldur	x1, [x29, #-24]
  41629c:	bl	4027d0 <strcmp@plt>
  4162a0:	cbnz	w0, 4162bc <ferror@plt+0x137cc>
  4162a4:	ldr	x8, [sp, #8]
  4162a8:	ldr	x9, [x8]
  4162ac:	ldur	x10, [x29, #-16]
  4162b0:	str	w9, [x10]
  4162b4:	stur	wzr, [x29, #-4]
  4162b8:	b	4163e0 <ferror@plt+0x138f0>
  4162bc:	adrp	x8, 43c000 <stdin@@GLIBC_2.17+0x3168>
  4162c0:	add	x8, x8, #0x680
  4162c4:	ldr	w9, [x8]
  4162c8:	cbnz	w9, 4162d0 <ferror@plt+0x137e0>
  4162cc:	bl	416218 <ferror@plt+0x13728>
  4162d0:	str	wzr, [sp, #28]
  4162d4:	ldr	w8, [sp, #28]
  4162d8:	cmp	w8, #0x100
  4162dc:	b.ge	416370 <ferror@plt+0x13880>  // b.tcont
  4162e0:	ldrsw	x8, [sp, #28]
  4162e4:	mov	x9, #0x8                   	// #8
  4162e8:	mul	x8, x9, x8
  4162ec:	ldr	x9, [sp]
  4162f0:	add	x8, x9, x8
  4162f4:	ldr	x8, [x8]
  4162f8:	cbz	x8, 416360 <ferror@plt+0x13870>
  4162fc:	ldrsw	x8, [sp, #28]
  416300:	mov	x9, #0x8                   	// #8
  416304:	mul	x8, x9, x8
  416308:	ldr	x9, [sp]
  41630c:	add	x8, x9, x8
  416310:	ldr	x0, [x8]
  416314:	ldur	x1, [x29, #-24]
  416318:	bl	4027d0 <strcmp@plt>
  41631c:	cbnz	w0, 416360 <ferror@plt+0x13870>
  416320:	ldrsw	x8, [sp, #28]
  416324:	mov	x9, #0x8                   	// #8
  416328:	mul	x8, x9, x8
  41632c:	ldr	x9, [sp]
  416330:	add	x8, x9, x8
  416334:	ldr	x8, [x8]
  416338:	ldr	x10, [sp, #16]
  41633c:	str	x8, [x10]
  416340:	ldrsw	x8, [sp, #28]
  416344:	ldr	x11, [sp, #8]
  416348:	str	x8, [x11]
  41634c:	ldr	x8, [x11]
  416350:	ldur	x12, [x29, #-16]
  416354:	str	w8, [x12]
  416358:	stur	wzr, [x29, #-4]
  41635c:	b	4163e0 <ferror@plt+0x138f0>
  416360:	ldr	w8, [sp, #28]
  416364:	add	w8, w8, #0x1
  416368:	str	w8, [sp, #28]
  41636c:	b	4162d4 <ferror@plt+0x137e4>
  416370:	ldur	x0, [x29, #-24]
  416374:	add	x1, sp, #0x20
  416378:	mov	w8, wzr
  41637c:	mov	w2, w8
  416380:	bl	4023d0 <strtoul@plt>
  416384:	ldr	x9, [sp, #8]
  416388:	str	x0, [x9]
  41638c:	ldr	x10, [sp, #32]
  416390:	cbz	x10, 4163c0 <ferror@plt+0x138d0>
  416394:	ldr	x8, [sp, #32]
  416398:	ldur	x9, [x29, #-24]
  41639c:	cmp	x8, x9
  4163a0:	b.eq	4163c0 <ferror@plt+0x138d0>  // b.none
  4163a4:	ldr	x8, [sp, #32]
  4163a8:	ldrb	w9, [x8]
  4163ac:	cbnz	w9, 4163c0 <ferror@plt+0x138d0>
  4163b0:	ldr	x8, [sp, #8]
  4163b4:	ldr	x9, [x8]
  4163b8:	cmp	x9, #0xff
  4163bc:	b.ls	4163cc <ferror@plt+0x138dc>  // b.plast
  4163c0:	mov	w8, #0xffffffff            	// #-1
  4163c4:	stur	w8, [x29, #-4]
  4163c8:	b	4163e0 <ferror@plt+0x138f0>
  4163cc:	ldr	x8, [sp, #8]
  4163d0:	ldr	x9, [x8]
  4163d4:	ldur	x10, [x29, #-16]
  4163d8:	str	w9, [x10]
  4163dc:	stur	wzr, [x29, #-4]
  4163e0:	ldur	w0, [x29, #-4]
  4163e4:	ldp	x29, x30, [sp, #64]
  4163e8:	add	sp, sp, #0x50
  4163ec:	ret
  4163f0:	sub	sp, sp, #0x40
  4163f4:	stp	x29, x30, [sp, #48]
  4163f8:	add	x29, sp, #0x30
  4163fc:	adrp	x8, 43c000 <stdin@@GLIBC_2.17+0x3168>
  416400:	add	x8, x8, #0x698
  416404:	stur	w0, [x29, #-12]
  416408:	str	x1, [sp, #24]
  41640c:	str	w2, [sp, #20]
  416410:	ldr	w9, [x8]
  416414:	cbnz	w9, 41641c <ferror@plt+0x1392c>
  416418:	bl	4164e4 <ferror@plt+0x139f4>
  41641c:	ldur	w8, [x29, #-12]
  416420:	and	w8, w8, #0xff
  416424:	mov	w9, w8
  416428:	ubfx	x9, x9, #0, #32
  41642c:	mov	x10, #0x8                   	// #8
  416430:	mul	x9, x10, x9
  416434:	adrp	x10, 435000 <memcpy@GLIBC_2.17>
  416438:	add	x10, x10, #0xdd0
  41643c:	add	x9, x10, x9
  416440:	ldr	x9, [x9]
  416444:	str	x9, [sp, #8]
  416448:	ldr	x8, [sp, #8]
  41644c:	mov	w9, #0x0                   	// #0
  416450:	str	w9, [sp, #4]
  416454:	cbz	x8, 416470 <ferror@plt+0x13980>
  416458:	ldr	x8, [sp, #8]
  41645c:	ldr	w9, [x8, #16]
  416460:	ldur	w10, [x29, #-12]
  416464:	cmp	w9, w10
  416468:	cset	w9, ne  // ne = any
  41646c:	str	w9, [sp, #4]
  416470:	ldr	w8, [sp, #4]
  416474:	tbnz	w8, #0, 41647c <ferror@plt+0x1398c>
  416478:	b	41648c <ferror@plt+0x1399c>
  41647c:	ldr	x8, [sp, #8]
  416480:	ldr	x8, [x8]
  416484:	str	x8, [sp, #8]
  416488:	b	416448 <ferror@plt+0x13958>
  41648c:	adrp	x8, 434000 <ferror@plt+0x31510>
  416490:	ldr	x8, [x8, #4008]
  416494:	ldr	w9, [x8]
  416498:	cbnz	w9, 4164b4 <ferror@plt+0x139c4>
  41649c:	ldr	x8, [sp, #8]
  4164a0:	cbz	x8, 4164b4 <ferror@plt+0x139c4>
  4164a4:	ldr	x8, [sp, #8]
  4164a8:	ldr	x8, [x8, #8]
  4164ac:	stur	x8, [x29, #-8]
  4164b0:	b	4164d4 <ferror@plt+0x139e4>
  4164b4:	ldr	x0, [sp, #24]
  4164b8:	ldrsw	x1, [sp, #20]
  4164bc:	ldur	w3, [x29, #-12]
  4164c0:	adrp	x2, 422000 <ferror@plt+0x1f510>
  4164c4:	add	x2, x2, #0xe1b
  4164c8:	bl	402560 <snprintf@plt>
  4164cc:	ldr	x8, [sp, #24]
  4164d0:	stur	x8, [x29, #-8]
  4164d4:	ldur	x0, [x29, #-8]
  4164d8:	ldp	x29, x30, [sp, #48]
  4164dc:	add	sp, sp, #0x40
  4164e0:	ret
  4164e4:	stp	x29, x30, [sp, #-32]!
  4164e8:	str	x28, [sp, #16]
  4164ec:	mov	x29, sp
  4164f0:	sub	sp, sp, #0x1, lsl #12
  4164f4:	sub	sp, sp, #0x30
  4164f8:	mov	w8, #0x1                   	// #1
  4164fc:	adrp	x9, 43c000 <stdin@@GLIBC_2.17+0x3168>
  416500:	add	x9, x9, #0x698
  416504:	adrp	x10, 435000 <memcpy@GLIBC_2.17>
  416508:	add	x10, x10, #0xdd0
  41650c:	str	w8, [x9]
  416510:	stur	wzr, [x29, #-20]
  416514:	str	x10, [sp, #8]
  416518:	ldur	w8, [x29, #-20]
  41651c:	cmp	w8, #0x100
  416520:	b.ge	416570 <ferror@plt+0x13a80>  // b.tcont
  416524:	ldursw	x8, [x29, #-20]
  416528:	mov	x9, #0x8                   	// #8
  41652c:	mul	x8, x9, x8
  416530:	ldr	x9, [sp, #8]
  416534:	add	x8, x9, x8
  416538:	ldr	x8, [x8]
  41653c:	cbz	x8, 416560 <ferror@plt+0x13a70>
  416540:	ldur	w8, [x29, #-20]
  416544:	ldursw	x9, [x29, #-20]
  416548:	mov	x10, #0x8                   	// #8
  41654c:	mul	x9, x10, x9
  416550:	ldr	x10, [sp, #8]
  416554:	add	x9, x10, x9
  416558:	ldr	x9, [x9]
  41655c:	str	w8, [x9, #16]
  416560:	ldur	w8, [x29, #-20]
  416564:	add	w8, w8, #0x1
  416568:	stur	w8, [x29, #-20]
  41656c:	b	416518 <ferror@plt+0x13a28>
  416570:	adrp	x0, 423000 <ferror@plt+0x20510>
  416574:	add	x0, x0, #0xbfe
  416578:	ldr	x1, [sp, #8]
  41657c:	mov	w2, #0x100                 	// #256
  416580:	bl	417338 <ferror@plt+0x14848>
  416584:	adrp	x0, 423000 <ferror@plt+0x20510>
  416588:	add	x0, x0, #0xc16
  41658c:	bl	402520 <opendir@plt>
  416590:	stur	x0, [x29, #-16]
  416594:	ldur	x8, [x29, #-16]
  416598:	cbnz	x8, 4165a0 <ferror@plt+0x13ab0>
  41659c:	b	416654 <ferror@plt+0x13b64>
  4165a0:	ldur	x0, [x29, #-16]
  4165a4:	bl	402870 <readdir64@plt>
  4165a8:	stur	x0, [x29, #-8]
  4165ac:	cbz	x0, 41664c <ferror@plt+0x13b5c>
  4165b0:	ldur	x8, [x29, #-8]
  4165b4:	ldrb	w9, [x8, #19]
  4165b8:	cmp	w9, #0x2e
  4165bc:	b.ne	4165c4 <ferror@plt+0x13ad4>  // b.any
  4165c0:	b	4165a0 <ferror@plt+0x13ab0>
  4165c4:	ldur	x8, [x29, #-8]
  4165c8:	add	x0, x8, #0x13
  4165cc:	bl	4023e0 <strlen@plt>
  4165d0:	str	x0, [sp, #16]
  4165d4:	ldr	x8, [sp, #16]
  4165d8:	cmp	x8, #0x5
  4165dc:	b.hi	4165e4 <ferror@plt+0x13af4>  // b.pmore
  4165e0:	b	4165a0 <ferror@plt+0x13ab0>
  4165e4:	ldur	x8, [x29, #-8]
  4165e8:	add	x8, x8, #0x13
  4165ec:	ldr	x9, [sp, #16]
  4165f0:	add	x8, x8, x9
  4165f4:	mov	x9, #0xfffffffffffffffb    	// #-5
  4165f8:	add	x0, x8, x9
  4165fc:	adrp	x1, 423000 <ferror@plt+0x20510>
  416600:	add	x1, x1, #0xb50
  416604:	bl	4027d0 <strcmp@plt>
  416608:	cbz	w0, 416610 <ferror@plt+0x13b20>
  41660c:	b	4165a0 <ferror@plt+0x13ab0>
  416610:	ldur	x8, [x29, #-8]
  416614:	add	x3, x8, #0x13
  416618:	add	x8, sp, #0x1c
  41661c:	mov	x0, x8
  416620:	mov	x1, #0x1000                	// #4096
  416624:	adrp	x2, 423000 <ferror@plt+0x20510>
  416628:	add	x2, x2, #0xc30
  41662c:	str	x8, [sp]
  416630:	bl	402560 <snprintf@plt>
  416634:	ldr	x8, [sp]
  416638:	mov	x0, x8
  41663c:	ldr	x1, [sp, #8]
  416640:	mov	w2, #0x100                 	// #256
  416644:	bl	417338 <ferror@plt+0x14848>
  416648:	b	4165a0 <ferror@plt+0x13ab0>
  41664c:	ldur	x0, [x29, #-16]
  416650:	bl	402700 <closedir@plt>
  416654:	add	sp, sp, #0x1, lsl #12
  416658:	add	sp, sp, #0x30
  41665c:	ldr	x28, [sp, #16]
  416660:	ldp	x29, x30, [sp], #32
  416664:	ret
  416668:	sub	sp, sp, #0x60
  41666c:	stp	x29, x30, [sp, #80]
  416670:	add	x29, sp, #0x50
  416674:	adrp	x8, 43c000 <stdin@@GLIBC_2.17+0x3168>
  416678:	add	x8, x8, #0x6a0
  41667c:	adrp	x9, 43c000 <stdin@@GLIBC_2.17+0x3168>
  416680:	add	x9, x9, #0x6a8
  416684:	stur	x0, [x29, #-16]
  416688:	stur	x1, [x29, #-24]
  41668c:	ldr	x10, [x8]
  416690:	str	x8, [sp, #24]
  416694:	str	x9, [sp, #16]
  416698:	cbz	x10, 4166c8 <ferror@plt+0x13bd8>
  41669c:	ldr	x8, [sp, #24]
  4166a0:	ldr	x0, [x8]
  4166a4:	ldur	x1, [x29, #-24]
  4166a8:	bl	4027d0 <strcmp@plt>
  4166ac:	cbnz	w0, 4166c8 <ferror@plt+0x13bd8>
  4166b0:	ldr	x8, [sp, #16]
  4166b4:	ldr	x9, [x8]
  4166b8:	ldur	x10, [x29, #-16]
  4166bc:	str	w9, [x10]
  4166c0:	stur	wzr, [x29, #-4]
  4166c4:	b	41680c <ferror@plt+0x13d1c>
  4166c8:	adrp	x8, 43c000 <stdin@@GLIBC_2.17+0x3168>
  4166cc:	add	x8, x8, #0x698
  4166d0:	ldr	w9, [x8]
  4166d4:	cbnz	w9, 4166dc <ferror@plt+0x13bec>
  4166d8:	bl	4164e4 <ferror@plt+0x139f4>
  4166dc:	str	xzr, [sp, #32]
  4166e0:	ldr	x8, [sp, #32]
  4166e4:	cmp	x8, #0x100
  4166e8:	b.cs	4167a4 <ferror@plt+0x13cb4>  // b.hs, b.nlast
  4166ec:	ldr	x8, [sp, #32]
  4166f0:	mov	x9, #0x8                   	// #8
  4166f4:	mul	x8, x9, x8
  4166f8:	adrp	x9, 435000 <memcpy@GLIBC_2.17>
  4166fc:	add	x9, x9, #0xdd0
  416700:	add	x8, x9, x8
  416704:	ldr	x8, [x8]
  416708:	stur	x8, [x29, #-32]
  41670c:	ldur	x8, [x29, #-32]
  416710:	mov	w9, #0x0                   	// #0
  416714:	str	w9, [sp, #12]
  416718:	cbz	x8, 416738 <ferror@plt+0x13c48>
  41671c:	ldur	x8, [x29, #-32]
  416720:	ldr	x0, [x8, #8]
  416724:	ldur	x1, [x29, #-24]
  416728:	bl	4027d0 <strcmp@plt>
  41672c:	cmp	w0, #0x0
  416730:	cset	w9, ne  // ne = any
  416734:	str	w9, [sp, #12]
  416738:	ldr	w8, [sp, #12]
  41673c:	tbnz	w8, #0, 416744 <ferror@plt+0x13c54>
  416740:	b	416754 <ferror@plt+0x13c64>
  416744:	ldur	x8, [x29, #-32]
  416748:	ldr	x8, [x8]
  41674c:	stur	x8, [x29, #-32]
  416750:	b	41670c <ferror@plt+0x13c1c>
  416754:	ldur	x8, [x29, #-32]
  416758:	cbz	x8, 416794 <ferror@plt+0x13ca4>
  41675c:	ldur	x8, [x29, #-32]
  416760:	ldr	x8, [x8, #8]
  416764:	ldr	x9, [sp, #24]
  416768:	str	x8, [x9]
  41676c:	ldur	x8, [x29, #-32]
  416770:	ldr	w10, [x8, #16]
  416774:	mov	w8, w10
  416778:	ldr	x11, [sp, #16]
  41677c:	str	x8, [x11]
  416780:	ldr	x8, [x11]
  416784:	ldur	x12, [x29, #-16]
  416788:	str	w8, [x12]
  41678c:	stur	wzr, [x29, #-4]
  416790:	b	41680c <ferror@plt+0x13d1c>
  416794:	ldr	x8, [sp, #32]
  416798:	add	x8, x8, #0x1
  41679c:	str	x8, [sp, #32]
  4167a0:	b	4166e0 <ferror@plt+0x13bf0>
  4167a4:	ldur	x0, [x29, #-24]
  4167a8:	add	x1, sp, #0x28
  4167ac:	mov	w8, wzr
  4167b0:	mov	w2, w8
  4167b4:	bl	4023d0 <strtoul@plt>
  4167b8:	str	x0, [sp, #32]
  4167bc:	ldr	x9, [sp, #40]
  4167c0:	cbz	x9, 4167f0 <ferror@plt+0x13d00>
  4167c4:	ldr	x8, [sp, #40]
  4167c8:	ldur	x9, [x29, #-24]
  4167cc:	cmp	x8, x9
  4167d0:	b.eq	4167f0 <ferror@plt+0x13d00>  // b.none
  4167d4:	ldr	x8, [sp, #40]
  4167d8:	ldrb	w9, [x8]
  4167dc:	cbnz	w9, 4167f0 <ferror@plt+0x13d00>
  4167e0:	ldr	x8, [sp, #32]
  4167e4:	mov	x9, #0xffffffff            	// #4294967295
  4167e8:	cmp	x8, x9
  4167ec:	b.ls	4167fc <ferror@plt+0x13d0c>  // b.plast
  4167f0:	mov	w8, #0xffffffff            	// #-1
  4167f4:	stur	w8, [x29, #-4]
  4167f8:	b	41680c <ferror@plt+0x13d1c>
  4167fc:	ldr	x8, [sp, #32]
  416800:	ldur	x9, [x29, #-16]
  416804:	str	w8, [x9]
  416808:	stur	wzr, [x29, #-4]
  41680c:	ldur	w0, [x29, #-4]
  416810:	ldp	x29, x30, [sp, #80]
  416814:	add	sp, sp, #0x60
  416818:	ret
  41681c:	sub	sp, sp, #0x40
  416820:	stp	x29, x30, [sp, #48]
  416824:	add	x29, sp, #0x30
  416828:	adrp	x8, 437000 <in6addr_any@@GLIBC_2.17+0x2628>
  41682c:	add	x8, x8, #0x618
  416830:	stur	w0, [x29, #-12]
  416834:	str	x1, [sp, #24]
  416838:	str	w2, [sp, #20]
  41683c:	ldur	w9, [x29, #-12]
  416840:	cmp	w9, #0x0
  416844:	cset	w9, lt  // lt = tstop
  416848:	str	x8, [sp, #8]
  41684c:	tbnz	w9, #0, 41685c <ferror@plt+0x13d6c>
  416850:	ldur	w8, [x29, #-12]
  416854:	cmp	w8, #0x100
  416858:	b.lt	416880 <ferror@plt+0x13d90>  // b.tstop
  41685c:	ldr	x0, [sp, #24]
  416860:	ldrsw	x1, [sp, #20]
  416864:	ldur	w3, [x29, #-12]
  416868:	adrp	x2, 422000 <ferror@plt+0x1f510>
  41686c:	add	x2, x2, #0x3ad
  416870:	bl	402560 <snprintf@plt>
  416874:	ldr	x8, [sp, #24]
  416878:	stur	x8, [x29, #-8]
  41687c:	b	41691c <ferror@plt+0x13e2c>
  416880:	ldursw	x8, [x29, #-12]
  416884:	mov	x9, #0x8                   	// #8
  416888:	mul	x8, x9, x8
  41688c:	ldr	x9, [sp, #8]
  416890:	add	x8, x9, x8
  416894:	ldr	x8, [x8]
  416898:	cbnz	x8, 4168b0 <ferror@plt+0x13dc0>
  41689c:	adrp	x8, 43c000 <stdin@@GLIBC_2.17+0x3168>
  4168a0:	add	x8, x8, #0x6b0
  4168a4:	ldr	w9, [x8]
  4168a8:	cbnz	w9, 4168b0 <ferror@plt+0x13dc0>
  4168ac:	bl	41692c <ferror@plt+0x13e3c>
  4168b0:	adrp	x8, 434000 <ferror@plt+0x31510>
  4168b4:	ldr	x8, [x8, #4008]
  4168b8:	ldr	w9, [x8]
  4168bc:	cbnz	w9, 4168fc <ferror@plt+0x13e0c>
  4168c0:	ldursw	x8, [x29, #-12]
  4168c4:	mov	x9, #0x8                   	// #8
  4168c8:	mul	x8, x9, x8
  4168cc:	ldr	x9, [sp, #8]
  4168d0:	add	x8, x9, x8
  4168d4:	ldr	x8, [x8]
  4168d8:	cbz	x8, 4168fc <ferror@plt+0x13e0c>
  4168dc:	ldursw	x8, [x29, #-12]
  4168e0:	mov	x9, #0x8                   	// #8
  4168e4:	mul	x8, x9, x8
  4168e8:	ldr	x9, [sp, #8]
  4168ec:	add	x8, x9, x8
  4168f0:	ldr	x8, [x8]
  4168f4:	stur	x8, [x29, #-8]
  4168f8:	b	41691c <ferror@plt+0x13e2c>
  4168fc:	ldr	x0, [sp, #24]
  416900:	ldrsw	x1, [sp, #20]
  416904:	ldur	w3, [x29, #-12]
  416908:	adrp	x2, 423000 <ferror@plt+0x20510>
  41690c:	add	x2, x2, #0xab1
  416910:	bl	402560 <snprintf@plt>
  416914:	ldr	x8, [sp, #24]
  416918:	stur	x8, [x29, #-8]
  41691c:	ldur	x0, [x29, #-8]
  416920:	ldp	x29, x30, [sp, #48]
  416924:	add	sp, sp, #0x40
  416928:	ret
  41692c:	stp	x29, x30, [sp, #-16]!
  416930:	mov	x29, sp
  416934:	mov	w8, #0x1                   	// #1
  416938:	adrp	x9, 43c000 <stdin@@GLIBC_2.17+0x3168>
  41693c:	add	x9, x9, #0x6b0
  416940:	adrp	x0, 423000 <ferror@plt+0x20510>
  416944:	add	x0, x0, #0xc58
  416948:	adrp	x1, 437000 <in6addr_any@@GLIBC_2.17+0x2628>
  41694c:	add	x1, x1, #0x618
  416950:	mov	w2, #0x100                 	// #256
  416954:	str	w8, [x9]
  416958:	bl	4170b4 <ferror@plt+0x145c4>
  41695c:	ldp	x29, x30, [sp], #16
  416960:	ret
  416964:	sub	sp, sp, #0x50
  416968:	stp	x29, x30, [sp, #64]
  41696c:	add	x29, sp, #0x40
  416970:	adrp	x8, 43c000 <stdin@@GLIBC_2.17+0x3168>
  416974:	add	x8, x8, #0x6b8
  416978:	adrp	x9, 43c000 <stdin@@GLIBC_2.17+0x3168>
  41697c:	add	x9, x9, #0x6c0
  416980:	adrp	x10, 437000 <in6addr_any@@GLIBC_2.17+0x2628>
  416984:	add	x10, x10, #0x618
  416988:	stur	x0, [x29, #-16]
  41698c:	stur	x1, [x29, #-24]
  416990:	ldr	x11, [x8]
  416994:	str	x8, [sp, #16]
  416998:	str	x9, [sp, #8]
  41699c:	str	x10, [sp]
  4169a0:	cbz	x11, 4169d0 <ferror@plt+0x13ee0>
  4169a4:	ldr	x8, [sp, #16]
  4169a8:	ldr	x0, [x8]
  4169ac:	ldur	x1, [x29, #-24]
  4169b0:	bl	4027d0 <strcmp@plt>
  4169b4:	cbnz	w0, 4169d0 <ferror@plt+0x13ee0>
  4169b8:	ldr	x8, [sp, #8]
  4169bc:	ldr	x9, [x8]
  4169c0:	ldur	x10, [x29, #-16]
  4169c4:	str	w9, [x10]
  4169c8:	stur	wzr, [x29, #-4]
  4169cc:	b	416af0 <ferror@plt+0x14000>
  4169d0:	adrp	x8, 43c000 <stdin@@GLIBC_2.17+0x3168>
  4169d4:	add	x8, x8, #0x6b0
  4169d8:	ldr	w9, [x8]
  4169dc:	cbnz	w9, 4169e4 <ferror@plt+0x13ef4>
  4169e0:	bl	41692c <ferror@plt+0x13e3c>
  4169e4:	str	wzr, [sp, #28]
  4169e8:	ldr	w8, [sp, #28]
  4169ec:	cmp	w8, #0x100
  4169f0:	b.ge	416a84 <ferror@plt+0x13f94>  // b.tcont
  4169f4:	ldrsw	x8, [sp, #28]
  4169f8:	mov	x9, #0x8                   	// #8
  4169fc:	mul	x8, x9, x8
  416a00:	ldr	x9, [sp]
  416a04:	add	x8, x9, x8
  416a08:	ldr	x8, [x8]
  416a0c:	cbz	x8, 416a74 <ferror@plt+0x13f84>
  416a10:	ldrsw	x8, [sp, #28]
  416a14:	mov	x9, #0x8                   	// #8
  416a18:	mul	x8, x9, x8
  416a1c:	ldr	x9, [sp]
  416a20:	add	x8, x9, x8
  416a24:	ldr	x0, [x8]
  416a28:	ldur	x1, [x29, #-24]
  416a2c:	bl	4027d0 <strcmp@plt>
  416a30:	cbnz	w0, 416a74 <ferror@plt+0x13f84>
  416a34:	ldrsw	x8, [sp, #28]
  416a38:	mov	x9, #0x8                   	// #8
  416a3c:	mul	x8, x9, x8
  416a40:	ldr	x9, [sp]
  416a44:	add	x8, x9, x8
  416a48:	ldr	x8, [x8]
  416a4c:	ldr	x10, [sp, #16]
  416a50:	str	x8, [x10]
  416a54:	ldrsw	x8, [sp, #28]
  416a58:	ldr	x11, [sp, #8]
  416a5c:	str	x8, [x11]
  416a60:	ldr	x8, [x11]
  416a64:	ldur	x12, [x29, #-16]
  416a68:	str	w8, [x12]
  416a6c:	stur	wzr, [x29, #-4]
  416a70:	b	416af0 <ferror@plt+0x14000>
  416a74:	ldr	w8, [sp, #28]
  416a78:	add	w8, w8, #0x1
  416a7c:	str	w8, [sp, #28]
  416a80:	b	4169e8 <ferror@plt+0x13ef8>
  416a84:	ldur	x0, [x29, #-24]
  416a88:	add	x1, sp, #0x20
  416a8c:	mov	w2, #0x10                  	// #16
  416a90:	bl	4023d0 <strtoul@plt>
  416a94:	ldr	x8, [sp, #8]
  416a98:	str	x0, [x8]
  416a9c:	ldr	x9, [sp, #32]
  416aa0:	cbz	x9, 416ad0 <ferror@plt+0x13fe0>
  416aa4:	ldr	x8, [sp, #32]
  416aa8:	ldur	x9, [x29, #-24]
  416aac:	cmp	x8, x9
  416ab0:	b.eq	416ad0 <ferror@plt+0x13fe0>  // b.none
  416ab4:	ldr	x8, [sp, #32]
  416ab8:	ldrb	w9, [x8]
  416abc:	cbnz	w9, 416ad0 <ferror@plt+0x13fe0>
  416ac0:	ldr	x8, [sp, #8]
  416ac4:	ldr	x9, [x8]
  416ac8:	cmp	x9, #0xff
  416acc:	b.ls	416adc <ferror@plt+0x13fec>  // b.plast
  416ad0:	mov	w8, #0xffffffff            	// #-1
  416ad4:	stur	w8, [x29, #-4]
  416ad8:	b	416af0 <ferror@plt+0x14000>
  416adc:	ldr	x8, [sp, #8]
  416ae0:	ldr	x9, [x8]
  416ae4:	ldur	x10, [x29, #-16]
  416ae8:	str	w9, [x10]
  416aec:	stur	wzr, [x29, #-4]
  416af0:	ldur	w0, [x29, #-4]
  416af4:	ldp	x29, x30, [sp, #64]
  416af8:	add	sp, sp, #0x50
  416afc:	ret
  416b00:	sub	sp, sp, #0x60
  416b04:	stp	x29, x30, [sp, #80]
  416b08:	add	x29, sp, #0x50
  416b0c:	adrp	x8, 43c000 <stdin@@GLIBC_2.17+0x3168>
  416b10:	add	x8, x8, #0x6c8
  416b14:	adrp	x9, 43c000 <stdin@@GLIBC_2.17+0x3168>
  416b18:	add	x9, x9, #0x6d0
  416b1c:	stur	x0, [x29, #-16]
  416b20:	stur	x1, [x29, #-24]
  416b24:	ldr	x10, [x8]
  416b28:	str	x8, [sp, #24]
  416b2c:	str	x9, [sp, #16]
  416b30:	cbz	x10, 416b60 <ferror@plt+0x14070>
  416b34:	ldr	x8, [sp, #24]
  416b38:	ldr	x0, [x8]
  416b3c:	ldur	x1, [x29, #-24]
  416b40:	bl	4027d0 <strcmp@plt>
  416b44:	cbnz	w0, 416b60 <ferror@plt+0x14070>
  416b48:	ldr	x8, [sp, #16]
  416b4c:	ldr	x9, [x8]
  416b50:	ldur	x10, [x29, #-16]
  416b54:	str	w9, [x10]
  416b58:	stur	wzr, [x29, #-4]
  416b5c:	b	416ca4 <ferror@plt+0x141b4>
  416b60:	adrp	x8, 43c000 <stdin@@GLIBC_2.17+0x3168>
  416b64:	add	x8, x8, #0x6d8
  416b68:	ldr	w9, [x8]
  416b6c:	cbnz	w9, 416b74 <ferror@plt+0x14084>
  416b70:	bl	416cb4 <ferror@plt+0x141c4>
  416b74:	str	wzr, [sp, #36]
  416b78:	ldr	w8, [sp, #36]
  416b7c:	cmp	w8, #0x100
  416b80:	b.ge	416c3c <ferror@plt+0x1414c>  // b.tcont
  416b84:	ldrsw	x8, [sp, #36]
  416b88:	mov	x9, #0x8                   	// #8
  416b8c:	mul	x8, x9, x8
  416b90:	adrp	x9, 437000 <in6addr_any@@GLIBC_2.17+0x2628>
  416b94:	add	x9, x9, #0xe30
  416b98:	add	x8, x9, x8
  416b9c:	ldr	x8, [x8]
  416ba0:	stur	x8, [x29, #-32]
  416ba4:	ldur	x8, [x29, #-32]
  416ba8:	mov	w9, #0x0                   	// #0
  416bac:	str	w9, [sp, #12]
  416bb0:	cbz	x8, 416bd0 <ferror@plt+0x140e0>
  416bb4:	ldur	x8, [x29, #-32]
  416bb8:	ldr	x0, [x8, #8]
  416bbc:	ldur	x1, [x29, #-24]
  416bc0:	bl	4027d0 <strcmp@plt>
  416bc4:	cmp	w0, #0x0
  416bc8:	cset	w9, ne  // ne = any
  416bcc:	str	w9, [sp, #12]
  416bd0:	ldr	w8, [sp, #12]
  416bd4:	tbnz	w8, #0, 416bdc <ferror@plt+0x140ec>
  416bd8:	b	416bec <ferror@plt+0x140fc>
  416bdc:	ldur	x8, [x29, #-32]
  416be0:	ldr	x8, [x8]
  416be4:	stur	x8, [x29, #-32]
  416be8:	b	416ba4 <ferror@plt+0x140b4>
  416bec:	ldur	x8, [x29, #-32]
  416bf0:	cbz	x8, 416c2c <ferror@plt+0x1413c>
  416bf4:	ldur	x8, [x29, #-32]
  416bf8:	ldr	x8, [x8, #8]
  416bfc:	ldr	x9, [sp, #24]
  416c00:	str	x8, [x9]
  416c04:	ldur	x8, [x29, #-32]
  416c08:	ldr	w10, [x8, #16]
  416c0c:	mov	w8, w10
  416c10:	ldr	x11, [sp, #16]
  416c14:	str	x8, [x11]
  416c18:	ldr	x8, [x11]
  416c1c:	ldur	x12, [x29, #-16]
  416c20:	str	w8, [x12]
  416c24:	stur	wzr, [x29, #-4]
  416c28:	b	416ca4 <ferror@plt+0x141b4>
  416c2c:	ldr	w8, [sp, #36]
  416c30:	add	w8, w8, #0x1
  416c34:	str	w8, [sp, #36]
  416c38:	b	416b78 <ferror@plt+0x14088>
  416c3c:	ldur	x0, [x29, #-24]
  416c40:	add	x1, sp, #0x28
  416c44:	mov	w8, wzr
  416c48:	mov	w2, w8
  416c4c:	bl	4027f0 <strtol@plt>
  416c50:	str	w0, [sp, #36]
  416c54:	ldr	x9, [sp, #40]
  416c58:	cbz	x9, 416c88 <ferror@plt+0x14198>
  416c5c:	ldr	x8, [sp, #40]
  416c60:	ldur	x9, [x29, #-24]
  416c64:	cmp	x8, x9
  416c68:	b.eq	416c88 <ferror@plt+0x14198>  // b.none
  416c6c:	ldr	x8, [sp, #40]
  416c70:	ldrb	w9, [x8]
  416c74:	cbnz	w9, 416c88 <ferror@plt+0x14198>
  416c78:	ldr	w8, [sp, #36]
  416c7c:	cmp	w8, #0x0
  416c80:	cset	w8, ge  // ge = tcont
  416c84:	tbnz	w8, #0, 416c94 <ferror@plt+0x141a4>
  416c88:	mov	w8, #0xffffffff            	// #-1
  416c8c:	stur	w8, [x29, #-4]
  416c90:	b	416ca4 <ferror@plt+0x141b4>
  416c94:	ldr	w8, [sp, #36]
  416c98:	ldur	x9, [x29, #-16]
  416c9c:	str	w8, [x9]
  416ca0:	stur	wzr, [x29, #-4]
  416ca4:	ldur	w0, [x29, #-4]
  416ca8:	ldp	x29, x30, [sp, #80]
  416cac:	add	sp, sp, #0x60
  416cb0:	ret
  416cb4:	stp	x29, x30, [sp, #-16]!
  416cb8:	mov	x29, sp
  416cbc:	mov	w8, #0x1                   	// #1
  416cc0:	adrp	x9, 43c000 <stdin@@GLIBC_2.17+0x3168>
  416cc4:	add	x9, x9, #0x6d8
  416cc8:	adrp	x0, 423000 <ferror@plt+0x20510>
  416ccc:	add	x0, x0, #0xc71
  416cd0:	adrp	x1, 437000 <in6addr_any@@GLIBC_2.17+0x2628>
  416cd4:	add	x1, x1, #0xe30
  416cd8:	mov	w2, #0x100                 	// #256
  416cdc:	str	w8, [x9]
  416ce0:	bl	417338 <ferror@plt+0x14848>
  416ce4:	ldp	x29, x30, [sp], #16
  416ce8:	ret
  416cec:	sub	sp, sp, #0x40
  416cf0:	stp	x29, x30, [sp, #48]
  416cf4:	add	x29, sp, #0x30
  416cf8:	adrp	x8, 43c000 <stdin@@GLIBC_2.17+0x3168>
  416cfc:	add	x8, x8, #0x6d8
  416d00:	stur	w0, [x29, #-12]
  416d04:	str	x1, [sp, #24]
  416d08:	str	w2, [sp, #20]
  416d0c:	ldr	w9, [x8]
  416d10:	cbnz	w9, 416d18 <ferror@plt+0x14228>
  416d14:	bl	416cb4 <ferror@plt+0x141c4>
  416d18:	str	wzr, [sp, #4]
  416d1c:	adrp	x8, 434000 <ferror@plt+0x31510>
  416d20:	ldr	x8, [x8, #4008]
  416d24:	ldr	w9, [x8]
  416d28:	mov	w10, #0x0                   	// #0
  416d2c:	str	w10, [sp]
  416d30:	cbnz	w9, 416d44 <ferror@plt+0x14254>
  416d34:	ldr	w8, [sp, #4]
  416d38:	cmp	w8, #0x100
  416d3c:	cset	w8, lt  // lt = tstop
  416d40:	str	w8, [sp]
  416d44:	ldr	w8, [sp]
  416d48:	tbnz	w8, #0, 416d50 <ferror@plt+0x14260>
  416d4c:	b	416dbc <ferror@plt+0x142cc>
  416d50:	ldrsw	x8, [sp, #4]
  416d54:	mov	x9, #0x8                   	// #8
  416d58:	mul	x8, x9, x8
  416d5c:	adrp	x9, 437000 <in6addr_any@@GLIBC_2.17+0x2628>
  416d60:	add	x9, x9, #0xe30
  416d64:	add	x8, x9, x8
  416d68:	ldr	x8, [x8]
  416d6c:	str	x8, [sp, #8]
  416d70:	ldr	x8, [sp, #8]
  416d74:	cbz	x8, 416dac <ferror@plt+0x142bc>
  416d78:	ldr	x8, [sp, #8]
  416d7c:	ldr	w9, [x8, #16]
  416d80:	ldur	w10, [x29, #-12]
  416d84:	cmp	w9, w10
  416d88:	b.ne	416d9c <ferror@plt+0x142ac>  // b.any
  416d8c:	ldr	x8, [sp, #8]
  416d90:	ldr	x8, [x8, #8]
  416d94:	stur	x8, [x29, #-8]
  416d98:	b	416ddc <ferror@plt+0x142ec>
  416d9c:	ldr	x8, [sp, #8]
  416da0:	ldr	x8, [x8]
  416da4:	str	x8, [sp, #8]
  416da8:	b	416d70 <ferror@plt+0x14280>
  416dac:	ldr	w8, [sp, #4]
  416db0:	add	w8, w8, #0x1
  416db4:	str	w8, [sp, #4]
  416db8:	b	416d1c <ferror@plt+0x1422c>
  416dbc:	ldr	x0, [sp, #24]
  416dc0:	ldrsw	x1, [sp, #20]
  416dc4:	ldur	w3, [x29, #-12]
  416dc8:	adrp	x2, 422000 <ferror@plt+0x1f510>
  416dcc:	add	x2, x2, #0x3ad
  416dd0:	bl	402560 <snprintf@plt>
  416dd4:	ldr	x8, [sp, #24]
  416dd8:	stur	x8, [x29, #-8]
  416ddc:	ldur	x0, [x29, #-8]
  416de0:	ldp	x29, x30, [sp, #48]
  416de4:	add	sp, sp, #0x40
  416de8:	ret
  416dec:	sub	sp, sp, #0x30
  416df0:	stp	x29, x30, [sp, #32]
  416df4:	add	x29, sp, #0x20
  416df8:	stur	w0, [x29, #-12]
  416dfc:	str	x1, [sp, #8]
  416e00:	str	w2, [sp, #4]
  416e04:	ldur	w8, [x29, #-12]
  416e08:	cmp	w8, #0x0
  416e0c:	cset	w8, lt  // lt = tstop
  416e10:	tbnz	w8, #0, 416e30 <ferror@plt+0x14340>
  416e14:	ldur	w8, [x29, #-12]
  416e18:	cmp	w8, #0x100
  416e1c:	b.ge	416e30 <ferror@plt+0x14340>  // b.tcont
  416e20:	adrp	x8, 434000 <ferror@plt+0x31510>
  416e24:	ldr	x8, [x8, #4008]
  416e28:	ldr	w9, [x8]
  416e2c:	cbz	w9, 416e54 <ferror@plt+0x14364>
  416e30:	ldr	x0, [sp, #8]
  416e34:	ldrsw	x1, [sp, #4]
  416e38:	ldur	w3, [x29, #-12]
  416e3c:	adrp	x2, 422000 <ferror@plt+0x1f510>
  416e40:	add	x2, x2, #0x3ad
  416e44:	bl	402560 <snprintf@plt>
  416e48:	ldr	x8, [sp, #8]
  416e4c:	stur	x8, [x29, #-8]
  416e50:	b	416ecc <ferror@plt+0x143dc>
  416e54:	adrp	x8, 43c000 <stdin@@GLIBC_2.17+0x3168>
  416e58:	add	x8, x8, #0x6dc
  416e5c:	ldr	w9, [x8]
  416e60:	cbnz	w9, 416e68 <ferror@plt+0x14378>
  416e64:	bl	416edc <ferror@plt+0x143ec>
  416e68:	ldursw	x8, [x29, #-12]
  416e6c:	mov	x9, #0x8                   	// #8
  416e70:	mul	x8, x9, x8
  416e74:	adrp	x9, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  416e78:	add	x9, x9, #0x630
  416e7c:	add	x8, x9, x8
  416e80:	ldr	x8, [x8]
  416e84:	cbz	x8, 416eac <ferror@plt+0x143bc>
  416e88:	ldursw	x8, [x29, #-12]
  416e8c:	mov	x9, #0x8                   	// #8
  416e90:	mul	x8, x9, x8
  416e94:	adrp	x9, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  416e98:	add	x9, x9, #0x630
  416e9c:	add	x8, x9, x8
  416ea0:	ldr	x8, [x8]
  416ea4:	stur	x8, [x29, #-8]
  416ea8:	b	416ecc <ferror@plt+0x143dc>
  416eac:	ldr	x0, [sp, #8]
  416eb0:	ldrsw	x1, [sp, #4]
  416eb4:	ldur	w3, [x29, #-12]
  416eb8:	adrp	x2, 422000 <ferror@plt+0x1f510>
  416ebc:	add	x2, x2, #0xe1b
  416ec0:	bl	402560 <snprintf@plt>
  416ec4:	ldr	x8, [sp, #8]
  416ec8:	stur	x8, [x29, #-8]
  416ecc:	ldur	x0, [x29, #-8]
  416ed0:	ldp	x29, x30, [sp, #32]
  416ed4:	add	sp, sp, #0x30
  416ed8:	ret
  416edc:	stp	x29, x30, [sp, #-16]!
  416ee0:	mov	x29, sp
  416ee4:	mov	w8, #0x1                   	// #1
  416ee8:	adrp	x9, 43c000 <stdin@@GLIBC_2.17+0x3168>
  416eec:	add	x9, x9, #0x6dc
  416ef0:	adrp	x0, 423000 <ferror@plt+0x20510>
  416ef4:	add	x0, x0, #0xc85
  416ef8:	adrp	x1, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  416efc:	add	x1, x1, #0x630
  416f00:	mov	w2, #0x100                 	// #256
  416f04:	str	w8, [x9]
  416f08:	bl	4170b4 <ferror@plt+0x145c4>
  416f0c:	ldp	x29, x30, [sp], #16
  416f10:	ret
  416f14:	sub	sp, sp, #0x50
  416f18:	stp	x29, x30, [sp, #64]
  416f1c:	add	x29, sp, #0x40
  416f20:	adrp	x8, 43c000 <stdin@@GLIBC_2.17+0x3168>
  416f24:	add	x8, x8, #0x6e0
  416f28:	adrp	x9, 43c000 <stdin@@GLIBC_2.17+0x3168>
  416f2c:	add	x9, x9, #0x6e8
  416f30:	adrp	x10, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  416f34:	add	x10, x10, #0x630
  416f38:	stur	x0, [x29, #-16]
  416f3c:	stur	x1, [x29, #-24]
  416f40:	ldr	x11, [x8]
  416f44:	str	x8, [sp, #16]
  416f48:	str	x9, [sp, #8]
  416f4c:	str	x10, [sp]
  416f50:	cbz	x11, 416f80 <ferror@plt+0x14490>
  416f54:	ldr	x8, [sp, #16]
  416f58:	ldr	x0, [x8]
  416f5c:	ldur	x1, [x29, #-24]
  416f60:	bl	4027d0 <strcmp@plt>
  416f64:	cbnz	w0, 416f80 <ferror@plt+0x14490>
  416f68:	ldr	x8, [sp, #8]
  416f6c:	ldr	x9, [x8]
  416f70:	ldur	x10, [x29, #-16]
  416f74:	str	w9, [x10]
  416f78:	stur	wzr, [x29, #-4]
  416f7c:	b	4170a4 <ferror@plt+0x145b4>
  416f80:	adrp	x8, 43c000 <stdin@@GLIBC_2.17+0x3168>
  416f84:	add	x8, x8, #0x6dc
  416f88:	ldr	w9, [x8]
  416f8c:	cbnz	w9, 416f94 <ferror@plt+0x144a4>
  416f90:	bl	416edc <ferror@plt+0x143ec>
  416f94:	str	wzr, [sp, #28]
  416f98:	ldr	w8, [sp, #28]
  416f9c:	cmp	w8, #0x100
  416fa0:	b.ge	417034 <ferror@plt+0x14544>  // b.tcont
  416fa4:	ldrsw	x8, [sp, #28]
  416fa8:	mov	x9, #0x8                   	// #8
  416fac:	mul	x8, x9, x8
  416fb0:	ldr	x9, [sp]
  416fb4:	add	x8, x9, x8
  416fb8:	ldr	x8, [x8]
  416fbc:	cbz	x8, 417024 <ferror@plt+0x14534>
  416fc0:	ldrsw	x8, [sp, #28]
  416fc4:	mov	x9, #0x8                   	// #8
  416fc8:	mul	x8, x9, x8
  416fcc:	ldr	x9, [sp]
  416fd0:	add	x8, x9, x8
  416fd4:	ldr	x0, [x8]
  416fd8:	ldur	x1, [x29, #-24]
  416fdc:	bl	4027d0 <strcmp@plt>
  416fe0:	cbnz	w0, 417024 <ferror@plt+0x14534>
  416fe4:	ldrsw	x8, [sp, #28]
  416fe8:	mov	x9, #0x8                   	// #8
  416fec:	mul	x8, x9, x8
  416ff0:	ldr	x9, [sp]
  416ff4:	add	x8, x9, x8
  416ff8:	ldr	x8, [x8]
  416ffc:	ldr	x10, [sp, #16]
  417000:	str	x8, [x10]
  417004:	ldrsw	x8, [sp, #28]
  417008:	ldr	x11, [sp, #8]
  41700c:	str	x8, [x11]
  417010:	ldr	x8, [x11]
  417014:	ldur	x12, [x29, #-16]
  417018:	str	w8, [x12]
  41701c:	stur	wzr, [x29, #-4]
  417020:	b	4170a4 <ferror@plt+0x145b4>
  417024:	ldr	w8, [sp, #28]
  417028:	add	w8, w8, #0x1
  41702c:	str	w8, [sp, #28]
  417030:	b	416f98 <ferror@plt+0x144a8>
  417034:	ldur	x0, [x29, #-24]
  417038:	add	x1, sp, #0x20
  41703c:	mov	w8, wzr
  417040:	mov	w2, w8
  417044:	bl	4023d0 <strtoul@plt>
  417048:	ldr	x9, [sp, #8]
  41704c:	str	x0, [x9]
  417050:	ldr	x10, [sp, #32]
  417054:	cbz	x10, 417084 <ferror@plt+0x14594>
  417058:	ldr	x8, [sp, #32]
  41705c:	ldur	x9, [x29, #-24]
  417060:	cmp	x8, x9
  417064:	b.eq	417084 <ferror@plt+0x14594>  // b.none
  417068:	ldr	x8, [sp, #32]
  41706c:	ldrb	w9, [x8]
  417070:	cbnz	w9, 417084 <ferror@plt+0x14594>
  417074:	ldr	x8, [sp, #8]
  417078:	ldr	x9, [x8]
  41707c:	cmp	x9, #0xff
  417080:	b.ls	417090 <ferror@plt+0x145a0>  // b.plast
  417084:	mov	w8, #0xffffffff            	// #-1
  417088:	stur	w8, [x29, #-4]
  41708c:	b	4170a4 <ferror@plt+0x145b4>
  417090:	ldr	x8, [sp, #8]
  417094:	ldr	x9, [x8]
  417098:	ldur	x10, [x29, #-16]
  41709c:	str	w9, [x10]
  4170a0:	stur	wzr, [x29, #-4]
  4170a4:	ldur	w0, [x29, #-4]
  4170a8:	ldp	x29, x30, [sp, #64]
  4170ac:	add	sp, sp, #0x50
  4170b0:	ret
  4170b4:	stp	x29, x30, [sp, #-32]!
  4170b8:	str	x28, [sp, #16]
  4170bc:	mov	x29, sp
  4170c0:	sub	sp, sp, #0x230
  4170c4:	mov	x8, #0x200                 	// #512
  4170c8:	adrp	x9, 424000 <ferror@plt+0x21510>
  4170cc:	add	x9, x9, #0xa8
  4170d0:	mov	w10, wzr
  4170d4:	add	x11, sp, #0xc
  4170d8:	stur	x0, [x29, #-8]
  4170dc:	stur	x1, [x29, #-16]
  4170e0:	stur	w2, [x29, #-20]
  4170e4:	mov	x0, x11
  4170e8:	mov	w1, w10
  4170ec:	mov	x2, x8
  4170f0:	str	x9, [sp]
  4170f4:	bl	402660 <memset@plt>
  4170f8:	ldur	x0, [x29, #-8]
  4170fc:	ldr	x1, [sp]
  417100:	bl	402930 <fopen64@plt>
  417104:	stur	x0, [x29, #-32]
  417108:	ldur	x8, [x29, #-32]
  41710c:	cbnz	x8, 417114 <ferror@plt+0x14624>
  417110:	b	4171bc <ferror@plt+0x146cc>
  417114:	ldur	x0, [x29, #-32]
  417118:	sub	x1, x29, #0x24
  41711c:	add	x2, sp, #0xc
  417120:	bl	4171cc <ferror@plt+0x146dc>
  417124:	str	w0, [sp, #8]
  417128:	cbz	w0, 4171b4 <ferror@plt+0x146c4>
  41712c:	ldr	w8, [sp, #8]
  417130:	mov	w9, #0xffffffff            	// #-1
  417134:	cmp	w8, w9
  417138:	b.ne	41716c <ferror@plt+0x1467c>  // b.any
  41713c:	adrp	x8, 434000 <ferror@plt+0x31510>
  417140:	ldr	x8, [x8, #3984]
  417144:	ldr	x0, [x8]
  417148:	ldur	x2, [x29, #-8]
  41714c:	adrp	x1, 423000 <ferror@plt+0x20510>
  417150:	add	x1, x1, #0xb73
  417154:	add	x3, sp, #0xc
  417158:	bl	402ab0 <fprintf@plt>
  41715c:	ldur	x8, [x29, #-32]
  417160:	mov	x0, x8
  417164:	bl	4025a0 <fclose@plt>
  417168:	b	4171bc <ferror@plt+0x146cc>
  41716c:	ldur	w8, [x29, #-36]
  417170:	cmp	w8, #0x0
  417174:	cset	w8, lt  // lt = tstop
  417178:	tbnz	w8, #0, 41718c <ferror@plt+0x1469c>
  41717c:	ldur	w8, [x29, #-36]
  417180:	ldur	w9, [x29, #-20]
  417184:	cmp	w8, w9
  417188:	b.le	417190 <ferror@plt+0x146a0>
  41718c:	b	417114 <ferror@plt+0x14624>
  417190:	add	x0, sp, #0xc
  417194:	bl	4026f0 <strdup@plt>
  417198:	ldur	x8, [x29, #-16]
  41719c:	ldursw	x9, [x29, #-36]
  4171a0:	mov	x10, #0x8                   	// #8
  4171a4:	mul	x9, x10, x9
  4171a8:	add	x8, x8, x9
  4171ac:	str	x0, [x8]
  4171b0:	b	417114 <ferror@plt+0x14624>
  4171b4:	ldur	x0, [x29, #-32]
  4171b8:	bl	4025a0 <fclose@plt>
  4171bc:	add	sp, sp, #0x230
  4171c0:	ldr	x28, [sp, #16]
  4171c4:	ldp	x29, x30, [sp], #32
  4171c8:	ret
  4171cc:	stp	x29, x30, [sp, #-32]!
  4171d0:	str	x28, [sp, #16]
  4171d4:	mov	x29, sp
  4171d8:	sub	sp, sp, #0x230
  4171dc:	stur	x0, [x29, #-16]
  4171e0:	stur	x1, [x29, #-24]
  4171e4:	stur	x2, [x29, #-32]
  4171e8:	ldur	x2, [x29, #-16]
  4171ec:	add	x0, sp, #0x10
  4171f0:	mov	w1, #0x200                 	// #512
  4171f4:	bl	402ac0 <fgets@plt>
  4171f8:	cbz	x0, 417320 <ferror@plt+0x14830>
  4171fc:	add	x8, sp, #0x10
  417200:	str	x8, [sp, #8]
  417204:	ldr	x8, [sp, #8]
  417208:	ldrb	w9, [x8]
  41720c:	mov	w10, #0x1                   	// #1
  417210:	cmp	w9, #0x20
  417214:	str	w10, [sp, #4]
  417218:	b.eq	417230 <ferror@plt+0x14740>  // b.none
  41721c:	ldr	x8, [sp, #8]
  417220:	ldrb	w9, [x8]
  417224:	cmp	w9, #0x9
  417228:	cset	w9, eq  // eq = none
  41722c:	str	w9, [sp, #4]
  417230:	ldr	w8, [sp, #4]
  417234:	tbnz	w8, #0, 41723c <ferror@plt+0x1474c>
  417238:	b	41724c <ferror@plt+0x1475c>
  41723c:	ldr	x8, [sp, #8]
  417240:	add	x8, x8, #0x1
  417244:	str	x8, [sp, #8]
  417248:	b	417204 <ferror@plt+0x14714>
  41724c:	ldr	x8, [sp, #8]
  417250:	ldrb	w9, [x8]
  417254:	cmp	w9, #0x23
  417258:	b.eq	417278 <ferror@plt+0x14788>  // b.none
  41725c:	ldr	x8, [sp, #8]
  417260:	ldrb	w9, [x8]
  417264:	cmp	w9, #0xa
  417268:	b.eq	417278 <ferror@plt+0x14788>  // b.none
  41726c:	ldr	x8, [sp, #8]
  417270:	ldrb	w9, [x8]
  417274:	cbnz	w9, 41727c <ferror@plt+0x1478c>
  417278:	b	4171e8 <ferror@plt+0x146f8>
  41727c:	ldr	x0, [sp, #8]
  417280:	ldur	x2, [x29, #-24]
  417284:	ldur	x3, [x29, #-32]
  417288:	adrp	x1, 423000 <ferror@plt+0x20510>
  41728c:	add	x1, x1, #0xb93
  417290:	bl	4029f0 <__isoc99_sscanf@plt>
  417294:	cmp	w0, #0x2
  417298:	b.eq	417314 <ferror@plt+0x14824>  // b.none
  41729c:	ldr	x0, [sp, #8]
  4172a0:	ldur	x2, [x29, #-24]
  4172a4:	ldur	x3, [x29, #-32]
  4172a8:	adrp	x1, 423000 <ferror@plt+0x20510>
  4172ac:	add	x1, x1, #0xb9c
  4172b0:	bl	4029f0 <__isoc99_sscanf@plt>
  4172b4:	cmp	w0, #0x2
  4172b8:	b.eq	417314 <ferror@plt+0x14824>  // b.none
  4172bc:	ldr	x0, [sp, #8]
  4172c0:	ldur	x2, [x29, #-24]
  4172c4:	ldur	x3, [x29, #-32]
  4172c8:	adrp	x1, 423000 <ferror@plt+0x20510>
  4172cc:	add	x1, x1, #0xba6
  4172d0:	bl	4029f0 <__isoc99_sscanf@plt>
  4172d4:	cmp	w0, #0x2
  4172d8:	b.eq	417314 <ferror@plt+0x14824>  // b.none
  4172dc:	ldr	x0, [sp, #8]
  4172e0:	ldur	x2, [x29, #-24]
  4172e4:	ldur	x3, [x29, #-32]
  4172e8:	adrp	x1, 423000 <ferror@plt+0x20510>
  4172ec:	add	x1, x1, #0xbad
  4172f0:	bl	4029f0 <__isoc99_sscanf@plt>
  4172f4:	cmp	w0, #0x2
  4172f8:	b.eq	417314 <ferror@plt+0x14824>  // b.none
  4172fc:	ldur	x0, [x29, #-32]
  417300:	ldr	x1, [sp, #8]
  417304:	bl	402910 <strcpy@plt>
  417308:	mov	w8, #0xffffffff            	// #-1
  41730c:	stur	w8, [x29, #-4]
  417310:	b	417324 <ferror@plt+0x14834>
  417314:	mov	w8, #0x1                   	// #1
  417318:	stur	w8, [x29, #-4]
  41731c:	b	417324 <ferror@plt+0x14834>
  417320:	stur	wzr, [x29, #-4]
  417324:	ldur	w0, [x29, #-4]
  417328:	add	sp, sp, #0x230
  41732c:	ldr	x28, [sp, #16]
  417330:	ldp	x29, x30, [sp], #32
  417334:	ret
  417338:	stp	x29, x30, [sp, #-32]!
  41733c:	str	x28, [sp, #16]
  417340:	mov	x29, sp
  417344:	sub	sp, sp, #0x240
  417348:	mov	x8, #0x200                 	// #512
  41734c:	adrp	x9, 424000 <ferror@plt+0x21510>
  417350:	add	x9, x9, #0xa8
  417354:	mov	w10, wzr
  417358:	add	x11, sp, #0x14
  41735c:	stur	x0, [x29, #-8]
  417360:	stur	x1, [x29, #-16]
  417364:	stur	w2, [x29, #-20]
  417368:	mov	x0, x11
  41736c:	mov	w1, w10
  417370:	mov	x2, x8
  417374:	str	x9, [sp, #8]
  417378:	bl	402660 <memset@plt>
  41737c:	ldur	x0, [x29, #-8]
  417380:	ldr	x1, [sp, #8]
  417384:	bl	402930 <fopen64@plt>
  417388:	stur	x0, [x29, #-40]
  41738c:	ldur	x8, [x29, #-40]
  417390:	cbnz	x8, 417398 <ferror@plt+0x148a8>
  417394:	b	417498 <ferror@plt+0x149a8>
  417398:	ldur	x0, [x29, #-40]
  41739c:	sub	x1, x29, #0x2c
  4173a0:	add	x2, sp, #0x14
  4173a4:	bl	4171cc <ferror@plt+0x146dc>
  4173a8:	str	w0, [sp, #16]
  4173ac:	cbz	w0, 417490 <ferror@plt+0x149a0>
  4173b0:	ldr	w8, [sp, #16]
  4173b4:	mov	w9, #0xffffffff            	// #-1
  4173b8:	cmp	w8, w9
  4173bc:	b.ne	4173f0 <ferror@plt+0x14900>  // b.any
  4173c0:	adrp	x8, 434000 <ferror@plt+0x31510>
  4173c4:	ldr	x8, [x8, #3984]
  4173c8:	ldr	x0, [x8]
  4173cc:	ldur	x2, [x29, #-8]
  4173d0:	adrp	x1, 423000 <ferror@plt+0x20510>
  4173d4:	add	x1, x1, #0xb73
  4173d8:	add	x3, sp, #0x14
  4173dc:	bl	402ab0 <fprintf@plt>
  4173e0:	ldur	x8, [x29, #-40]
  4173e4:	mov	x0, x8
  4173e8:	bl	4025a0 <fclose@plt>
  4173ec:	b	417498 <ferror@plt+0x149a8>
  4173f0:	ldur	w8, [x29, #-44]
  4173f4:	cmp	w8, #0x0
  4173f8:	cset	w8, ge  // ge = tcont
  4173fc:	tbnz	w8, #0, 417404 <ferror@plt+0x14914>
  417400:	b	417398 <ferror@plt+0x148a8>
  417404:	mov	x0, #0x18                  	// #24
  417408:	bl	4025e0 <malloc@plt>
  41740c:	stur	x0, [x29, #-32]
  417410:	ldur	w8, [x29, #-44]
  417414:	ldur	x9, [x29, #-32]
  417418:	str	w8, [x9, #16]
  41741c:	add	x0, sp, #0x14
  417420:	bl	4026f0 <strdup@plt>
  417424:	ldur	x9, [x29, #-32]
  417428:	mov	x10, #0x8                   	// #8
  41742c:	str	x0, [x9, #8]
  417430:	ldur	x9, [x29, #-16]
  417434:	ldur	w8, [x29, #-44]
  417438:	ldur	w11, [x29, #-20]
  41743c:	subs	w11, w11, #0x1
  417440:	and	w8, w8, w11
  417444:	mov	w0, w8
  417448:	sxtw	x12, w0
  41744c:	mul	x12, x10, x12
  417450:	add	x9, x9, x12
  417454:	ldr	x9, [x9]
  417458:	ldur	x12, [x29, #-32]
  41745c:	str	x9, [x12]
  417460:	ldur	x9, [x29, #-32]
  417464:	ldur	x12, [x29, #-16]
  417468:	ldur	w8, [x29, #-44]
  41746c:	ldur	w11, [x29, #-20]
  417470:	subs	w11, w11, #0x1
  417474:	and	w8, w8, w11
  417478:	mov	w0, w8
  41747c:	sxtw	x13, w0
  417480:	mul	x10, x10, x13
  417484:	add	x10, x12, x10
  417488:	str	x9, [x10]
  41748c:	b	417398 <ferror@plt+0x148a8>
  417490:	ldur	x0, [x29, #-40]
  417494:	bl	4025a0 <fclose@plt>
  417498:	add	sp, sp, #0x240
  41749c:	ldr	x28, [sp, #16]
  4174a0:	ldp	x29, x30, [sp], #32
  4174a4:	ret
  4174a8:	sub	sp, sp, #0x10
  4174ac:	mov	w8, #0x1505                	// #5381
  4174b0:	str	x0, [sp, #8]
  4174b4:	str	w8, [sp, #4]
  4174b8:	ldr	x8, [sp, #8]
  4174bc:	ldrb	w9, [x8]
  4174c0:	cbz	w9, 4174ec <ferror@plt+0x149fc>
  4174c4:	ldr	w8, [sp, #4]
  4174c8:	ldr	w9, [sp, #4]
  4174cc:	add	w8, w9, w8, lsl #5
  4174d0:	ldr	x10, [sp, #8]
  4174d4:	add	x11, x10, #0x1
  4174d8:	str	x11, [sp, #8]
  4174dc:	ldrb	w9, [x10]
  4174e0:	add	w8, w8, w9
  4174e4:	str	w8, [sp, #4]
  4174e8:	b	4174b8 <ferror@plt+0x149c8>
  4174ec:	ldr	w0, [sp, #4]
  4174f0:	add	sp, sp, #0x10
  4174f4:	ret
  4174f8:	stp	x29, x30, [sp, #-32]!
  4174fc:	str	x28, [sp, #16]
  417500:	mov	x29, sp
  417504:	sub	sp, sp, #0x1e0
  417508:	stur	x0, [x29, #-16]
  41750c:	stur	x1, [x29, #-24]
  417510:	ldur	x8, [x29, #-16]
  417514:	add	x8, x8, #0x10
  417518:	stur	x8, [x29, #-32]
  41751c:	ldur	x8, [x29, #-16]
  417520:	ldrh	w9, [x8, #4]
  417524:	cmp	w9, #0x10
  417528:	b.eq	417544 <ferror@plt+0x14a54>  // b.none
  41752c:	ldur	x8, [x29, #-16]
  417530:	ldrh	w9, [x8, #4]
  417534:	cmp	w9, #0x11
  417538:	b.eq	417544 <ferror@plt+0x14a54>  // b.none
  41753c:	stur	wzr, [x29, #-4]
  417540:	b	4175f4 <ferror@plt+0x14b04>
  417544:	ldur	x8, [x29, #-16]
  417548:	ldr	w9, [x8]
  41754c:	mov	w8, w9
  417550:	cmp	x8, #0x20
  417554:	b.cs	417564 <ferror@plt+0x14a74>  // b.hs, b.nlast
  417558:	mov	w8, #0xffffffff            	// #-1
  41755c:	stur	w8, [x29, #-4]
  417560:	b	4175f4 <ferror@plt+0x14b04>
  417564:	ldur	x8, [x29, #-32]
  417568:	ldr	w0, [x8, #4]
  41756c:	bl	417608 <ferror@plt+0x14b18>
  417570:	stur	x0, [x29, #-40]
  417574:	ldur	x8, [x29, #-16]
  417578:	ldrh	w9, [x8, #4]
  41757c:	cmp	w9, #0x11
  417580:	b.ne	41759c <ferror@plt+0x14aac>  // b.any
  417584:	ldur	x8, [x29, #-40]
  417588:	cbz	x8, 417594 <ferror@plt+0x14aa4>
  41758c:	ldur	x0, [x29, #-40]
  417590:	bl	4176a4 <ferror@plt+0x14bb4>
  417594:	stur	wzr, [x29, #-4]
  417598:	b	4175f4 <ferror@plt+0x14b04>
  41759c:	ldur	x8, [x29, #-32]
  4175a0:	add	x2, x8, #0x10
  4175a4:	ldur	x8, [x29, #-16]
  4175a8:	ldr	w9, [x8]
  4175ac:	mov	w8, w9
  4175b0:	subs	x8, x8, #0x20
  4175b4:	add	x0, sp, #0x8
  4175b8:	mov	w1, #0x35                  	// #53
  4175bc:	mov	w3, w8
  4175c0:	mov	w4, #0xffff8000            	// #-32768
  4175c4:	bl	41e8d0 <ferror@plt+0x1bde0>
  4175c8:	ldur	x10, [x29, #-40]
  4175cc:	cbz	x10, 4175e4 <ferror@plt+0x14af4>
  4175d0:	ldur	x0, [x29, #-40]
  4175d4:	ldur	x1, [x29, #-32]
  4175d8:	add	x2, sp, #0x8
  4175dc:	bl	4176d8 <ferror@plt+0x14be8>
  4175e0:	b	4175f0 <ferror@plt+0x14b00>
  4175e4:	ldur	x0, [x29, #-32]
  4175e8:	add	x1, sp, #0x8
  4175ec:	bl	417750 <ferror@plt+0x14c60>
  4175f0:	stur	wzr, [x29, #-4]
  4175f4:	ldur	w0, [x29, #-4]
  4175f8:	add	sp, sp, #0x1e0
  4175fc:	ldr	x28, [sp, #16]
  417600:	ldp	x29, x30, [sp], #32
  417604:	ret
  417608:	sub	sp, sp, #0x40
  41760c:	adrp	x8, 43c000 <stdin@@GLIBC_2.17+0x3168>
  417610:	add	x8, x8, #0x718
  417614:	str	w0, [sp, #52]
  417618:	ldr	w9, [sp, #52]
  41761c:	and	w9, w9, #0x3ff
  417620:	str	w9, [sp, #36]
  417624:	ldr	w9, [sp, #36]
  417628:	mov	w10, w9
  41762c:	mov	x11, #0x8                   	// #8
  417630:	mul	x10, x11, x10
  417634:	add	x8, x8, x10
  417638:	ldr	x8, [x8]
  41763c:	str	x8, [sp, #40]
  417640:	ldr	x8, [sp, #40]
  417644:	cbz	x8, 417690 <ferror@plt+0x14ba0>
  417648:	ldr	x8, [sp, #40]
  41764c:	str	x8, [sp, #16]
  417650:	ldr	x8, [sp, #16]
  417654:	str	x8, [sp, #8]
  417658:	ldr	x8, [sp, #8]
  41765c:	str	x8, [sp, #24]
  417660:	ldr	x8, [sp, #24]
  417664:	ldr	w9, [x8, #36]
  417668:	ldr	w10, [sp, #52]
  41766c:	cmp	w9, w10
  417670:	b.ne	417680 <ferror@plt+0x14b90>  // b.any
  417674:	ldr	x8, [sp, #24]
  417678:	str	x8, [sp, #56]
  41767c:	b	417698 <ferror@plt+0x14ba8>
  417680:	ldr	x8, [sp, #40]
  417684:	ldr	x8, [x8]
  417688:	str	x8, [sp, #40]
  41768c:	b	417640 <ferror@plt+0x14b50>
  417690:	mov	x8, xzr
  417694:	str	x8, [sp, #56]
  417698:	ldr	x0, [sp, #56]
  41769c:	add	sp, sp, #0x40
  4176a0:	ret
  4176a4:	sub	sp, sp, #0x20
  4176a8:	stp	x29, x30, [sp, #16]
  4176ac:	add	x29, sp, #0x10
  4176b0:	str	x0, [sp, #8]
  4176b4:	ldr	x0, [sp, #8]
  4176b8:	bl	417e74 <ferror@plt+0x15384>
  4176bc:	ldr	x0, [sp, #8]
  4176c0:	mov	w8, #0x1                   	// #1
  4176c4:	and	w1, w8, #0x1
  4176c8:	bl	417f2c <ferror@plt+0x1543c>
  4176cc:	ldp	x29, x30, [sp, #16]
  4176d0:	add	sp, sp, #0x20
  4176d4:	ret
  4176d8:	sub	sp, sp, #0x40
  4176dc:	stp	x29, x30, [sp, #48]
  4176e0:	add	x29, sp, #0x30
  4176e4:	stur	x0, [x29, #-8]
  4176e8:	stur	x1, [x29, #-16]
  4176ec:	str	x2, [sp, #24]
  4176f0:	ldr	x8, [sp, #24]
  4176f4:	ldr	x8, [x8, #24]
  4176f8:	cbz	x8, 417734 <ferror@plt+0x14c44>
  4176fc:	ldur	x0, [x29, #-8]
  417700:	ldur	x1, [x29, #-16]
  417704:	ldr	x8, [sp, #24]
  417708:	ldr	x8, [x8, #24]
  41770c:	str	x0, [sp, #16]
  417710:	mov	x0, x8
  417714:	str	x1, [sp, #8]
  417718:	bl	418074 <ferror@plt+0x15584>
  41771c:	ldr	x8, [sp, #16]
  417720:	str	x0, [sp]
  417724:	mov	x0, x8
  417728:	ldr	x1, [sp, #8]
  41772c:	ldr	x2, [sp]
  417730:	bl	417fe4 <ferror@plt+0x154f4>
  417734:	ldur	x0, [x29, #-8]
  417738:	ldur	x1, [x29, #-16]
  41773c:	ldr	x2, [sp, #24]
  417740:	bl	41808c <ferror@plt+0x1559c>
  417744:	ldp	x29, x30, [sp, #48]
  417748:	add	sp, sp, #0x40
  41774c:	ret
  417750:	sub	sp, sp, #0x40
  417754:	stp	x29, x30, [sp, #48]
  417758:	add	x29, sp, #0x30
  41775c:	stur	x0, [x29, #-8]
  417760:	stur	x1, [x29, #-16]
  417764:	ldur	x8, [x29, #-16]
  417768:	ldr	x8, [x8, #24]
  41776c:	cbnz	x8, 417774 <ferror@plt+0x14c84>
  417770:	b	4177c8 <ferror@plt+0x14cd8>
  417774:	ldur	x0, [x29, #-8]
  417778:	ldur	x8, [x29, #-16]
  41777c:	ldr	x8, [x8, #24]
  417780:	str	x0, [sp, #16]
  417784:	mov	x0, x8
  417788:	bl	418074 <ferror@plt+0x15584>
  41778c:	ldr	x8, [sp, #16]
  417790:	str	x0, [sp, #8]
  417794:	mov	x0, x8
  417798:	ldr	x1, [sp, #8]
  41779c:	mov	x9, xzr
  4177a0:	mov	x2, x9
  4177a4:	bl	4183f0 <ferror@plt+0x15900>
  4177a8:	str	x0, [sp, #24]
  4177ac:	ldr	x8, [sp, #24]
  4177b0:	cbnz	x8, 4177b8 <ferror@plt+0x14cc8>
  4177b4:	b	4177c8 <ferror@plt+0x14cd8>
  4177b8:	ldr	x0, [sp, #24]
  4177bc:	ldur	x1, [x29, #-8]
  4177c0:	ldur	x2, [x29, #-16]
  4177c4:	bl	4182b0 <ferror@plt+0x157c0>
  4177c8:	ldp	x29, x30, [sp, #48]
  4177cc:	add	sp, sp, #0x40
  4177d0:	ret
  4177d4:	sub	sp, sp, #0x20
  4177d8:	stp	x29, x30, [sp, #16]
  4177dc:	add	x29, sp, #0x10
  4177e0:	adrp	x8, 43c000 <stdin@@GLIBC_2.17+0x3168>
  4177e4:	add	x8, x8, #0x6f0
  4177e8:	mov	x1, #0x10                  	// #16
  4177ec:	adrp	x2, 423000 <ferror@plt+0x20510>
  4177f0:	add	x2, x2, #0xd2a
  4177f4:	stur	w0, [x29, #-4]
  4177f8:	ldur	w3, [x29, #-4]
  4177fc:	mov	x0, x8
  417800:	str	x8, [sp]
  417804:	bl	402560 <snprintf@plt>
  417808:	ldr	x8, [sp]
  41780c:	mov	x0, x8
  417810:	ldp	x29, x30, [sp, #16]
  417814:	add	sp, sp, #0x20
  417818:	ret
  41781c:	sub	sp, sp, #0x30
  417820:	stp	x29, x30, [sp, #32]
  417824:	add	x29, sp, #0x20
  417828:	adrp	x8, 43c000 <stdin@@GLIBC_2.17+0x3168>
  41782c:	add	x8, x8, #0x700
  417830:	stur	w0, [x29, #-12]
  417834:	ldur	w9, [x29, #-12]
  417838:	str	x8, [sp]
  41783c:	cbnz	w9, 417850 <ferror@plt+0x14d60>
  417840:	adrp	x8, 421000 <ferror@plt+0x1e510>
  417844:	add	x8, x8, #0x14e
  417848:	stur	x8, [x29, #-8]
  41784c:	b	4178e4 <ferror@plt+0x14df4>
  417850:	ldur	w0, [x29, #-12]
  417854:	bl	417608 <ferror@plt+0x14b18>
  417858:	str	x0, [sp, #8]
  41785c:	ldr	x8, [sp, #8]
  417860:	cbz	x8, 417874 <ferror@plt+0x14d84>
  417864:	ldr	x8, [sp, #8]
  417868:	add	x8, x8, #0x40
  41786c:	stur	x8, [x29, #-8]
  417870:	b	4178e4 <ferror@plt+0x14df4>
  417874:	ldur	w1, [x29, #-12]
  417878:	mov	x8, xzr
  41787c:	mov	x0, x8
  417880:	bl	4178f4 <ferror@plt+0x14e04>
  417884:	ldur	w9, [x29, #-12]
  417888:	cmp	w0, w9
  41788c:	b.ne	4178b4 <ferror@plt+0x14dc4>  // b.any
  417890:	ldur	w0, [x29, #-12]
  417894:	bl	417608 <ferror@plt+0x14b18>
  417898:	str	x0, [sp, #8]
  41789c:	ldr	x8, [sp, #8]
  4178a0:	cbz	x8, 4178b4 <ferror@plt+0x14dc4>
  4178a4:	ldr	x8, [sp, #8]
  4178a8:	add	x8, x8, #0x40
  4178ac:	stur	x8, [x29, #-8]
  4178b0:	b	4178e4 <ferror@plt+0x14df4>
  4178b4:	ldur	w0, [x29, #-12]
  4178b8:	ldr	x1, [sp]
  4178bc:	bl	402650 <if_indextoname@plt>
  4178c0:	cbnz	x0, 4178dc <ferror@plt+0x14dec>
  4178c4:	ldur	w3, [x29, #-12]
  4178c8:	ldr	x0, [sp]
  4178cc:	mov	x1, #0x10                  	// #16
  4178d0:	adrp	x2, 423000 <ferror@plt+0x20510>
  4178d4:	add	x2, x2, #0xd2a
  4178d8:	bl	402560 <snprintf@plt>
  4178dc:	ldr	x8, [sp]
  4178e0:	stur	x8, [x29, #-8]
  4178e4:	ldur	x0, [x29, #-8]
  4178e8:	ldp	x29, x30, [sp, #32]
  4178ec:	add	sp, sp, #0x30
  4178f0:	ret
  4178f4:	stp	x29, x30, [sp, #-32]!
  4178f8:	str	x28, [sp, #16]
  4178fc:	mov	x29, sp
  417900:	sub	sp, sp, #0x4d0
  417904:	mov	x2, #0x420                 	// #1056
  417908:	mov	w8, #0x20                  	// #32
  41790c:	mov	w9, #0x12                  	// #18
  417910:	mov	w10, #0x1                   	// #1
  417914:	mov	w11, #0x9                   	// #9
  417918:	mov	x12, #0x38                  	// #56
  41791c:	mov	w13, wzr
  417920:	add	x14, sp, #0x9c
  417924:	add	x15, sp, #0x60
  417928:	stur	x0, [x29, #-16]
  41792c:	stur	w1, [x29, #-20]
  417930:	mov	x0, x14
  417934:	mov	w1, w13
  417938:	str	w8, [sp, #68]
  41793c:	str	w9, [sp, #64]
  417940:	str	w10, [sp, #60]
  417944:	str	w11, [sp, #56]
  417948:	str	x12, [sp, #48]
  41794c:	str	w13, [sp, #44]
  417950:	str	x14, [sp, #32]
  417954:	str	x15, [sp, #24]
  417958:	bl	402660 <memset@plt>
  41795c:	ldr	w8, [sp, #68]
  417960:	str	w8, [sp, #156]
  417964:	ldr	w9, [sp, #64]
  417968:	ldr	x12, [sp, #32]
  41796c:	strh	w9, [x12, #4]
  417970:	ldr	w10, [sp, #60]
  417974:	strh	w10, [x12, #6]
  417978:	ldur	w11, [x29, #-20]
  41797c:	str	w11, [sp, #176]
  417980:	ldr	w11, [sp, #56]
  417984:	str	w11, [sp, #152]
  417988:	ldr	x0, [sp, #24]
  41798c:	ldr	w13, [sp, #44]
  417990:	mov	w1, w13
  417994:	ldr	x2, [sp, #48]
  417998:	bl	402660 <memset@plt>
  41799c:	str	wzr, [sp, #84]
  4179a0:	ldr	x0, [sp, #24]
  4179a4:	ldr	w1, [sp, #44]
  4179a8:	bl	41bc70 <ferror@plt+0x19180>
  4179ac:	cmp	w0, #0x0
  4179b0:	cset	w8, ge  // ge = tcont
  4179b4:	tbnz	w8, #0, 4179c0 <ferror@plt+0x14ed0>
  4179b8:	stur	wzr, [x29, #-4]
  4179bc:	b	417a9c <ferror@plt+0x14fac>
  4179c0:	ldr	w3, [sp, #152]
  4179c4:	add	x0, sp, #0x9c
  4179c8:	mov	w1, #0x420                 	// #1056
  4179cc:	mov	w2, #0x1d                  	// #29
  4179d0:	bl	41e0b0 <ferror@plt+0x1b5c0>
  4179d4:	ldur	x8, [x29, #-16]
  4179d8:	cbz	x8, 417a30 <ferror@plt+0x14f40>
  4179dc:	ldur	x0, [x29, #-16]
  4179e0:	bl	413414 <ferror@plt+0x10924>
  4179e4:	cmp	w0, #0x0
  4179e8:	cset	w8, ne  // ne = any
  4179ec:	eor	w8, w8, #0x1
  4179f0:	mov	w9, #0x35                  	// #53
  4179f4:	mov	w10, #0x3                   	// #3
  4179f8:	tst	w8, #0x1
  4179fc:	csel	w2, w10, w9, ne  // ne = any
  417a00:	ldur	x3, [x29, #-16]
  417a04:	ldur	x0, [x29, #-16]
  417a08:	str	w2, [sp, #20]
  417a0c:	str	x3, [sp, #8]
  417a10:	bl	4023e0 <strlen@plt>
  417a14:	add	x11, x0, #0x1
  417a18:	add	x0, sp, #0x9c
  417a1c:	mov	w1, #0x420                 	// #1056
  417a20:	ldr	w2, [sp, #20]
  417a24:	ldr	x3, [sp, #8]
  417a28:	mov	w4, w11
  417a2c:	bl	41df00 <ferror@plt+0x1b410>
  417a30:	add	x0, sp, #0x60
  417a34:	add	x1, sp, #0x9c
  417a38:	add	x2, sp, #0x58
  417a3c:	bl	41d73c <ferror@plt+0x1ac4c>
  417a40:	cmp	w0, #0x0
  417a44:	cset	w8, ge  // ge = tcont
  417a48:	tbnz	w8, #0, 417a50 <ferror@plt+0x14f60>
  417a4c:	b	417a8c <ferror@plt+0x14f9c>
  417a50:	ldr	x0, [sp, #88]
  417a54:	mov	x8, xzr
  417a58:	mov	x1, x8
  417a5c:	bl	4174f8 <ferror@plt+0x14a08>
  417a60:	str	w0, [sp, #84]
  417a64:	ldr	w9, [sp, #84]
  417a68:	cbnz	w9, 417a84 <ferror@plt+0x14f94>
  417a6c:	ldr	x8, [sp, #88]
  417a70:	add	x8, x8, #0x10
  417a74:	str	x8, [sp, #72]
  417a78:	ldr	x8, [sp, #72]
  417a7c:	ldr	w9, [x8, #4]
  417a80:	str	w9, [sp, #84]
  417a84:	ldr	x0, [sp, #88]
  417a88:	bl	402850 <free@plt>
  417a8c:	add	x0, sp, #0x60
  417a90:	bl	41b990 <ferror@plt+0x18ea0>
  417a94:	ldr	w8, [sp, #84]
  417a98:	stur	w8, [x29, #-4]
  417a9c:	ldur	w0, [x29, #-4]
  417aa0:	add	sp, sp, #0x4d0
  417aa4:	ldr	x28, [sp, #16]
  417aa8:	ldp	x29, x30, [sp], #32
  417aac:	ret
  417ab0:	sub	sp, sp, #0x30
  417ab4:	stp	x29, x30, [sp, #32]
  417ab8:	add	x29, sp, #0x20
  417abc:	stur	w0, [x29, #-8]
  417ac0:	ldur	w8, [x29, #-8]
  417ac4:	cbnz	w8, 417ad4 <ferror@plt+0x14fe4>
  417ac8:	mov	w8, #0xffffffff            	// #-1
  417acc:	stur	w8, [x29, #-4]
  417ad0:	b	417b08 <ferror@plt+0x15018>
  417ad4:	ldur	w0, [x29, #-8]
  417ad8:	bl	417608 <ferror@plt+0x14b18>
  417adc:	str	x0, [sp, #16]
  417ae0:	ldr	x8, [sp, #16]
  417ae4:	cbz	x8, 417af8 <ferror@plt+0x15008>
  417ae8:	ldr	x8, [sp, #16]
  417aec:	ldrh	w9, [x8, #40]
  417af0:	str	w9, [sp, #12]
  417af4:	b	417b00 <ferror@plt+0x15010>
  417af8:	mov	w8, #0xffffffff            	// #-1
  417afc:	str	w8, [sp, #12]
  417b00:	ldr	w8, [sp, #12]
  417b04:	stur	w8, [x29, #-4]
  417b08:	ldur	w0, [x29, #-4]
  417b0c:	ldp	x29, x30, [sp, #32]
  417b10:	add	sp, sp, #0x30
  417b14:	ret
  417b18:	sub	sp, sp, #0x30
  417b1c:	stp	x29, x30, [sp, #32]
  417b20:	add	x29, sp, #0x20
  417b24:	stur	w0, [x29, #-8]
  417b28:	ldur	w8, [x29, #-8]
  417b2c:	cbnz	w8, 417b38 <ferror@plt+0x15048>
  417b30:	stur	wzr, [x29, #-4]
  417b34:	b	417b6c <ferror@plt+0x1507c>
  417b38:	ldur	w0, [x29, #-8]
  417b3c:	bl	417608 <ferror@plt+0x14b18>
  417b40:	str	x0, [sp, #16]
  417b44:	ldr	x8, [sp, #16]
  417b48:	cbz	x8, 417b5c <ferror@plt+0x1506c>
  417b4c:	ldr	x8, [sp, #16]
  417b50:	ldr	w9, [x8, #32]
  417b54:	str	w9, [sp, #12]
  417b58:	b	417b64 <ferror@plt+0x15074>
  417b5c:	mov	w8, #0xffffffff            	// #-1
  417b60:	str	w8, [sp, #12]
  417b64:	ldr	w8, [sp, #12]
  417b68:	stur	w8, [x29, #-4]
  417b6c:	ldur	w0, [x29, #-4]
  417b70:	ldp	x29, x30, [sp, #32]
  417b74:	add	sp, sp, #0x30
  417b78:	ret
  417b7c:	sub	sp, sp, #0x30
  417b80:	stp	x29, x30, [sp, #32]
  417b84:	add	x29, sp, #0x20
  417b88:	str	x0, [sp, #16]
  417b8c:	ldr	x8, [sp, #16]
  417b90:	cbnz	x8, 417b9c <ferror@plt+0x150ac>
  417b94:	stur	wzr, [x29, #-4]
  417b98:	b	417c04 <ferror@plt+0x15114>
  417b9c:	ldr	x0, [sp, #16]
  417ba0:	bl	417c14 <ferror@plt+0x15124>
  417ba4:	str	x0, [sp, #8]
  417ba8:	ldr	x8, [sp, #8]
  417bac:	cbz	x8, 417bc0 <ferror@plt+0x150d0>
  417bb0:	ldr	x8, [sp, #8]
  417bb4:	ldr	w9, [x8, #36]
  417bb8:	stur	w9, [x29, #-4]
  417bbc:	b	417c04 <ferror@plt+0x15114>
  417bc0:	ldr	x0, [sp, #16]
  417bc4:	mov	w8, wzr
  417bc8:	mov	w1, w8
  417bcc:	bl	4178f4 <ferror@plt+0x14e04>
  417bd0:	str	w0, [sp, #4]
  417bd4:	ldr	w8, [sp, #4]
  417bd8:	cbnz	w8, 417be8 <ferror@plt+0x150f8>
  417bdc:	ldr	x0, [sp, #16]
  417be0:	bl	4029c0 <if_nametoindex@plt>
  417be4:	str	w0, [sp, #4]
  417be8:	ldr	w8, [sp, #4]
  417bec:	cbnz	w8, 417bfc <ferror@plt+0x1510c>
  417bf0:	ldr	x0, [sp, #16]
  417bf4:	bl	417cd0 <ferror@plt+0x151e0>
  417bf8:	str	w0, [sp, #4]
  417bfc:	ldr	w8, [sp, #4]
  417c00:	stur	w8, [x29, #-4]
  417c04:	ldur	w0, [x29, #-4]
  417c08:	ldp	x29, x30, [sp, #32]
  417c0c:	add	sp, sp, #0x30
  417c10:	ret
  417c14:	sub	sp, sp, #0x50
  417c18:	stp	x29, x30, [sp, #64]
  417c1c:	add	x29, sp, #0x40
  417c20:	adrp	x8, 43e000 <stdin@@GLIBC_2.17+0x5168>
  417c24:	add	x8, x8, #0x718
  417c28:	stur	x0, [x29, #-16]
  417c2c:	ldur	x0, [x29, #-16]
  417c30:	str	x8, [sp]
  417c34:	bl	4174a8 <ferror@plt+0x149b8>
  417c38:	and	w9, w0, #0x3ff
  417c3c:	stur	w9, [x29, #-28]
  417c40:	ldur	w9, [x29, #-28]
  417c44:	mov	w8, w9
  417c48:	mov	x10, #0x8                   	// #8
  417c4c:	mul	x8, x10, x8
  417c50:	ldr	x10, [sp]
  417c54:	add	x8, x10, x8
  417c58:	ldr	x8, [x8]
  417c5c:	stur	x8, [x29, #-24]
  417c60:	ldur	x8, [x29, #-24]
  417c64:	cbz	x8, 417cb8 <ferror@plt+0x151c8>
  417c68:	ldur	x8, [x29, #-24]
  417c6c:	str	x8, [sp, #16]
  417c70:	ldr	x8, [sp, #16]
  417c74:	mov	x9, #0xfffffffffffffff0    	// #-16
  417c78:	add	x8, x8, x9
  417c7c:	str	x8, [sp, #8]
  417c80:	ldr	x8, [sp, #8]
  417c84:	str	x8, [sp, #24]
  417c88:	ldr	x8, [sp, #24]
  417c8c:	add	x0, x8, #0x40
  417c90:	ldur	x1, [x29, #-16]
  417c94:	bl	4027d0 <strcmp@plt>
  417c98:	cbnz	w0, 417ca8 <ferror@plt+0x151b8>
  417c9c:	ldr	x8, [sp, #24]
  417ca0:	stur	x8, [x29, #-8]
  417ca4:	b	417cc0 <ferror@plt+0x151d0>
  417ca8:	ldur	x8, [x29, #-24]
  417cac:	ldr	x8, [x8]
  417cb0:	stur	x8, [x29, #-24]
  417cb4:	b	417c60 <ferror@plt+0x15170>
  417cb8:	mov	x8, xzr
  417cbc:	stur	x8, [x29, #-8]
  417cc0:	ldur	x0, [x29, #-8]
  417cc4:	ldp	x29, x30, [sp, #64]
  417cc8:	add	sp, sp, #0x50
  417ccc:	ret
  417cd0:	sub	sp, sp, #0x30
  417cd4:	stp	x29, x30, [sp, #32]
  417cd8:	add	x29, sp, #0x20
  417cdc:	adrp	x1, 423000 <ferror@plt+0x20510>
  417ce0:	add	x1, x1, #0xd2a
  417ce4:	add	x2, sp, #0xc
  417ce8:	str	x0, [sp, #16]
  417cec:	ldr	x0, [sp, #16]
  417cf0:	bl	4029f0 <__isoc99_sscanf@plt>
  417cf4:	cmp	w0, #0x1
  417cf8:	b.eq	417d04 <ferror@plt+0x15214>  // b.none
  417cfc:	stur	wzr, [x29, #-4]
  417d00:	b	417d0c <ferror@plt+0x1521c>
  417d04:	ldr	w8, [sp, #12]
  417d08:	stur	w8, [x29, #-4]
  417d0c:	ldur	w0, [x29, #-4]
  417d10:	ldp	x29, x30, [sp, #32]
  417d14:	add	sp, sp, #0x30
  417d18:	ret
  417d1c:	sub	sp, sp, #0x20
  417d20:	stp	x29, x30, [sp, #16]
  417d24:	add	x29, sp, #0x10
  417d28:	stur	w0, [x29, #-4]
  417d2c:	ldur	w0, [x29, #-4]
  417d30:	bl	417608 <ferror@plt+0x14b18>
  417d34:	str	x0, [sp]
  417d38:	ldr	x8, [sp]
  417d3c:	cbnz	x8, 417d44 <ferror@plt+0x15254>
  417d40:	b	417d60 <ferror@plt+0x15270>
  417d44:	ldr	x0, [sp]
  417d48:	bl	417d6c <ferror@plt+0x1527c>
  417d4c:	ldr	x8, [sp]
  417d50:	add	x0, x8, #0x10
  417d54:	bl	417d6c <ferror@plt+0x1527c>
  417d58:	ldr	x0, [sp]
  417d5c:	bl	402850 <free@plt>
  417d60:	ldp	x29, x30, [sp, #16]
  417d64:	add	sp, sp, #0x20
  417d68:	ret
  417d6c:	sub	sp, sp, #0x20
  417d70:	str	x0, [sp, #24]
  417d74:	ldr	x8, [sp, #24]
  417d78:	ldr	x8, [x8]
  417d7c:	str	x8, [sp, #16]
  417d80:	ldr	x8, [sp, #24]
  417d84:	ldr	x8, [x8, #8]
  417d88:	str	x8, [sp, #8]
  417d8c:	ldr	x8, [sp, #16]
  417d90:	ldr	x9, [sp, #8]
  417d94:	str	x8, [x9]
  417d98:	ldr	x8, [sp, #16]
  417d9c:	cbz	x8, 417dac <ferror@plt+0x152bc>
  417da0:	ldr	x8, [sp, #8]
  417da4:	ldr	x9, [sp, #16]
  417da8:	str	x8, [x9, #8]
  417dac:	add	sp, sp, #0x20
  417db0:	ret
  417db4:	sub	sp, sp, #0x20
  417db8:	stp	x29, x30, [sp, #16]
  417dbc:	add	x29, sp, #0x10
  417dc0:	adrp	x8, 43c000 <stdin@@GLIBC_2.17+0x3168>
  417dc4:	add	x8, x8, #0x710
  417dc8:	str	x0, [sp, #8]
  417dcc:	ldr	w9, [x8]
  417dd0:	cbz	w9, 417dd8 <ferror@plt+0x152e8>
  417dd4:	b	417e68 <ferror@plt+0x15378>
  417dd8:	ldr	x0, [sp, #8]
  417ddc:	mov	w8, wzr
  417de0:	mov	w1, w8
  417de4:	bl	41c46c <ferror@plt+0x1997c>
  417de8:	cmp	w0, #0x0
  417dec:	cset	w8, ge  // ge = tcont
  417df0:	tbnz	w8, #0, 417e08 <ferror@plt+0x15318>
  417df4:	adrp	x0, 423000 <ferror@plt+0x20510>
  417df8:	add	x0, x0, #0xd2f
  417dfc:	bl	402420 <perror@plt>
  417e00:	mov	w0, #0x1                   	// #1
  417e04:	bl	402400 <exit@plt>
  417e08:	ldr	x0, [sp, #8]
  417e0c:	adrp	x1, 434000 <ferror@plt+0x31510>
  417e10:	ldr	x1, [x1, #4000]
  417e14:	mov	x8, xzr
  417e18:	mov	x2, x8
  417e1c:	mov	w9, wzr
  417e20:	mov	w3, w9
  417e24:	bl	41cce8 <ferror@plt+0x1a1f8>
  417e28:	cmp	w0, #0x0
  417e2c:	cset	w9, ge  // ge = tcont
  417e30:	tbnz	w9, #0, 417e58 <ferror@plt+0x15368>
  417e34:	adrp	x8, 434000 <ferror@plt+0x31510>
  417e38:	ldr	x8, [x8, #3984]
  417e3c:	ldr	x0, [x8]
  417e40:	adrp	x1, 423000 <ferror@plt+0x20510>
  417e44:	add	x1, x1, #0xd48
  417e48:	bl	402ab0 <fprintf@plt>
  417e4c:	mov	w9, #0x1                   	// #1
  417e50:	mov	w0, w9
  417e54:	bl	402400 <exit@plt>
  417e58:	mov	w8, #0x1                   	// #1
  417e5c:	adrp	x9, 43c000 <stdin@@GLIBC_2.17+0x3168>
  417e60:	add	x9, x9, #0x710
  417e64:	str	w8, [x9]
  417e68:	ldp	x29, x30, [sp, #16]
  417e6c:	add	sp, sp, #0x20
  417e70:	ret
  417e74:	sub	sp, sp, #0x60
  417e78:	stp	x29, x30, [sp, #80]
  417e7c:	add	x29, sp, #0x50
  417e80:	stur	x0, [x29, #-8]
  417e84:	ldur	x8, [x29, #-8]
  417e88:	ldr	x8, [x8, #48]
  417e8c:	stur	x8, [x29, #-32]
  417e90:	ldur	x8, [x29, #-32]
  417e94:	mov	x9, #0xffffffffffffffd0    	// #-48
  417e98:	add	x8, x8, x9
  417e9c:	str	x8, [sp, #40]
  417ea0:	ldr	x8, [sp, #40]
  417ea4:	stur	x8, [x29, #-16]
  417ea8:	ldur	x8, [x29, #-16]
  417eac:	ldr	x8, [x8, #48]
  417eb0:	str	x8, [sp, #32]
  417eb4:	ldr	x8, [sp, #32]
  417eb8:	add	x8, x8, x9
  417ebc:	str	x8, [sp, #24]
  417ec0:	ldr	x8, [sp, #24]
  417ec4:	stur	x8, [x29, #-24]
  417ec8:	ldur	x8, [x29, #-16]
  417ecc:	add	x8, x8, #0x30
  417ed0:	ldur	x9, [x29, #-8]
  417ed4:	add	x9, x9, #0x30
  417ed8:	cmp	x8, x9
  417edc:	b.eq	417f20 <ferror@plt+0x15430>  // b.none
  417ee0:	ldur	x0, [x29, #-16]
  417ee4:	mov	w8, wzr
  417ee8:	and	w1, w8, #0x1
  417eec:	bl	417f2c <ferror@plt+0x1543c>
  417ef0:	ldur	x8, [x29, #-24]
  417ef4:	stur	x8, [x29, #-16]
  417ef8:	ldur	x8, [x29, #-24]
  417efc:	ldr	x8, [x8, #48]
  417f00:	str	x8, [sp, #16]
  417f04:	ldr	x8, [sp, #16]
  417f08:	mov	x9, #0xffffffffffffffd0    	// #-48
  417f0c:	add	x8, x8, x9
  417f10:	str	x8, [sp, #8]
  417f14:	ldr	x8, [sp, #8]
  417f18:	stur	x8, [x29, #-24]
  417f1c:	b	417ec8 <ferror@plt+0x153d8>
  417f20:	ldp	x29, x30, [sp, #80]
  417f24:	add	sp, sp, #0x60
  417f28:	ret
  417f2c:	sub	sp, sp, #0x20
  417f30:	stp	x29, x30, [sp, #16]
  417f34:	add	x29, sp, #0x10
  417f38:	str	x0, [sp, #8]
  417f3c:	and	w8, w1, #0x1
  417f40:	strb	w8, [sp, #7]
  417f44:	ldr	x9, [sp, #8]
  417f48:	add	x0, x9, #0x10
  417f4c:	bl	417d6c <ferror@plt+0x1527c>
  417f50:	ldrb	w8, [sp, #7]
  417f54:	tbnz	w8, #0, 417f5c <ferror@plt+0x1546c>
  417f58:	b	417f68 <ferror@plt+0x15478>
  417f5c:	ldr	x0, [sp, #8]
  417f60:	bl	417d6c <ferror@plt+0x1527c>
  417f64:	b	417f74 <ferror@plt+0x15484>
  417f68:	ldr	x8, [sp, #8]
  417f6c:	add	x0, x8, #0x30
  417f70:	bl	417f88 <ferror@plt+0x15498>
  417f74:	ldr	x0, [sp, #8]
  417f78:	bl	402850 <free@plt>
  417f7c:	ldp	x29, x30, [sp, #16]
  417f80:	add	sp, sp, #0x20
  417f84:	ret
  417f88:	sub	sp, sp, #0x20
  417f8c:	stp	x29, x30, [sp, #16]
  417f90:	add	x29, sp, #0x10
  417f94:	str	x0, [sp, #8]
  417f98:	ldr	x8, [sp, #8]
  417f9c:	ldr	x0, [x8, #8]
  417fa0:	ldr	x8, [sp, #8]
  417fa4:	ldr	x1, [x8]
  417fa8:	bl	417fb8 <ferror@plt+0x154c8>
  417fac:	ldp	x29, x30, [sp, #16]
  417fb0:	add	sp, sp, #0x20
  417fb4:	ret
  417fb8:	sub	sp, sp, #0x10
  417fbc:	str	x0, [sp, #8]
  417fc0:	str	x1, [sp]
  417fc4:	ldr	x8, [sp, #8]
  417fc8:	ldr	x9, [sp]
  417fcc:	str	x8, [x9, #8]
  417fd0:	ldr	x8, [sp]
  417fd4:	ldr	x9, [sp, #8]
  417fd8:	str	x8, [x9]
  417fdc:	add	sp, sp, #0x10
  417fe0:	ret
  417fe4:	sub	sp, sp, #0x30
  417fe8:	stp	x29, x30, [sp, #32]
  417fec:	add	x29, sp, #0x20
  417ff0:	stur	x0, [x29, #-8]
  417ff4:	str	x1, [sp, #16]
  417ff8:	str	x2, [sp, #8]
  417ffc:	ldr	x8, [sp, #16]
  418000:	ldr	w9, [x8, #8]
  418004:	ldur	x8, [x29, #-8]
  418008:	str	w9, [x8, #32]
  41800c:	ldur	x8, [x29, #-8]
  418010:	add	x0, x8, #0x40
  418014:	ldr	x1, [sp, #8]
  418018:	bl	4027d0 <strcmp@plt>
  41801c:	cbnz	w0, 418024 <ferror@plt+0x15534>
  418020:	b	418068 <ferror@plt+0x15578>
  418024:	ldur	x8, [x29, #-8]
  418028:	add	x0, x8, #0x10
  41802c:	bl	417d6c <ferror@plt+0x1527c>
  418030:	ldr	x0, [sp, #8]
  418034:	bl	4174a8 <ferror@plt+0x149b8>
  418038:	and	w9, w0, #0x3ff
  41803c:	str	w9, [sp, #4]
  418040:	ldur	x8, [x29, #-8]
  418044:	add	x0, x8, #0x10
  418048:	ldr	w9, [sp, #4]
  41804c:	mov	w8, w9
  418050:	mov	x10, #0x8                   	// #8
  418054:	mul	x8, x10, x8
  418058:	adrp	x10, 43e000 <stdin@@GLIBC_2.17+0x5168>
  41805c:	add	x10, x10, #0x718
  418060:	add	x1, x10, x8
  418064:	bl	418258 <ferror@plt+0x15768>
  418068:	ldp	x29, x30, [sp, #32]
  41806c:	add	sp, sp, #0x30
  418070:	ret
  418074:	sub	sp, sp, #0x10
  418078:	str	x0, [sp, #8]
  41807c:	ldr	x8, [sp, #8]
  418080:	add	x0, x8, #0x4
  418084:	add	sp, sp, #0x10
  418088:	ret
  41808c:	sub	sp, sp, #0x80
  418090:	stp	x29, x30, [sp, #112]
  418094:	add	x29, sp, #0x70
  418098:	stur	x0, [x29, #-8]
  41809c:	stur	x1, [x29, #-16]
  4180a0:	stur	x2, [x29, #-24]
  4180a4:	ldur	x8, [x29, #-24]
  4180a8:	ldr	x8, [x8, #416]
  4180ac:	stur	x8, [x29, #-40]
  4180b0:	ldur	x8, [x29, #-40]
  4180b4:	cbnz	x8, 4180c4 <ferror@plt+0x155d4>
  4180b8:	ldur	x0, [x29, #-8]
  4180bc:	bl	417e74 <ferror@plt+0x15384>
  4180c0:	b	41824c <ferror@plt+0x1575c>
  4180c4:	ldur	x8, [x29, #-8]
  4180c8:	ldr	x8, [x8, #48]
  4180cc:	str	x8, [sp, #48]
  4180d0:	ldr	x8, [sp, #48]
  4180d4:	mov	x9, #0xffffffffffffffd0    	// #-48
  4180d8:	add	x8, x8, x9
  4180dc:	str	x8, [sp, #40]
  4180e0:	ldr	x8, [sp, #40]
  4180e4:	stur	x8, [x29, #-48]
  4180e8:	ldur	x8, [x29, #-40]
  4180ec:	ldrh	w10, [x8]
  4180f0:	mov	w0, w10
  4180f4:	sxtw	x8, w0
  4180f8:	subs	x8, x8, #0x4
  4180fc:	stur	w8, [x29, #-52]
  418100:	ldur	x9, [x29, #-40]
  418104:	add	x9, x9, #0x4
  418108:	stur	x9, [x29, #-32]
  41810c:	ldur	w8, [x29, #-52]
  418110:	mov	w9, #0x0                   	// #0
  418114:	cmp	w8, #0x4
  418118:	str	w9, [sp, #4]
  41811c:	b.lt	418154 <ferror@plt+0x15664>  // b.tstop
  418120:	ldur	x8, [x29, #-32]
  418124:	ldrh	w9, [x8]
  418128:	mov	w8, w9
  41812c:	mov	w9, #0x0                   	// #0
  418130:	cmp	x8, #0x4
  418134:	str	w9, [sp, #4]
  418138:	b.cc	418154 <ferror@plt+0x15664>  // b.lo, b.ul, b.last
  41813c:	ldur	x8, [x29, #-32]
  418140:	ldrh	w9, [x8]
  418144:	ldur	w10, [x29, #-52]
  418148:	cmp	w9, w10
  41814c:	cset	w9, le
  418150:	str	w9, [sp, #4]
  418154:	ldr	w8, [sp, #4]
  418158:	tbnz	w8, #0, 418160 <ferror@plt+0x15670>
  41815c:	b	418208 <ferror@plt+0x15718>
  418160:	ldur	x8, [x29, #-32]
  418164:	ldrh	w9, [x8, #2]
  418168:	cmp	w9, #0x35
  41816c:	b.eq	418174 <ferror@plt+0x15684>  // b.none
  418170:	b	4181bc <ferror@plt+0x156cc>
  418174:	ldur	x8, [x29, #-48]
  418178:	cbz	x8, 418194 <ferror@plt+0x156a4>
  41817c:	ldur	x0, [x29, #-32]
  418180:	bl	418074 <ferror@plt+0x15584>
  418184:	ldur	x8, [x29, #-48]
  418188:	add	x1, x8, #0x40
  41818c:	bl	4027d0 <strcmp@plt>
  418190:	cbz	w0, 418198 <ferror@plt+0x156a8>
  418194:	b	418234 <ferror@plt+0x15744>
  418198:	ldur	x8, [x29, #-48]
  41819c:	ldr	x8, [x8, #48]
  4181a0:	str	x8, [sp, #32]
  4181a4:	ldr	x8, [sp, #32]
  4181a8:	mov	x9, #0xffffffffffffffd0    	// #-48
  4181ac:	add	x8, x8, x9
  4181b0:	str	x8, [sp, #24]
  4181b4:	ldr	x8, [sp, #24]
  4181b8:	stur	x8, [x29, #-48]
  4181bc:	ldur	x8, [x29, #-32]
  4181c0:	ldrh	w9, [x8]
  4181c4:	add	w9, w9, #0x4
  4181c8:	subs	w9, w9, #0x1
  4181cc:	and	w9, w9, #0xfffffffc
  4181d0:	ldur	w10, [x29, #-52]
  4181d4:	subs	w9, w10, w9
  4181d8:	stur	w9, [x29, #-52]
  4181dc:	ldur	x8, [x29, #-32]
  4181e0:	ldur	x11, [x29, #-32]
  4181e4:	ldrh	w9, [x11]
  4181e8:	add	w9, w9, #0x4
  4181ec:	subs	w9, w9, #0x1
  4181f0:	and	w9, w9, #0xfffffffc
  4181f4:	mov	w11, w9
  4181f8:	ubfx	x11, x11, #0, #32
  4181fc:	add	x8, x8, x11
  418200:	stur	x8, [x29, #-32]
  418204:	b	41810c <ferror@plt+0x1561c>
  418208:	ldur	x8, [x29, #-48]
  41820c:	ldr	x8, [x8, #48]
  418210:	str	x8, [sp, #16]
  418214:	ldr	x8, [sp, #16]
  418218:	mov	x9, #0xffffffffffffffd0    	// #-48
  41821c:	add	x8, x8, x9
  418220:	str	x8, [sp, #8]
  418224:	ldr	x8, [sp, #8]
  418228:	cbz	x8, 418230 <ferror@plt+0x15740>
  41822c:	b	418234 <ferror@plt+0x15744>
  418230:	b	41824c <ferror@plt+0x1575c>
  418234:	ldur	x0, [x29, #-8]
  418238:	bl	417e74 <ferror@plt+0x15384>
  41823c:	ldur	x0, [x29, #-8]
  418240:	ldur	x1, [x29, #-16]
  418244:	ldur	x2, [x29, #-24]
  418248:	bl	4182b0 <ferror@plt+0x157c0>
  41824c:	ldp	x29, x30, [sp, #112]
  418250:	add	sp, sp, #0x80
  418254:	ret
  418258:	sub	sp, sp, #0x20
  41825c:	str	x0, [sp, #24]
  418260:	str	x1, [sp, #16]
  418264:	ldr	x8, [sp, #16]
  418268:	ldr	x8, [x8]
  41826c:	str	x8, [sp, #8]
  418270:	ldr	x8, [sp, #8]
  418274:	ldr	x9, [sp, #24]
  418278:	str	x8, [x9]
  41827c:	ldr	x8, [sp, #8]
  418280:	cbz	x8, 418290 <ferror@plt+0x157a0>
  418284:	ldr	x8, [sp, #24]
  418288:	ldr	x9, [sp, #8]
  41828c:	str	x8, [x9, #8]
  418290:	ldr	x8, [sp, #24]
  418294:	ldr	x9, [sp, #16]
  418298:	str	x8, [x9]
  41829c:	ldr	x8, [sp, #16]
  4182a0:	ldr	x9, [sp, #24]
  4182a4:	str	x8, [x9, #8]
  4182a8:	add	sp, sp, #0x20
  4182ac:	ret
  4182b0:	sub	sp, sp, #0x50
  4182b4:	stp	x29, x30, [sp, #64]
  4182b8:	add	x29, sp, #0x40
  4182bc:	stur	x0, [x29, #-8]
  4182c0:	stur	x1, [x29, #-16]
  4182c4:	stur	x2, [x29, #-24]
  4182c8:	ldur	x8, [x29, #-24]
  4182cc:	ldr	x8, [x8, #416]
  4182d0:	str	x8, [sp, #24]
  4182d4:	ldr	x8, [sp, #24]
  4182d8:	cbnz	x8, 4182e0 <ferror@plt+0x157f0>
  4182dc:	b	4183e4 <ferror@plt+0x158f4>
  4182e0:	ldr	x8, [sp, #24]
  4182e4:	ldrh	w9, [x8]
  4182e8:	mov	w0, w9
  4182ec:	sxtw	x8, w0
  4182f0:	subs	x8, x8, #0x4
  4182f4:	str	w8, [sp, #20]
  4182f8:	ldr	x10, [sp, #24]
  4182fc:	add	x10, x10, #0x4
  418300:	str	x10, [sp, #32]
  418304:	ldr	w8, [sp, #20]
  418308:	mov	w9, #0x0                   	// #0
  41830c:	cmp	w8, #0x4
  418310:	str	w9, [sp, #16]
  418314:	b.lt	41834c <ferror@plt+0x1585c>  // b.tstop
  418318:	ldr	x8, [sp, #32]
  41831c:	ldrh	w9, [x8]
  418320:	mov	w8, w9
  418324:	mov	w9, #0x0                   	// #0
  418328:	cmp	x8, #0x4
  41832c:	str	w9, [sp, #16]
  418330:	b.cc	41834c <ferror@plt+0x1585c>  // b.lo, b.ul, b.last
  418334:	ldr	x8, [sp, #32]
  418338:	ldrh	w9, [x8]
  41833c:	ldr	w10, [sp, #20]
  418340:	cmp	w9, w10
  418344:	cset	w9, le
  418348:	str	w9, [sp, #16]
  41834c:	ldr	w8, [sp, #16]
  418350:	tbnz	w8, #0, 418358 <ferror@plt+0x15868>
  418354:	b	4183e4 <ferror@plt+0x158f4>
  418358:	ldr	x8, [sp, #32]
  41835c:	ldrh	w9, [x8, #2]
  418360:	cmp	w9, #0x35
  418364:	b.eq	41836c <ferror@plt+0x1587c>  // b.none
  418368:	b	418398 <ferror@plt+0x158a8>
  41836c:	ldur	x0, [x29, #-16]
  418370:	ldr	x8, [sp, #32]
  418374:	str	x0, [sp, #8]
  418378:	mov	x0, x8
  41837c:	bl	418074 <ferror@plt+0x15584>
  418380:	ldur	x2, [x29, #-8]
  418384:	ldr	x8, [sp, #8]
  418388:	str	x0, [sp]
  41838c:	mov	x0, x8
  418390:	ldr	x1, [sp]
  418394:	bl	4183f0 <ferror@plt+0x15900>
  418398:	ldr	x8, [sp, #32]
  41839c:	ldrh	w9, [x8]
  4183a0:	add	w9, w9, #0x4
  4183a4:	subs	w9, w9, #0x1
  4183a8:	and	w9, w9, #0xfffffffc
  4183ac:	ldr	w10, [sp, #20]
  4183b0:	subs	w9, w10, w9
  4183b4:	str	w9, [sp, #20]
  4183b8:	ldr	x8, [sp, #32]
  4183bc:	ldr	x11, [sp, #32]
  4183c0:	ldrh	w9, [x11]
  4183c4:	add	w9, w9, #0x4
  4183c8:	subs	w9, w9, #0x1
  4183cc:	and	w9, w9, #0xfffffffc
  4183d0:	mov	w11, w9
  4183d4:	ubfx	x11, x11, #0, #32
  4183d8:	add	x8, x8, x11
  4183dc:	str	x8, [sp, #32]
  4183e0:	b	418304 <ferror@plt+0x15814>
  4183e4:	ldp	x29, x30, [sp, #64]
  4183e8:	add	sp, sp, #0x50
  4183ec:	ret
  4183f0:	sub	sp, sp, #0x40
  4183f4:	stp	x29, x30, [sp, #48]
  4183f8:	add	x29, sp, #0x30
  4183fc:	stur	x0, [x29, #-16]
  418400:	str	x1, [sp, #24]
  418404:	str	x2, [sp, #16]
  418408:	ldr	x0, [sp, #24]
  41840c:	bl	4023e0 <strlen@plt>
  418410:	add	x8, x0, #0x40
  418414:	add	x0, x8, #0x1
  418418:	bl	4025e0 <malloc@plt>
  41841c:	str	x0, [sp, #8]
  418420:	ldr	x8, [sp, #8]
  418424:	cbnz	x8, 418434 <ferror@plt+0x15944>
  418428:	mov	x8, xzr
  41842c:	stur	x8, [x29, #-8]
  418430:	b	418514 <ferror@plt+0x15a24>
  418434:	ldur	x8, [x29, #-16]
  418438:	ldr	w9, [x8, #4]
  41843c:	ldr	x8, [sp, #8]
  418440:	str	w9, [x8, #36]
  418444:	ldr	x8, [sp, #8]
  418448:	add	x0, x8, #0x40
  41844c:	ldr	x1, [sp, #24]
  418450:	bl	402910 <strcpy@plt>
  418454:	ldur	x8, [x29, #-16]
  418458:	ldrh	w9, [x8, #2]
  41845c:	ldr	x8, [sp, #8]
  418460:	strh	w9, [x8, #40]
  418464:	ldur	x8, [x29, #-16]
  418468:	ldr	w9, [x8, #8]
  41846c:	ldr	x8, [sp, #8]
  418470:	str	w9, [x8, #32]
  418474:	ldr	x8, [sp, #16]
  418478:	cbz	x8, 418494 <ferror@plt+0x159a4>
  41847c:	ldr	x8, [sp, #8]
  418480:	add	x0, x8, #0x30
  418484:	ldr	x8, [sp, #16]
  418488:	add	x1, x8, #0x30
  41848c:	bl	418524 <ferror@plt+0x15a34>
  418490:	b	4184d4 <ferror@plt+0x159e4>
  418494:	ldur	x8, [x29, #-16]
  418498:	ldr	w9, [x8, #4]
  41849c:	and	w9, w9, #0x3ff
  4184a0:	str	w9, [sp, #4]
  4184a4:	ldr	x0, [sp, #8]
  4184a8:	ldr	w9, [sp, #4]
  4184ac:	mov	w8, w9
  4184b0:	mov	x10, #0x8                   	// #8
  4184b4:	mul	x8, x10, x8
  4184b8:	adrp	x10, 43c000 <stdin@@GLIBC_2.17+0x3168>
  4184bc:	add	x10, x10, #0x718
  4184c0:	add	x1, x10, x8
  4184c4:	bl	418258 <ferror@plt+0x15768>
  4184c8:	ldr	x8, [sp, #8]
  4184cc:	add	x0, x8, #0x30
  4184d0:	bl	418558 <ferror@plt+0x15a68>
  4184d4:	ldr	x0, [sp, #24]
  4184d8:	bl	4174a8 <ferror@plt+0x149b8>
  4184dc:	and	w8, w0, #0x3ff
  4184e0:	str	w8, [sp, #4]
  4184e4:	ldr	x9, [sp, #8]
  4184e8:	add	x0, x9, #0x10
  4184ec:	ldr	w8, [sp, #4]
  4184f0:	mov	w9, w8
  4184f4:	mov	x10, #0x8                   	// #8
  4184f8:	mul	x9, x10, x9
  4184fc:	adrp	x10, 43e000 <stdin@@GLIBC_2.17+0x5168>
  418500:	add	x10, x10, #0x718
  418504:	add	x1, x10, x9
  418508:	bl	418258 <ferror@plt+0x15768>
  41850c:	ldr	x9, [sp, #8]
  418510:	stur	x9, [x29, #-8]
  418514:	ldur	x0, [x29, #-8]
  418518:	ldp	x29, x30, [sp, #48]
  41851c:	add	sp, sp, #0x40
  418520:	ret
  418524:	sub	sp, sp, #0x20
  418528:	stp	x29, x30, [sp, #16]
  41852c:	add	x29, sp, #0x10
  418530:	str	x0, [sp, #8]
  418534:	str	x1, [sp]
  418538:	ldr	x0, [sp, #8]
  41853c:	ldr	x8, [sp]
  418540:	ldr	x1, [x8, #8]
  418544:	ldr	x2, [sp]
  418548:	bl	418580 <ferror@plt+0x15a90>
  41854c:	ldp	x29, x30, [sp, #16]
  418550:	add	sp, sp, #0x20
  418554:	ret
  418558:	sub	sp, sp, #0x10
  41855c:	str	x0, [sp, #8]
  418560:	ldr	x8, [sp, #8]
  418564:	ldr	x9, [sp, #8]
  418568:	str	x8, [x9]
  41856c:	ldr	x8, [sp, #8]
  418570:	ldr	x9, [sp, #8]
  418574:	str	x8, [x9, #8]
  418578:	add	sp, sp, #0x10
  41857c:	ret
  418580:	sub	sp, sp, #0x20
  418584:	str	x0, [sp, #24]
  418588:	str	x1, [sp, #16]
  41858c:	str	x2, [sp, #8]
  418590:	ldr	x8, [sp, #24]
  418594:	ldr	x9, [sp, #8]
  418598:	str	x8, [x9, #8]
  41859c:	ldr	x8, [sp, #8]
  4185a0:	ldr	x9, [sp, #24]
  4185a4:	str	x8, [x9]
  4185a8:	ldr	x8, [sp, #16]
  4185ac:	ldr	x9, [sp, #24]
  4185b0:	str	x8, [x9, #8]
  4185b4:	ldr	x8, [sp, #24]
  4185b8:	ldr	x9, [sp, #16]
  4185bc:	str	x8, [x9]
  4185c0:	add	sp, sp, #0x20
  4185c4:	ret
  4185c8:	sub	sp, sp, #0x40
  4185cc:	stp	x29, x30, [sp, #48]
  4185d0:	add	x29, sp, #0x30
  4185d4:	sturh	w0, [x29, #-10]
  4185d8:	str	x1, [sp, #24]
  4185dc:	str	w2, [sp, #20]
  4185e0:	ldurh	w0, [x29, #-10]
  4185e4:	bl	4025d0 <ntohs@plt>
  4185e8:	sturh	w0, [x29, #-10]
  4185ec:	str	wzr, [sp, #16]
  4185f0:	adrp	x8, 434000 <ferror@plt+0x31510>
  4185f4:	ldr	x8, [x8, #4008]
  4185f8:	ldr	w9, [x8]
  4185fc:	mov	w10, #0x0                   	// #0
  418600:	str	w10, [sp, #12]
  418604:	cbnz	w9, 418618 <ferror@plt+0x15b28>
  418608:	ldrsw	x8, [sp, #16]
  41860c:	cmp	x8, #0x33
  418610:	cset	w9, cc  // cc = lo, ul, last
  418614:	str	w9, [sp, #12]
  418618:	ldr	w8, [sp, #12]
  41861c:	tbnz	w8, #0, 418624 <ferror@plt+0x15b34>
  418620:	b	41867c <ferror@plt+0x15b8c>
  418624:	ldrsw	x8, [sp, #16]
  418628:	mov	x9, #0x10                  	// #16
  41862c:	mul	x8, x9, x8
  418630:	adrp	x9, 434000 <ferror@plt+0x31510>
  418634:	add	x9, x9, #0x9e8
  418638:	ldr	w10, [x9, x8]
  41863c:	ldurh	w11, [x29, #-10]
  418640:	cmp	w10, w11
  418644:	b.ne	41866c <ferror@plt+0x15b7c>  // b.any
  418648:	ldrsw	x8, [sp, #16]
  41864c:	mov	x9, #0x10                  	// #16
  418650:	mul	x8, x9, x8
  418654:	adrp	x9, 434000 <ferror@plt+0x31510>
  418658:	add	x9, x9, #0x9e8
  41865c:	add	x8, x9, x8
  418660:	ldr	x8, [x8, #8]
  418664:	stur	x8, [x29, #-8]
  418668:	b	41869c <ferror@plt+0x15bac>
  41866c:	ldr	w8, [sp, #16]
  418670:	add	w8, w8, #0x1
  418674:	str	w8, [sp, #16]
  418678:	b	4185f0 <ferror@plt+0x15b00>
  41867c:	ldr	x0, [sp, #24]
  418680:	ldrsw	x1, [sp, #20]
  418684:	ldurh	w3, [x29, #-10]
  418688:	adrp	x2, 423000 <ferror@plt+0x20510>
  41868c:	add	x2, x2, #0xd59
  418690:	bl	402560 <snprintf@plt>
  418694:	ldr	x8, [sp, #24]
  418698:	stur	x8, [x29, #-8]
  41869c:	ldur	x0, [x29, #-8]
  4186a0:	ldp	x29, x30, [sp, #48]
  4186a4:	add	sp, sp, #0x40
  4186a8:	ret
  4186ac:	sub	sp, sp, #0x30
  4186b0:	stp	x29, x30, [sp, #32]
  4186b4:	add	x29, sp, #0x20
  4186b8:	str	x0, [sp, #16]
  4186bc:	str	x1, [sp, #8]
  4186c0:	str	wzr, [sp, #4]
  4186c4:	ldrsw	x8, [sp, #4]
  4186c8:	cmp	x8, #0x33
  4186cc:	b.cs	418738 <ferror@plt+0x15c48>  // b.hs, b.nlast
  4186d0:	ldrsw	x8, [sp, #4]
  4186d4:	mov	x9, #0x10                  	// #16
  4186d8:	mul	x8, x9, x8
  4186dc:	adrp	x9, 434000 <ferror@plt+0x31510>
  4186e0:	add	x9, x9, #0x9e8
  4186e4:	add	x8, x9, x8
  4186e8:	ldr	x0, [x8, #8]
  4186ec:	ldr	x1, [sp, #8]
  4186f0:	bl	4026b0 <strcasecmp@plt>
  4186f4:	cbnz	w0, 418728 <ferror@plt+0x15c38>
  4186f8:	ldrsw	x8, [sp, #4]
  4186fc:	mov	x9, #0x10                  	// #16
  418700:	mul	x8, x9, x8
  418704:	adrp	x9, 434000 <ferror@plt+0x31510>
  418708:	add	x9, x9, #0x9e8
  41870c:	ldr	w10, [x9, x8]
  418710:	mov	w0, w10
  418714:	bl	4026d0 <htons@plt>
  418718:	ldr	x8, [sp, #16]
  41871c:	strh	w0, [x8]
  418720:	stur	wzr, [x29, #-4]
  418724:	b	418760 <ferror@plt+0x15c70>
  418728:	ldr	w8, [sp, #4]
  41872c:	add	w8, w8, #0x1
  418730:	str	w8, [sp, #4]
  418734:	b	4186c4 <ferror@plt+0x15bd4>
  418738:	ldr	x0, [sp, #16]
  41873c:	ldr	x1, [sp, #8]
  418740:	mov	w8, wzr
  418744:	mov	w2, w8
  418748:	bl	4125c4 <ferror@plt+0xfad4>
  41874c:	cbz	w0, 41875c <ferror@plt+0x15c6c>
  418750:	mov	w8, #0xffffffff            	// #-1
  418754:	stur	w8, [x29, #-4]
  418758:	b	418760 <ferror@plt+0x15c70>
  41875c:	stur	wzr, [x29, #-4]
  418760:	ldur	w0, [x29, #-4]
  418764:	ldp	x29, x30, [sp, #32]
  418768:	add	sp, sp, #0x30
  41876c:	ret
  418770:	sub	sp, sp, #0x40
  418774:	stp	x29, x30, [sp, #48]
  418778:	add	x29, sp, #0x30
  41877c:	stur	x0, [x29, #-16]
  418780:	stur	w1, [x29, #-20]
  418784:	str	w2, [sp, #24]
  418788:	str	x3, [sp, #16]
  41878c:	str	w4, [sp, #12]
  418790:	ldur	w8, [x29, #-20]
  418794:	cmp	w8, #0x4
  418798:	b.ne	4187dc <ferror@plt+0x15cec>  // b.any
  41879c:	ldr	w8, [sp, #24]
  4187a0:	cmp	w8, #0x300
  4187a4:	b.eq	4187c0 <ferror@plt+0x15cd0>  // b.none
  4187a8:	ldr	w8, [sp, #24]
  4187ac:	cmp	w8, #0x308
  4187b0:	b.eq	4187c0 <ferror@plt+0x15cd0>  // b.none
  4187b4:	ldr	w8, [sp, #24]
  4187b8:	cmp	w8, #0x30a
  4187bc:	b.ne	4187dc <ferror@plt+0x15cec>  // b.any
  4187c0:	ldur	x1, [x29, #-16]
  4187c4:	ldr	x2, [sp, #16]
  4187c8:	ldr	w3, [sp, #12]
  4187cc:	mov	w0, #0x2                   	// #2
  4187d0:	bl	402ad0 <inet_ntop@plt>
  4187d4:	stur	x0, [x29, #-8]
  4187d8:	b	4188dc <ferror@plt+0x15dec>
  4187dc:	ldur	w8, [x29, #-20]
  4187e0:	cmp	w8, #0x10
  4187e4:	b.ne	41881c <ferror@plt+0x15d2c>  // b.any
  4187e8:	ldr	w8, [sp, #24]
  4187ec:	cmp	w8, #0x301
  4187f0:	b.eq	418800 <ferror@plt+0x15d10>  // b.none
  4187f4:	ldr	w8, [sp, #24]
  4187f8:	cmp	w8, #0x337
  4187fc:	b.ne	41881c <ferror@plt+0x15d2c>  // b.any
  418800:	ldur	x1, [x29, #-16]
  418804:	ldr	x2, [sp, #16]
  418808:	ldr	w3, [sp, #12]
  41880c:	mov	w0, #0xa                   	// #10
  418810:	bl	402ad0 <inet_ntop@plt>
  418814:	stur	x0, [x29, #-8]
  418818:	b	4188dc <ferror@plt+0x15dec>
  41881c:	ldr	x0, [sp, #16]
  418820:	ldrsw	x1, [sp, #12]
  418824:	ldur	x8, [x29, #-16]
  418828:	ldrb	w3, [x8]
  41882c:	adrp	x2, 423000 <ferror@plt+0x20510>
  418830:	add	x2, x2, #0xe59
  418834:	bl	402560 <snprintf@plt>
  418838:	mov	w9, #0x1                   	// #1
  41883c:	str	w9, [sp, #8]
  418840:	mov	w9, #0x2                   	// #2
  418844:	str	w9, [sp, #4]
  418848:	ldr	w8, [sp, #8]
  41884c:	ldur	w9, [x29, #-20]
  418850:	mov	w10, #0x0                   	// #0
  418854:	cmp	w8, w9
  418858:	str	w10, [sp]
  41885c:	b.ge	418874 <ferror@plt+0x15d84>  // b.tcont
  418860:	ldr	w8, [sp, #4]
  418864:	ldr	w9, [sp, #12]
  418868:	cmp	w8, w9
  41886c:	cset	w8, lt  // lt = tstop
  418870:	str	w8, [sp]
  418874:	ldr	w8, [sp]
  418878:	tbnz	w8, #0, 418880 <ferror@plt+0x15d90>
  41887c:	b	4188d4 <ferror@plt+0x15de4>
  418880:	ldr	x8, [sp, #16]
  418884:	ldrsw	x9, [sp, #4]
  418888:	add	x0, x8, x9
  41888c:	ldr	w10, [sp, #12]
  418890:	ldr	w11, [sp, #4]
  418894:	subs	w10, w10, w11
  418898:	mov	w1, w10
  41889c:	sxtw	x1, w1
  4188a0:	ldur	x8, [x29, #-16]
  4188a4:	ldrsw	x9, [sp, #8]
  4188a8:	ldrb	w3, [x8, x9]
  4188ac:	adrp	x2, 423000 <ferror@plt+0x20510>
  4188b0:	add	x2, x2, #0xe58
  4188b4:	bl	402560 <snprintf@plt>
  4188b8:	ldr	w8, [sp, #8]
  4188bc:	add	w8, w8, #0x1
  4188c0:	str	w8, [sp, #8]
  4188c4:	ldr	w8, [sp, #4]
  4188c8:	add	w8, w8, #0x3
  4188cc:	str	w8, [sp, #4]
  4188d0:	b	418848 <ferror@plt+0x15d58>
  4188d4:	ldr	x8, [sp, #16]
  4188d8:	stur	x8, [x29, #-8]
  4188dc:	ldur	x0, [x29, #-8]
  4188e0:	ldp	x29, x30, [sp, #48]
  4188e4:	add	sp, sp, #0x40
  4188e8:	ret
  4188ec:	sub	sp, sp, #0x170
  4188f0:	stp	x29, x30, [sp, #336]
  4188f4:	str	x28, [sp, #352]
  4188f8:	add	x29, sp, #0x150
  4188fc:	mov	w8, #0x2e                  	// #46
  418900:	adrp	x9, 434000 <ferror@plt+0x31510>
  418904:	ldr	x9, [x9, #3984]
  418908:	adrp	x10, 423000 <ferror@plt+0x20510>
  41890c:	add	x10, x10, #0xe5e
  418910:	stur	x0, [x29, #-16]
  418914:	stur	w1, [x29, #-20]
  418918:	stur	x2, [x29, #-32]
  41891c:	ldur	x0, [x29, #-32]
  418920:	mov	w1, w8
  418924:	str	x9, [sp, #16]
  418928:	str	x10, [sp, #8]
  41892c:	bl	4028a0 <strchr@plt>
  418930:	cbz	x0, 418998 <ferror@plt+0x15ea8>
  418934:	ldur	x1, [x29, #-32]
  418938:	add	x0, sp, #0x28
  41893c:	mov	w2, #0x2                   	// #2
  418940:	bl	412728 <ferror@plt+0xfc38>
  418944:	cbz	w0, 418968 <ferror@plt+0x15e78>
  418948:	ldr	x8, [sp, #16]
  41894c:	ldr	x0, [x8]
  418950:	ldur	x2, [x29, #-32]
  418954:	ldr	x1, [sp, #8]
  418958:	bl	402ab0 <fprintf@plt>
  41895c:	mov	w9, #0xffffffff            	// #-1
  418960:	stur	w9, [x29, #-4]
  418964:	b	418a98 <ferror@plt+0x15fa8>
  418968:	ldur	w8, [x29, #-20]
  41896c:	cmp	w8, #0x4
  418970:	b.ge	418980 <ferror@plt+0x15e90>  // b.tcont
  418974:	mov	w8, #0xffffffff            	// #-1
  418978:	stur	w8, [x29, #-4]
  41897c:	b	418a98 <ferror@plt+0x15fa8>
  418980:	ldur	x8, [x29, #-16]
  418984:	ldr	w9, [sp, #48]
  418988:	str	w9, [x8]
  41898c:	mov	w9, #0x4                   	// #4
  418990:	stur	w9, [x29, #-4]
  418994:	b	418a98 <ferror@plt+0x15fa8>
  418998:	str	wzr, [sp, #36]
  41899c:	ldr	w8, [sp, #36]
  4189a0:	ldur	w9, [x29, #-20]
  4189a4:	cmp	w8, w9
  4189a8:	b.ge	418a8c <ferror@plt+0x15f9c>  // b.tcont
  4189ac:	ldur	x0, [x29, #-32]
  4189b0:	mov	w1, #0x3a                  	// #58
  4189b4:	bl	4028a0 <strchr@plt>
  4189b8:	str	x0, [sp, #24]
  4189bc:	ldr	x8, [sp, #24]
  4189c0:	cbz	x8, 4189dc <ferror@plt+0x15eec>
  4189c4:	ldr	x8, [sp, #24]
  4189c8:	mov	w9, #0x0                   	// #0
  4189cc:	strb	w9, [x8]
  4189d0:	ldr	x8, [sp, #24]
  4189d4:	add	x8, x8, #0x1
  4189d8:	str	x8, [sp, #24]
  4189dc:	ldur	x0, [x29, #-32]
  4189e0:	adrp	x1, 422000 <ferror@plt+0x1f510>
  4189e4:	add	x1, x1, #0x652
  4189e8:	add	x2, sp, #0x20
  4189ec:	bl	4029f0 <__isoc99_sscanf@plt>
  4189f0:	cmp	w0, #0x1
  4189f4:	b.eq	418a18 <ferror@plt+0x15f28>  // b.none
  4189f8:	ldr	x8, [sp, #16]
  4189fc:	ldr	x0, [x8]
  418a00:	ldur	x2, [x29, #-32]
  418a04:	ldr	x1, [sp, #8]
  418a08:	bl	402ab0 <fprintf@plt>
  418a0c:	mov	w9, #0xffffffff            	// #-1
  418a10:	stur	w9, [x29, #-4]
  418a14:	b	418a98 <ferror@plt+0x15fa8>
  418a18:	ldr	w8, [sp, #32]
  418a1c:	cmp	w8, #0x0
  418a20:	cset	w8, lt  // lt = tstop
  418a24:	tbnz	w8, #0, 418a34 <ferror@plt+0x15f44>
  418a28:	ldr	w8, [sp, #32]
  418a2c:	cmp	w8, #0xff
  418a30:	b.le	418a54 <ferror@plt+0x15f64>
  418a34:	ldr	x8, [sp, #16]
  418a38:	ldr	x0, [x8]
  418a3c:	ldur	x2, [x29, #-32]
  418a40:	ldr	x1, [sp, #8]
  418a44:	bl	402ab0 <fprintf@plt>
  418a48:	mov	w9, #0xffffffff            	// #-1
  418a4c:	stur	w9, [x29, #-4]
  418a50:	b	418a98 <ferror@plt+0x15fa8>
  418a54:	ldr	w8, [sp, #32]
  418a58:	ldur	x9, [x29, #-16]
  418a5c:	ldrsw	x10, [sp, #36]
  418a60:	add	x9, x9, x10
  418a64:	strb	w8, [x9]
  418a68:	ldr	x9, [sp, #24]
  418a6c:	cbnz	x9, 418a74 <ferror@plt+0x15f84>
  418a70:	b	418a8c <ferror@plt+0x15f9c>
  418a74:	ldr	x8, [sp, #24]
  418a78:	stur	x8, [x29, #-32]
  418a7c:	ldr	w8, [sp, #36]
  418a80:	add	w8, w8, #0x1
  418a84:	str	w8, [sp, #36]
  418a88:	b	41899c <ferror@plt+0x15eac>
  418a8c:	ldr	w8, [sp, #36]
  418a90:	add	w8, w8, #0x1
  418a94:	stur	w8, [x29, #-4]
  418a98:	ldur	w0, [x29, #-4]
  418a9c:	ldr	x28, [sp, #352]
  418aa0:	ldp	x29, x30, [sp, #336]
  418aa4:	add	sp, sp, #0x170
  418aa8:	ret
  418aac:	sub	sp, sp, #0x50
  418ab0:	stp	x29, x30, [sp, #64]
  418ab4:	add	x29, sp, #0x40
  418ab8:	adrp	x8, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  418abc:	add	x8, x8, #0xe30
  418ac0:	adrp	x9, 440000 <stdin@@GLIBC_2.17+0x7168>
  418ac4:	add	x9, x9, #0x718
  418ac8:	stur	w0, [x29, #-12]
  418acc:	stur	x1, [x29, #-24]
  418ad0:	stur	w2, [x29, #-28]
  418ad4:	ldur	w10, [x29, #-12]
  418ad8:	ldr	w11, [x8]
  418adc:	cmp	w10, w11
  418ae0:	str	x8, [sp, #16]
  418ae4:	str	x9, [sp, #8]
  418ae8:	b.ne	418afc <ferror@plt+0x1600c>  // b.any
  418aec:	ldr	x8, [sp, #8]
  418af0:	ldr	x9, [x8]
  418af4:	stur	x9, [x29, #-8]
  418af8:	b	418ba0 <ferror@plt+0x160b0>
  418afc:	ldur	w0, [x29, #-12]
  418b00:	bl	402920 <getprotobynumber@plt>
  418b04:	str	x0, [sp, #24]
  418b08:	ldr	x8, [sp, #24]
  418b0c:	cbz	x8, 418b80 <ferror@plt+0x16090>
  418b10:	adrp	x8, 434000 <ferror@plt+0x31510>
  418b14:	ldr	x8, [x8, #4008]
  418b18:	ldr	w9, [x8]
  418b1c:	cbnz	w9, 418b80 <ferror@plt+0x16090>
  418b20:	ldr	x8, [sp, #16]
  418b24:	ldr	w9, [x8]
  418b28:	mov	w10, #0xffffffff            	// #-1
  418b2c:	cmp	w9, w10
  418b30:	b.eq	418b40 <ferror@plt+0x16050>  // b.none
  418b34:	ldr	x8, [sp, #8]
  418b38:	ldr	x0, [x8]
  418b3c:	bl	402850 <free@plt>
  418b40:	ldur	w8, [x29, #-12]
  418b44:	ldr	x9, [sp, #16]
  418b48:	str	w8, [x9]
  418b4c:	ldr	x10, [sp, #24]
  418b50:	ldr	x0, [x10]
  418b54:	bl	4026f0 <strdup@plt>
  418b58:	ldr	x9, [sp, #8]
  418b5c:	str	x0, [x9]
  418b60:	ldur	x0, [x29, #-24]
  418b64:	ldr	x10, [sp, #24]
  418b68:	ldr	x1, [x10]
  418b6c:	ldursw	x2, [x29, #-28]
  418b70:	bl	4151c0 <ferror@plt+0x126d0>
  418b74:	ldur	x9, [x29, #-24]
  418b78:	stur	x9, [x29, #-8]
  418b7c:	b	418ba0 <ferror@plt+0x160b0>
  418b80:	ldur	x0, [x29, #-24]
  418b84:	ldursw	x1, [x29, #-28]
  418b88:	ldur	w3, [x29, #-12]
  418b8c:	adrp	x2, 423000 <ferror@plt+0x20510>
  418b90:	add	x2, x2, #0xe77
  418b94:	bl	402560 <snprintf@plt>
  418b98:	ldur	x8, [x29, #-24]
  418b9c:	stur	x8, [x29, #-8]
  418ba0:	ldur	x0, [x29, #-8]
  418ba4:	ldp	x29, x30, [sp, #64]
  418ba8:	add	sp, sp, #0x50
  418bac:	ret
  418bb0:	sub	sp, sp, #0x40
  418bb4:	stp	x29, x30, [sp, #48]
  418bb8:	add	x29, sp, #0x30
  418bbc:	adrp	x8, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  418bc0:	add	x8, x8, #0xe34
  418bc4:	mov	w9, #0xffffffff            	// #-1
  418bc8:	adrp	x10, 440000 <stdin@@GLIBC_2.17+0x7168>
  418bcc:	add	x10, x10, #0x720
  418bd0:	stur	x0, [x29, #-16]
  418bd4:	ldr	w11, [x8]
  418bd8:	cmp	w11, w9
  418bdc:	str	x8, [sp, #8]
  418be0:	str	x10, [sp]
  418be4:	b.eq	418c0c <ferror@plt+0x1611c>  // b.none
  418be8:	ldr	x8, [sp]
  418bec:	ldr	x0, [x8]
  418bf0:	ldur	x1, [x29, #-16]
  418bf4:	bl	4027d0 <strcmp@plt>
  418bf8:	cbnz	w0, 418c0c <ferror@plt+0x1611c>
  418bfc:	ldr	x8, [sp, #8]
  418c00:	ldr	w9, [x8]
  418c04:	stur	w9, [x29, #-4]
  418c08:	b	418c9c <ferror@plt+0x161ac>
  418c0c:	ldur	x1, [x29, #-16]
  418c10:	add	x0, sp, #0x17
  418c14:	mov	w2, #0xa                   	// #10
  418c18:	bl	4121b8 <ferror@plt+0xf6c8>
  418c1c:	cbnz	w0, 418c2c <ferror@plt+0x1613c>
  418c20:	ldrb	w8, [sp, #23]
  418c24:	stur	w8, [x29, #-4]
  418c28:	b	418c9c <ferror@plt+0x161ac>
  418c2c:	ldur	x0, [x29, #-16]
  418c30:	bl	402540 <getprotobyname@plt>
  418c34:	str	x0, [sp, #24]
  418c38:	ldr	x8, [sp, #24]
  418c3c:	cbz	x8, 418c94 <ferror@plt+0x161a4>
  418c40:	ldr	x8, [sp, #8]
  418c44:	ldr	w9, [x8]
  418c48:	mov	w10, #0xffffffff            	// #-1
  418c4c:	cmp	w9, w10
  418c50:	b.eq	418c60 <ferror@plt+0x16170>  // b.none
  418c54:	ldr	x8, [sp]
  418c58:	ldr	x0, [x8]
  418c5c:	bl	402850 <free@plt>
  418c60:	ldr	x8, [sp, #24]
  418c64:	ldr	w9, [x8, #16]
  418c68:	ldr	x8, [sp, #8]
  418c6c:	str	w9, [x8]
  418c70:	ldr	x10, [sp, #24]
  418c74:	ldr	x0, [x10]
  418c78:	bl	4026f0 <strdup@plt>
  418c7c:	ldr	x8, [sp]
  418c80:	str	x0, [x8]
  418c84:	ldr	x10, [sp, #24]
  418c88:	ldr	w9, [x10, #16]
  418c8c:	stur	w9, [x29, #-4]
  418c90:	b	418c9c <ferror@plt+0x161ac>
  418c94:	mov	w8, #0xffffffff            	// #-1
  418c98:	stur	w8, [x29, #-4]
  418c9c:	ldur	w0, [x29, #-4]
  418ca0:	ldp	x29, x30, [sp, #48]
  418ca4:	add	sp, sp, #0x40
  418ca8:	ret
  418cac:	stp	x29, x30, [sp, #-32]!
  418cb0:	str	x28, [sp, #16]
  418cb4:	mov	x29, sp
  418cb8:	sub	sp, sp, #0x1, lsl #12
  418cbc:	sub	sp, sp, #0x110
  418cc0:	mov	x1, #0x1000                	// #4096
  418cc4:	adrp	x2, 423000 <ferror@plt+0x20510>
  418cc8:	add	x2, x2, #0x668
  418ccc:	adrp	x3, 423000 <ferror@plt+0x20510>
  418cd0:	add	x3, x3, #0xe82
  418cd4:	mov	w8, #0x80000               	// #524288
  418cd8:	adrp	x9, 423000 <ferror@plt+0x20510>
  418cdc:	add	x9, x9, #0xf20
  418ce0:	adrp	x10, 434000 <ferror@plt+0x31510>
  418ce4:	ldr	x10, [x10, #3984]
  418ce8:	add	x11, sp, #0x100
  418cec:	stur	x0, [x29, #-16]
  418cf0:	str	xzr, [sp, #240]
  418cf4:	ldur	x4, [x29, #-16]
  418cf8:	mov	x0, x11
  418cfc:	str	w8, [sp, #124]
  418d00:	str	x9, [sp, #112]
  418d04:	str	x10, [sp, #104]
  418d08:	str	x11, [sp, #96]
  418d0c:	bl	402560 <snprintf@plt>
  418d10:	ldr	x9, [sp, #96]
  418d14:	mov	x0, x9
  418d18:	ldr	w1, [sp, #124]
  418d1c:	bl	402980 <open64@plt>
  418d20:	str	w0, [sp, #252]
  418d24:	ldr	w8, [sp, #252]
  418d28:	cmp	w8, #0x0
  418d2c:	cset	w8, ge  // ge = tcont
  418d30:	tbnz	w8, #0, 418d80 <ferror@plt+0x16290>
  418d34:	ldr	x8, [sp, #104]
  418d38:	ldr	x0, [x8]
  418d3c:	ldur	x2, [x29, #-16]
  418d40:	str	x0, [sp, #88]
  418d44:	str	x2, [sp, #80]
  418d48:	bl	402a70 <__errno_location@plt>
  418d4c:	ldr	w0, [x0]
  418d50:	bl	402710 <strerror@plt>
  418d54:	ldr	x8, [sp, #88]
  418d58:	str	x0, [sp, #72]
  418d5c:	mov	x0, x8
  418d60:	adrp	x1, 423000 <ferror@plt+0x20510>
  418d64:	add	x1, x1, #0xe91
  418d68:	ldr	x2, [sp, #80]
  418d6c:	ldr	x3, [sp, #72]
  418d70:	bl	402ab0 <fprintf@plt>
  418d74:	mov	w9, #0xffffffff            	// #-1
  418d78:	stur	w9, [x29, #-4]
  418d7c:	b	418f74 <ferror@plt+0x16484>
  418d80:	ldr	w0, [sp, #252]
  418d84:	mov	w1, #0x40000000            	// #1073741824
  418d88:	bl	402940 <setns@plt>
  418d8c:	cmp	w0, #0x0
  418d90:	cset	w8, ge  // ge = tcont
  418d94:	tbnz	w8, #0, 418df0 <ferror@plt+0x16300>
  418d98:	ldr	x8, [sp, #104]
  418d9c:	ldr	x0, [x8]
  418da0:	ldur	x2, [x29, #-16]
  418da4:	str	x0, [sp, #64]
  418da8:	str	x2, [sp, #56]
  418dac:	bl	402a70 <__errno_location@plt>
  418db0:	ldr	w0, [x0]
  418db4:	bl	402710 <strerror@plt>
  418db8:	ldr	x8, [sp, #64]
  418dbc:	str	x0, [sp, #48]
  418dc0:	mov	x0, x8
  418dc4:	adrp	x1, 423000 <ferror@plt+0x20510>
  418dc8:	add	x1, x1, #0xeb9
  418dcc:	ldr	x2, [sp, #56]
  418dd0:	ldr	x3, [sp, #48]
  418dd4:	bl	402ab0 <fprintf@plt>
  418dd8:	ldr	w9, [sp, #252]
  418ddc:	mov	w0, w9
  418de0:	bl	402720 <close@plt>
  418de4:	mov	w9, #0xffffffff            	// #-1
  418de8:	stur	w9, [x29, #-4]
  418dec:	b	418f74 <ferror@plt+0x16484>
  418df0:	ldr	w0, [sp, #252]
  418df4:	bl	402720 <close@plt>
  418df8:	mov	w8, #0x20000               	// #131072
  418dfc:	mov	w0, w8
  418e00:	bl	402550 <unshare@plt>
  418e04:	cmp	w0, #0x0
  418e08:	cset	w8, ge  // ge = tcont
  418e0c:	tbnz	w8, #0, 418e50 <ferror@plt+0x16360>
  418e10:	ldr	x8, [sp, #104]
  418e14:	ldr	x0, [x8]
  418e18:	str	x0, [sp, #40]
  418e1c:	bl	402a70 <__errno_location@plt>
  418e20:	ldr	w0, [x0]
  418e24:	bl	402710 <strerror@plt>
  418e28:	ldr	x8, [sp, #40]
  418e2c:	str	x0, [sp, #32]
  418e30:	mov	x0, x8
  418e34:	adrp	x1, 423000 <ferror@plt+0x20510>
  418e38:	add	x1, x1, #0xee8
  418e3c:	ldr	x2, [sp, #32]
  418e40:	bl	402ab0 <fprintf@plt>
  418e44:	mov	w9, #0xffffffff            	// #-1
  418e48:	stur	w9, [x29, #-4]
  418e4c:	b	418f74 <ferror@plt+0x16484>
  418e50:	adrp	x0, 422000 <ferror@plt+0x1f510>
  418e54:	add	x0, x0, #0x3e7
  418e58:	adrp	x1, 421000 <ferror@plt+0x1e510>
  418e5c:	add	x1, x1, #0x484
  418e60:	adrp	x2, 422000 <ferror@plt+0x1f510>
  418e64:	add	x2, x2, #0xb20
  418e68:	mov	x3, #0x4000                	// #16384
  418e6c:	movk	x3, #0x8, lsl #16
  418e70:	mov	x8, xzr
  418e74:	mov	x4, x8
  418e78:	bl	402410 <mount@plt>
  418e7c:	cbz	w0, 418ec0 <ferror@plt+0x163d0>
  418e80:	ldr	x8, [sp, #104]
  418e84:	ldr	x0, [x8]
  418e88:	str	x0, [sp, #24]
  418e8c:	bl	402a70 <__errno_location@plt>
  418e90:	ldr	w0, [x0]
  418e94:	bl	402710 <strerror@plt>
  418e98:	ldr	x8, [sp, #24]
  418e9c:	str	x0, [sp, #16]
  418ea0:	mov	x0, x8
  418ea4:	adrp	x1, 423000 <ferror@plt+0x20510>
  418ea8:	add	x1, x1, #0xefc
  418eac:	ldr	x2, [sp, #16]
  418eb0:	bl	402ab0 <fprintf@plt>
  418eb4:	mov	w9, #0xffffffff            	// #-1
  418eb8:	stur	w9, [x29, #-4]
  418ebc:	b	418f74 <ferror@plt+0x16484>
  418ec0:	ldr	x0, [sp, #112]
  418ec4:	mov	w1, #0x2                   	// #2
  418ec8:	bl	402570 <umount2@plt>
  418ecc:	cmp	w0, #0x0
  418ed0:	cset	w8, ge  // ge = tcont
  418ed4:	tbnz	w8, #0, 418efc <ferror@plt+0x1640c>
  418ed8:	ldr	x0, [sp, #112]
  418edc:	add	x1, sp, #0x80
  418ee0:	bl	402840 <statvfs64@plt>
  418ee4:	cbnz	w0, 418efc <ferror@plt+0x1640c>
  418ee8:	ldr	x8, [sp, #200]
  418eec:	and	x8, x8, #0x1
  418ef0:	cbz	x8, 418efc <ferror@plt+0x1640c>
  418ef4:	mov	x8, #0x1                   	// #1
  418ef8:	str	x8, [sp, #240]
  418efc:	ldur	x0, [x29, #-16]
  418f00:	ldr	x3, [sp, #240]
  418f04:	ldr	x1, [sp, #112]
  418f08:	adrp	x2, 423000 <ferror@plt+0x20510>
  418f0c:	add	x2, x2, #0xf25
  418f10:	mov	x8, xzr
  418f14:	mov	x4, x8
  418f18:	bl	402410 <mount@plt>
  418f1c:	cmp	w0, #0x0
  418f20:	cset	w9, ge  // ge = tcont
  418f24:	tbnz	w9, #0, 418f68 <ferror@plt+0x16478>
  418f28:	ldr	x8, [sp, #104]
  418f2c:	ldr	x0, [x8]
  418f30:	str	x0, [sp, #8]
  418f34:	bl	402a70 <__errno_location@plt>
  418f38:	ldr	w0, [x0]
  418f3c:	bl	402710 <strerror@plt>
  418f40:	ldr	x8, [sp, #8]
  418f44:	str	x0, [sp]
  418f48:	mov	x0, x8
  418f4c:	adrp	x1, 423000 <ferror@plt+0x20510>
  418f50:	add	x1, x1, #0xf2b
  418f54:	ldr	x2, [sp]
  418f58:	bl	402ab0 <fprintf@plt>
  418f5c:	mov	w9, #0xffffffff            	// #-1
  418f60:	stur	w9, [x29, #-4]
  418f64:	b	418f74 <ferror@plt+0x16484>
  418f68:	ldur	x0, [x29, #-16]
  418f6c:	bl	418f8c <ferror@plt+0x1649c>
  418f70:	stur	wzr, [x29, #-4]
  418f74:	ldur	w0, [x29, #-4]
  418f78:	add	sp, sp, #0x1, lsl #12
  418f7c:	add	sp, sp, #0x110
  418f80:	ldr	x28, [sp, #16]
  418f84:	ldp	x29, x30, [sp], #32
  418f88:	ret
  418f8c:	stp	x29, x30, [sp, #-32]!
  418f90:	str	x28, [sp, #16]
  418f94:	mov	x29, sp
  418f98:	sub	sp, sp, #0x2, lsl #12
  418f9c:	sub	sp, sp, #0x160
  418fa0:	stur	x0, [x29, #-8]
  418fa4:	ldur	x0, [x29, #-8]
  418fa8:	bl	4023e0 <strlen@plt>
  418fac:	cmp	x0, #0xff
  418fb0:	b.cc	418fb8 <ferror@plt+0x164c8>  // b.lo, b.ul, b.last
  418fb4:	b	419124 <ferror@plt+0x16634>
  418fb8:	ldur	x4, [x29, #-8]
  418fbc:	add	x8, sp, #0x2, lsl #12
  418fc0:	add	x8, x8, #0x4e
  418fc4:	mov	x0, x8
  418fc8:	mov	x1, #0x10a                 	// #266
  418fcc:	adrp	x2, 423000 <ferror@plt+0x20510>
  418fd0:	add	x2, x2, #0x668
  418fd4:	adrp	x3, 423000 <ferror@plt+0x20510>
  418fd8:	add	x3, x3, #0xf48
  418fdc:	str	x8, [sp, #48]
  418fe0:	bl	402560 <snprintf@plt>
  418fe4:	ldr	x8, [sp, #48]
  418fe8:	mov	x0, x8
  418fec:	bl	402520 <opendir@plt>
  418ff0:	str	x0, [sp, #56]
  418ff4:	ldr	x8, [sp, #56]
  418ff8:	cbnz	x8, 419000 <ferror@plt+0x16510>
  418ffc:	b	419124 <ferror@plt+0x16634>
  419000:	ldr	x0, [sp, #56]
  419004:	bl	402870 <readdir64@plt>
  419008:	str	x0, [sp, #64]
  41900c:	cbz	x0, 41911c <ferror@plt+0x1662c>
  419010:	ldr	x8, [sp, #64]
  419014:	add	x0, x8, #0x13
  419018:	adrp	x1, 423000 <ferror@plt+0x20510>
  41901c:	add	x1, x1, #0xf46
  419020:	bl	4027d0 <strcmp@plt>
  419024:	cbnz	w0, 41902c <ferror@plt+0x1653c>
  419028:	b	419000 <ferror@plt+0x16510>
  41902c:	ldr	x8, [sp, #64]
  419030:	add	x0, x8, #0x13
  419034:	adrp	x1, 423000 <ferror@plt+0x20510>
  419038:	add	x1, x1, #0xf45
  41903c:	bl	4027d0 <strcmp@plt>
  419040:	cbnz	w0, 419048 <ferror@plt+0x16558>
  419044:	b	419000 <ferror@plt+0x16510>
  419048:	ldr	x8, [sp, #64]
  41904c:	add	x4, x8, #0x13
  419050:	add	x8, sp, #0x1, lsl #12
  419054:	add	x8, x8, #0x4e
  419058:	mov	x0, x8
  41905c:	mov	x9, #0x1000                	// #4096
  419060:	mov	x1, x9
  419064:	adrp	x2, 423000 <ferror@plt+0x20510>
  419068:	add	x2, x2, #0x668
  41906c:	add	x3, sp, #0x2, lsl #12
  419070:	add	x3, x3, #0x4e
  419074:	str	x8, [sp, #40]
  419078:	str	x9, [sp, #32]
  41907c:	bl	402560 <snprintf@plt>
  419080:	ldr	x8, [sp, #64]
  419084:	add	x3, x8, #0x13
  419088:	add	x8, sp, #0x4e
  41908c:	mov	x0, x8
  419090:	ldr	x1, [sp, #32]
  419094:	adrp	x2, 423000 <ferror@plt+0x20510>
  419098:	add	x2, x2, #0xf53
  41909c:	str	x8, [sp, #24]
  4190a0:	bl	402560 <snprintf@plt>
  4190a4:	ldr	x8, [sp, #40]
  4190a8:	mov	x0, x8
  4190ac:	ldr	x1, [sp, #24]
  4190b0:	adrp	x2, 422000 <ferror@plt+0x1f510>
  4190b4:	add	x2, x2, #0xb20
  4190b8:	ldr	x3, [sp, #32]
  4190bc:	mov	x9, xzr
  4190c0:	mov	x4, x9
  4190c4:	bl	402410 <mount@plt>
  4190c8:	cmp	w0, #0x0
  4190cc:	cset	w10, ge  // ge = tcont
  4190d0:	tbnz	w10, #0, 419118 <ferror@plt+0x16628>
  4190d4:	adrp	x8, 434000 <ferror@plt+0x31510>
  4190d8:	ldr	x8, [x8, #3984]
  4190dc:	ldr	x0, [x8]
  4190e0:	str	x0, [sp, #16]
  4190e4:	bl	402a70 <__errno_location@plt>
  4190e8:	ldr	w0, [x0]
  4190ec:	bl	402710 <strerror@plt>
  4190f0:	ldr	x8, [sp, #16]
  4190f4:	str	x0, [sp, #8]
  4190f8:	mov	x0, x8
  4190fc:	adrp	x1, 423000 <ferror@plt+0x20510>
  419100:	add	x1, x1, #0xf5b
  419104:	add	x2, sp, #0x1, lsl #12
  419108:	add	x2, x2, #0x4e
  41910c:	add	x3, sp, #0x4e
  419110:	ldr	x4, [sp, #8]
  419114:	bl	402ab0 <fprintf@plt>
  419118:	b	419000 <ferror@plt+0x16510>
  41911c:	ldr	x0, [sp, #56]
  419120:	bl	402700 <closedir@plt>
  419124:	add	sp, sp, #0x2, lsl #12
  419128:	add	sp, sp, #0x160
  41912c:	ldr	x28, [sp, #16]
  419130:	ldp	x29, x30, [sp], #32
  419134:	ret
  419138:	stp	x29, x30, [sp, #-32]!
  41913c:	str	x28, [sp, #16]
  419140:	mov	x29, sp
  419144:	sub	sp, sp, #0x1, lsl #12
  419148:	sub	sp, sp, #0x20
  41914c:	mov	w1, #0x2f                  	// #47
  419150:	stur	x0, [x29, #-8]
  419154:	ldur	x8, [x29, #-8]
  419158:	str	x8, [sp, #16]
  41915c:	ldur	x0, [x29, #-8]
  419160:	bl	4028a0 <strchr@plt>
  419164:	str	x0, [sp, #8]
  419168:	ldr	x8, [sp, #8]
  41916c:	cbnz	x8, 4191a0 <ferror@plt+0x166b0>
  419170:	ldur	x4, [x29, #-8]
  419174:	add	x8, sp, #0x18
  419178:	mov	x0, x8
  41917c:	mov	x1, #0x1000                	// #4096
  419180:	adrp	x2, 423000 <ferror@plt+0x20510>
  419184:	add	x2, x2, #0x668
  419188:	adrp	x3, 423000 <ferror@plt+0x20510>
  41918c:	add	x3, x3, #0xe82
  419190:	str	x8, [sp]
  419194:	bl	402560 <snprintf@plt>
  419198:	ldr	x8, [sp]
  41919c:	str	x8, [sp, #16]
  4191a0:	ldr	x0, [sp, #16]
  4191a4:	mov	w8, wzr
  4191a8:	mov	w1, w8
  4191ac:	bl	402980 <open64@plt>
  4191b0:	add	sp, sp, #0x1, lsl #12
  4191b4:	add	sp, sp, #0x20
  4191b8:	ldr	x28, [sp, #16]
  4191bc:	ldp	x29, x30, [sp], #32
  4191c0:	ret
  4191c4:	sub	sp, sp, #0x40
  4191c8:	stp	x29, x30, [sp, #48]
  4191cc:	add	x29, sp, #0x30
  4191d0:	adrp	x8, 423000 <ferror@plt+0x20510>
  4191d4:	add	x8, x8, #0xe82
  4191d8:	stur	x0, [x29, #-16]
  4191dc:	str	x1, [sp, #24]
  4191e0:	mov	x0, x8
  4191e4:	bl	402520 <opendir@plt>
  4191e8:	str	x0, [sp, #16]
  4191ec:	ldr	x8, [sp, #16]
  4191f0:	cbnz	x8, 419200 <ferror@plt+0x16710>
  4191f4:	mov	w8, #0xffffffff            	// #-1
  4191f8:	stur	w8, [x29, #-4]
  4191fc:	b	419274 <ferror@plt+0x16784>
  419200:	ldr	x0, [sp, #16]
  419204:	bl	402870 <readdir64@plt>
  419208:	str	x0, [sp, #8]
  41920c:	cbz	x0, 419268 <ferror@plt+0x16778>
  419210:	ldr	x8, [sp, #8]
  419214:	add	x0, x8, #0x13
  419218:	adrp	x1, 423000 <ferror@plt+0x20510>
  41921c:	add	x1, x1, #0xf46
  419220:	bl	4027d0 <strcmp@plt>
  419224:	cbnz	w0, 41922c <ferror@plt+0x1673c>
  419228:	b	419200 <ferror@plt+0x16710>
  41922c:	ldr	x8, [sp, #8]
  419230:	add	x0, x8, #0x13
  419234:	adrp	x1, 423000 <ferror@plt+0x20510>
  419238:	add	x1, x1, #0xf45
  41923c:	bl	4027d0 <strcmp@plt>
  419240:	cbnz	w0, 419248 <ferror@plt+0x16758>
  419244:	b	419200 <ferror@plt+0x16710>
  419248:	ldur	x8, [x29, #-16]
  41924c:	ldr	x9, [sp, #8]
  419250:	add	x0, x9, #0x13
  419254:	ldr	x1, [sp, #24]
  419258:	blr	x8
  41925c:	cbz	w0, 419264 <ferror@plt+0x16774>
  419260:	b	419268 <ferror@plt+0x16778>
  419264:	b	419200 <ferror@plt+0x16710>
  419268:	ldr	x0, [sp, #16]
  41926c:	bl	402700 <closedir@plt>
  419270:	stur	wzr, [x29, #-4]
  419274:	ldur	w0, [x29, #-4]
  419278:	ldp	x29, x30, [sp, #48]
  41927c:	add	sp, sp, #0x40
  419280:	ret
  419284:	sub	sp, sp, #0x20
  419288:	stp	x29, x30, [sp, #16]
  41928c:	add	x29, sp, #0x10
  419290:	stur	w0, [x29, #-4]
  419294:	ldur	w0, [x29, #-4]
  419298:	mov	w8, #0x1                   	// #1
  41929c:	and	w1, w8, #0x1
  4192a0:	bl	4192b0 <ferror@plt+0x167c0>
  4192a4:	ldp	x29, x30, [sp, #16]
  4192a8:	add	sp, sp, #0x20
  4192ac:	ret
  4192b0:	sub	sp, sp, #0x20
  4192b4:	stp	x29, x30, [sp, #16]
  4192b8:	add	x29, sp, #0x10
  4192bc:	adrp	x8, 440000 <stdin@@GLIBC_2.17+0x7168>
  4192c0:	add	x8, x8, #0x728
  4192c4:	mov	w9, #0x1                   	// #1
  4192c8:	stur	w0, [x29, #-4]
  4192cc:	and	w9, w1, w9
  4192d0:	sturb	w9, [x29, #-5]
  4192d4:	ldur	w9, [x29, #-4]
  4192d8:	str	x8, [sp]
  4192dc:	cbz	w9, 419350 <ferror@plt+0x16860>
  4192e0:	adrp	x8, 434000 <ferror@plt+0x31510>
  4192e4:	ldr	x8, [x8, #4016]
  4192e8:	ldr	x0, [x8]
  4192ec:	bl	41abd4 <ferror@plt+0x180e4>
  4192f0:	ldr	x8, [sp]
  4192f4:	str	x0, [x8]
  4192f8:	ldr	x9, [x8]
  4192fc:	cbnz	x9, 419314 <ferror@plt+0x16824>
  419300:	adrp	x0, 423000 <ferror@plt+0x20510>
  419304:	add	x0, x0, #0xf94
  419308:	bl	402420 <perror@plt>
  41930c:	mov	w0, #0x1                   	// #1
  419310:	bl	402400 <exit@plt>
  419314:	adrp	x8, 434000 <ferror@plt+0x31510>
  419318:	ldr	x8, [x8, #4056]
  41931c:	ldr	w9, [x8]
  419320:	cbz	w9, 419338 <ferror@plt+0x16848>
  419324:	ldr	x8, [sp]
  419328:	ldr	x0, [x8]
  41932c:	mov	w9, #0x1                   	// #1
  419330:	and	w1, w9, #0x1
  419334:	bl	41acc8 <ferror@plt+0x181d8>
  419338:	ldurb	w8, [x29, #-5]
  41933c:	tbnz	w8, #0, 419344 <ferror@plt+0x16854>
  419340:	b	419350 <ferror@plt+0x16860>
  419344:	ldr	x8, [sp]
  419348:	ldr	x0, [x8]
  41934c:	bl	41b1c8 <ferror@plt+0x186d8>
  419350:	ldp	x29, x30, [sp, #16]
  419354:	add	sp, sp, #0x20
  419358:	ret
  41935c:	stp	x29, x30, [sp, #-16]!
  419360:	mov	x29, sp
  419364:	mov	w8, #0x1                   	// #1
  419368:	and	w0, w8, #0x1
  41936c:	bl	419378 <ferror@plt+0x16888>
  419370:	ldp	x29, x30, [sp], #16
  419374:	ret
  419378:	sub	sp, sp, #0x20
  41937c:	stp	x29, x30, [sp, #16]
  419380:	add	x29, sp, #0x10
  419384:	adrp	x8, 440000 <stdin@@GLIBC_2.17+0x7168>
  419388:	add	x8, x8, #0x728
  41938c:	and	w9, w0, #0x1
  419390:	sturb	w9, [x29, #-1]
  419394:	ldr	x10, [x8]
  419398:	str	x8, [sp]
  41939c:	cbz	x10, 4193c0 <ferror@plt+0x168d0>
  4193a0:	ldurb	w8, [x29, #-1]
  4193a4:	tbnz	w8, #0, 4193ac <ferror@plt+0x168bc>
  4193a8:	b	4193b8 <ferror@plt+0x168c8>
  4193ac:	ldr	x8, [sp]
  4193b0:	ldr	x0, [x8]
  4193b4:	bl	41b210 <ferror@plt+0x18720>
  4193b8:	ldr	x0, [sp]
  4193bc:	bl	41ac34 <ferror@plt+0x18144>
  4193c0:	ldp	x29, x30, [sp, #16]
  4193c4:	add	sp, sp, #0x20
  4193c8:	ret
  4193cc:	sub	sp, sp, #0x20
  4193d0:	stp	x29, x30, [sp, #16]
  4193d4:	add	x29, sp, #0x10
  4193d8:	stur	w0, [x29, #-4]
  4193dc:	ldur	w0, [x29, #-4]
  4193e0:	mov	w8, wzr
  4193e4:	and	w1, w8, #0x1
  4193e8:	bl	4192b0 <ferror@plt+0x167c0>
  4193ec:	ldp	x29, x30, [sp, #16]
  4193f0:	add	sp, sp, #0x20
  4193f4:	ret
  4193f8:	stp	x29, x30, [sp, #-16]!
  4193fc:	mov	x29, sp
  419400:	mov	w8, wzr
  419404:	and	w0, w8, #0x1
  419408:	bl	419378 <ferror@plt+0x16888>
  41940c:	ldp	x29, x30, [sp], #16
  419410:	ret
  419414:	adrp	x8, 440000 <stdin@@GLIBC_2.17+0x7168>
  419418:	add	x8, x8, #0x728
  41941c:	ldr	x8, [x8]
  419420:	cmp	x8, #0x0
  419424:	cset	w9, ne  // ne = any
  419428:	and	w0, w9, #0x1
  41942c:	ret
  419430:	adrp	x8, 440000 <stdin@@GLIBC_2.17+0x7168>
  419434:	add	x8, x8, #0x728
  419438:	ldr	x0, [x8]
  41943c:	ret
  419440:	sub	sp, sp, #0x20
  419444:	stp	x29, x30, [sp, #16]
  419448:	add	x29, sp, #0x10
  41944c:	adrp	x8, 440000 <stdin@@GLIBC_2.17+0x7168>
  419450:	add	x8, x8, #0x728
  419454:	str	x0, [sp, #8]
  419458:	ldr	x9, [x8]
  41945c:	str	x8, [sp]
  419460:	cbz	x9, 419488 <ferror@plt+0x16998>
  419464:	ldr	x8, [sp, #8]
  419468:	cbz	x8, 41947c <ferror@plt+0x1698c>
  41946c:	ldr	x8, [sp]
  419470:	ldr	x0, [x8]
  419474:	ldr	x1, [sp, #8]
  419478:	bl	41acf4 <ferror@plt+0x18204>
  41947c:	ldr	x8, [sp]
  419480:	ldr	x0, [x8]
  419484:	bl	41b084 <ferror@plt+0x18594>
  419488:	ldp	x29, x30, [sp, #16]
  41948c:	add	sp, sp, #0x20
  419490:	ret
  419494:	stp	x29, x30, [sp, #-16]!
  419498:	mov	x29, sp
  41949c:	adrp	x8, 440000 <stdin@@GLIBC_2.17+0x7168>
  4194a0:	add	x8, x8, #0x728
  4194a4:	ldr	x8, [x8]
  4194a8:	cbz	x8, 4194bc <ferror@plt+0x169cc>
  4194ac:	adrp	x8, 440000 <stdin@@GLIBC_2.17+0x7168>
  4194b0:	add	x8, x8, #0x728
  4194b4:	ldr	x0, [x8]
  4194b8:	bl	41b108 <ferror@plt+0x18618>
  4194bc:	ldp	x29, x30, [sp], #16
  4194c0:	ret
  4194c4:	sub	sp, sp, #0x30
  4194c8:	stp	x29, x30, [sp, #32]
  4194cc:	add	x29, sp, #0x20
  4194d0:	adrp	x8, 440000 <stdin@@GLIBC_2.17+0x7168>
  4194d4:	add	x8, x8, #0x728
  4194d8:	stur	w0, [x29, #-4]
  4194dc:	str	x1, [sp, #16]
  4194e0:	ldur	w9, [x29, #-4]
  4194e4:	and	w9, w9, #0x2
  4194e8:	str	x8, [sp, #8]
  4194ec:	cbnz	w9, 4194fc <ferror@plt+0x16a0c>
  4194f0:	ldur	w8, [x29, #-4]
  4194f4:	and	w8, w8, #0x4
  4194f8:	cbz	w8, 419530 <ferror@plt+0x16a40>
  4194fc:	ldr	x8, [sp, #8]
  419500:	ldr	x9, [x8]
  419504:	cbz	x9, 419530 <ferror@plt+0x16a40>
  419508:	ldr	x8, [sp, #16]
  41950c:	cbz	x8, 419520 <ferror@plt+0x16a30>
  419510:	ldr	x8, [sp, #8]
  419514:	ldr	x0, [x8]
  419518:	ldr	x1, [sp, #16]
  41951c:	bl	41acf4 <ferror@plt+0x18204>
  419520:	ldr	x8, [sp, #8]
  419524:	ldr	x0, [x8]
  419528:	bl	41b1c8 <ferror@plt+0x186d8>
  41952c:	b	419564 <ferror@plt+0x16a74>
  419530:	ldr	x8, [sp, #8]
  419534:	ldr	x9, [x8]
  419538:	cbnz	x9, 419564 <ferror@plt+0x16a74>
  41953c:	ldur	w8, [x29, #-4]
  419540:	and	w8, w8, #0x1
  419544:	cbnz	w8, 419554 <ferror@plt+0x16a64>
  419548:	ldur	w8, [x29, #-4]
  41954c:	and	w8, w8, #0x4
  419550:	cbz	w8, 419564 <ferror@plt+0x16a74>
  419554:	ldr	x1, [sp, #16]
  419558:	adrp	x0, 422000 <ferror@plt+0x1f510>
  41955c:	add	x0, x0, #0x455
  419560:	bl	402a50 <printf@plt>
  419564:	ldp	x29, x30, [sp, #32]
  419568:	add	sp, sp, #0x30
  41956c:	ret
  419570:	sub	sp, sp, #0x30
  419574:	stp	x29, x30, [sp, #32]
  419578:	add	x29, sp, #0x20
  41957c:	adrp	x8, 440000 <stdin@@GLIBC_2.17+0x7168>
  419580:	add	x8, x8, #0x728
  419584:	stur	w0, [x29, #-4]
  419588:	str	x1, [sp, #16]
  41958c:	ldur	w9, [x29, #-4]
  419590:	and	w9, w9, #0x2
  419594:	str	x8, [sp, #8]
  419598:	cbnz	w9, 4195a8 <ferror@plt+0x16ab8>
  41959c:	ldur	w8, [x29, #-4]
  4195a0:	and	w8, w8, #0x4
  4195a4:	cbz	w8, 4195c4 <ferror@plt+0x16ad4>
  4195a8:	ldr	x8, [sp, #8]
  4195ac:	ldr	x9, [x8]
  4195b0:	cbz	x9, 4195c4 <ferror@plt+0x16ad4>
  4195b4:	ldr	x8, [sp, #8]
  4195b8:	ldr	x0, [x8]
  4195bc:	bl	41b210 <ferror@plt+0x18720>
  4195c0:	b	4195f8 <ferror@plt+0x16b08>
  4195c4:	ldr	x8, [sp, #8]
  4195c8:	ldr	x9, [x8]
  4195cc:	cbnz	x9, 4195f8 <ferror@plt+0x16b08>
  4195d0:	ldur	w8, [x29, #-4]
  4195d4:	and	w8, w8, #0x1
  4195d8:	cbnz	w8, 4195e8 <ferror@plt+0x16af8>
  4195dc:	ldur	w8, [x29, #-4]
  4195e0:	and	w8, w8, #0x4
  4195e4:	cbz	w8, 4195f8 <ferror@plt+0x16b08>
  4195e8:	ldr	x1, [sp, #16]
  4195ec:	adrp	x0, 422000 <ferror@plt+0x1f510>
  4195f0:	add	x0, x0, #0x455
  4195f4:	bl	402a50 <printf@plt>
  4195f8:	ldp	x29, x30, [sp, #32]
  4195fc:	add	sp, sp, #0x30
  419600:	ret
  419604:	sub	sp, sp, #0x40
  419608:	stp	x29, x30, [sp, #48]
  41960c:	add	x29, sp, #0x30
  419610:	adrp	x8, 440000 <stdin@@GLIBC_2.17+0x7168>
  419614:	add	x8, x8, #0x728
  419618:	stur	w0, [x29, #-4]
  41961c:	stur	w1, [x29, #-8]
  419620:	stur	x2, [x29, #-16]
  419624:	str	x3, [sp, #24]
  419628:	str	w4, [sp, #20]
  41962c:	ldur	w9, [x29, #-4]
  419630:	and	w9, w9, #0x2
  419634:	str	x8, [sp, #8]
  419638:	cbnz	w9, 419648 <ferror@plt+0x16b58>
  41963c:	ldur	w8, [x29, #-4]
  419640:	and	w8, w8, #0x4
  419644:	cbz	w8, 419688 <ferror@plt+0x16b98>
  419648:	ldr	x8, [sp, #8]
  41964c:	ldr	x9, [x8]
  419650:	cbz	x9, 419688 <ferror@plt+0x16b98>
  419654:	ldur	x8, [x29, #-16]
  419658:	cbnz	x8, 419670 <ferror@plt+0x16b80>
  41965c:	ldr	x8, [sp, #8]
  419660:	ldr	x0, [x8]
  419664:	ldr	w1, [sp, #20]
  419668:	bl	41b4e0 <ferror@plt+0x189f0>
  41966c:	b	419684 <ferror@plt+0x16b94>
  419670:	ldr	x8, [sp, #8]
  419674:	ldr	x0, [x8]
  419678:	ldur	x1, [x29, #-16]
  41967c:	ldr	w2, [sp, #20]
  419680:	bl	41b7b4 <ferror@plt+0x18cc4>
  419684:	b	4196c8 <ferror@plt+0x16bd8>
  419688:	ldr	x8, [sp, #8]
  41968c:	ldr	x9, [x8]
  419690:	cbnz	x9, 4196c8 <ferror@plt+0x16bd8>
  419694:	ldur	w8, [x29, #-4]
  419698:	and	w8, w8, #0x1
  41969c:	cbnz	w8, 4196ac <ferror@plt+0x16bbc>
  4196a0:	ldur	w8, [x29, #-4]
  4196a4:	and	w8, w8, #0x4
  4196a8:	cbz	w8, 4196c8 <ferror@plt+0x16bd8>
  4196ac:	adrp	x8, 434000 <ferror@plt+0x31510>
  4196b0:	ldr	x8, [x8, #4016]
  4196b4:	ldr	x0, [x8]
  4196b8:	ldur	w1, [x29, #-8]
  4196bc:	ldr	x2, [sp, #24]
  4196c0:	ldr	w3, [sp, #20]
  4196c4:	bl	41a594 <ferror@plt+0x17aa4>
  4196c8:	ldp	x29, x30, [sp, #48]
  4196cc:	add	sp, sp, #0x40
  4196d0:	ret
  4196d4:	sub	sp, sp, #0x40
  4196d8:	stp	x29, x30, [sp, #48]
  4196dc:	add	x29, sp, #0x30
  4196e0:	adrp	x8, 440000 <stdin@@GLIBC_2.17+0x7168>
  4196e4:	add	x8, x8, #0x728
  4196e8:	stur	w0, [x29, #-4]
  4196ec:	stur	w1, [x29, #-8]
  4196f0:	stur	x2, [x29, #-16]
  4196f4:	str	x3, [sp, #24]
  4196f8:	str	x4, [sp, #16]
  4196fc:	ldur	w9, [x29, #-4]
  419700:	and	w9, w9, #0x2
  419704:	str	x8, [sp, #8]
  419708:	cbnz	w9, 419718 <ferror@plt+0x16c28>
  41970c:	ldur	w8, [x29, #-4]
  419710:	and	w8, w8, #0x4
  419714:	cbz	w8, 419758 <ferror@plt+0x16c68>
  419718:	ldr	x8, [sp, #8]
  41971c:	ldr	x9, [x8]
  419720:	cbz	x9, 419758 <ferror@plt+0x16c68>
  419724:	ldur	x8, [x29, #-16]
  419728:	cbnz	x8, 419740 <ferror@plt+0x16c50>
  41972c:	ldr	x8, [sp, #8]
  419730:	ldr	x0, [x8]
  419734:	ldr	x1, [sp, #16]
  419738:	bl	41b518 <ferror@plt+0x18a28>
  41973c:	b	419754 <ferror@plt+0x16c64>
  419740:	ldr	x8, [sp, #8]
  419744:	ldr	x0, [x8]
  419748:	ldur	x1, [x29, #-16]
  41974c:	ldr	x2, [sp, #16]
  419750:	bl	41b7f0 <ferror@plt+0x18d00>
  419754:	b	419798 <ferror@plt+0x16ca8>
  419758:	ldr	x8, [sp, #8]
  41975c:	ldr	x9, [x8]
  419760:	cbnz	x9, 419798 <ferror@plt+0x16ca8>
  419764:	ldur	w8, [x29, #-4]
  419768:	and	w8, w8, #0x1
  41976c:	cbnz	w8, 41977c <ferror@plt+0x16c8c>
  419770:	ldur	w8, [x29, #-4]
  419774:	and	w8, w8, #0x4
  419778:	cbz	w8, 419798 <ferror@plt+0x16ca8>
  41977c:	adrp	x8, 434000 <ferror@plt+0x31510>
  419780:	ldr	x8, [x8, #4016]
  419784:	ldr	x0, [x8]
  419788:	ldur	w1, [x29, #-8]
  41978c:	ldr	x2, [sp, #24]
  419790:	ldr	x3, [sp, #16]
  419794:	bl	41a594 <ferror@plt+0x17aa4>
  419798:	ldp	x29, x30, [sp, #48]
  41979c:	add	sp, sp, #0x40
  4197a0:	ret
  4197a4:	sub	sp, sp, #0x40
  4197a8:	stp	x29, x30, [sp, #48]
  4197ac:	add	x29, sp, #0x30
  4197b0:	adrp	x8, 440000 <stdin@@GLIBC_2.17+0x7168>
  4197b4:	add	x8, x8, #0x728
  4197b8:	stur	w0, [x29, #-4]
  4197bc:	stur	w1, [x29, #-8]
  4197c0:	stur	x2, [x29, #-16]
  4197c4:	str	x3, [sp, #24]
  4197c8:	strb	w4, [sp, #23]
  4197cc:	ldur	w9, [x29, #-4]
  4197d0:	and	w9, w9, #0x2
  4197d4:	str	x8, [sp, #8]
  4197d8:	cbnz	w9, 4197e8 <ferror@plt+0x16cf8>
  4197dc:	ldur	w8, [x29, #-4]
  4197e0:	and	w8, w8, #0x4
  4197e4:	cbz	w8, 419828 <ferror@plt+0x16d38>
  4197e8:	ldr	x8, [sp, #8]
  4197ec:	ldr	x9, [x8]
  4197f0:	cbz	x9, 419828 <ferror@plt+0x16d38>
  4197f4:	ldur	x8, [x29, #-16]
  4197f8:	cbnz	x8, 419810 <ferror@plt+0x16d20>
  4197fc:	ldr	x8, [sp, #8]
  419800:	ldr	x0, [x8]
  419804:	ldrb	w1, [sp, #23]
  419808:	bl	41b358 <ferror@plt+0x18868>
  41980c:	b	419824 <ferror@plt+0x16d34>
  419810:	ldr	x8, [sp, #8]
  419814:	ldr	x0, [x8]
  419818:	ldur	x1, [x29, #-16]
  41981c:	ldrb	w2, [sp, #23]
  419820:	bl	41b6c4 <ferror@plt+0x18bd4>
  419824:	b	419868 <ferror@plt+0x16d78>
  419828:	ldr	x8, [sp, #8]
  41982c:	ldr	x9, [x8]
  419830:	cbnz	x9, 419868 <ferror@plt+0x16d78>
  419834:	ldur	w8, [x29, #-4]
  419838:	and	w8, w8, #0x1
  41983c:	cbnz	w8, 41984c <ferror@plt+0x16d5c>
  419840:	ldur	w8, [x29, #-4]
  419844:	and	w8, w8, #0x4
  419848:	cbz	w8, 419868 <ferror@plt+0x16d78>
  41984c:	adrp	x8, 434000 <ferror@plt+0x31510>
  419850:	ldr	x8, [x8, #4016]
  419854:	ldr	x0, [x8]
  419858:	ldur	w1, [x29, #-8]
  41985c:	ldr	x2, [sp, #24]
  419860:	ldrb	w3, [sp, #23]
  419864:	bl	41a594 <ferror@plt+0x17aa4>
  419868:	ldp	x29, x30, [sp, #48]
  41986c:	add	sp, sp, #0x40
  419870:	ret
  419874:	sub	sp, sp, #0x40
  419878:	stp	x29, x30, [sp, #48]
  41987c:	add	x29, sp, #0x30
  419880:	adrp	x8, 440000 <stdin@@GLIBC_2.17+0x7168>
  419884:	add	x8, x8, #0x728
  419888:	stur	w0, [x29, #-4]
  41988c:	stur	w1, [x29, #-8]
  419890:	stur	x2, [x29, #-16]
  419894:	str	x3, [sp, #24]
  419898:	strh	w4, [sp, #22]
  41989c:	ldur	w9, [x29, #-4]
  4198a0:	and	w9, w9, #0x2
  4198a4:	str	x8, [sp, #8]
  4198a8:	cbnz	w9, 4198b8 <ferror@plt+0x16dc8>
  4198ac:	ldur	w8, [x29, #-4]
  4198b0:	and	w8, w8, #0x4
  4198b4:	cbz	w8, 4198f8 <ferror@plt+0x16e08>
  4198b8:	ldr	x8, [sp, #8]
  4198bc:	ldr	x9, [x8]
  4198c0:	cbz	x9, 4198f8 <ferror@plt+0x16e08>
  4198c4:	ldur	x8, [x29, #-16]
  4198c8:	cbnz	x8, 4198e0 <ferror@plt+0x16df0>
  4198cc:	ldr	x8, [sp, #8]
  4198d0:	ldr	x0, [x8]
  4198d4:	ldrh	w1, [sp, #22]
  4198d8:	bl	41b390 <ferror@plt+0x188a0>
  4198dc:	b	4198f4 <ferror@plt+0x16e04>
  4198e0:	ldr	x8, [sp, #8]
  4198e4:	ldr	x0, [x8]
  4198e8:	ldur	x1, [x29, #-16]
  4198ec:	ldrh	w2, [sp, #22]
  4198f0:	bl	41b700 <ferror@plt+0x18c10>
  4198f4:	b	419938 <ferror@plt+0x16e48>
  4198f8:	ldr	x8, [sp, #8]
  4198fc:	ldr	x9, [x8]
  419900:	cbnz	x9, 419938 <ferror@plt+0x16e48>
  419904:	ldur	w8, [x29, #-4]
  419908:	and	w8, w8, #0x1
  41990c:	cbnz	w8, 41991c <ferror@plt+0x16e2c>
  419910:	ldur	w8, [x29, #-4]
  419914:	and	w8, w8, #0x4
  419918:	cbz	w8, 419938 <ferror@plt+0x16e48>
  41991c:	adrp	x8, 434000 <ferror@plt+0x31510>
  419920:	ldr	x8, [x8, #4016]
  419924:	ldr	x0, [x8]
  419928:	ldur	w1, [x29, #-8]
  41992c:	ldr	x2, [sp, #24]
  419930:	ldrh	w3, [sp, #22]
  419934:	bl	41a594 <ferror@plt+0x17aa4>
  419938:	ldp	x29, x30, [sp, #48]
  41993c:	add	sp, sp, #0x40
  419940:	ret
  419944:	sub	sp, sp, #0x40
  419948:	stp	x29, x30, [sp, #48]
  41994c:	add	x29, sp, #0x30
  419950:	adrp	x8, 440000 <stdin@@GLIBC_2.17+0x7168>
  419954:	add	x8, x8, #0x728
  419958:	stur	w0, [x29, #-4]
  41995c:	stur	w1, [x29, #-8]
  419960:	stur	x2, [x29, #-16]
  419964:	str	x3, [sp, #24]
  419968:	str	w4, [sp, #20]
  41996c:	ldur	w9, [x29, #-4]
  419970:	and	w9, w9, #0x2
  419974:	str	x8, [sp, #8]
  419978:	cbnz	w9, 419988 <ferror@plt+0x16e98>
  41997c:	ldur	w8, [x29, #-4]
  419980:	and	w8, w8, #0x4
  419984:	cbz	w8, 4199c8 <ferror@plt+0x16ed8>
  419988:	ldr	x8, [sp, #8]
  41998c:	ldr	x9, [x8]
  419990:	cbz	x9, 4199c8 <ferror@plt+0x16ed8>
  419994:	ldur	x8, [x29, #-16]
  419998:	cbnz	x8, 4199b0 <ferror@plt+0x16ec0>
  41999c:	ldr	x8, [sp, #8]
  4199a0:	ldr	x0, [x8]
  4199a4:	ldr	w1, [sp, #20]
  4199a8:	bl	41b3c8 <ferror@plt+0x188d8>
  4199ac:	b	4199c4 <ferror@plt+0x16ed4>
  4199b0:	ldr	x8, [sp, #8]
  4199b4:	ldr	x0, [x8]
  4199b8:	ldur	x1, [x29, #-16]
  4199bc:	ldr	w2, [sp, #20]
  4199c0:	bl	41b610 <ferror@plt+0x18b20>
  4199c4:	b	419a08 <ferror@plt+0x16f18>
  4199c8:	ldr	x8, [sp, #8]
  4199cc:	ldr	x9, [x8]
  4199d0:	cbnz	x9, 419a08 <ferror@plt+0x16f18>
  4199d4:	ldur	w8, [x29, #-4]
  4199d8:	and	w8, w8, #0x1
  4199dc:	cbnz	w8, 4199ec <ferror@plt+0x16efc>
  4199e0:	ldur	w8, [x29, #-4]
  4199e4:	and	w8, w8, #0x4
  4199e8:	cbz	w8, 419a08 <ferror@plt+0x16f18>
  4199ec:	adrp	x8, 434000 <ferror@plt+0x31510>
  4199f0:	ldr	x8, [x8, #4016]
  4199f4:	ldr	x0, [x8]
  4199f8:	ldur	w1, [x29, #-8]
  4199fc:	ldr	x2, [sp, #24]
  419a00:	ldr	w3, [sp, #20]
  419a04:	bl	41a594 <ferror@plt+0x17aa4>
  419a08:	ldp	x29, x30, [sp, #48]
  419a0c:	add	sp, sp, #0x40
  419a10:	ret
  419a14:	sub	sp, sp, #0x40
  419a18:	stp	x29, x30, [sp, #48]
  419a1c:	add	x29, sp, #0x30
  419a20:	adrp	x8, 440000 <stdin@@GLIBC_2.17+0x7168>
  419a24:	add	x8, x8, #0x728
  419a28:	stur	w0, [x29, #-4]
  419a2c:	stur	w1, [x29, #-8]
  419a30:	stur	x2, [x29, #-16]
  419a34:	str	x3, [sp, #24]
  419a38:	str	x4, [sp, #16]
  419a3c:	ldur	w9, [x29, #-4]
  419a40:	and	w9, w9, #0x2
  419a44:	str	x8, [sp, #8]
  419a48:	cbnz	w9, 419a58 <ferror@plt+0x16f68>
  419a4c:	ldur	w8, [x29, #-4]
  419a50:	and	w8, w8, #0x4
  419a54:	cbz	w8, 419a98 <ferror@plt+0x16fa8>
  419a58:	ldr	x8, [sp, #8]
  419a5c:	ldr	x9, [x8]
  419a60:	cbz	x9, 419a98 <ferror@plt+0x16fa8>
  419a64:	ldur	x8, [x29, #-16]
  419a68:	cbnz	x8, 419a80 <ferror@plt+0x16f90>
  419a6c:	ldr	x8, [sp, #8]
  419a70:	ldr	x0, [x8]
  419a74:	ldr	x1, [sp, #16]
  419a78:	bl	41b400 <ferror@plt+0x18910>
  419a7c:	b	419a94 <ferror@plt+0x16fa4>
  419a80:	ldr	x8, [sp, #8]
  419a84:	ldr	x0, [x8]
  419a88:	ldur	x1, [x29, #-16]
  419a8c:	ldr	x2, [sp, #16]
  419a90:	bl	41b64c <ferror@plt+0x18b5c>
  419a94:	b	419ad8 <ferror@plt+0x16fe8>
  419a98:	ldr	x8, [sp, #8]
  419a9c:	ldr	x9, [x8]
  419aa0:	cbnz	x9, 419ad8 <ferror@plt+0x16fe8>
  419aa4:	ldur	w8, [x29, #-4]
  419aa8:	and	w8, w8, #0x1
  419aac:	cbnz	w8, 419abc <ferror@plt+0x16fcc>
  419ab0:	ldur	w8, [x29, #-4]
  419ab4:	and	w8, w8, #0x4
  419ab8:	cbz	w8, 419ad8 <ferror@plt+0x16fe8>
  419abc:	adrp	x8, 434000 <ferror@plt+0x31510>
  419ac0:	ldr	x8, [x8, #4016]
  419ac4:	ldr	x0, [x8]
  419ac8:	ldur	w1, [x29, #-8]
  419acc:	ldr	x2, [sp, #24]
  419ad0:	ldr	x3, [sp, #16]
  419ad4:	bl	41a594 <ferror@plt+0x17aa4>
  419ad8:	ldp	x29, x30, [sp, #48]
  419adc:	add	sp, sp, #0x40
  419ae0:	ret
  419ae4:	sub	sp, sp, #0x40
  419ae8:	stp	x29, x30, [sp, #48]
  419aec:	add	x29, sp, #0x30
  419af0:	adrp	x8, 440000 <stdin@@GLIBC_2.17+0x7168>
  419af4:	add	x8, x8, #0x728
  419af8:	stur	w0, [x29, #-4]
  419afc:	stur	w1, [x29, #-8]
  419b00:	stur	x2, [x29, #-16]
  419b04:	str	x3, [sp, #24]
  419b08:	str	x4, [sp, #16]
  419b0c:	ldur	w9, [x29, #-4]
  419b10:	and	w9, w9, #0x2
  419b14:	str	x8, [sp, #8]
  419b18:	cbnz	w9, 419b28 <ferror@plt+0x17038>
  419b1c:	ldur	w8, [x29, #-4]
  419b20:	and	w8, w8, #0x4
  419b24:	cbz	w8, 419b68 <ferror@plt+0x17078>
  419b28:	ldr	x8, [sp, #8]
  419b2c:	ldr	x9, [x8]
  419b30:	cbz	x9, 419b68 <ferror@plt+0x17078>
  419b34:	ldur	x8, [x29, #-16]
  419b38:	cbnz	x8, 419b50 <ferror@plt+0x17060>
  419b3c:	ldr	x8, [sp, #8]
  419b40:	ldr	x0, [x8]
  419b44:	ldr	x1, [sp, #16]
  419b48:	bl	41b470 <ferror@plt+0x18980>
  419b4c:	b	419b64 <ferror@plt+0x17074>
  419b50:	ldr	x8, [sp, #8]
  419b54:	ldr	x0, [x8]
  419b58:	ldur	x1, [x29, #-16]
  419b5c:	ldr	x2, [sp, #16]
  419b60:	bl	41b73c <ferror@plt+0x18c4c>
  419b64:	b	419ba8 <ferror@plt+0x170b8>
  419b68:	ldr	x8, [sp, #8]
  419b6c:	ldr	x9, [x8]
  419b70:	cbnz	x9, 419ba8 <ferror@plt+0x170b8>
  419b74:	ldur	w8, [x29, #-4]
  419b78:	and	w8, w8, #0x1
  419b7c:	cbnz	w8, 419b8c <ferror@plt+0x1709c>
  419b80:	ldur	w8, [x29, #-4]
  419b84:	and	w8, w8, #0x4
  419b88:	cbz	w8, 419ba8 <ferror@plt+0x170b8>
  419b8c:	adrp	x8, 434000 <ferror@plt+0x31510>
  419b90:	ldr	x8, [x8, #4016]
  419b94:	ldr	x0, [x8]
  419b98:	ldur	w1, [x29, #-8]
  419b9c:	ldr	x2, [sp, #24]
  419ba0:	ldr	x3, [sp, #16]
  419ba4:	bl	41a594 <ferror@plt+0x17aa4>
  419ba8:	ldp	x29, x30, [sp, #48]
  419bac:	add	sp, sp, #0x40
  419bb0:	ret
  419bb4:	sub	sp, sp, #0x40
  419bb8:	stp	x29, x30, [sp, #48]
  419bbc:	add	x29, sp, #0x30
  419bc0:	adrp	x8, 440000 <stdin@@GLIBC_2.17+0x7168>
  419bc4:	add	x8, x8, #0x728
  419bc8:	stur	w0, [x29, #-4]
  419bcc:	stur	w1, [x29, #-8]
  419bd0:	stur	x2, [x29, #-16]
  419bd4:	str	x3, [sp, #24]
  419bd8:	str	x4, [sp, #16]
  419bdc:	ldur	w9, [x29, #-4]
  419be0:	and	w9, w9, #0x2
  419be4:	str	x8, [sp, #8]
  419be8:	cbnz	w9, 419bf8 <ferror@plt+0x17108>
  419bec:	ldur	w8, [x29, #-4]
  419bf0:	and	w8, w8, #0x4
  419bf4:	cbz	w8, 419c38 <ferror@plt+0x17148>
  419bf8:	ldr	x8, [sp, #8]
  419bfc:	ldr	x9, [x8]
  419c00:	cbz	x9, 419c38 <ferror@plt+0x17148>
  419c04:	ldur	x8, [x29, #-16]
  419c08:	cbnz	x8, 419c20 <ferror@plt+0x17130>
  419c0c:	ldr	x8, [sp, #8]
  419c10:	ldr	x0, [x8]
  419c14:	ldr	x1, [sp, #16]
  419c18:	bl	41b4a8 <ferror@plt+0x189b8>
  419c1c:	b	419c34 <ferror@plt+0x17144>
  419c20:	ldr	x8, [sp, #8]
  419c24:	ldr	x0, [x8]
  419c28:	ldur	x1, [x29, #-16]
  419c2c:	ldr	x2, [sp, #16]
  419c30:	bl	41b778 <ferror@plt+0x18c88>
  419c34:	b	419c78 <ferror@plt+0x17188>
  419c38:	ldr	x8, [sp, #8]
  419c3c:	ldr	x9, [x8]
  419c40:	cbnz	x9, 419c78 <ferror@plt+0x17188>
  419c44:	ldur	w8, [x29, #-4]
  419c48:	and	w8, w8, #0x1
  419c4c:	cbnz	w8, 419c5c <ferror@plt+0x1716c>
  419c50:	ldur	w8, [x29, #-4]
  419c54:	and	w8, w8, #0x4
  419c58:	cbz	w8, 419c78 <ferror@plt+0x17188>
  419c5c:	adrp	x8, 434000 <ferror@plt+0x31510>
  419c60:	ldr	x8, [x8, #4016]
  419c64:	ldr	x0, [x8]
  419c68:	ldur	w1, [x29, #-8]
  419c6c:	ldr	x2, [sp, #24]
  419c70:	ldr	x3, [sp, #16]
  419c74:	bl	41a594 <ferror@plt+0x17aa4>
  419c78:	ldp	x29, x30, [sp, #48]
  419c7c:	add	sp, sp, #0x40
  419c80:	ret
  419c84:	sub	sp, sp, #0x40
  419c88:	stp	x29, x30, [sp, #48]
  419c8c:	add	x29, sp, #0x30
  419c90:	adrp	x8, 440000 <stdin@@GLIBC_2.17+0x7168>
  419c94:	add	x8, x8, #0x728
  419c98:	stur	w0, [x29, #-4]
  419c9c:	stur	w1, [x29, #-8]
  419ca0:	stur	x2, [x29, #-16]
  419ca4:	str	x3, [sp, #24]
  419ca8:	str	d0, [sp, #16]
  419cac:	ldur	w9, [x29, #-4]
  419cb0:	and	w9, w9, #0x2
  419cb4:	str	x8, [sp, #8]
  419cb8:	cbnz	w9, 419cc8 <ferror@plt+0x171d8>
  419cbc:	ldur	w8, [x29, #-4]
  419cc0:	and	w8, w8, #0x4
  419cc4:	cbz	w8, 419d08 <ferror@plt+0x17218>
  419cc8:	ldr	x8, [sp, #8]
  419ccc:	ldr	x9, [x8]
  419cd0:	cbz	x9, 419d08 <ferror@plt+0x17218>
  419cd4:	ldur	x8, [x29, #-16]
  419cd8:	cbnz	x8, 419cf0 <ferror@plt+0x17200>
  419cdc:	ldr	x8, [sp, #8]
  419ce0:	ldr	x0, [x8]
  419ce4:	ldr	d0, [sp, #16]
  419ce8:	bl	41b324 <ferror@plt+0x18834>
  419cec:	b	419d04 <ferror@plt+0x17214>
  419cf0:	ldr	x8, [sp, #8]
  419cf4:	ldr	x0, [x8]
  419cf8:	ldur	x1, [x29, #-16]
  419cfc:	ldr	d0, [sp, #16]
  419d00:	bl	41b5d4 <ferror@plt+0x18ae4>
  419d04:	b	419d48 <ferror@plt+0x17258>
  419d08:	ldr	x8, [sp, #8]
  419d0c:	ldr	x9, [x8]
  419d10:	cbnz	x9, 419d48 <ferror@plt+0x17258>
  419d14:	ldur	w8, [x29, #-4]
  419d18:	and	w8, w8, #0x1
  419d1c:	cbnz	w8, 419d2c <ferror@plt+0x1723c>
  419d20:	ldur	w8, [x29, #-4]
  419d24:	and	w8, w8, #0x4
  419d28:	cbz	w8, 419d48 <ferror@plt+0x17258>
  419d2c:	adrp	x8, 434000 <ferror@plt+0x31510>
  419d30:	ldr	x8, [x8, #4016]
  419d34:	ldr	x0, [x8]
  419d38:	ldur	w1, [x29, #-8]
  419d3c:	ldr	x2, [sp, #24]
  419d40:	ldr	d0, [sp, #16]
  419d44:	bl	41a594 <ferror@plt+0x17aa4>
  419d48:	ldp	x29, x30, [sp, #48]
  419d4c:	add	sp, sp, #0x40
  419d50:	ret
  419d54:	sub	sp, sp, #0x70
  419d58:	stp	x29, x30, [sp, #96]
  419d5c:	add	x29, sp, #0x60
  419d60:	mov	x8, #0x40                  	// #64
  419d64:	adrp	x2, 423000 <ferror@plt+0x20510>
  419d68:	add	x2, x2, #0xf75
  419d6c:	mov	w9, #0x4                   	// #4
  419d70:	add	x10, sp, #0x14
  419d74:	stur	x0, [x29, #-8]
  419d78:	stur	w1, [x29, #-12]
  419d7c:	ldur	x3, [x29, #-8]
  419d80:	mov	x0, x10
  419d84:	mov	x1, x8
  419d88:	str	w9, [sp, #16]
  419d8c:	str	x10, [sp, #8]
  419d90:	bl	402560 <snprintf@plt>
  419d94:	ldur	x1, [x29, #-8]
  419d98:	ldur	w3, [x29, #-12]
  419d9c:	ldr	w9, [sp, #16]
  419da0:	mov	w0, w9
  419da4:	ldr	x2, [sp, #8]
  419da8:	bl	419db8 <ferror@plt+0x172c8>
  419dac:	ldp	x29, x30, [sp, #96]
  419db0:	add	sp, sp, #0x70
  419db4:	ret
  419db8:	sub	sp, sp, #0x30
  419dbc:	stp	x29, x30, [sp, #32]
  419dc0:	add	x29, sp, #0x20
  419dc4:	mov	w8, #0x6                   	// #6
  419dc8:	stur	w0, [x29, #-4]
  419dcc:	str	x1, [sp, #16]
  419dd0:	str	x2, [sp, #8]
  419dd4:	str	w3, [sp, #4]
  419dd8:	ldur	w0, [x29, #-4]
  419ddc:	ldr	x2, [sp, #16]
  419de0:	ldr	x3, [sp, #8]
  419de4:	ldr	w4, [sp, #4]
  419de8:	mov	w1, w8
  419dec:	bl	419944 <ferror@plt+0x16e54>
  419df0:	ldp	x29, x30, [sp, #32]
  419df4:	add	sp, sp, #0x30
  419df8:	ret
  419dfc:	sub	sp, sp, #0x70
  419e00:	stp	x29, x30, [sp, #96]
  419e04:	add	x29, sp, #0x60
  419e08:	mov	x8, #0x40                  	// #64
  419e0c:	adrp	x2, 423000 <ferror@plt+0x20510>
  419e10:	add	x2, x2, #0xf7c
  419e14:	mov	w9, #0x4                   	// #4
  419e18:	add	x10, sp, #0x10
  419e1c:	stur	x0, [x29, #-8]
  419e20:	stur	x1, [x29, #-16]
  419e24:	ldur	x3, [x29, #-8]
  419e28:	mov	x0, x10
  419e2c:	mov	x1, x8
  419e30:	str	w9, [sp, #12]
  419e34:	str	x10, [sp]
  419e38:	bl	402560 <snprintf@plt>
  419e3c:	ldur	x1, [x29, #-8]
  419e40:	ldur	x3, [x29, #-16]
  419e44:	ldr	w9, [sp, #12]
  419e48:	mov	w0, w9
  419e4c:	ldr	x2, [sp]
  419e50:	bl	419e60 <ferror@plt+0x17370>
  419e54:	ldp	x29, x30, [sp, #96]
  419e58:	add	sp, sp, #0x70
  419e5c:	ret
  419e60:	sub	sp, sp, #0x30
  419e64:	stp	x29, x30, [sp, #32]
  419e68:	add	x29, sp, #0x20
  419e6c:	mov	w8, #0x6                   	// #6
  419e70:	stur	w0, [x29, #-4]
  419e74:	str	x1, [sp, #16]
  419e78:	str	x2, [sp, #8]
  419e7c:	str	x3, [sp]
  419e80:	ldur	w0, [x29, #-4]
  419e84:	ldr	x2, [sp, #16]
  419e88:	ldr	x3, [sp, #8]
  419e8c:	ldr	x4, [sp]
  419e90:	mov	w1, w8
  419e94:	bl	419ea4 <ferror@plt+0x173b4>
  419e98:	ldp	x29, x30, [sp, #32]
  419e9c:	add	sp, sp, #0x30
  419ea0:	ret
  419ea4:	sub	sp, sp, #0x40
  419ea8:	stp	x29, x30, [sp, #48]
  419eac:	add	x29, sp, #0x30
  419eb0:	adrp	x8, 440000 <stdin@@GLIBC_2.17+0x7168>
  419eb4:	add	x8, x8, #0x728
  419eb8:	stur	w0, [x29, #-4]
  419ebc:	stur	w1, [x29, #-8]
  419ec0:	stur	x2, [x29, #-16]
  419ec4:	str	x3, [sp, #24]
  419ec8:	str	x4, [sp, #16]
  419ecc:	ldur	w9, [x29, #-4]
  419ed0:	and	w9, w9, #0x2
  419ed4:	str	x8, [sp, #8]
  419ed8:	cbnz	w9, 419ee8 <ferror@plt+0x173f8>
  419edc:	ldur	w8, [x29, #-4]
  419ee0:	and	w8, w8, #0x4
  419ee4:	cbz	w8, 419f54 <ferror@plt+0x17464>
  419ee8:	ldr	x8, [sp, #8]
  419eec:	ldr	x9, [x8]
  419ef0:	cbz	x9, 419f54 <ferror@plt+0x17464>
  419ef4:	ldur	x8, [x29, #-16]
  419ef8:	cbz	x8, 419f18 <ferror@plt+0x17428>
  419efc:	ldr	x8, [sp, #16]
  419f00:	cbnz	x8, 419f18 <ferror@plt+0x17428>
  419f04:	ldr	x8, [sp, #8]
  419f08:	ldr	x0, [x8]
  419f0c:	ldur	x1, [x29, #-16]
  419f10:	bl	41acf4 <ferror@plt+0x18204>
  419f14:	b	419f50 <ferror@plt+0x17460>
  419f18:	ldur	x8, [x29, #-16]
  419f1c:	cbnz	x8, 419f3c <ferror@plt+0x1744c>
  419f20:	ldr	x8, [sp, #16]
  419f24:	cbz	x8, 419f3c <ferror@plt+0x1744c>
  419f28:	ldr	x8, [sp, #8]
  419f2c:	ldr	x0, [x8]
  419f30:	ldr	x1, [sp, #16]
  419f34:	bl	41b270 <ferror@plt+0x18780>
  419f38:	b	419f50 <ferror@plt+0x17460>
  419f3c:	ldr	x8, [sp, #8]
  419f40:	ldr	x0, [x8]
  419f44:	ldur	x1, [x29, #-16]
  419f48:	ldr	x2, [sp, #16]
  419f4c:	bl	41b550 <ferror@plt+0x18a60>
  419f50:	b	419f94 <ferror@plt+0x174a4>
  419f54:	ldr	x8, [sp, #8]
  419f58:	ldr	x9, [x8]
  419f5c:	cbnz	x9, 419f94 <ferror@plt+0x174a4>
  419f60:	ldur	w8, [x29, #-4]
  419f64:	and	w8, w8, #0x1
  419f68:	cbnz	w8, 419f78 <ferror@plt+0x17488>
  419f6c:	ldur	w8, [x29, #-4]
  419f70:	and	w8, w8, #0x4
  419f74:	cbz	w8, 419f94 <ferror@plt+0x174a4>
  419f78:	adrp	x8, 434000 <ferror@plt+0x31510>
  419f7c:	ldr	x8, [x8, #4016]
  419f80:	ldr	x0, [x8]
  419f84:	ldur	w1, [x29, #-8]
  419f88:	ldr	x2, [sp, #24]
  419f8c:	ldr	x3, [sp, #16]
  419f90:	bl	41a594 <ferror@plt+0x17aa4>
  419f94:	ldp	x29, x30, [sp, #48]
  419f98:	add	sp, sp, #0x40
  419f9c:	ret
  419fa0:	sub	sp, sp, #0x40
  419fa4:	stp	x29, x30, [sp, #48]
  419fa8:	add	x29, sp, #0x30
  419fac:	adrp	x8, 440000 <stdin@@GLIBC_2.17+0x7168>
  419fb0:	add	x8, x8, #0x728
  419fb4:	mov	w9, #0x1                   	// #1
  419fb8:	stur	w0, [x29, #-4]
  419fbc:	stur	w1, [x29, #-8]
  419fc0:	stur	x2, [x29, #-16]
  419fc4:	str	x3, [sp, #24]
  419fc8:	and	w9, w4, w9
  419fcc:	strb	w9, [sp, #23]
  419fd0:	ldur	w9, [x29, #-4]
  419fd4:	and	w9, w9, #0x2
  419fd8:	str	x8, [sp, #8]
  419fdc:	cbnz	w9, 419fec <ferror@plt+0x174fc>
  419fe0:	ldur	w8, [x29, #-4]
  419fe4:	and	w8, w8, #0x4
  419fe8:	cbz	w8, 41a034 <ferror@plt+0x17544>
  419fec:	ldr	x8, [sp, #8]
  419ff0:	ldr	x9, [x8]
  419ff4:	cbz	x9, 41a034 <ferror@plt+0x17544>
  419ff8:	ldur	x8, [x29, #-16]
  419ffc:	cbz	x8, 41a01c <ferror@plt+0x1752c>
  41a000:	ldr	x8, [sp, #8]
  41a004:	ldr	x0, [x8]
  41a008:	ldur	x1, [x29, #-16]
  41a00c:	ldrb	w9, [sp, #23]
  41a010:	and	w2, w9, #0x1
  41a014:	bl	41b58c <ferror@plt+0x18a9c>
  41a018:	b	41a030 <ferror@plt+0x17540>
  41a01c:	ldr	x8, [sp, #8]
  41a020:	ldr	x0, [x8]
  41a024:	ldrb	w9, [sp, #23]
  41a028:	and	w1, w9, #0x1
  41a02c:	bl	41b2a4 <ferror@plt+0x187b4>
  41a030:	b	41a08c <ferror@plt+0x1759c>
  41a034:	ldr	x8, [sp, #8]
  41a038:	ldr	x9, [x8]
  41a03c:	cbnz	x9, 41a08c <ferror@plt+0x1759c>
  41a040:	ldur	w8, [x29, #-4]
  41a044:	and	w8, w8, #0x1
  41a048:	cbnz	w8, 41a058 <ferror@plt+0x17568>
  41a04c:	ldur	w8, [x29, #-4]
  41a050:	and	w8, w8, #0x4
  41a054:	cbz	w8, 41a08c <ferror@plt+0x1759c>
  41a058:	adrp	x8, 434000 <ferror@plt+0x31510>
  41a05c:	ldr	x8, [x8, #4016]
  41a060:	ldr	x0, [x8]
  41a064:	ldur	w1, [x29, #-8]
  41a068:	ldr	x2, [sp, #24]
  41a06c:	ldrb	w9, [sp, #23]
  41a070:	adrp	x8, 423000 <ferror@plt+0x20510>
  41a074:	add	x8, x8, #0xf88
  41a078:	adrp	x10, 423000 <ferror@plt+0x20510>
  41a07c:	add	x10, x10, #0xf83
  41a080:	tst	w9, #0x1
  41a084:	csel	x3, x10, x8, ne  // ne = any
  41a088:	bl	41a594 <ferror@plt+0x17aa4>
  41a08c:	ldp	x29, x30, [sp, #48]
  41a090:	add	sp, sp, #0x40
  41a094:	ret
  41a098:	sub	sp, sp, #0x80
  41a09c:	stp	x29, x30, [sp, #112]
  41a0a0:	add	x29, sp, #0x70
  41a0a4:	stur	w0, [x29, #-4]
  41a0a8:	stur	w1, [x29, #-8]
  41a0ac:	stur	x2, [x29, #-16]
  41a0b0:	stur	x3, [x29, #-24]
  41a0b4:	stur	x4, [x29, #-32]
  41a0b8:	ldur	w8, [x29, #-4]
  41a0bc:	and	w8, w8, #0x2
  41a0c0:	cbnz	w8, 41a0d0 <ferror@plt+0x175e0>
  41a0c4:	ldur	w8, [x29, #-4]
  41a0c8:	and	w8, w8, #0x4
  41a0cc:	cbz	w8, 41a120 <ferror@plt+0x17630>
  41a0d0:	adrp	x8, 440000 <stdin@@GLIBC_2.17+0x7168>
  41a0d4:	add	x8, x8, #0x728
  41a0d8:	ldr	x8, [x8]
  41a0dc:	cbz	x8, 41a120 <ferror@plt+0x17630>
  41a0e0:	ldur	x3, [x29, #-32]
  41a0e4:	add	x8, sp, #0x10
  41a0e8:	mov	x0, x8
  41a0ec:	mov	x1, #0x40                  	// #64
  41a0f0:	adrp	x2, 423000 <ferror@plt+0x20510>
  41a0f4:	add	x2, x2, #0xf8e
  41a0f8:	str	x8, [sp, #8]
  41a0fc:	bl	402560 <snprintf@plt>
  41a100:	ldur	x1, [x29, #-16]
  41a104:	mov	w9, #0x2                   	// #2
  41a108:	mov	w0, w9
  41a10c:	mov	x8, xzr
  41a110:	mov	x2, x8
  41a114:	ldr	x3, [sp, #8]
  41a118:	bl	419e60 <ferror@plt+0x17370>
  41a11c:	b	41a164 <ferror@plt+0x17674>
  41a120:	adrp	x8, 440000 <stdin@@GLIBC_2.17+0x7168>
  41a124:	add	x8, x8, #0x728
  41a128:	ldr	x8, [x8]
  41a12c:	cbnz	x8, 41a164 <ferror@plt+0x17674>
  41a130:	ldur	w8, [x29, #-4]
  41a134:	and	w8, w8, #0x1
  41a138:	cbnz	w8, 41a148 <ferror@plt+0x17658>
  41a13c:	ldur	w8, [x29, #-4]
  41a140:	and	w8, w8, #0x4
  41a144:	cbz	w8, 41a164 <ferror@plt+0x17674>
  41a148:	adrp	x8, 434000 <ferror@plt+0x31510>
  41a14c:	ldr	x8, [x8, #4016]
  41a150:	ldr	x0, [x8]
  41a154:	ldur	w1, [x29, #-8]
  41a158:	ldur	x2, [x29, #-24]
  41a15c:	ldur	x3, [x29, #-32]
  41a160:	bl	41a594 <ferror@plt+0x17aa4>
  41a164:	ldp	x29, x30, [sp, #112]
  41a168:	add	sp, sp, #0x80
  41a16c:	ret
  41a170:	sub	sp, sp, #0x80
  41a174:	stp	x29, x30, [sp, #112]
  41a178:	add	x29, sp, #0x70
  41a17c:	adrp	x8, 440000 <stdin@@GLIBC_2.17+0x7168>
  41a180:	add	x8, x8, #0x728
  41a184:	stur	w0, [x29, #-4]
  41a188:	stur	w1, [x29, #-8]
  41a18c:	stur	x2, [x29, #-16]
  41a190:	stur	x3, [x29, #-24]
  41a194:	stur	w4, [x29, #-28]
  41a198:	ldur	w9, [x29, #-4]
  41a19c:	and	w9, w9, #0x2
  41a1a0:	str	x8, [sp, #8]
  41a1a4:	cbnz	w9, 41a1b4 <ferror@plt+0x176c4>
  41a1a8:	ldur	w8, [x29, #-4]
  41a1ac:	and	w8, w8, #0x4
  41a1b0:	cbz	w8, 41a20c <ferror@plt+0x1771c>
  41a1b4:	ldr	x8, [sp, #8]
  41a1b8:	ldr	x9, [x8]
  41a1bc:	cbz	x9, 41a20c <ferror@plt+0x1771c>
  41a1c0:	ldur	w3, [x29, #-28]
  41a1c4:	add	x0, sp, #0x14
  41a1c8:	mov	x1, #0x40                  	// #64
  41a1cc:	adrp	x2, 422000 <ferror@plt+0x1f510>
  41a1d0:	add	x2, x2, #0x652
  41a1d4:	bl	402560 <snprintf@plt>
  41a1d8:	ldur	x8, [x29, #-16]
  41a1dc:	cbz	x8, 41a1f8 <ferror@plt+0x17708>
  41a1e0:	ldr	x8, [sp, #8]
  41a1e4:	ldr	x0, [x8]
  41a1e8:	ldur	x1, [x29, #-16]
  41a1ec:	add	x2, sp, #0x14
  41a1f0:	bl	41b550 <ferror@plt+0x18a60>
  41a1f4:	b	41a208 <ferror@plt+0x17718>
  41a1f8:	ldr	x8, [sp, #8]
  41a1fc:	ldr	x0, [x8]
  41a200:	add	x1, sp, #0x14
  41a204:	bl	41b270 <ferror@plt+0x18780>
  41a208:	b	41a24c <ferror@plt+0x1775c>
  41a20c:	ldr	x8, [sp, #8]
  41a210:	ldr	x9, [x8]
  41a214:	cbnz	x9, 41a24c <ferror@plt+0x1775c>
  41a218:	ldur	w8, [x29, #-4]
  41a21c:	and	w8, w8, #0x1
  41a220:	cbnz	w8, 41a230 <ferror@plt+0x17740>
  41a224:	ldur	w8, [x29, #-4]
  41a228:	and	w8, w8, #0x4
  41a22c:	cbz	w8, 41a24c <ferror@plt+0x1775c>
  41a230:	adrp	x8, 434000 <ferror@plt+0x31510>
  41a234:	ldr	x8, [x8, #4016]
  41a238:	ldr	x0, [x8]
  41a23c:	ldur	w1, [x29, #-8]
  41a240:	ldur	x2, [x29, #-24]
  41a244:	ldur	w3, [x29, #-28]
  41a248:	bl	41a594 <ferror@plt+0x17aa4>
  41a24c:	ldp	x29, x30, [sp, #112]
  41a250:	add	sp, sp, #0x80
  41a254:	ret
  41a258:	sub	sp, sp, #0x40
  41a25c:	stp	x29, x30, [sp, #48]
  41a260:	add	x29, sp, #0x30
  41a264:	adrp	x8, 440000 <stdin@@GLIBC_2.17+0x7168>
  41a268:	add	x8, x8, #0x728
  41a26c:	stur	w0, [x29, #-4]
  41a270:	stur	w1, [x29, #-8]
  41a274:	stur	x2, [x29, #-16]
  41a278:	str	x3, [sp, #24]
  41a27c:	str	x4, [sp, #16]
  41a280:	ldur	w9, [x29, #-4]
  41a284:	and	w9, w9, #0x2
  41a288:	str	x8, [sp, #8]
  41a28c:	cbnz	w9, 41a29c <ferror@plt+0x177ac>
  41a290:	ldur	w8, [x29, #-4]
  41a294:	and	w8, w8, #0x4
  41a298:	cbz	w8, 41a2d4 <ferror@plt+0x177e4>
  41a29c:	ldr	x8, [sp, #8]
  41a2a0:	ldr	x9, [x8]
  41a2a4:	cbz	x9, 41a2d4 <ferror@plt+0x177e4>
  41a2a8:	ldur	x8, [x29, #-16]
  41a2ac:	cbz	x8, 41a2c4 <ferror@plt+0x177d4>
  41a2b0:	ldr	x8, [sp, #8]
  41a2b4:	ldr	x0, [x8]
  41a2b8:	ldur	x1, [x29, #-16]
  41a2bc:	bl	41b82c <ferror@plt+0x18d3c>
  41a2c0:	b	41a2d0 <ferror@plt+0x177e0>
  41a2c4:	ldr	x8, [sp, #8]
  41a2c8:	ldr	x0, [x8]
  41a2cc:	bl	41b2f8 <ferror@plt+0x18808>
  41a2d0:	b	41a314 <ferror@plt+0x17824>
  41a2d4:	ldr	x8, [sp, #8]
  41a2d8:	ldr	x9, [x8]
  41a2dc:	cbnz	x9, 41a314 <ferror@plt+0x17824>
  41a2e0:	ldur	w8, [x29, #-4]
  41a2e4:	and	w8, w8, #0x1
  41a2e8:	cbnz	w8, 41a2f8 <ferror@plt+0x17808>
  41a2ec:	ldur	w8, [x29, #-4]
  41a2f0:	and	w8, w8, #0x4
  41a2f4:	cbz	w8, 41a314 <ferror@plt+0x17824>
  41a2f8:	adrp	x8, 434000 <ferror@plt+0x31510>
  41a2fc:	ldr	x8, [x8, #4016]
  41a300:	ldr	x0, [x8]
  41a304:	ldur	w1, [x29, #-8]
  41a308:	ldr	x2, [sp, #24]
  41a30c:	ldr	x3, [sp, #16]
  41a310:	bl	41a594 <ferror@plt+0x17aa4>
  41a314:	ldp	x29, x30, [sp, #48]
  41a318:	add	sp, sp, #0x40
  41a31c:	ret
  41a320:	stp	x29, x30, [sp, #-16]!
  41a324:	mov	x29, sp
  41a328:	adrp	x8, 440000 <stdin@@GLIBC_2.17+0x7168>
  41a32c:	add	x8, x8, #0x728
  41a330:	ldr	x8, [x8]
  41a334:	cbnz	x8, 41a350 <ferror@plt+0x17860>
  41a338:	adrp	x8, 434000 <ferror@plt+0x31510>
  41a33c:	ldr	x8, [x8, #4048]
  41a340:	ldr	x1, [x8]
  41a344:	adrp	x0, 422000 <ferror@plt+0x1f510>
  41a348:	add	x0, x0, #0x455
  41a34c:	bl	402a50 <printf@plt>
  41a350:	ldp	x29, x30, [sp], #16
  41a354:	ret
  41a358:	sub	sp, sp, #0x20
  41a35c:	stp	x29, x30, [sp, #16]
  41a360:	add	x29, sp, #0x10
  41a364:	str	w0, [sp, #8]
  41a368:	str	w1, [sp, #4]
  41a36c:	ldr	w8, [sp, #4]
  41a370:	cbnz	w8, 41a37c <ferror@plt+0x1788c>
  41a374:	ldr	w8, [sp, #8]
  41a378:	cbnz	w8, 41a38c <ferror@plt+0x1789c>
  41a37c:	mov	w8, wzr
  41a380:	and	w8, w8, #0x1
  41a384:	sturb	w8, [x29, #-1]
  41a388:	b	41a3d0 <ferror@plt+0x178e0>
  41a38c:	ldr	w8, [sp, #8]
  41a390:	cmp	w8, #0x2
  41a394:	b.eq	41a3b0 <ferror@plt+0x178c0>  // b.none
  41a398:	adrp	x8, 434000 <ferror@plt+0x31510>
  41a39c:	ldr	x8, [x8, #4016]
  41a3a0:	ldr	x0, [x8]
  41a3a4:	bl	402580 <fileno@plt>
  41a3a8:	bl	402960 <isatty@plt>
  41a3ac:	cbz	w0, 41a3c4 <ferror@plt+0x178d4>
  41a3b0:	bl	41a3e4 <ferror@plt+0x178f4>
  41a3b4:	mov	w8, #0x1                   	// #1
  41a3b8:	and	w8, w8, #0x1
  41a3bc:	sturb	w8, [x29, #-1]
  41a3c0:	b	41a3d0 <ferror@plt+0x178e0>
  41a3c4:	mov	w8, wzr
  41a3c8:	and	w8, w8, #0x1
  41a3cc:	sturb	w8, [x29, #-1]
  41a3d0:	ldurb	w8, [x29, #-1]
  41a3d4:	and	w0, w8, #0x1
  41a3d8:	ldp	x29, x30, [sp, #16]
  41a3dc:	add	sp, sp, #0x20
  41a3e0:	ret
  41a3e4:	stp	x29, x30, [sp, #-16]!
  41a3e8:	mov	x29, sp
  41a3ec:	mov	w8, #0x1                   	// #1
  41a3f0:	adrp	x9, 440000 <stdin@@GLIBC_2.17+0x7168>
  41a3f4:	add	x9, x9, #0x730
  41a3f8:	str	w8, [x9]
  41a3fc:	bl	41a808 <ferror@plt+0x17d18>
  41a400:	ldp	x29, x30, [sp], #16
  41a404:	ret
  41a408:	stp	x29, x30, [sp, #-16]!
  41a40c:	mov	x29, sp
  41a410:	sub	sp, sp, #0x50
  41a414:	stur	x0, [x29, #-16]
  41a418:	stur	x1, [x29, #-24]
  41a41c:	ldur	x8, [x29, #-24]
  41a420:	cbnz	x8, 41a434 <ferror@plt+0x17944>
  41a424:	mov	w8, wzr
  41a428:	and	w8, w8, #0x1
  41a42c:	sturb	w8, [x29, #-1]
  41a430:	b	41a580 <ferror@plt+0x17a90>
  41a434:	ldur	x8, [x29, #-16]
  41a438:	stur	x8, [x29, #-48]
  41a43c:	ldur	x0, [x29, #-48]
  41a440:	bl	4023e0 <strlen@plt>
  41a444:	mov	x8, #0x1                   	// #1
  41a448:	add	x9, x0, #0x1
  41a44c:	stur	x9, [x29, #-56]
  41a450:	ldur	x9, [x29, #-56]
  41a454:	mul	x8, x9, x8
  41a458:	add	x8, x8, #0xf
  41a45c:	and	x8, x8, #0xfffffffffffffff0
  41a460:	mov	x9, sp
  41a464:	subs	x8, x9, x8
  41a468:	mov	sp, x8
  41a46c:	stur	x8, [x29, #-64]
  41a470:	ldur	x8, [x29, #-64]
  41a474:	ldur	x1, [x29, #-48]
  41a478:	ldur	x2, [x29, #-56]
  41a47c:	mov	x0, x8
  41a480:	stur	x8, [x29, #-80]
  41a484:	bl	4023b0 <memcpy@plt>
  41a488:	ldur	x8, [x29, #-80]
  41a48c:	stur	x8, [x29, #-72]
  41a490:	ldur	x9, [x29, #-72]
  41a494:	stur	x9, [x29, #-32]
  41a498:	ldur	x0, [x29, #-32]
  41a49c:	mov	w1, #0x3d                  	// #61
  41a4a0:	bl	4029d0 <strchrnul@plt>
  41a4a4:	stur	x0, [x29, #-40]
  41a4a8:	ldur	x8, [x29, #-40]
  41a4ac:	ldrb	w10, [x8]
  41a4b0:	cbz	w10, 41a4c8 <ferror@plt+0x179d8>
  41a4b4:	ldur	x8, [x29, #-40]
  41a4b8:	add	x9, x8, #0x1
  41a4bc:	stur	x9, [x29, #-40]
  41a4c0:	mov	w10, #0x0                   	// #0
  41a4c4:	strb	w10, [x8]
  41a4c8:	ldur	x0, [x29, #-32]
  41a4cc:	adrp	x1, 423000 <ferror@plt+0x20510>
  41a4d0:	add	x1, x1, #0xfa0
  41a4d4:	bl	4135f8 <ferror@plt+0x10b08>
  41a4d8:	tbnz	w0, #0, 41a4e0 <ferror@plt+0x179f0>
  41a4dc:	b	41a4f0 <ferror@plt+0x17a00>
  41a4e0:	mov	w8, wzr
  41a4e4:	and	w8, w8, #0x1
  41a4e8:	sturb	w8, [x29, #-1]
  41a4ec:	b	41a580 <ferror@plt+0x17a90>
  41a4f0:	ldur	x8, [x29, #-40]
  41a4f4:	ldrb	w9, [x8]
  41a4f8:	cbz	w9, 41a510 <ferror@plt+0x17a20>
  41a4fc:	ldur	x0, [x29, #-40]
  41a500:	adrp	x1, 423000 <ferror@plt+0x20510>
  41a504:	add	x1, x1, #0xfa7
  41a508:	bl	4027d0 <strcmp@plt>
  41a50c:	cbnz	w0, 41a520 <ferror@plt+0x17a30>
  41a510:	ldur	x8, [x29, #-24]
  41a514:	mov	w9, #0x2                   	// #2
  41a518:	str	w9, [x8]
  41a51c:	b	41a574 <ferror@plt+0x17a84>
  41a520:	ldur	x0, [x29, #-40]
  41a524:	adrp	x1, 423000 <ferror@plt+0x20510>
  41a528:	add	x1, x1, #0xfae
  41a52c:	bl	4027d0 <strcmp@plt>
  41a530:	cbnz	w0, 41a544 <ferror@plt+0x17a54>
  41a534:	ldur	x8, [x29, #-24]
  41a538:	mov	w9, #0x1                   	// #1
  41a53c:	str	w9, [x8]
  41a540:	b	41a574 <ferror@plt+0x17a84>
  41a544:	ldur	x0, [x29, #-40]
  41a548:	adrp	x1, 423000 <ferror@plt+0x20510>
  41a54c:	add	x1, x1, #0xfb3
  41a550:	bl	4027d0 <strcmp@plt>
  41a554:	cbnz	w0, 41a564 <ferror@plt+0x17a74>
  41a558:	ldur	x8, [x29, #-24]
  41a55c:	str	wzr, [x8]
  41a560:	b	41a574 <ferror@plt+0x17a84>
  41a564:	mov	w8, wzr
  41a568:	and	w8, w8, #0x1
  41a56c:	sturb	w8, [x29, #-1]
  41a570:	b	41a580 <ferror@plt+0x17a90>
  41a574:	mov	w8, #0x1                   	// #1
  41a578:	and	w8, w8, #0x1
  41a57c:	sturb	w8, [x29, #-1]
  41a580:	ldurb	w8, [x29, #-1]
  41a584:	and	w0, w8, #0x1
  41a588:	mov	sp, x29
  41a58c:	ldp	x29, x30, [sp], #16
  41a590:	ret
  41a594:	sub	sp, sp, #0x170
  41a598:	stp	x29, x30, [sp, #336]
  41a59c:	str	x28, [sp, #352]
  41a5a0:	add	x29, sp, #0x150
  41a5a4:	str	q7, [sp, #144]
  41a5a8:	str	q6, [sp, #128]
  41a5ac:	str	q5, [sp, #112]
  41a5b0:	str	q4, [sp, #96]
  41a5b4:	str	q3, [sp, #80]
  41a5b8:	str	q2, [sp, #64]
  41a5bc:	str	q1, [sp, #48]
  41a5c0:	str	q0, [sp, #32]
  41a5c4:	str	x7, [sp, #200]
  41a5c8:	str	x6, [sp, #192]
  41a5cc:	str	x5, [sp, #184]
  41a5d0:	str	x4, [sp, #176]
  41a5d4:	str	x3, [sp, #168]
  41a5d8:	stur	x0, [x29, #-8]
  41a5dc:	stur	w1, [x29, #-12]
  41a5e0:	stur	x2, [x29, #-24]
  41a5e4:	mov	w8, wzr
  41a5e8:	stur	w8, [x29, #-28]
  41a5ec:	mov	w8, #0xffffff80            	// #-128
  41a5f0:	stur	w8, [x29, #-36]
  41a5f4:	mov	w8, #0xffffffd8            	// #-40
  41a5f8:	stur	w8, [x29, #-40]
  41a5fc:	add	x9, sp, #0x20
  41a600:	add	x9, x9, #0x80
  41a604:	stur	x9, [x29, #-48]
  41a608:	add	x9, sp, #0xa8
  41a60c:	add	x9, x9, #0x28
  41a610:	stur	x9, [x29, #-56]
  41a614:	add	x9, x29, #0x20
  41a618:	stur	x9, [x29, #-64]
  41a61c:	adrp	x9, 440000 <stdin@@GLIBC_2.17+0x7168>
  41a620:	ldr	w8, [x9, #1840]
  41a624:	cbz	w8, 41a63c <ferror@plt+0x17b4c>
  41a628:	b	41a62c <ferror@plt+0x17b3c>
  41a62c:	ldur	w8, [x29, #-12]
  41a630:	subs	w8, w8, #0x6
  41a634:	b.ne	41a664 <ferror@plt+0x17b74>  // b.any
  41a638:	b	41a63c <ferror@plt+0x17b4c>
  41a63c:	ldur	x0, [x29, #-8]
  41a640:	ldur	x1, [x29, #-24]
  41a644:	ldur	q0, [x29, #-64]
  41a648:	ldur	q1, [x29, #-48]
  41a64c:	stur	q1, [x29, #-80]
  41a650:	stur	q0, [x29, #-96]
  41a654:	sub	x2, x29, #0x60
  41a658:	bl	402a40 <vfprintf@plt>
  41a65c:	stur	w0, [x29, #-28]
  41a660:	b	41a73c <ferror@plt+0x17c4c>
  41a664:	ldur	x8, [x29, #-8]
  41a668:	adrp	x9, 440000 <stdin@@GLIBC_2.17+0x7168>
  41a66c:	ldr	w10, [x9, #1844]
  41a670:	str	x8, [sp, #24]
  41a674:	cbz	w10, 41a698 <ferror@plt+0x17ba8>
  41a678:	b	41a67c <ferror@plt+0x17b8c>
  41a67c:	ldur	w8, [x29, #-12]
  41a680:	mov	w9, w8
  41a684:	adrp	x10, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  41a688:	add	x10, x10, #0xe38
  41a68c:	ldr	w8, [x10, x9, lsl #2]
  41a690:	str	w8, [sp, #20]
  41a694:	b	41a6b4 <ferror@plt+0x17bc4>
  41a698:	ldur	w8, [x29, #-12]
  41a69c:	mov	w9, w8
  41a6a0:	adrp	x10, 438000 <in6addr_any@@GLIBC_2.17+0x3628>
  41a6a4:	add	x10, x10, #0xe54
  41a6a8:	ldr	w8, [x10, x9, lsl #2]
  41a6ac:	str	w8, [sp, #20]
  41a6b0:	b	41a6b4 <ferror@plt+0x17bc4>
  41a6b4:	ldr	w8, [sp, #20]
  41a6b8:	adrp	x9, 434000 <ferror@plt+0x31510>
  41a6bc:	add	x9, x9, #0xd18
  41a6c0:	ldr	x2, [x9, w8, uxtw #3]
  41a6c4:	adrp	x10, 422000 <ferror@plt+0x1f510>
  41a6c8:	add	x10, x10, #0x455
  41a6cc:	ldr	x0, [sp, #24]
  41a6d0:	mov	x1, x10
  41a6d4:	str	x9, [sp, #8]
  41a6d8:	str	x10, [sp]
  41a6dc:	bl	402ab0 <fprintf@plt>
  41a6e0:	ldur	w8, [x29, #-28]
  41a6e4:	add	w8, w8, w0
  41a6e8:	stur	w8, [x29, #-28]
  41a6ec:	ldur	x0, [x29, #-8]
  41a6f0:	ldur	x1, [x29, #-24]
  41a6f4:	ldur	q0, [x29, #-64]
  41a6f8:	ldur	q1, [x29, #-48]
  41a6fc:	stur	q1, [x29, #-112]
  41a700:	stur	q0, [x29, #-128]
  41a704:	sub	x2, x29, #0x80
  41a708:	bl	402a40 <vfprintf@plt>
  41a70c:	ldur	w8, [x29, #-28]
  41a710:	add	w8, w8, w0
  41a714:	stur	w8, [x29, #-28]
  41a718:	ldur	x0, [x29, #-8]
  41a71c:	ldr	x9, [sp, #8]
  41a720:	ldr	x2, [x9, #112]
  41a724:	ldr	x1, [sp]
  41a728:	bl	402ab0 <fprintf@plt>
  41a72c:	ldur	w8, [x29, #-28]
  41a730:	add	w8, w8, w0
  41a734:	stur	w8, [x29, #-28]
  41a738:	b	41a73c <ferror@plt+0x17c4c>
  41a73c:	ldur	w0, [x29, #-28]
  41a740:	ldr	x28, [sp, #352]
  41a744:	ldp	x29, x30, [sp, #336]
  41a748:	add	sp, sp, #0x170
  41a74c:	ret
  41a750:	sub	sp, sp, #0x10
  41a754:	strb	w0, [sp, #11]
  41a758:	ldrb	w8, [sp, #11]
  41a75c:	cmp	w8, #0x2
  41a760:	str	w8, [sp, #4]
  41a764:	b.eq	41a77c <ferror@plt+0x17c8c>  // b.none
  41a768:	b	41a76c <ferror@plt+0x17c7c>
  41a76c:	ldr	w8, [sp, #4]
  41a770:	cmp	w8, #0xa
  41a774:	b.eq	41a788 <ferror@plt+0x17c98>  // b.none
  41a778:	b	41a794 <ferror@plt+0x17ca4>
  41a77c:	mov	w8, #0x2                   	// #2
  41a780:	str	w8, [sp, #12]
  41a784:	b	41a79c <ferror@plt+0x17cac>
  41a788:	mov	w8, #0x3                   	// #3
  41a78c:	str	w8, [sp, #12]
  41a790:	b	41a79c <ferror@plt+0x17cac>
  41a794:	mov	w8, #0x6                   	// #6
  41a798:	str	w8, [sp, #12]
  41a79c:	ldr	w0, [sp, #12]
  41a7a0:	add	sp, sp, #0x10
  41a7a4:	ret
  41a7a8:	sub	sp, sp, #0x10
  41a7ac:	strb	w0, [sp, #11]
  41a7b0:	ldrb	w8, [sp, #11]
  41a7b4:	cmp	w8, #0x2
  41a7b8:	str	w8, [sp, #4]
  41a7bc:	b.eq	41a7e8 <ferror@plt+0x17cf8>  // b.none
  41a7c0:	b	41a7c4 <ferror@plt+0x17cd4>
  41a7c4:	ldr	w8, [sp, #4]
  41a7c8:	cmp	w8, #0x6
  41a7cc:	cset	w9, eq  // eq = none
  41a7d0:	eor	w9, w9, #0x1
  41a7d4:	tbnz	w9, #0, 41a7f4 <ferror@plt+0x17d04>
  41a7d8:	b	41a7dc <ferror@plt+0x17cec>
  41a7dc:	mov	w8, #0x4                   	// #4
  41a7e0:	str	w8, [sp, #12]
  41a7e4:	b	41a7fc <ferror@plt+0x17d0c>
  41a7e8:	mov	w8, #0x5                   	// #5
  41a7ec:	str	w8, [sp, #12]
  41a7f0:	b	41a7fc <ferror@plt+0x17d0c>
  41a7f4:	mov	w8, #0x6                   	// #6
  41a7f8:	str	w8, [sp, #12]
  41a7fc:	ldr	w0, [sp, #12]
  41a800:	add	sp, sp, #0x10
  41a804:	ret
  41a808:	sub	sp, sp, #0x20
  41a80c:	stp	x29, x30, [sp, #16]
  41a810:	add	x29, sp, #0x10
  41a814:	adrp	x0, 423000 <ferror@plt+0x20510>
  41a818:	add	x0, x0, #0xfb9
  41a81c:	bl	402a80 <getenv@plt>
  41a820:	str	x0, [sp, #8]
  41a824:	ldr	x8, [sp, #8]
  41a828:	cbz	x8, 41a88c <ferror@plt+0x17d9c>
  41a82c:	ldr	x0, [sp, #8]
  41a830:	mov	w1, #0x3b                  	// #59
  41a834:	bl	402730 <strrchr@plt>
  41a838:	str	x0, [sp, #8]
  41a83c:	cbz	x0, 41a88c <ferror@plt+0x17d9c>
  41a840:	ldr	x8, [sp, #8]
  41a844:	ldrb	w9, [x8, #1]
  41a848:	cmp	w9, #0x30
  41a84c:	b.lt	41a860 <ferror@plt+0x17d70>  // b.tstop
  41a850:	ldr	x8, [sp, #8]
  41a854:	ldrb	w9, [x8, #1]
  41a858:	cmp	w9, #0x36
  41a85c:	b.le	41a870 <ferror@plt+0x17d80>
  41a860:	ldr	x8, [sp, #8]
  41a864:	ldrb	w9, [x8, #1]
  41a868:	cmp	w9, #0x38
  41a86c:	b.ne	41a88c <ferror@plt+0x17d9c>  // b.any
  41a870:	ldr	x8, [sp, #8]
  41a874:	ldrb	w9, [x8, #2]
  41a878:	cbnz	w9, 41a88c <ferror@plt+0x17d9c>
  41a87c:	adrp	x8, 440000 <stdin@@GLIBC_2.17+0x7168>
  41a880:	add	x8, x8, #0x734
  41a884:	mov	w9, #0x1                   	// #1
  41a888:	str	w9, [x8]
  41a88c:	ldp	x29, x30, [sp, #16]
  41a890:	add	sp, sp, #0x20
  41a894:	ret
  41a898:	sub	sp, sp, #0x40
  41a89c:	stp	x29, x30, [sp, #48]
  41a8a0:	add	x29, sp, #0x30
  41a8a4:	stur	w0, [x29, #-12]
  41a8a8:	str	x1, [sp, #24]
  41a8ac:	str	x2, [sp, #16]
  41a8b0:	str	x3, [sp, #8]
  41a8b4:	ldur	w8, [x29, #-12]
  41a8b8:	cmp	w8, #0x1c
  41a8bc:	cset	w8, eq  // eq = none
  41a8c0:	eor	w8, w8, #0x1
  41a8c4:	tbnz	w8, #0, 41a8ec <ferror@plt+0x17dfc>
  41a8c8:	b	41a8cc <ferror@plt+0x17ddc>
  41a8cc:	bl	402a70 <__errno_location@plt>
  41a8d0:	str	wzr, [x0]
  41a8d4:	ldr	x0, [sp, #24]
  41a8d8:	ldr	x1, [sp, #16]
  41a8dc:	ldr	x2, [sp, #8]
  41a8e0:	bl	41a910 <ferror@plt+0x17e20>
  41a8e4:	stur	x0, [x29, #-8]
  41a8e8:	b	41a900 <ferror@plt+0x17e10>
  41a8ec:	bl	402a70 <__errno_location@plt>
  41a8f0:	mov	w8, #0x61                  	// #97
  41a8f4:	str	w8, [x0]
  41a8f8:	mov	x8, xzr
  41a8fc:	stur	x8, [x29, #-8]
  41a900:	ldur	x0, [x29, #-8]
  41a904:	ldp	x29, x30, [sp, #48]
  41a908:	add	sp, sp, #0x40
  41a90c:	ret
  41a910:	sub	sp, sp, #0x50
  41a914:	stp	x29, x30, [sp, #64]
  41a918:	add	x29, sp, #0x40
  41a91c:	stur	x0, [x29, #-16]
  41a920:	stur	x1, [x29, #-24]
  41a924:	str	x2, [sp, #32]
  41a928:	ldr	x8, [sp, #32]
  41a92c:	str	x8, [sp, #24]
  41a930:	ldur	x8, [x29, #-24]
  41a934:	str	x8, [sp, #16]
  41a938:	str	wzr, [sp, #12]
  41a93c:	ldur	x8, [x29, #-16]
  41a940:	ldrsw	x9, [sp, #12]
  41a944:	mov	w10, w9
  41a948:	add	w10, w10, #0x1
  41a94c:	str	w10, [sp, #12]
  41a950:	ldr	w0, [x8, x9, lsl #2]
  41a954:	bl	4024b0 <ntohl@plt>
  41a958:	str	w0, [sp, #8]
  41a95c:	ldr	w10, [sp, #8]
  41a960:	and	w10, w10, #0xfffff000
  41a964:	lsr	w10, w10, #12
  41a968:	str	w10, [sp, #4]
  41a96c:	ldr	x0, [sp, #16]
  41a970:	ldr	x1, [sp, #24]
  41a974:	ldr	w3, [sp, #4]
  41a978:	adrp	x2, 422000 <ferror@plt+0x1f510>
  41a97c:	add	x2, x2, #0xe1b
  41a980:	bl	402560 <snprintf@plt>
  41a984:	str	w0, [sp]
  41a988:	ldrsw	x8, [sp]
  41a98c:	ldr	x9, [sp, #24]
  41a990:	cmp	x8, x9
  41a994:	b.cc	41a99c <ferror@plt+0x17eac>  // b.lo, b.ul, b.last
  41a998:	b	41aa04 <ferror@plt+0x17f14>
  41a99c:	ldr	w8, [sp, #8]
  41a9a0:	and	w8, w8, #0x100
  41a9a4:	cbz	w8, 41a9b4 <ferror@plt+0x17ec4>
  41a9a8:	ldur	x8, [x29, #-24]
  41a9ac:	stur	x8, [x29, #-8]
  41a9b0:	b	41aa18 <ferror@plt+0x17f28>
  41a9b4:	ldrsw	x8, [sp]
  41a9b8:	ldr	x9, [sp, #16]
  41a9bc:	add	x8, x9, x8
  41a9c0:	str	x8, [sp, #16]
  41a9c4:	ldrsw	x8, [sp]
  41a9c8:	ldr	x9, [sp, #24]
  41a9cc:	subs	x8, x9, x8
  41a9d0:	str	x8, [sp, #24]
  41a9d4:	ldr	x8, [sp, #24]
  41a9d8:	cbz	x8, 41aa00 <ferror@plt+0x17f10>
  41a9dc:	ldr	x8, [sp, #16]
  41a9e0:	mov	w9, #0x2f                  	// #47
  41a9e4:	strb	w9, [x8]
  41a9e8:	ldr	x8, [sp, #16]
  41a9ec:	add	x8, x8, #0x1
  41a9f0:	str	x8, [sp, #16]
  41a9f4:	ldr	x8, [sp, #24]
  41a9f8:	subs	x8, x8, #0x1
  41a9fc:	str	x8, [sp, #24]
  41aa00:	b	41a93c <ferror@plt+0x17e4c>
  41aa04:	bl	402a70 <__errno_location@plt>
  41aa08:	mov	w8, #0xfffffff9            	// #-7
  41aa0c:	str	w8, [x0]
  41aa10:	mov	x9, xzr
  41aa14:	stur	x9, [x29, #-8]
  41aa18:	ldur	x0, [x29, #-8]
  41aa1c:	ldp	x29, x30, [sp, #64]
  41aa20:	add	sp, sp, #0x50
  41aa24:	ret
  41aa28:	sub	sp, sp, #0x40
  41aa2c:	stp	x29, x30, [sp, #48]
  41aa30:	add	x29, sp, #0x30
  41aa34:	mov	x8, #0x4                   	// #4
  41aa38:	stur	w0, [x29, #-4]
  41aa3c:	stur	x1, [x29, #-16]
  41aa40:	str	x2, [sp, #24]
  41aa44:	str	x3, [sp, #16]
  41aa48:	ldr	x9, [sp, #16]
  41aa4c:	udiv	x8, x9, x8
  41aa50:	str	w8, [sp, #12]
  41aa54:	ldur	w8, [x29, #-4]
  41aa58:	cmp	w8, #0x1c
  41aa5c:	cset	w8, eq  // eq = none
  41aa60:	eor	w8, w8, #0x1
  41aa64:	tbnz	w8, #0, 41aa8c <ferror@plt+0x17f9c>
  41aa68:	b	41aa6c <ferror@plt+0x17f7c>
  41aa6c:	bl	402a70 <__errno_location@plt>
  41aa70:	str	wzr, [x0]
  41aa74:	ldur	x0, [x29, #-16]
  41aa78:	ldr	x1, [sp, #24]
  41aa7c:	ldr	w2, [sp, #12]
  41aa80:	bl	41aab0 <ferror@plt+0x17fc0>
  41aa84:	str	w0, [sp, #8]
  41aa88:	b	41aaa0 <ferror@plt+0x17fb0>
  41aa8c:	bl	402a70 <__errno_location@plt>
  41aa90:	mov	w8, #0x61                  	// #97
  41aa94:	str	w8, [x0]
  41aa98:	mov	w8, #0xffffffff            	// #-1
  41aa9c:	str	w8, [sp, #8]
  41aaa0:	ldr	w0, [sp, #8]
  41aaa4:	ldp	x29, x30, [sp, #48]
  41aaa8:	add	sp, sp, #0x40
  41aaac:	ret
  41aab0:	sub	sp, sp, #0x50
  41aab4:	stp	x29, x30, [sp, #64]
  41aab8:	add	x29, sp, #0x40
  41aabc:	stur	x0, [x29, #-16]
  41aac0:	stur	x1, [x29, #-24]
  41aac4:	stur	w2, [x29, #-28]
  41aac8:	str	wzr, [sp, #20]
  41aacc:	ldr	w8, [sp, #20]
  41aad0:	ldur	w9, [x29, #-28]
  41aad4:	cmp	w8, w9
  41aad8:	b.cs	41aba8 <ferror@plt+0x180b8>  // b.hs, b.nlast
  41aadc:	ldur	x0, [x29, #-16]
  41aae0:	add	x1, sp, #0x18
  41aae4:	mov	w8, wzr
  41aae8:	mov	w2, w8
  41aaec:	bl	4023d0 <strtoul@plt>
  41aaf0:	str	x0, [sp, #8]
  41aaf4:	ldr	x9, [sp, #8]
  41aaf8:	cmp	x9, #0x100, lsl #12
  41aafc:	b.cc	41ab08 <ferror@plt+0x18018>  // b.lo, b.ul, b.last
  41ab00:	stur	wzr, [x29, #-4]
  41ab04:	b	41abc4 <ferror@plt+0x180d4>
  41ab08:	ldr	x8, [sp, #24]
  41ab0c:	ldur	x9, [x29, #-16]
  41ab10:	cmp	x8, x9
  41ab14:	b.ne	41ab20 <ferror@plt+0x18030>  // b.any
  41ab18:	stur	wzr, [x29, #-4]
  41ab1c:	b	41abc4 <ferror@plt+0x180d4>
  41ab20:	ldr	x8, [sp, #8]
  41ab24:	lsl	x8, x8, #12
  41ab28:	mov	w0, w8
  41ab2c:	bl	402440 <htonl@plt>
  41ab30:	ldur	x9, [x29, #-24]
  41ab34:	str	w0, [x9]
  41ab38:	ldr	x9, [sp, #24]
  41ab3c:	ldrb	w8, [x9]
  41ab40:	cbnz	w8, 41ab68 <ferror@plt+0x18078>
  41ab44:	mov	w0, #0x100                 	// #256
  41ab48:	bl	402440 <htonl@plt>
  41ab4c:	ldur	x8, [x29, #-24]
  41ab50:	ldr	w9, [x8]
  41ab54:	orr	w9, w9, w0
  41ab58:	str	w9, [x8]
  41ab5c:	mov	w9, #0x1                   	// #1
  41ab60:	stur	w9, [x29, #-4]
  41ab64:	b	41abc4 <ferror@plt+0x180d4>
  41ab68:	ldr	x8, [sp, #24]
  41ab6c:	ldrb	w9, [x8]
  41ab70:	cmp	w9, #0x2f
  41ab74:	b.eq	41ab80 <ferror@plt+0x18090>  // b.none
  41ab78:	stur	wzr, [x29, #-4]
  41ab7c:	b	41abc4 <ferror@plt+0x180d4>
  41ab80:	ldr	x8, [sp, #24]
  41ab84:	add	x8, x8, #0x1
  41ab88:	stur	x8, [x29, #-16]
  41ab8c:	ldur	x8, [x29, #-24]
  41ab90:	add	x8, x8, #0x4
  41ab94:	stur	x8, [x29, #-24]
  41ab98:	ldr	w8, [sp, #20]
  41ab9c:	add	w8, w8, #0x1
  41aba0:	str	w8, [sp, #20]
  41aba4:	b	41aacc <ferror@plt+0x17fdc>
  41aba8:	adrp	x8, 434000 <ferror@plt+0x31510>
  41abac:	ldr	x8, [x8, #3984]
  41abb0:	ldr	x0, [x8]
  41abb4:	adrp	x1, 424000 <ferror@plt+0x21510>
  41abb8:	add	x1, x1, #0x2a
  41abbc:	bl	402ab0 <fprintf@plt>
  41abc0:	stur	wzr, [x29, #-4]
  41abc4:	ldur	w0, [x29, #-4]
  41abc8:	ldp	x29, x30, [sp, #64]
  41abcc:	add	sp, sp, #0x50
  41abd0:	ret
  41abd4:	sub	sp, sp, #0x20
  41abd8:	stp	x29, x30, [sp, #16]
  41abdc:	add	x29, sp, #0x10
  41abe0:	mov	x8, #0x10                  	// #16
  41abe4:	str	x0, [sp, #8]
  41abe8:	mov	x0, x8
  41abec:	bl	4025e0 <malloc@plt>
  41abf0:	str	x0, [sp]
  41abf4:	ldr	x8, [sp]
  41abf8:	cbz	x8, 41ac24 <ferror@plt+0x18134>
  41abfc:	ldr	x8, [sp, #8]
  41ac00:	ldr	x9, [sp]
  41ac04:	str	x8, [x9]
  41ac08:	ldr	x8, [sp]
  41ac0c:	str	wzr, [x8, #8]
  41ac10:	ldr	x8, [sp]
  41ac14:	mov	w10, #0x0                   	// #0
  41ac18:	strb	w10, [x8, #12]
  41ac1c:	ldr	x8, [sp]
  41ac20:	strb	w10, [x8, #13]
  41ac24:	ldr	x0, [sp]
  41ac28:	ldp	x29, x30, [sp, #16]
  41ac2c:	add	sp, sp, #0x20
  41ac30:	ret
  41ac34:	sub	sp, sp, #0x20
  41ac38:	stp	x29, x30, [sp, #16]
  41ac3c:	add	x29, sp, #0x10
  41ac40:	str	x0, [sp, #8]
  41ac44:	ldr	x8, [sp, #8]
  41ac48:	ldr	x8, [x8]
  41ac4c:	str	x8, [sp]
  41ac50:	ldr	x8, [sp]
  41ac54:	ldr	w9, [x8, #8]
  41ac58:	cbnz	w9, 41ac60 <ferror@plt+0x18170>
  41ac5c:	b	41ac80 <ferror@plt+0x18190>
  41ac60:	adrp	x0, 424000 <ferror@plt+0x21510>
  41ac64:	add	x0, x0, #0x43
  41ac68:	adrp	x1, 424000 <ferror@plt+0x21510>
  41ac6c:	add	x1, x1, #0x54
  41ac70:	mov	w2, #0x6e                  	// #110
  41ac74:	adrp	x3, 424000 <ferror@plt+0x21510>
  41ac78:	add	x3, x3, #0x62
  41ac7c:	bl	402a60 <__assert_fail@plt>
  41ac80:	ldr	x8, [sp]
  41ac84:	ldr	x1, [x8]
  41ac88:	adrp	x0, 424000 <ferror@plt+0x21510>
  41ac8c:	add	x0, x0, #0x45a
  41ac90:	bl	4023f0 <fputs@plt>
  41ac94:	ldr	x8, [sp]
  41ac98:	ldr	x8, [x8]
  41ac9c:	mov	x0, x8
  41aca0:	bl	4028f0 <fflush@plt>
  41aca4:	ldr	x8, [sp]
  41aca8:	mov	x0, x8
  41acac:	bl	402850 <free@plt>
  41acb0:	ldr	x8, [sp, #8]
  41acb4:	mov	x9, xzr
  41acb8:	str	x9, [x8]
  41acbc:	ldp	x29, x30, [sp, #16]
  41acc0:	add	sp, sp, #0x20
  41acc4:	ret
  41acc8:	sub	sp, sp, #0x10
  41accc:	str	x0, [sp, #8]
  41acd0:	mov	w8, #0x1                   	// #1
  41acd4:	and	w8, w1, w8
  41acd8:	strb	w8, [sp, #7]
  41acdc:	ldrb	w8, [sp, #7]
  41ace0:	ldr	x9, [sp, #8]
  41ace4:	and	w8, w8, #0x1
  41ace8:	strb	w8, [x9, #12]
  41acec:	add	sp, sp, #0x10
  41acf0:	ret
  41acf4:	sub	sp, sp, #0x30
  41acf8:	stp	x29, x30, [sp, #32]
  41acfc:	add	x29, sp, #0x20
  41ad00:	mov	w8, #0x0                   	// #0
  41ad04:	mov	w9, #0x3a                  	// #58
  41ad08:	stur	x0, [x29, #-8]
  41ad0c:	str	x1, [sp, #16]
  41ad10:	ldur	x0, [x29, #-8]
  41ad14:	str	w8, [sp, #12]
  41ad18:	str	w9, [sp, #8]
  41ad1c:	bl	41ad7c <ferror@plt+0x1828c>
  41ad20:	ldur	x0, [x29, #-8]
  41ad24:	bl	41adc4 <ferror@plt+0x182d4>
  41ad28:	ldur	x10, [x29, #-8]
  41ad2c:	ldr	w8, [sp, #12]
  41ad30:	strb	w8, [x10, #13]
  41ad34:	ldur	x0, [x29, #-8]
  41ad38:	ldr	x1, [sp, #16]
  41ad3c:	bl	41ae0c <ferror@plt+0x1831c>
  41ad40:	ldur	x10, [x29, #-8]
  41ad44:	ldr	x1, [x10]
  41ad48:	ldr	w0, [sp, #8]
  41ad4c:	bl	402510 <putc@plt>
  41ad50:	ldur	x10, [x29, #-8]
  41ad54:	ldrb	w8, [x10, #12]
  41ad58:	tbnz	w8, #0, 41ad60 <ferror@plt+0x18270>
  41ad5c:	b	41ad70 <ferror@plt+0x18280>
  41ad60:	ldur	x8, [x29, #-8]
  41ad64:	ldr	x1, [x8]
  41ad68:	mov	w0, #0x20                  	// #32
  41ad6c:	bl	402510 <putc@plt>
  41ad70:	ldp	x29, x30, [sp, #32]
  41ad74:	add	sp, sp, #0x30
  41ad78:	ret
  41ad7c:	sub	sp, sp, #0x20
  41ad80:	stp	x29, x30, [sp, #16]
  41ad84:	add	x29, sp, #0x10
  41ad88:	str	x0, [sp, #8]
  41ad8c:	ldr	x8, [sp, #8]
  41ad90:	ldrb	w9, [x8, #13]
  41ad94:	cbz	w9, 41adac <ferror@plt+0x182bc>
  41ad98:	ldr	x8, [sp, #8]
  41ad9c:	ldrb	w0, [x8, #13]
  41ada0:	ldr	x8, [sp, #8]
  41ada4:	ldr	x1, [x8]
  41ada8:	bl	402510 <putc@plt>
  41adac:	ldr	x8, [sp, #8]
  41adb0:	mov	w9, #0x2c                  	// #44
  41adb4:	strb	w9, [x8, #13]
  41adb8:	ldp	x29, x30, [sp, #16]
  41adbc:	add	sp, sp, #0x20
  41adc0:	ret
  41adc4:	sub	sp, sp, #0x20
  41adc8:	stp	x29, x30, [sp, #16]
  41adcc:	add	x29, sp, #0x10
  41add0:	str	x0, [sp, #8]
  41add4:	ldr	x8, [sp, #8]
  41add8:	ldrb	w9, [x8, #12]
  41addc:	tbnz	w9, #0, 41ade4 <ferror@plt+0x182f4>
  41ade0:	b	41ae00 <ferror@plt+0x18310>
  41ade4:	ldr	x8, [sp, #8]
  41ade8:	ldr	x1, [x8]
  41adec:	mov	w0, #0xa                   	// #10
  41adf0:	bl	402510 <putc@plt>
  41adf4:	ldr	x8, [sp, #8]
  41adf8:	mov	x0, x8
  41adfc:	bl	41b860 <ferror@plt+0x18d70>
  41ae00:	ldp	x29, x30, [sp, #16]
  41ae04:	add	sp, sp, #0x20
  41ae08:	ret
  41ae0c:	sub	sp, sp, #0x30
  41ae10:	stp	x29, x30, [sp, #32]
  41ae14:	add	x29, sp, #0x20
  41ae18:	mov	w8, #0x22                  	// #34
  41ae1c:	stur	x0, [x29, #-8]
  41ae20:	str	x1, [sp, #16]
  41ae24:	ldur	x9, [x29, #-8]
  41ae28:	ldr	x1, [x9]
  41ae2c:	mov	w0, w8
  41ae30:	bl	402510 <putc@plt>
  41ae34:	ldr	x8, [sp, #16]
  41ae38:	ldrb	w9, [x8]
  41ae3c:	cbz	w9, 41afac <ferror@plt+0x184bc>
  41ae40:	ldr	x8, [sp, #16]
  41ae44:	ldrb	w9, [x8]
  41ae48:	cmp	w9, #0x8
  41ae4c:	str	w9, [sp, #12]
  41ae50:	b.eq	41af28 <ferror@plt+0x18438>  // b.none
  41ae54:	b	41ae58 <ferror@plt+0x18368>
  41ae58:	ldr	w8, [sp, #12]
  41ae5c:	cmp	w8, #0x9
  41ae60:	b.eq	41aec8 <ferror@plt+0x183d8>  // b.none
  41ae64:	b	41ae68 <ferror@plt+0x18378>
  41ae68:	ldr	w8, [sp, #12]
  41ae6c:	cmp	w8, #0xa
  41ae70:	b.eq	41aee0 <ferror@plt+0x183f0>  // b.none
  41ae74:	b	41ae78 <ferror@plt+0x18388>
  41ae78:	ldr	w8, [sp, #12]
  41ae7c:	cmp	w8, #0xc
  41ae80:	b.eq	41af10 <ferror@plt+0x18420>  // b.none
  41ae84:	b	41ae88 <ferror@plt+0x18398>
  41ae88:	ldr	w8, [sp, #12]
  41ae8c:	cmp	w8, #0xd
  41ae90:	b.eq	41aef8 <ferror@plt+0x18408>  // b.none
  41ae94:	b	41ae98 <ferror@plt+0x183a8>
  41ae98:	ldr	w8, [sp, #12]
  41ae9c:	cmp	w8, #0x22
  41aea0:	b.eq	41af58 <ferror@plt+0x18468>  // b.none
  41aea4:	b	41aea8 <ferror@plt+0x183b8>
  41aea8:	ldr	w8, [sp, #12]
  41aeac:	cmp	w8, #0x27
  41aeb0:	b.eq	41af70 <ferror@plt+0x18480>  // b.none
  41aeb4:	b	41aeb8 <ferror@plt+0x183c8>
  41aeb8:	ldr	w8, [sp, #12]
  41aebc:	cmp	w8, #0x5c
  41aec0:	b.eq	41af40 <ferror@plt+0x18450>  // b.none
  41aec4:	b	41af88 <ferror@plt+0x18498>
  41aec8:	ldur	x8, [x29, #-8]
  41aecc:	ldr	x1, [x8]
  41aed0:	adrp	x0, 424000 <ferror@plt+0x21510>
  41aed4:	add	x0, x0, #0xa1
  41aed8:	bl	4023f0 <fputs@plt>
  41aedc:	b	41af9c <ferror@plt+0x184ac>
  41aee0:	ldur	x8, [x29, #-8]
  41aee4:	ldr	x1, [x8]
  41aee8:	adrp	x0, 424000 <ferror@plt+0x21510>
  41aeec:	add	x0, x0, #0xa4
  41aef0:	bl	4023f0 <fputs@plt>
  41aef4:	b	41af9c <ferror@plt+0x184ac>
  41aef8:	ldur	x8, [x29, #-8]
  41aefc:	ldr	x1, [x8]
  41af00:	adrp	x0, 424000 <ferror@plt+0x21510>
  41af04:	add	x0, x0, #0xa7
  41af08:	bl	4023f0 <fputs@plt>
  41af0c:	b	41af9c <ferror@plt+0x184ac>
  41af10:	ldur	x8, [x29, #-8]
  41af14:	ldr	x1, [x8]
  41af18:	adrp	x0, 424000 <ferror@plt+0x21510>
  41af1c:	add	x0, x0, #0xaa
  41af20:	bl	4023f0 <fputs@plt>
  41af24:	b	41af9c <ferror@plt+0x184ac>
  41af28:	ldur	x8, [x29, #-8]
  41af2c:	ldr	x1, [x8]
  41af30:	adrp	x0, 424000 <ferror@plt+0x21510>
  41af34:	add	x0, x0, #0xad
  41af38:	bl	4023f0 <fputs@plt>
  41af3c:	b	41af9c <ferror@plt+0x184ac>
  41af40:	ldur	x8, [x29, #-8]
  41af44:	ldr	x1, [x8]
  41af48:	adrp	x0, 424000 <ferror@plt+0x21510>
  41af4c:	add	x0, x0, #0xb0
  41af50:	bl	4023f0 <fputs@plt>
  41af54:	b	41af9c <ferror@plt+0x184ac>
  41af58:	ldur	x8, [x29, #-8]
  41af5c:	ldr	x1, [x8]
  41af60:	adrp	x0, 424000 <ferror@plt+0x21510>
  41af64:	add	x0, x0, #0xb3
  41af68:	bl	4023f0 <fputs@plt>
  41af6c:	b	41af9c <ferror@plt+0x184ac>
  41af70:	ldur	x8, [x29, #-8]
  41af74:	ldr	x1, [x8]
  41af78:	adrp	x0, 424000 <ferror@plt+0x21510>
  41af7c:	add	x0, x0, #0xb6
  41af80:	bl	4023f0 <fputs@plt>
  41af84:	b	41af9c <ferror@plt+0x184ac>
  41af88:	ldr	x8, [sp, #16]
  41af8c:	ldrb	w0, [x8]
  41af90:	ldur	x8, [x29, #-8]
  41af94:	ldr	x1, [x8]
  41af98:	bl	402510 <putc@plt>
  41af9c:	ldr	x8, [sp, #16]
  41afa0:	add	x8, x8, #0x1
  41afa4:	str	x8, [sp, #16]
  41afa8:	b	41ae34 <ferror@plt+0x18344>
  41afac:	ldur	x8, [x29, #-8]
  41afb0:	ldr	x1, [x8]
  41afb4:	mov	w0, #0x22                  	// #34
  41afb8:	bl	402510 <putc@plt>
  41afbc:	ldp	x29, x30, [sp, #32]
  41afc0:	add	sp, sp, #0x30
  41afc4:	ret
  41afc8:	sub	sp, sp, #0x120
  41afcc:	stp	x29, x30, [sp, #256]
  41afd0:	str	x28, [sp, #272]
  41afd4:	add	x29, sp, #0x100
  41afd8:	str	q7, [sp, #112]
  41afdc:	str	q6, [sp, #96]
  41afe0:	str	q5, [sp, #80]
  41afe4:	str	q4, [sp, #64]
  41afe8:	str	q3, [sp, #48]
  41afec:	str	q2, [sp, #32]
  41aff0:	str	q1, [sp, #16]
  41aff4:	str	q0, [sp]
  41aff8:	str	x7, [sp, #168]
  41affc:	str	x6, [sp, #160]
  41b000:	str	x5, [sp, #152]
  41b004:	str	x4, [sp, #144]
  41b008:	str	x3, [sp, #136]
  41b00c:	str	x2, [sp, #128]
  41b010:	stur	x0, [x29, #-8]
  41b014:	stur	x1, [x29, #-16]
  41b018:	mov	w8, #0xffffff80            	// #-128
  41b01c:	stur	w8, [x29, #-20]
  41b020:	mov	w8, #0xffffffd0            	// #-48
  41b024:	stur	w8, [x29, #-24]
  41b028:	mov	x9, sp
  41b02c:	add	x9, x9, #0x80
  41b030:	stur	x9, [x29, #-32]
  41b034:	add	x9, sp, #0x80
  41b038:	add	x9, x9, #0x30
  41b03c:	stur	x9, [x29, #-40]
  41b040:	add	x9, x29, #0x20
  41b044:	stur	x9, [x29, #-48]
  41b048:	ldur	x0, [x29, #-8]
  41b04c:	bl	41ad7c <ferror@plt+0x1828c>
  41b050:	ldur	x9, [x29, #-8]
  41b054:	ldr	x0, [x9]
  41b058:	ldur	x1, [x29, #-16]
  41b05c:	ldur	q0, [x29, #-48]
  41b060:	ldur	q1, [x29, #-32]
  41b064:	stur	q1, [x29, #-64]
  41b068:	stur	q0, [x29, #-80]
  41b06c:	sub	x2, x29, #0x50
  41b070:	bl	402a40 <vfprintf@plt>
  41b074:	ldr	x28, [sp, #272]
  41b078:	ldp	x29, x30, [sp, #256]
  41b07c:	add	sp, sp, #0x120
  41b080:	ret
  41b084:	sub	sp, sp, #0x20
  41b088:	stp	x29, x30, [sp, #16]
  41b08c:	add	x29, sp, #0x10
  41b090:	mov	w1, #0x7b                  	// #123
  41b094:	str	x0, [sp, #8]
  41b098:	ldr	x0, [sp, #8]
  41b09c:	bl	41b0ac <ferror@plt+0x185bc>
  41b0a0:	ldp	x29, x30, [sp, #16]
  41b0a4:	add	sp, sp, #0x20
  41b0a8:	ret
  41b0ac:	sub	sp, sp, #0x20
  41b0b0:	stp	x29, x30, [sp, #16]
  41b0b4:	add	x29, sp, #0x10
  41b0b8:	mov	w8, #0x0                   	// #0
  41b0bc:	str	x0, [sp, #8]
  41b0c0:	str	w1, [sp, #4]
  41b0c4:	ldr	x0, [sp, #8]
  41b0c8:	str	w8, [sp]
  41b0cc:	bl	41ad7c <ferror@plt+0x1828c>
  41b0d0:	ldr	w0, [sp, #4]
  41b0d4:	ldr	x9, [sp, #8]
  41b0d8:	ldr	x1, [x9]
  41b0dc:	bl	402510 <putc@plt>
  41b0e0:	ldr	x9, [sp, #8]
  41b0e4:	ldr	w8, [x9, #8]
  41b0e8:	add	w8, w8, #0x1
  41b0ec:	str	w8, [x9, #8]
  41b0f0:	ldr	x9, [sp, #8]
  41b0f4:	ldr	w8, [sp]
  41b0f8:	strb	w8, [x9, #13]
  41b0fc:	ldp	x29, x30, [sp, #16]
  41b100:	add	sp, sp, #0x20
  41b104:	ret
  41b108:	sub	sp, sp, #0x20
  41b10c:	stp	x29, x30, [sp, #16]
  41b110:	add	x29, sp, #0x10
  41b114:	mov	w1, #0x7d                  	// #125
  41b118:	str	x0, [sp, #8]
  41b11c:	ldr	x0, [sp, #8]
  41b120:	bl	41b130 <ferror@plt+0x18640>
  41b124:	ldp	x29, x30, [sp, #16]
  41b128:	add	sp, sp, #0x20
  41b12c:	ret
  41b130:	sub	sp, sp, #0x20
  41b134:	stp	x29, x30, [sp, #16]
  41b138:	add	x29, sp, #0x10
  41b13c:	str	x0, [sp, #8]
  41b140:	str	w1, [sp, #4]
  41b144:	ldr	x8, [sp, #8]
  41b148:	ldr	w9, [x8, #8]
  41b14c:	cmp	w9, #0x0
  41b150:	cset	w9, ls  // ls = plast
  41b154:	tbnz	w9, #0, 41b15c <ferror@plt+0x1866c>
  41b158:	b	41b17c <ferror@plt+0x1868c>
  41b15c:	adrp	x0, 424000 <ferror@plt+0x21510>
  41b160:	add	x0, x0, #0xb9
  41b164:	adrp	x1, 424000 <ferror@plt+0x21510>
  41b168:	add	x1, x1, #0x54
  41b16c:	mov	w2, #0x85                  	// #133
  41b170:	adrp	x3, 424000 <ferror@plt+0x21510>
  41b174:	add	x3, x3, #0xc9
  41b178:	bl	402a60 <__assert_fail@plt>
  41b17c:	ldr	x8, [sp, #8]
  41b180:	ldr	w9, [x8, #8]
  41b184:	subs	w9, w9, #0x1
  41b188:	str	w9, [x8, #8]
  41b18c:	ldr	x8, [sp, #8]
  41b190:	ldrb	w9, [x8, #13]
  41b194:	cbz	w9, 41b1a0 <ferror@plt+0x186b0>
  41b198:	ldr	x0, [sp, #8]
  41b19c:	bl	41adc4 <ferror@plt+0x182d4>
  41b1a0:	ldr	w0, [sp, #4]
  41b1a4:	ldr	x8, [sp, #8]
  41b1a8:	ldr	x1, [x8]
  41b1ac:	bl	402510 <putc@plt>
  41b1b0:	ldr	x8, [sp, #8]
  41b1b4:	mov	w9, #0x2c                  	// #44
  41b1b8:	strb	w9, [x8, #13]
  41b1bc:	ldp	x29, x30, [sp, #16]
  41b1c0:	add	sp, sp, #0x20
  41b1c4:	ret
  41b1c8:	sub	sp, sp, #0x20
  41b1cc:	stp	x29, x30, [sp, #16]
  41b1d0:	add	x29, sp, #0x10
  41b1d4:	mov	w1, #0x5b                  	// #91
  41b1d8:	str	x0, [sp, #8]
  41b1dc:	ldr	x0, [sp, #8]
  41b1e0:	bl	41b0ac <ferror@plt+0x185bc>
  41b1e4:	ldr	x8, [sp, #8]
  41b1e8:	ldrb	w9, [x8, #12]
  41b1ec:	tbnz	w9, #0, 41b1f4 <ferror@plt+0x18704>
  41b1f0:	b	41b204 <ferror@plt+0x18714>
  41b1f4:	ldr	x8, [sp, #8]
  41b1f8:	ldr	x1, [x8]
  41b1fc:	mov	w0, #0x20                  	// #32
  41b200:	bl	402510 <putc@plt>
  41b204:	ldp	x29, x30, [sp, #16]
  41b208:	add	sp, sp, #0x20
  41b20c:	ret
  41b210:	sub	sp, sp, #0x20
  41b214:	stp	x29, x30, [sp, #16]
  41b218:	add	x29, sp, #0x10
  41b21c:	str	x0, [sp, #8]
  41b220:	ldr	x8, [sp, #8]
  41b224:	ldrb	w9, [x8, #12]
  41b228:	tbnz	w9, #0, 41b230 <ferror@plt+0x18740>
  41b22c:	b	41b24c <ferror@plt+0x1875c>
  41b230:	ldr	x8, [sp, #8]
  41b234:	ldrb	w9, [x8, #13]
  41b238:	cbz	w9, 41b24c <ferror@plt+0x1875c>
  41b23c:	ldr	x8, [sp, #8]
  41b240:	ldr	x1, [x8]
  41b244:	mov	w0, #0x20                  	// #32
  41b248:	bl	402510 <putc@plt>
  41b24c:	ldr	x8, [sp, #8]
  41b250:	mov	w9, #0x0                   	// #0
  41b254:	strb	w9, [x8, #13]
  41b258:	ldr	x0, [sp, #8]
  41b25c:	mov	w1, #0x5d                  	// #93
  41b260:	bl	41b130 <ferror@plt+0x18640>
  41b264:	ldp	x29, x30, [sp, #16]
  41b268:	add	sp, sp, #0x20
  41b26c:	ret
  41b270:	sub	sp, sp, #0x20
  41b274:	stp	x29, x30, [sp, #16]
  41b278:	add	x29, sp, #0x10
  41b27c:	str	x0, [sp, #8]
  41b280:	str	x1, [sp]
  41b284:	ldr	x0, [sp, #8]
  41b288:	bl	41ad7c <ferror@plt+0x1828c>
  41b28c:	ldr	x0, [sp, #8]
  41b290:	ldr	x1, [sp]
  41b294:	bl	41ae0c <ferror@plt+0x1831c>
  41b298:	ldp	x29, x30, [sp, #16]
  41b29c:	add	sp, sp, #0x20
  41b2a0:	ret
  41b2a4:	sub	sp, sp, #0x20
  41b2a8:	stp	x29, x30, [sp, #16]
  41b2ac:	add	x29, sp, #0x10
  41b2b0:	adrp	x8, 423000 <ferror@plt+0x20510>
  41b2b4:	add	x8, x8, #0xf83
  41b2b8:	adrp	x9, 423000 <ferror@plt+0x20510>
  41b2bc:	add	x9, x9, #0xf88
  41b2c0:	adrp	x10, 422000 <ferror@plt+0x1f510>
  41b2c4:	add	x10, x10, #0x455
  41b2c8:	str	x0, [sp, #8]
  41b2cc:	and	w11, w1, #0x1
  41b2d0:	strb	w11, [sp, #7]
  41b2d4:	ldr	x0, [sp, #8]
  41b2d8:	ldrb	w11, [sp, #7]
  41b2dc:	tst	w11, #0x1
  41b2e0:	csel	x2, x8, x9, ne  // ne = any
  41b2e4:	mov	x1, x10
  41b2e8:	bl	41afc8 <ferror@plt+0x184d8>
  41b2ec:	ldp	x29, x30, [sp, #16]
  41b2f0:	add	sp, sp, #0x20
  41b2f4:	ret
  41b2f8:	sub	sp, sp, #0x20
  41b2fc:	stp	x29, x30, [sp, #16]
  41b300:	add	x29, sp, #0x10
  41b304:	adrp	x1, 422000 <ferror@plt+0x1f510>
  41b308:	add	x1, x1, #0x335
  41b30c:	str	x0, [sp, #8]
  41b310:	ldr	x0, [sp, #8]
  41b314:	bl	41afc8 <ferror@plt+0x184d8>
  41b318:	ldp	x29, x30, [sp, #16]
  41b31c:	add	sp, sp, #0x20
  41b320:	ret
  41b324:	sub	sp, sp, #0x20
  41b328:	stp	x29, x30, [sp, #16]
  41b32c:	add	x29, sp, #0x10
  41b330:	adrp	x1, 422000 <ferror@plt+0x1f510>
  41b334:	add	x1, x1, #0x7c9
  41b338:	str	x0, [sp, #8]
  41b33c:	str	d0, [sp]
  41b340:	ldr	x0, [sp, #8]
  41b344:	ldr	d0, [sp]
  41b348:	bl	41afc8 <ferror@plt+0x184d8>
  41b34c:	ldp	x29, x30, [sp, #16]
  41b350:	add	sp, sp, #0x20
  41b354:	ret
  41b358:	sub	sp, sp, #0x20
  41b35c:	stp	x29, x30, [sp, #16]
  41b360:	add	x29, sp, #0x10
  41b364:	adrp	x8, 424000 <ferror@plt+0x21510>
  41b368:	add	x8, x8, #0x87
  41b36c:	str	x0, [sp, #8]
  41b370:	strb	w1, [sp, #7]
  41b374:	ldr	x0, [sp, #8]
  41b378:	ldrb	w2, [sp, #7]
  41b37c:	mov	x1, x8
  41b380:	bl	41afc8 <ferror@plt+0x184d8>
  41b384:	ldp	x29, x30, [sp, #16]
  41b388:	add	sp, sp, #0x20
  41b38c:	ret
  41b390:	sub	sp, sp, #0x20
  41b394:	stp	x29, x30, [sp, #16]
  41b398:	add	x29, sp, #0x10
  41b39c:	adrp	x8, 424000 <ferror@plt+0x21510>
  41b3a0:	add	x8, x8, #0x8c
  41b3a4:	str	x0, [sp, #8]
  41b3a8:	strh	w1, [sp, #6]
  41b3ac:	ldr	x0, [sp, #8]
  41b3b0:	ldrh	w2, [sp, #6]
  41b3b4:	mov	x1, x8
  41b3b8:	bl	41afc8 <ferror@plt+0x184d8>
  41b3bc:	ldp	x29, x30, [sp, #16]
  41b3c0:	add	sp, sp, #0x20
  41b3c4:	ret
  41b3c8:	sub	sp, sp, #0x20
  41b3cc:	stp	x29, x30, [sp, #16]
  41b3d0:	add	x29, sp, #0x10
  41b3d4:	adrp	x8, 422000 <ferror@plt+0x1f510>
  41b3d8:	add	x8, x8, #0xe1b
  41b3dc:	str	x0, [sp, #8]
  41b3e0:	str	w1, [sp, #4]
  41b3e4:	ldr	x0, [sp, #8]
  41b3e8:	ldr	w2, [sp, #4]
  41b3ec:	mov	x1, x8
  41b3f0:	bl	41afc8 <ferror@plt+0x184d8>
  41b3f4:	ldp	x29, x30, [sp, #16]
  41b3f8:	add	sp, sp, #0x20
  41b3fc:	ret
  41b400:	sub	sp, sp, #0x20
  41b404:	stp	x29, x30, [sp, #16]
  41b408:	add	x29, sp, #0x10
  41b40c:	adrp	x8, 424000 <ferror@plt+0x21510>
  41b410:	add	x8, x8, #0x90
  41b414:	str	x0, [sp, #8]
  41b418:	str	x1, [sp]
  41b41c:	ldr	x0, [sp, #8]
  41b420:	ldr	x2, [sp]
  41b424:	mov	x1, x8
  41b428:	bl	41afc8 <ferror@plt+0x184d8>
  41b42c:	ldp	x29, x30, [sp, #16]
  41b430:	add	sp, sp, #0x20
  41b434:	ret
  41b438:	sub	sp, sp, #0x20
  41b43c:	stp	x29, x30, [sp, #16]
  41b440:	add	x29, sp, #0x10
  41b444:	adrp	x8, 424000 <ferror@plt+0x21510>
  41b448:	add	x8, x8, #0x94
  41b44c:	str	x0, [sp, #8]
  41b450:	str	x1, [sp]
  41b454:	ldr	x0, [sp, #8]
  41b458:	ldr	x2, [sp]
  41b45c:	mov	x1, x8
  41b460:	bl	41afc8 <ferror@plt+0x184d8>
  41b464:	ldp	x29, x30, [sp, #16]
  41b468:	add	sp, sp, #0x20
  41b46c:	ret
  41b470:	sub	sp, sp, #0x20
  41b474:	stp	x29, x30, [sp, #16]
  41b478:	add	x29, sp, #0x10
  41b47c:	adrp	x8, 424000 <ferror@plt+0x21510>
  41b480:	add	x8, x8, #0x90
  41b484:	str	x0, [sp, #8]
  41b488:	str	x1, [sp]
  41b48c:	ldr	x0, [sp, #8]
  41b490:	ldr	x2, [sp]
  41b494:	mov	x1, x8
  41b498:	bl	41afc8 <ferror@plt+0x184d8>
  41b49c:	ldp	x29, x30, [sp, #16]
  41b4a0:	add	sp, sp, #0x20
  41b4a4:	ret
  41b4a8:	sub	sp, sp, #0x20
  41b4ac:	stp	x29, x30, [sp, #16]
  41b4b0:	add	x29, sp, #0x10
  41b4b4:	adrp	x8, 422000 <ferror@plt+0x1f510>
  41b4b8:	add	x8, x8, #0x853
  41b4bc:	str	x0, [sp, #8]
  41b4c0:	str	x1, [sp]
  41b4c4:	ldr	x0, [sp, #8]
  41b4c8:	ldr	x2, [sp]
  41b4cc:	mov	x1, x8
  41b4d0:	bl	41afc8 <ferror@plt+0x184d8>
  41b4d4:	ldp	x29, x30, [sp, #16]
  41b4d8:	add	sp, sp, #0x20
  41b4dc:	ret
  41b4e0:	sub	sp, sp, #0x20
  41b4e4:	stp	x29, x30, [sp, #16]
  41b4e8:	add	x29, sp, #0x10
  41b4ec:	adrp	x8, 422000 <ferror@plt+0x1f510>
  41b4f0:	add	x8, x8, #0x3ad
  41b4f4:	str	x0, [sp, #8]
  41b4f8:	str	w1, [sp, #4]
  41b4fc:	ldr	x0, [sp, #8]
  41b500:	ldr	w2, [sp, #4]
  41b504:	mov	x1, x8
  41b508:	bl	41afc8 <ferror@plt+0x184d8>
  41b50c:	ldp	x29, x30, [sp, #16]
  41b510:	add	sp, sp, #0x20
  41b514:	ret
  41b518:	sub	sp, sp, #0x20
  41b51c:	stp	x29, x30, [sp, #16]
  41b520:	add	x29, sp, #0x10
  41b524:	adrp	x8, 424000 <ferror@plt+0x21510>
  41b528:	add	x8, x8, #0x98
  41b52c:	str	x0, [sp, #8]
  41b530:	str	x1, [sp]
  41b534:	ldr	x0, [sp, #8]
  41b538:	ldr	x2, [sp]
  41b53c:	mov	x1, x8
  41b540:	bl	41afc8 <ferror@plt+0x184d8>
  41b544:	ldp	x29, x30, [sp, #16]
  41b548:	add	sp, sp, #0x20
  41b54c:	ret
  41b550:	sub	sp, sp, #0x30
  41b554:	stp	x29, x30, [sp, #32]
  41b558:	add	x29, sp, #0x20
  41b55c:	stur	x0, [x29, #-8]
  41b560:	str	x1, [sp, #16]
  41b564:	str	x2, [sp, #8]
  41b568:	ldur	x0, [x29, #-8]
  41b56c:	ldr	x1, [sp, #16]
  41b570:	bl	41acf4 <ferror@plt+0x18204>
  41b574:	ldur	x0, [x29, #-8]
  41b578:	ldr	x1, [sp, #8]
  41b57c:	bl	41b270 <ferror@plt+0x18780>
  41b580:	ldp	x29, x30, [sp, #32]
  41b584:	add	sp, sp, #0x30
  41b588:	ret
  41b58c:	sub	sp, sp, #0x30
  41b590:	stp	x29, x30, [sp, #32]
  41b594:	add	x29, sp, #0x20
  41b598:	stur	x0, [x29, #-8]
  41b59c:	str	x1, [sp, #16]
  41b5a0:	mov	w8, #0x1                   	// #1
  41b5a4:	and	w8, w2, w8
  41b5a8:	strb	w8, [sp, #15]
  41b5ac:	ldur	x0, [x29, #-8]
  41b5b0:	ldr	x1, [sp, #16]
  41b5b4:	bl	41acf4 <ferror@plt+0x18204>
  41b5b8:	ldur	x0, [x29, #-8]
  41b5bc:	ldrb	w8, [sp, #15]
  41b5c0:	and	w1, w8, #0x1
  41b5c4:	bl	41b2a4 <ferror@plt+0x187b4>
  41b5c8:	ldp	x29, x30, [sp, #32]
  41b5cc:	add	sp, sp, #0x30
  41b5d0:	ret
  41b5d4:	sub	sp, sp, #0x30
  41b5d8:	stp	x29, x30, [sp, #32]
  41b5dc:	add	x29, sp, #0x20
  41b5e0:	stur	x0, [x29, #-8]
  41b5e4:	str	x1, [sp, #16]
  41b5e8:	str	d0, [sp, #8]
  41b5ec:	ldur	x0, [x29, #-8]
  41b5f0:	ldr	x1, [sp, #16]
  41b5f4:	bl	41acf4 <ferror@plt+0x18204>
  41b5f8:	ldur	x0, [x29, #-8]
  41b5fc:	ldr	d0, [sp, #8]
  41b600:	bl	41b324 <ferror@plt+0x18834>
  41b604:	ldp	x29, x30, [sp, #32]
  41b608:	add	sp, sp, #0x30
  41b60c:	ret
  41b610:	sub	sp, sp, #0x30
  41b614:	stp	x29, x30, [sp, #32]
  41b618:	add	x29, sp, #0x20
  41b61c:	stur	x0, [x29, #-8]
  41b620:	str	x1, [sp, #16]
  41b624:	str	w2, [sp, #12]
  41b628:	ldur	x0, [x29, #-8]
  41b62c:	ldr	x1, [sp, #16]
  41b630:	bl	41acf4 <ferror@plt+0x18204>
  41b634:	ldur	x0, [x29, #-8]
  41b638:	ldr	w1, [sp, #12]
  41b63c:	bl	41b3c8 <ferror@plt+0x188d8>
  41b640:	ldp	x29, x30, [sp, #32]
  41b644:	add	sp, sp, #0x30
  41b648:	ret
  41b64c:	sub	sp, sp, #0x30
  41b650:	stp	x29, x30, [sp, #32]
  41b654:	add	x29, sp, #0x20
  41b658:	stur	x0, [x29, #-8]
  41b65c:	str	x1, [sp, #16]
  41b660:	str	x2, [sp, #8]
  41b664:	ldur	x0, [x29, #-8]
  41b668:	ldr	x1, [sp, #16]
  41b66c:	bl	41acf4 <ferror@plt+0x18204>
  41b670:	ldur	x0, [x29, #-8]
  41b674:	ldr	x1, [sp, #8]
  41b678:	bl	41b400 <ferror@plt+0x18910>
  41b67c:	ldp	x29, x30, [sp, #32]
  41b680:	add	sp, sp, #0x30
  41b684:	ret
  41b688:	sub	sp, sp, #0x30
  41b68c:	stp	x29, x30, [sp, #32]
  41b690:	add	x29, sp, #0x20
  41b694:	stur	x0, [x29, #-8]
  41b698:	str	x1, [sp, #16]
  41b69c:	str	x2, [sp, #8]
  41b6a0:	ldur	x0, [x29, #-8]
  41b6a4:	ldr	x1, [sp, #16]
  41b6a8:	bl	41acf4 <ferror@plt+0x18204>
  41b6ac:	ldur	x0, [x29, #-8]
  41b6b0:	ldr	x1, [sp, #8]
  41b6b4:	bl	41b438 <ferror@plt+0x18948>
  41b6b8:	ldp	x29, x30, [sp, #32]
  41b6bc:	add	sp, sp, #0x30
  41b6c0:	ret
  41b6c4:	sub	sp, sp, #0x30
  41b6c8:	stp	x29, x30, [sp, #32]
  41b6cc:	add	x29, sp, #0x20
  41b6d0:	stur	x0, [x29, #-8]
  41b6d4:	str	x1, [sp, #16]
  41b6d8:	strb	w2, [sp, #15]
  41b6dc:	ldur	x0, [x29, #-8]
  41b6e0:	ldr	x1, [sp, #16]
  41b6e4:	bl	41acf4 <ferror@plt+0x18204>
  41b6e8:	ldur	x0, [x29, #-8]
  41b6ec:	ldrb	w1, [sp, #15]
  41b6f0:	bl	41b358 <ferror@plt+0x18868>
  41b6f4:	ldp	x29, x30, [sp, #32]
  41b6f8:	add	sp, sp, #0x30
  41b6fc:	ret
  41b700:	sub	sp, sp, #0x30
  41b704:	stp	x29, x30, [sp, #32]
  41b708:	add	x29, sp, #0x20
  41b70c:	stur	x0, [x29, #-8]
  41b710:	str	x1, [sp, #16]
  41b714:	strh	w2, [sp, #14]
  41b718:	ldur	x0, [x29, #-8]
  41b71c:	ldr	x1, [sp, #16]
  41b720:	bl	41acf4 <ferror@plt+0x18204>
  41b724:	ldur	x0, [x29, #-8]
  41b728:	ldrh	w1, [sp, #14]
  41b72c:	bl	41b390 <ferror@plt+0x188a0>
  41b730:	ldp	x29, x30, [sp, #32]
  41b734:	add	sp, sp, #0x30
  41b738:	ret
  41b73c:	sub	sp, sp, #0x30
  41b740:	stp	x29, x30, [sp, #32]
  41b744:	add	x29, sp, #0x20
  41b748:	stur	x0, [x29, #-8]
  41b74c:	str	x1, [sp, #16]
  41b750:	str	x2, [sp, #8]
  41b754:	ldur	x0, [x29, #-8]
  41b758:	ldr	x1, [sp, #16]
  41b75c:	bl	41acf4 <ferror@plt+0x18204>
  41b760:	ldur	x0, [x29, #-8]
  41b764:	ldr	x1, [sp, #8]
  41b768:	bl	41b470 <ferror@plt+0x18980>
  41b76c:	ldp	x29, x30, [sp, #32]
  41b770:	add	sp, sp, #0x30
  41b774:	ret
  41b778:	sub	sp, sp, #0x30
  41b77c:	stp	x29, x30, [sp, #32]
  41b780:	add	x29, sp, #0x20
  41b784:	stur	x0, [x29, #-8]
  41b788:	str	x1, [sp, #16]
  41b78c:	str	x2, [sp, #8]
  41b790:	ldur	x0, [x29, #-8]
  41b794:	ldr	x1, [sp, #16]
  41b798:	bl	41acf4 <ferror@plt+0x18204>
  41b79c:	ldur	x0, [x29, #-8]
  41b7a0:	ldr	x1, [sp, #8]
  41b7a4:	bl	41b4a8 <ferror@plt+0x189b8>
  41b7a8:	ldp	x29, x30, [sp, #32]
  41b7ac:	add	sp, sp, #0x30
  41b7b0:	ret
  41b7b4:	sub	sp, sp, #0x30
  41b7b8:	stp	x29, x30, [sp, #32]
  41b7bc:	add	x29, sp, #0x20
  41b7c0:	stur	x0, [x29, #-8]
  41b7c4:	str	x1, [sp, #16]
  41b7c8:	str	w2, [sp, #12]
  41b7cc:	ldur	x0, [x29, #-8]
  41b7d0:	ldr	x1, [sp, #16]
  41b7d4:	bl	41acf4 <ferror@plt+0x18204>
  41b7d8:	ldur	x0, [x29, #-8]
  41b7dc:	ldr	w1, [sp, #12]
  41b7e0:	bl	41b4e0 <ferror@plt+0x189f0>
  41b7e4:	ldp	x29, x30, [sp, #32]
  41b7e8:	add	sp, sp, #0x30
  41b7ec:	ret
  41b7f0:	sub	sp, sp, #0x30
  41b7f4:	stp	x29, x30, [sp, #32]
  41b7f8:	add	x29, sp, #0x20
  41b7fc:	stur	x0, [x29, #-8]
  41b800:	str	x1, [sp, #16]
  41b804:	str	x2, [sp, #8]
  41b808:	ldur	x0, [x29, #-8]
  41b80c:	ldr	x1, [sp, #16]
  41b810:	bl	41acf4 <ferror@plt+0x18204>
  41b814:	ldur	x0, [x29, #-8]
  41b818:	ldr	x1, [sp, #8]
  41b81c:	bl	41b518 <ferror@plt+0x18a28>
  41b820:	ldp	x29, x30, [sp, #32]
  41b824:	add	sp, sp, #0x30
  41b828:	ret
  41b82c:	sub	sp, sp, #0x20
  41b830:	stp	x29, x30, [sp, #16]
  41b834:	add	x29, sp, #0x10
  41b838:	str	x0, [sp, #8]
  41b83c:	str	x1, [sp]
  41b840:	ldr	x0, [sp, #8]
  41b844:	ldr	x1, [sp]
  41b848:	bl	41acf4 <ferror@plt+0x18204>
  41b84c:	ldr	x0, [sp, #8]
  41b850:	bl	41b2f8 <ferror@plt+0x18808>
  41b854:	ldp	x29, x30, [sp, #16]
  41b858:	add	sp, sp, #0x20
  41b85c:	ret
  41b860:	sub	sp, sp, #0x20
  41b864:	stp	x29, x30, [sp, #16]
  41b868:	add	x29, sp, #0x10
  41b86c:	str	x0, [sp, #8]
  41b870:	str	wzr, [sp, #4]
  41b874:	ldr	w8, [sp, #4]
  41b878:	ldr	x9, [sp, #8]
  41b87c:	ldr	w10, [x9, #8]
  41b880:	cmp	w8, w10
  41b884:	b.cs	41b8ac <ferror@plt+0x18dbc>  // b.hs, b.nlast
  41b888:	ldr	x8, [sp, #8]
  41b88c:	ldr	x1, [x8]
  41b890:	adrp	x0, 424000 <ferror@plt+0x21510>
  41b894:	add	x0, x0, #0x9c
  41b898:	bl	4023f0 <fputs@plt>
  41b89c:	ldr	w8, [sp, #4]
  41b8a0:	add	w8, w8, #0x1
  41b8a4:	str	w8, [sp, #4]
  41b8a8:	b	41b874 <ferror@plt+0x18d84>
  41b8ac:	ldp	x29, x30, [sp, #16]
  41b8b0:	add	sp, sp, #0x20
  41b8b4:	ret
  41b8b8:	sub	sp, sp, #0x10
  41b8bc:	mov	w8, wzr
  41b8c0:	str	x0, [sp, #8]
  41b8c4:	str	x1, [sp]
  41b8c8:	mov	w0, w8
  41b8cc:	add	sp, sp, #0x10
  41b8d0:	ret
  41b8d4:	sub	sp, sp, #0x10
  41b8d8:	mov	w8, wzr
  41b8dc:	str	x0, [sp, #8]
  41b8e0:	str	w1, [sp, #4]
  41b8e4:	mov	w0, w8
  41b8e8:	add	sp, sp, #0x10
  41b8ec:	ret
  41b8f0:	sub	sp, sp, #0x20
  41b8f4:	stp	x29, x30, [sp, #16]
  41b8f8:	add	x29, sp, #0x10
  41b8fc:	mov	w8, #0x1                   	// #1
  41b900:	mov	w1, #0x10e                 	// #270
  41b904:	mov	w2, #0xc                   	// #12
  41b908:	mov	w4, #0x4                   	// #4
  41b90c:	add	x3, sp, #0x4
  41b910:	str	x0, [sp, #8]
  41b914:	str	w8, [sp, #4]
  41b918:	ldr	x9, [sp, #8]
  41b91c:	ldr	w0, [x9]
  41b920:	bl	4025f0 <setsockopt@plt>
  41b924:	cmp	w0, #0x0
  41b928:	cset	w8, ge  // ge = tcont
  41b92c:	tbnz	w8, #0, 41b934 <ferror@plt+0x18e44>
  41b930:	b	41b944 <ferror@plt+0x18e54>
  41b934:	ldr	x8, [sp, #8]
  41b938:	ldr	w9, [x8, #48]
  41b93c:	orr	w9, w9, #0x4
  41b940:	str	w9, [x8, #48]
  41b944:	ldp	x29, x30, [sp, #16]
  41b948:	add	sp, sp, #0x20
  41b94c:	ret
  41b950:	sub	sp, sp, #0x20
  41b954:	stp	x29, x30, [sp, #16]
  41b958:	add	x29, sp, #0x10
  41b95c:	mov	w8, #0x10e                 	// #270
  41b960:	mov	w2, #0x1                   	// #1
  41b964:	mov	w4, #0x4                   	// #4
  41b968:	add	x3, sp, #0x4
  41b96c:	str	x0, [sp, #8]
  41b970:	str	w1, [sp, #4]
  41b974:	ldr	x9, [sp, #8]
  41b978:	ldr	w0, [x9]
  41b97c:	mov	w1, w8
  41b980:	bl	4025f0 <setsockopt@plt>
  41b984:	ldp	x29, x30, [sp, #16]
  41b988:	add	sp, sp, #0x20
  41b98c:	ret
  41b990:	sub	sp, sp, #0x20
  41b994:	stp	x29, x30, [sp, #16]
  41b998:	add	x29, sp, #0x10
  41b99c:	str	x0, [sp, #8]
  41b9a0:	ldr	x8, [sp, #8]
  41b9a4:	ldr	w9, [x8]
  41b9a8:	cmp	w9, #0x0
  41b9ac:	cset	w9, lt  // lt = tstop
  41b9b0:	tbnz	w9, #0, 41b9cc <ferror@plt+0x18edc>
  41b9b4:	ldr	x8, [sp, #8]
  41b9b8:	ldr	w0, [x8]
  41b9bc:	bl	402720 <close@plt>
  41b9c0:	ldr	x8, [sp, #8]
  41b9c4:	mov	w9, #0xffffffff            	// #-1
  41b9c8:	str	w9, [x8]
  41b9cc:	ldp	x29, x30, [sp, #16]
  41b9d0:	add	sp, sp, #0x20
  41b9d4:	ret
  41b9d8:	sub	sp, sp, #0x50
  41b9dc:	stp	x29, x30, [sp, #64]
  41b9e0:	add	x29, sp, #0x40
  41b9e4:	mov	w8, #0x8000                	// #32768
  41b9e8:	mov	w9, #0x1                   	// #1
  41b9ec:	mov	x10, #0x38                  	// #56
  41b9f0:	mov	w11, #0x10                  	// #16
  41b9f4:	mov	w12, #0x3                   	// #3
  41b9f8:	movk	w12, #0x8, lsl #16
  41b9fc:	mov	w13, wzr
  41ba00:	stur	x0, [x29, #-16]
  41ba04:	stur	w1, [x29, #-20]
  41ba08:	stur	w2, [x29, #-24]
  41ba0c:	str	w8, [sp, #32]
  41ba10:	str	w9, [sp, #28]
  41ba14:	ldur	x0, [x29, #-16]
  41ba18:	mov	w1, w13
  41ba1c:	mov	x2, x10
  41ba20:	str	w11, [sp, #4]
  41ba24:	str	w12, [sp]
  41ba28:	bl	402660 <memset@plt>
  41ba2c:	ldur	w8, [x29, #-24]
  41ba30:	ldur	x10, [x29, #-16]
  41ba34:	str	w8, [x10, #36]
  41ba38:	ldur	w2, [x29, #-24]
  41ba3c:	ldr	w0, [sp, #4]
  41ba40:	ldr	w1, [sp]
  41ba44:	bl	4028e0 <socket@plt>
  41ba48:	ldur	x10, [x29, #-16]
  41ba4c:	str	w0, [x10]
  41ba50:	ldur	x10, [x29, #-16]
  41ba54:	ldr	w8, [x10]
  41ba58:	cmp	w8, #0x0
  41ba5c:	cset	w8, ge  // ge = tcont
  41ba60:	tbnz	w8, #0, 41ba7c <ferror@plt+0x18f8c>
  41ba64:	adrp	x0, 424000 <ferror@plt+0x21510>
  41ba68:	add	x0, x0, #0xee
  41ba6c:	bl	402420 <perror@plt>
  41ba70:	mov	w8, #0xffffffff            	// #-1
  41ba74:	stur	w8, [x29, #-4]
  41ba78:	b	41bc60 <ferror@plt+0x19170>
  41ba7c:	ldur	x8, [x29, #-16]
  41ba80:	ldr	w0, [x8]
  41ba84:	mov	w1, #0x1                   	// #1
  41ba88:	mov	w2, #0x7                   	// #7
  41ba8c:	add	x3, sp, #0x20
  41ba90:	mov	w4, #0x4                   	// #4
  41ba94:	bl	4025f0 <setsockopt@plt>
  41ba98:	cmp	w0, #0x0
  41ba9c:	cset	w9, ge  // ge = tcont
  41baa0:	tbnz	w9, #0, 41babc <ferror@plt+0x18fcc>
  41baa4:	adrp	x0, 424000 <ferror@plt+0x21510>
  41baa8:	add	x0, x0, #0x109
  41baac:	bl	402420 <perror@plt>
  41bab0:	mov	w8, #0xffffffff            	// #-1
  41bab4:	stur	w8, [x29, #-4]
  41bab8:	b	41bc60 <ferror@plt+0x19170>
  41babc:	ldur	x8, [x29, #-16]
  41bac0:	ldr	w0, [x8]
  41bac4:	mov	w1, #0x1                   	// #1
  41bac8:	mov	w2, #0x8                   	// #8
  41bacc:	adrp	x3, 434000 <ferror@plt+0x31510>
  41bad0:	ldr	x3, [x3, #4024]
  41bad4:	mov	w4, #0x4                   	// #4
  41bad8:	bl	4025f0 <setsockopt@plt>
  41badc:	cmp	w0, #0x0
  41bae0:	cset	w9, ge  // ge = tcont
  41bae4:	tbnz	w9, #0, 41bb00 <ferror@plt+0x19010>
  41bae8:	adrp	x0, 424000 <ferror@plt+0x21510>
  41baec:	add	x0, x0, #0x113
  41baf0:	bl	402420 <perror@plt>
  41baf4:	mov	w8, #0xffffffff            	// #-1
  41baf8:	stur	w8, [x29, #-4]
  41bafc:	b	41bc60 <ferror@plt+0x19170>
  41bb00:	ldur	x8, [x29, #-16]
  41bb04:	ldr	w0, [x8]
  41bb08:	mov	w1, #0x10e                 	// #270
  41bb0c:	mov	w2, #0xb                   	// #11
  41bb10:	add	x3, sp, #0x1c
  41bb14:	mov	w4, #0x4                   	// #4
  41bb18:	bl	4025f0 <setsockopt@plt>
  41bb1c:	ldur	x8, [x29, #-16]
  41bb20:	stur	xzr, [x8, #4]
  41bb24:	str	wzr, [x8, #12]
  41bb28:	ldur	x8, [x29, #-16]
  41bb2c:	mov	w9, #0x10                  	// #16
  41bb30:	strh	w9, [x8, #4]
  41bb34:	ldur	w9, [x29, #-20]
  41bb38:	ldur	x8, [x29, #-16]
  41bb3c:	str	w9, [x8, #12]
  41bb40:	ldur	x8, [x29, #-16]
  41bb44:	ldr	w9, [x8]
  41bb48:	ldur	x8, [x29, #-16]
  41bb4c:	add	x8, x8, #0x4
  41bb50:	str	x8, [sp, #16]
  41bb54:	ldr	x1, [sp, #16]
  41bb58:	mov	w0, w9
  41bb5c:	mov	w2, #0xc                   	// #12
  41bb60:	bl	4024a0 <bind@plt>
  41bb64:	cmp	w0, #0x0
  41bb68:	cset	w9, ge  // ge = tcont
  41bb6c:	tbnz	w9, #0, 41bb88 <ferror@plt+0x19098>
  41bb70:	adrp	x0, 424000 <ferror@plt+0x21510>
  41bb74:	add	x0, x0, #0x11d
  41bb78:	bl	402420 <perror@plt>
  41bb7c:	mov	w8, #0xffffffff            	// #-1
  41bb80:	stur	w8, [x29, #-4]
  41bb84:	b	41bc60 <ferror@plt+0x19170>
  41bb88:	sub	x2, x29, #0x1c
  41bb8c:	mov	w8, #0xc                   	// #12
  41bb90:	stur	w8, [x29, #-28]
  41bb94:	ldur	x9, [x29, #-16]
  41bb98:	ldr	w0, [x9]
  41bb9c:	ldur	x9, [x29, #-16]
  41bba0:	add	x9, x9, #0x4
  41bba4:	str	x9, [sp, #8]
  41bba8:	ldr	x1, [sp, #8]
  41bbac:	bl	402a90 <getsockname@plt>
  41bbb0:	cmp	w0, #0x0
  41bbb4:	cset	w8, ge  // ge = tcont
  41bbb8:	tbnz	w8, #0, 41bbd4 <ferror@plt+0x190e4>
  41bbbc:	adrp	x0, 424000 <ferror@plt+0x21510>
  41bbc0:	add	x0, x0, #0x138
  41bbc4:	bl	402420 <perror@plt>
  41bbc8:	mov	w8, #0xffffffff            	// #-1
  41bbcc:	stur	w8, [x29, #-4]
  41bbd0:	b	41bc60 <ferror@plt+0x19170>
  41bbd4:	ldur	w8, [x29, #-28]
  41bbd8:	mov	w9, w8
  41bbdc:	cmp	x9, #0xc
  41bbe0:	b.eq	41bc0c <ferror@plt+0x1911c>  // b.none
  41bbe4:	adrp	x8, 434000 <ferror@plt+0x31510>
  41bbe8:	ldr	x8, [x8, #3984]
  41bbec:	ldr	x0, [x8]
  41bbf0:	ldur	w2, [x29, #-28]
  41bbf4:	adrp	x1, 424000 <ferror@plt+0x21510>
  41bbf8:	add	x1, x1, #0x14b
  41bbfc:	bl	402ab0 <fprintf@plt>
  41bc00:	mov	w9, #0xffffffff            	// #-1
  41bc04:	stur	w9, [x29, #-4]
  41bc08:	b	41bc60 <ferror@plt+0x19170>
  41bc0c:	ldur	x8, [x29, #-16]
  41bc10:	ldrh	w9, [x8, #4]
  41bc14:	cmp	w9, #0x10
  41bc18:	b.eq	41bc48 <ferror@plt+0x19158>  // b.none
  41bc1c:	adrp	x8, 434000 <ferror@plt+0x31510>
  41bc20:	ldr	x8, [x8, #3984]
  41bc24:	ldr	x0, [x8]
  41bc28:	ldur	x8, [x29, #-16]
  41bc2c:	ldrh	w2, [x8, #4]
  41bc30:	adrp	x1, 424000 <ferror@plt+0x21510>
  41bc34:	add	x1, x1, #0x164
  41bc38:	bl	402ab0 <fprintf@plt>
  41bc3c:	mov	w9, #0xffffffff            	// #-1
  41bc40:	stur	w9, [x29, #-4]
  41bc44:	b	41bc60 <ferror@plt+0x19170>
  41bc48:	mov	x8, xzr
  41bc4c:	mov	x0, x8
  41bc50:	bl	4025c0 <time@plt>
  41bc54:	ldur	x8, [x29, #-16]
  41bc58:	str	w0, [x8, #28]
  41bc5c:	stur	wzr, [x29, #-4]
  41bc60:	ldur	w0, [x29, #-4]
  41bc64:	ldp	x29, x30, [sp, #64]
  41bc68:	add	sp, sp, #0x50
  41bc6c:	ret
  41bc70:	sub	sp, sp, #0x20
  41bc74:	stp	x29, x30, [sp, #16]
  41bc78:	add	x29, sp, #0x10
  41bc7c:	mov	w8, wzr
  41bc80:	str	x0, [sp, #8]
  41bc84:	str	w1, [sp, #4]
  41bc88:	ldr	x0, [sp, #8]
  41bc8c:	ldr	w1, [sp, #4]
  41bc90:	mov	w2, w8
  41bc94:	bl	41b9d8 <ferror@plt+0x18ee8>
  41bc98:	ldp	x29, x30, [sp, #16]
  41bc9c:	add	sp, sp, #0x20
  41bca0:	ret
  41bca4:	sub	sp, sp, #0xf0
  41bca8:	stp	x29, x30, [sp, #224]
  41bcac:	add	x29, sp, #0xe0
  41bcb0:	sub	x8, x29, #0x20
  41bcb4:	mov	x9, #0x98                  	// #152
  41bcb8:	mov	w10, #0x18                  	// #24
  41bcbc:	mov	w11, #0x6a                  	// #106
  41bcc0:	mov	w12, #0x301                 	// #769
  41bcc4:	mov	w13, wzr
  41bcc8:	add	x14, sp, #0x28
  41bccc:	str	x0, [x8, #16]
  41bcd0:	stur	w1, [x29, #-20]
  41bcd4:	str	x2, [x8]
  41bcd8:	mov	x0, x14
  41bcdc:	mov	w1, w13
  41bce0:	mov	x2, x9
  41bce4:	str	x8, [sp, #24]
  41bce8:	str	w10, [sp, #20]
  41bcec:	str	w11, [sp, #16]
  41bcf0:	str	w12, [sp, #12]
  41bcf4:	str	x14, [sp]
  41bcf8:	bl	402660 <memset@plt>
  41bcfc:	ldr	w10, [sp, #20]
  41bd00:	str	w10, [sp, #40]
  41bd04:	ldr	w11, [sp, #16]
  41bd08:	ldr	x8, [sp]
  41bd0c:	strh	w11, [x8, #4]
  41bd10:	ldr	w12, [sp, #12]
  41bd14:	strh	w12, [x8, #6]
  41bd18:	ldr	x9, [sp, #24]
  41bd1c:	ldr	x14, [x9, #16]
  41bd20:	ldr	w13, [x14, #28]
  41bd24:	add	w13, w13, #0x1
  41bd28:	str	w13, [x14, #28]
  41bd2c:	ldr	x14, [x9, #16]
  41bd30:	str	w13, [x14, #32]
  41bd34:	str	w13, [sp, #48]
  41bd38:	ldur	w13, [x29, #-20]
  41bd3c:	strb	w13, [x8, #16]
  41bd40:	ldr	x14, [x9]
  41bd44:	cbz	x14, 41bd74 <ferror@plt+0x19284>
  41bd48:	ldr	x8, [sp, #24]
  41bd4c:	ldr	x9, [x8]
  41bd50:	add	x0, sp, #0x28
  41bd54:	mov	w1, #0x98                  	// #152
  41bd58:	blr	x9
  41bd5c:	str	w0, [sp, #36]
  41bd60:	ldr	w10, [sp, #36]
  41bd64:	cbz	w10, 41bd74 <ferror@plt+0x19284>
  41bd68:	ldr	w8, [sp, #36]
  41bd6c:	stur	w8, [x29, #-4]
  41bd70:	b	41bd98 <ferror@plt+0x192a8>
  41bd74:	ldr	x8, [sp, #24]
  41bd78:	ldr	x9, [x8, #16]
  41bd7c:	ldr	w0, [x9]
  41bd80:	add	x1, sp, #0x28
  41bd84:	mov	x2, #0x98                  	// #152
  41bd88:	mov	w10, wzr
  41bd8c:	mov	w3, w10
  41bd90:	bl	402880 <send@plt>
  41bd94:	stur	w0, [x29, #-4]
  41bd98:	ldur	w0, [x29, #-4]
  41bd9c:	ldp	x29, x30, [sp, #224]
  41bda0:	add	sp, sp, #0xf0
  41bda4:	ret
  41bda8:	sub	sp, sp, #0xf0
  41bdac:	stp	x29, x30, [sp, #224]
  41bdb0:	add	x29, sp, #0xe0
  41bdb4:	sub	x8, x29, #0x20
  41bdb8:	mov	x9, #0x98                  	// #152
  41bdbc:	mov	w10, #0x18                  	// #24
  41bdc0:	mov	w11, #0x16                  	// #22
  41bdc4:	mov	w12, #0x301                 	// #769
  41bdc8:	mov	w13, wzr
  41bdcc:	add	x14, sp, #0x28
  41bdd0:	str	x0, [x8, #16]
  41bdd4:	stur	w1, [x29, #-20]
  41bdd8:	str	x2, [x8]
  41bddc:	mov	x0, x14
  41bde0:	mov	w1, w13
  41bde4:	mov	x2, x9
  41bde8:	str	x8, [sp, #24]
  41bdec:	str	w10, [sp, #20]
  41bdf0:	str	w11, [sp, #16]
  41bdf4:	str	w12, [sp, #12]
  41bdf8:	str	x14, [sp]
  41bdfc:	bl	402660 <memset@plt>
  41be00:	ldr	w10, [sp, #20]
  41be04:	str	w10, [sp, #40]
  41be08:	ldr	w11, [sp, #16]
  41be0c:	ldr	x8, [sp]
  41be10:	strh	w11, [x8, #4]
  41be14:	ldr	w12, [sp, #12]
  41be18:	strh	w12, [x8, #6]
  41be1c:	ldr	x9, [sp, #24]
  41be20:	ldr	x14, [x9, #16]
  41be24:	ldr	w13, [x14, #28]
  41be28:	add	w13, w13, #0x1
  41be2c:	str	w13, [x14, #28]
  41be30:	ldr	x14, [x9, #16]
  41be34:	str	w13, [x14, #32]
  41be38:	str	w13, [sp, #48]
  41be3c:	ldur	w13, [x29, #-20]
  41be40:	strb	w13, [x8, #16]
  41be44:	ldr	x14, [x9]
  41be48:	cbz	x14, 41be78 <ferror@plt+0x19388>
  41be4c:	ldr	x8, [sp, #24]
  41be50:	ldr	x9, [x8]
  41be54:	add	x0, sp, #0x28
  41be58:	mov	w1, #0x98                  	// #152
  41be5c:	blr	x9
  41be60:	str	w0, [sp, #36]
  41be64:	ldr	w10, [sp, #36]
  41be68:	cbz	w10, 41be78 <ferror@plt+0x19388>
  41be6c:	ldr	w8, [sp, #36]
  41be70:	stur	w8, [x29, #-4]
  41be74:	b	41be9c <ferror@plt+0x193ac>
  41be78:	ldr	x8, [sp, #24]
  41be7c:	ldr	x9, [x8, #16]
  41be80:	ldr	w0, [x9]
  41be84:	add	x1, sp, #0x28
  41be88:	mov	x2, #0x98                  	// #152
  41be8c:	mov	w10, wzr
  41be90:	mov	w3, w10
  41be94:	bl	402880 <send@plt>
  41be98:	stur	w0, [x29, #-4]
  41be9c:	ldur	w0, [x29, #-4]
  41bea0:	ldp	x29, x30, [sp, #224]
  41bea4:	add	sp, sp, #0xf0
  41bea8:	ret
  41beac:	sub	sp, sp, #0x40
  41beb0:	stp	x29, x30, [sp, #48]
  41beb4:	add	x29, sp, #0x30
  41beb8:	mov	w8, #0x1c                  	// #28
  41bebc:	mov	w9, #0x4a                  	// #74
  41bec0:	mov	w10, #0x301                 	// #769
  41bec4:	mov	w11, wzr
  41bec8:	mov	w12, #0x0                   	// #0
  41becc:	mov	x2, #0x1c                  	// #28
  41bed0:	add	x13, sp, #0x8
  41bed4:	stur	x0, [x29, #-8]
  41bed8:	stur	w1, [x29, #-12]
  41bedc:	str	w8, [sp, #8]
  41bee0:	strh	w9, [x13, #4]
  41bee4:	strh	w10, [x13, #6]
  41bee8:	ldur	x14, [x29, #-8]
  41beec:	ldr	w8, [x14, #28]
  41bef0:	add	w8, w8, #0x1
  41bef4:	str	w8, [x14, #28]
  41bef8:	ldur	x14, [x29, #-8]
  41befc:	str	w8, [x14, #32]
  41bf00:	str	w8, [sp, #16]
  41bf04:	str	wzr, [sp, #20]
  41bf08:	ldur	w8, [x29, #-12]
  41bf0c:	strb	w8, [x13, #16]
  41bf10:	strb	w12, [x13, #17]
  41bf14:	strb	w12, [x13, #18]
  41bf18:	strb	w12, [x13, #19]
  41bf1c:	str	wzr, [sp, #28]
  41bf20:	str	wzr, [sp, #32]
  41bf24:	ldur	x14, [x29, #-8]
  41bf28:	ldr	w0, [x14]
  41bf2c:	mov	x1, x13
  41bf30:	mov	w3, w11
  41bf34:	bl	402880 <send@plt>
  41bf38:	ldp	x29, x30, [sp, #48]
  41bf3c:	add	sp, sp, #0x40
  41bf40:	ret
  41bf44:	sub	sp, sp, #0xf0
  41bf48:	stp	x29, x30, [sp, #224]
  41bf4c:	add	x29, sp, #0xe0
  41bf50:	mov	x8, #0x9c                  	// #156
  41bf54:	mov	w9, #0x1c                  	// #28
  41bf58:	mov	w10, #0x1a                  	// #26
  41bf5c:	mov	w11, #0x301                 	// #769
  41bf60:	mov	w12, wzr
  41bf64:	add	x13, sp, #0x24
  41bf68:	stur	x0, [x29, #-16]
  41bf6c:	stur	w1, [x29, #-20]
  41bf70:	stur	x2, [x29, #-32]
  41bf74:	mov	x0, x13
  41bf78:	mov	w1, w12
  41bf7c:	mov	x2, x8
  41bf80:	str	w9, [sp, #28]
  41bf84:	str	w10, [sp, #24]
  41bf88:	str	w11, [sp, #20]
  41bf8c:	str	x13, [sp, #8]
  41bf90:	bl	402660 <memset@plt>
  41bf94:	ldr	w9, [sp, #28]
  41bf98:	str	w9, [sp, #36]
  41bf9c:	ldr	w10, [sp, #24]
  41bfa0:	ldr	x8, [sp, #8]
  41bfa4:	strh	w10, [x8, #4]
  41bfa8:	ldr	w11, [sp, #20]
  41bfac:	strh	w11, [x8, #6]
  41bfb0:	ldur	x13, [x29, #-16]
  41bfb4:	ldr	w12, [x13, #28]
  41bfb8:	add	w12, w12, #0x1
  41bfbc:	str	w12, [x13, #28]
  41bfc0:	ldur	x13, [x29, #-16]
  41bfc4:	str	w12, [x13, #32]
  41bfc8:	str	w12, [sp, #44]
  41bfcc:	ldur	w12, [x29, #-20]
  41bfd0:	strb	w12, [x8, #16]
  41bfd4:	ldur	x13, [x29, #-32]
  41bfd8:	cbz	x13, 41c004 <ferror@plt+0x19514>
  41bfdc:	ldur	x8, [x29, #-32]
  41bfe0:	add	x0, sp, #0x24
  41bfe4:	mov	w1, #0x9c                  	// #156
  41bfe8:	blr	x8
  41bfec:	str	w0, [sp, #32]
  41bff0:	ldr	w9, [sp, #32]
  41bff4:	cbz	w9, 41c004 <ferror@plt+0x19514>
  41bff8:	ldr	w8, [sp, #32]
  41bffc:	stur	w8, [x29, #-4]
  41c000:	b	41c024 <ferror@plt+0x19534>
  41c004:	ldur	x8, [x29, #-16]
  41c008:	ldr	w0, [x8]
  41c00c:	add	x1, sp, #0x24
  41c010:	mov	x2, #0x9c                  	// #156
  41c014:	mov	w9, wzr
  41c018:	mov	w3, w9
  41c01c:	bl	402880 <send@plt>
  41c020:	stur	w0, [x29, #-4]
  41c024:	ldur	w0, [x29, #-4]
  41c028:	ldp	x29, x30, [sp, #224]
  41c02c:	add	sp, sp, #0xf0
  41c030:	ret
  41c034:	sub	sp, sp, #0x40
  41c038:	stp	x29, x30, [sp, #48]
  41c03c:	add	x29, sp, #0x30
  41c040:	mov	w8, #0x1c                  	// #28
  41c044:	mov	w9, #0x22                  	// #34
  41c048:	mov	w10, #0x301                 	// #769
  41c04c:	mov	w11, wzr
  41c050:	mov	w12, #0x0                   	// #0
  41c054:	mov	x2, #0x1c                  	// #28
  41c058:	add	x13, sp, #0x8
  41c05c:	stur	x0, [x29, #-8]
  41c060:	stur	w1, [x29, #-12]
  41c064:	str	w8, [sp, #8]
  41c068:	strh	w9, [x13, #4]
  41c06c:	strh	w10, [x13, #6]
  41c070:	ldur	x14, [x29, #-8]
  41c074:	ldr	w8, [x14, #28]
  41c078:	add	w8, w8, #0x1
  41c07c:	str	w8, [x14, #28]
  41c080:	ldur	x14, [x29, #-8]
  41c084:	str	w8, [x14, #32]
  41c088:	str	w8, [sp, #16]
  41c08c:	str	wzr, [sp, #20]
  41c090:	ldur	w8, [x29, #-12]
  41c094:	strb	w8, [x13, #16]
  41c098:	strb	w12, [x13, #17]
  41c09c:	strb	w12, [x13, #18]
  41c0a0:	strb	w12, [x13, #19]
  41c0a4:	strb	w12, [x13, #20]
  41c0a8:	strb	w12, [x13, #21]
  41c0ac:	strb	w12, [x13, #22]
  41c0b0:	strb	w12, [x13, #23]
  41c0b4:	str	wzr, [sp, #32]
  41c0b8:	ldur	x14, [x29, #-8]
  41c0bc:	ldr	w0, [x14]
  41c0c0:	mov	x1, x13
  41c0c4:	mov	w3, w11
  41c0c8:	bl	402880 <send@plt>
  41c0cc:	ldp	x29, x30, [sp, #48]
  41c0d0:	add	sp, sp, #0x40
  41c0d4:	ret
  41c0d8:	sub	sp, sp, #0x180
  41c0dc:	stp	x29, x30, [sp, #352]
  41c0e0:	str	x28, [sp, #368]
  41c0e4:	add	x29, sp, #0x160
  41c0e8:	mov	x8, #0x11c                 	// #284
  41c0ec:	mov	w9, #0x1c                  	// #28
  41c0f0:	mov	w10, #0x1e                  	// #30
  41c0f4:	mov	w11, #0x301                 	// #769
  41c0f8:	mov	w12, wzr
  41c0fc:	add	x13, sp, #0x24
  41c100:	stur	x0, [x29, #-16]
  41c104:	stur	w1, [x29, #-20]
  41c108:	stur	x2, [x29, #-32]
  41c10c:	mov	x0, x13
  41c110:	mov	w1, w12
  41c114:	mov	x2, x8
  41c118:	str	w9, [sp, #28]
  41c11c:	str	w10, [sp, #24]
  41c120:	str	w11, [sp, #20]
  41c124:	str	x13, [sp, #8]
  41c128:	bl	402660 <memset@plt>
  41c12c:	ldr	w9, [sp, #28]
  41c130:	str	w9, [sp, #36]
  41c134:	ldr	w10, [sp, #24]
  41c138:	ldr	x8, [sp, #8]
  41c13c:	strh	w10, [x8, #4]
  41c140:	ldr	w11, [sp, #20]
  41c144:	strh	w11, [x8, #6]
  41c148:	ldur	x13, [x29, #-16]
  41c14c:	ldr	w12, [x13, #28]
  41c150:	add	w12, w12, #0x1
  41c154:	str	w12, [x13, #28]
  41c158:	ldur	x13, [x29, #-16]
  41c15c:	str	w12, [x13, #32]
  41c160:	str	w12, [sp, #44]
  41c164:	ldur	w12, [x29, #-20]
  41c168:	strb	w12, [x8, #16]
  41c16c:	ldur	x13, [x29, #-32]
  41c170:	cbz	x13, 41c19c <ferror@plt+0x196ac>
  41c174:	ldur	x8, [x29, #-32]
  41c178:	add	x0, sp, #0x24
  41c17c:	mov	w1, #0x11c                 	// #284
  41c180:	blr	x8
  41c184:	str	w0, [sp, #32]
  41c188:	ldr	w9, [sp, #32]
  41c18c:	cbz	w9, 41c19c <ferror@plt+0x196ac>
  41c190:	ldr	w8, [sp, #32]
  41c194:	stur	w8, [x29, #-4]
  41c198:	b	41c1bc <ferror@plt+0x196cc>
  41c19c:	ldur	x8, [x29, #-16]
  41c1a0:	ldr	w0, [x8]
  41c1a4:	add	x1, sp, #0x24
  41c1a8:	mov	x2, #0x11c                 	// #284
  41c1ac:	mov	w9, wzr
  41c1b0:	mov	w3, w9
  41c1b4:	bl	402880 <send@plt>
  41c1b8:	stur	w0, [x29, #-4]
  41c1bc:	ldur	w0, [x29, #-4]
  41c1c0:	ldr	x28, [sp, #368]
  41c1c4:	ldp	x29, x30, [sp, #352]
  41c1c8:	add	sp, sp, #0x180
  41c1cc:	ret
  41c1d0:	sub	sp, sp, #0x30
  41c1d4:	stp	x29, x30, [sp, #32]
  41c1d8:	add	x29, sp, #0x20
  41c1dc:	mov	w8, #0x14                  	// #20
  41c1e0:	mov	w9, #0x42                  	// #66
  41c1e4:	mov	w10, #0x301                 	// #769
  41c1e8:	mov	w11, wzr
  41c1ec:	mov	w12, #0x0                   	// #0
  41c1f0:	mov	w13, #0x0                   	// #0
  41c1f4:	mov	x2, #0x14                  	// #20
  41c1f8:	mov	x14, sp
  41c1fc:	stur	x0, [x29, #-8]
  41c200:	stur	w1, [x29, #-12]
  41c204:	str	w8, [sp]
  41c208:	strh	w9, [x14, #4]
  41c20c:	strh	w10, [x14, #6]
  41c210:	ldur	x15, [x29, #-8]
  41c214:	ldr	w8, [x15, #28]
  41c218:	add	w8, w8, #0x1
  41c21c:	str	w8, [x15, #28]
  41c220:	ldur	x15, [x29, #-8]
  41c224:	str	w8, [x15, #32]
  41c228:	str	w8, [sp, #8]
  41c22c:	str	wzr, [sp, #12]
  41c230:	ldur	w8, [x29, #-12]
  41c234:	strb	w8, [x14, #16]
  41c238:	strb	w12, [x14, #17]
  41c23c:	strh	w13, [x14, #18]
  41c240:	ldur	x15, [x29, #-8]
  41c244:	ldr	w0, [x15]
  41c248:	mov	x1, x14
  41c24c:	mov	w3, w11
  41c250:	bl	402880 <send@plt>
  41c254:	ldp	x29, x30, [sp, #32]
  41c258:	add	sp, sp, #0x30
  41c25c:	ret
  41c260:	sub	sp, sp, #0x40
  41c264:	stp	x29, x30, [sp, #48]
  41c268:	add	x29, sp, #0x30
  41c26c:	mov	w8, #0x18                  	// #24
  41c270:	mov	w9, #0x56                  	// #86
  41c274:	mov	w10, #0x301                 	// #769
  41c278:	mov	w11, wzr
  41c27c:	mov	x2, #0x18                  	// #24
  41c280:	add	x12, sp, #0xc
  41c284:	stur	x0, [x29, #-8]
  41c288:	stur	w1, [x29, #-12]
  41c28c:	str	w8, [sp, #12]
  41c290:	strh	w9, [x12, #4]
  41c294:	strh	w10, [x12, #6]
  41c298:	ldur	x13, [x29, #-8]
  41c29c:	ldr	w8, [x13, #28]
  41c2a0:	add	w8, w8, #0x1
  41c2a4:	str	w8, [x13, #28]
  41c2a8:	ldur	x13, [x29, #-8]
  41c2ac:	str	w8, [x13, #32]
  41c2b0:	str	w8, [sp, #20]
  41c2b4:	str	wzr, [sp, #24]
  41c2b8:	ldur	w8, [x29, #-12]
  41c2bc:	strb	w8, [x12, #16]
  41c2c0:	str	wzr, [sp, #32]
  41c2c4:	ldur	x13, [x29, #-8]
  41c2c8:	ldr	w0, [x13]
  41c2cc:	mov	x1, x12
  41c2d0:	mov	w3, w11
  41c2d4:	bl	402880 <send@plt>
  41c2d8:	ldp	x29, x30, [sp, #48]
  41c2dc:	add	sp, sp, #0x40
  41c2e0:	ret
  41c2e4:	sub	sp, sp, #0x30
  41c2e8:	stp	x29, x30, [sp, #32]
  41c2ec:	add	x29, sp, #0x20
  41c2f0:	mov	w8, #0x14                  	// #20
  41c2f4:	mov	w9, #0x52                  	// #82
  41c2f8:	mov	w10, #0x301                 	// #769
  41c2fc:	mov	w11, wzr
  41c300:	mov	x2, #0x14                  	// #20
  41c304:	mov	x12, sp
  41c308:	stur	x0, [x29, #-8]
  41c30c:	stur	w1, [x29, #-12]
  41c310:	str	w8, [sp]
  41c314:	strh	w9, [x12, #4]
  41c318:	strh	w10, [x12, #6]
  41c31c:	ldur	x13, [x29, #-8]
  41c320:	ldr	w8, [x13, #28]
  41c324:	add	w8, w8, #0x1
  41c328:	str	w8, [x13, #28]
  41c32c:	ldur	x13, [x29, #-8]
  41c330:	str	w8, [x13, #32]
  41c334:	str	w8, [sp, #8]
  41c338:	str	wzr, [sp, #12]
  41c33c:	ldur	w8, [x29, #-12]
  41c340:	strb	w8, [x12, #16]
  41c344:	ldur	x13, [x29, #-8]
  41c348:	ldr	w0, [x13]
  41c34c:	mov	x1, x12
  41c350:	mov	w3, w11
  41c354:	bl	402880 <send@plt>
  41c358:	ldp	x29, x30, [sp, #32]
  41c35c:	add	sp, sp, #0x30
  41c360:	ret
  41c364:	stp	x29, x30, [sp, #-32]!
  41c368:	str	x28, [sp, #16]
  41c36c:	mov	x29, sp
  41c370:	sub	sp, sp, #0x450
  41c374:	mov	x8, #0x414                 	// #1044
  41c378:	mov	w9, #0x14                  	// #20
  41c37c:	mov	w10, #0x5a                  	// #90
  41c380:	mov	w11, #0x301                 	// #769
  41c384:	mov	w12, wzr
  41c388:	add	x13, sp, #0x1c
  41c38c:	stur	x0, [x29, #-16]
  41c390:	stur	w1, [x29, #-20]
  41c394:	stur	x2, [x29, #-32]
  41c398:	mov	x0, x13
  41c39c:	mov	w1, w12
  41c3a0:	mov	x2, x8
  41c3a4:	str	w9, [sp, #20]
  41c3a8:	str	w10, [sp, #16]
  41c3ac:	str	w11, [sp, #12]
  41c3b0:	str	x13, [sp]
  41c3b4:	bl	402660 <memset@plt>
  41c3b8:	ldr	w9, [sp, #20]
  41c3bc:	str	w9, [sp, #28]
  41c3c0:	ldr	w10, [sp, #16]
  41c3c4:	ldr	x8, [sp]
  41c3c8:	strh	w10, [x8, #4]
  41c3cc:	ldr	w11, [sp, #12]
  41c3d0:	strh	w11, [x8, #6]
  41c3d4:	ldur	x13, [x29, #-16]
  41c3d8:	ldr	w12, [x13, #28]
  41c3dc:	add	w12, w12, #0x1
  41c3e0:	str	w12, [x13, #28]
  41c3e4:	ldur	x13, [x29, #-16]
  41c3e8:	str	w12, [x13, #32]
  41c3ec:	str	w12, [sp, #36]
  41c3f0:	ldur	w12, [x29, #-20]
  41c3f4:	strb	w12, [x8, #16]
  41c3f8:	ldur	x13, [x29, #-32]
  41c3fc:	cbnz	x13, 41c40c <ferror@plt+0x1991c>
  41c400:	mov	w8, #0xffffffea            	// #-22
  41c404:	stur	w8, [x29, #-4]
  41c408:	b	41c458 <ferror@plt+0x19968>
  41c40c:	ldur	x8, [x29, #-32]
  41c410:	add	x0, sp, #0x1c
  41c414:	mov	w1, #0x414                 	// #1044
  41c418:	blr	x8
  41c41c:	str	w0, [sp, #24]
  41c420:	ldr	w9, [sp, #24]
  41c424:	cbz	w9, 41c434 <ferror@plt+0x19944>
  41c428:	ldr	w8, [sp, #24]
  41c42c:	stur	w8, [x29, #-4]
  41c430:	b	41c458 <ferror@plt+0x19968>
  41c434:	ldur	x8, [x29, #-16]
  41c438:	ldr	w0, [x8]
  41c43c:	add	x1, sp, #0x1c
  41c440:	ldr	w9, [sp, #28]
  41c444:	mov	w2, w9
  41c448:	mov	w9, wzr
  41c44c:	mov	w3, w9
  41c450:	bl	402880 <send@plt>
  41c454:	stur	w0, [x29, #-4]
  41c458:	ldur	w0, [x29, #-4]
  41c45c:	add	sp, sp, #0x450
  41c460:	ldr	x28, [sp, #16]
  41c464:	ldp	x29, x30, [sp], #32
  41c468:	ret
  41c46c:	sub	sp, sp, #0x30
  41c470:	stp	x29, x30, [sp, #32]
  41c474:	add	x29, sp, #0x20
  41c478:	str	x0, [sp, #16]
  41c47c:	str	w1, [sp, #12]
  41c480:	ldr	w8, [sp, #12]
  41c484:	cbnz	w8, 41c4a0 <ferror@plt+0x199b0>
  41c488:	ldr	x0, [sp, #16]
  41c48c:	ldr	w1, [sp, #12]
  41c490:	mov	w2, #0x1                   	// #1
  41c494:	bl	41c4c0 <ferror@plt+0x199d0>
  41c498:	stur	w0, [x29, #-4]
  41c49c:	b	41c4b0 <ferror@plt+0x199c0>
  41c4a0:	ldr	x0, [sp, #16]
  41c4a4:	ldr	w1, [sp, #12]
  41c4a8:	bl	41c5a8 <ferror@plt+0x19ab8>
  41c4ac:	stur	w0, [x29, #-4]
  41c4b0:	ldur	w0, [x29, #-4]
  41c4b4:	ldp	x29, x30, [sp, #32]
  41c4b8:	add	sp, sp, #0x30
  41c4bc:	ret
  41c4c0:	sub	sp, sp, #0x50
  41c4c4:	stp	x29, x30, [sp, #64]
  41c4c8:	add	x29, sp, #0x40
  41c4cc:	stur	x0, [x29, #-16]
  41c4d0:	stur	w1, [x29, #-20]
  41c4d4:	stur	w2, [x29, #-24]
  41c4d8:	ldur	w8, [x29, #-20]
  41c4dc:	cbz	w8, 41c4ec <ferror@plt+0x199fc>
  41c4e0:	ldur	w8, [x29, #-20]
  41c4e4:	cmp	w8, #0x7
  41c4e8:	b.ne	41c588 <ferror@plt+0x19a98>  // b.any
  41c4ec:	mov	x8, sp
  41c4f0:	mov	w9, #0x28                  	// #40
  41c4f4:	str	w9, [sp]
  41c4f8:	mov	w9, #0x12                  	// #18
  41c4fc:	strh	w9, [x8, #4]
  41c500:	mov	w9, #0x301                 	// #769
  41c504:	strh	w9, [x8, #6]
  41c508:	ldur	x10, [x29, #-16]
  41c50c:	ldr	w9, [x10, #28]
  41c510:	add	w9, w9, #0x1
  41c514:	str	w9, [x10, #28]
  41c518:	ldur	x10, [x29, #-16]
  41c51c:	str	w9, [x10, #32]
  41c520:	str	w9, [sp, #8]
  41c524:	mov	w9, wzr
  41c528:	str	wzr, [sp, #12]
  41c52c:	ldur	w11, [x29, #-20]
  41c530:	strb	w11, [x8, #16]
  41c534:	mov	w11, #0x0                   	// #0
  41c538:	strb	w11, [x8, #17]
  41c53c:	mov	w11, #0x0                   	// #0
  41c540:	strh	w11, [x8, #18]
  41c544:	str	wzr, [sp, #20]
  41c548:	str	wzr, [sp, #24]
  41c54c:	str	wzr, [sp, #28]
  41c550:	mov	w11, #0x8                   	// #8
  41c554:	strh	w11, [x8, #32]
  41c558:	mov	w11, #0x1d                  	// #29
  41c55c:	strh	w11, [x8, #34]
  41c560:	ldur	w11, [x29, #-24]
  41c564:	str	w11, [sp, #36]
  41c568:	ldur	x10, [x29, #-16]
  41c56c:	ldr	w0, [x10]
  41c570:	mov	x1, x8
  41c574:	mov	x2, #0x28                  	// #40
  41c578:	mov	w3, w9
  41c57c:	bl	402880 <send@plt>
  41c580:	stur	w0, [x29, #-4]
  41c584:	b	41c598 <ferror@plt+0x19aa8>
  41c588:	ldur	x0, [x29, #-16]
  41c58c:	ldur	w1, [x29, #-20]
  41c590:	bl	41c5a8 <ferror@plt+0x19ab8>
  41c594:	stur	w0, [x29, #-4]
  41c598:	ldur	w0, [x29, #-4]
  41c59c:	ldp	x29, x30, [sp, #64]
  41c5a0:	add	sp, sp, #0x50
  41c5a4:	ret
  41c5a8:	sub	sp, sp, #0x40
  41c5ac:	stp	x29, x30, [sp, #48]
  41c5b0:	add	x29, sp, #0x30
  41c5b4:	mov	w8, #0x20                  	// #32
  41c5b8:	mov	w9, #0x12                  	// #18
  41c5bc:	mov	w10, #0x301                 	// #769
  41c5c0:	mov	w11, wzr
  41c5c4:	mov	w12, #0x0                   	// #0
  41c5c8:	mov	w13, #0x0                   	// #0
  41c5cc:	mov	x2, #0x20                  	// #32
  41c5d0:	add	x14, sp, #0x4
  41c5d4:	stur	x0, [x29, #-8]
  41c5d8:	stur	w1, [x29, #-12]
  41c5dc:	str	w8, [sp, #4]
  41c5e0:	strh	w9, [x14, #4]
  41c5e4:	strh	w10, [x14, #6]
  41c5e8:	ldur	x15, [x29, #-8]
  41c5ec:	ldr	w8, [x15, #28]
  41c5f0:	add	w8, w8, #0x1
  41c5f4:	str	w8, [x15, #28]
  41c5f8:	ldur	x15, [x29, #-8]
  41c5fc:	str	w8, [x15, #32]
  41c600:	str	w8, [sp, #12]
  41c604:	str	wzr, [sp, #16]
  41c608:	ldur	w8, [x29, #-12]
  41c60c:	strb	w8, [x14, #16]
  41c610:	strb	w12, [x14, #17]
  41c614:	strh	w13, [x14, #18]
  41c618:	str	wzr, [sp, #24]
  41c61c:	str	wzr, [sp, #28]
  41c620:	str	wzr, [sp, #32]
  41c624:	ldur	x15, [x29, #-8]
  41c628:	ldr	w0, [x15]
  41c62c:	mov	x1, x14
  41c630:	mov	w3, w11
  41c634:	bl	402880 <send@plt>
  41c638:	ldp	x29, x30, [sp, #48]
  41c63c:	add	sp, sp, #0x40
  41c640:	ret
  41c644:	stp	x29, x30, [sp, #-32]!
  41c648:	str	x28, [sp, #16]
  41c64c:	mov	x29, sp
  41c650:	sub	sp, sp, #0x460
  41c654:	sub	x8, x29, #0x20
  41c658:	str	x0, [x8, #16]
  41c65c:	stur	w1, [x29, #-20]
  41c660:	str	x2, [x8]
  41c664:	ldur	w9, [x29, #-20]
  41c668:	str	x8, [sp, #16]
  41c66c:	cbz	w9, 41c67c <ferror@plt+0x19b8c>
  41c670:	ldur	w8, [x29, #-20]
  41c674:	cmp	w8, #0x11
  41c678:	b.ne	41c748 <ferror@plt+0x19c58>  // b.any
  41c67c:	add	x8, sp, #0x20
  41c680:	mov	x0, x8
  41c684:	mov	w9, wzr
  41c688:	mov	w1, w9
  41c68c:	mov	x2, #0x420                 	// #1056
  41c690:	str	x8, [sp, #8]
  41c694:	bl	402660 <memset@plt>
  41c698:	mov	w9, #0x20                  	// #32
  41c69c:	str	w9, [sp, #32]
  41c6a0:	mov	w9, #0x12                  	// #18
  41c6a4:	ldr	x8, [sp, #8]
  41c6a8:	strh	w9, [x8, #4]
  41c6ac:	mov	w9, #0x301                 	// #769
  41c6b0:	strh	w9, [x8, #6]
  41c6b4:	ldr	x10, [sp, #16]
  41c6b8:	ldr	x11, [x10, #16]
  41c6bc:	ldr	w9, [x11, #28]
  41c6c0:	add	w9, w9, #0x1
  41c6c4:	str	w9, [x11, #28]
  41c6c8:	ldr	x11, [x10, #16]
  41c6cc:	str	w9, [x11, #32]
  41c6d0:	str	w9, [sp, #40]
  41c6d4:	ldur	w9, [x29, #-20]
  41c6d8:	strb	w9, [x8, #16]
  41c6dc:	ldr	x11, [x10]
  41c6e0:	cbnz	x11, 41c6f0 <ferror@plt+0x19c00>
  41c6e4:	mov	w8, #0xffffffea            	// #-22
  41c6e8:	stur	w8, [x29, #-4]
  41c6ec:	b	41c75c <ferror@plt+0x19c6c>
  41c6f0:	ldr	x8, [sp, #16]
  41c6f4:	ldr	x9, [x8]
  41c6f8:	add	x0, sp, #0x20
  41c6fc:	mov	w1, #0x420                 	// #1056
  41c700:	blr	x9
  41c704:	str	w0, [sp, #28]
  41c708:	ldr	w10, [sp, #28]
  41c70c:	cbz	w10, 41c71c <ferror@plt+0x19c2c>
  41c710:	ldr	w8, [sp, #28]
  41c714:	stur	w8, [x29, #-4]
  41c718:	b	41c75c <ferror@plt+0x19c6c>
  41c71c:	ldr	x8, [sp, #16]
  41c720:	ldr	x9, [x8, #16]
  41c724:	ldr	w0, [x9]
  41c728:	add	x1, sp, #0x20
  41c72c:	ldr	w10, [sp, #32]
  41c730:	mov	w2, w10
  41c734:	mov	w10, wzr
  41c738:	mov	w3, w10
  41c73c:	bl	402880 <send@plt>
  41c740:	stur	w0, [x29, #-4]
  41c744:	b	41c75c <ferror@plt+0x19c6c>
  41c748:	ldr	x8, [sp, #16]
  41c74c:	ldr	x0, [x8, #16]
  41c750:	ldur	w1, [x29, #-20]
  41c754:	bl	41c5a8 <ferror@plt+0x19ab8>
  41c758:	stur	w0, [x29, #-4]
  41c75c:	ldur	w0, [x29, #-4]
  41c760:	add	sp, sp, #0x460
  41c764:	ldr	x28, [sp, #16]
  41c768:	ldp	x29, x30, [sp], #32
  41c76c:	ret
  41c770:	sub	sp, sp, #0x100
  41c774:	stp	x29, x30, [sp, #240]
  41c778:	add	x29, sp, #0xf0
  41c77c:	sub	x8, x29, #0x18
  41c780:	mov	x2, #0xa0                  	// #160
  41c784:	mov	w9, #0x20                  	// #32
  41c788:	mov	w10, #0x1e                  	// #30
  41c78c:	mov	w11, #0x301                 	// #769
  41c790:	mov	w12, #0x7                   	// #7
  41c794:	mov	w13, #0xa0                  	// #160
  41c798:	mov	w14, wzr
  41c79c:	add	x15, sp, #0x38
  41c7a0:	str	x0, [x8, #8]
  41c7a4:	str	x1, [x8]
  41c7a8:	mov	x0, x15
  41c7ac:	mov	w1, w14
  41c7b0:	str	x8, [sp, #40]
  41c7b4:	str	w9, [sp, #36]
  41c7b8:	str	w10, [sp, #32]
  41c7bc:	str	w11, [sp, #28]
  41c7c0:	str	w12, [sp, #24]
  41c7c4:	str	w13, [sp, #20]
  41c7c8:	str	x15, [sp, #8]
  41c7cc:	bl	402660 <memset@plt>
  41c7d0:	ldr	w9, [sp, #36]
  41c7d4:	str	w9, [sp, #56]
  41c7d8:	ldr	w10, [sp, #32]
  41c7dc:	ldr	x8, [sp, #8]
  41c7e0:	strh	w10, [x8, #4]
  41c7e4:	ldr	w11, [sp, #28]
  41c7e8:	strh	w11, [x8, #6]
  41c7ec:	ldr	x15, [sp, #40]
  41c7f0:	ldr	x16, [x15, #8]
  41c7f4:	ldr	w12, [x16, #28]
  41c7f8:	add	w12, w12, #0x1
  41c7fc:	str	w12, [x16, #28]
  41c800:	ldr	x16, [x15, #8]
  41c804:	str	w12, [x16, #32]
  41c808:	str	w12, [sp, #64]
  41c80c:	ldr	w12, [sp, #24]
  41c810:	strb	w12, [x8, #16]
  41c814:	ldr	x16, [x15]
  41c818:	mov	x0, x8
  41c81c:	ldr	w1, [sp, #20]
  41c820:	blr	x16
  41c824:	str	w0, [sp, #52]
  41c828:	ldr	w9, [sp, #52]
  41c82c:	cbz	w9, 41c83c <ferror@plt+0x19d4c>
  41c830:	ldr	w8, [sp, #52]
  41c834:	stur	w8, [x29, #-4]
  41c838:	b	41c860 <ferror@plt+0x19d70>
  41c83c:	ldr	x8, [sp, #40]
  41c840:	ldr	x9, [x8, #8]
  41c844:	ldr	w0, [x9]
  41c848:	add	x1, sp, #0x38
  41c84c:	mov	x2, #0xa0                  	// #160
  41c850:	mov	w10, wzr
  41c854:	mov	w3, w10
  41c858:	bl	402880 <send@plt>
  41c85c:	stur	w0, [x29, #-4]
  41c860:	ldur	w0, [x29, #-4]
  41c864:	ldp	x29, x30, [sp, #240]
  41c868:	add	sp, sp, #0x100
  41c86c:	ret
  41c870:	sub	sp, sp, #0x40
  41c874:	stp	x29, x30, [sp, #48]
  41c878:	add	x29, sp, #0x30
  41c87c:	mov	x8, #0x1c                  	// #28
  41c880:	mov	w9, #0x1c                  	// #28
  41c884:	mov	w10, #0x5e                  	// #94
  41c888:	mov	w11, #0x301                 	// #769
  41c88c:	mov	w12, wzr
  41c890:	mov	x13, sp
  41c894:	stur	x0, [x29, #-8]
  41c898:	stur	w1, [x29, #-12]
  41c89c:	stur	w2, [x29, #-16]
  41c8a0:	str	xzr, [sp]
  41c8a4:	str	xzr, [sp, #8]
  41c8a8:	str	xzr, [sp, #16]
  41c8ac:	str	wzr, [sp, #24]
  41c8b0:	str	w9, [sp]
  41c8b4:	strh	w10, [x13, #4]
  41c8b8:	strh	w11, [x13, #6]
  41c8bc:	str	wzr, [sp, #12]
  41c8c0:	ldur	x14, [x29, #-8]
  41c8c4:	ldr	w9, [x14, #28]
  41c8c8:	add	w9, w9, #0x1
  41c8cc:	str	w9, [x14, #28]
  41c8d0:	ldur	x14, [x29, #-8]
  41c8d4:	str	w9, [x14, #32]
  41c8d8:	str	w9, [sp, #8]
  41c8dc:	ldur	w9, [x29, #-12]
  41c8e0:	strb	w9, [x13, #16]
  41c8e4:	ldur	w9, [x29, #-16]
  41c8e8:	str	w9, [sp, #24]
  41c8ec:	ldur	x14, [x29, #-8]
  41c8f0:	ldr	w0, [x14]
  41c8f4:	mov	x1, x13
  41c8f8:	mov	x2, x8
  41c8fc:	mov	w3, w12
  41c900:	bl	402880 <send@plt>
  41c904:	ldp	x29, x30, [sp, #48]
  41c908:	add	sp, sp, #0x40
  41c90c:	ret
  41c910:	sub	sp, sp, #0x30
  41c914:	stp	x29, x30, [sp, #32]
  41c918:	add	x29, sp, #0x20
  41c91c:	mov	w8, wzr
  41c920:	stur	x0, [x29, #-8]
  41c924:	str	x1, [sp, #16]
  41c928:	str	w2, [sp, #12]
  41c92c:	ldur	x9, [x29, #-8]
  41c930:	ldr	w0, [x9]
  41c934:	ldr	x1, [sp, #16]
  41c938:	ldrsw	x2, [sp, #12]
  41c93c:	mov	w3, w8
  41c940:	bl	402880 <send@plt>
  41c944:	ldp	x29, x30, [sp, #32]
  41c948:	add	sp, sp, #0x30
  41c94c:	ret
  41c950:	stp	x29, x30, [sp, #-32]!
  41c954:	str	x28, [sp, #16]
  41c958:	mov	x29, sp
  41c95c:	sub	sp, sp, #0x440
  41c960:	mov	w8, wzr
  41c964:	stur	x0, [x29, #-16]
  41c968:	stur	x1, [x29, #-24]
  41c96c:	stur	w2, [x29, #-28]
  41c970:	ldur	x9, [x29, #-16]
  41c974:	ldr	w0, [x9]
  41c978:	ldur	x1, [x29, #-24]
  41c97c:	ldursw	x2, [x29, #-28]
  41c980:	mov	w3, w8
  41c984:	bl	402880 <send@plt>
  41c988:	stur	w0, [x29, #-44]
  41c98c:	ldur	w8, [x29, #-44]
  41c990:	cmp	w8, #0x0
  41c994:	cset	w8, ge  // ge = tcont
  41c998:	tbnz	w8, #0, 41c9a8 <ferror@plt+0x19eb8>
  41c99c:	ldur	w8, [x29, #-44]
  41c9a0:	stur	w8, [x29, #-4]
  41c9a4:	b	41cb1c <ferror@plt+0x1a02c>
  41c9a8:	ldur	x8, [x29, #-16]
  41c9ac:	ldr	w0, [x8]
  41c9b0:	add	x1, sp, #0x14
  41c9b4:	mov	x2, #0x400                 	// #1024
  41c9b8:	mov	w3, #0x42                  	// #66
  41c9bc:	bl	402740 <recv@plt>
  41c9c0:	stur	w0, [x29, #-44]
  41c9c4:	ldur	w9, [x29, #-44]
  41c9c8:	cmp	w9, #0x0
  41c9cc:	cset	w9, ge  // ge = tcont
  41c9d0:	tbnz	w9, #0, 41c9f8 <ferror@plt+0x19f08>
  41c9d4:	bl	402a70 <__errno_location@plt>
  41c9d8:	ldr	w8, [x0]
  41c9dc:	cmp	w8, #0xb
  41c9e0:	b.ne	41c9ec <ferror@plt+0x19efc>  // b.any
  41c9e4:	stur	wzr, [x29, #-4]
  41c9e8:	b	41cb1c <ferror@plt+0x1a02c>
  41c9ec:	mov	w8, #0xffffffff            	// #-1
  41c9f0:	stur	w8, [x29, #-4]
  41c9f4:	b	41cb1c <ferror@plt+0x1a02c>
  41c9f8:	add	x8, sp, #0x14
  41c9fc:	stur	x8, [x29, #-40]
  41ca00:	ldur	w8, [x29, #-44]
  41ca04:	mov	w9, #0x0                   	// #0
  41ca08:	cmp	w8, #0x10
  41ca0c:	str	w9, [sp, #4]
  41ca10:	b.lt	41ca48 <ferror@plt+0x19f58>  // b.tstop
  41ca14:	ldur	x8, [x29, #-40]
  41ca18:	ldr	w9, [x8]
  41ca1c:	mov	w8, w9
  41ca20:	mov	w9, #0x0                   	// #0
  41ca24:	cmp	x8, #0x10
  41ca28:	str	w9, [sp, #4]
  41ca2c:	b.cc	41ca48 <ferror@plt+0x19f58>  // b.lo, b.ul, b.last
  41ca30:	ldur	x8, [x29, #-40]
  41ca34:	ldr	w9, [x8]
  41ca38:	ldur	w10, [x29, #-44]
  41ca3c:	cmp	w9, w10
  41ca40:	cset	w9, ls  // ls = plast
  41ca44:	str	w9, [sp, #4]
  41ca48:	ldr	w8, [sp, #4]
  41ca4c:	tbnz	w8, #0, 41ca54 <ferror@plt+0x19f64>
  41ca50:	b	41cb18 <ferror@plt+0x1a028>
  41ca54:	ldur	x8, [x29, #-40]
  41ca58:	ldrh	w9, [x8, #4]
  41ca5c:	cmp	w9, #0x2
  41ca60:	b.ne	41cacc <ferror@plt+0x19fdc>  // b.any
  41ca64:	ldur	x8, [x29, #-40]
  41ca68:	add	x8, x8, #0x10
  41ca6c:	str	x8, [sp, #8]
  41ca70:	ldur	x8, [x29, #-40]
  41ca74:	ldr	w9, [x8]
  41ca78:	mov	w8, w9
  41ca7c:	cmp	x8, #0x24
  41ca80:	b.cs	41caa0 <ferror@plt+0x19fb0>  // b.hs, b.nlast
  41ca84:	adrp	x8, 434000 <ferror@plt+0x31510>
  41ca88:	ldr	x8, [x8, #3984]
  41ca8c:	ldr	x0, [x8]
  41ca90:	adrp	x1, 422000 <ferror@plt+0x1f510>
  41ca94:	add	x1, x1, #0xf9b
  41ca98:	bl	402ab0 <fprintf@plt>
  41ca9c:	b	41cac0 <ferror@plt+0x19fd0>
  41caa0:	ldr	x8, [sp, #8]
  41caa4:	ldr	w9, [x8]
  41caa8:	mov	w10, wzr
  41caac:	subs	w9, w10, w9
  41cab0:	str	w9, [sp]
  41cab4:	bl	402a70 <__errno_location@plt>
  41cab8:	ldr	w9, [sp]
  41cabc:	str	w9, [x0]
  41cac0:	mov	w8, #0xffffffff            	// #-1
  41cac4:	stur	w8, [x29, #-4]
  41cac8:	b	41cb1c <ferror@plt+0x1a02c>
  41cacc:	ldur	x8, [x29, #-40]
  41cad0:	ldr	w9, [x8]
  41cad4:	add	w9, w9, #0x4
  41cad8:	subs	w9, w9, #0x1
  41cadc:	and	w9, w9, #0xfffffffc
  41cae0:	ldur	w10, [x29, #-44]
  41cae4:	subs	w9, w10, w9
  41cae8:	stur	w9, [x29, #-44]
  41caec:	ldur	x8, [x29, #-40]
  41caf0:	ldur	x11, [x29, #-40]
  41caf4:	ldr	w9, [x11]
  41caf8:	add	w9, w9, #0x4
  41cafc:	subs	w9, w9, #0x1
  41cb00:	and	w9, w9, #0xfffffffc
  41cb04:	mov	w11, w9
  41cb08:	ubfx	x11, x11, #0, #32
  41cb0c:	add	x8, x8, x11
  41cb10:	stur	x8, [x29, #-40]
  41cb14:	b	41ca00 <ferror@plt+0x19f10>
  41cb18:	stur	wzr, [x29, #-4]
  41cb1c:	ldur	w0, [x29, #-4]
  41cb20:	add	sp, sp, #0x440
  41cb24:	ldr	x28, [sp, #16]
  41cb28:	ldp	x29, x30, [sp], #32
  41cb2c:	ret
  41cb30:	sub	sp, sp, #0xa0
  41cb34:	stp	x29, x30, [sp, #144]
  41cb38:	add	x29, sp, #0x90
  41cb3c:	mov	w8, #0x301                 	// #769
  41cb40:	mov	w9, wzr
  41cb44:	adrp	x10, 424000 <ferror@plt+0x21510>
  41cb48:	add	x10, x10, #0x474
  41cb4c:	mov	x11, #0x10                  	// #16
  41cb50:	mov	w12, #0xc                   	// #12
  41cb54:	mov	x13, #0x2                   	// #2
  41cb58:	mov	x14, xzr
  41cb5c:	sub	x15, x29, #0x2c
  41cb60:	sub	x16, x29, #0x38
  41cb64:	add	x17, sp, #0x38
  41cb68:	mov	x18, sp
  41cb6c:	stur	x0, [x29, #-8]
  41cb70:	stur	w1, [x29, #-12]
  41cb74:	stur	x2, [x29, #-24]
  41cb78:	stur	w3, [x29, #-28]
  41cb7c:	ldur	w1, [x29, #-28]
  41cb80:	add	w1, w1, #0x10
  41cb84:	stur	w1, [x29, #-44]
  41cb88:	ldur	w1, [x29, #-12]
  41cb8c:	strh	w1, [x15, #4]
  41cb90:	strh	w8, [x15, #6]
  41cb94:	ldur	x0, [x29, #-8]
  41cb98:	ldr	w8, [x0, #28]
  41cb9c:	add	w8, w8, #0x1
  41cba0:	str	w8, [x0, #28]
  41cba4:	ldur	x0, [x29, #-8]
  41cba8:	str	w8, [x0, #32]
  41cbac:	stur	w8, [x29, #-36]
  41cbb0:	stur	wzr, [x29, #-32]
  41cbb4:	ldr	x0, [x10]
  41cbb8:	stur	x0, [x29, #-56]
  41cbbc:	ldr	w8, [x10, #8]
  41cbc0:	stur	w8, [x29, #-48]
  41cbc4:	str	x15, [sp, #56]
  41cbc8:	str	x11, [sp, #64]
  41cbcc:	ldur	x10, [x29, #-24]
  41cbd0:	str	x10, [x17, #16]
  41cbd4:	ldursw	x10, [x29, #-28]
  41cbd8:	str	x10, [sp, #80]
  41cbdc:	str	x16, [sp]
  41cbe0:	str	w12, [sp, #8]
  41cbe4:	str	x17, [x18, #16]
  41cbe8:	str	x13, [sp, #24]
  41cbec:	str	x14, [x18, #32]
  41cbf0:	str	xzr, [sp, #40]
  41cbf4:	str	wzr, [sp, #48]
  41cbf8:	ldur	x10, [x29, #-8]
  41cbfc:	ldr	w0, [x10]
  41cc00:	mov	x1, x18
  41cc04:	mov	w2, w9
  41cc08:	bl	402680 <sendmsg@plt>
  41cc0c:	ldp	x29, x30, [sp, #144]
  41cc10:	add	sp, sp, #0xa0
  41cc14:	ret
  41cc18:	sub	sp, sp, #0x80
  41cc1c:	stp	x29, x30, [sp, #112]
  41cc20:	add	x29, sp, #0x70
  41cc24:	adrp	x8, 424000 <ferror@plt+0x21510>
  41cc28:	add	x8, x8, #0x480
  41cc2c:	mov	w9, #0xc                   	// #12
  41cc30:	mov	x10, #0x1                   	// #1
  41cc34:	mov	x11, xzr
  41cc38:	mov	w12, wzr
  41cc3c:	mov	w13, #0x301                 	// #769
  41cc40:	sub	x14, x29, #0x20
  41cc44:	sub	x15, x29, #0x30
  41cc48:	add	x16, sp, #0x8
  41cc4c:	stur	x0, [x29, #-8]
  41cc50:	stur	x1, [x29, #-16]
  41cc54:	ldr	x17, [x8]
  41cc58:	stur	x17, [x29, #-32]
  41cc5c:	ldr	w18, [x8, #8]
  41cc60:	stur	w18, [x29, #-24]
  41cc64:	ldur	x8, [x29, #-16]
  41cc68:	stur	x8, [x29, #-48]
  41cc6c:	ldur	x8, [x29, #-16]
  41cc70:	ldr	w18, [x8]
  41cc74:	mov	w8, w18
  41cc78:	stur	x8, [x29, #-40]
  41cc7c:	str	x14, [sp, #8]
  41cc80:	str	w9, [sp, #16]
  41cc84:	str	x15, [x16, #16]
  41cc88:	str	x10, [sp, #32]
  41cc8c:	str	x11, [x16, #32]
  41cc90:	str	xzr, [sp, #48]
  41cc94:	str	wzr, [sp, #56]
  41cc98:	ldur	x8, [x29, #-16]
  41cc9c:	strh	w13, [x8, #6]
  41cca0:	ldur	x8, [x29, #-16]
  41cca4:	str	wzr, [x8, #12]
  41cca8:	ldur	x8, [x29, #-8]
  41ccac:	ldr	w9, [x8, #28]
  41ccb0:	add	w9, w9, #0x1
  41ccb4:	str	w9, [x8, #28]
  41ccb8:	ldur	x8, [x29, #-8]
  41ccbc:	str	w9, [x8, #32]
  41ccc0:	ldur	x8, [x29, #-16]
  41ccc4:	str	w9, [x8, #8]
  41ccc8:	ldur	x8, [x29, #-8]
  41cccc:	ldr	w0, [x8]
  41ccd0:	mov	x1, x16
  41ccd4:	mov	w2, w12
  41ccd8:	bl	402680 <sendmsg@plt>
  41ccdc:	ldp	x29, x30, [sp, #112]
  41cce0:	add	sp, sp, #0x80
  41cce4:	ret
  41cce8:	sub	sp, sp, #0x60
  41ccec:	stp	x29, x30, [sp, #80]
  41ccf0:	add	x29, sp, #0x50
  41ccf4:	mov	w8, #0x0                   	// #0
  41ccf8:	mov	x9, sp
  41ccfc:	stur	x0, [x29, #-8]
  41cd00:	stur	x1, [x29, #-16]
  41cd04:	stur	x2, [x29, #-24]
  41cd08:	sturh	w3, [x29, #-26]
  41cd0c:	ldur	x10, [x29, #-16]
  41cd10:	str	x10, [sp]
  41cd14:	ldur	x10, [x29, #-24]
  41cd18:	str	x10, [x9, #8]
  41cd1c:	ldurh	w11, [x29, #-26]
  41cd20:	strh	w11, [x9, #16]
  41cd24:	str	xzr, [sp, #24]
  41cd28:	str	xzr, [sp, #32]
  41cd2c:	str	xzr, [sp, #40]
  41cd30:	strh	w8, [x9, #40]
  41cd34:	ldur	x0, [x29, #-8]
  41cd38:	mov	x1, x9
  41cd3c:	bl	41cd4c <ferror@plt+0x1a25c>
  41cd40:	ldp	x29, x30, [sp, #80]
  41cd44:	add	sp, sp, #0x60
  41cd48:	ret
  41cd4c:	sub	sp, sp, #0xd0
  41cd50:	stp	x29, x30, [sp, #192]
  41cd54:	add	x29, sp, #0xc0
  41cd58:	sub	x8, x29, #0x18
  41cd5c:	mov	w9, #0xc                   	// #12
  41cd60:	mov	x10, #0x1                   	// #1
  41cd64:	mov	x11, xzr
  41cd68:	adrp	x12, 434000 <ferror@plt+0x31510>
  41cd6c:	ldr	x12, [x12, #3984]
  41cd70:	sub	x13, x29, #0x24
  41cd74:	sub	x14, x29, #0x38
  41cd78:	add	x15, sp, #0x50
  41cd7c:	str	x0, [x8, #8]
  41cd80:	str	x1, [x8]
  41cd84:	str	x13, [sp, #80]
  41cd88:	str	w9, [sp, #88]
  41cd8c:	str	x14, [x15, #16]
  41cd90:	str	x10, [sp, #104]
  41cd94:	str	x11, [x15, #32]
  41cd98:	str	xzr, [sp, #120]
  41cd9c:	str	wzr, [sp, #128]
  41cda0:	str	wzr, [sp, #68]
  41cda4:	str	x8, [sp, #24]
  41cda8:	str	x12, [sp, #16]
  41cdac:	str	wzr, [sp, #52]
  41cdb0:	str	wzr, [sp, #48]
  41cdb4:	ldr	x8, [sp, #24]
  41cdb8:	ldr	x9, [x8, #8]
  41cdbc:	ldr	w0, [x9]
  41cdc0:	add	x1, sp, #0x50
  41cdc4:	add	x2, sp, #0x48
  41cdc8:	bl	41ec90 <ferror@plt+0x1c1a0>
  41cdcc:	str	w0, [sp, #64]
  41cdd0:	ldr	w10, [sp, #64]
  41cdd4:	cmp	w10, #0x0
  41cdd8:	cset	w10, ge  // ge = tcont
  41cddc:	tbnz	w10, #0, 41cdec <ferror@plt+0x1a2fc>
  41cde0:	ldr	w8, [sp, #64]
  41cde4:	stur	w8, [x29, #-4]
  41cde8:	b	41d0d4 <ferror@plt+0x1a5e4>
  41cdec:	ldr	x8, [sp, #24]
  41cdf0:	ldr	x9, [x8, #8]
  41cdf4:	ldr	x9, [x9, #40]
  41cdf8:	cbz	x9, 41ce2c <ferror@plt+0x1a33c>
  41cdfc:	ldr	x0, [sp, #72]
  41ce00:	ldr	w8, [sp, #64]
  41ce04:	add	w8, w8, #0x4
  41ce08:	subs	w8, w8, #0x1
  41ce0c:	and	w8, w8, #0xfffffffc
  41ce10:	mov	w9, w8
  41ce14:	ubfx	x2, x9, #0, #32
  41ce18:	ldr	x9, [sp, #24]
  41ce1c:	ldr	x10, [x9, #8]
  41ce20:	ldr	x3, [x10, #40]
  41ce24:	mov	x1, #0x1                   	// #1
  41ce28:	bl	4028c0 <fwrite@plt>
  41ce2c:	ldr	x8, [sp, #24]
  41ce30:	ldr	x9, [x8]
  41ce34:	str	x9, [sp, #56]
  41ce38:	ldr	x8, [sp, #56]
  41ce3c:	ldr	x8, [x8]
  41ce40:	cbz	x8, 41d04c <ferror@plt+0x1a55c>
  41ce44:	ldr	x8, [sp, #72]
  41ce48:	str	x8, [sp, #40]
  41ce4c:	ldr	w9, [sp, #64]
  41ce50:	str	w9, [sp, #48]
  41ce54:	ldr	w8, [sp, #48]
  41ce58:	mov	w9, #0x0                   	// #0
  41ce5c:	cmp	w8, #0x10
  41ce60:	str	w9, [sp, #12]
  41ce64:	b.lt	41ce9c <ferror@plt+0x1a3ac>  // b.tstop
  41ce68:	ldr	x8, [sp, #40]
  41ce6c:	ldr	w9, [x8]
  41ce70:	mov	w8, w9
  41ce74:	mov	w9, #0x0                   	// #0
  41ce78:	cmp	x8, #0x10
  41ce7c:	str	w9, [sp, #12]
  41ce80:	b.cc	41ce9c <ferror@plt+0x1a3ac>  // b.lo, b.ul, b.last
  41ce84:	ldr	x8, [sp, #40]
  41ce88:	ldr	w9, [x8]
  41ce8c:	ldr	w10, [sp, #48]
  41ce90:	cmp	w9, w10
  41ce94:	cset	w9, ls  // ls = plast
  41ce98:	str	w9, [sp, #12]
  41ce9c:	ldr	w8, [sp, #12]
  41cea0:	tbnz	w8, #0, 41cea8 <ferror@plt+0x1a3b8>
  41cea4:	b	41d03c <ferror@plt+0x1a54c>
  41cea8:	str	wzr, [sp, #36]
  41ceac:	ldr	x8, [sp, #56]
  41ceb0:	ldrh	w9, [x8, #16]
  41ceb4:	ldr	x8, [sp, #40]
  41ceb8:	ldrh	w10, [x8, #6]
  41cebc:	bic	w9, w10, w9
  41cec0:	strh	w9, [x8, #6]
  41cec4:	ldur	w9, [x29, #-32]
  41cec8:	cbnz	w9, 41cf04 <ferror@plt+0x1a414>
  41cecc:	ldr	x8, [sp, #40]
  41ced0:	ldr	w9, [x8, #12]
  41ced4:	ldr	x8, [sp, #24]
  41ced8:	ldr	x10, [x8, #8]
  41cedc:	ldr	w11, [x10, #8]
  41cee0:	cmp	w9, w11
  41cee4:	b.ne	41cf04 <ferror@plt+0x1a414>  // b.any
  41cee8:	ldr	x8, [sp, #40]
  41ceec:	ldr	w9, [x8, #8]
  41cef0:	ldr	x8, [sp, #24]
  41cef4:	ldr	x10, [x8, #8]
  41cef8:	ldr	w11, [x10, #32]
  41cefc:	cmp	w9, w11
  41cf00:	b.eq	41cf08 <ferror@plt+0x1a418>  // b.none
  41cf04:	b	41cff0 <ferror@plt+0x1a500>
  41cf08:	ldr	x8, [sp, #40]
  41cf0c:	ldrh	w9, [x8, #6]
  41cf10:	and	w9, w9, #0x10
  41cf14:	cbz	w9, 41cf20 <ferror@plt+0x1a430>
  41cf18:	mov	w8, #0x1                   	// #1
  41cf1c:	str	w8, [sp, #68]
  41cf20:	ldr	x8, [sp, #40]
  41cf24:	ldrh	w9, [x8, #4]
  41cf28:	cmp	w9, #0x3
  41cf2c:	b.ne	41cf6c <ferror@plt+0x1a47c>  // b.any
  41cf30:	ldr	x0, [sp, #40]
  41cf34:	bl	41edd4 <ferror@plt+0x1c2e4>
  41cf38:	str	w0, [sp, #36]
  41cf3c:	ldr	w8, [sp, #36]
  41cf40:	cmp	w8, #0x0
  41cf44:	cset	w8, ge  // ge = tcont
  41cf48:	tbnz	w8, #0, 41cf60 <ferror@plt+0x1a470>
  41cf4c:	ldr	x0, [sp, #72]
  41cf50:	bl	402850 <free@plt>
  41cf54:	mov	w8, #0xffffffff            	// #-1
  41cf58:	stur	w8, [x29, #-4]
  41cf5c:	b	41d0d4 <ferror@plt+0x1a5e4>
  41cf60:	mov	w8, #0x1                   	// #1
  41cf64:	str	w8, [sp, #52]
  41cf68:	b	41d03c <ferror@plt+0x1a54c>
  41cf6c:	ldr	x8, [sp, #40]
  41cf70:	ldrh	w9, [x8, #4]
  41cf74:	cmp	w9, #0x2
  41cf78:	b.ne	41cfa0 <ferror@plt+0x1a4b0>  // b.any
  41cf7c:	ldr	x8, [sp, #24]
  41cf80:	ldr	x0, [x8, #8]
  41cf84:	ldr	x1, [sp, #40]
  41cf88:	bl	41ef14 <ferror@plt+0x1c424>
  41cf8c:	ldr	x0, [sp, #72]
  41cf90:	bl	402850 <free@plt>
  41cf94:	mov	w9, #0xffffffff            	// #-1
  41cf98:	stur	w9, [x29, #-4]
  41cf9c:	b	41d0d4 <ferror@plt+0x1a5e4>
  41cfa0:	ldr	x8, [sp, #24]
  41cfa4:	ldr	x9, [x8, #8]
  41cfa8:	ldr	x9, [x9, #40]
  41cfac:	cbnz	x9, 41cff0 <ferror@plt+0x1a500>
  41cfb0:	ldr	x8, [sp, #56]
  41cfb4:	ldr	x8, [x8]
  41cfb8:	ldr	x0, [sp, #40]
  41cfbc:	ldr	x9, [sp, #56]
  41cfc0:	ldr	x1, [x9, #8]
  41cfc4:	blr	x8
  41cfc8:	str	w0, [sp, #36]
  41cfcc:	ldr	w10, [sp, #36]
  41cfd0:	cmp	w10, #0x0
  41cfd4:	cset	w10, ge  // ge = tcont
  41cfd8:	tbnz	w10, #0, 41cff0 <ferror@plt+0x1a500>
  41cfdc:	ldr	x0, [sp, #72]
  41cfe0:	bl	402850 <free@plt>
  41cfe4:	ldr	w8, [sp, #36]
  41cfe8:	stur	w8, [x29, #-4]
  41cfec:	b	41d0d4 <ferror@plt+0x1a5e4>
  41cff0:	ldr	x8, [sp, #40]
  41cff4:	ldr	w9, [x8]
  41cff8:	add	w9, w9, #0x4
  41cffc:	subs	w9, w9, #0x1
  41d000:	and	w9, w9, #0xfffffffc
  41d004:	ldr	w10, [sp, #48]
  41d008:	subs	w9, w10, w9
  41d00c:	str	w9, [sp, #48]
  41d010:	ldr	x8, [sp, #40]
  41d014:	ldr	x11, [sp, #40]
  41d018:	ldr	w9, [x11]
  41d01c:	add	w9, w9, #0x4
  41d020:	subs	w9, w9, #0x1
  41d024:	and	w9, w9, #0xfffffffc
  41d028:	mov	w11, w9
  41d02c:	ubfx	x11, x11, #0, #32
  41d030:	add	x8, x8, x11
  41d034:	str	x8, [sp, #40]
  41d038:	b	41ce54 <ferror@plt+0x1a364>
  41d03c:	ldr	x8, [sp, #56]
  41d040:	add	x8, x8, #0x18
  41d044:	str	x8, [sp, #56]
  41d048:	b	41ce38 <ferror@plt+0x1a348>
  41d04c:	ldr	x0, [sp, #72]
  41d050:	bl	402850 <free@plt>
  41d054:	ldr	w8, [sp, #52]
  41d058:	cbz	w8, 41d080 <ferror@plt+0x1a590>
  41d05c:	ldr	w8, [sp, #68]
  41d060:	cbz	w8, 41d078 <ferror@plt+0x1a588>
  41d064:	ldr	x8, [sp, #16]
  41d068:	ldr	x0, [x8]
  41d06c:	adrp	x1, 424000 <ferror@plt+0x21510>
  41d070:	add	x1, x1, #0x37a
  41d074:	bl	402ab0 <fprintf@plt>
  41d078:	stur	wzr, [x29, #-4]
  41d07c:	b	41d0d4 <ferror@plt+0x1a5e4>
  41d080:	ldr	w8, [sp, #128]
  41d084:	and	w8, w8, #0x20
  41d088:	cbz	w8, 41d0a4 <ferror@plt+0x1a5b4>
  41d08c:	ldr	x8, [sp, #16]
  41d090:	ldr	x0, [x8]
  41d094:	adrp	x1, 424000 <ferror@plt+0x21510>
  41d098:	add	x1, x1, #0x212
  41d09c:	bl	402ab0 <fprintf@plt>
  41d0a0:	b	41cdac <ferror@plt+0x1a2bc>
  41d0a4:	ldr	w8, [sp, #48]
  41d0a8:	cbz	w8, 41d0d0 <ferror@plt+0x1a5e0>
  41d0ac:	ldr	x8, [sp, #16]
  41d0b0:	ldr	x0, [x8]
  41d0b4:	ldr	w2, [sp, #48]
  41d0b8:	adrp	x1, 424000 <ferror@plt+0x21510>
  41d0bc:	add	x1, x1, #0x225
  41d0c0:	bl	402ab0 <fprintf@plt>
  41d0c4:	mov	w9, #0x1                   	// #1
  41d0c8:	mov	w0, w9
  41d0cc:	bl	402400 <exit@plt>
  41d0d0:	b	41cdac <ferror@plt+0x1a2bc>
  41d0d4:	ldur	w0, [x29, #-4]
  41d0d8:	ldp	x29, x30, [sp, #192]
  41d0dc:	add	sp, sp, #0xd0
  41d0e0:	ret
  41d0e4:	sub	sp, sp, #0x30
  41d0e8:	stp	x29, x30, [sp, #32]
  41d0ec:	add	x29, sp, #0x20
  41d0f0:	mov	x8, xzr
  41d0f4:	stur	x0, [x29, #-8]
  41d0f8:	str	x1, [sp, #16]
  41d0fc:	str	x2, [sp, #8]
  41d100:	ldur	x0, [x29, #-8]
  41d104:	ldr	x1, [sp, #16]
  41d108:	ldr	x2, [sp, #8]
  41d10c:	mov	w9, #0x1                   	// #1
  41d110:	and	w3, w9, #0x1
  41d114:	mov	x4, x8
  41d118:	bl	41d128 <ferror@plt+0x1a638>
  41d11c:	ldp	x29, x30, [sp, #32]
  41d120:	add	sp, sp, #0x30
  41d124:	ret
  41d128:	sub	sp, sp, #0x50
  41d12c:	stp	x29, x30, [sp, #64]
  41d130:	add	x29, sp, #0x40
  41d134:	mov	x8, #0x1                   	// #1
  41d138:	add	x9, sp, #0x8
  41d13c:	stur	x0, [x29, #-8]
  41d140:	stur	x1, [x29, #-16]
  41d144:	stur	x2, [x29, #-24]
  41d148:	mov	w10, #0x1                   	// #1
  41d14c:	and	w10, w3, w10
  41d150:	sturb	w10, [x29, #-25]
  41d154:	str	x4, [sp, #24]
  41d158:	ldur	x11, [x29, #-16]
  41d15c:	str	x11, [sp, #8]
  41d160:	ldur	x11, [x29, #-16]
  41d164:	ldr	w10, [x11]
  41d168:	mov	w11, w10
  41d16c:	str	x11, [sp, #16]
  41d170:	ldur	x0, [x29, #-8]
  41d174:	ldur	x3, [x29, #-24]
  41d178:	ldurb	w10, [x29, #-25]
  41d17c:	ldr	x5, [sp, #24]
  41d180:	mov	x1, x9
  41d184:	mov	x2, x8
  41d188:	and	w4, w10, #0x1
  41d18c:	bl	41d1e8 <ferror@plt+0x1a6f8>
  41d190:	ldp	x29, x30, [sp, #64]
  41d194:	add	sp, sp, #0x50
  41d198:	ret
  41d19c:	sub	sp, sp, #0x30
  41d1a0:	stp	x29, x30, [sp, #32]
  41d1a4:	add	x29, sp, #0x20
  41d1a8:	mov	x8, xzr
  41d1ac:	stur	x0, [x29, #-8]
  41d1b0:	str	x1, [sp, #16]
  41d1b4:	str	x2, [sp, #8]
  41d1b8:	str	x3, [sp]
  41d1bc:	ldur	x0, [x29, #-8]
  41d1c0:	ldr	x1, [sp, #16]
  41d1c4:	ldr	x2, [sp, #8]
  41d1c8:	ldr	x3, [sp]
  41d1cc:	mov	w9, #0x1                   	// #1
  41d1d0:	and	w4, w9, #0x1
  41d1d4:	mov	x5, x8
  41d1d8:	bl	41d1e8 <ferror@plt+0x1a6f8>
  41d1dc:	ldp	x29, x30, [sp, #32]
  41d1e0:	add	sp, sp, #0x30
  41d1e4:	ret
  41d1e8:	sub	sp, sp, #0xf0
  41d1ec:	stp	x29, x30, [sp, #224]
  41d1f0:	add	x29, sp, #0xe0
  41d1f4:	sub	x8, x29, #0x38
  41d1f8:	adrp	x9, 424000 <ferror@plt+0x21510>
  41d1fc:	add	x9, x9, #0x498
  41d200:	mov	w10, #0xc                   	// #12
  41d204:	mov	x11, xzr
  41d208:	mov	w12, #0x1                   	// #1
  41d20c:	adrp	x13, 434000 <ferror@plt+0x31510>
  41d210:	ldr	x13, [x13, #3984]
  41d214:	sub	x14, x29, #0x48
  41d218:	add	x15, sp, #0x50
  41d21c:	str	x0, [x8, #40]
  41d220:	str	x1, [x8, #32]
  41d224:	str	x2, [x8, #24]
  41d228:	str	x3, [x8, #16]
  41d22c:	and	w12, w4, w12
  41d230:	sturb	w12, [x29, #-41]
  41d234:	str	x5, [x8]
  41d238:	ldr	x16, [x9]
  41d23c:	stur	x16, [x29, #-72]
  41d240:	ldr	w12, [x9, #8]
  41d244:	stur	w12, [x29, #-64]
  41d248:	str	x14, [sp, #80]
  41d24c:	str	w10, [sp, #88]
  41d250:	ldr	x9, [x8, #32]
  41d254:	str	x9, [x15, #16]
  41d258:	ldr	x9, [x8, #24]
  41d25c:	str	x9, [sp, #104]
  41d260:	str	x11, [x15, #32]
  41d264:	str	xzr, [sp, #120]
  41d268:	str	wzr, [sp, #128]
  41d26c:	str	wzr, [sp, #76]
  41d270:	str	wzr, [sp, #60]
  41d274:	str	x8, [sp, #16]
  41d278:	str	x13, [sp, #8]
  41d27c:	ldrsw	x8, [sp, #60]
  41d280:	ldr	x9, [sp, #16]
  41d284:	ldr	x10, [x9, #24]
  41d288:	cmp	x8, x10
  41d28c:	b.cs	41d2f4 <ferror@plt+0x1a804>  // b.hs, b.nlast
  41d290:	ldr	x8, [sp, #16]
  41d294:	ldr	x9, [x8, #32]
  41d298:	ldrsw	x10, [sp, #60]
  41d29c:	mov	x11, #0x10                  	// #16
  41d2a0:	mul	x10, x11, x10
  41d2a4:	add	x9, x9, x10
  41d2a8:	ldr	x9, [x9]
  41d2ac:	str	x9, [sp, #64]
  41d2b0:	ldr	x9, [x8, #40]
  41d2b4:	ldr	w12, [x9, #28]
  41d2b8:	add	w12, w12, #0x1
  41d2bc:	str	w12, [x9, #28]
  41d2c0:	str	w12, [sp, #76]
  41d2c4:	ldr	x9, [sp, #64]
  41d2c8:	str	w12, [x9, #8]
  41d2cc:	ldr	x9, [x8, #16]
  41d2d0:	cbnz	x9, 41d2e4 <ferror@plt+0x1a7f4>
  41d2d4:	ldr	x8, [sp, #64]
  41d2d8:	ldrh	w9, [x8, #6]
  41d2dc:	orr	w9, w9, #0x4
  41d2e0:	strh	w9, [x8, #6]
  41d2e4:	ldr	w8, [sp, #60]
  41d2e8:	add	w8, w8, #0x1
  41d2ec:	str	w8, [sp, #60]
  41d2f0:	b	41d27c <ferror@plt+0x1a78c>
  41d2f4:	ldr	x8, [sp, #16]
  41d2f8:	ldr	x9, [x8, #40]
  41d2fc:	ldr	w0, [x9]
  41d300:	add	x1, sp, #0x50
  41d304:	mov	w10, wzr
  41d308:	mov	w2, w10
  41d30c:	bl	402680 <sendmsg@plt>
  41d310:	str	w0, [sp, #56]
  41d314:	ldr	w10, [sp, #56]
  41d318:	cmp	w10, #0x0
  41d31c:	cset	w10, ge  // ge = tcont
  41d320:	tbnz	w10, #0, 41d33c <ferror@plt+0x1a84c>
  41d324:	adrp	x0, 424000 <ferror@plt+0x21510>
  41d328:	add	x0, x0, #0x411
  41d32c:	bl	402420 <perror@plt>
  41d330:	mov	w8, #0xffffffff            	// #-1
  41d334:	stur	w8, [x29, #-4]
  41d338:	b	41d72c <ferror@plt+0x1ac3c>
  41d33c:	add	x8, sp, #0x50
  41d340:	sub	x9, x29, #0x58
  41d344:	str	x9, [x8, #16]
  41d348:	mov	x8, #0x1                   	// #1
  41d34c:	str	x8, [sp, #104]
  41d350:	str	wzr, [sp, #60]
  41d354:	ldr	x8, [sp, #16]
  41d358:	ldr	x9, [x8, #40]
  41d35c:	ldr	w0, [x9]
  41d360:	add	x1, sp, #0x50
  41d364:	add	x2, sp, #0x30
  41d368:	bl	41ec90 <ferror@plt+0x1c1a0>
  41d36c:	str	w0, [sp, #56]
  41d370:	ldr	w10, [sp, #60]
  41d374:	add	w10, w10, #0x1
  41d378:	str	w10, [sp, #60]
  41d37c:	ldr	w10, [sp, #56]
  41d380:	cmp	w10, #0x0
  41d384:	cset	w10, ge  // ge = tcont
  41d388:	tbnz	w10, #0, 41d398 <ferror@plt+0x1a8a8>
  41d38c:	ldr	w8, [sp, #56]
  41d390:	stur	w8, [x29, #-4]
  41d394:	b	41d72c <ferror@plt+0x1ac3c>
  41d398:	ldr	w8, [sp, #88]
  41d39c:	mov	w9, w8
  41d3a0:	cmp	x9, #0xc
  41d3a4:	b.eq	41d3cc <ferror@plt+0x1a8dc>  // b.none
  41d3a8:	ldr	x8, [sp, #8]
  41d3ac:	ldr	x0, [x8]
  41d3b0:	ldr	w2, [sp, #88]
  41d3b4:	adrp	x1, 424000 <ferror@plt+0x21510>
  41d3b8:	add	x1, x1, #0x42a
  41d3bc:	bl	402ab0 <fprintf@plt>
  41d3c0:	mov	w9, #0x1                   	// #1
  41d3c4:	mov	w0, w9
  41d3c8:	bl	402400 <exit@plt>
  41d3cc:	ldr	x8, [sp, #48]
  41d3d0:	str	x8, [sp, #64]
  41d3d4:	ldrsw	x8, [sp, #56]
  41d3d8:	cmp	x8, #0x10
  41d3dc:	b.cc	41d6d0 <ferror@plt+0x1abe0>  // b.lo, b.ul, b.last
  41d3e0:	ldr	x8, [sp, #64]
  41d3e4:	ldr	w9, [x8]
  41d3e8:	str	w9, [sp, #44]
  41d3ec:	ldrsw	x8, [sp, #44]
  41d3f0:	subs	x8, x8, #0x10
  41d3f4:	str	w8, [sp, #40]
  41d3f8:	ldr	w8, [sp, #40]
  41d3fc:	cmp	w8, #0x0
  41d400:	cset	w8, lt  // lt = tstop
  41d404:	tbnz	w8, #0, 41d418 <ferror@plt+0x1a928>
  41d408:	ldr	w8, [sp, #44]
  41d40c:	ldr	w9, [sp, #56]
  41d410:	cmp	w8, w9
  41d414:	b.le	41d474 <ferror@plt+0x1a984>
  41d418:	ldr	w8, [sp, #128]
  41d41c:	and	w8, w8, #0x20
  41d420:	cbz	w8, 41d450 <ferror@plt+0x1a960>
  41d424:	ldr	x8, [sp, #8]
  41d428:	ldr	x0, [x8]
  41d42c:	adrp	x1, 424000 <ferror@plt+0x21510>
  41d430:	add	x1, x1, #0x1e1
  41d434:	bl	402ab0 <fprintf@plt>
  41d438:	ldr	x8, [sp, #48]
  41d43c:	mov	x0, x8
  41d440:	bl	402850 <free@plt>
  41d444:	mov	w9, #0xffffffff            	// #-1
  41d448:	stur	w9, [x29, #-4]
  41d44c:	b	41d72c <ferror@plt+0x1ac3c>
  41d450:	ldr	x8, [sp, #8]
  41d454:	ldr	x0, [x8]
  41d458:	ldr	w2, [sp, #44]
  41d45c:	adrp	x1, 424000 <ferror@plt+0x21510>
  41d460:	add	x1, x1, #0x1f4
  41d464:	bl	402ab0 <fprintf@plt>
  41d468:	mov	w9, #0x1                   	// #1
  41d46c:	mov	w0, w9
  41d470:	bl	402400 <exit@plt>
  41d474:	ldur	w8, [x29, #-68]
  41d478:	cbnz	w8, 41d4d4 <ferror@plt+0x1a9e4>
  41d47c:	ldr	x8, [sp, #64]
  41d480:	ldr	w9, [x8, #12]
  41d484:	ldr	x8, [sp, #16]
  41d488:	ldr	x10, [x8, #40]
  41d48c:	ldr	w11, [x10, #8]
  41d490:	cmp	w9, w11
  41d494:	b.ne	41d4d4 <ferror@plt+0x1a9e4>  // b.any
  41d498:	ldr	x8, [sp, #64]
  41d49c:	ldr	w9, [x8, #8]
  41d4a0:	ldr	w10, [sp, #76]
  41d4a4:	cmp	w9, w10
  41d4a8:	b.hi	41d4d4 <ferror@plt+0x1a9e4>  // b.pmore
  41d4ac:	ldr	x8, [sp, #64]
  41d4b0:	ldr	w9, [x8, #8]
  41d4b4:	mov	w8, w9
  41d4b8:	ldr	w9, [sp, #76]
  41d4bc:	mov	w10, w9
  41d4c0:	ldr	x11, [sp, #16]
  41d4c4:	ldr	x12, [x11, #24]
  41d4c8:	subs	x10, x10, x12
  41d4cc:	cmp	x8, x10
  41d4d0:	b.cs	41d518 <ferror@plt+0x1aa28>  // b.hs, b.nlast
  41d4d4:	ldr	w8, [sp, #44]
  41d4d8:	add	w8, w8, #0x4
  41d4dc:	subs	w8, w8, #0x1
  41d4e0:	and	w8, w8, #0xfffffffc
  41d4e4:	ldr	w9, [sp, #56]
  41d4e8:	subs	w8, w9, w8
  41d4ec:	str	w8, [sp, #56]
  41d4f0:	ldr	x10, [sp, #64]
  41d4f4:	ldr	w8, [sp, #44]
  41d4f8:	add	w8, w8, #0x4
  41d4fc:	subs	w8, w8, #0x1
  41d500:	and	w8, w8, #0xfffffffc
  41d504:	mov	w11, w8
  41d508:	ubfx	x11, x11, #0, #32
  41d50c:	add	x10, x10, x11
  41d510:	str	x10, [sp, #64]
  41d514:	b	41d3d4 <ferror@plt+0x1a8e4>
  41d518:	ldr	x8, [sp, #64]
  41d51c:	ldrh	w9, [x8, #4]
  41d520:	cmp	w9, #0x2
  41d524:	b.ne	41d654 <ferror@plt+0x1ab64>  // b.any
  41d528:	ldr	x8, [sp, #64]
  41d52c:	add	x8, x8, #0x10
  41d530:	str	x8, [sp, #32]
  41d534:	ldr	x8, [sp, #32]
  41d538:	ldr	w9, [x8]
  41d53c:	str	w9, [sp, #28]
  41d540:	ldrsw	x8, [sp, #40]
  41d544:	cmp	x8, #0x14
  41d548:	b.cs	41d578 <ferror@plt+0x1aa88>  // b.hs, b.nlast
  41d54c:	ldr	x8, [sp, #8]
  41d550:	ldr	x0, [x8]
  41d554:	adrp	x1, 422000 <ferror@plt+0x1f510>
  41d558:	add	x1, x1, #0xf9b
  41d55c:	bl	402ab0 <fprintf@plt>
  41d560:	ldr	x8, [sp, #48]
  41d564:	mov	x0, x8
  41d568:	bl	402850 <free@plt>
  41d56c:	mov	w9, #0xffffffff            	// #-1
  41d570:	stur	w9, [x29, #-4]
  41d574:	b	41d72c <ferror@plt+0x1ac3c>
  41d578:	ldr	w8, [sp, #28]
  41d57c:	cbnz	w8, 41d594 <ferror@plt+0x1aaa4>
  41d580:	ldr	x0, [sp, #64]
  41d584:	ldr	x8, [sp, #16]
  41d588:	ldr	x1, [x8]
  41d58c:	bl	41b8b8 <ferror@plt+0x18dc8>
  41d590:	b	41d5e4 <ferror@plt+0x1aaf4>
  41d594:	ldr	w8, [sp, #28]
  41d598:	mov	w9, wzr
  41d59c:	subs	w8, w9, w8
  41d5a0:	str	w8, [sp, #4]
  41d5a4:	bl	402a70 <__errno_location@plt>
  41d5a8:	ldr	w8, [sp, #4]
  41d5ac:	str	w8, [x0]
  41d5b0:	ldr	x10, [sp, #16]
  41d5b4:	ldr	x11, [x10, #40]
  41d5b8:	ldr	w9, [x11, #36]
  41d5bc:	cmp	w9, #0x4
  41d5c0:	b.eq	41d5e4 <ferror@plt+0x1aaf4>  // b.none
  41d5c4:	ldurb	w8, [x29, #-41]
  41d5c8:	tbnz	w8, #0, 41d5d0 <ferror@plt+0x1aae0>
  41d5cc:	b	41d5e4 <ferror@plt+0x1aaf4>
  41d5d0:	ldr	x0, [sp, #64]
  41d5d4:	ldr	x1, [sp, #32]
  41d5d8:	ldr	x8, [sp, #16]
  41d5dc:	ldr	x2, [x8]
  41d5e0:	bl	41f108 <ferror@plt+0x1c618>
  41d5e4:	ldr	x8, [sp, #16]
  41d5e8:	ldr	x9, [x8, #16]
  41d5ec:	cbz	x9, 41d604 <ferror@plt+0x1ab14>
  41d5f0:	ldr	x8, [sp, #48]
  41d5f4:	ldr	x9, [sp, #16]
  41d5f8:	ldr	x10, [x9, #16]
  41d5fc:	str	x8, [x10]
  41d600:	b	41d60c <ferror@plt+0x1ab1c>
  41d604:	ldr	x0, [sp, #48]
  41d608:	bl	402850 <free@plt>
  41d60c:	ldrsw	x8, [sp, #60]
  41d610:	ldr	x9, [sp, #16]
  41d614:	ldr	x10, [x9, #24]
  41d618:	cmp	x8, x10
  41d61c:	b.cs	41d624 <ferror@plt+0x1ab34>  // b.hs, b.nlast
  41d620:	b	41d354 <ferror@plt+0x1a864>
  41d624:	ldr	w8, [sp, #28]
  41d628:	cbz	w8, 41d640 <ferror@plt+0x1ab50>
  41d62c:	ldr	w8, [sp, #60]
  41d630:	mov	w9, wzr
  41d634:	subs	w8, w9, w8
  41d638:	str	w8, [sp]
  41d63c:	b	41d648 <ferror@plt+0x1ab58>
  41d640:	mov	w8, wzr
  41d644:	str	w8, [sp]
  41d648:	ldr	w8, [sp]
  41d64c:	stur	w8, [x29, #-4]
  41d650:	b	41d72c <ferror@plt+0x1ac3c>
  41d654:	ldr	x8, [sp, #16]
  41d658:	ldr	x9, [x8, #16]
  41d65c:	cbz	x9, 41d678 <ferror@plt+0x1ab88>
  41d660:	ldr	x8, [sp, #48]
  41d664:	ldr	x9, [sp, #16]
  41d668:	ldr	x10, [x9, #16]
  41d66c:	str	x8, [x10]
  41d670:	stur	wzr, [x29, #-4]
  41d674:	b	41d72c <ferror@plt+0x1ac3c>
  41d678:	ldr	x8, [sp, #8]
  41d67c:	ldr	x0, [x8]
  41d680:	adrp	x1, 424000 <ferror@plt+0x21510>
  41d684:	add	x1, x1, #0x447
  41d688:	bl	402ab0 <fprintf@plt>
  41d68c:	ldr	w9, [sp, #44]
  41d690:	add	w9, w9, #0x4
  41d694:	subs	w9, w9, #0x1
  41d698:	and	w9, w9, #0xfffffffc
  41d69c:	ldr	w10, [sp, #56]
  41d6a0:	subs	w9, w10, w9
  41d6a4:	str	w9, [sp, #56]
  41d6a8:	ldr	x8, [sp, #64]
  41d6ac:	ldr	w9, [sp, #44]
  41d6b0:	add	w9, w9, #0x4
  41d6b4:	subs	w9, w9, #0x1
  41d6b8:	and	w9, w9, #0xfffffffc
  41d6bc:	mov	w11, w9
  41d6c0:	ubfx	x11, x11, #0, #32
  41d6c4:	add	x8, x8, x11
  41d6c8:	str	x8, [sp, #64]
  41d6cc:	b	41d3d4 <ferror@plt+0x1a8e4>
  41d6d0:	ldr	x0, [sp, #48]
  41d6d4:	bl	402850 <free@plt>
  41d6d8:	ldr	w8, [sp, #128]
  41d6dc:	and	w8, w8, #0x20
  41d6e0:	cbz	w8, 41d6fc <ferror@plt+0x1ac0c>
  41d6e4:	ldr	x8, [sp, #8]
  41d6e8:	ldr	x0, [x8]
  41d6ec:	adrp	x1, 424000 <ferror@plt+0x21510>
  41d6f0:	add	x1, x1, #0x212
  41d6f4:	bl	402ab0 <fprintf@plt>
  41d6f8:	b	41d354 <ferror@plt+0x1a864>
  41d6fc:	ldr	w8, [sp, #56]
  41d700:	cbz	w8, 41d728 <ferror@plt+0x1ac38>
  41d704:	ldr	x8, [sp, #8]
  41d708:	ldr	x0, [x8]
  41d70c:	ldr	w2, [sp, #56]
  41d710:	adrp	x1, 424000 <ferror@plt+0x21510>
  41d714:	add	x1, x1, #0x225
  41d718:	bl	402ab0 <fprintf@plt>
  41d71c:	mov	w9, #0x1                   	// #1
  41d720:	mov	w0, w9
  41d724:	bl	402400 <exit@plt>
  41d728:	b	41d354 <ferror@plt+0x1a864>
  41d72c:	ldur	w0, [x29, #-4]
  41d730:	ldp	x29, x30, [sp, #224]
  41d734:	add	sp, sp, #0xf0
  41d738:	ret
  41d73c:	sub	sp, sp, #0x30
  41d740:	stp	x29, x30, [sp, #32]
  41d744:	add	x29, sp, #0x20
  41d748:	mov	x8, xzr
  41d74c:	stur	x0, [x29, #-8]
  41d750:	str	x1, [sp, #16]
  41d754:	str	x2, [sp, #8]
  41d758:	ldur	x0, [x29, #-8]
  41d75c:	ldr	x1, [sp, #16]
  41d760:	ldr	x2, [sp, #8]
  41d764:	mov	w9, wzr
  41d768:	and	w3, w9, #0x1
  41d76c:	mov	x4, x8
  41d770:	bl	41d128 <ferror@plt+0x1a638>
  41d774:	ldp	x29, x30, [sp, #32]
  41d778:	add	sp, sp, #0x30
  41d77c:	ret
  41d780:	sub	sp, sp, #0x30
  41d784:	stp	x29, x30, [sp, #32]
  41d788:	add	x29, sp, #0x20
  41d78c:	mov	w8, #0x1                   	// #1
  41d790:	mov	w1, #0x10e                 	// #270
  41d794:	mov	w2, #0x8                   	// #8
  41d798:	mov	w4, #0x4                   	// #4
  41d79c:	add	x3, sp, #0xc
  41d7a0:	str	x0, [sp, #16]
  41d7a4:	str	w8, [sp, #12]
  41d7a8:	ldr	x9, [sp, #16]
  41d7ac:	ldr	w0, [x9]
  41d7b0:	bl	4025f0 <setsockopt@plt>
  41d7b4:	cmp	w0, #0x0
  41d7b8:	cset	w8, ge  // ge = tcont
  41d7bc:	tbnz	w8, #0, 41d7d8 <ferror@plt+0x1ace8>
  41d7c0:	adrp	x0, 424000 <ferror@plt+0x21510>
  41d7c4:	add	x0, x0, #0x17d
  41d7c8:	bl	402420 <perror@plt>
  41d7cc:	mov	w8, #0xffffffff            	// #-1
  41d7d0:	stur	w8, [x29, #-4]
  41d7d4:	b	41d7ec <ferror@plt+0x1acfc>
  41d7d8:	ldr	x8, [sp, #16]
  41d7dc:	ldr	w9, [x8, #48]
  41d7e0:	orr	w9, w9, #0x1
  41d7e4:	str	w9, [x8, #48]
  41d7e8:	stur	wzr, [x29, #-4]
  41d7ec:	ldur	w0, [x29, #-4]
  41d7f0:	ldp	x29, x30, [sp, #32]
  41d7f4:	add	sp, sp, #0x30
  41d7f8:	ret
  41d7fc:	stp	x29, x30, [sp, #-32]!
  41d800:	str	x28, [sp, #16]
  41d804:	mov	x29, sp
  41d808:	sub	sp, sp, #0x6, lsl #12
  41d80c:	sub	sp, sp, #0xe0
  41d810:	sub	x8, x29, #0x88
  41d814:	adrp	x9, 424000 <ferror@plt+0x21510>
  41d818:	add	x9, x9, #0x48c
  41d81c:	mov	w10, #0xc                   	// #12
  41d820:	mov	x11, #0x1                   	// #1
  41d824:	mov	x12, xzr
  41d828:	adrp	x13, 434000 <ferror@plt+0x31510>
  41d82c:	ldr	x13, [x13, #3984]
  41d830:	sub	x14, x29, #0x40
  41d834:	sub	x15, x29, #0x50
  41d838:	sub	x16, x29, #0x88
  41d83c:	str	x0, [x8, #120]
  41d840:	str	x1, [x8, #112]
  41d844:	str	x2, [x8, #104]
  41d848:	ldr	x17, [x9]
  41d84c:	str	x17, [x8, #72]
  41d850:	ldr	w18, [x9, #8]
  41d854:	str	w18, [x8, #80]
  41d858:	str	x14, [x8]
  41d85c:	str	w10, [x8, #8]
  41d860:	str	x15, [x16, #16]
  41d864:	str	x11, [x8, #24]
  41d868:	str	x12, [x16, #32]
  41d86c:	str	xzr, [x8, #40]
  41d870:	str	wzr, [x8, #48]
  41d874:	ldr	x9, [x8, #120]
  41d878:	ldr	w10, [x9, #48]
  41d87c:	and	w10, w10, #0x1
  41d880:	str	x8, [sp, #40]
  41d884:	str	x13, [sp, #32]
  41d888:	cbz	w10, 41d8a4 <ferror@plt+0x1adb4>
  41d88c:	sub	x8, x29, #0x88
  41d890:	add	x9, sp, #0x58
  41d894:	str	x9, [x8, #32]
  41d898:	mov	x8, #0x2000                	// #8192
  41d89c:	ldr	x9, [sp, #40]
  41d8a0:	str	x8, [x9, #40]
  41d8a4:	add	x8, sp, #0x2, lsl #12
  41d8a8:	add	x8, x8, #0x58
  41d8ac:	ldr	x9, [sp, #40]
  41d8b0:	str	x8, [x9, #56]
  41d8b4:	mov	x8, #0x4000                	// #16384
  41d8b8:	ldr	x9, [sp, #40]
  41d8bc:	str	x8, [x9, #64]
  41d8c0:	ldr	x8, [x9, #120]
  41d8c4:	ldr	w0, [x8]
  41d8c8:	sub	x1, x29, #0x88
  41d8cc:	mov	w10, wzr
  41d8d0:	mov	w2, w10
  41d8d4:	bl	4023c0 <recvmsg@plt>
  41d8d8:	ldr	x8, [sp, #40]
  41d8dc:	str	w0, [x8, #100]
  41d8e0:	ldr	w10, [x8, #100]
  41d8e4:	cmp	w10, #0x0
  41d8e8:	cset	w10, ge  // ge = tcont
  41d8ec:	tbnz	w10, #0, 41d970 <ferror@plt+0x1ae80>
  41d8f0:	bl	402a70 <__errno_location@plt>
  41d8f4:	ldr	w8, [x0]
  41d8f8:	cmp	w8, #0x4
  41d8fc:	b.eq	41d910 <ferror@plt+0x1ae20>  // b.none
  41d900:	bl	402a70 <__errno_location@plt>
  41d904:	ldr	w8, [x0]
  41d908:	cmp	w8, #0xb
  41d90c:	b.ne	41d914 <ferror@plt+0x1ae24>  // b.any
  41d910:	b	41d8b4 <ferror@plt+0x1adc4>
  41d914:	ldr	x8, [sp, #32]
  41d918:	ldr	x0, [x8]
  41d91c:	str	x0, [sp, #24]
  41d920:	bl	402a70 <__errno_location@plt>
  41d924:	ldr	w0, [x0]
  41d928:	bl	402710 <strerror@plt>
  41d92c:	str	x0, [sp, #16]
  41d930:	bl	402a70 <__errno_location@plt>
  41d934:	ldr	w3, [x0]
  41d938:	ldr	x0, [sp, #24]
  41d93c:	adrp	x1, 424000 <ferror@plt+0x21510>
  41d940:	add	x1, x1, #0x195
  41d944:	ldr	x2, [sp, #16]
  41d948:	bl	402ab0 <fprintf@plt>
  41d94c:	bl	402a70 <__errno_location@plt>
  41d950:	ldr	w9, [x0]
  41d954:	cmp	w9, #0x69
  41d958:	b.ne	41d960 <ferror@plt+0x1ae70>  // b.any
  41d95c:	b	41d8b4 <ferror@plt+0x1adc4>
  41d960:	mov	w8, #0xffffffff            	// #-1
  41d964:	ldr	x9, [sp, #40]
  41d968:	str	w8, [x9, #132]
  41d96c:	b	41dc2c <ferror@plt+0x1b13c>
  41d970:	ldr	x8, [sp, #40]
  41d974:	ldr	w9, [x8, #100]
  41d978:	cbnz	w9, 41d9a0 <ferror@plt+0x1aeb0>
  41d97c:	ldr	x8, [sp, #32]
  41d980:	ldr	x0, [x8]
  41d984:	adrp	x1, 424000 <ferror@plt+0x21510>
  41d988:	add	x1, x1, #0x1b4
  41d98c:	bl	402ab0 <fprintf@plt>
  41d990:	mov	w9, #0xffffffff            	// #-1
  41d994:	ldr	x8, [sp, #40]
  41d998:	str	w9, [x8, #132]
  41d99c:	b	41dc2c <ferror@plt+0x1b13c>
  41d9a0:	ldr	x8, [sp, #40]
  41d9a4:	ldr	w9, [x8, #8]
  41d9a8:	mov	w10, w9
  41d9ac:	cmp	x10, #0xc
  41d9b0:	b.eq	41d9dc <ferror@plt+0x1aeec>  // b.none
  41d9b4:	ldr	x8, [sp, #32]
  41d9b8:	ldr	x0, [x8]
  41d9bc:	ldr	x9, [sp, #40]
  41d9c0:	ldr	w2, [x9, #8]
  41d9c4:	adrp	x1, 424000 <ferror@plt+0x21510>
  41d9c8:	add	x1, x1, #0x1c4
  41d9cc:	bl	402ab0 <fprintf@plt>
  41d9d0:	mov	w10, #0x1                   	// #1
  41d9d4:	mov	w0, w10
  41d9d8:	bl	402400 <exit@plt>
  41d9dc:	ldr	x8, [sp, #40]
  41d9e0:	ldr	x9, [x8, #120]
  41d9e4:	ldr	w10, [x9, #48]
  41d9e8:	and	w10, w10, #0x1
  41d9ec:	cbz	w10, 41da90 <ferror@plt+0x1afa0>
  41d9f0:	str	wzr, [sp, #84]
  41d9f4:	mov	w8, #0xffffffff            	// #-1
  41d9f8:	str	w8, [sp, #84]
  41d9fc:	ldr	x9, [sp, #40]
  41da00:	ldr	x10, [x9, #40]
  41da04:	cmp	x10, #0x10
  41da08:	b.cc	41da1c <ferror@plt+0x1af2c>  // b.lo, b.ul, b.last
  41da0c:	sub	x8, x29, #0x88
  41da10:	ldr	x8, [x8, #32]
  41da14:	str	x8, [sp, #8]
  41da18:	b	41da24 <ferror@plt+0x1af34>
  41da1c:	mov	x8, xzr
  41da20:	str	x8, [sp, #8]
  41da24:	ldr	x8, [sp, #8]
  41da28:	str	x8, [sp, #72]
  41da2c:	ldr	x8, [sp, #72]
  41da30:	cbz	x8, 41da90 <ferror@plt+0x1afa0>
  41da34:	ldr	x8, [sp, #72]
  41da38:	ldr	w9, [x8, #8]
  41da3c:	cmp	w9, #0x10e
  41da40:	b.ne	41da7c <ferror@plt+0x1af8c>  // b.any
  41da44:	ldr	x8, [sp, #72]
  41da48:	ldr	w9, [x8, #12]
  41da4c:	cmp	w9, #0x8
  41da50:	b.ne	41da7c <ferror@plt+0x1af8c>  // b.any
  41da54:	ldr	x8, [sp, #72]
  41da58:	ldr	x8, [x8]
  41da5c:	cmp	x8, #0x14
  41da60:	b.ne	41da7c <ferror@plt+0x1af8c>  // b.any
  41da64:	ldr	x8, [sp, #72]
  41da68:	add	x8, x8, #0x10
  41da6c:	str	x8, [sp, #64]
  41da70:	ldr	x8, [sp, #64]
  41da74:	ldr	w9, [x8]
  41da78:	str	w9, [sp, #84]
  41da7c:	ldr	x1, [sp, #72]
  41da80:	sub	x0, x29, #0x88
  41da84:	bl	402430 <__cmsg_nxthdr@plt>
  41da88:	str	x0, [sp, #72]
  41da8c:	b	41da2c <ferror@plt+0x1af3c>
  41da90:	add	x8, sp, #0x2, lsl #12
  41da94:	add	x8, x8, #0x58
  41da98:	ldr	x9, [sp, #40]
  41da9c:	str	x8, [x9, #88]
  41daa0:	ldr	x8, [sp, #40]
  41daa4:	ldrsw	x9, [x8, #100]
  41daa8:	cmp	x9, #0x10
  41daac:	b.cc	41dbcc <ferror@plt+0x1b0dc>  // b.lo, b.ul, b.last
  41dab0:	ldr	x8, [sp, #40]
  41dab4:	ldr	x9, [x8, #88]
  41dab8:	ldr	w10, [x9]
  41dabc:	str	w10, [sp, #56]
  41dac0:	ldrsw	x9, [sp, #56]
  41dac4:	subs	x9, x9, #0x10
  41dac8:	str	w9, [sp, #52]
  41dacc:	ldr	w9, [sp, #52]
  41dad0:	cmp	w9, #0x0
  41dad4:	cset	w9, lt  // lt = tstop
  41dad8:	tbnz	w9, #0, 41daf0 <ferror@plt+0x1b000>
  41dadc:	ldr	w8, [sp, #56]
  41dae0:	ldr	x9, [sp, #40]
  41dae4:	ldr	w10, [x9, #100]
  41dae8:	cmp	w8, w10
  41daec:	b.le	41db48 <ferror@plt+0x1b058>
  41daf0:	ldr	x8, [sp, #40]
  41daf4:	ldr	w9, [x8, #48]
  41daf8:	and	w9, w9, #0x20
  41dafc:	cbz	w9, 41db24 <ferror@plt+0x1b034>
  41db00:	ldr	x8, [sp, #32]
  41db04:	ldr	x0, [x8]
  41db08:	adrp	x1, 424000 <ferror@plt+0x21510>
  41db0c:	add	x1, x1, #0x1e1
  41db10:	bl	402ab0 <fprintf@plt>
  41db14:	mov	w9, #0xffffffff            	// #-1
  41db18:	ldr	x8, [sp, #40]
  41db1c:	str	w9, [x8, #132]
  41db20:	b	41dc2c <ferror@plt+0x1b13c>
  41db24:	ldr	x8, [sp, #32]
  41db28:	ldr	x0, [x8]
  41db2c:	ldr	w2, [sp, #56]
  41db30:	adrp	x1, 424000 <ferror@plt+0x21510>
  41db34:	add	x1, x1, #0x1f4
  41db38:	bl	402ab0 <fprintf@plt>
  41db3c:	mov	w9, #0x1                   	// #1
  41db40:	mov	w0, w9
  41db44:	bl	402400 <exit@plt>
  41db48:	ldr	x8, [sp, #40]
  41db4c:	ldr	x9, [x8, #112]
  41db50:	ldr	x1, [x8, #88]
  41db54:	ldr	x2, [x8, #104]
  41db58:	add	x0, sp, #0x54
  41db5c:	blr	x9
  41db60:	str	w0, [sp, #60]
  41db64:	ldr	w10, [sp, #60]
  41db68:	cmp	w10, #0x0
  41db6c:	cset	w10, ge  // ge = tcont
  41db70:	tbnz	w10, #0, 41db84 <ferror@plt+0x1b094>
  41db74:	ldr	w8, [sp, #60]
  41db78:	ldr	x9, [sp, #40]
  41db7c:	str	w8, [x9, #132]
  41db80:	b	41dc2c <ferror@plt+0x1b13c>
  41db84:	ldr	w8, [sp, #56]
  41db88:	add	w8, w8, #0x4
  41db8c:	subs	w8, w8, #0x1
  41db90:	and	w8, w8, #0xfffffffc
  41db94:	ldr	x9, [sp, #40]
  41db98:	ldr	w10, [x9, #100]
  41db9c:	subs	w8, w10, w8
  41dba0:	str	w8, [x9, #100]
  41dba4:	ldr	x11, [x9, #88]
  41dba8:	ldr	w8, [sp, #56]
  41dbac:	add	w8, w8, #0x4
  41dbb0:	subs	w8, w8, #0x1
  41dbb4:	and	w8, w8, #0xfffffffc
  41dbb8:	mov	w12, w8
  41dbbc:	ubfx	x12, x12, #0, #32
  41dbc0:	add	x11, x11, x12
  41dbc4:	str	x11, [x9, #88]
  41dbc8:	b	41daa0 <ferror@plt+0x1afb0>
  41dbcc:	ldr	x8, [sp, #40]
  41dbd0:	ldr	w9, [x8, #48]
  41dbd4:	and	w9, w9, #0x20
  41dbd8:	cbz	w9, 41dbf4 <ferror@plt+0x1b104>
  41dbdc:	ldr	x8, [sp, #32]
  41dbe0:	ldr	x0, [x8]
  41dbe4:	adrp	x1, 424000 <ferror@plt+0x21510>
  41dbe8:	add	x1, x1, #0x212
  41dbec:	bl	402ab0 <fprintf@plt>
  41dbf0:	b	41d8b4 <ferror@plt+0x1adc4>
  41dbf4:	ldr	x8, [sp, #40]
  41dbf8:	ldr	w9, [x8, #100]
  41dbfc:	cbz	w9, 41dc28 <ferror@plt+0x1b138>
  41dc00:	ldr	x8, [sp, #32]
  41dc04:	ldr	x0, [x8]
  41dc08:	ldr	x9, [sp, #40]
  41dc0c:	ldr	w2, [x9, #100]
  41dc10:	adrp	x1, 424000 <ferror@plt+0x21510>
  41dc14:	add	x1, x1, #0x225
  41dc18:	bl	402ab0 <fprintf@plt>
  41dc1c:	mov	w10, #0x1                   	// #1
  41dc20:	mov	w0, w10
  41dc24:	bl	402400 <exit@plt>
  41dc28:	b	41d8b4 <ferror@plt+0x1adc4>
  41dc2c:	ldr	x8, [sp, #40]
  41dc30:	ldr	w0, [x8, #132]
  41dc34:	add	sp, sp, #0x6, lsl #12
  41dc38:	add	sp, sp, #0xe0
  41dc3c:	ldr	x28, [sp, #16]
  41dc40:	ldp	x29, x30, [sp], #32
  41dc44:	ret
  41dc48:	stp	x29, x30, [sp, #-32]!
  41dc4c:	str	x28, [sp, #16]
  41dc50:	mov	x29, sp
  41dc54:	sub	sp, sp, #0x4, lsl #12
  41dc58:	sub	sp, sp, #0x70
  41dc5c:	sub	x8, x29, #0x28
  41dc60:	adrp	x9, 434000 <ferror@plt+0x31510>
  41dc64:	ldr	x9, [x9, #3984]
  41dc68:	add	x10, sp, #0x48
  41dc6c:	str	x0, [x8, #24]
  41dc70:	str	x1, [x8, #16]
  41dc74:	str	x2, [x8, #8]
  41dc78:	str	x10, [sp, #64]
  41dc7c:	str	x8, [sp, #40]
  41dc80:	str	x9, [sp, #32]
  41dc84:	ldr	x8, [sp, #40]
  41dc88:	ldr	x3, [x8, #24]
  41dc8c:	add	x0, sp, #0x48
  41dc90:	mov	x1, #0x1                   	// #1
  41dc94:	mov	x2, #0x10                  	// #16
  41dc98:	bl	402810 <fread@plt>
  41dc9c:	ldr	x8, [sp, #40]
  41dca0:	str	x0, [x8]
  41dca4:	ldr	x9, [x8]
  41dca8:	cbnz	x9, 41dcc8 <ferror@plt+0x1b1d8>
  41dcac:	ldr	x8, [sp, #40]
  41dcb0:	ldr	x0, [x8, #24]
  41dcb4:	bl	402790 <feof@plt>
  41dcb8:	cbz	w0, 41dcc8 <ferror@plt+0x1b1d8>
  41dcbc:	ldr	x8, [sp, #40]
  41dcc0:	str	wzr, [x8, #36]
  41dcc4:	b	41dea0 <ferror@plt+0x1b3b0>
  41dcc8:	ldr	x8, [sp, #40]
  41dccc:	ldr	x9, [x8]
  41dcd0:	cmp	x9, #0x10
  41dcd4:	b.eq	41dd28 <ferror@plt+0x1b238>  // b.none
  41dcd8:	ldr	x8, [sp, #40]
  41dcdc:	ldr	x0, [x8, #24]
  41dce0:	bl	402af0 <ferror@plt>
  41dce4:	cbz	w0, 41dcf4 <ferror@plt+0x1b204>
  41dce8:	adrp	x0, 424000 <ferror@plt+0x21510>
  41dcec:	add	x0, x0, #0x23c
  41dcf0:	bl	402420 <perror@plt>
  41dcf4:	ldr	x8, [sp, #40]
  41dcf8:	ldr	x0, [x8, #24]
  41dcfc:	bl	402790 <feof@plt>
  41dd00:	cbz	w0, 41dd18 <ferror@plt+0x1b228>
  41dd04:	ldr	x8, [sp, #32]
  41dd08:	ldr	x0, [x8]
  41dd0c:	adrp	x1, 424000 <ferror@plt+0x21510>
  41dd10:	add	x1, x1, #0x252
  41dd14:	bl	402ab0 <fprintf@plt>
  41dd18:	mov	w8, #0xffffffff            	// #-1
  41dd1c:	ldr	x9, [sp, #40]
  41dd20:	str	w8, [x9, #36]
  41dd24:	b	41dea0 <ferror@plt+0x1b3b0>
  41dd28:	ldr	x8, [sp, #64]
  41dd2c:	ldr	w9, [x8]
  41dd30:	str	w9, [sp, #56]
  41dd34:	ldrsw	x8, [sp, #56]
  41dd38:	subs	x8, x8, #0x10
  41dd3c:	str	w8, [sp, #52]
  41dd40:	ldr	w8, [sp, #52]
  41dd44:	cmp	w8, #0x0
  41dd48:	cset	w8, lt  // lt = tstop
  41dd4c:	tbnz	w8, #0, 41dd5c <ferror@plt+0x1b26c>
  41dd50:	ldrsw	x8, [sp, #56]
  41dd54:	cmp	x8, #0x4, lsl #12
  41dd58:	b.ls	41ddb0 <ferror@plt+0x1b2c0>  // b.plast
  41dd5c:	ldr	x8, [sp, #32]
  41dd60:	ldr	x0, [x8]
  41dd64:	ldr	w2, [sp, #56]
  41dd68:	ldr	x9, [sp, #40]
  41dd6c:	ldr	x10, [x9, #24]
  41dd70:	str	x0, [sp, #24]
  41dd74:	mov	x0, x10
  41dd78:	str	w2, [sp, #20]
  41dd7c:	bl	4024e0 <ftell@plt>
  41dd80:	ldr	x8, [sp, #24]
  41dd84:	str	x0, [sp, #8]
  41dd88:	mov	x0, x8
  41dd8c:	adrp	x1, 424000 <ferror@plt+0x21510>
  41dd90:	add	x1, x1, #0x275
  41dd94:	ldr	w2, [sp, #20]
  41dd98:	ldr	x3, [sp, #8]
  41dd9c:	bl	402ab0 <fprintf@plt>
  41dda0:	mov	w11, #0xffffffff            	// #-1
  41dda4:	ldr	x8, [sp, #40]
  41dda8:	str	w11, [x8, #36]
  41ddac:	b	41dea0 <ferror@plt+0x1b3b0>
  41ddb0:	ldr	x8, [sp, #64]
  41ddb4:	add	x0, x8, #0x10
  41ddb8:	ldr	w9, [sp, #52]
  41ddbc:	add	w9, w9, #0x4
  41ddc0:	subs	w9, w9, #0x1
  41ddc4:	and	w9, w9, #0xfffffffc
  41ddc8:	mov	w8, w9
  41ddcc:	ubfx	x2, x8, #0, #32
  41ddd0:	ldr	x8, [sp, #40]
  41ddd4:	ldr	x3, [x8, #24]
  41ddd8:	mov	x1, #0x1                   	// #1
  41dddc:	bl	402810 <fread@plt>
  41dde0:	ldr	x8, [sp, #40]
  41dde4:	str	x0, [x8]
  41dde8:	ldr	x10, [x8]
  41ddec:	ldr	w9, [sp, #52]
  41ddf0:	add	w9, w9, #0x4
  41ddf4:	subs	w9, w9, #0x1
  41ddf8:	and	w9, w9, #0xfffffffc
  41ddfc:	mov	w11, w9
  41de00:	ubfx	x11, x11, #0, #32
  41de04:	cmp	x10, x11
  41de08:	b.eq	41de5c <ferror@plt+0x1b36c>  // b.none
  41de0c:	ldr	x8, [sp, #40]
  41de10:	ldr	x0, [x8, #24]
  41de14:	bl	402af0 <ferror@plt>
  41de18:	cbz	w0, 41de28 <ferror@plt+0x1b338>
  41de1c:	adrp	x0, 424000 <ferror@plt+0x21510>
  41de20:	add	x0, x0, #0x23c
  41de24:	bl	402420 <perror@plt>
  41de28:	ldr	x8, [sp, #40]
  41de2c:	ldr	x0, [x8, #24]
  41de30:	bl	402790 <feof@plt>
  41de34:	cbz	w0, 41de4c <ferror@plt+0x1b35c>
  41de38:	ldr	x8, [sp, #32]
  41de3c:	ldr	x0, [x8]
  41de40:	adrp	x1, 424000 <ferror@plt+0x21510>
  41de44:	add	x1, x1, #0x252
  41de48:	bl	402ab0 <fprintf@plt>
  41de4c:	mov	w8, #0xffffffff            	// #-1
  41de50:	ldr	x9, [sp, #40]
  41de54:	str	w8, [x9, #36]
  41de58:	b	41dea0 <ferror@plt+0x1b3b0>
  41de5c:	ldr	x8, [sp, #40]
  41de60:	ldr	x9, [x8, #16]
  41de64:	ldr	x1, [sp, #64]
  41de68:	ldr	x2, [x8, #8]
  41de6c:	mov	x10, xzr
  41de70:	mov	x0, x10
  41de74:	blr	x9
  41de78:	str	w0, [sp, #60]
  41de7c:	ldr	w11, [sp, #60]
  41de80:	cmp	w11, #0x0
  41de84:	cset	w11, ge  // ge = tcont
  41de88:	tbnz	w11, #0, 41de9c <ferror@plt+0x1b3ac>
  41de8c:	ldr	w8, [sp, #60]
  41de90:	ldr	x9, [sp, #40]
  41de94:	str	w8, [x9, #36]
  41de98:	b	41dea0 <ferror@plt+0x1b3b0>
  41de9c:	b	41dc84 <ferror@plt+0x1b194>
  41dea0:	ldr	x8, [sp, #40]
  41dea4:	ldr	w0, [x8, #36]
  41dea8:	add	sp, sp, #0x4, lsl #12
  41deac:	add	sp, sp, #0x70
  41deb0:	ldr	x28, [sp, #16]
  41deb4:	ldp	x29, x30, [sp], #32
  41deb8:	ret
  41debc:	sub	sp, sp, #0x20
  41dec0:	stp	x29, x30, [sp, #16]
  41dec4:	add	x29, sp, #0x10
  41dec8:	mov	x8, xzr
  41decc:	mov	w9, wzr
  41ded0:	str	x0, [sp, #8]
  41ded4:	str	w1, [sp, #4]
  41ded8:	str	w2, [sp]
  41dedc:	ldr	x0, [sp, #8]
  41dee0:	ldr	w1, [sp, #4]
  41dee4:	ldr	w2, [sp]
  41dee8:	mov	x3, x8
  41deec:	mov	w4, w9
  41def0:	bl	41df00 <ferror@plt+0x1b410>
  41def4:	ldp	x29, x30, [sp, #16]
  41def8:	add	sp, sp, #0x20
  41defc:	ret
  41df00:	sub	sp, sp, #0x40
  41df04:	stp	x29, x30, [sp, #48]
  41df08:	add	x29, sp, #0x30
  41df0c:	stur	x0, [x29, #-16]
  41df10:	stur	w1, [x29, #-20]
  41df14:	str	w2, [sp, #24]
  41df18:	str	x3, [sp, #16]
  41df1c:	str	w4, [sp, #12]
  41df20:	ldrsw	x8, [sp, #12]
  41df24:	add	x8, x8, #0x4
  41df28:	str	w8, [sp, #8]
  41df2c:	ldur	x9, [x29, #-16]
  41df30:	ldr	w8, [x9]
  41df34:	add	w8, w8, #0x4
  41df38:	subs	w8, w8, #0x1
  41df3c:	and	w8, w8, #0xfffffffc
  41df40:	ldr	w10, [sp, #8]
  41df44:	add	w10, w10, #0x4
  41df48:	subs	w10, w10, #0x1
  41df4c:	and	w10, w10, #0xfffffffc
  41df50:	add	w8, w8, w10
  41df54:	ldur	w10, [x29, #-20]
  41df58:	cmp	w8, w10
  41df5c:	b.ls	41df88 <ferror@plt+0x1b498>  // b.plast
  41df60:	adrp	x8, 434000 <ferror@plt+0x31510>
  41df64:	ldr	x8, [x8, #3984]
  41df68:	ldr	x0, [x8]
  41df6c:	ldur	w2, [x29, #-20]
  41df70:	adrp	x1, 424000 <ferror@plt+0x21510>
  41df74:	add	x1, x1, #0x298
  41df78:	bl	402ab0 <fprintf@plt>
  41df7c:	mov	w9, #0xffffffff            	// #-1
  41df80:	stur	w9, [x29, #-4]
  41df84:	b	41e018 <ferror@plt+0x1b528>
  41df88:	ldur	x8, [x29, #-16]
  41df8c:	ldur	x9, [x29, #-16]
  41df90:	ldr	w10, [x9]
  41df94:	add	w10, w10, #0x4
  41df98:	subs	w10, w10, #0x1
  41df9c:	and	w10, w10, #0xfffffffc
  41dfa0:	mov	w9, w10
  41dfa4:	ubfx	x9, x9, #0, #32
  41dfa8:	add	x8, x8, x9
  41dfac:	str	x8, [sp]
  41dfb0:	ldr	w10, [sp, #24]
  41dfb4:	ldr	x8, [sp]
  41dfb8:	strh	w10, [x8, #2]
  41dfbc:	ldr	w10, [sp, #8]
  41dfc0:	ldr	x8, [sp]
  41dfc4:	strh	w10, [x8]
  41dfc8:	ldr	w10, [sp, #12]
  41dfcc:	cbz	w10, 41dfe4 <ferror@plt+0x1b4f4>
  41dfd0:	ldr	x8, [sp]
  41dfd4:	add	x0, x8, #0x4
  41dfd8:	ldr	x1, [sp, #16]
  41dfdc:	ldrsw	x2, [sp, #12]
  41dfe0:	bl	4023b0 <memcpy@plt>
  41dfe4:	ldur	x8, [x29, #-16]
  41dfe8:	ldr	w9, [x8]
  41dfec:	add	w9, w9, #0x4
  41dff0:	subs	w9, w9, #0x1
  41dff4:	and	w9, w9, #0xfffffffc
  41dff8:	ldr	w10, [sp, #8]
  41dffc:	add	w10, w10, #0x4
  41e000:	subs	w10, w10, #0x1
  41e004:	and	w10, w10, #0xfffffffc
  41e008:	add	w9, w9, w10
  41e00c:	ldur	x8, [x29, #-16]
  41e010:	str	w9, [x8]
  41e014:	stur	wzr, [x29, #-4]
  41e018:	ldur	w0, [x29, #-4]
  41e01c:	ldp	x29, x30, [sp, #48]
  41e020:	add	sp, sp, #0x40
  41e024:	ret
  41e028:	sub	sp, sp, #0x30
  41e02c:	stp	x29, x30, [sp, #32]
  41e030:	add	x29, sp, #0x20
  41e034:	mov	w4, #0x1                   	// #1
  41e038:	add	x8, sp, #0xf
  41e03c:	stur	x0, [x29, #-8]
  41e040:	stur	w1, [x29, #-12]
  41e044:	str	w2, [sp, #16]
  41e048:	strb	w3, [sp, #15]
  41e04c:	ldur	x0, [x29, #-8]
  41e050:	ldur	w1, [x29, #-12]
  41e054:	ldr	w2, [sp, #16]
  41e058:	mov	x3, x8
  41e05c:	bl	41df00 <ferror@plt+0x1b410>
  41e060:	ldp	x29, x30, [sp, #32]
  41e064:	add	sp, sp, #0x30
  41e068:	ret
  41e06c:	sub	sp, sp, #0x30
  41e070:	stp	x29, x30, [sp, #32]
  41e074:	add	x29, sp, #0x20
  41e078:	mov	w4, #0x2                   	// #2
  41e07c:	add	x8, sp, #0xe
  41e080:	stur	x0, [x29, #-8]
  41e084:	stur	w1, [x29, #-12]
  41e088:	str	w2, [sp, #16]
  41e08c:	strh	w3, [sp, #14]
  41e090:	ldur	x0, [x29, #-8]
  41e094:	ldur	w1, [x29, #-12]
  41e098:	ldr	w2, [sp, #16]
  41e09c:	mov	x3, x8
  41e0a0:	bl	41df00 <ferror@plt+0x1b410>
  41e0a4:	ldp	x29, x30, [sp, #32]
  41e0a8:	add	sp, sp, #0x30
  41e0ac:	ret
  41e0b0:	sub	sp, sp, #0x30
  41e0b4:	stp	x29, x30, [sp, #32]
  41e0b8:	add	x29, sp, #0x20
  41e0bc:	mov	w4, #0x4                   	// #4
  41e0c0:	add	x8, sp, #0xc
  41e0c4:	stur	x0, [x29, #-8]
  41e0c8:	stur	w1, [x29, #-12]
  41e0cc:	str	w2, [sp, #16]
  41e0d0:	str	w3, [sp, #12]
  41e0d4:	ldur	x0, [x29, #-8]
  41e0d8:	ldur	w1, [x29, #-12]
  41e0dc:	ldr	w2, [sp, #16]
  41e0e0:	mov	x3, x8
  41e0e4:	bl	41df00 <ferror@plt+0x1b410>
  41e0e8:	ldp	x29, x30, [sp, #32]
  41e0ec:	add	sp, sp, #0x30
  41e0f0:	ret
  41e0f4:	sub	sp, sp, #0x30
  41e0f8:	stp	x29, x30, [sp, #32]
  41e0fc:	add	x29, sp, #0x20
  41e100:	mov	w4, #0x8                   	// #8
  41e104:	add	x8, sp, #0x8
  41e108:	stur	x0, [x29, #-8]
  41e10c:	stur	w1, [x29, #-12]
  41e110:	str	w2, [sp, #16]
  41e114:	str	x3, [sp, #8]
  41e118:	ldur	x0, [x29, #-8]
  41e11c:	ldur	w1, [x29, #-12]
  41e120:	ldr	w2, [sp, #16]
  41e124:	mov	x3, x8
  41e128:	bl	41df00 <ferror@plt+0x1b410>
  41e12c:	ldp	x29, x30, [sp, #32]
  41e130:	add	sp, sp, #0x30
  41e134:	ret
  41e138:	sub	sp, sp, #0x40
  41e13c:	stp	x29, x30, [sp, #48]
  41e140:	add	x29, sp, #0x30
  41e144:	stur	x0, [x29, #-8]
  41e148:	stur	w1, [x29, #-12]
  41e14c:	stur	w2, [x29, #-16]
  41e150:	str	x3, [sp, #24]
  41e154:	ldur	x0, [x29, #-8]
  41e158:	ldur	w1, [x29, #-12]
  41e15c:	ldur	w2, [x29, #-16]
  41e160:	ldr	x3, [sp, #24]
  41e164:	ldr	x8, [sp, #24]
  41e168:	str	x0, [sp, #16]
  41e16c:	mov	x0, x8
  41e170:	str	w1, [sp, #12]
  41e174:	str	w2, [sp, #8]
  41e178:	str	x3, [sp]
  41e17c:	bl	4023e0 <strlen@plt>
  41e180:	add	x8, x0, #0x1
  41e184:	ldr	x0, [sp, #16]
  41e188:	ldr	w1, [sp, #12]
  41e18c:	ldr	w2, [sp, #8]
  41e190:	ldr	x3, [sp]
  41e194:	mov	w4, w8
  41e198:	bl	41df00 <ferror@plt+0x1b410>
  41e19c:	ldp	x29, x30, [sp, #48]
  41e1a0:	add	sp, sp, #0x40
  41e1a4:	ret
  41e1a8:	sub	sp, sp, #0x40
  41e1ac:	stp	x29, x30, [sp, #48]
  41e1b0:	add	x29, sp, #0x30
  41e1b4:	stur	x0, [x29, #-16]
  41e1b8:	stur	w1, [x29, #-20]
  41e1bc:	str	x2, [sp, #16]
  41e1c0:	str	w3, [sp, #12]
  41e1c4:	ldur	x8, [x29, #-16]
  41e1c8:	ldr	w9, [x8]
  41e1cc:	add	w9, w9, #0x4
  41e1d0:	subs	w9, w9, #0x1
  41e1d4:	and	w9, w9, #0xfffffffc
  41e1d8:	ldr	w10, [sp, #12]
  41e1dc:	add	w10, w10, #0x4
  41e1e0:	subs	w10, w10, #0x1
  41e1e4:	and	w10, w10, #0xfffffffc
  41e1e8:	add	w9, w9, w10
  41e1ec:	ldur	w10, [x29, #-20]
  41e1f0:	cmp	w9, w10
  41e1f4:	b.ls	41e220 <ferror@plt+0x1b730>  // b.plast
  41e1f8:	adrp	x8, 434000 <ferror@plt+0x31510>
  41e1fc:	ldr	x8, [x8, #3984]
  41e200:	ldr	x0, [x8]
  41e204:	ldur	w2, [x29, #-20]
  41e208:	adrp	x1, 424000 <ferror@plt+0x21510>
  41e20c:	add	x1, x1, #0x2c7
  41e210:	bl	402ab0 <fprintf@plt>
  41e214:	mov	w9, #0xffffffff            	// #-1
  41e218:	stur	w9, [x29, #-4]
  41e21c:	b	41e2dc <ferror@plt+0x1b7ec>
  41e220:	ldur	x8, [x29, #-16]
  41e224:	ldur	x9, [x29, #-16]
  41e228:	ldr	w10, [x9]
  41e22c:	add	w10, w10, #0x4
  41e230:	subs	w10, w10, #0x1
  41e234:	and	w10, w10, #0xfffffffc
  41e238:	mov	w9, w10
  41e23c:	ubfx	x9, x9, #0, #32
  41e240:	add	x0, x8, x9
  41e244:	ldr	x1, [sp, #16]
  41e248:	ldrsw	x2, [sp, #12]
  41e24c:	bl	4023b0 <memcpy@plt>
  41e250:	ldur	x8, [x29, #-16]
  41e254:	ldur	x9, [x29, #-16]
  41e258:	ldr	w10, [x9]
  41e25c:	add	w10, w10, #0x4
  41e260:	subs	w10, w10, #0x1
  41e264:	and	w10, w10, #0xfffffffc
  41e268:	mov	w9, w10
  41e26c:	ubfx	x9, x9, #0, #32
  41e270:	add	x8, x8, x9
  41e274:	ldrsw	x9, [sp, #12]
  41e278:	add	x0, x8, x9
  41e27c:	ldr	w10, [sp, #12]
  41e280:	add	w10, w10, #0x4
  41e284:	subs	w10, w10, #0x1
  41e288:	and	w10, w10, #0xfffffffc
  41e28c:	ldr	w11, [sp, #12]
  41e290:	subs	w10, w10, w11
  41e294:	mov	w8, w10
  41e298:	ubfx	x2, x8, #0, #32
  41e29c:	mov	w10, wzr
  41e2a0:	mov	w1, w10
  41e2a4:	bl	402660 <memset@plt>
  41e2a8:	ldur	x8, [x29, #-16]
  41e2ac:	ldr	w10, [x8]
  41e2b0:	add	w10, w10, #0x4
  41e2b4:	subs	w10, w10, #0x1
  41e2b8:	and	w10, w10, #0xfffffffc
  41e2bc:	ldr	w11, [sp, #12]
  41e2c0:	add	w11, w11, #0x4
  41e2c4:	subs	w11, w11, #0x1
  41e2c8:	and	w11, w11, #0xfffffffc
  41e2cc:	add	w10, w10, w11
  41e2d0:	ldur	x8, [x29, #-16]
  41e2d4:	str	w10, [x8]
  41e2d8:	stur	wzr, [x29, #-4]
  41e2dc:	ldur	w0, [x29, #-4]
  41e2e0:	ldp	x29, x30, [sp, #48]
  41e2e4:	add	sp, sp, #0x40
  41e2e8:	ret
  41e2ec:	sub	sp, sp, #0x30
  41e2f0:	stp	x29, x30, [sp, #32]
  41e2f4:	add	x29, sp, #0x20
  41e2f8:	mov	x8, xzr
  41e2fc:	mov	w9, wzr
  41e300:	stur	x0, [x29, #-8]
  41e304:	stur	w1, [x29, #-12]
  41e308:	str	w2, [sp, #16]
  41e30c:	ldur	x10, [x29, #-8]
  41e310:	ldur	x11, [x29, #-8]
  41e314:	ldr	w12, [x11]
  41e318:	add	w12, w12, #0x4
  41e31c:	subs	w12, w12, #0x1
  41e320:	and	w12, w12, #0xfffffffc
  41e324:	mov	w11, w12
  41e328:	ubfx	x11, x11, #0, #32
  41e32c:	add	x10, x10, x11
  41e330:	str	x10, [sp, #8]
  41e334:	ldur	x0, [x29, #-8]
  41e338:	ldur	w1, [x29, #-12]
  41e33c:	ldr	w2, [sp, #16]
  41e340:	mov	x3, x8
  41e344:	mov	w4, w9
  41e348:	bl	41df00 <ferror@plt+0x1b410>
  41e34c:	ldr	x8, [sp, #8]
  41e350:	mov	x0, x8
  41e354:	ldp	x29, x30, [sp, #32]
  41e358:	add	sp, sp, #0x30
  41e35c:	ret
  41e360:	sub	sp, sp, #0x10
  41e364:	str	x0, [sp, #8]
  41e368:	str	x1, [sp]
  41e36c:	ldr	x8, [sp, #8]
  41e370:	ldr	x9, [sp, #8]
  41e374:	ldr	w10, [x9]
  41e378:	add	w10, w10, #0x4
  41e37c:	subs	w10, w10, #0x1
  41e380:	and	w10, w10, #0xfffffffc
  41e384:	mov	w9, w10
  41e388:	ubfx	x9, x9, #0, #32
  41e38c:	add	x8, x8, x9
  41e390:	ldr	x9, [sp]
  41e394:	subs	x8, x8, x9
  41e398:	ldr	x9, [sp]
  41e39c:	strh	w8, [x9]
  41e3a0:	ldr	x9, [sp, #8]
  41e3a4:	ldr	w0, [x9]
  41e3a8:	add	sp, sp, #0x10
  41e3ac:	ret
  41e3b0:	sub	sp, sp, #0x40
  41e3b4:	stp	x29, x30, [sp, #48]
  41e3b8:	add	x29, sp, #0x30
  41e3bc:	stur	x0, [x29, #-8]
  41e3c0:	stur	w1, [x29, #-12]
  41e3c4:	stur	w2, [x29, #-16]
  41e3c8:	str	x3, [sp, #24]
  41e3cc:	str	w4, [sp, #20]
  41e3d0:	ldur	x8, [x29, #-8]
  41e3d4:	ldur	x9, [x29, #-8]
  41e3d8:	ldr	w10, [x9]
  41e3dc:	add	w10, w10, #0x4
  41e3e0:	subs	w10, w10, #0x1
  41e3e4:	and	w10, w10, #0xfffffffc
  41e3e8:	mov	w9, w10
  41e3ec:	ubfx	x9, x9, #0, #32
  41e3f0:	add	x8, x8, x9
  41e3f4:	str	x8, [sp, #8]
  41e3f8:	ldur	x0, [x29, #-8]
  41e3fc:	ldur	w1, [x29, #-12]
  41e400:	ldur	w2, [x29, #-16]
  41e404:	ldr	x3, [sp, #24]
  41e408:	ldr	w4, [sp, #20]
  41e40c:	bl	41df00 <ferror@plt+0x1b410>
  41e410:	ldur	x8, [x29, #-8]
  41e414:	ldur	w1, [x29, #-12]
  41e418:	ldur	w2, [x29, #-16]
  41e41c:	mov	x0, x8
  41e420:	bl	41e2ec <ferror@plt+0x1b7fc>
  41e424:	ldr	x8, [sp, #8]
  41e428:	mov	x0, x8
  41e42c:	ldp	x29, x30, [sp, #48]
  41e430:	add	sp, sp, #0x40
  41e434:	ret
  41e438:	sub	sp, sp, #0x30
  41e43c:	stp	x29, x30, [sp, #32]
  41e440:	add	x29, sp, #0x20
  41e444:	stur	x0, [x29, #-8]
  41e448:	str	x1, [sp, #16]
  41e44c:	ldr	x8, [sp, #16]
  41e450:	ldr	x9, [sp, #16]
  41e454:	ldrh	w10, [x9]
  41e458:	add	w10, w10, #0x4
  41e45c:	subs	w10, w10, #0x1
  41e460:	and	w10, w10, #0xfffffffc
  41e464:	mov	w9, w10
  41e468:	ubfx	x9, x9, #0, #32
  41e46c:	add	x8, x8, x9
  41e470:	str	x8, [sp, #8]
  41e474:	ldur	x8, [x29, #-8]
  41e478:	ldur	x9, [x29, #-8]
  41e47c:	ldr	w10, [x9]
  41e480:	add	w10, w10, #0x4
  41e484:	subs	w10, w10, #0x1
  41e488:	and	w10, w10, #0xfffffffc
  41e48c:	mov	w9, w10
  41e490:	ubfx	x9, x9, #0, #32
  41e494:	add	x8, x8, x9
  41e498:	ldr	x9, [sp, #16]
  41e49c:	subs	x8, x8, x9
  41e4a0:	ldr	x9, [sp, #16]
  41e4a4:	strh	w8, [x9]
  41e4a8:	ldur	x0, [x29, #-8]
  41e4ac:	ldr	x1, [sp, #8]
  41e4b0:	bl	41e360 <ferror@plt+0x1b870>
  41e4b4:	ldur	x9, [x29, #-8]
  41e4b8:	ldr	w8, [x9]
  41e4bc:	mov	w0, w8
  41e4c0:	ldp	x29, x30, [sp, #32]
  41e4c4:	add	sp, sp, #0x30
  41e4c8:	ret
  41e4cc:	sub	sp, sp, #0x40
  41e4d0:	stp	x29, x30, [sp, #48]
  41e4d4:	add	x29, sp, #0x30
  41e4d8:	mov	w8, #0x8                   	// #8
  41e4dc:	stur	x0, [x29, #-16]
  41e4e0:	stur	w1, [x29, #-20]
  41e4e4:	str	w2, [sp, #24]
  41e4e8:	str	w3, [sp, #20]
  41e4ec:	str	w8, [sp, #16]
  41e4f0:	ldur	x9, [x29, #-16]
  41e4f4:	ldrh	w8, [x9]
  41e4f8:	add	w8, w8, #0x4
  41e4fc:	subs	w8, w8, #0x1
  41e500:	and	w8, w8, #0xfffffffc
  41e504:	ldr	w10, [sp, #16]
  41e508:	add	w8, w8, w10
  41e50c:	ldur	w10, [x29, #-20]
  41e510:	cmp	w8, w10
  41e514:	b.ls	41e540 <ferror@plt+0x1ba50>  // b.plast
  41e518:	adrp	x8, 434000 <ferror@plt+0x31510>
  41e51c:	ldr	x8, [x8, #3984]
  41e520:	ldr	x0, [x8]
  41e524:	ldur	w2, [x29, #-20]
  41e528:	adrp	x1, 424000 <ferror@plt+0x21510>
  41e52c:	add	x1, x1, #0x2f5
  41e530:	bl	402ab0 <fprintf@plt>
  41e534:	mov	w9, #0xffffffff            	// #-1
  41e538:	stur	w9, [x29, #-4]
  41e53c:	b	41e5b4 <ferror@plt+0x1bac4>
  41e540:	ldur	x8, [x29, #-16]
  41e544:	ldur	x9, [x29, #-16]
  41e548:	ldrh	w10, [x9]
  41e54c:	add	w10, w10, #0x4
  41e550:	subs	w10, w10, #0x1
  41e554:	and	w10, w10, #0xfffffffc
  41e558:	mov	w9, w10
  41e55c:	ubfx	x9, x9, #0, #32
  41e560:	add	x8, x8, x9
  41e564:	str	x8, [sp, #8]
  41e568:	ldr	w10, [sp, #24]
  41e56c:	ldr	x8, [sp, #8]
  41e570:	strh	w10, [x8, #2]
  41e574:	ldr	w10, [sp, #16]
  41e578:	ldr	x8, [sp, #8]
  41e57c:	strh	w10, [x8]
  41e580:	ldr	x8, [sp, #8]
  41e584:	ldr	w10, [sp, #20]
  41e588:	str	w10, [x8, #4]
  41e58c:	ldur	x8, [x29, #-16]
  41e590:	ldrh	w10, [x8]
  41e594:	add	w10, w10, #0x4
  41e598:	subs	w10, w10, #0x1
  41e59c:	and	w10, w10, #0xfffffffc
  41e5a0:	ldr	w11, [sp, #16]
  41e5a4:	add	w10, w10, w11
  41e5a8:	ldur	x8, [x29, #-16]
  41e5ac:	strh	w10, [x8]
  41e5b0:	stur	wzr, [x29, #-4]
  41e5b4:	ldur	w0, [x29, #-4]
  41e5b8:	ldp	x29, x30, [sp, #48]
  41e5bc:	add	sp, sp, #0x40
  41e5c0:	ret
  41e5c4:	sub	sp, sp, #0x50
  41e5c8:	stp	x29, x30, [sp, #64]
  41e5cc:	add	x29, sp, #0x40
  41e5d0:	stur	x0, [x29, #-16]
  41e5d4:	stur	w1, [x29, #-20]
  41e5d8:	stur	w2, [x29, #-24]
  41e5dc:	str	x3, [sp, #32]
  41e5e0:	str	w4, [sp, #28]
  41e5e4:	ldrsw	x8, [sp, #28]
  41e5e8:	add	x8, x8, #0x4
  41e5ec:	str	w8, [sp, #12]
  41e5f0:	ldur	x9, [x29, #-16]
  41e5f4:	ldrh	w8, [x9]
  41e5f8:	add	w8, w8, #0x4
  41e5fc:	subs	w8, w8, #0x1
  41e600:	and	w8, w8, #0xfffffffc
  41e604:	ldr	w10, [sp, #12]
  41e608:	add	w10, w10, #0x4
  41e60c:	subs	w10, w10, #0x1
  41e610:	and	w10, w10, #0xfffffffc
  41e614:	add	w8, w8, w10
  41e618:	ldur	w10, [x29, #-20]
  41e61c:	cmp	w8, w10
  41e620:	b.ls	41e64c <ferror@plt+0x1bb5c>  // b.plast
  41e624:	adrp	x8, 434000 <ferror@plt+0x31510>
  41e628:	ldr	x8, [x8, #3984]
  41e62c:	ldr	x0, [x8]
  41e630:	ldur	w2, [x29, #-20]
  41e634:	adrp	x1, 424000 <ferror@plt+0x21510>
  41e638:	add	x1, x1, #0x32a
  41e63c:	bl	402ab0 <fprintf@plt>
  41e640:	mov	w9, #0xffffffff            	// #-1
  41e644:	stur	w9, [x29, #-4]
  41e648:	b	41e6dc <ferror@plt+0x1bbec>
  41e64c:	ldur	x8, [x29, #-16]
  41e650:	ldur	x9, [x29, #-16]
  41e654:	ldrh	w10, [x9]
  41e658:	add	w10, w10, #0x4
  41e65c:	subs	w10, w10, #0x1
  41e660:	and	w10, w10, #0xfffffffc
  41e664:	mov	w9, w10
  41e668:	ubfx	x9, x9, #0, #32
  41e66c:	add	x8, x8, x9
  41e670:	str	x8, [sp, #16]
  41e674:	ldur	w10, [x29, #-24]
  41e678:	ldr	x8, [sp, #16]
  41e67c:	strh	w10, [x8, #2]
  41e680:	ldr	w10, [sp, #12]
  41e684:	ldr	x8, [sp, #16]
  41e688:	strh	w10, [x8]
  41e68c:	ldr	w10, [sp, #28]
  41e690:	cbz	w10, 41e6a8 <ferror@plt+0x1bbb8>
  41e694:	ldr	x8, [sp, #16]
  41e698:	add	x0, x8, #0x4
  41e69c:	ldr	x1, [sp, #32]
  41e6a0:	ldrsw	x2, [sp, #28]
  41e6a4:	bl	4023b0 <memcpy@plt>
  41e6a8:	ldur	x8, [x29, #-16]
  41e6ac:	ldrh	w9, [x8]
  41e6b0:	add	w9, w9, #0x4
  41e6b4:	subs	w9, w9, #0x1
  41e6b8:	and	w9, w9, #0xfffffffc
  41e6bc:	ldr	w10, [sp, #12]
  41e6c0:	add	w10, w10, #0x4
  41e6c4:	subs	w10, w10, #0x1
  41e6c8:	and	w10, w10, #0xfffffffc
  41e6cc:	add	w9, w9, w10
  41e6d0:	ldur	x8, [x29, #-16]
  41e6d4:	strh	w9, [x8]
  41e6d8:	stur	wzr, [x29, #-4]
  41e6dc:	ldur	w0, [x29, #-4]
  41e6e0:	ldp	x29, x30, [sp, #64]
  41e6e4:	add	sp, sp, #0x50
  41e6e8:	ret
  41e6ec:	sub	sp, sp, #0x30
  41e6f0:	stp	x29, x30, [sp, #32]
  41e6f4:	add	x29, sp, #0x20
  41e6f8:	mov	w4, #0x1                   	// #1
  41e6fc:	add	x8, sp, #0xf
  41e700:	stur	x0, [x29, #-8]
  41e704:	stur	w1, [x29, #-12]
  41e708:	str	w2, [sp, #16]
  41e70c:	strb	w3, [sp, #15]
  41e710:	ldur	x0, [x29, #-8]
  41e714:	ldur	w1, [x29, #-12]
  41e718:	ldr	w2, [sp, #16]
  41e71c:	mov	x3, x8
  41e720:	bl	41e5c4 <ferror@plt+0x1bad4>
  41e724:	ldp	x29, x30, [sp, #32]
  41e728:	add	sp, sp, #0x30
  41e72c:	ret
  41e730:	sub	sp, sp, #0x30
  41e734:	stp	x29, x30, [sp, #32]
  41e738:	add	x29, sp, #0x20
  41e73c:	mov	w4, #0x2                   	// #2
  41e740:	add	x8, sp, #0xe
  41e744:	stur	x0, [x29, #-8]
  41e748:	stur	w1, [x29, #-12]
  41e74c:	str	w2, [sp, #16]
  41e750:	strh	w3, [sp, #14]
  41e754:	ldur	x0, [x29, #-8]
  41e758:	ldur	w1, [x29, #-12]
  41e75c:	ldr	w2, [sp, #16]
  41e760:	mov	x3, x8
  41e764:	bl	41e5c4 <ferror@plt+0x1bad4>
  41e768:	ldp	x29, x30, [sp, #32]
  41e76c:	add	sp, sp, #0x30
  41e770:	ret
  41e774:	sub	sp, sp, #0x30
  41e778:	stp	x29, x30, [sp, #32]
  41e77c:	add	x29, sp, #0x20
  41e780:	mov	w4, #0x8                   	// #8
  41e784:	add	x8, sp, #0x8
  41e788:	stur	x0, [x29, #-8]
  41e78c:	stur	w1, [x29, #-12]
  41e790:	str	w2, [sp, #16]
  41e794:	str	x3, [sp, #8]
  41e798:	ldur	x0, [x29, #-8]
  41e79c:	ldur	w1, [x29, #-12]
  41e7a0:	ldr	w2, [sp, #16]
  41e7a4:	mov	x3, x8
  41e7a8:	bl	41e5c4 <ferror@plt+0x1bad4>
  41e7ac:	ldp	x29, x30, [sp, #32]
  41e7b0:	add	sp, sp, #0x30
  41e7b4:	ret
  41e7b8:	sub	sp, sp, #0x30
  41e7bc:	stp	x29, x30, [sp, #32]
  41e7c0:	add	x29, sp, #0x20
  41e7c4:	mov	x8, xzr
  41e7c8:	mov	w9, wzr
  41e7cc:	stur	x0, [x29, #-8]
  41e7d0:	stur	w1, [x29, #-12]
  41e7d4:	str	w2, [sp, #16]
  41e7d8:	ldur	x10, [x29, #-8]
  41e7dc:	ldur	x11, [x29, #-8]
  41e7e0:	ldrh	w12, [x11]
  41e7e4:	add	w12, w12, #0x4
  41e7e8:	subs	w12, w12, #0x1
  41e7ec:	and	w12, w12, #0xfffffffc
  41e7f0:	mov	w11, w12
  41e7f4:	ubfx	x11, x11, #0, #32
  41e7f8:	add	x10, x10, x11
  41e7fc:	str	x10, [sp, #8]
  41e800:	ldur	x0, [x29, #-8]
  41e804:	ldur	w1, [x29, #-12]
  41e808:	ldr	w2, [sp, #16]
  41e80c:	mov	x3, x8
  41e810:	mov	w4, w9
  41e814:	bl	41e5c4 <ferror@plt+0x1bad4>
  41e818:	ldr	x8, [sp, #8]
  41e81c:	ldrh	w9, [x8, #2]
  41e820:	orr	w9, w9, #0x8000
  41e824:	strh	w9, [x8, #2]
  41e828:	ldr	x8, [sp, #8]
  41e82c:	mov	x0, x8
  41e830:	ldp	x29, x30, [sp, #32]
  41e834:	add	sp, sp, #0x30
  41e838:	ret
  41e83c:	sub	sp, sp, #0x10
  41e840:	str	x0, [sp, #8]
  41e844:	str	x1, [sp]
  41e848:	ldr	x8, [sp, #8]
  41e84c:	ldr	x9, [sp, #8]
  41e850:	ldrh	w10, [x9]
  41e854:	add	w10, w10, #0x4
  41e858:	subs	w10, w10, #0x1
  41e85c:	and	w10, w10, #0xfffffffc
  41e860:	mov	w9, w10
  41e864:	ubfx	x9, x9, #0, #32
  41e868:	add	x8, x8, x9
  41e86c:	ldr	x9, [sp]
  41e870:	subs	x8, x8, x9
  41e874:	ldr	x9, [sp]
  41e878:	strh	w8, [x9]
  41e87c:	ldr	x9, [sp, #8]
  41e880:	ldrh	w0, [x9]
  41e884:	add	sp, sp, #0x10
  41e888:	ret
  41e88c:	sub	sp, sp, #0x30
  41e890:	stp	x29, x30, [sp, #32]
  41e894:	add	x29, sp, #0x20
  41e898:	stur	x0, [x29, #-8]
  41e89c:	stur	w1, [x29, #-12]
  41e8a0:	str	x2, [sp, #8]
  41e8a4:	str	w3, [sp, #4]
  41e8a8:	ldur	x0, [x29, #-8]
  41e8ac:	ldur	w1, [x29, #-12]
  41e8b0:	ldr	x2, [sp, #8]
  41e8b4:	ldr	w3, [sp, #4]
  41e8b8:	mov	w8, wzr
  41e8bc:	mov	w4, w8
  41e8c0:	bl	41e8d0 <ferror@plt+0x1bde0>
  41e8c4:	ldp	x29, x30, [sp, #32]
  41e8c8:	add	sp, sp, #0x30
  41e8cc:	ret
  41e8d0:	sub	sp, sp, #0x40
  41e8d4:	stp	x29, x30, [sp, #48]
  41e8d8:	add	x29, sp, #0x30
  41e8dc:	mov	x8, #0x8                   	// #8
  41e8e0:	mov	w9, wzr
  41e8e4:	stur	x0, [x29, #-8]
  41e8e8:	stur	w1, [x29, #-12]
  41e8ec:	str	x2, [sp, #24]
  41e8f0:	str	w3, [sp, #20]
  41e8f4:	strh	w4, [sp, #18]
  41e8f8:	ldur	x0, [x29, #-8]
  41e8fc:	ldur	w10, [x29, #-12]
  41e900:	add	w10, w10, #0x1
  41e904:	mov	w2, w10
  41e908:	sxtw	x11, w2
  41e90c:	mul	x2, x8, x11
  41e910:	mov	w1, w9
  41e914:	bl	402660 <memset@plt>
  41e918:	ldr	w8, [sp, #20]
  41e91c:	mov	w9, #0x0                   	// #0
  41e920:	cmp	w8, #0x4
  41e924:	str	w9, [sp, #12]
  41e928:	b.lt	41e960 <ferror@plt+0x1be70>  // b.tstop
  41e92c:	ldr	x8, [sp, #24]
  41e930:	ldrh	w9, [x8]
  41e934:	mov	w8, w9
  41e938:	mov	w9, #0x0                   	// #0
  41e93c:	cmp	x8, #0x4
  41e940:	str	w9, [sp, #12]
  41e944:	b.cc	41e960 <ferror@plt+0x1be70>  // b.lo, b.ul, b.last
  41e948:	ldr	x8, [sp, #24]
  41e94c:	ldrh	w9, [x8]
  41e950:	ldr	w10, [sp, #20]
  41e954:	cmp	w9, w10
  41e958:	cset	w9, le
  41e95c:	str	w9, [sp, #12]
  41e960:	ldr	w8, [sp, #12]
  41e964:	tbnz	w8, #0, 41e96c <ferror@plt+0x1be7c>
  41e968:	b	41ea1c <ferror@plt+0x1bf2c>
  41e96c:	ldr	x8, [sp, #24]
  41e970:	ldrh	w9, [x8, #2]
  41e974:	ldrh	w10, [sp, #18]
  41e978:	bic	w9, w9, w10
  41e97c:	strh	w9, [sp, #16]
  41e980:	ldrh	w9, [sp, #16]
  41e984:	ldur	w10, [x29, #-12]
  41e988:	cmp	w9, w10
  41e98c:	b.gt	41e9d0 <ferror@plt+0x1bee0>
  41e990:	ldur	x8, [x29, #-8]
  41e994:	ldrh	w9, [sp, #16]
  41e998:	mov	w10, w9
  41e99c:	mov	x11, #0x8                   	// #8
  41e9a0:	mul	x10, x11, x10
  41e9a4:	add	x8, x8, x10
  41e9a8:	ldr	x8, [x8]
  41e9ac:	cbnz	x8, 41e9d0 <ferror@plt+0x1bee0>
  41e9b0:	ldr	x8, [sp, #24]
  41e9b4:	ldur	x9, [x29, #-8]
  41e9b8:	ldrh	w10, [sp, #16]
  41e9bc:	mov	w11, w10
  41e9c0:	mov	x12, #0x8                   	// #8
  41e9c4:	mul	x11, x12, x11
  41e9c8:	add	x9, x9, x11
  41e9cc:	str	x8, [x9]
  41e9d0:	ldr	x8, [sp, #24]
  41e9d4:	ldrh	w9, [x8]
  41e9d8:	add	w9, w9, #0x4
  41e9dc:	subs	w9, w9, #0x1
  41e9e0:	and	w9, w9, #0xfffffffc
  41e9e4:	ldr	w10, [sp, #20]
  41e9e8:	subs	w9, w10, w9
  41e9ec:	str	w9, [sp, #20]
  41e9f0:	ldr	x8, [sp, #24]
  41e9f4:	ldr	x11, [sp, #24]
  41e9f8:	ldrh	w9, [x11]
  41e9fc:	add	w9, w9, #0x4
  41ea00:	subs	w9, w9, #0x1
  41ea04:	and	w9, w9, #0xfffffffc
  41ea08:	mov	w11, w9
  41ea0c:	ubfx	x11, x11, #0, #32
  41ea10:	add	x8, x8, x11
  41ea14:	str	x8, [sp, #24]
  41ea18:	b	41e918 <ferror@plt+0x1be28>
  41ea1c:	ldr	w8, [sp, #20]
  41ea20:	cbz	w8, 41ea48 <ferror@plt+0x1bf58>
  41ea24:	adrp	x8, 434000 <ferror@plt+0x31510>
  41ea28:	ldr	x8, [x8, #3984]
  41ea2c:	ldr	x0, [x8]
  41ea30:	ldr	w2, [sp, #20]
  41ea34:	ldr	x8, [sp, #24]
  41ea38:	ldrh	w3, [x8]
  41ea3c:	adrp	x1, 424000 <ferror@plt+0x21510>
  41ea40:	add	x1, x1, #0x35f
  41ea44:	bl	402ab0 <fprintf@plt>
  41ea48:	mov	w8, wzr
  41ea4c:	mov	w0, w8
  41ea50:	ldp	x29, x30, [sp, #48]
  41ea54:	add	sp, sp, #0x40
  41ea58:	ret
  41ea5c:	sub	sp, sp, #0x30
  41ea60:	stp	x29, x30, [sp, #32]
  41ea64:	add	x29, sp, #0x20
  41ea68:	stur	w0, [x29, #-12]
  41ea6c:	str	x1, [sp, #8]
  41ea70:	str	w2, [sp, #4]
  41ea74:	ldr	w8, [sp, #4]
  41ea78:	mov	w9, #0x0                   	// #0
  41ea7c:	cmp	w8, #0x4
  41ea80:	str	w9, [sp]
  41ea84:	b.lt	41eabc <ferror@plt+0x1bfcc>  // b.tstop
  41ea88:	ldr	x8, [sp, #8]
  41ea8c:	ldrh	w9, [x8]
  41ea90:	mov	w8, w9
  41ea94:	mov	w9, #0x0                   	// #0
  41ea98:	cmp	x8, #0x4
  41ea9c:	str	w9, [sp]
  41eaa0:	b.cc	41eabc <ferror@plt+0x1bfcc>  // b.lo, b.ul, b.last
  41eaa4:	ldr	x8, [sp, #8]
  41eaa8:	ldrh	w9, [x8]
  41eaac:	ldr	w10, [sp, #4]
  41eab0:	cmp	w9, w10
  41eab4:	cset	w9, le
  41eab8:	str	w9, [sp]
  41eabc:	ldr	w8, [sp]
  41eac0:	tbnz	w8, #0, 41eac8 <ferror@plt+0x1bfd8>
  41eac4:	b	41eb34 <ferror@plt+0x1c044>
  41eac8:	ldr	x8, [sp, #8]
  41eacc:	ldrh	w9, [x8, #2]
  41ead0:	ldur	w10, [x29, #-12]
  41ead4:	cmp	w9, w10
  41ead8:	b.ne	41eae8 <ferror@plt+0x1bff8>  // b.any
  41eadc:	ldr	x8, [sp, #8]
  41eae0:	stur	x8, [x29, #-8]
  41eae4:	b	41eb68 <ferror@plt+0x1c078>
  41eae8:	ldr	x8, [sp, #8]
  41eaec:	ldrh	w9, [x8]
  41eaf0:	add	w9, w9, #0x4
  41eaf4:	subs	w9, w9, #0x1
  41eaf8:	and	w9, w9, #0xfffffffc
  41eafc:	ldr	w10, [sp, #4]
  41eb00:	subs	w9, w10, w9
  41eb04:	str	w9, [sp, #4]
  41eb08:	ldr	x8, [sp, #8]
  41eb0c:	ldr	x11, [sp, #8]
  41eb10:	ldrh	w9, [x11]
  41eb14:	add	w9, w9, #0x4
  41eb18:	subs	w9, w9, #0x1
  41eb1c:	and	w9, w9, #0xfffffffc
  41eb20:	mov	w11, w9
  41eb24:	ubfx	x11, x11, #0, #32
  41eb28:	add	x8, x8, x11
  41eb2c:	str	x8, [sp, #8]
  41eb30:	b	41ea74 <ferror@plt+0x1bf84>
  41eb34:	ldr	w8, [sp, #4]
  41eb38:	cbz	w8, 41eb60 <ferror@plt+0x1c070>
  41eb3c:	adrp	x8, 434000 <ferror@plt+0x31510>
  41eb40:	ldr	x8, [x8, #3984]
  41eb44:	ldr	x0, [x8]
  41eb48:	ldr	w2, [sp, #4]
  41eb4c:	ldr	x8, [sp, #8]
  41eb50:	ldrh	w3, [x8]
  41eb54:	adrp	x1, 424000 <ferror@plt+0x21510>
  41eb58:	add	x1, x1, #0x35f
  41eb5c:	bl	402ab0 <fprintf@plt>
  41eb60:	mov	x8, xzr
  41eb64:	stur	x8, [x29, #-8]
  41eb68:	ldur	x0, [x29, #-8]
  41eb6c:	ldp	x29, x30, [sp, #32]
  41eb70:	add	sp, sp, #0x30
  41eb74:	ret
  41eb78:	sub	sp, sp, #0x40
  41eb7c:	stp	x29, x30, [sp, #48]
  41eb80:	add	x29, sp, #0x30
  41eb84:	stur	x0, [x29, #-16]
  41eb88:	stur	w1, [x29, #-20]
  41eb8c:	str	x2, [sp, #16]
  41eb90:	str	w3, [sp, #12]
  41eb94:	ldr	x8, [sp, #16]
  41eb98:	ldrh	w9, [x8]
  41eb9c:	mov	w0, w9
  41eba0:	sxtw	x8, w0
  41eba4:	subs	x8, x8, #0x4
  41eba8:	ldrsw	x10, [sp, #12]
  41ebac:	cmp	x8, x10
  41ebb0:	b.cs	41ebc0 <ferror@plt+0x1c0d0>  // b.hs, b.nlast
  41ebb4:	mov	w8, #0xffffffff            	// #-1
  41ebb8:	stur	w8, [x29, #-4]
  41ebbc:	b	41ec80 <ferror@plt+0x1c190>
  41ebc0:	ldr	x8, [sp, #16]
  41ebc4:	ldrh	w9, [x8]
  41ebc8:	mov	w0, w9
  41ebcc:	sxtw	x8, w0
  41ebd0:	subs	x8, x8, #0x4
  41ebd4:	ldr	w9, [sp, #12]
  41ebd8:	add	w9, w9, #0x4
  41ebdc:	subs	w9, w9, #0x1
  41ebe0:	and	w9, w9, #0xfffffffc
  41ebe4:	mov	w10, w9
  41ebe8:	ubfx	x10, x10, #0, #32
  41ebec:	add	x10, x10, #0x4
  41ebf0:	cmp	x8, x10
  41ebf4:	b.cc	41ec54 <ferror@plt+0x1c164>  // b.lo, b.ul, b.last
  41ebf8:	ldr	x8, [sp, #16]
  41ebfc:	add	x8, x8, #0x4
  41ec00:	ldr	w9, [sp, #12]
  41ec04:	add	w9, w9, #0x4
  41ec08:	subs	w9, w9, #0x1
  41ec0c:	and	w9, w9, #0xfffffffc
  41ec10:	mov	w10, w9
  41ec14:	ubfx	x10, x10, #0, #32
  41ec18:	add	x8, x8, x10
  41ec1c:	str	x8, [sp, #16]
  41ec20:	ldur	x0, [x29, #-16]
  41ec24:	ldur	w1, [x29, #-20]
  41ec28:	ldr	x8, [sp, #16]
  41ec2c:	add	x2, x8, #0x4
  41ec30:	ldr	x8, [sp, #16]
  41ec34:	ldrh	w9, [x8]
  41ec38:	mov	w3, w9
  41ec3c:	sxtw	x8, w3
  41ec40:	subs	x8, x8, #0x4
  41ec44:	mov	w3, w8
  41ec48:	bl	41e88c <ferror@plt+0x1bd9c>
  41ec4c:	stur	w0, [x29, #-4]
  41ec50:	b	41ec80 <ferror@plt+0x1c190>
  41ec54:	ldur	x0, [x29, #-16]
  41ec58:	ldur	w8, [x29, #-20]
  41ec5c:	add	w8, w8, #0x1
  41ec60:	mov	w1, w8
  41ec64:	sxtw	x9, w1
  41ec68:	mov	x10, #0x8                   	// #8
  41ec6c:	mul	x2, x10, x9
  41ec70:	mov	w8, wzr
  41ec74:	mov	w1, w8
  41ec78:	bl	402660 <memset@plt>
  41ec7c:	stur	wzr, [x29, #-4]
  41ec80:	ldur	w0, [x29, #-4]
  41ec84:	ldp	x29, x30, [sp, #48]
  41ec88:	add	sp, sp, #0x40
  41ec8c:	ret
  41ec90:	sub	sp, sp, #0x40
  41ec94:	stp	x29, x30, [sp, #48]
  41ec98:	add	x29, sp, #0x30
  41ec9c:	mov	x8, xzr
  41eca0:	mov	w9, #0x22                  	// #34
  41eca4:	stur	w0, [x29, #-8]
  41eca8:	stur	x1, [x29, #-16]
  41ecac:	str	x2, [sp, #24]
  41ecb0:	ldur	x10, [x29, #-16]
  41ecb4:	ldr	x10, [x10, #16]
  41ecb8:	str	x10, [sp, #16]
  41ecbc:	ldr	x10, [sp, #16]
  41ecc0:	str	x8, [x10]
  41ecc4:	ldr	x8, [sp, #16]
  41ecc8:	str	xzr, [x8, #8]
  41eccc:	ldur	w0, [x29, #-8]
  41ecd0:	ldur	x1, [x29, #-16]
  41ecd4:	mov	w2, w9
  41ecd8:	bl	41efe0 <ferror@plt+0x1c4f0>
  41ecdc:	str	w0, [sp, #4]
  41ece0:	ldr	w9, [sp, #4]
  41ece4:	cmp	w9, #0x0
  41ece8:	cset	w9, ge  // ge = tcont
  41ecec:	tbnz	w9, #0, 41ecfc <ferror@plt+0x1c20c>
  41ecf0:	ldr	w8, [sp, #4]
  41ecf4:	stur	w8, [x29, #-4]
  41ecf8:	b	41edc4 <ferror@plt+0x1c2d4>
  41ecfc:	ldr	w8, [sp, #4]
  41ed00:	cmp	w8, #0x8, lsl #12
  41ed04:	b.ge	41ed10 <ferror@plt+0x1c220>  // b.tcont
  41ed08:	mov	w8, #0x8000                	// #32768
  41ed0c:	str	w8, [sp, #4]
  41ed10:	ldrsw	x0, [sp, #4]
  41ed14:	bl	4025e0 <malloc@plt>
  41ed18:	str	x0, [sp, #8]
  41ed1c:	ldr	x8, [sp, #8]
  41ed20:	cbnz	x8, 41ed48 <ferror@plt+0x1c258>
  41ed24:	adrp	x8, 434000 <ferror@plt+0x31510>
  41ed28:	ldr	x8, [x8, #3984]
  41ed2c:	ldr	x0, [x8]
  41ed30:	adrp	x1, 424000 <ferror@plt+0x21510>
  41ed34:	add	x1, x1, #0x3a9
  41ed38:	bl	402ab0 <fprintf@plt>
  41ed3c:	mov	w9, #0xfffffff4            	// #-12
  41ed40:	stur	w9, [x29, #-4]
  41ed44:	b	41edc4 <ferror@plt+0x1c2d4>
  41ed48:	ldr	x8, [sp, #8]
  41ed4c:	ldr	x9, [sp, #16]
  41ed50:	str	x8, [x9]
  41ed54:	ldrsw	x8, [sp, #4]
  41ed58:	ldr	x9, [sp, #16]
  41ed5c:	str	x8, [x9, #8]
  41ed60:	ldur	w0, [x29, #-8]
  41ed64:	ldur	x1, [x29, #-16]
  41ed68:	mov	w10, wzr
  41ed6c:	mov	w2, w10
  41ed70:	bl	41efe0 <ferror@plt+0x1c4f0>
  41ed74:	str	w0, [sp, #4]
  41ed78:	ldr	w10, [sp, #4]
  41ed7c:	cmp	w10, #0x0
  41ed80:	cset	w10, ge  // ge = tcont
  41ed84:	tbnz	w10, #0, 41ed9c <ferror@plt+0x1c2ac>
  41ed88:	ldr	x0, [sp, #8]
  41ed8c:	bl	402850 <free@plt>
  41ed90:	ldr	w8, [sp, #4]
  41ed94:	stur	w8, [x29, #-4]
  41ed98:	b	41edc4 <ferror@plt+0x1c2d4>
  41ed9c:	ldr	x8, [sp, #24]
  41eda0:	cbz	x8, 41edb4 <ferror@plt+0x1c2c4>
  41eda4:	ldr	x8, [sp, #8]
  41eda8:	ldr	x9, [sp, #24]
  41edac:	str	x8, [x9]
  41edb0:	b	41edbc <ferror@plt+0x1c2cc>
  41edb4:	ldr	x0, [sp, #8]
  41edb8:	bl	402850 <free@plt>
  41edbc:	ldr	w8, [sp, #4]
  41edc0:	stur	w8, [x29, #-4]
  41edc4:	ldur	w0, [x29, #-4]
  41edc8:	ldp	x29, x30, [sp, #48]
  41edcc:	add	sp, sp, #0x40
  41edd0:	ret
  41edd4:	sub	sp, sp, #0x30
  41edd8:	stp	x29, x30, [sp, #32]
  41eddc:	add	x29, sp, #0x20
  41ede0:	str	x0, [sp, #16]
  41ede4:	ldr	x8, [sp, #16]
  41ede8:	ldr	w9, [x8, #16]
  41edec:	str	w9, [sp, #12]
  41edf0:	ldr	x8, [sp, #16]
  41edf4:	ldr	w9, [x8]
  41edf8:	mov	w8, w9
  41edfc:	cmp	x8, #0x14
  41ee00:	b.cs	41ee28 <ferror@plt+0x1c338>  // b.hs, b.nlast
  41ee04:	adrp	x8, 434000 <ferror@plt+0x31510>
  41ee08:	ldr	x8, [x8, #3984]
  41ee0c:	ldr	x0, [x8]
  41ee10:	adrp	x1, 424000 <ferror@plt+0x21510>
  41ee14:	add	x1, x1, #0x3ca
  41ee18:	bl	402ab0 <fprintf@plt>
  41ee1c:	mov	w9, #0xffffffff            	// #-1
  41ee20:	stur	w9, [x29, #-4]
  41ee24:	b	41ef04 <ferror@plt+0x1c414>
  41ee28:	ldr	w8, [sp, #12]
  41ee2c:	cmp	w8, #0x0
  41ee30:	cset	w8, ge  // ge = tcont
  41ee34:	tbnz	w8, #0, 41eef0 <ferror@plt+0x1c400>
  41ee38:	ldr	x0, [sp, #16]
  41ee3c:	ldr	w1, [sp, #12]
  41ee40:	bl	41b8d4 <ferror@plt+0x18de4>
  41ee44:	cbz	w0, 41ee54 <ferror@plt+0x1c364>
  41ee48:	ldr	w8, [sp, #12]
  41ee4c:	stur	w8, [x29, #-4]
  41ee50:	b	41ef04 <ferror@plt+0x1c414>
  41ee54:	ldr	w8, [sp, #12]
  41ee58:	mov	w9, wzr
  41ee5c:	subs	w8, w9, w8
  41ee60:	str	w8, [sp, #8]
  41ee64:	bl	402a70 <__errno_location@plt>
  41ee68:	ldr	w8, [sp, #8]
  41ee6c:	str	w8, [x0]
  41ee70:	bl	402a70 <__errno_location@plt>
  41ee74:	ldr	w8, [x0]
  41ee78:	cmp	w8, #0x2
  41ee7c:	str	w8, [sp, #4]
  41ee80:	b.eq	41eeb0 <ferror@plt+0x1c3c0>  // b.none
  41ee84:	b	41ee88 <ferror@plt+0x1c398>
  41ee88:	ldr	w8, [sp, #4]
  41ee8c:	cmp	w8, #0x5a
  41ee90:	b.eq	41eebc <ferror@plt+0x1c3cc>  // b.none
  41ee94:	b	41ee98 <ferror@plt+0x1c3a8>
  41ee98:	ldr	w8, [sp, #4]
  41ee9c:	cmp	w8, #0x5f
  41eea0:	cset	w9, eq  // eq = none
  41eea4:	eor	w9, w9, #0x1
  41eea8:	tbnz	w9, #0, 41eed8 <ferror@plt+0x1c3e8>
  41eeac:	b	41eeb0 <ferror@plt+0x1c3c0>
  41eeb0:	mov	w8, #0xffffffff            	// #-1
  41eeb4:	stur	w8, [x29, #-4]
  41eeb8:	b	41ef04 <ferror@plt+0x1c414>
  41eebc:	adrp	x8, 434000 <ferror@plt+0x31510>
  41eec0:	ldr	x8, [x8, #3984]
  41eec4:	ldr	x0, [x8]
  41eec8:	adrp	x1, 424000 <ferror@plt+0x21510>
  41eecc:	add	x1, x1, #0x3da
  41eed0:	bl	402ab0 <fprintf@plt>
  41eed4:	b	41eee4 <ferror@plt+0x1c3f4>
  41eed8:	adrp	x0, 424000 <ferror@plt+0x21510>
  41eedc:	add	x0, x0, #0x3ff
  41eee0:	bl	402420 <perror@plt>
  41eee4:	ldr	w8, [sp, #12]
  41eee8:	stur	w8, [x29, #-4]
  41eeec:	b	41ef04 <ferror@plt+0x1c414>
  41eef0:	ldr	x0, [sp, #16]
  41eef4:	mov	x8, xzr
  41eef8:	mov	x1, x8
  41eefc:	bl	41b8b8 <ferror@plt+0x18dc8>
  41ef00:	stur	wzr, [x29, #-4]
  41ef04:	ldur	w0, [x29, #-4]
  41ef08:	ldp	x29, x30, [sp, #32]
  41ef0c:	add	sp, sp, #0x30
  41ef10:	ret
  41ef14:	sub	sp, sp, #0x30
  41ef18:	stp	x29, x30, [sp, #32]
  41ef1c:	add	x29, sp, #0x20
  41ef20:	stur	x0, [x29, #-8]
  41ef24:	str	x1, [sp, #16]
  41ef28:	ldr	x8, [sp, #16]
  41ef2c:	ldr	w9, [x8]
  41ef30:	mov	w8, w9
  41ef34:	cmp	x8, #0x24
  41ef38:	b.cs	41ef58 <ferror@plt+0x1c468>  // b.hs, b.nlast
  41ef3c:	adrp	x8, 434000 <ferror@plt+0x31510>
  41ef40:	ldr	x8, [x8, #3984]
  41ef44:	ldr	x0, [x8]
  41ef48:	adrp	x1, 422000 <ferror@plt+0x1f510>
  41ef4c:	add	x1, x1, #0xf9b
  41ef50:	bl	402ab0 <fprintf@plt>
  41ef54:	b	41efd4 <ferror@plt+0x1c4e4>
  41ef58:	ldr	x8, [sp, #16]
  41ef5c:	add	x8, x8, #0x10
  41ef60:	str	x8, [sp, #8]
  41ef64:	ldr	x8, [sp, #8]
  41ef68:	ldr	w9, [x8]
  41ef6c:	mov	w10, wzr
  41ef70:	subs	w9, w10, w9
  41ef74:	str	w9, [sp, #4]
  41ef78:	bl	402a70 <__errno_location@plt>
  41ef7c:	ldr	w9, [sp, #4]
  41ef80:	str	w9, [x0]
  41ef84:	ldur	x8, [x29, #-8]
  41ef88:	ldr	w10, [x8, #36]
  41ef8c:	cmp	w10, #0x4
  41ef90:	b.ne	41efb8 <ferror@plt+0x1c4c8>  // b.any
  41ef94:	bl	402a70 <__errno_location@plt>
  41ef98:	ldr	w8, [x0]
  41ef9c:	cmp	w8, #0x2
  41efa0:	b.eq	41efb4 <ferror@plt+0x1c4c4>  // b.none
  41efa4:	bl	402a70 <__errno_location@plt>
  41efa8:	ldr	w8, [x0]
  41efac:	cmp	w8, #0x5f
  41efb0:	b.ne	41efb8 <ferror@plt+0x1c4c8>  // b.any
  41efb4:	b	41efd4 <ferror@plt+0x1c4e4>
  41efb8:	ldur	x8, [x29, #-8]
  41efbc:	ldr	w9, [x8, #48]
  41efc0:	and	w9, w9, #0x2
  41efc4:	cbnz	w9, 41efd4 <ferror@plt+0x1c4e4>
  41efc8:	adrp	x0, 424000 <ferror@plt+0x21510>
  41efcc:	add	x0, x0, #0x3ff
  41efd0:	bl	402420 <perror@plt>
  41efd4:	ldp	x29, x30, [sp, #32]
  41efd8:	add	sp, sp, #0x30
  41efdc:	ret
  41efe0:	sub	sp, sp, #0x40
  41efe4:	stp	x29, x30, [sp, #48]
  41efe8:	add	x29, sp, #0x30
  41efec:	stur	w0, [x29, #-8]
  41eff0:	stur	x1, [x29, #-16]
  41eff4:	stur	w2, [x29, #-20]
  41eff8:	ldur	w0, [x29, #-8]
  41effc:	ldur	x1, [x29, #-16]
  41f000:	ldur	w2, [x29, #-20]
  41f004:	bl	4023c0 <recvmsg@plt>
  41f008:	str	w0, [sp, #24]
  41f00c:	ldr	w8, [sp, #24]
  41f010:	cmp	w8, #0x0
  41f014:	cset	w8, ge  // ge = tcont
  41f018:	mov	w9, #0x0                   	// #0
  41f01c:	str	w9, [sp, #20]
  41f020:	tbnz	w8, #0, 41f058 <ferror@plt+0x1c568>
  41f024:	bl	402a70 <__errno_location@plt>
  41f028:	ldr	w8, [x0]
  41f02c:	mov	w9, #0x1                   	// #1
  41f030:	cmp	w8, #0x4
  41f034:	str	w9, [sp, #16]
  41f038:	b.eq	41f050 <ferror@plt+0x1c560>  // b.none
  41f03c:	bl	402a70 <__errno_location@plt>
  41f040:	ldr	w8, [x0]
  41f044:	cmp	w8, #0xb
  41f048:	cset	w8, eq  // eq = none
  41f04c:	str	w8, [sp, #16]
  41f050:	ldr	w8, [sp, #16]
  41f054:	str	w8, [sp, #20]
  41f058:	ldr	w8, [sp, #20]
  41f05c:	tbnz	w8, #0, 41eff8 <ferror@plt+0x1c508>
  41f060:	ldr	w8, [sp, #24]
  41f064:	cmp	w8, #0x0
  41f068:	cset	w8, ge  // ge = tcont
  41f06c:	tbnz	w8, #0, 41f0c4 <ferror@plt+0x1c5d4>
  41f070:	adrp	x8, 434000 <ferror@plt+0x31510>
  41f074:	ldr	x8, [x8, #3984]
  41f078:	ldr	x0, [x8]
  41f07c:	str	x0, [sp, #8]
  41f080:	bl	402a70 <__errno_location@plt>
  41f084:	ldr	w0, [x0]
  41f088:	bl	402710 <strerror@plt>
  41f08c:	str	x0, [sp]
  41f090:	bl	402a70 <__errno_location@plt>
  41f094:	ldr	w3, [x0]
  41f098:	ldr	x0, [sp, #8]
  41f09c:	adrp	x1, 424000 <ferror@plt+0x21510>
  41f0a0:	add	x1, x1, #0x195
  41f0a4:	ldr	x2, [sp]
  41f0a8:	bl	402ab0 <fprintf@plt>
  41f0ac:	bl	402a70 <__errno_location@plt>
  41f0b0:	ldr	w9, [x0]
  41f0b4:	mov	w10, wzr
  41f0b8:	subs	w9, w10, w9
  41f0bc:	stur	w9, [x29, #-4]
  41f0c0:	b	41f0f8 <ferror@plt+0x1c608>
  41f0c4:	ldr	w8, [sp, #24]
  41f0c8:	cbnz	w8, 41f0f0 <ferror@plt+0x1c600>
  41f0cc:	adrp	x8, 434000 <ferror@plt+0x31510>
  41f0d0:	ldr	x8, [x8, #3984]
  41f0d4:	ldr	x0, [x8]
  41f0d8:	adrp	x1, 424000 <ferror@plt+0x21510>
  41f0dc:	add	x1, x1, #0x1b4
  41f0e0:	bl	402ab0 <fprintf@plt>
  41f0e4:	mov	w9, #0xffffffc3            	// #-61
  41f0e8:	stur	w9, [x29, #-4]
  41f0ec:	b	41f0f8 <ferror@plt+0x1c608>
  41f0f0:	ldr	w8, [sp, #24]
  41f0f4:	stur	w8, [x29, #-4]
  41f0f8:	ldur	w0, [x29, #-4]
  41f0fc:	ldp	x29, x30, [sp, #48]
  41f100:	add	sp, sp, #0x40
  41f104:	ret
  41f108:	sub	sp, sp, #0x40
  41f10c:	stp	x29, x30, [sp, #48]
  41f110:	add	x29, sp, #0x30
  41f114:	stur	x0, [x29, #-8]
  41f118:	stur	x1, [x29, #-16]
  41f11c:	str	x2, [sp, #24]
  41f120:	ldur	x0, [x29, #-8]
  41f124:	ldr	x1, [sp, #24]
  41f128:	bl	41b8b8 <ferror@plt+0x18dc8>
  41f12c:	cbz	w0, 41f134 <ferror@plt+0x1c644>
  41f130:	b	41f178 <ferror@plt+0x1c688>
  41f134:	adrp	x8, 434000 <ferror@plt+0x31510>
  41f138:	ldr	x8, [x8, #3984]
  41f13c:	ldr	x0, [x8]
  41f140:	ldur	x8, [x29, #-16]
  41f144:	ldr	w9, [x8]
  41f148:	mov	w10, wzr
  41f14c:	subs	w9, w10, w9
  41f150:	str	x0, [sp, #16]
  41f154:	mov	w0, w9
  41f158:	bl	402710 <strerror@plt>
  41f15c:	ldr	x8, [sp, #16]
  41f160:	str	x0, [sp, #8]
  41f164:	mov	x0, x8
  41f168:	adrp	x1, 424000 <ferror@plt+0x21510>
  41f16c:	add	x1, x1, #0x45c
  41f170:	ldr	x2, [sp, #8]
  41f174:	bl	402ab0 <fprintf@plt>
  41f178:	ldp	x29, x30, [sp, #48]
  41f17c:	add	sp, sp, #0x40
  41f180:	ret
  41f184:	nop
  41f188:	stp	x29, x30, [sp, #-48]!
  41f18c:	mov	x29, sp
  41f190:	str	q0, [sp, #16]
  41f194:	str	q1, [sp, #32]
  41f198:	ldp	x6, x1, [sp, #16]
  41f19c:	ldp	x7, x0, [sp, #32]
  41f1a0:	mrs	x2, fpcr
  41f1a4:	ubfx	x4, x1, #48, #15
  41f1a8:	lsr	x2, x1, #63
  41f1ac:	lsr	x3, x0, #63
  41f1b0:	ubfx	x9, x0, #0, #48
  41f1b4:	mov	x5, #0x7fff                	// #32767
  41f1b8:	mov	x10, x6
  41f1bc:	cmp	x4, x5
  41f1c0:	and	w2, w2, #0xff
  41f1c4:	ubfx	x1, x1, #0, #48
  41f1c8:	and	w3, w3, #0xff
  41f1cc:	ubfx	x0, x0, #48, #15
  41f1d0:	b.eq	41f204 <ferror@plt+0x1c714>  // b.none
  41f1d4:	cmp	x0, x5
  41f1d8:	b.eq	41f1f0 <ferror@plt+0x1c700>  // b.none
  41f1dc:	cmp	x4, x0
  41f1e0:	mov	w0, #0x1                   	// #1
  41f1e4:	b.eq	41f21c <ferror@plt+0x1c72c>  // b.none
  41f1e8:	ldp	x29, x30, [sp], #48
  41f1ec:	ret
  41f1f0:	orr	x8, x9, x7
  41f1f4:	cbnz	x8, 41f280 <ferror@plt+0x1c790>
  41f1f8:	mov	w0, #0x1                   	// #1
  41f1fc:	ldp	x29, x30, [sp], #48
  41f200:	ret
  41f204:	orr	x5, x1, x6
  41f208:	cbnz	x5, 41f250 <ferror@plt+0x1c760>
  41f20c:	cmp	x0, x4
  41f210:	b.ne	41f1f8 <ferror@plt+0x1c708>  // b.any
  41f214:	orr	x8, x9, x7
  41f218:	cbnz	x8, 41f280 <ferror@plt+0x1c790>
  41f21c:	cmp	x1, x9
  41f220:	mov	w0, #0x1                   	// #1
  41f224:	ccmp	x6, x7, #0x0, eq  // eq = none
  41f228:	b.ne	41f1e8 <ferror@plt+0x1c6f8>  // b.any
  41f22c:	cmp	w2, w3
  41f230:	mov	w0, #0x0                   	// #0
  41f234:	b.eq	41f1e8 <ferror@plt+0x1c6f8>  // b.none
  41f238:	mov	w0, #0x1                   	// #1
  41f23c:	cbnz	x4, 41f1e8 <ferror@plt+0x1c6f8>
  41f240:	orr	x1, x1, x10
  41f244:	cmp	x1, #0x0
  41f248:	cset	w0, ne  // ne = any
  41f24c:	b	41f1e8 <ferror@plt+0x1c6f8>
  41f250:	tst	x1, #0x800000000000
  41f254:	b.ne	41f26c <ferror@plt+0x1c77c>  // b.any
  41f258:	mov	w0, #0x1                   	// #1
  41f25c:	bl	41f3e0 <ferror@plt+0x1c8f0>
  41f260:	mov	w0, #0x1                   	// #1
  41f264:	ldp	x29, x30, [sp], #48
  41f268:	ret
  41f26c:	cmp	x0, x4
  41f270:	mov	w0, #0x1                   	// #1
  41f274:	b.ne	41f1e8 <ferror@plt+0x1c6f8>  // b.any
  41f278:	orr	x8, x9, x7
  41f27c:	cbz	x8, 41f1e8 <ferror@plt+0x1c6f8>
  41f280:	tst	x9, #0x800000000000
  41f284:	b.eq	41f258 <ferror@plt+0x1c768>  // b.none
  41f288:	b	41f1f8 <ferror@plt+0x1c708>
  41f28c:	nop
  41f290:	mrs	x0, fpcr
  41f294:	fmov	x0, d0
  41f298:	ubfx	x1, x0, #52, #11
  41f29c:	lsr	x4, x0, #63
  41f2a0:	add	x2, x1, #0x1
  41f2a4:	and	w4, w4, #0xff
  41f2a8:	tst	x2, #0x7fe
  41f2ac:	ubfx	x0, x0, #0, #52
  41f2b0:	b.eq	41f2e4 <ferror@plt+0x1c7f4>  // b.none
  41f2b4:	lsr	x5, x0, #4
  41f2b8:	mov	x3, #0x0                   	// #0
  41f2bc:	and	x5, x5, #0xffffffffffff
  41f2c0:	mov	w2, #0x3c00                	// #15360
  41f2c4:	add	w1, w1, w2
  41f2c8:	lsl	x0, x0, #60
  41f2cc:	bfxil	x3, x5, #0, #48
  41f2d0:	fmov	d0, x0
  41f2d4:	bfi	x3, x1, #48, #15
  41f2d8:	bfi	x3, x4, #63, #1
  41f2dc:	fmov	v0.d[1], x3
  41f2e0:	ret
  41f2e4:	cbnz	x1, 41f338 <ferror@plt+0x1c848>
  41f2e8:	cbz	x0, 41f384 <ferror@plt+0x1c894>
  41f2ec:	clz	x2, x0
  41f2f0:	cmp	w2, #0xe
  41f2f4:	b.gt	41f3d0 <ferror@plt+0x1c8e0>
  41f2f8:	add	w1, w2, #0x31
  41f2fc:	mov	w5, #0xf                   	// #15
  41f300:	sub	w5, w5, w2
  41f304:	lsr	x5, x0, x5
  41f308:	lsl	x0, x0, x1
  41f30c:	and	x5, x5, #0xffffffffffff
  41f310:	mov	w1, #0x3c0c                	// #15372
  41f314:	mov	x3, #0x0                   	// #0
  41f318:	sub	w1, w1, w2
  41f31c:	and	w1, w1, #0x7fff
  41f320:	bfxil	x3, x5, #0, #48
  41f324:	fmov	d0, x0
  41f328:	bfi	x3, x1, #48, #15
  41f32c:	bfi	x3, x4, #63, #1
  41f330:	fmov	v0.d[1], x3
  41f334:	ret
  41f338:	cbz	x0, 41f3a8 <ferror@plt+0x1c8b8>
  41f33c:	lsr	x1, x0, #4
  41f340:	mov	x3, #0x0                   	// #0
  41f344:	orr	x1, x1, #0x800000000000
  41f348:	lsl	x2, x0, #60
  41f34c:	fmov	d0, x2
  41f350:	bfxil	x3, x1, #0, #48
  41f354:	orr	x3, x3, #0x7fff000000000000
  41f358:	bfi	x3, x4, #63, #1
  41f35c:	fmov	v0.d[1], x3
  41f360:	tbnz	x0, #51, 41f3cc <ferror@plt+0x1c8dc>
  41f364:	stp	x29, x30, [sp, #-32]!
  41f368:	mov	w0, #0x1                   	// #1
  41f36c:	mov	x29, sp
  41f370:	str	q0, [sp, #16]
  41f374:	bl	41f3e0 <ferror@plt+0x1c8f0>
  41f378:	ldr	q0, [sp, #16]
  41f37c:	ldp	x29, x30, [sp], #32
  41f380:	ret
  41f384:	mov	x5, #0x0                   	// #0
  41f388:	mov	x3, #0x0                   	// #0
  41f38c:	bfxil	x3, x5, #0, #48
  41f390:	mov	w1, #0x0                   	// #0
  41f394:	fmov	d0, x0
  41f398:	bfi	x3, x1, #48, #15
  41f39c:	bfi	x3, x4, #63, #1
  41f3a0:	fmov	v0.d[1], x3
  41f3a4:	ret
  41f3a8:	mov	x5, #0x0                   	// #0
  41f3ac:	mov	x3, #0x0                   	// #0
  41f3b0:	bfxil	x3, x5, #0, #48
  41f3b4:	mov	w1, #0x7fff                	// #32767
  41f3b8:	fmov	d0, x0
  41f3bc:	bfi	x3, x1, #48, #15
  41f3c0:	bfi	x3, x4, #63, #1
  41f3c4:	fmov	v0.d[1], x3
  41f3c8:	ret
  41f3cc:	ret
  41f3d0:	sub	w5, w2, #0xf
  41f3d4:	lsl	x5, x0, x5
  41f3d8:	mov	x0, #0x0                   	// #0
  41f3dc:	b	41f30c <ferror@plt+0x1c81c>
  41f3e0:	tbz	w0, #0, 41f3f0 <ferror@plt+0x1c900>
  41f3e4:	movi	v1.2s, #0x0
  41f3e8:	fdiv	s0, s1, s1
  41f3ec:	mrs	x1, fpsr
  41f3f0:	tbz	w0, #1, 41f404 <ferror@plt+0x1c914>
  41f3f4:	fmov	s1, #1.000000000000000000e+00
  41f3f8:	movi	v2.2s, #0x0
  41f3fc:	fdiv	s0, s1, s2
  41f400:	mrs	x1, fpsr
  41f404:	tbz	w0, #2, 41f424 <ferror@plt+0x1c934>
  41f408:	mov	w2, #0xc5ae                	// #50606
  41f40c:	mov	w1, #0x7f7fffff            	// #2139095039
  41f410:	movk	w2, #0x749d, lsl #16
  41f414:	fmov	s1, w1
  41f418:	fmov	s2, w2
  41f41c:	fadd	s0, s1, s2
  41f420:	mrs	x1, fpsr
  41f424:	tbz	w0, #3, 41f434 <ferror@plt+0x1c944>
  41f428:	movi	v1.2s, #0x80, lsl #16
  41f42c:	fmul	s0, s1, s1
  41f430:	mrs	x1, fpsr
  41f434:	tbz	w0, #4, 41f44c <ferror@plt+0x1c95c>
  41f438:	mov	w0, #0x7f7fffff            	// #2139095039
  41f43c:	fmov	s2, #1.000000000000000000e+00
  41f440:	fmov	s1, w0
  41f444:	fsub	s0, s1, s2
  41f448:	mrs	x0, fpsr
  41f44c:	ret
  41f450:	stp	x29, x30, [sp, #-64]!
  41f454:	mov	x29, sp
  41f458:	stp	x19, x20, [sp, #16]
  41f45c:	adrp	x20, 434000 <ferror@plt+0x31510>
  41f460:	add	x20, x20, #0x9d0
  41f464:	stp	x21, x22, [sp, #32]
  41f468:	adrp	x21, 434000 <ferror@plt+0x31510>
  41f46c:	add	x21, x21, #0x9c8
  41f470:	sub	x20, x20, x21
  41f474:	mov	w22, w0
  41f478:	stp	x23, x24, [sp, #48]
  41f47c:	mov	x23, x1
  41f480:	mov	x24, x2
  41f484:	bl	402370 <memcpy@plt-0x40>
  41f488:	cmp	xzr, x20, asr #3
  41f48c:	b.eq	41f4b8 <ferror@plt+0x1c9c8>  // b.none
  41f490:	asr	x20, x20, #3
  41f494:	mov	x19, #0x0                   	// #0
  41f498:	ldr	x3, [x21, x19, lsl #3]
  41f49c:	mov	x2, x24
  41f4a0:	add	x19, x19, #0x1
  41f4a4:	mov	x1, x23
  41f4a8:	mov	w0, w22
  41f4ac:	blr	x3
  41f4b0:	cmp	x20, x19
  41f4b4:	b.ne	41f498 <ferror@plt+0x1c9a8>  // b.any
  41f4b8:	ldp	x19, x20, [sp, #16]
  41f4bc:	ldp	x21, x22, [sp, #32]
  41f4c0:	ldp	x23, x24, [sp, #48]
  41f4c4:	ldp	x29, x30, [sp], #64
  41f4c8:	ret
  41f4cc:	nop
  41f4d0:	ret

Disassembly of section .fini:

000000000041f4d4 <.fini>:
  41f4d4:	stp	x29, x30, [sp, #-16]!
  41f4d8:	mov	x29, sp
  41f4dc:	ldp	x29, x30, [sp], #16
  41f4e0:	ret
