Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e086b244b83d4608ab03f1128c786e72 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot ripple_carry_adder_4_bit_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.ripple_carry_adder_4_bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'c3' on this module [E:/BATUHAN DOSYALAR/ICTECH/devler/devlerim/ripple_carry_adder_4-bit/ripple_carry_adder_4-bit.srcs/sim_1/new/ripple_carry_adder_4_bit_tb.v:32]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
