// Seed: 609175786
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5, id_6 = 1;
  tri1 id_7;
  assign id_5 = id_7;
  wire id_8 = id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  import id_8::*;
  reg id_9;
  module_0(
      id_4, id_4, id_5, id_4
  );
  always @(posedge id_5 or posedge 1) id_8 <= id_9;
  assign id_2[1] = id_4 ? 1 : id_4;
endmodule
