Classic Timing Analyzer report for lab3
Thu Oct 20 20:43:04 2022
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'clk'
  6. Clock Setup: 'read'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                                                         ; To                                                                                                           ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 1.278 ns                         ; address[1]                                                                                                   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg1 ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.625 ns                         ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[3]                          ; data[3]                                                                                                      ; read       ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.140 ns                        ; address[0]                                                                                                   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg0 ; --         ; read     ; 0            ;
; Clock Setup: 'read'          ; N/A   ; None          ; 259.47 MHz ( period = 3.854 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[7]                          ; read       ; read     ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 259.47 MHz ( period = 3.854 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[7]                          ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                                              ;                                                                                                              ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; read            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                                                                                                         ; To                                                                                  ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 259.47 MHz ( period = 3.854 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[0] ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[0] ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[0] ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[0] ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[0] ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[1] ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[1] ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[1] ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[1] ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[1] ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[2] ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[2] ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[2] ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[2] ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[2] ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[3] ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[3] ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[3] ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[3] ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[3] ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[4] ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[4] ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[4] ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[4] ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[4] ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[5] ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[5] ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[5] ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[5] ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[5] ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[6] ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[6] ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[6] ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[6] ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[6] ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[7] ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[7] ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[7] ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[7] ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[7] ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
+-------+----------------------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'read'                                                                                                                                                                                                                                                                                                                                       ;
+-------+----------------------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                                                                                                         ; To                                                                                  ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 259.47 MHz ( period = 3.854 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[0] ; read       ; read     ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[0] ; read       ; read     ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[0] ; read       ; read     ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[0] ; read       ; read     ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[0] ; read       ; read     ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[1] ; read       ; read     ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[1] ; read       ; read     ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[1] ; read       ; read     ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[1] ; read       ; read     ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[1] ; read       ; read     ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[2] ; read       ; read     ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[2] ; read       ; read     ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[2] ; read       ; read     ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[2] ; read       ; read     ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[2] ; read       ; read     ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[3] ; read       ; read     ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[3] ; read       ; read     ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[3] ; read       ; read     ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[3] ; read       ; read     ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[3] ; read       ; read     ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[4] ; read       ; read     ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[4] ; read       ; read     ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[4] ; read       ; read     ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[4] ; read       ; read     ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[4] ; read       ; read     ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[5] ; read       ; read     ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[5] ; read       ; read     ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[5] ; read       ; read     ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[5] ; read       ; read     ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[5] ; read       ; read     ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[6] ; read       ; read     ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[6] ; read       ; read     ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[6] ; read       ; read     ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[6] ; read       ; read     ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[6] ; read       ; read     ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[7] ; read       ; read     ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[7] ; read       ; read     ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[7] ; read       ; read     ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[7] ; read       ; read     ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[7] ; read       ; read     ; None                        ; None                      ; 1.720 ns                ;
+-------+----------------------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                      ;
+-------+--------------+------------+------------+--------------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                                                                                                           ; To Clock ;
+-------+--------------+------------+------------+--------------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 1.278 ns   ; address[1] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg1 ; clk      ;
; N/A   ; None         ; 1.197 ns   ; address[1] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg1 ; read     ;
; N/A   ; None         ; 1.114 ns   ; address[4] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg4 ; clk      ;
; N/A   ; None         ; 1.033 ns   ; address[4] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg4 ; read     ;
; N/A   ; None         ; 0.790 ns   ; address[3] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg3 ; clk      ;
; N/A   ; None         ; 0.709 ns   ; address[3] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg3 ; read     ;
; N/A   ; None         ; 0.548 ns   ; address[2] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg2 ; clk      ;
; N/A   ; None         ; 0.467 ns   ; address[2] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg2 ; read     ;
; N/A   ; None         ; 0.446 ns   ; address[0] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg0 ; clk      ;
; N/A   ; None         ; 0.365 ns   ; address[0] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg0 ; read     ;
+-------+--------------+------------+------------+--------------------------------------------------------------------------------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                            ;
+-------+--------------+------------+-------------------------------------------------------------------------------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                ; To      ; From Clock ;
+-------+--------------+------------+-------------------------------------------------------------------------------------+---------+------------+
; N/A   ; None         ; 9.625 ns   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[3] ; data[3] ; read       ;
; N/A   ; None         ; 9.544 ns   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[3] ; data[3] ; clk        ;
; N/A   ; None         ; 8.063 ns   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[0] ; data[0] ; read       ;
; N/A   ; None         ; 7.982 ns   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[0] ; data[0] ; clk        ;
; N/A   ; None         ; 7.876 ns   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[4] ; data[4] ; read       ;
; N/A   ; None         ; 7.795 ns   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[4] ; data[4] ; clk        ;
; N/A   ; None         ; 7.389 ns   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[6] ; data[6] ; read       ;
; N/A   ; None         ; 7.308 ns   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[6] ; data[6] ; clk        ;
; N/A   ; None         ; 7.200 ns   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[5] ; data[5] ; read       ;
; N/A   ; None         ; 7.119 ns   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[5] ; data[5] ; clk        ;
; N/A   ; None         ; 7.055 ns   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[7] ; data[7] ; read       ;
; N/A   ; None         ; 6.974 ns   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[7] ; data[7] ; clk        ;
; N/A   ; None         ; 6.841 ns   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[1] ; data[1] ; read       ;
; N/A   ; None         ; 6.839 ns   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[2] ; data[2] ; read       ;
; N/A   ; None         ; 6.760 ns   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[1] ; data[1] ; clk        ;
; N/A   ; None         ; 6.758 ns   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[2] ; data[2] ; clk        ;
+-------+--------------+------------+-------------------------------------------------------------------------------------+---------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                             ;
+---------------+-------------+-----------+------------+--------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                                                                                                           ; To Clock ;
+---------------+-------------+-----------+------------+--------------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -0.140 ns ; address[0] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg0 ; read     ;
; N/A           ; None        ; -0.221 ns ; address[0] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg0 ; clk      ;
; N/A           ; None        ; -0.242 ns ; address[2] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg2 ; read     ;
; N/A           ; None        ; -0.323 ns ; address[2] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg2 ; clk      ;
; N/A           ; None        ; -0.484 ns ; address[3] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg3 ; read     ;
; N/A           ; None        ; -0.565 ns ; address[3] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg3 ; clk      ;
; N/A           ; None        ; -0.808 ns ; address[4] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg4 ; read     ;
; N/A           ; None        ; -0.889 ns ; address[4] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg4 ; clk      ;
; N/A           ; None        ; -0.972 ns ; address[1] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg1 ; read     ;
; N/A           ; None        ; -1.053 ns ; address[1] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg1 ; clk      ;
+---------------+-------------+-----------+------------+--------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Thu Oct 20 20:43:03 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab3 -c lab3 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "read" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "inst3" as buffer
Info: Clock "clk" has Internal fmax of 259.47 MHz between source memory "lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg0" and destination memory "lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[0]" (period= 3.854 ns)
    Info: + Longest memory to memory delay is 1.720 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M512_X36_Y1; Fanout = 8; MEM Node = 'lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(1.720 ns) = 1.720 ns; Loc. = M512_X36_Y1; Fanout = 1; MEM Node = 'lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[0]'
        Info: Total cell delay = 1.720 ns ( 100.00 % )
    Info: - Smallest clock skew is -0.045 ns
        Info: + Shortest clock path from clock "clk" to destination memory is 4.144 ns
            Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_U16; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(1.072 ns) + CELL(0.053 ns) = 1.942 ns; Loc. = LCCOMB_X2_Y7_N0; Fanout = 1; COMB Node = 'inst3'
            Info: 3: + IC(1.102 ns) + CELL(0.000 ns) = 3.044 ns; Loc. = CLKCTRL_G2; Fanout = 13; COMB Node = 'inst3~clkctrl'
            Info: 4: + IC(0.687 ns) + CELL(0.413 ns) = 4.144 ns; Loc. = M512_X36_Y1; Fanout = 1; MEM Node = 'lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[0]'
            Info: Total cell delay = 1.283 ns ( 30.96 % )
            Info: Total interconnect delay = 2.861 ns ( 69.04 % )
        Info: - Longest clock path from clock "clk" to source memory is 4.189 ns
            Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_U16; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(1.072 ns) + CELL(0.053 ns) = 1.942 ns; Loc. = LCCOMB_X2_Y7_N0; Fanout = 1; COMB Node = 'inst3'
            Info: 3: + IC(1.102 ns) + CELL(0.000 ns) = 3.044 ns; Loc. = CLKCTRL_G2; Fanout = 13; COMB Node = 'inst3~clkctrl'
            Info: 4: + IC(0.687 ns) + CELL(0.458 ns) = 4.189 ns; Loc. = M512_X36_Y1; Fanout = 8; MEM Node = 'lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg0'
            Info: Total cell delay = 1.328 ns ( 31.70 % )
            Info: Total interconnect delay = 2.861 ns ( 68.30 % )
    Info: + Micro clock to output delay of source is 0.140 ns
    Info: + Micro setup delay of destination is 0.022 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "read" has Internal fmax of 259.47 MHz between source memory "lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg0" and destination memory "lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[0]" (period= 3.854 ns)
    Info: + Longest memory to memory delay is 1.720 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M512_X36_Y1; Fanout = 8; MEM Node = 'lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(1.720 ns) = 1.720 ns; Loc. = M512_X36_Y1; Fanout = 1; MEM Node = 'lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[0]'
        Info: Total cell delay = 1.720 ns ( 100.00 % )
    Info: - Smallest clock skew is -0.045 ns
        Info: + Shortest clock path from clock "read" to destination memory is 4.225 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'read'
            Info: 2: + IC(1.015 ns) + CELL(0.154 ns) = 2.023 ns; Loc. = LCCOMB_X2_Y7_N0; Fanout = 1; COMB Node = 'inst3'
            Info: 3: + IC(1.102 ns) + CELL(0.000 ns) = 3.125 ns; Loc. = CLKCTRL_G2; Fanout = 13; COMB Node = 'inst3~clkctrl'
            Info: 4: + IC(0.687 ns) + CELL(0.413 ns) = 4.225 ns; Loc. = M512_X36_Y1; Fanout = 1; MEM Node = 'lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[0]'
            Info: Total cell delay = 1.421 ns ( 33.63 % )
            Info: Total interconnect delay = 2.804 ns ( 66.37 % )
        Info: - Longest clock path from clock "read" to source memory is 4.270 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'read'
            Info: 2: + IC(1.015 ns) + CELL(0.154 ns) = 2.023 ns; Loc. = LCCOMB_X2_Y7_N0; Fanout = 1; COMB Node = 'inst3'
            Info: 3: + IC(1.102 ns) + CELL(0.000 ns) = 3.125 ns; Loc. = CLKCTRL_G2; Fanout = 13; COMB Node = 'inst3~clkctrl'
            Info: 4: + IC(0.687 ns) + CELL(0.458 ns) = 4.270 ns; Loc. = M512_X36_Y1; Fanout = 8; MEM Node = 'lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg0'
            Info: Total cell delay = 1.466 ns ( 34.33 % )
            Info: Total interconnect delay = 2.804 ns ( 65.67 % )
    Info: + Micro clock to output delay of source is 0.140 ns
    Info: + Micro setup delay of destination is 0.022 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for memory "lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg1" (data pin = "address[1]", clock pin = "clk") is 1.278 ns
    Info: + Longest pin to memory delay is 5.445 ns
        Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_Y10; Fanout = 1; PIN Node = 'address[1]'
        Info: 2: + IC(4.515 ns) + CELL(0.131 ns) = 5.445 ns; Loc. = M512_X36_Y1; Fanout = 8; MEM Node = 'lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg1'
        Info: Total cell delay = 0.930 ns ( 17.08 % )
        Info: Total interconnect delay = 4.515 ns ( 82.92 % )
    Info: + Micro setup delay of destination is 0.022 ns
    Info: - Shortest clock path from clock "clk" to destination memory is 4.189 ns
        Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_U16; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(1.072 ns) + CELL(0.053 ns) = 1.942 ns; Loc. = LCCOMB_X2_Y7_N0; Fanout = 1; COMB Node = 'inst3'
        Info: 3: + IC(1.102 ns) + CELL(0.000 ns) = 3.044 ns; Loc. = CLKCTRL_G2; Fanout = 13; COMB Node = 'inst3~clkctrl'
        Info: 4: + IC(0.687 ns) + CELL(0.458 ns) = 4.189 ns; Loc. = M512_X36_Y1; Fanout = 8; MEM Node = 'lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg1'
        Info: Total cell delay = 1.328 ns ( 31.70 % )
        Info: Total interconnect delay = 2.861 ns ( 68.30 % )
Info: tco from clock "read" to destination pin "data[3]" through memory "lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[3]" is 9.625 ns
    Info: + Longest clock path from clock "read" to source memory is 4.225 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'read'
        Info: 2: + IC(1.015 ns) + CELL(0.154 ns) = 2.023 ns; Loc. = LCCOMB_X2_Y7_N0; Fanout = 1; COMB Node = 'inst3'
        Info: 3: + IC(1.102 ns) + CELL(0.000 ns) = 3.125 ns; Loc. = CLKCTRL_G2; Fanout = 13; COMB Node = 'inst3~clkctrl'
        Info: 4: + IC(0.687 ns) + CELL(0.413 ns) = 4.225 ns; Loc. = M512_X36_Y1; Fanout = 1; MEM Node = 'lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[3]'
        Info: Total cell delay = 1.421 ns ( 33.63 % )
        Info: Total interconnect delay = 2.804 ns ( 66.37 % )
    Info: + Micro clock to output delay of source is 0.140 ns
    Info: + Longest memory to pin delay is 5.260 ns
        Info: 1: + IC(0.000 ns) + CELL(0.065 ns) = 0.065 ns; Loc. = M512_X36_Y1; Fanout = 1; MEM Node = 'lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[3]'
        Info: 2: + IC(3.159 ns) + CELL(2.036 ns) = 5.260 ns; Loc. = PIN_C10; Fanout = 0; PIN Node = 'data[3]'
        Info: Total cell delay = 2.101 ns ( 39.94 % )
        Info: Total interconnect delay = 3.159 ns ( 60.06 % )
Info: th for memory "lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg0" (data pin = "address[0]", clock pin = "read") is -0.140 ns
    Info: + Longest clock path from clock "read" to destination memory is 4.270 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'read'
        Info: 2: + IC(1.015 ns) + CELL(0.154 ns) = 2.023 ns; Loc. = LCCOMB_X2_Y7_N0; Fanout = 1; COMB Node = 'inst3'
        Info: 3: + IC(1.102 ns) + CELL(0.000 ns) = 3.125 ns; Loc. = CLKCTRL_G2; Fanout = 13; COMB Node = 'inst3~clkctrl'
        Info: 4: + IC(0.687 ns) + CELL(0.458 ns) = 4.270 ns; Loc. = M512_X36_Y1; Fanout = 8; MEM Node = 'lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg0'
        Info: Total cell delay = 1.466 ns ( 34.33 % )
        Info: Total interconnect delay = 2.804 ns ( 65.67 % )
    Info: + Micro hold delay of destination is 0.203 ns
    Info: - Shortest pin to memory delay is 4.613 ns
        Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_Y2; Fanout = 1; PIN Node = 'address[0]'
        Info: 2: + IC(3.652 ns) + CELL(0.131 ns) = 4.613 ns; Loc. = M512_X36_Y1; Fanout = 8; MEM Node = 'lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg0'
        Info: Total cell delay = 0.961 ns ( 20.83 % )
        Info: Total interconnect delay = 3.652 ns ( 79.17 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 349 megabytes
    Info: Processing ended: Thu Oct 20 20:43:04 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


