Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gamma_correction_behav xil_defaultlib.gamma_correction xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/a0504467/bits_pilani/sem_1/hscd_lab/vivado/gamma_correction_ip/gamma_correction_ip.srcs/sources_1/new/gamma_lut.v" Line 1. Module gamma_lut doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/a0504467/bits_pilani/sem_1/hscd_lab/vivado/gamma_correction_ip/gamma_correction_ip.srcs/sources_1/new/gamma_lut.v" Line 1. Module gamma_lut doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/a0504467/bits_pilani/sem_1/hscd_lab/vivado/gamma_correction_ip/gamma_correction_ip.srcs/sources_1/new/gamma_lut.v" Line 1. Module gamma_lut doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/a0504467/bits_pilani/sem_1/hscd_lab/vivado/gamma_correction_ip/gamma_correction_ip.srcs/sources_1/new/gamma_lut.v" Line 1. Module gamma_lut doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/a0504467/bits_pilani/sem_1/hscd_lab/vivado/gamma_correction_ip/gamma_correction_ip.srcs/sources_1/new/gamma_lut.v" Line 1. Module gamma_lut doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/a0504467/bits_pilani/sem_1/hscd_lab/vivado/gamma_correction_ip/gamma_correction_ip.srcs/sources_1/new/gamma_lut.v" Line 1. Module gamma_lut doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/a0504467/bits_pilani/sem_1/hscd_lab/vivado/gamma_correction_ip/gamma_correction_ip.srcs/sources_1/new/gamma_lut.v" Line 1. Module gamma_lut doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/a0504467/bits_pilani/sem_1/hscd_lab/vivado/gamma_correction_ip/gamma_correction_ip.srcs/sources_1/new/gamma_lut.v" Line 1. Module gamma_lut doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gamma_lut
Compiling module xil_defaultlib.gamma_correction
Compiling module xil_defaultlib.glbl
Built simulation snapshot gamma_correction_behav
