$date
	Sat Aug 24 17:07:11 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_RAM8 $end
$var wire 16 ! out [15:0] $end
$var reg 3 " address [2:0] $end
$var reg 1 # clk $end
$var reg 16 $ in [15:0] $end
$var reg 1 % load $end
$scope module uut $end
$var wire 3 & address [2:0] $end
$var wire 1 # clk $end
$var wire 16 ' in [15:0] $end
$var wire 1 % load $end
$var reg 16 ( out [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 (
b0 '
b0 &
1%
b0 $
0#
b0 "
b0 !
$end
#2
b1111111111111111 !
b1111111111111111 (
1#
b1 "
b1 &
b1111111111111111 $
b1111111111111111 '
#4
bx !
bx (
0#
0%
b10 "
b10 &
b11111111 $
b11111111 '
#6
b1111111100000000 !
b1111111100000000 (
1#
1%
b11 "
b11 &
b1111111100000000 $
b1111111100000000 '
#8
b111100001111 !
b111100001111 (
0#
b100 "
b100 &
b111100001111 $
b111100001111 '
#10
b1111000011110000 !
b1111000011110000 (
1#
b101 "
b101 &
b1111000011110000 $
b1111000011110000 '
#12
b11001100110011 !
b11001100110011 (
0#
b110 "
b110 &
b11001100110011 $
b11001100110011 '
#14
b1100110011001100 !
b1100110011001100 (
1#
b111 "
b111 &
b1100110011001100 $
b1100110011001100 '
#16
0#
#18
1#
#19
