
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -39756.88

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -104.90

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -104.90

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: v_rf_ctrl.stage_rf_wr_en.internal_data[29]$_DFFE_PP0P_
          (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 v input external delay
     1   10.80    0.00    0.00    3.00 v rst (in)
                                         rst (net)
                  0.00    0.00    3.00 v _30491_/A (INV_X1)
   190  747.90    1.01    0.98    3.98 ^ _30491_/ZN (INV_X1)
                                         _00269_ (net)
                  3.71    2.91    6.89 ^ v_rf_ctrl.stage_rf_wr_en.internal_data[29]$_DFFE_PP0P_/RN (DFFR_X1)
                                  6.89   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ v_rf_ctrl.stage_rf_wr_en.internal_data[29]$_DFFE_PP0P_/CK (DFFR_X1)
                          4.82    4.82   library removal time
                                  4.82   data required time
-----------------------------------------------------------------------------
                                  4.82   data required time
                                 -6.89   data arrival time
-----------------------------------------------------------------------------
                                  2.07   slack (MET)


Startpoint: v_ctrl.stage_is_left.internal_data[1]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: v_ctrl.stage_is_left.internal_data[1]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ v_ctrl.stage_is_left.internal_data[1]$_DFFE_PP0P_/CK (DFFR_X1)
     2    1.87    0.01    0.08    0.08 v v_ctrl.stage_is_left.internal_data[1]$_DFFE_PP0P_/Q (DFFR_X1)
                                         is_left_exe (net)
                  0.01    0.00    0.08 v _30715_/A (INV_X1)
     1    1.72    0.01    0.01    0.10 ^ _30715_/ZN (INV_X1)
                                         _01183_ (net)
                  0.01    0.00    0.10 ^ _30717_/A3 (OAI33_X1)
     1    1.07    0.01    0.01    0.11 v _30717_/ZN (OAI33_X1)
                                         _00319_ (net)
                  0.01    0.00    0.11 v v_ctrl.stage_is_left.internal_data[1]$_DFFE_PP0P_/D (DFFR_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ v_ctrl.stage_is_left.internal_data[1]$_DFFE_PP0P_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: v_rf_ctrl.stage_rf_wr_en.internal_data[29]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 v input external delay
     1   10.80    0.00    0.00    3.00 v rst (in)
                                         rst (net)
                  0.00    0.00    3.00 v _30491_/A (INV_X1)
   190  747.90    1.01    0.98    3.98 ^ _30491_/ZN (INV_X1)
                                         _00269_ (net)
                  3.71    2.91    6.89 ^ v_rf_ctrl.stage_rf_wr_en.internal_data[29]$_DFFE_PP0P_/RN (DFFR_X1)
                                  6.89   data arrival time

                  0.00   15.00   15.00   clock clk (rise edge)
                          0.00   15.00   clock network delay (ideal)
                          0.00   15.00   clock reconvergence pessimism
                                 15.00 ^ v_rf_ctrl.stage_rf_wr_en.internal_data[29]$_DFFE_PP0P_/CK (DFFR_X1)
                         -0.84   14.16   library recovery time
                                 14.16   data required time
-----------------------------------------------------------------------------
                                 14.16   data required time
                                 -6.89   data arrival time
-----------------------------------------------------------------------------
                                  7.27   slack (MET)


Startpoint: riscv_stall (input port clocked by clk)
Endpoint: v_ctrl.stage_vs1.internal_data[8]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 ^ input external delay
   458 1577.88    0.00    0.00    3.00 ^ riscv_stall (in)
                                         riscv_stall (net)
                  7.60    6.21    9.21 ^ _30501_/A (INV_X1)
   347 1244.14   29.52   31.00   40.21 v _30501_/ZN (INV_X1)
                                         _01055_ (net)
                 29.52    1.13   41.34 v _30637_/A2 (NOR2_X1)
    28  395.77    0.00   77.53  118.87 ^ _30637_/ZN (NOR2_X1)
                                         _01110_ (net)
                  0.00    0.90  119.77 ^ _30848_/S (MUX2_X1)
     1    1.32    0.13    0.05  119.82 v _30848_/Z (MUX2_X1)
                                         _00349_ (net)
                  0.13    0.00  119.82 v v_ctrl.stage_vs1.internal_data[8]$_DFFE_PP0P_/D (DFFR_X1)
                                119.82   data arrival time

                  0.00   15.00   15.00   clock clk (rise edge)
                          0.00   15.00   clock network delay (ideal)
                          0.00   15.00   clock reconvergence pessimism
                                 15.00 ^ v_ctrl.stage_vs1.internal_data[8]$_DFFE_PP0P_/CK (DFFR_X1)
                         -0.08   14.92   library setup time
                                 14.92   data required time
-----------------------------------------------------------------------------
                                 14.92   data required time
                               -119.82   data arrival time
-----------------------------------------------------------------------------
                               -104.90   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: v_rf_ctrl.stage_rf_wr_en.internal_data[29]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 v input external delay
     1   10.80    0.00    0.00    3.00 v rst (in)
                                         rst (net)
                  0.00    0.00    3.00 v _30491_/A (INV_X1)
   190  747.90    1.01    0.98    3.98 ^ _30491_/ZN (INV_X1)
                                         _00269_ (net)
                  3.71    2.91    6.89 ^ v_rf_ctrl.stage_rf_wr_en.internal_data[29]$_DFFE_PP0P_/RN (DFFR_X1)
                                  6.89   data arrival time

                  0.00   15.00   15.00   clock clk (rise edge)
                          0.00   15.00   clock network delay (ideal)
                          0.00   15.00   clock reconvergence pessimism
                                 15.00 ^ v_rf_ctrl.stage_rf_wr_en.internal_data[29]$_DFFE_PP0P_/CK (DFFR_X1)
                         -0.84   14.16   library recovery time
                                 14.16   data required time
-----------------------------------------------------------------------------
                                 14.16   data required time
                                 -6.89   data arrival time
-----------------------------------------------------------------------------
                                  7.27   slack (MET)


Startpoint: riscv_stall (input port clocked by clk)
Endpoint: v_ctrl.stage_vs1.internal_data[8]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 ^ input external delay
   458 1577.88    0.00    0.00    3.00 ^ riscv_stall (in)
                                         riscv_stall (net)
                  7.60    6.21    9.21 ^ _30501_/A (INV_X1)
   347 1244.14   29.52   31.00   40.21 v _30501_/ZN (INV_X1)
                                         _01055_ (net)
                 29.52    1.13   41.34 v _30637_/A2 (NOR2_X1)
    28  395.77    0.00   77.53  118.87 ^ _30637_/ZN (NOR2_X1)
                                         _01110_ (net)
                  0.00    0.90  119.77 ^ _30848_/S (MUX2_X1)
     1    1.32    0.13    0.05  119.82 v _30848_/Z (MUX2_X1)
                                         _00349_ (net)
                  0.13    0.00  119.82 v v_ctrl.stage_vs1.internal_data[8]$_DFFE_PP0P_/D (DFFR_X1)
                                119.82   data arrival time

                  0.00   15.00   15.00   clock clk (rise edge)
                          0.00   15.00   clock network delay (ideal)
                          0.00   15.00   clock reconvergence pessimism
                                 15.00 ^ v_ctrl.stage_vs1.internal_data[8]$_DFFE_PP0P_/CK (DFFR_X1)
                         -0.08   14.92   library setup time
                                 14.92   data required time
-----------------------------------------------------------------------------
                                 14.92   data required time
                               -119.82   data arrival time
-----------------------------------------------------------------------------
                               -104.90   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.29e-03   2.74e-03   3.89e-04   7.42e-03  26.9%
Combinational          1.62e-02   3.14e-03   8.45e-04   2.02e-02  73.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.05e-02   5.89e-03   1.23e-03   2.76e-02 100.0%
                          74.2%      21.3%       4.5%
