--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/ttsiod/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 5
TheBigLeonski.ncd TheBigLeonski.pcf

Design file:              TheBigLeonski.ncd
Physical constraint file: TheBigLeonski.pcf
Device,package,speed:     xc3s1000,ft256,-5 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report, limited to 5 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3175 - USB_RegCLK does not clock data to S_WE_N
WARNING:Timing:3225 - Timing constraint COMP "S_WE_N" OFFSET = OUT 16 ns AFTER 
   COMP "USB_RegCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData(0)
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData(0)" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData(1)
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData(1)" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData(10)
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData(10)" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData(11)
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData(11)" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData(12)
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData(12)" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData(13)
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData(13)" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData(14)
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData(14)" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData(15)
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData(15)" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData(2)
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData(2)" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData(3)
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData(3)" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData(4)
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData(4)" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData(5)
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData(5)" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData(6)
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData(6)" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData(7)
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData(7)" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData(8)
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData(8)" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData(9)
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData(9)" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3224 - The clock USB_RegCLK associated with TIMEGRP "S_A_GRP" 
   OFFSET = OUT 16 ns AFTER COMP "USB_RegCLK"; does not clock any registered 
   output components.
WARNING:Timing:3225 - Timing constraint TIMEGRP "S_A_GRP" OFFSET = OUT 16 ns 
   AFTER COMP "USB_RegCLK"; ignored during timing analysis
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_StreamCLK = PERIOD TIMEGRP "USB_StreamCLK" 20.8 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.700ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_StreamCLK = PERIOD TIMEGRP "USB_StreamCLK" 20.8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.100ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.800ns
  Low pulse: 10.400ns
  Low pulse limit: 4.350ns (Tdcmpw_CLKIN_25_50)
  Physical resource: Interfaces/INST_ZestSC1_Host/StreamDCM/CLKIN
  Logical resource: Interfaces/INST_ZestSC1_Host/StreamDCM/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: USB_StreamCLK_IBUFG
--------------------------------------------------------------------------------
Slack: 12.100ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.800ns
  High pulse: 10.400ns
  High pulse limit: 4.350ns (Tdcmpw_CLKIN_25_50)
  Physical resource: Interfaces/INST_ZestSC1_Host/StreamDCM/CLKIN
  Logical resource: Interfaces/INST_ZestSC1_Host/StreamDCM/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: USB_StreamCLK_IBUFG
--------------------------------------------------------------------------------
Slack: 14.813ns (period - min period limit)
  Period: 20.800ns
  Min period limit: 5.987ns (167.029MHz) (Tdcmpc)
  Physical resource: Interfaces/INST_ZestSC1_Host/StreamDCM/CLKIN
  Logical resource: Interfaces/INST_ZestSC1_Host/StreamDCM/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: USB_StreamCLK_IBUFG
--------------------------------------------------------------------------------
Slack: 14.813ns (period - min period limit)
  Period: 20.800ns
  Min period limit: 5.987ns (167.029MHz) (Tdcmpco)
  Physical resource: Interfaces/INST_ZestSC1_Host/StreamDCM/CLK0
  Logical resource: Interfaces/INST_ZestSC1_Host/StreamDCM/CLK0
  Location pin: DCM_X0Y0.CLK0
  Clock network: Interfaces/INST_ZestSC1_Host/StreamCLKFB
--------------------------------------------------------------------------------
Slack: 34.757ns (max period limit - period)
  Period: 20.800ns
  Max period limit: 55.557ns (18.000MHz) (Tdcmpc)
  Physical resource: Interfaces/INST_ZestSC1_Host/StreamDCM/CLKIN
  Logical resource: Interfaces/INST_ZestSC1_Host/StreamDCM/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: USB_StreamCLK_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_RegCLK = PERIOD TIMEGRP "USB_RegCLK" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.987ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RegCLK = PERIOD TIMEGRP "USB_RegCLK" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 14.013ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.987ns (167.029MHz) (Tdcmpc)
  Physical resource: Interfaces/INST_ZestSC1_Host/RegDCM/CLKIN
  Logical resource: Interfaces/INST_ZestSC1_Host/RegDCM/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: USB_RegCLK_IBUFG
--------------------------------------------------------------------------------
Slack: 14.013ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.987ns (167.029MHz) (Tdcmpco)
  Physical resource: Interfaces/INST_ZestSC1_Host/RegDCM/CLK0
  Logical resource: Interfaces/INST_ZestSC1_Host/RegDCM/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: Interfaces/INST_ZestSC1_Host/RegCLKFB
--------------------------------------------------------------------------------
Slack: 14.780ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 2.610ns (Tdcmpw_CLKIN_50_100)
  Physical resource: Interfaces/INST_ZestSC1_Host/RegDCM/CLKIN
  Logical resource: Interfaces/INST_ZestSC1_Host/RegDCM/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: USB_RegCLK_IBUFG
--------------------------------------------------------------------------------
Slack: 14.780ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 2.610ns (Tdcmpw_CLKIN_50_100)
  Physical resource: Interfaces/INST_ZestSC1_Host/RegDCM/CLKIN
  Logical resource: Interfaces/INST_ZestSC1_Host/RegDCM/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: USB_RegCLK_IBUFG
--------------------------------------------------------------------------------
Slack: 35.557ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 55.557ns (18.000MHz) (Tdcmpc)
  Physical resource: Interfaces/INST_ZestSC1_Host/RegDCM/CLKIN
  Logical resource: Interfaces/INST_ZestSC1_Host/RegDCM/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: USB_RegCLK_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Interfaces_INST_ZestSC1_Host_StreamCLKFB = PERIOD TIMEGRP 
        "Interfaces_INST_ZestSC1_Host_StreamCLKFB" TS_StreamCLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 642 paths analyzed, 148 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.178ns.
--------------------------------------------------------------------------------
Slack:                  13.622ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/FIFOOutReadCount_1 (FF)
  Destination:          Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Requirement:          20.800ns
  Data Path Delay:      7.178ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Destination Clock:    Interfaces/INST_ZestSC1_Host/StreamCLK rising at 20.800ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/FIFOOutReadCount_1 to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y3.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/FIFOOutReadCount(0)
                                                       Interfaces/INST_ZestSC1_Host/FIFOOutReadCount_1
    SLICE_X34Y3.F1       net (fanout=7)        0.584   Interfaces/INST_ZestSC1_Host/FIFOOutReadCount(1)
    SLICE_X34Y3.X        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/FIFOOutReadCount(0)
                                                       Interfaces/INST_ZestSC1_Host/LastDir_not00011_SW0
    SLICE_X31Y2.G3       net (fanout=1)        0.360   N810
    SLICE_X31Y2.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/GrantPeriod_not0001
                                                       Interfaces/INST_ZestSC1_Host/LastDir_not00011
    SLICE_X31Y2.F3       net (fanout=5)        0.078   N5
    SLICE_X31Y2.X        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/GrantPeriod_not0001
                                                       Interfaces/INST_ZestSC1_Host/GrantPeriod_not00011
    SLICE_X17Y5.G4       net (fanout=7)        1.067   Interfaces/INST_ZestSC1_Host/GrantPeriod_not0001
    SLICE_X17Y5.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/StreamWrite_not0001
                                                       Interfaces/INST_ZestSC1_Host/Granted_not0001165
    SLICE_X17Y5.F4       net (fanout=2)        0.025   N4
    SLICE_X17Y5.X        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/StreamWrite_not0001
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite_not0001
    SLICE_X30Y0.CE       net (fanout=2)        1.469   Interfaces/INST_ZestSC1_Host/StreamWrite_not0001
    SLICE_X30Y0.CLK      Tceck                 0.524   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    -------------------------------------------------  ---------------------------
    Total                                      7.178ns (3.595ns logic, 3.583ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack:                  13.726ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/DataOutRegFull (FF)
  Destination:          Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Requirement:          20.800ns
  Data Path Delay:      7.074ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Destination Clock:    Interfaces/INST_ZestSC1_Host/StreamCLK rising at 20.800ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/DataOutRegFull to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y3.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/DataOutRegFull
                                                       Interfaces/INST_ZestSC1_Host/DataOutRegFull
    SLICE_X34Y3.F2       net (fanout=5)        0.480   Interfaces/INST_ZestSC1_Host/DataOutRegFull
    SLICE_X34Y3.X        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/FIFOOutReadCount(0)
                                                       Interfaces/INST_ZestSC1_Host/LastDir_not00011_SW0
    SLICE_X31Y2.G3       net (fanout=1)        0.360   N810
    SLICE_X31Y2.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/GrantPeriod_not0001
                                                       Interfaces/INST_ZestSC1_Host/LastDir_not00011
    SLICE_X31Y2.F3       net (fanout=5)        0.078   N5
    SLICE_X31Y2.X        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/GrantPeriod_not0001
                                                       Interfaces/INST_ZestSC1_Host/GrantPeriod_not00011
    SLICE_X17Y5.G4       net (fanout=7)        1.067   Interfaces/INST_ZestSC1_Host/GrantPeriod_not0001
    SLICE_X17Y5.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/StreamWrite_not0001
                                                       Interfaces/INST_ZestSC1_Host/Granted_not0001165
    SLICE_X17Y5.F4       net (fanout=2)        0.025   N4
    SLICE_X17Y5.X        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/StreamWrite_not0001
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite_not0001
    SLICE_X30Y0.CE       net (fanout=2)        1.469   Interfaces/INST_ZestSC1_Host/StreamWrite_not0001
    SLICE_X30Y0.CLK      Tceck                 0.524   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    -------------------------------------------------  ---------------------------
    Total                                      7.074ns (3.595ns logic, 3.479ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------
Slack:                  13.731ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/FIFOOutReadCount_1 (FF)
  Destination:          Interfaces/INST_ZestSC1_Host/StreamRead (FF)
  Requirement:          20.800ns
  Data Path Delay:      7.069ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Destination Clock:    Interfaces/INST_ZestSC1_Host/StreamCLK rising at 20.800ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/FIFOOutReadCount_1 to Interfaces/INST_ZestSC1_Host/StreamRead
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y3.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/FIFOOutReadCount(0)
                                                       Interfaces/INST_ZestSC1_Host/FIFOOutReadCount_1
    SLICE_X34Y3.F1       net (fanout=7)        0.584   Interfaces/INST_ZestSC1_Host/FIFOOutReadCount(1)
    SLICE_X34Y3.X        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/FIFOOutReadCount(0)
                                                       Interfaces/INST_ZestSC1_Host/LastDir_not00011_SW0
    SLICE_X31Y2.G3       net (fanout=1)        0.360   N810
    SLICE_X31Y2.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/GrantPeriod_not0001
                                                       Interfaces/INST_ZestSC1_Host/LastDir_not00011
    SLICE_X31Y2.F3       net (fanout=5)        0.078   N5
    SLICE_X31Y2.X        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/GrantPeriod_not0001
                                                       Interfaces/INST_ZestSC1_Host/GrantPeriod_not00011
    SLICE_X17Y5.G4       net (fanout=7)        1.067   Interfaces/INST_ZestSC1_Host/GrantPeriod_not0001
    SLICE_X17Y5.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/StreamWrite_not0001
                                                       Interfaces/INST_ZestSC1_Host/Granted_not0001165
    SLICE_X17Y5.F4       net (fanout=2)        0.025   N4
    SLICE_X17Y5.X        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/StreamWrite_not0001
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite_not0001
    SLICE_X31Y1.CE       net (fanout=2)        1.360   Interfaces/INST_ZestSC1_Host/StreamWrite_not0001
    SLICE_X31Y1.CLK      Tceck                 0.524   Interfaces/INST_ZestSC1_Host/StreamRead
                                                       Interfaces/INST_ZestSC1_Host/StreamRead
    -------------------------------------------------  ---------------------------
    Total                                      7.069ns (3.595ns logic, 3.474ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------
Slack:                  13.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/FIFOOutReadCount_0 (FF)
  Destination:          Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Requirement:          20.800ns
  Data Path Delay:      7.024ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Destination Clock:    Interfaces/INST_ZestSC1_Host/StreamCLK rising at 20.800ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/FIFOOutReadCount_0 to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y3.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/FIFOOutReadCount(0)
                                                       Interfaces/INST_ZestSC1_Host/FIFOOutReadCount_0
    SLICE_X31Y2.G2       net (fanout=8)        1.319   Interfaces/INST_ZestSC1_Host/FIFOOutReadCount(0)
    SLICE_X31Y2.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/GrantPeriod_not0001
                                                       Interfaces/INST_ZestSC1_Host/LastDir_not00011
    SLICE_X31Y2.F3       net (fanout=5)        0.078   N5
    SLICE_X31Y2.X        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/GrantPeriod_not0001
                                                       Interfaces/INST_ZestSC1_Host/GrantPeriod_not00011
    SLICE_X17Y5.G4       net (fanout=7)        1.067   Interfaces/INST_ZestSC1_Host/GrantPeriod_not0001
    SLICE_X17Y5.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/StreamWrite_not0001
                                                       Interfaces/INST_ZestSC1_Host/Granted_not0001165
    SLICE_X17Y5.F4       net (fanout=2)        0.025   N4
    SLICE_X17Y5.X        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/StreamWrite_not0001
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite_not0001
    SLICE_X30Y0.CE       net (fanout=2)        1.469   Interfaces/INST_ZestSC1_Host/StreamWrite_not0001
    SLICE_X30Y0.CLK      Tceck                 0.524   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    -------------------------------------------------  ---------------------------
    Total                                      7.024ns (3.066ns logic, 3.958ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack:                  13.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/FIFOOutReadCount_2 (FF)
  Destination:          Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Requirement:          20.800ns
  Data Path Delay:      6.978ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Destination Clock:    Interfaces/INST_ZestSC1_Host/StreamCLK rising at 20.800ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/FIFOOutReadCount_2 to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y2.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/FIFOOutReadCount(3)
                                                       Interfaces/INST_ZestSC1_Host/FIFOOutReadCount_2
    SLICE_X34Y3.F4       net (fanout=6)        0.384   Interfaces/INST_ZestSC1_Host/FIFOOutReadCount(2)
    SLICE_X34Y3.X        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/FIFOOutReadCount(0)
                                                       Interfaces/INST_ZestSC1_Host/LastDir_not00011_SW0
    SLICE_X31Y2.G3       net (fanout=1)        0.360   N810
    SLICE_X31Y2.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/GrantPeriod_not0001
                                                       Interfaces/INST_ZestSC1_Host/LastDir_not00011
    SLICE_X31Y2.F3       net (fanout=5)        0.078   N5
    SLICE_X31Y2.X        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/GrantPeriod_not0001
                                                       Interfaces/INST_ZestSC1_Host/GrantPeriod_not00011
    SLICE_X17Y5.G4       net (fanout=7)        1.067   Interfaces/INST_ZestSC1_Host/GrantPeriod_not0001
    SLICE_X17Y5.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/StreamWrite_not0001
                                                       Interfaces/INST_ZestSC1_Host/Granted_not0001165
    SLICE_X17Y5.F4       net (fanout=2)        0.025   N4
    SLICE_X17Y5.X        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/StreamWrite_not0001
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite_not0001
    SLICE_X30Y0.CE       net (fanout=2)        1.469   Interfaces/INST_ZestSC1_Host/StreamWrite_not0001
    SLICE_X30Y0.CLK      Tceck                 0.524   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    -------------------------------------------------  ---------------------------
    Total                                      6.978ns (3.595ns logic, 3.383ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Interfaces_INST_ZestSC1_Host_StreamCLKFB = PERIOD TIMEGRP
        "Interfaces_INST_ZestSC1_Host_StreamCLKFB" TS_StreamCLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 19.434ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.800ns
  Low pulse: 10.400ns
  Low pulse limit: 0.683ns (Tcl)
  Physical resource: Interfaces/INST_ZestSC1_Host/ReadCycle/CLK
  Logical resource: Interfaces/INST_ZestSC1_Host/ReadCycle/CK
  Location pin: SLICE_X34Y1.CLK
  Clock network: Interfaces/INST_ZestSC1_Host/StreamCLK
--------------------------------------------------------------------------------
Slack: 19.434ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.800ns
  High pulse: 10.400ns
  High pulse limit: 0.683ns (Tch)
  Physical resource: Interfaces/INST_ZestSC1_Host/ReadCycle/CLK
  Logical resource: Interfaces/INST_ZestSC1_Host/ReadCycle/CK
  Location pin: SLICE_X34Y1.CLK
  Clock network: Interfaces/INST_ZestSC1_Host/StreamCLK
--------------------------------------------------------------------------------
Slack: 19.434ns (period - min period limit)
  Period: 20.800ns
  Min period limit: 1.366ns (732.064MHz) (Tcp)
  Physical resource: Interfaces/INST_ZestSC1_Host/ReadCycle/CLK
  Logical resource: Interfaces/INST_ZestSC1_Host/ReadCycle/CK
  Location pin: SLICE_X34Y1.CLK
  Clock network: Interfaces/INST_ZestSC1_Host/StreamCLK
--------------------------------------------------------------------------------
Slack: 19.434ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.800ns
  Low pulse: 10.400ns
  Low pulse limit: 0.683ns (Tcl)
  Physical resource: Interfaces/INST_ZestSC1_Host/Granted/CLK
  Logical resource: Interfaces/INST_ZestSC1_Host/Granted/CK
  Location pin: SLICE_X18Y4.CLK
  Clock network: Interfaces/INST_ZestSC1_Host/StreamCLK
--------------------------------------------------------------------------------
Slack: 19.434ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.800ns
  High pulse: 10.400ns
  High pulse limit: 0.683ns (Tch)
  Physical resource: Interfaces/INST_ZestSC1_Host/Granted/CLK
  Logical resource: Interfaces/INST_ZestSC1_Host/Granted/CK
  Location pin: SLICE_X18Y4.CLK
  Clock network: Interfaces/INST_ZestSC1_Host/StreamCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Interfaces_INST_ZestSC1_Host_RegCLKFB = PERIOD TIMEGRP    
     "Interfaces_INST_ZestSC1_Host_RegCLKFB" TS_RegCLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 19 paths analyzed, 11 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.844ns.
--------------------------------------------------------------------------------
Slack:                  11.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/RegLastWR (FF)
  Destination:          myRST (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.844ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK rising at 0.000ns
  Destination Clock:    CLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/RegLastWR to myRST
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y27.YQ      Tcko                  0.626   Interfaces/INST_ZestSC1_Host/RegLastWR
                                                       Interfaces/INST_ZestSC1_Host/RegLastWR
    SLICE_X11Y26.G1      net (fanout=1)        0.598   Interfaces/INST_ZestSC1_Host/RegLastWR
    SLICE_X11Y26.X       Tif5x                 0.793   myRST_not0001
                                                       myRST_not00011
                                                       myRST_not0001_f5
    C15.OCE              net (fanout=2)        6.303   myRST_not0001
    C15.OTCLK1           Tiooceck              0.524   IO(43)
                                                       myRST
    -------------------------------------------------  ---------------------------
    Total                                      8.844ns (1.943ns logic, 6.901ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  11.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/RegLastCS (FF)
  Destination:          myRST (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.572ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK rising at 0.000ns
  Destination Clock:    CLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/RegLastCS to myRST
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.YQ      Tcko                  0.626   Interfaces/INST_ZestSC1_Host/RegLastCS
                                                       Interfaces/INST_ZestSC1_Host/RegLastCS
    SLICE_X11Y26.G4      net (fanout=1)        0.326   Interfaces/INST_ZestSC1_Host/RegLastCS
    SLICE_X11Y26.X       Tif5x                 0.793   myRST_not0001
                                                       myRST_not00011
                                                       myRST_not0001_f5
    C15.OCE              net (fanout=2)        6.303   myRST_not0001
    C15.OTCLK1           Tiooceck              0.524   IO(43)
                                                       myRST
    -------------------------------------------------  ---------------------------
    Total                                      8.572ns (1.943ns logic, 6.629ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack:                  15.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/RegLastWR (FF)
  Destination:          myRST_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.094ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK rising at 0.000ns
  Destination Clock:    CLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/RegLastWR to myRST_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y27.YQ      Tcko                  0.626   Interfaces/INST_ZestSC1_Host/RegLastWR
                                                       Interfaces/INST_ZestSC1_Host/RegLastWR
    SLICE_X11Y26.G1      net (fanout=1)        0.598   Interfaces/INST_ZestSC1_Host/RegLastWR
    SLICE_X11Y26.X       Tif5x                 0.793   myRST_not0001
                                                       myRST_not00011
                                                       myRST_not0001_f5
    SLICE_X5Y51.CE       net (fanout=2)        1.553   myRST_not0001
    SLICE_X5Y51.CLK      Tceck                 0.524   myRST_1
                                                       myRST_1
    -------------------------------------------------  ---------------------------
    Total                                      4.094ns (1.943ns logic, 2.151ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack:                  16.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/RegLastCS (FF)
  Destination:          myRST_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.822ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK rising at 0.000ns
  Destination Clock:    CLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/RegLastCS to myRST_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.YQ      Tcko                  0.626   Interfaces/INST_ZestSC1_Host/RegLastCS
                                                       Interfaces/INST_ZestSC1_Host/RegLastCS
    SLICE_X11Y26.G4      net (fanout=1)        0.326   Interfaces/INST_ZestSC1_Host/RegLastCS
    SLICE_X11Y26.X       Tif5x                 0.793   myRST_not0001
                                                       myRST_not00011
                                                       myRST_not0001_f5
    SLICE_X5Y51.CE       net (fanout=2)        1.553   myRST_not0001
    SLICE_X5Y51.CLK      Tceck                 0.524   myRST_1
                                                       myRST_1
    -------------------------------------------------  ---------------------------
    Total                                      3.822ns (1.943ns logic, 1.879ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------
Slack:                  16.236ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/IntCounter_0 (FF)
  Destination:          Interfaces/INST_ZestSC1_Host/IntCounter_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.764ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK rising at 0.000ns
  Destination Clock:    CLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/IntCounter_0 to Interfaces/INST_ZestSC1_Host/IntCounter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y2.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/IntCounter(0)
                                                       Interfaces/INST_ZestSC1_Host/IntCounter_0
    SLICE_X35Y2.F4       net (fanout=4)        0.930   Interfaces/INST_ZestSC1_Host/IntCounter(0)
    SLICE_X35Y2.X        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/IntCounter(0)
                                                       Interfaces/INST_ZestSC1_Host/IntCounter_not00001
    SLICE_X35Y2.CE       net (fanout=2)        1.205   Interfaces/INST_ZestSC1_Host/IntCounter_not0000
    SLICE_X35Y2.CLK      Tceck                 0.524   Interfaces/INST_ZestSC1_Host/IntCounter(0)
                                                       Interfaces/INST_ZestSC1_Host/IntCounter_1
    -------------------------------------------------  ---------------------------
    Total                                      3.764ns (1.629ns logic, 2.135ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Interfaces_INST_ZestSC1_Host_RegCLKFB = PERIOD TIMEGRP
        "Interfaces_INST_ZestSC1_Host_RegCLKFB" TS_RegCLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.007ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.993ns (334.113MHz) (Tdcmpco)
  Physical resource: LeonTheProfessional/clkgen0/xc3s.v/dll0/CLK2X
  Logical resource: LeonTheProfessional/clkgen0/xc3s.v/dll0/CLK2X
  Location pin: DCM_X1Y1.CLK2X
  Clock network: LeonTheProfessional/clkgen0/xc3s.v/clk_x
--------------------------------------------------------------------------------
Slack: 14.013ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.987ns (167.029MHz) (Tdcmpc)
  Physical resource: Interfaces/INST_SRAM/DCM_INST/CLKIN
  Logical resource: Interfaces/INST_SRAM/DCM_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: CLK
--------------------------------------------------------------------------------
Slack: 14.013ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.987ns (167.029MHz) (Tdcmpco)
  Physical resource: Interfaces/INST_SRAM/DCM_INST/CLK0
  Logical resource: Interfaces/INST_SRAM/DCM_INST/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: Interfaces/INST_SRAM/SramClkOut
--------------------------------------------------------------------------------
Slack: 14.013ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.987ns (167.029MHz) (Tdcmpc)
  Physical resource: LeonTheProfessional/clkgen0/xc3s.v/dll0/CLKIN
  Logical resource: LeonTheProfessional/clkgen0/xc3s.v/dll0/CLKIN
  Location pin: DCM_X1Y1.CLKIN
  Clock network: CLK
--------------------------------------------------------------------------------
Slack: 14.780ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 2.610ns (Tdcmpw_CLKIN_50_100)
  Physical resource: Interfaces/INST_SRAM/DCM_INST/CLKIN
  Logical resource: Interfaces/INST_SRAM/DCM_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: CLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Interfaces_INST_SRAM_SramClkOut = PERIOD TIMEGRP         
"Interfaces_INST_SRAM_SramClkOut"         
TS_Interfaces_INST_ZestSC1_Host_RegCLKFB PHASE -1.953125 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.316ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Interfaces_INST_SRAM_SramClkOut = PERIOD TIMEGRP
        "Interfaces_INST_SRAM_SramClkOut"
        TS_Interfaces_INST_ZestSC1_Host_RegCLKFB PHASE -1.953125 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.684ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.658ns (Tcl)
  Physical resource: S_CLK/OTCLK1
  Logical resource: Interfaces/INST_SRAM/OFDDRCPE_CLK_SRAM/FDDRCPE1/FF0/CK
  Location pin: B7.OTCLK1
  Clock network: Interfaces/INST_SRAM/SramClk
--------------------------------------------------------------------------------
Slack: 18.684ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.658ns (Tch)
  Physical resource: S_CLK/OTCLK1
  Logical resource: Interfaces/INST_SRAM/OFDDRCPE_CLK_SRAM/FDDRCPE1/FF0/CK
  Location pin: B7.OTCLK1
  Clock network: Interfaces/INST_SRAM/SramClk
--------------------------------------------------------------------------------
Slack: 18.684ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.316ns (759.878MHz) (Tcp)
  Physical resource: S_CLK/OTCLK1
  Logical resource: Interfaces/INST_SRAM/OFDDRCPE_CLK_SRAM/FDDRCPE1/FF0/CK
  Location pin: B7.OTCLK1
  Clock network: Interfaces/INST_SRAM/SramClk
--------------------------------------------------------------------------------
Slack: 18.684ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.658ns (Tcl)
  Physical resource: S_CLK/OTCLK2
  Logical resource: Interfaces/INST_SRAM/OFDDRCPE_CLK_SRAM/FDDRCPE1/FF1/CK
  Location pin: B7.OTCLK2
  Clock network: Interfaces/INST_SRAM/SramClk
--------------------------------------------------------------------------------
Slack: 18.684ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.658ns (Tch)
  Physical resource: S_CLK/OTCLK2
  Logical resource: Interfaces/INST_SRAM/OFDDRCPE_CLK_SRAM/FDDRCPE1/FF1/CK
  Location pin: B7.OTCLK2
  Clock network: Interfaces/INST_SRAM/SramClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_LeonTheProfessional_clkgen0_xc3s_v_clk0B = PERIOD TIMEGRP 
        "LeonTheProfessional_clkgen0_xc3s_v_clk0B"         
TS_Interfaces_INST_ZestSC1_Host_RegCLKFB / 0.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5318238 paths analyzed, 10310 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  28.164ns.
--------------------------------------------------------------------------------
Slack:                  11.836ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.x.data_0_2 (FF)
  Destination:          LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[2].x0/xc2v.x0/a11.x[0].r.A (RAM)
  Requirement:          40.000ns
  Data Path Delay:      27.988ns (Levels of Logic = 22)
  Clock Path Skew:      -0.176ns (0.474 - 0.650)
  Source Clock:         LeonTheProfessional/clkm rising at 0.000ns
  Destination Clock:    LeonTheProfessional/clkm rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.x.data_0_2 to LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[2].x0/xc2v.x0/a11.x[0].r.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y51.XQ      Tcko                  0.626   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.x.data_0_2
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.x.data_0_2
    SLICE_X41Y79.G1      net (fanout=12)       5.232   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.x.data_0_2
    SLICE_X41Y79.Y       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/ex_result3_mux0000(2)117
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Mmux_ex_op2_mux0001261
    SLICE_X45Y63.G3      net (fanout=5)        1.365   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/divi_op2(2)
    SLICE_X45Y63.COUT    Topcyg                0.904   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(1)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_lut(3)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(3)
    SLICE_X45Y64.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(3)
    SLICE_X45Y64.COUT    Tbyp                  0.111   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(3)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(4)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(5)
    SLICE_X45Y65.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(5)
    SLICE_X45Y65.COUT    Tbyp                  0.111   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(5)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(6)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(7)
    SLICE_X45Y66.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(7)
    SLICE_X45Y66.COUT    Tbyp                  0.111   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(7)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(8)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(9)
    SLICE_X45Y67.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(9)
    SLICE_X45Y67.COUT    Tbyp                  0.111   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(9)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(10)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(11)
    SLICE_X45Y68.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(11)
    SLICE_X45Y68.COUT    Tbyp                  0.111   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(11)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(12)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(13)
    SLICE_X45Y69.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(13)
    SLICE_X45Y69.COUT    Tbyp                  0.111   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(13)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(14)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(15)
    SLICE_X45Y70.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(15)
    SLICE_X45Y70.COUT    Tbyp                  0.111   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(15)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(16)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(17)
    SLICE_X45Y71.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(17)
    SLICE_X45Y71.COUT    Tbyp                  0.111   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(17)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(18)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(19)
    SLICE_X45Y72.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(19)
    SLICE_X45Y72.COUT    Tbyp                  0.111   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(19)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(20)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(21)
    SLICE_X45Y73.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(21)
    SLICE_X45Y73.COUT    Tbyp                  0.111   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(21)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(22)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(23)
    SLICE_X45Y74.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(23)
    SLICE_X45Y74.COUT    Tbyp                  0.111   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(23)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(24)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(25)
    SLICE_X45Y75.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(25)
    SLICE_X45Y75.COUT    Tbyp                  0.111   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(25)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(26)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(27)
    SLICE_X45Y76.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(27)
    SLICE_X45Y76.COUT    Tbyp                  0.111   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(27)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(28)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(29)
    SLICE_X45Y77.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(29)
    SLICE_X45Y77.Y       Tciny                 0.803   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(29)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(30)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_xor(31)
    SLICE_X41Y57.F2      net (fanout=3)        1.909   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(30)
    SLICE_X41Y57.X       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000137
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000137
    SLICE_X45Y51.G2      net (fanout=1)        1.004   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000137
    SLICE_X45Y51.Y       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/v_wb_addr_28_and00021
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000326
    SLICE_X45Y51.F4      net (fanout=12)       0.049   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000
    SLICE_X45Y51.X       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/v_wb_addr_28_and00021
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/v_wb_addr_28_and00021_1
    SLICE_X76Y29.F4      net (fanout=8)        2.980   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/v_wb_addr_28_and00021
    SLICE_X76Y29.X       Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/N28
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_10_mux0000217
    SLICE_X66Y41.G2      net (fanout=11)       2.882   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/N28
    SLICE_X66Y41.Y       Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/crami_dcramin_address(8)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_8_mux000021
    SLICE_X66Y41.F3      net (fanout=1)        0.014   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_8_mux000021/O
    SLICE_X66Y41.X       Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/crami_dcramin_address(8)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_8_mux000053
    RAMB16_X1Y10.ADDRA11 net (fanout=6)        4.970   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/crami_dcramin_address(8)
    RAMB16_X1Y10.CLKA    Tback                 0.304   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[2].x0/xc2v.x0/a11.x[0].r
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[2].x0/xc2v.x0/a11.x[0].r.A
    -------------------------------------------------  ---------------------------
    Total                                     27.988ns (7.583ns logic, 20.405ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  11.849ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.x.data_0_2 (FF)
  Destination:          LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[2].x0/xc2v.x0/a11.x[0].r.A (RAM)
  Requirement:          40.000ns
  Data Path Delay:      27.975ns (Levels of Logic = 19)
  Clock Path Skew:      -0.176ns (0.474 - 0.650)
  Source Clock:         LeonTheProfessional/clkm rising at 0.000ns
  Destination Clock:    LeonTheProfessional/clkm rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.x.data_0_2 to LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[2].x0/xc2v.x0/a11.x[0].r.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y51.XQ      Tcko                  0.626   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.x.data_0_2
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.x.data_0_2
    SLICE_X41Y79.G1      net (fanout=12)       5.232   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.x.data_0_2
    SLICE_X41Y79.Y       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/ex_result3_mux0000(2)117
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Mmux_ex_op2_mux0001261
    SLICE_X45Y63.G3      net (fanout=5)        1.365   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/divi_op2(2)
    SLICE_X45Y63.COUT    Topcyg                0.904   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(1)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_lut(3)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(3)
    SLICE_X45Y64.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(3)
    SLICE_X45Y64.COUT    Tbyp                  0.111   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(3)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(4)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(5)
    SLICE_X45Y65.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(5)
    SLICE_X45Y65.COUT    Tbyp                  0.111   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(5)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(6)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(7)
    SLICE_X45Y66.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(7)
    SLICE_X45Y66.COUT    Tbyp                  0.111   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(7)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(8)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(9)
    SLICE_X45Y67.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(9)
    SLICE_X45Y67.COUT    Tbyp                  0.111   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(9)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(10)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(11)
    SLICE_X45Y68.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(11)
    SLICE_X45Y68.COUT    Tbyp                  0.111   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(11)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(12)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(13)
    SLICE_X45Y69.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(13)
    SLICE_X45Y69.COUT    Tbyp                  0.111   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(13)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(14)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(15)
    SLICE_X45Y70.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(15)
    SLICE_X45Y70.COUT    Tbyp                  0.111   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(15)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(16)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(17)
    SLICE_X45Y71.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(17)
    SLICE_X45Y71.COUT    Tbyp                  0.111   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(17)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(18)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(19)
    SLICE_X45Y72.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(19)
    SLICE_X45Y72.COUT    Tbyp                  0.111   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(19)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(20)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(21)
    SLICE_X45Y73.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(21)
    SLICE_X45Y73.X       Tcinx                 0.786   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(21)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_xor(22)
    SLICE_X41Y54.F2      net (fanout=3)        1.576   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(21)
    SLICE_X41Y54.X       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq000085
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq000085
    SLICE_X41Y57.F4      net (fanout=1)        0.302   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq000085
    SLICE_X41Y57.X       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000137
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000137
    SLICE_X45Y51.G2      net (fanout=1)        1.004   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000137
    SLICE_X45Y51.Y       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/v_wb_addr_28_and00021
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000326
    SLICE_X45Y51.F4      net (fanout=12)       0.049   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000
    SLICE_X45Y51.X       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/v_wb_addr_28_and00021
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/v_wb_addr_28_and00021_1
    SLICE_X76Y29.F4      net (fanout=8)        2.980   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/v_wb_addr_28_and00021
    SLICE_X76Y29.X       Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/N28
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_10_mux0000217
    SLICE_X66Y41.G2      net (fanout=11)       2.882   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/N28
    SLICE_X66Y41.Y       Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/crami_dcramin_address(8)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_8_mux000021
    SLICE_X66Y41.F3      net (fanout=1)        0.014   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_8_mux000021/O
    SLICE_X66Y41.X       Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/crami_dcramin_address(8)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_8_mux000053
    RAMB16_X1Y10.ADDRA11 net (fanout=6)        4.970   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/crami_dcramin_address(8)
    RAMB16_X1Y10.CLKA    Tback                 0.304   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[2].x0/xc2v.x0/a11.x[0].r
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[2].x0/xc2v.x0/a11.x[0].r.A
    -------------------------------------------------  ---------------------------
    Total                                     27.975ns (7.601ns logic, 20.374ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  11.876ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.x.data_0_2 (FF)
  Destination:          LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[0].x0/xc2v.x0/a11.x[0].r.A (RAM)
  Requirement:          40.000ns
  Data Path Delay:      27.936ns (Levels of Logic = 22)
  Clock Path Skew:      -0.188ns (0.462 - 0.650)
  Source Clock:         LeonTheProfessional/clkm rising at 0.000ns
  Destination Clock:    LeonTheProfessional/clkm rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.x.data_0_2 to LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[0].x0/xc2v.x0/a11.x[0].r.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y51.XQ      Tcko                  0.626   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.x.data_0_2
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.x.data_0_2
    SLICE_X41Y79.G1      net (fanout=12)       5.232   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.x.data_0_2
    SLICE_X41Y79.Y       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/ex_result3_mux0000(2)117
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Mmux_ex_op2_mux0001261
    SLICE_X45Y63.G3      net (fanout=5)        1.365   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/divi_op2(2)
    SLICE_X45Y63.COUT    Topcyg                0.904   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(1)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_lut(3)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(3)
    SLICE_X45Y64.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(3)
    SLICE_X45Y64.COUT    Tbyp                  0.111   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(3)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(4)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(5)
    SLICE_X45Y65.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(5)
    SLICE_X45Y65.COUT    Tbyp                  0.111   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(5)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(6)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(7)
    SLICE_X45Y66.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(7)
    SLICE_X45Y66.COUT    Tbyp                  0.111   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(7)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(8)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(9)
    SLICE_X45Y67.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(9)
    SLICE_X45Y67.COUT    Tbyp                  0.111   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(9)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(10)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(11)
    SLICE_X45Y68.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(11)
    SLICE_X45Y68.COUT    Tbyp                  0.111   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(11)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(12)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(13)
    SLICE_X45Y69.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(13)
    SLICE_X45Y69.COUT    Tbyp                  0.111   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(13)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(14)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(15)
    SLICE_X45Y70.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(15)
    SLICE_X45Y70.COUT    Tbyp                  0.111   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(15)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(16)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(17)
    SLICE_X45Y71.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(17)
    SLICE_X45Y71.COUT    Tbyp                  0.111   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(17)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(18)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(19)
    SLICE_X45Y72.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(19)
    SLICE_X45Y72.COUT    Tbyp                  0.111   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(19)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(20)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(21)
    SLICE_X45Y73.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(21)
    SLICE_X45Y73.COUT    Tbyp                  0.111   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(21)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(22)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(23)
    SLICE_X45Y74.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(23)
    SLICE_X45Y74.COUT    Tbyp                  0.111   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(23)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(24)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(25)
    SLICE_X45Y75.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(25)
    SLICE_X45Y75.COUT    Tbyp                  0.111   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(25)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(26)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(27)
    SLICE_X45Y76.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(27)
    SLICE_X45Y76.COUT    Tbyp                  0.111   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(27)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(28)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(29)
    SLICE_X45Y77.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(29)
    SLICE_X45Y77.Y       Tciny                 0.803   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(29)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(30)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_xor(31)
    SLICE_X41Y57.F2      net (fanout=3)        1.909   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(30)
    SLICE_X41Y57.X       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000137
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000137
    SLICE_X45Y51.G2      net (fanout=1)        1.004   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000137
    SLICE_X45Y51.Y       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/v_wb_addr_28_and00021
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000326
    SLICE_X45Y51.F4      net (fanout=12)       0.049   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000
    SLICE_X45Y51.X       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/v_wb_addr_28_and00021
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/v_wb_addr_28_and00021_1
    SLICE_X76Y29.F4      net (fanout=8)        2.980   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/v_wb_addr_28_and00021
    SLICE_X76Y29.X       Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/N28
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_10_mux0000217
    SLICE_X66Y41.G2      net (fanout=11)       2.882   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/N28
    SLICE_X66Y41.Y       Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/crami_dcramin_address(8)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_8_mux000021
    SLICE_X66Y41.F3      net (fanout=1)        0.014   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_8_mux000021/O
    SLICE_X66Y41.X       Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/crami_dcramin_address(8)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_8_mux000053
    RAMB16_X1Y11.ADDRA11 net (fanout=6)        4.918   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/crami_dcramin_address(8)
    RAMB16_X1Y11.CLKA    Tback                 0.304   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[0].x0/xc2v.x0/a11.x[0].r
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[0].x0/xc2v.x0/a11.x[0].r.A
    -------------------------------------------------  ---------------------------
    Total                                     27.936ns (7.583ns logic, 20.353ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  11.889ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.x.data_0_2 (FF)
  Destination:          LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[0].x0/xc2v.x0/a11.x[0].r.A (RAM)
  Requirement:          40.000ns
  Data Path Delay:      27.923ns (Levels of Logic = 19)
  Clock Path Skew:      -0.188ns (0.462 - 0.650)
  Source Clock:         LeonTheProfessional/clkm rising at 0.000ns
  Destination Clock:    LeonTheProfessional/clkm rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.x.data_0_2 to LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[0].x0/xc2v.x0/a11.x[0].r.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y51.XQ      Tcko                  0.626   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.x.data_0_2
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.x.data_0_2
    SLICE_X41Y79.G1      net (fanout=12)       5.232   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.x.data_0_2
    SLICE_X41Y79.Y       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/ex_result3_mux0000(2)117
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Mmux_ex_op2_mux0001261
    SLICE_X45Y63.G3      net (fanout=5)        1.365   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/divi_op2(2)
    SLICE_X45Y63.COUT    Topcyg                0.904   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(1)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_lut(3)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(3)
    SLICE_X45Y64.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(3)
    SLICE_X45Y64.COUT    Tbyp                  0.111   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(3)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(4)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(5)
    SLICE_X45Y65.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(5)
    SLICE_X45Y65.COUT    Tbyp                  0.111   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(5)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(6)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(7)
    SLICE_X45Y66.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(7)
    SLICE_X45Y66.COUT    Tbyp                  0.111   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(7)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(8)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(9)
    SLICE_X45Y67.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(9)
    SLICE_X45Y67.COUT    Tbyp                  0.111   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(9)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(10)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(11)
    SLICE_X45Y68.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(11)
    SLICE_X45Y68.COUT    Tbyp                  0.111   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(11)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(12)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(13)
    SLICE_X45Y69.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(13)
    SLICE_X45Y69.COUT    Tbyp                  0.111   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(13)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(14)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(15)
    SLICE_X45Y70.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(15)
    SLICE_X45Y70.COUT    Tbyp                  0.111   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(15)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(16)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(17)
    SLICE_X45Y71.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(17)
    SLICE_X45Y71.COUT    Tbyp                  0.111   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(17)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(18)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(19)
    SLICE_X45Y72.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(19)
    SLICE_X45Y72.COUT    Tbyp                  0.111   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(19)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(20)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(21)
    SLICE_X45Y73.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(21)
    SLICE_X45Y73.X       Tcinx                 0.786   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(21)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_xor(22)
    SLICE_X41Y54.F2      net (fanout=3)        1.576   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(21)
    SLICE_X41Y54.X       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq000085
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq000085
    SLICE_X41Y57.F4      net (fanout=1)        0.302   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq000085
    SLICE_X41Y57.X       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000137
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000137
    SLICE_X45Y51.G2      net (fanout=1)        1.004   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000137
    SLICE_X45Y51.Y       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/v_wb_addr_28_and00021
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000326
    SLICE_X45Y51.F4      net (fanout=12)       0.049   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000
    SLICE_X45Y51.X       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/v_wb_addr_28_and00021
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/v_wb_addr_28_and00021_1
    SLICE_X76Y29.F4      net (fanout=8)        2.980   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/v_wb_addr_28_and00021
    SLICE_X76Y29.X       Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/N28
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_10_mux0000217
    SLICE_X66Y41.G2      net (fanout=11)       2.882   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/N28
    SLICE_X66Y41.Y       Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/crami_dcramin_address(8)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_8_mux000021
    SLICE_X66Y41.F3      net (fanout=1)        0.014   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_8_mux000021/O
    SLICE_X66Y41.X       Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/crami_dcramin_address(8)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_8_mux000053
    RAMB16_X1Y11.ADDRA11 net (fanout=6)        4.918   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/crami_dcramin_address(8)
    RAMB16_X1Y11.CLKA    Tback                 0.304   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[0].x0/xc2v.x0/a11.x[0].r
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[0].x0/xc2v.x0/a11.x[0].r.A
    -------------------------------------------------  ---------------------------
    Total                                     27.923ns (7.601ns logic, 20.322ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  12.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.x.data_0_2 (FF)
  Destination:          LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[2].x0/xc2v.x0/a11.x[0].r.A (RAM)
  Requirement:          40.000ns
  Data Path Delay:      27.819ns (Levels of Logic = 16)
  Clock Path Skew:      -0.176ns (0.474 - 0.650)
  Source Clock:         LeonTheProfessional/clkm rising at 0.000ns
  Destination Clock:    LeonTheProfessional/clkm rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.x.data_0_2 to LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[2].x0/xc2v.x0/a11.x[0].r.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y51.XQ      Tcko                  0.626   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.x.data_0_2
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.x.data_0_2
    SLICE_X41Y79.G1      net (fanout=12)       5.232   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.x.data_0_2
    SLICE_X41Y79.Y       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/ex_result3_mux0000(2)117
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Mmux_ex_op2_mux0001261
    SLICE_X45Y63.G3      net (fanout=5)        1.365   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/divi_op2(2)
    SLICE_X45Y63.COUT    Topcyg                0.904   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(1)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_lut(3)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(3)
    SLICE_X45Y64.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(3)
    SLICE_X45Y64.COUT    Tbyp                  0.111   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(3)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(4)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(5)
    SLICE_X45Y65.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(5)
    SLICE_X45Y65.COUT    Tbyp                  0.111   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(5)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(6)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(7)
    SLICE_X45Y66.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(7)
    SLICE_X45Y66.COUT    Tbyp                  0.111   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(7)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(8)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(9)
    SLICE_X45Y67.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(9)
    SLICE_X45Y67.COUT    Tbyp                  0.111   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(9)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(10)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(11)
    SLICE_X45Y68.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(11)
    SLICE_X45Y68.COUT    Tbyp                  0.111   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(11)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(12)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(13)
    SLICE_X45Y69.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(13)
    SLICE_X45Y69.COUT    Tbyp                  0.111   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(13)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(14)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(15)
    SLICE_X45Y70.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(15)
    SLICE_X45Y70.Y       Tciny                 0.803   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(15)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(16)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_xor(17)
    SLICE_X41Y57.G1      net (fanout=3)        1.556   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(16)
    SLICE_X41Y57.Y       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000137
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000125
    SLICE_X41Y57.F1      net (fanout=1)        0.482   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000125/O
    SLICE_X41Y57.X       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000137
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000137
    SLICE_X45Y51.G2      net (fanout=1)        1.004   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000137
    SLICE_X45Y51.Y       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/v_wb_addr_28_and00021
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000326
    SLICE_X45Y51.F4      net (fanout=12)       0.049   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000
    SLICE_X45Y51.X       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/v_wb_addr_28_and00021
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/v_wb_addr_28_and00021_1
    SLICE_X76Y29.F4      net (fanout=8)        2.980   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/v_wb_addr_28_and00021
    SLICE_X76Y29.X       Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/N28
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_10_mux0000217
    SLICE_X66Y41.G2      net (fanout=11)       2.882   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/N28
    SLICE_X66Y41.Y       Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/crami_dcramin_address(8)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_8_mux000021
    SLICE_X66Y41.F3      net (fanout=1)        0.014   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_8_mux000021/O
    SLICE_X66Y41.X       Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/crami_dcramin_address(8)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_8_mux000053
    RAMB16_X1Y10.ADDRA11 net (fanout=6)        4.970   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/crami_dcramin_address(8)
    RAMB16_X1Y10.CLKA    Tback                 0.304   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[2].x0/xc2v.x0/a11.x[0].r
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[2].x0/xc2v.x0/a11.x[0].r.A
    -------------------------------------------------  ---------------------------
    Total                                     27.819ns (7.285ns logic, 20.534ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_LeonTheProfessional_clkgen0_xc3s_v_clk0B = PERIOD TIMEGRP
        "LeonTheProfessional_clkgen0_xc3s_v_clk0B"
        TS_Interfaces_INST_ZestSC1_Host_RegCLKFB / 0.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.624ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.188ns (Tbpwl)
  Physical resource: LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[3].x0/xc2v.x0/a11.x[0].r/CLKA
  Logical resource: LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[3].x0/xc2v.x0/a11.x[0].r.A/CLKA
  Location pin: RAMB16_X1Y7.CLKA
  Clock network: LeonTheProfessional/clkm
--------------------------------------------------------------------------------
Slack: 37.624ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.188ns (Tbpwh)
  Physical resource: LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[3].x0/xc2v.x0/a11.x[0].r/CLKA
  Logical resource: LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[3].x0/xc2v.x0/a11.x[0].r.A/CLKA
  Location pin: RAMB16_X1Y7.CLKA
  Clock network: LeonTheProfessional/clkm
--------------------------------------------------------------------------------
Slack: 37.624ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.376ns (420.875MHz) (Tbp)
  Physical resource: LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[3].x0/xc2v.x0/a11.x[0].r/CLKA
  Logical resource: LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[3].x0/xc2v.x0/a11.x[0].r.A/CLKA
  Location pin: RAMB16_X1Y7.CLKA
  Clock network: LeonTheProfessional/clkm
--------------------------------------------------------------------------------
Slack: 37.624ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.188ns (Tbpwl)
  Physical resource: LeonTheProfessional/ahbramgen.ahbram0/aram/nosbw.rx[3].x0/xc2v.x0/a12.x[0].r/CLKA
  Logical resource: LeonTheProfessional/ahbramgen.ahbram0/aram/nosbw.rx[3].x0/xc2v.x0/a12.x[0].r.A/CLKA
  Location pin: RAMB16_X0Y4.CLKA
  Clock network: LeonTheProfessional/clkm
--------------------------------------------------------------------------------
Slack: 37.624ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.188ns (Tbpwh)
  Physical resource: LeonTheProfessional/ahbramgen.ahbram0/aram/nosbw.rx[3].x0/xc2v.x0/a12.x[0].r/CLKA
  Logical resource: LeonTheProfessional/ahbramgen.ahbram0/aram/nosbw.rx[3].x0/xc2v.x0/a12.x[0].r.A/CLKA
  Location pin: RAMB16_X0Y4.CLKA
  Clock network: LeonTheProfessional/clkm
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "S_WE_N" OFFSET = OUT 16 ns AFTER COMP "USB_RegCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(0)" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(0)" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   4.116ns.
--------------------------------------------------------------------------------
Slack:                  11.884ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamData(0) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      4.310ns (Levels of Logic = 2)
  Clock Path Delay:     -0.194ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X31Y0.CLK      net (fanout=36)       0.749   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.194ns (-2.273ns logic, 2.079ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamData(0)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y0.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X31Y0.G2       net (fanout=7)        0.562   Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X31Y0.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    M6.T1                net (fanout=16)       0.334   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    M6.PAD               Tiotp                 2.309   USB_StreamData(0)
                                                       USB_StreamData_0_OBUFT
                                                       USB_StreamData(0)
    -------------------------------------------------  ---------------------------
    Total                                      4.310ns (3.414ns logic, 0.896ns route)
                                                       (79.2% logic, 20.8% route)

--------------------------------------------------------------------------------
Slack:                  12.098ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Destination:          USB_StreamData(0) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      4.096ns (Levels of Logic = 2)
  Clock Path Delay:     -0.194ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X30Y0.CLK      net (fanout=36)       0.749   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.194ns (-2.273ns logic, 2.079ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamWrite to USB_StreamData(0)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y0.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X31Y0.G4       net (fanout=2)        0.348   Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X31Y0.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    M6.T1                net (fanout=16)       0.334   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    M6.PAD               Tiotp                 2.309   USB_StreamData(0)
                                                       USB_StreamData_0_OBUFT
                                                       USB_StreamData(0)
    -------------------------------------------------  ---------------------------
    Total                                      4.096ns (3.414ns logic, 0.682ns route)
                                                       (83.3% logic, 16.7% route)

--------------------------------------------------------------------------------
Slack:                  14.043ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamDataOut_0 (FF)
  Destination:          USB_StreamData(0) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 0)
  Clock Path Delay:     -0.147ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamDataOut_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    M6.OTCLK1            net (fanout=36)       0.796   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.147ns (-2.273ns logic, 2.126ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamDataOut_0 to USB_StreamData(0)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M6.PAD               Tiockp                2.104   USB_StreamData(0)
                                                       Interfaces/INST_ZestSC1_Host/StreamDataOut_0
                                                       USB_StreamData_0_OBUFT
                                                       USB_StreamData(0)
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (2.104ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(1)" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(1)" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   4.086ns.
--------------------------------------------------------------------------------
Slack:                  11.914ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamData(1) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      4.280ns (Levels of Logic = 2)
  Clock Path Delay:     -0.194ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X31Y0.CLK      net (fanout=36)       0.749   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.194ns (-2.273ns logic, 2.079ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamData(1)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y0.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X31Y0.G2       net (fanout=7)        0.562   Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X31Y0.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    N6.T1                net (fanout=16)       0.304   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    N6.PAD               Tiotp                 2.309   USB_StreamData(1)
                                                       USB_StreamData_1_OBUFT
                                                       USB_StreamData(1)
    -------------------------------------------------  ---------------------------
    Total                                      4.280ns (3.414ns logic, 0.866ns route)
                                                       (79.8% logic, 20.2% route)

--------------------------------------------------------------------------------
Slack:                  12.128ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Destination:          USB_StreamData(1) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      4.066ns (Levels of Logic = 2)
  Clock Path Delay:     -0.194ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X30Y0.CLK      net (fanout=36)       0.749   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.194ns (-2.273ns logic, 2.079ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamWrite to USB_StreamData(1)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y0.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X31Y0.G4       net (fanout=2)        0.348   Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X31Y0.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    N6.T1                net (fanout=16)       0.304   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    N6.PAD               Tiotp                 2.309   USB_StreamData(1)
                                                       USB_StreamData_1_OBUFT
                                                       USB_StreamData(1)
    -------------------------------------------------  ---------------------------
    Total                                      4.066ns (3.414ns logic, 0.652ns route)
                                                       (84.0% logic, 16.0% route)

--------------------------------------------------------------------------------
Slack:                  14.043ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamDataOut_1 (FF)
  Destination:          USB_StreamData(1) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 0)
  Clock Path Delay:     -0.147ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamDataOut_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    N6.OTCLK1            net (fanout=36)       0.796   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.147ns (-2.273ns logic, 2.126ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamDataOut_1 to USB_StreamData(1)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N6.PAD               Tiockp                2.104   USB_StreamData(1)
                                                       Interfaces/INST_ZestSC1_Host/StreamDataOut_1
                                                       USB_StreamData_1_OBUFT
                                                       USB_StreamData(1)
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (2.104ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(10)" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(10)" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   5.959ns.
--------------------------------------------------------------------------------
Slack:                  10.041ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamData(10) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      6.153ns (Levels of Logic = 2)
  Clock Path Delay:     -0.194ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X31Y0.CLK      net (fanout=36)       0.749   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.194ns (-2.273ns logic, 2.079ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamData(10)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y0.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X31Y0.G2       net (fanout=7)        0.562   Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X31Y0.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    T13.T1               net (fanout=16)       2.177   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    T13.PAD              Tiotp                 2.309   USB_StreamData(10)
                                                       USB_StreamData_10_OBUFT
                                                       USB_StreamData(10)
    -------------------------------------------------  ---------------------------
    Total                                      6.153ns (3.414ns logic, 2.739ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------
Slack:                  10.255ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Destination:          USB_StreamData(10) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      5.939ns (Levels of Logic = 2)
  Clock Path Delay:     -0.194ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X30Y0.CLK      net (fanout=36)       0.749   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.194ns (-2.273ns logic, 2.079ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamWrite to USB_StreamData(10)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y0.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X31Y0.G4       net (fanout=2)        0.348   Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X31Y0.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    T13.T1               net (fanout=16)       2.177   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    T13.PAD              Tiotp                 2.309   USB_StreamData(10)
                                                       USB_StreamData_10_OBUFT
                                                       USB_StreamData(10)
    -------------------------------------------------  ---------------------------
    Total                                      5.939ns (3.414ns logic, 2.525ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------
Slack:                  13.979ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamDataOut_10 (FF)
  Destination:          USB_StreamData(10) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 0)
  Clock Path Delay:     -0.083ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamDataOut_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    T13.OTCLK1           net (fanout=36)       0.860   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.083ns (-2.273ns logic, 2.190ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamDataOut_10 to USB_StreamData(10)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T13.PAD              Tiockp                2.104   USB_StreamData(10)
                                                       Interfaces/INST_ZestSC1_Host/StreamDataOut_10
                                                       USB_StreamData_10_OBUFT
                                                       USB_StreamData(10)
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (2.104ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(11)" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(11)" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.676ns.
--------------------------------------------------------------------------------
Slack:                  9.324ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamData(11) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      6.870ns (Levels of Logic = 2)
  Clock Path Delay:     -0.194ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X31Y0.CLK      net (fanout=36)       0.749   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.194ns (-2.273ns logic, 2.079ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamData(11)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y0.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X31Y0.G2       net (fanout=7)        0.562   Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X31Y0.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    R13.T1               net (fanout=16)       2.894   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    R13.PAD              Tiotp                 2.309   USB_StreamData(11)
                                                       USB_StreamData_11_OBUFT
                                                       USB_StreamData(11)
    -------------------------------------------------  ---------------------------
    Total                                      6.870ns (3.414ns logic, 3.456ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack:                  9.538ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Destination:          USB_StreamData(11) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      6.656ns (Levels of Logic = 2)
  Clock Path Delay:     -0.194ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X30Y0.CLK      net (fanout=36)       0.749   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.194ns (-2.273ns logic, 2.079ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamWrite to USB_StreamData(11)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y0.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X31Y0.G4       net (fanout=2)        0.348   Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X31Y0.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    R13.T1               net (fanout=16)       2.894   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    R13.PAD              Tiotp                 2.309   USB_StreamData(11)
                                                       USB_StreamData_11_OBUFT
                                                       USB_StreamData(11)
    -------------------------------------------------  ---------------------------
    Total                                      6.656ns (3.414ns logic, 3.242ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------
Slack:                  13.979ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamDataOut_11 (FF)
  Destination:          USB_StreamData(11) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 0)
  Clock Path Delay:     -0.083ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamDataOut_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    R13.OTCLK1           net (fanout=36)       0.860   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.083ns (-2.273ns logic, 2.190ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamDataOut_11 to USB_StreamData(11)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R13.PAD              Tiockp                2.104   USB_StreamData(11)
                                                       Interfaces/INST_ZestSC1_Host/StreamDataOut_11
                                                       USB_StreamData_11_OBUFT
                                                       USB_StreamData(11)
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (2.104ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(12)" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(12)" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   5.639ns.
--------------------------------------------------------------------------------
Slack:                  10.361ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamData(12) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      5.833ns (Levels of Logic = 2)
  Clock Path Delay:     -0.194ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X31Y0.CLK      net (fanout=36)       0.749   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.194ns (-2.273ns logic, 2.079ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamData(12)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y0.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X31Y0.G2       net (fanout=7)        0.562   Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X31Y0.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    T10.T1               net (fanout=16)       1.857   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    T10.PAD              Tiotp                 2.309   USB_StreamData(12)
                                                       USB_StreamData_12_OBUFT
                                                       USB_StreamData(12)
    -------------------------------------------------  ---------------------------
    Total                                      5.833ns (3.414ns logic, 2.419ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------
Slack:                  10.575ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Destination:          USB_StreamData(12) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      5.619ns (Levels of Logic = 2)
  Clock Path Delay:     -0.194ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X30Y0.CLK      net (fanout=36)       0.749   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.194ns (-2.273ns logic, 2.079ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamWrite to USB_StreamData(12)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y0.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X31Y0.G4       net (fanout=2)        0.348   Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X31Y0.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    T10.T1               net (fanout=16)       1.857   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    T10.PAD              Tiotp                 2.309   USB_StreamData(12)
                                                       USB_StreamData_12_OBUFT
                                                       USB_StreamData(12)
    -------------------------------------------------  ---------------------------
    Total                                      5.619ns (3.414ns logic, 2.205ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------
Slack:                  14.058ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamDataOut_12 (FF)
  Destination:          USB_StreamData(12) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 0)
  Clock Path Delay:     -0.162ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamDataOut_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    T10.OTCLK1           net (fanout=36)       0.781   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.162ns (-2.273ns logic, 2.111ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamDataOut_12 to USB_StreamData(12)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T10.PAD              Tiockp                2.104   USB_StreamData(12)
                                                       Interfaces/INST_ZestSC1_Host/StreamDataOut_12
                                                       USB_StreamData_12_OBUFT
                                                       USB_StreamData(12)
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (2.104ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(13)" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(13)" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   5.959ns.
--------------------------------------------------------------------------------
Slack:                  10.041ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamData(13) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      6.153ns (Levels of Logic = 2)
  Clock Path Delay:     -0.194ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X31Y0.CLK      net (fanout=36)       0.749   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.194ns (-2.273ns logic, 2.079ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamData(13)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y0.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X31Y0.G2       net (fanout=7)        0.562   Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X31Y0.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    P13.T1               net (fanout=16)       2.177   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    P13.PAD              Tiotp                 2.309   USB_StreamData(13)
                                                       USB_StreamData_13_OBUFT
                                                       USB_StreamData(13)
    -------------------------------------------------  ---------------------------
    Total                                      6.153ns (3.414ns logic, 2.739ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------
Slack:                  10.255ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Destination:          USB_StreamData(13) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      5.939ns (Levels of Logic = 2)
  Clock Path Delay:     -0.194ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X30Y0.CLK      net (fanout=36)       0.749   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.194ns (-2.273ns logic, 2.079ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamWrite to USB_StreamData(13)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y0.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X31Y0.G4       net (fanout=2)        0.348   Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X31Y0.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    P13.T1               net (fanout=16)       2.177   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    P13.PAD              Tiotp                 2.309   USB_StreamData(13)
                                                       USB_StreamData_13_OBUFT
                                                       USB_StreamData(13)
    -------------------------------------------------  ---------------------------
    Total                                      5.939ns (3.414ns logic, 2.525ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------
Slack:                  13.979ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamDataOut_13 (FF)
  Destination:          USB_StreamData(13) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 0)
  Clock Path Delay:     -0.083ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamDataOut_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    P13.OTCLK1           net (fanout=36)       0.860   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.083ns (-2.273ns logic, 2.190ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamDataOut_13 to USB_StreamData(13)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P13.PAD              Tiockp                2.104   USB_StreamData(13)
                                                       Interfaces/INST_ZestSC1_Host/StreamDataOut_13
                                                       USB_StreamData_13_OBUFT
                                                       USB_StreamData(13)
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (2.104ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(14)" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(14)" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   5.792ns.
--------------------------------------------------------------------------------
Slack:                  10.208ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamData(14) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      5.986ns (Levels of Logic = 2)
  Clock Path Delay:     -0.194ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X31Y0.CLK      net (fanout=36)       0.749   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.194ns (-2.273ns logic, 2.079ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamData(14)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y0.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X31Y0.G2       net (fanout=7)        0.562   Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X31Y0.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    N12.T1               net (fanout=16)       2.010   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    N12.PAD              Tiotp                 2.309   USB_StreamData(14)
                                                       USB_StreamData_14_OBUFT
                                                       USB_StreamData(14)
    -------------------------------------------------  ---------------------------
    Total                                      5.986ns (3.414ns logic, 2.572ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------
Slack:                  10.422ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Destination:          USB_StreamData(14) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      5.772ns (Levels of Logic = 2)
  Clock Path Delay:     -0.194ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X30Y0.CLK      net (fanout=36)       0.749   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.194ns (-2.273ns logic, 2.079ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamWrite to USB_StreamData(14)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y0.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X31Y0.G4       net (fanout=2)        0.348   Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X31Y0.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    N12.T1               net (fanout=16)       2.010   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    N12.PAD              Tiotp                 2.309   USB_StreamData(14)
                                                       USB_StreamData_14_OBUFT
                                                       USB_StreamData(14)
    -------------------------------------------------  ---------------------------
    Total                                      5.772ns (3.414ns logic, 2.358ns route)
                                                       (59.1% logic, 40.9% route)

--------------------------------------------------------------------------------
Slack:                  14.113ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamDataOut_14 (FF)
  Destination:          USB_StreamData(14) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 0)
  Clock Path Delay:     -0.217ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamDataOut_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    N12.OTCLK1           net (fanout=36)       0.726   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.217ns (-2.273ns logic, 2.056ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamDataOut_14 to USB_StreamData(14)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N12.PAD              Tiockp                2.104   USB_StreamData(14)
                                                       Interfaces/INST_ZestSC1_Host/StreamDataOut_14
                                                       USB_StreamData_14_OBUFT
                                                       USB_StreamData(14)
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (2.104ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(15)" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(15)" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.104ns.
--------------------------------------------------------------------------------
Slack:                  9.896ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamData(15) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      6.298ns (Levels of Logic = 2)
  Clock Path Delay:     -0.194ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X31Y0.CLK      net (fanout=36)       0.749   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.194ns (-2.273ns logic, 2.079ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamData(15)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y0.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X31Y0.G2       net (fanout=7)        0.562   Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X31Y0.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    T14.T1               net (fanout=16)       2.322   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    T14.PAD              Tiotp                 2.309   USB_StreamData(15)
                                                       USB_StreamData_15_OBUFT
                                                       USB_StreamData(15)
    -------------------------------------------------  ---------------------------
    Total                                      6.298ns (3.414ns logic, 2.884ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------
Slack:                  10.110ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Destination:          USB_StreamData(15) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      6.084ns (Levels of Logic = 2)
  Clock Path Delay:     -0.194ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X30Y0.CLK      net (fanout=36)       0.749   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.194ns (-2.273ns logic, 2.079ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamWrite to USB_StreamData(15)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y0.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X31Y0.G4       net (fanout=2)        0.348   Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X31Y0.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    T14.T1               net (fanout=16)       2.322   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    T14.PAD              Tiotp                 2.309   USB_StreamData(15)
                                                       USB_StreamData_15_OBUFT
                                                       USB_StreamData(15)
    -------------------------------------------------  ---------------------------
    Total                                      6.084ns (3.414ns logic, 2.670ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------
Slack:                  14.108ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamDataOut_15 (FF)
  Destination:          USB_StreamData(15) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 0)
  Clock Path Delay:     -0.212ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamDataOut_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    T14.OTCLK1           net (fanout=36)       0.731   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.212ns (-2.273ns logic, 2.061ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamDataOut_15 to USB_StreamData(15)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T14.PAD              Tiockp                2.104   USB_StreamData(15)
                                                       Interfaces/INST_ZestSC1_Host/StreamDataOut_15
                                                       USB_StreamData_15_OBUFT
                                                       USB_StreamData(15)
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (2.104ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(2)" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(2)" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   4.445ns.
--------------------------------------------------------------------------------
Slack:                  11.555ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamData(2) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      4.639ns (Levels of Logic = 2)
  Clock Path Delay:     -0.194ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X31Y0.CLK      net (fanout=36)       0.749   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.194ns (-2.273ns logic, 2.079ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamData(2)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y0.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X31Y0.G2       net (fanout=7)        0.562   Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X31Y0.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    R7.T1                net (fanout=16)       0.663   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    R7.PAD               Tiotp                 2.309   USB_StreamData(2)
                                                       USB_StreamData_2_OBUFT
                                                       USB_StreamData(2)
    -------------------------------------------------  ---------------------------
    Total                                      4.639ns (3.414ns logic, 1.225ns route)
                                                       (73.6% logic, 26.4% route)

--------------------------------------------------------------------------------
Slack:                  11.769ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Destination:          USB_StreamData(2) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      4.425ns (Levels of Logic = 2)
  Clock Path Delay:     -0.194ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X30Y0.CLK      net (fanout=36)       0.749   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.194ns (-2.273ns logic, 2.079ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamWrite to USB_StreamData(2)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y0.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X31Y0.G4       net (fanout=2)        0.348   Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X31Y0.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    R7.T1                net (fanout=16)       0.663   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    R7.PAD               Tiotp                 2.309   USB_StreamData(2)
                                                       USB_StreamData_2_OBUFT
                                                       USB_StreamData(2)
    -------------------------------------------------  ---------------------------
    Total                                      4.425ns (3.414ns logic, 1.011ns route)
                                                       (77.2% logic, 22.8% route)

--------------------------------------------------------------------------------
Slack:                  14.047ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamDataOut_2 (FF)
  Destination:          USB_StreamData(2) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 0)
  Clock Path Delay:     -0.151ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamDataOut_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    R7.OTCLK1            net (fanout=36)       0.792   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.151ns (-2.273ns logic, 2.122ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamDataOut_2 to USB_StreamData(2)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.PAD               Tiockp                2.104   USB_StreamData(2)
                                                       Interfaces/INST_ZestSC1_Host/StreamDataOut_2
                                                       USB_StreamData_2_OBUFT
                                                       USB_StreamData(2)
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (2.104ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(3)" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(3)" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   4.550ns.
--------------------------------------------------------------------------------
Slack:                  11.450ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamData(3) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      4.744ns (Levels of Logic = 2)
  Clock Path Delay:     -0.194ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X31Y0.CLK      net (fanout=36)       0.749   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.194ns (-2.273ns logic, 2.079ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamData(3)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y0.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X31Y0.G2       net (fanout=7)        0.562   Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X31Y0.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    T7.T1                net (fanout=16)       0.768   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    T7.PAD               Tiotp                 2.309   USB_StreamData(3)
                                                       USB_StreamData_3_OBUFT
                                                       USB_StreamData(3)
    -------------------------------------------------  ---------------------------
    Total                                      4.744ns (3.414ns logic, 1.330ns route)
                                                       (72.0% logic, 28.0% route)

--------------------------------------------------------------------------------
Slack:                  11.664ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Destination:          USB_StreamData(3) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      4.530ns (Levels of Logic = 2)
  Clock Path Delay:     -0.194ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X30Y0.CLK      net (fanout=36)       0.749   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.194ns (-2.273ns logic, 2.079ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamWrite to USB_StreamData(3)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y0.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X31Y0.G4       net (fanout=2)        0.348   Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X31Y0.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    T7.T1                net (fanout=16)       0.768   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    T7.PAD               Tiotp                 2.309   USB_StreamData(3)
                                                       USB_StreamData_3_OBUFT
                                                       USB_StreamData(3)
    -------------------------------------------------  ---------------------------
    Total                                      4.530ns (3.414ns logic, 1.116ns route)
                                                       (75.4% logic, 24.6% route)

--------------------------------------------------------------------------------
Slack:                  14.047ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamDataOut_3 (FF)
  Destination:          USB_StreamData(3) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 0)
  Clock Path Delay:     -0.151ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamDataOut_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    T7.OTCLK1            net (fanout=36)       0.792   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.151ns (-2.273ns logic, 2.122ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamDataOut_3 to USB_StreamData(3)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.PAD               Tiockp                2.104   USB_StreamData(3)
                                                       Interfaces/INST_ZestSC1_Host/StreamDataOut_3
                                                       USB_StreamData_3_OBUFT
                                                       USB_StreamData(3)
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (2.104ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(4)" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(4)" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   5.340ns.
--------------------------------------------------------------------------------
Slack:                  10.660ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamData(4) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      5.534ns (Levels of Logic = 2)
  Clock Path Delay:     -0.194ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X31Y0.CLK      net (fanout=36)       0.749   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.194ns (-2.273ns logic, 2.079ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamData(4)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y0.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X31Y0.G2       net (fanout=7)        0.562   Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X31Y0.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    R10.T1               net (fanout=16)       1.558   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    R10.PAD              Tiotp                 2.309   USB_StreamData(4)
                                                       USB_StreamData_4_OBUFT
                                                       USB_StreamData(4)
    -------------------------------------------------  ---------------------------
    Total                                      5.534ns (3.414ns logic, 2.120ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------
Slack:                  10.874ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Destination:          USB_StreamData(4) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      5.320ns (Levels of Logic = 2)
  Clock Path Delay:     -0.194ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X30Y0.CLK      net (fanout=36)       0.749   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.194ns (-2.273ns logic, 2.079ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamWrite to USB_StreamData(4)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y0.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X31Y0.G4       net (fanout=2)        0.348   Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X31Y0.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    R10.T1               net (fanout=16)       1.558   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    R10.PAD              Tiotp                 2.309   USB_StreamData(4)
                                                       USB_StreamData_4_OBUFT
                                                       USB_StreamData(4)
    -------------------------------------------------  ---------------------------
    Total                                      5.320ns (3.414ns logic, 1.906ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------
Slack:                  14.054ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamDataOut_4 (FF)
  Destination:          USB_StreamData(4) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 0)
  Clock Path Delay:     -0.158ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamDataOut_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    R10.OTCLK1           net (fanout=36)       0.785   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.158ns (-2.273ns logic, 2.115ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamDataOut_4 to USB_StreamData(4)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.PAD              Tiockp                2.104   USB_StreamData(4)
                                                       Interfaces/INST_ZestSC1_Host/StreamDataOut_4
                                                       USB_StreamData_4_OBUFT
                                                       USB_StreamData(4)
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (2.104ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(5)" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(5)" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   5.645ns.
--------------------------------------------------------------------------------
Slack:                  10.355ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamData(5) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      5.839ns (Levels of Logic = 2)
  Clock Path Delay:     -0.194ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X31Y0.CLK      net (fanout=36)       0.749   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.194ns (-2.273ns logic, 2.079ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamData(5)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y0.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X31Y0.G2       net (fanout=7)        0.562   Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X31Y0.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    P10.T1               net (fanout=16)       1.863   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    P10.PAD              Tiotp                 2.309   USB_StreamData(5)
                                                       USB_StreamData_5_OBUFT
                                                       USB_StreamData(5)
    -------------------------------------------------  ---------------------------
    Total                                      5.839ns (3.414ns logic, 2.425ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------
Slack:                  10.569ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Destination:          USB_StreamData(5) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      5.625ns (Levels of Logic = 2)
  Clock Path Delay:     -0.194ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X30Y0.CLK      net (fanout=36)       0.749   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.194ns (-2.273ns logic, 2.079ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamWrite to USB_StreamData(5)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y0.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X31Y0.G4       net (fanout=2)        0.348   Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X31Y0.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    P10.T1               net (fanout=16)       1.863   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    P10.PAD              Tiotp                 2.309   USB_StreamData(5)
                                                       USB_StreamData_5_OBUFT
                                                       USB_StreamData(5)
    -------------------------------------------------  ---------------------------
    Total                                      5.625ns (3.414ns logic, 2.211ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------
Slack:                  14.054ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamDataOut_5 (FF)
  Destination:          USB_StreamData(5) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 0)
  Clock Path Delay:     -0.158ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamDataOut_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    P10.OTCLK1           net (fanout=36)       0.785   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.158ns (-2.273ns logic, 2.115ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamDataOut_5 to USB_StreamData(5)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P10.PAD              Tiockp                2.104   USB_StreamData(5)
                                                       Interfaces/INST_ZestSC1_Host/StreamDataOut_5
                                                       USB_StreamData_5_OBUFT
                                                       USB_StreamData(5)
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (2.104ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(6)" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(6)" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   5.037ns.
--------------------------------------------------------------------------------
Slack:                  10.963ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamData(6) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      5.231ns (Levels of Logic = 2)
  Clock Path Delay:     -0.194ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X31Y0.CLK      net (fanout=36)       0.749   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.194ns (-2.273ns logic, 2.079ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamData(6)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y0.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X31Y0.G2       net (fanout=7)        0.562   Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X31Y0.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    N11.T1               net (fanout=16)       1.255   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    N11.PAD              Tiotp                 2.309   USB_StreamData(6)
                                                       USB_StreamData_6_OBUFT
                                                       USB_StreamData(6)
    -------------------------------------------------  ---------------------------
    Total                                      5.231ns (3.414ns logic, 1.817ns route)
                                                       (65.3% logic, 34.7% route)

--------------------------------------------------------------------------------
Slack:                  11.177ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Destination:          USB_StreamData(6) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      5.017ns (Levels of Logic = 2)
  Clock Path Delay:     -0.194ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X30Y0.CLK      net (fanout=36)       0.749   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.194ns (-2.273ns logic, 2.079ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamWrite to USB_StreamData(6)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y0.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X31Y0.G4       net (fanout=2)        0.348   Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X31Y0.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    N11.T1               net (fanout=16)       1.255   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    N11.PAD              Tiotp                 2.309   USB_StreamData(6)
                                                       USB_StreamData_6_OBUFT
                                                       USB_StreamData(6)
    -------------------------------------------------  ---------------------------
    Total                                      5.017ns (3.414ns logic, 1.603ns route)
                                                       (68.0% logic, 32.0% route)

--------------------------------------------------------------------------------
Slack:                  14.070ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamDataOut_6 (FF)
  Destination:          USB_StreamData(6) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 0)
  Clock Path Delay:     -0.174ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamDataOut_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    N11.OTCLK1           net (fanout=36)       0.769   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.174ns (-2.273ns logic, 2.099ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamDataOut_6 to USB_StreamData(6)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N11.PAD              Tiockp                2.104   USB_StreamData(6)
                                                       Interfaces/INST_ZestSC1_Host/StreamDataOut_6
                                                       USB_StreamData_6_OBUFT
                                                       USB_StreamData(6)
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (2.104ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(7)" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(7)" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   5.350ns.
--------------------------------------------------------------------------------
Slack:                  10.650ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamData(7) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      5.544ns (Levels of Logic = 2)
  Clock Path Delay:     -0.194ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X31Y0.CLK      net (fanout=36)       0.749   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.194ns (-2.273ns logic, 2.079ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamData(7)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y0.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X31Y0.G2       net (fanout=7)        0.562   Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X31Y0.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    M11.T1               net (fanout=16)       1.568   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    M11.PAD              Tiotp                 2.309   USB_StreamData(7)
                                                       USB_StreamData_7_OBUFT
                                                       USB_StreamData(7)
    -------------------------------------------------  ---------------------------
    Total                                      5.544ns (3.414ns logic, 2.130ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------
Slack:                  10.864ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Destination:          USB_StreamData(7) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      5.330ns (Levels of Logic = 2)
  Clock Path Delay:     -0.194ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X30Y0.CLK      net (fanout=36)       0.749   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.194ns (-2.273ns logic, 2.079ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamWrite to USB_StreamData(7)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y0.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X31Y0.G4       net (fanout=2)        0.348   Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X31Y0.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    M11.T1               net (fanout=16)       1.568   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    M11.PAD              Tiotp                 2.309   USB_StreamData(7)
                                                       USB_StreamData_7_OBUFT
                                                       USB_StreamData(7)
    -------------------------------------------------  ---------------------------
    Total                                      5.330ns (3.414ns logic, 1.916ns route)
                                                       (64.1% logic, 35.9% route)

--------------------------------------------------------------------------------
Slack:                  14.070ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamDataOut_7 (FF)
  Destination:          USB_StreamData(7) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 0)
  Clock Path Delay:     -0.174ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamDataOut_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    M11.OTCLK1           net (fanout=36)       0.769   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.174ns (-2.273ns logic, 2.099ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamDataOut_7 to USB_StreamData(7)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M11.PAD              Tiockp                2.104   USB_StreamData(7)
                                                       Interfaces/INST_ZestSC1_Host/StreamDataOut_7
                                                       USB_StreamData_7_OBUFT
                                                       USB_StreamData(7)
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (2.104ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(8)" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(8)" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   5.037ns.
--------------------------------------------------------------------------------
Slack:                  10.963ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamData(8) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      5.231ns (Levels of Logic = 2)
  Clock Path Delay:     -0.194ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X31Y0.CLK      net (fanout=36)       0.749   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.194ns (-2.273ns logic, 2.079ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamData(8)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y0.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X31Y0.G2       net (fanout=7)        0.562   Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X31Y0.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    R12.T1               net (fanout=16)       1.255   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    R12.PAD              Tiotp                 2.309   USB_StreamData(8)
                                                       USB_StreamData_8_OBUFT
                                                       USB_StreamData(8)
    -------------------------------------------------  ---------------------------
    Total                                      5.231ns (3.414ns logic, 1.817ns route)
                                                       (65.3% logic, 34.7% route)

--------------------------------------------------------------------------------
Slack:                  11.177ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Destination:          USB_StreamData(8) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      5.017ns (Levels of Logic = 2)
  Clock Path Delay:     -0.194ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X30Y0.CLK      net (fanout=36)       0.749   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.194ns (-2.273ns logic, 2.079ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamWrite to USB_StreamData(8)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y0.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X31Y0.G4       net (fanout=2)        0.348   Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X31Y0.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    R12.T1               net (fanout=16)       1.255   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    R12.PAD              Tiotp                 2.309   USB_StreamData(8)
                                                       USB_StreamData_8_OBUFT
                                                       USB_StreamData(8)
    -------------------------------------------------  ---------------------------
    Total                                      5.017ns (3.414ns logic, 1.603ns route)
                                                       (68.0% logic, 32.0% route)

--------------------------------------------------------------------------------
Slack:                  14.077ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamDataOut_8 (FF)
  Destination:          USB_StreamData(8) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 0)
  Clock Path Delay:     -0.181ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamDataOut_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    R12.OTCLK1           net (fanout=36)       0.762   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.181ns (-2.273ns logic, 2.092ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamDataOut_8 to USB_StreamData(8)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R12.PAD              Tiockp                2.104   USB_StreamData(8)
                                                       Interfaces/INST_ZestSC1_Host/StreamDataOut_8
                                                       USB_StreamData_8_OBUFT
                                                       USB_StreamData(8)
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (2.104ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(9)" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(9)" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   5.649ns.
--------------------------------------------------------------------------------
Slack:                  10.351ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamData(9) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      5.843ns (Levels of Logic = 2)
  Clock Path Delay:     -0.194ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X31Y0.CLK      net (fanout=36)       0.749   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.194ns (-2.273ns logic, 2.079ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamData(9)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y0.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X31Y0.G2       net (fanout=7)        0.562   Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X31Y0.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    P12.T1               net (fanout=16)       1.867   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    P12.PAD              Tiotp                 2.309   USB_StreamData(9)
                                                       USB_StreamData_9_OBUFT
                                                       USB_StreamData(9)
    -------------------------------------------------  ---------------------------
    Total                                      5.843ns (3.414ns logic, 2.429ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------
Slack:                  10.565ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Destination:          USB_StreamData(9) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      5.629ns (Levels of Logic = 2)
  Clock Path Delay:     -0.194ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X30Y0.CLK      net (fanout=36)       0.749   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.194ns (-2.273ns logic, 2.079ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamWrite to USB_StreamData(9)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y0.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X31Y0.G4       net (fanout=2)        0.348   Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X31Y0.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    P12.T1               net (fanout=16)       1.867   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    P12.PAD              Tiotp                 2.309   USB_StreamData(9)
                                                       USB_StreamData_9_OBUFT
                                                       USB_StreamData(9)
    -------------------------------------------------  ---------------------------
    Total                                      5.629ns (3.414ns logic, 2.215ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------
Slack:                  14.077ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamDataOut_9 (FF)
  Destination:          USB_StreamData(9) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 0)
  Clock Path Delay:     -0.181ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamDataOut_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    P12.OTCLK1           net (fanout=36)       0.762   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.181ns (-2.273ns logic, 2.092ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamDataOut_9 to USB_StreamData(9)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P12.PAD              Tiockp                2.104   USB_StreamData(9)
                                                       Interfaces/INST_ZestSC1_Host/StreamDataOut_9
                                                       USB_StreamData_9_OBUFT
                                                       USB_StreamData(9)
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (2.104ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamFlags_n(0)" OFFSET = IN 7 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   3.922ns.
--------------------------------------------------------------------------------
Slack:                  3.078ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               USB_StreamFlags_n(0) (PAD)
  Destination:          Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty (FF)
  Destination Clock:    Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      2.906ns (Levels of Logic = 2)
  Clock Path Delay:     -1.016ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: USB_StreamFlags_n(0) to Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 0.672   USB_StreamFlags_n(0)
                                                       USB_StreamFlags_n(0)
                                                       USB_StreamFlags_n_0_IBUF
    SLICE_X35Y1.F3       net (fanout=2)        0.613   USB_StreamFlags_n_0_IBUF
    SLICE_X35Y1.X        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty_not0001
                                                       Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty_not00011
    SLICE_X34Y0.CE       net (fanout=1)        0.618   Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty_not0001
    SLICE_X34Y0.CLK      Tceck                 0.524   Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty
                                                       Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty
    -------------------------------------------------  ---------------------------
    Total                                      2.906ns (1.675ns logic, 1.231ns route)
                                                       (57.6% logic, 42.4% route)

  Minimum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.527   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.491   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.525   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.574   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.286   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X34Y0.CLK      net (fanout=36)       0.631   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.016ns (-2.712ns logic, 1.696ns route)

--------------------------------------------------------------------------------
Slack:                  3.873ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               USB_StreamFlags_n(0) (PAD)
  Destination:          Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty (FF)
  Destination Clock:    Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      2.111ns (Levels of Logic = 2)
  Clock Path Delay:     -1.016ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: USB_StreamFlags_n(0) to Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 0.672   USB_StreamFlags_n(0)
                                                       USB_StreamFlags_n(0)
                                                       USB_StreamFlags_n_0_IBUF
    SLICE_X34Y0.G2       net (fanout=2)        0.839   USB_StreamFlags_n_0_IBUF
    SLICE_X34Y0.CLK      Tgck                  0.600   Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty
                                                       Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty_mux00001
                                                       Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty
    -------------------------------------------------  ---------------------------
    Total                                      2.111ns (1.272ns logic, 0.839ns route)
                                                       (60.3% logic, 39.7% route)

  Minimum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.527   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.491   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.525   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.574   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.286   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X34Y0.CLK      net (fanout=36)       0.631   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.016ns (-2.712ns logic, 1.696ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamFlags_n(1)" OFFSET = IN 7 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.178ns.
--------------------------------------------------------------------------------
Slack:                  1.822ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               USB_StreamFlags_n(1) (PAD)
  Destination:          Interfaces/INST_ZestSC1_Host/FX2FIFOFull (FF)
  Destination Clock:    Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      4.161ns (Levels of Logic = 2)
  Clock Path Delay:     -1.017ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: USB_StreamFlags_n(1) to Interfaces/INST_ZestSC1_Host/FX2FIFOFull
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T4.I                 Tiopi                 0.672   USB_StreamFlags_n(1)
                                                       USB_StreamFlags_n(1)
                                                       USB_StreamFlags_n_1_IBUF
    SLICE_X33Y0.F2       net (fanout=2)        1.295   USB_StreamFlags_n_1_IBUF
    SLICE_X33Y0.X        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/FX2FIFOFull
                                                       Interfaces/INST_ZestSC1_Host/FX2FIFOFull_not00011
    SLICE_X33Y0.CE       net (fanout=1)        1.191   Interfaces/INST_ZestSC1_Host/FX2FIFOFull_not0001
    SLICE_X33Y0.CLK      Tceck                 0.524   Interfaces/INST_ZestSC1_Host/FX2FIFOFull
                                                       Interfaces/INST_ZestSC1_Host/FX2FIFOFull
    -------------------------------------------------  ---------------------------
    Total                                      4.161ns (1.675ns logic, 2.486ns route)
                                                       (40.3% logic, 59.7% route)

  Minimum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/FX2FIFOFull
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.527   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.491   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.525   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.574   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.286   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X33Y0.CLK      net (fanout=36)       0.630   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.017ns (-2.712ns logic, 1.695ns route)

--------------------------------------------------------------------------------
Slack:                  3.512ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               USB_StreamFlags_n(1) (PAD)
  Destination:          Interfaces/INST_ZestSC1_Host/FX2FIFOFull (FF)
  Destination Clock:    Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      2.471ns (Levels of Logic = 2)
  Clock Path Delay:     -1.017ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: USB_StreamFlags_n(1) to Interfaces/INST_ZestSC1_Host/FX2FIFOFull
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T4.I                 Tiopi                 0.672   USB_StreamFlags_n(1)
                                                       USB_StreamFlags_n(1)
                                                       USB_StreamFlags_n_1_IBUF
    SLICE_X33Y0.G2       net (fanout=2)        1.249   USB_StreamFlags_n_1_IBUF
    SLICE_X33Y0.CLK      Tgck                  0.550   Interfaces/INST_ZestSC1_Host/FX2FIFOFull
                                                       Interfaces/INST_ZestSC1_Host/FX2FIFOFull_mux00001
                                                       Interfaces/INST_ZestSC1_Host/FX2FIFOFull
    -------------------------------------------------  ---------------------------
    Total                                      2.471ns (1.222ns logic, 1.249ns route)
                                                       (49.5% logic, 50.5% route)

  Minimum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/FX2FIFOFull
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.527   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.491   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.525   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.574   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.286   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X33Y0.CLK      net (fanout=36)       0.630   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.017ns (-2.712ns logic, 1.695ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamSLOE_n" OFFSET = OUT 8 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   5.246ns.
--------------------------------------------------------------------------------
Slack:                  2.754ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamRead (FF)
  Destination:          USB_StreamSLOE_n (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          8.000ns
  Data Path Delay:      5.440ns (Levels of Logic = 2)
  Clock Path Delay:     -0.194ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamRead
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X31Y1.CLK      net (fanout=36)       0.749   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.194ns (-2.273ns logic, 2.079ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamRead to USB_StreamSLOE_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y1.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamRead
                                                       Interfaces/INST_ZestSC1_Host/StreamRead
    SLICE_X35Y0.G2       net (fanout=3)        0.738   Interfaces/INST_ZestSC1_Host/StreamRead
    SLICE_X35Y0.Y        Tilo                  0.479   USB_StreamFIFOADDR_1_OBUF
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamSLOE_n1
    N8.O1                net (fanout=2)        1.040   USB_StreamFIFOADDR_1_OBUF
    N8.PAD               Tioop                 2.557   USB_StreamSLOE_n
                                                       USB_StreamSLOE_n_OBUF
                                                       USB_StreamSLOE_n
    -------------------------------------------------  ---------------------------
    Total                                      5.440ns (3.662ns logic, 1.778ns route)
                                                       (67.3% logic, 32.7% route)

--------------------------------------------------------------------------------
Slack:                  2.875ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/ReadCycle (FF)
  Destination:          USB_StreamSLOE_n (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          8.000ns
  Data Path Delay:      5.326ns (Levels of Logic = 2)
  Clock Path Delay:     -0.201ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/ReadCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X34Y1.CLK      net (fanout=36)       0.742   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.201ns (-2.273ns logic, 2.072ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/ReadCycle to USB_StreamSLOE_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y1.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/ReadCycle
                                                       Interfaces/INST_ZestSC1_Host/ReadCycle
    SLICE_X35Y0.G1       net (fanout=4)        0.624   Interfaces/INST_ZestSC1_Host/ReadCycle
    SLICE_X35Y0.Y        Tilo                  0.479   USB_StreamFIFOADDR_1_OBUF
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamSLOE_n1
    N8.O1                net (fanout=2)        1.040   USB_StreamFIFOADDR_1_OBUF
    N8.PAD               Tioop                 2.557   USB_StreamSLOE_n
                                                       USB_StreamSLOE_n_OBUF
                                                       USB_StreamSLOE_n
    -------------------------------------------------  ---------------------------
    Total                                      5.326ns (3.662ns logic, 1.664ns route)
                                                       (68.8% logic, 31.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamSLRD_n" OFFSET = OUT 8 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   5.254ns.
--------------------------------------------------------------------------------
Slack:                  2.746ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/ReadCycle (FF)
  Destination:          USB_StreamSLRD_n (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          8.000ns
  Data Path Delay:      5.455ns (Levels of Logic = 3)
  Clock Path Delay:     -0.201ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/ReadCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X34Y1.CLK      net (fanout=36)       0.742   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.201ns (-2.273ns logic, 2.072ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/ReadCycle to USB_StreamSLRD_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y1.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/ReadCycle
                                                       Interfaces/INST_ZestSC1_Host/ReadCycle
    SLICE_X34Y1.G4       net (fanout=4)        0.409   Interfaces/INST_ZestSC1_Host/ReadCycle
    SLICE_X34Y1.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/ReadCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamSLRD_n_SW0
    SLICE_X35Y1.G2       net (fanout=2)        0.137   N589
    SLICE_X35Y1.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty_not0001
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamSLRD_n
    P5.O1                net (fanout=2)        0.718   USB_StreamSLRD_n_OBUF
    P5.PAD               Tioop                 2.557   USB_StreamSLRD_n
                                                       USB_StreamSLRD_n_OBUF
                                                       USB_StreamSLRD_n
    -------------------------------------------------  ---------------------------
    Total                                      5.455ns (4.191ns logic, 1.264ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------
Slack:                  2.859ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/FIFOInWriteCount_3 (FF)
  Destination:          USB_StreamSLRD_n (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          8.000ns
  Data Path Delay:      5.362ns (Levels of Logic = 2)
  Clock Path Delay:     -0.221ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/FIFOInWriteCount_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X33Y3.CLK      net (fanout=36)       0.722   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.221ns (-2.273ns logic, 2.052ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/FIFOInWriteCount_3 to USB_StreamSLRD_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y3.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/FIFOInWriteCount(3)
                                                       Interfaces/INST_ZestSC1_Host/FIFOInWriteCount_3
    SLICE_X35Y1.G1       net (fanout=8)        0.982   Interfaces/INST_ZestSC1_Host/FIFOInWriteCount(3)
    SLICE_X35Y1.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty_not0001
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamSLRD_n
    P5.O1                net (fanout=2)        0.718   USB_StreamSLRD_n_OBUF
    P5.PAD               Tioop                 2.557   USB_StreamSLRD_n
                                                       USB_StreamSLRD_n_OBUF
                                                       USB_StreamSLRD_n
    -------------------------------------------------  ---------------------------
    Total                                      5.362ns (3.662ns logic, 1.700ns route)
                                                       (68.3% logic, 31.7% route)

--------------------------------------------------------------------------------
Slack:                  2.863ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamRead (FF)
  Destination:          USB_StreamSLRD_n (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          8.000ns
  Data Path Delay:      5.331ns (Levels of Logic = 2)
  Clock Path Delay:     -0.194ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamRead
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X31Y1.CLK      net (fanout=36)       0.749   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.194ns (-2.273ns logic, 2.079ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamRead to USB_StreamSLRD_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y1.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamRead
                                                       Interfaces/INST_ZestSC1_Host/StreamRead
    SLICE_X35Y1.G4       net (fanout=3)        0.951   Interfaces/INST_ZestSC1_Host/StreamRead
    SLICE_X35Y1.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty_not0001
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamSLRD_n
    P5.O1                net (fanout=2)        0.718   USB_StreamSLRD_n_OBUF
    P5.PAD               Tioop                 2.557   USB_StreamSLRD_n
                                                       USB_StreamSLRD_n_OBUF
                                                       USB_StreamSLRD_n
    -------------------------------------------------  ---------------------------
    Total                                      5.331ns (3.662ns logic, 1.669ns route)
                                                       (68.7% logic, 31.3% route)

--------------------------------------------------------------------------------
Slack:                  3.398ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty (FF)
  Destination:          USB_StreamSLRD_n (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          8.000ns
  Data Path Delay:      4.803ns (Levels of Logic = 2)
  Clock Path Delay:     -0.201ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X34Y0.CLK      net (fanout=36)       0.742   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.201ns (-2.273ns logic, 2.072ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty to USB_StreamSLRD_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y0.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty
                                                       Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty
    SLICE_X35Y1.G3       net (fanout=7)        0.423   Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty
    SLICE_X35Y1.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty_not0001
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamSLRD_n
    P5.O1                net (fanout=2)        0.718   USB_StreamSLRD_n_OBUF
    P5.PAD               Tioop                 2.557   USB_StreamSLRD_n
                                                       USB_StreamSLRD_n_OBUF
                                                       USB_StreamSLRD_n
    -------------------------------------------------  ---------------------------
    Total                                      4.803ns (3.662ns logic, 1.141ns route)
                                                       (76.2% logic, 23.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamSLWR_n" OFFSET = OUT 8 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   4.017ns.
--------------------------------------------------------------------------------
Slack:                  3.983ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamSLWR_n (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          8.000ns
  Data Path Delay:      4.211ns (Levels of Logic = 1)
  Clock Path Delay:     -0.194ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X31Y0.CLK      net (fanout=36)       0.749   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.194ns (-2.273ns logic, 2.079ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamSLWR_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y0.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    R6.O1                net (fanout=7)        1.028   Interfaces/INST_ZestSC1_Host/WriteCycle
    R6.PAD               Tioop                 2.557   USB_StreamSLWR_n
                                                       USB_StreamSLWR_n_OBUF
                                                       USB_StreamSLWR_n
    -------------------------------------------------  ---------------------------
    Total                                      4.211ns (3.183ns logic, 1.028ns route)
                                                       (75.6% logic, 24.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "S_A_GRP" OFFSET = OUT 16 ns AFTER COMP 
"USB_RegCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_StreamCLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_StreamCLK                   |     20.800ns|      8.700ns|      7.178ns|            0|            0|            0|          642|
| TS_Interfaces_INST_ZestSC1_Hos|     20.800ns|      7.178ns|          N/A|            0|            0|          642|            0|
| t_StreamCLKFB                 |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_RegCLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_RegCLK                      |     20.000ns|      5.987ns|     14.082ns|            0|            0|            0|      5318257|
| TS_Interfaces_INST_ZestSC1_Hos|     20.000ns|      8.844ns|     14.082ns|            0|            0|           19|      5318238|
| t_RegCLKFB                    |             |             |             |             |             |             |             |
|  TS_Interfaces_INST_SRAM_SramC|     20.000ns|      1.316ns|          N/A|            0|            0|            0|            0|
|  lkOut                        |             |             |             |             |             |             |             |
|  TS_LeonTheProfessional_clkgen|     40.000ns|     28.164ns|          N/A|            0|            0|      5318238|            0|
|  0_xc3s_v_clk0B               |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock USB_StreamCLK
--------------------+------------+------------+--------------------------------------+--------+
                    |Max Setup to|Max Hold to |                                      | Clock  |
Source              | clk (edge) | clk (edge) |Internal Clock(s)                     | Phase  |
--------------------+------------+------------+--------------------------------------+--------+
USB_StreamFlags_n(0)|    3.922(R)|   -1.492(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamFlags_n(1)|    5.178(R)|   -1.781(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
--------------------+------------+------------+--------------------------------------+--------+

Clock USB_StreamCLK to Pad
------------------+------------+--------------------------------------+--------+
                  | clk (edge) |                                      | Clock  |
Destination       |   to PAD   |Internal Clock(s)                     | Phase  |
------------------+------------+--------------------------------------+--------+
USB_StreamData(0) |    4.116(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData(1) |    4.086(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData(2) |    4.445(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData(3) |    4.550(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData(4) |    5.340(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData(5) |    5.645(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData(6) |    5.037(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData(7) |    5.350(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData(8) |    5.037(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData(9) |    5.649(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData(10)|    5.959(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData(11)|    6.676(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData(12)|    5.639(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData(13)|    5.959(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData(14)|    5.792(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData(15)|    6.104(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamSLOE_n  |    5.246(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamSLRD_n  |    5.254(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamSLWR_n  |    4.017(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
------------------+------------+--------------------------------------+--------+

Clock to Setup on destination clock USB_RegCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
USB_RegCLK     |   28.164|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock USB_StreamCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
USB_StreamCLK  |    7.178|         |         |         |
---------------+---------+---------+---------+---------+

COMP "USB_StreamData(0)" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData(0)                              |        4.116|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData(1)" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData(1)                              |        4.086|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData(10)" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData(10)                             |        5.959|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData(11)" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData(11)                             |        6.676|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData(12)" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData(12)                             |        5.639|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData(13)" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData(13)                             |        5.959|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData(14)" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData(14)                             |        5.792|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData(15)" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData(15)                             |        6.104|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData(2)" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData(2)                              |        4.445|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData(3)" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData(3)                              |        4.550|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData(4)" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData(4)                              |        5.340|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData(5)" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData(5)                              |        5.645|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData(6)" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData(6)                              |        5.037|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData(7)" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData(7)                              |        5.350|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData(8)" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData(8)                              |        5.037|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData(9)" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData(9)                              |        5.649|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamSLOE_n" OFFSET = OUT 8 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamSLOE_n                               |        5.246|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamSLRD_n" OFFSET = OUT 8 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamSLRD_n                               |        5.254|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamSLWR_n" OFFSET = OUT 8 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamSLWR_n                               |        4.017|         0.000|
-----------------------------------------------+-------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5318958 paths, 0 nets, and 38762 connections

Design statistics:
   Minimum period:  28.164ns{1}   (Maximum frequency:  35.506MHz)
   Minimum input required time before clock:   5.178ns
   Minimum output required time after clock:   6.676ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Mar  3 22:30:19 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 442 MB



