Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 442d17fea42f41ca8047bee68d792f09 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DoubleExample_behav xil_defaultlib.DoubleExample -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3009] 'someblock' remains a black-box since it has no binding entity [D:/tijsv/Documents/UA sem2/DigitaleElektronica/Sessie8/voorbeeld_prof/DoubleExample.vhd:54]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.doubleexample
Built simulation snapshot DoubleExample_behav
