
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.004105                       # Number of seconds simulated
sim_ticks                                  4104873000                       # Number of ticks simulated
final_tick                                 4104873000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  82279                       # Simulator instruction rate (inst/s)
host_op_rate                                   127508                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               60550427                       # Simulator tick rate (ticks/s)
host_mem_usage                                 671472                       # Number of bytes of host memory used
host_seconds                                    67.79                       # Real time elapsed on the host
sim_insts                                     5577901                       # Number of instructions simulated
sim_ops                                       8644099                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   4104873000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          51520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2197952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2249472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        30208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           30208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             805                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           34343                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               35148                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          472                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                472                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          12550936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         535449452                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             548000389                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     12550936                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         12550936                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        7359058                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              7359058                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        7359058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         12550936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        535449452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            555359447                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       472.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       805.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     34338.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000493068250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           26                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           26                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               65609                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                415                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       35148                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        472                       # Number of write requests accepted
system.mem_ctrls.readBursts                     35148                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      472                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                2249152                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   28224                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2249472                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                30208                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      5                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                31                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                82                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                51                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                58                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                75                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    4104759000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 35148                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  472                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   10838                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   14493                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    8080                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1727                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        31578                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     72.027868                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    67.727559                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    55.802776                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        29610     93.77%     93.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1694      5.36%     99.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          100      0.32%     99.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           47      0.15%     99.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           29      0.09%     99.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           21      0.07%     99.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            8      0.03%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            6      0.02%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           63      0.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        31578                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           26                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1342.461538                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    357.897007                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   4841.796288                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023           23     88.46%     88.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      7.69%     96.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-25599            1      3.85%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            26                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           26                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.961538                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.918927                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.248384                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               15     57.69%     57.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      3.85%     61.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                7     26.92%     88.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      7.69%     96.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      3.85%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            26                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        51520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2197632                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        28224                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 12550936.411430997774                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 535371496.267972230911                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6875730.381914373487                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          805                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        34343                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          472                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     27145000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1858392750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  14409850000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     33720.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     54112.71                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  30529343.22                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   1226606500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1885537750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  175715000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     34903.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53653.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       547.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         6.88                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    548.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      7.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.33                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.28                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.45                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.69                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3647                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     347                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 10.38                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.52                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     115237.48                       # Average gap between requests
system.mem_ctrls.pageHitRate                    11.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                113340360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 60211470                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               125899620                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                2134980                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         118010880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            323956650                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              2612160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       351244260                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         5588160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        625227840                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             1728226380                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            421.018234                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           3387786250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1180750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      49920000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   2602815000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     14546250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     665921750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    770489250                       # Time in different power states
system.mem_ctrls_1.actEnergy                112212240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 59627040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               125021400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                 167040                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         118010880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            321070740                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              3868800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       348315600                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         8948160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        625402740                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             1722644640                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            419.658450                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           3390483250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      4275250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      49920000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   2603544000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     23296500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     659902000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    763935250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   4104873000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  530147                       # Number of BP lookups
system.cpu.branchPred.condPredicted            530147                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              2652                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               527246                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1387                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                339                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          527246                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             508159                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            19087                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1758                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   4104873000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      909807                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       13274                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        439188                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            81                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   4104873000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   4104873000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                       17076                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           121                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      4104873000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          4104874                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              37945                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        5655607                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      530147                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             509546                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       4028767                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    5404                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        111                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           330                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                     17029                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1062                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            4069906                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.159567                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.186400                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2525400     62.05%     62.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   164287      4.04%     66.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   115704      2.84%     68.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   114807      2.82%     71.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   114811      2.82%     74.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   113433      2.79%     77.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   115734      2.84%     80.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   117535      2.89%     83.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   688195     16.91%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              4069906                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.129151                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.377778                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   476858                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               2489797                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    130322                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                970227                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   2702                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                8766502                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   2702                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   578734                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1116143                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2025                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    976653                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1393649                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                8755893                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                108443                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1165907                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    232                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  16529                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            16307476                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              20151790                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         13387937                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             11500                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              16177471                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   130005                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 87                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             59                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   3110842                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               533866                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               16056                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads               988                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              131                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    8736263                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  80                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   9084880                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               631                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           92243                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       134771                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             53                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       4069906                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.232209                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.483264                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              823766     20.24%     20.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              358403      8.81%     29.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              899324     22.10%     51.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1230876     30.24%     81.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              634370     15.59%     96.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               69107      1.70%     98.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               33414      0.82%     99.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               13466      0.33%     99.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                7180      0.18%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4069906                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    3707      7.25%      7.25% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      7.25% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      7.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      7.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      7.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      7.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      7.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      7.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      7.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      7.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      7.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%      7.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      7.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     12      0.02%      7.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      7.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      4      0.01%      7.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.00%      7.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      7.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      7.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    1      0.00%      7.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      7.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      7.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      7.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      7.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      7.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      7.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      7.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      7.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      7.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      7.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      7.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      7.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      7.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      7.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      7.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      7.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      7.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      7.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      7.29% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  46973     91.83%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   418      0.82%     99.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                11      0.02%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               21      0.04%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              2190      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8153603     89.75%     89.77% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   24      0.00%     89.77% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1158      0.01%     89.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 139      0.00%     89.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     89.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     89.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     89.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     89.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     89.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     89.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     89.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  387      0.00%     89.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     89.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  792      0.01%     89.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     89.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  948      0.01%     89.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 594      0.01%     89.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     89.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     89.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                190      0.00%     89.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     89.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     89.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     89.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     89.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     89.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     89.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     89.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     89.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     89.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     89.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     89.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     89.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     89.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     89.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     89.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     89.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     89.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     89.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     89.82% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               909668     10.01%     99.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               13378      0.15%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1416      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            387      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9084880                       # Type of FU issued
system.cpu.iq.rate                           2.213193                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       51150                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.005630                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           22281479                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           8818703                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      8690652                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                9968                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               9922                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         4498                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                9128857                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    4983                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2294                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        13594                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           43                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         6301                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked        381064                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   2702                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   43446                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  4015                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             8736343                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               142                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                533866                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                16056                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 58                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    614                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  3177                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             43                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            680                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         2689                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 3369                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               9079412                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                909780                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              5468                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       923052                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   518320                       # Number of branches executed
system.cpu.iew.exec_stores                      13272                       # Number of stores executed
system.cpu.iew.exec_rate                     2.211861                       # Inst execution rate
system.cpu.iew.wb_sent                        8696502                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       8695150                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   7912304                       # num instructions producing a value
system.cpu.iew.wb_consumers                  14512009                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.118250                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.545225                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           92357                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              2672                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      4055935                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.131222                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.404336                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2537990     62.57%     62.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       483434     11.92%     74.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         8027      0.20%     74.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         8251      0.20%     74.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         3618      0.09%     74.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         2745      0.07%     75.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1131      0.03%     75.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1037      0.03%     75.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1009702     24.89%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      4055935                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              5577901                       # Number of instructions committed
system.cpu.commit.committedOps                8644099                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         530027                       # Number of memory references committed
system.cpu.commit.loads                        520272                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     515040                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       3004                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   8641212                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  588                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1155      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8109864     93.82%     93.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.00%     93.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1083      0.01%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             284      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             403      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             664      0.01%     93.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            482      0.01%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           102      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          519610      6.01%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           9419      0.11%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          662      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          336      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           8644099                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1009702                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     11782689                       # The number of ROB reads
system.cpu.rob.rob_writes                    17487043                       # The number of ROB writes
system.cpu.timesIdled                             469                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           34968                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     5577901                       # Number of Instructions Simulated
system.cpu.committedOps                       8644099                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.735917                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.735917                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.358848                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.358848                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 14046958                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8161594                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      7111                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     3727                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   5100616                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  8068022                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1964285                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   4104873000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1008.048705                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              531705                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            493618                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.077159                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            232000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1008.048705                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984423                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984423                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          426                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          598                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4780002                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4780002                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   4104873000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data        28766                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           28766                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data         9321                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           9321                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data        38087                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            38087                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        38087                       # number of overall hits
system.cpu.dcache.overall_hits::total           38087                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       497277                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        497277                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          434                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          434                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       497711                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         497711                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       497711                       # number of overall misses
system.cpu.dcache.overall_misses::total        497711                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  16725637000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16725637000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     45601000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     45601000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  16771238000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  16771238000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  16771238000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  16771238000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       526043                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       526043                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data         9755                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         9755                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       535798                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       535798                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       535798                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       535798                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.945316                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.945316                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.044490                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.044490                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.928915                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.928915                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.928915                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.928915                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 33634.447199                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 33634.447199                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 105071.428571                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 105071.428571                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 33696.739674                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33696.739674                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 33696.739674                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33696.739674                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3575524                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            470611                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     7.597621                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          520                       # number of writebacks
system.cpu.dcache.writebacks::total               520                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         4088                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4088                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         4093                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4093                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4093                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4093                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       493189                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       493189                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          429                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          429                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       493618                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       493618                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       493618                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       493618                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  15404144000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  15404144000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     44314000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     44314000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  15448458000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  15448458000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  15448458000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  15448458000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.937545                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.937545                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.043977                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.043977                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.921276                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.921276                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.921276                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.921276                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 31233.754200                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 31233.754200                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 103296.037296                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 103296.037296                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 31296.383033                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 31296.383033                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 31296.383033                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 31296.383033                       # average overall mshr miss latency
system.cpu.dcache.replacements                 492594                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   4104873000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   4104873000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   4104873000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           691.097249                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               16742                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               817                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             20.492044                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   691.097249                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.674900                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.674900                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          729                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          674                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.711914                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             34875                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            34875                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   4104873000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst        15925                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           15925                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst        15925                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            15925                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        15925                       # number of overall hits
system.cpu.icache.overall_hits::total           15925                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1104                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1104                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1104                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1104                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1104                       # number of overall misses
system.cpu.icache.overall_misses::total          1104                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    110127999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    110127999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    110127999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    110127999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    110127999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    110127999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        17029                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        17029                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst        17029                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        17029                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        17029                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        17029                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.064831                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.064831                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.064831                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.064831                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.064831                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.064831                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 99753.622283                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 99753.622283                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 99753.622283                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 99753.622283                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 99753.622283                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 99753.622283                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          437                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    87.400000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           88                       # number of writebacks
system.cpu.icache.writebacks::total                88                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          287                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          287                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          287                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          287                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          287                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          287                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          817                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          817                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          817                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          817                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          817                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          817                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     87270999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     87270999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     87270999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     87270999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     87270999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     87270999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.047977                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.047977                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.047977                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.047977                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.047977                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.047977                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 106818.848225                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 106818.848225                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 106818.848225                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 106818.848225                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 106818.848225                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 106818.848225                       # average overall mshr miss latency
system.cpu.icache.replacements                     88                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   4104873000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   4104873000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   4104873000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 27371.941204                       # Cycle average of tags in use
system.l2.tags.total_refs                      987110                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     35175                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     28.062829                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.018784                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       202.395597                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     27169.526823                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.006177                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.829148                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.835325                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          153                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        32615                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7932055                       # Number of tag accesses
system.l2.tags.data_accesses                  7932055                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   4104873000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks          520                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              520                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks           87                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               87                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data                 9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     9                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             12                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 12                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data        459266                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            459266                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   12                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               459275                       # number of demand (read+write) hits
system.l2.demand_hits::total                   459287                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  12                       # number of overall hits
system.l2.overall_hits::.cpu.data              459275                       # number of overall hits
system.l2.overall_hits::total                  459287                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data             420                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 420                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          805                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              805                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data        33923                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           33923                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                805                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              34343                       # number of demand (read+write) misses
system.l2.demand_misses::total                  35148                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               805                       # number of overall misses
system.l2.overall_misses::.cpu.data             34343                       # number of overall misses
system.l2.overall_misses::total                 35148                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data     42813000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      42813000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     84552000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     84552000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data   4275359000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4275359000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     84552000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4318172000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4402724000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     84552000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4318172000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4402724000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks          520                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          520                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks           87                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           87                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data           429                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               429                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          817                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            817                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data       493189                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        493189                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              817                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           493618                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               494435                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             817                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          493618                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              494435                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.979021                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.979021                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.985312                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.985312                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.068783                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.068783                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.985312                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.069574                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.071087                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.985312                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.069574                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.071087                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 101935.714286                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101935.714286                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 105033.540373                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 105033.540373                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 126031.276715                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 126031.276715                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 105033.540373                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 125736.598433                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 125262.433140                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 105033.540373                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 125736.598433                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 125262.433140                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 472                       # number of writebacks
system.l2.writebacks::total                       472                       # number of writebacks
system.l2.ReadExReq_mshr_misses::.cpu.data          420                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            420                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          805                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          805                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        33923                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        33923                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           805                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         34343                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             35148                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          805                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        34343                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            35148                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     34413000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     34413000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     68452000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     68452000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3596899000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3596899000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     68452000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3631312000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3699764000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     68452000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3631312000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3699764000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.979021                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.979021                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.985312                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.985312                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.068783                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.068783                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.985312                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.069574                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.071087                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.985312                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.069574                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.071087                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81935.714286                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81935.714286                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 85033.540373                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85033.540373                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 106031.276715                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 106031.276715                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 85033.540373                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 105736.598433                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105262.433140                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 85033.540373                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 105736.598433                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 105262.433140                       # average overall mshr miss latency
system.l2.replacements                           2407                       # number of replacements
system.membus.snoop_filter.tot_requests         36854                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         1706                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   4104873000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              34728                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          472                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1234                       # Transaction distribution
system.membus.trans_dist::ReadExReq               420                       # Transaction distribution
system.membus.trans_dist::ReadExResp              420                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         34728                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        72002                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        72002                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  72002                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2279680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2279680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2279680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             35148                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   35148    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               35148                       # Request fanout histogram
system.membus.reqLayer2.occupancy            38742000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          196965250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.8                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       987117                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       492682                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            701                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          701                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   4104873000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            494006                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          992                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           88                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          494009                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              429                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             429                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           817                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       493189                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1722                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1479830                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1481552                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        57920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     31624832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               31682752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            2407                       # Total snoops (count)
system.tol2bus.snoopTraffic                     30208                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           496842                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001425                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.037722                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 496134     99.86%     99.86% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    708      0.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             496842                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          988333000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             24.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2451000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1480854000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            36.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
