// Seed: 1732360828
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_9 = id_3;
endmodule
module module_1 #(
    parameter id_6 = 32'd55,
    parameter id_8 = 32'd41
) (
    input wire id_0,
    input wor id_1,
    output wand id_2,
    input supply1 id_3,
    input wand id_4
    , id_12, id_13,
    input tri id_5,
    input wand _id_6,
    input wand id_7,
    input tri0 _id_8,
    input wire id_9,
    output wor id_10
);
  assign id_10 = 1;
  wire [id_8 : id_6] id_14;
  logic id_15;
  ;
  wire id_16;
  assign id_13 = -1 - ~-1;
  xnor primCall (id_2, id_5, id_12, id_4, id_15, id_16, id_0);
  module_0 modCall_1 (
      id_16,
      id_13,
      id_13,
      id_13,
      id_14,
      id_12,
      id_14,
      id_14
  );
endmodule
