.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* UART_Bridge_RXInternalInterrupt */
.set UART_Bridge_RXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UART_Bridge_RXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UART_Bridge_RXInternalInterrupt__INTC_MASK, 0x02
.set UART_Bridge_RXInternalInterrupt__INTC_NUMBER, 1
.set UART_Bridge_RXInternalInterrupt__INTC_PRIOR_NUM, 4
.set UART_Bridge_RXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set UART_Bridge_RXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UART_Bridge_RXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* UART_Bridge_TXInternalInterrupt */
.set UART_Bridge_TXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UART_Bridge_TXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UART_Bridge_TXInternalInterrupt__INTC_MASK, 0x04
.set UART_Bridge_TXInternalInterrupt__INTC_NUMBER, 2
.set UART_Bridge_TXInternalInterrupt__INTC_PRIOR_NUM, 4
.set UART_Bridge_TXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set UART_Bridge_TXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UART_Bridge_TXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_Voltage_Target_Ext_CP_Clk */
.set ADC_Voltage_Target_Ext_CP_Clk__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set ADC_Voltage_Target_Ext_CP_Clk__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set ADC_Voltage_Target_Ext_CP_Clk__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set ADC_Voltage_Target_Ext_CP_Clk__CFG2_SRC_SEL_MASK, 0x07
.set ADC_Voltage_Target_Ext_CP_Clk__INDEX, 0x02
.set ADC_Voltage_Target_Ext_CP_Clk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_Voltage_Target_Ext_CP_Clk__PM_ACT_MSK, 0x04
.set ADC_Voltage_Target_Ext_CP_Clk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_Voltage_Target_Ext_CP_Clk__PM_STBY_MSK, 0x04

/* ADC_Voltage_Target_theACLK */
.set ADC_Voltage_Target_theACLK__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set ADC_Voltage_Target_theACLK__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set ADC_Voltage_Target_theACLK__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set ADC_Voltage_Target_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_Voltage_Target_theACLK__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set ADC_Voltage_Target_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set ADC_Voltage_Target_theACLK__INDEX, 0x00
.set ADC_Voltage_Target_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set ADC_Voltage_Target_theACLK__PM_ACT_MSK, 0x01
.set ADC_Voltage_Target_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set ADC_Voltage_Target_theACLK__PM_STBY_MSK, 0x01

/* Timer_UsbSuspend_TimerHW */
.set Timer_UsbSuspend_TimerHW__CAP0, CYREG_TMR0_CAP0
.set Timer_UsbSuspend_TimerHW__CAP1, CYREG_TMR0_CAP1
.set Timer_UsbSuspend_TimerHW__CFG0, CYREG_TMR0_CFG0
.set Timer_UsbSuspend_TimerHW__CFG1, CYREG_TMR0_CFG1
.set Timer_UsbSuspend_TimerHW__CFG2, CYREG_TMR0_CFG2
.set Timer_UsbSuspend_TimerHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set Timer_UsbSuspend_TimerHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set Timer_UsbSuspend_TimerHW__PER0, CYREG_TMR0_PER0
.set Timer_UsbSuspend_TimerHW__PER1, CYREG_TMR0_PER1
.set Timer_UsbSuspend_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Timer_UsbSuspend_TimerHW__PM_ACT_MSK, 0x01
.set Timer_UsbSuspend_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Timer_UsbSuspend_TimerHW__PM_STBY_MSK, 0x01
.set Timer_UsbSuspend_TimerHW__RT0, CYREG_TMR0_RT0
.set Timer_UsbSuspend_TimerHW__RT1, CYREG_TMR0_RT1
.set Timer_UsbSuspend_TimerHW__SR0, CYREG_TMR0_SR0

/* ADC_Voltage_Target_DSM4 */
.set ADC_Voltage_Target_DSM4__BUF0, CYREG_DSM0_BUF0
.set ADC_Voltage_Target_DSM4__BUF1, CYREG_DSM0_BUF1
.set ADC_Voltage_Target_DSM4__BUF2, CYREG_DSM0_BUF2
.set ADC_Voltage_Target_DSM4__BUF3, CYREG_DSM0_BUF3
.set ADC_Voltage_Target_DSM4__CLK, CYREG_DSM0_CLK
.set ADC_Voltage_Target_DSM4__CR0, CYREG_DSM0_CR0
.set ADC_Voltage_Target_DSM4__CR1, CYREG_DSM0_CR1
.set ADC_Voltage_Target_DSM4__CR10, CYREG_DSM0_CR10
.set ADC_Voltage_Target_DSM4__CR11, CYREG_DSM0_CR11
.set ADC_Voltage_Target_DSM4__CR12, CYREG_DSM0_CR12
.set ADC_Voltage_Target_DSM4__CR13, CYREG_DSM0_CR13
.set ADC_Voltage_Target_DSM4__CR14, CYREG_DSM0_CR14
.set ADC_Voltage_Target_DSM4__CR15, CYREG_DSM0_CR15
.set ADC_Voltage_Target_DSM4__CR16, CYREG_DSM0_CR16
.set ADC_Voltage_Target_DSM4__CR17, CYREG_DSM0_CR17
.set ADC_Voltage_Target_DSM4__CR2, CYREG_DSM0_CR2
.set ADC_Voltage_Target_DSM4__CR3, CYREG_DSM0_CR3
.set ADC_Voltage_Target_DSM4__CR4, CYREG_DSM0_CR4
.set ADC_Voltage_Target_DSM4__CR5, CYREG_DSM0_CR5
.set ADC_Voltage_Target_DSM4__CR6, CYREG_DSM0_CR6
.set ADC_Voltage_Target_DSM4__CR7, CYREG_DSM0_CR7
.set ADC_Voltage_Target_DSM4__CR8, CYREG_DSM0_CR8
.set ADC_Voltage_Target_DSM4__CR9, CYREG_DSM0_CR9
.set ADC_Voltage_Target_DSM4__DEM0, CYREG_DSM0_DEM0
.set ADC_Voltage_Target_DSM4__DEM1, CYREG_DSM0_DEM1
.set ADC_Voltage_Target_DSM4__MISC, CYREG_DSM0_MISC
.set ADC_Voltage_Target_DSM4__OUT0, CYREG_DSM0_OUT0
.set ADC_Voltage_Target_DSM4__OUT1, CYREG_DSM0_OUT1
.set ADC_Voltage_Target_DSM4__REF0, CYREG_DSM0_REF0
.set ADC_Voltage_Target_DSM4__REF1, CYREG_DSM0_REF1
.set ADC_Voltage_Target_DSM4__REF2, CYREG_DSM0_REF2
.set ADC_Voltage_Target_DSM4__REF3, CYREG_DSM0_REF3
.set ADC_Voltage_Target_DSM4__RSVD1, CYREG_DSM0_RSVD1
.set ADC_Voltage_Target_DSM4__SW0, CYREG_DSM0_SW0
.set ADC_Voltage_Target_DSM4__SW2, CYREG_DSM0_SW2
.set ADC_Voltage_Target_DSM4__SW3, CYREG_DSM0_SW3
.set ADC_Voltage_Target_DSM4__SW4, CYREG_DSM0_SW4
.set ADC_Voltage_Target_DSM4__SW6, CYREG_DSM0_SW6
.set ADC_Voltage_Target_DSM4__TR0, CYREG_NPUMP_DSM_TR0
.set ADC_Voltage_Target_DSM4__TST0, CYREG_DSM0_TST0
.set ADC_Voltage_Target_DSM4__TST1, CYREG_DSM0_TST1

/* ADC_Voltage_Target_DEC */
.set ADC_Voltage_Target_DEC__COHER, CYREG_DEC_COHER
.set ADC_Voltage_Target_DEC__CR, CYREG_DEC_CR
.set ADC_Voltage_Target_DEC__DR1, CYREG_DEC_DR1
.set ADC_Voltage_Target_DEC__DR2, CYREG_DEC_DR2
.set ADC_Voltage_Target_DEC__DR2H, CYREG_DEC_DR2H
.set ADC_Voltage_Target_DEC__GCOR, CYREG_DEC_GCOR
.set ADC_Voltage_Target_DEC__GCORH, CYREG_DEC_GCORH
.set ADC_Voltage_Target_DEC__GVAL, CYREG_DEC_GVAL
.set ADC_Voltage_Target_DEC__OCOR, CYREG_DEC_OCOR
.set ADC_Voltage_Target_DEC__OCORH, CYREG_DEC_OCORH
.set ADC_Voltage_Target_DEC__OCORM, CYREG_DEC_OCORM
.set ADC_Voltage_Target_DEC__OUTSAMP, CYREG_DEC_OUTSAMP
.set ADC_Voltage_Target_DEC__OUTSAMPH, CYREG_DEC_OUTSAMPH
.set ADC_Voltage_Target_DEC__OUTSAMPM, CYREG_DEC_OUTSAMPM
.set ADC_Voltage_Target_DEC__OUTSAMPS, CYREG_DEC_OUTSAMPS
.set ADC_Voltage_Target_DEC__PM_ACT_CFG, CYREG_PM_ACT_CFG10
.set ADC_Voltage_Target_DEC__PM_ACT_MSK, 0x01
.set ADC_Voltage_Target_DEC__PM_STBY_CFG, CYREG_PM_STBY_CFG10
.set ADC_Voltage_Target_DEC__PM_STBY_MSK, 0x01
.set ADC_Voltage_Target_DEC__SHIFT1, CYREG_DEC_SHIFT1
.set ADC_Voltage_Target_DEC__SHIFT2, CYREG_DEC_SHIFT2
.set ADC_Voltage_Target_DEC__SR, CYREG_DEC_SR
.set ADC_Voltage_Target_DEC__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DEC_M1
.set ADC_Voltage_Target_DEC__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DEC_M2
.set ADC_Voltage_Target_DEC__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DEC_M3
.set ADC_Voltage_Target_DEC__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DEC_M4
.set ADC_Voltage_Target_DEC__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DEC_M5
.set ADC_Voltage_Target_DEC__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DEC_M6
.set ADC_Voltage_Target_DEC__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DEC_M7
.set ADC_Voltage_Target_DEC__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DEC_M8

/* ADC_Voltage_Target_IRQ */
.set ADC_Voltage_Target_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_Voltage_Target_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_Voltage_Target_IRQ__INTC_MASK, 0x20000000
.set ADC_Voltage_Target_IRQ__INTC_NUMBER, 29
.set ADC_Voltage_Target_IRQ__INTC_PRIOR_NUM, 6
.set ADC_Voltage_Target_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_29
.set ADC_Voltage_Target_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_Voltage_Target_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Pin_SCLPullUp_Enable */
.set Pin_SCLPullUp_Enable__0__MASK, 0x08
.set Pin_SCLPullUp_Enable__0__PC, CYREG_PRT12_PC3
.set Pin_SCLPullUp_Enable__0__PORT, 12
.set Pin_SCLPullUp_Enable__0__SHIFT, 3
.set Pin_SCLPullUp_Enable__AG, CYREG_PRT12_AG
.set Pin_SCLPullUp_Enable__BIE, CYREG_PRT12_BIE
.set Pin_SCLPullUp_Enable__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Pin_SCLPullUp_Enable__BYP, CYREG_PRT12_BYP
.set Pin_SCLPullUp_Enable__DM0, CYREG_PRT12_DM0
.set Pin_SCLPullUp_Enable__DM1, CYREG_PRT12_DM1
.set Pin_SCLPullUp_Enable__DM2, CYREG_PRT12_DM2
.set Pin_SCLPullUp_Enable__DR, CYREG_PRT12_DR
.set Pin_SCLPullUp_Enable__INP_DIS, CYREG_PRT12_INP_DIS
.set Pin_SCLPullUp_Enable__MASK, 0x08
.set Pin_SCLPullUp_Enable__PORT, 12
.set Pin_SCLPullUp_Enable__PRT, CYREG_PRT12_PRT
.set Pin_SCLPullUp_Enable__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Pin_SCLPullUp_Enable__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Pin_SCLPullUp_Enable__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Pin_SCLPullUp_Enable__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Pin_SCLPullUp_Enable__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Pin_SCLPullUp_Enable__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Pin_SCLPullUp_Enable__PS, CYREG_PRT12_PS
.set Pin_SCLPullUp_Enable__SHIFT, 3
.set Pin_SCLPullUp_Enable__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Pin_SCLPullUp_Enable__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Pin_SCLPullUp_Enable__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Pin_SCLPullUp_Enable__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Pin_SCLPullUp_Enable__SLW, CYREG_PRT12_SLW

/* Pin_SDAPullUp_Enable */
.set Pin_SDAPullUp_Enable__0__MASK, 0x04
.set Pin_SDAPullUp_Enable__0__PC, CYREG_PRT12_PC2
.set Pin_SDAPullUp_Enable__0__PORT, 12
.set Pin_SDAPullUp_Enable__0__SHIFT, 2
.set Pin_SDAPullUp_Enable__AG, CYREG_PRT12_AG
.set Pin_SDAPullUp_Enable__BIE, CYREG_PRT12_BIE
.set Pin_SDAPullUp_Enable__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Pin_SDAPullUp_Enable__BYP, CYREG_PRT12_BYP
.set Pin_SDAPullUp_Enable__DM0, CYREG_PRT12_DM0
.set Pin_SDAPullUp_Enable__DM1, CYREG_PRT12_DM1
.set Pin_SDAPullUp_Enable__DM2, CYREG_PRT12_DM2
.set Pin_SDAPullUp_Enable__DR, CYREG_PRT12_DR
.set Pin_SDAPullUp_Enable__INP_DIS, CYREG_PRT12_INP_DIS
.set Pin_SDAPullUp_Enable__MASK, 0x04
.set Pin_SDAPullUp_Enable__PORT, 12
.set Pin_SDAPullUp_Enable__PRT, CYREG_PRT12_PRT
.set Pin_SDAPullUp_Enable__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Pin_SDAPullUp_Enable__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Pin_SDAPullUp_Enable__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Pin_SDAPullUp_Enable__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Pin_SDAPullUp_Enable__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Pin_SDAPullUp_Enable__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Pin_SDAPullUp_Enable__PS, CYREG_PRT12_PS
.set Pin_SDAPullUp_Enable__SHIFT, 2
.set Pin_SDAPullUp_Enable__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Pin_SDAPullUp_Enable__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Pin_SDAPullUp_Enable__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Pin_SDAPullUp_Enable__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Pin_SDAPullUp_Enable__SLW, CYREG_PRT12_SLW

/* UART_Bridge_BUART */
.set UART_Bridge_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set UART_Bridge_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set UART_Bridge_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB07_MSK
.set UART_Bridge_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set UART_Bridge_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set UART_Bridge_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set UART_Bridge_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB07_ST_CTL
.set UART_Bridge_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB07_ST_CTL
.set UART_Bridge_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB07_ST
.set UART_Bridge_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set UART_Bridge_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set UART_Bridge_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set UART_Bridge_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set UART_Bridge_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set UART_Bridge_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB07_08_MSK
.set UART_Bridge_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set UART_Bridge_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB07_08_MSK
.set UART_Bridge_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set UART_Bridge_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set UART_Bridge_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB07_CTL
.set UART_Bridge_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB07_ST_CTL
.set UART_Bridge_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB07_CTL
.set UART_Bridge_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB07_ST_CTL
.set UART_Bridge_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set UART_Bridge_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB07_MSK
.set UART_Bridge_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set UART_Bridge_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB00_01_A0
.set UART_Bridge_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB00_01_A1
.set UART_Bridge_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB00_01_D0
.set UART_Bridge_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB00_01_D1
.set UART_Bridge_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set UART_Bridge_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB00_01_F0
.set UART_Bridge_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB00_01_F1
.set UART_Bridge_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB00_A0_A1
.set UART_Bridge_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB00_A0
.set UART_Bridge_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB00_A1
.set UART_Bridge_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB00_D0_D1
.set UART_Bridge_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB00_D0
.set UART_Bridge_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB00_D1
.set UART_Bridge_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set UART_Bridge_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB00_F0_F1
.set UART_Bridge_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB00_F0
.set UART_Bridge_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB00_F1
.set UART_Bridge_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set UART_Bridge_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set UART_Bridge_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set UART_Bridge_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set UART_Bridge_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_Bridge_BUART_sRX_RxSts__3__POS, 3
.set UART_Bridge_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_Bridge_BUART_sRX_RxSts__4__POS, 4
.set UART_Bridge_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_Bridge_BUART_sRX_RxSts__5__POS, 5
.set UART_Bridge_BUART_sRX_RxSts__MASK, 0x38
.set UART_Bridge_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB04_MSK
.set UART_Bridge_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set UART_Bridge_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB04_ST
.set UART_Bridge_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set UART_Bridge_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set UART_Bridge_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set UART_Bridge_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set UART_Bridge_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set UART_Bridge_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set UART_Bridge_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set UART_Bridge_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set UART_Bridge_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB02_A0
.set UART_Bridge_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB02_A1
.set UART_Bridge_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set UART_Bridge_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB02_D0
.set UART_Bridge_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB02_D1
.set UART_Bridge_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set UART_Bridge_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set UART_Bridge_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB02_F0
.set UART_Bridge_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB02_F1
.set UART_Bridge_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_Bridge_BUART_sTX_TxSts__0__POS, 0
.set UART_Bridge_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set UART_Bridge_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB02_03_ST
.set UART_Bridge_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_Bridge_BUART_sTX_TxSts__1__POS, 1
.set UART_Bridge_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_Bridge_BUART_sTX_TxSts__2__POS, 2
.set UART_Bridge_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_Bridge_BUART_sTX_TxSts__3__POS, 3
.set UART_Bridge_BUART_sTX_TxSts__MASK, 0x0F
.set UART_Bridge_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB02_MSK
.set UART_Bridge_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set UART_Bridge_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB02_ST
.set UART_Bridge_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set UART_Bridge_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set UART_Bridge_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set UART_Bridge_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set UART_Bridge_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set UART_Bridge_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set UART_Bridge_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set UART_Bridge_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set UART_Bridge_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB06_A0
.set UART_Bridge_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB06_A1
.set UART_Bridge_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set UART_Bridge_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB06_D0
.set UART_Bridge_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB06_D1
.set UART_Bridge_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set UART_Bridge_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set UART_Bridge_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB06_F0
.set UART_Bridge_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB06_F1

/* Clock_UsbSuspend */
.set Clock_UsbSuspend__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set Clock_UsbSuspend__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set Clock_UsbSuspend__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set Clock_UsbSuspend__CFG2_SRC_SEL_MASK, 0x07
.set Clock_UsbSuspend__INDEX, 0x03
.set Clock_UsbSuspend__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_UsbSuspend__PM_ACT_MSK, 0x08
.set Clock_UsbSuspend__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_UsbSuspend__PM_STBY_MSK, 0x08

/* USBFS_bus_reset */
.set USBFS_bus_reset__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBFS_bus_reset__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBFS_bus_reset__INTC_MASK, 0x800000
.set USBFS_bus_reset__INTC_NUMBER, 23
.set USBFS_bus_reset__INTC_PRIOR_NUM, 6
.set USBFS_bus_reset__INTC_PRIOR_REG, CYREG_NVIC_PRI_23
.set USBFS_bus_reset__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBFS_bus_reset__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* I2CHW_bI2C_UDB */
.set I2CHW_bI2C_UDB_Master_ClkGen_u0__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set I2CHW_bI2C_UDB_Master_ClkGen_u0__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set I2CHW_bI2C_UDB_Master_ClkGen_u0__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set I2CHW_bI2C_UDB_Master_ClkGen_u0__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set I2CHW_bI2C_UDB_Master_ClkGen_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set I2CHW_bI2C_UDB_Master_ClkGen_u0__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set I2CHW_bI2C_UDB_Master_ClkGen_u0__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set I2CHW_bI2C_UDB_Master_ClkGen_u0__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set I2CHW_bI2C_UDB_Master_ClkGen_u0__A0_REG, CYREG_B0_UDB09_A0
.set I2CHW_bI2C_UDB_Master_ClkGen_u0__A1_REG, CYREG_B0_UDB09_A1
.set I2CHW_bI2C_UDB_Master_ClkGen_u0__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set I2CHW_bI2C_UDB_Master_ClkGen_u0__D0_REG, CYREG_B0_UDB09_D0
.set I2CHW_bI2C_UDB_Master_ClkGen_u0__D1_REG, CYREG_B0_UDB09_D1
.set I2CHW_bI2C_UDB_Master_ClkGen_u0__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set I2CHW_bI2C_UDB_Master_ClkGen_u0__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set I2CHW_bI2C_UDB_Master_ClkGen_u0__F0_REG, CYREG_B0_UDB09_F0
.set I2CHW_bI2C_UDB_Master_ClkGen_u0__F1_REG, CYREG_B0_UDB09_F1
.set I2CHW_bI2C_UDB_Shifter_u0__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set I2CHW_bI2C_UDB_Shifter_u0__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set I2CHW_bI2C_UDB_Shifter_u0__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set I2CHW_bI2C_UDB_Shifter_u0__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set I2CHW_bI2C_UDB_Shifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set I2CHW_bI2C_UDB_Shifter_u0__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set I2CHW_bI2C_UDB_Shifter_u0__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set I2CHW_bI2C_UDB_Shifter_u0__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set I2CHW_bI2C_UDB_Shifter_u0__A0_REG, CYREG_B1_UDB06_A0
.set I2CHW_bI2C_UDB_Shifter_u0__A1_REG, CYREG_B1_UDB06_A1
.set I2CHW_bI2C_UDB_Shifter_u0__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set I2CHW_bI2C_UDB_Shifter_u0__D0_REG, CYREG_B1_UDB06_D0
.set I2CHW_bI2C_UDB_Shifter_u0__D1_REG, CYREG_B1_UDB06_D1
.set I2CHW_bI2C_UDB_Shifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set I2CHW_bI2C_UDB_Shifter_u0__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set I2CHW_bI2C_UDB_Shifter_u0__F0_REG, CYREG_B1_UDB06_F0
.set I2CHW_bI2C_UDB_Shifter_u0__F1_REG, CYREG_B1_UDB06_F1
.set I2CHW_bI2C_UDB_StsReg__0__MASK, 0x01
.set I2CHW_bI2C_UDB_StsReg__0__POS, 0
.set I2CHW_bI2C_UDB_StsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set I2CHW_bI2C_UDB_StsReg__16BIT_STATUS_REG, CYREG_B0_UDB08_09_ST
.set I2CHW_bI2C_UDB_StsReg__1__MASK, 0x02
.set I2CHW_bI2C_UDB_StsReg__1__POS, 1
.set I2CHW_bI2C_UDB_StsReg__2__MASK, 0x04
.set I2CHW_bI2C_UDB_StsReg__2__POS, 2
.set I2CHW_bI2C_UDB_StsReg__3__MASK, 0x08
.set I2CHW_bI2C_UDB_StsReg__3__POS, 3
.set I2CHW_bI2C_UDB_StsReg__4__MASK, 0x10
.set I2CHW_bI2C_UDB_StsReg__4__POS, 4
.set I2CHW_bI2C_UDB_StsReg__5__MASK, 0x20
.set I2CHW_bI2C_UDB_StsReg__5__POS, 5
.set I2CHW_bI2C_UDB_StsReg__MASK, 0x3F
.set I2CHW_bI2C_UDB_StsReg__MASK_REG, CYREG_B0_UDB08_MSK
.set I2CHW_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set I2CHW_bI2C_UDB_StsReg__STATUS_REG, CYREG_B0_UDB08_ST
.set I2CHW_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set I2CHW_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set I2CHW_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set I2CHW_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set I2CHW_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set I2CHW_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB00_01_MSK
.set I2CHW_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set I2CHW_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB00_01_MSK
.set I2CHW_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set I2CHW_bI2C_UDB_SyncCtl_CtrlReg__1__MASK, 0x02
.set I2CHW_bI2C_UDB_SyncCtl_CtrlReg__1__POS, 1
.set I2CHW_bI2C_UDB_SyncCtl_CtrlReg__2__MASK, 0x04
.set I2CHW_bI2C_UDB_SyncCtl_CtrlReg__2__POS, 2
.set I2CHW_bI2C_UDB_SyncCtl_CtrlReg__4__MASK, 0x10
.set I2CHW_bI2C_UDB_SyncCtl_CtrlReg__4__POS, 4
.set I2CHW_bI2C_UDB_SyncCtl_CtrlReg__5__MASK, 0x20
.set I2CHW_bI2C_UDB_SyncCtl_CtrlReg__5__POS, 5
.set I2CHW_bI2C_UDB_SyncCtl_CtrlReg__6__MASK, 0x40
.set I2CHW_bI2C_UDB_SyncCtl_CtrlReg__6__POS, 6
.set I2CHW_bI2C_UDB_SyncCtl_CtrlReg__7__MASK, 0x80
.set I2CHW_bI2C_UDB_SyncCtl_CtrlReg__7__POS, 7
.set I2CHW_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set I2CHW_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_REG, CYREG_B0_UDB00_CTL
.set I2CHW_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB00_ST_CTL
.set I2CHW_bI2C_UDB_SyncCtl_CtrlReg__COUNT_REG, CYREG_B0_UDB00_CTL
.set I2CHW_bI2C_UDB_SyncCtl_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB00_ST_CTL
.set I2CHW_bI2C_UDB_SyncCtl_CtrlReg__MASK, 0xF6
.set I2CHW_bI2C_UDB_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set I2CHW_bI2C_UDB_SyncCtl_CtrlReg__PERIOD_REG, CYREG_B0_UDB00_MSK
.set I2CHW_bI2C_UDB_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL

/* isr_UsbSuspend */
.set isr_UsbSuspend__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_UsbSuspend__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_UsbSuspend__INTC_MASK, 0x20000
.set isr_UsbSuspend__INTC_NUMBER, 17
.set isr_UsbSuspend__INTC_PRIOR_NUM, 7
.set isr_UsbSuspend__INTC_PRIOR_REG, CYREG_NVIC_PRI_17
.set isr_UsbSuspend__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_UsbSuspend__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Pin_HWVersionA */
.set Pin_HWVersionA__0__MASK, 0x10
.set Pin_HWVersionA__0__PC, CYREG_PRT0_PC4
.set Pin_HWVersionA__0__PORT, 0
.set Pin_HWVersionA__0__SHIFT, 4
.set Pin_HWVersionA__AG, CYREG_PRT0_AG
.set Pin_HWVersionA__AMUX, CYREG_PRT0_AMUX
.set Pin_HWVersionA__BIE, CYREG_PRT0_BIE
.set Pin_HWVersionA__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_HWVersionA__BYP, CYREG_PRT0_BYP
.set Pin_HWVersionA__CTL, CYREG_PRT0_CTL
.set Pin_HWVersionA__DM0, CYREG_PRT0_DM0
.set Pin_HWVersionA__DM1, CYREG_PRT0_DM1
.set Pin_HWVersionA__DM2, CYREG_PRT0_DM2
.set Pin_HWVersionA__DR, CYREG_PRT0_DR
.set Pin_HWVersionA__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_HWVersionA__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_HWVersionA__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_HWVersionA__MASK, 0x10
.set Pin_HWVersionA__PORT, 0
.set Pin_HWVersionA__PRT, CYREG_PRT0_PRT
.set Pin_HWVersionA__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_HWVersionA__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_HWVersionA__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_HWVersionA__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_HWVersionA__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_HWVersionA__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_HWVersionA__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_HWVersionA__PS, CYREG_PRT0_PS
.set Pin_HWVersionA__SHIFT, 4
.set Pin_HWVersionA__SLW, CYREG_PRT0_SLW

/* Pin_HWVersionB */
.set Pin_HWVersionB__0__MASK, 0x20
.set Pin_HWVersionB__0__PC, CYREG_PRT0_PC5
.set Pin_HWVersionB__0__PORT, 0
.set Pin_HWVersionB__0__SHIFT, 5
.set Pin_HWVersionB__AG, CYREG_PRT0_AG
.set Pin_HWVersionB__AMUX, CYREG_PRT0_AMUX
.set Pin_HWVersionB__BIE, CYREG_PRT0_BIE
.set Pin_HWVersionB__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_HWVersionB__BYP, CYREG_PRT0_BYP
.set Pin_HWVersionB__CTL, CYREG_PRT0_CTL
.set Pin_HWVersionB__DM0, CYREG_PRT0_DM0
.set Pin_HWVersionB__DM1, CYREG_PRT0_DM1
.set Pin_HWVersionB__DM2, CYREG_PRT0_DM2
.set Pin_HWVersionB__DR, CYREG_PRT0_DR
.set Pin_HWVersionB__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_HWVersionB__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_HWVersionB__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_HWVersionB__MASK, 0x20
.set Pin_HWVersionB__PORT, 0
.set Pin_HWVersionB__PRT, CYREG_PRT0_PRT
.set Pin_HWVersionB__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_HWVersionB__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_HWVersionB__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_HWVersionB__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_HWVersionB__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_HWVersionB__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_HWVersionB__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_HWVersionB__PS, CYREG_PRT0_PS
.set Pin_HWVersionB__SHIFT, 5
.set Pin_HWVersionB__SLW, CYREG_PRT0_SLW

/* Pin_HWVersionC */
.set Pin_HWVersionC__0__MASK, 0x40
.set Pin_HWVersionC__0__PC, CYREG_PRT0_PC6
.set Pin_HWVersionC__0__PORT, 0
.set Pin_HWVersionC__0__SHIFT, 6
.set Pin_HWVersionC__AG, CYREG_PRT0_AG
.set Pin_HWVersionC__AMUX, CYREG_PRT0_AMUX
.set Pin_HWVersionC__BIE, CYREG_PRT0_BIE
.set Pin_HWVersionC__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_HWVersionC__BYP, CYREG_PRT0_BYP
.set Pin_HWVersionC__CTL, CYREG_PRT0_CTL
.set Pin_HWVersionC__DM0, CYREG_PRT0_DM0
.set Pin_HWVersionC__DM1, CYREG_PRT0_DM1
.set Pin_HWVersionC__DM2, CYREG_PRT0_DM2
.set Pin_HWVersionC__DR, CYREG_PRT0_DR
.set Pin_HWVersionC__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_HWVersionC__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_HWVersionC__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_HWVersionC__MASK, 0x40
.set Pin_HWVersionC__PORT, 0
.set Pin_HWVersionC__PRT, CYREG_PRT0_PRT
.set Pin_HWVersionC__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_HWVersionC__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_HWVersionC__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_HWVersionC__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_HWVersionC__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_HWVersionC__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_HWVersionC__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_HWVersionC__PS, CYREG_PRT0_PS
.set Pin_HWVersionC__SHIFT, 6
.set Pin_HWVersionC__SLW, CYREG_PRT0_SLW

/* Pin_HWVersionD */
.set Pin_HWVersionD__0__MASK, 0x80
.set Pin_HWVersionD__0__PC, CYREG_PRT0_PC7
.set Pin_HWVersionD__0__PORT, 0
.set Pin_HWVersionD__0__SHIFT, 7
.set Pin_HWVersionD__AG, CYREG_PRT0_AG
.set Pin_HWVersionD__AMUX, CYREG_PRT0_AMUX
.set Pin_HWVersionD__BIE, CYREG_PRT0_BIE
.set Pin_HWVersionD__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_HWVersionD__BYP, CYREG_PRT0_BYP
.set Pin_HWVersionD__CTL, CYREG_PRT0_CTL
.set Pin_HWVersionD__DM0, CYREG_PRT0_DM0
.set Pin_HWVersionD__DM1, CYREG_PRT0_DM1
.set Pin_HWVersionD__DM2, CYREG_PRT0_DM2
.set Pin_HWVersionD__DR, CYREG_PRT0_DR
.set Pin_HWVersionD__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_HWVersionD__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_HWVersionD__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_HWVersionD__MASK, 0x80
.set Pin_HWVersionD__PORT, 0
.set Pin_HWVersionD__PRT, CYREG_PRT0_PRT
.set Pin_HWVersionD__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_HWVersionD__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_HWVersionD__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_HWVersionD__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_HWVersionD__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_HWVersionD__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_HWVersionD__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_HWVersionD__PS, CYREG_PRT0_PS
.set Pin_HWVersionD__SHIFT, 7
.set Pin_HWVersionD__SLW, CYREG_PRT0_SLW

/* Pin_HWVersionE */
.set Pin_HWVersionE__0__MASK, 0x04
.set Pin_HWVersionE__0__PC, CYREG_PRT3_PC2
.set Pin_HWVersionE__0__PORT, 3
.set Pin_HWVersionE__0__SHIFT, 2
.set Pin_HWVersionE__AG, CYREG_PRT3_AG
.set Pin_HWVersionE__AMUX, CYREG_PRT3_AMUX
.set Pin_HWVersionE__BIE, CYREG_PRT3_BIE
.set Pin_HWVersionE__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_HWVersionE__BYP, CYREG_PRT3_BYP
.set Pin_HWVersionE__CTL, CYREG_PRT3_CTL
.set Pin_HWVersionE__DM0, CYREG_PRT3_DM0
.set Pin_HWVersionE__DM1, CYREG_PRT3_DM1
.set Pin_HWVersionE__DM2, CYREG_PRT3_DM2
.set Pin_HWVersionE__DR, CYREG_PRT3_DR
.set Pin_HWVersionE__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_HWVersionE__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_HWVersionE__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_HWVersionE__MASK, 0x04
.set Pin_HWVersionE__PORT, 3
.set Pin_HWVersionE__PRT, CYREG_PRT3_PRT
.set Pin_HWVersionE__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_HWVersionE__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_HWVersionE__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_HWVersionE__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_HWVersionE__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_HWVersionE__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_HWVersionE__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_HWVersionE__PS, CYREG_PRT3_PS
.set Pin_HWVersionE__SHIFT, 2
.set Pin_HWVersionE__SLW, CYREG_PRT3_SLW

/* Pin_HWVersionF */
.set Pin_HWVersionF__0__MASK, 0x08
.set Pin_HWVersionF__0__PC, CYREG_PRT3_PC3
.set Pin_HWVersionF__0__PORT, 3
.set Pin_HWVersionF__0__SHIFT, 3
.set Pin_HWVersionF__AG, CYREG_PRT3_AG
.set Pin_HWVersionF__AMUX, CYREG_PRT3_AMUX
.set Pin_HWVersionF__BIE, CYREG_PRT3_BIE
.set Pin_HWVersionF__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_HWVersionF__BYP, CYREG_PRT3_BYP
.set Pin_HWVersionF__CTL, CYREG_PRT3_CTL
.set Pin_HWVersionF__DM0, CYREG_PRT3_DM0
.set Pin_HWVersionF__DM1, CYREG_PRT3_DM1
.set Pin_HWVersionF__DM2, CYREG_PRT3_DM2
.set Pin_HWVersionF__DR, CYREG_PRT3_DR
.set Pin_HWVersionF__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_HWVersionF__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_HWVersionF__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_HWVersionF__MASK, 0x08
.set Pin_HWVersionF__PORT, 3
.set Pin_HWVersionF__PRT, CYREG_PRT3_PRT
.set Pin_HWVersionF__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_HWVersionF__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_HWVersionF__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_HWVersionF__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_HWVersionF__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_HWVersionF__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_HWVersionF__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_HWVersionF__PS, CYREG_PRT3_PS
.set Pin_HWVersionF__SHIFT, 3
.set Pin_HWVersionF__SLW, CYREG_PRT3_SLW

/* I2CHW_I2C_IRQ */
.set I2CHW_I2C_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set I2CHW_I2C_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set I2CHW_I2C_IRQ__INTC_MASK, 0x01
.set I2CHW_I2C_IRQ__INTC_NUMBER, 0
.set I2CHW_I2C_IRQ__INTC_PRIOR_NUM, 5
.set I2CHW_I2C_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set I2CHW_I2C_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set I2CHW_I2C_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Pin_StatusLED */
.set Pin_StatusLED__0__MASK, 0x02
.set Pin_StatusLED__0__PC, CYREG_PRT3_PC1
.set Pin_StatusLED__0__PORT, 3
.set Pin_StatusLED__0__SHIFT, 1
.set Pin_StatusLED__AG, CYREG_PRT3_AG
.set Pin_StatusLED__AMUX, CYREG_PRT3_AMUX
.set Pin_StatusLED__BIE, CYREG_PRT3_BIE
.set Pin_StatusLED__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_StatusLED__BYP, CYREG_PRT3_BYP
.set Pin_StatusLED__CTL, CYREG_PRT3_CTL
.set Pin_StatusLED__DM0, CYREG_PRT3_DM0
.set Pin_StatusLED__DM1, CYREG_PRT3_DM1
.set Pin_StatusLED__DM2, CYREG_PRT3_DM2
.set Pin_StatusLED__DR, CYREG_PRT3_DR
.set Pin_StatusLED__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_StatusLED__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_StatusLED__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_StatusLED__MASK, 0x02
.set Pin_StatusLED__PORT, 3
.set Pin_StatusLED__PRT, CYREG_PRT3_PRT
.set Pin_StatusLED__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_StatusLED__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_StatusLED__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_StatusLED__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_StatusLED__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_StatusLED__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_StatusLED__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_StatusLED__PS, CYREG_PRT3_PS
.set Pin_StatusLED__SHIFT, 1
.set Pin_StatusLED__SLW, CYREG_PRT3_SLW

/* USBFS_arb_int */
.set USBFS_arb_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBFS_arb_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBFS_arb_int__INTC_MASK, 0x400000
.set USBFS_arb_int__INTC_NUMBER, 22
.set USBFS_arb_int__INTC_PRIOR_NUM, 6
.set USBFS_arb_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_22
.set USBFS_arb_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBFS_arb_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBFS_ord_int */
.set USBFS_ord_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBFS_ord_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBFS_ord_int__INTC_MASK, 0x2000000
.set USBFS_ord_int__INTC_NUMBER, 25
.set USBFS_ord_int__INTC_PRIOR_NUM, 6
.set USBFS_ord_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_25
.set USBFS_ord_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBFS_ord_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBFS_sof_int */
.set USBFS_sof_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBFS_sof_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBFS_sof_int__INTC_MASK, 0x200000
.set USBFS_sof_int__INTC_NUMBER, 21
.set USBFS_sof_int__INTC_PRIOR_NUM, 6
.set USBFS_sof_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_21
.set USBFS_sof_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBFS_sof_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBFS_dp_int */
.set USBFS_dp_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBFS_dp_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBFS_dp_int__INTC_MASK, 0x1000
.set USBFS_dp_int__INTC_NUMBER, 12
.set USBFS_dp_int__INTC_PRIOR_NUM, 6
.set USBFS_dp_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_12
.set USBFS_dp_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBFS_dp_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Pin_I2C_SCL */
.set Pin_I2C_SCL__0__MASK, 0x01
.set Pin_I2C_SCL__0__PC, CYREG_PRT12_PC0
.set Pin_I2C_SCL__0__PORT, 12
.set Pin_I2C_SCL__0__SHIFT, 0
.set Pin_I2C_SCL__AG, CYREG_PRT12_AG
.set Pin_I2C_SCL__BIE, CYREG_PRT12_BIE
.set Pin_I2C_SCL__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Pin_I2C_SCL__BYP, CYREG_PRT12_BYP
.set Pin_I2C_SCL__DM0, CYREG_PRT12_DM0
.set Pin_I2C_SCL__DM1, CYREG_PRT12_DM1
.set Pin_I2C_SCL__DM2, CYREG_PRT12_DM2
.set Pin_I2C_SCL__DR, CYREG_PRT12_DR
.set Pin_I2C_SCL__INP_DIS, CYREG_PRT12_INP_DIS
.set Pin_I2C_SCL__MASK, 0x01
.set Pin_I2C_SCL__PORT, 12
.set Pin_I2C_SCL__PRT, CYREG_PRT12_PRT
.set Pin_I2C_SCL__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Pin_I2C_SCL__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Pin_I2C_SCL__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Pin_I2C_SCL__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Pin_I2C_SCL__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Pin_I2C_SCL__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Pin_I2C_SCL__PS, CYREG_PRT12_PS
.set Pin_I2C_SCL__SHIFT, 0
.set Pin_I2C_SCL__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Pin_I2C_SCL__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Pin_I2C_SCL__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Pin_I2C_SCL__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Pin_I2C_SCL__SLW, CYREG_PRT12_SLW

/* Pin_I2C_SDA */
.set Pin_I2C_SDA__0__MASK, 0x02
.set Pin_I2C_SDA__0__PC, CYREG_PRT12_PC1
.set Pin_I2C_SDA__0__PORT, 12
.set Pin_I2C_SDA__0__SHIFT, 1
.set Pin_I2C_SDA__AG, CYREG_PRT12_AG
.set Pin_I2C_SDA__BIE, CYREG_PRT12_BIE
.set Pin_I2C_SDA__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Pin_I2C_SDA__BYP, CYREG_PRT12_BYP
.set Pin_I2C_SDA__DM0, CYREG_PRT12_DM0
.set Pin_I2C_SDA__DM1, CYREG_PRT12_DM1
.set Pin_I2C_SDA__DM2, CYREG_PRT12_DM2
.set Pin_I2C_SDA__DR, CYREG_PRT12_DR
.set Pin_I2C_SDA__INP_DIS, CYREG_PRT12_INP_DIS
.set Pin_I2C_SDA__MASK, 0x02
.set Pin_I2C_SDA__PORT, 12
.set Pin_I2C_SDA__PRT, CYREG_PRT12_PRT
.set Pin_I2C_SDA__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Pin_I2C_SDA__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Pin_I2C_SDA__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Pin_I2C_SDA__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Pin_I2C_SDA__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Pin_I2C_SDA__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Pin_I2C_SDA__PS, CYREG_PRT12_PS
.set Pin_I2C_SDA__SHIFT, 1
.set Pin_I2C_SDA__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Pin_I2C_SDA__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Pin_I2C_SDA__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Pin_I2C_SDA__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Pin_I2C_SDA__SLW, CYREG_PRT12_SLW

/* Pin_UART_Rx */
.set Pin_UART_Rx__0__MASK, 0x40
.set Pin_UART_Rx__0__PC, CYREG_PRT12_PC6
.set Pin_UART_Rx__0__PORT, 12
.set Pin_UART_Rx__0__SHIFT, 6
.set Pin_UART_Rx__AG, CYREG_PRT12_AG
.set Pin_UART_Rx__BIE, CYREG_PRT12_BIE
.set Pin_UART_Rx__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Pin_UART_Rx__BYP, CYREG_PRT12_BYP
.set Pin_UART_Rx__DM0, CYREG_PRT12_DM0
.set Pin_UART_Rx__DM1, CYREG_PRT12_DM1
.set Pin_UART_Rx__DM2, CYREG_PRT12_DM2
.set Pin_UART_Rx__DR, CYREG_PRT12_DR
.set Pin_UART_Rx__INP_DIS, CYREG_PRT12_INP_DIS
.set Pin_UART_Rx__MASK, 0x40
.set Pin_UART_Rx__PORT, 12
.set Pin_UART_Rx__PRT, CYREG_PRT12_PRT
.set Pin_UART_Rx__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Pin_UART_Rx__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Pin_UART_Rx__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Pin_UART_Rx__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Pin_UART_Rx__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Pin_UART_Rx__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Pin_UART_Rx__PS, CYREG_PRT12_PS
.set Pin_UART_Rx__SHIFT, 6
.set Pin_UART_Rx__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Pin_UART_Rx__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Pin_UART_Rx__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Pin_UART_Rx__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Pin_UART_Rx__SLW, CYREG_PRT12_SLW

/* Pin_UART_Tx */
.set Pin_UART_Tx__0__MASK, 0x80
.set Pin_UART_Tx__0__PC, CYREG_PRT12_PC7
.set Pin_UART_Tx__0__PORT, 12
.set Pin_UART_Tx__0__SHIFT, 7
.set Pin_UART_Tx__AG, CYREG_PRT12_AG
.set Pin_UART_Tx__BIE, CYREG_PRT12_BIE
.set Pin_UART_Tx__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Pin_UART_Tx__BYP, CYREG_PRT12_BYP
.set Pin_UART_Tx__DM0, CYREG_PRT12_DM0
.set Pin_UART_Tx__DM1, CYREG_PRT12_DM1
.set Pin_UART_Tx__DM2, CYREG_PRT12_DM2
.set Pin_UART_Tx__DR, CYREG_PRT12_DR
.set Pin_UART_Tx__INP_DIS, CYREG_PRT12_INP_DIS
.set Pin_UART_Tx__MASK, 0x80
.set Pin_UART_Tx__PORT, 12
.set Pin_UART_Tx__PRT, CYREG_PRT12_PRT
.set Pin_UART_Tx__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Pin_UART_Tx__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Pin_UART_Tx__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Pin_UART_Tx__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Pin_UART_Tx__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Pin_UART_Tx__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Pin_UART_Tx__PS, CYREG_PRT12_PS
.set Pin_UART_Tx__SHIFT, 7
.set Pin_UART_Tx__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Pin_UART_Tx__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Pin_UART_Tx__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Pin_UART_Tx__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Pin_UART_Tx__SLW, CYREG_PRT12_SLW

/* Pin_VTarget */
.set Pin_VTarget__0__MASK, 0x80
.set Pin_VTarget__0__PC, CYREG_PRT1_PC7
.set Pin_VTarget__0__PORT, 1
.set Pin_VTarget__0__SHIFT, 7
.set Pin_VTarget__AG, CYREG_PRT1_AG
.set Pin_VTarget__AMUX, CYREG_PRT1_AMUX
.set Pin_VTarget__BIE, CYREG_PRT1_BIE
.set Pin_VTarget__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Pin_VTarget__BYP, CYREG_PRT1_BYP
.set Pin_VTarget__CTL, CYREG_PRT1_CTL
.set Pin_VTarget__DM0, CYREG_PRT1_DM0
.set Pin_VTarget__DM1, CYREG_PRT1_DM1
.set Pin_VTarget__DM2, CYREG_PRT1_DM2
.set Pin_VTarget__DR, CYREG_PRT1_DR
.set Pin_VTarget__INP_DIS, CYREG_PRT1_INP_DIS
.set Pin_VTarget__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Pin_VTarget__LCD_EN, CYREG_PRT1_LCD_EN
.set Pin_VTarget__MASK, 0x80
.set Pin_VTarget__PORT, 1
.set Pin_VTarget__PRT, CYREG_PRT1_PRT
.set Pin_VTarget__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Pin_VTarget__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Pin_VTarget__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Pin_VTarget__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Pin_VTarget__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Pin_VTarget__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Pin_VTarget__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Pin_VTarget__PS, CYREG_PRT1_PS
.set Pin_VTarget__SHIFT, 7
.set Pin_VTarget__SLW, CYREG_PRT1_SLW

/* Clock_UART */
.set Clock_UART__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Clock_UART__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Clock_UART__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Clock_UART__CFG2_SRC_SEL_MASK, 0x07
.set Clock_UART__INDEX, 0x01
.set Clock_UART__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_UART__PM_ACT_MSK, 0x02
.set Clock_UART__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_UART__PM_STBY_MSK, 0x02

/* USBFS_ep_0 */
.set USBFS_ep_0__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBFS_ep_0__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBFS_ep_0__INTC_MASK, 0x1000000
.set USBFS_ep_0__INTC_NUMBER, 24
.set USBFS_ep_0__INTC_PRIOR_NUM, 6
.set USBFS_ep_0__INTC_PRIOR_REG, CYREG_NVIC_PRI_24
.set USBFS_ep_0__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBFS_ep_0__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBFS_ep_1 */
.set USBFS_ep_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBFS_ep_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBFS_ep_1__INTC_MASK, 0x08
.set USBFS_ep_1__INTC_NUMBER, 3
.set USBFS_ep_1__INTC_PRIOR_NUM, 6
.set USBFS_ep_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set USBFS_ep_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBFS_ep_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBFS_ep_2 */
.set USBFS_ep_2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBFS_ep_2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBFS_ep_2__INTC_MASK, 0x10
.set USBFS_ep_2__INTC_NUMBER, 4
.set USBFS_ep_2__INTC_PRIOR_NUM, 6
.set USBFS_ep_2__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set USBFS_ep_2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBFS_ep_2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBFS_ep_3 */
.set USBFS_ep_3__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBFS_ep_3__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBFS_ep_3__INTC_MASK, 0x20
.set USBFS_ep_3__INTC_NUMBER, 5
.set USBFS_ep_3__INTC_PRIOR_NUM, 6
.set USBFS_ep_3__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set USBFS_ep_3__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBFS_ep_3__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBFS_ep_4 */
.set USBFS_ep_4__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBFS_ep_4__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBFS_ep_4__INTC_MASK, 0x40
.set USBFS_ep_4__INTC_NUMBER, 6
.set USBFS_ep_4__INTC_PRIOR_NUM, 6
.set USBFS_ep_4__INTC_PRIOR_REG, CYREG_NVIC_PRI_6
.set USBFS_ep_4__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBFS_ep_4__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBFS_ep_5 */
.set USBFS_ep_5__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBFS_ep_5__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBFS_ep_5__INTC_MASK, 0x80
.set USBFS_ep_5__INTC_NUMBER, 7
.set USBFS_ep_5__INTC_PRIOR_NUM, 6
.set USBFS_ep_5__INTC_PRIOR_REG, CYREG_NVIC_PRI_7
.set USBFS_ep_5__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBFS_ep_5__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBFS_ep_6 */
.set USBFS_ep_6__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBFS_ep_6__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBFS_ep_6__INTC_MASK, 0x100
.set USBFS_ep_6__INTC_NUMBER, 8
.set USBFS_ep_6__INTC_PRIOR_NUM, 6
.set USBFS_ep_6__INTC_PRIOR_REG, CYREG_NVIC_PRI_8
.set USBFS_ep_6__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBFS_ep_6__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBFS_ep_7 */
.set USBFS_ep_7__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBFS_ep_7__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBFS_ep_7__INTC_MASK, 0x200
.set USBFS_ep_7__INTC_NUMBER, 9
.set USBFS_ep_7__INTC_PRIOR_NUM, 6
.set USBFS_ep_7__INTC_PRIOR_REG, CYREG_NVIC_PRI_9
.set USBFS_ep_7__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBFS_ep_7__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBFS_VBUS */
.set USBFS_VBUS__0__MASK, 0x40
.set USBFS_VBUS__0__PC, CYREG_PRT1_PC6
.set USBFS_VBUS__0__PORT, 1
.set USBFS_VBUS__0__SHIFT, 6
.set USBFS_VBUS__AG, CYREG_PRT1_AG
.set USBFS_VBUS__AMUX, CYREG_PRT1_AMUX
.set USBFS_VBUS__BIE, CYREG_PRT1_BIE
.set USBFS_VBUS__BIT_MASK, CYREG_PRT1_BIT_MASK
.set USBFS_VBUS__BYP, CYREG_PRT1_BYP
.set USBFS_VBUS__CTL, CYREG_PRT1_CTL
.set USBFS_VBUS__DM0, CYREG_PRT1_DM0
.set USBFS_VBUS__DM1, CYREG_PRT1_DM1
.set USBFS_VBUS__DM2, CYREG_PRT1_DM2
.set USBFS_VBUS__DR, CYREG_PRT1_DR
.set USBFS_VBUS__INP_DIS, CYREG_PRT1_INP_DIS
.set USBFS_VBUS__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set USBFS_VBUS__LCD_EN, CYREG_PRT1_LCD_EN
.set USBFS_VBUS__MASK, 0x40
.set USBFS_VBUS__PORT, 1
.set USBFS_VBUS__PRT, CYREG_PRT1_PRT
.set USBFS_VBUS__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set USBFS_VBUS__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set USBFS_VBUS__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set USBFS_VBUS__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set USBFS_VBUS__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set USBFS_VBUS__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set USBFS_VBUS__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set USBFS_VBUS__PS, CYREG_PRT1_PS
.set USBFS_VBUS__SHIFT, 6
.set USBFS_VBUS__SLW, CYREG_PRT1_SLW

/* Clock_I2C */
.set Clock_I2C__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Clock_I2C__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Clock_I2C__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Clock_I2C__CFG2_SRC_SEL_MASK, 0x07
.set Clock_I2C__INDEX, 0x00
.set Clock_I2C__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_I2C__PM_ACT_MSK, 0x01
.set Clock_I2C__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_I2C__PM_STBY_MSK, 0x01

/* USBFS_USB */
.set USBFS_USB__ARB_CFG, CYREG_USB_ARB_CFG
.set USBFS_USB__ARB_EP1_CFG, CYREG_USB_ARB_EP1_CFG
.set USBFS_USB__ARB_EP1_INT_EN, CYREG_USB_ARB_EP1_INT_EN
.set USBFS_USB__ARB_EP1_SR, CYREG_USB_ARB_EP1_SR
.set USBFS_USB__ARB_EP2_CFG, CYREG_USB_ARB_EP2_CFG
.set USBFS_USB__ARB_EP2_INT_EN, CYREG_USB_ARB_EP2_INT_EN
.set USBFS_USB__ARB_EP2_SR, CYREG_USB_ARB_EP2_SR
.set USBFS_USB__ARB_EP3_CFG, CYREG_USB_ARB_EP3_CFG
.set USBFS_USB__ARB_EP3_INT_EN, CYREG_USB_ARB_EP3_INT_EN
.set USBFS_USB__ARB_EP3_SR, CYREG_USB_ARB_EP3_SR
.set USBFS_USB__ARB_EP4_CFG, CYREG_USB_ARB_EP4_CFG
.set USBFS_USB__ARB_EP4_INT_EN, CYREG_USB_ARB_EP4_INT_EN
.set USBFS_USB__ARB_EP4_SR, CYREG_USB_ARB_EP4_SR
.set USBFS_USB__ARB_EP5_CFG, CYREG_USB_ARB_EP5_CFG
.set USBFS_USB__ARB_EP5_INT_EN, CYREG_USB_ARB_EP5_INT_EN
.set USBFS_USB__ARB_EP5_SR, CYREG_USB_ARB_EP5_SR
.set USBFS_USB__ARB_EP6_CFG, CYREG_USB_ARB_EP6_CFG
.set USBFS_USB__ARB_EP6_INT_EN, CYREG_USB_ARB_EP6_INT_EN
.set USBFS_USB__ARB_EP6_SR, CYREG_USB_ARB_EP6_SR
.set USBFS_USB__ARB_EP7_CFG, CYREG_USB_ARB_EP7_CFG
.set USBFS_USB__ARB_EP7_INT_EN, CYREG_USB_ARB_EP7_INT_EN
.set USBFS_USB__ARB_EP7_SR, CYREG_USB_ARB_EP7_SR
.set USBFS_USB__ARB_EP8_CFG, CYREG_USB_ARB_EP8_CFG
.set USBFS_USB__ARB_EP8_INT_EN, CYREG_USB_ARB_EP8_INT_EN
.set USBFS_USB__ARB_EP8_SR, CYREG_USB_ARB_EP8_SR
.set USBFS_USB__ARB_INT_EN, CYREG_USB_ARB_INT_EN
.set USBFS_USB__ARB_INT_SR, CYREG_USB_ARB_INT_SR
.set USBFS_USB__ARB_RW1_DR, CYREG_USB_ARB_RW1_DR
.set USBFS_USB__ARB_RW1_RA, CYREG_USB_ARB_RW1_RA
.set USBFS_USB__ARB_RW1_RA_MSB, CYREG_USB_ARB_RW1_RA_MSB
.set USBFS_USB__ARB_RW1_WA, CYREG_USB_ARB_RW1_WA
.set USBFS_USB__ARB_RW1_WA_MSB, CYREG_USB_ARB_RW1_WA_MSB
.set USBFS_USB__ARB_RW2_DR, CYREG_USB_ARB_RW2_DR
.set USBFS_USB__ARB_RW2_RA, CYREG_USB_ARB_RW2_RA
.set USBFS_USB__ARB_RW2_RA_MSB, CYREG_USB_ARB_RW2_RA_MSB
.set USBFS_USB__ARB_RW2_WA, CYREG_USB_ARB_RW2_WA
.set USBFS_USB__ARB_RW2_WA_MSB, CYREG_USB_ARB_RW2_WA_MSB
.set USBFS_USB__ARB_RW3_DR, CYREG_USB_ARB_RW3_DR
.set USBFS_USB__ARB_RW3_RA, CYREG_USB_ARB_RW3_RA
.set USBFS_USB__ARB_RW3_RA_MSB, CYREG_USB_ARB_RW3_RA_MSB
.set USBFS_USB__ARB_RW3_WA, CYREG_USB_ARB_RW3_WA
.set USBFS_USB__ARB_RW3_WA_MSB, CYREG_USB_ARB_RW3_WA_MSB
.set USBFS_USB__ARB_RW4_DR, CYREG_USB_ARB_RW4_DR
.set USBFS_USB__ARB_RW4_RA, CYREG_USB_ARB_RW4_RA
.set USBFS_USB__ARB_RW4_RA_MSB, CYREG_USB_ARB_RW4_RA_MSB
.set USBFS_USB__ARB_RW4_WA, CYREG_USB_ARB_RW4_WA
.set USBFS_USB__ARB_RW4_WA_MSB, CYREG_USB_ARB_RW4_WA_MSB
.set USBFS_USB__ARB_RW5_DR, CYREG_USB_ARB_RW5_DR
.set USBFS_USB__ARB_RW5_RA, CYREG_USB_ARB_RW5_RA
.set USBFS_USB__ARB_RW5_RA_MSB, CYREG_USB_ARB_RW5_RA_MSB
.set USBFS_USB__ARB_RW5_WA, CYREG_USB_ARB_RW5_WA
.set USBFS_USB__ARB_RW5_WA_MSB, CYREG_USB_ARB_RW5_WA_MSB
.set USBFS_USB__ARB_RW6_DR, CYREG_USB_ARB_RW6_DR
.set USBFS_USB__ARB_RW6_RA, CYREG_USB_ARB_RW6_RA
.set USBFS_USB__ARB_RW6_RA_MSB, CYREG_USB_ARB_RW6_RA_MSB
.set USBFS_USB__ARB_RW6_WA, CYREG_USB_ARB_RW6_WA
.set USBFS_USB__ARB_RW6_WA_MSB, CYREG_USB_ARB_RW6_WA_MSB
.set USBFS_USB__ARB_RW7_DR, CYREG_USB_ARB_RW7_DR
.set USBFS_USB__ARB_RW7_RA, CYREG_USB_ARB_RW7_RA
.set USBFS_USB__ARB_RW7_RA_MSB, CYREG_USB_ARB_RW7_RA_MSB
.set USBFS_USB__ARB_RW7_WA, CYREG_USB_ARB_RW7_WA
.set USBFS_USB__ARB_RW7_WA_MSB, CYREG_USB_ARB_RW7_WA_MSB
.set USBFS_USB__ARB_RW8_DR, CYREG_USB_ARB_RW8_DR
.set USBFS_USB__ARB_RW8_RA, CYREG_USB_ARB_RW8_RA
.set USBFS_USB__ARB_RW8_RA_MSB, CYREG_USB_ARB_RW8_RA_MSB
.set USBFS_USB__ARB_RW8_WA, CYREG_USB_ARB_RW8_WA
.set USBFS_USB__ARB_RW8_WA_MSB, CYREG_USB_ARB_RW8_WA_MSB
.set USBFS_USB__BUF_SIZE, CYREG_USB_BUF_SIZE
.set USBFS_USB__BUS_RST_CNT, CYREG_USB_BUS_RST_CNT
.set USBFS_USB__CR0, CYREG_USB_CR0
.set USBFS_USB__CR1, CYREG_USB_CR1
.set USBFS_USB__CWA, CYREG_USB_CWA
.set USBFS_USB__CWA_MSB, CYREG_USB_CWA_MSB
.set USBFS_USB__DMA_THRES, CYREG_USB_DMA_THRES
.set USBFS_USB__DMA_THRES_MSB, CYREG_USB_DMA_THRES_MSB
.set USBFS_USB__DYN_RECONFIG, CYREG_USB_DYN_RECONFIG
.set USBFS_USB__EP0_CNT, CYREG_USB_EP0_CNT
.set USBFS_USB__EP0_CR, CYREG_USB_EP0_CR
.set USBFS_USB__EP0_DR0, CYREG_USB_EP0_DR0
.set USBFS_USB__EP0_DR1, CYREG_USB_EP0_DR1
.set USBFS_USB__EP0_DR2, CYREG_USB_EP0_DR2
.set USBFS_USB__EP0_DR3, CYREG_USB_EP0_DR3
.set USBFS_USB__EP0_DR4, CYREG_USB_EP0_DR4
.set USBFS_USB__EP0_DR5, CYREG_USB_EP0_DR5
.set USBFS_USB__EP0_DR6, CYREG_USB_EP0_DR6
.set USBFS_USB__EP0_DR7, CYREG_USB_EP0_DR7
.set USBFS_USB__EP_ACTIVE, CYREG_USB_EP_ACTIVE
.set USBFS_USB__EP_TYPE, CYREG_USB_EP_TYPE
.set USBFS_USB__MEM_DATA, CYREG_USB_MEM_DATA_MBASE
.set USBFS_USB__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set USBFS_USB__PM_ACT_MSK, 0x01
.set USBFS_USB__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set USBFS_USB__PM_STBY_MSK, 0x01
.set USBFS_USB__SIE_EP1_CNT0, CYREG_USB_SIE_EP1_CNT0
.set USBFS_USB__SIE_EP1_CNT1, CYREG_USB_SIE_EP1_CNT1
.set USBFS_USB__SIE_EP1_CR0, CYREG_USB_SIE_EP1_CR0
.set USBFS_USB__SIE_EP2_CNT0, CYREG_USB_SIE_EP2_CNT0
.set USBFS_USB__SIE_EP2_CNT1, CYREG_USB_SIE_EP2_CNT1
.set USBFS_USB__SIE_EP2_CR0, CYREG_USB_SIE_EP2_CR0
.set USBFS_USB__SIE_EP3_CNT0, CYREG_USB_SIE_EP3_CNT0
.set USBFS_USB__SIE_EP3_CNT1, CYREG_USB_SIE_EP3_CNT1
.set USBFS_USB__SIE_EP3_CR0, CYREG_USB_SIE_EP3_CR0
.set USBFS_USB__SIE_EP4_CNT0, CYREG_USB_SIE_EP4_CNT0
.set USBFS_USB__SIE_EP4_CNT1, CYREG_USB_SIE_EP4_CNT1
.set USBFS_USB__SIE_EP4_CR0, CYREG_USB_SIE_EP4_CR0
.set USBFS_USB__SIE_EP5_CNT0, CYREG_USB_SIE_EP5_CNT0
.set USBFS_USB__SIE_EP5_CNT1, CYREG_USB_SIE_EP5_CNT1
.set USBFS_USB__SIE_EP5_CR0, CYREG_USB_SIE_EP5_CR0
.set USBFS_USB__SIE_EP6_CNT0, CYREG_USB_SIE_EP6_CNT0
.set USBFS_USB__SIE_EP6_CNT1, CYREG_USB_SIE_EP6_CNT1
.set USBFS_USB__SIE_EP6_CR0, CYREG_USB_SIE_EP6_CR0
.set USBFS_USB__SIE_EP7_CNT0, CYREG_USB_SIE_EP7_CNT0
.set USBFS_USB__SIE_EP7_CNT1, CYREG_USB_SIE_EP7_CNT1
.set USBFS_USB__SIE_EP7_CR0, CYREG_USB_SIE_EP7_CR0
.set USBFS_USB__SIE_EP8_CNT0, CYREG_USB_SIE_EP8_CNT0
.set USBFS_USB__SIE_EP8_CNT1, CYREG_USB_SIE_EP8_CNT1
.set USBFS_USB__SIE_EP8_CR0, CYREG_USB_SIE_EP8_CR0
.set USBFS_USB__SIE_EP_INT_EN, CYREG_USB_SIE_EP_INT_EN
.set USBFS_USB__SIE_EP_INT_SR, CYREG_USB_SIE_EP_INT_SR
.set USBFS_USB__SOF0, CYREG_USB_SOF0
.set USBFS_USB__SOF1, CYREG_USB_SOF1
.set USBFS_USB__USBIO_CR0, CYREG_USB_USBIO_CR0
.set USBFS_USB__USBIO_CR1, CYREG_USB_USBIO_CR1
.set USBFS_USB__USB_CLK_EN, CYREG_USB_USB_CLK_EN

/* USBFS_Dm */
.set USBFS_Dm__0__MASK, 0x80
.set USBFS_Dm__0__PC, CYREG_IO_PC_PRT15_7_6_PC1
.set USBFS_Dm__0__PORT, 15
.set USBFS_Dm__0__SHIFT, 7
.set USBFS_Dm__AG, CYREG_PRT15_AG
.set USBFS_Dm__AMUX, CYREG_PRT15_AMUX
.set USBFS_Dm__BIE, CYREG_PRT15_BIE
.set USBFS_Dm__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBFS_Dm__BYP, CYREG_PRT15_BYP
.set USBFS_Dm__CTL, CYREG_PRT15_CTL
.set USBFS_Dm__DM0, CYREG_PRT15_DM0
.set USBFS_Dm__DM1, CYREG_PRT15_DM1
.set USBFS_Dm__DM2, CYREG_PRT15_DM2
.set USBFS_Dm__DR, CYREG_PRT15_DR
.set USBFS_Dm__INP_DIS, CYREG_PRT15_INP_DIS
.set USBFS_Dm__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBFS_Dm__LCD_EN, CYREG_PRT15_LCD_EN
.set USBFS_Dm__MASK, 0x80
.set USBFS_Dm__PORT, 15
.set USBFS_Dm__PRT, CYREG_PRT15_PRT
.set USBFS_Dm__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBFS_Dm__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBFS_Dm__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBFS_Dm__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBFS_Dm__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBFS_Dm__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBFS_Dm__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBFS_Dm__PS, CYREG_PRT15_PS
.set USBFS_Dm__SHIFT, 7
.set USBFS_Dm__SLW, CYREG_PRT15_SLW

/* USBFS_Dp */
.set USBFS_Dp__0__MASK, 0x40
.set USBFS_Dp__0__PC, CYREG_IO_PC_PRT15_7_6_PC0
.set USBFS_Dp__0__PORT, 15
.set USBFS_Dp__0__SHIFT, 6
.set USBFS_Dp__AG, CYREG_PRT15_AG
.set USBFS_Dp__AMUX, CYREG_PRT15_AMUX
.set USBFS_Dp__BIE, CYREG_PRT15_BIE
.set USBFS_Dp__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBFS_Dp__BYP, CYREG_PRT15_BYP
.set USBFS_Dp__CTL, CYREG_PRT15_CTL
.set USBFS_Dp__DM0, CYREG_PRT15_DM0
.set USBFS_Dp__DM1, CYREG_PRT15_DM1
.set USBFS_Dp__DM2, CYREG_PRT15_DM2
.set USBFS_Dp__DR, CYREG_PRT15_DR
.set USBFS_Dp__INP_DIS, CYREG_PRT15_INP_DIS
.set USBFS_Dp__INTSTAT, CYREG_PICU15_INTSTAT
.set USBFS_Dp__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBFS_Dp__LCD_EN, CYREG_PRT15_LCD_EN
.set USBFS_Dp__MASK, 0x40
.set USBFS_Dp__PORT, 15
.set USBFS_Dp__PRT, CYREG_PRT15_PRT
.set USBFS_Dp__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBFS_Dp__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBFS_Dp__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBFS_Dp__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBFS_Dp__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBFS_Dp__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBFS_Dp__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBFS_Dp__PS, CYREG_PRT15_PS
.set USBFS_Dp__SHIFT, 6
.set USBFS_Dp__SLW, CYREG_PRT15_SLW
.set USBFS_Dp__SNAP, CYREG_PICU_15_SNAP_15

/* SWDXRES */
.set SWDXRES__0__MASK, 0x10
.set SWDXRES__0__PC, CYREG_PRT2_PC4
.set SWDXRES__0__PORT, 2
.set SWDXRES__0__SHIFT, 4
.set SWDXRES__AG, CYREG_PRT2_AG
.set SWDXRES__AMUX, CYREG_PRT2_AMUX
.set SWDXRES__BIE, CYREG_PRT2_BIE
.set SWDXRES__BIT_MASK, CYREG_PRT2_BIT_MASK
.set SWDXRES__BYP, CYREG_PRT2_BYP
.set SWDXRES__CTL, CYREG_PRT2_CTL
.set SWDXRES__DM0, CYREG_PRT2_DM0
.set SWDXRES__DM1, CYREG_PRT2_DM1
.set SWDXRES__DM2, CYREG_PRT2_DM2
.set SWDXRES__DR, CYREG_PRT2_DR
.set SWDXRES__INP_DIS, CYREG_PRT2_INP_DIS
.set SWDXRES__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set SWDXRES__LCD_EN, CYREG_PRT2_LCD_EN
.set SWDXRES__MASK, 0x10
.set SWDXRES__PORT, 2
.set SWDXRES__PRT, CYREG_PRT2_PRT
.set SWDXRES__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set SWDXRES__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set SWDXRES__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set SWDXRES__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set SWDXRES__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set SWDXRES__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set SWDXRES__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set SWDXRES__PS, CYREG_PRT2_PS
.set SWDXRES__SHIFT, 4
.set SWDXRES__SLW, CYREG_PRT2_SLW

/* SWDCLK */
.set SWDCLK__0__MASK, 0x02
.set SWDCLK__0__PC, CYREG_PRT2_PC1
.set SWDCLK__0__PORT, 2
.set SWDCLK__0__SHIFT, 1
.set SWDCLK__AG, CYREG_PRT2_AG
.set SWDCLK__AMUX, CYREG_PRT2_AMUX
.set SWDCLK__BIE, CYREG_PRT2_BIE
.set SWDCLK__BIT_MASK, CYREG_PRT2_BIT_MASK
.set SWDCLK__BYP, CYREG_PRT2_BYP
.set SWDCLK__CTL, CYREG_PRT2_CTL
.set SWDCLK__DM0, CYREG_PRT2_DM0
.set SWDCLK__DM1, CYREG_PRT2_DM1
.set SWDCLK__DM2, CYREG_PRT2_DM2
.set SWDCLK__DR, CYREG_PRT2_DR
.set SWDCLK__INP_DIS, CYREG_PRT2_INP_DIS
.set SWDCLK__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set SWDCLK__LCD_EN, CYREG_PRT2_LCD_EN
.set SWDCLK__MASK, 0x02
.set SWDCLK__PORT, 2
.set SWDCLK__PRT, CYREG_PRT2_PRT
.set SWDCLK__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set SWDCLK__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set SWDCLK__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set SWDCLK__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set SWDCLK__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set SWDCLK__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set SWDCLK__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set SWDCLK__PS, CYREG_PRT2_PS
.set SWDCLK__SHIFT, 1
.set SWDCLK__SLW, CYREG_PRT2_SLW

/* SWDIO */
.set SWDIO__0__MASK, 0x01
.set SWDIO__0__PC, CYREG_PRT2_PC0
.set SWDIO__0__PORT, 2
.set SWDIO__0__SHIFT, 0
.set SWDIO__AG, CYREG_PRT2_AG
.set SWDIO__AMUX, CYREG_PRT2_AMUX
.set SWDIO__BIE, CYREG_PRT2_BIE
.set SWDIO__BIT_MASK, CYREG_PRT2_BIT_MASK
.set SWDIO__BYP, CYREG_PRT2_BYP
.set SWDIO__CTL, CYREG_PRT2_CTL
.set SWDIO__DM0, CYREG_PRT2_DM0
.set SWDIO__DM1, CYREG_PRT2_DM1
.set SWDIO__DM2, CYREG_PRT2_DM2
.set SWDIO__DR, CYREG_PRT2_DR
.set SWDIO__INP_DIS, CYREG_PRT2_INP_DIS
.set SWDIO__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set SWDIO__LCD_EN, CYREG_PRT2_LCD_EN
.set SWDIO__MASK, 0x01
.set SWDIO__PORT, 2
.set SWDIO__PRT, CYREG_PRT2_PRT
.set SWDIO__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set SWDIO__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set SWDIO__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set SWDIO__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set SWDIO__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set SWDIO__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set SWDIO__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set SWDIO__PS, CYREG_PRT2_PS
.set SWDIO__SHIFT, 0
.set SWDIO__SLW, CYREG_PRT2_SLW

/* Miscellaneous */
/* -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release */
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_MEMBER_5B, 4
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_DIE_PSOC5LP, 4
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_DIE_PSOC5LP
.set BCLK__BUS_CLK__HZ, 64000000
.set BCLK__BUS_CLK__KHZ, 64000
.set BCLK__BUS_CLK__MHZ, 64
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 3
.set CYDEV_CHIP_DIE_PSOC4A, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E105069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 2
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REV_PSOC5LP_PRODUCTION
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 0
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_Disable
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_REQXRES, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x1000
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000007
.set CYDEV_PROJ_TYPE, 2
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x1000
.set CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP, 1
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 3300
.set CYDEV_VIO0, 5
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1, 5
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2, 5
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 3300
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set autoVrefComparator_0__CLK, CYREG_CMP2_CLK
.set autoVrefComparator_0__CMP_MASK, 0x04
.set autoVrefComparator_0__CMP_NUMBER, 2
.set autoVrefComparator_0__CR, CYREG_CMP2_CR
.set autoVrefComparator_0__LUT__CR, CYREG_LUT2_CR
.set autoVrefComparator_0__LUT__MSK, CYREG_LUT_MSK
.set autoVrefComparator_0__LUT__MSK_MASK, 0x04
.set autoVrefComparator_0__LUT__MSK_SHIFT, 2
.set autoVrefComparator_0__LUT__MX, CYREG_LUT2_MX
.set autoVrefComparator_0__LUT__SR, CYREG_LUT_SR
.set autoVrefComparator_0__LUT__SR_MASK, 0x04
.set autoVrefComparator_0__LUT__SR_SHIFT, 2
.set autoVrefComparator_0__PM_ACT_CFG, CYREG_PM_ACT_CFG7
.set autoVrefComparator_0__PM_ACT_MSK, 0x04
.set autoVrefComparator_0__PM_STBY_CFG, CYREG_PM_STBY_CFG7
.set autoVrefComparator_0__PM_STBY_MSK, 0x04
.set autoVrefComparator_0__SW0, CYREG_CMP2_SW0
.set autoVrefComparator_0__SW2, CYREG_CMP2_SW2
.set autoVrefComparator_0__SW3, CYREG_CMP2_SW3
.set autoVrefComparator_0__SW4, CYREG_CMP2_SW4
.set autoVrefComparator_0__SW6, CYREG_CMP2_SW6
.set autoVrefComparator_0__TR0, CYREG_CMP2_TR0
.set autoVrefComparator_0__TR1, CYREG_CMP2_TR1
.set autoVrefComparator_0__TRIM__TR0, CYREG_FLSHID_MFG_CFG_CMP2_TR0
.set autoVrefComparator_0__TRIM__TR0_HS, CYREG_FLSHID_CUST_TABLES_CMP2_TR0_HS
.set autoVrefComparator_0__TRIM__TR1, CYREG_FLSHID_MFG_CFG_CMP2_TR1
.set autoVrefComparator_0__TRIM__TR1_HS, CYREG_FLSHID_CUST_TABLES_CMP2_TR1_HS
.set autoVrefComparator_0__WRK, CYREG_CMP_WRK
.set autoVrefComparator_0__WRK_MASK, 0x04
.set autoVrefComparator_0__WRK_SHIFT, 2
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
