Analysis & Synthesis report for LinearPrediction
Fri Jun 19 18:18:00 2015
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |LinearPrediction|LPC_qsys:comb_3|write_master:ddr3_write_master|state
 11. State Machine - |LinearPrediction|LPC_qsys:comb_3|read_master:ddr3_read_master|state
 12. State Machine - |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state
 13. State Machine - |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state
 14. State Machine - |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state
 15. Registers Protected by Synthesis
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Registers Packed Into Inferred Megafunctions
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Source assignments for LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
 23. Source assignments for LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
 24. Source assignments for LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
 25. Source assignments for LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
 26. Source assignments for LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
 27. Source assignments for LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
 28. Source assignments for LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer
 29. Source assignments for LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer
 30. Source assignments for LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
 31. Source assignments for LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
 32. Source assignments for LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 33. Source assignments for LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 34. Source assignments for LPC_qsys:comb_3|LPC_qsys_read_memory:read_memory|altsyncram:the_altsyncram|altsyncram_gc92:auto_generated
 35. Source assignments for LPC_qsys:comb_3|LPC_qsys_sink_ram:sink_ram|altsyncram:the_altsyncram|altsyncram_g292:auto_generated
 36. Source assignments for LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_cmd_demux:cmd_demux
 37. Source assignments for LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_rsp_demux:rsp_demux
 38. Source assignments for LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_rsp_demux:rsp_demux_001
 39. Source assignments for LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_rsp_demux:rsp_demux_002
 40. Source assignments for LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_rsp_demux:rsp_demux_003
 41. Source assignments for LPC_qsys:comb_3|altera_reset_controller:rst_controller
 42. Source assignments for LPC_qsys:comb_3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 43. Source assignments for LPC_qsys:comb_3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 44. Source assignments for LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated
 45. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master
 46. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master
 47. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node
 48. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component
 49. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming
 50. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
 51. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
 52. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
 53. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
 54. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
 55. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
 56. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser
 57. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer
 58. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer
 59. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage
 60. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
 61. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser
 62. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
 63. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_sc_fifo:fifo
 64. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p
 65. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b
 66. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto
 67. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m
 68. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_reset_controller:rst_controller
 69. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 70. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 71. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|read_master:ddr3_read_master
 72. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|write_master:ddr3_write_master
 73. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_read_memory:read_memory
 74. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_read_memory:read_memory|altsyncram:the_altsyncram
 75. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_sink_ram:sink_ram
 76. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_sink_ram:sink_ram|altsyncram:the_altsyncram
 77. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ddr3_write_master_ddr3_avalon_master_translator
 78. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sink_ram_s2_translator
 79. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:ddr3_read_master_ddr3_avalon_master_translator
 80. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:read_memory_s2_translator
 81. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:jtag_master_master_translator
 82. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ddr3_write_master_avalon_mm_control_translator
 83. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ddr3_read_master_avalon_mm_control_translator
 84. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sink_ram_s1_translator
 85. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:read_memory_s1_translator
 86. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:jtag_master_master_agent
 87. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_write_master_avalon_mm_control_agent
 88. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_write_master_avalon_mm_control_agent|altera_merlin_burst_uncompressor:uncompressor
 89. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo
 90. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_read_master_avalon_mm_control_agent
 91. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_read_master_avalon_mm_control_agent|altera_merlin_burst_uncompressor:uncompressor
 92. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo
 93. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sink_ram_s1_agent
 94. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sink_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 95. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo
 96. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:read_memory_s1_agent
 97. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:read_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 98. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo
 99. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_router:router|LPC_qsys_mm_interconnect_2_router_default_decode:the_default_decode
100. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_router_001:router_001|LPC_qsys_mm_interconnect_2_router_001_default_decode:the_default_decode
101. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_router_001:router_002|LPC_qsys_mm_interconnect_2_router_001_default_decode:the_default_decode
102. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_router_001:router_003|LPC_qsys_mm_interconnect_2_router_001_default_decode:the_default_decode
103. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_router_001:router_004|LPC_qsys_mm_interconnect_2_router_001_default_decode:the_default_decode
104. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:jtag_master_master_limiter
105. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:ddr3_write_master_avalon_mm_control_burst_adapter
106. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:ddr3_write_master_avalon_mm_control_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
107. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:ddr3_read_master_avalon_mm_control_burst_adapter
108. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:ddr3_read_master_avalon_mm_control_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
109. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sink_ram_s1_burst_adapter
110. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sink_ram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
111. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:read_memory_s1_burst_adapter
112. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:read_memory_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
113. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
114. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
115. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_rsp_width_adapter
116. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
117. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_rsp_width_adapter
118. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
119. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_rsp_width_adapter
120. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
121. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_rsp_width_adapter
122. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
123. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_cmd_width_adapter
124. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_cmd_width_adapter
125. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_cmd_width_adapter
126. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_cmd_width_adapter
127. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter
128. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter_001
129. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter_002
130. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter_003
131. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|altera_reset_controller:rst_controller
132. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
133. Parameter Settings for User Entity Instance: LPC_qsys:comb_3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
134. Parameter Settings for Inferred Entity Instance: LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0
135. altsyncram Parameter Settings by Entity Instance
136. Port Connectivity Checks: "LPC_qsys:comb_3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
137. Port Connectivity Checks: "LPC_qsys:comb_3|altera_reset_controller:rst_controller"
138. Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_cmd_width_adapter"
139. Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_cmd_width_adapter"
140. Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_cmd_width_adapter"
141. Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_cmd_width_adapter"
142. Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_rsp_width_adapter"
143. Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_rsp_width_adapter"
144. Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_rsp_width_adapter"
145. Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
146. Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_rsp_width_adapter"
147. Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
148. Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_router_001:router_001|LPC_qsys_mm_interconnect_2_router_001_default_decode:the_default_decode"
149. Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_router:router|LPC_qsys_mm_interconnect_2_router_default_decode:the_default_decode"
150. Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo"
151. Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:read_memory_s1_agent"
152. Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo"
153. Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sink_ram_s1_agent"
154. Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo"
155. Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_read_master_avalon_mm_control_agent"
156. Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo"
157. Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_write_master_avalon_mm_control_agent"
158. Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:jtag_master_master_agent"
159. Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:read_memory_s1_translator"
160. Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sink_ram_s1_translator"
161. Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ddr3_read_master_avalon_mm_control_translator"
162. Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ddr3_write_master_avalon_mm_control_translator"
163. Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:jtag_master_master_translator"
164. Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:read_memory_s2_translator"
165. Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:ddr3_read_master_ddr3_avalon_master_translator"
166. Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sink_ram_s2_translator"
167. Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ddr3_write_master_ddr3_avalon_master_translator"
168. Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
169. Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_reset_controller:rst_controller"
170. Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_sc_fifo:fifo"
171. Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser"
172. Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter"
173. Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover"
174. Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer"
175. Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer"
176. Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer"
177. Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer"
178. Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer"
179. Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component"
180. Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"
181. Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"
182. Port Connectivity Checks: "LPC_qsys:comb_3"
183. Post-Synthesis Netlist Statistics for Top Partition
184. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
185. Elapsed Time Per Partition
186. Analysis & Synthesis Messages
187. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+---------------------------------+--------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Jun 19 18:18:00 2015      ;
; Quartus II 64-Bit Version       ; 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name                   ; LinearPrediction                           ;
; Top-level Entity Name           ; LinearPrediction                           ;
; Family                          ; Cyclone V                                  ;
; Logic utilization (in ALMs)     ; N/A                                        ;
; Total registers                 ; 1077                                       ;
; Total pins                      ; 1                                          ;
; Total virtual pins              ; 0                                          ;
; Total block memory bits         ; 66,048                                     ;
; Total DSP Blocks                ; 0                                          ;
; Total HSSI RX PCSs              ; 0                                          ;
; Total HSSI PMA RX Deserializers ; 0                                          ;
; Total HSSI TX PCSs              ; 0                                          ;
; Total HSSI PMA TX Serializers   ; 0                                          ;
; Total PLLs                      ; 0                                          ;
; Total DLLs                      ; 0                                          ;
+---------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEFA2F23C8        ;                    ;
; Top-level entity name                                                           ; LinearPrediction   ; LinearPrediction   ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                              ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                        ; Library     ;
+-----------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; LPC_qsys/synthesis/LPC_qsys.v                                                                 ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/LPC_qsys.v                                                                 ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/altera_reset_controller.v                                       ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_reset_controller.v                                       ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/altera_reset_synchronizer.v                                     ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_reset_synchronizer.v                                     ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v                                    ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v                                    ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_avalon_st_adapter.v                  ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/altera_merlin_width_adapter.sv                                  ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_width_adapter.sv                                  ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv                             ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv                             ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/altera_merlin_arbitrator.sv                                     ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_arbitrator.sv                                     ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_rsp_mux.sv                           ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_rsp_demux.sv                         ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_cmd_mux.sv                           ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_cmd_demux.sv                         ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv                                  ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv                                  ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                           ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                           ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v                                ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v                                ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv                                ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv                                ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/altera_avalon_sc_fifo.v                                         ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_sc_fifo.v                                         ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router_001.sv                        ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router_001.sv                        ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router.sv                            ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/altera_merlin_slave_agent.sv                                    ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_slave_agent.sv                                    ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/altera_merlin_master_agent.sv                                   ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_master_agent.sv                                   ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/altera_merlin_slave_translator.sv                               ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_slave_translator.sv                               ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/altera_merlin_master_translator.sv                              ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_master_translator.sv                              ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_1.v                                    ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_1.v                                    ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0.v                                    ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/LPC_qsys_sink_ram.v                                             ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_sink_ram.v                                             ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/LPC_qsys_sink_ram.hex                                           ; yes             ; User Hexadecimal (Intel-Format) File         ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_sink_ram.hex                                           ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/LPC_qsys_read_memory.hex                                        ; yes             ; User Hexadecimal (Intel-Format) File         ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_read_memory.hex                                        ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/LPC_qsys_read_memory.v                                          ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_read_memory.v                                          ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/write_master.v                                                  ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/write_master.v                                                  ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/read_master.v                                                   ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/read_master.v                                                   ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master.v                                          ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master.v                                          ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_p2b_adapter.sv                             ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_p2b_adapter.sv                             ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_b2p_adapter.sv                             ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_b2p_adapter.sv                             ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/altera_avalon_packets_to_master.v                               ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_packets_to_master.v                               ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v                             ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v                             ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v                             ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v                             ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_timing_adt.sv                              ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_timing_adt.sv                              ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v                               ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v                               ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/altera_jtag_dc_streaming.v                                      ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_dc_streaming.v                                      ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/altera_jtag_sld_node.v                                          ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_sld_node.v                                          ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/altera_jtag_streaming.v                                         ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_streaming.v                                         ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v                                ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v                                ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/altera_avalon_st_idle_remover.v                                 ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_idle_remover.v                                 ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/altera_avalon_st_idle_inserter.v                                ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_idle_inserter.v                                ; LPC_qsys    ;
; verilog/LinearPrediction.v                                                                    ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction.v                                                                    ;             ;
; sld_virtual_jtag_basic.v                                                                      ; yes             ; Megafunction                                 ; /home/eric/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                     ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                 ; yes             ; Encrypted Megafunction                       ; /home/eric/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                             ; yes             ; Encrypted Megafunction                       ; /home/eric/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                            ;             ;
; altera_std_synchronizer.v                                                                     ; yes             ; Megafunction                                 ; /home/eric/altera/15.0/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                    ;             ;
; altsyncram.tdf                                                                                ; yes             ; Megafunction                                 ; /home/eric/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf                                                                               ;             ;
; stratix_ram_block.inc                                                                         ; yes             ; Megafunction                                 ; /home/eric/altera/15.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                        ;             ;
; lpm_mux.inc                                                                                   ; yes             ; Megafunction                                 ; /home/eric/altera/15.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                                  ;             ;
; lpm_decode.inc                                                                                ; yes             ; Megafunction                                 ; /home/eric/altera/15.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                               ;             ;
; aglobal150.inc                                                                                ; yes             ; Megafunction                                 ; /home/eric/altera/15.0/quartus/libraries/megafunctions/aglobal150.inc                                                                               ;             ;
; a_rdenreg.inc                                                                                 ; yes             ; Megafunction                                 ; /home/eric/altera/15.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                ;             ;
; altrom.inc                                                                                    ; yes             ; Megafunction                                 ; /home/eric/altera/15.0/quartus/libraries/megafunctions/altrom.inc                                                                                   ;             ;
; altram.inc                                                                                    ; yes             ; Megafunction                                 ; /home/eric/altera/15.0/quartus/libraries/megafunctions/altram.inc                                                                                   ;             ;
; altdpram.inc                                                                                  ; yes             ; Megafunction                                 ; /home/eric/altera/15.0/quartus/libraries/megafunctions/altdpram.inc                                                                                 ;             ;
; db/altsyncram_gc92.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/db/altsyncram_gc92.tdf                                                                        ;             ;
; db/altsyncram_g292.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/db/altsyncram_g292.tdf                                                                        ;             ;
; sld_hub.vhd                                                                                   ; yes             ; Encrypted Megafunction                       ; /home/eric/altera/15.0/quartus/libraries/megafunctions/sld_hub.vhd                                                                                  ; altera_sld  ;
; db/ip/sld5a64d1e5/alt_sld_fab.v                                                               ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/db/ip/sld5a64d1e5/alt_sld_fab.v                                                               ; alt_sld_fab ;
; db/ip/sld5a64d1e5/submodules/alt_sld_fab_alt_sld_fab.v                                        ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/db/ip/sld5a64d1e5/submodules/alt_sld_fab_alt_sld_fab.v                                        ; alt_sld_fab ;
; db/ip/sld5a64d1e5/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/db/ip/sld5a64d1e5/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                 ; alt_sld_fab ;
; db/ip/sld5a64d1e5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                              ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/db/ip/sld5a64d1e5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                              ; alt_sld_fab ;
; db/ip/sld5a64d1e5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                            ; yes             ; Encrypted Auto-Found VHDL File               ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/db/ip/sld5a64d1e5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                            ; alt_sld_fab ;
; db/ip/sld5a64d1e5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                              ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/db/ip/sld5a64d1e5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                              ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                              ; yes             ; Encrypted Megafunction                       ; /home/eric/altera/15.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                             ;             ;
; sld_rom_sr.vhd                                                                                ; yes             ; Encrypted Megafunction                       ; /home/eric/altera/15.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                               ;             ;
; db/altsyncram_g0n1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/db/altsyncram_g0n1.tdf                                                                        ;             ;
+-----------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimate of Logic utilization (ALMs needed) ; 821           ;
;                                             ;               ;
; Combinational ALUT usage for logic          ; 1311          ;
;     -- 7 input functions                    ; 22            ;
;     -- 6 input functions                    ; 214           ;
;     -- 5 input functions                    ; 258           ;
;     -- 4 input functions                    ; 222           ;
;     -- <=3 input functions                  ; 595           ;
;                                             ;               ;
; Dedicated logic registers                   ; 1077          ;
;                                             ;               ;
; I/O pins                                    ; 1             ;
; Total MLAB memory bits                      ; 0             ;
; Total block memory bits                     ; 66048         ;
;                                             ;               ;
; Total DSP Blocks                            ; 0             ;
;                                             ;               ;
; Maximum fan-out node                        ; clk_clk~input ;
; Maximum fan-out                             ; 821           ;
; Total fan-out                               ; 10177         ;
; Average fan-out                             ; 4.17          ;
+---------------------------------------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                          ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                          ; Library Name ;
+-----------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |LinearPrediction                                                                                   ; 1311 (1)          ; 1077 (0)     ; 66048             ; 0          ; 1    ; 0            ; |LinearPrediction                                                                                                                                                                                                                                                                                            ; work         ;
;    |LPC_qsys:comb_3|                                                                                ; 1216 (0)          ; 1000 (0)     ; 66048             ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:comb_3                                                                                                                                                                                                                                                                            ; LPC_qsys     ;
;       |LPC_qsys_JTAG_master:jtag_master|                                                            ; 556 (0)           ; 452 (0)      ; 512               ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master                                                                                                                                                                                                                                           ; LPC_qsys     ;
;          |altera_avalon_packets_to_master:transacto|                                                ; 203 (0)           ; 134 (0)      ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                 ; LPC_qsys     ;
;             |packets_to_master:p2m|                                                                 ; 203 (203)         ; 134 (134)    ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                           ; LPC_qsys     ;
;          |altera_avalon_sc_fifo:fifo|                                                               ; 26 (26)           ; 24 (24)      ; 512               ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                ; LPC_qsys     ;
;             |altsyncram:mem_rtl_0|                                                                  ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                           ; work         ;
;                |altsyncram_g0n1:auto_generated|                                                     ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated                                                                                                                                                            ; work         ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                                    ; 12 (12)           ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                     ; LPC_qsys     ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                         ; 288 (0)           ; 264 (0)      ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                          ; LPC_qsys     ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                     ; 285 (0)           ; 264 (0)      ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                        ; LPC_qsys     ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                        ; 7 (4)             ; 47 (18)      ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                            ; LPC_qsys     ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                     ; 3 (3)             ; 18 (18)      ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                ; LPC_qsys     ;
;                   |altera_std_synchronizer:in_to_out_synchronizer|                                  ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer                             ; work         ;
;                   |altera_std_synchronizer:out_to_in_synchronizer|                                  ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer                             ; work         ;
;                |altera_jtag_src_crosser:source_crosser|                                             ; 1 (0)             ; 27 (18)      ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                 ; LPC_qsys     ;
;                   |altera_jtag_control_signal_crosser:crosser|                                      ; 1 (1)             ; 9 (1)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                      ; LPC_qsys     ;
;                      |altera_std_synchronizer:synchronizer|                                         ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ; work         ;
;                |altera_jtag_streaming:jtag_streaming|                                               ; 277 (268)         ; 187 (168)    ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                   ; LPC_qsys     ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                                    ; 5 (5)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                      ; LPC_qsys     ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                      ; 4 (4)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                        ; LPC_qsys     ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                        ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                          ; work         ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                               ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                 ; work         ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                       ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                         ; work         ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                            ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                              ; work         ;
;                |altera_std_synchronizer:synchronizer|                                               ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                   ; work         ;
;             |altera_jtag_sld_node:node|                                                             ; 3 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                ; LPC_qsys     ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                  ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                              ; work         ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                                    ; 27 (27)           ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                     ; LPC_qsys     ;
;          |altera_reset_controller:rst_controller|                                                   ; 0 (0)             ; 3 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_reset_controller:rst_controller                                                                                                                                                                                                    ; LPC_qsys     ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                            ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                         ; LPC_qsys     ;
;       |LPC_qsys_mm_interconnect_2:mm_interconnect_2|                                                ; 415 (0)           ; 278 (0)      ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2                                                                                                                                                                                                                               ; LPC_qsys     ;
;          |LPC_qsys_mm_interconnect_2_cmd_demux:cmd_demux|                                           ; 10 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_cmd_demux:cmd_demux                                                                                                                                                                                ; LPC_qsys     ;
;          |LPC_qsys_mm_interconnect_2_router:router|                                                 ; 13 (13)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_router:router                                                                                                                                                                                      ; LPC_qsys     ;
;          |LPC_qsys_mm_interconnect_2_rsp_mux:rsp_mux|                                               ; 103 (103)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_rsp_mux:rsp_mux                                                                                                                                                                                    ; LPC_qsys     ;
;          |altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|                  ; 7 (7)             ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo                                                                                                                                                       ; LPC_qsys     ;
;          |altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|                 ; 8 (8)             ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo                                                                                                                                                      ; LPC_qsys     ;
;          |altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|                                      ; 8 (8)             ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo                                                                                                                                                                           ; LPC_qsys     ;
;          |altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|                                         ; 9 (9)             ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo                                                                                                                                                                              ; LPC_qsys     ;
;          |altera_merlin_master_agent:jtag_master_master_agent|                                      ; 3 (3)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:jtag_master_master_agent                                                                                                                                                                           ; LPC_qsys     ;
;          |altera_merlin_slave_agent:ddr3_read_master_avalon_mm_control_agent|                       ; 12 (9)            ; 3 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_read_master_avalon_mm_control_agent                                                                                                                                                            ; LPC_qsys     ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                         ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_read_master_avalon_mm_control_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                              ; LPC_qsys     ;
;          |altera_merlin_slave_agent:ddr3_write_master_avalon_mm_control_agent|                      ; 11 (8)            ; 3 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_write_master_avalon_mm_control_agent                                                                                                                                                           ; LPC_qsys     ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                         ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_write_master_avalon_mm_control_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                             ; LPC_qsys     ;
;          |altera_merlin_slave_agent:read_memory_s1_agent|                                           ; 8 (5)             ; 3 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:read_memory_s1_agent                                                                                                                                                                                ; LPC_qsys     ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                         ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:read_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                  ; LPC_qsys     ;
;          |altera_merlin_slave_agent:sink_ram_s1_agent|                                              ; 8 (5)             ; 3 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sink_ram_s1_agent                                                                                                                                                                                   ; LPC_qsys     ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                         ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sink_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                     ; LPC_qsys     ;
;          |altera_merlin_slave_translator:ddr3_read_master_avalon_mm_control_translator|             ; 5 (5)             ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ddr3_read_master_avalon_mm_control_translator                                                                                                                                                  ; LPC_qsys     ;
;          |altera_merlin_slave_translator:ddr3_write_master_avalon_mm_control_translator|            ; 4 (4)             ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ddr3_write_master_avalon_mm_control_translator                                                                                                                                                 ; LPC_qsys     ;
;          |altera_merlin_slave_translator:read_memory_s1_translator|                                 ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:read_memory_s1_translator                                                                                                                                                                      ; LPC_qsys     ;
;          |altera_merlin_slave_translator:sink_ram_s1_translator|                                    ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sink_ram_s1_translator                                                                                                                                                                         ; LPC_qsys     ;
;          |altera_merlin_traffic_limiter:jtag_master_master_limiter|                                 ; 12 (12)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:jtag_master_master_limiter                                                                                                                                                                      ; LPC_qsys     ;
;          |altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_cmd_width_adapter|         ; 24 (24)           ; 24 (24)      ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_cmd_width_adapter                                                                                                                                              ; LPC_qsys     ;
;          |altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_rsp_width_adapter|         ; 19 (19)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_rsp_width_adapter                                                                                                                                              ; LPC_qsys     ;
;          |altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_cmd_width_adapter|        ; 24 (24)           ; 24 (24)      ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_cmd_width_adapter                                                                                                                                             ; LPC_qsys     ;
;          |altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_rsp_width_adapter|        ; 19 (19)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_rsp_width_adapter                                                                                                                                             ; LPC_qsys     ;
;          |altera_merlin_width_adapter:read_memory_s1_cmd_width_adapter|                             ; 34 (34)           ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_cmd_width_adapter                                                                                                                                                                  ; LPC_qsys     ;
;          |altera_merlin_width_adapter:read_memory_s1_rsp_width_adapter|                             ; 19 (19)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_rsp_width_adapter                                                                                                                                                                  ; LPC_qsys     ;
;          |altera_merlin_width_adapter:sink_ram_s1_cmd_width_adapter|                                ; 34 (34)           ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_cmd_width_adapter                                                                                                                                                                     ; LPC_qsys     ;
;          |altera_merlin_width_adapter:sink_ram_s1_rsp_width_adapter|                                ; 19 (19)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_rsp_width_adapter                                                                                                                                                                     ; LPC_qsys     ;
;       |LPC_qsys_read_memory:read_memory|                                                            ; 0 (0)             ; 0 (0)        ; 32768             ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_read_memory:read_memory                                                                                                                                                                                                                                           ; LPC_qsys     ;
;          |altsyncram:the_altsyncram|                                                                ; 0 (0)             ; 0 (0)        ; 32768             ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_read_memory:read_memory|altsyncram:the_altsyncram                                                                                                                                                                                                                 ; work         ;
;             |altsyncram_gc92:auto_generated|                                                        ; 0 (0)             ; 0 (0)        ; 32768             ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_read_memory:read_memory|altsyncram:the_altsyncram|altsyncram_gc92:auto_generated                                                                                                                                                                                  ; work         ;
;       |LPC_qsys_sink_ram:sink_ram|                                                                  ; 0 (0)             ; 0 (0)        ; 32768             ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_sink_ram:sink_ram                                                                                                                                                                                                                                                 ; LPC_qsys     ;
;          |altsyncram:the_altsyncram|                                                                ; 0 (0)             ; 0 (0)        ; 32768             ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_sink_ram:sink_ram|altsyncram:the_altsyncram                                                                                                                                                                                                                       ; work         ;
;             |altsyncram_g292:auto_generated|                                                        ; 0 (0)             ; 0 (0)        ; 32768             ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_sink_ram:sink_ram|altsyncram:the_altsyncram|altsyncram_g292:auto_generated                                                                                                                                                                                        ; work         ;
;       |altera_reset_controller:rst_controller|                                                      ; 6 (5)             ; 16 (10)      ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:comb_3|altera_reset_controller:rst_controller                                                                                                                                                                                                                                     ; LPC_qsys     ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                           ; 1 (1)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:comb_3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                      ; LPC_qsys     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                               ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:comb_3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                          ; LPC_qsys     ;
;       |read_master:ddr3_read_master|                                                                ; 171 (171)         ; 151 (151)    ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:comb_3|read_master:ddr3_read_master                                                                                                                                                                                                                                               ; LPC_qsys     ;
;       |write_master:ddr3_write_master|                                                              ; 68 (68)           ; 103 (103)    ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:comb_3|write_master:ddr3_write_master                                                                                                                                                                                                                                             ; LPC_qsys     ;
;    |sld_hub:auto_hub|                                                                               ; 94 (1)            ; 77 (0)       ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|sld_hub:auto_hub                                                                                                                                                                                                                                                                           ; altera_sld   ;
;       |alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric| ; 93 (0)            ; 77 (0)       ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                                                                                               ; alt_sld_fab  ;
;          |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                      ; 93 (1)            ; 77 (5)       ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                           ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                           ; 92 (0)            ; 72 (0)       ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                               ; alt_sld_fab  ;
;                |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                       ; 92 (57)           ; 72 (44)      ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                  ; work         ;
;                   |sld_rom_sr:hub_info_reg|                                                         ; 16 (16)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                          ; work         ;
;                   |sld_shadow_jsm:shadow_jsm|                                                       ; 19 (19)           ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                        ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------+
; Name                                                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                      ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------+
; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                     ;
; LPC_qsys:comb_3|LPC_qsys_read_memory:read_memory|altsyncram:the_altsyncram|altsyncram_gc92:auto_generated|ALTSYNCRAM                       ; AUTO ; True Dual Port   ; 2048         ; 16           ; 2048         ; 16           ; 32768 ; LPC_qsys_read_memory.hex ;
; LPC_qsys:comb_3|LPC_qsys_sink_ram:sink_ram|altsyncram:the_altsyncram|altsyncram_g292:auto_generated|ALTSYNCRAM                             ; AUTO ; True Dual Port   ; 2048         ; 16           ; 2048         ; 16           ; 32768 ; LPC_qsys_sink_ram.hex    ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------+--------------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                      ; Version      ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                ; IP Include File ;
+--------+-----------------------------------+--------------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap                        ; N/A          ; N/A          ; Licensed     ; |LinearPrediction|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                 ;                 ;
; Altera ; Signal Tap                        ; N/A          ; N/A          ; Licensed     ; |LinearPrediction|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                             ;                 ;
; Altera ; Signal Tap                        ; N/A          ; N/A          ; Licensed     ; |LinearPrediction|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                   ;                 ;
; Altera ; Signal Tap                        ; N/A          ; N/A          ; Licensed     ; |LinearPrediction|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                 ;                 ;
; Altera ; Signal Tap                        ; N/A          ; N/A          ; Licensed     ; |LinearPrediction|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                   ;                 ;
; N/A    ; Qsys                              ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:comb_3                                                                                                                                                                                              ; LPC_qsys.qsys   ;
; Altera ; altera_jtag_avalon_master         ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master                                                                                                                                                             ; LPC_qsys.qsys   ;
; Altera ; altera_avalon_st_bytes_to_packets ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p                                                                                                                       ; LPC_qsys.qsys   ;
; Altera ; channel_adapter                   ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|LPC_qsys_JTAG_master_b2p_adapter:b2p_adapter                                                                                                                ; LPC_qsys.qsys   ;
; Altera ; altera_avalon_sc_fifo             ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_sc_fifo:fifo                                                                                                                                  ; LPC_qsys.qsys   ;
; Altera ; altera_jtag_dc_streaming          ; 100.99.98.97 ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                            ; LPC_qsys.qsys   ;
; Altera ; altera_avalon_st_packets_to_bytes ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b                                                                                                                       ; LPC_qsys.qsys   ;
; Altera ; channel_adapter                   ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|LPC_qsys_JTAG_master_p2b_adapter:p2b_adapter                                                                                                                ; LPC_qsys.qsys   ;
; Altera ; altera_reset_controller           ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_reset_controller:rst_controller                                                                                                                      ; LPC_qsys.qsys   ;
; Altera ; timing_adapter                    ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|LPC_qsys_JTAG_master_timing_adt:timing_adt                                                                                                                  ; LPC_qsys.qsys   ;
; Altera ; altera_avalon_packets_to_master   ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto                                                                                                                   ; LPC_qsys.qsys   ;
; Altera ; altera_mm_interconnect            ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_0:mm_interconnect_0                                                                                                                                                 ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_master_translator   ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ddr3_write_master_ddr3_avalon_master_translator                                                                 ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_slave_translator    ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sink_ram_s2_translator                                                                                           ; LPC_qsys.qsys   ;
; Altera ; altera_mm_interconnect            ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_1:mm_interconnect_1                                                                                                                                                 ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_master_translator   ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:ddr3_read_master_ddr3_avalon_master_translator                                                                  ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_slave_translator    ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:read_memory_s2_translator                                                                                        ; LPC_qsys.qsys   ;
; Altera ; altera_mm_interconnect            ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2                                                                                                                                                 ; LPC_qsys.qsys   ;
; Altera ; altera_avalon_st_adapter          ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter                                                                                  ; LPC_qsys.qsys   ;
; Altera ; error_adapter                     ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter|LPC_qsys_mm_interconnect_2_avalon_st_adapter_error_adapter_0:error_adapter_0     ; LPC_qsys.qsys   ;
; Altera ; altera_avalon_st_adapter          ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter_001                                                                              ; LPC_qsys.qsys   ;
; Altera ; error_adapter                     ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter_001|LPC_qsys_mm_interconnect_2_avalon_st_adapter_error_adapter_0:error_adapter_0 ; LPC_qsys.qsys   ;
; Altera ; altera_avalon_st_adapter          ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter_002                                                                              ; LPC_qsys.qsys   ;
; Altera ; error_adapter                     ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter_002|LPC_qsys_mm_interconnect_2_avalon_st_adapter_error_adapter_0:error_adapter_0 ; LPC_qsys.qsys   ;
; Altera ; altera_avalon_st_adapter          ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter_003                                                                              ; LPC_qsys.qsys   ;
; Altera ; error_adapter                     ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter_003|LPC_qsys_mm_interconnect_2_avalon_st_adapter_error_adapter_0:error_adapter_0 ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_demultiplexer       ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_cmd_demux:cmd_demux                                                                                                  ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_multiplexer         ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_cmd_mux:cmd_mux                                                                                                      ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_multiplexer         ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_cmd_mux:cmd_mux_001                                                                                                  ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_multiplexer         ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_cmd_mux:cmd_mux_002                                                                                                  ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_multiplexer         ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_cmd_mux:cmd_mux_003                                                                                                  ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_slave_agent         ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_read_master_avalon_mm_control_agent                                                                              ; LPC_qsys.qsys   ;
; Altera ; altera_avalon_sc_fifo             ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo                                                                         ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_burst_adapter       ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:ddr3_read_master_avalon_mm_control_burst_adapter                                                                    ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_width_adapter       ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_cmd_width_adapter                                                                ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_width_adapter       ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_rsp_width_adapter                                                                ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_slave_translator    ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ddr3_read_master_avalon_mm_control_translator                                                                    ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_slave_agent         ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_write_master_avalon_mm_control_agent                                                                             ; LPC_qsys.qsys   ;
; Altera ; altera_avalon_sc_fifo             ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo                                                                        ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_burst_adapter       ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:ddr3_write_master_avalon_mm_control_burst_adapter                                                                   ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_width_adapter       ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_cmd_width_adapter                                                               ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_width_adapter       ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_rsp_width_adapter                                                               ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_slave_translator    ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ddr3_write_master_avalon_mm_control_translator                                                                   ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_master_agent        ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:jtag_master_master_agent                                                                                             ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_traffic_limiter     ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:jtag_master_master_limiter                                                                                        ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_master_translator   ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:jtag_master_master_translator                                                                                   ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_slave_agent         ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:read_memory_s1_agent                                                                                                  ; LPC_qsys.qsys   ;
; Altera ; altera_avalon_sc_fifo             ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo                                                                                             ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_burst_adapter       ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:read_memory_s1_burst_adapter                                                                                        ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_width_adapter       ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_cmd_width_adapter                                                                                    ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_width_adapter       ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_rsp_width_adapter                                                                                    ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_slave_translator    ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:read_memory_s1_translator                                                                                        ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_router              ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_router:router                                                                                                        ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_router              ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_router_001:router_001                                                                                                ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_router              ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_router_001:router_002                                                                                                ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_router              ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_router_001:router_003                                                                                                ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_router              ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_router_001:router_004                                                                                                ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_demultiplexer       ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_rsp_demux:rsp_demux                                                                                                  ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_demultiplexer       ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_rsp_demux:rsp_demux_001                                                                                              ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_demultiplexer       ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_rsp_demux:rsp_demux_002                                                                                              ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_demultiplexer       ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_rsp_demux:rsp_demux_003                                                                                              ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_multiplexer         ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_rsp_mux:rsp_mux                                                                                                      ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_slave_agent         ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sink_ram_s1_agent                                                                                                     ; LPC_qsys.qsys   ;
; Altera ; altera_avalon_sc_fifo             ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo                                                                                                ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_burst_adapter       ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sink_ram_s1_burst_adapter                                                                                           ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_width_adapter       ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_cmd_width_adapter                                                                                       ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_width_adapter       ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_rsp_width_adapter                                                                                       ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_slave_translator    ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sink_ram_s1_translator                                                                                           ; LPC_qsys.qsys   ;
; Altera ; altera_avalon_onchip_memory2      ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_read_memory:read_memory                                                                                                                                                             ; LPC_qsys.qsys   ;
; Altera ; altera_reset_controller           ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:comb_3|altera_reset_controller:rst_controller                                                                                                                                                       ; LPC_qsys.qsys   ;
; Altera ; altera_avalon_onchip_memory2      ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_sink_ram:sink_ram                                                                                                                                                                   ; LPC_qsys.qsys   ;
+--------+-----------------------------------+--------------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------+
; State Machine - |LinearPrediction|LPC_qsys:comb_3|write_master:ddr3_write_master|state ;
+----------+----------+----------+----------+----------+---------------------------------+
; Name     ; state.S3 ; state.S2 ; state.S1 ; state.S0 ; state.S4                        ;
+----------+----------+----------+----------+----------+---------------------------------+
; state.S0 ; 0        ; 0        ; 0        ; 0        ; 0                               ;
; state.S1 ; 0        ; 0        ; 1        ; 1        ; 0                               ;
; state.S2 ; 0        ; 1        ; 0        ; 1        ; 0                               ;
; state.S3 ; 1        ; 0        ; 0        ; 1        ; 0                               ;
; state.S4 ; 0        ; 0        ; 0        ; 1        ; 1                               ;
+----------+----------+----------+----------+----------+---------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------+
; State Machine - |LinearPrediction|LPC_qsys:comb_3|read_master:ddr3_read_master|state ;
+----------+----------+----------+----------+----------+-------------------------------+
; Name     ; state.S3 ; state.S2 ; state.S1 ; state.S0 ; state.S4                      ;
+----------+----------+----------+----------+----------+-------------------------------+
; state.S0 ; 0        ; 0        ; 0        ; 0        ; 0                             ;
; state.S1 ; 0        ; 0        ; 1        ; 1        ; 0                             ;
; state.S2 ; 0        ; 1        ; 0        ; 1        ; 0                             ;
; state.S3 ; 1        ; 0        ; 0        ; 1        ; 0                             ;
; state.S4 ; 0        ; 0        ; 0        ; 1        ; 1                             ;
+----------+----------+----------+----------+----------+-------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                                                                         ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; Name                  ; state.READ_SEND_WAIT ; state.READ_SEND_ISSUE ; state.READ_DATA_WAIT ; state.READ_CMD_WAIT ; state.READ_ASSERT ; state.RETURN_PACKET ; state.WRITE_WAIT ; state.GET_WRITE_DATA ; state.GET_ADDR4 ; state.GET_ADDR3 ; state.GET_ADDR2 ; state.GET_ADDR1 ; state.GET_SIZE2 ; state.GET_SIZE1 ; state.GET_EXTRA ; state.0000 ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; state.0000            ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ;
; state.GET_EXTRA       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 1          ;
; state.GET_SIZE1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 1          ;
; state.GET_SIZE2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 1          ;
; state.GET_ADDR1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR3       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR4       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_WRITE_DATA  ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 1                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.WRITE_WAIT      ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 1                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.RETURN_PACKET   ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 1                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_ASSERT     ; 0                    ; 0                     ; 0                    ; 0                   ; 1                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_CMD_WAIT   ; 0                    ; 0                     ; 0                    ; 1                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_DATA_WAIT  ; 0                    ; 0                     ; 1                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_ISSUE ; 0                    ; 1                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_WAIT  ; 1                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state ;
+-------------------------+----------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                    ; read_state.ST_HEADER ; read_state.ST_READ_DATA ; read_state.ST_PADDED                                                                                                                                                       ;
+-------------------------+----------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; read_state.ST_HEADER    ; 0                    ; 0                       ; 0                                                                                                                                                                          ;
; read_state.ST_PADDED    ; 1                    ; 0                       ; 1                                                                                                                                                                          ;
; read_state.ST_READ_DATA ; 1                    ; 1                       ; 0                                                                                                                                                                          ;
+-------------------------+----------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state ;
+---------------------------+---------------------------+-------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Name                      ; write_state.ST_WRITE_DATA ; write_state.ST_HEADER_2 ; write_state.ST_HEADER_1 ; write_state.ST_BYPASS                                                                                                                      ;
+---------------------------+---------------------------+-------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; write_state.ST_BYPASS     ; 0                         ; 0                       ; 0                       ; 0                                                                                                                                          ;
; write_state.ST_HEADER_1   ; 0                         ; 0                       ; 1                       ; 1                                                                                                                                          ;
; write_state.ST_HEADER_2   ; 0                         ; 1                       ; 0                       ; 1                                                                                                                                          ;
; write_state.ST_WRITE_DATA ; 1                         ; 0                       ; 0                       ; 1                                                                                                                                          ;
+---------------------------+---------------------------+-------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                      ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[1]                              ; yes                                                              ; yes                                        ;
; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer|dreg[1]                             ; yes                                                              ; yes                                        ;
; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                   ; yes                                                              ; yes                                        ;
; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[0]                              ; yes                                                              ; yes                                        ;
; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1]                         ; yes                                                              ; yes                                        ;
; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                             ; yes                                                              ; yes                                        ;
; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[0]                                                                                   ; yes                                                              ; yes                                        ;
; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1                               ; yes                                                              ; yes                                        ;
; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0]                         ; yes                                                              ; yes                                        ;
; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[1]                                 ; yes                                                              ; yes                                        ;
; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer|din_s1                              ; yes                                                              ; yes                                        ;
; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|din_s1                                                                                    ; yes                                                              ; yes                                        ;
; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                          ; yes                                                              ; yes                                        ;
; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[6]                             ; yes                                                              ; yes                                        ;
; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|din_s1                          ; yes                                                              ; yes                                        ;
; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0]                                 ; yes                                                              ; yes                                        ;
; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                          ; yes                                                              ; yes                                        ;
; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[5]                             ; yes                                                              ; yes                                        ;
; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|din_s1                                  ; yes                                                              ; yes                                        ;
; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[4]                             ; yes                                                              ; yes                                        ;
; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[3]                             ; yes                                                              ; yes                                        ;
; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                          ; yes                                                              ; yes                                        ;
; LPC_qsys:comb_3|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[7]                                                                             ; yes                                                              ; yes                                        ;
; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[6]                                                                             ; yes                                                              ; yes                                        ;
; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[5]                                                                             ; yes                                                              ; yes                                        ;
; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[4]                                                                             ; yes                                                              ; yes                                        ;
; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[3]                                                                             ; yes                                                              ; yes                                        ;
; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[2]                                                                             ; yes                                                              ; yes                                        ;
; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[1]                                                                             ; yes                                                              ; yes                                        ;
; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[0]                                                                             ; yes                                                              ; yes                                        ;
; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[2]                             ; yes                                                              ; yes                                        ;
; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[5]                          ; yes                                                              ; yes                                        ;
; LPC_qsys:comb_3|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; LPC_qsys:comb_3|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[6] ; yes                                                              ; yes                                        ;
; LPC_qsys:comb_3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[1]                             ; yes                                                              ; yes                                        ;
; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[4]                          ; yes                                                              ; yes                                        ;
; LPC_qsys:comb_3|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[5] ; yes                                                              ; yes                                        ;
; LPC_qsys:comb_3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                             ; yes                                                              ; yes                                        ;
; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[3]                          ; yes                                                              ; yes                                        ;
; LPC_qsys:comb_3|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[4] ; yes                                                              ; yes                                        ;
; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|din_s1                              ; yes                                                              ; yes                                        ;
; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[2]                          ; yes                                                              ; yes                                        ;
; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[3] ; yes                                                              ; yes                                        ;
; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[1]                          ; yes                                                              ; yes                                        ;
; LPC_qsys:comb_3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[2] ; yes                                                              ; yes                                        ;
; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[0]                          ; yes                                                              ; yes                                        ;
; LPC_qsys:comb_3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[1] ; yes                                                              ; yes                                        ;
; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|din_s1                           ; yes                                                              ; yes                                        ;
; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|din_s1  ; yes                                                              ; yes                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                    ; Reason for Removal                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_rsp_width_adapter|p0_use_reg                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                      ; Stuck at GND due to stuck port clock_enable                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_rsp_width_adapter|p0_use_reg                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                         ; Stuck at GND due to stuck port clock_enable                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_rsp_width_adapter|p0_use_reg                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                ; Stuck at GND due to stuck port clock_enable                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]  ; Stuck at GND due to stuck port clock_enable                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_rsp_width_adapter|p0_use_reg                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy               ; Stuck at GND due to stuck port clock_enable                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3] ; Stuck at GND due to stuck port clock_enable                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:read_memory_s1_translator|av_chipselect_pre                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sink_ram_s1_translator|av_chipselect_pre                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:read_memory_s2_translator|av_chipselect_pre                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sink_ram_s2_translator|av_chipselect_pre                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[8]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_mgmt[0]              ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][70]                                                                                                      ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][69]                                                                                                      ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][70]                                                                                                         ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][69]                                                                                                         ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][70]                                                                                  ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][69]                                                                                  ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][70]                                                                                 ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][69]                                                                                 ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_rsp_width_adapter|p0_reg_endofpacket                                                                                     ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_rsp_width_adapter|p0_reg_data_field[0..15]                                                                               ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_rsp_width_adapter|p0_reg_address_field[1]                                                                                ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                            ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_rsp_width_adapter|p0_reg_channel[0]                                                                                      ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                            ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_rsp_width_adapter|p0_reg_endofpacket                                                                                        ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                  ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_rsp_width_adapter|p0_reg_address_field[1]                                                                                   ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                               ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_rsp_width_adapter|p0_reg_channel[0]                                                                                         ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                               ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_rsp_width_adapter|p0_reg_endofpacket                                                                 ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_rsp_width_adapter|p0_reg_data_field[0..15]                                                           ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_rsp_width_adapter|p0_reg_address_field[1]                                                            ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                        ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_rsp_width_adapter|p0_reg_channel[0]                                                                  ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                        ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_rsp_width_adapter|p0_reg_endofpacket                                                                ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_rsp_width_adapter|p0_reg_data_field[0..15]                                                          ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_rsp_width_adapter|p0_reg_address_field[1]                                                           ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                       ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_rsp_width_adapter|p0_reg_channel[0]                                                                 ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                       ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][70]                                                                                                      ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][69]                                                                                                      ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][70]                                                                                                         ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][69]                                                                                                         ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][70]                                                                                  ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][69]                                                                                  ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][70]                                                                                 ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][69]                                                                                 ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|read_master:ddr3_read_master|ddr_read                                                                                                                                                                            ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|received_varchannel                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[1]                                                                                                                         ; Merged with LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                     ;
; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                                                                                         ; Merged with LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                     ;
; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                                                                                         ; Merged with LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                     ;
; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                                                                                         ; Merged with LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                     ;
; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                                                                                         ; Merged with LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                     ;
; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                                                                                         ; Merged with LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                     ;
; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                                                                                         ; Merged with LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                     ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_cmd_width_adapter|byteen_reg[2]                                                                                          ; Merged with LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_cmd_width_adapter|byteen_reg[3]                      ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_cmd_width_adapter|byteen_reg[2]                                                                                             ; Merged with LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_cmd_width_adapter|byteen_reg[3]                         ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_cmd_width_adapter|byteen_reg[2]                                                                      ; Merged with LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_cmd_width_adapter|byteen_reg[3]  ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_cmd_width_adapter|byteen_reg[2]                                                                     ; Merged with LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_cmd_width_adapter|byteen_reg[3] ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][62]                                                                                                      ; Merged with LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][85]                                  ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][59]                                                                                                      ; Merged with LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][84]                                  ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][50]                                                                                                      ; Merged with LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][83]                                  ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][56]                                                                                                      ; Merged with LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][83]                                  ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][58]                                                                                                      ; Merged with LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][83]                                  ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][58]                                                                                                         ; Merged with LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][85]                                     ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][59]                                                                                                         ; Merged with LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][84]                                     ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][57]                                                                                                         ; Merged with LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][84]                                     ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][56]                                                                                                         ; Merged with LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][83]                                     ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][50]                                                                                                         ; Merged with LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][83]                                     ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][62]                                                                                                         ; Merged with LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][83]                                     ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][83]                                                                                  ; Merged with LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][85]              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][56]                                                                                  ; Merged with LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][85]              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][50]                                                                                  ; Merged with LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][85]              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][62]                                                                                  ; Merged with LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][85]              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][59]                                                                                  ; Merged with LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][84]              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][57]                                                                                  ; Merged with LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][84]              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][83]                                                                                 ; Merged with LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][85]             ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][62]                                                                                 ; Merged with LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][85]             ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][58]                                                                                 ; Merged with LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][85]             ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][57]                                                                                 ; Merged with LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][59]             ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][50]                                                                                 ; Merged with LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][56]             ;
; LPC_qsys:comb_3|write_master:ddr3_write_master|stream_length[16..31]                                                                                                                                                             ; Merged with LPC_qsys:comb_3|write_master:ddr3_write_master|stream_length[15]                                                                                             ;
; LPC_qsys:comb_3|read_master:ddr3_read_master|stream_length[16..31]                                                                                                                                                               ; Merged with LPC_qsys:comb_3|read_master:ddr3_read_master|stream_length[15]                                                                                               ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][83]                                                                                                      ; Merged with LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][85]                                  ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][57]                                                                                                      ; Merged with LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][84]                                  ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][83]                                                                                                         ; Merged with LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][85]                                     ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][56]                                                                                 ; Merged with LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][85]             ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][59]                                                                                 ; Merged with LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][84]             ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][58]                                                                                  ; Merged with LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][85]              ;
; LPC_qsys:comb_3|read_master:ddr3_read_master|rate[16..31]                                                                                                                                                                        ; Merged with LPC_qsys:comb_3|read_master:ddr3_read_master|rate[15]                                                                                                        ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ddr3_read_master_avalon_mm_control_translator|waitrequest_reset_override                                                             ; Merged with LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:jtag_master_master_agent|hold_waitrequest                            ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ddr3_write_master_avalon_mm_control_translator|waitrequest_reset_override                                                            ; Merged with LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:jtag_master_master_agent|hold_waitrequest                            ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:read_memory_s1_translator|waitrequest_reset_override                                                                                 ; Merged with LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:jtag_master_master_agent|hold_waitrequest                            ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sink_ram_s1_translator|waitrequest_reset_override                                                                                    ; Merged with LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:jtag_master_master_agent|hold_waitrequest                            ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][56]                                                                                 ; Merged with LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][50]             ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][58]                                                                                 ; Merged with LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][50]             ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][62]                                                                                 ; Merged with LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][50]             ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][83]                                                                                 ; Merged with LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][50]             ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][85]                                                                                 ; Merged with LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][50]             ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][59]                                                                                 ; Merged with LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][57]             ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][84]                                                                                 ; Merged with LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][57]             ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][56]                                                                                  ; Merged with LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][50]              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][58]                                                                                  ; Merged with LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][50]              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][62]                                                                                  ; Merged with LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][50]              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][83]                                                                                  ; Merged with LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][50]              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][85]                                                                                  ; Merged with LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][50]              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][59]                                                                                  ; Merged with LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][57]              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][84]                                                                                  ; Merged with LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][57]              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][56]                                                                                                         ; Merged with LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][50]                                     ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][58]                                                                                                         ; Merged with LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][50]                                     ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][62]                                                                                                         ; Merged with LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][50]                                     ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][83]                                                                                                         ; Merged with LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][50]                                     ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][85]                                                                                                         ; Merged with LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][50]                                     ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][59]                                                                                                         ; Merged with LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][57]                                     ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][84]                                                                                                         ; Merged with LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][57]                                     ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][56]                                                                                                      ; Merged with LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][50]                                  ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][58]                                                                                                      ; Merged with LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][50]                                  ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][62]                                                                                                      ; Merged with LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][50]                                  ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][83]                                                                                                      ; Merged with LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][50]                                  ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][85]                                                                                                      ; Merged with LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][50]                                  ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][59]                                                                                                      ; Merged with LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][57]                                  ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][84]                                                                                                      ; Merged with LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][57]                                  ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][61]                                                                                                      ; Merged with LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][85]                                  ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][60]                                                                                                      ; Merged with LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][84]                                  ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][60]                                                                                                         ; Merged with LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][84]                                     ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][61]                                                                                  ; Merged with LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][85]              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][60]                                                                                  ; Merged with LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][84]              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][61]                                                                                 ; Merged with LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][85]             ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][60]                                                                                 ; Merged with LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][84]             ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][61]                                                                                                         ; Merged with LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][85]                                     ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_cmd_width_adapter|address_reg[0]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_cmd_width_adapter|byteen_reg[3]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_cmd_width_adapter|address_reg[0]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_cmd_width_adapter|byteen_reg[3]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_cmd_width_adapter|address_reg[0]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_cmd_width_adapter|byteen_reg[3]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_cmd_width_adapter|address_reg[0]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_cmd_width_adapter|byteen_reg[3]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][85]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][85]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][85]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][85]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|channel_needs_esc                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10]             ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][61]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][50]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:read_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                    ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:read_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][61]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][50]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sink_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                       ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sink_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][61]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][50]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_read_master_avalon_mm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_read_master_avalon_mm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                              ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][61]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][50]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_write_master_avalon_mm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]               ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_write_master_avalon_mm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                             ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][18]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][18]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][18]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][18]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|channel_escaped                                                                                                                           ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9]              ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][18]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][18]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][18]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][18]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][60]                                                                                 ; Merged with LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][57]             ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][60]                                                                                  ; Merged with LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][57]              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][60]                                                                                                         ; Merged with LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][57]                                     ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][60]                                                                                                      ; Merged with LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][57]                                  ;
; LPC_qsys:comb_3|write_master:ddr3_write_master|state~2                                                                                                                                                                           ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|write_master:ddr3_write_master|state~3                                                                                                                                                                           ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|read_master:ddr3_read_master|state~2                                                                                                                                                                             ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|read_master:ddr3_read_master|state~3                                                                                                                                                                             ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~26                                                                                                        ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~27                                                                                                        ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~28                                                                                                        ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~29                                                                                                        ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~6           ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~7           ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[14..31]                                                                                                 ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][49]                                                                                 ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][48]                                                                                 ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][47]                                                                                 ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][46]                                                                                 ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][45]                                                                                 ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][44]                                                                                 ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][43]                                                                                 ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][42]                                                                                 ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][41]                                                                                 ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][40]                                                                                 ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][39]                                                                                 ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][38]                                                                                 ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][37]                                                                                 ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][36]                                                                                 ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][35]                                                                                 ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][34]                                                                                 ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][33]                                                                                 ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][32]                                                                                 ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][31]                                                                                 ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][30]                                                                                 ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][29]                                                                                 ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][28]                                                                                 ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][27]                                                                                 ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][26]                                                                                 ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][25]                                                                                 ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][24]                                                                                 ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][23]                                                                                 ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][22]                                                                                 ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][21]                                                                                 ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][20]                                                                                 ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][49]                                                                                  ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][48]                                                                                  ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][47]                                                                                  ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][46]                                                                                  ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][45]                                                                                  ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][44]                                                                                  ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][43]                                                                                  ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][42]                                                                                  ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][41]                                                                                  ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][40]                                                                                  ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][39]                                                                                  ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][38]                                                                                  ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][37]                                                                                  ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][36]                                                                                  ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][35]                                                                                  ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][34]                                                                                  ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][33]                                                                                  ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][32]                                                                                  ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][31]                                                                                  ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][30]                                                                                  ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][29]                                                                                  ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][28]                                                                                  ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][27]                                                                                  ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][26]                                                                                  ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][25]                                                                                  ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][24]                                                                                  ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][23]                                                                                  ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][22]                                                                                  ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][21]                                                                                  ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][20]                                                                                  ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][49]                                                                                                         ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][48]                                                                                                         ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][47]                                                                                                         ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][46]                                                                                                         ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][45]                                                                                                         ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][44]                                                                                                         ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][43]                                                                                                         ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][42]                                                                                                         ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][41]                                                                                                         ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][40]                                                                                                         ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][39]                                                                                                         ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][38]                                                                                                         ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][37]                                                                                                         ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][36]                                                                                                         ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][35]                                                                                                         ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][34]                                                                                                         ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][33]                                                                                                         ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][32]                                                                                                         ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][31]                                                                                                         ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][30]                                                                                                         ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][29]                                                                                                         ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][28]                                                                                                         ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][27]                                                                                                         ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][26]                                                                                                         ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][25]                                                                                                         ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][24]                                                                                                         ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][23]                                                                                                         ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][22]                                                                                                         ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][21]                                                                                                         ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][20]                                                                                                         ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][49]                                                                                                      ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][48]                                                                                                      ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][47]                                                                                                      ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][46]                                                                                                      ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][45]                                                                                                      ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][44]                                                                                                      ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][43]                                                                                                      ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][42]                                                                                                      ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][41]                                                                                                      ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][40]                                                                                                      ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][39]                                                                                                      ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][38]                                                                                                      ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][37]                                                                                                      ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][36]                                                                                                      ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][35]                                                                                                      ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][34]                                                                                                      ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][33]                                                                                                      ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][32]                                                                                                      ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][31]                                                                                                      ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][30]                                                                                                      ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][29]                                                                                                      ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][28]                                                                                                      ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][27]                                                                                                      ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][26]                                                                                                      ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][25]                                                                                                      ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][24]                                                                                                      ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][23]                                                                                                      ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][22]                                                                                                      ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][21]                                                                                                      ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][20]                                                                                                      ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][49]                                                                                 ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_cmd_width_adapter|address_reg[31]                                                                   ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][48]                                                                                 ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_cmd_width_adapter|address_reg[30]                                                                   ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][47]                                                                                 ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_cmd_width_adapter|address_reg[29]                                                                   ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][46]                                                                                 ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_cmd_width_adapter|address_reg[28]                                                                   ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][45]                                                                                 ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_cmd_width_adapter|address_reg[27]                                                                   ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][44]                                                                                 ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_cmd_width_adapter|address_reg[26]                                                                   ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][43]                                                                                 ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_cmd_width_adapter|address_reg[25]                                                                   ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][42]                                                                                 ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_cmd_width_adapter|address_reg[24]                                                                   ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][41]                                                                                 ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_cmd_width_adapter|address_reg[23]                                                                   ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][40]                                                                                 ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_cmd_width_adapter|address_reg[22]                                                                   ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][39]                                                                                 ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_cmd_width_adapter|address_reg[21]                                                                   ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][38]                                                                                 ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_cmd_width_adapter|address_reg[20]                                                                   ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][37]                                                                                 ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_cmd_width_adapter|address_reg[19]                                                                   ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][36]                                                                                 ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_cmd_width_adapter|address_reg[18]                                                                   ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][35]                                                                                 ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_cmd_width_adapter|address_reg[17]                                                                   ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][34]                                                                                 ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_cmd_width_adapter|address_reg[16]                                                                   ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][33]                                                                                 ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_cmd_width_adapter|address_reg[15]                                                                   ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][32]                                                                                 ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_cmd_width_adapter|address_reg[14]                                                                   ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][31]                                                                                 ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_cmd_width_adapter|address_reg[13]                                                                   ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][30]                                                                                 ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_cmd_width_adapter|address_reg[12]                                                                   ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][29]                                                                                 ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_cmd_width_adapter|address_reg[11]                                                                   ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][28]                                                                                 ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_cmd_width_adapter|address_reg[10]                                                                   ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][27]                                                                                 ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_cmd_width_adapter|address_reg[9]                                                                    ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][26]                                                                                 ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_cmd_width_adapter|address_reg[8]                                                                    ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][25]                                                                                 ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_cmd_width_adapter|address_reg[7]                                                                    ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][24]                                                                                 ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_cmd_width_adapter|address_reg[6]                                                                    ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][23]                                                                                 ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_cmd_width_adapter|address_reg[5]                                                                    ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][22]                                                                                 ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_cmd_width_adapter|address_reg[4]                                                                    ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][21]                                                                                 ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][20]                                                                                 ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][49]                                                                                  ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_cmd_width_adapter|address_reg[31]                                                                    ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][48]                                                                                  ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_cmd_width_adapter|address_reg[30]                                                                    ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][47]                                                                                  ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_cmd_width_adapter|address_reg[29]                                                                    ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][46]                                                                                  ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_cmd_width_adapter|address_reg[28]                                                                    ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][45]                                                                                  ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_cmd_width_adapter|address_reg[27]                                                                    ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][44]                                                                                  ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_cmd_width_adapter|address_reg[26]                                                                    ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][43]                                                                                  ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_cmd_width_adapter|address_reg[25]                                                                    ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][42]                                                                                  ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_cmd_width_adapter|address_reg[24]                                                                    ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][41]                                                                                  ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_cmd_width_adapter|address_reg[23]                                                                    ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][40]                                                                                  ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_cmd_width_adapter|address_reg[22]                                                                    ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][39]                                                                                  ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_cmd_width_adapter|address_reg[21]                                                                    ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][38]                                                                                  ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_cmd_width_adapter|address_reg[20]                                                                    ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][37]                                                                                  ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_cmd_width_adapter|address_reg[19]                                                                    ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][36]                                                                                  ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_cmd_width_adapter|address_reg[18]                                                                    ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][35]                                                                                  ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_cmd_width_adapter|address_reg[17]                                                                    ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][34]                                                                                  ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_cmd_width_adapter|address_reg[16]                                                                    ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][33]                                                                                  ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_cmd_width_adapter|address_reg[15]                                                                    ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][32]                                                                                  ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_cmd_width_adapter|address_reg[14]                                                                    ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][31]                                                                                  ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_cmd_width_adapter|address_reg[13]                                                                    ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][30]                                                                                  ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_cmd_width_adapter|address_reg[12]                                                                    ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][29]                                                                                  ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_cmd_width_adapter|address_reg[11]                                                                    ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][28]                                                                                  ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_cmd_width_adapter|address_reg[10]                                                                    ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][27]                                                                                  ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_cmd_width_adapter|address_reg[9]                                                                     ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][26]                                                                                  ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_cmd_width_adapter|address_reg[8]                                                                     ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][25]                                                                                  ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_cmd_width_adapter|address_reg[7]                                                                     ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][24]                                                                                  ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_cmd_width_adapter|address_reg[6]                                                                     ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][23]                                                                                  ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_cmd_width_adapter|address_reg[5]                                                                     ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][22]                                                                                  ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_cmd_width_adapter|address_reg[4]                                                                     ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][21]                                                                                  ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][20]                                                                                  ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][49]                                                                                                         ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_cmd_width_adapter|address_reg[31]                                                                                           ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][48]                                                                                                         ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_cmd_width_adapter|address_reg[30]                                                                                           ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][47]                                                                                                         ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_cmd_width_adapter|address_reg[29]                                                                                           ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][46]                                                                                                         ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_cmd_width_adapter|address_reg[28]                                                                                           ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][45]                                                                                                         ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_cmd_width_adapter|address_reg[27]                                                                                           ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][44]                                                                                                         ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_cmd_width_adapter|address_reg[26]                                                                                           ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][43]                                                                                                         ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_cmd_width_adapter|address_reg[25]                                                                                           ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][42]                                                                                                         ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_cmd_width_adapter|address_reg[24]                                                                                           ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][41]                                                                                                         ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_cmd_width_adapter|address_reg[23]                                                                                           ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][40]                                                                                                         ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_cmd_width_adapter|address_reg[22]                                                                                           ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][39]                                                                                                         ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_cmd_width_adapter|address_reg[21]                                                                                           ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][38]                                                                                                         ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_cmd_width_adapter|address_reg[20]                                                                                           ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][37]                                                                                                         ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_cmd_width_adapter|address_reg[19]                                                                                           ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][36]                                                                                                         ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_cmd_width_adapter|address_reg[18]                                                                                           ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][35]                                                                                                         ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_cmd_width_adapter|address_reg[17]                                                                                           ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][34]                                                                                                         ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_cmd_width_adapter|address_reg[16]                                                                                           ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][33]                                                                                                         ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_cmd_width_adapter|address_reg[15]                                                                                           ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][32]                                                                                                         ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_cmd_width_adapter|address_reg[14]                                                                                           ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][31]                                                                                                         ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_cmd_width_adapter|address_reg[13]                                                                                           ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][30]                                                                                                         ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_cmd_width_adapter|address_reg[12]                                                                                           ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][29]                                                                                                         ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][28]                                                                                                         ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][27]                                                                                                         ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][26]                                                                                                         ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][25]                                                                                                         ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][24]                                                                                                         ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][23]                                                                                                         ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][22]                                                                                                         ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][21]                                                                                                         ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][20]                                                                                                         ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][49]                                                                                                      ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_cmd_width_adapter|address_reg[31]                                                                                        ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][48]                                                                                                      ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_cmd_width_adapter|address_reg[30]                                                                                        ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][47]                                                                                                      ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_cmd_width_adapter|address_reg[29]                                                                                        ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][46]                                                                                                      ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_cmd_width_adapter|address_reg[28]                                                                                        ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][45]                                                                                                      ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_cmd_width_adapter|address_reg[27]                                                                                        ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][44]                                                                                                      ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_cmd_width_adapter|address_reg[26]                                                                                        ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][43]                                                                                                      ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_cmd_width_adapter|address_reg[25]                                                                                        ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][42]                                                                                                      ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_cmd_width_adapter|address_reg[24]                                                                                        ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][41]                                                                                                      ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_cmd_width_adapter|address_reg[23]                                                                                        ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][40]                                                                                                      ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_cmd_width_adapter|address_reg[22]                                                                                        ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][39]                                                                                                      ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_cmd_width_adapter|address_reg[21]                                                                                        ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][38]                                                                                                      ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_cmd_width_adapter|address_reg[20]                                                                                        ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][37]                                                                                                      ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_cmd_width_adapter|address_reg[19]                                                                                        ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][36]                                                                                                      ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_cmd_width_adapter|address_reg[18]                                                                                        ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][35]                                                                                                      ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_cmd_width_adapter|address_reg[17]                                                                                        ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][34]                                                                                                      ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_cmd_width_adapter|address_reg[16]                                                                                        ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][33]                                                                                                      ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_cmd_width_adapter|address_reg[15]                                                                                        ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][32]                                                                                                      ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_cmd_width_adapter|address_reg[14]                                                                                        ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][31]                                                                                                      ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_cmd_width_adapter|address_reg[13]                                                                                        ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][30]                                                                                                      ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_cmd_width_adapter|address_reg[12]                                                                                        ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][29]                                                                                                      ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][28]                                                                                                      ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][27]                                                                                                      ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][26]                                                                                                      ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][25]                                                                                                      ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][24]                                                                                                      ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][23]                                                                                                      ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][22]                                                                                                      ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][21]                                                                                                      ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][20]                                                                                                      ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:read_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2..31]                                 ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sink_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2..31]                                    ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_read_master_avalon_mm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2..31]             ; Lost fanout                                                                                                                                                              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_write_master_avalon_mm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2..31]            ; Lost fanout                                                                                                                                                              ;
; Total Number of Removed Registers = 815                                                                                                                                                                                          ;                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                        ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_write_master_avalon_mm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                 ; Stuck at GND                   ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][49],                                                                              ;
;                                                                                                                                                                                                                      ; due to stuck port data_in      ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][48],                                                                              ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][47],                                                                              ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][46],                                                                              ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][45],                                                                              ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][44],                                                                              ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][43],                                                                              ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][42],                                                                              ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][41],                                                                              ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][40],                                                                              ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][39],                                                                              ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][38],                                                                              ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][37],                                                                              ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][36],                                                                              ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][35],                                                                              ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][34],                                                                              ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][33],                                                                              ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][32],                                                                              ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][31],                                                                              ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][30],                                                                              ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][29],                                                                              ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][28],                                                                              ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][27],                                                                              ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][26],                                                                              ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][25],                                                                              ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][24],                                                                              ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][23],                                                                              ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][22],                                                                              ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][21],                                                                              ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][20],                                                                              ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][49],                                                                              ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_cmd_width_adapter|address_reg[31],                                                                ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][48],                                                                              ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_cmd_width_adapter|address_reg[30],                                                                ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][47],                                                                              ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_cmd_width_adapter|address_reg[29],                                                                ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][46],                                                                              ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_cmd_width_adapter|address_reg[28],                                                                ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][45],                                                                              ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_cmd_width_adapter|address_reg[27],                                                                ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][44],                                                                              ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_cmd_width_adapter|address_reg[26],                                                                ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][43],                                                                              ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_cmd_width_adapter|address_reg[25],                                                                ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][42],                                                                              ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_cmd_width_adapter|address_reg[24],                                                                ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][41],                                                                              ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_cmd_width_adapter|address_reg[23],                                                                ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][40],                                                                              ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_cmd_width_adapter|address_reg[22],                                                                ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][39],                                                                              ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_cmd_width_adapter|address_reg[21],                                                                ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][38],                                                                              ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_cmd_width_adapter|address_reg[20],                                                                ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][37],                                                                              ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_cmd_width_adapter|address_reg[19],                                                                ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][36],                                                                              ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_cmd_width_adapter|address_reg[18],                                                                ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][35],                                                                              ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_cmd_width_adapter|address_reg[17],                                                                ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][34],                                                                              ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_cmd_width_adapter|address_reg[16],                                                                ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][33],                                                                              ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_cmd_width_adapter|address_reg[15],                                                                ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][32],                                                                              ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_cmd_width_adapter|address_reg[14],                                                                ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][31],                                                                              ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_cmd_width_adapter|address_reg[13],                                                                ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][30],                                                                              ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_cmd_width_adapter|address_reg[12],                                                                ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][29],                                                                              ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_cmd_width_adapter|address_reg[11],                                                                ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][28],                                                                              ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_cmd_width_adapter|address_reg[10],                                                                ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][27],                                                                              ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_cmd_width_adapter|address_reg[9],                                                                 ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][26],                                                                              ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_cmd_width_adapter|address_reg[8],                                                                 ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][25],                                                                              ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_cmd_width_adapter|address_reg[7],                                                                 ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][24],                                                                              ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_cmd_width_adapter|address_reg[6],                                                                 ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][23],                                                                              ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_cmd_width_adapter|address_reg[5],                                                                 ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][22],                                                                              ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_cmd_width_adapter|address_reg[4],                                                                 ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][21],                                                                              ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][20],                                                                              ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_write_master_avalon_mm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],            ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_write_master_avalon_mm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],            ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_write_master_avalon_mm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],            ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_write_master_avalon_mm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],            ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_write_master_avalon_mm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],            ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_write_master_avalon_mm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],            ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_write_master_avalon_mm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],            ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_write_master_avalon_mm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],            ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_write_master_avalon_mm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],            ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_write_master_avalon_mm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],            ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_write_master_avalon_mm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],            ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_write_master_avalon_mm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],            ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_write_master_avalon_mm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],            ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_write_master_avalon_mm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],            ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_write_master_avalon_mm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],            ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_write_master_avalon_mm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],            ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_write_master_avalon_mm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],             ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_write_master_avalon_mm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],             ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_write_master_avalon_mm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],             ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_write_master_avalon_mm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],             ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_write_master_avalon_mm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],             ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_write_master_avalon_mm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],             ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_write_master_avalon_mm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],             ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_write_master_avalon_mm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_read_master_avalon_mm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                  ; Stuck at GND                   ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][49],                                                                               ;
;                                                                                                                                                                                                                      ; due to stuck port data_in      ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][48],                                                                               ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][47],                                                                               ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][46],                                                                               ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][45],                                                                               ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][44],                                                                               ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][43],                                                                               ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][42],                                                                               ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][41],                                                                               ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][40],                                                                               ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][39],                                                                               ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][38],                                                                               ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][37],                                                                               ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][36],                                                                               ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][35],                                                                               ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][34],                                                                               ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][33],                                                                               ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][32],                                                                               ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][31],                                                                               ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][30],                                                                               ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][29],                                                                               ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][28],                                                                               ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][27],                                                                               ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][26],                                                                               ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][25],                                                                               ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][24],                                                                               ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][23],                                                                               ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][22],                                                                               ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][21],                                                                               ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][20],                                                                               ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][49],                                                                               ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_cmd_width_adapter|address_reg[31],                                                                 ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][48],                                                                               ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_cmd_width_adapter|address_reg[30],                                                                 ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][47],                                                                               ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_cmd_width_adapter|address_reg[29],                                                                 ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][46],                                                                               ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_cmd_width_adapter|address_reg[28],                                                                 ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][45],                                                                               ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_cmd_width_adapter|address_reg[27],                                                                 ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][44],                                                                               ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_cmd_width_adapter|address_reg[26],                                                                 ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][43],                                                                               ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_cmd_width_adapter|address_reg[25],                                                                 ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][42],                                                                               ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_cmd_width_adapter|address_reg[24],                                                                 ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][41],                                                                               ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_cmd_width_adapter|address_reg[23],                                                                 ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][40],                                                                               ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_cmd_width_adapter|address_reg[22],                                                                 ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][39],                                                                               ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_cmd_width_adapter|address_reg[21],                                                                 ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][38],                                                                               ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_cmd_width_adapter|address_reg[20],                                                                 ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][37],                                                                               ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_cmd_width_adapter|address_reg[19],                                                                 ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][36],                                                                               ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_cmd_width_adapter|address_reg[18],                                                                 ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][35],                                                                               ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_cmd_width_adapter|address_reg[17],                                                                 ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][34],                                                                               ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_cmd_width_adapter|address_reg[16],                                                                 ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][33],                                                                               ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_cmd_width_adapter|address_reg[15],                                                                 ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][32],                                                                               ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_cmd_width_adapter|address_reg[14],                                                                 ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][31],                                                                               ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_cmd_width_adapter|address_reg[13],                                                                 ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][30],                                                                               ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_cmd_width_adapter|address_reg[12],                                                                 ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][29],                                                                               ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_cmd_width_adapter|address_reg[11],                                                                 ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][28],                                                                               ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_cmd_width_adapter|address_reg[10],                                                                 ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][27],                                                                               ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_cmd_width_adapter|address_reg[9],                                                                  ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][26],                                                                               ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_cmd_width_adapter|address_reg[8],                                                                  ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][25],                                                                               ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_cmd_width_adapter|address_reg[7],                                                                  ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][24],                                                                               ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_cmd_width_adapter|address_reg[6],                                                                  ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][23],                                                                               ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_cmd_width_adapter|address_reg[5],                                                                  ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][22],                                                                               ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_cmd_width_adapter|address_reg[4],                                                                  ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][21],                                                                               ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][20],                                                                               ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_read_master_avalon_mm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],             ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_read_master_avalon_mm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],             ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_read_master_avalon_mm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],             ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_read_master_avalon_mm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],             ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_read_master_avalon_mm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],             ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_read_master_avalon_mm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],             ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_read_master_avalon_mm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],             ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_read_master_avalon_mm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],             ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_read_master_avalon_mm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],             ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_read_master_avalon_mm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],             ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_read_master_avalon_mm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],             ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_read_master_avalon_mm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],             ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_read_master_avalon_mm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],             ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_read_master_avalon_mm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],             ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_read_master_avalon_mm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],             ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_read_master_avalon_mm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],             ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_read_master_avalon_mm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],              ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_read_master_avalon_mm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],              ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_read_master_avalon_mm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],              ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_read_master_avalon_mm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],              ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_read_master_avalon_mm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],              ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_read_master_avalon_mm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],              ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_read_master_avalon_mm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],              ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_read_master_avalon_mm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]               ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sink_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                         ; Stuck at GND                   ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][49],                                                                                                      ;
;                                                                                                                                                                                                                      ; due to stuck port data_in      ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][48],                                                                                                      ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][47],                                                                                                      ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][46],                                                                                                      ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][45],                                                                                                      ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][44],                                                                                                      ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][43],                                                                                                      ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][42],                                                                                                      ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][41],                                                                                                      ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][40],                                                                                                      ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][39],                                                                                                      ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][38],                                                                                                      ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][37],                                                                                                      ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][36],                                                                                                      ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][35],                                                                                                      ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][34],                                                                                                      ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][33],                                                                                                      ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][32],                                                                                                      ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][31],                                                                                                      ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][30],                                                                                                      ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][29],                                                                                                      ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][28],                                                                                                      ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][27],                                                                                                      ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][26],                                                                                                      ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][25],                                                                                                      ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][24],                                                                                                      ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][23],                                                                                                      ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][22],                                                                                                      ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][21],                                                                                                      ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][20],                                                                                                      ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][49],                                                                                                      ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_cmd_width_adapter|address_reg[31],                                                                                        ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][48],                                                                                                      ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_cmd_width_adapter|address_reg[30],                                                                                        ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][47],                                                                                                      ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_cmd_width_adapter|address_reg[29],                                                                                        ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][46],                                                                                                      ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_cmd_width_adapter|address_reg[28],                                                                                        ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][45],                                                                                                      ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_cmd_width_adapter|address_reg[27],                                                                                        ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][44],                                                                                                      ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_cmd_width_adapter|address_reg[26],                                                                                        ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][43],                                                                                                      ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_cmd_width_adapter|address_reg[25],                                                                                        ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][42],                                                                                                      ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_cmd_width_adapter|address_reg[24],                                                                                        ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][41],                                                                                                      ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_cmd_width_adapter|address_reg[23],                                                                                        ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][40],                                                                                                      ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_cmd_width_adapter|address_reg[22],                                                                                        ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][39],                                                                                                      ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_cmd_width_adapter|address_reg[21],                                                                                        ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][38],                                                                                                      ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_cmd_width_adapter|address_reg[20],                                                                                        ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][37],                                                                                                      ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_cmd_width_adapter|address_reg[19],                                                                                        ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][36],                                                                                                      ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_cmd_width_adapter|address_reg[18],                                                                                        ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][35],                                                                                                      ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_cmd_width_adapter|address_reg[17],                                                                                        ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][34],                                                                                                      ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_cmd_width_adapter|address_reg[16],                                                                                        ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][33],                                                                                                      ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_cmd_width_adapter|address_reg[15],                                                                                        ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][32],                                                                                                      ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_cmd_width_adapter|address_reg[14],                                                                                        ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][31],                                                                                                      ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_cmd_width_adapter|address_reg[13],                                                                                        ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][30],                                                                                                      ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_cmd_width_adapter|address_reg[12],                                                                                        ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][29],                                                                                                      ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][28],                                                                                                      ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][27],                                                                                                      ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][26],                                                                                                      ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][25],                                                                                                      ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][24],                                                                                                      ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][23],                                                                                                      ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][22],                                                                                                      ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][21],                                                                                                      ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][20],                                                                                                      ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sink_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],                                    ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sink_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                                    ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sink_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                    ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sink_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],                                    ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sink_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                                    ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sink_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                    ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sink_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                    ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sink_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                    ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sink_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                    ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sink_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                    ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sink_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                    ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sink_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                    ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sink_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                    ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sink_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                    ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sink_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                    ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sink_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                    ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sink_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                     ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sink_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                     ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sink_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                     ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sink_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                     ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sink_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                     ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sink_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                     ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sink_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                     ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sink_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                      ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:read_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                      ; Stuck at GND                   ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][49],                                                                                                   ;
;                                                                                                                                                                                                                      ; due to stuck port data_in      ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][48],                                                                                                   ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][47],                                                                                                   ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][46],                                                                                                   ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][45],                                                                                                   ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][44],                                                                                                   ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][43],                                                                                                   ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][42],                                                                                                   ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][41],                                                                                                   ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][40],                                                                                                   ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][39],                                                                                                   ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][38],                                                                                                   ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][37],                                                                                                   ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][36],                                                                                                   ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][35],                                                                                                   ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][34],                                                                                                   ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][33],                                                                                                   ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][32],                                                                                                   ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][31],                                                                                                   ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][30],                                                                                                   ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][29],                                                                                                   ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][28],                                                                                                   ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][27],                                                                                                   ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][26],                                                                                                   ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][25],                                                                                                   ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][24],                                                                                                   ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][23],                                                                                                   ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][22],                                                                                                   ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][21],                                                                                                   ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][20],                                                                                                   ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][49],                                                                                                   ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_cmd_width_adapter|address_reg[31],                                                                                     ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][48],                                                                                                   ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_cmd_width_adapter|address_reg[30],                                                                                     ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][47],                                                                                                   ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_cmd_width_adapter|address_reg[29],                                                                                     ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][46],                                                                                                   ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_cmd_width_adapter|address_reg[28],                                                                                     ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][45],                                                                                                   ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_cmd_width_adapter|address_reg[27],                                                                                     ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][44],                                                                                                   ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_cmd_width_adapter|address_reg[26],                                                                                     ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][43],                                                                                                   ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_cmd_width_adapter|address_reg[25],                                                                                     ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][42],                                                                                                   ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_cmd_width_adapter|address_reg[24],                                                                                     ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][41],                                                                                                   ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_cmd_width_adapter|address_reg[23],                                                                                     ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][40],                                                                                                   ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_cmd_width_adapter|address_reg[22],                                                                                     ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][39],                                                                                                   ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_cmd_width_adapter|address_reg[21],                                                                                     ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][38],                                                                                                   ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_cmd_width_adapter|address_reg[20],                                                                                     ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][37],                                                                                                   ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_cmd_width_adapter|address_reg[19],                                                                                     ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][36],                                                                                                   ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_cmd_width_adapter|address_reg[18],                                                                                     ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][35],                                                                                                   ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_cmd_width_adapter|address_reg[17],                                                                                     ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][34],                                                                                                   ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_cmd_width_adapter|address_reg[16],                                                                                     ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][33],                                                                                                   ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_cmd_width_adapter|address_reg[15],                                                                                     ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][32],                                                                                                   ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_cmd_width_adapter|address_reg[14],                                                                                     ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][31],                                                                                                   ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_cmd_width_adapter|address_reg[13],                                                                                     ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][30],                                                                                                   ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_cmd_width_adapter|address_reg[12],                                                                                     ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][29],                                                                                                   ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][28],                                                                                                   ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][27],                                                                                                   ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][26],                                                                                                   ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][25],                                                                                                   ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][24],                                                                                                   ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][23],                                                                                                   ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][22],                                                                                                   ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][21],                                                                                                   ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][20],                                                                                                   ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:read_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],                                 ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:read_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                                 ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:read_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                 ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:read_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],                                 ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:read_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                                 ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:read_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                 ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:read_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                 ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:read_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                 ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:read_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                 ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:read_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                 ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:read_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                 ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:read_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                 ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:read_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                 ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:read_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                 ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:read_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                 ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:read_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                 ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:read_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                  ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:read_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                  ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:read_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                  ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:read_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                  ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:read_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                  ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:read_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                  ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:read_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                  ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:read_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                   ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_rsp_width_adapter|p0_use_reg                                                             ; Stuck at GND                   ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_rsp_width_adapter|p0_reg_endofpacket,                                                              ;
;                                                                                                                                                                                                                      ; due to stuck port data_in      ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_rsp_width_adapter|p0_reg_data_field[15],                                                           ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_rsp_width_adapter|p0_reg_data_field[12],                                                           ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_rsp_width_adapter|p0_reg_data_field[11],                                                           ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_rsp_width_adapter|p0_reg_data_field[10],                                                           ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_rsp_width_adapter|p0_reg_data_field[9],                                                            ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_rsp_width_adapter|p0_reg_data_field[8],                                                            ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_rsp_width_adapter|p0_reg_data_field[7],                                                            ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_rsp_width_adapter|p0_reg_data_field[6],                                                            ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_rsp_width_adapter|p0_reg_data_field[5],                                                            ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_rsp_width_adapter|p0_reg_data_field[4],                                                            ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_rsp_width_adapter|p0_reg_data_field[3],                                                            ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_rsp_width_adapter|p0_reg_data_field[2],                                                            ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_rsp_width_adapter|p0_reg_data_field[1],                                                            ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_rsp_width_adapter|p0_reg_data_field[0],                                                            ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                        ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_rsp_width_adapter|p0_reg_channel[0],                                                               ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                        ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                        ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                        ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_rsp_width_adapter|p0_reg_channel[0],                                                              ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][61],                                                                               ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][50],                                                                               ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_read_master_avalon_mm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_read_master_avalon_mm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][18]                                                                                ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_rsp_width_adapter|p0_use_reg                                                                                 ; Stuck at GND                   ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_rsp_width_adapter|p0_reg_endofpacket,                                                                                  ;
;                                                                                                                                                                                                                      ; due to stuck port data_in      ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_rsp_width_adapter|p0_reg_data_field[15],                                                                               ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_rsp_width_adapter|p0_reg_data_field[12],                                                                               ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_rsp_width_adapter|p0_reg_data_field[11],                                                                               ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_rsp_width_adapter|p0_reg_data_field[10],                                                                               ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_rsp_width_adapter|p0_reg_data_field[9],                                                                                ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_rsp_width_adapter|p0_reg_data_field[8],                                                                                ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_rsp_width_adapter|p0_reg_data_field[7],                                                                                ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_rsp_width_adapter|p0_reg_data_field[6],                                                                                ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_rsp_width_adapter|p0_reg_data_field[5],                                                                                ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_rsp_width_adapter|p0_reg_data_field[4],                                                                                ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_rsp_width_adapter|p0_reg_data_field[3],                                                                                ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_rsp_width_adapter|p0_reg_data_field[2],                                                                                ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_rsp_width_adapter|p0_reg_data_field[1],                                                                                ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_rsp_width_adapter|p0_reg_data_field[0],                                                                                ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                            ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_rsp_width_adapter|p0_reg_channel[0],                                                                                   ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                            ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                            ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                            ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][61],                                                                                                   ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][50],                                                                                                   ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:read_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                    ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:read_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                    ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][18]                                                                                                    ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_rsp_width_adapter|p0_use_reg                                                                                    ; Stuck at GND                   ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_rsp_width_adapter|p0_reg_endofpacket,                                                                                     ;
;                                                                                                                                                                                                                      ; due to stuck port data_in      ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_rsp_width_adapter|p0_reg_data_field[15],                                                                                  ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_rsp_width_adapter|p0_reg_data_field[12],                                                                                  ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_rsp_width_adapter|p0_reg_data_field[11],                                                                                  ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_rsp_width_adapter|p0_reg_data_field[10],                                                                                  ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_rsp_width_adapter|p0_reg_data_field[9],                                                                                   ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_rsp_width_adapter|p0_reg_data_field[8],                                                                                   ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_rsp_width_adapter|p0_reg_data_field[7],                                                                                   ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_rsp_width_adapter|p0_reg_data_field[6],                                                                                   ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_rsp_width_adapter|p0_reg_data_field[5],                                                                                   ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_rsp_width_adapter|p0_reg_data_field[4],                                                                                   ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_rsp_width_adapter|p0_reg_data_field[3],                                                                                   ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_rsp_width_adapter|p0_reg_data_field[2],                                                                                   ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_rsp_width_adapter|p0_reg_data_field[1],                                                                                   ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_rsp_width_adapter|p0_reg_data_field[0],                                                                                   ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                               ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_rsp_width_adapter|p0_reg_channel[0],                                                                                      ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                               ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                               ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                               ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][61],                                                                                                      ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][50],                                                                                                      ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sink_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                       ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sink_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                       ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][18]                                                                                                       ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_rsp_width_adapter|p0_use_reg                                                            ; Stuck at GND                   ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_rsp_width_adapter|p0_reg_endofpacket,                                                             ;
;                                                                                                                                                                                                                      ; due to stuck port data_in      ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_rsp_width_adapter|p0_reg_data_field[15],                                                          ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_rsp_width_adapter|p0_reg_data_field[12],                                                          ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_rsp_width_adapter|p0_reg_data_field[11],                                                          ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_rsp_width_adapter|p0_reg_data_field[10],                                                          ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_rsp_width_adapter|p0_reg_data_field[9],                                                           ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_rsp_width_adapter|p0_reg_data_field[8],                                                           ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_rsp_width_adapter|p0_reg_data_field[7],                                                           ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_rsp_width_adapter|p0_reg_data_field[6],                                                           ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_rsp_width_adapter|p0_reg_data_field[5],                                                           ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_rsp_width_adapter|p0_reg_data_field[4],                                                           ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_rsp_width_adapter|p0_reg_data_field[3],                                                           ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_rsp_width_adapter|p0_reg_data_field[2],                                                           ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_rsp_width_adapter|p0_reg_data_field[1],                                                           ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_rsp_width_adapter|p0_reg_data_field[0],                                                           ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                       ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                       ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                       ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                       ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][61],                                                                              ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][50],                                                                              ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_write_master_avalon_mm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],               ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_write_master_avalon_mm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],               ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][18]                                                                               ;
; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[31]                                                                                         ; Lost Fanouts                   ; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[30],                                                                                                  ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[29],                                                                                                  ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[28],                                                                                                  ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[27],                                                                                                  ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[26],                                                                                                  ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[25],                                                                                                  ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[24],                                                                                                  ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[23],                                                                                                  ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[22],                                                                                                  ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[21],                                                                                                  ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[20],                                                                                                  ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[19],                                                                                                  ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[18],                                                                                                  ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[17],                                                                                                  ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[16],                                                                                                  ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[15],                                                                                                  ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[14]                                                                                                   ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                        ; Stuck at GND                   ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                      ;
;                                                                                                                                                                                                                      ; due to stuck port clock_enable ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                      ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                      ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:read_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                    ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:read_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                     ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_write_master_avalon_mm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[31]   ; Lost Fanouts                   ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_write_master_avalon_mm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[30],            ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_write_master_avalon_mm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[29],            ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_write_master_avalon_mm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28],            ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_write_master_avalon_mm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27],            ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_write_master_avalon_mm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]             ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_read_master_avalon_mm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[31]    ; Lost Fanouts                   ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_read_master_avalon_mm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[30],             ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_read_master_avalon_mm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[29],             ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_read_master_avalon_mm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28],             ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_read_master_avalon_mm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27],             ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_read_master_avalon_mm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]              ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sink_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[31]                           ; Lost Fanouts                   ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sink_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[30],                                    ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sink_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[29],                                    ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sink_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28],                                    ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sink_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27],                                    ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sink_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                     ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:read_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[31]                        ; Lost Fanouts                   ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:read_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[30],                                 ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:read_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[29],                                 ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:read_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28],                                 ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:read_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27],                                 ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:read_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                  ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                           ; Stuck at GND                   ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                         ;
;                                                                                                                                                                                                                      ; due to stuck port clock_enable ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                         ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                         ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sink_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                       ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sink_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                        ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy    ; Stuck at GND                   ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],  ;
;                                                                                                                                                                                                                      ; due to stuck port clock_enable ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],  ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],  ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_read_master_avalon_mm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_read_master_avalon_mm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                 ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy   ; Stuck at GND                   ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3], ;
;                                                                                                                                                                                                                      ; due to stuck port clock_enable ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1], ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0], ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_write_master_avalon_mm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],               ;
;                                                                                                                                                                                                                      ;                                ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_write_master_avalon_mm_control_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][70]                                                                      ; Lost Fanouts                   ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][70]                                                                                ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:read_memory_s2_translator|av_chipselect_pre                                                                              ; Stuck at GND                   ; LPC_qsys:comb_3|read_master:ddr3_read_master|ddr_read                                                                                                                                                                          ;
;                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][70]                                                                                          ; Lost Fanouts                   ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][70]                                                                                                    ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[0][69]                                                                                          ; Lost Fanouts                   ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][69]                                                                                                    ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][70]                                                                                             ; Lost Fanouts                   ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][70]                                                                                                       ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[0][69]                                                                                             ; Lost Fanouts                   ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][69]                                                                                                       ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[0][69]                                                                      ; Lost Fanouts                   ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][69]                                                                                ;
; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10] ; Stuck at GND                   ; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9]            ;
;                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_cmd_width_adapter|address_reg[0]                                                        ; Stuck at GND                   ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][18]                                                                               ;
;                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_cmd_width_adapter|address_reg[0]                                                         ; Stuck at GND                   ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem[1][18]                                                                                ;
;                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_cmd_width_adapter|address_reg[0]                                                                                ; Stuck at GND                   ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem[1][18]                                                                                                       ;
;                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_cmd_width_adapter|address_reg[0]                                                                             ; Stuck at GND                   ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem[1][18]                                                                                                    ;
;                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][69]                                                                     ; Lost Fanouts                   ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][69]                                                                               ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[0][70]                                                                     ; Lost Fanouts                   ; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem[1][70]                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1077  ;
; Number of registers using Synchronous Clear  ; 279   ;
; Number of registers using Synchronous Load   ; 151   ;
; Number of registers using Asynchronous Clear ; 582   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 798   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                        ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                               ; 224     ;
; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                ; 1       ;
; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                ; 1       ;
; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                                                 ; 3       ;
; LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:jtag_master_master_agent|hold_waitrequest                                                                                                                        ; 16      ;
; LPC_qsys:comb_3|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                               ; 1       ;
; LPC_qsys:comb_3|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                               ; 2       ;
; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_sc_fifo:fifo|empty                                                                                                                                                                        ; 2       ;
; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                             ; 8       ;
; LPC_qsys:comb_3|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                            ; 1       ;
; LPC_qsys:comb_3|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                            ; 4       ;
; LPC_qsys:comb_3|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                               ; 1       ;
; LPC_qsys:comb_3|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                            ; 1       ;
; LPC_qsys:comb_3|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                            ; 1       ;
; LPC_qsys:comb_3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                ; 1       ;
; LPC_qsys:comb_3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                 ; 1       ;
; LPC_qsys:comb_3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                 ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo            ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 20                                                                                                                                                                                                                  ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------+
; Register Name                                                                                          ; Megafunction                                                                          ; Type ;
+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------+
; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_sc_fifo:fifo|internal_out_payload[0..7] ; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_sc_fifo:fifo|mem_rtl_0 ; RAM  ;
+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_cmd_width_adapter|data_reg[6]                                                                                                                        ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_cmd_width_adapter|address_reg[2]                                                                                                                     ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_cmd_width_adapter|data_reg[13]                                                                                                                        ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_cmd_width_adapter|address_reg[10]                                                                                                                     ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_cmd_width_adapter|data_reg[4]                                                                                                                                                ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_cmd_width_adapter|address_reg[6]                                                                                                                                             ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_cmd_width_adapter|data_reg[0]                                                                                                                                             ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_cmd_width_adapter|address_reg[28]                                                                                                                                         ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[6]                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:jtag_master_master_limiter|pending_response_count[0]                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ddr3_write_master_avalon_mm_control_translator|wait_latency_counter[0]                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ddr3_read_master_avalon_mm_control_translator|wait_latency_counter[0]                                                                                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:comb_3|write_master:ddr3_write_master|ddr_addr[12]                                                                                                                                                                                                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:comb_3|read_master:ddr3_read_master|ddr_addr[8]                                                                                                                                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[0]                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[2]                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                 ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:comb_3|write_master:ddr3_write_master|addr_step[3]                                                                                                                                                                                                                       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:comb_3|write_master:ddr3_write_master|stream_length[10]                                                                                                                                                                                                                  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:comb_3|write_master:ddr3_write_master|addr_init[8]                                                                                                                                                                                                                       ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:comb_3|read_master:ddr3_read_master|addr_step[15]                                                                                                                                                                                                                        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:comb_3|read_master:ddr3_read_master|stream_length[7]                                                                                                                                                                                                                     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:comb_3|read_master:ddr3_read_master|addr_init[9]                                                                                                                                                                                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:comb_3|read_master:ddr3_read_master|count[24]                                                                                                                                                                                                                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[2]                                                                                                                                          ;
; 10:1               ; 15 bits   ; 90 LEs        ; 60 LEs               ; 30 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:comb_3|write_master:ddr3_write_master|readdata[7]                                                                                                                                                                                                                        ;
; 10:1               ; 15 bits   ; 90 LEs        ; 60 LEs               ; 30 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:comb_3|read_master:ddr3_read_master|readdata[11]                                                                                                                                                                                                                         ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[2]                                  ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[16]                                 ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[15]                                                                                                                                                      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]                                                                                                                                                       ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|out_data[1]                                                                                                                                                                                ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                             ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[16]                                             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[31]                                                                                                                                                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[20]                                                                                                                                                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[13]                                                                                                                                                      ;
; 8:1                ; 6 bits    ; 30 LEs        ; 6 LEs                ; 24 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[7]                                                                                                                                                       ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]                                                    ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[3]                                                    ;
; 12:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                                                                                  ;
; 13:1               ; 5 bits    ; 40 LEs        ; 25 LEs               ; 15 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                           ;
; 18:1               ; 7 bits    ; 84 LEs        ; 35 LEs               ; 49 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]                                                                                                                                                      ;
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo|mem                                                                                                                                         ;
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo|mem                                                                                                                                          ;
; 3:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo|mem                                                                                                                                                                 ;
; 3:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo|mem                                                                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[11]                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[8]                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[14]                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[9]                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state                                                               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                                                              ;
; 15:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                                            ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |LinearPrediction|LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LinearPrediction|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LinearPrediction|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |LinearPrediction|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]              ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |LinearPrediction|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |LinearPrediction|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |LinearPrediction|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; Yes        ; |LinearPrediction|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                           ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+---------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                                                                               ;
+---------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; clock_sense_reset_n                                                                                                                                                                              ;
+---------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]                                                                                                                                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]                                                                                                                                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]                                                                                                                                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]                                                                                                                                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]                                                                                                                                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]                                                                                                                                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]                                                                                                                                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]                                                                                                                                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]~reg0                                                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]~reg0                                                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]~reg0                                                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]~reg0                                                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]~reg0                                                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]~reg0                                                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]~reg0                                                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]~reg0                                                                                                                                                                               ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                     ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                         ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                     ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:comb_3|LPC_qsys_read_memory:read_memory|altsyncram:the_altsyncram|altsyncram_gc92:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:comb_3|LPC_qsys_sink_ram:sink_ram|altsyncram:the_altsyncram|altsyncram_g292:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_cmd_demux:cmd_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_rsp_demux:rsp_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:comb_3|altera_reset_controller:rst_controller ;
+-------------------+-------+------+--------------------------------------------+
; Assignment        ; Value ; From ; To                                         ;
+-------------------+-------+------+--------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]     ;
+-------------------+-------+------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:comb_3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:comb_3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; USE_PLI        ; 0     ; Signed Integer                                                       ;
; PLI_PORT       ; 50000 ; Signed Integer                                                       ;
; FIFO_DEPTHS    ; 2     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                            ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                  ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                  ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                  ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                  ;
; EXPORT_JTAG          ; 0     ; Signed Integer                                                                                                                  ;
; USE_PLI              ; 0     ; Signed Integer                                                                                                                  ;
; PLI_PORT             ; 50000 ; Signed Integer                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TCK_FREQ_MHZ   ; 20    ; Signed Integer                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                    ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 110                    ; Signed Integer                                                                                                                                                                          ;
; sld_type_id             ; 132                    ; Signed Integer                                                                                                                                                                          ;
; sld_version             ; 1                      ; Signed Integer                                                                                                                                                                          ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                          ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                  ;
; sld_ir_width            ; 3                      ; Signed Integer                                                                                                                                                                          ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                          ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                  ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                          ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                  ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                  ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                              ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                    ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                    ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                    ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                   ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                                                         ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                                                         ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                                                         ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                                                                                                                                                                 ;
; FORWARD_SYNC_DEPTH  ; 3     ; Signed Integer                                                                                                                                                                                                                 ;
; BACKWARD_SYNC_DEPTH ; 8     ; Signed Integer                                                                                                                                                                                                                 ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                                                                          ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                                                                                                                                                                ;
; BITS_PER_SYMBOL  ; 8     ; Signed Integer                                                                                                                                                                                                                                                                ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                                                                                                                                ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                 ;
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_sc_fifo:fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                             ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                             ;
; FIFO_DEPTH          ; 64    ; Signed Integer                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                             ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                             ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                             ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                             ;
; DATA_WIDTH          ; 8     ; Signed Integer                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                             ;
; ENCODING       ; 0     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                             ;
; ENCODING       ; 0     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                    ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                          ;
; FIFO_DEPTHS           ; 2     ; Signed Integer                                                                                          ;
; FIFO_WIDTHU           ; 1     ; Signed Integer                                                                                          ;
; FAST_VER              ; 0     ; Signed Integer                                                                                          ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                          ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                                                ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_reset_controller:rst_controller ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                          ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                                ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                        ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                             ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|read_master:ddr3_read_master ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; S0             ; 0     ; Signed Integer                                                   ;
; S1             ; 1     ; Signed Integer                                                   ;
; S2             ; 2     ; Signed Integer                                                   ;
; S3             ; 3     ; Signed Integer                                                   ;
; S4             ; 4     ; Signed Integer                                                   ;
; S5             ; 5     ; Signed Integer                                                   ;
; S6             ; 6     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|write_master:ddr3_write_master ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; S0             ; 0     ; Signed Integer                                                     ;
; S1             ; 1     ; Signed Integer                                                     ;
; S2             ; 2     ; Signed Integer                                                     ;
; S3             ; 3     ; Signed Integer                                                     ;
; S4             ; 4     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_read_memory:read_memory ;
+----------------+--------------------------+---------------------------------------------------+
; Parameter Name ; Value                    ; Type                                              ;
+----------------+--------------------------+---------------------------------------------------+
; INIT_FILE      ; LPC_qsys_read_memory.hex ; String                                            ;
+----------------+--------------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_read_memory:read_memory|altsyncram:the_altsyncram ;
+------------------------------------+--------------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                    ; Type                                                    ;
+------------------------------------+--------------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                                                 ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT          ; Untyped                                                 ;
; WIDTH_A                            ; 16                       ; Signed Integer                                          ;
; WIDTHAD_A                          ; 11                       ; Signed Integer                                          ;
; NUMWORDS_A                         ; 2048                     ; Signed Integer                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED             ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                                                 ;
; WIDTH_B                            ; 16                       ; Signed Integer                                          ;
; WIDTHAD_B                          ; 11                       ; Signed Integer                                          ;
; NUMWORDS_B                         ; 2048                     ; Signed Integer                                          ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 2                        ; Signed Integer                                          ;
; WIDTH_BYTEENA_B                    ; 2                        ; Signed Integer                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                        ; Signed Integer                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                 ;
; INIT_FILE                          ; LPC_qsys_read_memory.hex ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 2048                     ; Signed Integer                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                   ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                   ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone V                ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_gc92          ; Untyped                                                 ;
+------------------------------------+--------------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_sink_ram:sink_ram ;
+----------------+-----------------------+------------------------------------------------+
; Parameter Name ; Value                 ; Type                                           ;
+----------------+-----------------------+------------------------------------------------+
; INIT_FILE      ; LPC_qsys_sink_ram.hex ; String                                         ;
+----------------+-----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_sink_ram:sink_ram|altsyncram:the_altsyncram ;
+------------------------------------+-----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                                 ;
+------------------------------------+-----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT       ; Untyped                                              ;
; WIDTH_A                            ; 16                    ; Signed Integer                                       ;
; WIDTHAD_A                          ; 11                    ; Signed Integer                                       ;
; NUMWORDS_A                         ; 2048                  ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED          ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                              ;
; WIDTH_B                            ; 16                    ; Signed Integer                                       ;
; WIDTHAD_B                          ; 11                    ; Signed Integer                                       ;
; NUMWORDS_B                         ; 2048                  ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 2                     ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 2                     ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                              ;
; BYTE_SIZE                          ; 8                     ; Signed Integer                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                              ;
; INIT_FILE                          ; LPC_qsys_sink_ram.hex ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 2048                  ; Signed Integer                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V             ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_g292       ; Untyped                                              ;
+------------------------------------+-----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ddr3_write_master_ddr3_avalon_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 16    ; Signed Integer                                                                                                                                      ;
; AV_DATA_W                   ; 16    ; Signed Integer                                                                                                                                      ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                      ;
; AV_BYTEENABLE_W             ; 2     ; Signed Integer                                                                                                                                      ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                      ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                      ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                      ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                      ;
; USE_READ                    ; 0     ; Signed Integer                                                                                                                                      ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                      ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                      ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                      ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                      ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                      ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                      ;
; AV_SYMBOLS_PER_WORD         ; 2     ; Signed Integer                                                                                                                                      ;
; AV_ADDRESS_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                      ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                      ;
; UAV_ADDRESS_W               ; 17    ; Signed Integer                                                                                                                                      ;
; UAV_BURSTCOUNT_W            ; 2     ; Signed Integer                                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                      ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sink_ram_s2_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 11    ; Signed Integer                                                                                                         ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                         ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                         ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                         ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                         ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                         ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                         ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:ddr3_read_master_ddr3_avalon_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                               ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 16    ; Signed Integer                                                                                                                                     ;
; AV_DATA_W                   ; 16    ; Signed Integer                                                                                                                                     ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                     ;
; AV_BYTEENABLE_W             ; 2     ; Signed Integer                                                                                                                                     ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                     ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                     ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                     ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                     ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                     ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                     ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                     ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                     ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                     ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                     ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                     ;
; AV_SYMBOLS_PER_WORD         ; 2     ; Signed Integer                                                                                                                                     ;
; AV_ADDRESS_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                     ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                     ;
; UAV_ADDRESS_W               ; 17    ; Signed Integer                                                                                                                                     ;
; UAV_BURSTCOUNT_W            ; 2     ; Signed Integer                                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                     ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:read_memory_s2_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 11    ; Signed Integer                                                                                                            ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                            ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                            ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                            ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                            ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:jtag_master_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                              ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                    ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                    ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                    ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                    ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                    ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                    ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                    ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                    ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                    ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                    ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                    ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                    ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                    ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                    ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                    ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                    ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                    ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ddr3_write_master_avalon_mm_control_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                                 ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                 ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                 ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                                                 ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                                                 ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                 ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ddr3_read_master_avalon_mm_control_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                                ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                                                ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                                                ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                                                ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sink_ram_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 11    ; Signed Integer                                                                                                         ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                         ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                         ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                         ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                         ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                         ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                         ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:read_memory_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 11    ; Signed Integer                                                                                                            ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                            ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                            ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                            ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                            ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:jtag_master_master_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 86    ; Signed Integer                                                                                                            ;
; PKT_QOS_L                 ; 86    ; Signed Integer                                                                                                            ;
; PKT_DATA_SIDEBAND_H       ; 84    ; Signed Integer                                                                                                            ;
; PKT_DATA_SIDEBAND_L       ; 84    ; Signed Integer                                                                                                            ;
; PKT_ADDR_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                            ;
; PKT_ADDR_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                            ;
; PKT_CACHE_H               ; 98    ; Signed Integer                                                                                                            ;
; PKT_CACHE_L               ; 95    ; Signed Integer                                                                                                            ;
; PKT_THREAD_ID_H           ; 91    ; Signed Integer                                                                                                            ;
; PKT_THREAD_ID_L           ; 91    ; Signed Integer                                                                                                            ;
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                            ;
; PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                            ;
; PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                            ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                            ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                            ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                            ;
; ID                        ; 0     ; Signed Integer                                                                                                            ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                            ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                            ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                            ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                            ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                            ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_write_master_avalon_mm_control_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 67    ; Signed Integer                                                                                                                            ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_H              ; 70    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_L              ; 69    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_H             ; 72    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_L             ; 71    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 59    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_H          ; 76    ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_L          ; 74    ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 82    ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 81    ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 62    ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 60    ; Signed Integer                                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 83    ; Signed Integer                                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 85    ; Signed Integer                                                                                                                            ;
; ST_DATA_W                 ; 86    ; Signed Integer                                                                                                                            ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                            ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                            ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                                            ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                            ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                            ;
; FIFO_DATA_W               ; 87    ; Signed Integer                                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_write_master_avalon_mm_control_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                     ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                       ;
; BITS_PER_SYMBOL     ; 87    ; Signed Integer                                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                       ;
; DATA_WIDTH          ; 87    ; Signed Integer                                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_read_master_avalon_mm_control_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 67    ; Signed Integer                                                                                                                           ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_H              ; 70    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_L              ; 69    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_H             ; 72    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_L             ; 71    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 59    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_H          ; 76    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_L          ; 74    ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 82    ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 81    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 62    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 60    ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 83    ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 85    ; Signed Integer                                                                                                                           ;
; ST_DATA_W                 ; 86    ; Signed Integer                                                                                                                           ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                           ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                           ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                           ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                           ;
; FIFO_DATA_W               ; 87    ; Signed Integer                                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_read_master_avalon_mm_control_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                    ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 87    ; Signed Integer                                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                      ;
; DATA_WIDTH          ; 87    ; Signed Integer                                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sink_ram_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 67    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 70    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 69    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 72    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 71    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 59    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 76    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 74    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 82    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 81    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 62    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 60    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 83    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 85    ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 86    ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                    ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                    ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                    ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                    ;
; FIFO_DATA_W               ; 87    ; Signed Integer                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sink_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                             ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                             ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                               ;
; BITS_PER_SYMBOL     ; 87    ; Signed Integer                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                               ;
; DATA_WIDTH          ; 87    ; Signed Integer                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:read_memory_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 67    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 70    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 69    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 72    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 71    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 59    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 76    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 74    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 82    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 81    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 62    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 60    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 83    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 85    ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 86    ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                       ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                       ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                       ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                       ;
; FIFO_DATA_W               ; 87    ; Signed Integer                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:read_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 87    ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 87    ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_router:router|LPC_qsys_mm_interconnect_2_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 3     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_router_001:router_001|LPC_qsys_mm_interconnect_2_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_router_001:router_002|LPC_qsys_mm_interconnect_2_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_router_001:router_003|LPC_qsys_mm_interconnect_2_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_router_001:router_004|LPC_qsys_mm_interconnect_2_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:jtag_master_master_limiter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                 ;
; MAX_OUTSTANDING_RESPONSES ; 3     ; Signed Integer                                                                                                                 ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                 ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                 ;
; VALID_WIDTH               ; 4     ; Signed Integer                                                                                                                 ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                 ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                 ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                 ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:ddr3_write_master_avalon_mm_control_burst_adapter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                              ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                                                      ;
; PKT_BEGIN_BURST           ; 67    ; Signed Integer                                                                                                                                      ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                                      ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 59    ; Signed Integer                                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                                      ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                      ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                      ;
; PKT_BURST_TYPE_H          ; 64    ; Signed Integer                                                                                                                                      ;
; PKT_BURST_TYPE_L          ; 63    ; Signed Integer                                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 62    ; Signed Integer                                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 60    ; Signed Integer                                                                                                                                      ;
; ST_DATA_W                 ; 86    ; Signed Integer                                                                                                                                      ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                      ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                      ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                      ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                                      ;
; BURSTWRAP_CONST_MASK      ; 1     ; Signed Integer                                                                                                                                      ;
; BURSTWRAP_CONST_VALUE     ; 1     ; Signed Integer                                                                                                                                      ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                      ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                      ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                      ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                      ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                      ;
; OUT_BYTE_CNT_H            ; 57    ; Signed Integer                                                                                                                                      ;
; OUT_BURSTWRAP_H           ; 59    ; Signed Integer                                                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:ddr3_write_master_avalon_mm_control_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 58    ; Signed Integer                                                                                                                                                                                                                                                           ;
; PKT_BYTE_CNT_L ; 56    ; Signed Integer                                                                                                                                                                                                                                                           ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                                                           ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                                                           ;
; ST_DATA_W      ; 86    ; Signed Integer                                                                                                                                                                                                                                                           ;
; ST_CHANNEL_W   ; 4     ; Signed Integer                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:ddr3_read_master_avalon_mm_control_burst_adapter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                             ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                                                     ;
; PKT_BEGIN_BURST           ; 67    ; Signed Integer                                                                                                                                     ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                                     ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 59    ; Signed Integer                                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                                     ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                     ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                     ;
; PKT_BURST_TYPE_H          ; 64    ; Signed Integer                                                                                                                                     ;
; PKT_BURST_TYPE_L          ; 63    ; Signed Integer                                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 62    ; Signed Integer                                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 60    ; Signed Integer                                                                                                                                     ;
; ST_DATA_W                 ; 86    ; Signed Integer                                                                                                                                     ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                     ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                     ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                     ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                                     ;
; BURSTWRAP_CONST_MASK      ; 1     ; Signed Integer                                                                                                                                     ;
; BURSTWRAP_CONST_VALUE     ; 1     ; Signed Integer                                                                                                                                     ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                     ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                     ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                     ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                     ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                     ;
; OUT_BYTE_CNT_H            ; 57    ; Signed Integer                                                                                                                                     ;
; OUT_BURSTWRAP_H           ; 59    ; Signed Integer                                                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:ddr3_read_master_avalon_mm_control_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 58    ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_BYTE_CNT_L ; 56    ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                                                          ;
; ST_DATA_W      ; 86    ; Signed Integer                                                                                                                                                                                                                                                          ;
; ST_CHANNEL_W   ; 4     ; Signed Integer                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sink_ram_s1_burst_adapter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                      ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                              ;
; PKT_BEGIN_BURST           ; 67    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 59    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                              ;
; PKT_BURST_TYPE_H          ; 64    ; Signed Integer                                                                                                              ;
; PKT_BURST_TYPE_L          ; 63    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 62    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 60    ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 86    ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                              ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                              ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                              ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                              ;
; BURSTWRAP_CONST_MASK      ; 1     ; Signed Integer                                                                                                              ;
; BURSTWRAP_CONST_VALUE     ; 1     ; Signed Integer                                                                                                              ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                              ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                              ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                              ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                              ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                              ;
; OUT_BYTE_CNT_H            ; 57    ; Signed Integer                                                                                                              ;
; OUT_BURSTWRAP_H           ; 59    ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sink_ram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 58    ; Signed Integer                                                                                                                                                                                                                                   ;
; PKT_BYTE_CNT_L ; 56    ; Signed Integer                                                                                                                                                                                                                                   ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                                   ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                                   ;
; ST_DATA_W      ; 86    ; Signed Integer                                                                                                                                                                                                                                   ;
; ST_CHANNEL_W   ; 4     ; Signed Integer                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:read_memory_s1_burst_adapter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                         ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                                 ;
; PKT_BEGIN_BURST           ; 67    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 59    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                 ;
; PKT_BURST_TYPE_H          ; 64    ; Signed Integer                                                                                                                 ;
; PKT_BURST_TYPE_L          ; 63    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 62    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 60    ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 86    ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                 ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                 ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                 ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                 ;
; BURSTWRAP_CONST_MASK      ; 1     ; Signed Integer                                                                                                                 ;
; BURSTWRAP_CONST_VALUE     ; 1     ; Signed Integer                                                                                                                 ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                 ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                 ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                 ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                 ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                 ;
; OUT_BYTE_CNT_H            ; 57    ; Signed Integer                                                                                                                 ;
; OUT_BURSTWRAP_H           ; 59    ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:read_memory_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 58    ; Signed Integer                                                                                                                                                                                                                                      ;
; PKT_BYTE_CNT_L ; 56    ; Signed Integer                                                                                                                                                                                                                                      ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                                      ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                                      ;
; ST_DATA_W      ; 86    ; Signed Integer                                                                                                                                                                                                                                      ;
; ST_CHANNEL_W   ; 4     ; Signed Integer                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                    ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4      ; Signed Integer                                                                                                                                          ;
; SCHEME         ; no-arb ; String                                                                                                                                                  ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_rsp_width_adapter ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                                                      ;
; IN_PKT_ADDR_H                 ; 49    ; Signed Integer                                                                                                                                      ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                      ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                                                      ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                                                      ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                                                      ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 50    ; Signed Integer                                                                                                                                      ;
; IN_PKT_BYTE_CNT_L             ; 56    ; Signed Integer                                                                                                                                      ;
; IN_PKT_BYTE_CNT_H             ; 58    ; Signed Integer                                                                                                                                      ;
; IN_PKT_BURSTWRAP_L            ; 59    ; Signed Integer                                                                                                                                      ;
; IN_PKT_BURSTWRAP_H            ; 59    ; Signed Integer                                                                                                                                      ;
; IN_PKT_BURST_SIZE_L           ; 60    ; Signed Integer                                                                                                                                      ;
; IN_PKT_BURST_SIZE_H           ; 62    ; Signed Integer                                                                                                                                      ;
; IN_PKT_RESPONSE_STATUS_L      ; 81    ; Signed Integer                                                                                                                                      ;
; IN_PKT_RESPONSE_STATUS_H      ; 82    ; Signed Integer                                                                                                                                      ;
; IN_PKT_TRANS_EXCLUSIVE        ; 55    ; Signed Integer                                                                                                                                      ;
; IN_PKT_BURST_TYPE_L           ; 63    ; Signed Integer                                                                                                                                      ;
; IN_PKT_BURST_TYPE_H           ; 64    ; Signed Integer                                                                                                                                      ;
; IN_PKT_ORI_BURST_SIZE_L       ; 83    ; Signed Integer                                                                                                                                      ;
; IN_PKT_ORI_BURST_SIZE_H       ; 85    ; Signed Integer                                                                                                                                      ;
; IN_PKT_TRANS_WRITE            ; 52    ; Signed Integer                                                                                                                                      ;
; IN_ST_DATA_W                  ; 86    ; Signed Integer                                                                                                                                      ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                      ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                      ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                      ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                      ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                      ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                      ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                      ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                      ;
; OUT_PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                      ;
; OUT_PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                                      ;
; OUT_PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                                      ;
; OUT_PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                                      ;
; OUT_PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                                      ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                      ;
; OUT_PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                                                      ;
; OUT_PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                                                      ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                                      ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                                      ;
; OUT_ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                                      ;
; ST_CHANNEL_W                  ; 4     ; Signed Integer                                                                                                                                      ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                                      ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                      ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                      ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                                      ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                      ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                   ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_rsp_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                               ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                                                     ;
; IN_PKT_ADDR_H                 ; 49    ; Signed Integer                                                                                                                                     ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                     ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                                                     ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                                                     ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                                                     ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 50    ; Signed Integer                                                                                                                                     ;
; IN_PKT_BYTE_CNT_L             ; 56    ; Signed Integer                                                                                                                                     ;
; IN_PKT_BYTE_CNT_H             ; 58    ; Signed Integer                                                                                                                                     ;
; IN_PKT_BURSTWRAP_L            ; 59    ; Signed Integer                                                                                                                                     ;
; IN_PKT_BURSTWRAP_H            ; 59    ; Signed Integer                                                                                                                                     ;
; IN_PKT_BURST_SIZE_L           ; 60    ; Signed Integer                                                                                                                                     ;
; IN_PKT_BURST_SIZE_H           ; 62    ; Signed Integer                                                                                                                                     ;
; IN_PKT_RESPONSE_STATUS_L      ; 81    ; Signed Integer                                                                                                                                     ;
; IN_PKT_RESPONSE_STATUS_H      ; 82    ; Signed Integer                                                                                                                                     ;
; IN_PKT_TRANS_EXCLUSIVE        ; 55    ; Signed Integer                                                                                                                                     ;
; IN_PKT_BURST_TYPE_L           ; 63    ; Signed Integer                                                                                                                                     ;
; IN_PKT_BURST_TYPE_H           ; 64    ; Signed Integer                                                                                                                                     ;
; IN_PKT_ORI_BURST_SIZE_L       ; 83    ; Signed Integer                                                                                                                                     ;
; IN_PKT_ORI_BURST_SIZE_H       ; 85    ; Signed Integer                                                                                                                                     ;
; IN_PKT_TRANS_WRITE            ; 52    ; Signed Integer                                                                                                                                     ;
; IN_ST_DATA_W                  ; 86    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                     ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                                     ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                                     ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                                     ;
; OUT_ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                                     ;
; ST_CHANNEL_W                  ; 4     ; Signed Integer                                                                                                                                     ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                                     ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                     ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                     ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                                     ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                     ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                  ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_rsp_width_adapter ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                        ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                              ;
; IN_PKT_ADDR_H                 ; 49    ; Signed Integer                                                                                                              ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                              ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                              ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                              ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                              ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 50    ; Signed Integer                                                                                                              ;
; IN_PKT_BYTE_CNT_L             ; 56    ; Signed Integer                                                                                                              ;
; IN_PKT_BYTE_CNT_H             ; 58    ; Signed Integer                                                                                                              ;
; IN_PKT_BURSTWRAP_L            ; 59    ; Signed Integer                                                                                                              ;
; IN_PKT_BURSTWRAP_H            ; 59    ; Signed Integer                                                                                                              ;
; IN_PKT_BURST_SIZE_L           ; 60    ; Signed Integer                                                                                                              ;
; IN_PKT_BURST_SIZE_H           ; 62    ; Signed Integer                                                                                                              ;
; IN_PKT_RESPONSE_STATUS_L      ; 81    ; Signed Integer                                                                                                              ;
; IN_PKT_RESPONSE_STATUS_H      ; 82    ; Signed Integer                                                                                                              ;
; IN_PKT_TRANS_EXCLUSIVE        ; 55    ; Signed Integer                                                                                                              ;
; IN_PKT_BURST_TYPE_L           ; 63    ; Signed Integer                                                                                                              ;
; IN_PKT_BURST_TYPE_H           ; 64    ; Signed Integer                                                                                                              ;
; IN_PKT_ORI_BURST_SIZE_L       ; 83    ; Signed Integer                                                                                                              ;
; IN_PKT_ORI_BURST_SIZE_H       ; 85    ; Signed Integer                                                                                                              ;
; IN_PKT_TRANS_WRITE            ; 52    ; Signed Integer                                                                                                              ;
; IN_ST_DATA_W                  ; 86    ; Signed Integer                                                                                                              ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                              ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                              ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                              ;
; OUT_PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                              ;
; OUT_PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                              ;
; OUT_PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                              ;
; OUT_PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                              ;
; OUT_PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                              ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                              ;
; OUT_PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                              ;
; OUT_PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                              ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                              ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                              ;
; OUT_ST_DATA_W                 ; 104   ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W                  ; 4     ; Signed Integer                                                                                                              ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                              ;
; PACKING                       ; 1     ; Signed Integer                                                                                                              ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                              ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                              ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                              ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                           ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_rsp_width_adapter ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                           ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                                 ;
; IN_PKT_ADDR_H                 ; 49    ; Signed Integer                                                                                                                 ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                 ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                                 ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                                 ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                                 ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 50    ; Signed Integer                                                                                                                 ;
; IN_PKT_BYTE_CNT_L             ; 56    ; Signed Integer                                                                                                                 ;
; IN_PKT_BYTE_CNT_H             ; 58    ; Signed Integer                                                                                                                 ;
; IN_PKT_BURSTWRAP_L            ; 59    ; Signed Integer                                                                                                                 ;
; IN_PKT_BURSTWRAP_H            ; 59    ; Signed Integer                                                                                                                 ;
; IN_PKT_BURST_SIZE_L           ; 60    ; Signed Integer                                                                                                                 ;
; IN_PKT_BURST_SIZE_H           ; 62    ; Signed Integer                                                                                                                 ;
; IN_PKT_RESPONSE_STATUS_L      ; 81    ; Signed Integer                                                                                                                 ;
; IN_PKT_RESPONSE_STATUS_H      ; 82    ; Signed Integer                                                                                                                 ;
; IN_PKT_TRANS_EXCLUSIVE        ; 55    ; Signed Integer                                                                                                                 ;
; IN_PKT_BURST_TYPE_L           ; 63    ; Signed Integer                                                                                                                 ;
; IN_PKT_BURST_TYPE_H           ; 64    ; Signed Integer                                                                                                                 ;
; IN_PKT_ORI_BURST_SIZE_L       ; 83    ; Signed Integer                                                                                                                 ;
; IN_PKT_ORI_BURST_SIZE_H       ; 85    ; Signed Integer                                                                                                                 ;
; IN_PKT_TRANS_WRITE            ; 52    ; Signed Integer                                                                                                                 ;
; IN_ST_DATA_W                  ; 86    ; Signed Integer                                                                                                                 ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                 ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                 ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                 ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                 ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                 ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                 ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                 ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                 ;
; OUT_PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                 ;
; OUT_PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                 ;
; OUT_PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                 ;
; OUT_PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                 ;
; OUT_PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                 ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                 ;
; OUT_PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                                 ;
; OUT_PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                                 ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                 ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                 ;
; OUT_ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W                  ; 4     ; Signed Integer                                                                                                                 ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                 ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                 ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                 ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                 ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                 ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                              ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                              ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_cmd_width_adapter ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                                      ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                                                      ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                      ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                                      ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                                      ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                                      ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                                                      ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                                                      ;
; IN_PKT_BYTE_CNT_H             ; 76    ; Signed Integer                                                                                                                                      ;
; IN_PKT_BURSTWRAP_L            ; 77    ; Signed Integer                                                                                                                                      ;
; IN_PKT_BURSTWRAP_H            ; 77    ; Signed Integer                                                                                                                                      ;
; IN_PKT_BURST_SIZE_L           ; 78    ; Signed Integer                                                                                                                                      ;
; IN_PKT_BURST_SIZE_H           ; 80    ; Signed Integer                                                                                                                                      ;
; IN_PKT_RESPONSE_STATUS_L      ; 99    ; Signed Integer                                                                                                                                      ;
; IN_PKT_RESPONSE_STATUS_H      ; 100   ; Signed Integer                                                                                                                                      ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                                                      ;
; IN_PKT_BURST_TYPE_L           ; 81    ; Signed Integer                                                                                                                                      ;
; IN_PKT_BURST_TYPE_H           ; 82    ; Signed Integer                                                                                                                                      ;
; IN_PKT_ORI_BURST_SIZE_L       ; 101   ; Signed Integer                                                                                                                                      ;
; IN_PKT_ORI_BURST_SIZE_H       ; 103   ; Signed Integer                                                                                                                                      ;
; IN_PKT_TRANS_WRITE            ; 70    ; Signed Integer                                                                                                                                      ;
; IN_ST_DATA_W                  ; 104   ; Signed Integer                                                                                                                                      ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                      ;
; OUT_PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                                      ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                      ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                                      ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                      ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                      ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                                      ;
; OUT_PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                                      ;
; OUT_PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                                      ;
; OUT_PKT_BURST_SIZE_L          ; 60    ; Signed Integer                                                                                                                                      ;
; OUT_PKT_BURST_SIZE_H          ; 62    ; Signed Integer                                                                                                                                      ;
; OUT_PKT_RESPONSE_STATUS_L     ; 81    ; Signed Integer                                                                                                                                      ;
; OUT_PKT_RESPONSE_STATUS_H     ; 82    ; Signed Integer                                                                                                                                      ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                                                      ;
; OUT_PKT_BURST_TYPE_L          ; 63    ; Signed Integer                                                                                                                                      ;
; OUT_PKT_BURST_TYPE_H          ; 64    ; Signed Integer                                                                                                                                      ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 83    ; Signed Integer                                                                                                                                      ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 85    ; Signed Integer                                                                                                                                      ;
; OUT_ST_DATA_W                 ; 86    ; Signed Integer                                                                                                                                      ;
; ST_CHANNEL_W                  ; 4     ; Signed Integer                                                                                                                                      ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                      ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                      ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                      ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                                      ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                      ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_cmd_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                               ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                                     ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                                                     ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                     ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                                     ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                                     ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                                     ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                                                     ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                                                     ;
; IN_PKT_BYTE_CNT_H             ; 76    ; Signed Integer                                                                                                                                     ;
; IN_PKT_BURSTWRAP_L            ; 77    ; Signed Integer                                                                                                                                     ;
; IN_PKT_BURSTWRAP_H            ; 77    ; Signed Integer                                                                                                                                     ;
; IN_PKT_BURST_SIZE_L           ; 78    ; Signed Integer                                                                                                                                     ;
; IN_PKT_BURST_SIZE_H           ; 80    ; Signed Integer                                                                                                                                     ;
; IN_PKT_RESPONSE_STATUS_L      ; 99    ; Signed Integer                                                                                                                                     ;
; IN_PKT_RESPONSE_STATUS_H      ; 100   ; Signed Integer                                                                                                                                     ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                                                     ;
; IN_PKT_BURST_TYPE_L           ; 81    ; Signed Integer                                                                                                                                     ;
; IN_PKT_BURST_TYPE_H           ; 82    ; Signed Integer                                                                                                                                     ;
; IN_PKT_ORI_BURST_SIZE_L       ; 101   ; Signed Integer                                                                                                                                     ;
; IN_PKT_ORI_BURST_SIZE_H       ; 103   ; Signed Integer                                                                                                                                     ;
; IN_PKT_TRANS_WRITE            ; 70    ; Signed Integer                                                                                                                                     ;
; IN_ST_DATA_W                  ; 104   ; Signed Integer                                                                                                                                     ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                     ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_BURST_SIZE_L          ; 60    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_BURST_SIZE_H          ; 62    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_RESPONSE_STATUS_L     ; 81    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_RESPONSE_STATUS_H     ; 82    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_BURST_TYPE_L          ; 63    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_BURST_TYPE_H          ; 64    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 83    ; Signed Integer                                                                                                                                     ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 85    ; Signed Integer                                                                                                                                     ;
; OUT_ST_DATA_W                 ; 86    ; Signed Integer                                                                                                                                     ;
; ST_CHANNEL_W                  ; 4     ; Signed Integer                                                                                                                                     ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                     ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                     ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                     ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                                     ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                     ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_cmd_width_adapter ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                        ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                              ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                              ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                              ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                              ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                              ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                              ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                              ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                              ;
; IN_PKT_BYTE_CNT_H             ; 76    ; Signed Integer                                                                                                              ;
; IN_PKT_BURSTWRAP_L            ; 77    ; Signed Integer                                                                                                              ;
; IN_PKT_BURSTWRAP_H            ; 77    ; Signed Integer                                                                                                              ;
; IN_PKT_BURST_SIZE_L           ; 78    ; Signed Integer                                                                                                              ;
; IN_PKT_BURST_SIZE_H           ; 80    ; Signed Integer                                                                                                              ;
; IN_PKT_RESPONSE_STATUS_L      ; 99    ; Signed Integer                                                                                                              ;
; IN_PKT_RESPONSE_STATUS_H      ; 100   ; Signed Integer                                                                                                              ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                              ;
; IN_PKT_BURST_TYPE_L           ; 81    ; Signed Integer                                                                                                              ;
; IN_PKT_BURST_TYPE_H           ; 82    ; Signed Integer                                                                                                              ;
; IN_PKT_ORI_BURST_SIZE_L       ; 101   ; Signed Integer                                                                                                              ;
; IN_PKT_ORI_BURST_SIZE_H       ; 103   ; Signed Integer                                                                                                              ;
; IN_PKT_TRANS_WRITE            ; 70    ; Signed Integer                                                                                                              ;
; IN_ST_DATA_W                  ; 104   ; Signed Integer                                                                                                              ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                              ;
; OUT_PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                              ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                              ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                              ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                              ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                              ;
; OUT_PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                              ;
; OUT_PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                              ;
; OUT_PKT_BURST_SIZE_L          ; 60    ; Signed Integer                                                                                                              ;
; OUT_PKT_BURST_SIZE_H          ; 62    ; Signed Integer                                                                                                              ;
; OUT_PKT_RESPONSE_STATUS_L     ; 81    ; Signed Integer                                                                                                              ;
; OUT_PKT_RESPONSE_STATUS_H     ; 82    ; Signed Integer                                                                                                              ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                              ;
; OUT_PKT_BURST_TYPE_L          ; 63    ; Signed Integer                                                                                                              ;
; OUT_PKT_BURST_TYPE_H          ; 64    ; Signed Integer                                                                                                              ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 83    ; Signed Integer                                                                                                              ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 85    ; Signed Integer                                                                                                              ;
; OUT_ST_DATA_W                 ; 86    ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W                  ; 4     ; Signed Integer                                                                                                              ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                              ;
; PACKING                       ; 1     ; Signed Integer                                                                                                              ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                              ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                              ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                              ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_cmd_width_adapter ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                           ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                 ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                                 ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                 ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                 ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                 ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                 ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                                 ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                                 ;
; IN_PKT_BYTE_CNT_H             ; 76    ; Signed Integer                                                                                                                 ;
; IN_PKT_BURSTWRAP_L            ; 77    ; Signed Integer                                                                                                                 ;
; IN_PKT_BURSTWRAP_H            ; 77    ; Signed Integer                                                                                                                 ;
; IN_PKT_BURST_SIZE_L           ; 78    ; Signed Integer                                                                                                                 ;
; IN_PKT_BURST_SIZE_H           ; 80    ; Signed Integer                                                                                                                 ;
; IN_PKT_RESPONSE_STATUS_L      ; 99    ; Signed Integer                                                                                                                 ;
; IN_PKT_RESPONSE_STATUS_H      ; 100   ; Signed Integer                                                                                                                 ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                                 ;
; IN_PKT_BURST_TYPE_L           ; 81    ; Signed Integer                                                                                                                 ;
; IN_PKT_BURST_TYPE_H           ; 82    ; Signed Integer                                                                                                                 ;
; IN_PKT_ORI_BURST_SIZE_L       ; 101   ; Signed Integer                                                                                                                 ;
; IN_PKT_ORI_BURST_SIZE_H       ; 103   ; Signed Integer                                                                                                                 ;
; IN_PKT_TRANS_WRITE            ; 70    ; Signed Integer                                                                                                                 ;
; IN_ST_DATA_W                  ; 104   ; Signed Integer                                                                                                                 ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                 ;
; OUT_PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                 ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                 ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                 ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                 ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                 ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                 ;
; OUT_PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                 ;
; OUT_PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                 ;
; OUT_PKT_BURST_SIZE_L          ; 60    ; Signed Integer                                                                                                                 ;
; OUT_PKT_BURST_SIZE_H          ; 62    ; Signed Integer                                                                                                                 ;
; OUT_PKT_RESPONSE_STATUS_L     ; 81    ; Signed Integer                                                                                                                 ;
; OUT_PKT_RESPONSE_STATUS_H     ; 82    ; Signed Integer                                                                                                                 ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                                 ;
; OUT_PKT_BURST_TYPE_L          ; 63    ; Signed Integer                                                                                                                 ;
; OUT_PKT_BURST_TYPE_H          ; 64    ; Signed Integer                                                                                                                 ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 83    ; Signed Integer                                                                                                                 ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 85    ; Signed Integer                                                                                                                 ;
; OUT_ST_DATA_W                 ; 86    ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W                  ; 4     ; Signed Integer                                                                                                                 ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                 ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                 ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                 ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                 ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                 ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                     ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                     ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                     ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                     ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                     ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                     ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|altera_reset_controller:rst_controller ;
+---------------------------+----------+--------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                         ;
+---------------------------+----------+--------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                               ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                               ;
+---------------------------+----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:comb_3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                               ;
; WIDTH_A                            ; 8                    ; Untyped                                                                               ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                               ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_B                            ; 8                    ; Untyped                                                                               ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                               ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_g0n1      ; Untyped                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                             ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                            ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                                                ;
; Entity Instance                           ; LPC_qsys:comb_3|LPC_qsys_read_memory:read_memory|altsyncram:the_altsyncram                       ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                  ;
;     -- WIDTH_A                            ; 16                                                                                               ;
;     -- NUMWORDS_A                         ; 2048                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                     ;
;     -- WIDTH_B                            ; 16                                                                                               ;
;     -- NUMWORDS_B                         ; 2048                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                        ;
; Entity Instance                           ; LPC_qsys:comb_3|LPC_qsys_sink_ram:sink_ram|altsyncram:the_altsyncram                             ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                  ;
;     -- WIDTH_A                            ; 16                                                                                               ;
;     -- NUMWORDS_A                         ; 2048                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                     ;
;     -- WIDTH_B                            ; 16                                                                                               ;
;     -- NUMWORDS_B                         ; 2048                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                        ;
; Entity Instance                           ; LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                                ;
;     -- NUMWORDS_A                         ; 64                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                     ;
;     -- WIDTH_B                            ; 8                                                                                                ;
;     -- NUMWORDS_B                         ; 64                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                         ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:comb_3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                             ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                        ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:comb_3|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                        ;
+----------------+-------+----------+------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in1      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                   ;
+----------------+-------+----------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_cmd_width_adapter" ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                     ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_cmd_width_adapter" ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                  ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                             ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_cmd_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                         ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                    ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_cmd_width_adapter" ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                          ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                     ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_memory_s1_rsp_width_adapter" ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                     ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sink_ram_s1_rsp_width_adapter" ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                  ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                             ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_read_master_avalon_mm_control_rsp_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                         ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                    ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                       ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                           ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                  ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                  ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                           ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                           ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                           ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                           ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_rsp_width_adapter" ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                          ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                     ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                          ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[7..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                     ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                              ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_router_001:router_001|LPC_qsys_mm_interconnect_2_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                              ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_router:router|LPC_qsys_mm_interconnect_2_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                      ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:read_memory_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:read_memory_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                      ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                 ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sink_ram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                           ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sink_ram_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                   ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                              ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_mm_control_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                  ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_read_master_avalon_mm_control_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                          ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                     ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                   ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_write_master_avalon_mm_control_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                           ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                      ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:jtag_master_master_agent" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                          ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:read_memory_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sink_ram_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                      ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ddr3_read_master_avalon_mm_control_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ddr3_write_master_avalon_mm_control_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                   ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                              ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:jtag_master_master_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                   ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                              ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                              ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:read_memory_s2_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:ddr3_read_master_ddr3_avalon_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                    ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sink_ram_s2_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                      ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ddr3_write_master_ddr3_avalon_master_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                     ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                                ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                                ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_read                ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_readdata            ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                              ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                         ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+--------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                        ;
+----------------+--------+----------+--------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                                         ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                   ;
+----------------+--------+----------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_sc_fifo:fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                         ;
+-------------------+--------+----------+-----------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                          ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                    ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                    ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                          ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                          ;
+-------------------+--------+----------+-----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser" ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                       ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sense_pos_edge ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                  ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                                           ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_valid ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                            ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                                         ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_ready  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                          ;
; out_ready ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                    ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                             ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                        ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                           ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                      ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                      ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                 ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                   ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                              ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                    ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                               ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tms             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
; jtag_state_tlr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
; jtag_state_rti  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
; jtag_state_sdrs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
; jtag_state_cdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
; jtag_state_sdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
; jtag_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
; jtag_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
; jtag_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
; jtag_state_udr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
; jtag_state_sirs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
; jtag_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
; jtag_state_sir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
; jtag_state_e1ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
; jtag_state_pir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
; jtag_state_e2ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
; jtag_state_uir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"                 ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                        ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; ir_out             ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "ir_out[2..1]" will be connected to GND. ;
; ir_out             ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; virtual_state_cir  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_e1dr ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_e2dr ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_pdr  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_uir  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"  ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                  ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; source_ready    ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; mgmt_valid      ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; mgmt_channel    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; mgmt_data       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; jtag_tck        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_tms        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_tdi        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_tdo        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; jtag_ena        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_usr1       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_clr        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_clrn       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_tlr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_rti  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_sdrs ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_cdr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_sdr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_e1dr ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_pdr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_e2dr ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_udr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_sirs ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_cir  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_sir  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_e1ir ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_pir  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_e2ir ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_uir  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_ir_in      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_irq        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; jtag_ir_out     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; debug_reset     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:comb_3"                           ;
+--------------------------+--------+----------+------------------------+
; Port                     ; Type   ; Severity ; Details                ;
+--------------------------+--------+----------+------------------------+
; read_master_stream_d_clk ; Output ; Info     ; Explicitly unconnected ;
+--------------------------+--------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1000                        ;
;     CLR               ; 174                         ;
;     CLR SLD           ; 4                           ;
;     ENA               ; 159                         ;
;     ENA CLR           ; 201                         ;
;     ENA CLR SCLR      ; 136                         ;
;     ENA CLR SLD       ; 42                          ;
;     ENA SCLR          ; 106                         ;
;     ENA SCLR SLD      ; 15                          ;
;     ENA SLD           ; 90                          ;
;     SCLR              ; 15                          ;
;     plain             ; 58                          ;
; arriav_lcell_comb     ; 1217                        ;
;     arith             ; 198                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 187                         ;
;         2 data inputs ; 2                           ;
;         4 data inputs ; 4                           ;
;         5 data inputs ; 4                           ;
;     extend            ; 21                          ;
;         7 data inputs ; 21                          ;
;     normal            ; 998                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 109                         ;
;         3 data inputs ; 244                         ;
;         4 data inputs ; 202                         ;
;         5 data inputs ; 234                         ;
;         6 data inputs ; 203                         ;
; boundary_port         ; 30                          ;
; stratixv_ram_block    ; 40                          ;
;                       ;                             ;
; Max LUT depth         ; 6.70                        ;
; Average LUT depth     ; 2.79                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 77                                       ;
;     CLR               ; 6                                        ;
;     ENA               ; 30                                       ;
;     ENA CLR           ; 19                                       ;
;     SCLR              ; 7                                        ;
;     plain             ; 15                                       ;
; arriav_lcell_comb     ; 94                                       ;
;     extend            ; 1                                        ;
;         7 data inputs ; 1                                        ;
;     normal            ; 93                                       ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 19                                       ;
;         3 data inputs ; 20                                       ;
;         4 data inputs ; 16                                       ;
;         5 data inputs ; 20                                       ;
;         6 data inputs ; 11                                       ;
; boundary_port         ; 92                                       ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.50                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:06     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Fri Jun 19 18:17:00 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top_LPC_FPGA -c LinearPrediction
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/LPC_qsys.v
    Info (12023): Found entity 1: LPC_qsys
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v
    Info (12023): Found entity 1: LPC_qsys_mm_interconnect_2
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_avalon_st_adapter.v
    Info (12023): Found entity 1: LPC_qsys_mm_interconnect_2_avalon_st_adapter
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: LPC_qsys_mm_interconnect_2_avalon_st_adapter_error_adapter_0
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 2 design units, including 2 entities, in source file LPC_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_rsp_mux.sv
    Info (12023): Found entity 1: LPC_qsys_mm_interconnect_2_rsp_mux
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_rsp_demux.sv
    Info (12023): Found entity 1: LPC_qsys_mm_interconnect_2_rsp_demux
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_cmd_mux.sv
    Info (12023): Found entity 1: LPC_qsys_mm_interconnect_2_cmd_mux
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_cmd_demux.sv
    Info (12023): Found entity 1: LPC_qsys_mm_interconnect_2_cmd_demux
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only
Info (12021): Found 5 design units, including 5 entities, in source file LPC_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter
Info (12021): Found 2 design units, including 2 entities, in source file LPC_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory
    Info (12023): Found entity 2: memory_pointer_controller
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 2 design units, including 2 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router_001.sv
    Info (12023): Found entity 1: LPC_qsys_mm_interconnect_2_router_001_default_decode
    Info (12023): Found entity 2: LPC_qsys_mm_interconnect_2_router_001
Info (12021): Found 2 design units, including 2 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router.sv
    Info (12023): Found entity 1: LPC_qsys_mm_interconnect_2_router_default_decode
    Info (12023): Found entity 2: LPC_qsys_mm_interconnect_2_router
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_1.v
    Info (12023): Found entity 1: LPC_qsys_mm_interconnect_1
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0.v
    Info (12023): Found entity 1: LPC_qsys_mm_interconnect_0
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_sink_ram.v
    Info (12023): Found entity 1: LPC_qsys_sink_ram
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_read_memory.v
    Info (12023): Found entity 1: LPC_qsys_read_memory
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/write_master.v
    Info (12023): Found entity 1: write_master
Warning (10463): Verilog HDL Declaration warning at read_master.v(45): "null" is SystemVerilog-2005 keyword
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/read_master.v
    Info (12023): Found entity 1: read_master
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master.v
    Info (12023): Found entity 1: LPC_qsys_JTAG_master
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_p2b_adapter.sv
    Info (12023): Found entity 1: LPC_qsys_JTAG_master_p2b_adapter
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_b2p_adapter.sv
    Info (12023): Found entity 1: LPC_qsys_JTAG_master_b2p_adapter
Info (12021): Found 7 design units, including 7 entities, in source file LPC_qsys/synthesis/submodules/altera_avalon_packets_to_master.v
    Info (12023): Found entity 1: altera_avalon_packets_to_master
    Info (12023): Found entity 2: packets_to_fifo
    Info (12023): Found entity 3: fifo_buffer_single_clock_fifo
    Info (12023): Found entity 4: fifo_buffer_scfifo_with_controls
    Info (12023): Found entity 5: fifo_buffer
    Info (12023): Found entity 6: fifo_to_packet
    Info (12023): Found entity 7: packets_to_master
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v
    Info (12023): Found entity 1: altera_avalon_st_packets_to_bytes
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v
    Info (12023): Found entity 1: altera_avalon_st_bytes_to_packets
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_timing_adt.sv
    Info (12023): Found entity 1: LPC_qsys_JTAG_master_timing_adt
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v
    Info (12023): Found entity 1: altera_avalon_st_jtag_interface
Info (12021): Found 3 design units, including 3 entities, in source file LPC_qsys/synthesis/submodules/altera_jtag_dc_streaming.v
    Info (12023): Found entity 1: altera_jtag_control_signal_crosser
    Info (12023): Found entity 2: altera_jtag_src_crosser
    Info (12023): Found entity 3: altera_jtag_dc_streaming
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_jtag_sld_node.v
    Info (12023): Found entity 1: altera_jtag_sld_node
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_jtag_streaming.v
    Info (12023): Found entity 1: altera_jtag_streaming
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_avalon_st_idle_remover.v
    Info (12023): Found entity 1: altera_avalon_st_idle_remover
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_avalon_st_idle_inserter.v
    Info (12023): Found entity 1: altera_avalon_st_idle_inserter
Info (12021): Found 1 design units, including 1 entities, in source file verilog/LinearPrediction.v
    Info (12023): Found entity 1: LinearPrediction
Warning (10236): Verilog HDL Implicit Net warning at write_master.v(45): created implicit net for "start"
Warning (10236): Verilog HDL Implicit Net warning at write_master.v(47): created implicit net for "reset"
Warning (10236): Verilog HDL Implicit Net warning at read_master.v(60): created implicit net for "reset"
Critical Warning (10846): Verilog HDL Instantiation warning at LinearPrediction.v(13): instance has no name
Info (12127): Elaborating entity "LinearPrediction" for the top level hierarchy
Info (12128): Elaborating entity "LPC_qsys" for hierarchy "LPC_qsys:comb_3"
Info (12128): Elaborating entity "LPC_qsys_JTAG_master" for hierarchy "LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master"
Info (12128): Elaborating entity "altera_avalon_st_jtag_interface" for hierarchy "LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"
Info (12128): Elaborating entity "altera_jtag_sld_node" for hierarchy "LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component"
Info (12130): Elaborated megafunction instantiation "LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component"
Info (12133): Instantiated megafunction "LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" with the following parameter:
    Info (12134): Parameter "sld_mfg_id" = "110"
    Info (12134): Parameter "sld_type_id" = "132"
    Info (12134): Parameter "sld_version" = "1"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "3"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst"
Info (12128): Elaborating entity "altera_jtag_dc_streaming" for hierarchy "LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer"
Info (12130): Elaborated megafunction instantiation "LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer"
Info (12133): Instantiated megafunction "LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "3"
Info (12128): Elaborating entity "altera_jtag_streaming" for hierarchy "LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer"
Info (12130): Elaborated megafunction instantiation "LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer"
Info (12133): Instantiated megafunction "LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "8"
Info (12128): Elaborating entity "altera_avalon_st_idle_remover" for hierarchy "LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover"
Info (12128): Elaborating entity "altera_avalon_st_idle_inserter" for hierarchy "LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter"
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser"
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage"
Info (12128): Elaborating entity "altera_jtag_src_crosser" for hierarchy "LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser"
Info (12128): Elaborating entity "altera_jtag_control_signal_crosser" for hierarchy "LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser"
Info (12128): Elaborating entity "LPC_qsys_JTAG_master_timing_adt" for hierarchy "LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|LPC_qsys_JTAG_master_timing_adt:timing_adt"
Warning (10036): Verilog HDL or VHDL warning at LPC_qsys_JTAG_master_timing_adt.sv(82): object "in_ready" assigned a value but never read
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_sc_fifo:fifo"
Info (12128): Elaborating entity "altera_avalon_st_bytes_to_packets" for hierarchy "LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p"
Info (12128): Elaborating entity "altera_avalon_st_packets_to_bytes" for hierarchy "LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b"
Info (12128): Elaborating entity "altera_avalon_packets_to_master" for hierarchy "LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto"
Info (12128): Elaborating entity "packets_to_master" for hierarchy "LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m"
Info (12128): Elaborating entity "LPC_qsys_JTAG_master_b2p_adapter" for hierarchy "LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|LPC_qsys_JTAG_master_b2p_adapter:b2p_adapter"
Warning (10036): Verilog HDL or VHDL warning at LPC_qsys_JTAG_master_b2p_adapter.sv(78): object "out_channel" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at LPC_qsys_JTAG_master_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)
Info (12128): Elaborating entity "LPC_qsys_JTAG_master_p2b_adapter" for hierarchy "LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|LPC_qsys_JTAG_master_p2b_adapter:p2b_adapter"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
Info (12128): Elaborating entity "read_master" for hierarchy "LPC_qsys:comb_3|read_master:ddr3_read_master"
Warning (10036): Verilog HDL or VHDL warning at read_master.v(45): object "null" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at read_master.v(58): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at read_master.v(60): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at read_master.v(66): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at read_master.v(70): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at read_master.v(77): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at read_master.v(78): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at read_master.v(79): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at read_master.v(80): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at read_master.v(83): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at read_master.v(86): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at read_master.v(139): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at read_master.v(154): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "write_master" for hierarchy "LPC_qsys:comb_3|write_master:ddr3_write_master"
Warning (10036): Verilog HDL or VHDL warning at write_master.v(36): object "tmp" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at write_master.v(45): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at write_master.v(47): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at write_master.v(56): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at write_master.v(63): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at write_master.v(64): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at write_master.v(65): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at write_master.v(67): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at write_master.v(118): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at write_master.v(128): truncated value with size 32 to match size of target (16)
Info (10264): Verilog HDL Case Statement information at write_master.v(116): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "LPC_qsys_read_memory" for hierarchy "LPC_qsys:comb_3|LPC_qsys_read_memory:read_memory"
Info (12128): Elaborating entity "altsyncram" for hierarchy "LPC_qsys:comb_3|LPC_qsys_read_memory:read_memory|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "LPC_qsys:comb_3|LPC_qsys_read_memory:read_memory|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "LPC_qsys:comb_3|LPC_qsys_read_memory:read_memory|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "LPC_qsys_read_memory.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "2048"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "2048"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "2"
    Info (12134): Parameter "width_byteena_b" = "2"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "11"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gc92.tdf
    Info (12023): Found entity 1: altsyncram_gc92
Info (12128): Elaborating entity "altsyncram_gc92" for hierarchy "LPC_qsys:comb_3|LPC_qsys_read_memory:read_memory|altsyncram:the_altsyncram|altsyncram_gc92:auto_generated"
Info (12128): Elaborating entity "LPC_qsys_sink_ram" for hierarchy "LPC_qsys:comb_3|LPC_qsys_sink_ram:sink_ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "LPC_qsys:comb_3|LPC_qsys_sink_ram:sink_ram|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "LPC_qsys:comb_3|LPC_qsys_sink_ram:sink_ram|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "LPC_qsys:comb_3|LPC_qsys_sink_ram:sink_ram|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "LPC_qsys_sink_ram.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "2048"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "2048"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "2"
    Info (12134): Parameter "width_byteena_b" = "2"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "11"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g292.tdf
    Info (12023): Found entity 1: altsyncram_g292
Info (12128): Elaborating entity "altsyncram_g292" for hierarchy "LPC_qsys:comb_3|LPC_qsys_sink_ram:sink_ram|altsyncram:the_altsyncram|altsyncram_g292:auto_generated"
Info (12128): Elaborating entity "LPC_qsys_mm_interconnect_0" for hierarchy "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_0:mm_interconnect_0"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ddr3_write_master_ddr3_avalon_master_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sink_ram_s2_translator"
Info (12128): Elaborating entity "LPC_qsys_mm_interconnect_1" for hierarchy "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_1:mm_interconnect_1"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:ddr3_read_master_ddr3_avalon_master_translator"
Info (12128): Elaborating entity "LPC_qsys_mm_interconnect_2" for hierarchy "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:jtag_master_master_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ddr3_write_master_avalon_mm_control_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sink_ram_s1_translator"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:jtag_master_master_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_write_master_avalon_mm_control_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_write_master_avalon_mm_control_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo"
Info (12128): Elaborating entity "LPC_qsys_mm_interconnect_2_router" for hierarchy "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_router:router"
Info (12128): Elaborating entity "LPC_qsys_mm_interconnect_2_router_default_decode" for hierarchy "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_router:router|LPC_qsys_mm_interconnect_2_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "LPC_qsys_mm_interconnect_2_router_001" for hierarchy "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_router_001:router_001"
Info (12128): Elaborating entity "LPC_qsys_mm_interconnect_2_router_001_default_decode" for hierarchy "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_router_001:router_001|LPC_qsys_mm_interconnect_2_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:jtag_master_master_limiter"
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:ddr3_write_master_avalon_mm_control_burst_adapter"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:ddr3_write_master_avalon_mm_control_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter"
Info (12128): Elaborating entity "LPC_qsys_mm_interconnect_2_cmd_demux" for hierarchy "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_cmd_demux:cmd_demux"
Info (12128): Elaborating entity "LPC_qsys_mm_interconnect_2_cmd_mux" for hierarchy "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_cmd_mux:cmd_mux"
Info (12128): Elaborating entity "LPC_qsys_mm_interconnect_2_rsp_demux" for hierarchy "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_rsp_demux:rsp_demux"
Info (12128): Elaborating entity "LPC_qsys_mm_interconnect_2_rsp_mux" for hierarchy "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_rsp_mux:rsp_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_rsp_width_adapter"
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_cmd_width_adapter"
Info (12128): Elaborating entity "LPC_qsys_mm_interconnect_2_avalon_st_adapter" for hierarchy "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter"
Info (12128): Elaborating entity "LPC_qsys_mm_interconnect_2_avalon_st_adapter_error_adapter_0" for hierarchy "LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter|LPC_qsys_mm_interconnect_2_avalon_st_adapter_error_adapter_0:error_adapter_0"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "LPC_qsys:comb_3|altera_reset_controller:rst_controller"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2015.06.19.18:17:33 Progress: Loading sld5a64d1e5/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5a64d1e5/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5a64d1e5/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5a64d1e5/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5a64d1e5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld5a64d1e5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5a64d1e5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_sc_fifo:fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf
    Info (12023): Found entity 1: altsyncram_g0n1
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 618 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/output_files/LinearPrediction.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1902 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 1856 logic cells
    Info (21064): Implemented 40 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 36 warnings
    Info: Peak virtual memory: 1154 megabytes
    Info: Processing ended: Fri Jun 19 18:18:00 2015
    Info: Elapsed time: 00:01:00
    Info: Total CPU time (on all processors): 00:02:01


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/output_files/LinearPrediction.map.smsg.


