// Seed: 3027721076
module module_0 (
    output wire id_0,
    input supply1 id_1,
    input wor id_2,
    input supply0 id_3,
    input supply1 id_4,
    output supply1 id_5,
    input wire id_6,
    input uwire id_7,
    output supply0 id_8,
    input tri0 id_9,
    output uwire id_10,
    output wand id_11,
    output tri1 id_12,
    input supply0 id_13,
    input tri0 id_14,
    output wire id_15,
    input wire id_16,
    input wire id_17,
    output wor id_18
);
  always @* begin
    disable id_20;
  end
endmodule
module module_1 (
    output wand id_0,
    input  wand id_1,
    output tri  id_2
);
  supply1 id_4, id_5, id_6;
  module_0(
      id_2,
      id_6,
      id_4,
      id_1,
      id_1,
      id_4,
      id_5,
      id_5,
      id_2,
      id_6,
      id_6,
      id_0,
      id_2,
      id_4,
      id_4,
      id_5,
      id_6,
      id_5,
      id_2
  );
  assign id_4 = id_1;
  wire id_7;
endmodule
