{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 06 09:49:40 2022 " "Info: Processing started: Thu Jan 06 09:49:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off music_test -c music_test " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off music_test -c music_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "music.v(39) " "Warning (10268): Verilog HDL information at music.v(39): always construct contains both blocking and non-blocking assignments" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 39 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 0}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "music.v(49) " "Warning (10268): Verilog HDL information at music.v(49): always construct contains both blocking and non-blocking assignments" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 49 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Mode mode music.v(24) " "Info (10281): Verilog HDL Declaration information at music.v(24): object \"Mode\" differs only in case from object \"mode\" in the same scope" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "music.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file music.v" { { "Info" "ISGN_ENTITY_NAME" "1 music " "Info: Found entity 1: music" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "autoPlay.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file autoPlay.v" { { "Info" "ISGN_ENTITY_NAME" "1 autoPlay " "Info: Found entity 1: autoPlay" {  } { { "autoPlay.v" "" { Text "D:/shapaOuO/music/autoPlay.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "table.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file table.v" { { "Info" "ISGN_ENTITY_NAME" "1 toneTable " "Info: Found entity 1: toneTable" {  } { { "table.v" "" { Text "D:/shapaOuO/music/table.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toneOut.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file toneOut.v" { { "Info" "ISGN_ENTITY_NAME" "1 toneOut " "Info: Found entity 1: toneOut" {  } { { "toneOut.v" "" { Text "D:/shapaOuO/music/toneOut.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "music " "Info: Elaborating entity \"music\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 music.v(40) " "Warning (10230): Verilog HDL assignment warning at music.v(40): truncated value with size 32 to match size of target (26)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 music.v(161) " "Warning (10230): Verilog HDL assignment warning at music.v(161): truncated value with size 32 to match size of target (5)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 music.v(175) " "Warning (10230): Verilog HDL assignment warning at music.v(175): truncated value with size 32 to match size of target (5)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 music.v(189) " "Warning (10230): Verilog HDL assignment warning at music.v(189): truncated value with size 32 to match size of target (5)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 music.v(203) " "Warning (10230): Verilog HDL assignment warning at music.v(203): truncated value with size 32 to match size of target (5)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 music.v(217) " "Warning (10230): Verilog HDL assignment warning at music.v(217): truncated value with size 32 to match size of target (5)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 music.v(231) " "Warning (10230): Verilog HDL assignment warning at music.v(231): truncated value with size 32 to match size of target (5)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 music.v(249) " "Warning (10230): Verilog HDL assignment warning at music.v(249): truncated value with size 32 to match size of target (5)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 music.v(263) " "Warning (10230): Verilog HDL assignment warning at music.v(263): truncated value with size 32 to match size of target (5)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 music.v(277) " "Warning (10230): Verilog HDL assignment warning at music.v(277): truncated value with size 32 to match size of target (5)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 music.v(291) " "Warning (10230): Verilog HDL assignment warning at music.v(291): truncated value with size 32 to match size of target (5)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 music.v(305) " "Warning (10230): Verilog HDL assignment warning at music.v(305): truncated value with size 32 to match size of target (5)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 music.v(341) " "Warning (10230): Verilog HDL assignment warning at music.v(341): truncated value with size 32 to match size of target (5)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 music.v(355) " "Warning (10230): Verilog HDL assignment warning at music.v(355): truncated value with size 32 to match size of target (5)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 music.v(369) " "Warning (10230): Verilog HDL assignment warning at music.v(369): truncated value with size 32 to match size of target (5)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 music.v(383) " "Warning (10230): Verilog HDL assignment warning at music.v(383): truncated value with size 32 to match size of target (5)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 music.v(397) " "Warning (10230): Verilog HDL assignment warning at music.v(397): truncated value with size 32 to match size of target (5)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 music.v(411) " "Warning (10230): Verilog HDL assignment warning at music.v(411): truncated value with size 32 to match size of target (5)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 411 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 music.v(429) " "Warning (10230): Verilog HDL assignment warning at music.v(429): truncated value with size 32 to match size of target (5)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 429 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 music.v(443) " "Warning (10230): Verilog HDL assignment warning at music.v(443): truncated value with size 32 to match size of target (5)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 music.v(457) " "Warning (10230): Verilog HDL assignment warning at music.v(457): truncated value with size 32 to match size of target (5)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 music.v(471) " "Warning (10230): Verilog HDL assignment warning at music.v(471): truncated value with size 32 to match size of target (5)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 471 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 music.v(485) " "Warning (10230): Verilog HDL assignment warning at music.v(485): truncated value with size 32 to match size of target (5)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 485 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 music.v(521) " "Warning (10230): Verilog HDL assignment warning at music.v(521): truncated value with size 32 to match size of target (5)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 521 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 music.v(535) " "Warning (10230): Verilog HDL assignment warning at music.v(535): truncated value with size 32 to match size of target (5)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 535 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 music.v(549) " "Warning (10230): Verilog HDL assignment warning at music.v(549): truncated value with size 32 to match size of target (5)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 549 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 music.v(567) " "Warning (10230): Verilog HDL assignment warning at music.v(567): truncated value with size 32 to match size of target (5)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 567 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 music.v(581) " "Warning (10230): Verilog HDL assignment warning at music.v(581): truncated value with size 32 to match size of target (5)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 music.v(595) " "Warning (10230): Verilog HDL assignment warning at music.v(595): truncated value with size 32 to match size of target (5)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 music.v(609) " "Warning (10230): Verilog HDL assignment warning at music.v(609): truncated value with size 32 to match size of target (5)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 609 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 music.v(623) " "Warning (10230): Verilog HDL assignment warning at music.v(623): truncated value with size 32 to match size of target (5)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 music.v(659) " "Warning (10230): Verilog HDL assignment warning at music.v(659): truncated value with size 32 to match size of target (5)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 659 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 music.v(673) " "Warning (10230): Verilog HDL assignment warning at music.v(673): truncated value with size 32 to match size of target (5)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 673 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 music.v(687) " "Warning (10230): Verilog HDL assignment warning at music.v(687): truncated value with size 32 to match size of target (5)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 687 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 music.v(701) " "Warning (10230): Verilog HDL assignment warning at music.v(701): truncated value with size 32 to match size of target (5)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 701 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 music.v(715) " "Warning (10230): Verilog HDL assignment warning at music.v(715): truncated value with size 32 to match size of target (5)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 715 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt_num music.v(49) " "Warning (10240): Verilog HDL Always Construct warning at music.v(49): inferring latch(es) for variable \"cnt_num\", which holds its previous value in one or more paths through the always construct" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 music.v(747) " "Warning (10230): Verilog HDL assignment warning at music.v(747): truncated value with size 32 to match size of target (2)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 747 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score music.v(750) " "Warning (10235): Verilog HDL Always Construct warning at music.v(750): variable \"score\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 750 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "scoreTarget music.v(750) " "Warning (10235): Verilog HDL Always Construct warning at music.v(750): variable \"scoreTarget\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 750 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score music.v(761) " "Warning (10235): Verilog HDL Always Construct warning at music.v(761): variable \"score\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 761 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score music.v(764) " "Warning (10235): Verilog HDL Always Construct warning at music.v(764): variable \"score\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 764 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score music.v(767) " "Warning (10235): Verilog HDL Always Construct warning at music.v(767): variable \"score\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 767 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score music.v(770) " "Warning (10235): Verilog HDL Always Construct warning at music.v(770): variable \"score\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 770 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score music.v(773) " "Warning (10235): Verilog HDL Always Construct warning at music.v(773): variable \"score\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 773 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score music.v(776) " "Warning (10235): Verilog HDL Always Construct warning at music.v(776): variable \"score\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 776 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score music.v(779) " "Warning (10235): Verilog HDL Always Construct warning at music.v(779): variable \"score\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 779 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score music.v(782) " "Warning (10235): Verilog HDL Always Construct warning at music.v(782): variable \"score\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 782 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score music.v(785) " "Warning (10235): Verilog HDL Always Construct warning at music.v(785): variable \"score\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 785 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score music.v(788) " "Warning (10235): Verilog HDL Always Construct warning at music.v(788): variable \"score\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 788 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score music.v(791) " "Warning (10235): Verilog HDL Always Construct warning at music.v(791): variable \"score\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 791 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score music.v(794) " "Warning (10235): Verilog HDL Always Construct warning at music.v(794): variable \"score\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 794 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score music.v(797) " "Warning (10235): Verilog HDL Always Construct warning at music.v(797): variable \"score\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 797 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score music.v(800) " "Warning (10235): Verilog HDL Always Construct warning at music.v(800): variable \"score\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 800 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score music.v(803) " "Warning (10235): Verilog HDL Always Construct warning at music.v(803): variable \"score\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 803 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score music.v(806) " "Warning (10235): Verilog HDL Always Construct warning at music.v(806): variable \"score\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 806 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score music.v(809) " "Warning (10235): Verilog HDL Always Construct warning at music.v(809): variable \"score\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 809 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score music.v(812) " "Warning (10235): Verilog HDL Always Construct warning at music.v(812): variable \"score\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 812 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score music.v(815) " "Warning (10235): Verilog HDL Always Construct warning at music.v(815): variable \"score\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 815 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score music.v(818) " "Warning (10235): Verilog HDL Always Construct warning at music.v(818): variable \"score\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 818 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score music.v(821) " "Warning (10235): Verilog HDL Always Construct warning at music.v(821): variable \"score\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 821 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "segoutLED music.v(749) " "Warning (10240): Verilog HDL Always Construct warning at music.v(749): inferring latch(es) for variable \"segoutLED\", which holds its previous value in one or more paths through the always construct" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 749 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segoutLED\[0\] music.v(824) " "Info (10041): Inferred latch for \"segoutLED\[0\]\" at music.v(824)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 824 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segoutLED\[1\] music.v(824) " "Info (10041): Inferred latch for \"segoutLED\[1\]\" at music.v(824)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 824 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segoutLED\[2\] music.v(824) " "Info (10041): Inferred latch for \"segoutLED\[2\]\" at music.v(824)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 824 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segoutLED\[3\] music.v(824) " "Info (10041): Inferred latch for \"segoutLED\[3\]\" at music.v(824)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 824 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segoutLED\[4\] music.v(824) " "Info (10041): Inferred latch for \"segoutLED\[4\]\" at music.v(824)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 824 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segoutLED\[5\] music.v(824) " "Info (10041): Inferred latch for \"segoutLED\[5\]\" at music.v(824)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 824 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segoutLED\[6\] music.v(824) " "Info (10041): Inferred latch for \"segoutLED\[6\]\" at music.v(824)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 824 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segoutLED\[7\] music.v(824) " "Info (10041): Inferred latch for \"segoutLED\[7\]\" at music.v(824)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 824 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_num\[0\] music.v(49) " "Info (10041): Inferred latch for \"cnt_num\[0\]\" at music.v(49)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_num\[1\] music.v(49) " "Info (10041): Inferred latch for \"cnt_num\[1\]\" at music.v(49)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_num\[2\] music.v(49) " "Info (10041): Inferred latch for \"cnt_num\[2\]\" at music.v(49)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_num\[3\] music.v(49) " "Info (10041): Inferred latch for \"cnt_num\[3\]\" at music.v(49)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_num\[4\] music.v(49) " "Info (10041): Inferred latch for \"cnt_num\[4\]\" at music.v(49)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_num\[5\] music.v(49) " "Info (10041): Inferred latch for \"cnt_num\[5\]\" at music.v(49)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_num\[6\] music.v(49) " "Info (10041): Inferred latch for \"cnt_num\[6\]\" at music.v(49)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_num\[7\] music.v(49) " "Info (10041): Inferred latch for \"cnt_num\[7\]\" at music.v(49)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_num\[8\] music.v(49) " "Info (10041): Inferred latch for \"cnt_num\[8\]\" at music.v(49)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_num\[9\] music.v(49) " "Info (10041): Inferred latch for \"cnt_num\[9\]\" at music.v(49)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_num\[10\] music.v(49) " "Info (10041): Inferred latch for \"cnt_num\[10\]\" at music.v(49)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_num\[11\] music.v(49) " "Info (10041): Inferred latch for \"cnt_num\[11\]\" at music.v(49)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_num\[12\] music.v(49) " "Info (10041): Inferred latch for \"cnt_num\[12\]\" at music.v(49)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_num\[13\] music.v(49) " "Info (10041): Inferred latch for \"cnt_num\[13\]\" at music.v(49)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_num\[14\] music.v(49) " "Info (10041): Inferred latch for \"cnt_num\[14\]\" at music.v(49)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_num\[15\] music.v(49) " "Info (10041): Inferred latch for \"cnt_num\[15\]\" at music.v(49)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_num\[16\] music.v(49) " "Info (10041): Inferred latch for \"cnt_num\[16\]\" at music.v(49)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_num\[17\] music.v(49) " "Info (10041): Inferred latch for \"cnt_num\[17\]\" at music.v(49)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_num\[18\] music.v(49) " "Info (10041): Inferred latch for \"cnt_num\[18\]\" at music.v(49)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_num\[19\] music.v(49) " "Info (10041): Inferred latch for \"cnt_num\[19\]\" at music.v(49)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_num\[20\] music.v(49) " "Info (10041): Inferred latch for \"cnt_num\[20\]\" at music.v(49)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_num\[21\] music.v(49) " "Info (10041): Inferred latch for \"cnt_num\[21\]\" at music.v(49)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_num\[22\] music.v(49) " "Info (10041): Inferred latch for \"cnt_num\[22\]\" at music.v(49)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_num\[23\] music.v(49) " "Info (10041): Inferred latch for \"cnt_num\[23\]\" at music.v(49)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_num\[24\] music.v(49) " "Info (10041): Inferred latch for \"cnt_num\[24\]\" at music.v(49)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_num\[25\] music.v(49) " "Info (10041): Inferred latch for \"cnt_num\[25\]\" at music.v(49)" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "autoPlay autoPlay:play " "Info: Elaborating entity \"autoPlay\" for hierarchy \"autoPlay:play\"" {  } { { "music.v" "play" { Text "D:/shapaOuO/music/music.v" 33 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 autoPlay.v(16) " "Warning (10230): Verilog HDL assignment warning at autoPlay.v(16): truncated value with size 32 to match size of target (17)" {  } { { "autoPlay.v" "" { Text "D:/shapaOuO/music/autoPlay.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 autoPlay.v(25) " "Warning (10230): Verilog HDL assignment warning at autoPlay.v(25): truncated value with size 32 to match size of target (5)" {  } { { "autoPlay.v" "" { Text "D:/shapaOuO/music/autoPlay.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 autoPlay.v(33) " "Warning (10230): Verilog HDL assignment warning at autoPlay.v(33): truncated value with size 32 to match size of target (8)" {  } { { "autoPlay.v" "" { Text "D:/shapaOuO/music/autoPlay.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toneTable toneTable:toneOut " "Info: Elaborating entity \"toneTable\" for hierarchy \"toneTable:toneOut\"" {  } { { "music.v" "toneOut" { Text "D:/shapaOuO/music/music.v" 34 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toneOut toneOut:speeker " "Info: Elaborating entity \"toneOut\" for hierarchy \"toneOut:speeker\"" {  } { { "music.v" "speeker" { Text "D:/shapaOuO/music/music.v" 35 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 toneOut.v(11) " "Warning (10230): Verilog HDL assignment warning at toneOut.v(11): truncated value with size 32 to match size of target (5)" {  } { { "toneOut.v" "" { Text "D:/shapaOuO/music/toneOut.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 toneOut.v(24) " "Warning (10230): Verilog HDL assignment warning at toneOut.v(24): truncated value with size 32 to match size of target (15)" {  } { { "toneOut.v" "" { Text "D:/shapaOuO/music/toneOut.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 speeker 13 15 " "Warning (12010): Port \"ordered port 1\" on the entity instantiation of \"speeker\" is connected to a signal of width 13. The formal width of the signal in the module is 15.  The extra bits will be driven by GND." {  } { { "music.v" "speeker" { Text "D:/shapaOuO/music/music.v" 35 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 toneOut 13 15 " "Warning (12030): Port \"ordered port 1\" on the entity instantiation of \"toneOut\" is connected to a signal of width 13. The formal width of the signal in the module is 15.  The extra bits will be left dangling without any fan-out logic." {  } { { "music.v" "toneOut" { Text "D:/shapaOuO/music/music.v" 34 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "segoutLED\[0\]\$latch " "Warning: Latch segoutLED\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA score\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal score\[4\]" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 724 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 824 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "segoutLED\[1\]\$latch " "Warning: Latch segoutLED\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA score\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal score\[4\]" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 724 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 824 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "segoutLED\[2\]\$latch " "Warning: Latch segoutLED\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA scanoutLED\[1\]~reg0 " "Warning: Ports D and ENA on the latch are fed by the same signal scanoutLED\[1\]~reg0" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 747 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 824 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "segoutLED\[3\]\$latch " "Warning: Latch segoutLED\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA scanoutLED\[1\]~reg0 " "Warning: Ports D and ENA on the latch are fed by the same signal scanoutLED\[1\]~reg0" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 747 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 824 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "segoutLED\[4\]\$latch " "Warning: Latch segoutLED\[4\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA scanoutLED\[1\]~reg0 " "Warning: Ports D and ENA on the latch are fed by the same signal scanoutLED\[1\]~reg0" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 747 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 824 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "segoutLED\[5\]\$latch " "Warning: Latch segoutLED\[5\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA score\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal score\[4\]" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 724 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 824 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "segoutLED\[6\]\$latch " "Warning: Latch segoutLED\[6\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA scanoutLED\[1\]~reg0 " "Warning: Ports D and ENA on the latch are fed by the same signal scanoutLED\[1\]~reg0" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 747 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE score\[4\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal score\[4\]" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 724 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 824 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "segoutLED\[7\] VCC " "Warning (13410): Pin \"segoutLED\[7\]\" is stuck at VCC" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 824 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 0}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "music.v" "" { Text "D:/shapaOuO/music/music.v" 724 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 6 " "Info: 6 registers lost all their fanouts during netlist optimizations. The first 6 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mode~2265 " "Info: Register \"mode~2265\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mode~2266 " "Info: Register \"mode~2266\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mode~2267 " "Info: Register \"mode~2267\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mode~2268 " "Info: Register \"mode~2268\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Mode~532 " "Info: Register \"Mode~532\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Mode~533 " "Info: Register \"Mode~533\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "552 " "Info: Implemented 552 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Info: Implemented 22 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "525 " "Info: Implemented 525 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "music_test " "Warning: Ignored assignments for entity \"music_test\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity music_test -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -entity music_test -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity music_test -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity music_test -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/shapaOuO/music/music_test.map.smsg " "Info: Generated suppressed messages file D:/shapaOuO/music/music_test.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 89 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 89 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "250 " "Info: Peak virtual memory: 250 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 06 09:49:44 2022 " "Info: Processing ended: Thu Jan 06 09:49:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
