<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › cris › include › arch-v32 › arch › hwregs › asm › timer_defs_asm.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../../../index.html"></a><h1>timer_defs_asm.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef __timer_defs_asm_h</span>
<span class="cp">#define __timer_defs_asm_h</span>

<span class="cm">/*</span>
<span class="cm"> * This file is autogenerated from</span>
<span class="cm"> *   file:           ../../inst/timer/rtl/timer_regs.r</span>
<span class="cm"> *     id:           timer_regs.r,v 1.7 2003/03/11 11:16:59 perz Exp</span>
<span class="cm"> *     last modfied: Mon Apr 11 16:09:53 2005</span>
<span class="cm"> *</span>
<span class="cm"> *   by /n/asic/design/tools/rdesc/src/rdes2c -asm --outfile asm/timer_defs_asm.h ../../inst/timer/rtl/timer_regs.r</span>
<span class="cm"> *      id: $Id: timer_defs_asm.h,v 1.1 2005/04/24 18:31:04 starvik Exp $</span>
<span class="cm"> * Any changes here will be lost.</span>
<span class="cm"> *</span>
<span class="cm"> * -*- buffer-read-only: t -*-</span>
<span class="cm"> */</span>

<span class="cp">#ifndef REG_FIELD</span>
<span class="cp">#define REG_FIELD( scope, reg, field, value ) \</span>
<span class="cp">  REG_FIELD_X_( value, reg_##scope##_##reg##___##field##___lsb )</span>
<span class="cp">#define REG_FIELD_X_( value, shift ) ((value) &lt;&lt; shift)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_STATE</span>
<span class="cp">#define REG_STATE( scope, reg, field, symbolic_value ) \</span>
<span class="cp">  REG_STATE_X_( regk_##scope##_##symbolic_value, reg_##scope##_##reg##___##field##___lsb )</span>
<span class="cp">#define REG_STATE_X_( k, shift ) (k &lt;&lt; shift)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_MASK</span>
<span class="cp">#define REG_MASK( scope, reg, field ) \</span>
<span class="cp">  REG_MASK_X_( reg_##scope##_##reg##___##field##___width, reg_##scope##_##reg##___##field##___lsb )</span>
<span class="cp">#define REG_MASK_X_( width, lsb ) (((1 &lt;&lt; width)-1) &lt;&lt; lsb)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_LSB</span>
<span class="cp">#define REG_LSB( scope, reg, field ) reg_##scope##_##reg##___##field##___lsb</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_BIT</span>
<span class="cp">#define REG_BIT( scope, reg, field ) reg_##scope##_##reg##___##field##___bit</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_ADDR</span>
<span class="cp">#define REG_ADDR( scope, inst, reg ) REG_ADDR_X_(inst, reg_##scope##_##reg##_offset)</span>
<span class="cp">#define REG_ADDR_X_( inst, offs ) ((inst) + offs)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_ADDR_VECT</span>
<span class="cp">#define REG_ADDR_VECT( scope, inst, reg, index ) \</span>
<span class="cp">         REG_ADDR_VECT_X_(inst, reg_##scope##_##reg##_offset, index, \</span>
<span class="cp">			 STRIDE_##scope##_##reg )</span>
<span class="cp">#define REG_ADDR_VECT_X_( inst, offs, index, stride ) \</span>
<span class="cp">                          ((inst) + offs + (index) * stride)</span>
<span class="cp">#endif</span>

<span class="cm">/* Register rw_tmr0_div, scope timer, type rw */</span>
<span class="cp">#define reg_timer_rw_tmr0_div_offset 0</span>

<span class="cm">/* Register r_tmr0_data, scope timer, type r */</span>
<span class="cp">#define reg_timer_r_tmr0_data_offset 4</span>

<span class="cm">/* Register rw_tmr0_ctrl, scope timer, type rw */</span>
<span class="cp">#define reg_timer_rw_tmr0_ctrl___op___lsb 0</span>
<span class="cp">#define reg_timer_rw_tmr0_ctrl___op___width 2</span>
<span class="cp">#define reg_timer_rw_tmr0_ctrl___freq___lsb 2</span>
<span class="cp">#define reg_timer_rw_tmr0_ctrl___freq___width 3</span>
<span class="cp">#define reg_timer_rw_tmr0_ctrl_offset 8</span>

<span class="cm">/* Register rw_tmr1_div, scope timer, type rw */</span>
<span class="cp">#define reg_timer_rw_tmr1_div_offset 16</span>

<span class="cm">/* Register r_tmr1_data, scope timer, type r */</span>
<span class="cp">#define reg_timer_r_tmr1_data_offset 20</span>

<span class="cm">/* Register rw_tmr1_ctrl, scope timer, type rw */</span>
<span class="cp">#define reg_timer_rw_tmr1_ctrl___op___lsb 0</span>
<span class="cp">#define reg_timer_rw_tmr1_ctrl___op___width 2</span>
<span class="cp">#define reg_timer_rw_tmr1_ctrl___freq___lsb 2</span>
<span class="cp">#define reg_timer_rw_tmr1_ctrl___freq___width 3</span>
<span class="cp">#define reg_timer_rw_tmr1_ctrl_offset 24</span>

<span class="cm">/* Register rs_cnt_data, scope timer, type rs */</span>
<span class="cp">#define reg_timer_rs_cnt_data___tmr___lsb 0</span>
<span class="cp">#define reg_timer_rs_cnt_data___tmr___width 24</span>
<span class="cp">#define reg_timer_rs_cnt_data___cnt___lsb 24</span>
<span class="cp">#define reg_timer_rs_cnt_data___cnt___width 8</span>
<span class="cp">#define reg_timer_rs_cnt_data_offset 32</span>

<span class="cm">/* Register r_cnt_data, scope timer, type r */</span>
<span class="cp">#define reg_timer_r_cnt_data___tmr___lsb 0</span>
<span class="cp">#define reg_timer_r_cnt_data___tmr___width 24</span>
<span class="cp">#define reg_timer_r_cnt_data___cnt___lsb 24</span>
<span class="cp">#define reg_timer_r_cnt_data___cnt___width 8</span>
<span class="cp">#define reg_timer_r_cnt_data_offset 36</span>

<span class="cm">/* Register rw_cnt_cfg, scope timer, type rw */</span>
<span class="cp">#define reg_timer_rw_cnt_cfg___clk___lsb 0</span>
<span class="cp">#define reg_timer_rw_cnt_cfg___clk___width 2</span>
<span class="cp">#define reg_timer_rw_cnt_cfg_offset 40</span>

<span class="cm">/* Register rw_trig, scope timer, type rw */</span>
<span class="cp">#define reg_timer_rw_trig_offset 48</span>

<span class="cm">/* Register rw_trig_cfg, scope timer, type rw */</span>
<span class="cp">#define reg_timer_rw_trig_cfg___tmr___lsb 0</span>
<span class="cp">#define reg_timer_rw_trig_cfg___tmr___width 2</span>
<span class="cp">#define reg_timer_rw_trig_cfg_offset 52</span>

<span class="cm">/* Register r_time, scope timer, type r */</span>
<span class="cp">#define reg_timer_r_time_offset 56</span>

<span class="cm">/* Register rw_out, scope timer, type rw */</span>
<span class="cp">#define reg_timer_rw_out___tmr___lsb 0</span>
<span class="cp">#define reg_timer_rw_out___tmr___width 2</span>
<span class="cp">#define reg_timer_rw_out_offset 60</span>

<span class="cm">/* Register rw_wd_ctrl, scope timer, type rw */</span>
<span class="cp">#define reg_timer_rw_wd_ctrl___cnt___lsb 0</span>
<span class="cp">#define reg_timer_rw_wd_ctrl___cnt___width 8</span>
<span class="cp">#define reg_timer_rw_wd_ctrl___cmd___lsb 8</span>
<span class="cp">#define reg_timer_rw_wd_ctrl___cmd___width 1</span>
<span class="cp">#define reg_timer_rw_wd_ctrl___cmd___bit 8</span>
<span class="cp">#define reg_timer_rw_wd_ctrl___key___lsb 9</span>
<span class="cp">#define reg_timer_rw_wd_ctrl___key___width 7</span>
<span class="cp">#define reg_timer_rw_wd_ctrl_offset 64</span>

<span class="cm">/* Register r_wd_stat, scope timer, type r */</span>
<span class="cp">#define reg_timer_r_wd_stat___cnt___lsb 0</span>
<span class="cp">#define reg_timer_r_wd_stat___cnt___width 8</span>
<span class="cp">#define reg_timer_r_wd_stat___cmd___lsb 8</span>
<span class="cp">#define reg_timer_r_wd_stat___cmd___width 1</span>
<span class="cp">#define reg_timer_r_wd_stat___cmd___bit 8</span>
<span class="cp">#define reg_timer_r_wd_stat_offset 68</span>

<span class="cm">/* Register rw_intr_mask, scope timer, type rw */</span>
<span class="cp">#define reg_timer_rw_intr_mask___tmr0___lsb 0</span>
<span class="cp">#define reg_timer_rw_intr_mask___tmr0___width 1</span>
<span class="cp">#define reg_timer_rw_intr_mask___tmr0___bit 0</span>
<span class="cp">#define reg_timer_rw_intr_mask___tmr1___lsb 1</span>
<span class="cp">#define reg_timer_rw_intr_mask___tmr1___width 1</span>
<span class="cp">#define reg_timer_rw_intr_mask___tmr1___bit 1</span>
<span class="cp">#define reg_timer_rw_intr_mask___cnt___lsb 2</span>
<span class="cp">#define reg_timer_rw_intr_mask___cnt___width 1</span>
<span class="cp">#define reg_timer_rw_intr_mask___cnt___bit 2</span>
<span class="cp">#define reg_timer_rw_intr_mask___trig___lsb 3</span>
<span class="cp">#define reg_timer_rw_intr_mask___trig___width 1</span>
<span class="cp">#define reg_timer_rw_intr_mask___trig___bit 3</span>
<span class="cp">#define reg_timer_rw_intr_mask_offset 72</span>

<span class="cm">/* Register rw_ack_intr, scope timer, type rw */</span>
<span class="cp">#define reg_timer_rw_ack_intr___tmr0___lsb 0</span>
<span class="cp">#define reg_timer_rw_ack_intr___tmr0___width 1</span>
<span class="cp">#define reg_timer_rw_ack_intr___tmr0___bit 0</span>
<span class="cp">#define reg_timer_rw_ack_intr___tmr1___lsb 1</span>
<span class="cp">#define reg_timer_rw_ack_intr___tmr1___width 1</span>
<span class="cp">#define reg_timer_rw_ack_intr___tmr1___bit 1</span>
<span class="cp">#define reg_timer_rw_ack_intr___cnt___lsb 2</span>
<span class="cp">#define reg_timer_rw_ack_intr___cnt___width 1</span>
<span class="cp">#define reg_timer_rw_ack_intr___cnt___bit 2</span>
<span class="cp">#define reg_timer_rw_ack_intr___trig___lsb 3</span>
<span class="cp">#define reg_timer_rw_ack_intr___trig___width 1</span>
<span class="cp">#define reg_timer_rw_ack_intr___trig___bit 3</span>
<span class="cp">#define reg_timer_rw_ack_intr_offset 76</span>

<span class="cm">/* Register r_intr, scope timer, type r */</span>
<span class="cp">#define reg_timer_r_intr___tmr0___lsb 0</span>
<span class="cp">#define reg_timer_r_intr___tmr0___width 1</span>
<span class="cp">#define reg_timer_r_intr___tmr0___bit 0</span>
<span class="cp">#define reg_timer_r_intr___tmr1___lsb 1</span>
<span class="cp">#define reg_timer_r_intr___tmr1___width 1</span>
<span class="cp">#define reg_timer_r_intr___tmr1___bit 1</span>
<span class="cp">#define reg_timer_r_intr___cnt___lsb 2</span>
<span class="cp">#define reg_timer_r_intr___cnt___width 1</span>
<span class="cp">#define reg_timer_r_intr___cnt___bit 2</span>
<span class="cp">#define reg_timer_r_intr___trig___lsb 3</span>
<span class="cp">#define reg_timer_r_intr___trig___width 1</span>
<span class="cp">#define reg_timer_r_intr___trig___bit 3</span>
<span class="cp">#define reg_timer_r_intr_offset 80</span>

<span class="cm">/* Register r_masked_intr, scope timer, type r */</span>
<span class="cp">#define reg_timer_r_masked_intr___tmr0___lsb 0</span>
<span class="cp">#define reg_timer_r_masked_intr___tmr0___width 1</span>
<span class="cp">#define reg_timer_r_masked_intr___tmr0___bit 0</span>
<span class="cp">#define reg_timer_r_masked_intr___tmr1___lsb 1</span>
<span class="cp">#define reg_timer_r_masked_intr___tmr1___width 1</span>
<span class="cp">#define reg_timer_r_masked_intr___tmr1___bit 1</span>
<span class="cp">#define reg_timer_r_masked_intr___cnt___lsb 2</span>
<span class="cp">#define reg_timer_r_masked_intr___cnt___width 1</span>
<span class="cp">#define reg_timer_r_masked_intr___cnt___bit 2</span>
<span class="cp">#define reg_timer_r_masked_intr___trig___lsb 3</span>
<span class="cp">#define reg_timer_r_masked_intr___trig___width 1</span>
<span class="cp">#define reg_timer_r_masked_intr___trig___bit 3</span>
<span class="cp">#define reg_timer_r_masked_intr_offset 84</span>

<span class="cm">/* Register rw_test, scope timer, type rw */</span>
<span class="cp">#define reg_timer_rw_test___dis___lsb 0</span>
<span class="cp">#define reg_timer_rw_test___dis___width 1</span>
<span class="cp">#define reg_timer_rw_test___dis___bit 0</span>
<span class="cp">#define reg_timer_rw_test___en___lsb 1</span>
<span class="cp">#define reg_timer_rw_test___en___width 1</span>
<span class="cp">#define reg_timer_rw_test___en___bit 1</span>
<span class="cp">#define reg_timer_rw_test_offset 88</span>


<span class="cm">/* Constants */</span>
<span class="cp">#define regk_timer_ext                            0x00000001</span>
<span class="cp">#define regk_timer_f100                           0x00000007</span>
<span class="cp">#define regk_timer_f29_493                        0x00000004</span>
<span class="cp">#define regk_timer_f32                            0x00000005</span>
<span class="cp">#define regk_timer_f32_768                        0x00000006</span>
<span class="cp">#define regk_timer_hold                           0x00000001</span>
<span class="cp">#define regk_timer_ld                             0x00000000</span>
<span class="cp">#define regk_timer_no                             0x00000000</span>
<span class="cp">#define regk_timer_off                            0x00000000</span>
<span class="cp">#define regk_timer_run                            0x00000002</span>
<span class="cp">#define regk_timer_rw_cnt_cfg_default             0x00000000</span>
<span class="cp">#define regk_timer_rw_intr_mask_default           0x00000000</span>
<span class="cp">#define regk_timer_rw_out_default                 0x00000000</span>
<span class="cp">#define regk_timer_rw_test_default                0x00000000</span>
<span class="cp">#define regk_timer_rw_tmr0_ctrl_default           0x00000000</span>
<span class="cp">#define regk_timer_rw_tmr1_ctrl_default           0x00000000</span>
<span class="cp">#define regk_timer_rw_trig_cfg_default            0x00000000</span>
<span class="cp">#define regk_timer_start                          0x00000001</span>
<span class="cp">#define regk_timer_stop                           0x00000000</span>
<span class="cp">#define regk_timer_time                           0x00000001</span>
<span class="cp">#define regk_timer_tmr0                           0x00000002</span>
<span class="cp">#define regk_timer_tmr1                           0x00000003</span>
<span class="cp">#define regk_timer_yes                            0x00000001</span>
<span class="cp">#endif </span><span class="cm">/* __timer_defs_asm_h */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:7}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../../../javascript/docco.min.js"></script>
</html>
