# Single-Stage-Valid-Ready-Pipeline-Register
This repository implements a single-stage pipeline register in SystemVerilog using a standard valid/ready handshake.
