m255
K3
13
cModel Technology
dC:\Users\mbin9\Documents\quartus
Ecnt10
Z0 w1557030644
Z1 DPx4 ieee 15 std_logic_arith 0 22 4`Y?g_lkdn;7UL9IiJck01
Z2 DPx4 ieee 18 std_logic_unsigned 0 22 RYmj;=TK`k=k>D@Cz`zoB3
Z3 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z4 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z5 dC:\Users\mbin9\Documents\VScode\vhdl-design\9th-week\test-bench
Z6 8C:/Users/mbin9/Documents/VScode/vhdl-design/9th-week/test-bench/source/cnt10.vhd
Z7 FC:/Users/mbin9/Documents/VScode/vhdl-design/9th-week/test-bench/source/cnt10.vhd
l0
L5
VbZIbo]R4le]JV14a[;UX60
Z8 OV;C;10.1d;51
32
Z9 !s108 1557032005.233000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|C:/Users/mbin9/Documents/VScode/vhdl-design/9th-week/test-bench/source/cnt10.vhd|
Z11 !s107 C:/Users/mbin9/Documents/VScode/vhdl-design/9th-week/test-bench/source/cnt10.vhd|
Z12 o-work work -2002 -explicit -O0
Z13 tExplicit 1
!s100 @_HGB_QJdVc6^cc8lj3Jk2
!i10b 1
Abehave
R1
R2
R3
R4
DEx4 work 5 cnt10 0 22 bZIbo]R4le]JV14a[;UX60
l16
L14
VGQLd7ZI9OLd]S2fF_Wo2P0
!s100 c77>UFVQDnTP9I;7CmHnm0
R8
32
R9
R10
R11
R12
R13
!i10b 1
Etb_cnt10
Z14 w1557031979
R1
R2
R3
R4
R5
Z15 8C:/Users/mbin9/Documents/VScode/vhdl-design/9th-week/test-bench/source/tb_cnt10.vhd
Z16 FC:/Users/mbin9/Documents/VScode/vhdl-design/9th-week/test-bench/source/tb_cnt10.vhd
l0
L5
V`JAeda>`aEJAPXV`DNBSQ1
!s100 [2DG7607_``YW77z::Ll=2
R8
32
!i10b 1
Z17 !s108 1557032005.359000
Z18 !s90 -reportprogress|300|-work|work|-2002|-explicit|C:/Users/mbin9/Documents/VScode/vhdl-design/9th-week/test-bench/source/tb_cnt10.vhd|
Z19 !s107 C:/Users/mbin9/Documents/VScode/vhdl-design/9th-week/test-bench/source/tb_cnt10.vhd|
R12
R13
Atb
R1
R2
R3
R4
Z20 DEx4 work 8 tb_cnt10 0 22 `JAeda>`aEJAPXV`DNBSQ1
l20
L8
VdK<<_kYkfMAnYeMn<DV:90
!s100 N2OgDK8ZhnkB07N8>CSog3
R8
32
!i10b 1
R17
R18
R19
R12
R13
