{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1503504385362 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1503504385363 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 23 12:06:25 2017 " "Processing started: Wed Aug 23 12:06:25 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1503504385363 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1503504385363 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top -c top " "Command: quartus_sta top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1503504385363 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1503504385417 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1503504385544 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1503504385587 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1503504385587 ""}
{ "Info" "ISTA_SDC_FOUND" "top.sdc " "Reading SDC File: 'top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1503504385744 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ram_top:ram_top1\|fail_count\[1\] ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Register ram_top:ram_top1\|fail_count\[1\] is being clocked by ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1503504385758 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1503504385758 "|top|ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:ram_top2\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:ram_top2\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ram_top:ram_top2\|fail_count\[1\] ram_top:ram_top2\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Register ram_top:ram_top2\|fail_count\[1\] is being clocked by ram_top:ram_top2\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1503504385758 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1503504385758 "|top|ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:ram_top3\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:ram_top3\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ram_top:ram_top3\|fail_count\[1\] ram_top:ram_top3\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Register ram_top:ram_top3\|fail_count\[1\] is being clocked by ram_top:ram_top3\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1503504385758 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1503504385758 "|top|ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:ram_top4\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:ram_top4\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ram_top:ram_top4\|fail_count\[1\] ram_top:ram_top4\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Register ram_top:ram_top4\|fail_count\[1\] is being clocked by ram_top:ram_top4\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1503504385758 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1503504385758 "|top|ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: clk_fast was found on node: pll1\|pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications: " "Clock: clk_fast was found on node: pll1\|pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 101, found: 480), -divide_by (expected: 50, found: 40) " "-multiply_by (expected: 101, found: 480), -divide_by (expected: 50, found: 40)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1503504386044 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1503504386044 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: clk_slow_even was found on node: pll1\|pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] with settings that do not match the following PLL specifications: " "Clock: clk_slow_even was found on node: pll1\|pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 101, found: 480), -divide_by (expected: 100, found: 80) " "-multiply_by (expected: 101, found: 480), -divide_by (expected: 100, found: 80)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1503504386044 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1503504386044 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: clk_slow_odd was found on node: pll1\|pll1\|altpll_component\|auto_generated\|pll1\|clk\[2\] with settings that do not match the following PLL specifications: " "Clock: clk_slow_odd was found on node: pll1\|pll1\|altpll_component\|auto_generated\|pll1\|clk\[2\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 101, found: 480), -divide_by (expected: 100, found: 80) " "-multiply_by (expected: 101, found: 480), -divide_by (expected: 100, found: 80)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1503504386044 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1503504386044 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1503504386044 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLOCK_50 (Rise) setup and hold " "From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1503504386045 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Fall) CLOCK_50 (Rise) setup and hold " "From CLOCK_50 (Fall) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1503504386045 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_slow_even (Rise) CLOCK_50 (Rise) setup and hold " "From clk_slow_even (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1503504386045 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_slow_odd (Rise) CLOCK_50 (Rise) setup and hold " "From clk_slow_odd (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1503504386045 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLOCK_50 (Fall) setup and hold " "From CLOCK_50 (Rise) to CLOCK_50 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1503504386045 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Fall) CLOCK_50 (Fall) setup and hold " "From CLOCK_50 (Fall) to CLOCK_50 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1503504386045 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_fast (Rise) clk_fast (Rise) setup and hold " "From clk_fast (Rise) to clk_fast (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1503504386045 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_fast (Rise) clk_slow_even (Rise) setup and hold " "From clk_fast (Rise) to clk_slow_even (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1503504386045 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_slow_even (Rise) clk_slow_even (Rise) setup and hold " "From clk_slow_even (Rise) to clk_slow_even (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1503504386045 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_fast (Rise) clk_slow_odd (Rise) setup and hold " "From clk_fast (Rise) to clk_slow_odd (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1503504386045 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_slow_odd (Rise) clk_slow_odd (Rise) setup and hold " "From clk_slow_odd (Rise) to clk_slow_odd (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1503504386045 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1503504386045 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1503504386046 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1503504386057 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1503504386076 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1503504386076 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.518 " "Worst-case setup slack is -1.518" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1503504386077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1503504386077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.518             -48.764 clk_fast  " "   -1.518             -48.764 clk_fast " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1503504386077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.314              -3.456 CLOCK_50  " "   -0.314              -3.456 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1503504386077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.496               0.000 clk_slow_odd  " "    0.496               0.000 clk_slow_odd " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1503504386077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.498               0.000 clk_slow_even  " "    0.498               0.000 clk_slow_even " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1503504386077 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1503504386077 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.336 " "Worst-case hold slack is 0.336" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1503504386081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1503504386081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.336               0.000 clk_fast  " "    0.336               0.000 clk_fast " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1503504386081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.336               0.000 clk_slow_odd  " "    0.336               0.000 clk_slow_odd " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1503504386081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337               0.000 clk_slow_even  " "    0.337               0.000 clk_slow_even " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1503504386081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 CLOCK_50  " "    0.403               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1503504386081 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1503504386081 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.298 " "Worst-case recovery slack is 15.298" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1503504386082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1503504386082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.298               0.000 CLOCK_50  " "   15.298               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1503504386082 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1503504386082 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.875 " "Worst-case removal slack is 2.875" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1503504386083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1503504386083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.875               0.000 CLOCK_50  " "    2.875               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1503504386083 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1503504386083 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.027 " "Worst-case minimum pulse width slack is -2.027" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1503504386084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1503504386084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.027             -96.616 clk_fast  " "   -2.027             -96.616 clk_fast " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1503504386084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.048               0.000 clk_slow_even  " "    1.048               0.000 clk_slow_even " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1503504386084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.048               0.000 clk_slow_odd  " "    1.048               0.000 clk_slow_odd " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1503504386084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.071               0.000 CLOCK_50  " "    4.071               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1503504386084 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1503504386084 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 16 synchronizer chains. " "Report Metastability: Found 16 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1503504386125 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 16 " "Number of Synchronizer Chains Found: 16" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1503504386125 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1503504386125 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1503504386125 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 4.213 ns " "Worst Case Available Settling Time: 4.213 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1503504386125 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1503504386125 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1503504386125 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1503504386129 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1503504386151 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1503504386675 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ram_top:ram_top1\|fail_count\[1\] ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Register ram_top:ram_top1\|fail_count\[1\] is being clocked by ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1503504386744 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1503504386744 "|top|ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:ram_top2\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:ram_top2\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ram_top:ram_top2\|fail_count\[1\] ram_top:ram_top2\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Register ram_top:ram_top2\|fail_count\[1\] is being clocked by ram_top:ram_top2\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1503504386744 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1503504386744 "|top|ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:ram_top3\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:ram_top3\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ram_top:ram_top3\|fail_count\[1\] ram_top:ram_top3\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Register ram_top:ram_top3\|fail_count\[1\] is being clocked by ram_top:ram_top3\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1503504386744 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1503504386744 "|top|ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:ram_top4\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:ram_top4\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ram_top:ram_top4\|fail_count\[1\] ram_top:ram_top4\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Register ram_top:ram_top4\|fail_count\[1\] is being clocked by ram_top:ram_top4\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1503504386744 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1503504386744 "|top|ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: clk_fast was found on node: pll1\|pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications: " "Clock: clk_fast was found on node: pll1\|pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 101, found: 480), -divide_by (expected: 50, found: 40) " "-multiply_by (expected: 101, found: 480), -divide_by (expected: 50, found: 40)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1503504386746 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1503504386746 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: clk_slow_even was found on node: pll1\|pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] with settings that do not match the following PLL specifications: " "Clock: clk_slow_even was found on node: pll1\|pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 101, found: 480), -divide_by (expected: 100, found: 80) " "-multiply_by (expected: 101, found: 480), -divide_by (expected: 100, found: 80)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1503504386746 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1503504386746 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: clk_slow_odd was found on node: pll1\|pll1\|altpll_component\|auto_generated\|pll1\|clk\[2\] with settings that do not match the following PLL specifications: " "Clock: clk_slow_odd was found on node: pll1\|pll1\|altpll_component\|auto_generated\|pll1\|clk\[2\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 101, found: 480), -divide_by (expected: 100, found: 80) " "-multiply_by (expected: 101, found: 480), -divide_by (expected: 100, found: 80)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1503504386746 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1503504386746 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1503504386746 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLOCK_50 (Rise) setup and hold " "From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1503504386746 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Fall) CLOCK_50 (Rise) setup and hold " "From CLOCK_50 (Fall) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1503504386746 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_slow_even (Rise) CLOCK_50 (Rise) setup and hold " "From clk_slow_even (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1503504386746 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_slow_odd (Rise) CLOCK_50 (Rise) setup and hold " "From clk_slow_odd (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1503504386746 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLOCK_50 (Fall) setup and hold " "From CLOCK_50 (Rise) to CLOCK_50 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1503504386746 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Fall) CLOCK_50 (Fall) setup and hold " "From CLOCK_50 (Fall) to CLOCK_50 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1503504386746 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_fast (Rise) clk_fast (Rise) setup and hold " "From clk_fast (Rise) to clk_fast (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1503504386746 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_fast (Rise) clk_slow_even (Rise) setup and hold " "From clk_fast (Rise) to clk_slow_even (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1503504386746 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_slow_even (Rise) clk_slow_even (Rise) setup and hold " "From clk_slow_even (Rise) to clk_slow_even (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1503504386746 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_fast (Rise) clk_slow_odd (Rise) setup and hold " "From clk_fast (Rise) to clk_slow_odd (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1503504386746 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_slow_odd (Rise) clk_slow_odd (Rise) setup and hold " "From clk_slow_odd (Rise) to clk_slow_odd (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1503504386746 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1503504386746 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1503504386759 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1503504386759 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.221 " "Worst-case setup slack is -1.221" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1503504386761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1503504386761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.221             -39.083 clk_fast  " "   -1.221             -39.083 clk_fast " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1503504386761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.033              -0.351 CLOCK_50  " "   -0.033              -0.351 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1503504386761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.607               0.000 clk_slow_odd  " "    0.607               0.000 clk_slow_odd " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1503504386761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.626               0.000 clk_slow_even  " "    0.626               0.000 clk_slow_even " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1503504386761 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1503504386761 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.316 " "Worst-case hold slack is 0.316" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1503504386766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1503504386766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.316               0.000 clk_slow_odd  " "    0.316               0.000 clk_slow_odd " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1503504386766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.317               0.000 clk_slow_even  " "    0.317               0.000 clk_slow_even " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1503504386766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.335               0.000 clk_fast  " "    0.335               0.000 clk_fast " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1503504386766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 CLOCK_50  " "    0.354               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1503504386766 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1503504386766 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.612 " "Worst-case recovery slack is 15.612" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1503504386769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1503504386769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.612               0.000 CLOCK_50  " "   15.612               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1503504386769 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1503504386769 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.646 " "Worst-case removal slack is 2.646" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1503504386772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1503504386772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.646               0.000 CLOCK_50  " "    2.646               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1503504386772 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1503504386772 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.983 " "Worst-case minimum pulse width slack is -1.983" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1503504386774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1503504386774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.983             -94.680 clk_fast  " "   -1.983             -94.680 clk_fast " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1503504386774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.048               0.000 clk_slow_even  " "    1.048               0.000 clk_slow_even " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1503504386774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.048               0.000 clk_slow_odd  " "    1.048               0.000 clk_slow_odd " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1503504386774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.054               0.000 CLOCK_50  " "    4.054               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1503504386774 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1503504386774 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 16 synchronizer chains. " "Report Metastability: Found 16 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1503504386833 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 16 " "Number of Synchronizer Chains Found: 16" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1503504386833 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1503504386833 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1503504386833 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 4.741 ns " "Worst Case Available Settling Time: 4.741 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1503504386833 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1503504386833 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1503504386833 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1503504386838 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ram_top:ram_top1\|fail_count\[1\] ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Register ram_top:ram_top1\|fail_count\[1\] is being clocked by ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1503504386927 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1503504386927 "|top|ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:ram_top2\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:ram_top2\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ram_top:ram_top2\|fail_count\[1\] ram_top:ram_top2\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Register ram_top:ram_top2\|fail_count\[1\] is being clocked by ram_top:ram_top2\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1503504386927 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1503504386927 "|top|ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:ram_top3\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:ram_top3\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ram_top:ram_top3\|fail_count\[1\] ram_top:ram_top3\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Register ram_top:ram_top3\|fail_count\[1\] is being clocked by ram_top:ram_top3\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1503504386927 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1503504386927 "|top|ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ram_top:ram_top4\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Node: ram_top:ram_top4\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ram_top:ram_top4\|fail_count\[1\] ram_top:ram_top4\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error " "Register ram_top:ram_top4\|fail_count\[1\] is being clocked by ram_top:ram_top4\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\|total_error" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1503504386927 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1503504386927 "|top|ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: clk_fast was found on node: pll1\|pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications: " "Clock: clk_fast was found on node: pll1\|pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 101, found: 480), -divide_by (expected: 50, found: 40) " "-multiply_by (expected: 101, found: 480), -divide_by (expected: 50, found: 40)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1503504386929 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1503504386929 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: clk_slow_even was found on node: pll1\|pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] with settings that do not match the following PLL specifications: " "Clock: clk_slow_even was found on node: pll1\|pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 101, found: 480), -divide_by (expected: 100, found: 80) " "-multiply_by (expected: 101, found: 480), -divide_by (expected: 100, found: 80)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1503504386929 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1503504386929 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: clk_slow_odd was found on node: pll1\|pll1\|altpll_component\|auto_generated\|pll1\|clk\[2\] with settings that do not match the following PLL specifications: " "Clock: clk_slow_odd was found on node: pll1\|pll1\|altpll_component\|auto_generated\|pll1\|clk\[2\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 101, found: 480), -divide_by (expected: 100, found: 80) " "-multiply_by (expected: 101, found: 480), -divide_by (expected: 100, found: 80)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1503504386929 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1503504386929 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1503504386929 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLOCK_50 (Rise) setup and hold " "From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1503504386929 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Fall) CLOCK_50 (Rise) setup and hold " "From CLOCK_50 (Fall) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1503504386929 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_slow_even (Rise) CLOCK_50 (Rise) setup and hold " "From clk_slow_even (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1503504386929 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_slow_odd (Rise) CLOCK_50 (Rise) setup and hold " "From clk_slow_odd (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1503504386929 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLOCK_50 (Fall) setup and hold " "From CLOCK_50 (Rise) to CLOCK_50 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1503504386929 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Fall) CLOCK_50 (Fall) setup and hold " "From CLOCK_50 (Fall) to CLOCK_50 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1503504386929 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_fast (Rise) clk_fast (Rise) setup and hold " "From clk_fast (Rise) to clk_fast (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1503504386929 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_fast (Rise) clk_slow_even (Rise) setup and hold " "From clk_fast (Rise) to clk_slow_even (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1503504386929 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_slow_even (Rise) clk_slow_even (Rise) setup and hold " "From clk_slow_even (Rise) to clk_slow_even (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1503504386929 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_fast (Rise) clk_slow_odd (Rise) setup and hold " "From clk_fast (Rise) to clk_slow_odd (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1503504386929 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_slow_odd (Rise) clk_slow_odd (Rise) setup and hold " "From clk_slow_odd (Rise) to clk_slow_odd (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1503504386929 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1503504386929 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.362 " "Worst-case setup slack is 0.362" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1503504386936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1503504386936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 clk_fast  " "    0.362               0.000 clk_fast " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1503504386936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.090               0.000 clk_slow_even  " "    1.090               0.000 clk_slow_even " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1503504386936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.100               0.000 clk_slow_odd  " "    1.100               0.000 clk_slow_odd " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1503504386936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.153               0.000 CLOCK_50  " "    1.153               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1503504386936 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1503504386936 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.135 " "Worst-case hold slack is 0.135" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1503504386943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1503504386943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.135               0.000 clk_fast  " "    0.135               0.000 clk_fast " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1503504386943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.137               0.000 clk_slow_even  " "    0.137               0.000 clk_slow_even " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1503504386943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.137               0.000 clk_slow_odd  " "    0.137               0.000 clk_slow_odd " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1503504386943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 CLOCK_50  " "    0.182               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1503504386943 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1503504386943 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.544 " "Worst-case recovery slack is 17.544" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1503504386947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1503504386947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.544               0.000 CLOCK_50  " "   17.544               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1503504386947 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1503504386947 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.362 " "Worst-case removal slack is 1.362" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1503504386951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1503504386951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.362               0.000 CLOCK_50  " "    1.362               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1503504386951 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1503504386951 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1503504386952 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1503504386952 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.334 " "Worst-case minimum pulse width slack is -0.334" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1503504386955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1503504386955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.334             -18.704 clk_fast  " "   -0.334             -18.704 clk_fast " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1503504386955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.333               0.000 clk_slow_even  " "    1.333               0.000 clk_slow_even " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1503504386955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.333               0.000 clk_slow_odd  " "    1.333               0.000 clk_slow_odd " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1503504386955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.391               0.000 CLOCK_50  " "    4.391               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1503504386955 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1503504386955 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 16 synchronizer chains. " "Report Metastability: Found 16 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1503504387027 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 16 " "Number of Synchronizer Chains Found: 16" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1503504387027 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1503504387027 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1503504387027 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 7.156 ns " "Worst Case Available Settling Time: 7.156 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1503504387027 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1503504387027 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1503504387027 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1503504387434 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1503504387437 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 72 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1162 " "Peak virtual memory: 1162 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1503504387521 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 23 12:06:27 2017 " "Processing ended: Wed Aug 23 12:06:27 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1503504387521 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1503504387521 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1503504387521 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1503504387521 ""}
