{
  "CACHE_STATE": {
    "SF_E": 2,
    "SF_S": 1,
    "SF_H": 3,
    "LLC_M": 11,
    "LLC_E": 10,
    "LLC_S": 9,
    "LLC_I": 8,
    "LLC_F": 12
  },
  "CACHE_STATE_BY_VAL": {
    "2": "SF_E",
    "1": "SF_S",
    "3": "SF_H",
    "11": "LLC_M",
    "10": "LLC_E",
    "9": "LLC_S",
    "8": "LLC_I",
    "12": "LLC_F"
  },
  "CHA_HA_NOP": "10",
  "CHA_HA_NOP_IodcDealloc": "0000",
  "CHA_HA_REQ": "00",
  "CHA_HA_WB": "01",
  "CHA_INGR_RETRY_CRD_BY_VAL": {
    "0": "ad_req_vn0",
    "1": "ad_rsp_vn0",
    "2": "bl_rsp_vn0",
    "3": "bl_wb_vn0",
    "4": "bl_ncb_vn0",
    "5": "bl_ncs_vn0",
    "6": "ialcache_rsp_vn0",
    "7": "ak_non_kti",
    "8": "iv_non_kti",
    "9": "ha",
    "10": "unknown",
    "11": "llc_vic",
    "12": "sf_vic",
    "13": "victim",
    "14": "llc_way",
    "15": "sf_way",
    "16": "allowsnoop",
    "17": "pa"
  },
  "CV_OPTS": {
    ">1": 0,
    "1": 1,
    "0": 2
  },
  "CV_OPTS_BY_VAL": {
    "0": ">1",
    "1": "1",
    "2": "0"
  },
  "DIRECTORY_MODE": {
    "MEMDIR": 0,
    "DIRBACKED_RSF": 1,
    "DIRDIS": 2,
    "INCLUSIVE_RSF": 3
  },
  "DIRECTORY_MODE_BY_VAL": {
    "0": "MEMDIR",
    "1": "DIRBACKED_RSF",
    "2": "DIRDIS",
    "3": "INCLUSIVE_RSF"
  },
  "HA_DIR_STATE_BY_VAL": {
    "0": "I",
    "1": "P",
    "2": "A",
    "3": "S"
  },
  "HA_OPCODES": {
    "Nop": 0,
    "RdCur": 128,
    "RdCode": 129,
    "RdData": 130,
    "RdDataMig": 131,
    "RdInvOwn": 132,
    "InvXtoI": 133,
    "InvItoE": 135,
    "InvItoM": 143,
    "RdInvOwnE": 140,
    "NonSnpRd": 141,
    "WbIData": 160,
    "WbSData": 161,
    "WbEData": 162,
    "NonSnpWrData": 163,
    "WbFlush": 171,
    "WbIDataPtl": 164,
    "WbEDataPtl": 166,
    "NonSnpWrDataPtl": 167,
    "WbPtlDirOnlyA": 226,
    "WbPtlDirOnlyS": 225,
    "WbPtlDirOnlyI": 224,
    "MemInvXtoA": 210,
    "MemInvXtoS": 209,
    "MemInvXtoI": 208,
    "SnpInv": 197,
    "MemRdFwdI": 144,
    "MemRdFwdS": 145,
    "MemRdFwdA": 146,
    "MemRdCodeFwd": 148,
    "MemRdDataFwd": 149,
    "MemRdCurFwd": 150,
    "MemRdInvFwd": 151,
    "MemWrFwd": 152,
    "WbIDataInv": 176,
    "WbIDataPtlInv": 180,
    "WbEDataInv": 178,
    "WbEDataPtlInv": 182
  },
  "HA_OPCODES_BY_VAL": {
    "0": "Nop",
    "128": "RdCur",
    "129": "RdCode",
    "130": "RdData",
    "131": "RdDataMig",
    "132": "RdInvOwn",
    "133": "InvXtoI",
    "135": "InvItoE",
    "143": "InvItoM",
    "140": "RdInvOwnE",
    "141": "NonSnpRd",
    "160": "WbIData",
    "161": "WbSData",
    "162": "WbEData",
    "163": "NonSnpWrData",
    "171": "WbFlush",
    "164": "WbIDataPtl",
    "166": "WbEDataPtl",
    "167": "NonSnpWrDataPtl",
    "226": "WbPtlDirOnlyA",
    "225": "WbPtlDirOnlyS",
    "224": "WbPtlDirOnlyI",
    "210": "MemInvXtoA",
    "209": "MemInvXtoS",
    "208": "MemInvXtoI",
    "197": "SnpInv",
    "144": "MemRdFwdI",
    "145": "MemRdFwdS",
    "146": "MemRdFwdA",
    "148": "MemRdCodeFwd",
    "149": "MemRdDataFwd",
    "150": "MemRdCurFwd",
    "151": "MemRdInvFwd",
    "152": "MemWrFwd",
    "176": "WbIDataInv",
    "180": "WbIDataPtlInv",
    "178": "WbEDataInv",
    "182": "WbEDataPtlInv"
  },
  "HA_RETRY_Q_BY_VAL": {
    "0": "NORM_MEMRD",
    "1": "NORM_MEMWR",
    "2": "PRI_MEMRD",
    "3": "PRI_MEMWR",
    "4": "NORM_SNP",
    "5": "PRI_SNP",
    "6": "FWD",
    "7": "AK"
  },
  "IAL_HA_REQ_OPCODES": {
    "MemRdFwdI": 0,
    "MemRdFwdS": 1,
    "MemRdFwdA": 2,
    "MemRdCodeFwd": 4,
    "MemRdDataFwd": 5,
    "MemRdCurFwd": 6,
    "MemRdInvFwd": 7,
    "MemWrFwd": 8
  },
  "IAL_HA_REQ_OPCODES_BY_VAL": {
    "0": "MemRdFwdI",
    "1": "MemRdFwdS",
    "2": "MemRdFwdA",
    "4": "MemRdCodeFwd",
    "5": "MemRdDataFwd",
    "6": "MemRdCurFwd",
    "7": "MemRdInvFwd",
    "8": "MemWrFwd"
  },
  "IAL_HA_REQ_OPCODES_VALSTR": {
    "MemRdFwdI": "0000",
    "MemRdFwdS": "0001",
    "MemRdFwdA": "0010",
    "MemRdCodeFwd": "0100",
    "MemRdDataFwd": "0101",
    "MemRdCurFwd": "0110",
    "MemRdInvFwd": "0111",
    "MemWrFwd": "1000"
  },
  "IAL_MEM_NDR_OPCODES": {
    "Cmp": 0,
    "CmpS": 1,
    "CmpE": 2,
    "Cmp_NMClean": 3
  },
  "IAL_MEM_NDR_OPCODES_BY_VAL": {
    "0": "Cmp",
    "1": "CmpS",
    "2": "CmpE",
    "3": "Cmp_NMClean"
  },
  "IAL_MEM_NDR_OPCODES_VALSTR": {
    "Cmp": "000",
    "CmpS": "001",
    "CmpE": "010",
    "Cmp_NMClean": "011"
  },
  "IAL_MEM_REQ_OPCODES": {
    "MemInv": 0,
    "MemInvNT": 9,
    "MemRd": 1,
    "MemRdNT": 10,
    "MemRdData": 2,
    "MemRdFwd": 3,
    "MemInvNoFill": 7,
    "MemSpecRd": 8,
    "MemWrFwd": 4
  },
  "IAL_MEM_REQ_OPCODES_BY_VAL": {
    "0": "MemInv",
    "9": "MemInvNT",
    "1": "MemRd",
    "10": "MemRdNT",
    "2": "MemRdData",
    "3": "MemRdFwd",
    "7": "MemInvNoFill",
    "8": "MemSpecRd",
    "4": "MemWrFwd"
  },
  "IAL_MEM_REQ_OPCODES_VALSTR": {
    "MemInv": "0000",
    "MemInvNT": "1001",
    "MemRd": "0001",
    "MemRdNT": "1010",
    "MemRdData": "0010",
    "MemRdFwd": "0011",
    "MemInvNoFill": "0111",
    "MemSpecRd": "1000",
    "MemWrFwd": "0100"
  },
  "IAL_MEM_RWD_OPCODES": {
    "MemWr": 1,
    "MemWrPtl": 2,
    "MemWrNI": 5,
    "MemWrPtlNI": 6,
    "MemWrDirOnly": 0,
    "MemWrPtlDirOnly": 8,
    "MemWrPtlDirOnlyNI": 9
  },
  "IAL_MEM_RWD_OPCODES_BY_VAL": {
    "1": "MemWr",
    "2": "MemWrPtl",
    "5": "MemWrNI",
    "6": "MemWrPtlNI",
    "0": "MemWrDirOnly",
    "8": "MemWrPtlDirOnly",
    "9": "MemWrPtlDirOnlyNI"
  },
  "IAL_MEM_RWD_OPCODES_VALSTR": {
    "MemWr": "0001",
    "MemWrPtl": "0010",
    "MemWrNI": "0101",
    "MemWrPtlNI": "0110",
    "MemWrDirOnly": "0000",
    "MemWrPtlDirOnly": "1000",
    "MemWrPtlDirOnlyNI": "1001"
  },
  "IAL_MEM_SNP_OPCODES": {
    "Nop": 0,
    "SnpData": 1,
    "SnpCur": 2,
    "SnpInv": 3
  },
  "IAL_MEM_SNP_OPCODES_BY_VAL": {
    "0": "Nop",
    "1": "SnpData",
    "2": "SnpCur",
    "3": "SnpInv"
  },
  "IAL_MEM_SNP_OPCODES_VALSTR": {
    "Nop": "00",
    "SnpData": "01",
    "SnpCur": "10",
    "SnpInv": "11"
  },
  "IDI_OPCODES": {
    "CRd": 1,
    "CRd_UC": 5,
    "CRd_Pref": 17,
    "DRd": 2,
    "DRd_Pref": 18,
    "DRd_Opt": 4,
    "DRd_Opt_Pref": 20,
    "DRdPTE": 6,
    "DRd_NS": 19,
    "SetMonitor": 3,
    "RFO": 0,
    "RFO_Pref": 16,
    "PRd": 7,
    "UCRdF": 14,
    "CLFlush": 24,
    "CLFlush_Opt": 26,
    "CLWB": 28,
    "WiL": 15,
    "WCiL": 13,
    "WCiLF": 12,
    "WCiL_NS": 21,
    "WCiLF_NS": 22,
    "RFOWr": 31,
    "RdCurr": 30,
    "FsRdCur": 29,
    "FsRdCurPtl": 61,
    "PCommit": 9,
    "CLCleanse": 60,
    "Enqueue": 200,
    "LLCWBInv": 73,
    "LLCWB": 75,
    "LLCInv": 72,
    "ItoM": 136,
    "ItoMCacheNear": 168,
    "RdCurrCacheNear": 169,
    "SpecItoM": 138,
    "ItoMWr": 137,
    "ItoMWr_WT": 139,
    "ItoMWr_NS": 129,
    "ItoMWR_WT_NS": 151,
    "MemPushWr": 141,
    "MemPushWr_NS": 157,
    "PrefCode": 153,
    "PrefData": 154,
    "PrefRFO": 152,
    "WbMtoI": 132,
    "WbMtoE": 133,
    "WbEFtoI": 134,
    "WbEFtoE": 135,
    "WbOtoI": 148,
    "WbOtoE": 149,
    "WbStoI": 140,
    "WbPushHint": 164,
    "WbPMPushHint": 165,
    "CLDemote": 128,
    "PortIn": 220,
    "IntA": 212,
    "Lock": 223,
    "SplitLock": 222,
    "Unlock": 211,
    "SpCyc": 192,
    "ClrMonitor": 209,
    "PortOut": 213,
    "IntPriUp": 219,
    "IntLog": 217,
    "IntPhy": 218,
    "EOI": 216,
    "NOP": 208
  },
  "IDI_OPCODES_BY_VAL": {
    "1": "CRd",
    "5": "CRd_UC",
    "17": "CRd_Pref",
    "2": "DRd",
    "18": "DRd_Pref",
    "4": "DRd_Opt",
    "20": "DRd_Opt_Pref",
    "6": "DRdPTE",
    "19": "DRd_NS",
    "3": "SetMonitor",
    "0": "RFO",
    "16": "RFO_Pref",
    "7": "PRd",
    "14": "UCRdF",
    "24": "CLFlush",
    "26": "CLFlush_Opt",
    "28": "CLWB",
    "15": "WiL",
    "13": "WCiL",
    "12": "WCiLF",
    "21": "WCiL_NS",
    "22": "WCiLF_NS",
    "31": "RFOWr",
    "30": "RdCurr",
    "29": "FsRdCur",
    "61": "FsRdCurPtl",
    "9": "PCommit",
    "60": "CLCleanse",
    "200": "Enqueue",
    "73": "LLCWBInv",
    "75": "LLCWB",
    "72": "LLCInv",
    "136": "ItoM",
    "168": "ItoMCacheNear",
    "169": "RdCurrCacheNear",
    "138": "SpecItoM",
    "137": "ItoMWr",
    "139": "ItoMWr_WT",
    "129": "ItoMWr_NS",
    "151": "ItoMWR_WT_NS",
    "141": "MemPushWr",
    "157": "MemPushWr_NS",
    "153": "PrefCode",
    "154": "PrefData",
    "152": "PrefRFO",
    "132": "WbMtoI",
    "133": "WbMtoE",
    "134": "WbEFtoI",
    "135": "WbEFtoE",
    "148": "WbOtoI",
    "149": "WbOtoE",
    "140": "WbStoI",
    "164": "WbPushHint",
    "165": "WbPMPushHint",
    "128": "CLDemote",
    "220": "PortIn",
    "212": "IntA",
    "223": "Lock",
    "222": "SplitLock",
    "211": "Unlock",
    "192": "SpCyc",
    "209": "ClrMonitor",
    "213": "PortOut",
    "219": "IntPriUp",
    "217": "IntLog",
    "218": "IntPhy",
    "216": "EOI",
    "208": "NOP"
  },
  "IDI_OPCODES_VALSTR": {
    "CRd": "00000001",
    "CRd_UC": "00000101",
    "CRd_Pref": "00010001",
    "DRd": "00000010",
    "DRd_Pref": "00010010",
    "DRd_Opt": "00000100",
    "DRd_Opt_Pref": "00010100",
    "DRdPTE": "00000110",
    "DRd_NS": "00010011",
    "SetMonitor": "00000011",
    "RFO": "00000000",
    "RFO_Pref": "00010000",
    "PRd": "00000111",
    "UCRdF": "00001110",
    "CLFlush": "00011000",
    "CLFlush_Opt": "00011010",
    "CLWB": "00011100",
    "WiL": "00001111",
    "WCiL": "00001101",
    "WCiLF": "00001100",
    "WCiL_NS": "00010101",
    "WCiLF_NS": "00010110",
    "RFOWr": "00011111",
    "RdCurr": "00011110",
    "FsRdCur": "00011101",
    "FsRdCurPtl": "00111101",
    "PCommit": "00001001",
    "CLCleanse": "00111100",
    "Enqueue": "11001000",
    "LLCWBInv": "01001001",
    "LLCWB": "01001011",
    "LLCInv": "01001000",
    "ItoM": "10001000",
    "ItoMCacheNear": "10101000",
    "RdCurrCacheNear": "10101001",
    "SpecItoM": "10001010",
    "ItoMWr": "10001001",
    "ItoMWr_WT": "10001011",
    "ItoMWr_NS": "10000001",
    "ItoMWR_WT_NS": "10010111",
    "MemPushWr": "10001101",
    "MemPushWr_NS": "10011101",
    "PrefCode": "10011001",
    "PrefData": "10011010",
    "PrefRFO": "10011000",
    "WbMtoI": "10000100",
    "WbMtoE": "10000101",
    "WbEFtoI": "10000110",
    "WbEFtoE": "10000111",
    "WbOtoI": "10010100",
    "WbOtoE": "10010101",
    "WbStoI": "10001100",
    "WbPushHint": "10100100",
    "WbPMPushHint": "10100101",
    "CLDemote": "10000000",
    "PortIn": "11011100",
    "IntA": "11010100",
    "Lock": "11011111",
    "SplitLock": "11011110",
    "Unlock": "11010011",
    "SpCyc": "11000000",
    "ClrMonitor": "11010001",
    "PortOut": "11010101",
    "IntPriUp": "11011011",
    "IntLog": "11011001",
    "IntPhy": "11011010",
    "EOI": "11011000",
    "NOP": "11010000"
  },
  "IGR_ADDR_IRQ_LSB": 96,
  "IGR_ADDR_PRQ_LSB": 0,
  "IGR_ADDR_RPQ_LSB": 64,
  "IGR_ARBQ_IDX": {
    "ISMQ": 0,
    "IPQ": 1,
    "RRQ": 2,
    "WBQ": 3,
    "IRQ": 4,
    "PRQ": 5,
    "TO": 6
  },
  "IGR_ARBQ_IDX_BY_VAL": {
    "0": "ISMQ",
    "1": "IPQ",
    "2": "RRQ",
    "3": "WBQ",
    "4": "IRQ",
    "5": "PRQ",
    "6": "TO"
  },
  "IGR_QSTATE": {
    "Drain": 0,
    "Normal": 1,
    "Count": 2,
    "Starve": 3
  },
  "IGR_QSTATE_BY_VAL": {
    "0": "Drain",
    "1": "Normal",
    "2": "Count",
    "3": "Starve"
  },
  "INGR_RETRY_EWB_IDX": 4,
  "INGR_RETRY_IPQ_IDX": 2,
  "INGR_RETRY_IRQ_IDX": 0,
  "INGR_RETRY_PRQ_IDX": 1,
  "INGR_RETRY_RRQ_IDX": 3,
  "IPQ": "111",
  "IRQ": "001",
  "IRQ_PMSeqInvd": "01011001",
  "ISMQ": "000",
  "ISMQ_FSM": {
    "Ismq_Idle": 0,
    "Arb_Valid": 1,
    "Wcmp": 2,
    "Wdata": 3,
    "Wdata_Wcmp": 4,
    "Wxsnp": 5,
    "Wfwd": 6,
    "Wdata_Wcmp_Split": 7,
    "Pending": 8,
    "Arb_Valid_Wcmp": 9,
    "Pending_Wcmp": 10,
    "Arb_Valid_Wdata_Wcmp_Split": 11,
    "Pending_Wdata_Wcmp_Split": 12,
    "Arb_Valid_Wdata_Wcmp": 13,
    "Pending_Wdata_Wcmp": 14,
    "Arb_Valid_Wxsnp": 15,
    "Pending_Wxsnp": 16
  },
  "ISMQ_FSM_BY_VAL": {
    "0": "Ismq_Idle",
    "1": "Arb_Valid",
    "2": "Wcmp",
    "3": "Wdata",
    "4": "Wdata_Wcmp",
    "5": "Wxsnp",
    "6": "Wfwd",
    "7": "Wdata_Wcmp_Split",
    "8": "Pending",
    "9": "Arb_Valid_Wcmp",
    "10": "Pending_Wcmp",
    "11": "Arb_Valid_Wdata_Wcmp_Split",
    "12": "Pending_Wdata_Wcmp_Split",
    "13": "Arb_Valid_Wdata_Wcmp",
    "14": "Pending_Wdata_Wcmp",
    "15": "Arb_Valid_Wxsnp",
    "16": "Pending_Wxsnp"
  },
  "ISMQ_OPCODES": {
    "RSPI": 0,
    "RSPS": 1,
    "RSPDATAM": 2,
    "RSPIFWDM": 3,
    "PULLDATA": 4,
    "PULLDATABOGUS": 5,
    "CMP": 6,
    "CMP_FWDCODE": 7,
    "CMP_FWDINVITOE": 8,
    "CMP_PULLDATA": 9,
    "CMP_FWDINVOWN": 11,
    "DATAC_CMP": 12,
    "DATAC_CMP_RSPI": 13,
    "FAKECYCLE": 16,
    "VICTIM": 27,
    "RSFVICTIM": 28,
    "GSRISINMSTATE": 29,
    "DATAC": 32,
    "RSPIFWDFE": 35,
    "RSPSFWDFE": 36,
    "RSPV": 38,
    "RSPVFWDV": 39,
    "TOR_TIMEOUT": 48,
    "FWDCNFLT": 37,
    "RSPNACK": 50,
    "LLCVICTIM": 49,
    "RSPIFWDMPTL": 51,
    "PULLDATAPTL": 52,
    "MKTMEVICTIM": 53
  },
  "ISMQ_OPCODES_BY_VAL": {
    "0": "RSPI",
    "1": "RSPS",
    "2": "RSPDATAM",
    "3": "RSPIFWDM",
    "4": "PULLDATA",
    "5": "PULLDATABOGUS",
    "6": "CMP",
    "7": "CMP_FWDCODE",
    "8": "CMP_FWDINVITOE",
    "9": "CMP_PULLDATA",
    "11": "CMP_FWDINVOWN",
    "12": "DATAC_CMP",
    "13": "DATAC_CMP_RSPI",
    "16": "FAKECYCLE",
    "27": "VICTIM",
    "28": "RSFVICTIM",
    "29": "GSRISINMSTATE",
    "32": "DATAC",
    "35": "RSPIFWDFE",
    "36": "RSPSFWDFE",
    "38": "RSPV",
    "39": "RSPVFWDV",
    "48": "TOR_TIMEOUT",
    "37": "FWDCNFLT",
    "50": "RSPNACK",
    "49": "LLCVICTIM",
    "51": "RSPIFWDMPTL",
    "52": "PULLDATAPTL",
    "53": "MKTMEVICTIM"
  },
  "ISMQ_OPCODES_VALSTR": {
    "RSPI": "000000",
    "RSPS": "000001",
    "RSPDATAM": "000010",
    "RSPIFWDM": "000011",
    "PULLDATA": "000100",
    "PULLDATABOGUS": "000101",
    "CMP": "000110",
    "CMP_FWDCODE": "000111",
    "CMP_FWDINVITOE": "001000",
    "CMP_PULLDATA": "001001",
    "CMP_FWDINVOWN": "001011",
    "DATAC_CMP": "001100",
    "DATAC_CMP_RSPI": "001101",
    "FAKECYCLE": "010000",
    "VICTIM": "011011",
    "RSFVICTIM": "011100",
    "GSRISINMSTATE": "011101",
    "DATAC": "100000",
    "RSPIFWDFE": "100011",
    "RSPSFWDFE": "100100",
    "RSPV": "100110",
    "RSPVFWDV": "100111",
    "TOR_TIMEOUT": "110000",
    "FWDCNFLT": "100101",
    "RSPNACK": "110010",
    "LLCVICTIM": "110001",
    "RSPIFWDMPTL": "110011",
    "PULLDATAPTL": "110100",
    "MKTMEVICTIM": "110101"
  },
  "ISMQ_SNP_RSP": {
    "RspI": 2,
    "RspS": 0,
    "RspIFwdM": 1,
    "RspM": 3,
    "RspIFwd": 6,
    "RspSFwd": 4,
    "RspVFwd": 10,
    "RspTrivial": 12,
    "RspV": 14,
    "RspNack": 15,
    "RspNackFwd": 11
  },
  "ISMQ_SNP_RSP_BY_VAL": {
    "2": "RspI",
    "0": "RspS",
    "1": "RspIFwdM",
    "3": "RspM",
    "6": "RspIFwd",
    "4": "RspSFwd",
    "10": "RspVFwd",
    "12": "RspTrivial",
    "14": "RspV",
    "15": "RspNack",
    "11": "RspNackFwd"
  },
  "IV_COL_MSB": 15,
  "IV_COL_SIZE": 16,
  "IV_ROW_MSB": 15,
  "IV_ROW_SIZE": 16,
  "KTI_REQ_OPCODES": {
    "RdCur": 0,
    "RdCode": 1,
    "RdData": 2,
    "RdDataMig": 3,
    "RdInvOwn": 4,
    "InvXtoI": 5,
    "PushHint": 6,
    "InvItoE": 7,
    "RSVD8": 8,
    "RSVD9": 9,
    "RSVD10": 10,
    "RSVD11": 11,
    "RdInv": 12,
    "RSVD13": 13,
    "RSVD14": 14,
    "InvItoM": 15
  },
  "KTI_REQ_OPCODES_BY_VAL": {
    "0": "RdCur",
    "1": "RdCode",
    "2": "RdData",
    "3": "RdDataMig",
    "4": "RdInvOwn",
    "5": "InvXtoI",
    "6": "PushHint",
    "7": "InvItoE",
    "8": "RSVD8",
    "9": "RSVD9",
    "10": "RSVD10",
    "11": "RSVD11",
    "12": "RdInv",
    "13": "RSVD13",
    "14": "RSVD14",
    "15": "InvItoM"
  },
  "KTI_REQ_OPCODES_VALSTR": {
    "RdCur": "0000",
    "RdCode": "0001",
    "RdData": "0010",
    "RdDataMig": "0011",
    "RdInvOwn": "0100",
    "InvXtoI": "0101",
    "PushHint": "0110",
    "InvItoE": "0111",
    "RSVD8": "1000",
    "RSVD9": "1001",
    "RSVD10": "1010",
    "RSVD11": "1011",
    "RdInv": "1100",
    "RSVD13": "1101",
    "RSVD14": "1110",
    "InvItoM": "1111"
  },
  "KTI_RSP2_OPCODES": {
    "CmpU": 0,
    "P2PCmpU": 1,
    "RspI": 2,
    "RspS": 3,
    "RspFwd": 4,
    "RspFwdI": 5,
    "RspFwdS": 6,
    "Slot_2_CRD": 7,
    "RSP2_RSVD8": 8,
    "RSVD9": 9,
    "RspCnflt": 10,
    "RSVD11": 11,
    "CmpO": 12,
    "FwdCnfltO": 13,
    "RSVD14": 14,
    "RSVD15": 15
  },
  "KTI_RSP2_OPCODES_BY_VAL": {
    "0": "CmpU",
    "1": "P2PCmpU",
    "2": "RspI",
    "3": "RspS",
    "4": "RspFwd",
    "5": "RspFwdI",
    "6": "RspFwdS",
    "7": "Slot_2_CRD",
    "8": "RSP2_RSVD8",
    "9": "RSVD9",
    "10": "RspCnflt",
    "11": "RSVD11",
    "12": "CmpO",
    "13": "FwdCnfltO",
    "14": "RSVD14",
    "15": "RSVD15"
  },
  "KTI_RSP2_OPCODES_VALSTR": {
    "CmpU": "0000",
    "P2PCmpU": "0001",
    "RspI": "0010",
    "RspS": "0011",
    "RspFwd": "0100",
    "RspFwdI": "0101",
    "RspFwdS": "0110",
    "Slot_2_CRD": "0111",
    "RSP2_RSVD8": "1000",
    "RSVD9": "1001",
    "RspCnflt": "1010",
    "RSVD11": "1011",
    "CmpO": "1100",
    "FwdCnfltO": "1101",
    "RSVD14": "1110",
    "RSVD15": "1111"
  },
  "KTI_RSP4_OPCODES": {
    "Data_M": 0,
    "Data_E": 1,
    "Data_SI": 2,
    "Data_F": 3,
    "Data_M_CmpO": 4,
    "Data_E_CmpO": 5,
    "Data_SI_CmpO": 6,
    "Data_F_CmpO": 7,
    "RSVD8": 8,
    "RSVD9": 9,
    "RspFwdIWb": 10,
    "RspFwdSWb": 11,
    "RspIWb": 12,
    "RspSWb": 13,
    "RSVD14": 14,
    "DebugData": 15
  },
  "KTI_RSP4_OPCODES_BY_VAL": {
    "0": "Data_M",
    "1": "Data_E",
    "2": "Data_SI",
    "3": "Data_F",
    "4": "Data_M_CmpO",
    "5": "Data_E_CmpO",
    "6": "Data_SI_CmpO",
    "7": "Data_F_CmpO",
    "8": "RSVD8",
    "9": "RSVD9",
    "10": "RspFwdIWb",
    "11": "RspFwdSWb",
    "12": "RspIWb",
    "13": "RspSWb",
    "14": "RSVD14",
    "15": "DebugData"
  },
  "KTI_RSP4_OPCODES_VALSTR": {
    "Data_M": "0000",
    "Data_E": "0001",
    "Data_SI": "0010",
    "Data_F": "0011",
    "Data_M_CmpO": "0100",
    "Data_E_CmpO": "0101",
    "Data_SI_CmpO": "0110",
    "Data_F_CmpO": "0111",
    "RSVD8": "1000",
    "RSVD9": "1001",
    "RspFwdIWb": "1010",
    "RspFwdSWb": "1011",
    "RspIWb": "1100",
    "RspSWb": "1101",
    "RSVD14": "1110",
    "DebugData": "1111"
  },
  "KTI_SNP_OPCODES": {
    "SnpCur": 0,
    "SnpCode": 1,
    "SnpData": 2,
    "SnpDataMig": 3,
    "SnpInvOwn": 4,
    "SnpInv": 5,
    "RSVD6": 6,
    "RSVD7": 7,
    "SnpFCur": 8,
    "SnpFCode": 9,
    "SnpFData": 10,
    "SnpFDataMig": 11,
    "SnpFInvOwn": 12,
    "SnpFInv": 13,
    "RSVD14": 14,
    "Slot_NULL": 15
  },
  "KTI_SNP_OPCODES_BY_VAL": {
    "0": "SnpCur",
    "1": "SnpCode",
    "2": "SnpData",
    "3": "SnpDataMig",
    "4": "SnpInvOwn",
    "5": "SnpInv",
    "6": "RSVD6",
    "7": "RSVD7",
    "8": "SnpFCur",
    "9": "SnpFCode",
    "10": "SnpFData",
    "11": "SnpFDataMig",
    "12": "SnpFInvOwn",
    "13": "SnpFInv",
    "14": "RSVD14",
    "15": "Slot_NULL"
  },
  "KTI_SNP_OPCODES_VALSTR": {
    "SnpCur": "0000",
    "SnpCode": "0001",
    "SnpData": "0010",
    "SnpDataMig": "0011",
    "SnpInvOwn": "0100",
    "SnpInv": "0101",
    "RSVD6": "0110",
    "RSVD7": "0111",
    "SnpFCur": "1000",
    "SnpFCode": "1001",
    "SnpFData": "1010",
    "SnpFDataMig": "1011",
    "SnpFInvOwn": "1100",
    "SnpFInv": "1101",
    "RSVD14": "1110",
    "Slot_NULL": "1111"
  },
  "KTI_WB_OPCODES": {
    "WbMtoI": 0,
    "WbMtoS": 1,
    "WbMtoE": 2,
    "NonSnpWr": 3,
    "WbMtoIPtl": 4,
    "RSVD5": 5,
    "WbMtoEPtl": 6,
    "NonSnpWrPtl": 7,
    "WbPushMtoI": 8,
    "RSVD9": 9,
    "RSVD10": 10,
    "WbFlush": 11,
    "EvctCln": 12,
    "NonSnpRd": 13,
    "RSVD14": 14,
    "Slot0_LLCTRL": 15
  },
  "KTI_WB_OPCODES_BY_VAL": {
    "0": "WbMtoI",
    "1": "WbMtoS",
    "2": "WbMtoE",
    "3": "NonSnpWr",
    "4": "WbMtoIPtl",
    "5": "RSVD5",
    "6": "WbMtoEPtl",
    "7": "NonSnpWrPtl",
    "8": "WbPushMtoI",
    "9": "RSVD9",
    "10": "RSVD10",
    "11": "WbFlush",
    "12": "EvctCln",
    "13": "NonSnpRd",
    "14": "RSVD14",
    "15": "Slot0_LLCTRL"
  },
  "KTI_WB_OPCODES_VALSTR": {
    "WbMtoI": "0000",
    "WbMtoS": "0001",
    "WbMtoE": "0010",
    "NonSnpWr": "0011",
    "WbMtoIPtl": "0100",
    "RSVD5": "0101",
    "WbMtoEPtl": "0110",
    "NonSnpWrPtl": "0111",
    "WbPushMtoI": "1000",
    "RSVD9": "1001",
    "RSVD10": "1010",
    "WbFlush": "1011",
    "EvctCln": "1100",
    "NonSnpRd": "1101",
    "RSVD14": "1110",
    "Slot0_LLCTRL": "1111"
  },
  "LLC_STATE": {
    "i": 0,
    "s": 1,
    "e": 2,
    "m": 3,
    "f": 4,
    "d": 5,
    "p": 7
  },
  "LLC_STATE_BY_VAL": {
    "0": "i",
    "1": "s",
    "2": "e",
    "3": "m"
  },
  "MAX_NUM_IA_CORES": 44,
  "MESH_STOP_ID_SIZE": 7,
  "MSCOD_BY_VAL": {
    "1": "UNCORRECTABLE_DATA_ERROR",
    "2": "UNCORRECTABLE_TAG_ERROR",
    "3": "SAD_ERR_WB_TO_MMIO",
    "4": "SAD_ERR_IA_ACCESS_TO_GSM",
    "5": "SAD_ERR_CORRUPTING_OTHER",
    "6": "SAD_ERR_NON_CORRUPTING_OTHER",
    "7": "CORRECTABLE_DATA_ERROR",
    "8": "MEM_POISON_DATA_ERROR",
    "9": "SAD_ERR_CRABABORT",
    "10": "PARITY_DATA_ERROR",
    "11": "CORE_WB_MISS_LLC",
    "12": "TOR_TIMEOUT",
    "13": "ISMQ_REQ_2_INVLD_TOR_ENTRY",
    "14": "HA_PARITY_TRACKER_ERROR",
    "15": "COH_TT_ERR",
    "22": "MULT_TOR_ENTRY_MATCH",
    "23": "MULT_LLC_WAY_TAG_MATCH",
    "24": "BL_REQ_RTID_TABLE_MISS",
    "25": "AK_REQ_RTID_TABLE_MISS",
    "28": "IDI_JITTER_ERROR",
    "29": "SEGR_PARITY_ERROR",
    "30": "SINGR_PARITY_ERROR",
    "31": "ADDR_PARITY_ERROR",
    "39": "SAD_ERR_LTMEMLOCK",
    "40": "LLC_TWOLM_CORR_ERR",
    "41": "LLC_TWOLM_UNCORR_ERR",
    "42": "ISMQ_UNEXP_RSP",
    "43": "TWOLM_MULT_HIT",
    "44": "HA_UNEXP_RSP",
    "45": "SAD_ERR_RRQWBQ_TO_NONHOM",
    "46": "SAD_ERR_IIOTONONHOM",
    "49": "SF_TWOLM_CORR_ERR",
    "50": "SF_TWOLM_UNCORR_ERR",
    "51": "AK_BL_UQID_PTY_ERROR",
    "52": "WXSNP_WITH_SNPCOUNT_ZERO",
    "53": "MEM_PUSH_WR_NS_S",
    "54": "SAD_ERR_UNSECURE_UPI_ACCESS",
    "55": "CLFLUSH_MMIO_HIT_M",
    "56": "SAD_ERR_IAL_ABORT",
    "61": "SAD_ERR_TDX_ABORT",
    "62": "IPQ_AUX_DATA_PARITY_ERR",
    "63": "IRQ_AUX_DATA_PARITY_ERR",
    "64": "TOR_AUX_DATA_PARITY_ERR",
    "65": "SAD_ERR_ITOM_CFG",
    "66": "AK_RSP_TDX_ERR",
    "67": "BL_RSP_TDX_ERR",
    "68": "AK_RSP_SGX_ERR",
    "69": "BL_RSP_SGX_ERR",
    "70": "AK_CXL_RSP_ERR"
  },
  "NUM_HA_CREDIT_POOLS": 38,
  "NUM_HA_RETRY_Q": 10,
  "NUM_IODC_ENTRY": 14,
  "NUM_IRQ_ENTRIES": 32,
  "NUM_PRQ_ENTRIES": 64,
  "NUM_RPQ_ENTRIES": 32,
  "NUM_TOR_ENTRIES": 32,
  "NUM_TOR_RETRY_RSP": 11,
  "RRQ": "101",
  "SAD_ATTR_BY_VAL": {
    "0": "DRAM",
    "1": "MMCFG",
    "2": "DDRT",
    "3": "HBM"
  },
  "SAD_RESULT_BY_VAL": {
    "0": "HOM",
    "1": "MMIO",
    "2": "CFG",
    "3": "MMIO_PTL",
    "4": "IO",
    "5": "LT",
    "6": "SPECIAL",
    "7": "ABORT"
  },
  "SF_STATE": {
    "i": 0,
    "s": 1,
    "e": 2,
    "h": 3
  },
  "SF_STATE_BY_VAL": {
    "0": "i",
    "1": "s",
    "2": "e",
    "3": "h"
  },
  "SOC_NUM_COLS": 10,
  "SOC_NUM_ROWS": 14,
  "TARGET_LOC_PORT_BY_VAL": {
    "0": "UPI0",
    "1": "UPI1",
    "2": "UPI2",
    "3": "UPI3",
    "4": "UPI4",
    "5": "UPI5",
    "6": "MEM0",
    "7": "MEM1",
    "8": "MEM2",
    "9": "MEM3",
    "10": "MEM4",
    "11": "MEM5",
    "12": "MEM6",
    "13": "MEM7",
    "14": "MEM8",
    "15": "MEM9",
    "16": "MEM10",
    "17": "MEM11",
    "18": "MEM12",
    "19": "MEM13",
    "20": "MEM14",
    "21": "MEM15",
    "22": "MEM16",
    "23": "MEM17",
    "24": "MEM18",
    "25": "MEM19",
    "26": "MEM20",
    "27": "MEM21",
    "28": "MEM22",
    "29": "MEM23",
    "30": "MEM24",
    "31": "MEM25",
    "32": "MEM26",
    "33": "MEM27",
    "34": "MEM28",
    "35": "MEM29",
    "36": "MEM30",
    "37": "MEM31",
    "38": "MEM32",
    "39": "MEM33",
    "40": "MEM34",
    "41": "MEM35",
    "42": "MEM36",
    "43": "MEM37",
    "44": "MEM38",
    "45": "MEM39",
    "46": "MEM40",
    "47": "MEM41",
    "48": "MEM42",
    "49": "MEM43",
    "50": "MEM44",
    "51": "MEM45",
    "52": "MEM46",
    "53": "MEM47",
    "54": "PCIE0",
    "55": "PCIE1",
    "56": "PCIE2",
    "57": "PCIE3",
    "58": "PCIE4",
    "59": "PCIE5",
    "60": "PCIE6",
    "61": "PCIE7",
    "62": "PCIE8",
    "63": "PCIE9",
    "64": "PCIE10",
    "65": "PCIE11",
    "66": "UBOX"
  },
  "TILE_MAP": {
    "cha0": {
      "state_dump_device": "socket0.compute0.taps.scf_gnr_maxi_coretile_0_cpu_top_tca_tap",
      "state_dump_mdevice": "socket0.compute0.taps.scf_gnr_maxi_coretile_0_cpu_tile_mtap",
      "die": "compute0",
      "row": 1,
      "col": 0
    },
    "cha1": {
      "state_dump_device": "socket0.compute0.taps.scf_gnr_maxi_coretile_1_cpu_top_tca_tap",
      "state_dump_mdevice": "socket0.compute0.taps.scf_gnr_maxi_coretile_1_cpu_tile_mtap",
      "die": "compute0",
      "row": 2,
      "col": 0
    },
    "cha2": {
      "state_dump_device": "socket0.compute0.taps.scf_gnr_maxi_coretile_2_cpu_top_tca_tap",
      "state_dump_mdevice": "socket0.compute0.taps.scf_gnr_maxi_coretile_2_cpu_tile_mtap",
      "die": "compute0",
      "row": 1,
      "col": 1
    },
    "cha3": {
      "state_dump_device": "socket0.compute0.taps.scf_gnr_maxi_coretile_3_cpu_top_tca_tap",
      "state_dump_mdevice": "socket0.compute0.taps.scf_gnr_maxi_coretile_3_cpu_tile_mtap",
      "die": "compute0",
      "row": 2,
      "col": 1
    },
    "cha6": {
      "state_dump_device": "socket0.compute0.taps.scf_gnr_maxi_coretile_6_cpu_top_tca_tap",
      "state_dump_mdevice": "socket0.compute0.taps.scf_gnr_maxi_coretile_6_cpu_tile_mtap",
      "die": "compute0",
      "row": 5,
      "col": 1
    },
    "cha7": {
      "state_dump_device": "socket0.compute0.taps.scf_gnr_maxi_coretile_7_cpu_top_tca_tap",
      "state_dump_mdevice": "socket0.compute0.taps.scf_gnr_maxi_coretile_7_cpu_tile_mtap",
      "die": "compute0",
      "row": 6,
      "col": 1
    },
    "cha8": {
      "state_dump_device": "socket0.compute0.taps.scf_gnr_maxi_coretile_8_cpu_top_tca_tap",
      "state_dump_mdevice": "socket0.compute0.taps.scf_gnr_maxi_coretile_8_cpu_tile_mtap",
      "die": "compute0",
      "row": 7,
      "col": 1
    },
    "cha9": {
      "state_dump_device": "socket0.compute0.taps.scf_gnr_maxi_coretile_9_cpu_top_tca_tap",
      "state_dump_mdevice": "socket0.compute0.taps.scf_gnr_maxi_coretile_9_cpu_tile_mtap",
      "die": "compute0",
      "row": 1,
      "col": 2
    },
    "cha10": {
      "state_dump_device": "socket0.compute0.taps.scf_gnr_maxi_coretile_10_cpu_top_tca_tap",
      "state_dump_mdevice": "socket0.compute0.taps.scf_gnr_maxi_coretile_10_cpu_tile_mtap",
      "die": "compute0",
      "row": 2,
      "col": 2
    },
    "cha13": {
      "state_dump_device": "socket0.compute0.taps.scf_gnr_maxi_coretile_13_cpu_top_tca_tap",
      "state_dump_mdevice": "socket0.compute0.taps.scf_gnr_maxi_coretile_13_cpu_tile_mtap",
      "die": "compute0",
      "row": 5,
      "col": 2
    },
    "cha14": {
      "state_dump_device": "socket0.compute0.taps.scf_gnr_maxi_coretile_14_cpu_top_tca_tap",
      "state_dump_mdevice": "socket0.compute0.taps.scf_gnr_maxi_coretile_14_cpu_tile_mtap",
      "die": "compute0",
      "row": 6,
      "col": 2
    },
    "cha15": {
      "state_dump_device": "socket0.compute0.taps.scf_gnr_maxi_coretile_15_cpu_top_tca_tap",
      "state_dump_mdevice": "socket0.compute0.taps.scf_gnr_maxi_coretile_15_cpu_tile_mtap",
      "die": "compute0",
      "row": 7,
      "col": 2
    },
    "cha16": {
      "state_dump_device": "socket0.compute0.taps.scf_gnr_maxi_coretile_16_cpu_top_tca_tap",
      "state_dump_mdevice": "socket0.compute0.taps.scf_gnr_maxi_coretile_16_cpu_tile_mtap",
      "die": "compute0",
      "row": 1,
      "col": 3
    },
    "cha17": {
      "state_dump_device": "socket0.compute0.taps.scf_gnr_maxi_coretile_17_cpu_top_tca_tap",
      "state_dump_mdevice": "socket0.compute0.taps.scf_gnr_maxi_coretile_17_cpu_tile_mtap",
      "die": "compute0",
      "row": 2,
      "col": 3
    },
    "cha20": {
      "state_dump_device": "socket0.compute0.taps.scf_gnr_maxi_coretile_20_cpu_top_tca_tap",
      "state_dump_mdevice": "socket0.compute0.taps.scf_gnr_maxi_coretile_20_cpu_tile_mtap",
      "die": "compute0",
      "row": 5,
      "col": 3
    },
    "cha21": {
      "state_dump_device": "socket0.compute0.taps.scf_gnr_maxi_coretile_21_cpu_top_tca_tap",
      "state_dump_mdevice": "socket0.compute0.taps.scf_gnr_maxi_coretile_21_cpu_tile_mtap",
      "die": "compute0",
      "row": 6,
      "col": 3
    },
    "cha22": {
      "state_dump_device": "socket0.compute0.taps.scf_gnr_maxi_coretile_22_cpu_top_tca_tap",
      "state_dump_mdevice": "socket0.compute0.taps.scf_gnr_maxi_coretile_22_cpu_tile_mtap",
      "die": "compute0",
      "row": 7,
      "col": 3
    },
    "cha23": {
      "state_dump_device": "socket0.compute0.taps.scf_gnr_maxi_coretile_23_cpu_top_tca_tap",
      "state_dump_mdevice": "socket0.compute0.taps.scf_gnr_maxi_coretile_23_cpu_tile_mtap",
      "die": "compute0",
      "row": 1,
      "col": 4
    },
    "cha24": {
      "state_dump_device": "socket0.compute0.taps.scf_gnr_maxi_coretile_24_cpu_top_tca_tap",
      "state_dump_mdevice": "socket0.compute0.taps.scf_gnr_maxi_coretile_24_cpu_tile_mtap",
      "die": "compute0",
      "row": 2,
      "col": 4
    },
    "cha27": {
      "state_dump_device": "socket0.compute0.taps.scf_gnr_maxi_coretile_27_cpu_top_tca_tap",
      "state_dump_mdevice": "socket0.compute0.taps.scf_gnr_maxi_coretile_27_cpu_tile_mtap",
      "die": "compute0",
      "row": 5,
      "col": 4
    },
    "cha28": {
      "state_dump_device": "socket0.compute0.taps.scf_gnr_maxi_coretile_28_cpu_top_tca_tap",
      "state_dump_mdevice": "socket0.compute0.taps.scf_gnr_maxi_coretile_28_cpu_tile_mtap",
      "die": "compute0",
      "row": 6,
      "col": 4
    },
    "cha29": {
      "state_dump_device": "socket0.compute0.taps.scf_gnr_maxi_coretile_29_cpu_top_tca_tap",
      "state_dump_mdevice": "socket0.compute0.taps.scf_gnr_maxi_coretile_29_cpu_tile_mtap",
      "die": "compute0",
      "row": 7,
      "col": 4
    },
    "cha30": {
      "state_dump_device": "socket0.compute0.taps.scf_gnr_maxi_coretile_30_cpu_top_tca_tap",
      "state_dump_mdevice": "socket0.compute0.taps.scf_gnr_maxi_coretile_30_cpu_tile_mtap",
      "die": "compute0",
      "row": 1,
      "col": 5
    },
    "cha31": {
      "state_dump_device": "socket0.compute0.taps.scf_gnr_maxi_coretile_31_cpu_top_tca_tap",
      "state_dump_mdevice": "socket0.compute0.taps.scf_gnr_maxi_coretile_31_cpu_tile_mtap",
      "die": "compute0",
      "row": 2,
      "col": 5
    },
    "cha34": {
      "state_dump_device": "socket0.compute0.taps.scf_gnr_maxi_coretile_34_cpu_top_tca_tap",
      "state_dump_mdevice": "socket0.compute0.taps.scf_gnr_maxi_coretile_34_cpu_tile_mtap",
      "die": "compute0",
      "row": 5,
      "col": 5
    },
    "cha35": {
      "state_dump_device": "socket0.compute0.taps.scf_gnr_maxi_coretile_35_cpu_top_tca_tap",
      "state_dump_mdevice": "socket0.compute0.taps.scf_gnr_maxi_coretile_35_cpu_tile_mtap",
      "die": "compute0",
      "row": 6,
      "col": 5
    },
    "cha36": {
      "state_dump_device": "socket0.compute0.taps.scf_gnr_maxi_coretile_36_cpu_top_tca_tap",
      "state_dump_mdevice": "socket0.compute0.taps.scf_gnr_maxi_coretile_36_cpu_tile_mtap",
      "die": "compute0",
      "row": 7,
      "col": 5
    },
    "cha37": {
      "state_dump_device": "socket0.compute0.taps.scf_gnr_maxi_coretile_37_cpu_top_tca_tap",
      "state_dump_mdevice": "socket0.compute0.taps.scf_gnr_maxi_coretile_37_cpu_tile_mtap",
      "die": "compute0",
      "row": 1,
      "col": 6
    },
    "cha38": {
      "state_dump_device": "socket0.compute0.taps.scf_gnr_maxi_coretile_38_cpu_top_tca_tap",
      "state_dump_mdevice": "socket0.compute0.taps.scf_gnr_maxi_coretile_38_cpu_tile_mtap",
      "die": "compute0",
      "row": 2,
      "col": 6
    },
    "cha41": {
      "state_dump_device": "socket0.compute0.taps.scf_gnr_maxi_coretile_41_cpu_top_tca_tap",
      "state_dump_mdevice": "socket0.compute0.taps.scf_gnr_maxi_coretile_41_cpu_tile_mtap",
      "die": "compute0",
      "row": 5,
      "col": 6
    },
    "cha42": {
      "state_dump_device": "socket0.compute0.taps.scf_gnr_maxi_coretile_42_cpu_top_tca_tap",
      "state_dump_mdevice": "socket0.compute0.taps.scf_gnr_maxi_coretile_42_cpu_tile_mtap",
      "die": "compute0",
      "row": 6,
      "col": 6
    },
    "cha43": {
      "state_dump_device": "socket0.compute0.taps.scf_gnr_maxi_coretile_43_cpu_top_tca_tap",
      "state_dump_mdevice": "socket0.compute0.taps.scf_gnr_maxi_coretile_43_cpu_tile_mtap",
      "die": "compute0",
      "row": 7,
      "col": 6
    },
    "cha44": {
      "state_dump_device": "socket0.compute0.taps.scf_gnr_maxi_coretile_44_cpu_top_tca_tap",
      "state_dump_mdevice": "socket0.compute0.taps.scf_gnr_maxi_coretile_44_cpu_tile_mtap",
      "die": "compute0",
      "row": 1,
      "col": 7
    },
    "cha45": {
      "state_dump_device": "socket0.compute0.taps.scf_gnr_maxi_coretile_45_cpu_top_tca_tap",
      "state_dump_mdevice": "socket0.compute0.taps.scf_gnr_maxi_coretile_45_cpu_tile_mtap",
      "die": "compute0",
      "row": 2,
      "col": 7
    },
    "cha48": {
      "state_dump_device": "socket0.compute0.taps.scf_gnr_maxi_coretile_48_cpu_top_tca_tap",
      "state_dump_mdevice": "socket0.compute0.taps.scf_gnr_maxi_coretile_48_cpu_tile_mtap",
      "die": "compute0",
      "row": 5,
      "col": 7
    },
    "cha49": {
      "state_dump_device": "socket0.compute0.taps.scf_gnr_maxi_coretile_49_cpu_top_tca_tap",
      "state_dump_mdevice": "socket0.compute0.taps.scf_gnr_maxi_coretile_49_cpu_tile_mtap",
      "die": "compute0",
      "row": 6,
      "col": 7
    },
    "cha50": {
      "state_dump_device": "socket0.compute0.taps.scf_gnr_maxi_coretile_50_cpu_top_tca_tap",
      "state_dump_mdevice": "socket0.compute0.taps.scf_gnr_maxi_coretile_50_cpu_tile_mtap",
      "die": "compute0",
      "row": 7,
      "col": 7
    },
    "cha51": {
      "state_dump_device": "socket0.compute0.taps.scf_gnr_maxi_coretile_51_cpu_top_tca_tap",
      "state_dump_mdevice": "socket0.compute0.taps.scf_gnr_maxi_coretile_51_cpu_tile_mtap",
      "die": "compute0",
      "row": 1,
      "col": 8
    },
    "cha52": {
      "state_dump_device": "socket0.compute0.taps.scf_gnr_maxi_coretile_52_cpu_top_tca_tap",
      "state_dump_mdevice": "socket0.compute0.taps.scf_gnr_maxi_coretile_52_cpu_tile_mtap",
      "die": "compute0",
      "row": 2,
      "col": 8
    },
    "cha55": {
      "state_dump_device": "socket0.compute0.taps.scf_gnr_maxi_coretile_55_cpu_top_tca_tap",
      "state_dump_mdevice": "socket0.compute0.taps.scf_gnr_maxi_coretile_55_cpu_tile_mtap",
      "die": "compute0",
      "row": 5,
      "col": 8
    },
    "cha56": {
      "state_dump_device": "socket0.compute0.taps.scf_gnr_maxi_coretile_56_cpu_top_tca_tap",
      "state_dump_mdevice": "socket0.compute0.taps.scf_gnr_maxi_coretile_56_cpu_tile_mtap",
      "die": "compute0",
      "row": 6,
      "col": 8
    },
    "cha57": {
      "state_dump_device": "socket0.compute0.taps.scf_gnr_maxi_coretile_57_cpu_top_tca_tap",
      "state_dump_mdevice": "socket0.compute0.taps.scf_gnr_maxi_coretile_57_cpu_tile_mtap",
      "die": "compute0",
      "row": 7,
      "col": 8
    },
    "cha58": {
      "state_dump_device": "socket0.compute0.taps.scf_gnr_maxi_coretile_58_cpu_top_tca_tap",
      "state_dump_mdevice": "socket0.compute0.taps.scf_gnr_maxi_coretile_58_cpu_tile_mtap",
      "die": "compute0",
      "row": 1,
      "col": 9
    },
    "cha59": {
      "state_dump_device": "socket0.compute0.taps.scf_gnr_maxi_coretile_59_cpu_top_tca_tap",
      "state_dump_mdevice": "socket0.compute0.taps.scf_gnr_maxi_coretile_59_cpu_tile_mtap",
      "die": "compute0",
      "row": 2,
      "col": 9
    },
	"cha60":{
	"state_dump_device":"socket0.compute1.taps.scf_gnr_maxi_coretile_0_cpu_top_tca_tap",
	"state_dump_mdevice": "socket0.compute1.taps.scf_gnr_maxi_coretile_0_cpu_tile_mtap",
	"die":"compute1",
	"row":1,
	"col":0
	},
	"cha61":{
		"state_dump_device":"socket0.compute1.taps.scf_gnr_maxi_coretile_1_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute1.taps.scf_gnr_maxi_coretile_1_cpu_tile_mtap",
		"die":"compute1",
		"row":2,
		"col":0
		},
	"cha62":{
		"state_dump_device":"socket0.compute1.taps.scf_gnr_maxi_coretile_2_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute1.taps.scf_gnr_maxi_coretile_2_cpu_tile_mtap",
		"die":"compute1",
		"row":1,
		"col":1
		},
	"cha63":{
		"state_dump_device":"socket0.compute1.taps.scf_gnr_maxi_coretile_3_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute1.taps.scf_gnr_maxi_coretile_3_cpu_tile_mtap",
		"die":"compute1",
		"row":2,
		"col":1
		},
	"cha64":{
		"state_dump_device":"socket0.compute1.taps.scf_gnr_maxi_coretile_4_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute1.taps.scf_gnr_maxi_coretile_4_cpu_tile_mtap",
		"die":"compute1",
		"row":3,
		"col":1
		},
	"cha65":{
		"state_dump_device":"socket0.compute1.taps.scf_gnr_maxi_coretile_5_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute1.taps.scf_gnr_maxi_coretile_5_cpu_tile_mtap",
		"die":"compute1",
		"row":4,
		"col":1
		},
	"cha66":{
		"state_dump_device":"socket0.compute1.taps.scf_gnr_maxi_coretile_6_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute1.taps.scf_gnr_maxi_coretile_6_cpu_tile_mtap",
		"die":"compute1",
		"row":5,
		"col":1
		},
	"cha67":{
		"state_dump_device":"socket0.compute1.taps.scf_gnr_maxi_coretile_7_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute1.taps.scf_gnr_maxi_coretile_7_cpu_tile_mtap",
		"die":"compute1",
		"row":6,
		"col":1
		},
	"cha68":{
		"state_dump_device":"socket0.compute1.taps.scf_gnr_maxi_coretile_8_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute1.taps.scf_gnr_maxi_coretile_8_cpu_tile_mtap",
		"die":"compute1",
		"row":7,
		"col":1
		},
	"cha69":{
		"state_dump_device":"socket0.compute1.taps.scf_gnr_maxi_coretile_9_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute1.taps.scf_gnr_maxi_coretile_9_cpu_tile_mtap",
		"die":"compute1",
		"row":1,
		"col":2
		},
	"cha70":{
		"state_dump_device":"socket0.compute1.taps.scf_gnr_maxi_coretile_10_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute1.taps.scf_gnr_maxi_coretile_10_cpu_tile_mtap",
		"die":"compute1",
		"row":2,
		"col":2
		},
	"cha71":{
		"state_dump_device":"socket0.compute1.taps.scf_gnr_maxi_coretile_11_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute1.taps.scf_gnr_maxi_coretile_11_cpu_tile_mtap",
		"die":"compute1",
		"row":3,
		"col":2
		},
	"cha72":{
		"state_dump_device":"socket0.compute1.taps.scf_gnr_maxi_coretile_12_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute1.taps.scf_gnr_maxi_coretile_12_cpu_tile_mtap",
		"die":"compute1",
		"row":4,
		"col":2
		},
	"cha73":{
		"state_dump_device":"socket0.compute1.taps.scf_gnr_maxi_coretile_13_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute1.taps.scf_gnr_maxi_coretile_13_cpu_tile_mtap",
		"die":"compute1",
		"row":5,
		"col":2
		},
	"cha74":{
		"state_dump_device":"socket0.compute1.taps.scf_gnr_maxi_coretile_14_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute1.taps.scf_gnr_maxi_coretile_14_cpu_tile_mtap",
		"die":"compute1",
		"row":6,
		"col":2
		},
	"cha75":{
		"state_dump_device":"socket0.compute1.taps.scf_gnr_maxi_coretile_15_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute1.taps.scf_gnr_maxi_coretile_15_cpu_tile_mtap",
		"die":"compute1",
		"row":7,
		"col":2
		},
	"cha76":{
		"state_dump_device":"socket0.compute1.taps.scf_gnr_maxi_coretile_16_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute1.taps.scf_gnr_maxi_coretile_16_cpu_tile_mtap",
		"die":"compute1",
		"row":1,
		"col":3
		},
	"cha77":{
		"state_dump_device":"socket0.compute1.taps.scf_gnr_maxi_coretile_17_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute1.taps.scf_gnr_maxi_coretile_17_cpu_tile_mtap",
		"die":"compute1",
		"row":2,
		"col":3
		},
	"cha78":{
		"state_dump_device":"socket0.compute1.taps.scf_gnr_maxi_coretile_18_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute1.taps.scf_gnr_maxi_coretile_18_cpu_tile_mtap",
		"die":"compute1",
		"row":3,
		"col":3
		},
	"cha79":{
		"state_dump_device":"socket0.compute1.taps.scf_gnr_maxi_coretile_19_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute1.taps.scf_gnr_maxi_coretile_19_cpu_tile_mtap",
		"die":"compute1",
		"row":4,
		"col":3
		},
	"cha80":{
		"state_dump_device":"socket0.compute1.taps.scf_gnr_maxi_coretile_20_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute1.taps.scf_gnr_maxi_coretile_20_cpu_tile_mtap",
		"die":"compute1",
		"row":5,
		"col":3
		},
	"cha81":{
		"state_dump_device":"socket0.compute1.taps.scf_gnr_maxi_coretile_21_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute1.taps.scf_gnr_maxi_coretile_21_cpu_tile_mtap",
		"die":"compute1",
		"row":6,
		"col":3
		},
	"cha82":{
		"state_dump_device":"socket0.compute1.taps.scf_gnr_maxi_coretile_22_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute1.taps.scf_gnr_maxi_coretile_22_cpu_tile_mtap",
		"die":"compute1",
		"row":7,
		"col":3
		},
	"cha83":{
		"state_dump_device":"socket0.compute1.taps.scf_gnr_maxi_coretile_23_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute1.taps.scf_gnr_maxi_coretile_23_cpu_tile_mtap",
		"die":"compute1",
		"row":1,
		"col":4
		},
	"cha84":{
		"state_dump_device":"socket0.compute1.taps.scf_gnr_maxi_coretile_24_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute1.taps.scf_gnr_maxi_coretile_24_cpu_tile_mtap",
		"die":"compute1",
		"row":2,
		"col":4
		},
	"cha85":{
		"state_dump_device":"socket0.compute1.taps.scf_gnr_maxi_coretile_25_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute1.taps.scf_gnr_maxi_coretile_25_cpu_tile_mtap",
		"die":"compute1",
		"row":3,
		"col":4
		},
	"cha86":{
		"state_dump_device":"socket0.compute1.taps.scf_gnr_maxi_coretile_26_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute1.taps.scf_gnr_maxi_coretile_26_cpu_tile_mtap",
		"die":"compute1",
		"row":4,
		"col":4
		},
	"cha87":{
		"state_dump_device":"socket0.compute1.taps.scf_gnr_maxi_coretile_27_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute1.taps.scf_gnr_maxi_coretile_27_cpu_tile_mtap",
		"die":"compute1",
		"row":5,
		"col":4
		},
	"cha88":{
		"state_dump_device":"socket0.compute1.taps.scf_gnr_maxi_coretile_28_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute1.taps.scf_gnr_maxi_coretile_28_cpu_tile_mtap",
		"die":"compute1",
		"row":6,
		"col":4
		},
	"cha89":{
		"state_dump_device":"socket0.compute1.taps.scf_gnr_maxi_coretile_29_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute1.taps.scf_gnr_maxi_coretile_29_cpu_tile_mtap",
		"die":"compute1",
		"row":7,
		"col":4
		},
	"cha90":{
		"state_dump_device":"socket0.compute1.taps.scf_gnr_maxi_coretile_30_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute1.taps.scf_gnr_maxi_coretile_30_cpu_tile_mtap",
		"die":"compute1",
		"row":1,
		"col":5
		},
	"cha91":{
		"state_dump_device":"socket0.compute1.taps.scf_gnr_maxi_coretile_31_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute1.taps.scf_gnr_maxi_coretile_31_cpu_tile_mtap",
		"die":"compute1",
		"row":2,
		"col":5
		},
	"cha92":{
		"state_dump_device":"socket0.compute1.taps.scf_gnr_maxi_coretile_32_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute1.taps.scf_gnr_maxi_coretile_32_cpu_tile_mtap",
		"die":"compute1",
		"row":3,
		"col":5
		},
	"cha93":{
		"state_dump_device":"socket0.compute1.taps.scf_gnr_maxi_coretile_33_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute1.taps.scf_gnr_maxi_coretile_33_cpu_tile_mtap",
		"die":"compute1",
		"row":4,
		"col":5
		},
	"cha94":{
		"state_dump_device":"socket0.compute1.taps.scf_gnr_maxi_coretile_34_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute1.taps.scf_gnr_maxi_coretile_34_cpu_tile_mtap",
		"die":"compute1",
		"row":5,
		"col":5
		},
	"cha95":{
		"state_dump_device":"socket0.compute1.taps.scf_gnr_maxi_coretile_35_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute1.taps.scf_gnr_maxi_coretile_35_cpu_tile_mtap",
		"die":"compute1",
		"row":6,
		"col":5
		},
	"cha96":{
		"state_dump_device":"socket0.compute1.taps.scf_gnr_maxi_coretile_36_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute1.taps.scf_gnr_maxi_coretile_36_cpu_tile_mtap",
		"die":"compute1",
		"row":7,
		"col":5
		},
	"cha97":{
		"state_dump_device":"socket0.compute1.taps.scf_gnr_maxi_coretile_37_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute1.taps.scf_gnr_maxi_coretile_37_cpu_tile_mtap",
		"die":"compute1",
		"row":1,
		"col":6
		},
	"cha98":{
		"state_dump_device":"socket0.compute1.taps.scf_gnr_maxi_coretile_38_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute1.taps.scf_gnr_maxi_coretile_38_cpu_tile_mtap",
		"die":"compute1",
		"row":2,
		"col":6
		},
	"cha99":{
		"state_dump_device":"socket0.compute1.taps.scf_gnr_maxi_coretile_39_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute1.taps.scf_gnr_maxi_coretile_39_cpu_tile_mtap",
		"die":"compute1",
		"row":3,
		"col":6
		},
	"cha100":{
		"state_dump_device":"socket0.compute1.taps.scf_gnr_maxi_coretile_40_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute1.taps.scf_gnr_maxi_coretile_40_cpu_tile_mtap",
		"die":"compute1",
		"row":4,
		"col":6
		},
	"cha101":{
		"state_dump_device":"socket0.compute1.taps.scf_gnr_maxi_coretile_41_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute1.taps.scf_gnr_maxi_coretile_41_cpu_tile_mtap",
		"die":"compute1",
		"row":5,
		"col":6
		},
	"cha102":{
		"state_dump_device":"socket0.compute1.taps.scf_gnr_maxi_coretile_42_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute1.taps.scf_gnr_maxi_coretile_42_cpu_tile_mtap",
		"die":"compute1",
		"row":6,
		"col":6
		},
	"cha103":{
		"state_dump_device":"socket0.compute1.taps.scf_gnr_maxi_coretile_43_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute1.taps.scf_gnr_maxi_coretile_43_cpu_tile_mtap",
		"die":"compute1",
		"row":7,
		"col":6
		},
	"cha104":{
		"state_dump_device":"socket0.compute1.taps.scf_gnr_maxi_coretile_44_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute1.taps.scf_gnr_maxi_coretile_44_cpu_tile_mtap",
		"die":"compute1",
		"row":1,
		"col":7
		},
	"cha105":{
		"state_dump_device":"socket0.compute1.taps.scf_gnr_maxi_coretile_45_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute1.taps.scf_gnr_maxi_coretile_45_cpu_tile_mtap",
		"die":"compute1",
		"row":2,
		"col":7
		},
	"cha106":{
		"state_dump_device":"socket0.compute1.taps.scf_gnr_maxi_coretile_46_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute1.taps.scf_gnr_maxi_coretile_46_cpu_tile_mtap",
		"die":"compute1",
		"row":3,
		"col":7
		},
	"cha107":{
		"state_dump_device":"socket0.compute1.taps.scf_gnr_maxi_coretile_47_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute1.taps.scf_gnr_maxi_coretile_47_cpu_tile_mtap",
		"die":"compute1",
		"row":4,
		"col":7
		},
	"cha108":{
		"state_dump_device":"socket0.compute1.taps.scf_gnr_maxi_coretile_48_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute1.taps.scf_gnr_maxi_coretile_48_cpu_tile_mtap",
		"die":"compute1",
		"row":5,
		"col":7
		},
	"cha109":{
		"state_dump_device":"socket0.compute1.taps.scf_gnr_maxi_coretile_49_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute1.taps.scf_gnr_maxi_coretile_49_cpu_tile_mtap",
		"die":"compute1",
		"row":6,
		"col":7
		},
	"cha110":{
		"state_dump_device":"socket0.compute1.taps.scf_gnr_maxi_coretile_50_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute1.taps.scf_gnr_maxi_coretile_50_cpu_tile_mtap",
		"die":"compute1",
		"row":7,
		"col":7
		},
	"cha111":{
		"state_dump_device":"socket0.compute1.taps.scf_gnr_maxi_coretile_51_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute1.taps.scf_gnr_maxi_coretile_51_cpu_tile_mtap",
		"die":"compute1",
		"row":1,
		"col":8
		},
	"cha112":{
		"state_dump_device":"socket0.compute1.taps.scf_gnr_maxi_coretile_52_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute1.taps.scf_gnr_maxi_coretile_52_cpu_tile_mtap",
		"die":"compute1",
		"row":2,
		"col":8
		},
	"cha113":{
		"state_dump_device":"socket0.compute1.taps.scf_gnr_maxi_coretile_53_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute1.taps.scf_gnr_maxi_coretile_53_cpu_tile_mtap",
		"die":"compute1",
		"row":3,
		"col":8
		},
	"cha114":{
		"state_dump_device":"socket0.compute1.taps.scf_gnr_maxi_coretile_54_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute1.taps.scf_gnr_maxi_coretile_54_cpu_tile_mtap",
		"die":"compute1",
		"row":4,
		"col":8
		},
	"cha115":{
		"state_dump_device":"socket0.compute1.taps.scf_gnr_maxi_coretile_55_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute1.taps.scf_gnr_maxi_coretile_55_cpu_tile_mtap",
		"die":"compute1",
		"row":5,
		"col":8
		},
	"cha116":{
		"state_dump_device":"socket0.compute1.taps.scf_gnr_maxi_coretile_56_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute1.taps.scf_gnr_maxi_coretile_56_cpu_tile_mtap",
		"die":"compute1",
		"row":6,
		"col":8
		},
	"cha117":{
		"state_dump_device":"socket0.compute1.taps.scf_gnr_maxi_coretile_57_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute1.taps.scf_gnr_maxi_coretile_57_cpu_tile_mtap",
		"die":"compute1",
		"row":7,
		"col":8
		},
	"cha118":{
		"state_dump_device":"socket0.compute1.taps.scf_gnr_maxi_coretile_58_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute1.taps.scf_gnr_maxi_coretile_58_cpu_tile_mtap",
		"die":"compute1",
		"row":1,
		"col":9
		},
	"cha119":{
		"state_dump_device":"socket0.compute1.taps.scf_gnr_maxi_coretile_59_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute1.taps.scf_gnr_maxi_coretile_59_cpu_tile_mtap",
		"die":"compute1",
		"row":2,
		"col":9
		},
	"cha120":{
		"state_dump_device":"socket0.compute2.taps.scf_gnr_maxi_coretile_0_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute2.taps.scf_gnr_maxi_coretile_0_cpu_tile_mtap",
		"die":"compute2",
		"row":1,
		"col":0
		},
	"cha121":{
		"state_dump_device":"socket0.compute2.taps.scf_gnr_maxi_coretile_1_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute2.taps.scf_gnr_maxi_coretile_1_cpu_tile_mtap",
		"die":"compute2",
		"row":2,
		"col":0
		},
	"cha122":{
		"state_dump_device":"socket0.compute2.taps.scf_gnr_maxi_coretile_2_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute2.taps.scf_gnr_maxi_coretile_2_cpu_tile_mtap",
		"die":"compute2",
		"row":1,
		"col":1
		},
	"cha123":{
		"state_dump_device":"socket0.compute2.taps.scf_gnr_maxi_coretile_3_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute2.taps.scf_gnr_maxi_coretile_3_cpu_tile_mtap",
		"die":"compute2",
		"row":2,
		"col":1
		},
	"cha124":{
		"state_dump_device":"socket0.compute2.taps.scf_gnr_maxi_coretile_4_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute2.taps.scf_gnr_maxi_coretile_4_cpu_tile_mtap",
		"die":"compute2",
		"row":3,
		"col":1
		},
	"cha125":{
		"state_dump_device":"socket0.compute2.taps.scf_gnr_maxi_coretile_5_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute2.taps.scf_gnr_maxi_coretile_5_cpu_tile_mtap",
		"die":"compute2",
		"row":4,
		"col":1
		},
	"cha126":{
		"state_dump_device":"socket0.compute2.taps.scf_gnr_maxi_coretile_6_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute2.taps.scf_gnr_maxi_coretile_6_cpu_tile_mtap",
		"die":"compute2",
		"row":5,
		"col":1
		},
	"cha127":{
		"state_dump_device":"socket0.compute2.taps.scf_gnr_maxi_coretile_7_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute2.taps.scf_gnr_maxi_coretile_7_cpu_tile_mtap",
		"die":"compute2",
		"row":6,
		"col":1
		},
	"cha128":{
		"state_dump_device":"socket0.compute2.taps.scf_gnr_maxi_coretile_8_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute2.taps.scf_gnr_maxi_coretile_8_cpu_tile_mtap",
		"die":"compute2",
		"row":7,
		"col":1
		},
	"cha129":{
		"state_dump_device":"socket0.compute2.taps.scf_gnr_maxi_coretile_9_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute2.taps.scf_gnr_maxi_coretile_9_cpu_tile_mtap",
		"die":"compute2",
		"row":1,
		"col":2
		},
	"cha130":{
		"state_dump_device":"socket0.compute2.taps.scf_gnr_maxi_coretile_10_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute2.taps.scf_gnr_maxi_coretile_10_cpu_tile_mtap",
		"die":"compute2",
		"row":2,
		"col":2
		},
	"cha131":{
		"state_dump_device":"socket0.compute2.taps.scf_gnr_maxi_coretile_11_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute2.taps.scf_gnr_maxi_coretile_11_cpu_tile_mtap",
		"die":"compute2",
		"row":3,
		"col":2
		},
	"cha132":{
		"state_dump_device":"socket0.compute2.taps.scf_gnr_maxi_coretile_12_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute2.taps.scf_gnr_maxi_coretile_12_cpu_tile_mtap",
		"die":"compute2",
		"row":4,
		"col":2
		},
	"cha133":{
		"state_dump_device":"socket0.compute2.taps.scf_gnr_maxi_coretile_13_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute2.taps.scf_gnr_maxi_coretile_13_cpu_tile_mtap",
		"die":"compute2",
		"row":5,
		"col":2
		},
	"cha134":{
		"state_dump_device":"socket0.compute2.taps.scf_gnr_maxi_coretile_14_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute2.taps.scf_gnr_maxi_coretile_14_cpu_tile_mtap",
		"die":"compute2",
		"row":6,
		"col":2
		},
	"cha135":{
		"state_dump_device":"socket0.compute2.taps.scf_gnr_maxi_coretile_15_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute2.taps.scf_gnr_maxi_coretile_15_cpu_tile_mtap",
		"die":"compute2",
		"row":7,
		"col":2
		},
	"cha136":{
		"state_dump_device":"socket0.compute2.taps.scf_gnr_maxi_coretile_16_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute2.taps.scf_gnr_maxi_coretile_16_cpu_tile_mtap",
		"die":"compute2",
		"row":1,
		"col":3
		},
	"cha137":{
		"state_dump_device":"socket0.compute2.taps.scf_gnr_maxi_coretile_17_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute2.taps.scf_gnr_maxi_coretile_17_cpu_tile_mtap",
		"die":"compute2",
		"row":2,
		"col":3
		},
	"cha138":{
		"state_dump_device":"socket0.compute2.taps.scf_gnr_maxi_coretile_18_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute2.taps.scf_gnr_maxi_coretile_18_cpu_tile_mtap",
		"die":"compute2",
		"row":3,
		"col":3
		},
	"cha139":{
		"state_dump_device":"socket0.compute2.taps.scf_gnr_maxi_coretile_19_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute2.taps.scf_gnr_maxi_coretile_19_cpu_tile_mtap",
		"die":"compute2",
		"row":4,
		"col":3
		},
	"cha140":{
		"state_dump_device":"socket0.compute2.taps.scf_gnr_maxi_coretile_20_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute2.taps.scf_gnr_maxi_coretile_20_cpu_tile_mtap",
		"die":"compute2",
		"row":5,
		"col":3
		},
	"cha141":{
		"state_dump_device":"socket0.compute2.taps.scf_gnr_maxi_coretile_21_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute2.taps.scf_gnr_maxi_coretile_21_cpu_tile_mtap",
		"die":"compute2",
		"row":6,
		"col":3
		},
	"cha142":{
		"state_dump_device":"socket0.compute2.taps.scf_gnr_maxi_coretile_22_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute2.taps.scf_gnr_maxi_coretile_22_cpu_tile_mtap",
		"die":"compute2",
		"row":7,
		"col":3
		},
	"cha143":{
		"state_dump_device":"socket0.compute2.taps.scf_gnr_maxi_coretile_23_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute2.taps.scf_gnr_maxi_coretile_23_cpu_tile_mtap",
		"die":"compute2",
		"row":1,
		"col":4
		},
	"cha144":{
		"state_dump_device":"socket0.compute2.taps.scf_gnr_maxi_coretile_24_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute2.taps.scf_gnr_maxi_coretile_24_cpu_tile_mtap",
		"die":"compute2",
		"row":2,
		"col":4
		},
	"cha145":{
		"state_dump_device":"socket0.compute2.taps.scf_gnr_maxi_coretile_25_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute2.taps.scf_gnr_maxi_coretile_25_cpu_tile_mtap",
		"die":"compute2",
		"row":3,
		"col":4
		},
	"cha146":{
		"state_dump_device":"socket0.compute2.taps.scf_gnr_maxi_coretile_26_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute2.taps.scf_gnr_maxi_coretile_26_cpu_tile_mtap",
		"die":"compute2",
		"row":4,
		"col":4
		},
	"cha147":{
		"state_dump_device":"socket0.compute2.taps.scf_gnr_maxi_coretile_27_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute2.taps.scf_gnr_maxi_coretile_27_cpu_tile_mtap",
		"die":"compute2",
		"row":5,
		"col":4
		},
	"cha148":{
		"state_dump_device":"socket0.compute2.taps.scf_gnr_maxi_coretile_28_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute2.taps.scf_gnr_maxi_coretile_28_cpu_tile_mtap",
		"die":"compute2",
		"row":6,
		"col":4
		},
	"cha149":{
		"state_dump_device":"socket0.compute2.taps.scf_gnr_maxi_coretile_29_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute2.taps.scf_gnr_maxi_coretile_29_cpu_tile_mtap",
		"die":"compute2",
		"row":7,
		"col":4
		},
	"cha150":{
		"state_dump_device":"socket0.compute2.taps.scf_gnr_maxi_coretile_30_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute2.taps.scf_gnr_maxi_coretile_30_cpu_tile_mtap",
		"die":"compute2",
		"row":1,
		"col":5
		},
	"cha151":{
		"state_dump_device":"socket0.compute2.taps.scf_gnr_maxi_coretile_31_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute2.taps.scf_gnr_maxi_coretile_31_cpu_tile_mtap",
		"die":"compute2",
		"row":2,
		"col":5
		},
	"cha152":{
		"state_dump_device":"socket0.compute2.taps.scf_gnr_maxi_coretile_32_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute2.taps.scf_gnr_maxi_coretile_32_cpu_tile_mtap",
		"die":"compute2",
		"row":3,
		"col":5
		},
	"cha153":{
		"state_dump_device":"socket0.compute2.taps.scf_gnr_maxi_coretile_33_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute2.taps.scf_gnr_maxi_coretile_33_cpu_tile_mtap",
		"die":"compute2",
		"row":4,
		"col":5
		},
	"cha154":{
		"state_dump_device":"socket0.compute2.taps.scf_gnr_maxi_coretile_34_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute2.taps.scf_gnr_maxi_coretile_34_cpu_tile_mtap",
		"die":"compute2",
		"row":5,
		"col":5
		},
	"cha155":{
		"state_dump_device":"socket0.compute2.taps.scf_gnr_maxi_coretile_35_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute2.taps.scf_gnr_maxi_coretile_35_cpu_tile_mtap",
		"die":"compute2",
		"row":6,
		"col":5
		},
	"cha156":{
		"state_dump_device":"socket0.compute2.taps.scf_gnr_maxi_coretile_36_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute2.taps.scf_gnr_maxi_coretile_36_cpu_tile_mtap",
		"die":"compute2",
		"row":7,
		"col":5
		},
	"cha157":{
		"state_dump_device":"socket0.compute2.taps.scf_gnr_maxi_coretile_37_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute2.taps.scf_gnr_maxi_coretile_37_cpu_tile_mtap",
		"die":"compute2",
		"row":1,
		"col":6
		},
	"cha158":{
		"state_dump_device":"socket0.compute2.taps.scf_gnr_maxi_coretile_38_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute2.taps.scf_gnr_maxi_coretile_38_cpu_tile_mtap",
		"die":"compute2",
		"row":2,
		"col":6
		},
	"cha159":{
		"state_dump_device":"socket0.compute2.taps.scf_gnr_maxi_coretile_39_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute2.taps.scf_gnr_maxi_coretile_39_cpu_tile_mtap",
		"die":"compute2",
		"row":3,
		"col":6
		},
	"cha160":{
		"state_dump_device":"socket0.compute2.taps.scf_gnr_maxi_coretile_40_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute2.taps.scf_gnr_maxi_coretile_40_cpu_tile_mtap",
		"die":"compute2",
		"row":4,
		"col":6
		},
	"cha161":{
		"state_dump_device":"socket0.compute2.taps.scf_gnr_maxi_coretile_41_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute2.taps.scf_gnr_maxi_coretile_41_cpu_tile_mtap",
		"die":"compute2",
		"row":5,
		"col":6
		},
	"cha162":{
		"state_dump_device":"socket0.compute2.taps.scf_gnr_maxi_coretile_42_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute2.taps.scf_gnr_maxi_coretile_42_cpu_tile_mtap",
		"die":"compute2",
		"row":6,
		"col":6
		},
	"cha163":{
		"state_dump_device":"socket0.compute2.taps.scf_gnr_maxi_coretile_43_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute2.taps.scf_gnr_maxi_coretile_43_cpu_tile_mtap",
		"die":"compute2",
		"row":7,
		"col":6
		},
	"cha164":{
		"state_dump_device":"socket0.compute2.taps.scf_gnr_maxi_coretile_44_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute2.taps.scf_gnr_maxi_coretile_44_cpu_tile_mtap",
		"die":"compute2",
		"row":1,
		"col":7
		},
	"cha165":{
		"state_dump_device":"socket0.compute2.taps.scf_gnr_maxi_coretile_45_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute2.taps.scf_gnr_maxi_coretile_45_cpu_tile_mtap",
		"die":"compute2",
		"row":2,
		"col":7
		},
	"cha166":{
		"state_dump_device":"socket0.compute2.taps.scf_gnr_maxi_coretile_46_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute2.taps.scf_gnr_maxi_coretile_46_cpu_tile_mtap",
		"die":"compute2",
		"row":3,
		"col":7
		},
	"cha167":{
		"state_dump_device":"socket0.compute2.taps.scf_gnr_maxi_coretile_47_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute2.taps.scf_gnr_maxi_coretile_47_cpu_tile_mtap",
		"die":"compute2",
		"row":4,
		"col":7
		},
	"cha168":{
		"state_dump_device":"socket0.compute2.taps.scf_gnr_maxi_coretile_48_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute2.taps.scf_gnr_maxi_coretile_48_cpu_tile_mtap",
		"die":"compute2",
		"row":5,
		"col":7
		},
	"cha169":{
		"state_dump_device":"socket0.compute2.taps.scf_gnr_maxi_coretile_49_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute2.taps.scf_gnr_maxi_coretile_49_cpu_tile_mtap",
		"die":"compute2",
		"row":6,
		"col":7
		},
	"cha170":{
		"state_dump_device":"socket0.compute2.taps.scf_gnr_maxi_coretile_50_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute2.taps.scf_gnr_maxi_coretile_50_cpu_tile_mtap",
		"die":"compute2",
		"row":7,
		"col":7
		},
	"cha171":{
		"state_dump_device":"socket0.compute2.taps.scf_gnr_maxi_coretile_51_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute2.taps.scf_gnr_maxi_coretile_51_cpu_tile_mtap",
		"die":"compute2",
		"row":1,
		"col":8
		},
	"cha172":{
		"state_dump_device":"socket0.compute2.taps.scf_gnr_maxi_coretile_52_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute2.taps.scf_gnr_maxi_coretile_52_cpu_tile_mtap",
		"die":"compute2",
		"row": 2,
		"col":8
		},
	"cha173":{
		"state_dump_device":"socket0.compute2.taps.scf_gnr_maxi_coretile_53_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute2.taps.scf_gnr_maxi_coretile_53_cpu_tile_mtap",
		"die":"compute2",
		"row":3,
		"col":8
		},
	"cha174":{
		"state_dump_device":"socket0.compute2.taps.scf_gnr_maxi_coretile_54_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute2.taps.scf_gnr_maxi_coretile_54_cpu_tile_mtap",
		"die":"compute2",
		"row":4,
		"col":8
		},
	"cha175":{
		"state_dump_device":"socket0.compute2.taps.scf_gnr_maxi_coretile_55_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute2.taps.scf_gnr_maxi_coretile_55_cpu_tile_mtap",
		"die":"compute2",
		"row":5,
		"col":8
		},
	"cha176":{
		"state_dump_device":"socket0.compute2.taps.scf_gnr_maxi_coretile_56_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute2.taps.scf_gnr_maxi_coretile_56_cpu_tile_mtap",
		"die":"compute2",
		"row":6,
		"col":8
		},
	"cha177":{
		"state_dump_device":"socket0.compute2.taps.scf_gnr_maxi_coretile_57_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute2.taps.scf_gnr_maxi_coretile_57_cpu_tile_mtap",
		"die":"compute2",
		"row":7,
		"col":8
		},
	"cha178":{
		"state_dump_device":"socket0.compute2.taps.scf_gnr_maxi_coretile_58_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute2.taps.scf_gnr_maxi_coretile_58_cpu_tile_mtap",
		"die":"compute2",
		"row":1,
		"col":9
		},
	"cha179":{
		"state_dump_device":"socket0.compute2.taps.scf_gnr_maxi_coretile_59_cpu_top_tca_tap",
		"state_dump_mdevice": "socket0.compute2.taps.scf_gnr_maxi_coretile_59_cpu_tile_mtap",
		"die":"compute2",
		"row":2,
		"col":9
		}
  },
  "TILE_MAP_BY_DEV": {
    "socket0.compute0.taps.scf_gnr_maxi_coretile_0_cpu_top_tca_tap": {
      "inst": "cha0",
      "die": "compute0",
      "row": 1,
      "col": 0
    },
    "socket0.compute0.taps.scf_gnr_maxi_coretile_1_cpu_top_tca_tap": {
      "inst": "cha1",
      "die": "compute0",
      "row": 2,
      "col": 0
    },
    "socket0.compute0.taps.scf_gnr_maxi_coretile_2_cpu_top_tca_tap": {
      "inst": "cha2",
      "die": "compute0",
      "row": 1,
      "col": 1
    },
    "socket0.compute0.taps.scf_gnr_maxi_coretile_3_cpu_top_tca_tap": {
      "inst": "cha3",
      "die": "compute0",
      "row": 2,
      "col": 1
    },
    "socket0.compute0.taps.scf_gnr_maxi_coretile_6_cpu_top_tca_tap": {
      "inst": "cha6",
      "die": "compute0",
      "row": 5,
      "col": 1
    },
    "socket0.compute0.taps.scf_gnr_maxi_coretile_7_cpu_top_tca_tap": {
      "inst": "cha7",
      "die": "compute0",
      "row": 6,
      "col": 1
    },
    "socket0.compute0.taps.scf_gnr_maxi_coretile_8_cpu_top_tca_tap": {
      "inst": "cha8",
      "die": "compute0",
      "row": 7,
      "col": 1
    },
    "socket0.compute0.taps.scf_gnr_maxi_coretile_9_cpu_top_tca_tap": {
      "inst": "cha9",
      "die": "compute0",
      "row": 1,
      "col": 2
    },
    "socket0.compute0.taps.scf_gnr_maxi_coretile_10_cpu_top_tca_tap": {
      "inst": "cha10",
      "die": "compute0",
      "row": 2,
      "col": 2
    },
    "socket0.compute0.taps.scf_gnr_maxi_coretile_13_cpu_top_tca_tap": {
      "inst": "cha13",
      "die": "compute0",
      "row": 5,
      "col": 2
    },
    "socket0.compute0.taps.scf_gnr_maxi_coretile_14_cpu_top_tca_tap": {
      "inst": "cha14",
      "die": "compute0",
      "row": 6,
      "col": 2
    },
    "socket0.compute0.taps.scf_gnr_maxi_coretile_15_cpu_top_tca_tap": {
      "inst": "cha15",
      "die": "compute0",
      "row": 7,
      "col": 2
    },
    "socket0.compute0.taps.scf_gnr_maxi_coretile_16_cpu_top_tca_tap": {
      "inst": "cha16",
      "die": "compute0",
      "row": 1,
      "col": 3
    },
    "socket0.compute0.taps.scf_gnr_maxi_coretile_17_cpu_top_tca_tap": {
      "inst": "cha17",
      "die": "compute0",
      "row": 2,
      "col": 3
    },
    "socket0.compute0.taps.scf_gnr_maxi_coretile_20_cpu_top_tca_tap": {
      "inst": "cha20",
      "die": "compute0",
      "row": 5,
      "col": 3
    },
    "socket0.compute0.taps.scf_gnr_maxi_coretile_21_cpu_top_tca_tap": {
      "inst": "cha21",
      "die": "compute0",
      "row": 6,
      "col": 3
    },
    "socket0.compute0.taps.scf_gnr_maxi_coretile_22_cpu_top_tca_tap": {
      "inst": "cha22",
      "die": "compute0",
      "row": 7,
      "col": 3
    },
    "socket0.compute0.taps.scf_gnr_maxi_coretile_23_cpu_top_tca_tap": {
      "inst": "cha23",
      "die": "compute0",
      "row": 1,
      "col": 4
    },
    "socket0.compute0.taps.scf_gnr_maxi_coretile_24_cpu_top_tca_tap": {
      "inst": "cha24",
      "die": "compute0",
      "row": 2,
      "col": 4
    },
    "socket0.compute0.taps.scf_gnr_maxi_coretile_27_cpu_top_tca_tap": {
      "inst": "cha27",
      "die": "compute0",
      "row": 5,
      "col": 4
    },
    "socket0.compute0.taps.scf_gnr_maxi_coretile_28_cpu_top_tca_tap": {
      "inst": "cha28",
      "die": "compute0",
      "row": 6,
      "col": 4
    },
    "socket0.compute0.taps.scf_gnr_maxi_coretile_29_cpu_top_tca_tap": {
      "inst": "cha29",
      "die": "compute0",
      "row": 7,
      "col": 4
    },
    "socket0.compute0.taps.scf_gnr_maxi_coretile_30_cpu_top_tca_tap": {
      "inst": "cha30",
      "die": "compute0",
      "row": 1,
      "col": 5
    },
    "socket0.compute0.taps.scf_gnr_maxi_coretile_31_cpu_top_tca_tap": {
      "inst": "cha31",
      "die": "compute0",
      "row": 2,
      "col": 5
    },
    "socket0.compute0.taps.scf_gnr_maxi_coretile_34_cpu_top_tca_tap": {
      "inst": "cha34",
      "die": "compute0",
      "row": 5,
      "col": 5
    },
    "socket0.compute0.taps.scf_gnr_maxi_coretile_35_cpu_top_tca_tap": {
      "inst": "cha35",
      "die": "compute0",
      "row": 6,
      "col": 5
    },
    "socket0.compute0.taps.scf_gnr_maxi_coretile_36_cpu_top_tca_tap": {
      "inst": "cha36",
      "die": "compute0",
      "row": 7,
      "col": 5
    },
    "socket0.compute0.taps.scf_gnr_maxi_coretile_37_cpu_top_tca_tap": {
      "inst": "cha37",
      "die": "compute0",
      "row": 1,
      "col": 6
    },
    "socket0.compute0.taps.scf_gnr_maxi_coretile_38_cpu_top_tca_tap": {
      "inst": "cha38",
      "die": "compute0",
      "row": 2,
      "col": 6
    },
    "socket0.compute0.taps.scf_gnr_maxi_coretile_41_cpu_top_tca_tap": {
      "inst": "cha41",
      "die": "compute0",
      "row": 5,
      "col": 6
    },
    "socket0.compute0.taps.scf_gnr_maxi_coretile_42_cpu_top_tca_tap": {
      "inst": "cha42",
      "die": "compute0",
      "row": 6,
      "col": 6
    },
    "socket0.compute0.taps.scf_gnr_maxi_coretile_43_cpu_top_tca_tap": {
      "inst": "cha43",
      "die": "compute0",
      "row": 7,
      "col": 6
    },
    "socket0.compute0.taps.scf_gnr_maxi_coretile_44_cpu_top_tca_tap": {
      "inst": "cha44",
      "die": "compute0",
      "row": 1,
      "col": 7
    },
    "socket0.compute0.taps.scf_gnr_maxi_coretile_45_cpu_top_tca_tap": {
      "inst": "cha45",
      "die": "compute0",
      "row": 2,
      "col": 7
    },
    "socket0.compute0.taps.scf_gnr_maxi_coretile_48_cpu_top_tca_tap": {
      "inst": "cha48",
      "die": "compute0",
      "row": 5,
      "col": 7
    },
    "socket0.compute0.taps.scf_gnr_maxi_coretile_49_cpu_top_tca_tap": {
      "inst": "cha49",
      "die": "compute0",
      "row": 6,
      "col": 7
    },
    "socket0.compute0.taps.scf_gnr_maxi_coretile_50_cpu_top_tca_tap": {
      "inst": "cha50",
      "die": "compute0",
      "row": 7,
      "col": 7
    },
    "socket0.compute0.taps.scf_gnr_maxi_coretile_51_cpu_top_tca_tap": {
      "inst": "cha51",
      "die": "compute0",
      "row": 1,
      "col": 8
    },
    "socket0.compute0.taps.scf_gnr_maxi_coretile_52_cpu_top_tca_tap": {
      "inst": "cha52",
      "die": "compute0",
      "row": 2,
      "col": 8
    },
    "socket0.compute0.taps.scf_gnr_maxi_coretile_55_cpu_top_tca_tap": {
      "inst": "cha55",
      "die": "compute0",
      "row": 5,
      "col": 8
    },
    "socket0.compute0.taps.scf_gnr_maxi_coretile_56_cpu_top_tca_tap": {
      "inst": "cha56",
      "die": "compute0",
      "row": 6,
      "col": 8
    },
    "socket0.compute0.taps.scf_gnr_maxi_coretile_57_cpu_top_tca_tap": {
      "inst": "cha57",
      "die": "compute0",
      "row": 7,
      "col": 8
    },
    "socket0.compute0.taps.scf_gnr_maxi_coretile_58_cpu_top_tca_tap": {
      "inst": "cha58",
      "die": "compute0",
      "row": 1,
      "col": 9
    },
    "socket0.compute0.taps.scf_gnr_maxi_coretile_59_cpu_top_tca_tap": {
      "inst": "cha59",
      "die": "compute0",
      "row": 2,
      "col": 9
    }
  },
  "TOR_OPCODES": {
    "NOP": 464,
    "CRd": 257,
    "CRd_UC": 261,
    "CRd_Pref": 273,
    "UCRdF": 270,
    "SetMonitor": 259,
    "DRd": 258,
    "DRd_Pref": 274,
    "DRd_Opt": 260,
    "DRd_Opt_Pref": 276,
    "DRd_NS": 275,
    "PRd": 263,
    "DRdPTE": 262,
    "RFO": 256,
    "RFO_Pref": 272,
    "RFOWr": 287,
    "ItoM": 392,
    "ItoMCacheNear": 424,
    "SpecItoM": 394,
    "ItoMWr": 393,
    "ItoMWr_WT": 395,
    "ItoMWr_NS": 385,
    "ItoMWR_WT_NS": 407,
    "MemPushWr": 397,
    "MemPushWr_NS": 413,
    "PrefData": 410,
    "PrefCode": 409,
    "PrefRFO": 408,
    "WbMtoI": 388,
    "WbMtoE": 389,
    "WbEFtoI": 390,
    "WbEFtoE": 391,
    "WbOtoI": 404,
    "WbOtoE": 405,
    "WbStoI": 396,
    "WbPushHint": 420,
    "WbPMPushHint": 421,
    "WiL": 271,
    "WCiL": 269,
    "WCiLF": 268,
    "WCiL_NS": 277,
    "WCiLF_NS": 278,
    "WbInvd": 329,
    "LLCWB": 331,
    "PMSeqInvd": 345,
    "Invd": 328,
    "CLFlush": 280,
    "PCommit": 265,
    "Enqueue": 456,
    "CLCleanse": 316,
    "CLFlush_Opt": 282,
    "CLWB": 284,
    "CLDemote": 384,
    "RdCurr": 286,
    "FsRdCur": 285,
    "FsRdCurPtl": 317,
    "RdCurrCacheNear": 425,
    "CBO_EOI": 472,
    "IntPriUp": 475,
    "IntLog": 473,
    "IntPhy": 474,
    "IntA": 468,
    "Lock": 479,
    "SpCyc": 448,
    "SplitLock": 478,
    "Unlock": 467,
    "PortIn": 476,
    "PortOut": 469,
    "ClrMonitor": 465,
    "KRdCur": 1280,
    "KRdCode": 1281,
    "KRdData": 1282,
    "KRdDataMigratory": 1283,
    "KRdInvOwn": 1284,
    "KInvXtoI": 1285,
    "KInvItoE": 1287,
    "KInvItoM": 1295,
    "KRdInvOwnE": 1292,
    "KWbIData": 1024,
    "KWbSData": 1025,
    "KWbEData": 1026,
    "KNonSnpWr": 1027,
    "KEvctCln": 1036,
    "KNonSnpRd": 1037,
    "KWbIDataPtl": 1028,
    "KWbEDataPtl": 1030,
    "KNonSnpWrPtl": 1031,
    "KWbPushMtoI": 1032,
    "KWbFlush": 1035,
    "SnpCur": 1792,
    "SnpCode": 1793,
    "SnpData": 1794,
    "SnpDataMigratory": 1795,
    "SnpInvOwn": 1796,
    "SnpInvItoE": 1797,
    "RspI": 0,
    "RspS": 1,
    "RspV": 38,
    "RspDataM": 2,
    "RspIFwdMPtl": 51,
    "RspIFwdM": 3,
    "RspIFwdFE": 35,
    "RspSFwdFE": 36,
    "RspNack": 50,
    "RspVFwdV": 39,
    "PullData": 4,
    "PullDataPtl": 52,
    "PullDataBogus": 5,
    "Cmp": 6,
    "Cmp_FwdCode": 7,
    "Cmp_FwdInvItoE": 8,
    "Cmp_PullData": 9,
    "FwdCnflt": 37,
    "Cmp_FwdInvOwn": 11,
    "DataC": 32,
    "DataNC": 30,
    "DataC_Cmp": 12,
    "FakeCycle": 16,
    "Victim": 27,
    "LLCVictim": 49,
    "MKTMEVictim": 53,
    "GsrIsInMstate": 29,
    "TOR_TimeOut": 48,
    "RSFVictim": 28
  },
  "TOR_OPCODES_BY_VAL": {
    "464": "NOP",
    "257": "CRd",
    "261": "CRd_UC",
    "273": "CRd_Pref",
    "270": "UCRdF",
    "259": "SetMonitor",
    "258": "DRd",
    "274": "DRd_Pref",
    "260": "DRd_Opt",
    "276": "DRd_Opt_Pref",
    "275": "DRd_NS",
    "263": "PRd",
    "262": "DRdPTE",
    "256": "RFO",
    "272": "RFO_Pref",
    "287": "RFOWr",
    "392": "ItoM",
    "424": "ItoMCacheNear",
    "394": "SpecItoM",
    "393": "ItoMWr",
    "395": "ItoMWr_WT",
    "385": "ItoMWr_NS",
    "407": "ItoMWR_WT_NS",
    "397": "MemPushWr",
    "413": "MemPushWr_NS",
    "410": "PrefData",
    "409": "PrefCode",
    "408": "PrefRFO",
    "388": "WbMtoI",
    "389": "WbMtoE",
    "390": "WbEFtoI",
    "391": "WbEFtoE",
    "404": "WbOtoI",
    "405": "WbOtoE",
    "396": "WbStoI",
    "420": "WbPushHint",
    "421": "WbPMPushHint",
    "271": "WiL",
    "269": "WCiL",
    "268": "WCiLF",
    "277": "WCiL_NS",
    "278": "WCiLF_NS",
    "329": "WbInvd",
    "331": "LLCWB",
    "345": "PMSeqInvd",
    "328": "Invd",
    "280": "CLFlush",
    "265": "PCommit",
    "456": "Enqueue",
    "316": "CLCleanse",
    "282": "CLFlush_Opt",
    "284": "CLWB",
    "384": "CLDemote",
    "286": "RdCurr",
    "285": "FsRdCur",
    "317": "FsRdCurPtl",
    "425": "RdCurrCacheNear",
    "472": "CBO_EOI",
    "475": "IntPriUp",
    "473": "IntLog",
    "474": "IntPhy",
    "468": "IntA",
    "479": "Lock",
    "448": "SpCyc",
    "478": "SplitLock",
    "467": "Unlock",
    "476": "PortIn",
    "469": "PortOut",
    "465": "ClrMonitor",
    "1280": "KRdCur",
    "1281": "KRdCode",
    "1282": "KRdData",
    "1283": "KRdDataMigratory",
    "1284": "KRdInvOwn",
    "1285": "KInvXtoI",
    "1287": "KInvItoE",
    "1295": "KInvItoM",
    "1292": "KRdInvOwnE",
    "1024": "KWbIData",
    "1025": "KWbSData",
    "1026": "KWbEData",
    "1027": "KNonSnpWr",
    "1036": "KEvctCln",
    "1037": "KNonSnpRd",
    "1028": "KWbIDataPtl",
    "1030": "KWbEDataPtl",
    "1031": "KNonSnpWrPtl",
    "1032": "KWbPushMtoI",
    "1035": "KWbFlush",
    "1792": "SnpCur",
    "1793": "SnpCode",
    "1794": "SnpData",
    "1795": "SnpDataMigratory",
    "1796": "SnpInvOwn",
    "1797": "SnpInvItoE",
    "0": "RspI",
    "1": "RspS",
    "38": "RspV",
    "2": "RspDataM",
    "51": "RspIFwdMPtl",
    "3": "RspIFwdM",
    "35": "RspIFwdFE",
    "36": "RspSFwdFE",
    "50": "RspNack",
    "39": "RspVFwdV",
    "4": "PullData",
    "52": "PullDataPtl",
    "5": "PullDataBogus",
    "6": "Cmp",
    "7": "Cmp_FwdCode",
    "8": "Cmp_FwdInvItoE",
    "9": "Cmp_PullData",
    "37": "FwdCnflt",
    "11": "Cmp_FwdInvOwn",
    "32": "DataC",
    "30": "DataNC",
    "12": "DataC_Cmp",
    "16": "FakeCycle",
    "27": "Victim",
    "49": "LLCVictim",
    "53": "MKTMEVictim",
    "29": "GsrIsInMstate",
    "48": "TOR_TimeOut",
    "28": "RSFVictim"
  },
  "TOR_REJECT_CODE_BY_VAL": {
    "0": "None",
    "1": "PaMatch",
    "2": "IrqSetMatch",
    "3": "TorIdMatchGoP",
    "4": "IpqSetMatch",
    "5": "WayMatch",
    "6": "OneRspCnflt",
    "7": "IdxInPipe",
    "8": "TwoLM",
    "9": "GoTrackerHit",
    "10": "NotAllowSnp",
    "11": "AllSfWaysRsvd",
    "12": "AllLlcWaysRsvd",
    "13": "SfVictimTor",
    "14": "LlcVictimTor",
    "15": "EgrAdReqCredit",
    "16": "EgrAdRspCredit",
    "17": "EgrBlRspCredit",
    "18": "EgrBlWbCredit",
    "19": "EgrBlNcsCredit",
    "20": "EgrBlNcbCredit",
    "21": "EgrBlIdiCredit",
    "22": "EgrAkIdiCredit",
    "23": "EgrIvIdiCredit",
    "24": "VNAdReqCredit",
    "25": "VNAdRspCredit",
    "26": "VNBlRspCredit",
    "27": "VNBlWbCredit",
    "28": "VNBlNcsCredit",
    "29": "VNBlNcbCredit",
    "30": "VNBlIalRspCredit",
    "31": "HaCredit",
    "32": "Victim",
    "33": "SetMatchEntryWsct",
    "34": "PtlInPipe",
    "35": "AllRsfWaysRsvd",
    "36": "DDRTQoS",
    "37": "FSFVic",
    "38": "L3Miss",
    "39": "PrqThreshold",
    "40": "MKTMEVic",
    "41": "MKTMEVictimTor",
    "42": "MKTMEAliasMatch",
    "43": "RsfIsmqAlloc"
  },
  "DIR_GO_OP_BY_VAL": {
    "0": "Idle",
    "1": "ExtCmp",
    "2": "Pull",
    "3": "GO",
    "4": "GO_Pull",
    "5": "Fast_GO",
    "6": "Fast_GO_Pull",
    "7": "NOP"
  },
  "WBQ": "100",
  "decodeMaps": {
    "IdiOpcode": "IDI_OPCODES_BY_VAL",
    "IgrQState": "IGR_QSTATE_BY_VAL",
    "IgrArbQIdx": "IGR_ARBQ_IDX_BY_VAL",
    "IgrRetryCrd": "CHA_INGR_RETRY_CRD_BY_VAL",
    "IsmqEntry.Opcode": "ISMQ_OPCODES_BY_VAL",
    "IsmqEntry.SnpRsp": "ISMQ_SNP_RSP_BY_VAL",
    "Mscod": "MSCOD_BY_VAL",
    "LookupCacheState": "CACHE_STATE_BY_VAL",
    "HA_LookupCacheState": "CACHE_STATE_BY_VAL",
    "DirectoryMode": "DIRECTORY_MODE_BY_VAL",
    "HA_DirectoryMode": "DIRECTORY_MODE_BY_VAL",
    "TORCacheState": "CACHE_STATE_BY_VAL",
    "CoreVal": "CV_OPTS_BY_VAL",
    "DirDramState": "HA_DIR_STATE_BY_VAL",
    "DirectGoOp": "DIR_GO_OP_BY_VAL",
    "SnpRspDirState": "HA_DIR_STATE_BY_VAL",
    "SadResult": "SAD_RESULT_BY_VAL",
    "SadAttr": "SAD_ATTR_BY_VAL",
    "TargetLocPort": "TARGET_LOC_PORT_BY_VAL",
    "HA_OriginalReq": "HA_OPCODES_BY_VAL",
    "OriginalReq": "TOR_OPCODES_BY_VAL",
    "FSMStatesU109H": "ISMQ_FSM_BY_VAL"
  },
  "CORE_WRITE_REQS": [
    "WiL",
    "WCiL",
    "WCiLF",
    "WCiL_NS",
    "WCiLF_NS",
    "Enqueue",
    "WbMtoI",
    "WbMtoE",
    "WbEFtoI",
    "WbEFtoE",
    "PortOut",
    "IntPriUp",
    "IntLog",
    "IntPhy",
    "EOI",
    "MemPushWr"
  ]
}
