<html><head>
      <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
   <title>Simulink Design Verifier Report</title><meta name="generator" content="DocBook MathWorks XSL Stylesheets V1.75.2-mathworks"></head><body bgcolor="white" text="black" link="#0000FF" vlink="#840084" alink="#0000FF"><div lang="en" class="book" title="Simulink Design Verifier Report"><div class="titlepage"><div><div><h1 class="title"><a name="d0e1"></a>Simulink Design Verifier Report</h1></div><div><h2 class="subtitle">WDGTTCCalculation</h2></div><div><div class="author"><h3 class="author"><span class="firstname">mabualqu</span></h3></div></div><div><p class="pubdate">22-Sep-2021 19:06:09</p></div></div><hr></div><div class="toc"><p><b>Table of Contents</b></p><dl><dt><span class="chapter"><a href="#d0e13">1. Summary</a></span></dt><dt><span class="chapter"><a href="#d0e100">2. Analysis Information</a></span></dt><dt><span class="chapter"><a href="#d0e265">3. Dead Logic</a></span></dt><dt><span class="chapter"><a href="#d0e275">4. Design Error Detection Objectives Status</a></span></dt><dt><span class="chapter"><a href="#d0e319">5. Derived Ranges</a></span></dt></dl></div><div class="chapter" title="Chapter&nbsp;1.&nbsp;Summary"><div class="titlepage"><div><div><h2 class="title"><a name="d0e13"></a>Chapter&nbsp;1.&nbsp;Summary</h2></div></div></div><p title="Analysis Information"><b>Analysis Information&nbsp;</b><a name="d0e23"></a></p><div class="table"><div class="table-contents"><table summary="" border="0" cellspacing="0" fastRender="1"><col width="28.57142857142857%"><col width="71.42857142857143%"><tbody><tr><td align="left">Model:</td><td align="left">WDGTTCCalculation</td></tr><tr><td align="left">Release:</td><td align="left">R2022a Prerelease</td></tr><tr><td align="left">Checksum:</td><td align="left">4192056164 2037813938 511235120 3478862293</td></tr><tr><td align="left">Mode:</td><td align="left">Design error detection</td></tr><tr><td align="left">Model Representation:</td><td align="left">Built on 22-Sep-2021 19:05:52</td></tr><tr><td align="left">Status:</td><td align="left">Completed normally</td></tr><tr><td align="left">PreProcessing Time:</td><td align="left">6s</td></tr><tr><td align="left">Analysis Time:</td><td align="left">14s</td></tr></tbody></table></div></div><p title="Objectives Status"><b>Objectives Status&nbsp;</b><a name="d0e73"></a></p><div class="table"><div class="table-contents"><table summary="" border="0" cellspacing="0" fastRender="1"><col width="75.0%"><col width="12.5%"><col width="12.5%"><thead><tr><th align="left">Number of Objectives:</th><th align="left">7</th><th align="left"> </th></tr></thead><tbody><tr><td align="left">Objectives Valid: </td><td align="left">1</td><td align="left">( 14% )</td></tr><tr><td align="left">Dead Logic: </td><td align="left">0</td><td align="left">( 0% )</td></tr></tbody></table></div></div></div><div class="chapter" title="Chapter&nbsp;2.&nbsp;Analysis Information"><div class="titlepage"><div><div><h2 class="title"><a name="d0e100"></a>Chapter&nbsp;2.&nbsp;Analysis Information</h2></div></div></div><div class="toc"><p><b>Table of Contents</b></p><dl><dt><span class="sect1"><a href="#d0e104">2.1. Model Information</a></span></dt><dt><span class="sect1"><a href="#d0e132">2.2. Analysis Options</a></span></dt></dl></div><div class="sect1" title="2.1.&nbsp;Model Information"><div class="titlepage"><div><div><h2 class="title" style="clear: both"><a name="d0e104"></a>2.1.&nbsp;Model Information</h2></div></div></div><a name="d0e108"></a><div class="table"><div class="table-contents"><table summary="" border="0" cellspacing="0" fastRender="1"><col width="28.57142857142857%"><col width="71.42857142857143%"><tbody><tr><td align="left">File:</td><td align="left">WDGTTCCalculation</td></tr><tr><td align="left">Version:</td><td align="left">4.0</td></tr><tr><td align="left">Time Stamp:</td><td align="left">Wed Sep 22 18:13:41 2021</td></tr><tr><td align="left">Author:</td><td align="left">mabualqu</td></tr></tbody></table></div></div></div><div class="sect1" title="2.2.&nbsp;Analysis Options"><div class="titlepage"><div><div><h2 class="title" style="clear: both"><a name="d0e132"></a>2.2.&nbsp;Analysis Options</h2></div></div></div><a name="d0e136"></a><div class="table"><div class="table-contents"><table summary="" border="0" cellspacing="0" fastRender="1"><col width="44.44444444444444%"><col width="55.55555555555556%"><tbody><tr><td align="left">Mode:</td><td align="left">DesignErrorDetection</td></tr><tr><td align="left">Rebuild Model Representation:</td><td align="left">IfChangeIsDetected</td></tr><tr><td align="left">Detect dead logic (partial):</td><td align="left">on</td></tr><tr><td align="left">Run exhaustive analysis for dead logic:</td><td align="left">off</td></tr><tr><td align="left">Detect integer overflow:</td><td align="left">on</td></tr><tr><td align="left">Detect division by zero:</td><td align="left">on</td></tr><tr><td align="left">Detect specified minimum and maximum value violations:</td><td align="left">on</td></tr><tr><td align="left">Detect out of bound array access:</td><td align="left">on</td></tr><tr><td align="left">Detect non-finite and NaN floating-point values:</td><td align="left">off</td></tr><tr><td align="left">Detect subnormal floating-point values:</td><td align="left">off</td></tr><tr><td align="left">Detect data store access violations:</td><td align="left">off</td></tr><tr><td align="left">Detect specified block input range violations:</td><td align="left">off</td></tr><tr><td align="left">Detect usage of remainder and reciprocal operations (hisl_0002):</td><td align="left">off</td></tr><tr><td align="left">Detect usage of square root operations (hisl_0003):</td><td align="left">off</td></tr><tr><td align="left">Detect usage of log and log10 operations (hisl_0004):</td><td align="left">off</td></tr><tr><td align="left">Detect usage of Reciprocal Square Root blocks (hisl_0028):</td><td align="left">off</td></tr><tr><td align="left">Maximum Analysis Time:</td><td align="left">300s</td></tr><tr><td align="left">Block Replacement:</td><td align="left">off</td></tr><tr><td align="left">Parameters Analysis:</td><td align="left">off</td></tr><tr><td align="left">Include expected output values:</td><td align="left">off</td></tr><tr><td align="left">Randomize data that do not affect the outcome:</td><td align="left">off</td></tr><tr><td align="left">Additional analysis to reduce instances of rational approximation:</td><td align="left">on</td></tr><tr><td align="left">Save Data:</td><td align="left">on</td></tr><tr><td align="left">Save Harness:</td><td align="left">off</td></tr><tr><td align="left">Save Report:</td><td align="left">on</td></tr></tbody></table></div></div></div></div><div class="chapter" title="Chapter&nbsp;3.&nbsp;Dead Logic"><div class="titlepage"><div><div><h2 class="title"><a name="d0e265"></a>Chapter&nbsp;3.&nbsp;Dead Logic</h2></div></div></div><p><span>Simulink Design Verifier proved these decisions and conditions to be unreachable or dead logic. This can be a side effect of parameter configurations or minimum and maximum constraints specified on inputs. Simulink Design Verifier ran a partial check for dead logic. Consider enabling the 'Dead logic &gt; Run exhaustive analysis' configuration option in order to perform an exhaustive analysis.</span><span> </span></p></div><div class="chapter" title="Chapter&nbsp;4.&nbsp;Design Error Detection Objectives Status"><div class="titlepage"><div><div><h2 class="title"><a name="d0e275"></a>Chapter&nbsp;4.&nbsp;Design Error Detection Objectives Status</h2></div></div></div><div class="toc"><p><b>Table of Contents</b></p><dl><dt><span class="sect1"><a href="#d0e279">4.1. Objectives Valid</a></span></dt></dl></div><div class="sect1" title="4.1.&nbsp;Objectives Valid"><div class="titlepage"><div><div><h2 class="title" style="clear: both"><a name="d0e279"></a>4.1.&nbsp;Objectives Valid</h2></div></div></div><p><span> </span></p><a name="d0e287"></a><div class="table"><div class="table-contents"><table summary="" border="1" cellspacing="0" fastRender="1"><col width="5.88235294117647%"><col width="11.76470588235294%"><col width="35.294117647058826%"><col width="35.294117647058826%"><col width="11.76470588235294%"><thead><tr><th align="left">#</th><th align="left">Type</th><th align="left">Model Item</th><th align="left">Description</th><th align="left">Analysis Time (sec)</th></tr></thead><tbody><tr><td align="left"><a name="Objective#11"></a>11</td><td align="left">Division by zero</td><td align="left"><a class="ulink" href="matlab:sldv_hilite('hilite_sid', urldecode('WDGTTCCalculation%3A23'), urldecode('WDGTTCCalculation'));" target="_top">Divide3</a></td><td align="left">Division by zero</td><td align="left">6</td></tr></tbody></table></div></div></div></div><div class="chapter" title="Chapter&nbsp;5.&nbsp;Derived Ranges"><div class="titlepage"><div><div><h2 class="title"><a name="d0e319"></a>Chapter&nbsp;5.&nbsp;Derived Ranges</h2></div></div></div><a name="d0e323"></a><div class="table"><div class="table-contents"><table summary="" border="1" cellspacing="0" fastRender="1"><col width="72.72727272727273%"><col width="27.27272727272727%"><thead><tr><th align="left">Signal</th><th align="left">Derived Ranges</th></tr></thead><tbody><tr><td align="left"><a class="ulink" href="matlab:sldv_hilite('hilite_sid', urldecode('WDGTTCCalculation%3A27'), urldecode('WDGTTCCalculation'));" target="_top">const1- Outport 1</a></td><td align="left">3.7</td></tr><tr><td align="left"><a class="ulink" href="matlab:sldv_hilite('hilite_sid', urldecode('WDGTTCCalculation%3A26'), urldecode('WDGTTCCalculation'));" target="_top">Sum- Outport 1</a></td><td align="left">[-Inf..1.7977e+308]</td></tr><tr><td align="left"><a class="ulink" href="matlab:sldv_hilite('hilite_sid', urldecode('WDGTTCCalculation%3A21'), urldecode('WDGTTCCalculation'));" target="_top">Abs- Outport 1</a></td><td align="left">[0..1.7977e+308]</td></tr><tr><td align="left"><a class="ulink" href="matlab:sldv_hilite('hilite_sid', urldecode('WDGTTCCalculation%3A24'), urldecode('WDGTTCCalculation'));" target="_top">Saturation- Outport 1</a></td><td align="left">[0.01..100]</td></tr><tr><td align="left"><a class="ulink" href="matlab:sldv_hilite('hilite_sid', urldecode('WDGTTCCalculation%3A23'), urldecode('WDGTTCCalculation'));" target="_top">Divide3- Outport 1</a></td><td align="left">[-Inf..Inf]</td></tr><tr><td align="left"><a class="ulink" href="matlab:sldv_hilite('hilite_sid', urldecode('WDGTTCCalculation%3A25'), urldecode('WDGTTCCalculation'));" target="_top">Sign- Outport 1</a></td><td align="left">[-1..1]</td></tr><tr><td align="left"><a class="ulink" href="matlab:sldv_hilite('hilite_sid', urldecode('WDGTTCCalculation%3A22'), urldecode('WDGTTCCalculation'));" target="_top">Divide11- Outport 1</a></td><td align="left">{ [-Inf..Inf] NaN }</td></tr><tr><td align="left"><a class="ulink" href="matlab:sldv_hilite('hilite_sid', urldecode('WDGTTCCalculation%3A28'), urldecode('WDGTTCCalculation'));" target="_top">TTC- Outport 1</a></td><td align="left">{ [-Inf..Inf] NaN }</td></tr></tbody></table></div></div></div></div></body></html>