// Seed: 751802066
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4;
  assign id_2 = 1;
endmodule
module module_1 (
    output wor id_0,
    input supply1 id_1,
    input supply0 id_2,
    output wand id_3,
    output tri1 id_4,
    input supply0 id_5,
    input wire id_6,
    input tri0 id_7,
    output supply1 id_8,
    input tri0 id_9,
    output supply1 id_10,
    input tri0 id_11,
    input tri id_12,
    input tri1 id_13,
    input tri0 id_14,
    input uwire id_15,
    input tri1 id_16,
    output tri0 id_17,
    output tri1 id_18,
    input tri1 id_19,
    output tri0 id_20,
    inout wor id_21,
    input supply0 id_22
);
  wire id_24;
  module_0(
      id_24, id_24, id_24
  );
  wire id_25;
  and (
      id_17,
      id_15,
      id_7,
      id_12,
      id_21,
      id_22,
      id_1,
      id_6,
      id_9,
      id_19,
      id_11,
      id_14,
      id_16,
      id_5,
      id_24
  );
endmodule
