#Build: Fabric Compiler 2022.2, Build 117120, Mar 16 10:58 2023
#Install: /anlabeda/pds/2022.2/bin
#Application name: pds
#OS: Centos 7 3.10.0-1160.88.1.el7.x86_64
#Hostname: anlab012
Generated by Fabric Compiler (version 2022.2 build 117120) at Fri Nov 10 21:12:08 2023
Parse module hierarchy of project '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/temp_projects/Main_Flow/Main_Flow.pds' (TEXT Parser)
File "/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v" has been added to project successfully. 
File "/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v" has been added to project successfully. 
File "/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v" has been added to project successfully. 
Parse module hierarchy of project '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)


Process "Compile" started.
Current time: Fri Nov 10 21:12:43 2023
Compiling architecture definition.
Analyzing project file '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/pds_ip_10_27.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v(line number: 2)] Analyzing module ipsxe_floating_point_div_inv_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v successfully.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 1)] Analyzing module reci (library work)
W: Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 13)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 14)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 15)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v successfully.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v(line number: 2)] Analyzing module n_rom (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v successfully.
I: Module "ipsxe_floating_point_div_inv_v1_0" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.790s wall, 1.660s user + 0.090s system = 1.750s CPU (97.8%)

Start rtl-elaborate.
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v(line number: 2)] Elaborating module ipsxe_floating_point_div_inv_v1_0
I: Module instance {ipsxe_floating_point_div_inv_v1_0} parameter value:
    DIVIDEND_WIDTH_FLOATING_SRT = 7'b0100000
    QUOTIENT_WIDTH_FLOATING_SRT = 7'b0100000
    RECIPROCAL_WIDTH_FLOATING_SRT = 7'b0100000
    EXPONENT_WIDTH_FLOATING_SRT = 4'b1000
    FRACTION_WIDTH_FLOATING_SRT = 7'b0010111
    LATENCY_CONFIG_NEW = 32'b00000000000000000000000000000001
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v(line number: 108)] Elaborating instance u_reci
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 1)] Elaborating module reci
W: Sdm-2008: The attribute named use_dsp48 is not legal, then it has no effect, ignore its value.
I: Module instance {ipsxe_floating_point_div_inv_v1_0/u_reci} parameter value:
    FLT_WIDTH = 7'b0010111
    ADDR_TOTAL = 32'b00000000000000000000000000001000
    ADDR_WIDTH = 32'b00000000000000000000000000000011
    OUTPUT_BIT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 26)] Elaborating instance u_rom
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v(line number: 2)] Elaborating module n_rom
W: Sdm-2008: The attribute named rom_style is not legal, then it has no effect, ignore its value.
I: Module instance {ipsxe_floating_point_div_inv_v1_0/u_reci/u_rom} parameter value:
    ADDR_TOTAL = 32'b00000000000000000000000000001000
    ADDR_WIDTH = 32'b00000000000000000000000000000011
    OUTPUT_BIT_WIDTH = 32'b00000000000000000000000000000110
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 20)] Width mismatch between port rd_en and signal bound to it for instantiated module n_rom
Executing : rtl-elaborate successfully. Time elapsed: 0.013s wall, 0.010s user + 0.010s system = 0.020s CPU (153.8%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v(line number: 13)] Latch is generated for signal rom_ndata, possible missing assignment in an if or case statement.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.014s wall, 0.010s user + 0.000s system = 0.010s CPU (69.3%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.007s wall, 0.010s user + 0.000s system = 0.010s CPU (150.4%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N28 (bmsWIDEMUX).
I: Constant propagation done on N13 (bmsWIDEMUX).
Executing : sdm2adm successfully. Time elapsed: 0.022s wall, 0.020s user + 0.010s system = 0.030s CPU (138.5%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:5s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Fri Nov 10 21:12:47 2023
Action compile: Peak memory pool usage is 94 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:5s
Action from compile to compile: Total CPU time elapsed is 0h:0m:1s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:1s
Process "Compile" done.


Process "Synthesize" started.
Current time: Fri Nov 10 21:12:52 2023
Compiling architecture definition.
Analyzing project file '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/pds_ip_10_27.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 173321

Constraint check start.
W: ConstraintEditor-4019: Port Bus 'i_op_in' unspecified I/O constraint.
W: ConstraintEditor-4019: Port Bus 'o_resul' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_aclken' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_areset_n' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_clk' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_tvalid' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_divide_by_zero' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_q_valid' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_underflow' unspecified I/O constraint.
Constraint check end.

Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.104s wall, 0.130s user + 0.110s system = 0.240s CPU (230.6%)

Start mod-gen.
I: Removed bmsREDOR inst u_reci/N38 that is redundant to N7
I: Constant propagation done on N52 (bmsREDAND).
I: Constant propagation done on N53 (bmsREDAND).
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
I: Constant propagation done on out_xor_4 (bmsREDXOR).
I: Constant propagation done on out_xor_5 (bmsREDXOR).
I: Constant propagation done on out_xor_6 (bmsREDXOR).
I: Constant propagation done on out_xor_7 (bmsREDXOR).
Executing : mod-gen successfully. Time elapsed: 0.725s wall, 0.880s user + 0.610s system = 1.490s CPU (205.6%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.222s wall, 0.180s user + 0.050s system = 0.230s CPU (103.7%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.010s wall, 0.010s user + 0.000s system = 0.010s CPU (96.4%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.628s wall, 0.760s user + 0.540s system = 1.300s CPU (207.1%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.384s wall, 0.540s user + 0.430s system = 0.970s CPU (252.6%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.011s wall, 0.010s user + 0.000s system = 0.010s CPU (92.1%)


Cell Usage:
GTP_APM_E2                    9 uses
GTP_GRS                       1 use
GTP_LUT1                      7 uses
GTP_LUT3                      1 use
GTP_LUT4                      1 use
GTP_LUT5                      1 use
GTP_LUT6                      5 uses
GTP_LUT6CARRY               104 uses
GTP_LUT6D                     7 uses

I/O ports: 68
GTP_INBUF                  33 uses
GTP_OUTBUF                 35 uses

Mapping Summary:
Total LUTs: 126 of 243600 (0.05%)
	LUTs as dram: 0 of 75400 (0.00%)
	LUTs as logic: 126
Total Registers: 0 of 487200 (0.00%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.0 of 480 (0.00%)

APMs:
Total APMs = 9.00 of 840 (1.07%)

Total I/O ports = 68 of 500 (13.60%)


Overview of Control Sets:

Number of unique control sets : 0

Histogram:
*************************************************************
  Fanout     | Count    | Sync Set/Reset    Async Set/Reset
-------------------------------------------------------------
  [0, Inf)   | 0        | 0                 0
-------------------------------------------------------------
  The maximum fanout: 0
=============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'ipsxe_floating_point_div_inv_v1_0' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to ipsxe_floating_point_div_inv_v1_0_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'o_divide_by_zero' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_q_valid' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[16]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[17]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[18]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[19]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[20]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[21]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[22]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[23]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[24]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[25]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[26]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[27]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[28]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[29]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[30]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[31]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_underflow' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'i_aclken' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_areset_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_clk' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[24]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[25]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[26]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[27]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[28]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[29]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[30]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[31]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_tvalid' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:5s
Action synthesize: CPU time elapsed is 0h:0m:3s
Action synthesize: Process CPU time elapsed is 0h:0m:4s
Current time: Fri Nov 10 21:12:56 2023
Action synthesize: Peak memory pool usage is 158 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:10s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:4s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:5s
Process "Synthesize" done.


Process "Device Map" started.
Current time: Fri Nov 10 21:13:10 2023
Compiling architecture definition.
Analyzing project file '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/pds_ip_10_27.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 173321

W: ConstraintEditor-4019: Port Bus 'i_op_in' unspecified I/O constraint.
W: ConstraintEditor-4019: Port Bus 'o_resul' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_aclken' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_areset_n' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_clk' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_tvalid' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_divide_by_zero' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_q_valid' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_underflow' unspecified I/O constraint.
Flattening design 'ipsxe_floating_point_div_inv_v1_0'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: N21_3.fsub_0/gateop, insts:9.
I: Infer CARRY group, base inst: u_reci/N13_1_1/gateop, insts:23.
I: Infer CARRY group, base inst: u_reci/N22_1_1/gateop, insts:23.
I: Infer CARRY group, base inst: u_reci/N31_1_1/gateop, insts:25.
I: Infer CARRY group, base inst: u_reci/N37_3_0/gateop, insts:24.
I: Infer CARRY group, base inst: u_reci/N28_m1/gopapm, insts:2.
I: Infer CARRY group, base inst: u_reci/N34_m1/gopapm, insts:2.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 9        | 840           | 2                  
| FF                    | 0        | 487200        | 0                  
| LUT                   | 126      | 243600        | 1                  
| Distributed RAM       | 0        | 75400         | 0                  
| DRM                   | 0        | 480           | 0                  
| IO                    | 68       | 500           | 14                 
| RCKB                  | 0        | 40            | 0                  
| SCANCHAIN             | 0        | 1             | 0                  
| USCM                  | 0        | 32            | 0                  
| CCS                   | 1        | 1             | 100                
| ADC                   | 0        | 1             | 0                  
| RESCAL                | 0        | 3             | 0                  
| DDR_PHY               | 0        | 40            | 0                  
| GPLL                  | 0        | 10            | 0                  
| PPLL                  | 0        | 10            | 0                  
| DDRPHY_CPD            | 0        | 20            | 0                  
| HCKB                  | 0        | 168           | 0                  
| IOCKB                 | 0        | 40            | 0                  
| MRCKB                 | 0        | 20            | 0                  
| DDRPHY_IOCLK_DIV      | 0        | 10            | 0                  
| ANALOG                | 0        | 1             | 0                  
| TSERDES               | 0        | 56            | 0                  
| KEYRAM                | 0        | 1             | 0                  
| HSSTHP                | 0        | 4             | 0                  
| PCIEGEN3              | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.10 sec.

Design 'ipsxe_floating_point_div_inv_v1_0' has been successfully mapped to architecture-specific objects.
Saving design to DB.
Action dev_map: Real time elapsed is 0h:0m:25s
Action dev_map: CPU time elapsed is 0h:0m:23s
Action dev_map: Process CPU time elapsed is 0h:0m:23s
Current time: Fri Nov 10 21:13:34 2023
Action dev_map: Peak memory pool usage is 431 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:35s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:27s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:28s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Fri Nov 10 21:13:34 2023
Compiling architecture definition.
Analyzing project file '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/pds_ip_10_27.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
W: ConstraintEditor-4019: Port Bus 'i_op_in' unspecified I/O constraint.
W: ConstraintEditor-4019: Port Bus 'o_resul' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_aclken' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_areset_n' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_clk' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_tvalid' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_divide_by_zero' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_q_valid' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_underflow' unspecified I/O constraint.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5992020

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Building architecture floorplan logic view.
Phase 1 Pre global placement started.
Mapping instance GRS_INST/grs_ccs to CCS_87_622.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
Build SRB system takes 12.48 sec.
Init coarse delay table.
Read place coarse delay table takes 2.86 sec.
First map gop timing takes 1.13 sec
Worst slack after clock region global placement is 2147483647
Wirelength after clock region global placement is 6220.
1st GP placement takes 17.52 sec.

Phase 1.2 Clock placement started.
APM sites: 5, APM devs: 1380
APM pack cost 0.01 sec.
Conn pack iteration 1 cost 0.00 sec.
CLM sites: 40, CLMS sites: 0, CLM devs: 60900, CLMS devs: 18850
Unconn pack iteration 1 cost 0.00 sec.
CLM sites: 37, CLMS sites: 0, CLM devs: 60900, CLMS devs: 18850
Pack site iteration 1 cost 0.00 sec.
The clock network planning takes 0.26 sec.
Clock placement takes 0.26 sec.

Pre global placement takes 22.14 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed instance GRS_INST/grs_ccs on CCS_87_622.
Fixed placement takes 0.08 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.23 sec.

PBM start.
Total cost after SA planning is 4342.400000.
SA total time: 3120 msec
PBM of GP end, takes 3.35 sec.
Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 2147483647.
	1 iterations finished.
	Final slack 2147483647.
Super clustering done.
Design Utilization : 1%.
Worst slack after global placement is 2147483647
2nd GP placement takes 0.30 sec.

Wirelength after global placement is 4950.
Global placement takes 3.96 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Global".
Wirelength after macro cell placement is 7793.
Macro cell placement takes 0.19 sec.

PBM start.
PBM of PostGP end, takes 0.00 sec.
Phase 3.2 3rd GP placement started.
Design Utilization : 1%.
I: GP end with result: density(0.002127)
Worst slack after post global placement is 2147483647
3rd GP placement takes 0.37 sec.

Wirelength after post global placement is 6455.
The total number of packing LUT6D is 11.
Packing LUT6D takes 0.13 sec.
Post global placement takes 0.78 sec.

Optimize timing started.
Start lp timing optimize, WNS: 2147483647, TNS: 0.
End lp timing optimize, WNS: 2147483647, TNS: 0.
Timing driven place optimize takes 0.07 sec.
Wirelength after timing drive place optimize is 6455.
Phase 4 Legalization started.
The average distance in LP is 0.345865.
Wirelength after legalization is 6701.
Legalization takes 0.17 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 2147483647.
Replication placement takes 0.05 sec.

Wirelength after replication placement is 6701.
Phase 5.2 Swapping placement started.
Worst slack before detailed placement is 2147483647, TNS before detailed placement is 0. 
Worst slack after detailed placement is 2147483647, TNS after detailed placement is 0. 
Swapping placement takes 0.04 sec.

Wirelength after detailed placement is 6701.
Timing-driven detailed placement takes 0.10 sec.

Worst slack is 2147483647, TNS after placement is 0.
Placement done.
Total placement takes 30.22 sec.
Finished placement.

Routing started.
Enter timing driven router mode.
Route thread size: 7
Building routing graph takes 18.02 sec.
Build SRB system takes 4.06 sec.
Init coarse delay table.
Read place coarse delay table takes 2.96 sec.
Setup STE netlist take 7769 msec.
Dispose control chain take 2 msec.
Collect const net info take 275 msec.
Worst slack is 2147483647, TNS before route is 0.
Total nets for routing: 314.
Total loads for routing: 981.
Direct connect net size: 192
Build all design net take 7 msec.
Processing design graph takes 8.06 sec.
Delay table total memory: 93.59423828 MB
Route graph total memory: 470.15130520 MB
Route design total memory: 7.27838898 MB
Global routing takes 0.00 sec.
Total 312 subnets.
Unrouted clock nets at iteration 0 (0.000 sec): 0
Total route nets size: 312
Pre route takes 0.745 sec
Unrouted general nets at iteration 2 (MT total route time: 0.074 sec): 234(overused: 940)
Unrouted general nets at iteration 3 (MT total route time: 0.068 sec): 164(overused: 555)
Unrouted general nets at iteration 4 (MT total route time: 0.049 sec): 119(overused: 288)
Unrouted general nets at iteration 5 (MT total route time: 0.030 sec): 86(overused: 148)
Unrouted general nets at iteration 6 (MT total route time: 0.023 sec): 55(overused: 79)
Unrouted general nets at iteration 7 (MT total route time: 0.011 sec): 34(overused: 44)
Unrouted general nets at iteration 8 (MT total route time: 0.006 sec): 20(overused: 26)
Unrouted general nets at iteration 9 (MT total route time: 0.006 sec): 11(overused: 22)
Unrouted general nets at iteration 10 (MT total route time: 0.003 sec): 6(overused: 8)
Unrouted general nets at iteration 11 (MT total route time: 0.003 sec): 5(overused: 10)
Unrouted general nets at iteration 12 (MT total route time: 0.004 sec): 3(overused: 4)
Unrouted general nets at iteration 13 (MT total route time: 0.001 sec): 0(overused: 0)
----General net take 0.001 sec(route net take 0.000 sec, inc cost take 0.000 sec, iter times: 1)
----const net route take 0.009 sec
Unrouted nets at iteration 14 (0.011 sec): 0
Detailed routing takes 1.25 sec.
No hold violation.
No hold violation.
Hold Violation Fix in router takes 0.52 sec.
Sort Original Nets take 0.000 sec
Build solution node for device pins which were mapped to more than one design pin take 0.000 sec
Total net: 314, route succeed net: 314
Generate routing result take 0.002 sec
Handle PERMUX permutation take 0.011 sec
Handle const net take 0.003 sec
Handle route through take 0.000 sec
Handle loads' routing node take 0.002 sec
Used SRB routing arc is 2958.
Finish routing takes 0.03 sec.
Total routing takes 28.32 sec.


Device Utilization Summary :
+------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------------+
| Use of ADC                  | 0        | 1             | 0                  
| Use of ANALOG               | 0        | 1             | 0                  
| Use of APM                  | 9        | 840           | 2                  
| Use of BKCL                 | 0        | 7             | 0                  
| Use of BKCLHP               | 0        | 3             | 0                  
| Use of CCS                  | 1        | 1             | 100                
| Use of CLMA                 | 75       | 42050         | 1                  
|   FF                        | 0        | 336400        | 0                  
|   LUT                       | 185      | 168200        | 1                  
|   LUT-FF pairs              | 0        | 168200        | 0                  
| Use of CLMS                 | 14       | 18850         | 1                  
|   FF                        | 0        | 150800        | 0                  
|   LUT                       | 55       | 75400         | 1                  
|   LUT-FF pairs              | 0        | 75400         | 0                  
|   Distributed RAM           | 0        | 75400         | 0                  
| Use of DDRPHY_CPD           | 0        | 17            | 0                  
| Use of DDRPHY_CPD_HP        | 0        | 3             | 0                  
| Use of DDRPHY_IOCLK_DIV     | 0        | 10            | 0                  
| Use of DDR_PHY              | 0        | 28            | 0                  
| Use of DDR_PHY_R            | 0        | 12            | 0                  
| Use of DRM                  | 0        | 480           | 0                  
| Use of GCLK_INBUF_SYN       | 0        | 40            | 0                  
| Use of GPLL                 | 0        | 10            | 0                  
| Use of GSEB                 | 0        | 746           | 0                  
| Use of HARD0                | 22       | 36600         | 1                  
| Use of HCKB                 | 0        | 168           | 0                  
|  HCKB dataused              | 0        | 168           | 0                  
| Use of HCKMUX_TEST          | 0        | 14            | 0                  
| Use of HSSTHP               | 0        | 4             | 0                  
|   HSST_LANE                 | 0        | 16            | 0                  
|   HSST_PLL                  | 0        | 4             | 0                  
| Use of HSSTHP_BUFDS         | 0        | 8             | 0                  
| Use of IO                   | 68       | 500           | 14                 
|   IOBD                      | 31       | 168           | 19                 
|   IOBDHP                    | 2        | 72            | 3                  
|   IOBS                      | 33       | 182           | 19                 
|   IOBSHP                    | 2        | 78            | 3                  
| Use of IOCKB                | 0        | 40            | 0                  
| Use of IOCKMUX_TEST         | 0        | 10            | 0                  
| Use of IOLHP                | 4        | 150           | 3                  
| Use of IOLHP_FIFO           | 2        | 12            | 17                 
| Use of IOLHR                | 64       | 350           | 19                 
| Use of KEYRAM               | 0        | 1             | 0                  
| Use of MFG_TEST             | 0        | 1             | 0                  
| Use of MRCKB                | 0        | 20            | 0                  
| Use of MRCKMUX_TEST         | 0        | 10            | 0                  
| Use of MRPOSTMUX_TEST       | 0        | 10            | 0                  
| Use of PCIEGEN3             | 0        | 1             | 0                  
| Use of PCKMUX_TEST          | 0        | 20            | 0                  
| Use of PLLMRMUX_TEST        | 0        | 10            | 0                  
| Use of PLLREFMUX_TEST       | 0        | 10            | 0                  
| Use of PPLL                 | 0        | 10            | 0                  
| Use of PREGMUXC_TEST        | 0        | 7             | 0                  
| Use of PREGMUXLR_TEST       | 0        | 10            | 0                  
| Use of RCKB                 | 0        | 40            | 0                  
|  RCKB dataused              | 0        | 40            | 0                  
| Use of RCKMUX_TEST          | 0        | 10            | 0                  
| Use of RESCAL               | 0        | 3             | 0                  
| Use of SCANCHAIN            | 0        | 1             | 0                  
| Use of SCKMUX_TEST          | 0        | 20            | 0                  
| Use of SFB                  | 0        | 6150          | 0                  
| Use of SPAD                 | 0        | 16            | 0                  
| Use of TSERDES              | 0        | 56            | 0                  
| Use of USCM                 | 0        | 32            | 0                  
|  USCM dataused              | 0        | 32            | 0                  
| Use of USCMMUX_TEST         | 0        | 32            | 0                  
+------------------------------------------------------------------------------+

Finished routing.
Design 'ipsxe_floating_point_div_inv_v1_0' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:1m:46s
Action pnr: CPU time elapsed is 0h:1m:38s
Action pnr: Process CPU time elapsed is 0h:1m:55s
Current time: Fri Nov 10 21:15:19 2023
Action pnr: Peak memory pool usage is 3,091 MB
Action from compile to pnr: Total Real Time elapsed is 0h:2m:21s
Action from compile to pnr: Total CPU time elapsed is 0h:2m:5s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:2m:23s
Process "Place & Route" done.
Process exit normally.
Open IP Compiler ...
IP Compiler exited.
Open IP Compiler ...
