#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_000002147bc4bab0 .scope module, "tb_valid_ready" "tb_valid_ready" 2 4240;
 .timescale -9 -12;
P_000002147bc8a720 .param/l "PERIOD" 0 2 4243, +C4<00000000000000000000000000001010>;
v000002147bc92ae0_0 .var "clk", 0 0;
v000002147bc927c0_0 .var "data_in", 7 0;
v000002147bc92f40_0 .net "data_out", 9 0, v000002147bc9bec0_0;  1 drivers
v000002147bc92b80_0 .net "ready_a", 0 0, L_000002147bc931c0;  1 drivers
v000002147bc92900_0 .var "ready_b", 0 0;
v000002147bc925e0_0 .var "rst_n", 0 0;
v000002147bc92fe0_0 .var "valid_a", 0 0;
v000002147bc922c0_0 .net "valid_b", 0 0, v000002147bc92cc0_0;  1 drivers
S_000002147bc9bbf0 .scope module, "u_valid_ready" "valid_ready" 2 4271, 2 4173 0, S_000002147bc4bab0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /INPUT 1 "valid_a";
    .port_info 4 /INPUT 1 "ready_b";
    .port_info 5 /OUTPUT 1 "ready_a";
    .port_info 6 /OUTPUT 1 "valid_b";
    .port_info 7 /OUTPUT 10 "data_out";
L_000002147bc4b620 .functor AND 1, L_000002147bc924a0, L_000002147bc929a0, C4<1>, C4<1>;
v000002147bc63380_0 .net *"_ivl_0", 31 0, L_000002147bc92860;  1 drivers
v000002147bc635a0_0 .net *"_ivl_11", 0 0, L_000002147bc4b620;  1 drivers
L_000002147bcf9038 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002147bc630e0_0 .net *"_ivl_3", 28 0, L_000002147bcf9038;  1 drivers
L_000002147bcf9080 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v000002147bc896c0_0 .net/2u *"_ivl_4", 31 0, L_000002147bcf9080;  1 drivers
v000002147bc4bc40_0 .net *"_ivl_6", 0 0, L_000002147bc924a0;  1 drivers
v000002147bc4bce0_0 .net *"_ivl_9", 0 0, L_000002147bc929a0;  1 drivers
v000002147bc9bd80_0 .net "clk", 0 0, v000002147bc92ae0_0;  1 drivers
v000002147bc9be20_0 .net "data_in", 7 0, v000002147bc927c0_0;  1 drivers
v000002147bc9bec0_0 .var "data_out", 9 0;
v000002147bc9bf60_0 .var "next_state", 2 0;
v000002147bc92e00_0 .net "ready_a", 0 0, L_000002147bc931c0;  alias, 1 drivers
v000002147bc92360_0 .net "ready_b", 0 0, v000002147bc92900_0;  1 drivers
v000002147bc92a40_0 .net "rst_n", 0 0, v000002147bc925e0_0;  1 drivers
v000002147bc92540_0 .var "state", 2 0;
v000002147bc93120_0 .net "valid_a", 0 0, v000002147bc92fe0_0;  1 drivers
v000002147bc92cc0_0 .var "valid_b", 0 0;
E_000002147bc8a0e0/0 .event negedge, v000002147bc92a40_0;
E_000002147bc8a0e0/1 .event posedge, v000002147bc9bd80_0;
E_000002147bc8a0e0 .event/or E_000002147bc8a0e0/0, E_000002147bc8a0e0/1;
E_000002147bc89ce0 .event anyedge, v000002147bc92540_0, v000002147bc93120_0, v000002147bc92360_0;
L_000002147bc92860 .concat [ 3 29 0 0], v000002147bc92540_0, L_000002147bcf9038;
L_000002147bc924a0 .cmp/eq 32, L_000002147bc92860, L_000002147bcf9080;
L_000002147bc929a0 .reduce/nor v000002147bc92900_0;
L_000002147bc931c0 .reduce/nor L_000002147bc4b620;
    .scope S_000002147bc9bbf0;
T_0 ;
    %wait E_000002147bc89ce0;
    %load/vec4 v000002147bc92540_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002147bc9bf60_0, 0, 3;
    %jmp T_0.7;
T_0.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002147bc9bf60_0, 0, 3;
    %jmp T_0.7;
T_0.1 ;
    %load/vec4 v000002147bc93120_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %store/vec4 v000002147bc9bf60_0, 0, 3;
    %jmp T_0.7;
T_0.2 ;
    %load/vec4 v000002147bc93120_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.10, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_0.11, 8;
T_0.10 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_0.11, 8;
 ; End of false expr.
    %blend;
T_0.11;
    %store/vec4 v000002147bc9bf60_0, 0, 3;
    %jmp T_0.7;
T_0.3 ;
    %load/vec4 v000002147bc93120_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.12, 8;
    %pushi/vec4 4, 0, 4;
    %jmp/1 T_0.13, 8;
T_0.12 ; End of true expr.
    %pushi/vec4 3, 0, 4;
    %jmp/0 T_0.13, 8;
 ; End of false expr.
    %blend;
T_0.13;
    %pad/s 3;
    %store/vec4 v000002147bc9bf60_0, 0, 3;
    %jmp T_0.7;
T_0.4 ;
    %load/vec4 v000002147bc93120_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.14, 8;
    %pushi/vec4 5, 0, 4;
    %jmp/1 T_0.15, 8;
T_0.14 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_0.15, 8;
 ; End of false expr.
    %blend;
T_0.15;
    %pad/s 3;
    %store/vec4 v000002147bc9bf60_0, 0, 3;
    %jmp T_0.7;
T_0.5 ;
    %load/vec4 v000002147bc93120_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.18, 9;
    %load/vec4 v000002147bc92360_0;
    %and;
T_0.18;
    %flag_set/vec4 8;
    %jmp/0 T_0.16, 8;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_0.17, 8;
T_0.16 ; End of true expr.
    %pushi/vec4 5, 0, 4;
    %jmp/0 T_0.17, 8;
 ; End of false expr.
    %blend;
T_0.17;
    %pad/s 3;
    %store/vec4 v000002147bc9bf60_0, 0, 3;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002147bc9bbf0;
T_1 ;
    %wait E_000002147bc8a0e0;
    %load/vec4 v000002147bc92a40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002147bc92540_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002147bc9bf60_0;
    %assign/vec4 v000002147bc92540_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002147bc9bbf0;
T_2 ;
    %wait E_000002147bc8a0e0;
    %load/vec4 v000002147bc92a40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000002147bc9bec0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002147bc92540_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %load/vec4 v000002147bc9bec0_0;
    %assign/vec4 v000002147bc9bec0_0, 0;
    %jmp T_2.8;
T_2.2 ;
    %load/vec4 v000002147bc93120_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000002147bc9be20_0;
    %pad/u 10;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000002147bc9bec0_0;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000002147bc9bec0_0, 0;
    %jmp T_2.8;
T_2.3 ;
    %load/vec4 v000002147bc93120_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.11, 8;
    %load/vec4 v000002147bc9bec0_0;
    %load/vec4 v000002147bc9be20_0;
    %pad/u 10;
    %add;
    %jmp/1 T_2.12, 8;
T_2.11 ; End of true expr.
    %load/vec4 v000002147bc9bec0_0;
    %jmp/0 T_2.12, 8;
 ; End of false expr.
    %blend;
T_2.12;
    %assign/vec4 v000002147bc9bec0_0, 0;
    %jmp T_2.8;
T_2.4 ;
    %load/vec4 v000002147bc93120_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.13, 8;
    %load/vec4 v000002147bc9bec0_0;
    %load/vec4 v000002147bc9be20_0;
    %pad/u 10;
    %add;
    %jmp/1 T_2.14, 8;
T_2.13 ; End of true expr.
    %load/vec4 v000002147bc9bec0_0;
    %jmp/0 T_2.14, 8;
 ; End of false expr.
    %blend;
T_2.14;
    %assign/vec4 v000002147bc9bec0_0, 0;
    %jmp T_2.8;
T_2.5 ;
    %load/vec4 v000002147bc93120_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.15, 8;
    %load/vec4 v000002147bc9bec0_0;
    %load/vec4 v000002147bc9be20_0;
    %pad/u 10;
    %add;
    %jmp/1 T_2.16, 8;
T_2.15 ; End of true expr.
    %load/vec4 v000002147bc9bec0_0;
    %jmp/0 T_2.16, 8;
 ; End of false expr.
    %blend;
T_2.16;
    %assign/vec4 v000002147bc9bec0_0, 0;
    %jmp T_2.8;
T_2.6 ;
    %load/vec4 v000002147bc92360_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.17, 8;
    %load/vec4 v000002147bc93120_0;
    %flag_set/vec4 9;
    %jmp/0 T_2.19, 9;
    %load/vec4 v000002147bc9be20_0;
    %pad/u 10;
    %jmp/1 T_2.20, 9;
T_2.19 ; End of true expr.
    %pushi/vec4 0, 0, 10;
    %jmp/0 T_2.20, 9;
 ; End of false expr.
    %blend;
T_2.20;
    %jmp/1 T_2.18, 8;
T_2.17 ; End of true expr.
    %load/vec4 v000002147bc9bec0_0;
    %jmp/0 T_2.18, 8;
 ; End of false expr.
    %blend;
T_2.18;
    %assign/vec4 v000002147bc9bec0_0, 0;
    %jmp T_2.8;
T_2.8 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002147bc9bbf0;
T_3 ;
    %wait E_000002147bc8a0e0;
    %load/vec4 v000002147bc92a40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002147bc92cc0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002147bc92540_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_3.3, 4;
    %load/vec4 v000002147bc93120_0;
    %and;
T_3.3;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_3.2, 8;
    %load/vec4 v000002147bc92540_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_3.5, 4;
    %load/vec4 v000002147bc92360_0;
    %nor/r;
    %and;
T_3.5;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_3.4, 8;
    %load/vec4 v000002147bc93120_0;
    %and;
T_3.4;
    %or;
T_3.2;
    %assign/vec4 v000002147bc92cc0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002147bc4bab0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002147bc92ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002147bc925e0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002147bc927c0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002147bc92fe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002147bc92900_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_000002147bc4bab0;
T_5 ;
T_5.0 ;
    %delay 5000, 0;
    %load/vec4 v000002147bc92ae0_0;
    %inv;
    %store/vec4 v000002147bc92ae0_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_000002147bc4bab0;
T_6 ;
    %vpi_call 2 4266 "$dumpfile", "HDL_bit_wave.vcd" {0 0 0};
    %vpi_call 2 4267 "$dumpvars" {0 0 0};
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002147bc925e0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_000002147bc4bab0;
T_7 ;
    %delay 15010, 0;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000002147bc927c0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002147bc92fe0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v000002147bc927c0_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v000002147bc927c0_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v000002147bc927c0_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v000002147bc927c0_0, 0, 8;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002147bc92900_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v000002147bc927c0_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v000002147bc927c0_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v000002147bc927c0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002147bc92fe0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v000002147bc927c0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002147bc92fe0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v000002147bc927c0_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002147bc92900_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002147bc92900_0, 0, 1;
    %vpi_call 2 4299 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "verilog_HDLbits.v";
