

================================================================
== Vitis HLS Report for 'hdc_maxi_Pipeline_VITIS_LOOP_40_5'
================================================================
* Date:           Thu Jan  5 05:21:19 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        AAHLS_Final_Project_deploy
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.194 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      322|      322|  3.220 us|  3.220 us|  322|  322|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_40_5  |      320|      320|         2|          1|          1|   320|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.42>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%valDataCtrl_dest_V = alloca i32 1"   --->   Operation 5 'alloca' 'valDataCtrl_dest_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%valDataCtrl_id_V = alloca i32 1"   --->   Operation 6 'alloca' 'valDataCtrl_id_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%valDataCtrl_last_V = alloca i32 1"   --->   Operation 7 'alloca' 'valDataCtrl_last_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%valDataCtrl_user_V = alloca i32 1"   --->   Operation 8 'alloca' 'valDataCtrl_user_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%valDataCtrl_strb_V = alloca i32 1"   --->   Operation 9 'alloca' 'valDataCtrl_strb_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%valDataCtrl_keep_V = alloca i32 1"   --->   Operation 10 'alloca' 'valDataCtrl_keep_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %test_data_V_dest_V, i1 %test_data_V_id_V, i1 %test_data_V_last_V, i1 %test_data_V_user_V, i4 %test_data_V_strb_V, i4 %test_data_V_keep_V, i32 %test_data_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 0, i9 %i"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc49"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_1 = load i9 %i" [AAHLS_Final_Project_deploy/HDC.cpp:42]   --->   Operation 15 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 16 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.66ns)   --->   "%icmp_ln40 = icmp_eq  i9 %i_1, i9 320" [AAHLS_Final_Project_deploy/HDC.cpp:40]   --->   Operation 17 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 320, i64 320, i64 320"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.82ns)   --->   "%add_ln40 = add i9 %i_1, i9 1" [AAHLS_Final_Project_deploy/HDC.cpp:40]   --->   Operation 19 'add' 'add_ln40' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %for.inc49.split, void %VITIS_LOOP_51_8.preheader.exitStub" [AAHLS_Final_Project_deploy/HDC.cpp:40]   --->   Operation 20 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty_32 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %test_data_V_data_V, i4 %test_data_V_keep_V, i4 %test_data_V_strb_V, i1 %test_data_V_user_V, i1 %test_data_V_last_V, i1 %test_data_V_id_V, i1 %test_data_V_dest_V"   --->   Operation 21 'read' 'empty_32' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node shl_ln42_1)   --->   "%tmp_data_V = extractvalue i44 %empty_32"   --->   Operation 22 'extractvalue' 'tmp_data_V' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue i44 %empty_32"   --->   Operation 23 'extractvalue' 'tmp_keep_V' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue i44 %empty_32"   --->   Operation 24 'extractvalue' 'tmp_strb_V' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue i44 %empty_32"   --->   Operation 25 'extractvalue' 'tmp_user_V' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue i44 %empty_32"   --->   Operation 26 'extractvalue' 'tmp_last_V' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue i44 %empty_32"   --->   Operation 27 'extractvalue' 'tmp_id_V' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue i44 %empty_32"   --->   Operation 28 'extractvalue' 'tmp_dest_V' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node shl_ln42_1)   --->   "%shl_ln42 = shl i9 %i_1, i9 5" [AAHLS_Final_Project_deploy/HDC.cpp:42]   --->   Operation 29 'shl' 'shl_ln42' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node shl_ln42_1)   --->   "%zext_ln42_1 = zext i9 %shl_ln42" [AAHLS_Final_Project_deploy/HDC.cpp:42]   --->   Operation 30 'zext' 'zext_ln42_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node shl_ln42_1)   --->   "%zext_ln42_2 = zext i32 %tmp_data_V" [AAHLS_Final_Project_deploy/HDC.cpp:42]   --->   Operation 31 'zext' 'zext_ln42_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln42_1 = shl i512 %zext_ln42_2, i512 %zext_ln42_1" [AAHLS_Final_Project_deploy/HDC.cpp:42]   --->   Operation 32 'shl' 'shl_ln42_1' <Predicate = (!icmp_ln40)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln40 = store i9 %add_ln40, i9 %i" [AAHLS_Final_Project_deploy/HDC.cpp:40]   --->   Operation 33 'store' 'store_ln40' <Predicate = (!icmp_ln40)> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%store_ln40 = store i4 %tmp_keep_V, i4 %valDataCtrl_keep_V" [AAHLS_Final_Project_deploy/HDC.cpp:40]   --->   Operation 34 'store' 'store_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%store_ln40 = store i4 %tmp_strb_V, i4 %valDataCtrl_strb_V" [AAHLS_Final_Project_deploy/HDC.cpp:40]   --->   Operation 35 'store' 'store_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%store_ln40 = store i1 %tmp_user_V, i1 %valDataCtrl_user_V" [AAHLS_Final_Project_deploy/HDC.cpp:40]   --->   Operation 36 'store' 'store_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%store_ln40 = store i1 %tmp_last_V, i1 %valDataCtrl_last_V" [AAHLS_Final_Project_deploy/HDC.cpp:40]   --->   Operation 37 'store' 'store_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%store_ln40 = store i1 %tmp_id_V, i1 %valDataCtrl_id_V" [AAHLS_Final_Project_deploy/HDC.cpp:40]   --->   Operation 38 'store' 'store_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%store_ln40 = store i1 %tmp_dest_V, i1 %valDataCtrl_dest_V" [AAHLS_Final_Project_deploy/HDC.cpp:40]   --->   Operation 39 'store' 'store_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%valDataCtrl_dest_V_load = load i1 %valDataCtrl_dest_V"   --->   Operation 51 'load' 'valDataCtrl_dest_V_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%valDataCtrl_id_V_load = load i1 %valDataCtrl_id_V"   --->   Operation 52 'load' 'valDataCtrl_id_V_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%valDataCtrl_last_V_load = load i1 %valDataCtrl_last_V"   --->   Operation 53 'load' 'valDataCtrl_last_V_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%valDataCtrl_user_V_load = load i1 %valDataCtrl_user_V"   --->   Operation 54 'load' 'valDataCtrl_user_V_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%valDataCtrl_strb_V_load = load i4 %valDataCtrl_strb_V"   --->   Operation 55 'load' 'valDataCtrl_strb_V_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%valDataCtrl_keep_V_load = load i4 %valDataCtrl_keep_V"   --->   Operation 56 'load' 'valDataCtrl_keep_V_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %tmp_keep_V_out, i4 %valDataCtrl_keep_V_load"   --->   Operation 57 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %tmp_strb_V_out, i4 %valDataCtrl_strb_V_load"   --->   Operation 58 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %tmp_user_V_out, i1 %valDataCtrl_user_V_load"   --->   Operation 59 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %tmp_last_V_out, i1 %valDataCtrl_last_V_load"   --->   Operation 60 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %tmp_id_V_out, i1 %valDataCtrl_id_V_load"   --->   Operation 61 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %tmp_dest_V_out, i1 %valDataCtrl_dest_V_load"   --->   Operation 62 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 63 'ret' 'ret_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.19>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [AAHLS_Final_Project_deploy/HDC.cpp:41]   --->   Operation 40 'specloopname' 'specloopname_ln41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i9 %i_1" [AAHLS_Final_Project_deploy/HDC.cpp:42]   --->   Operation 41 'trunc' 'trunc_ln42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %i_1, i32 4, i32 8" [AAHLS_Final_Project_deploy/HDC.cpp:42]   --->   Operation 42 'partselect' 'lshr_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i5 %lshr_ln1" [AAHLS_Final_Project_deploy/HDC.cpp:42]   --->   Operation 43 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%test_data_d_addr = getelementptr i512 %test_data_d, i64 0, i64 %zext_ln42" [AAHLS_Final_Project_deploy/HDC.cpp:42]   --->   Operation 44 'getelementptr' 'test_data_d_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln42 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i512 %test_data_d" [AAHLS_Final_Project_deploy/HDC.cpp:42]   --->   Operation 45 'specbramwithbyteenable' 'specbramwithbyteenable_ln42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%udiv = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %trunc_ln42, i2 0" [AAHLS_Final_Project_deploy/HDC.cpp:42]   --->   Operation 46 'bitconcatenate' 'udiv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln42_3 = zext i6 %udiv" [AAHLS_Final_Project_deploy/HDC.cpp:42]   --->   Operation 47 'zext' 'zext_ln42_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (2.94ns)   --->   "%shl_ln42_2 = shl i64 15, i64 %zext_ln42_3" [AAHLS_Final_Project_deploy/HDC.cpp:42]   --->   Operation 48 'shl' 'shl_ln42_2' <Predicate = true> <Delay = 2.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (3.25ns)   --->   "%store_ln42 = store void @_ssdm_op_Write.bram.i512, i5 %test_data_d_addr, i512 %shl_ln42_1, i64 %shl_ln42_2" [AAHLS_Final_Project_deploy/HDC.cpp:42]   --->   Operation 49 'store' 'store_ln42' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 20> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln40 = br void %for.inc49" [AAHLS_Final_Project_deploy/HDC.cpp:40]   --->   Operation 50 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.42ns
The critical path consists of the following:
	'alloca' operation ('i') [21]  (0 ns)
	'load' operation ('i', AAHLS_Final_Project_deploy/HDC.cpp:42) on local variable 'i' [26]  (0 ns)
	'shl' operation ('shl_ln42', AAHLS_Final_Project_deploy/HDC.cpp:42) [43]  (0 ns)
	'shl' operation ('shl_ln42_1', AAHLS_Final_Project_deploy/HDC.cpp:42) [49]  (4.42 ns)

 <State 2>: 6.19ns
The critical path consists of the following:
	'shl' operation ('shl_ln42_2', AAHLS_Final_Project_deploy/HDC.cpp:42) [53]  (2.94 ns)
	'store' operation ('store_ln42', AAHLS_Final_Project_deploy/HDC.cpp:42) of constant <constant:_ssdm_op_Write.bram.i512> on array 'test_data_d' [54]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
