\hypertarget{group__RCC__AHB2__Clock__Sleep__Enable__Disable}{}\doxysection{AHB2 Peripheral Clock Sleep Enable Disable}
\label{group__RCC__AHB2__Clock__Sleep__Enable__Disable}\index{AHB2 Peripheral Clock Sleep Enable Disable@{AHB2 Peripheral Clock Sleep Enable Disable}}


Enable or disable the AHB2 peripheral clock during Low Power (Sleep) mode.  


Collaboration diagram for AHB2 Peripheral Clock Sleep Enable Disable\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group__RCC__AHB2__Clock__Sleep__Enable__Disable}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__RCC__AHB2__Clock__Sleep__Enable__Disable_gaff8820b47bd3764e7cded76b9368460b}\label{group__RCC__AHB2__Clock__Sleep__Enable__Disable_gaff8820b47bd3764e7cded76b9368460b}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~SET\+\_\+\+BIT(RCC-\/$>$AHB2\+SMENR, RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOASMEN)
\item 
\mbox{\Hypertarget{group__RCC__AHB2__Clock__Sleep__Enable__Disable_ga0e718efc965ab07752cd865c3f33551a}\label{group__RCC__AHB2__Clock__Sleep__Enable__Disable_ga0e718efc965ab07752cd865c3f33551a}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~SET\+\_\+\+BIT(RCC-\/$>$AHB2\+SMENR, RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOBSMEN)
\item 
\mbox{\Hypertarget{group__RCC__AHB2__Clock__Sleep__Enable__Disable_gac62505cc695d985fcf18ca1fd2f1a421}\label{group__RCC__AHB2__Clock__Sleep__Enable__Disable_gac62505cc695d985fcf18ca1fd2f1a421}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~SET\+\_\+\+BIT(RCC-\/$>$AHB2\+SMENR, RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOCSMEN)
\item 
\mbox{\Hypertarget{group__RCC__AHB2__Clock__Sleep__Enable__Disable_ga3e9419b44e83ed1e6951801c390a69ad}\label{group__RCC__AHB2__Clock__Sleep__Enable__Disable_ga3e9419b44e83ed1e6951801c390a69ad}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~SET\+\_\+\+BIT(RCC-\/$>$AHB2\+SMENR, RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOHSMEN)
\item 
\mbox{\Hypertarget{group__RCC__AHB2__Clock__Sleep__Enable__Disable_ga485ced56558657be69e01a48e5d62f6d}\label{group__RCC__AHB2__Clock__Sleep__Enable__Disable_ga485ced56558657be69e01a48e5d62f6d}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SRAM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~SET\+\_\+\+BIT(RCC-\/$>$AHB2\+SMENR, RCC\+\_\+\+AHB2\+SMENR\+\_\+\+SRAM2\+SMEN)
\item 
\mbox{\Hypertarget{group__RCC__AHB2__Clock__Sleep__Enable__Disable_ga85048dead5f8505eaf8dc96d2806caf0}\label{group__RCC__AHB2__Clock__Sleep__Enable__Disable_ga85048dead5f8505eaf8dc96d2806caf0}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~SET\+\_\+\+BIT(RCC-\/$>$AHB2\+SMENR, RCC\+\_\+\+AHB2\+SMENR\+\_\+\+ADCSMEN)
\item 
\mbox{\Hypertarget{group__RCC__AHB2__Clock__Sleep__Enable__Disable_ga03ec704e7309312630b3a572fb6f8856}\label{group__RCC__AHB2__Clock__Sleep__Enable__Disable_ga03ec704e7309312630b3a572fb6f8856}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~SET\+\_\+\+BIT(RCC-\/$>$AHB2\+SMENR, RCC\+\_\+\+AHB2\+SMENR\+\_\+\+RNGSMEN)
\item 
\mbox{\Hypertarget{group__RCC__AHB2__Clock__Sleep__Enable__Disable_gad6753edbd9047eeac39ae4f234642942}\label{group__RCC__AHB2__Clock__Sleep__Enable__Disable_gad6753edbd9047eeac39ae4f234642942}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$AHB2\+SMENR, RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOASMEN)
\item 
\mbox{\Hypertarget{group__RCC__AHB2__Clock__Sleep__Enable__Disable_ga0a20ad851a2ef9e1ccdbf280dcd1dc44}\label{group__RCC__AHB2__Clock__Sleep__Enable__Disable_ga0a20ad851a2ef9e1ccdbf280dcd1dc44}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$AHB2\+SMENR, RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOBSMEN)
\item 
\mbox{\Hypertarget{group__RCC__AHB2__Clock__Sleep__Enable__Disable_ga293f9870ba631d23f8011bad12420f83}\label{group__RCC__AHB2__Clock__Sleep__Enable__Disable_ga293f9870ba631d23f8011bad12420f83}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$AHB2\+SMENR, RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOCSMEN)
\item 
\mbox{\Hypertarget{group__RCC__AHB2__Clock__Sleep__Enable__Disable_ga3150a9552cca2ec7e0f00d799fc52adb}\label{group__RCC__AHB2__Clock__Sleep__Enable__Disable_ga3150a9552cca2ec7e0f00d799fc52adb}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$AHB2\+SMENR, RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOHSMEN)
\item 
\mbox{\Hypertarget{group__RCC__AHB2__Clock__Sleep__Enable__Disable_ga6313cca024215b6681c273ea588e2ecf}\label{group__RCC__AHB2__Clock__Sleep__Enable__Disable_ga6313cca024215b6681c273ea588e2ecf}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SRAM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$AHB2\+SMENR, RCC\+\_\+\+AHB2\+SMENR\+\_\+\+SRAM2\+SMEN)
\item 
\mbox{\Hypertarget{group__RCC__AHB2__Clock__Sleep__Enable__Disable_ga0044305105587fff79e90770998a8744}\label{group__RCC__AHB2__Clock__Sleep__Enable__Disable_ga0044305105587fff79e90770998a8744}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$AHB2\+SMENR, RCC\+\_\+\+AHB2\+SMENR\+\_\+\+ADCSMEN)
\item 
\mbox{\Hypertarget{group__RCC__AHB2__Clock__Sleep__Enable__Disable_gae85e4ea41a2b365ee27c459ddcb9a3a1}\label{group__RCC__AHB2__Clock__Sleep__Enable__Disable_gae85e4ea41a2b365ee27c459ddcb9a3a1}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$AHB2\+SMENR, RCC\+\_\+\+AHB2\+SMENR\+\_\+\+RNGSMEN)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Enable or disable the AHB2 peripheral clock during Low Power (Sleep) mode. 

\begin{DoxyNote}{Note}
Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. 

After wakeup from SLEEP mode, the peripheral clock is enabled again. 

By default, all peripheral clocks are enabled during SLEEP mode. 
\end{DoxyNote}
