
// File generated by mist version N-2018.03#7d02e3ca79#180723, Wed Apr 10 23:52:57 2019
// Copyright 2014-2018 Synopsys, Inc. All rights reserved.
// mist -B -I../../../lib -I../../../lib/isg -r +f +i sha256-array_bit_test_ tlx

[
    0 : __uint_array_bit_test___P__uint___uint typ=iword bnd=e stl=PM
   20 : __sp typ=w32 bnd=b stl=SP
   24 : cpt_test typ=w08 bnd=e sz=4 algn=4 stl=DMb_stat tref=__uint_DMb_stat
   25 : __extDMb_w32 typ=w08 bnd=b stl=DMb
   31 : __ptr_cpt_test typ=w32 val=0a bnd=m adro=24
   32 : __la typ=w32 bnd=p tref=w32__
   33 : __rt typ=w32 bnd=p tref=byte__
   34 : in typ=w32 bnd=p tref=ARRAY_TYPE__
   35 : bit typ=w32 bnd=p tref=uint__
   40 : index typ=w32 bnd=m tref=uint__
   41 : shift typ=w32 bnd=m tref=uint__
   42 : __fch_cpt_test typ=w32 bnd=m
   45 : __tmp typ=w32 bnd=m
   46 : __ct_32 typ=w32 val=32f bnd=m
   50 : __tmp typ=w32 bnd=m
   58 : __tmp typ=w32 bnd=m
   59 : __tmp typ=w32 bnd=m
   60 : __fchtmp typ=w32 bnd=m
   62 : __tmp typ=w32 bnd=m
   78 : __seff typ=any bnd=m
   79 : __seff typ=any bnd=m
   80 : __seff typ=any bnd=m
   84 : __ptr_cpt_test_part_0 typ=int16p val=0a bnd=m
   85 : __ptr_cpt_test_part_1 typ=uint16 val=0a bnd=m
   86 : __inl_L typ=w32 bnd=m tref=w32__
   89 : __tmp typ=w32 bnd=m
]
F__uint_array_bit_test___P__uint___uint {
    (__sp.19 var=20) source ()  <32>;
    (cpt_test.23 var=24) source ()  <36>;
    (__extDMb_w32.24 var=25) source ()  <37>;
    (__la.31 var=32 stl=R off=2) inp ()  <44>;
    (in.35 var=34 stl=R off=4) inp ()  <48>;
    (bit.38 var=35 stl=R off=5) inp ()  <51>;
    () out (__rt.139)  <97>;
    () sink (__sp.19)  <103>;
    () sink (cpt_test.57)  <107>;
    <14> {
      (__tmp.62 var=50 stl=tshC) _rs_const_1_B1 (bit.140)  <170>;
      (bit.140 var=35 stl=tshA) tshA_2_dr_move_R_2_w32 (bit.38)  <239>;
      (__tmp.142 var=50 stl=R off=6) R_2_dr_move_tshC_2_w32 (__tmp.62)  <241>;
    } stp=1;
    <15> {
      (shift.66 var=41 stl=aluC) _ad_const_1_B1 (bit.160)  <171>;
      (bit.160 var=35 stl=aluA) aluA_2_dr_move_R_2_w32 (bit.38)  <257>;
      (shift.164 var=41 stl=R off=5) R_2_dr_move_aluC_2_w32 (shift.66)  <261>;
    } stp=10;
    <18> {
      (index.63 var=40 stl=aluC __seff.128 var=78 stl=aluM) _mi_1_B1 (__ct_32.170 __tmp.141)  <174>;
      (__tmp.141 var=50 stl=aluB) aluB_2_dr_move_R_2_w32 (__tmp.142)  <240>;
      (__seff.143 var=78 stl=MC off=0) MC_2_dr_move_aluM_2_any (__seff.128)  <242>;
      (index.145 var=40 stl=R off=6) R_2_dr_move_aluC_2_w32 (index.63)  <244>;
      (__ct_32.170 var=46 stl=aluA) aluA_2_dr_move_R_2_w32 (__ct_32.171)  <267>;
    } stp=4;
    <19> {
      (__fch_cpt_test.52 var=42 stl=dmw_rd) load_1_B1 (__ptr_cpt_test.150 cpt_test.23)  <175>;
      (__ptr_cpt_test.150 var=31 stl=dm_addr) dm_addr_1_dr_move_R_1_w32 (__ptr_cpt_test.186)  <248>;
      (__fch_cpt_test.153 var=42 stl=R off=7) R_2_dr_move_dmw_rd_2_w32 (__fch_cpt_test.52)  <250>;
    } stp=5;
    <20> {
      (__tmp.55 var=45 stl=aluC __seff.131 var=79 stl=aluM) _pl_const_1_B1 (__fch_cpt_test.152)  <176>;
      (__fch_cpt_test.152 var=42 stl=aluA) aluA_2_dr_move_R_2_w32 (__fch_cpt_test.153)  <249>;
      (__seff.154 var=79 stl=MC off=0) MC_2_dr_move_aluM_2_any (__seff.131)  <251>;
      (__tmp.156 var=45 stl=R off=7) R_2_dr_move_aluC_2_w32 (__tmp.55)  <253>;
    } stp=6;
    <21> {
      (__tmp.70 var=58 stl=tshC) _ls_const_1_B1 (index.144)  <177>;
      (index.144 var=40 stl=tshA) tshA_2_dr_move_R_2_w32 (index.145)  <243>;
      (__tmp.147 var=58 stl=R off=6) R_2_dr_move_tshC_2_w32 (__tmp.70)  <246>;
    } stp=7;
    <22> {
      (cpt_test.57 var=24) store_1_B1 (__tmp.155 __ptr_cpt_test.157 cpt_test.23)  <178>;
      (__tmp.155 var=45 stl=dmw_wr) dmw_wr_2_dr_move_R_2_w32 (__tmp.156)  <252>;
      (__ptr_cpt_test.157 var=31 stl=dm_addr) dm_addr_2_dr_move_R_1_w32 (__ptr_cpt_test.186)  <254>;
    } stp=8;
    <23> {
      (__tmp.71 var=59 stl=aluC __seff.135 var=80) _pl_1_B1 (in.148 __tmp.146)  <179>;
      (__tmp.146 var=58 stl=aluB) aluA_aluB_2_dr_move_R_2_w32_B1 (__tmp.147)  <245>;
      (in.148 var=34 stl=aluA) aluA_aluB_2_dr_move_R_2_w32_B0 (in.35)  <247>;
      (__tmp.159 var=59 stl=R off=4) R_2_dr_move_aluC_2_w32 (__tmp.71)  <256>;
    } stp=9;
    <24> {
      (__fchtmp.72 var=60 stl=dmw_rd) load_2_B1 (__tmp.158 __extDMb_w32.24 cpt_test.57)  <180>;
      (__tmp.158 var=59 stl=dm_addr) dm_addr_1_dr_move_R_1_w32 (__tmp.159)  <255>;
      (__fchtmp.162 var=60 stl=R off=4) R_2_dr_move_dmw_rd_2_w32 (__fchtmp.72)  <259>;
    } stp=11;
    <25> {
      (__tmp.74 var=62 stl=tshC) _rs_1_B1 (__fchtmp.161 shift.163)  <181>;
      (__fchtmp.161 var=60 stl=tshA) tshA_2_dr_move_R_2_w32 (__fchtmp.162)  <258>;
      (shift.163 var=41 stl=tshB) tshB_2_dr_move_R_2_w32 (shift.164)  <260>;
      (__tmp.166 var=62 stl=R off=5) R_2_dr_move_tshC_2_w32 (__tmp.74)  <263>;
    } stp=13;
    <26> {
      (__rt.77 var=33 stl=aluC) _ad_const_2_B1 (__tmp.165)  <182>;
      (__rt.139 var=33 stl=R off=3) R_2_dr_move_aluC_2_w32 (__rt.77)  <238>;
      (__tmp.165 var=62 stl=aluA) aluA_2_dr_move_R_2_w32 (__tmp.166)  <262>;
    } stp=14;
    <27> {
      () __rts_jr_1_B1 (__la.167)  <183>;
      (__la.167 var=32 stl=trgt) trgt_2_dr_move_R_2_w32 (__la.31)  <264>;
    } stp=12;
    <34> {
      (__ct_32.173 var=46 stl=aluB) const_1_B2 ()  <226>;
      (__ct_32.171 var=46 stl=R off=7) R_2_dr_move_aluB_2_MC_2_w32_B1 (__ct_32.173)  <268>;
    } stp=2;
    (__ptr_cpt_test.178 var=31) const ()  <231>;
    (__ptr_cpt_test_part_0.179 var=84 __ptr_cpt_test_part_1.180 var=85) void___complex_ctpat_tie_w32_int16p_uint16 (__ptr_cpt_test.178)  <232>;
    <35> {
      (__inl_L.181 var=86 stl=aluC) w32_const_bor_1_B1 (__tmp.183 __ptr_cpt_test_part_1.180)  <233>;
      (__ptr_cpt_test.186 var=31 stl=R off=3) R_2_dr_move_aluC_2_w32 (__inl_L.181)  <235>;
      (__tmp.183 var=89 stl=aluA) aluA_2_dr_move_R_2_w32 (__tmp.184)  <236>;
    } stp=3;
    <36> {
      (__tmp.185 var=89 stl=aluC) lhi_const_1_B1 (__ptr_cpt_test_part_0.179)  <234>;
      (__tmp.184 var=89 stl=R off=3) R_2_dr_move_aluC_2_w32 (__tmp.185)  <237>;
    } stp=0;
    14 -> 15 del=0;
    18 -> 19 del=0;
} #5 off=0 nxt=-2
0 : 'ops.h';
----------
5 : (0,90:4,7);
----------
170 : (0,88:35,5);
171 : (0,89:16,6);
174 : (0,88:28,5);
175 : (0,87:4,2);
176 : (0,87:12,3);
177 : (0,90:14,7);
178 : (0,87:4,3);
179 : (0,90:14,7);
180 : (0,90:14,7);
181 : (0,90:22,7);
182 : (0,90:32,7);
183 : (0,90:4,7);
226 : (0,88:28,0);

