{"id":1714,"idSubCategory":476,"idUser":1,"meanEng":"logic","meanVN":"c\u00e1ch suy ngh\u0129\/gi\u1ea3i th\u00edch \u0111i\u1ec1u g\u00ec","kind":"(noun)","audio":"logic.mp3","phonetic":"\/\u02c8l\u0251\u02d0d\u0292\u026ak\/","image":"logic.jpg","fullMean":"<h2 class=\"h2\">Th\u00f4ng d\u1ee5ng<\/h2><div class=\"d0\"> <div id=\"d2\"><h3 class=\"h3\">Danh t\u1eeb<\/h3> <div class=\"i5\"><h5 id=\"h5\">L\u00f4gic<\/h5><\/div><\/div><\/div><h2 class=\"h2\">Chuy\u00ean ng\u00e0nh<\/h2><div class=\"d1\"> <div id=\"d2\"><h3 class=\"h3\"> K\u1ef9 thu\u1eadt chung <\/h3> <div class=\"i5\"><h5 id=\"h5\">l\u00f4gic<\/h5><ul><li><span class=\"en\">ACL (advancedCMOS logic) <\/span><br\/><span class=\"vi\">m\u1ea1ch log\u00edc CMOS n\u00e2ng cao <\/span><\/li><li><span class=\"en\">active logic <\/span><br\/><span class=\"vi\">l\u00f4gic ch\u1ee7 \u0111\u1ed9ng <\/span><\/li><li><span class=\"en\">active logic function <\/span><br\/><span class=\"vi\">h\u00e0m logic ho\u1ea1t \u0111\u1ed9ng <\/span><\/li><li><span class=\"en\">Adaptive Logic Network (ALN) <\/span><br\/><span class=\"vi\">m\u1ea1ng logic th\u00edch \u1ee9ng <\/span><\/li><li><span class=\"en\">advanced CMOS logic (ACL) <\/span><br\/><span class=\"vi\">m\u1ea1ch logic CMOS n\u00e2ng cao <\/span><\/li><li><span class=\"en\">Advanced CMOS Logic (ACL) <\/span><br\/><span class=\"vi\">M\u1ea1ch logic CMOS ti\u00ean ti\u1ebfn <\/span><\/li><li><span class=\"en\">advanced solid logic technology (ASLT) <\/span><br\/><span class=\"vi\">c\u00f4ng ngh\u1ec7 l\u00f4gic m\u1ea1ch r\u1eafn ti\u00ean ti\u1ebfn <\/span><\/li><li><span class=\"en\">advanced solid logic technology (ASLT) <\/span><br\/><span class=\"vi\">c\u00f4ng ngh\u1ec7 m\u1ea1ch l\u00f4gic b\u00e1n d\u1eabn c\u1ea3i ti\u1ebfn <\/span><\/li><li><span class=\"en\">ALD (automaticlogic diagram) <\/span><br\/><span class=\"vi\">gi\u1ea3n \u0111\u1ed3 logic t\u1ef1 \u0111\u1ed9ng h\u00f3a <\/span><\/li><li><span class=\"en\">ALF(algebraiclogic functional language) <\/span><br\/><span class=\"vi\">ng\u00f4n ng\u1eef ch\u1ee9c n\u0103ng l\u00f4gic \u0111\u1ea1i s\u1ed1 <\/span><\/li><li><span class=\"en\">algebra of logic <\/span><br\/><span class=\"vi\">\u0111\u1ea1i s\u1ed1 l\u00f4gic <\/span><\/li><li><span class=\"en\">algebraic logic functional language (ALF) <\/span><br\/><span class=\"vi\">ng\u00f4n ng\u1eef ch\u1ee9c n\u0103ng l\u00f4gic \u0111\u1ea1i s\u1ed1 <\/span><\/li><li><span class=\"en\">ALU (arithmeticand logic unit) <\/span><br\/><span class=\"vi\">b\u1ed9 logic v\u00e0 s\u1ed1 h\u1ecdc <\/span><\/li><li><span class=\"en\">ALU (Arithmeticand Logic Unit) <\/span><br\/><span class=\"vi\">kh\u1ed1i s\u1ed1 h\u1ecdc v\u00e0 l\u00f4gic <\/span><\/li><li><span class=\"en\">ALU (arithmeticand logic unit) <\/span><br\/><span class=\"vi\">\u0111\u01a1n v\u1ecb l\u00f4gic v\u00e0 s\u1ed1 h\u1ecdc <\/span><\/li><li><span class=\"en\">ALU (arithmeticlogic unit) <\/span><br\/><span class=\"vi\">\u0111\u01a1n v\u1ecb s\u1ed1 h\u1ecdc-l\u00f4gic ( ALU) <\/span><\/li><li><span class=\"en\">Aristotelian logic <\/span><br\/><span class=\"vi\">l\u00f4gic Aristotle <\/span><\/li><li><span class=\"en\">Aristotelian logic <\/span><br\/><span class=\"vi\">l\u00f4gic Arixtot <\/span><\/li><li><span class=\"en\">Arithmetic &amp; Logic Unit (ALU) <\/span><br\/><span class=\"vi\">kh\u1ed1i s\u1ed1 h\u1ecdc v\u00e0 logic <\/span><\/li><li><span class=\"en\">Arithmetic and Logic Circuits (ALC) <\/span><br\/><span class=\"vi\">c\u00e1c m\u1ea1ch l\u00f4gic v\u00e0 thu\u1eadt to\u00e1n <\/span><\/li><li><span class=\"en\">arithmetic and logic unit <\/span><br\/><span class=\"vi\">b\u1ed9 s\u1ed1 h\u1ecdc v\u00e0 logic <\/span><\/li><li><span class=\"en\">arithmetic and logic unit <\/span><br\/><span class=\"vi\">b\u1ed9 s\u1ed1 h\u1ecdc-logic <\/span><\/li><li><span class=\"en\">arithmetic and logic unit (ALU) <\/span><br\/><span class=\"vi\">b\u1ed9 logic v\u00e0 s\u1ed1 h\u1ecdc <\/span><\/li><li><span class=\"en\">arithmetic and logic unit (ALU) <\/span><br\/><span class=\"vi\">kh\u1ed1i s\u1ed1 h\u1ecdc - l\u00f4gic - ALU <\/span><\/li><li><span class=\"en\">arithmetic and logic unit (ALU) <\/span><br\/><span class=\"vi\">\u0111\u01a1n v\u1ecb s\u1ed1 h\u1ecdc - l\u00f4gic - ALU <\/span><\/li><li><span class=\"en\">arithmetic and logic unit (ALU) <\/span><br\/><span class=\"vi\">\u0111\u01a1n v\u1ecb l\u00f4gic s\u1ed1 h\u1ecdc <\/span><\/li><li><span class=\"en\">arithmetic logic unit <\/span><br\/><span class=\"vi\">b\u1ed9 s\u1ed1 h\u1ecdc-logic <\/span><\/li><li><span class=\"en\">arithmetic logic unit <\/span><br\/><span class=\"vi\">\u0111\u01a1n nguy\u00ean s\u1ed1 l\u00f4gic <\/span><\/li><li><span class=\"en\">arithmetic-logic unit <\/span><br\/><span class=\"vi\">b\u1ed9 logic-s\u1ed1 h\u1ecdc <\/span><\/li><li><span class=\"en\">ASLT (advancedsolid logic technology) <\/span><br\/><span class=\"vi\">c\u00f4ng ngh\u1ec7 m\u1ea1ch l\u00f4gic b\u00e1n d\u1eabn c\u1ea3i ti\u1ebfn <\/span><\/li><li><span class=\"en\">asynchronous logic <\/span><br\/><span class=\"vi\">m\u1ea1ch logic kh\u00f4ng \u0111\u1ed3ng b\u1ed9 <\/span><\/li><li><span class=\"en\">automated logic diagram (ALD) <\/span><br\/><span class=\"vi\">gi\u1ea3n \u0111\u1ed3 logic t\u1ef1 \u0111\u1ed9ng h\u00f3a <\/span><\/li><li><span class=\"en\">automated logic diagram-ALD <\/span><br\/><span class=\"vi\">khu\u00f4n d\u1ea1ng logic t\u1ef1 \u0111\u1ed9ng <\/span><\/li><li><span class=\"en\">balanced line logic element <\/span><br\/><span class=\"vi\">ph\u1ea7n t\u1eed logic \u0111\u01b0\u1eddng truy\u1ec1n c\u00e2n b\u1eb1ng <\/span><\/li><li><span class=\"en\">bar code scanner and decoder logic <\/span><br\/><span class=\"vi\">l\u00f4gic qu\u00e9t v\u00e0 gi\u1ea3i m\u00e3 m\u00e3 s\u1ecdc <\/span><\/li><li><span class=\"en\">basic logic <\/span><br\/><span class=\"vi\">l\u00f4gic c\u01a1 s\u1edf <\/span><\/li><li><span class=\"en\">bi-implication, logic equivalence <\/span><br\/><span class=\"vi\">ph\u00e9p t\u01b0\u01a1ng \u0111\u01b0\u01a1ng logic <\/span><\/li><li><span class=\"en\">binary logic <\/span><br\/><span class=\"vi\">l\u00f4gic nh\u1ecb ph\u00e2n <\/span><\/li><li><span class=\"en\">bipolar logic <\/span><br\/><span class=\"vi\">m\u1ea1ch logic l\u01b0\u1ee1ng c\u1ef1c <\/span><\/li><li><span class=\"en\">Built-In Logic Block Observation (BILBO) <\/span><br\/><span class=\"vi\">gi\u00e1m s\u00e1t kh\u1ed1i logic c\u00e0i s\u1eb5n <\/span><\/li><li><span class=\"en\">calculator with algebraic logic <\/span><br\/><span class=\"vi\">m\u00e1y t\u00ednh tay v\u1edbi logic \u0111\u1ea1i s\u1ed1 <\/span><\/li><li><span class=\"en\">calculator with algebraic logic <\/span><br\/><span class=\"vi\">m\u00e1y t\u00ednh v\u1edbi \u0111\u1ea1i s\u1ed1 logic <\/span><\/li><li><span class=\"en\">calculator with arithmetic logic <\/span><br\/><span class=\"vi\">m\u00e1y t\u00ednh tay c\u00f3 logic s\u1ed1 h\u1ecdc <\/span><\/li><li><span class=\"en\">card on board logic (COB) <\/span><br\/><span class=\"vi\">th\u1ebb m\u1ea1ch h\u00e0n tr\u00ean b\u1ea3ng logic <\/span><\/li><li><span class=\"en\">CELP(ComputationallyExtended Logic Programming) <\/span><br\/><span class=\"vi\">s\u1ef1 l\u1eadp tr\u00ecnh l\u00f4gic m\u1edf r\u1ed9ng t\u00ednh to\u00e1n <\/span><\/li><li><span class=\"en\">classic logic <\/span><br\/><span class=\"vi\">l\u00f4gic c\u1ed5 \u0111i\u1ec3m <\/span><\/li><li><span class=\"en\">classic logic <\/span><br\/><span class=\"vi\">l\u00f4gic c\u1ed5 \u0111i\u1ec3n <\/span><\/li><li><span class=\"en\">CML (current-mode logic) <\/span><br\/><span class=\"vi\">m\u1ea1ch l\u00f4gic ch\u1ebf \u0111\u1ed9 d\u00f2ng <\/span><\/li><li><span class=\"en\">CMOS logic <\/span><br\/><span class=\"vi\">m\u1ea1ch logic <\/span><\/li><li><span class=\"en\">COB (cardon board logic) <\/span><br\/><span class=\"vi\">c\u1ea1c c\u1eafm trong b\u1ea3ng m\u1ea1ch l\u00f4gic <\/span><\/li><li><span class=\"en\">combinational logic <\/span><br\/><span class=\"vi\">l\u00f4gic t\u1ed5 h\u1ee3p <\/span><\/li><li><span class=\"en\">combinational logic element <\/span><br\/><span class=\"vi\">ph\u1ea7n t\u1eed logic t\u1ed5 h\u1ee3p <\/span><\/li><li><span class=\"en\">combinational logic gates <\/span><br\/><span class=\"vi\">c\u1eeda l\u00f4gic t\u1ed5 h\u1ee3p <\/span><\/li><li><span class=\"en\">combinatorial logic <\/span><br\/><span class=\"vi\">l\u00f4gic t\u1ed5 h\u1ee3p <\/span><\/li><li><span class=\"en\">combinatory logic <\/span><br\/><span class=\"vi\">l\u00f4gic t\u1ed5 h\u1ee3p <\/span><\/li><li><span class=\"en\">Common Logic Board (CLB) <\/span><br\/><span class=\"vi\">b\u1ea3ng Logic chung <\/span><\/li><li><span class=\"en\">Common Logic Equipment (CLE) <\/span><br\/><span class=\"vi\">Thi\u1ebft b\u1ecb Logic chung <\/span><\/li><li><span class=\"en\">complementary logic switch <\/span><br\/><span class=\"vi\">chuy\u1ec3n m\u1ea1ch l\u00f4gic b\u00f9 <\/span><\/li><li><span class=\"en\">Complex Programmable Logic Device (CPLD) <\/span><br\/><span class=\"vi\">linh ki\u1ec7n (thi\u1ebft b\u1ecb) l\u00f4gic ph\u1ee9c h\u1ee3p c\u00f3 th\u1ec3 l\u1eadp tr\u00ecnh <\/span><\/li><li><span class=\"en\">complex programmable logic device (CPLD) <\/span><br\/><span class=\"vi\">thi\u1ebft b\u1ecb logic l\u1eadp tr\u00ecnh \u0111\u01b0\u1ee3c <\/span><\/li><li><span class=\"en\">Computationally Extended Logic Programming (CELP) <\/span><br\/><span class=\"vi\">s\u1ef1 l\u1eadp tr\u00ecnh logic m\u1edf r\u1ed9ng t\u00ednh to\u00e1n <\/span><\/li><li><span class=\"en\">computer logic <\/span><br\/><span class=\"vi\">l\u00f4gic m\u00e1y (t\u00ednh) <\/span><\/li><li><span class=\"en\">computer logic <\/span><br\/><span class=\"vi\">l\u00f4gic m\u00e1y t\u00ednh <\/span><\/li><li><span class=\"en\">Configuration Control Logic (CCL) <\/span><br\/><span class=\"vi\">l\u00f4gic \u0111i\u1ec1u khi\u1ec3n c\u1ea5u h\u00ecnh <\/span><\/li><li><span class=\"en\">constructive logic <\/span><br\/><span class=\"vi\">l\u00f4gic ki\u1ebfn thi\u1ebft <\/span><\/li><li><span class=\"en\">control logic <\/span><br\/><span class=\"vi\">l\u00f4gic \u0111i\u1ec1u khi\u1ec3n <\/span><\/li><li><span class=\"en\">control logic <\/span><br\/><span class=\"vi\">m\u1ea1ch logic \u0111i\u1ec1u khi\u1ec3n <\/span><\/li><li><span class=\"en\">controlling logic <\/span><br\/><span class=\"vi\">l\u00f4gic \u0111i\u1ec1u khi\u1ec3n <\/span><\/li><li><span class=\"en\">controlling logic unit <\/span><br\/><span class=\"vi\">b\u1ed9 logic \u0111i\u1ec1u khi\u1ec3n <\/span><\/li><li><span class=\"en\">controlling logic unit <\/span><br\/><span class=\"vi\">\u0111\u01a1n v\u1ecb l\u00f4gic \u0111i\u1ec1u khi\u1ec3n <\/span><\/li><li><span class=\"en\">CPL D (complexprogrammable logic device) <\/span><br\/><span class=\"vi\">thi\u1ebft b\u1ecb logic ph\u1ee9c l\u1eadp tr\u1eadn \u0111\u01b0\u1ee3c <\/span><\/li><li><span class=\"en\">current mode logic <\/span><br\/><span class=\"vi\">m\u1ea1ch logic ch\u1ebf \u0111\u1ed9 d\u00f2ng <\/span><\/li><li><span class=\"en\">current-mode logic (TML) <\/span><br\/><span class=\"vi\">m\u1ea1ch logic ch\u1ebf \u0111\u1ed9 d\u00f2ng <\/span><\/li><li><span class=\"en\">Customized Applications for Mobile Network Enhanced logic (CAMEL) <\/span><br\/><span class=\"vi\">l\u00f4gic cao c\u1ea5p c\u1ee7a nh\u1eefng \u1ee9ng d\u1ee5ng theo y\u00eau c\u1ea7u kh\u00e1ch h\u00e0ng m\u1ea1ng di \u0111\u1ed9ng <\/span><\/li><li><span class=\"en\">DCTL (direct-coupled transistor logic) <\/span><br\/><span class=\"vi\">chu\u1ed7i l\u00f4gic tranzito gh\u00e9p tr\u1ef1c ti\u1ebfp <\/span><\/li><li><span class=\"en\">DCTL (direct-coupled transistor logic) <\/span><br\/><span class=\"vi\">m\u1ea1ch logic transistor gh\u00e9p tr\u1ef1c ti\u1ebfp <\/span><\/li><li><span class=\"en\">dedicated logic <\/span><br\/><span class=\"vi\">l\u00f4gic chuy\u00ean d\u1ee5ng <\/span><\/li><li><span class=\"en\">dependent logic unit <\/span><br\/><span class=\"vi\">thi\u1ebft b\u1ecb logic ph\u1ee5 thu\u1ed9c <\/span><\/li><li><span class=\"en\">dialectical logic <\/span><br\/><span class=\"vi\">l\u00f4gic bi\u1ec7n ch\u1ee9ng <\/span><\/li><li><span class=\"en\">digital logic <\/span><br\/><span class=\"vi\">l\u00f4gic s\u1ed1 <\/span><\/li><li><span class=\"en\">Diode - Transistor Logic (DTL) <\/span><br\/><span class=\"vi\">l\u00f4gic \u0110i\u1ed1t - Tranzito <\/span><\/li><li><span class=\"en\">diode logic <\/span><br\/><span class=\"vi\">m\u1ea1ch logic \u0111iot <\/span><\/li><li><span class=\"en\">diode logic <\/span><br\/><span class=\"vi\">m\u1ea1ch logic d\u00f9ng diode <\/span><\/li><li><span class=\"en\">diode transistor logic <\/span><br\/><span class=\"vi\">m\u1ea1ch logic \u0111iot-tranzito <\/span><\/li><li><span class=\"en\">diode transistor logic (DTL) <\/span><br\/><span class=\"vi\">m\u1ea1ch logic \u0111iot-tranzito <\/span><\/li><li><span class=\"en\">diode-transistor logic (DTL) <\/span><br\/><span class=\"vi\">m\u1ea1ch logic diode-transistor <\/span><\/li><li><span class=\"en\">Direct Coupled field effect transistor Logic (DCFL) <\/span><br\/><span class=\"vi\">l\u00f4gic tranzito hi\u1ec7u \u1ee9ng tr\u01b0\u1eddng gh\u00e9p tr\u1ef1c ti\u1ebfp <\/span><\/li><li><span class=\"en\">Direct Coupled Transistor Logic (DCTL) <\/span><br\/><span class=\"vi\">l\u00f4gic Tranzito gh\u00e9p tr\u1ef1c ti\u1ebfp <\/span><\/li><li><span class=\"en\">direct-coupled transistor logic (DCTL) <\/span><br\/><span class=\"vi\">m\u1ea1ch logic tranzito gh\u00e9p tr\u1ef1c ti\u1ebfp <\/span><\/li><li><span class=\"en\">distributed logic <\/span><br\/><span class=\"vi\">l\u00f4gic ph\u00e2n ph\u1ed1i <\/span><\/li><li><span class=\"en\">distributed logic <\/span><br\/><span class=\"vi\">l\u00f4gic ph\u00e2n t\u00e1n <\/span><\/li><li><span class=\"en\">DLP (distributedlogic programming) <\/span><br\/><span class=\"vi\">s\u1ef1 l\u1eadp tr\u00ecnh logic ph\u00e2n t\u00e1n <\/span><\/li><li><span class=\"en\">double rail logic <\/span><br\/><span class=\"vi\">bi\u1ebfn logic \u0111\u01b0\u1eddng \u0111\u00f4i <\/span><\/li><li><span class=\"en\">DTL (diodetransistor logic) <\/span><br\/><span class=\"vi\">m\u1ea1ch logic \u0111i\u1ed1t-tranzito <\/span><\/li><li><span class=\"en\">DTL (diode-transistor logic) <\/span><br\/><span class=\"vi\">m\u1ea1ch logic diode-transistor <\/span><\/li><li><span class=\"en\">ECL(emitter-coupled logic) <\/span><br\/><span class=\"vi\">m\u1ea1ch logic gh\u00e9p c\u1ef1c ph\u00e1t <\/span><\/li><li><span class=\"en\">electric logic elements <\/span><br\/><span class=\"vi\">ph\u1ea7n t\u1eed logic \u0111i\u1ec7n <\/span><\/li><li><span class=\"en\">electronically programmable logic device <\/span><br\/><span class=\"vi\">thi\u1ebft b\u1ecb logic l\u1eadp tr\u00ecnh \u0111i\u1ec7n t\u1eed <\/span><\/li><li><span class=\"en\">emitter current logic <\/span><br\/><span class=\"vi\">l\u00f4gic ph\u00e1t hi\u1ec7n th\u1eddi <\/span><\/li><li><span class=\"en\">emitter-coupled logic <\/span><br\/><span class=\"vi\">l\u00f4gic gh\u00e9p emitter <\/span><\/li><li><span class=\"en\">Emitter-Coupled Logic (ECL) <\/span><br\/><span class=\"vi\">m\u1ea1ch logic gh\u00e9p c\u1ef1c ph\u00e1t <\/span><\/li><li><span class=\"en\">emitter-coupled logic (ECL) <\/span><br\/><span class=\"vi\">m\u1ea1ch logic gh\u00e9p emit\u01a1 <\/span><\/li><li><span class=\"en\">emitter-coupled logic (ECL) <\/span><br\/><span class=\"vi\">m\u1ea1ch logic gh\u00e9p emitter <\/span><\/li><li><span class=\"en\">error-control logic <\/span><br\/><span class=\"vi\">l\u00f4gic \u0111i\u1ec1u khi\u1ec3n l\u1ed7i <\/span><\/li><li><span class=\"en\">error-control logic <\/span><br\/><span class=\"vi\">l\u00f4gic qu\u1ea3n l\u00fd l\u1ed7i <\/span><\/li><li><span class=\"en\">external logic <\/span><br\/><span class=\"vi\">b\u1ed9 logic ngo\u00e0i <\/span><\/li><li><span class=\"en\">fast logic <\/span><br\/><span class=\"vi\">m\u1ea1ch logic t\u1ed1c \u0111\u1ed9 cao <\/span><\/li><li><span class=\"en\">field programmable logic array <\/span><br\/><span class=\"vi\">m\u1ea3ng logic kh\u1ea3 l\u1eadp tr\u00ecnh b\u1eb1ng tr\u01b0\u1eddng <\/span><\/li><li><span class=\"en\">Field Programmable Logic Family (FPLF) <\/span><br\/><span class=\"vi\">h\u1ecd logic c\u00f3 th\u1ec3 l\u1eadp tr\u00ecnh theo tr\u01b0\u1eddng <\/span><\/li><li><span class=\"en\">First Order Predicate Logic (FOPL) <\/span><br\/><span class=\"vi\">l\u00f4gic d\u1ef1 \u0111o\u00e1n b\u1eadc m\u1ed9t <\/span><\/li><li><span class=\"en\">fixed logic <\/span><br\/><span class=\"vi\">l\u00f4gic c\u1ed1 \u0111\u1ecbnh <\/span><\/li><li><span class=\"en\">Flexible Service Logic (FSL) <\/span><br\/><span class=\"vi\">l\u00f4gic d\u1ecbch v\u1ee5 linh ho\u1ea1t <\/span><\/li><li><span class=\"en\">fluid logic <\/span><br\/><span class=\"vi\">b\u1ed9 l\u00f4gic l\u1ecfng <\/span><\/li><li><span class=\"en\">formal logic <\/span><br\/><span class=\"vi\">l\u00f4gic h\u00ecnh th\u1ee9c <\/span><\/li><li><span class=\"en\">format logic <\/span><br\/><span class=\"vi\">l\u00f4gic h\u00ecnh th\u1ee9c <\/span><\/li><li><span class=\"en\">fuzzy logic <\/span><br\/><span class=\"vi\">l\u00f4gic m\u1edd <\/span><\/li><li><span class=\"en\">fuzzy logic <\/span><br\/><span class=\"vi\">l\u00f4gic m\u1edd <\/span><\/li><li><span class=\"en\">GAL (genericarray logic) <\/span><br\/><span class=\"vi\">l\u00f4gic m\u1ea3ng chung <\/span><\/li><li><span class=\"en\">gallium arsenide logic <\/span><br\/><span class=\"vi\">m\u1ea1ch logic gali asenua <\/span><\/li><li><span class=\"en\">Generic Array Logic (GAL) <\/span><br\/><span class=\"vi\">l\u00f4gic ma tr\u1eadn chung <\/span><\/li><li><span class=\"en\">generic array logic (GAL) <\/span><br\/><span class=\"vi\">l\u00f4gic m\u1ea3ng chung <\/span><\/li><li><span class=\"en\">hard-wired logic <\/span><br\/><span class=\"vi\">l\u00f4gic n\u1ed1i c\u1ee9ng <\/span><\/li><li><span class=\"en\">hardware logic <\/span><br\/><span class=\"vi\">l\u00f4gic ph\u1ea7n c\u1ee9ng <\/span><\/li><li><span class=\"en\">High Level Logic (HLL) <\/span><br\/><span class=\"vi\">l\u00f4gic b\u1eadc cao <\/span><\/li><li><span class=\"en\">High Threshold Logic (HTL) <\/span><br\/><span class=\"vi\">l\u00f4gic ng\u01b0\u1ee1ng cao <\/span><\/li><li><span class=\"en\">high-density logic <\/span><br\/><span class=\"vi\">l\u00f4gic m\u1eadt \u0111\u1ed9 cao <\/span><\/li><li><span class=\"en\">high-level logic <\/span><br\/><span class=\"vi\">l\u00f4gic m\u1ee9c cao <\/span><\/li><li><span class=\"en\">High-Order Logic (HOL) <\/span><br\/><span class=\"vi\">l\u00f4gic b\u1eadc cao <\/span><\/li><li><span class=\"en\">high-speed logic <\/span><br\/><span class=\"vi\">l\u00f4gic nhanh <\/span><\/li><li><span class=\"en\">high-speed logic <\/span><br\/><span class=\"vi\">l\u00f4gic t\u1ed1c \u0111\u1ed9 cao <\/span><\/li><li><span class=\"en\">IIL (integratedinjection logic) <\/span><br\/><span class=\"vi\">m\u1ea1ch logic phun t\u00edch h\u1ee3p <\/span><\/li><li><span class=\"en\">inductive logic <\/span><br\/><span class=\"vi\">l\u00f4gic quy n\u1ea1p <\/span><\/li><li><span class=\"en\">integrated injection logic (IIL) <\/span><br\/><span class=\"vi\">l\u00f4gic phun t\u00edch h\u1ee3p <\/span><\/li><li><span class=\"en\">integrated injection logic (IIL) <\/span><br\/><span class=\"vi\">m\u1ea1ch logic phun t\u00edch h\u1ee3p <\/span><\/li><li><span class=\"en\">integrated logic <\/span><br\/><span class=\"vi\">m\u1ea1ch logic t\u00edch h\u1ee3p <\/span><\/li><li><span class=\"en\">integrated logic circuit <\/span><br\/><span class=\"vi\">m\u1ea1ch logic t\u00edch h\u1ee3p <\/span><\/li><li><span class=\"en\">integrated logic gate <\/span><br\/><span class=\"vi\">c\u1eeda l\u00f4gic t\u00edch h\u1ee3p <\/span><\/li><li><span class=\"en\">intensional logic <\/span><br\/><span class=\"vi\">l\u00f4gic n\u1ed9i h\u00e0m <\/span><\/li><li><span class=\"en\">intentional logic <\/span><br\/><span class=\"vi\">l\u00f4gic n\u1ed9i h\u00e0m <\/span><\/li><li><span class=\"en\">interface logic <\/span><br\/><span class=\"vi\">m\u1ea1ch logic giao di\u1ec7n <\/span><\/li><li><span class=\"en\">International Conference on Logic Programming (ICLP) <\/span><br\/><span class=\"vi\">h\u1ed9i ngh\u1ecb qu\u1ed1c t\u1ebf v\u1ec1 l\u1eadp tr\u00ecnh logic <\/span><\/li><li><span class=\"en\">International Logic Programming Symposium (ILPS) <\/span><br\/><span class=\"vi\">h\u1ed9i ngh\u1ecb chuy\u00ean \u0111\u1ec1 qu\u1ed1c t\u1ebf v\u1ec1 l\u1eadp tr\u00ecnh logic <\/span><\/li><li><span class=\"en\">Internet Reconfigurable Logic (IRL) <\/span><br\/><span class=\"vi\">l\u00f4gic c\u00f3 th\u1ec3 t\u00e1i c\u1ea5u h\u00ecnh Internet <\/span><\/li><li><span class=\"en\">intuitionist logic <\/span><br\/><span class=\"vi\">l\u00f4gic tr\u1ef1c gi\u00e1c <\/span><\/li><li><span class=\"en\">intuitionist logic <\/span><br\/><span class=\"vi\">l\u00f4gic tr\u1ef1c gi\u00e1c ch\u1ee7 ngh\u0129a <\/span><\/li><li><span class=\"en\">logic (al) circuit <\/span><br\/><span class=\"vi\">m\u1ea1ch logic <\/span><\/li><li><span class=\"en\">logic (al) design <\/span><br\/><span class=\"vi\">t\u1ed5ng h\u1ee3p logic <\/span><\/li><li><span class=\"en\">logic (al) device <\/span><br\/><span class=\"vi\">thi\u1ebft b\u1ecb logic <\/span><\/li><li><span class=\"en\">logic (al) element <\/span><br\/><span class=\"vi\">ph\u1ea7n t\u1eed logic <\/span><\/li><li><span class=\"en\">logic (al) flowchart <\/span><br\/><span class=\"vi\">l\u01b0u \u0111\u1ed3 l\u00f4gic <\/span><\/li><li><span class=\"en\">logic (al) machine <\/span><br\/><span class=\"vi\">m\u00e1y logic <\/span><\/li><li><span class=\"en\">logic (al) operation <\/span><br\/><span class=\"vi\">ph\u00e9p to\u00e1n logic <\/span><\/li><li><span class=\"en\">logic algebra <\/span><br\/><span class=\"vi\">\u0111\u1ea1i s\u1ed1 l\u00f4gic <\/span><\/li><li><span class=\"en\">logic analyser <\/span><br\/><span class=\"vi\">b\u1ed9 ph\u00e2n t\u00edch logic <\/span><\/li><li><span class=\"en\">logic analysis <\/span><br\/><span class=\"vi\">s\u1ef1 ph\u00e2n t\u00edch logic <\/span><\/li><li><span class=\"en\">logic analyzer <\/span><br\/><span class=\"vi\">b\u1ed9 ph\u00e2n t\u00edch logic <\/span><\/li><li><span class=\"en\">logic arithmetic unit <\/span><br\/><span class=\"vi\">thi\u1ebft b\u1ecb logic s\u1ed1 h\u1ecdc <\/span><\/li><li><span class=\"en\">logic array <\/span><br\/><span class=\"vi\">d\u00e3y l\u00f4gic <\/span><\/li><li><span class=\"en\">logic array <\/span><br\/><span class=\"vi\">m\u1ea3ng logic <\/span><\/li><li><span class=\"en\">logic bomb <\/span><br\/><span class=\"vi\">bom logic <\/span><\/li><li><span class=\"en\">logic card <\/span><br\/><span class=\"vi\">b\u00eca logic <\/span><\/li><li><span class=\"en\">logic card <\/span><br\/><span class=\"vi\">c\u1ea1c l\u00f4gic <\/span><\/li><li><span class=\"en\">logic card <\/span><br\/><span class=\"vi\">m\u1ea3ng logic <\/span><\/li><li><span class=\"en\">logic card <\/span><br\/><span class=\"vi\">th\u1ebb logic <\/span><\/li><li><span class=\"en\">logic card <\/span><br\/><span class=\"vi\">t\u1ea5m m\u1ea1ch logic <\/span><\/li><li><span class=\"en\">logic chip <\/span><br\/><span class=\"vi\">chip l\u00f4gic <\/span><\/li><li><span class=\"en\">logic chip <\/span><br\/><span class=\"vi\">vi m\u1ea1ch logic <\/span><\/li><li><span class=\"en\">logic circuit <\/span><br\/><span class=\"vi\">linh ki\u1ec7n l\u00f4gic <\/span><\/li><li><span class=\"en\">logic circuit <\/span><br\/><span class=\"vi\">m\u1ea1ch logic <\/span><\/li><li><span class=\"en\">logic circuit <\/span><br\/><span class=\"vi\">m\u1ea1ch l\u00f4gic <\/span><\/li><li><span class=\"en\">logic circuit <\/span><br\/><span class=\"vi\">ph\u1ea7n t\u1eed logic <\/span><\/li><li><span class=\"en\">logic circuit <\/span><br\/><span class=\"vi\">th\u00e0nh ph\u1ea7n logic <\/span><\/li><li><span class=\"en\">logic comparison <\/span><br\/><span class=\"vi\">s\u1ef1 so s\u00e1nh logic <\/span><\/li><li><span class=\"en\">logic component <\/span><br\/><span class=\"vi\">linh ki\u1ec7n l\u00f4gic <\/span><\/li><li><span class=\"en\">logic component <\/span><br\/><span class=\"vi\">m\u1ea1ch logic <\/span><\/li><li><span class=\"en\">logic component <\/span><br\/><span class=\"vi\">ph\u1ea7n t\u1eed logic <\/span><\/li><li><span class=\"en\">logic component <\/span><br\/><span class=\"vi\">th\u00e0nh ph\u1ea7n logic <\/span><\/li><li><span class=\"en\">logic control <\/span><br\/><span class=\"vi\">\u0111i\u1ec1u khi\u1ec3n l\u00f4gic <\/span><\/li><li><span class=\"en\">Logic Control output Module (LCOM) <\/span><br\/><span class=\"vi\">kh\u1ed1i \u0111\u1ea7u ra \u0111i\u1ec1u khi\u1ec3n logic <\/span><\/li><li><span class=\"en\">logic decision <\/span><br\/><span class=\"vi\">quy\u1ebft \u0111\u1ecbnh logic <\/span><\/li><li><span class=\"en\">logic design <\/span><br\/><span class=\"vi\">b\u1ea3n thi\u1ebft k\u1ebf logic <\/span><\/li><li><span class=\"en\">logic design <\/span><br\/><span class=\"vi\">b\u1ea3n v\u1ebd logic <\/span><\/li><li><span class=\"en\">logic design <\/span><br\/><span class=\"vi\">thi\u1ebft k\u1ebf logic <\/span><\/li><li><span class=\"en\">logic design <\/span><br\/><span class=\"vi\">thi\u1ebft k\u1ebf l\u00f4gic <\/span><\/li><li><span class=\"en\">logic design language <\/span><br\/><span class=\"vi\">ng\u00f4n ng\u1eef thi\u1ebft k\u1ebf l\u00f4gic <\/span><\/li><li><span class=\"en\">logic device <\/span><br\/><span class=\"vi\">linh ki\u1ec7n l\u00f4gic <\/span><\/li><li><span class=\"en\">logic device <\/span><br\/><span class=\"vi\">m\u1ea1ch logic <\/span><\/li><li><span class=\"en\">logic device <\/span><br\/><span class=\"vi\">thi\u1ebft b\u1ecb logic <\/span><\/li><li><span class=\"en\">logic diagram <\/span><br\/><span class=\"vi\">bi\u1ec3u \u0111\u1ed3 logic <\/span><\/li><li><span class=\"en\">logic diagram <\/span><br\/><span class=\"vi\">gi\u1ea3n \u0111\u1ed3 logic <\/span><\/li><li><span class=\"en\">logic diagram <\/span><br\/><span class=\"vi\">s\u01a1 \u0111\u1ed3 logic <\/span><\/li><li><span class=\"en\">logic element <\/span><br\/><span class=\"vi\">c\u1ed5ng l\u00f4gic <\/span><\/li><li><span class=\"en\">logic element <\/span><br\/><span class=\"vi\">c\u1eeda l\u00f4gic <\/span><\/li><li><span class=\"en\">logic element <\/span><br\/><span class=\"vi\">linh ki\u1ec7n l\u00f4gic <\/span><\/li><li><span class=\"en\">logic element <\/span><br\/><span class=\"vi\">m\u1ea1ch logic <\/span><\/li><li><span class=\"en\">logic element <\/span><br\/><span class=\"vi\">ph\u1ea7n t\u1eed logic <\/span><\/li><li><span class=\"en\">logic element <\/span><br\/><span class=\"vi\">th\u00e0nh ph\u1ea7n logic <\/span><\/li><li><span class=\"en\">logic error <\/span><br\/><span class=\"vi\">l\u1ed7i l\u00f4gic <\/span><\/li><li><span class=\"en\">logic flowchart <\/span><br\/><span class=\"vi\">l\u01b0u \u0111\u1ed3 l\u00f4gic <\/span><\/li><li><span class=\"en\">logic function <\/span><br\/><span class=\"vi\">ch\u1ee9c n\u0103ng l\u00f4gic <\/span><\/li><li><span class=\"en\">logic function <\/span><br\/><span class=\"vi\">h\u00e0m logic <\/span><\/li><li><span class=\"en\">logic gate <\/span><br\/><span class=\"vi\">c\u1ed5ng l\u00f4gic <\/span><\/li><li><span class=\"en\">logic gate <\/span><br\/><span class=\"vi\">ph\u1ea7n t\u1eed logic <\/span><\/li><li><span class=\"en\">logic grid <\/span><br\/><span class=\"vi\">l\u01b0\u1edbi l\u00f4gic <\/span><\/li><li><span class=\"en\">logic high <\/span><br\/><span class=\"vi\">tr\u1ecb logic cao <\/span><\/li><li><span class=\"en\">Logic In Computer Science (LICS) <\/span><br\/><span class=\"vi\">l\u00f4gic trong khoa h\u1ecdc m\u00e1y t\u00ednh <\/span><\/li><li><span class=\"en\">logic input signal <\/span><br\/><span class=\"vi\">t\u00edn hi\u1ec7u v\u00e0o logic <\/span><\/li><li><span class=\"en\">logic instruction <\/span><br\/><span class=\"vi\">ch\u1ec9 th\u1ecb l\u00f4gic <\/span><\/li><li><span class=\"en\">logic instruction <\/span><br\/><span class=\"vi\">l\u1ec7nh l\u00f4gic <\/span><\/li><li><span class=\"en\">logic level <\/span><br\/><span class=\"vi\">m\u1ee9c logic <\/span><\/li><li><span class=\"en\">logic low <\/span><br\/><span class=\"vi\">tr\u1ecb logic th\u1ea5p <\/span><\/li><li><span class=\"en\">logic microcircuit <\/span><br\/><span class=\"vi\">vi m\u1ea1ch logic <\/span><\/li><li><span class=\"en\">logic operation <\/span><br\/><span class=\"vi\">ph\u00e9p to\u00e1n logic <\/span><\/li><li><span class=\"en\">logic operations <\/span><br\/><span class=\"vi\">ph\u00e9p to\u00e1n logic <\/span><\/li><li><span class=\"en\">logic operator <\/span><br\/><span class=\"vi\">to\u00e1n t\u1eed logic <\/span><\/li><li><span class=\"en\">logic output signal <\/span><br\/><span class=\"vi\">t\u00edn hi\u1ec7u ra logic <\/span><\/li><li><span class=\"en\">logic paging <\/span><br\/><span class=\"vi\">s\u1ef1 ph\u00e2n trang logic <\/span><\/li><li><span class=\"en\">logic pattern <\/span><br\/><span class=\"vi\">m\u1eabu logic <\/span><\/li><li><span class=\"en\">logic pattern <\/span><br\/><span class=\"vi\">m\u00f4 h\u00ecnh logic <\/span><\/li><li><span class=\"en\">logic programming <\/span><br\/><span class=\"vi\">l\u1eadp tr\u00ecnh l\u00f4gic <\/span><\/li><li><span class=\"en\">logic programming <\/span><br\/><span class=\"vi\">s\u1ef1 l\u1eadp tr\u00ecnh logic <\/span><\/li><li><span class=\"en\">logic programming <\/span><br\/><span class=\"vi\">s\u1ef1 th\u1ea3o ch\u01b0\u01a1ng tr\u00ecnh logic <\/span><\/li><li><span class=\"en\">Logic Programming and Automated Reasoning (LP) <\/span><br\/><span class=\"vi\">l\u1eadp tr\u00ecnh l\u00f4gic v\u00e0 suy lu\u1eadn t\u1ef1 \u0111\u1ed9ng <\/span><\/li><li><span class=\"en\">logic programming language <\/span><br\/><span class=\"vi\">ng\u00f4n ng\u1eef l\u1eadp tr\u00ecnh l\u00f4gic <\/span><\/li><li><span class=\"en\">logic section <\/span><br\/><span class=\"vi\">ph\u1ea7n logic <\/span><\/li><li><span class=\"en\">logic shift <\/span><br\/><span class=\"vi\">ph\u00e9p d\u1ecbch logic <\/span><\/li><li><span class=\"en\">logic shift <\/span><br\/><span class=\"vi\">s\u1ef1 d\u1ecbch chuy\u1ec3n logic <\/span><\/li><li><span class=\"en\">logic short fault <\/span><br\/><span class=\"vi\">s\u1ef1 \u0111o\u1ea3n m\u1ea1ch logic <\/span><\/li><li><span class=\"en\">logic signal <\/span><br\/><span class=\"vi\">t\u00edn hi\u1ec7u logic <\/span><\/li><li><span class=\"en\">logic simulation <\/span><br\/><span class=\"vi\">s\u1ef1 m\u00f4 ph\u1ecfng logic <\/span><\/li><li><span class=\"en\">logic simulator <\/span><br\/><span class=\"vi\">b\u1ed9 m\u00f4 ph\u1ecfng logic <\/span><\/li><li><span class=\"en\">logic state <\/span><br\/><span class=\"vi\">tr\u1ea1ng th\u00e1i logic <\/span><\/li><li><span class=\"en\">logic state analysis <\/span><br\/><span class=\"vi\">s\u1ef1 ph\u00e2n t\u00edch tr\u1ea1ng th\u00e1i logic <\/span><\/li><li><span class=\"en\">logic state analyzer <\/span><br\/><span class=\"vi\">b\u1ed9 ph\u00e2n t\u00edch tr\u1ea1ng th\u00e1i log\u00edc <\/span><\/li><li><span class=\"en\">logic state and timing analyses <\/span><br\/><span class=\"vi\">ph\u00e2n t\u00edch tr\u1ea1ng th\u00e1i v\u00e0 \u0111\u1ecbnh th\u1eddi logic <\/span><\/li><li><span class=\"en\">logic switch <\/span><br\/><span class=\"vi\">chuy\u1ec3n m\u1ea1ch l\u00f4gic <\/span><\/li><li><span class=\"en\">logic symbol <\/span><br\/><span class=\"vi\">bi\u1ec3u t\u01b0\u1ee3ng logic <\/span><\/li><li><span class=\"en\">logic symbol <\/span><br\/><span class=\"vi\">k\u00fd hi\u1ec7u logic <\/span><\/li><li><span class=\"en\">logic test <\/span><br\/><span class=\"vi\">ph\u00e9p ki\u1ec3m tra logic <\/span><\/li><li><span class=\"en\">logic test <\/span><br\/><span class=\"vi\">s\u1ef1 th\u1eed logic <\/span><\/li><li><span class=\"en\">logic test <\/span><br\/><span class=\"vi\">th\u1eed logic <\/span><\/li><li><span class=\"en\">logic tester <\/span><br\/><span class=\"vi\">b\u1ed9 th\u1eed logic <\/span><\/li><li><span class=\"en\">logic timing <\/span><br\/><span class=\"vi\">s\u1ef1 \u0111\u1ecbnh th\u1eddi logic <\/span><\/li><li><span class=\"en\">logic timing analysis <\/span><br\/><span class=\"vi\">s\u1ef1 ph\u00e2n t\u00edch \u0111\u1ecbnh th\u1eddi logic <\/span><\/li><li><span class=\"en\">logic unit <\/span><br\/><span class=\"vi\">b\u1ed9 logic <\/span><\/li><li><span class=\"en\">logic unit <\/span><br\/><span class=\"vi\">kh\u1ed1i logic <\/span><\/li><li><span class=\"en\">logic unit <\/span><br\/><span class=\"vi\">\u0111\u01a1n v\u1ecb l\u00f4gic <\/span><\/li><li><span class=\"en\">logic unit <\/span><br\/><span class=\"vi\">thi\u1ebft b\u1ecb logic <\/span><\/li><li><span class=\"en\">logic variable <\/span><br\/><span class=\"vi\">bi\u1ebfn logic <\/span><\/li><li><span class=\"en\">logic word <\/span><br\/><span class=\"vi\">t\u1eeb logic <\/span><\/li><li><span class=\"en\">logic-integrated circuit <\/span><br\/><span class=\"vi\">m\u1ea1ch t\u00edch h\u1ee3p logic <\/span><\/li><li><span class=\"en\">logic-seeking printer <\/span><br\/><span class=\"vi\">m\u00e1y in t\u00ecm ki\u1ebfm logic <\/span><\/li><li><span class=\"en\">logical function ham logic. <\/span><br\/><span class=\"vi\">h\u00e0m logic <\/span><\/li><li><span class=\"en\">low-level logic circuit <\/span><br\/><span class=\"vi\">m\u1ea1ch logic m\u1ee9c th\u1ea5p <\/span><\/li><li><span class=\"en\">low-logic level <\/span><br\/><span class=\"vi\">m\u1ee9c logic th\u1ea5p <\/span><\/li><li><span class=\"en\">machine logic <\/span><br\/><span class=\"vi\">l\u00f4gic m\u00e1y <\/span><\/li><li><span class=\"en\">majority logic <\/span><br\/><span class=\"vi\">l\u00f4gic ch\u1ee7 y\u1ebfu <\/span><\/li><li><span class=\"en\">majority logic <\/span><br\/><span class=\"vi\">l\u00f4gic \u0111a s\u1ed1 <\/span><\/li><li><span class=\"en\">many-valued logic <\/span><br\/><span class=\"vi\">l\u00f4gic \u0111a tr\u1ecb <\/span><\/li><li><span class=\"en\">mathematical logic <\/span><br\/><span class=\"vi\">l\u00f4gic k\u00fd hi\u1ec7u <\/span><\/li><li><span class=\"en\">mathematical logic <\/span><br\/><span class=\"vi\">l\u00f4gic to\u00e1n <\/span><\/li><li><span class=\"en\">mathematical logic <\/span><br\/><span class=\"vi\">l\u00f4gic to\u00e1n h\u1ecdc <\/span><\/li><li><span class=\"en\">merge transistor logic (MTL) <\/span><br\/><span class=\"vi\">m\u1ea1ch logic tranzito t\u00edch h\u1ee3p <\/span><\/li><li><span class=\"en\">merged-transistor logic <\/span><br\/><span class=\"vi\">l\u00f4gic tranzito k\u1ebft h\u1ee3p <\/span><\/li><li><span class=\"en\">mixed-logic board <\/span><br\/><span class=\"vi\">t\u1ea5m m\u1ea1ch logic h\u1ed7n h\u1ee3p <\/span><\/li><li><span class=\"en\">modal logic <\/span><br\/><span class=\"vi\">l\u00f4gic m\u1ed1t <\/span><\/li><li><span class=\"en\">MOS logic circuit <\/span><br\/><span class=\"vi\">m\u1ea1ch logic MOS <\/span><\/li><li><span class=\"en\">MTL (mergedtransistor logic) <\/span><br\/><span class=\"vi\">l\u00f4gic tranzito k\u1ebft h\u1ee3p <\/span><\/li><li><span class=\"en\">multi-volume logic <\/span><br\/><span class=\"vi\">l\u00f4gic \u0111a tr\u1ecb <\/span><\/li><li><span class=\"en\">multivalued logic <\/span><br\/><span class=\"vi\">l\u00f4gic \u0111a tr\u1ecb <\/span><\/li><li><span class=\"en\">N-level logic <\/span><br\/><span class=\"vi\">l\u00f4gic N m\u1ee9c <\/span><\/li><li><span class=\"en\">n-valued logic <\/span><br\/><span class=\"vi\">l\u00f4gic n-tr\u1ecb <\/span><\/li><li><span class=\"en\">negative logic <\/span><br\/><span class=\"vi\">l\u00f4gic \u00e2m <\/span><\/li><li><span class=\"en\">negative logic <\/span><br\/><span class=\"vi\">m\u1ea1ch logic \u00e2m <\/span><\/li><li><span class=\"en\">NMOSlogic <\/span><br\/><span class=\"vi\">m\u1ea1ch logic NMOS <\/span><\/li><li><span class=\"en\">nonsaturted logic <\/span><br\/><span class=\"vi\">m\u1ea1ch logic kh\u00f4ng b\u00e3o h\u00f2a <\/span><\/li><li><span class=\"en\">NOT logic <\/span><br\/><span class=\"vi\">m\u1ea1ch logic NOT <\/span><\/li><li><span class=\"en\">optical logic circuit <\/span><br\/><span class=\"vi\">m\u1ea1ch logic quang <\/span><\/li><li><span class=\"en\">optical logic gate <\/span><br\/><span class=\"vi\">c\u1ed5ng l\u00f4gic quang <\/span><\/li><li><span class=\"en\">opto-electronic logic <\/span><br\/><span class=\"vi\">m\u1ea1ch logic quang \u0111i\u1ec7n t\u1eed <\/span><\/li><li><span class=\"en\">PL (predicatelogic) <\/span><br\/><span class=\"vi\">l\u00f4gic v\u1ecb ng\u1eef <\/span><\/li><li><span class=\"en\">PLA (programmablelogic array) <\/span><br\/><span class=\"vi\">m\u1ea3ng logic kh\u1ea3 l\u1eadp tr\u00ecnh <\/span><\/li><li><span class=\"en\">PLA (programmablelogic array) <\/span><br\/><span class=\"vi\">m\u1ea3ng logic l\u1eadp tr\u00ecnh \u0111\u01b0\u1ee3c <\/span><\/li><li><span class=\"en\">PLC (programmablelogic controller) <\/span><br\/><span class=\"vi\">b\u1ed9 \u0111i\u1ec1u khi\u1ec3n logic l\u1eadp tr\u00ecnh \u0111\u01b0\u1ee3c <\/span><\/li><li><span class=\"en\">PLM (programlogic manual) <\/span><br\/><span class=\"vi\">t\u00e0i li\u1ec7u h\u01b0\u1edbng d\u1eabn logic ch\u01b0\u01a1ng tr\u00ecnh <\/span><\/li><li><span class=\"en\">positive logic <\/span><br\/><span class=\"vi\">t\u1eed logic d\u01b0\u01a1ng <\/span><\/li><li><span class=\"en\">predicate logic (AI) <\/span><br\/><span class=\"vi\">l\u00f4gic x\u00e1c nh\u1eadn <\/span><\/li><li><span class=\"en\">predicate logic (PL) <\/span><br\/><span class=\"vi\">l\u00f4gic v\u1ecb ng\u1eef <\/span><\/li><li><span class=\"en\">program logic <\/span><br\/><span class=\"vi\">l\u00f4gic ch\u01b0\u01a1ng tr\u00ecnh <\/span><\/li><li><span class=\"en\">program logic manual (PLM) <\/span><br\/><span class=\"vi\">t\u00e0i li\u1ec7u h\u01b0\u1edbng d\u1eabn logic ch\u01b0\u01a1ng tr\u00ecnh <\/span><\/li><li><span class=\"en\">Programmable Array Logic (PAL) <\/span><br\/><span class=\"vi\">l\u00f4gic m\u1ea3ng c\u00f3 th\u1ec3 l\u1eadp tr\u00ecnh <\/span><\/li><li><span class=\"en\">programmable array logic (PAL) <\/span><br\/><span class=\"vi\">m\u1ea3ng logic kh\u1ea3 l\u1eadp tr\u00ecnh <\/span><\/li><li><span class=\"en\">programmable array logic (PAL) <\/span><br\/><span class=\"vi\">m\u1ea3ng logic l\u1eadp tr\u00ecnh \u0111\u01b0\u1ee3c <\/span><\/li><li><span class=\"en\">Programmable Logic Array (PLA) <\/span><br\/><span class=\"vi\">m\u1ea3ng logic c\u00f3 th\u1ec3 l\u1eadp tr\u00ecnh <\/span><\/li><li><span class=\"en\">programmable logic array (PLA) <\/span><br\/><span class=\"vi\">m\u1ea3ng logic l\u1eadp tr\u00ecnh \u0111\u01b0\u1ee3c <\/span><\/li><li><span class=\"en\">programmable logic circuit <\/span><br\/><span class=\"vi\">m\u1ea1ch logic l\u1eadp tr\u00ecnh \u0111\u01b0\u1ee3c <\/span><\/li><li><span class=\"en\">programmable logic control (PLC) <\/span><br\/><span class=\"vi\">\u0111i\u1ec1u khi\u1ec3n l\u00f4gic kh\u1ea3 l\u1eadp tr\u00ecnh <\/span><\/li><li><span class=\"en\">programmable logic controller (PLC) <\/span><br\/><span class=\"vi\">b\u1ed9 \u0111i\u1ec1u khi\u1ec3n logic l\u1eadp tr\u00ecnh \u0111\u01b0\u1ee3c <\/span><\/li><li><span class=\"en\">programmable logic device <\/span><br\/><span class=\"vi\">thi\u1ebft b\u1ecb logic l\u1eadp tr\u00ecnh \u0111\u01b0\u1ee3c <\/span><\/li><li><span class=\"en\">programmable logic system <\/span><br\/><span class=\"vi\">h\u1ec7 th\u1ed1ng logic l\u1eadp tr\u00ecnh \u0111\u01b0\u1ee3c <\/span><\/li><li><span class=\"en\">programmed logic array <\/span><br\/><span class=\"vi\">m\u1ea3ng logic \u0111\u01b0\u1ee3c l\u1eadp tr\u00ecnh <\/span><\/li><li><span class=\"en\">Programmed Logic for Automatic Teaching Operations (PLATO) <\/span><br\/><span class=\"vi\">l\u00f4gic l\u1eadp tr\u00ecnh cho c\u00e1c ho\u1ea1t \u0111\u1ed9ng d\u1ea1y h\u1ecdc t\u1ef1 \u0111\u1ed9ng <\/span><\/li><li><span class=\"en\">Programming in Logic (programminglanguage) (PROLOG) <\/span><br\/><span class=\"vi\">l\u1eadp tr\u00ecnh b\u1eb1ng ng\u00f4n ng\u1eef l\u00f4gic (ng\u00f4n ng\u1eef l\u1eadp tr\u00ecnh) <\/span><\/li><li><span class=\"en\">propositional logic <\/span><br\/><span class=\"vi\">l\u00f4gic m\u1ec7nh \u0111\u1ec1 <\/span><\/li><li><span class=\"en\">quantum logic <\/span><br\/><span class=\"vi\">l\u00f4gic l\u01b0\u1ee3ng t\u1eed <\/span><\/li><li><span class=\"en\">random logic <\/span><br\/><span class=\"vi\">m\u1ea1ch logic ng\u1eabu nhi\u00ean <\/span><\/li><li><span class=\"en\">random logic chip <\/span><br\/><span class=\"vi\">chip l\u00f4gic ng\u1eabu nhi\u00ean <\/span><\/li><li><span class=\"en\">random logic circuit <\/span><br\/><span class=\"vi\">m\u1ea1ch logic ng\u1eabu nhi\u00ean <\/span><\/li><li><span class=\"en\">RCTL logic <\/span><br\/><span class=\"vi\">l\u00f4gic \u0111i\u1ec7n tr\u1edf-t\u1ee5-tranzito <\/span><\/li><li><span class=\"en\">recognition logic <\/span><br\/><span class=\"vi\">l\u00f4gic nh\u1eadn bi\u1ebft <\/span><\/li><li><span class=\"en\">register and arithmetic logic unit <\/span><br\/><span class=\"vi\">thanh ghi v\u00e0 b\u1ed9 logic s\u1ed1 h\u1ecdc <\/span><\/li><li><span class=\"en\">Register Arithmetic Logic Unit (RALU) <\/span><br\/><span class=\"vi\">kh\u1ed1i logic s\u1ed1 h\u1ecdc c\u1ee7a b\u1ed9 ghi <\/span><\/li><li><span class=\"en\">Relay Ladder Logic (RLL) <\/span><br\/><span class=\"vi\">l\u00f4gic chuy\u1ec3n ti\u1ebfp b\u1eadc thang <\/span><\/li><li><span class=\"en\">Resistor Transistor Logic (RTL) <\/span><br\/><span class=\"vi\">M\u1ea1ch logic \u0111i\u1ec7n tr\u1edf - Tranzito <\/span><\/li><li><span class=\"en\">resistor-transistor-transistor logic <\/span><br\/><span class=\"vi\">m\u1ea1ch logic RCTL <\/span><\/li><li><span class=\"en\">resistor-transistor-transistor logic (RCTLlogic) <\/span><br\/><span class=\"vi\">m\u1ea1ch logic \u0111i\u1ec7n tr\u1edf-t\u1ee5-tranzito <\/span><\/li><li><span class=\"en\">restoring logic <\/span><br\/><span class=\"vi\">m\u1ea1ch logic ph\u1ee5c h\u1ed3i <\/span><\/li><li><span class=\"en\">saturated logic <\/span><br\/><span class=\"vi\">l\u00f4gic b\u00e3o h\u00f2a <\/span><\/li><li><span class=\"en\">saturated logic <\/span><br\/><span class=\"vi\">m\u1ea1ch logic b\u00e3o h\u00f2a <\/span><\/li><li><span class=\"en\">saturation logic <\/span><br\/><span class=\"vi\">l\u00f4gic b\u00e3o h\u00f2a <\/span><\/li><li><span class=\"en\">sequential logic <\/span><br\/><span class=\"vi\">m\u1ea1ch logic tu\u1ea7n t\u1ef1 <\/span><\/li><li><span class=\"en\">sequential logic element <\/span><br\/><span class=\"vi\">ph\u1ea7n t\u1eed logic tu\u1ea7n t\u1ef1 <\/span><\/li><li><span class=\"en\">Sequential logic Systems (SLS) <\/span><br\/><span class=\"vi\">c\u00e1c h\u1ec7 th\u1ed1ng l\u00f4gic tu\u1ea7n t\u1ef1 <\/span><\/li><li><span class=\"en\">Service Logic Execution Environment (SLEE) <\/span><br\/><span class=\"vi\">m\u00f4i tr\u01b0\u1eddng th\u1ef1c hi\u1ec7n logic d\u1ecbch v\u1ee5 <\/span><\/li><li><span class=\"en\">shared logic <\/span><br\/><span class=\"vi\">l\u00f4gic chia s\u1ebb <\/span><\/li><li><span class=\"en\">shared logic <\/span><br\/><span class=\"vi\">l\u00f4gic d\u00f9ng chung <\/span><\/li><li><span class=\"en\">shared logic <\/span><br\/><span class=\"vi\">l\u00f4gic ph\u00e2n chia <\/span><\/li><li><span class=\"en\">shared logic word processing equipment <\/span><br\/><span class=\"vi\">thi\u1ebft b\u1ecb x\u1eed l\u00fd t\u1eeb logic chia s\u1ebb <\/span><\/li><li><span class=\"en\">shared logic word processing equipment <\/span><br\/><span class=\"vi\">thi\u1ebft b\u1ecb x\u1eed l\u00fd t\u1eeb logic d\u00f9ng chung <\/span><\/li><li><span class=\"en\">solid logic technology <\/span><br\/><span class=\"vi\">c\u00f4ng ngh\u1ec7 l\u00f4gic b\u00e1n d\u1eabn <\/span><\/li><li><span class=\"en\">solid logic technology <\/span><br\/><span class=\"vi\">c\u00f4ng ngh\u1ec7 l\u00f4gic r\u1eafn <\/span><\/li><li><span class=\"en\">SOS logic <\/span><br\/><span class=\"vi\">l\u00f4gic silic tr\u00ean saphia <\/span><\/li><li><span class=\"en\">Structured Logic Design (SLD) <\/span><br\/><span class=\"vi\">thi\u1ebft k\u1ebf logic theo c\u1ea5u tr\u00fac <\/span><\/li><li><span class=\"en\">switching logic circuitry <\/span><br\/><span class=\"vi\">m\u1ea1ch l\u00f4g\u00edc chuy\u1ec3n m\u1ea1ch <\/span><\/li><li><span class=\"en\">switching logic function <\/span><br\/><span class=\"vi\">h\u00e0m s\u1ed1 l\u00f4g\u00edc chuy\u1ec3n m\u1ea1ch <\/span><\/li><li><span class=\"en\">symbolic logic <\/span><br\/><span class=\"vi\">l\u00f4gic k\u00fd hi\u1ec7u <\/span><\/li><li><span class=\"en\">symbolic logic <\/span><br\/><span class=\"vi\">l\u00f4gic to\u00e1n <\/span><\/li><li><span class=\"en\">symbolic logic <\/span><br\/><span class=\"vi\">l\u00f4gic to\u00e1n h\u1ecdc <\/span><\/li><li><span class=\"en\">ternary logic <\/span><br\/><span class=\"vi\">l\u00f4gic tam ph\u00e2n <\/span><\/li><li><span class=\"en\">three-state logic <\/span><br\/><span class=\"vi\">l\u00f4gic ba tr\u1ea1ng th\u00e1i <\/span><\/li><li><span class=\"en\">threshold logic <\/span><br\/><span class=\"vi\">l\u00f4gic ng\u01b0\u1ee1ng <\/span><\/li><li><span class=\"en\">traditional logic <\/span><br\/><span class=\"vi\">l\u00f4gic c\u1ed5 truy\u1ec1n <\/span><\/li><li><span class=\"en\">transistor-coupled logic <\/span><br\/><span class=\"vi\">m\u1ea1ch logic gh\u00e9p tranzito <\/span><\/li><li><span class=\"en\">Transistor-Transistor Logic (TTL) <\/span><br\/><span class=\"vi\">l\u00f4gic Tranzito-Tranzito <\/span><\/li><li><span class=\"en\">transistor-transistor logic (TTL) <\/span><br\/><span class=\"vi\">m\u1ea1ch logic tranzito-tranzito <\/span><\/li><li><span class=\"en\">tristate logic <\/span><br\/><span class=\"vi\">l\u00f4gic ba tr\u1ea1ng th\u00e1i <\/span><\/li><li><span class=\"en\">TTL (transistor-transistor logic) <\/span><br\/><span class=\"vi\">m\u1ea1ch logic transistor transistor <\/span><\/li><li><span class=\"en\">ULA (uncommittedlogic array) <\/span><br\/><span class=\"vi\">m\u1ea3ng logic kh\u00f4ng chuy\u1ec3n <\/span><\/li><li><span class=\"en\">uncommitted logic array <\/span><br\/><span class=\"vi\">m\u1ea3ng logic kh\u00f4ng chuy\u1ec3n <\/span><\/li><li><span class=\"en\">Uncommitted Logic Array (ULA) <\/span><br\/><span class=\"vi\">m\u1ea3ng logic kh\u00f4ng r\u00e0ng bu\u1ed9c <\/span><\/li><li><span class=\"en\">wired logic system <\/span><br\/><span class=\"vi\">h\u1ec7 logic c\u00e0i s\u1eb5n <\/span><\/li><\/ul><h5 id=\"h5\">l\u00f4gic, m\u1ea1ch l\u00f4gic<\/h5><h5 id=\"h5\">lu\u1eadn l\u00fd<\/h5><ul><li><span class=\"en\">arithmetic logic unit (ALU) <\/span><br\/><span class=\"vi\">\u0111\u01a1n v\u1ecb s\u1ed1 h\u1ecdc (v\u00e0) lu\u1eadn l\u00fd <\/span><\/li><li><span class=\"en\">combinational logic <\/span><br\/><span class=\"vi\">lu\u00e2n l\u00fd k\u1ebft h\u1ee3p <\/span><\/li><li><span class=\"en\">hard-wired logic <\/span><br\/><span class=\"vi\">lu\u1eadn l\u00fd m\u1ea1ng c\u1ee9ng <\/span><\/li><li><span class=\"en\">logic analyzer <\/span><br\/><span class=\"vi\">ph\u00e2n t\u00edch vi\u00ean lu\u1eadn l\u00fd <\/span><\/li><li><span class=\"en\">logic level <\/span><br\/><span class=\"vi\">m\u1ee9c lu\u1eadn l\u00fd <\/span><\/li><li><span class=\"en\">logic of a program <\/span><br\/><span class=\"vi\">lu\u1eadn l\u00fd c\u1ee7a m\u1ed9t ch\u01b0\u01a1ng tr\u00ecnh <\/span><\/li><li><span class=\"en\">logic operation <\/span><br\/><span class=\"vi\">ph\u00e9p to\u00e1n lu\u1eadn l\u00fd <\/span><\/li><li><span class=\"en\">logic operator <\/span><br\/><span class=\"vi\">to\u00e1n t\u1eed lu\u1eadn l\u00fd <\/span><\/li><li><span class=\"en\">logic variable <\/span><br\/><span class=\"vi\">bi\u1ebfn lu\u1eadn l\u00fd <\/span><\/li><li><span class=\"en\">mathematical logic <\/span><br\/><span class=\"vi\">lu\u1eadn l\u00fd to\u00e1n h\u1ecdc <\/span><\/li><li><span class=\"en\">program logic <\/span><br\/><span class=\"vi\">lu\u1eadn l\u00fd ch\u01b0\u01a1ng tr\u00ecnh <\/span><\/li><li><span class=\"en\">programming logic <\/span><br\/><span class=\"vi\">lu\u1eadn l\u00fd l\u1eadp tr\u00ecnh <\/span><\/li><\/ul><h5 id=\"h5\">m\u1ea1ch logic<\/h5><ul><li><span class=\"en\">ACL (advancedCMOS logic <\/span><br\/><span class=\"vi\">m\u1ea1ch log\u00edc CMOS n\u00e2ng cao <\/span><\/li><li><span class=\"en\">advanced CMOS logic (ACL) <\/span><br\/><span class=\"vi\">m\u1ea1ch logic CMOS n\u00e2ng cao <\/span><\/li><li><span class=\"en\">Advanced CMOS Logic (ACL) <\/span><br\/><span class=\"vi\">M\u1ea1ch logic CMOS ti\u00ean ti\u1ebfn <\/span><\/li><li><span class=\"en\">advanced solid logic technology (ASLT) <\/span><br\/><span class=\"vi\">c\u00f4ng ngh\u1ec7 m\u1ea1ch l\u00f4gic b\u00e1n d\u1eabn c\u1ea3i ti\u1ebfn <\/span><\/li><li><span class=\"en\">Arithmetic and Logic Circuits (ALC) <\/span><br\/><span class=\"vi\">c\u00e1c m\u1ea1ch l\u00f4gic v\u00e0 thu\u1eadt to\u00e1n <\/span><\/li><li><span class=\"en\">ASLT (advancedsolid logic technology) <\/span><br\/><span class=\"vi\">c\u00f4ng ngh\u1ec7 m\u1ea1ch l\u00f4gic b\u00e1n d\u1eabn c\u1ea3i ti\u1ebfn <\/span><\/li><li><span class=\"en\">asynchronous logic <\/span><br\/><span class=\"vi\">m\u1ea1ch logic kh\u00f4ng \u0111\u1ed3ng b\u1ed9 <\/span><\/li><li><span class=\"en\">bipolar logic <\/span><br\/><span class=\"vi\">m\u1ea1ch logic l\u01b0\u1ee1ng c\u1ef1c <\/span><\/li><li><span class=\"en\">CML (current-mode logic) <\/span><br\/><span class=\"vi\">m\u1ea1ch l\u00f4gic ch\u1ebf \u0111\u1ed9 d\u00f2ng <\/span><\/li><li><span class=\"en\">COB (cardon board logic) <\/span><br\/><span class=\"vi\">c\u1ea1c c\u1eafm trong b\u1ea3ng m\u1ea1ch l\u00f4gic <\/span><\/li><li><span class=\"en\">complementary logic switch <\/span><br\/><span class=\"vi\">chuy\u1ec3n m\u1ea1ch l\u00f4gic b\u00f9 <\/span><\/li><li><span class=\"en\">control logic <\/span><br\/><span class=\"vi\">m\u1ea1ch logic \u0111i\u1ec1u khi\u1ec3n <\/span><\/li><li><span class=\"en\">current mode logic <\/span><br\/><span class=\"vi\">m\u1ea1ch logic ch\u1ebf \u0111\u1ed9 d\u00f2ng <\/span><\/li><li><span class=\"en\">current-mode logic (TML) <\/span><br\/><span class=\"vi\">m\u1ea1ch logic ch\u1ebf \u0111\u1ed9 d\u00f2ng <\/span><\/li><li><span class=\"en\">DCTL (direct-coupled transistor logic) <\/span><br\/><span class=\"vi\">m\u1ea1ch logic transistor gh\u00e9p tr\u1ef1c ti\u1ebfp <\/span><\/li><li><span class=\"en\">diode logic <\/span><br\/><span class=\"vi\">m\u1ea1ch logic \u0111iot <\/span><\/li><li><span class=\"en\">diode logic <\/span><br\/><span class=\"vi\">m\u1ea1ch logic d\u00f9ng diode <\/span><\/li><li><span class=\"en\">diode transistor logic <\/span><br\/><span class=\"vi\">m\u1ea1ch logic \u0111iot-tranzito <\/span><\/li><li><span class=\"en\">diode transistor logic (DTL) <\/span><br\/><span class=\"vi\">m\u1ea1ch logic \u0111iot-tranzito <\/span><\/li><li><span class=\"en\">diode-transistor logic (DTL) <\/span><br\/><span class=\"vi\">m\u1ea1ch logic diode-transistor <\/span><\/li><li><span class=\"en\">direct-coupled transistor logic (DCTL) <\/span><br\/><span class=\"vi\">m\u1ea1ch logic tranzito gh\u00e9p tr\u1ef1c ti\u1ebfp <\/span><\/li><li><span class=\"en\">DTL (diodetransistor logic) <\/span><br\/><span class=\"vi\">m\u1ea1ch logic \u0111i\u1ed1t-tranzito <\/span><\/li><li><span class=\"en\">DTL (diode-transistor logic) <\/span><br\/><span class=\"vi\">m\u1ea1ch logic diode-transistor <\/span><\/li><li><span class=\"en\">ECL (emitter-coupled logic) <\/span><br\/><span class=\"vi\">m\u1ea1ch logic gh\u00e9p c\u1ef1c ph\u00e1t <\/span><\/li><li><span class=\"en\">Emitter-Coupled Logic (ECL) <\/span><br\/><span class=\"vi\">m\u1ea1ch logic gh\u00e9p c\u1ef1c ph\u00e1t <\/span><\/li><li><span class=\"en\">emitter-coupled logic (ECL) <\/span><br\/><span class=\"vi\">m\u1ea1ch logic gh\u00e9p emit\u01a1 <\/span><\/li><li><span class=\"en\">emitter-coupled logic (ECL) <\/span><br\/><span class=\"vi\">m\u1ea1ch logic gh\u00e9p emitter <\/span><\/li><li><span class=\"en\">fast logic <\/span><br\/><span class=\"vi\">m\u1ea1ch logic t\u1ed1c \u0111\u1ed9 cao <\/span><\/li><li><span class=\"en\">gallium arsenide logic <\/span><br\/><span class=\"vi\">m\u1ea1ch logic gali asenua <\/span><\/li><li><span class=\"en\">IIL(integratedinjection logic) <\/span><br\/><span class=\"vi\">m\u1ea1ch logic phun t\u00edch h\u1ee3p <\/span><\/li><li><span class=\"en\">integrated injection logic (IIL) <\/span><br\/><span class=\"vi\">m\u1ea1ch logic phun t\u00edch h\u1ee3p <\/span><\/li><li><span class=\"en\">integrated logic <\/span><br\/><span class=\"vi\">m\u1ea1ch logic t\u00edch h\u1ee3p <\/span><\/li><li><span class=\"en\">integrated logic circuit <\/span><br\/><span class=\"vi\">m\u1ea1ch logic t\u00edch h\u1ee3p <\/span><\/li><li><span class=\"en\">interface logic <\/span><br\/><span class=\"vi\">m\u1ea1ch logic giao di\u1ec7n <\/span><\/li><li><span class=\"en\">logic card <\/span><br\/><span class=\"vi\">t\u1ea5m m\u1ea1ch logic <\/span><\/li><li><span class=\"en\">logic chip <\/span><br\/><span class=\"vi\">vi m\u1ea1ch logic <\/span><\/li><li><span class=\"en\">logic circuit <\/span><br\/><span class=\"vi\">m\u1ea1ch l\u00f4gic <\/span><\/li><li><span class=\"en\">logic microcircuit <\/span><br\/><span class=\"vi\">vi m\u1ea1ch logic <\/span><\/li><li><span class=\"en\">logic short fault <\/span><br\/><span class=\"vi\">s\u1ef1 \u0111o\u1ea3n m\u1ea1ch logic <\/span><\/li><li><span class=\"en\">logic switch <\/span><br\/><span class=\"vi\">chuy\u1ec3n m\u1ea1ch l\u00f4gic <\/span><\/li><li><span class=\"en\">low-level logic circuit <\/span><br\/><span class=\"vi\">m\u1ea1ch logic m\u1ee9c th\u1ea5p <\/span><\/li><li><span class=\"en\">merge transistor logic (MTL) <\/span><br\/><span class=\"vi\">m\u1ea1ch logic tranzito t\u00edch h\u1ee3p <\/span><\/li><li><span class=\"en\">mixed-logic board <\/span><br\/><span class=\"vi\">t\u1ea5m m\u1ea1ch logic h\u1ed7n h\u1ee3p <\/span><\/li><li><span class=\"en\">MOS logic circuit <\/span><br\/><span class=\"vi\">m\u1ea1ch logic MOS <\/span><\/li><li><span class=\"en\">negative logic <\/span><br\/><span class=\"vi\">m\u1ea1ch logic \u00e2m <\/span><\/li><li><span class=\"en\">NMOS logic <\/span><br\/><span class=\"vi\">m\u1ea1ch logic NMOS <\/span><\/li><li><span class=\"en\">nonsaturted logic <\/span><br\/><span class=\"vi\">m\u1ea1ch logic kh\u00f4ng b\u00e3o h\u00f2a <\/span><\/li><li><span class=\"en\">NOT logic <\/span><br\/><span class=\"vi\">m\u1ea1ch logic NOT <\/span><\/li><li><span class=\"en\">optical logic circuit <\/span><br\/><span class=\"vi\">m\u1ea1ch logic quang <\/span><\/li><li><span class=\"en\">opto-electronic logic <\/span><br\/><span class=\"vi\">m\u1ea1ch logic quang \u0111i\u1ec7n t\u1eed <\/span><\/li><li><span class=\"en\">programmable logic circuit <\/span><br\/><span class=\"vi\">m\u1ea1ch logic l\u1eadp tr\u00ecnh \u0111\u01b0\u1ee3c <\/span><\/li><li><span class=\"en\">random logic <\/span><br\/><span class=\"vi\">m\u1ea1ch logic ng\u1eabu nhi\u00ean <\/span><\/li><li><span class=\"en\">random logic circuit <\/span><br\/><span class=\"vi\">m\u1ea1ch logic ng\u1eabu nhi\u00ean <\/span><\/li><li><span class=\"en\">Resistor Transistor Logic (RTL) <\/span><br\/><span class=\"vi\">M\u1ea1ch logic \u0111i\u1ec7n tr\u1edf - Tranzito <\/span><\/li><li><span class=\"en\">resistor-transistor-transistor logic <\/span><br\/><span class=\"vi\">m\u1ea1ch logic RCTL <\/span><\/li><li><span class=\"en\">resistor-transistor-transistor logic (RCTLlogic) <\/span><br\/><span class=\"vi\">m\u1ea1ch logic \u0111i\u1ec7n tr\u1edf-t\u1ee5-tranzito <\/span><\/li><li><span class=\"en\">restoring logic <\/span><br\/><span class=\"vi\">m\u1ea1ch logic ph\u1ee5c h\u1ed3i <\/span><\/li><li><span class=\"en\">saturated logic <\/span><br\/><span class=\"vi\">m\u1ea1ch logic b\u00e3o h\u00f2a <\/span><\/li><li><span class=\"en\">sequential logic <\/span><br\/><span class=\"vi\">m\u1ea1ch logic tu\u1ea7n t\u1ef1 <\/span><\/li><li><span class=\"en\">switching logic circuitry <\/span><br\/><span class=\"vi\">m\u1ea1ch l\u00f4g\u00edc chuy\u1ec3n m\u1ea1ch <\/span><\/li><li><span class=\"en\">transistor-coupled logic <\/span><br\/><span class=\"vi\">m\u1ea1ch logic gh\u00e9p tranzito <\/span><\/li><li><span class=\"en\">transistor-transistor logic (TTL) <\/span><br\/><span class=\"vi\">m\u1ea1ch logic tranzito-tranzito <\/span><\/li><li><span class=\"en\">TTL (transistor-transistor logic) <\/span><br\/><span class=\"vi\">m\u1ea1ch logic transistor transistor <\/span><\/li><\/ul><\/div><\/div><div id=\"d2\"><h3 class=\"h3\"> Kinh t\u1ebf <\/h3> <div class=\"i5\"><h5 id=\"h5\">t\u00ednh l\u00f4g\u00edc<\/h5><\/div><\/div><\/div>","fullMeanEng":"<div class=\"d1\"><li class=\"sense\"><span class=\"gr\">[uncountable]<\/span> <span class=\"def\">a way of thinking or explaining something<\/span><ul class=\"eg\"><li><span class=\"x\">I fail to see the logic behind his argument.<\/span><\/li><li><span class=\"x\">The two parts of the plan were governed by the same logic.<\/span><\/li><\/ul> <\/li><li class=\"sense\"><span class=\"gr\">[uncountable, singular]<\/span> <span class=\"def\">sensible reasons for doing something<\/span><ul class=\"eg\"><li><span class=\"x\">Linking the proposals in a single package did have a certain logic.<\/span><\/li><li><span class=\"x\">a strategy based on sound commercial logic<\/span><\/li><li> <b>logic to\/in something<\/b> <span class=\"x\">There is no logic in any of their claims.<\/span><\/li><\/ul>  <\/li><li class=\"sense\"><span class=\"gr\">[uncountable]<\/span> <span class=\"labels\">(philosophy)<\/span> <span class=\"def\">the science of thinking about or explaining the reason for something using formal methods<\/span><ul class=\"eg\"><li><span class=\"x\">the rules of logic<\/span><\/li><li><span class=\"x\">Philosophers use logic to prove their arguments.<\/span><\/li><\/ul> <\/li><li class=\"sense\"><span class=\"sensetop\"><span class=\"gr\">[uncountable]<\/span><\/span> <span class=\"labels\">(computing)<\/span> <span class=\"def\">a system or set of principles used in preparing a computer or electronic device to perform a particular task<\/span> <\/li><\/div>","meanDetailEng":"a way of thinking or explaining something","antonym":"unreasonableness","exampleEng1":"I fail to see the logic behind his argument.","exampleVN1":"T\u00f4i kh\u00f4ng th\u1ea5y logic \u0111\u1eb1ng sau cu\u1ed9c tranh lu\u1eadn c\u1ee7a m\u00ecnh.","exampleEng2":"The two parts of the plan were governed by the same logic.","exampleVN2":"Hai ph\u1ea7n c\u1ee7a k\u1ebf ho\u1ea1ch \u0111\u00e3 \u0111\u01b0\u1ee3c chi ph\u1ed1i b\u1edfi c\u00f9ng m\u1ed9t logic.","slug":"logic","type":0,"synonym":"argumentation,coherence,connection,deduction,dialectic,good sense,induction,inference","created_at":null,"updated_at":"2021-10-22T05:58:06.000000Z"}