vhdl xil_defaultlib  \
"../../../../CLK.gen/sources_1/ip/div_gen_0/sim/div_gen_0.vhd" \

# Do not sort compile order
nosort
