<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Global Net Report</title>
<text>Microsemi Corporation - Microsemi Libero Software Release v2022.1 (Version 2022.1.0.10)</text>
<text>Date: Wed Jan  3 16:37:17 2024
</text>
<section>
<name>Global Nets Information</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> GB Location </cell>
 <cell> Net Name </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0</cell>
 <cell>(1165, 163)</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_gbs_1</cell>
 <cell>5754</cell>
</row>
<row>
 <cell>2</cell>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_GB0</cell>
 <cell>(1171, 163)</cell>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_gbs_1</cell>
 <cell>3415</cell>
</row>
<row>
 <cell>3</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0</cell>
 <cell>(1153, 162)</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y</cell>
 <cell>2507</cell>
</row>
<row>
 <cell>4</cell>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0</cell>
 <cell>(1159, 163)</cell>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_Y</cell>
 <cell>1602</cell>
</row>
<row>
 <cell>5</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0</cell>
 <cell>(1154, 162)</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_Y</cell>
 <cell>925</cell>
</row>
<row>
 <cell>6</cell>
 <cell>Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]/U0</cell>
 <cell>(1156, 163)</cell>
 <cell>Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]/U0_Y</cell>
 <cell>772</cell>
</row>
<row>
 <cell>7</cell>
 <cell>I_1/U0</cell>
 <cell>(1155, 163)</cell>
 <cell>I_1/U0_Y</cell>
 <cell>249</cell>
</row>
<row>
 <cell>8</cell>
 <cell>Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD_RNIU5Q9/U0</cell>
 <cell>(1171, 162)</cell>
 <cell>Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD_RNIU5Q9/U0_Y</cell>
 <cell>181</cell>
</row>
<row>
 <cell>9</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_GB0</cell>
 <cell>(1166, 163)</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_gbs_1</cell>
 <cell>121</cell>
</row>
<row>
 <cell>10</cell>
 <cell>Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]/U0_GB0</cell>
 <cell>(1168, 163)</cell>
 <cell>Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]/U0_gbs_1</cell>
 <cell>106</cell>
</row>
<row>
 <cell>11</cell>
 <cell>Data_Block_0/DataSource_Transcievers_0/PF_CCC_C5_0/PF_CCC_C5_0/clkint_0/U0</cell>
 <cell>(1167, 162)</cell>
 <cell>Data_Block_0/DataSource_Transcievers_0/PF_CCC_C5_0/PF_CCC_C5_0/clkint_0/U0_Y</cell>
 <cell>4</cell>
</row>
<row>
 <cell>12</cell>
 <cell>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_GB0</cell>
 <cell>(1164, 163)</cell>
 <cell>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_gbs_1</cell>
 <cell>3</cell>
</row>
<row>
 <cell>13</cell>
 <cell>I_2/U0</cell>
 <cell>(1164, 162)</cell>
 <cell>I_2/U0_Y</cell>
 <cell>2</cell>
</row>
<row>
 <cell>14</cell>
 <cell>I_1/U0_GB0</cell>
 <cell>(1167, 163)</cell>
 <cell>I_1/U0_gbs_1</cell>
 <cell>2</cell>
</row>
<row>
 <cell>15</cell>
 <cell>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0</cell>
 <cell>(1152, 162)</cell>
 <cell>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_Y</cell>
 <cell>1</cell>
</row>
<row>
 <cell>16</cell>
 <cell>Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/clkint_0/U0</cell>
 <cell>(1168, 162)</cell>
 <cell>Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/clkint_0/U0_Y</cell>
 <cell>1</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>I/O to GB Connections</name>
<text>(none)</text>
</section>
<section>
<name>Fabric to GB Connections</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> To </cell>
 <cell> Net Name </cell>
 <cell> Net Type </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8_CLK_GATING_AND2:Y</cell>
 <cell>(1976, 195)</cell>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_GB0</cell>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_Z_CLK_GATING</cell>
 <cell>ROUTED</cell>
 <cell>2</cell>
</row>
<row>
 <cell>2</cell>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8_CLK_GATING_AND2:Y</cell>
 <cell>(1976, 195)</cell>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0</cell>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_Z_CLK_GATING</cell>
 <cell>ROUTED</cell>
 <cell>2</cell>
</row>
<row>
 <cell>3</cell>
 <cell>Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]_CLK_GATING_AND2:Y</cell>
 <cell>(1977, 195)</cell>
 <cell>Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]/U0</cell>
 <cell>Clock_Reset_0/Synchronizer_0/Chain_rep_Z[1]_CLK_GATING</cell>
 <cell>ROUTED</cell>
 <cell>2</cell>
</row>
<row>
 <cell>4</cell>
 <cell>I_1_CLK_GATING_AND2:Y</cell>
 <cell>(1975, 195)</cell>
 <cell>I_1/U0</cell>
 <cell>BUFD_0_Z_CLK_GATING</cell>
 <cell>ROUTED</cell>
 <cell>2</cell>
</row>
<row>
 <cell>5</cell>
 <cell>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_RGB1_RGB0:Y</cell>
 <cell>(1747, 177)</cell>
 <cell>Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD_RNIU5Q9/U0</cell>
 <cell>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_RGB1_RGB0_rgb_net_1</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>6</cell>
 <cell>Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]_CLK_GATING_AND2:Y</cell>
 <cell>(1977, 195)</cell>
 <cell>Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]/U0_GB0</cell>
 <cell>Clock_Reset_0/Synchronizer_0/Chain_rep_Z[1]_CLK_GATING</cell>
 <cell>ROUTED</cell>
 <cell>2</cell>
</row>
<row>
 <cell>7</cell>
 <cell>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160:CLK</cell>
 <cell>(512, 2)</cell>
 <cell>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_GB0</cell>
 <cell>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_CLK_c</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>8</cell>
 <cell>I_2_CLK_GATING_AND2:Y</cell>
 <cell>(341, 3)</cell>
 <cell>I_2/U0</cell>
 <cell>N_4_CLK_GATING</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>9</cell>
 <cell>I_1_CLK_GATING_AND2:Y</cell>
 <cell>(1975, 195)</cell>
 <cell>I_1/U0_GB0</cell>
 <cell>BUFD_0_Z_CLK_GATING</cell>
 <cell>ROUTED</cell>
 <cell>2</cell>
</row>
<row>
 <cell>10</cell>
 <cell>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160:CLK</cell>
 <cell>(512, 2)</cell>
 <cell>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0</cell>
 <cell>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_CLK_c</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>CCC to GB Connections</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> To </cell>
 <cell> Net Name </cell>
 <cell> Net Type </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</cell>
 <cell>(2460, 377)</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>2</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</cell>
 <cell>(2460, 377)</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>3</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1</cell>
 <cell>(2460, 377)</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_4</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>4</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1</cell>
 <cell>(2460, 377)</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_GB0</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_4</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>5</cell>
 <cell>Data_Block_0/DataSource_Transcievers_0/PF_CCC_C5_0/PF_CCC_C5_0/pll_inst_0:OUT0</cell>
 <cell>(0, 5)</cell>
 <cell>Data_Block_0/DataSource_Transcievers_0/PF_CCC_C5_0/PF_CCC_C5_0/clkint_0/U0</cell>
 <cell>Data_Block_0/DataSource_Transcievers_0/PF_CCC_C5_0/PF_CCC_C5_0/pll_inst_0_clkint_0</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>6</cell>
 <cell>Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/pll_inst_0:OUT0</cell>
 <cell>(2460, 5)</cell>
 <cell>Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/clkint_0/U0</cell>
 <cell>Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/pll_inst_0_clkint_0</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>CCC Input Connections</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> To </cell>
 <cell> CCC Location </cell>
 <cell> Net Name </cell>
 <cell> Net Type </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160:CLK</cell>
 <cell>(512, 2)</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:REF_CLK_0</cell>
 <cell>(2460, 377)</cell>
 <cell>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_CLK_c</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>2</cell>
 <cell>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160:CLK</cell>
 <cell>(512, 2)</cell>
 <cell>Data_Block_0/DataSource_Transcievers_0/PF_CCC_C5_0/PF_CCC_C5_0/pll_inst_0:REF_CLK_0</cell>
 <cell>(0, 5)</cell>
 <cell>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_CLK_c</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>3</cell>
 <cell>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160:CLK</cell>
 <cell>(512, 2)</cell>
 <cell>Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/pll_inst_0:REF_CLK_0</cell>
 <cell>(2460, 5)</cell>
 <cell>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_CLK_c</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>Local Nets to RGB Connections</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> Net Name </cell>
 <cell> Net Type </cell>
 <cell> Fanout </cell>
 <cell> RGB Location </cell>
 <cell> Local Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0:TX_CLK_R</cell>
 <cell>(2461, 344)</cell>
 <cell>Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_tx_rclkint_input_net</cell>
 <cell>HARDWIRED</cell>
 <cell>256</cell>
 <cell>(1747, 340)</cell>
 <cell>244</cell>
</row>
<row>
 <cell>2</cell>
 <cell>Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0:RX_CLK_R</cell>
 <cell>(2461, 344)</cell>
 <cell>Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_rx_rclkint_input_net</cell>
 <cell>HARDWIRED</cell>
 <cell>94</cell>
 <cell>(1750, 313)</cell>
 <cell>1</cell>
</row>
<row>
 <cell> </cell>
 <cell> </cell>
 <cell> </cell>
 <cell> </cell>
 <cell> </cell>
 <cell> </cell>
 <cell>(1750, 340)</cell>
 <cell>93</cell>
</row>
<row>
 <cell>3</cell>
 <cell>Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0:TX_CLK_R</cell>
 <cell>(2461, 344)</cell>
 <cell>Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_tx_rclkint_input_net</cell>
 <cell>HARDWIRED</cell>
 <cell>256</cell>
 <cell>(1750, 367)</cell>
 <cell>12</cell>
</row>
<row>
 <cell>4</cell>
 <cell>Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0:TX_CLK_R</cell>
 <cell>(2460, 371)</cell>
 <cell>Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_tx_rclkint_input_net</cell>
 <cell>HARDWIRED</cell>
 <cell>256</cell>
 <cell>(1747, 367)</cell>
 <cell>256</cell>
</row>
<row>
 <cell>5</cell>
 <cell>Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0:RX_CLK_R</cell>
 <cell>(2460, 371)</cell>
 <cell>Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_rx_rclkint_input_net</cell>
 <cell>HARDWIRED</cell>
 <cell>94</cell>
 <cell>(1751, 341)</cell>
 <cell>3</cell>
</row>
<row>
 <cell> </cell>
 <cell> </cell>
 <cell> </cell>
 <cell> </cell>
 <cell> </cell>
 <cell> </cell>
 <cell>(1751, 368)</cell>
 <cell>91</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>Global Nets to RGB Connections</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> Net Name </cell>
 <cell> Fanout </cell>
 <cell> </cell>
 <cell> RGB Location </cell>
 <cell> Local Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0</cell>
 <cell>(1165, 163)</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_gbs_1</cell>
 <cell>5754</cell>
 <cell>1</cell>
 <cell>(1744, 12)</cell>
 <cell>32</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(1744, 39)</cell>
 <cell>32</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(1744, 66)</cell>
 <cell>32</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(1744, 93)</cell>
 <cell>66</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5</cell>
 <cell>(1744, 120)</cell>
 <cell>1000</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6</cell>
 <cell>(1744, 147)</cell>
 <cell>606</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7</cell>
 <cell>(1744, 177)</cell>
 <cell>453</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8</cell>
 <cell>(1744, 204)</cell>
 <cell>373</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>9</cell>
 <cell>(1744, 231)</cell>
 <cell>338</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10</cell>
 <cell>(1744, 258)</cell>
 <cell>49</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>11</cell>
 <cell>(1744, 285)</cell>
 <cell>32</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>12</cell>
 <cell>(1744, 312)</cell>
 <cell>32</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>13</cell>
 <cell>(1744, 339)</cell>
 <cell>32</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>14</cell>
 <cell>(1744, 366)</cell>
 <cell>32</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>15</cell>
 <cell>(1750, 12)</cell>
 <cell>40</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>16</cell>
 <cell>(1750, 39)</cell>
 <cell>40</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>17</cell>
 <cell>(1750, 66)</cell>
 <cell>40</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>18</cell>
 <cell>(1750, 93)</cell>
 <cell>40</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>19</cell>
 <cell>(1750, 120)</cell>
 <cell>40</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>20</cell>
 <cell>(1750, 147)</cell>
 <cell>77</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>21</cell>
 <cell>(1750, 177)</cell>
 <cell>44</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>22</cell>
 <cell>(1750, 204)</cell>
 <cell>214</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>23</cell>
 <cell>(1750, 231)</cell>
 <cell>490</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>24</cell>
 <cell>(1750, 258)</cell>
 <cell>544</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>25</cell>
 <cell>(1750, 285)</cell>
 <cell>244</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>26</cell>
 <cell>(1750, 312)</cell>
 <cell>163</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>27</cell>
 <cell>(1750, 339)</cell>
 <cell>349</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>28</cell>
 <cell>(1750, 366)</cell>
 <cell>320</cell>
</row>
<row>
 <cell>2</cell>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_GB0</cell>
 <cell>(1171, 163)</cell>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_gbs_1</cell>
 <cell>3415</cell>
 <cell>1</cell>
 <cell>(1744, 94)</cell>
 <cell>34</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(1744, 121)</cell>
 <cell>813</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(1744, 148)</cell>
 <cell>461</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(1744, 178)</cell>
 <cell>235</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5</cell>
 <cell>(1744, 205)</cell>
 <cell>79</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6</cell>
 <cell>(1744, 232)</cell>
 <cell>10</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7</cell>
 <cell>(1744, 259)</cell>
 <cell>17</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8</cell>
 <cell>(1747, 313)</cell>
 <cell>124</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>9</cell>
 <cell>(1748, 341)</cell>
 <cell>255</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10</cell>
 <cell>(1748, 368)</cell>
 <cell>231</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>11</cell>
 <cell>(1750, 148)</cell>
 <cell>9</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>12</cell>
 <cell>(1750, 178)</cell>
 <cell>2</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>13</cell>
 <cell>(1750, 205)</cell>
 <cell>3</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>14</cell>
 <cell>(1750, 232)</cell>
 <cell>436</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>15</cell>
 <cell>(1750, 259)</cell>
 <cell>504</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>16</cell>
 <cell>(1750, 286)</cell>
 <cell>202</cell>
</row>
<row>
 <cell>3</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0</cell>
 <cell>(1153, 162)</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y</cell>
 <cell>2507</cell>
 <cell>1</cell>
 <cell>(579, 12)</cell>
 <cell>18</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(579, 39)</cell>
 <cell>24</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(579, 66)</cell>
 <cell>30</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(579, 93)</cell>
 <cell>32</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5</cell>
 <cell>(579, 120)</cell>
 <cell>32</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6</cell>
 <cell>(579, 147)</cell>
 <cell>32</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7</cell>
 <cell>(579, 177)</cell>
 <cell>32</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8</cell>
 <cell>(579, 204)</cell>
 <cell>32</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>9</cell>
 <cell>(579, 231)</cell>
 <cell>32</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10</cell>
 <cell>(579, 258)</cell>
 <cell>32</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>11</cell>
 <cell>(579, 285)</cell>
 <cell>32</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>12</cell>
 <cell>(579, 312)</cell>
 <cell>32</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>13</cell>
 <cell>(579, 339)</cell>
 <cell>28</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>14</cell>
 <cell>(579, 366)</cell>
 <cell>24</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>15</cell>
 <cell>(585, 12)</cell>
 <cell>32</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>16</cell>
 <cell>(585, 39)</cell>
 <cell>32</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>17</cell>
 <cell>(585, 66)</cell>
 <cell>32</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>18</cell>
 <cell>(585, 93)</cell>
 <cell>203</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>19</cell>
 <cell>(585, 120)</cell>
 <cell>780</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>20</cell>
 <cell>(585, 147)</cell>
 <cell>517</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>21</cell>
 <cell>(585, 177)</cell>
 <cell>233</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>22</cell>
 <cell>(585, 204)</cell>
 <cell>35</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>23</cell>
 <cell>(585, 231)</cell>
 <cell>70</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>24</cell>
 <cell>(585, 258)</cell>
 <cell>33</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>25</cell>
 <cell>(585, 285)</cell>
 <cell>32</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>26</cell>
 <cell>(585, 312)</cell>
 <cell>32</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>27</cell>
 <cell>(585, 339)</cell>
 <cell>32</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>28</cell>
 <cell>(585, 366)</cell>
 <cell>32</cell>
</row>
<row>
 <cell>4</cell>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0</cell>
 <cell>(1159, 163)</cell>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_Y</cell>
 <cell>1602</cell>
 <cell>1</cell>
 <cell>(586, 94)</cell>
 <cell>176</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(586, 121)</cell>
 <cell>725</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(586, 148)</cell>
 <cell>495</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(586, 178)</cell>
 <cell>198</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5</cell>
 <cell>(586, 205)</cell>
 <cell>1</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6</cell>
 <cell>(586, 232)</cell>
 <cell>6</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7</cell>
 <cell>(586, 259)</cell>
 <cell>1</cell>
</row>
<row>
 <cell>5</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0</cell>
 <cell>(1154, 162)</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_Y</cell>
 <cell>925</cell>
 <cell>1</cell>
 <cell>(583, 95)</cell>
 <cell>345</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(583, 122)</cell>
 <cell>76</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(583, 149)</cell>
 <cell>504</cell>
</row>
<row>
 <cell>6</cell>
 <cell>Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]/U0</cell>
 <cell>(1156, 163)</cell>
 <cell>Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]/U0_Y</cell>
 <cell>772</cell>
 <cell>1</cell>
 <cell>(583, 94)</cell>
 <cell>276</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(583, 121)</cell>
 <cell>75</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(583, 148)</cell>
 <cell>421</cell>
</row>
<row>
 <cell>7</cell>
 <cell>I_1/U0</cell>
 <cell>(1155, 163)</cell>
 <cell>I_1/U0_Y</cell>
 <cell>249</cell>
 <cell>1</cell>
 <cell>(587, 95)</cell>
 <cell>35</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(587, 122)</cell>
 <cell>207</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(587, 149)</cell>
 <cell>7</cell>
</row>
<row>
 <cell>8</cell>
 <cell>Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD_RNIU5Q9/U0</cell>
 <cell>(1171, 162)</cell>
 <cell>Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD_RNIU5Q9/U0_Y</cell>
 <cell>181</cell>
 <cell>1</cell>
 <cell>(1751, 258)</cell>
 <cell>1</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(1751, 312)</cell>
 <cell>113</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(1751, 339)</cell>
 <cell>66</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(1751, 366)</cell>
 <cell>1</cell>
</row>
<row>
 <cell>9</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_GB0</cell>
 <cell>(1166, 163)</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_gbs_1</cell>
 <cell>121</cell>
 <cell>1</cell>
 <cell>(1742, 149)</cell>
 <cell>119</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(1748, 206)</cell>
 <cell>2</cell>
</row>
<row>
 <cell>10</cell>
 <cell>Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]/U0_GB0</cell>
 <cell>(1168, 163)</cell>
 <cell>Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]/U0_gbs_1</cell>
 <cell>106</cell>
 <cell> </cell>
 <cell>(1741, 148)</cell>
 <cell>106</cell>
</row>
<row>
 <cell>11</cell>
 <cell>Data_Block_0/DataSource_Transcievers_0/PF_CCC_C5_0/PF_CCC_C5_0/clkint_0/U0</cell>
 <cell>(1167, 162)</cell>
 <cell>Data_Block_0/DataSource_Transcievers_0/PF_CCC_C5_0/PF_CCC_C5_0/clkint_0/U0_Y</cell>
 <cell>4</cell>
 <cell>1</cell>
 <cell>(1750, 341)</cell>
 <cell>1</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(1750, 368)</cell>
 <cell>3</cell>
</row>
<row>
 <cell>12</cell>
 <cell>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_GB0</cell>
 <cell>(1164, 163)</cell>
 <cell>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_gbs_1</cell>
 <cell>3</cell>
 <cell>1</cell>
 <cell>(1747, 12)</cell>
 <cell>1</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(1747, 177)</cell>
 <cell>1</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(1747, 366)</cell>
 <cell>1</cell>
</row>
<row>
 <cell>13</cell>
 <cell>I_2/U0</cell>
 <cell>(1164, 162)</cell>
 <cell>I_2/U0_Y</cell>
 <cell>2</cell>
 <cell> </cell>
 <cell>(1740, 120)</cell>
 <cell>2</cell>
</row>
<row>
 <cell>14</cell>
 <cell>I_1/U0_GB0</cell>
 <cell>(1167, 163)</cell>
 <cell>I_1/U0_gbs_1</cell>
 <cell>2</cell>
 <cell> </cell>
 <cell>(1745, 122)</cell>
 <cell>2</cell>
</row>
<row>
 <cell>15</cell>
 <cell>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0</cell>
 <cell>(1152, 162)</cell>
 <cell>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_Y</cell>
 <cell>1</cell>
 <cell> </cell>
 <cell>(576, 12)</cell>
 <cell>1</cell>
</row>
<row>
 <cell>16</cell>
 <cell>Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/clkint_0/U0</cell>
 <cell>(1168, 162)</cell>
 <cell>Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/clkint_0/U0_Y</cell>
 <cell>1</cell>
 <cell> </cell>
 <cell>(1740, 13)</cell>
 <cell>1</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>Clock Signals Summary</name>
<table>
<header>
</header>
<row>
 <cell>The number of clock signals through  H-Chip Global resources</cell>
 <cell>8</cell>
</row>
<row>
 <cell>The number of clock signals through     Row Global resources</cell>
 <cell>77</cell>
</row>
<row>
 <cell>The number of clock signals through  Sector Global resources</cell>
 <cell>523</cell>
</row>
<row>
 <cell>The number of clock signals through Cluster Global resources</cell>
 <cell>2198</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>Warning: Local Clock Nets</name>
<text>The following clocks are routed using regular routing resources instead of dedicated global resources. Clocks using regular routing are more susceptible to noise than those using dedicated global resources. Microchip recommends promoting these signals to dedicated global resources.
</text>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> Driving Net </cell>
 <cell> To </cell>
</header>
<row>
 <cell>1</cell>
 <cell>Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m72:Y</cell>
 <cell>Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/N_73_0</cell>
 <cell>Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/RD_Enable_Vector_Encoded_0:CLK</cell>
</row>
<row>
 <cell>2</cell>
 <cell>Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m72:Y</cell>
 <cell>Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/N_73_0</cell>
 <cell>Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/RD_Enable_Vector_Encoded_0:CLK</cell>
</row>
</table>
</section>
</doc>
