#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001937ca5bd50 .scope module, "TestBench" "TestBench" 2 3;
 .timescale -9 -12;
v000001937cadcf70_0 .net "A", 0 0, v000001937ca85730_0;  1 drivers
v000001937cadd830_0 .net "B", 0 0, v000001937ca64410_0;  1 drivers
v000001937cadca70_0 .net "C", 0 0, v000001937ca5c380_0;  1 drivers
v000001937cadcbb0_0 .net "D", 0 0, v000001937ca646a0_0;  1 drivers
v000001937cadccf0_0 .net "E", 0 0, v000001937ca72090_0;  1 drivers
v000001937cadd1f0_0 .net "F", 0 0, v000001937ca72130_0;  1 drivers
v000001937cadd510_0 .net "G", 0 0, v000001937ca721d0_0;  1 drivers
v000001937cadcd90_0 .var "R", 0 0;
v000001937cadce30_0 .var "clk_0", 0 0;
S_000001937ca85410 .scope module, "DUT0" "EulerTotient" 2 8, 3 1 0, S_000001937ca5bd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "R";
    .port_info 1 /INPUT 1 "clk_0";
    .port_info 2 /OUTPUT 1 "A";
    .port_info 3 /OUTPUT 1 "B";
    .port_info 4 /OUTPUT 1 "C";
    .port_info 5 /OUTPUT 1 "D";
    .port_info 6 /OUTPUT 1 "E";
    .port_info 7 /OUTPUT 1 "F";
    .port_info 8 /OUTPUT 1 "G";
v000001937ca72310_0 .net "A", 0 0, v000001937ca85730_0;  alias, 1 drivers
v000001937ca723b0_0 .net "B", 0 0, v000001937ca64410_0;  alias, 1 drivers
v000001937ca72450_0 .net "C", 0 0, v000001937ca5c380_0;  alias, 1 drivers
v000001937cadcc50_0 .net "D", 0 0, v000001937ca646a0_0;  alias, 1 drivers
v000001937cadc930_0 .net "E", 0 0, v000001937ca72090_0;  alias, 1 drivers
v000001937cadd650_0 .net "F", 0 0, v000001937ca72130_0;  alias, 1 drivers
v000001937cadcb10_0 .net "G", 0 0, v000001937ca721d0_0;  alias, 1 drivers
v000001937cadd5b0_0 .net "R", 0 0, v000001937cadcd90_0;  1 drivers
v000001937cadd0b0_0 .net *"_ivl_2", 5 0, L_000001937cadd290;  1 drivers
L_000001937cb20088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001937cadd6f0_0 .net *"_ivl_5", 1 0, L_000001937cb20088;  1 drivers
v000001937cadc9d0_0 .net "clk_0", 0 0, v000001937cadce30_0;  1 drivers
v000001937cadd790_0 .var "current_value", 3 0;
v000001937cadced0 .array "totient_rom", 15 0, 3 0;
E_000001937ca5a800 .event posedge, v000001937cadc9d0_0;
L_000001937cadd150 .array/port v000001937cadced0, L_000001937cadd290;
L_000001937cadd290 .concat [ 4 2 0 0], v000001937cadd790_0, L_000001937cb20088;
S_000001937ca855a0 .scope module, "my_decoder" "bcd_to_7seg_display" 3 27, 3 30 0, S_000001937ca85410;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "bcd_in";
    .port_info 1 /OUTPUT 1 "A";
    .port_info 2 /OUTPUT 1 "B";
    .port_info 3 /OUTPUT 1 "C";
    .port_info 4 /OUTPUT 1 "D";
    .port_info 5 /OUTPUT 1 "E";
    .port_info 6 /OUTPUT 1 "F";
    .port_info 7 /OUTPUT 1 "G";
v000001937ca85730_0 .var "A", 0 0;
v000001937ca64410_0 .var "B", 0 0;
v000001937ca5c380_0 .var "C", 0 0;
v000001937ca646a0_0 .var "D", 0 0;
v000001937ca72090_0 .var "E", 0 0;
v000001937ca72130_0 .var "F", 0 0;
v000001937ca721d0_0 .var "G", 0 0;
v000001937ca72270_0 .net "bcd_in", 3 0, L_000001937cadd150;  1 drivers
E_000001937ca59b80 .event anyedge, v000001937ca72270_0;
    .scope S_000001937ca855a0;
T_0 ;
    %wait E_000001937ca59b80;
    %load/vec4 v000001937ca72270_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %jmp T_0.12;
T_0.0 ;
    %pushi/vec4 126, 0, 7;
    %split/vec4 1;
    %store/vec4 v000001937ca721d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001937ca72130_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001937ca72090_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001937ca646a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001937ca5c380_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001937ca64410_0, 0, 1;
    %store/vec4 v000001937ca85730_0, 0, 1;
    %jmp T_0.12;
T_0.1 ;
    %pushi/vec4 48, 0, 7;
    %split/vec4 1;
    %store/vec4 v000001937ca721d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001937ca72130_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001937ca72090_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001937ca646a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001937ca5c380_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001937ca64410_0, 0, 1;
    %store/vec4 v000001937ca85730_0, 0, 1;
    %jmp T_0.12;
T_0.2 ;
    %pushi/vec4 109, 0, 7;
    %split/vec4 1;
    %store/vec4 v000001937ca721d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001937ca72130_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001937ca72090_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001937ca646a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001937ca5c380_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001937ca64410_0, 0, 1;
    %store/vec4 v000001937ca85730_0, 0, 1;
    %jmp T_0.12;
T_0.3 ;
    %pushi/vec4 121, 0, 7;
    %split/vec4 1;
    %store/vec4 v000001937ca721d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001937ca72130_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001937ca72090_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001937ca646a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001937ca5c380_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001937ca64410_0, 0, 1;
    %store/vec4 v000001937ca85730_0, 0, 1;
    %jmp T_0.12;
T_0.4 ;
    %pushi/vec4 51, 0, 7;
    %split/vec4 1;
    %store/vec4 v000001937ca721d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001937ca72130_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001937ca72090_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001937ca646a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001937ca5c380_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001937ca64410_0, 0, 1;
    %store/vec4 v000001937ca85730_0, 0, 1;
    %jmp T_0.12;
T_0.5 ;
    %pushi/vec4 91, 0, 7;
    %split/vec4 1;
    %store/vec4 v000001937ca721d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001937ca72130_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001937ca72090_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001937ca646a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001937ca5c380_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001937ca64410_0, 0, 1;
    %store/vec4 v000001937ca85730_0, 0, 1;
    %jmp T_0.12;
T_0.6 ;
    %pushi/vec4 95, 0, 7;
    %split/vec4 1;
    %store/vec4 v000001937ca721d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001937ca72130_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001937ca72090_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001937ca646a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001937ca5c380_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001937ca64410_0, 0, 1;
    %store/vec4 v000001937ca85730_0, 0, 1;
    %jmp T_0.12;
T_0.7 ;
    %pushi/vec4 112, 0, 7;
    %split/vec4 1;
    %store/vec4 v000001937ca721d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001937ca72130_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001937ca72090_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001937ca646a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001937ca5c380_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001937ca64410_0, 0, 1;
    %store/vec4 v000001937ca85730_0, 0, 1;
    %jmp T_0.12;
T_0.8 ;
    %pushi/vec4 127, 0, 7;
    %split/vec4 1;
    %store/vec4 v000001937ca721d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001937ca72130_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001937ca72090_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001937ca646a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001937ca5c380_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001937ca64410_0, 0, 1;
    %store/vec4 v000001937ca85730_0, 0, 1;
    %jmp T_0.12;
T_0.9 ;
    %pushi/vec4 123, 0, 7;
    %split/vec4 1;
    %store/vec4 v000001937ca721d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001937ca72130_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001937ca72090_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001937ca646a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001937ca5c380_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001937ca64410_0, 0, 1;
    %store/vec4 v000001937ca85730_0, 0, 1;
    %jmp T_0.12;
T_0.10 ;
    %pushi/vec4 119, 0, 7;
    %split/vec4 1;
    %store/vec4 v000001937ca721d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001937ca72130_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001937ca72090_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001937ca646a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001937ca5c380_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001937ca64410_0, 0, 1;
    %store/vec4 v000001937ca85730_0, 0, 1;
    %jmp T_0.12;
T_0.11 ;
    %pushi/vec4 31, 0, 7;
    %split/vec4 1;
    %store/vec4 v000001937ca721d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001937ca72130_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001937ca72090_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001937ca646a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001937ca5c380_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001937ca64410_0, 0, 1;
    %store/vec4 v000001937ca85730_0, 0, 1;
    %jmp T_0.12;
T_0.12 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001937ca85410;
T_1 ;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001937cadced0, 4, 0;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001937cadced0, 4, 0;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001937cadced0, 4, 0;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001937cadced0, 4, 0;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001937cadced0, 4, 0;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001937cadced0, 4, 0;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001937cadced0, 4, 0;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001937cadced0, 4, 0;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001937cadced0, 4, 0;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001937cadced0, 4, 0;
    %pushi/vec4 10, 0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001937cadced0, 4, 0;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001937cadced0, 4, 0;
    %pushi/vec4 12, 0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001937cadced0, 4, 0;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001937cadced0, 4, 0;
    %pushi/vec4 8, 0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001937cadced0, 4, 0;
    %pushi/vec4 8, 0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001937cadced0, 4, 0;
    %end;
    .thread T_1;
    .scope S_000001937ca85410;
T_2 ;
    %wait E_000001937ca5a800;
    %load/vec4 v000001937cadd5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001937cadd790_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001937cadd790_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_2.2, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_2.3, 8;
T_2.2 ; End of true expr.
    %load/vec4 v000001937cadd790_0;
    %addi 1, 0, 4;
    %jmp/0 T_2.3, 8;
 ; End of false expr.
    %blend;
T_2.3;
    %assign/vec4 v000001937cadd790_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001937ca5bd50;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001937cadce30_0, 0, 1;
T_3.0 ;
    %delay 1000000, 0;
    %load/vec4 v000001937cadce30_0;
    %inv;
    %store/vec4 v000001937cadce30_0, 0, 1;
    %jmp T_3.0;
    %jmp T_3;
    .thread T_3;
    .scope S_000001937ca5bd50;
T_4 ;
    %wait E_000001937ca5a800;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001937cadcd90_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001937cadcd90_0, 0, 1;
    %delay 2000000, 0;
    %vpi_call 2 20 "$display", "R=%b clk_0=%b ABCDEFG = %b%b%b%b%b%b%b", v000001937cadcd90_0, v000001937cadce30_0, v000001937cadcf70_0, v000001937cadd830_0, v000001937cadca70_0, v000001937cadcbb0_0, v000001937cadccf0_0, v000001937cadd1f0_0, v000001937cadd510_0, " (One)" {0 0 0};
    %delay 2000000, 0;
    %vpi_call 2 22 "$display", "R=%b clk_0=%b ABCDEFG = %b%b%b%b%b%b%b", v000001937cadcd90_0, v000001937cadce30_0, v000001937cadcf70_0, v000001937cadd830_0, v000001937cadca70_0, v000001937cadcbb0_0, v000001937cadccf0_0, v000001937cadd1f0_0, v000001937cadd510_0, " (One)" {0 0 0};
    %delay 2000000, 0;
    %vpi_call 2 24 "$display", "R=%b clk_0=%b ABCDEFG = %b%b%b%b%b%b%b", v000001937cadcd90_0, v000001937cadce30_0, v000001937cadcf70_0, v000001937cadd830_0, v000001937cadca70_0, v000001937cadcbb0_0, v000001937cadccf0_0, v000001937cadd1f0_0, v000001937cadd510_0, " (One)" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001937cadcd90_0, 0, 1;
    %delay 2000000, 0;
    %vpi_call 2 27 "$display", "R=%b clk_0=%b ABCDEFG = %b%b%b%b%b%b%b", v000001937cadcd90_0, v000001937cadce30_0, v000001937cadcf70_0, v000001937cadd830_0, v000001937cadca70_0, v000001937cadcbb0_0, v000001937cadccf0_0, v000001937cadd1f0_0, v000001937cadd510_0, " (One)" {0 0 0};
    %delay 2000000, 0;
    %vpi_call 2 29 "$display", "R=%b clk_0=%b ABCDEFG = %b%b%b%b%b%b%b", v000001937cadcd90_0, v000001937cadce30_0, v000001937cadcf70_0, v000001937cadd830_0, v000001937cadca70_0, v000001937cadcbb0_0, v000001937cadccf0_0, v000001937cadd1f0_0, v000001937cadd510_0, " (Two)" {0 0 0};
    %delay 2000000, 0;
    %vpi_call 2 31 "$display", "R=%b clk_0=%b ABCDEFG = %b%b%b%b%b%b%b", v000001937cadcd90_0, v000001937cadce30_0, v000001937cadcf70_0, v000001937cadd830_0, v000001937cadca70_0, v000001937cadcbb0_0, v000001937cadccf0_0, v000001937cadd1f0_0, v000001937cadd510_0, " (Two)" {0 0 0};
    %delay 2000000, 0;
    %vpi_call 2 33 "$display", "R=%b clk_0=%b ABCDEFG = %b%b%b%b%b%b%b", v000001937cadcd90_0, v000001937cadce30_0, v000001937cadcf70_0, v000001937cadd830_0, v000001937cadca70_0, v000001937cadcbb0_0, v000001937cadccf0_0, v000001937cadd1f0_0, v000001937cadd510_0, " (Four)" {0 0 0};
    %delay 2000000, 0;
    %vpi_call 2 35 "$display", "R=%b clk_0=%b ABCDEFG = %b%b%b%b%b%b%b", v000001937cadcd90_0, v000001937cadce30_0, v000001937cadcf70_0, v000001937cadd830_0, v000001937cadca70_0, v000001937cadcbb0_0, v000001937cadccf0_0, v000001937cadd1f0_0, v000001937cadd510_0, " (Two)" {0 0 0};
    %delay 2000000, 0;
    %vpi_call 2 37 "$display", "R=%b clk_0=%b ABCDEFG = %b%b%b%b%b%b%b", v000001937cadcd90_0, v000001937cadce30_0, v000001937cadcf70_0, v000001937cadd830_0, v000001937cadca70_0, v000001937cadcbb0_0, v000001937cadccf0_0, v000001937cadd1f0_0, v000001937cadd510_0, " (Six)" {0 0 0};
    %delay 2000000, 0;
    %vpi_call 2 39 "$display", "R=%b clk_0=%b ABCDEFG = %b%b%b%b%b%b%b", v000001937cadcd90_0, v000001937cadce30_0, v000001937cadcf70_0, v000001937cadd830_0, v000001937cadca70_0, v000001937cadcbb0_0, v000001937cadccf0_0, v000001937cadd1f0_0, v000001937cadd510_0, " (Four)" {0 0 0};
    %delay 2000000, 0;
    %vpi_call 2 41 "$display", "R=%b clk_0=%b ABCDEFG = %b%b%b%b%b%b%b", v000001937cadcd90_0, v000001937cadce30_0, v000001937cadcf70_0, v000001937cadd830_0, v000001937cadca70_0, v000001937cadcbb0_0, v000001937cadccf0_0, v000001937cadd1f0_0, v000001937cadd510_0, " (Six)" {0 0 0};
    %delay 2000000, 0;
    %vpi_call 2 43 "$display", "R=%b clk_0=%b ABCDEFG = %b%b%b%b%b%b%b", v000001937cadcd90_0, v000001937cadce30_0, v000001937cadcf70_0, v000001937cadd830_0, v000001937cadca70_0, v000001937cadcbb0_0, v000001937cadccf0_0, v000001937cadd1f0_0, v000001937cadd510_0, " (Four)" {0 0 0};
    %delay 2000000, 0;
    %vpi_call 2 45 "$display", "R=%b clk_0=%b ABCDEFG = %b%b%b%b%b%b%b", v000001937cadcd90_0, v000001937cadce30_0, v000001937cadcf70_0, v000001937cadd830_0, v000001937cadca70_0, v000001937cadcbb0_0, v000001937cadccf0_0, v000001937cadd1f0_0, v000001937cadd510_0, " (Ten or A)" {0 0 0};
    %delay 2000000, 0;
    %vpi_call 2 47 "$display", "R=%b clk_0=%b ABCDEFG = %b%b%b%b%b%b%b", v000001937cadcd90_0, v000001937cadce30_0, v000001937cadcf70_0, v000001937cadd830_0, v000001937cadca70_0, v000001937cadcbb0_0, v000001937cadccf0_0, v000001937cadd1f0_0, v000001937cadd510_0, " (Four)" {0 0 0};
    %delay 2000000, 0;
    %vpi_call 2 49 "$display", "R=%b clk_0=%b ABCDEFG = %b%b%b%b%b%b%b", v000001937cadcd90_0, v000001937cadce30_0, v000001937cadcf70_0, v000001937cadd830_0, v000001937cadca70_0, v000001937cadcbb0_0, v000001937cadccf0_0, v000001937cadd1f0_0, v000001937cadd510_0, " (Twelve or C)" {0 0 0};
    %delay 2000000, 0;
    %vpi_call 2 51 "$display", "R=%b clk_0=%b ABCDEFG = %b%b%b%b%b%b%b", v000001937cadcd90_0, v000001937cadce30_0, v000001937cadcf70_0, v000001937cadd830_0, v000001937cadca70_0, v000001937cadcbb0_0, v000001937cadccf0_0, v000001937cadd1f0_0, v000001937cadd510_0, " (Six)" {0 0 0};
    %delay 2000000, 0;
    %vpi_call 2 53 "$display", "R=%b clk_0=%b ABCDEFG = %b%b%b%b%b%b%b", v000001937cadcd90_0, v000001937cadce30_0, v000001937cadcf70_0, v000001937cadd830_0, v000001937cadca70_0, v000001937cadcbb0_0, v000001937cadccf0_0, v000001937cadd1f0_0, v000001937cadd510_0, " (Eight)" {0 0 0};
    %delay 2000000, 0;
    %vpi_call 2 55 "$display", "R=%b clk_0=%b ABCDEFG = %b%b%b%b%b%b%b", v000001937cadcd90_0, v000001937cadce30_0, v000001937cadcf70_0, v000001937cadd830_0, v000001937cadca70_0, v000001937cadcbb0_0, v000001937cadccf0_0, v000001937cadd1f0_0, v000001937cadd510_0, " (Eight)" {0 0 0};
    %delay 2000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001937cadcd90_0, 0, 1;
    %vpi_call 2 59 "$finish" {0 0 0};
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "TestBench.v";
    "EulerTotient.v";
