

================================================================
== Vitis HLS Report for 'node9'
================================================================
* Date:           Wed Sep 25 13:00:39 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_Autoencoder
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.635 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4099|     4099|  13.650 us|  13.650 us|  4099|  4099|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop42_loop43  |     4097|     4097|        10|          8|          1|   512|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      150|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      381|    -|
|Register             |        -|     -|      563|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      563|      531|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln296_1_fu_391_p2              |         +|   0|  0|  17|          10|           1|
    |add_ln296_fu_403_p2                |         +|   0|  0|  12|           5|           1|
    |add_ln297_fu_483_p2                |         +|   0|  0|  13|           6|           1|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001          |       and|   0|  0|   2|           1|           1|
    |ap_condition_429                   |       and|   0|  0|   2|           1|           1|
    |icmp_ln296_fu_385_p2               |      icmp|   0|  0|  18|          10|          11|
    |icmp_ln297_fu_409_p2               |      icmp|   0|  0|  14|           6|           7|
    |ap_block_state10_pp0_stage1_iter1  |        or|   0|  0|   2|           1|           1|
    |empty_10_fu_543_p2                 |        or|   0|  0|   7|           7|           2|
    |empty_11_fu_574_p2                 |        or|   0|  0|   7|           7|           2|
    |empty_12_fu_605_p2                 |        or|   0|  0|   7|           7|           3|
    |empty_13_fu_636_p2                 |        or|   0|  0|   7|           7|           3|
    |empty_14_fu_667_p2                 |        or|   0|  0|   7|           7|           3|
    |empty_15_fu_698_p2                 |        or|   0|  0|   7|           7|           3|
    |empty_9_fu_511_p2                  |        or|   0|  0|   7|           7|           1|
    |or_ln302_fu_462_p2                 |        or|   0|  0|   6|           6|           1|
    |select_ln296_1_fu_423_p3           |    select|   0|  0|   5|           1|           5|
    |select_ln296_fu_415_p3             |    select|   0|  0|   6|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 150|          99|          51|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  49|          9|    1|          9|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_v127_load            |   9|          2|    5|         10|
    |ap_sig_allocacmp_v128_load            |   9|          2|    6|         12|
    |indvar_flatten_fu_114                 |   9|          2|   10|         20|
    |v127_fu_110                           |   9|          2|    5|         10|
    |v128_fu_106                           |   9|          2|    6|         12|
    |v258_address0                         |  49|          9|   13|        117|
    |v258_address1                         |  49|          9|   13|        117|
    |v272_0_0_blk_n                        |   9|          2|    1|          2|
    |v272_0_1_blk_n                        |   9|          2|    1|          2|
    |v272_0_2_blk_n                        |   9|          2|    1|          2|
    |v272_0_3_blk_n                        |   9|          2|    1|          2|
    |v272_0_4_blk_n                        |   9|          2|    1|          2|
    |v272_0_5_blk_n                        |   9|          2|    1|          2|
    |v272_0_6_blk_n                        |   9|          2|    1|          2|
    |v272_0_7_blk_n                        |   9|          2|    1|          2|
    |v272_1_0_blk_n                        |   9|          2|    1|          2|
    |v272_1_1_blk_n                        |   9|          2|    1|          2|
    |v272_1_2_blk_n                        |   9|          2|    1|          2|
    |v272_1_3_blk_n                        |   9|          2|    1|          2|
    |v272_1_4_blk_n                        |   9|          2|    1|          2|
    |v272_1_5_blk_n                        |   9|          2|    1|          2|
    |v272_1_6_blk_n                        |   9|          2|    1|          2|
    |v272_1_7_blk_n                        |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 381|         79|   89|        367|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   8|   0|    8|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |empty_16_reg_759             |   5|   0|    5|          0|
    |empty_reg_754                |   4|   0|    4|          0|
    |icmp_ln296_reg_750           |   1|   0|    1|          0|
    |indvar_flatten_fu_114        |  10|   0|   10|          0|
    |or_ln302_reg_775             |   5|   0|    6|          1|
    |tmp_1_reg_791                |   4|   0|    7|          3|
    |v127_fu_110                  |   5|   0|    5|          0|
    |v128_fu_106                  |   6|   0|    6|          0|
    |v131_10_reg_911              |  32|   0|   32|          0|
    |v131_11_reg_916              |  32|   0|   32|          0|
    |v131_12_reg_931              |  32|   0|   32|          0|
    |v131_13_reg_936              |  32|   0|   32|          0|
    |v131_14_reg_941              |  32|   0|   32|          0|
    |v131_15_reg_946              |  32|   0|   32|          0|
    |v131_1_reg_816               |  32|   0|   32|          0|
    |v131_2_reg_831               |  32|   0|   32|          0|
    |v131_3_reg_836               |  32|   0|   32|          0|
    |v131_4_reg_851               |  32|   0|   32|          0|
    |v131_5_reg_856               |  32|   0|   32|          0|
    |v131_6_reg_871               |  32|   0|   32|          0|
    |v131_7_reg_876               |  32|   0|   32|          0|
    |v131_8_reg_891               |  32|   0|   32|          0|
    |v131_9_reg_896               |  32|   0|   32|          0|
    |v131_reg_806                 |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 563|   0|  567|          4|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|         node9|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|         node9|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|         node9|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|         node9|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|         node9|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|         node9|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|         node9|  return value|
|v272_0_0_din             |  out|   32|     ap_fifo|      v272_0_0|       pointer|
|v272_0_0_num_data_valid  |   in|   10|     ap_fifo|      v272_0_0|       pointer|
|v272_0_0_fifo_cap        |   in|   10|     ap_fifo|      v272_0_0|       pointer|
|v272_0_0_full_n          |   in|    1|     ap_fifo|      v272_0_0|       pointer|
|v272_0_0_write           |  out|    1|     ap_fifo|      v272_0_0|       pointer|
|v272_1_0_din             |  out|   32|     ap_fifo|      v272_1_0|       pointer|
|v272_1_0_num_data_valid  |   in|   10|     ap_fifo|      v272_1_0|       pointer|
|v272_1_0_fifo_cap        |   in|   10|     ap_fifo|      v272_1_0|       pointer|
|v272_1_0_full_n          |   in|    1|     ap_fifo|      v272_1_0|       pointer|
|v272_1_0_write           |  out|    1|     ap_fifo|      v272_1_0|       pointer|
|v272_0_1_din             |  out|   32|     ap_fifo|      v272_0_1|       pointer|
|v272_0_1_num_data_valid  |   in|   10|     ap_fifo|      v272_0_1|       pointer|
|v272_0_1_fifo_cap        |   in|   10|     ap_fifo|      v272_0_1|       pointer|
|v272_0_1_full_n          |   in|    1|     ap_fifo|      v272_0_1|       pointer|
|v272_0_1_write           |  out|    1|     ap_fifo|      v272_0_1|       pointer|
|v272_1_1_din             |  out|   32|     ap_fifo|      v272_1_1|       pointer|
|v272_1_1_num_data_valid  |   in|   10|     ap_fifo|      v272_1_1|       pointer|
|v272_1_1_fifo_cap        |   in|   10|     ap_fifo|      v272_1_1|       pointer|
|v272_1_1_full_n          |   in|    1|     ap_fifo|      v272_1_1|       pointer|
|v272_1_1_write           |  out|    1|     ap_fifo|      v272_1_1|       pointer|
|v272_0_2_din             |  out|   32|     ap_fifo|      v272_0_2|       pointer|
|v272_0_2_num_data_valid  |   in|   10|     ap_fifo|      v272_0_2|       pointer|
|v272_0_2_fifo_cap        |   in|   10|     ap_fifo|      v272_0_2|       pointer|
|v272_0_2_full_n          |   in|    1|     ap_fifo|      v272_0_2|       pointer|
|v272_0_2_write           |  out|    1|     ap_fifo|      v272_0_2|       pointer|
|v272_1_2_din             |  out|   32|     ap_fifo|      v272_1_2|       pointer|
|v272_1_2_num_data_valid  |   in|   10|     ap_fifo|      v272_1_2|       pointer|
|v272_1_2_fifo_cap        |   in|   10|     ap_fifo|      v272_1_2|       pointer|
|v272_1_2_full_n          |   in|    1|     ap_fifo|      v272_1_2|       pointer|
|v272_1_2_write           |  out|    1|     ap_fifo|      v272_1_2|       pointer|
|v272_0_3_din             |  out|   32|     ap_fifo|      v272_0_3|       pointer|
|v272_0_3_num_data_valid  |   in|   10|     ap_fifo|      v272_0_3|       pointer|
|v272_0_3_fifo_cap        |   in|   10|     ap_fifo|      v272_0_3|       pointer|
|v272_0_3_full_n          |   in|    1|     ap_fifo|      v272_0_3|       pointer|
|v272_0_3_write           |  out|    1|     ap_fifo|      v272_0_3|       pointer|
|v272_1_3_din             |  out|   32|     ap_fifo|      v272_1_3|       pointer|
|v272_1_3_num_data_valid  |   in|   10|     ap_fifo|      v272_1_3|       pointer|
|v272_1_3_fifo_cap        |   in|   10|     ap_fifo|      v272_1_3|       pointer|
|v272_1_3_full_n          |   in|    1|     ap_fifo|      v272_1_3|       pointer|
|v272_1_3_write           |  out|    1|     ap_fifo|      v272_1_3|       pointer|
|v272_0_4_din             |  out|   32|     ap_fifo|      v272_0_4|       pointer|
|v272_0_4_num_data_valid  |   in|   10|     ap_fifo|      v272_0_4|       pointer|
|v272_0_4_fifo_cap        |   in|   10|     ap_fifo|      v272_0_4|       pointer|
|v272_0_4_full_n          |   in|    1|     ap_fifo|      v272_0_4|       pointer|
|v272_0_4_write           |  out|    1|     ap_fifo|      v272_0_4|       pointer|
|v272_1_4_din             |  out|   32|     ap_fifo|      v272_1_4|       pointer|
|v272_1_4_num_data_valid  |   in|   10|     ap_fifo|      v272_1_4|       pointer|
|v272_1_4_fifo_cap        |   in|   10|     ap_fifo|      v272_1_4|       pointer|
|v272_1_4_full_n          |   in|    1|     ap_fifo|      v272_1_4|       pointer|
|v272_1_4_write           |  out|    1|     ap_fifo|      v272_1_4|       pointer|
|v272_0_5_din             |  out|   32|     ap_fifo|      v272_0_5|       pointer|
|v272_0_5_num_data_valid  |   in|   10|     ap_fifo|      v272_0_5|       pointer|
|v272_0_5_fifo_cap        |   in|   10|     ap_fifo|      v272_0_5|       pointer|
|v272_0_5_full_n          |   in|    1|     ap_fifo|      v272_0_5|       pointer|
|v272_0_5_write           |  out|    1|     ap_fifo|      v272_0_5|       pointer|
|v272_1_5_din             |  out|   32|     ap_fifo|      v272_1_5|       pointer|
|v272_1_5_num_data_valid  |   in|   10|     ap_fifo|      v272_1_5|       pointer|
|v272_1_5_fifo_cap        |   in|   10|     ap_fifo|      v272_1_5|       pointer|
|v272_1_5_full_n          |   in|    1|     ap_fifo|      v272_1_5|       pointer|
|v272_1_5_write           |  out|    1|     ap_fifo|      v272_1_5|       pointer|
|v272_0_6_din             |  out|   32|     ap_fifo|      v272_0_6|       pointer|
|v272_0_6_num_data_valid  |   in|   10|     ap_fifo|      v272_0_6|       pointer|
|v272_0_6_fifo_cap        |   in|   10|     ap_fifo|      v272_0_6|       pointer|
|v272_0_6_full_n          |   in|    1|     ap_fifo|      v272_0_6|       pointer|
|v272_0_6_write           |  out|    1|     ap_fifo|      v272_0_6|       pointer|
|v272_1_6_din             |  out|   32|     ap_fifo|      v272_1_6|       pointer|
|v272_1_6_num_data_valid  |   in|   10|     ap_fifo|      v272_1_6|       pointer|
|v272_1_6_fifo_cap        |   in|   10|     ap_fifo|      v272_1_6|       pointer|
|v272_1_6_full_n          |   in|    1|     ap_fifo|      v272_1_6|       pointer|
|v272_1_6_write           |  out|    1|     ap_fifo|      v272_1_6|       pointer|
|v272_0_7_din             |  out|   32|     ap_fifo|      v272_0_7|       pointer|
|v272_0_7_num_data_valid  |   in|   10|     ap_fifo|      v272_0_7|       pointer|
|v272_0_7_fifo_cap        |   in|   10|     ap_fifo|      v272_0_7|       pointer|
|v272_0_7_full_n          |   in|    1|     ap_fifo|      v272_0_7|       pointer|
|v272_0_7_write           |  out|    1|     ap_fifo|      v272_0_7|       pointer|
|v272_1_7_din             |  out|   32|     ap_fifo|      v272_1_7|       pointer|
|v272_1_7_num_data_valid  |   in|   10|     ap_fifo|      v272_1_7|       pointer|
|v272_1_7_fifo_cap        |   in|   10|     ap_fifo|      v272_1_7|       pointer|
|v272_1_7_full_n          |   in|    1|     ap_fifo|      v272_1_7|       pointer|
|v272_1_7_write           |  out|    1|     ap_fifo|      v272_1_7|       pointer|
|v258_address0            |  out|   13|   ap_memory|          v258|         array|
|v258_ce0                 |  out|    1|   ap_memory|          v258|         array|
|v258_q0                  |   in|   32|   ap_memory|          v258|         array|
|v258_address1            |  out|   13|   ap_memory|          v258|         array|
|v258_ce1                 |  out|    1|   ap_memory|          v258|         array|
|v258_q1                  |   in|   32|   ap_memory|          v258|         array|
+-------------------------+-----+-----+------------+--------------+--------------+

