02:59:18 INFO  : Registering command handlers for SDK TCF services
02:59:20 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\vivado_projects\test_model5\test_model5.sdk\temp_xsdb_launch_script.tcl
02:59:23 INFO  : XSCT server has started successfully.
02:59:28 INFO  : Successfully done setting XSCT server connection channel  
02:59:28 INFO  : Successfully done setting SDK workspace  
02:59:28 INFO  : Processing command line option -hwspec C:/Xilinx/vivado_projects/test_model5/test_model5.sdk/design_1_wrapper.hdf.
03:14:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:14:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:14:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A426C7A" && level==0} -index 1' command is executed.
03:14:47 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado_projects/test_model5/test_model5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:15:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A426C7A" && level==0} -index 1' command is executed.
03:15:03 INFO  : 'fpga -state' command is executed.
03:15:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:15:04 INFO  : Jtag cable 'Digilent Zybo 210279A426C7A' is selected.
03:15:04 INFO  : 'jtag frequency' command is executed.
03:15:04 INFO  : Sourcing of 'C:/Xilinx/vivado_projects/test_model5/test_model5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:15:04 INFO  : Context for 'APU' is selected.
03:15:04 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado_projects/test_model5/test_model5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:15:04 INFO  : 'configparams force-mem-access 1' command is executed.
03:15:04 INFO  : Context for 'APU' is selected.
03:15:04 INFO  : 'stop' command is executed.
03:15:04 INFO  : 'ps7_init' command is executed.
03:15:04 INFO  : 'ps7_post_config' command is executed.
03:15:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:15:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:15:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:15:05 INFO  : The application 'C:/Xilinx/vivado_projects/test_model5/test_model5.sdk/filter_test/Debug/filter_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:15:05 INFO  : 'configparams force-mem-access 0' command is executed.
03:15:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado_projects/test_model5/test_model5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A426C7A"} -index 0
loadhw -hw C:/Xilinx/vivado_projects/test_model5/test_model5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A426C7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A426C7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A426C7A"} -index 0
dow C:/Xilinx/vivado_projects/test_model5/test_model5.sdk/filter_test/Debug/filter_test.elf
configparams force-mem-access 0
----------------End of Script----------------

03:15:05 INFO  : Memory regions updated for context APU
03:15:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:15:05 INFO  : 'con' command is executed.
03:15:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A426C7A"} -index 0
con
----------------End of Script----------------

03:15:05 INFO  : Launch script is exported to file 'C:\Xilinx\vivado_projects\test_model5\test_model5.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_filter_test.elf_on_local.tcl'
03:24:05 INFO  : Disconnected from the channel tcfchan#1.
19:31:59 INFO  : Registering command handlers for SDK TCF services
19:32:01 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\vivado_projects\test_model5\test_model5.sdk\temp_xsdb_launch_script.tcl
19:32:04 INFO  : XSCT server has started successfully.
19:32:07 INFO  : Successfully done setting XSCT server connection channel  
19:32:07 INFO  : Successfully done setting SDK workspace  
19:32:07 INFO  : Processing command line option -hwspec C:/Xilinx/vivado_projects/test_model5/test_model5.sdk/design_1_wrapper.hdf.
19:32:07 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
19:32:13 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1692311321191,  Project:1692165507903
19:32:13 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Xilinx/vivado_projects/test_model5/test_model5.sdk/design_1_wrapper.hdf.
19:32:13 INFO  : Copied contents of C:/Xilinx/vivado_projects/test_model5/test_model5.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
19:32:17 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:32:20 INFO  : 
19:32:20 INFO  : Updating hardware inferred compiler options for filter_test.
19:32:20 INFO  : Clearing existing target manager status.
19:34:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:34:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:34:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A426C7A" && level==0} -index 1' command is executed.
19:34:19 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado_projects/test_model5/test_model5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:34:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A426C7A" && level==0} -index 1' command is executed.
19:34:31 INFO  : 'fpga -state' command is executed.
19:34:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:34:31 INFO  : Jtag cable 'Digilent Zybo 210279A426C7A' is selected.
19:34:31 INFO  : 'jtag frequency' command is executed.
19:34:31 INFO  : Sourcing of 'C:/Xilinx/vivado_projects/test_model5/test_model5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:34:31 INFO  : Context for 'APU' is selected.
19:34:31 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado_projects/test_model5/test_model5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:34:31 INFO  : 'configparams force-mem-access 1' command is executed.
19:34:31 INFO  : Context for 'APU' is selected.
19:34:31 INFO  : 'stop' command is executed.
19:34:32 INFO  : 'ps7_init' command is executed.
19:34:32 INFO  : 'ps7_post_config' command is executed.
19:34:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:34:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:34:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:34:32 INFO  : The application 'C:/Xilinx/vivado_projects/test_model5/test_model5.sdk/filter_test/Debug/filter_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:34:32 INFO  : 'configparams force-mem-access 0' command is executed.
19:34:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado_projects/test_model5/test_model5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A426C7A"} -index 0
loadhw -hw C:/Xilinx/vivado_projects/test_model5/test_model5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A426C7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A426C7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A426C7A"} -index 0
dow C:/Xilinx/vivado_projects/test_model5/test_model5.sdk/filter_test/Debug/filter_test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:34:32 INFO  : Memory regions updated for context APU
19:34:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:34:32 INFO  : 'con' command is executed.
19:34:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A426C7A"} -index 0
con
----------------End of Script----------------

19:34:32 INFO  : Launch script is exported to file 'C:\Xilinx\vivado_projects\test_model5\test_model5.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_filter_test.elf_on_local.tcl'
19:42:21 INFO  : Disconnected from the channel tcfchan#1.
21:36:44 INFO  : Registering command handlers for SDK TCF services
21:36:46 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\vivado_projects\test_model5\test_model5.sdk\temp_xsdb_launch_script.tcl
21:36:50 INFO  : XSCT server has started successfully.
21:36:55 INFO  : Successfully done setting XSCT server connection channel  
21:36:55 INFO  : Processing command line option -hwspec C:/Xilinx/vivado_projects/test_model5/test_model5.sdk/design_1_wrapper.hdf.
21:36:55 INFO  : Successfully done setting SDK workspace  
21:36:55 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
21:40:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A426C7A" && level==0} -index 1' command is executed.
21:40:13 INFO  : 'fpga -state' command is executed.
21:40:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:40:13 INFO  : Jtag cable 'Digilent Zybo 210279A426C7A' is selected.
21:40:13 INFO  : 'jtag frequency' command is executed.
21:40:13 INFO  : Sourcing of 'C:/Xilinx/vivado_projects/test_model5/test_model5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:40:13 INFO  : Context for 'APU' is selected.
21:40:14 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado_projects/test_model5/test_model5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:40:14 INFO  : 'configparams force-mem-access 1' command is executed.
21:40:14 INFO  : Context for 'APU' is selected.
21:40:14 INFO  : 'stop' command is executed.
21:40:14 INFO  : 'ps7_init' command is executed.
21:40:14 INFO  : 'ps7_post_config' command is executed.
21:40:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:40:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:40:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:40:15 INFO  : The application 'C:/Xilinx/vivado_projects/test_model5/test_model5.sdk/filter_test/Debug/filter_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:40:15 INFO  : 'configparams force-mem-access 0' command is executed.
21:40:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado_projects/test_model5/test_model5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A426C7A"} -index 0
loadhw -hw C:/Xilinx/vivado_projects/test_model5/test_model5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A426C7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A426C7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A426C7A"} -index 0
dow C:/Xilinx/vivado_projects/test_model5/test_model5.sdk/filter_test/Debug/filter_test.elf
configparams force-mem-access 0
----------------End of Script----------------

21:40:15 INFO  : Memory regions updated for context APU
21:40:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:40:15 INFO  : 'con' command is executed.
21:40:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A426C7A"} -index 0
con
----------------End of Script----------------

21:40:15 INFO  : Launch script is exported to file 'C:\Xilinx\vivado_projects\test_model5\test_model5.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_filter_test.elf_on_local.tcl'
21:50:04 INFO  : Disconnected from the channel tcfchan#1.
21:50:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A426C7A" && level==0} -index 1' command is executed.
21:50:06 INFO  : 'fpga -state' command is executed.
21:50:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:50:06 INFO  : Jtag cable 'Digilent Zybo 210279A426C7A' is selected.
21:50:06 INFO  : 'jtag frequency' command is executed.
21:50:06 INFO  : Sourcing of 'C:/Xilinx/vivado_projects/test_model5/test_model5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:50:06 INFO  : Context for 'APU' is selected.
21:50:08 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado_projects/test_model5/test_model5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:50:08 INFO  : 'configparams force-mem-access 1' command is executed.
21:50:08 INFO  : Context for 'APU' is selected.
21:50:08 INFO  : 'stop' command is executed.
21:50:09 INFO  : 'ps7_init' command is executed.
21:50:09 INFO  : 'ps7_post_config' command is executed.
21:50:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:50:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:09 INFO  : The application 'C:/Xilinx/vivado_projects/test_model5/test_model5.sdk/filter_test/Debug/filter_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:50:09 INFO  : 'configparams force-mem-access 0' command is executed.
21:50:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado_projects/test_model5/test_model5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A426C7A"} -index 0
loadhw -hw C:/Xilinx/vivado_projects/test_model5/test_model5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A426C7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A426C7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A426C7A"} -index 0
dow C:/Xilinx/vivado_projects/test_model5/test_model5.sdk/filter_test/Debug/filter_test.elf
configparams force-mem-access 0
----------------End of Script----------------

21:50:09 INFO  : Memory regions updated for context APU
21:50:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:09 INFO  : 'con' command is executed.
21:50:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A426C7A"} -index 0
con
----------------End of Script----------------

21:50:09 INFO  : Launch script is exported to file 'C:\Xilinx\vivado_projects\test_model5\test_model5.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_filter_test.elf_on_local.tcl'
23:52:27 INFO  : Disconnected from the channel tcfchan#2.
18:08:59 INFO  : Registering command handlers for SDK TCF services
18:09:01 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\vivado_projects\test_model5\test_model5.sdk\temp_xsdb_launch_script.tcl
18:09:05 INFO  : XSCT server has started successfully.
18:09:10 INFO  : Successfully done setting XSCT server connection channel  
18:09:10 INFO  : Successfully done setting SDK workspace  
18:09:10 INFO  : Processing command line option -hwspec C:/Xilinx/vivado_projects/test_model5/test_model5.sdk/design_1_wrapper.hdf.
18:09:10 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
18:09:16 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1692735500021,  Project:1692311321191
18:09:16 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Xilinx/vivado_projects/test_model5/test_model5.sdk/design_1_wrapper.hdf.
18:09:16 INFO  : Copied contents of C:/Xilinx/vivado_projects/test_model5/test_model5.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
18:09:19 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:09:22 INFO  : 
18:09:23 INFO  : Updating hardware inferred compiler options for filter_test.
18:09:28 INFO  : Clearing existing target manager status.
18:36:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:36:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:36:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A426C7A" && level==0} -index 1' command is executed.
18:36:56 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado_projects/test_model5/test_model5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:37:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A426C7A" && level==0} -index 1' command is executed.
18:37:09 INFO  : 'fpga -state' command is executed.
18:37:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:37:09 INFO  : Jtag cable 'Digilent Zybo 210279A426C7A' is selected.
18:37:09 INFO  : 'jtag frequency' command is executed.
18:37:09 INFO  : Sourcing of 'C:/Xilinx/vivado_projects/test_model5/test_model5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:37:09 INFO  : Context for 'APU' is selected.
18:37:09 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado_projects/test_model5/test_model5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:37:09 INFO  : 'configparams force-mem-access 1' command is executed.
18:37:09 INFO  : Context for 'APU' is selected.
18:37:09 INFO  : 'stop' command is executed.
18:37:09 INFO  : 'ps7_init' command is executed.
18:37:09 INFO  : 'ps7_post_config' command is executed.
18:37:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:37:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:37:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:37:10 INFO  : The application 'C:/Xilinx/vivado_projects/test_model5/test_model5.sdk/filter_test/Debug/filter_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:37:10 INFO  : 'configparams force-mem-access 0' command is executed.
18:37:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado_projects/test_model5/test_model5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A426C7A"} -index 0
loadhw -hw C:/Xilinx/vivado_projects/test_model5/test_model5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A426C7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A426C7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A426C7A"} -index 0
dow C:/Xilinx/vivado_projects/test_model5/test_model5.sdk/filter_test/Debug/filter_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:37:10 INFO  : Memory regions updated for context APU
18:37:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:37:10 INFO  : 'con' command is executed.
18:37:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A426C7A"} -index 0
con
----------------End of Script----------------

18:37:10 INFO  : Launch script is exported to file 'C:\Xilinx\vivado_projects\test_model5\test_model5.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_filter_test.elf_on_local.tcl'
18:39:19 INFO  : Disconnected from the channel tcfchan#1.
18:39:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A426C7A" && level==0} -index 1' command is executed.
18:39:21 INFO  : 'fpga -state' command is executed.
18:39:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:39:21 INFO  : Jtag cable 'Digilent Zybo 210279A426C7A' is selected.
18:39:21 INFO  : 'jtag frequency' command is executed.
18:39:21 INFO  : Sourcing of 'C:/Xilinx/vivado_projects/test_model5/test_model5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:39:21 INFO  : Context for 'APU' is selected.
18:39:23 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado_projects/test_model5/test_model5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:39:23 INFO  : 'configparams force-mem-access 1' command is executed.
18:39:24 INFO  : Context for 'APU' is selected.
18:39:24 INFO  : 'stop' command is executed.
18:39:24 INFO  : 'ps7_init' command is executed.
18:39:24 INFO  : 'ps7_post_config' command is executed.
18:39:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:39:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:39:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:39:24 INFO  : The application 'C:/Xilinx/vivado_projects/test_model5/test_model5.sdk/filter_test/Debug/filter_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:39:25 INFO  : 'configparams force-mem-access 0' command is executed.
18:39:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado_projects/test_model5/test_model5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A426C7A"} -index 0
loadhw -hw C:/Xilinx/vivado_projects/test_model5/test_model5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A426C7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A426C7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A426C7A"} -index 0
dow C:/Xilinx/vivado_projects/test_model5/test_model5.sdk/filter_test/Debug/filter_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:39:25 INFO  : Memory regions updated for context APU
18:39:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:39:25 INFO  : 'con' command is executed.
18:39:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A426C7A"} -index 0
con
----------------End of Script----------------

18:39:25 INFO  : Launch script is exported to file 'C:\Xilinx\vivado_projects\test_model5\test_model5.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_filter_test.elf_on_local.tcl'
18:41:56 INFO  : Disconnected from the channel tcfchan#2.
18:41:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A426C7A" && level==0} -index 1' command is executed.
18:41:57 INFO  : 'fpga -state' command is executed.
18:41:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:41:57 INFO  : Jtag cable 'Digilent Zybo 210279A426C7A' is selected.
18:41:57 INFO  : 'jtag frequency' command is executed.
18:41:57 INFO  : Sourcing of 'C:/Xilinx/vivado_projects/test_model5/test_model5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:41:57 INFO  : Context for 'APU' is selected.
18:41:57 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado_projects/test_model5/test_model5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:41:57 INFO  : 'configparams force-mem-access 1' command is executed.
18:41:57 INFO  : Context for 'APU' is selected.
18:41:57 INFO  : 'stop' command is executed.
18:41:58 INFO  : 'ps7_init' command is executed.
18:41:58 INFO  : 'ps7_post_config' command is executed.
18:41:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:41:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:58 INFO  : The application 'C:/Xilinx/vivado_projects/test_model5/test_model5.sdk/filter_test/Debug/filter_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:41:58 INFO  : 'configparams force-mem-access 0' command is executed.
18:41:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado_projects/test_model5/test_model5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A426C7A"} -index 0
loadhw -hw C:/Xilinx/vivado_projects/test_model5/test_model5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A426C7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A426C7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A426C7A"} -index 0
dow C:/Xilinx/vivado_projects/test_model5/test_model5.sdk/filter_test/Debug/filter_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:41:58 INFO  : Memory regions updated for context APU
18:41:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:58 INFO  : 'con' command is executed.
18:41:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A426C7A"} -index 0
con
----------------End of Script----------------

18:41:58 INFO  : Launch script is exported to file 'C:\Xilinx\vivado_projects\test_model5\test_model5.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_filter_test.elf_on_local.tcl'
18:42:19 INFO  : Disconnected from the channel tcfchan#3.
18:42:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A426C7A" && level==0} -index 1' command is executed.
18:42:20 INFO  : 'fpga -state' command is executed.
18:42:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:42:20 INFO  : Jtag cable 'Digilent Zybo 210279A426C7A' is selected.
18:42:20 INFO  : 'jtag frequency' command is executed.
18:42:20 INFO  : Sourcing of 'C:/Xilinx/vivado_projects/test_model5/test_model5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:42:20 INFO  : Context for 'APU' is selected.
18:42:20 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado_projects/test_model5/test_model5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:42:20 INFO  : 'configparams force-mem-access 1' command is executed.
18:42:20 INFO  : Context for 'APU' is selected.
18:42:20 INFO  : 'stop' command is executed.
18:42:21 INFO  : 'ps7_init' command is executed.
18:42:21 INFO  : 'ps7_post_config' command is executed.
18:42:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:42:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:21 INFO  : The application 'C:/Xilinx/vivado_projects/test_model5/test_model5.sdk/filter_test/Debug/filter_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:42:21 INFO  : 'configparams force-mem-access 0' command is executed.
18:42:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado_projects/test_model5/test_model5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A426C7A"} -index 0
loadhw -hw C:/Xilinx/vivado_projects/test_model5/test_model5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A426C7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A426C7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A426C7A"} -index 0
dow C:/Xilinx/vivado_projects/test_model5/test_model5.sdk/filter_test/Debug/filter_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:42:21 INFO  : Memory regions updated for context APU
18:42:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:22 INFO  : 'con' command is executed.
18:42:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A426C7A"} -index 0
con
----------------End of Script----------------

18:42:22 INFO  : Launch script is exported to file 'C:\Xilinx\vivado_projects\test_model5\test_model5.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_filter_test.elf_on_local.tcl'
18:42:42 INFO  : Disconnected from the channel tcfchan#4.
18:42:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A426C7A" && level==0} -index 1' command is executed.
18:42:43 INFO  : 'fpga -state' command is executed.
18:42:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:42:43 INFO  : Jtag cable 'Digilent Zybo 210279A426C7A' is selected.
18:42:43 INFO  : 'jtag frequency' command is executed.
18:42:43 INFO  : Sourcing of 'C:/Xilinx/vivado_projects/test_model5/test_model5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:42:43 INFO  : Context for 'APU' is selected.
18:42:43 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado_projects/test_model5/test_model5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:42:43 INFO  : 'configparams force-mem-access 1' command is executed.
18:42:43 INFO  : Context for 'APU' is selected.
18:42:43 INFO  : 'stop' command is executed.
18:42:43 INFO  : 'ps7_init' command is executed.
18:42:43 INFO  : 'ps7_post_config' command is executed.
18:42:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:42:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:44 INFO  : The application 'C:/Xilinx/vivado_projects/test_model5/test_model5.sdk/filter_test/Debug/filter_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:42:44 INFO  : 'configparams force-mem-access 0' command is executed.
18:42:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado_projects/test_model5/test_model5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A426C7A"} -index 0
loadhw -hw C:/Xilinx/vivado_projects/test_model5/test_model5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A426C7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A426C7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A426C7A"} -index 0
dow C:/Xilinx/vivado_projects/test_model5/test_model5.sdk/filter_test/Debug/filter_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:42:44 INFO  : Memory regions updated for context APU
18:42:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:44 INFO  : 'con' command is executed.
18:42:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A426C7A"} -index 0
con
----------------End of Script----------------

18:42:44 INFO  : Launch script is exported to file 'C:\Xilinx\vivado_projects\test_model5\test_model5.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_filter_test.elf_on_local.tcl'
17:35:21 INFO  : Disconnected from the channel tcfchan#5.
01:20:03 INFO  : Registering command handlers for SDK TCF services
01:20:05 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\vivado_projects\test_model5\test_model5.sdk\temp_xsdb_launch_script.tcl
01:20:13 INFO  : XSCT server has started successfully.
01:20:18 INFO  : Successfully done setting XSCT server connection channel  
01:20:18 INFO  : Successfully done setting SDK workspace  
01:20:18 INFO  : Processing command line option -hwspec C:/Xilinx/vivado_projects/test_model5/test_model5.sdk/design_1_wrapper.hdf.
01:20:18 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
