// Seed: 1354754232
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3 = 1;
endmodule
module module_0 (
    output supply0 id_0,
    output tri0 id_1,
    output wor id_2,
    input wand id_3
    , id_20,
    input tri0 id_4,
    output supply1 id_5,
    input wire id_6,
    output tri id_7,
    input tri1 id_8,
    output uwire id_9,
    input wire id_10,
    input wand id_11,
    output tri0 id_12,
    input tri id_13,
    input uwire id_14,
    input tri0 id_15,
    input tri1 id_16,
    input tri0 id_17,
    input tri1 id_18
);
  assign id_0 = 'b0 - id_8 || 1;
  wor  id_21;
  wire id_22;
  id_23(
      .id_0("")
  );
  tri0 id_24 = id_17;
  id_25 :
  assert property (@(posedge id_21) 1)
  else $display;
  module_0(
      id_21, id_21, id_25
  );
  wire  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  , module_1 ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ;
endmodule
