{"Sungju Park": [["A New Complete Diagnosis Patterns for Wiring Interconnects", ["Sungju Park"], "https://doi.org/10.1145/240518.240556", "dac", 1996]], "Jaewon Oh": [["Constructing Lower and Upper Bounded Delay Routing Trees Using Linear Programming", ["Jaewon Oh", "Iksoo Pyo", "Massoud Pedram"], "https://doi.org/10.1145/240518.240595", "dac", 1996]], "Yong Je Lim": [["A Statistical Approach to the Estimation of Delay Dependent Switching Activities in CMOS Combinational Circuits", ["Yong Je Lim", "Kyung-Im Son", "Heung-Joon Park", "Mani Soma"], "https://doi.org/10.1145/240518.240603", "dac", 1996]], "Kyung-Im Son": [["A Statistical Approach to the Estimation of Delay Dependent Switching Activities in CMOS Combinational Circuits", ["Yong Je Lim", "Kyung-Im Son", "Heung-Joon Park", "Mani Soma"], "https://doi.org/10.1145/240518.240603", "dac", 1996]], "Heung-Joon Park": [["A Statistical Approach to the Estimation of Delay Dependent Switching Activities in CMOS Combinational Circuits", ["Yong Je Lim", "Kyung-Im Son", "Heung-Joon Park", "Mani Soma"], "https://doi.org/10.1145/240518.240603", "dac", 1996]], "Sung-Mo Kang": [["iCET: A Complete Chip-Level Thermal Reliability Diagnosis Tool for CMOS VLSI Chips", ["Yi-Kan Cheng", "Chin-Chi Teng", "Abhijit Dharchoudhury", "Elyse Rosenbaum", "Sung-Mo Kang"], "https://doi.org/10.1145/240518.240622", "dac", 1996], ["Hierarchical Electromigration Reliability Diagnosis for VLSI Interconnects", ["Chin-Chi Teng", "Yi-Kan Cheng", "Elyse Rosenbaum", "Sung-Mo Kang"], "https://doi.org/10.1145/240518.240661", "dac", 1996]]}