

        *** GPGPU-Sim Simulator Version 3.2.1  [build 15629] ***


               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_n_clusters                      14 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W,A:32:4,4 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            5 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                    0 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBBCCCC.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    1 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 600.0:1200.0:600.0:750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Defaultac3cb7354ef40b9717fa05a08e4742b5  /tmp/tmp.0VmnDumZgq/stencil__SIZE1_1
 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000f000 	high:16 low:12
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000000fff 	high:12 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
*** Initializing Memory Statistics ***
self exe links to: /tmp/tmp.0VmnDumZgq/stencil__SIZE1_1
Running md5sum using "md5sum /tmp/tmp.0VmnDumZgq/stencil__SIZE1_1 "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /tmp/tmp.0VmnDumZgq/stencil__SIZE1_1 > _cuobjdump_complete_output_pUQdpE"
Parsing file _cuobjdump_complete_output_pUQdpE
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_13
Adding identifier: benchmarks/stencil/stencil.cu
## Adding new section ELF
Adding arch: sm_13
Adding identifier: benchmarks/stencil/stencil.cu
Done parsing!!!
Adding _cuobjdump_1.ptx with cubin handle 1
Running: cat _ptx_mtrSqQ | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_wtOxs2
CUDA accelerated 7 points stencil codes****
Original version by Li-Wen Chang <lchang20@illinois.edu> and I-Jui Sung<sung10@illinois.edu>
This version maintained by Chris Rodrigues  ***********

kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' transfer to GPU hardware scheduler
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 1 
gpu_sim_cycle = 1975939
gpu_sim_insn = 914451016
gpu_ipc =     462.7932
gpu_tot_sim_cycle = 1975939
gpu_tot_sim_insn = 914451016
gpu_tot_ipc =     462.7932
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 5202757
gpu_stall_icnt2sh    = 517823
gpu_total_sim_rate=499973
Cache L1D_000:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 87952, Miss = 86471 (0.983), PendingHit = 566 (0.00644)
Cache L1D_001:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 86774, Miss = 85190 (0.982), PendingHit = 513 (0.00591)
Cache L1D_002:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 94280, Miss = 92394 (0.98), PendingHit = 584 (0.00619)
Cache L1D_003:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 88806, Miss = 87943 (0.99), PendingHit = 205 (0.00231)
Cache L1D_004:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 86232, Miss = 84941 (0.985), PendingHit = 454 (0.00526)
Cache L1D_005:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 84232, Miss = 83217 (0.988), PendingHit = 358 (0.00425)
Cache L1D_006:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 86464, Miss = 85184 (0.985), PendingHit = 494 (0.00571)
Cache L1D_007:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 85472, Miss = 84996 (0.994), PendingHit = 197 (0.0023)
Cache L1D_008:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 86030, Miss = 84590 (0.983), PendingHit = 406 (0.00472)
Cache L1D_009:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 87550, Miss = 86811 (0.992), PendingHit = 115 (0.00131)
Cache L1D_010:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 85720, Miss = 84556 (0.986), PendingHit = 438 (0.00511)
Cache L1D_011:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 88232, Miss = 87213 (0.988), PendingHit = 278 (0.00315)
Cache L1D_012:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 86464, Miss = 85585 (0.99), PendingHit = 167 (0.00193)
Cache L1D_013:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 84728, Miss = 83886 (0.99), PendingHit = 287 (0.00339)
total_dl1_misses=1202977
total_dl1_accesses=1218936
total_dl1_miss_rate= 0.986907
Shader 0 dynamic_warp_id issue ditsribution:
dynamic_warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 
distro:
8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 
gpgpu_n_tot_thrd_icount = 1013502976
gpgpu_n_tot_w_icount = 31671968
gpgpu_n_icache_hits = 17291998
gpgpu_n_icache_misses = 20545
gpgpu_n_l1dcache_read_hits = 10897
gpgpu_n_l1dcache_read_misses = 1208039
gpgpu_n_l1dcache_write_accesses = 505920
gpgpu_n_l1dcache_wirte_misses = 505920
gpgpu_n_tcache_hits = 0
gpgpu_n_tcache_misses = 0
gpgpu_n_ccache_hits = 2764920
gpgpu_n_ccache_misses = 448
gpgpu_n_stall_shd_mem = 12059968
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1202977
gpgpu_n_mem_write_global = 505920
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 50502752
gpgpu_n_store_insn = 32252400
gpgpu_n_shmem_insn = 210373968
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 149094960
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12059968
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:18999546	W0_Idle:95594	W0_Scoreboard:3117946	W1:1770720	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:2782064	W32:27119184
maxmrqlatency = 1061 
maxdqlatency = 0 
maxmflatency = 1384 
averagemflatency = 483 
max_icnt2mem_latency = 723 
max_icnt2sh_latency = 1975938 
mrq_lat_table:672618 	32280 	30309 	55845 	186403 	293818 	386498 	190944 	22060 	296 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	6111 	77191 	894184 	731006 	419 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:462 	202463 	153611 	60717 	124252 	226503 	180730 	482633 	280759 	137 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	721115 	436954 	44719 	203 	0 	0 	0 	0 	0 	0 	0 	421 	2416 	5325 	10297 	19097 	37487 	70788 	136503 	223586 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	179 	2548 	1221 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        62        62        64        54        60        64        40        52        40        52        64        64        64        64        64        64 
dram[1]:        60        62        64        62        60        60        48        60        42        28        64        64        64        64        64        64 
dram[2]:        64        64        64        42        62        64        48        46        56        30        64        64        64        64        64        64 
dram[3]:        64        64        64        56        62        64        34        48        50        48        64        64        64        64        64        64 
dram[4]:        64        64        64        50        64        40        40        52        42        28        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      3798      4909      4764      6530      5412      5455      9471      9627      9508      5610      5536      5129      4235     11089      6150      4887 
dram[1]:      3800      4936      5002      5420      5399      5849      9577      9555      9578      5141      5254      5445      4887     10289      5468      4846 
dram[2]:      2601      4994      5030      5643      5398      5440      9563      9579      9580      5789      5134      5115      4247      8874      5137      5127 
dram[3]:      2736      5054      4959      5500      5416      5427      9541      9510      9607      5212      5820      5168      5047     10879      4397      4618 
dram[4]:      5026      5085      4916     10652      5410      5926      9508      9498      9551      5031      5119      5100      3670     11300      5177      5005 
average row accesses per activate:
dram[0]:  1.653054  1.693997  1.697010  1.646198  1.690663  1.690456  1.658966  1.694372  1.682638  1.648920  1.681802  1.681968  1.662395  1.676815  1.695331  1.698805 
dram[1]:  1.645336  1.684493  1.676856  1.659060  1.691811  1.690058  1.656983  1.714740  1.661146  1.661909  1.670774  1.699074  1.661723  1.681453  1.694257  1.703853 
dram[2]:  1.652561  1.681929  1.677900  1.648270  1.695355  1.677879  1.670093  1.696481  1.678355  1.659182  1.683453  1.686166  1.683203  1.673958  1.699181  1.695608 
dram[3]:  1.662468  1.684503  1.676269  1.645552  1.702984  1.678559  1.652205  1.694458  1.678349  1.651908  1.681480  1.688974  1.680751  1.690596  1.694219  1.679815 
dram[4]:  1.676454  1.689084  1.706240  1.673919  1.708882  1.699050  1.686465  1.718931  1.702962  1.666453  1.703496  1.710376  1.685779  1.686402  1.709878  1.713232 
average row locality = 1871073/1112655 = 1.681629
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     17311     17114     16874     17247     16985     17043     16930     17026     17088     16888     17115     17082     17060     17260     17053     16969 
dram[1]:     17418     16910     17088     17074     17236     16784     17179     16849     17234     16780     17225     16928     17040     17058     17294     16919 
dram[2]:     17299     17063     17064     17181     16987     17109     16967     17145     16973     16928     17133     17181     16918     17203     17079     16924 
dram[3]:     16916     17274     16706     17400     16719     17283     16814     17300     16842     17193     16939     17330     16622     17559     16753     17277 
dram[4]:     17326     17122     16932     17124     16886     17099     16873     17081     16952     17158     16975     17319     16790     17444     17018     16912 
total reads: 1365153
bank skew: 17559/16622 = 1.06
chip skew: 273154/272927 = 1.00
number of total write accesses:
dram[0]:      6288      6336      6336      6264      6336      6336      6264      6336      6336      6248      6368      6368      6290      6368      6368      6342 
dram[1]:      6288      6336      6336      6264      6336      6336      6264      6336      6336      6274      6368      6368      6264      6368      6368      6342 
dram[2]:      6288      6336      6336      6264      6336      6336      6264      6336      6336      6274      6368      6368      6290      6368      6368      6316 
dram[3]:      6312      6336      6336      6240      6336      6336      6264      6336      6336      6274      6368      6368      6290      6368      6368      6316 
dram[4]:      6312      6336      6336      6264      6336      6336      6240      6336      6336      6274      6368      6368      6290      6368      6368      6316 
total reads: 505920
bank skew: 6368/6240 = 1.02
chip skew: 101184/101184 = 1.00
average mf latency per bank:
dram[0]:        437       440       439       440       445       441       446       449       433       437       440       437       437       445       446       443
dram[1]:        441       435       441       437       446       437       449       446       438       432       445       434       444       440       447       438
dram[2]:        440       442       440       446       452       443       450       454       440       441       447       444       443       449       450       446
dram[3]:        434       442       432       444       440       442       438       453       429       439       436       441       436       446       441       445
dram[4]:        436       436       437       440       445       438       445       447       433       432       442       436       439       442       446       441
maximum mf latency per bank:
dram[0]:       1065      1039      1281      1161      1156      1267      1176      1236      1098      1034      1106      1121      1101      1303      1293      1130
dram[1]:       1051      1190      1235      1111      1256      1088      1124      1177      1149      1052      1104      1223      1131      1189      1307      1101
dram[2]:       1092      1068      1088      1197      1240      1074      1126      1220      1116      1108      1384      1269      1035      1284      1169      1104
dram[3]:       1077      1080      1118      1117      1108      1064      1138      1231      1143      1143      1087      1272      1096      1238      1163      1110
dram[4]:       1051      1140      1144      1035      1236      1288      1149      1153      1109      1054      1104      1106      1040      1079      1202      1087

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
gpgpu_l2_write_miss = 0
gpgpu_l2_write_access = 0
gpgpu_l2_read_miss = 0
gpgpu_l2_read_access = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2469923 n_nop=1275475 n_act=223003 n_pre=222987 n_req=374229 n_rd=546090 n_write=202368 bw_util=0.6061
n_activity=2426072 dram_eff=0.617
bk0: 34622a 1425773i bk1: 34228a 1413063i bk2: 33748a 1393757i bk3: 34494a 1399198i bk4: 33970a 1401695i bk5: 34086a 1383074i bk6: 33860a 1387023i bk7: 34052a 1391600i bk8: 34176a 1358536i bk9: 33776a 1358130i bk10: 34230a 1371474i bk11: 34164a 1348436i bk12: 34120a 1331811i bk13: 34520a 1319621i bk14: 34106a 1183021i bk15: 33938a 494308i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.38229
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2469923 n_nop=1275551 n_act=222994 n_pre=222978 n_req=374200 n_rd=546032 n_write=202368 bw_util=0.606
n_activity=2425496 dram_eff=0.6171
bk0: 34836a 1421704i bk1: 33820a 1412433i bk2: 34176a 1394434i bk3: 34148a 1400122i bk4: 34472a 1401929i bk5: 33568a 1384510i bk6: 34358a 1389381i bk7: 33698a 1395277i bk8: 34468a 1363372i bk9: 33560a 1355950i bk10: 34450a 1366901i bk11: 33856a 1345069i bk12: 34080a 1328988i bk13: 34116a 1320022i bk14: 34588a 1181389i bk15: 33838a 495207i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.41081
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2469923 n_nop=1275247 n_act=223008 n_pre=222992 n_req=374338 n_rd=546308 n_write=202368 bw_util=0.6062
n_activity=2424957 dram_eff=0.6175
bk0: 34598a 1421914i bk1: 34126a 1409901i bk2: 34128a 1390388i bk3: 34362a 1398733i bk4: 33974a 1398568i bk5: 34218a 1380509i bk6: 33934a 1386012i bk7: 34290a 1390885i bk8: 33946a 1359743i bk9: 33856a 1354487i bk10: 34266a 1366901i bk11: 34362a 1344288i bk12: 33836a 1327265i bk13: 34406a 1315626i bk14: 34158a 1177153i bk15: 33848a 495606i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.44357
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2469923 n_nop=1275695 n_act=223011 n_pre=222995 n_req=374111 n_rd=545854 n_write=202368 bw_util=0.6059
n_activity=2424807 dram_eff=0.6171
bk0: 33832a 1421513i bk1: 34548a 1410345i bk2: 33412a 1394035i bk3: 34800a 1402338i bk4: 33438a 1405721i bk5: 34566a 1387100i bk6: 33628a 1392652i bk7: 34600a 1392808i bk8: 33684a 1361375i bk9: 34386a 1358500i bk10: 33878a 1370341i bk11: 34660a 1345745i bk12: 33244a 1330786i bk13: 35118a 1316628i bk14: 33506a 1180307i bk15: 34554a 494584i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.38649
Cache L2_bank_004:
MSHR contents
MSHR: tag=0x87efe680, atomic=0 1 entries : 0x129d27d0 :  mf: uid=34368655, sid02:w00, part=4, addr=0x87efe680, load , size=128, unknown  status = IN_PARTITION_DRAM (1975938), 

DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2469923 n_nop=1280269 n_act=220641 n_pre=220625 n_req=374195 n_rd=546020 n_write=202368 bw_util=0.606
n_activity=2424545 dram_eff=0.6173
bk0: 34652a 1430203i bk1: 34244a 1418480i bk2: 33864a 1398585i bk3: 34248a 1404708i bk4: 33772a 1407667i bk5: 34198a 1389079i bk6: 33746a 1401202i bk7: 34162a 1403823i bk8: 33904a 1367351i bk9: 34316a 1363044i bk10: 33950a 1375759i bk11: 34638a 1349286i bk12: 33580a 1339965i bk13: 34888a 1327236i bk14: 34036a 1183667i bk15: 33822a 501643i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.36803
Cache L2_bank_000:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 343300, Miss = 273045 (0.795), PendingHit = 2113 (0.00615)
Cache L2_bank_001:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 341911, Miss = 273016 (0.799), PendingHit = 2177 (0.00637)
Cache L2_bank_002:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 343231, Miss = 273154 (0.796), PendingHit = 2086 (0.00608)
Cache L2_bank_003:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 341895, Miss = 272927 (0.798), PendingHit = 2118 (0.00619)
Cache L2_bank_004:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 341930, Miss = 273011 (0.798), PendingHit = 2068 (0.00605)
L2 Cache Total Miss Rate = 0.797

icnt_total_pkts_mem_to_simt=6537627
icnt_total_pkts_simt_to_mem=3735947

LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 143.059
% Accepted packets = 0 at node 0 (avg = 0.0411026)
lat(1) = 143.059;
thru(1,:) = [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.189286 0.188935 0.189269 0.188931 0.18894 0 0 0 0 ];
% latency change    = 1
% throughput change = 1
Traffic 1 Stat
%=================================
% Average latency = 5.5134
% Accepted packets = 0 at node 14 (avg = 0.0719265)
lat(2) = 5.5134;
thru(2,:) = [ 0.118732 0.117069 0.127088 0.120917 0.116902 0.1146 0.117079 0.116865 0.116311 0.119356 0.116336 0.119925 0.117652 0.115478 0 0 0 0 0 0 0 0 0 ];
% latency change    = 24.9475
% throughput change = 0.428547
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 143.059 (1 samples)
Traffic[0]class0Overall average accepted rate = 0.0411026 (1 samples)
Traffic[0]class0Overall min accepted rate = 0 (1 samples)
traffic_manager/latency_stat_0_freq = [ 0 252013 31257 11392 20076 97148 23096 10434 15432 9440 8544 6175 5519 5149 5532 6314 9337 10542 9915 9654 10009 10533 11312 11313 11809 11934 12408 12543 12688 12951 12926 12821 13347 13054 13123 13166 13001 12755 12895 12820 12650 12734 12333 12113 11952 11720 11652 11207 10892 10513 10311 10127 9925 9500 9251 8998 8773 8496 7911 7807 7553 7370 7078 6870 6538 6247 5984 5734 5630 5522 5252 4918 4792 4674 4431 4323 4121 3959 3818 3707 3407 3330 3083 3140 2959 2888 2734 2745 2569 2609 2379 2346 2206 2191 2087 2115 1998 1930 1817 1900 1823 1761 1624 1608 1513 1599 1544 1526 1378 1376 1371 1397 1321 1378 1340 1341 1242 1338 1157 1258 1212 1202 1099 1262 1147 1142 1067 1169 1102 1161 1051 1066 1091 1070 1047 1109 958 1033 984 1025 969 1031 948 1012 953 977 952 987 944 947 923 963 922 937 953 983 918 969 907 1004 888 1022 887 959 851 920 865 946 873 914 831 872 837 895 828 920 846 907 836 909 811 889 812 877 815 880 769 921 862 859 765 843 807 844 831 891 750 897 838 829 851 932 829 866 740 816 786 823 776 871 755 863 797 825 833 816 783 816 775 865 757 937 846 843 774 825 705 810 787 843 761 766 749 873 791 779 786 825 763 836 748 861 774 748 765 794 753 820 781 836 779 840 747 828 766 787 759 833 773 867 727 816 745 887 751 841 811 866 796 880 732 825 747 829 768 854 730 870 794 841 769 838 789 867 724 855 768 874 760 840 810 889 758 910 775 914 779 927 740 891 788 881 779 879 728 843 794 836 792 850 811 882 804 911 825 933 805 926 844 894 827 923 803 894 863 958 827 977 856 940 832 973 829 943 870 971 835 989 906 1028 885 1016 907 1022 864 994 885 1025 889 1008 903 1062 903 1091 911 1066 932 1014 921 1028 945 1054 883 1057 925 1070 955 1018 956 1023 962 1107 984 1104 1026 1169 944 1070 915 1061 979 1142 932 1096 997 1120 999 1173 974 1144 1044 1121 973 1158 1012 1142 996 1174 983 1145 1043 1208 935 1161 965 1140 971 1187 1042 1099 1029 1096 1047 1178 1057 1164 1086 1163 1035 1149 960 1213 1074 1179 1014 1174 998 1251 1074 1229 1076 1212 1059 1224 1055 1243 1085 1192 1063 1220 1060 1191 1088 1231 982 1250 1018 1221 1076 1176 1057 1178 1070 1266 1076 1176 1024 1208 1014 1203 1110 1234 1049 1215 1097 1228 1011 1268 1093 1221 1009 1204 1027 1189 1100 1160 1068 1212 1006 1204 1084 1211 1052 1213 1073 1177 976 1177 1048 1172 986 1162 960 1183 961 1164 1021 1161 1033 1122 1015 1166 982 1179 1025 1157 977 1203 1087 1143 969 1131 972 1147 1004 1144 986 1100 973 1111 953 1115 918 1079 958 1136 921 1066 985 1025 966 1056 968 1018 887 1085 920 1086 977 1093 961 1024 905 997 832 1009 870 1042 903 1022 869 968 856 1029 882 974 888 1020 865 916 823 944 818 925 829 951 743 941 778 940 813 882 779 895 799 895 763 887 740 859 779 860 734 842 696 826 725 853 714 879 769 810 682 797 679 806 627 815 653 786 632 747 639 740 652 736 615 720 623 739 604 724 578 668 570 671 563 660 584 711 581 649 593 671 556 670 545 645 496 593 510 599 511 566 524 554 531 559 504 539 478 537 507 502 441 547 445 531 465 526 452 480 441 488 415 463 414 440 408 489 402 468 362 425 348 431 357 441 358 397 355 386 301 418 327 375 293 339 330 388 315 351 279 361 295 341 259 328 274 293 297 306 255 298 236 287 243 274 240 262 231 271 215 259 238 247 229 248 198 242 189 255 195 233 188 235 187 211 172 241 154 208 182 187 164 203 159 193 146 206 159 173 131 181 166 181 161 167 142 187 135 170 118 156 139 139 115 140 106 131 104 128 96 124 102 115 108 136 106 119 87 127 110 118 100 122 72 111 106 103 87 115 86 93 88 92 91 97 73 104 82 77 74 98 80 83 69 89 52 69 65 73 57 53 68 75 65 58 59 77 61 72 46 65 50 65 50 60 50 46 49 47 36 62 39 53 41 46 37 44 36 41 38 39 42 49 36 36 27 36 34 36 28 32 29 30 31 33 24 39 14 26 32 25 17 31 27 27 25 33 27 26 12 36 28 34 19 17 17 20 14 18 22 30 15 14 11 17 13 18 18 20 14 13 15 21 17 16 10 14 14 18 9 10 10 17 12 15 12 15 13 5 8 12 11 12 8 18 9 14 7 9 8 10 3 8 5 10 8 6 10 8 6 7 6 9 3 7 5 7 10 9 9 7 7 7 4 4 8 6 6 12 6 4 3 3 4 7 6 4 9 9 2 6 6 5 3 7 3 3 5 1 3 3 2 4 2 0 3 3 1 0 1 2 1 3 4 2 1 3 0 2 2 4 0 3 1 3 0 5 2 0 2 2 3 0 0 2 1 0 0 1 0 1 0 0 0 2 0 7 ];
Traffic[0]class1Average hops = 1 (1712267 samples)
traffic_manager/hop_stats_freq = [ 0 1712267 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 5.5134 (1 samples)
Traffic[1]class0Overall average accepted rate = 0.0719265 (1 samples)
Traffic[1]class0Overall min accepted rate = 0 (1 samples)
traffic_manager/latency_stat_0_freq = [ 0 412020 22057 11855 17762 639082 102522 39650 147541 138349 43816 26814 25392 21824 19279 8448 16166 4738 3969 3178 2044 2465 743 559 515 338 525 139 109 77 64 94 25 19 20 11 20 8 9 5 3 5 0 2 0 1 2 0 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (1712267 samples)
traffic_manager/hop_stats_freq = [ 0 1712267 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------

gpgpu_simulation_time = 0 days, 0 hrs, 30 min, 29 sec (1829 sec)
gpgpu_simulation_rate = 499973 (inst/sec)
gpgpu_simulation_rate = 1080 (cycle/sec)

kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' transfer to GPU hardware scheduler
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 2 
gpu_sim_cycle = 1955932
gpu_sim_insn = 914451016
gpu_ipc =     467.5270
gpu_tot_sim_cycle = 3931871
gpu_tot_sim_insn = 1828902032
gpu_tot_ipc =     465.1480
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 10430501
gpu_stall_icnt2sh    = 1049071
gpu_total_sim_rate=529043
Cache L1D_000:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 173936, Miss = 172232 (0.99), PendingHit = 623 (0.00358)
Cache L1D_001:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 173006, Miss = 171148 (0.989), PendingHit = 573 (0.00331)
Cache L1D_002:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 181830, Miss = 179090 (0.985), PendingHit = 888 (0.00488)
Cache L1D_003:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 175348, Miss = 173532 (0.99), PendingHit = 463 (0.00264)
Cache L1D_004:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 174960, Miss = 172657 (0.987), PendingHit = 767 (0.00438)
Cache L1D_005:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 169456, Miss = 167783 (0.99), PendingHit = 544 (0.00321)
Cache L1D_006:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 173920, Miss = 170255 (0.979), PendingHit = 1386 (0.00797)
Cache L1D_007:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 170200, Miss = 168652 (0.991), PendingHit = 565 (0.00332)
Cache L1D_008:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 174262, Miss = 171984 (0.987), PendingHit = 685 (0.00393)
Cache L1D_009:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 178046, Miss = 175204 (0.984), PendingHit = 1140 (0.0064)
Cache L1D_010:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 172742, Miss = 169910 (0.984), PendingHit = 1157 (0.0067)
Cache L1D_011:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 174200, Miss = 171911 (0.987), PendingHit = 572 (0.00328)
Cache L1D_012:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 173176, Miss = 171361 (0.99), PendingHit = 495 (0.00286)
Cache L1D_013:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 172790, Miss = 170095 (0.984), PendingHit = 979 (0.00567)
total_dl1_misses=2405814
total_dl1_accesses=2437872
total_dl1_miss_rate= 0.986850
Shader 0 dynamic_warp_id issue ditsribution:
dynamic_warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 
distro:
8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 2731, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 7815, 7319, 7319, 7815, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 7815, 7319, 7319, 7815, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 8063, 8063, 7567, 7567, 2731, 
gpgpu_n_tot_thrd_icount = 2027005952
gpgpu_n_tot_w_icount = 63343936
gpgpu_n_icache_hits = 34583996
gpgpu_n_icache_misses = 36261
gpgpu_n_l1dcache_read_hits = 21221
gpgpu_n_l1dcache_read_misses = 2416651
gpgpu_n_l1dcache_write_accesses = 1011840
gpgpu_n_l1dcache_wirte_misses = 1011840
gpgpu_n_tcache_hits = 0
gpgpu_n_tcache_misses = 0
gpgpu_n_ccache_hits = 5530288
gpgpu_n_ccache_misses = 448
gpgpu_n_stall_shd_mem = 24331112
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2405814
gpgpu_n_mem_write_global = 1011840
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 101005504
gpgpu_n_store_insn = 64504800
gpgpu_n_shmem_insn = 420747936
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 298189920
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 24331112
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:38347372	W0_Idle:137838	W0_Scoreboard:6362264	W1:3541440	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:5564128	W32:54238368
maxmrqlatency = 1061 
maxdqlatency = 0 
maxmflatency = 1406 
averagemflatency = 485 
max_icnt2mem_latency = 723 
max_icnt2sh_latency = 3931870 
mrq_lat_table:1318190 	63042 	59840 	110376 	372184 	588776 	774162 	390929 	49120 	748 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	12497 	154520 	1773602 	1476008 	1041 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:910 	400698 	303544 	122288 	248848 	453750 	360485 	961597 	571752 	312 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1434696 	881375 	89417 	340 	0 	0 	0 	0 	0 	0 	0 	421 	2416 	5325 	10297 	19097 	37487 	70788 	136503 	257364 	472142 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	291 	5137 	2430 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        62        62        64        54        60        64        40        52        40        52        64        64        64        64        64        64 
dram[1]:        60        62        64        62        60        60        48        60        42        28        64        64        64        64        64        64 
dram[2]:        64        64        64        42        62        64        48        46        56        30        64        64        64        64        64        64 
dram[3]:        64        64        64        56        62        64        34        48        50        48        64        64        64        64        64        64 
dram[4]:        64        64        64        50        64        40        40        52        42        28        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      4983      5625      4764      6530      6007      6898      9471      9627      9508      8596      8875      9848      7598     11089      8686      8264 
dram[1]:      5419      6110      5002      5420      8578      5849      9577      9555      9578      8390      9407      8504      7474     10289      8363      9792 
dram[2]:      8319      5266      8419      5643      6553      5440      9563      9579      9580      7909      9259      9322      7988      9342      8852     10494 
dram[3]:      4508      8644      4959      6378      5416      6265      9541      9510      9607      8382      8709      8986      6589     10879      9560      8661 
dram[4]:      5149      6465      7034     10652      6687      5926      9508      9498      9551      8334      9199      8590      8797     11300      8496      6119 
average row accesses per activate:
dram[0]:  1.670983  1.698772  1.700907  1.665833  1.710468  1.705844  1.676362  1.704567  1.690678  1.658999  1.697373  1.702386  1.678537  1.695880  1.718292  1.699562 
dram[1]:  1.671171  1.696777  1.690027  1.679601  1.698367  1.710671  1.666193  1.728435  1.680695  1.676796  1.687857  1.711866  1.671903  1.707644  1.713468  1.711535 
dram[2]:  1.676360  1.699756  1.693997  1.669051  1.707112  1.705785  1.687311  1.704070  1.693605  1.664418  1.698837  1.703733  1.688513  1.697199  1.718004  1.699161 
dram[3]:  1.683471  1.689966  1.687159  1.666631  1.709546  1.692114  1.673260  1.704453  1.698720  1.659907  1.694562  1.701382  1.687307  1.699467  1.714812  1.696526 
dram[4]:  1.703772  1.705159  1.711821  1.694021  1.718734  1.718480  1.701552  1.729842  1.721044  1.678674  1.714976  1.719331  1.696278  1.714830  1.728205  1.714244 
average row locality = 3727369/2197375 = 1.696283
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     34237     34053     33792     34118     33863     33947     33639     33907     33940     33667     34208     33955     33968     34111     33828     33901 
dram[1]:     34391     33674     34032     33783     34225     33434     34327     33555     34253     33428     34264     33679     33896     34021     34285     33803 
dram[2]:     34438     34024     34030     33901     33869     33826     33733     34132     33831     33856     34048     34026     33817     34105     33925     33750 
dram[3]:     33463     34490     33320     34507     33390     34494     33321     34451     33258     34283     33666     34443     33249     34759     33341     34545 
dram[4]:     34181     34164     33926     33854     33696     33983     33678     34096     33748     34062     33777     34079     33518     34499     33789     34004 
total reads: 2715529
bank skew: 34759/33249 = 1.05
chip skew: 543311/542980 = 1.00
number of total write accesses:
dram[0]:     12604     12704     12704     12532     12672     12672     12528     12672     12672     12488     12704     12704     12556     12736     12736     12684 
dram[1]:     12604     12704     12704     12532     12672     12672     12528     12672     12672     12538     12704     12704     12506     12736     12736     12684 
dram[2]:     12604     12704     12704     12532     12672     12672     12528     12672     12672     12538     12704     12704     12558     12736     12736     12632 
dram[3]:     12654     12704     12704     12482     12672     12672     12528     12672     12672     12538     12704     12704     12558     12736     12736     12632 
dram[4]:     12654     12704     12704     12530     12672     12672     12480     12672     12672     12538     12704     12704     12558     12736     12736     12632 
total reads: 1011840
bank skew: 12736/12480 = 1.02
chip skew: 202368/202368 = 1.00
average mf latency per bank:
dram[0]:        439       442       440       443       448       444       449       452       438       439       443       441       439       447       449       445
dram[1]:        445       439       444       440       451       443       451       449       442       435       448       441       447       444       452       441
dram[2]:        441       444       441       447       451       447       451       455       444       440       448       447       443       450       452       449
dram[3]:        438       446       437       447       444       447       442       456       436       441       440       447       438       450       447       448
dram[4]:        441       440       437       444       448       443       447       450       438       435       444       442       441       446       450       443
maximum mf latency per bank:
dram[0]:       1070      1179      1281      1161      1156      1267      1176      1236      1098      1085      1106      1236      1235      1303      1293      1130
dram[1]:       1077      1190      1235      1149      1256      1391      1196      1177      1275      1074      1104      1223      1131      1189      1349      1155
dram[2]:       1092      1218      1158      1276      1316      1163      1126      1220      1211      1157      1384      1269      1109      1284      1340      1194
dram[3]:       1149      1239      1216      1160      1265      1149      1182      1231      1143      1143      1090      1272      1096      1238      1163      1253
dram[4]:       1199      1140      1144      1220      1236      1288      1149      1183      1209      1068      1104      1106      1067      1406      1202      1115

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
gpgpu_l2_write_miss = 0
gpgpu_l2_write_access = 0
gpgpu_l2_read_miss = 0
gpgpu_l2_read_access = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4914837 n_nop=2542679 n_act=440585 n_pre=440569 n_req=745502 n_rd=1086268 n_write=404736 bw_util=0.6067
n_activity=4846868 dram_eff=0.6152
bk0: 68474a 2844160i bk1: 68106a 2825078i bk2: 67584a 2796569i bk3: 68236a 2820830i bk4: 67726a 2829494i bk5: 67894a 2807949i bk6: 67278a 2817576i bk7: 67814a 2811207i bk8: 67880a 2759533i bk9: 67334a 2746287i bk10: 68416a 2754811i bk11: 67910a 2705447i bk12: 67936a 2657514i bk13: 68222a 2628755i bk14: 67656a 2343634i bk15: 67802a 980051i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.60667
Cache L2_bank_001:
MSHR contents
MSHR: tag=0x83efe280, atomic=0 1 entries : 0x1cbcd1c0 :  mf: uid=68943657, sid00:w24, part=1, addr=0x83efe280, load , size=128, unknown  status = IN_PARTITION_DRAM (3931870), 

DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4914837 n_nop=2543803 n_act=440108 n_pre=440092 n_req=745418 n_rd=1086098 n_write=404736 bw_util=0.6067
n_activity=4848754 dram_eff=0.6149
bk0: 68782a 2842612i bk1: 67348a 2828684i bk2: 68062a 2800676i bk3: 67566a 2824005i bk4: 68450a 2832621i bk5: 66868a 2809305i bk6: 68654a 2818169i bk7: 67110a 2821734i bk8: 68506a 2766071i bk9: 66856a 2743131i bk10: 68528a 2753777i bk11: 67358a 2702891i bk12: 67792a 2657392i bk13: 68042a 2628988i bk14: 68570a 2343472i bk15: 67606a 983880i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.64457
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4914837 n_nop=2543161 n_act=440167 n_pre=440151 n_req=745679 n_rd=1086622 n_write=404736 bw_util=0.6069
n_activity=4846039 dram_eff=0.6155
bk0: 68876a 2841167i bk1: 68048a 2823425i bk2: 68060a 2787518i bk3: 67802a 2815625i bk4: 67738a 2825292i bk5: 67652a 2803113i bk6: 67466a 2813188i bk7: 68264a 2814473i bk8: 67662a 2757874i bk9: 67712a 2738051i bk10: 68096a 2752177i bk11: 68052a 2698236i bk12: 67634a 2652721i bk13: 68210a 2620506i bk14: 67850a 2338132i bk15: 67500a 987276i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.66152
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4914837 n_nop=2542653 n_act=440752 n_pre=440736 n_req=745348 n_rd=1085960 n_write=404736 bw_util=0.6066
n_activity=4847998 dram_eff=0.615
bk0: 66926a 2835273i bk1: 68980a 2824924i bk2: 66640a 2794364i bk3: 69014a 2820916i bk4: 66780a 2836847i bk5: 68988a 2808824i bk6: 66642a 2821658i bk7: 68902a 2816133i bk8: 66516a 2759992i bk9: 68566a 2740340i bk10: 67332a 2752351i bk11: 68886a 2701670i bk12: 66498a 2657310i bk13: 69518a 2623872i bk14: 66682a 2336533i bk15: 69090a 978462i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.62467
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4914837 n_nop=2552479 n_act=435765 n_pre=435749 n_req=745422 n_rd=1086108 n_write=404736 bw_util=0.6067
n_activity=4845724 dram_eff=0.6153
bk0: 68362a 2858538i bk1: 68328a 2841912i bk2: 67852a 2810036i bk3: 67708a 2836935i bk4: 67392a 2845300i bk5: 67966a 2819243i bk6: 67356a 2839157i bk7: 68192a 2833767i bk8: 67496a 2775727i bk9: 68124a 2749509i bk10: 67554a 2764801i bk11: 68158a 2710863i bk12: 67036a 2673375i bk13: 68998a 2639200i bk14: 67578a 2349532i bk15: 68008a 997044i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.59219
Cache L2_bank_000:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 686462, Miss = 543134 (0.791), PendingHit = 4555 (0.00664)
Cache L2_bank_001:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 683803, Miss = 543050 (0.794), PendingHit = 4723 (0.00691)
Cache L2_bank_002:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 686322, Miss = 543311 (0.792), PendingHit = 4606 (0.00671)
Cache L2_bank_003:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 683747, Miss = 542980 (0.794), PendingHit = 4605 (0.00673)
Cache L2_bank_004:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 683850, Miss = 543054 (0.794), PendingHit = 4559 (0.00667)
L2 Cache Total Miss Rate = 0.793

icnt_total_pkts_mem_to_simt=13073532
icnt_total_pkts_simt_to_mem=7471544

LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 144.632
% Accepted packets = 0 at node 0 (avg = 0.0415192)
lat(3) = 144.632;
thru(3,:) = [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.191187 0.190863 0.191169 0.190852 0.19087 0 0 0 0 ];
% latency change    = 0.96188
% throughput change = 0.732369
Traffic 1 Stat
%=================================
% Average latency = 5.52945
% Accepted packets = 0 at node 14 (avg = 0.0726431)
lat(4) = 5.52945;
thru(4,:) = [ 0.119125 0.119397 0.12041 0.118895 0.12174 0.117517 0.118133 0.116325 0.121335 0.122891 0.118488 0.117633 0.119008 0.119895 0 0 0 0 0 0 0 0 0 ];
% latency change    = 25.1567
% throughput change = 0.42845
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 143.845 (2 samples)
Traffic[0]class0Overall average accepted rate = 0.0413109 (2 samples)
Traffic[0]class0Overall min accepted rate = 0 (2 samples)
traffic_manager/latency_stat_0_freq = [ 0 248583 30547 11227 19482 94269 22705 10138 15145 9409 8577 6312 5654 5274 5347 6362 9452 10517 9843 9634 10142 10876 11399 11352 11627 11726 12311 12532 12851 12874 13132 13280 13363 13508 13483 13155 13540 13066 13043 12933 12786 12409 12265 12323 11995 11787 11598 11286 10958 10611 10504 10241 9998 9642 9254 9087 8588 8539 8439 7803 7427 7257 7044 6932 6621 6287 6114 5754 5688 5585 5199 5080 4784 4687 4472 4400 4235 3935 3854 3720 3517 3349 3100 3285 3202 2962 2772 2668 2513 2441 2381 2430 2268 2208 2050 2188 1990 2012 1850 1862 1784 1744 1673 1644 1589 1618 1488 1506 1370 1409 1271 1353 1242 1336 1284 1337 1203 1266 1142 1235 1196 1247 1128 1206 1151 1190 1067 1116 1041 1059 1049 1083 1034 1086 1012 1051 1039 1093 981 1010 968 1075 977 1026 974 1004 944 998 913 970 926 968 908 936 863 1007 875 955 841 928 918 982 851 890 831 907 905 952 902 951 854 928 924 930 872 908 901 894 866 1000 827 927 858 899 849 940 939 882 777 941 831 850 777 816 797 893 763 833 840 863 817 866 780 913 820 848 827 831 772 925 807 849 787 830 731 810 786 841 742 839 734 800 810 792 742 790 855 871 756 865 757 855 766 820 768 810 715 803 787 822 800 848 792 831 746 818 737 801 773 889 777 806 822 895 816 842 724 806 751 851 747 837 775 819 769 855 722 862 794 857 763 843 756 815 764 845 754 868 720 806 691 803 714 835 763 820 776 885 760 884 844 863 772 880 763 862 780 828 786 897 770 859 796 886 768 879 734 903 830 908 830 870 803 848 784 911 801 911 843 918 817 838 818 984 862 891 802 926 833 886 801 924 777 917 872 949 848 962 870 984 842 958 894 943 911 955 899 992 915 988 926 1007 877 1029 930 1032 936 1020 906 1111 912 1016 911 1098 921 1040 961 1071 908 1047 937 1068 920 1075 941 1116 971 1052 1000 1095 969 1077 951 1128 988 1183 955 1134 1004 1138 972 1103 996 1130 970 1210 1040 1165 1022 1156 1005 1141 1069 1167 1009 1111 1047 1195 1024 1130 1039 1227 1065 1160 1023 1175 1024 1195 1049 1193 1006 1189 1031 1168 1011 1190 1015 1153 1088 1217 1123 1215 1021 1191 1060 1126 1008 1193 1073 1217 1081 1173 1085 1173 1066 1187 1138 1172 1054 1249 1037 1189 1069 1205 1061 1216 1026 1186 1071 1225 1111 1247 1055 1155 1015 1295 1077 1242 1075 1257 1052 1215 1038 1206 1018 1154 1066 1264 1077 1128 1041 1200 1054 1216 1021 1197 1043 1159 1032 1178 1018 1194 1089 1187 1024 1166 999 1168 975 1137 1036 1180 954 1133 1027 1139 997 1104 956 1128 1016 1250 982 1089 1037 1155 991 1116 973 1107 944 1082 987 1109 895 1095 949 1171 936 1078 935 1085 952 1075 950 1085 976 1088 964 1036 887 1021 822 1036 927 1071 893 1065 884 1041 905 1000 853 1003 978 955 867 936 857 933 910 995 843 962 826 932 802 949 811 928 778 923 746 961 766 860 802 898 771 857 770 929 742 878 779 846 739 910 761 823 676 820 691 809 698 786 717 791 622 842 677 819 644 745 592 746 615 752 627 732 619 696 616 705 581 700 590 627 561 689 582 668 532 673 508 619 571 603 527 603 510 612 500 564 505 609 461 579 485 576 483 543 486 519 468 538 427 543 423 508 407 527 455 512 416 477 427 475 409 464 410 460 408 491 396 450 417 451 382 393 367 405 350 404 359 409 328 387 345 369 335 411 293 355 354 336 342 346 273 336 291 297 301 352 262 339 303 328 263 272 239 309 251 263 230 303 228 277 253 276 246 269 231 255 222 271 192 253 198 236 213 208 178 217 175 210 173 199 174 224 180 201 167 200 182 200 137 214 168 182 141 179 148 139 155 169 128 174 133 160 122 147 129 163 125 135 123 140 106 135 104 129 110 115 115 109 102 124 80 110 88 112 99 100 95 115 89 108 95 94 85 120 96 112 77 100 78 100 82 101 71 82 76 84 86 104 85 68 61 60 63 75 65 68 55 69 64 68 40 54 61 68 49 61 58 56 45 54 49 62 34 59 36 54 37 46 39 42 33 43 31 40 41 39 24 47 34 35 23 32 28 28 27 31 24 39 22 26 19 44 31 30 23 26 24 33 22 23 18 18 12 23 10 21 16 13 14 27 15 20 18 15 17 25 17 13 10 10 14 14 14 17 11 14 13 12 19 18 10 19 6 14 5 16 15 11 18 10 9 9 8 8 6 13 6 6 9 11 5 14 11 13 5 5 9 14 9 10 5 7 7 11 9 8 3 5 2 3 2 7 4 9 3 3 2 2 2 4 0 2 3 1 2 2 1 1 1 3 1 1 0 1 3 3 1 3 2 2 1 1 0 1 0 3 1 1 0 1 2 2 1 0 0 3 0 0 1 0 2 3 0 0 0 0 0 1 1 0 0 0 0 0 1 1 1 0 0 0 1 14 ];
Traffic[0]class1Average hops = 1 (3424184 samples)
traffic_manager/hop_stats_freq = [ 0 3424184 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 5.52142 (2 samples)
Traffic[1]class0Overall average accepted rate = 0.0722848 (2 samples)
Traffic[1]class0Overall min accepted rate = 0 (2 samples)
traffic_manager/latency_stat_0_freq = [ 0 411399 22178 11800 17714 633674 100482 39564 149370 141911 44820 27627 26364 21726 19251 8852 15861 5002 3789 3304 2009 2183 797 579 497 304 363 119 92 88 50 70 13 19 12 9 10 3 2 0 2 1 2 1 0 2 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (3424184 samples)
traffic_manager/hop_stats_freq = [ 0 3424184 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------

gpgpu_simulation_time = 0 days, 0 hrs, 57 min, 37 sec (3457 sec)
gpgpu_simulation_rate = 529043 (inst/sec)
gpgpu_simulation_rate = 1137 (cycle/sec)
