Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Apr 18 17:47:57 2025
| Host         : GDESK-26 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga_top_control_sets_placed.rpt
| Design       : vga_top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    69 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              48 |           21 |
| No           | No                    | Yes                    |               1 |            1 |
| No           | Yes                   | No                     |              10 |            3 |
| Yes          | No                    | No                     |             108 |           31 |
| Yes          | No                    | Yes                    |              27 |            9 |
| Yes          | Yes                   | No                     |               9 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+---------------------------+----------------------+------------------+----------------+--------------+
|    Clock Signal    |       Enable Signal       |   Set/Reset Signal   | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------+---------------------------+----------------------+------------------+----------------+--------------+
|  ClkPort_IBUF_BUFG |                           | BtnC_IBUF            |                1 |              1 |         1.00 |
|  dc/clk            |                           |                      |                1 |              1 |         1.00 |
|  dc/clk            | dc/hCount[9]_i_1_n_0      |                      |                1 |              1 |         1.00 |
|  dc/pulse          |                           |                      |                1 |              1 |         1.00 |
|  ClkPort_IBUF_BUFG | vbc/sprite_pixel_color    |                      |                4 |              7 |         1.75 |
|  dc/clk            | dc/hCount[9]_i_1_n_0      | dc/vCount[9]_i_1_n_0 |                4 |              9 |         2.25 |
|  ClkPort_IBUF_BUFG | vbc/posX[9]_i_1_n_0       | BtnC_IBUF            |                4 |             10 |         2.50 |
|  dc/clk            |                           | dc/hCount[9]_i_1_n_0 |                3 |             10 |         3.33 |
|  ClkPort_IBUF_BUFG | vbc/V                     | BtnC_IBUF            |                5 |             17 |         3.40 |
|  ClkPort_IBUF_BUFG |                           |                      |               19 |             46 |         2.42 |
|  ClkPort_IBUF_BUFG | vbc/jumpSpeed             |                      |               13 |             50 |         3.85 |
|  ClkPort_IBUF_BUFG | vbc/marioSpeed[0]_i_1_n_0 |                      |               13 |             50 |         3.85 |
+--------------------+---------------------------+----------------------+------------------+----------------+--------------+


