-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2017.4
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity CvtColor is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_src_rows_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    p_src_rows_V_empty_n : IN STD_LOGIC;
    p_src_rows_V_read : OUT STD_LOGIC;
    p_src_cols_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    p_src_cols_V_empty_n : IN STD_LOGIC;
    p_src_cols_V_read : OUT STD_LOGIC;
    p_src_data_stream_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_0_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_0_V_read : OUT STD_LOGIC;
    p_src_data_stream_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_1_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_1_V_read : OUT STD_LOGIC;
    p_src_data_stream_2_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_2_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_2_V_read : OUT STD_LOGIC;
    p_dst_data_stream_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_0_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_0_V_write : OUT STD_LOGIC;
    p_dst_data_stream_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_1_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_1_V_write : OUT STD_LOGIC;
    p_dst_data_stream_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_2_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_2_V_write : OUT STD_LOGIC );
end;


architecture behav of CvtColor is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv20_0 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000000";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv9_1FE : STD_LOGIC_VECTOR (8 downto 0) := "111111110";
    constant ap_const_lv20_80000 : STD_LOGIC_VECTOR (19 downto 0) := "10000000000000000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_78 : STD_LOGIC_VECTOR (7 downto 0) := "01111000";
    constant ap_const_lv8_F0 : STD_LOGIC_VECTOR (7 downto 0) := "11110000";
    constant ap_const_lv19_0 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000000";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv8_80 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv36_0 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000000000000";
    constant ap_const_lv37_40000 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000001000000000000000000";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv37_5A00000 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000101101000000000000000000000";
    constant ap_const_lv37_0 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000000000000";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv10_3FF : STD_LOGIC_VECTOR (9 downto 0) := "1111111111";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal p_src_rows_V_blk_n : STD_LOGIC;
    signal p_src_cols_V_blk_n : STD_LOGIC;
    signal p_src_data_stream_0_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal tmp_15_i_reg_947 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_src_data_stream_1_V_blk_n : STD_LOGIC;
    signal p_src_data_stream_2_V_blk_n : STD_LOGIC;
    signal p_dst_data_stream_0_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter33 : STD_LOGIC := '0';
    signal ap_reg_pp0_iter32_tmp_15_i_reg_947 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_dst_data_stream_1_V_blk_n : STD_LOGIC;
    signal p_dst_data_stream_2_V_blk_n : STD_LOGIC;
    signal j_i_reg_206 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_src_cols_V_read_reg_928 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal p_src_rows_V_read_reg_933 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_i_fu_254_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal i_fu_259_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal i_reg_942 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_15_i_fu_269_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state3_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter15 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter16 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter17 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter18 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter19 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter20 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter21 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter22 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter23 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter24 : BOOLEAN;
    signal ap_block_state28_pp0_stage0_iter25 : BOOLEAN;
    signal ap_block_state29_pp0_stage0_iter26 : BOOLEAN;
    signal ap_block_state30_pp0_stage0_iter27 : BOOLEAN;
    signal ap_block_state31_pp0_stage0_iter28 : BOOLEAN;
    signal ap_block_state32_pp0_stage0_iter29 : BOOLEAN;
    signal ap_block_state33_pp0_stage0_iter30 : BOOLEAN;
    signal ap_block_state34_pp0_stage0_iter31 : BOOLEAN;
    signal ap_block_state35_pp0_stage0_iter32 : BOOLEAN;
    signal ap_block_state36_pp0_stage0_iter33 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ap_reg_pp0_iter1_tmp_15_i_reg_947 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter2_tmp_15_i_reg_947 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter3_tmp_15_i_reg_947 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter4_tmp_15_i_reg_947 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter5_tmp_15_i_reg_947 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter6_tmp_15_i_reg_947 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter7_tmp_15_i_reg_947 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter8_tmp_15_i_reg_947 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter9_tmp_15_i_reg_947 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter10_tmp_15_i_reg_947 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter11_tmp_15_i_reg_947 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter12_tmp_15_i_reg_947 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter13_tmp_15_i_reg_947 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter14_tmp_15_i_reg_947 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter15_tmp_15_i_reg_947 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter16_tmp_15_i_reg_947 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter17_tmp_15_i_reg_947 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter18_tmp_15_i_reg_947 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter19_tmp_15_i_reg_947 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter20_tmp_15_i_reg_947 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter21_tmp_15_i_reg_947 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter22_tmp_15_i_reg_947 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter23_tmp_15_i_reg_947 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter24_tmp_15_i_reg_947 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter25_tmp_15_i_reg_947 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter26_tmp_15_i_reg_947 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter27_tmp_15_i_reg_947 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter28_tmp_15_i_reg_947 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter29_tmp_15_i_reg_947 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter30_tmp_15_i_reg_947 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter31_tmp_15_i_reg_947 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_fu_274_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal tmp_40_reg_956 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter2_tmp_40_reg_956 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter3_tmp_40_reg_956 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_41_reg_964 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter2_tmp_41_reg_964 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter3_tmp_41_reg_964 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_42_reg_974 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter2_tmp_42_reg_974 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter3_tmp_42_reg_974 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_44_i_fu_280_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_i_reg_985 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_50_i_fu_286_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_50_i_reg_990 : STD_LOGIC_VECTOR (0 downto 0);
    signal G_1_fu_302_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal G_1_reg_995 : STD_LOGIC_VECTOR (7 downto 0);
    signal G_2_fu_319_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal G_2_reg_1001 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_19_load_2_max_1_s_fu_330_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_19_load_2_max_1_s_reg_1007 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_19_load_2_min_1_s_fu_340_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_19_load_2_min_1_s_reg_1015 : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_fu_346_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_1021 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter4_diff_reg_1021 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter5_diff_reg_1021 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter6_diff_reg_1021 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter7_diff_reg_1021 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter8_diff_reg_1021 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter9_diff_reg_1021 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter10_diff_reg_1021 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter11_diff_reg_1021 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter12_diff_reg_1021 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter13_diff_reg_1021 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter14_diff_reg_1021 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter15_diff_reg_1021 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter16_diff_reg_1021 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter17_diff_reg_1021 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter18_diff_reg_1021 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter19_diff_reg_1021 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter20_diff_reg_1021 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter21_diff_reg_1021 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter22_diff_reg_1021 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter23_diff_reg_1021 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter24_diff_reg_1021 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter25_diff_reg_1021 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter26_diff_reg_1021 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter27_diff_reg_1021 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter28_diff_reg_1021 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter29_diff_reg_1021 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_23_fu_358_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_23_reg_1027 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_36_reg_1033 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter5_p_Val2_36_reg_1033 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter6_p_Val2_36_reg_1033 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter7_p_Val2_36_reg_1033 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter8_p_Val2_36_reg_1033 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter9_p_Val2_36_reg_1033 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter10_p_Val2_36_reg_1033 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter11_p_Val2_36_reg_1033 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter12_p_Val2_36_reg_1033 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter13_p_Val2_36_reg_1033 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter14_p_Val2_36_reg_1033 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter15_p_Val2_36_reg_1033 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter16_p_Val2_36_reg_1033 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter17_p_Val2_36_reg_1033 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter18_p_Val2_36_reg_1033 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter19_p_Val2_36_reg_1033 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter20_p_Val2_36_reg_1033 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter21_p_Val2_36_reg_1033 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter22_p_Val2_36_reg_1033 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter23_p_Val2_36_reg_1033 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter24_p_Val2_36_reg_1033 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter25_p_Val2_36_reg_1033 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter26_p_Val2_36_reg_1033 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter27_p_Val2_36_reg_1033 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter28_p_Val2_36_reg_1033 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter29_p_Val2_36_reg_1033 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter30_p_Val2_36_reg_1033 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter31_p_Val2_36_reg_1033 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter32_p_Val2_36_reg_1033 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_28_i_fu_374_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_i_reg_1039 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter5_tmp_28_i_reg_1039 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter6_tmp_28_i_reg_1039 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter7_tmp_28_i_reg_1039 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter8_tmp_28_i_reg_1039 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter9_tmp_28_i_reg_1039 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter10_tmp_28_i_reg_1039 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter11_tmp_28_i_reg_1039 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter12_tmp_28_i_reg_1039 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter13_tmp_28_i_reg_1039 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter14_tmp_28_i_reg_1039 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter15_tmp_28_i_reg_1039 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter16_tmp_28_i_reg_1039 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter17_tmp_28_i_reg_1039 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter18_tmp_28_i_reg_1039 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter19_tmp_28_i_reg_1039 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter20_tmp_28_i_reg_1039 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter21_tmp_28_i_reg_1039 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter22_tmp_28_i_reg_1039 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter23_tmp_28_i_reg_1039 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter24_tmp_28_i_reg_1039 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter25_tmp_28_i_reg_1039 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter26_tmp_28_i_reg_1039 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter27_tmp_28_i_reg_1039 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_i_fu_380_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_i_reg_1043 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_31_i_fu_386_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_i_reg_1048 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter5_tmp_31_i_reg_1048 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter6_tmp_31_i_reg_1048 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter7_tmp_31_i_reg_1048 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter8_tmp_31_i_reg_1048 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter9_tmp_31_i_reg_1048 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter10_tmp_31_i_reg_1048 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter11_tmp_31_i_reg_1048 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter12_tmp_31_i_reg_1048 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter13_tmp_31_i_reg_1048 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter14_tmp_31_i_reg_1048 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter15_tmp_31_i_reg_1048 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter16_tmp_31_i_reg_1048 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter17_tmp_31_i_reg_1048 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter18_tmp_31_i_reg_1048 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter19_tmp_31_i_reg_1048 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter20_tmp_31_i_reg_1048 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter21_tmp_31_i_reg_1048 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter22_tmp_31_i_reg_1048 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter23_tmp_31_i_reg_1048 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter24_tmp_31_i_reg_1048 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter25_tmp_31_i_reg_1048 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter26_tmp_31_i_reg_1048 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_i_fu_399_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_i_reg_1057 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter5_tmp_33_i_reg_1057 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter6_tmp_33_i_reg_1057 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter7_tmp_33_i_reg_1057 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter8_tmp_33_i_reg_1057 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter9_tmp_33_i_reg_1057 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter10_tmp_33_i_reg_1057 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter11_tmp_33_i_reg_1057 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter12_tmp_33_i_reg_1057 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter13_tmp_33_i_reg_1057 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter14_tmp_33_i_reg_1057 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter15_tmp_33_i_reg_1057 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter16_tmp_33_i_reg_1057 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter17_tmp_33_i_reg_1057 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter18_tmp_33_i_reg_1057 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter19_tmp_33_i_reg_1057 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter20_tmp_33_i_reg_1057 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter21_tmp_33_i_reg_1057 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter22_tmp_33_i_reg_1057 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter23_tmp_33_i_reg_1057 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter24_tmp_33_i_reg_1057 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter25_tmp_33_i_reg_1057 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter26_tmp_33_i_reg_1057 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter27_tmp_33_i_reg_1057 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_37_i_fu_415_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_37_i_reg_1063 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter5_tmp_37_i_reg_1063 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter6_tmp_37_i_reg_1063 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter7_tmp_37_i_reg_1063 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter8_tmp_37_i_reg_1063 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter9_tmp_37_i_reg_1063 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter10_tmp_37_i_reg_1063 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter11_tmp_37_i_reg_1063 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter12_tmp_37_i_reg_1063 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter13_tmp_37_i_reg_1063 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter14_tmp_37_i_reg_1063 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter15_tmp_37_i_reg_1063 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter16_tmp_37_i_reg_1063 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter17_tmp_37_i_reg_1063 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter18_tmp_37_i_reg_1063 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter19_tmp_37_i_reg_1063 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter20_tmp_37_i_reg_1063 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter21_tmp_37_i_reg_1063 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter22_tmp_37_i_reg_1063 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter23_tmp_37_i_reg_1063 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter24_tmp_37_i_reg_1063 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter25_tmp_37_i_reg_1063 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter26_tmp_37_i_reg_1063 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter27_tmp_37_i_reg_1063 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_V_fu_454_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_V_reg_1068 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_reg_pp0_iter5_sub_V_reg_1068 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_reg_pp0_iter6_sub_V_reg_1068 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_reg_pp0_iter7_sub_V_reg_1068 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_reg_pp0_iter8_sub_V_reg_1068 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_reg_pp0_iter9_sub_V_reg_1068 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_reg_pp0_iter10_sub_V_reg_1068 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_reg_pp0_iter11_sub_V_reg_1068 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_reg_pp0_iter12_sub_V_reg_1068 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_reg_pp0_iter13_sub_V_reg_1068 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_reg_pp0_iter14_sub_V_reg_1068 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_reg_pp0_iter15_sub_V_reg_1068 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_reg_pp0_iter16_sub_V_reg_1068 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_reg_pp0_iter17_sub_V_reg_1068 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_reg_pp0_iter18_sub_V_reg_1068 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_reg_pp0_iter19_sub_V_reg_1068 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_reg_pp0_iter20_sub_V_reg_1068 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_reg_pp0_iter21_sub_V_reg_1068 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_reg_pp0_iter22_sub_V_reg_1068 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_reg_pp0_iter23_sub_V_reg_1068 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_reg_pp0_iter24_sub_V_reg_1068 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_reg_pp0_iter25_sub_V_reg_1068 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_reg_pp0_iter26_sub_V_reg_1068 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_25_i_fu_462_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_i_reg_1074 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter6_tmp_25_i_reg_1074 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter7_tmp_25_i_reg_1074 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter8_tmp_25_i_reg_1074 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter9_tmp_25_i_reg_1074 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter10_tmp_25_i_reg_1074 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter11_tmp_25_i_reg_1074 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter12_tmp_25_i_reg_1074 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter13_tmp_25_i_reg_1074 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter14_tmp_25_i_reg_1074 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter15_tmp_25_i_reg_1074 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter16_tmp_25_i_reg_1074 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter17_tmp_25_i_reg_1074 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter18_tmp_25_i_reg_1074 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter19_tmp_25_i_reg_1074 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter20_tmp_25_i_reg_1074 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter21_tmp_25_i_reg_1074 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter22_tmp_25_i_reg_1074 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter23_tmp_25_i_reg_1074 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter24_tmp_25_i_reg_1074 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter25_tmp_25_i_reg_1074 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter26_tmp_25_i_reg_1074 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter27_tmp_25_i_reg_1074 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_393_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_3_i_fu_507_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_3_i_reg_1093 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_470_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_479_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_912_p3 : STD_LOGIC_VECTOR (35 downto 0);
    signal t_V_reg_1108 : STD_LOGIC_VECTOR (35 downto 0);
    signal ap_enable_reg_pp0_iter28 : STD_LOGIC := '0';
    signal tmp_reg_1113 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter29_tmp_reg_1113 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_lshr_f_i_reg_1118 : STD_LOGIC_VECTOR (34 downto 0);
    signal ap_reg_pp0_iter29_p_lshr_f_i_reg_1118 : STD_LOGIC_VECTOR (34 downto 0);
    signal p_0292_0_i_i_v_v_fu_572_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_0292_0_i_i_v_v_reg_1123 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_lshr_i_reg_1128 : STD_LOGIC_VECTOR (34 downto 0);
    signal p_0292_0_i_i_fu_922_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal p_0292_0_i_i_reg_1133 : STD_LOGIC_VECTOR (27 downto 0);
    signal tmp_48_i_fu_613_p3 : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp_48_i_reg_1139 : STD_LOGIC_VECTOR (35 downto 0);
    signal p_Val2_s_fu_645_p2 : STD_LOGIC_VECTOR (36 downto 0);
    signal p_Val2_s_reg_1144 : STD_LOGIC_VECTOR (36 downto 0);
    signal signbit_reg_1149 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter32_signbit_reg_1149 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_9_reg_1156 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_31_reg_1161 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_i_i_i_reg_1166 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_6_fu_701_p2 : STD_LOGIC_VECTOR (36 downto 0);
    signal r_V_6_reg_1172 : STD_LOGIC_VECTOR (36 downto 0);
    signal p_Val2_33_reg_1177 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_34_reg_1182 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp_i_i_i_i_fu_735_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp_i_i_i_i_reg_1187 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_29_fu_751_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_29_reg_1192 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_38_i_i_i_i_fu_794_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_i_i_i_reg_1198 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_39_demorgan_i_i_i_i_fu_800_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_39_demorgan_i_i_i_i_reg_1204 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_40_fu_845_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_40_reg_1210 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state3 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter20 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter21 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter22 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter23 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter24 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter25 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter26 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter27 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter29 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter30 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter31 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter32 : STD_LOGIC := '0';
    signal i_i_reg_195 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state37 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state37 : signal is "none";
    signal ap_phi_reg_pp0_iter0_p_0332_0_i_i_reg_217 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter1_p_0332_0_i_i_reg_217 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter2_p_0332_0_i_i_reg_217 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter3_p_0332_0_i_i_reg_217 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter4_p_0332_0_i_i_reg_217 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter5_p_0332_0_i_i_reg_217 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter6_p_0332_0_i_i_reg_217 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter7_p_0332_0_i_i_reg_217 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter8_p_0332_0_i_i_reg_217 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter9_p_0332_0_i_i_reg_217 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter10_p_0332_0_i_i_reg_217 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter11_p_0332_0_i_i_reg_217 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter12_p_0332_0_i_i_reg_217 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter13_p_0332_0_i_i_reg_217 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter14_p_0332_0_i_i_reg_217 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter15_p_0332_0_i_i_reg_217 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter16_p_0332_0_i_i_reg_217 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter17_p_0332_0_i_i_reg_217 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter18_p_0332_0_i_i_reg_217 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter19_p_0332_0_i_i_reg_217 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter20_p_0332_0_i_i_reg_217 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter21_p_0332_0_i_i_reg_217 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter22_p_0332_0_i_i_reg_217 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter23_p_0332_0_i_i_reg_217 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter24_p_0332_0_i_i_reg_217 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter25_p_0332_0_i_i_reg_217 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter26_p_0332_0_i_i_reg_217 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter27_p_0332_0_i_i_reg_217 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter28_p_0332_0_i_i_reg_217 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter0_p_0150_0_i_i_reg_228 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter1_p_0150_0_i_i_reg_228 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter2_p_0150_0_i_i_reg_228 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter3_p_0150_0_i_i_reg_228 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter4_p_0150_0_i_i_reg_228 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter5_p_0150_0_i_i_reg_228 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter6_p_0150_0_i_i_reg_228 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter7_p_0150_0_i_i_reg_228 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter8_p_0150_0_i_i_reg_228 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter9_p_0150_0_i_i_reg_228 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter10_p_0150_0_i_i_reg_228 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter11_p_0150_0_i_i_reg_228 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter12_p_0150_0_i_i_reg_228 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter13_p_0150_0_i_i_reg_228 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter14_p_0150_0_i_i_reg_228 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter15_p_0150_0_i_i_reg_228 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter16_p_0150_0_i_i_reg_228 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter17_p_0150_0_i_i_reg_228 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter18_p_0150_0_i_i_reg_228 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter19_p_0150_0_i_i_reg_228 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter20_p_0150_0_i_i_reg_228 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter21_p_0150_0_i_i_reg_228 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter22_p_0150_0_i_i_reg_228 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter23_p_0150_0_i_i_reg_228 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter24_p_0150_0_i_i_reg_228 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter25_p_0150_0_i_i_reg_228 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter26_p_0150_0_i_i_reg_228 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter27_p_0150_0_i_i_reg_228 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter28_p_0150_0_i_i_reg_228 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter29_p_0150_0_i_i_reg_228 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter0_p_0211_0_i_i_reg_239 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter1_p_0211_0_i_i_reg_239 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter2_p_0211_0_i_i_reg_239 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter3_p_0211_0_i_i_reg_239 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter4_p_0211_0_i_i_reg_239 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter5_p_0211_0_i_i_reg_239 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter6_p_0211_0_i_i_reg_239 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter7_p_0211_0_i_i_reg_239 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter8_p_0211_0_i_i_reg_239 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter9_p_0211_0_i_i_reg_239 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter10_p_0211_0_i_i_reg_239 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter11_p_0211_0_i_i_reg_239 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter12_p_0211_0_i_i_reg_239 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter13_p_0211_0_i_i_reg_239 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter14_p_0211_0_i_i_reg_239 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter15_p_0211_0_i_i_reg_239 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter16_p_0211_0_i_i_reg_239 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter17_p_0211_0_i_i_reg_239 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter18_p_0211_0_i_i_reg_239 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter19_p_0211_0_i_i_reg_239 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter20_p_0211_0_i_i_reg_239 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter21_p_0211_0_i_i_reg_239 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter22_p_0211_0_i_i_reg_239 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter23_p_0211_0_i_i_reg_239 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter24_p_0211_0_i_i_reg_239 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter25_p_0211_0_i_i_reg_239 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter26_p_0211_0_i_i_reg_239 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter27_p_0211_0_i_i_reg_239 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter28_p_0211_0_i_i_reg_239 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter29_p_0211_0_i_i_reg_239 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal i_cast_i_cast_fu_250_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal j_cast_i_cast_fu_265_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal R_tmp_19_load_2_i_fu_292_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_44_1_i_fu_297_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal R_tmp_19_load_i_fu_309_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_50_1_i_fu_314_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_2_i_fu_326_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_50_2_i_fu_336_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_cast_i_fu_355_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_16_cast_i_fu_352_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_393_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_34_i_fu_403_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_35_i_fu_406_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_39_i_fu_419_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_36_i_fu_409_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_43_i_fu_428_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sel_tmp1_fu_442_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp2_fu_448_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_40_i_fu_422_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sel_tmp_fu_434_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_470_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_479_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl4_i_fu_485_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_shl5_i_fu_496_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl4_cast_i_fu_492_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_shl5_cast_i_fu_503_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_fu_513_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_cast_fu_517_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_s_fu_524_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_6_fu_532_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_30_i_fu_567_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_neg_i_fu_580_p2 : STD_LOGIC_VECTOR (35 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of p_neg_i_fu_580_p2 : signal is "no";
    signal tmp_2_fu_601_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal p_neg_t_i_fu_604_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp_3_fu_610_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal p_Val2_7_fu_620_p1 : STD_LOGIC_VECTOR (36 downto 0);
    signal r_V_fu_623_p2 : STD_LOGIC_VECTOR (36 downto 0);
    signal tmp_29_fu_629_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_cast_cast_fu_637_p3 : STD_LOGIC_VECTOR (36 downto 0);
    signal p_shl_i_fu_690_p3 : STD_LOGIC_VECTOR (35 downto 0);
    signal p_shl_cast_i_fu_697_p1 : STD_LOGIC_VECTOR (36 downto 0);
    signal OP2_V_4_cast73_i_fu_687_p1 : STD_LOGIC_VECTOR (36 downto 0);
    signal tmp_6_fu_725_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_11_i_i_i_fu_741_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_33_fu_756_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_32_fu_744_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_i_i_i_fu_764_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_fu_770_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_fu_776_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_fu_781_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_fu_786_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i66_i_fu_805_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_34_fu_815_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_36_fu_820_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_fu_808_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_i_i_i_fu_828_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_1_fu_834_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_fu_840_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_i_i_i_fu_853_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal signbit_not_fu_863_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal neg_src_not_i_i_i_fu_868_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_39_demorgan_i_not_i_fu_878_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_not_i_i_s_fu_873_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal neg_src_fu_858_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_fu_883_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_mux_i_i_i_fu_889_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_i_i_i_fu_896_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_912_p0 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_912_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_0292_0_i_i_fu_922_p0 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_0292_0_i_i_fu_922_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_393_ce : STD_LOGIC;
    signal grp_fu_470_ce : STD_LOGIC;
    signal grp_fu_479_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal grp_fu_393_p10 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_470_p10 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_479_p10 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_912_p00 : STD_LOGIC_VECTOR (35 downto 0);
    signal grp_fu_912_p20 : STD_LOGIC_VECTOR (35 downto 0);
    signal p_0292_0_i_i_fu_922_p00 : STD_LOGIC_VECTOR (27 downto 0);
    signal p_0292_0_i_i_fu_922_p10 : STD_LOGIC_VECTOR (27 downto 0);

    component hls_saturation_enbkb IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (19 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (19 downto 0) );
    end component;


    component hls_saturation_encud IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (19 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (19 downto 0) );
    end component;


    component hls_saturation_endEe IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (19 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (26 downto 0);
        dout : OUT STD_LOGIC_VECTOR (35 downto 0) );
    end component;


    component hls_saturation_eneOg IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (19 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;



begin
    hls_saturation_enbkb_U27 : component hls_saturation_enbkb
    generic map (
        ID => 1,
        NUM_STAGE => 24,
        din0_WIDTH => 20,
        din1_WIDTH => 8,
        dout_WIDTH => 20)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv20_80000,
        din1 => grp_fu_393_p1,
        ce => grp_fu_393_ce,
        dout => grp_fu_393_p2);

    hls_saturation_encud_U28 : component hls_saturation_encud
    generic map (
        ID => 1,
        NUM_STAGE => 24,
        din0_WIDTH => 20,
        din1_WIDTH => 9,
        dout_WIDTH => 20)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv20_80000,
        din1 => grp_fu_470_p1,
        ce => grp_fu_470_ce,
        dout => grp_fu_470_p2);

    hls_saturation_encud_U29 : component hls_saturation_encud
    generic map (
        ID => 1,
        NUM_STAGE => 24,
        din0_WIDTH => 20,
        din1_WIDTH => 9,
        dout_WIDTH => 20)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv20_80000,
        din1 => grp_fu_479_p1,
        ce => grp_fu_479_ce,
        dout => grp_fu_479_p2);

    hls_saturation_endEe_U30 : component hls_saturation_endEe
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 20,
        din1_WIDTH => 16,
        din2_WIDTH => 27,
        dout_WIDTH => 36)
    port map (
        din0 => grp_fu_912_p0,
        din1 => r_V_3_i_reg_1093,
        din2 => grp_fu_912_p2,
        dout => grp_fu_912_p3);

    hls_saturation_eneOg_U31 : component hls_saturation_eneOg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 20,
        din1_WIDTH => 8,
        dout_WIDTH => 28)
    port map (
        din0 => p_0292_0_i_i_fu_922_p0,
        din1 => p_0292_0_i_i_fu_922_p1,
        dout => p_0292_0_i_i_fu_922_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (tmp_i_fu_254_p2 = ap_const_lv1_0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state3))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((tmp_i_fu_254_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state3)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state3);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter20 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter21 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter22 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter23 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter24 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter25_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter25 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter26_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter26 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter27_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter27 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter28_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter28 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter29_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter29 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter30_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter30 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter31_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter31 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter32_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter32 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter33_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter33 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
                elsif (((tmp_i_fu_254_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp0_iter33 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter28_p_0332_0_i_i_reg_217_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter27 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((ap_reg_pp0_iter26_tmp_15_i_reg_947 = ap_const_lv1_1) and (ap_reg_pp0_iter26_tmp_31_i_reg_1048 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter28_p_0332_0_i_i_reg_217 <= grp_fu_393_p2;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter28_p_0332_0_i_i_reg_217 <= ap_phi_reg_pp0_iter27_p_0332_0_i_i_reg_217;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter29_p_0150_0_i_i_reg_228_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter28 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((ap_reg_pp0_iter27_tmp_15_i_reg_947 = ap_const_lv1_1) and (ap_reg_pp0_iter27_tmp_25_i_reg_1074 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter29_p_0150_0_i_i_reg_228 <= grp_fu_470_p2;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter29_p_0150_0_i_i_reg_228 <= ap_phi_reg_pp0_iter28_p_0150_0_i_i_reg_228;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter29_p_0211_0_i_i_reg_239_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter28 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((ap_reg_pp0_iter27_tmp_15_i_reg_947 = ap_const_lv1_1) and (ap_reg_pp0_iter27_tmp_28_i_reg_1039 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter29_p_0211_0_i_i_reg_239 <= grp_fu_479_p2;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter29_p_0211_0_i_i_reg_239 <= ap_phi_reg_pp0_iter28_p_0211_0_i_i_reg_239;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter5_p_0211_0_i_i_reg_239_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((tmp_28_i_fu_374_p2 = ap_const_lv1_1) and (ap_reg_pp0_iter3_tmp_15_i_reg_947 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter5_p_0211_0_i_i_reg_239 <= ap_const_lv20_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter5_p_0211_0_i_i_reg_239 <= ap_phi_reg_pp0_iter4_p_0211_0_i_i_reg_239;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter5_p_0332_0_i_i_reg_217_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((tmp_31_i_fu_386_p2 = ap_const_lv1_1) and (ap_reg_pp0_iter3_tmp_15_i_reg_947 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter5_p_0332_0_i_i_reg_217 <= ap_const_lv20_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter5_p_0332_0_i_i_reg_217 <= ap_phi_reg_pp0_iter4_p_0332_0_i_i_reg_217;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter6_p_0150_0_i_i_reg_228_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((tmp_25_i_fu_462_p2 = ap_const_lv1_1) and (ap_reg_pp0_iter4_tmp_15_i_reg_947 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter6_p_0150_0_i_i_reg_228 <= ap_const_lv20_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter6_p_0150_0_i_i_reg_228 <= ap_phi_reg_pp0_iter5_p_0150_0_i_i_reg_228;
                end if;
            end if; 
        end if;
    end process;

    i_i_reg_195_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
                i_i_reg_195 <= i_reg_942;
            elsif ((not(((ap_start = ap_const_logic_0) or (p_src_cols_V_empty_n = ap_const_logic_0) or (p_src_rows_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_i_reg_195 <= ap_const_lv11_0;
            end if; 
        end if;
    end process;

    j_i_reg_206_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_15_i_fu_269_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                j_i_reg_206 <= j_fu_274_p2;
            elsif (((tmp_i_fu_254_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                j_i_reg_206 <= ap_const_lv11_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_tmp_15_i_reg_947 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                G_1_reg_995 <= G_1_fu_302_p3;
                G_2_reg_1001 <= G_2_fu_319_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter10_p_0150_0_i_i_reg_228 <= ap_phi_reg_pp0_iter9_p_0150_0_i_i_reg_228;
                ap_phi_reg_pp0_iter10_p_0211_0_i_i_reg_239 <= ap_phi_reg_pp0_iter9_p_0211_0_i_i_reg_239;
                ap_phi_reg_pp0_iter10_p_0332_0_i_i_reg_217 <= ap_phi_reg_pp0_iter9_p_0332_0_i_i_reg_217;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter11_p_0150_0_i_i_reg_228 <= ap_phi_reg_pp0_iter10_p_0150_0_i_i_reg_228;
                ap_phi_reg_pp0_iter11_p_0211_0_i_i_reg_239 <= ap_phi_reg_pp0_iter10_p_0211_0_i_i_reg_239;
                ap_phi_reg_pp0_iter11_p_0332_0_i_i_reg_217 <= ap_phi_reg_pp0_iter10_p_0332_0_i_i_reg_217;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter12_p_0150_0_i_i_reg_228 <= ap_phi_reg_pp0_iter11_p_0150_0_i_i_reg_228;
                ap_phi_reg_pp0_iter12_p_0211_0_i_i_reg_239 <= ap_phi_reg_pp0_iter11_p_0211_0_i_i_reg_239;
                ap_phi_reg_pp0_iter12_p_0332_0_i_i_reg_217 <= ap_phi_reg_pp0_iter11_p_0332_0_i_i_reg_217;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter13_p_0150_0_i_i_reg_228 <= ap_phi_reg_pp0_iter12_p_0150_0_i_i_reg_228;
                ap_phi_reg_pp0_iter13_p_0211_0_i_i_reg_239 <= ap_phi_reg_pp0_iter12_p_0211_0_i_i_reg_239;
                ap_phi_reg_pp0_iter13_p_0332_0_i_i_reg_217 <= ap_phi_reg_pp0_iter12_p_0332_0_i_i_reg_217;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter14_p_0150_0_i_i_reg_228 <= ap_phi_reg_pp0_iter13_p_0150_0_i_i_reg_228;
                ap_phi_reg_pp0_iter14_p_0211_0_i_i_reg_239 <= ap_phi_reg_pp0_iter13_p_0211_0_i_i_reg_239;
                ap_phi_reg_pp0_iter14_p_0332_0_i_i_reg_217 <= ap_phi_reg_pp0_iter13_p_0332_0_i_i_reg_217;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter15_p_0150_0_i_i_reg_228 <= ap_phi_reg_pp0_iter14_p_0150_0_i_i_reg_228;
                ap_phi_reg_pp0_iter15_p_0211_0_i_i_reg_239 <= ap_phi_reg_pp0_iter14_p_0211_0_i_i_reg_239;
                ap_phi_reg_pp0_iter15_p_0332_0_i_i_reg_217 <= ap_phi_reg_pp0_iter14_p_0332_0_i_i_reg_217;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter15 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter16_p_0150_0_i_i_reg_228 <= ap_phi_reg_pp0_iter15_p_0150_0_i_i_reg_228;
                ap_phi_reg_pp0_iter16_p_0211_0_i_i_reg_239 <= ap_phi_reg_pp0_iter15_p_0211_0_i_i_reg_239;
                ap_phi_reg_pp0_iter16_p_0332_0_i_i_reg_217 <= ap_phi_reg_pp0_iter15_p_0332_0_i_i_reg_217;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter17_p_0150_0_i_i_reg_228 <= ap_phi_reg_pp0_iter16_p_0150_0_i_i_reg_228;
                ap_phi_reg_pp0_iter17_p_0211_0_i_i_reg_239 <= ap_phi_reg_pp0_iter16_p_0211_0_i_i_reg_239;
                ap_phi_reg_pp0_iter17_p_0332_0_i_i_reg_217 <= ap_phi_reg_pp0_iter16_p_0332_0_i_i_reg_217;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter18_p_0150_0_i_i_reg_228 <= ap_phi_reg_pp0_iter17_p_0150_0_i_i_reg_228;
                ap_phi_reg_pp0_iter18_p_0211_0_i_i_reg_239 <= ap_phi_reg_pp0_iter17_p_0211_0_i_i_reg_239;
                ap_phi_reg_pp0_iter18_p_0332_0_i_i_reg_217 <= ap_phi_reg_pp0_iter17_p_0332_0_i_i_reg_217;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter19_p_0150_0_i_i_reg_228 <= ap_phi_reg_pp0_iter18_p_0150_0_i_i_reg_228;
                ap_phi_reg_pp0_iter19_p_0211_0_i_i_reg_239 <= ap_phi_reg_pp0_iter18_p_0211_0_i_i_reg_239;
                ap_phi_reg_pp0_iter19_p_0332_0_i_i_reg_217 <= ap_phi_reg_pp0_iter18_p_0332_0_i_i_reg_217;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter1_p_0150_0_i_i_reg_228 <= ap_phi_reg_pp0_iter0_p_0150_0_i_i_reg_228;
                ap_phi_reg_pp0_iter1_p_0211_0_i_i_reg_239 <= ap_phi_reg_pp0_iter0_p_0211_0_i_i_reg_239;
                ap_phi_reg_pp0_iter1_p_0332_0_i_i_reg_217 <= ap_phi_reg_pp0_iter0_p_0332_0_i_i_reg_217;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter20_p_0150_0_i_i_reg_228 <= ap_phi_reg_pp0_iter19_p_0150_0_i_i_reg_228;
                ap_phi_reg_pp0_iter20_p_0211_0_i_i_reg_239 <= ap_phi_reg_pp0_iter19_p_0211_0_i_i_reg_239;
                ap_phi_reg_pp0_iter20_p_0332_0_i_i_reg_217 <= ap_phi_reg_pp0_iter19_p_0332_0_i_i_reg_217;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter21_p_0150_0_i_i_reg_228 <= ap_phi_reg_pp0_iter20_p_0150_0_i_i_reg_228;
                ap_phi_reg_pp0_iter21_p_0211_0_i_i_reg_239 <= ap_phi_reg_pp0_iter20_p_0211_0_i_i_reg_239;
                ap_phi_reg_pp0_iter21_p_0332_0_i_i_reg_217 <= ap_phi_reg_pp0_iter20_p_0332_0_i_i_reg_217;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter22_p_0150_0_i_i_reg_228 <= ap_phi_reg_pp0_iter21_p_0150_0_i_i_reg_228;
                ap_phi_reg_pp0_iter22_p_0211_0_i_i_reg_239 <= ap_phi_reg_pp0_iter21_p_0211_0_i_i_reg_239;
                ap_phi_reg_pp0_iter22_p_0332_0_i_i_reg_217 <= ap_phi_reg_pp0_iter21_p_0332_0_i_i_reg_217;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter23_p_0150_0_i_i_reg_228 <= ap_phi_reg_pp0_iter22_p_0150_0_i_i_reg_228;
                ap_phi_reg_pp0_iter23_p_0211_0_i_i_reg_239 <= ap_phi_reg_pp0_iter22_p_0211_0_i_i_reg_239;
                ap_phi_reg_pp0_iter23_p_0332_0_i_i_reg_217 <= ap_phi_reg_pp0_iter22_p_0332_0_i_i_reg_217;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter23 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter24_p_0150_0_i_i_reg_228 <= ap_phi_reg_pp0_iter23_p_0150_0_i_i_reg_228;
                ap_phi_reg_pp0_iter24_p_0211_0_i_i_reg_239 <= ap_phi_reg_pp0_iter23_p_0211_0_i_i_reg_239;
                ap_phi_reg_pp0_iter24_p_0332_0_i_i_reg_217 <= ap_phi_reg_pp0_iter23_p_0332_0_i_i_reg_217;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter24 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter25_p_0150_0_i_i_reg_228 <= ap_phi_reg_pp0_iter24_p_0150_0_i_i_reg_228;
                ap_phi_reg_pp0_iter25_p_0211_0_i_i_reg_239 <= ap_phi_reg_pp0_iter24_p_0211_0_i_i_reg_239;
                ap_phi_reg_pp0_iter25_p_0332_0_i_i_reg_217 <= ap_phi_reg_pp0_iter24_p_0332_0_i_i_reg_217;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter25 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter26_p_0150_0_i_i_reg_228 <= ap_phi_reg_pp0_iter25_p_0150_0_i_i_reg_228;
                ap_phi_reg_pp0_iter26_p_0211_0_i_i_reg_239 <= ap_phi_reg_pp0_iter25_p_0211_0_i_i_reg_239;
                ap_phi_reg_pp0_iter26_p_0332_0_i_i_reg_217 <= ap_phi_reg_pp0_iter25_p_0332_0_i_i_reg_217;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter27_p_0150_0_i_i_reg_228 <= ap_phi_reg_pp0_iter26_p_0150_0_i_i_reg_228;
                ap_phi_reg_pp0_iter27_p_0211_0_i_i_reg_239 <= ap_phi_reg_pp0_iter26_p_0211_0_i_i_reg_239;
                ap_phi_reg_pp0_iter27_p_0332_0_i_i_reg_217 <= ap_phi_reg_pp0_iter26_p_0332_0_i_i_reg_217;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter27 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter28_p_0150_0_i_i_reg_228 <= ap_phi_reg_pp0_iter27_p_0150_0_i_i_reg_228;
                ap_phi_reg_pp0_iter28_p_0211_0_i_i_reg_239 <= ap_phi_reg_pp0_iter27_p_0211_0_i_i_reg_239;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter2_p_0150_0_i_i_reg_228 <= ap_phi_reg_pp0_iter1_p_0150_0_i_i_reg_228;
                ap_phi_reg_pp0_iter2_p_0211_0_i_i_reg_239 <= ap_phi_reg_pp0_iter1_p_0211_0_i_i_reg_239;
                ap_phi_reg_pp0_iter2_p_0332_0_i_i_reg_217 <= ap_phi_reg_pp0_iter1_p_0332_0_i_i_reg_217;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter3_p_0150_0_i_i_reg_228 <= ap_phi_reg_pp0_iter2_p_0150_0_i_i_reg_228;
                ap_phi_reg_pp0_iter3_p_0211_0_i_i_reg_239 <= ap_phi_reg_pp0_iter2_p_0211_0_i_i_reg_239;
                ap_phi_reg_pp0_iter3_p_0332_0_i_i_reg_217 <= ap_phi_reg_pp0_iter2_p_0332_0_i_i_reg_217;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter4_p_0150_0_i_i_reg_228 <= ap_phi_reg_pp0_iter3_p_0150_0_i_i_reg_228;
                ap_phi_reg_pp0_iter4_p_0211_0_i_i_reg_239 <= ap_phi_reg_pp0_iter3_p_0211_0_i_i_reg_239;
                ap_phi_reg_pp0_iter4_p_0332_0_i_i_reg_217 <= ap_phi_reg_pp0_iter3_p_0332_0_i_i_reg_217;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter5_p_0150_0_i_i_reg_228 <= ap_phi_reg_pp0_iter4_p_0150_0_i_i_reg_228;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter6_p_0211_0_i_i_reg_239 <= ap_phi_reg_pp0_iter5_p_0211_0_i_i_reg_239;
                ap_phi_reg_pp0_iter6_p_0332_0_i_i_reg_217 <= ap_phi_reg_pp0_iter5_p_0332_0_i_i_reg_217;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter7_p_0150_0_i_i_reg_228 <= ap_phi_reg_pp0_iter6_p_0150_0_i_i_reg_228;
                ap_phi_reg_pp0_iter7_p_0211_0_i_i_reg_239 <= ap_phi_reg_pp0_iter6_p_0211_0_i_i_reg_239;
                ap_phi_reg_pp0_iter7_p_0332_0_i_i_reg_217 <= ap_phi_reg_pp0_iter6_p_0332_0_i_i_reg_217;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter8_p_0150_0_i_i_reg_228 <= ap_phi_reg_pp0_iter7_p_0150_0_i_i_reg_228;
                ap_phi_reg_pp0_iter8_p_0211_0_i_i_reg_239 <= ap_phi_reg_pp0_iter7_p_0211_0_i_i_reg_239;
                ap_phi_reg_pp0_iter8_p_0332_0_i_i_reg_217 <= ap_phi_reg_pp0_iter7_p_0332_0_i_i_reg_217;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter9_p_0150_0_i_i_reg_228 <= ap_phi_reg_pp0_iter8_p_0150_0_i_i_reg_228;
                ap_phi_reg_pp0_iter9_p_0211_0_i_i_reg_239 <= ap_phi_reg_pp0_iter8_p_0211_0_i_i_reg_239;
                ap_phi_reg_pp0_iter9_p_0332_0_i_i_reg_217 <= ap_phi_reg_pp0_iter8_p_0332_0_i_i_reg_217;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_reg_pp0_iter10_diff_reg_1021 <= ap_reg_pp0_iter9_diff_reg_1021;
                ap_reg_pp0_iter10_p_Val2_36_reg_1033 <= ap_reg_pp0_iter9_p_Val2_36_reg_1033;
                ap_reg_pp0_iter10_sub_V_reg_1068 <= ap_reg_pp0_iter9_sub_V_reg_1068;
                ap_reg_pp0_iter10_tmp_15_i_reg_947 <= ap_reg_pp0_iter9_tmp_15_i_reg_947;
                ap_reg_pp0_iter10_tmp_25_i_reg_1074 <= ap_reg_pp0_iter9_tmp_25_i_reg_1074;
                ap_reg_pp0_iter10_tmp_28_i_reg_1039 <= ap_reg_pp0_iter9_tmp_28_i_reg_1039;
                ap_reg_pp0_iter10_tmp_31_i_reg_1048 <= ap_reg_pp0_iter9_tmp_31_i_reg_1048;
                ap_reg_pp0_iter10_tmp_33_i_reg_1057 <= ap_reg_pp0_iter9_tmp_33_i_reg_1057;
                ap_reg_pp0_iter10_tmp_37_i_reg_1063 <= ap_reg_pp0_iter9_tmp_37_i_reg_1063;
                ap_reg_pp0_iter11_diff_reg_1021 <= ap_reg_pp0_iter10_diff_reg_1021;
                ap_reg_pp0_iter11_p_Val2_36_reg_1033 <= ap_reg_pp0_iter10_p_Val2_36_reg_1033;
                ap_reg_pp0_iter11_sub_V_reg_1068 <= ap_reg_pp0_iter10_sub_V_reg_1068;
                ap_reg_pp0_iter11_tmp_15_i_reg_947 <= ap_reg_pp0_iter10_tmp_15_i_reg_947;
                ap_reg_pp0_iter11_tmp_25_i_reg_1074 <= ap_reg_pp0_iter10_tmp_25_i_reg_1074;
                ap_reg_pp0_iter11_tmp_28_i_reg_1039 <= ap_reg_pp0_iter10_tmp_28_i_reg_1039;
                ap_reg_pp0_iter11_tmp_31_i_reg_1048 <= ap_reg_pp0_iter10_tmp_31_i_reg_1048;
                ap_reg_pp0_iter11_tmp_33_i_reg_1057 <= ap_reg_pp0_iter10_tmp_33_i_reg_1057;
                ap_reg_pp0_iter11_tmp_37_i_reg_1063 <= ap_reg_pp0_iter10_tmp_37_i_reg_1063;
                ap_reg_pp0_iter12_diff_reg_1021 <= ap_reg_pp0_iter11_diff_reg_1021;
                ap_reg_pp0_iter12_p_Val2_36_reg_1033 <= ap_reg_pp0_iter11_p_Val2_36_reg_1033;
                ap_reg_pp0_iter12_sub_V_reg_1068 <= ap_reg_pp0_iter11_sub_V_reg_1068;
                ap_reg_pp0_iter12_tmp_15_i_reg_947 <= ap_reg_pp0_iter11_tmp_15_i_reg_947;
                ap_reg_pp0_iter12_tmp_25_i_reg_1074 <= ap_reg_pp0_iter11_tmp_25_i_reg_1074;
                ap_reg_pp0_iter12_tmp_28_i_reg_1039 <= ap_reg_pp0_iter11_tmp_28_i_reg_1039;
                ap_reg_pp0_iter12_tmp_31_i_reg_1048 <= ap_reg_pp0_iter11_tmp_31_i_reg_1048;
                ap_reg_pp0_iter12_tmp_33_i_reg_1057 <= ap_reg_pp0_iter11_tmp_33_i_reg_1057;
                ap_reg_pp0_iter12_tmp_37_i_reg_1063 <= ap_reg_pp0_iter11_tmp_37_i_reg_1063;
                ap_reg_pp0_iter13_diff_reg_1021 <= ap_reg_pp0_iter12_diff_reg_1021;
                ap_reg_pp0_iter13_p_Val2_36_reg_1033 <= ap_reg_pp0_iter12_p_Val2_36_reg_1033;
                ap_reg_pp0_iter13_sub_V_reg_1068 <= ap_reg_pp0_iter12_sub_V_reg_1068;
                ap_reg_pp0_iter13_tmp_15_i_reg_947 <= ap_reg_pp0_iter12_tmp_15_i_reg_947;
                ap_reg_pp0_iter13_tmp_25_i_reg_1074 <= ap_reg_pp0_iter12_tmp_25_i_reg_1074;
                ap_reg_pp0_iter13_tmp_28_i_reg_1039 <= ap_reg_pp0_iter12_tmp_28_i_reg_1039;
                ap_reg_pp0_iter13_tmp_31_i_reg_1048 <= ap_reg_pp0_iter12_tmp_31_i_reg_1048;
                ap_reg_pp0_iter13_tmp_33_i_reg_1057 <= ap_reg_pp0_iter12_tmp_33_i_reg_1057;
                ap_reg_pp0_iter13_tmp_37_i_reg_1063 <= ap_reg_pp0_iter12_tmp_37_i_reg_1063;
                ap_reg_pp0_iter14_diff_reg_1021 <= ap_reg_pp0_iter13_diff_reg_1021;
                ap_reg_pp0_iter14_p_Val2_36_reg_1033 <= ap_reg_pp0_iter13_p_Val2_36_reg_1033;
                ap_reg_pp0_iter14_sub_V_reg_1068 <= ap_reg_pp0_iter13_sub_V_reg_1068;
                ap_reg_pp0_iter14_tmp_15_i_reg_947 <= ap_reg_pp0_iter13_tmp_15_i_reg_947;
                ap_reg_pp0_iter14_tmp_25_i_reg_1074 <= ap_reg_pp0_iter13_tmp_25_i_reg_1074;
                ap_reg_pp0_iter14_tmp_28_i_reg_1039 <= ap_reg_pp0_iter13_tmp_28_i_reg_1039;
                ap_reg_pp0_iter14_tmp_31_i_reg_1048 <= ap_reg_pp0_iter13_tmp_31_i_reg_1048;
                ap_reg_pp0_iter14_tmp_33_i_reg_1057 <= ap_reg_pp0_iter13_tmp_33_i_reg_1057;
                ap_reg_pp0_iter14_tmp_37_i_reg_1063 <= ap_reg_pp0_iter13_tmp_37_i_reg_1063;
                ap_reg_pp0_iter15_diff_reg_1021 <= ap_reg_pp0_iter14_diff_reg_1021;
                ap_reg_pp0_iter15_p_Val2_36_reg_1033 <= ap_reg_pp0_iter14_p_Val2_36_reg_1033;
                ap_reg_pp0_iter15_sub_V_reg_1068 <= ap_reg_pp0_iter14_sub_V_reg_1068;
                ap_reg_pp0_iter15_tmp_15_i_reg_947 <= ap_reg_pp0_iter14_tmp_15_i_reg_947;
                ap_reg_pp0_iter15_tmp_25_i_reg_1074 <= ap_reg_pp0_iter14_tmp_25_i_reg_1074;
                ap_reg_pp0_iter15_tmp_28_i_reg_1039 <= ap_reg_pp0_iter14_tmp_28_i_reg_1039;
                ap_reg_pp0_iter15_tmp_31_i_reg_1048 <= ap_reg_pp0_iter14_tmp_31_i_reg_1048;
                ap_reg_pp0_iter15_tmp_33_i_reg_1057 <= ap_reg_pp0_iter14_tmp_33_i_reg_1057;
                ap_reg_pp0_iter15_tmp_37_i_reg_1063 <= ap_reg_pp0_iter14_tmp_37_i_reg_1063;
                ap_reg_pp0_iter16_diff_reg_1021 <= ap_reg_pp0_iter15_diff_reg_1021;
                ap_reg_pp0_iter16_p_Val2_36_reg_1033 <= ap_reg_pp0_iter15_p_Val2_36_reg_1033;
                ap_reg_pp0_iter16_sub_V_reg_1068 <= ap_reg_pp0_iter15_sub_V_reg_1068;
                ap_reg_pp0_iter16_tmp_15_i_reg_947 <= ap_reg_pp0_iter15_tmp_15_i_reg_947;
                ap_reg_pp0_iter16_tmp_25_i_reg_1074 <= ap_reg_pp0_iter15_tmp_25_i_reg_1074;
                ap_reg_pp0_iter16_tmp_28_i_reg_1039 <= ap_reg_pp0_iter15_tmp_28_i_reg_1039;
                ap_reg_pp0_iter16_tmp_31_i_reg_1048 <= ap_reg_pp0_iter15_tmp_31_i_reg_1048;
                ap_reg_pp0_iter16_tmp_33_i_reg_1057 <= ap_reg_pp0_iter15_tmp_33_i_reg_1057;
                ap_reg_pp0_iter16_tmp_37_i_reg_1063 <= ap_reg_pp0_iter15_tmp_37_i_reg_1063;
                ap_reg_pp0_iter17_diff_reg_1021 <= ap_reg_pp0_iter16_diff_reg_1021;
                ap_reg_pp0_iter17_p_Val2_36_reg_1033 <= ap_reg_pp0_iter16_p_Val2_36_reg_1033;
                ap_reg_pp0_iter17_sub_V_reg_1068 <= ap_reg_pp0_iter16_sub_V_reg_1068;
                ap_reg_pp0_iter17_tmp_15_i_reg_947 <= ap_reg_pp0_iter16_tmp_15_i_reg_947;
                ap_reg_pp0_iter17_tmp_25_i_reg_1074 <= ap_reg_pp0_iter16_tmp_25_i_reg_1074;
                ap_reg_pp0_iter17_tmp_28_i_reg_1039 <= ap_reg_pp0_iter16_tmp_28_i_reg_1039;
                ap_reg_pp0_iter17_tmp_31_i_reg_1048 <= ap_reg_pp0_iter16_tmp_31_i_reg_1048;
                ap_reg_pp0_iter17_tmp_33_i_reg_1057 <= ap_reg_pp0_iter16_tmp_33_i_reg_1057;
                ap_reg_pp0_iter17_tmp_37_i_reg_1063 <= ap_reg_pp0_iter16_tmp_37_i_reg_1063;
                ap_reg_pp0_iter18_diff_reg_1021 <= ap_reg_pp0_iter17_diff_reg_1021;
                ap_reg_pp0_iter18_p_Val2_36_reg_1033 <= ap_reg_pp0_iter17_p_Val2_36_reg_1033;
                ap_reg_pp0_iter18_sub_V_reg_1068 <= ap_reg_pp0_iter17_sub_V_reg_1068;
                ap_reg_pp0_iter18_tmp_15_i_reg_947 <= ap_reg_pp0_iter17_tmp_15_i_reg_947;
                ap_reg_pp0_iter18_tmp_25_i_reg_1074 <= ap_reg_pp0_iter17_tmp_25_i_reg_1074;
                ap_reg_pp0_iter18_tmp_28_i_reg_1039 <= ap_reg_pp0_iter17_tmp_28_i_reg_1039;
                ap_reg_pp0_iter18_tmp_31_i_reg_1048 <= ap_reg_pp0_iter17_tmp_31_i_reg_1048;
                ap_reg_pp0_iter18_tmp_33_i_reg_1057 <= ap_reg_pp0_iter17_tmp_33_i_reg_1057;
                ap_reg_pp0_iter18_tmp_37_i_reg_1063 <= ap_reg_pp0_iter17_tmp_37_i_reg_1063;
                ap_reg_pp0_iter19_diff_reg_1021 <= ap_reg_pp0_iter18_diff_reg_1021;
                ap_reg_pp0_iter19_p_Val2_36_reg_1033 <= ap_reg_pp0_iter18_p_Val2_36_reg_1033;
                ap_reg_pp0_iter19_sub_V_reg_1068 <= ap_reg_pp0_iter18_sub_V_reg_1068;
                ap_reg_pp0_iter19_tmp_15_i_reg_947 <= ap_reg_pp0_iter18_tmp_15_i_reg_947;
                ap_reg_pp0_iter19_tmp_25_i_reg_1074 <= ap_reg_pp0_iter18_tmp_25_i_reg_1074;
                ap_reg_pp0_iter19_tmp_28_i_reg_1039 <= ap_reg_pp0_iter18_tmp_28_i_reg_1039;
                ap_reg_pp0_iter19_tmp_31_i_reg_1048 <= ap_reg_pp0_iter18_tmp_31_i_reg_1048;
                ap_reg_pp0_iter19_tmp_33_i_reg_1057 <= ap_reg_pp0_iter18_tmp_33_i_reg_1057;
                ap_reg_pp0_iter19_tmp_37_i_reg_1063 <= ap_reg_pp0_iter18_tmp_37_i_reg_1063;
                ap_reg_pp0_iter20_diff_reg_1021 <= ap_reg_pp0_iter19_diff_reg_1021;
                ap_reg_pp0_iter20_p_Val2_36_reg_1033 <= ap_reg_pp0_iter19_p_Val2_36_reg_1033;
                ap_reg_pp0_iter20_sub_V_reg_1068 <= ap_reg_pp0_iter19_sub_V_reg_1068;
                ap_reg_pp0_iter20_tmp_15_i_reg_947 <= ap_reg_pp0_iter19_tmp_15_i_reg_947;
                ap_reg_pp0_iter20_tmp_25_i_reg_1074 <= ap_reg_pp0_iter19_tmp_25_i_reg_1074;
                ap_reg_pp0_iter20_tmp_28_i_reg_1039 <= ap_reg_pp0_iter19_tmp_28_i_reg_1039;
                ap_reg_pp0_iter20_tmp_31_i_reg_1048 <= ap_reg_pp0_iter19_tmp_31_i_reg_1048;
                ap_reg_pp0_iter20_tmp_33_i_reg_1057 <= ap_reg_pp0_iter19_tmp_33_i_reg_1057;
                ap_reg_pp0_iter20_tmp_37_i_reg_1063 <= ap_reg_pp0_iter19_tmp_37_i_reg_1063;
                ap_reg_pp0_iter21_diff_reg_1021 <= ap_reg_pp0_iter20_diff_reg_1021;
                ap_reg_pp0_iter21_p_Val2_36_reg_1033 <= ap_reg_pp0_iter20_p_Val2_36_reg_1033;
                ap_reg_pp0_iter21_sub_V_reg_1068 <= ap_reg_pp0_iter20_sub_V_reg_1068;
                ap_reg_pp0_iter21_tmp_15_i_reg_947 <= ap_reg_pp0_iter20_tmp_15_i_reg_947;
                ap_reg_pp0_iter21_tmp_25_i_reg_1074 <= ap_reg_pp0_iter20_tmp_25_i_reg_1074;
                ap_reg_pp0_iter21_tmp_28_i_reg_1039 <= ap_reg_pp0_iter20_tmp_28_i_reg_1039;
                ap_reg_pp0_iter21_tmp_31_i_reg_1048 <= ap_reg_pp0_iter20_tmp_31_i_reg_1048;
                ap_reg_pp0_iter21_tmp_33_i_reg_1057 <= ap_reg_pp0_iter20_tmp_33_i_reg_1057;
                ap_reg_pp0_iter21_tmp_37_i_reg_1063 <= ap_reg_pp0_iter20_tmp_37_i_reg_1063;
                ap_reg_pp0_iter22_diff_reg_1021 <= ap_reg_pp0_iter21_diff_reg_1021;
                ap_reg_pp0_iter22_p_Val2_36_reg_1033 <= ap_reg_pp0_iter21_p_Val2_36_reg_1033;
                ap_reg_pp0_iter22_sub_V_reg_1068 <= ap_reg_pp0_iter21_sub_V_reg_1068;
                ap_reg_pp0_iter22_tmp_15_i_reg_947 <= ap_reg_pp0_iter21_tmp_15_i_reg_947;
                ap_reg_pp0_iter22_tmp_25_i_reg_1074 <= ap_reg_pp0_iter21_tmp_25_i_reg_1074;
                ap_reg_pp0_iter22_tmp_28_i_reg_1039 <= ap_reg_pp0_iter21_tmp_28_i_reg_1039;
                ap_reg_pp0_iter22_tmp_31_i_reg_1048 <= ap_reg_pp0_iter21_tmp_31_i_reg_1048;
                ap_reg_pp0_iter22_tmp_33_i_reg_1057 <= ap_reg_pp0_iter21_tmp_33_i_reg_1057;
                ap_reg_pp0_iter22_tmp_37_i_reg_1063 <= ap_reg_pp0_iter21_tmp_37_i_reg_1063;
                ap_reg_pp0_iter23_diff_reg_1021 <= ap_reg_pp0_iter22_diff_reg_1021;
                ap_reg_pp0_iter23_p_Val2_36_reg_1033 <= ap_reg_pp0_iter22_p_Val2_36_reg_1033;
                ap_reg_pp0_iter23_sub_V_reg_1068 <= ap_reg_pp0_iter22_sub_V_reg_1068;
                ap_reg_pp0_iter23_tmp_15_i_reg_947 <= ap_reg_pp0_iter22_tmp_15_i_reg_947;
                ap_reg_pp0_iter23_tmp_25_i_reg_1074 <= ap_reg_pp0_iter22_tmp_25_i_reg_1074;
                ap_reg_pp0_iter23_tmp_28_i_reg_1039 <= ap_reg_pp0_iter22_tmp_28_i_reg_1039;
                ap_reg_pp0_iter23_tmp_31_i_reg_1048 <= ap_reg_pp0_iter22_tmp_31_i_reg_1048;
                ap_reg_pp0_iter23_tmp_33_i_reg_1057 <= ap_reg_pp0_iter22_tmp_33_i_reg_1057;
                ap_reg_pp0_iter23_tmp_37_i_reg_1063 <= ap_reg_pp0_iter22_tmp_37_i_reg_1063;
                ap_reg_pp0_iter24_diff_reg_1021 <= ap_reg_pp0_iter23_diff_reg_1021;
                ap_reg_pp0_iter24_p_Val2_36_reg_1033 <= ap_reg_pp0_iter23_p_Val2_36_reg_1033;
                ap_reg_pp0_iter24_sub_V_reg_1068 <= ap_reg_pp0_iter23_sub_V_reg_1068;
                ap_reg_pp0_iter24_tmp_15_i_reg_947 <= ap_reg_pp0_iter23_tmp_15_i_reg_947;
                ap_reg_pp0_iter24_tmp_25_i_reg_1074 <= ap_reg_pp0_iter23_tmp_25_i_reg_1074;
                ap_reg_pp0_iter24_tmp_28_i_reg_1039 <= ap_reg_pp0_iter23_tmp_28_i_reg_1039;
                ap_reg_pp0_iter24_tmp_31_i_reg_1048 <= ap_reg_pp0_iter23_tmp_31_i_reg_1048;
                ap_reg_pp0_iter24_tmp_33_i_reg_1057 <= ap_reg_pp0_iter23_tmp_33_i_reg_1057;
                ap_reg_pp0_iter24_tmp_37_i_reg_1063 <= ap_reg_pp0_iter23_tmp_37_i_reg_1063;
                ap_reg_pp0_iter25_diff_reg_1021 <= ap_reg_pp0_iter24_diff_reg_1021;
                ap_reg_pp0_iter25_p_Val2_36_reg_1033 <= ap_reg_pp0_iter24_p_Val2_36_reg_1033;
                ap_reg_pp0_iter25_sub_V_reg_1068 <= ap_reg_pp0_iter24_sub_V_reg_1068;
                ap_reg_pp0_iter25_tmp_15_i_reg_947 <= ap_reg_pp0_iter24_tmp_15_i_reg_947;
                ap_reg_pp0_iter25_tmp_25_i_reg_1074 <= ap_reg_pp0_iter24_tmp_25_i_reg_1074;
                ap_reg_pp0_iter25_tmp_28_i_reg_1039 <= ap_reg_pp0_iter24_tmp_28_i_reg_1039;
                ap_reg_pp0_iter25_tmp_31_i_reg_1048 <= ap_reg_pp0_iter24_tmp_31_i_reg_1048;
                ap_reg_pp0_iter25_tmp_33_i_reg_1057 <= ap_reg_pp0_iter24_tmp_33_i_reg_1057;
                ap_reg_pp0_iter25_tmp_37_i_reg_1063 <= ap_reg_pp0_iter24_tmp_37_i_reg_1063;
                ap_reg_pp0_iter26_diff_reg_1021 <= ap_reg_pp0_iter25_diff_reg_1021;
                ap_reg_pp0_iter26_p_Val2_36_reg_1033 <= ap_reg_pp0_iter25_p_Val2_36_reg_1033;
                ap_reg_pp0_iter26_sub_V_reg_1068 <= ap_reg_pp0_iter25_sub_V_reg_1068;
                ap_reg_pp0_iter26_tmp_15_i_reg_947 <= ap_reg_pp0_iter25_tmp_15_i_reg_947;
                ap_reg_pp0_iter26_tmp_25_i_reg_1074 <= ap_reg_pp0_iter25_tmp_25_i_reg_1074;
                ap_reg_pp0_iter26_tmp_28_i_reg_1039 <= ap_reg_pp0_iter25_tmp_28_i_reg_1039;
                ap_reg_pp0_iter26_tmp_31_i_reg_1048 <= ap_reg_pp0_iter25_tmp_31_i_reg_1048;
                ap_reg_pp0_iter26_tmp_33_i_reg_1057 <= ap_reg_pp0_iter25_tmp_33_i_reg_1057;
                ap_reg_pp0_iter26_tmp_37_i_reg_1063 <= ap_reg_pp0_iter25_tmp_37_i_reg_1063;
                ap_reg_pp0_iter27_diff_reg_1021 <= ap_reg_pp0_iter26_diff_reg_1021;
                ap_reg_pp0_iter27_p_Val2_36_reg_1033 <= ap_reg_pp0_iter26_p_Val2_36_reg_1033;
                ap_reg_pp0_iter27_tmp_15_i_reg_947 <= ap_reg_pp0_iter26_tmp_15_i_reg_947;
                ap_reg_pp0_iter27_tmp_25_i_reg_1074 <= ap_reg_pp0_iter26_tmp_25_i_reg_1074;
                ap_reg_pp0_iter27_tmp_28_i_reg_1039 <= ap_reg_pp0_iter26_tmp_28_i_reg_1039;
                ap_reg_pp0_iter27_tmp_33_i_reg_1057 <= ap_reg_pp0_iter26_tmp_33_i_reg_1057;
                ap_reg_pp0_iter27_tmp_37_i_reg_1063 <= ap_reg_pp0_iter26_tmp_37_i_reg_1063;
                ap_reg_pp0_iter28_diff_reg_1021 <= ap_reg_pp0_iter27_diff_reg_1021;
                ap_reg_pp0_iter28_p_Val2_36_reg_1033 <= ap_reg_pp0_iter27_p_Val2_36_reg_1033;
                ap_reg_pp0_iter28_tmp_15_i_reg_947 <= ap_reg_pp0_iter27_tmp_15_i_reg_947;
                ap_reg_pp0_iter29_diff_reg_1021 <= ap_reg_pp0_iter28_diff_reg_1021;
                ap_reg_pp0_iter29_p_Val2_36_reg_1033 <= ap_reg_pp0_iter28_p_Val2_36_reg_1033;
                ap_reg_pp0_iter29_p_lshr_f_i_reg_1118 <= p_lshr_f_i_reg_1118;
                ap_reg_pp0_iter29_tmp_15_i_reg_947 <= ap_reg_pp0_iter28_tmp_15_i_reg_947;
                ap_reg_pp0_iter29_tmp_reg_1113 <= tmp_reg_1113;
                ap_reg_pp0_iter2_tmp_15_i_reg_947 <= ap_reg_pp0_iter1_tmp_15_i_reg_947;
                ap_reg_pp0_iter2_tmp_40_reg_956 <= tmp_40_reg_956;
                ap_reg_pp0_iter2_tmp_41_reg_964 <= tmp_41_reg_964;
                ap_reg_pp0_iter2_tmp_42_reg_974 <= tmp_42_reg_974;
                ap_reg_pp0_iter30_p_Val2_36_reg_1033 <= ap_reg_pp0_iter29_p_Val2_36_reg_1033;
                ap_reg_pp0_iter30_tmp_15_i_reg_947 <= ap_reg_pp0_iter29_tmp_15_i_reg_947;
                ap_reg_pp0_iter31_p_Val2_36_reg_1033 <= ap_reg_pp0_iter30_p_Val2_36_reg_1033;
                ap_reg_pp0_iter31_tmp_15_i_reg_947 <= ap_reg_pp0_iter30_tmp_15_i_reg_947;
                ap_reg_pp0_iter32_p_Val2_36_reg_1033 <= ap_reg_pp0_iter31_p_Val2_36_reg_1033;
                ap_reg_pp0_iter32_signbit_reg_1149 <= signbit_reg_1149;
                ap_reg_pp0_iter32_tmp_15_i_reg_947 <= ap_reg_pp0_iter31_tmp_15_i_reg_947;
                ap_reg_pp0_iter3_tmp_15_i_reg_947 <= ap_reg_pp0_iter2_tmp_15_i_reg_947;
                ap_reg_pp0_iter3_tmp_40_reg_956 <= ap_reg_pp0_iter2_tmp_40_reg_956;
                ap_reg_pp0_iter3_tmp_41_reg_964 <= ap_reg_pp0_iter2_tmp_41_reg_964;
                ap_reg_pp0_iter3_tmp_42_reg_974 <= ap_reg_pp0_iter2_tmp_42_reg_974;
                ap_reg_pp0_iter4_diff_reg_1021 <= diff_reg_1021;
                ap_reg_pp0_iter4_tmp_15_i_reg_947 <= ap_reg_pp0_iter3_tmp_15_i_reg_947;
                ap_reg_pp0_iter5_diff_reg_1021 <= ap_reg_pp0_iter4_diff_reg_1021;
                ap_reg_pp0_iter5_p_Val2_36_reg_1033 <= p_Val2_36_reg_1033;
                ap_reg_pp0_iter5_sub_V_reg_1068 <= sub_V_reg_1068;
                ap_reg_pp0_iter5_tmp_15_i_reg_947 <= ap_reg_pp0_iter4_tmp_15_i_reg_947;
                ap_reg_pp0_iter5_tmp_28_i_reg_1039 <= tmp_28_i_reg_1039;
                ap_reg_pp0_iter5_tmp_31_i_reg_1048 <= tmp_31_i_reg_1048;
                ap_reg_pp0_iter5_tmp_33_i_reg_1057 <= tmp_33_i_reg_1057;
                ap_reg_pp0_iter5_tmp_37_i_reg_1063 <= tmp_37_i_reg_1063;
                ap_reg_pp0_iter6_diff_reg_1021 <= ap_reg_pp0_iter5_diff_reg_1021;
                ap_reg_pp0_iter6_p_Val2_36_reg_1033 <= ap_reg_pp0_iter5_p_Val2_36_reg_1033;
                ap_reg_pp0_iter6_sub_V_reg_1068 <= ap_reg_pp0_iter5_sub_V_reg_1068;
                ap_reg_pp0_iter6_tmp_15_i_reg_947 <= ap_reg_pp0_iter5_tmp_15_i_reg_947;
                ap_reg_pp0_iter6_tmp_25_i_reg_1074 <= tmp_25_i_reg_1074;
                ap_reg_pp0_iter6_tmp_28_i_reg_1039 <= ap_reg_pp0_iter5_tmp_28_i_reg_1039;
                ap_reg_pp0_iter6_tmp_31_i_reg_1048 <= ap_reg_pp0_iter5_tmp_31_i_reg_1048;
                ap_reg_pp0_iter6_tmp_33_i_reg_1057 <= ap_reg_pp0_iter5_tmp_33_i_reg_1057;
                ap_reg_pp0_iter6_tmp_37_i_reg_1063 <= ap_reg_pp0_iter5_tmp_37_i_reg_1063;
                ap_reg_pp0_iter7_diff_reg_1021 <= ap_reg_pp0_iter6_diff_reg_1021;
                ap_reg_pp0_iter7_p_Val2_36_reg_1033 <= ap_reg_pp0_iter6_p_Val2_36_reg_1033;
                ap_reg_pp0_iter7_sub_V_reg_1068 <= ap_reg_pp0_iter6_sub_V_reg_1068;
                ap_reg_pp0_iter7_tmp_15_i_reg_947 <= ap_reg_pp0_iter6_tmp_15_i_reg_947;
                ap_reg_pp0_iter7_tmp_25_i_reg_1074 <= ap_reg_pp0_iter6_tmp_25_i_reg_1074;
                ap_reg_pp0_iter7_tmp_28_i_reg_1039 <= ap_reg_pp0_iter6_tmp_28_i_reg_1039;
                ap_reg_pp0_iter7_tmp_31_i_reg_1048 <= ap_reg_pp0_iter6_tmp_31_i_reg_1048;
                ap_reg_pp0_iter7_tmp_33_i_reg_1057 <= ap_reg_pp0_iter6_tmp_33_i_reg_1057;
                ap_reg_pp0_iter7_tmp_37_i_reg_1063 <= ap_reg_pp0_iter6_tmp_37_i_reg_1063;
                ap_reg_pp0_iter8_diff_reg_1021 <= ap_reg_pp0_iter7_diff_reg_1021;
                ap_reg_pp0_iter8_p_Val2_36_reg_1033 <= ap_reg_pp0_iter7_p_Val2_36_reg_1033;
                ap_reg_pp0_iter8_sub_V_reg_1068 <= ap_reg_pp0_iter7_sub_V_reg_1068;
                ap_reg_pp0_iter8_tmp_15_i_reg_947 <= ap_reg_pp0_iter7_tmp_15_i_reg_947;
                ap_reg_pp0_iter8_tmp_25_i_reg_1074 <= ap_reg_pp0_iter7_tmp_25_i_reg_1074;
                ap_reg_pp0_iter8_tmp_28_i_reg_1039 <= ap_reg_pp0_iter7_tmp_28_i_reg_1039;
                ap_reg_pp0_iter8_tmp_31_i_reg_1048 <= ap_reg_pp0_iter7_tmp_31_i_reg_1048;
                ap_reg_pp0_iter8_tmp_33_i_reg_1057 <= ap_reg_pp0_iter7_tmp_33_i_reg_1057;
                ap_reg_pp0_iter8_tmp_37_i_reg_1063 <= ap_reg_pp0_iter7_tmp_37_i_reg_1063;
                ap_reg_pp0_iter9_diff_reg_1021 <= ap_reg_pp0_iter8_diff_reg_1021;
                ap_reg_pp0_iter9_p_Val2_36_reg_1033 <= ap_reg_pp0_iter8_p_Val2_36_reg_1033;
                ap_reg_pp0_iter9_sub_V_reg_1068 <= ap_reg_pp0_iter8_sub_V_reg_1068;
                ap_reg_pp0_iter9_tmp_15_i_reg_947 <= ap_reg_pp0_iter8_tmp_15_i_reg_947;
                ap_reg_pp0_iter9_tmp_25_i_reg_1074 <= ap_reg_pp0_iter8_tmp_25_i_reg_1074;
                ap_reg_pp0_iter9_tmp_28_i_reg_1039 <= ap_reg_pp0_iter8_tmp_28_i_reg_1039;
                ap_reg_pp0_iter9_tmp_31_i_reg_1048 <= ap_reg_pp0_iter8_tmp_31_i_reg_1048;
                ap_reg_pp0_iter9_tmp_33_i_reg_1057 <= ap_reg_pp0_iter8_tmp_33_i_reg_1057;
                ap_reg_pp0_iter9_tmp_37_i_reg_1063 <= ap_reg_pp0_iter8_tmp_37_i_reg_1063;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_reg_pp0_iter1_tmp_15_i_reg_947 <= tmp_15_i_reg_947;
                tmp_15_i_reg_947 <= tmp_15_i_fu_269_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter2_tmp_15_i_reg_947 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                diff_reg_1021 <= diff_fu_346_p2;
                tmp_19_load_2_max_1_s_reg_1007 <= tmp_19_load_2_max_1_s_fu_330_p3;
                tmp_19_load_2_min_1_s_reg_1015 <= tmp_19_load_2_min_1_s_fu_340_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                i_reg_942 <= i_fu_259_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter29_tmp_15_i_reg_947 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                p_0292_0_i_i_reg_1133 <= p_0292_0_i_i_fu_922_p2;
                tmp_48_i_reg_1139 <= tmp_48_i_fu_613_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter28_tmp_15_i_reg_947 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                p_0292_0_i_i_v_v_reg_1123 <= p_0292_0_i_i_v_v_fu_572_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter31_tmp_15_i_reg_947 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                p_38_i_i_i_i_reg_1198 <= p_38_i_i_i_i_fu_794_p2;
                p_39_demorgan_i_i_i_i_reg_1204 <= p_39_demorgan_i_i_i_i_fu_800_p2;
                p_Val2_29_reg_1192 <= p_Val2_29_fu_751_p2;
                p_Val2_40_reg_1210 <= p_Val2_40_fu_845_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter30_tmp_15_i_reg_947 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                p_Result_i_i_i_reg_1166 <= p_Val2_s_fu_645_p2(36 downto 27);
                p_Val2_33_reg_1177 <= r_V_6_fu_701_p2(26 downto 19);
                p_Val2_9_reg_1156 <= p_Val2_s_fu_645_p2(26 downto 19);
                p_Val2_s_reg_1144 <= p_Val2_s_fu_645_p2;
                phitmp_i_i_i_i_reg_1187 <= phitmp_i_i_i_i_fu_735_p2;
                r_V_6_reg_1172 <= r_V_6_fu_701_p2;
                signbit_reg_1149 <= p_Val2_s_fu_645_p2(36 downto 36);
                tmp_31_reg_1161 <= p_Val2_s_fu_645_p2(18 downto 18);
                tmp_34_reg_1182 <= r_V_6_fu_701_p2(18 downto 18);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter3_tmp_15_i_reg_947 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                p_Val2_23_reg_1027 <= p_Val2_23_fu_358_p2;
                p_Val2_36_reg_1033 <= p_Val2_23_fu_358_p2(8 downto 1);
                sub_V_reg_1068 <= sub_V_fu_454_p3;
                tmp_28_i_reg_1039 <= tmp_28_i_fu_374_p2;
                tmp_31_i_reg_1048 <= tmp_31_i_fu_386_p2;
                tmp_33_i_reg_1057 <= tmp_33_i_fu_399_p2;
                tmp_37_i_reg_1063 <= tmp_37_i_fu_415_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter27_tmp_15_i_reg_947 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                p_lshr_f_i_reg_1118 <= grp_fu_912_p3(35 downto 1);
                tmp_reg_1113 <= grp_fu_912_p3(35 downto 35);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_reg_1113 = ap_const_lv1_1) and (ap_reg_pp0_iter28_tmp_15_i_reg_947 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                p_lshr_i_reg_1128 <= p_neg_i_fu_580_p2(35 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) or (p_src_cols_V_empty_n = ap_const_logic_0) or (p_src_rows_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                p_src_cols_V_read_reg_928 <= p_src_cols_V_dout;
                p_src_rows_V_read_reg_933 <= p_src_rows_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter26_tmp_15_i_reg_947 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                    r_V_3_i_reg_1093(15 downto 2) <= r_V_3_i_fu_507_p2(15 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter3_tmp_15_i_reg_947 = ap_const_lv1_1) and (tmp_28_i_fu_374_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                r_V_i_reg_1043 <= r_V_i_fu_380_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter27_tmp_15_i_reg_947 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter28 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                t_V_reg_1108 <= grp_fu_912_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter4_tmp_15_i_reg_947 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_25_i_reg_1074 <= tmp_25_i_fu_462_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_15_i_reg_947 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_40_reg_956 <= p_src_data_stream_0_V_dout;
                tmp_41_reg_964 <= p_src_data_stream_1_V_dout;
                tmp_42_reg_974 <= p_src_data_stream_2_V_dout;
                tmp_44_i_reg_985 <= tmp_44_i_fu_280_p2;
                tmp_50_i_reg_990 <= tmp_50_i_fu_286_p2;
            end if;
        end if;
    end process;
    r_V_3_i_reg_1093(1 downto 0) <= "00";

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, p_src_rows_V_empty_n, p_src_cols_V_empty_n, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter33, tmp_i_fu_254_p2, ap_CS_fsm_state2, tmp_15_i_fu_269_p2, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter32)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (p_src_cols_V_empty_n = ap_const_logic_0) or (p_src_rows_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (tmp_i_fu_254_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_15_i_fu_269_p2 = ap_const_lv1_0))) and not(((ap_enable_reg_pp0_iter32 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter33 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_enable_reg_pp0_iter32 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter33 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_15_i_fu_269_p2 = ap_const_lv1_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_state37;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    G_1_fu_302_p3 <= 
        tmp_41_reg_964 when (tmp_44_1_i_fu_297_p2(0) = '1') else 
        R_tmp_19_load_2_i_fu_292_p3;
    G_2_fu_319_p3 <= 
        tmp_41_reg_964 when (tmp_50_1_i_fu_314_p2(0) = '1') else 
        R_tmp_19_load_i_fu_309_p3;
    OP2_V_4_cast73_i_fu_687_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_0292_0_i_i_reg_1133),37));
    R_tmp_19_load_2_i_fu_292_p3 <= 
        tmp_40_reg_956 when (tmp_44_i_reg_985(0) = '1') else 
        tmp_42_reg_974;
    R_tmp_19_load_i_fu_309_p3 <= 
        tmp_40_reg_956 when (tmp_50_i_reg_990(0) = '1') else 
        tmp_42_reg_974;
    Range1_all_ones_fu_776_p2 <= "1" when (p_Result_i_i_i_reg_1166 = ap_const_lv10_3FF) else "0";
    Range1_all_zeros_fu_781_p2 <= "1" when (p_Result_i_i_i_reg_1166 = ap_const_lv10_0) else "0";
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state37 <= ap_CS_fsm(3);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, ap_enable_reg_pp0_iter1, tmp_15_i_reg_947, ap_enable_reg_pp0_iter33, ap_reg_pp0_iter32_tmp_15_i_reg_947)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter33 = ap_const_logic_1) and (((ap_reg_pp0_iter32_tmp_15_i_reg_947 = ap_const_lv1_1) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((ap_reg_pp0_iter32_tmp_15_i_reg_947 = ap_const_lv1_1) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((ap_reg_pp0_iter32_tmp_15_i_reg_947 = ap_const_lv1_1) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((tmp_15_i_reg_947 = ap_const_lv1_1) and (p_src_data_stream_2_V_empty_n = ap_const_logic_0)) or ((tmp_15_i_reg_947 = ap_const_lv1_1) and (p_src_data_stream_1_V_empty_n = ap_const_logic_0)) or ((tmp_15_i_reg_947 = ap_const_lv1_1) and (p_src_data_stream_0_V_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, ap_enable_reg_pp0_iter1, tmp_15_i_reg_947, ap_enable_reg_pp0_iter33, ap_reg_pp0_iter32_tmp_15_i_reg_947)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter33 = ap_const_logic_1) and (((ap_reg_pp0_iter32_tmp_15_i_reg_947 = ap_const_lv1_1) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((ap_reg_pp0_iter32_tmp_15_i_reg_947 = ap_const_lv1_1) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((ap_reg_pp0_iter32_tmp_15_i_reg_947 = ap_const_lv1_1) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((tmp_15_i_reg_947 = ap_const_lv1_1) and (p_src_data_stream_2_V_empty_n = ap_const_logic_0)) or ((tmp_15_i_reg_947 = ap_const_lv1_1) and (p_src_data_stream_1_V_empty_n = ap_const_logic_0)) or ((tmp_15_i_reg_947 = ap_const_lv1_1) and (p_src_data_stream_0_V_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, ap_enable_reg_pp0_iter1, tmp_15_i_reg_947, ap_enable_reg_pp0_iter33, ap_reg_pp0_iter32_tmp_15_i_reg_947)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter33 = ap_const_logic_1) and (((ap_reg_pp0_iter32_tmp_15_i_reg_947 = ap_const_lv1_1) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((ap_reg_pp0_iter32_tmp_15_i_reg_947 = ap_const_lv1_1) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((ap_reg_pp0_iter32_tmp_15_i_reg_947 = ap_const_lv1_1) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((tmp_15_i_reg_947 = ap_const_lv1_1) and (p_src_data_stream_2_V_empty_n = ap_const_logic_0)) or ((tmp_15_i_reg_947 = ap_const_lv1_1) and (p_src_data_stream_1_V_empty_n = ap_const_logic_0)) or ((tmp_15_i_reg_947 = ap_const_lv1_1) and (p_src_data_stream_0_V_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, p_src_rows_V_empty_n, p_src_cols_V_empty_n)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (p_src_cols_V_empty_n = ap_const_logic_0) or (p_src_rows_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

        ap_block_state10_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter18 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter21 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter23 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage0_iter24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage0_iter25 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp0_stage0_iter26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp0_stage0_iter27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp0_stage0_iter28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp0_stage0_iter29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state33_pp0_stage0_iter30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state34_pp0_stage0_iter31 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state35_pp0_stage0_iter32 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state36_pp0_stage0_iter33_assign_proc : process(p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, ap_reg_pp0_iter32_tmp_15_i_reg_947)
    begin
                ap_block_state36_pp0_stage0_iter33 <= (((ap_reg_pp0_iter32_tmp_15_i_reg_947 = ap_const_lv1_1) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((ap_reg_pp0_iter32_tmp_15_i_reg_947 = ap_const_lv1_1) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((ap_reg_pp0_iter32_tmp_15_i_reg_947 = ap_const_lv1_1) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)));
    end process;

        ap_block_state3_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state4_pp0_stage0_iter1_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, tmp_15_i_reg_947)
    begin
                ap_block_state4_pp0_stage0_iter1 <= (((tmp_15_i_reg_947 = ap_const_lv1_1) and (p_src_data_stream_2_V_empty_n = ap_const_logic_0)) or ((tmp_15_i_reg_947 = ap_const_lv1_1) and (p_src_data_stream_1_V_empty_n = ap_const_logic_0)) or ((tmp_15_i_reg_947 = ap_const_lv1_1) and (p_src_data_stream_0_V_empty_n = ap_const_logic_0)));
    end process;

        ap_block_state5_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp0_exit_iter0_state3_assign_proc : process(tmp_15_i_fu_269_p2)
    begin
        if ((tmp_15_i_fu_269_p2 = ap_const_lv1_0)) then 
            ap_condition_pp0_exit_iter0_state3 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, tmp_i_fu_254_p2, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (tmp_i_fu_254_p2 = ap_const_lv1_0))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter33, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter28, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter24, ap_enable_reg_pp0_iter25, ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27, ap_enable_reg_pp0_iter29, ap_enable_reg_pp0_iter30, ap_enable_reg_pp0_iter31, ap_enable_reg_pp0_iter32)
    begin
        if (((ap_enable_reg_pp0_iter33 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter32 = ap_const_logic_0) and (ap_enable_reg_pp0_iter31 = ap_const_logic_0) and (ap_enable_reg_pp0_iter30 = ap_const_logic_0) and (ap_enable_reg_pp0_iter29 = ap_const_logic_0) and (ap_enable_reg_pp0_iter27 = ap_const_logic_0) and (ap_enable_reg_pp0_iter26 = ap_const_logic_0) and (ap_enable_reg_pp0_iter25 = ap_const_logic_0) and (ap_enable_reg_pp0_iter24 = ap_const_logic_0) and (ap_enable_reg_pp0_iter23 = ap_const_logic_0) and (ap_enable_reg_pp0_iter22 = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter28 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_p_0150_0_i_i_reg_228 <= "XXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_0211_0_i_i_reg_239 <= "XXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_0332_0_i_i_reg_217 <= "XXXXXXXXXXXXXXXXXXXX";

    ap_ready_assign_proc : process(tmp_i_fu_254_p2, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (tmp_i_fu_254_p2 = ap_const_lv1_0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    brmerge_i_i_i_fu_883_p2 <= (p_39_demorgan_i_not_i_fu_878_p2 or neg_src_not_i_i_i_fu_868_p2);
    brmerge_i_i_not_i_i_s_fu_873_p2 <= (p_39_demorgan_i_i_i_i_reg_1204 and neg_src_not_i_i_i_fu_868_p2);
    carry_1_fu_834_p2 <= (tmp_35_fu_808_p3 and tmp_10_i_i_i_fu_828_p2);
    carry_fu_770_p2 <= (tmp_32_fu_744_p3 and tmp_12_i_i_i_fu_764_p2);
    deleted_zeros_fu_786_p3 <= 
        Range1_all_ones_fu_776_p2 when (carry_fu_770_p2(0) = '1') else 
        Range1_all_zeros_fu_781_p2;
    diff_fu_346_p2 <= std_logic_vector(unsigned(tmp_19_load_2_max_1_s_fu_330_p3) - unsigned(tmp_19_load_2_min_1_s_fu_340_p3));

    grp_fu_393_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_393_ce <= ap_const_logic_1;
        else 
            grp_fu_393_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_393_p1 <= grp_fu_393_p10(8 - 1 downto 0);
    grp_fu_393_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(diff_reg_1021),20));

    grp_fu_470_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_470_ce <= ap_const_logic_1;
        else 
            grp_fu_470_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_470_p1 <= grp_fu_470_p10(9 - 1 downto 0);
    grp_fu_470_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_23_reg_1027),20));

    grp_fu_479_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_479_ce <= ap_const_logic_1;
        else 
            grp_fu_479_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_479_p1 <= grp_fu_479_p10(9 - 1 downto 0);
    grp_fu_479_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_i_reg_1043),20));
    grp_fu_912_p0 <= grp_fu_912_p00(20 - 1 downto 0);
    grp_fu_912_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter28_p_0332_0_i_i_reg_217),36));
    grp_fu_912_p2 <= grp_fu_912_p20(27 - 1 downto 0);
    grp_fu_912_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_6_fu_532_p3),36));
    i_cast_i_cast_fu_250_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_i_reg_195),16));
    i_fu_259_p2 <= std_logic_vector(unsigned(i_i_reg_195) + unsigned(ap_const_lv11_1));
    j_cast_i_cast_fu_265_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_i_reg_206),16));
    j_fu_274_p2 <= std_logic_vector(unsigned(j_i_reg_206) + unsigned(ap_const_lv11_1));
    neg_src_fu_858_p2 <= (tmp_13_i_i_i_fu_853_p2 and ap_reg_pp0_iter32_signbit_reg_1149);
    neg_src_not_i_i_i_fu_868_p2 <= (signbit_not_fu_863_p2 or p_38_i_i_i_i_reg_1198);
    overflow_fu_840_p2 <= (phitmp_i_i_i_i_reg_1187 or carry_1_fu_834_p2);
    p_0292_0_i_i_fu_922_p0 <= p_0292_0_i_i_fu_922_p00(20 - 1 downto 0);
    p_0292_0_i_i_fu_922_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_0292_0_i_i_v_v_reg_1123),28));
    p_0292_0_i_i_fu_922_p1 <= p_0292_0_i_i_fu_922_p10(8 - 1 downto 0);
    p_0292_0_i_i_fu_922_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_reg_pp0_iter29_diff_reg_1021),28));
    p_0292_0_i_i_v_v_fu_572_p3 <= 
        ap_phi_reg_pp0_iter29_p_0211_0_i_i_reg_239 when (tmp_30_i_fu_567_p2(0) = '1') else 
        ap_phi_reg_pp0_iter29_p_0150_0_i_i_reg_228;
    p_38_i_i_i_i_fu_794_p2 <= (carry_fu_770_p2 and Range1_all_ones_fu_776_p2);
    p_39_demorgan_i_i_i_i_fu_800_p2 <= (signbit_reg_1149 or deleted_zeros_fu_786_p3);
    p_39_demorgan_i_not_i_fu_878_p2 <= (p_39_demorgan_i_i_i_i_reg_1204 xor ap_const_lv1_1);
    p_Val2_23_fu_358_p2 <= std_logic_vector(unsigned(tmp_17_cast_i_fu_355_p1) + unsigned(tmp_16_cast_i_fu_352_p1));
    p_Val2_29_fu_751_p2 <= std_logic_vector(unsigned(p_Val2_9_reg_1156) + unsigned(tmp_11_i_i_i_fu_741_p1));
    p_Val2_34_fu_815_p2 <= std_logic_vector(unsigned(p_Val2_33_reg_1177) + unsigned(tmp_i_i66_i_fu_805_p1));
    p_Val2_40_fu_845_p3 <= 
        ap_const_lv8_FF when (overflow_fu_840_p2(0) = '1') else 
        p_Val2_34_fu_815_p2;
    p_Val2_6_fu_532_p3 <= (tmp_s_fu_524_p3 & ap_const_lv19_0);
        p_Val2_7_fu_620_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_48_i_reg_1139),37));

    p_Val2_s_fu_645_p2 <= std_logic_vector(unsigned(tmp_2_cast_cast_fu_637_p3) + unsigned(p_Val2_7_fu_620_p1));

    p_dst_data_stream_0_V_blk_n_assign_proc : process(p_dst_data_stream_0_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter33, ap_reg_pp0_iter32_tmp_15_i_reg_947)
    begin
        if (((ap_reg_pp0_iter32_tmp_15_i_reg_947 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter33 = ap_const_logic_1))) then 
            p_dst_data_stream_0_V_blk_n <= p_dst_data_stream_0_V_full_n;
        else 
            p_dst_data_stream_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_0_V_din <= 
        p_mux_i_i_i_fu_889_p3 when (brmerge_i_i_i_fu_883_p2(0) = '1') else 
        p_i_i_i_fu_896_p3;

    p_dst_data_stream_0_V_write_assign_proc : process(ap_enable_reg_pp0_iter33, ap_reg_pp0_iter32_tmp_15_i_reg_947, ap_block_pp0_stage0_11001)
    begin
        if (((ap_reg_pp0_iter32_tmp_15_i_reg_947 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter33 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_dst_data_stream_0_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_0_V_write <= ap_const_logic_0;
        end if; 
    end process;


    p_dst_data_stream_1_V_blk_n_assign_proc : process(p_dst_data_stream_1_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter33, ap_reg_pp0_iter32_tmp_15_i_reg_947)
    begin
        if (((ap_reg_pp0_iter32_tmp_15_i_reg_947 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter33 = ap_const_logic_1))) then 
            p_dst_data_stream_1_V_blk_n <= p_dst_data_stream_1_V_full_n;
        else 
            p_dst_data_stream_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_1_V_din <= ap_reg_pp0_iter32_p_Val2_36_reg_1033;

    p_dst_data_stream_1_V_write_assign_proc : process(ap_enable_reg_pp0_iter33, ap_reg_pp0_iter32_tmp_15_i_reg_947, ap_block_pp0_stage0_11001)
    begin
        if (((ap_reg_pp0_iter32_tmp_15_i_reg_947 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter33 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_dst_data_stream_1_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_1_V_write <= ap_const_logic_0;
        end if; 
    end process;


    p_dst_data_stream_2_V_blk_n_assign_proc : process(p_dst_data_stream_2_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter33, ap_reg_pp0_iter32_tmp_15_i_reg_947)
    begin
        if (((ap_reg_pp0_iter32_tmp_15_i_reg_947 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter33 = ap_const_logic_1))) then 
            p_dst_data_stream_2_V_blk_n <= p_dst_data_stream_2_V_full_n;
        else 
            p_dst_data_stream_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_2_V_din <= p_Val2_40_reg_1210;

    p_dst_data_stream_2_V_write_assign_proc : process(ap_enable_reg_pp0_iter33, ap_reg_pp0_iter32_tmp_15_i_reg_947, ap_block_pp0_stage0_11001)
    begin
        if (((ap_reg_pp0_iter32_tmp_15_i_reg_947 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter33 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_dst_data_stream_2_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_2_V_write <= ap_const_logic_0;
        end if; 
    end process;

    p_i_i_i_fu_896_p3 <= 
        ap_const_lv8_0 when (neg_src_fu_858_p2(0) = '1') else 
        p_Val2_29_reg_1192;
    p_mux_i_i_i_fu_889_p3 <= 
        p_Val2_29_reg_1192 when (brmerge_i_i_not_i_i_s_fu_873_p2(0) = '1') else 
        ap_const_lv8_FF;
    p_neg_i_fu_580_p2 <= std_logic_vector(unsigned(ap_const_lv36_0) - unsigned(t_V_reg_1108));
    p_neg_t_i_fu_604_p2 <= std_logic_vector(unsigned(ap_const_lv36_0) - unsigned(tmp_2_fu_601_p1));
        p_shl4_cast_i_fu_492_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl4_i_fu_485_p3),16));

    p_shl4_i_fu_485_p3 <= (ap_reg_pp0_iter26_sub_V_reg_1068 & ap_const_lv6_0);
        p_shl5_cast_i_fu_503_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl5_i_fu_496_p3),16));

    p_shl5_i_fu_496_p3 <= (ap_reg_pp0_iter26_sub_V_reg_1068 & ap_const_lv2_0);
    p_shl_cast_i_fu_697_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl_i_fu_690_p3),37));
    p_shl_i_fu_690_p3 <= (p_0292_0_i_i_reg_1133 & ap_const_lv8_0);

    p_src_cols_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_src_cols_V_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_src_cols_V_blk_n <= p_src_cols_V_empty_n;
        else 
            p_src_cols_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_cols_V_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_src_rows_V_empty_n, p_src_cols_V_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (p_src_cols_V_empty_n = ap_const_logic_0) or (p_src_rows_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_src_cols_V_read <= ap_const_logic_1;
        else 
            p_src_cols_V_read <= ap_const_logic_0;
        end if; 
    end process;


    p_src_data_stream_0_V_blk_n_assign_proc : process(p_src_data_stream_0_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, tmp_15_i_reg_947)
    begin
        if (((tmp_15_i_reg_947 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_src_data_stream_0_V_blk_n <= p_src_data_stream_0_V_empty_n;
        else 
            p_src_data_stream_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_0_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_15_i_reg_947, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_15_i_reg_947 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_src_data_stream_0_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_0_V_read <= ap_const_logic_0;
        end if; 
    end process;


    p_src_data_stream_1_V_blk_n_assign_proc : process(p_src_data_stream_1_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, tmp_15_i_reg_947)
    begin
        if (((tmp_15_i_reg_947 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_src_data_stream_1_V_blk_n <= p_src_data_stream_1_V_empty_n;
        else 
            p_src_data_stream_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_1_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_15_i_reg_947, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_15_i_reg_947 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_src_data_stream_1_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_1_V_read <= ap_const_logic_0;
        end if; 
    end process;


    p_src_data_stream_2_V_blk_n_assign_proc : process(p_src_data_stream_2_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, tmp_15_i_reg_947)
    begin
        if (((tmp_15_i_reg_947 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_src_data_stream_2_V_blk_n <= p_src_data_stream_2_V_empty_n;
        else 
            p_src_data_stream_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_2_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_15_i_reg_947, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_15_i_reg_947 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_src_data_stream_2_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_2_V_read <= ap_const_logic_0;
        end if; 
    end process;


    p_src_rows_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_src_rows_V_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_src_rows_V_blk_n <= p_src_rows_V_empty_n;
        else 
            p_src_rows_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_rows_V_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_src_rows_V_empty_n, p_src_cols_V_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (p_src_cols_V_empty_n = ap_const_logic_0) or (p_src_rows_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_src_rows_V_read <= ap_const_logic_1;
        else 
            p_src_rows_V_read <= ap_const_logic_0;
        end if; 
    end process;

    phitmp_i_i_i_i_fu_735_p2 <= "0" when (tmp_6_fu_725_p4 = ap_const_lv10_0) else "1";
    r_V_3_i_fu_507_p2 <= std_logic_vector(signed(p_shl4_cast_i_fu_492_p1) - signed(p_shl5_cast_i_fu_503_p1));
    r_V_6_fu_701_p2 <= std_logic_vector(unsigned(p_shl_cast_i_fu_697_p1) - unsigned(OP2_V_4_cast73_i_fu_687_p1));
    r_V_fu_623_p2 <= std_logic_vector(signed(p_Val2_7_fu_620_p1) + signed(ap_const_lv37_40000));
    r_V_i_fu_380_p2 <= std_logic_vector(signed(ap_const_lv9_1FE) - signed(p_Val2_23_fu_358_p2));
    sel_tmp1_fu_442_p2 <= (tmp_33_i_fu_399_p2 xor ap_const_lv1_1);
    sel_tmp2_fu_448_p2 <= (tmp_37_i_fu_415_p2 and sel_tmp1_fu_442_p2);
    sel_tmp_fu_434_p3 <= 
        tmp_36_i_fu_409_p2 when (tmp_33_i_fu_399_p2(0) = '1') else 
        tmp_43_i_fu_428_p2;
    signbit_not_fu_863_p2 <= (ap_reg_pp0_iter32_signbit_reg_1149 xor ap_const_lv1_1);
    sub_V_fu_454_p3 <= 
        tmp_40_i_fu_422_p2 when (sel_tmp2_fu_448_p2(0) = '1') else 
        sel_tmp_fu_434_p3;
    tmp_10_i_i_i_fu_828_p2 <= (tmp_36_fu_820_p3 xor ap_const_lv1_1);
    tmp_11_cast_fu_517_p3 <= 
        ap_const_lv8_0 when (ap_reg_pp0_iter27_tmp_33_i_reg_1057(0) = '1') else 
        ap_const_lv8_78;
    tmp_11_i_i_i_fu_741_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_31_reg_1161),8));
    tmp_12_i_i_i_fu_764_p2 <= (tmp_33_fu_756_p3 xor ap_const_lv1_1);
    tmp_13_i_i_i_fu_853_p2 <= (p_38_i_i_i_i_reg_1198 xor ap_const_lv1_1);
    tmp_15_i_fu_269_p2 <= "1" when (unsigned(j_cast_i_cast_fu_265_p1) < unsigned(p_src_cols_V_read_reg_928)) else "0";
    tmp_16_cast_i_fu_352_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_19_load_2_max_1_s_reg_1007),9));
    tmp_17_cast_i_fu_355_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_19_load_2_min_1_s_reg_1015),9));
    tmp_19_load_2_max_1_s_fu_330_p3 <= 
        ap_reg_pp0_iter2_tmp_42_reg_974 when (tmp_44_2_i_fu_326_p2(0) = '1') else 
        G_1_reg_995;
    tmp_19_load_2_min_1_s_fu_340_p3 <= 
        ap_reg_pp0_iter2_tmp_42_reg_974 when (tmp_50_2_i_fu_336_p2(0) = '1') else 
        G_2_reg_1001;
    tmp_1_fu_513_p2 <= (ap_reg_pp0_iter27_tmp_37_i_reg_1063 or ap_reg_pp0_iter27_tmp_33_i_reg_1057);
    tmp_25_i_fu_462_p2 <= "1" when (p_Val2_23_reg_1027 = ap_const_lv9_0) else "0";
    tmp_28_i_fu_374_p2 <= "1" when (p_Val2_23_fu_358_p2 = ap_const_lv9_1FE) else "0";
    tmp_29_fu_629_p3 <= r_V_fu_623_p2(36 downto 36);
    tmp_2_cast_cast_fu_637_p3 <= 
        ap_const_lv37_5A00000 when (tmp_29_fu_629_p3(0) = '1') else 
        ap_const_lv37_0;
    tmp_2_fu_601_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_lshr_i_reg_1128),36));
    tmp_30_i_fu_567_p2 <= "1" when (unsigned(ap_reg_pp0_iter28_p_Val2_36_reg_1033) > unsigned(ap_const_lv8_80)) else "0";
    tmp_31_i_fu_386_p2 <= "1" when (tmp_19_load_2_max_1_s_reg_1007 = tmp_19_load_2_min_1_s_reg_1015) else "0";
    tmp_32_fu_744_p3 <= p_Val2_s_reg_1144(26 downto 26);
    tmp_33_fu_756_p3 <= p_Val2_29_fu_751_p2(7 downto 7);
    tmp_33_i_fu_399_p2 <= "1" when (tmp_19_load_2_max_1_s_reg_1007 = ap_reg_pp0_iter3_tmp_40_reg_956) else "0";
    tmp_34_i_fu_403_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_reg_pp0_iter3_tmp_41_reg_964),9));
    tmp_35_fu_808_p3 <= r_V_6_reg_1172(26 downto 26);
    tmp_35_i_fu_406_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_reg_pp0_iter3_tmp_42_reg_974),9));
    tmp_36_fu_820_p3 <= p_Val2_34_fu_815_p2(7 downto 7);
    tmp_36_i_fu_409_p2 <= std_logic_vector(unsigned(tmp_34_i_fu_403_p1) - unsigned(tmp_35_i_fu_406_p1));
    tmp_37_i_fu_415_p2 <= "1" when (tmp_19_load_2_max_1_s_reg_1007 = ap_reg_pp0_iter3_tmp_41_reg_964) else "0";
    tmp_39_i_fu_419_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_reg_pp0_iter3_tmp_40_reg_956),9));
    tmp_3_fu_610_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_reg_pp0_iter29_p_lshr_f_i_reg_1118),36));
    tmp_40_i_fu_422_p2 <= std_logic_vector(unsigned(tmp_35_i_fu_406_p1) - unsigned(tmp_39_i_fu_419_p1));
    tmp_43_i_fu_428_p2 <= std_logic_vector(unsigned(tmp_39_i_fu_419_p1) - unsigned(tmp_34_i_fu_403_p1));
    tmp_44_1_i_fu_297_p2 <= "1" when (unsigned(tmp_41_reg_964) > unsigned(R_tmp_19_load_2_i_fu_292_p3)) else "0";
    tmp_44_2_i_fu_326_p2 <= "1" when (unsigned(ap_reg_pp0_iter2_tmp_42_reg_974) > unsigned(G_1_reg_995)) else "0";
    tmp_44_i_fu_280_p2 <= "1" when (unsigned(p_src_data_stream_0_V_dout) > unsigned(p_src_data_stream_2_V_dout)) else "0";
    tmp_48_i_fu_613_p3 <= 
        p_neg_t_i_fu_604_p2 when (ap_reg_pp0_iter29_tmp_reg_1113(0) = '1') else 
        tmp_3_fu_610_p1;
    tmp_50_1_i_fu_314_p2 <= "1" when (unsigned(tmp_41_reg_964) < unsigned(R_tmp_19_load_i_fu_309_p3)) else "0";
    tmp_50_2_i_fu_336_p2 <= "1" when (unsigned(ap_reg_pp0_iter2_tmp_42_reg_974) < unsigned(G_2_reg_1001)) else "0";
    tmp_50_i_fu_286_p2 <= "1" when (unsigned(p_src_data_stream_0_V_dout) < unsigned(p_src_data_stream_2_V_dout)) else "0";
    tmp_6_fu_725_p4 <= r_V_6_fu_701_p2(36 downto 27);
    tmp_i_fu_254_p2 <= "1" when (unsigned(i_cast_i_cast_fu_250_p1) < unsigned(p_src_rows_V_read_reg_933)) else "0";
    tmp_i_i66_i_fu_805_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_34_reg_1182),8));
    tmp_s_fu_524_p3 <= 
        tmp_11_cast_fu_517_p3 when (tmp_1_fu_513_p2(0) = '1') else 
        ap_const_lv8_F0;
end behav;
