#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Nov  6 14:55:01 2025
# Process ID         : 9276
# Current directory  : C:/Users/Varada Govind/Documents/Coding/Verilog/Sequential Logic/Shift Register
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent12856 C:\Users\Varada Govind\Documents\Coding\Verilog\Sequential Logic\Shift Register\Shift Register.xpr
# Log file           : C:/Users/Varada Govind/Documents/Coding/Verilog/Sequential Logic/Shift Register/vivado.log
# Journal file       : C:/Users/Varada Govind/Documents/Coding/Verilog/Sequential Logic/Shift Register\vivado.jou
# Running On         : AsusTuf-A16
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26200
# Processor Detail   : AMD Ryzen 7 7735HS with Radeon Graphics        
# CPU Frequency      : 3194 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 16366 MB
# Swap memory        : 3087 MB
# Total Virtual      : 19453 MB
# Available Virtual  : 11282 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Varada Govind/Documents/Coding/Verilog/Sequential Logic/Shift Register/Shift Register.xpr}
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Varada Govind/Documents/Coding/Verilog/Sequential Logic/Shift Register/Shift Register.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 1209.109 ; gain = 110.895
update_compile_order -fileset sources_1
create_project Nov6 {C:/Users/Varada Govind/Documents/IIITA/5th Sem/Embedded System Design/Nov6} -part xc7a15tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
file mkdir C:/Users/Varada Govind/Documents/IIITA/5th Sem/Embedded System Design/Nov6/Nov6.srcs/sources_1/new
file mkdir C:/Users/Varada Govind/Documents/IIITA/5th Sem/Embedded System Design/Nov6/Nov6.srcs/sources_1/new
file mkdir C:/Users/Varada Govind/Documents/IIITA/5th Sem/Embedded System Design/Nov6/Nov6.srcs/sources_1/new
file mkdir C:/Users/Varada Govind/Documents/IIITA/5th Sem/Embedded System Design/Nov6/Nov6.srcs/sources_1/new
file mkdir C:/Users/Varada Govind/Documents/IIITA/5th Sem/Embedded System Design/Nov6/Nov6.srcs/sources_1/new
file mkdir C:/Users/Varada Govind/Documents/IIITA/5th Sem/Embedded System Design/Nov6/Nov6.srcs/sources_1/new
file mkdir {C:/Users/Varada Govind/Documents/IIITA/5th Sem/Embedded System Design/Nov6/Nov6.srcs/sources_1/new}
close [ open {C:/Users/Varada Govind/Documents/IIITA/5th Sem/Embedded System Design/Nov6/Nov6.srcs/sources_1/new/Universal_Register.v} w ]
add_files {{C:/Users/Varada Govind/Documents/IIITA/5th Sem/Embedded System Design/Nov6/Nov6.srcs/sources_1/new/Universal_Register.v}}
update_compile_order -fileset sources_1
remove_files  {{C:/Users/Varada Govind/Documents/IIITA/5th Sem/Embedded System Design/Nov6/Nov6.srcs/sources_1/new/Universal_Register.v}}
file delete -force {C:/Users/Varada Govind/Documents/IIITA/5th Sem/Embedded System Design/Nov6/Nov6.srcs/sources_1/new/Universal_Register.v}
close [ open {C:/Users/Varada Govind/Documents/IIITA/5th Sem/Embedded System Design/Nov6/Nov6.srcs/sources_1/new/Universal_Reg.v} w ]
add_files {{C:/Users/Varada Govind/Documents/IIITA/5th Sem/Embedded System Design/Nov6/Nov6.srcs/sources_1/new/Universal_Reg.v}}
close [ open {C:/Users/Varada Govind/Documents/IIITA/5th Sem/Embedded System Design/Nov6/Nov6.srcs/sources_1/new/UR.v} w ]
add_files {{C:/Users/Varada Govind/Documents/IIITA/5th Sem/Embedded System Design/Nov6/Nov6.srcs/sources_1/new/UR.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
remove_files  {{C:/Users/Varada Govind/Documents/IIITA/5th Sem/Embedded System Design/Nov6/Nov6.srcs/sources_1/new/Universal_Reg.v}}
file delete -force {C:/Users/Varada Govind/Documents/IIITA/5th Sem/Embedded System Design/Nov6/Nov6.srcs/sources_1/new/Universal_Reg.v}
file mkdir C:/Users/Varada Govind/Documents/IIITA/5th Sem/Embedded System Design/Nov6/Nov6.srcs/sim_1/new
file mkdir C:/Users/Varada Govind/Documents/IIITA/5th Sem/Embedded System Design/Nov6/Nov6.srcs/sim_1/new
file mkdir C:/Users/Varada Govind/Documents/IIITA/5th Sem/Embedded System Design/Nov6/Nov6.srcs/sim_1/new
file mkdir C:/Users/Varada Govind/Documents/IIITA/5th Sem/Embedded System Design/Nov6/Nov6.srcs/sim_1/new
file mkdir C:/Users/Varada Govind/Documents/IIITA/5th Sem/Embedded System Design/Nov6/Nov6.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/Varada Govind/Documents/IIITA/5th Sem/Embedded System Design/Nov6/Nov6.srcs/sim_1/new
file mkdir {C:/Users/Varada Govind/Documents/IIITA/5th Sem/Embedded System Design/Nov6/Nov6.srcs/sim_1/new}
close [ open {C:/Users/Varada Govind/Documents/IIITA/5th Sem/Embedded System Design/Nov6/Nov6.srcs/sim_1/new/TB.v} w ]
add_files -fileset sim_1 {{C:/Users/Varada Govind/Documents/IIITA/5th Sem/Embedded System Design/Nov6/Nov6.srcs/sim_1/new/TB.v}}
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\IIITA\5th Sem\Embedded System Design\Nov6\Nov6.srcs\sim_1\new\TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\IIITA\5th Sem\Embedded System Design\Nov6\Nov6.srcs\sources_1\new\UR.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\IIITA\5th Sem\Embedded System Design\Nov6\Nov6.srcs\sim_1\new\TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\IIITA\5th Sem\Embedded System Design\Nov6\Nov6.srcs\sim_1\new\TB.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\IIITA\5th Sem\Embedded System Design\Nov6\Nov6.srcs\sim_1\new\TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\IIITA\5th Sem\Embedded System Design\Nov6\Nov6.srcs\sources_1\new\UR.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\IIITA\5th Sem\Embedded System Design\Nov6\Nov6.srcs\sim_1\new\TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\IIITA\5th Sem\Embedded System Design\Nov6\Nov6.srcs\sim_1\new\TB.v:]
update_compile_order -fileset sim_1
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\IIITA\5th Sem\Embedded System Design\Nov6\Nov6.srcs\sim_1\new\TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\IIITA\5th Sem\Embedded System Design\Nov6\Nov6.srcs\sources_1\new\UR.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\IIITA\5th Sem\Embedded System Design\Nov6\Nov6.srcs\sim_1\new\TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\IIITA\5th Sem\Embedded System Design\Nov6\Nov6.srcs\sim_1\new\TB.v:]
ERROR: [Common 17-180] Spawn failed: No error
current_project {Shift Register}
close_project
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Varada Govind/Documents/IIITA/5th Sem/Embedded System Design/Nov6/Nov6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Varada Govind/Documents/IIITA/5th Sem/Embedded System Design/Nov6/Nov6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Varada Govind/Documents/IIITA/5th Sem/Embedded System Design/Nov6/Nov6.srcs/sim_1/new/TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Varada Govind/Documents/IIITA/5th Sem/Embedded System Design/Nov6/Nov6.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Varada Govind/Documents/IIITA/5th Sem/Embedded System Design/Nov6/Nov6.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_behav xil_defaultlib.TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_behav xil_defaultlib.TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <Universal_Register> not found while processing module instance <dut> [C:/Users/Varada Govind/Documents/IIITA/5th Sem/Embedded System Design/Nov6/Nov6.srcs/sim_1/new/TB.v:11]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Varada Govind/Documents/IIITA/5th Sem/Embedded System Design/Nov6/Nov6.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Varada Govind/Documents/IIITA/5th Sem/Embedded System Design/Nov6/Nov6.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1290.145 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Varada Govind/Documents/IIITA/5th Sem/Embedded System Design/Nov6/Nov6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Varada Govind/Documents/IIITA/5th Sem/Embedded System Design/Nov6/Nov6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Varada Govind/Documents/IIITA/5th Sem/Embedded System Design/Nov6/Nov6.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_behav xil_defaultlib.TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_behav xil_defaultlib.TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <Universal_Register> not found while processing module instance <dut> [C:/Users/Varada Govind/Documents/IIITA/5th Sem/Embedded System Design/Nov6/Nov6.srcs/sim_1/new/TB.v:11]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Varada Govind/Documents/IIITA/5th Sem/Embedded System Design/Nov6/Nov6.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Varada Govind/Documents/IIITA/5th Sem/Embedded System Design/Nov6/Nov6.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1290.145 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\IIITA\5th Sem\Embedded System Design\Nov6\Nov6.srcs\sim_1\new\TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\IIITA\5th Sem\Embedded System Design\Nov6\Nov6.srcs\sources_1\new\UR.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\IIITA\5th Sem\Embedded System Design\Nov6\Nov6.srcs\sim_1\new\TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Varada Govind\Documents\IIITA\5th Sem\Embedded System Design\Nov6\Nov6.srcs\sim_1\new\TB.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Varada Govind/Documents/IIITA/5th Sem/Embedded System Design/Nov6/Nov6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Varada Govind/Documents/IIITA/5th Sem/Embedded System Design/Nov6/Nov6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Varada Govind/Documents/IIITA/5th Sem/Embedded System Design/Nov6/Nov6.srcs/sources_1/new/UR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Varada Govind/Documents/IIITA/5th Sem/Embedded System Design/Nov6/Nov6.srcs/sim_1/new/TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Varada Govind/Documents/IIITA/5th Sem/Embedded System Design/Nov6/Nov6.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_behav xil_defaultlib.TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_behav xil_defaultlib.TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.UR
Compiling module xil_defaultlib.TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1290.145 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Varada Govind/Documents/IIITA/5th Sem/Embedded System Design/Nov6/Nov6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_behav -key {Behavioral:sim_1:Functional:TB} -tclbatch {TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 150 ns : File "C:/Users/Varada Govind/Documents/IIITA/5th Sem/Embedded System Design/Nov6/Nov6.srcs/sim_1/new/TB.v" Line 56
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1323.309 ; gain = 33.164
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  6 15:29:41 2025...
