#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Apr 29 20:07:15 2024
# Process ID: 30708
# Current directory: C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/impl_1
# Command line: vivado.exe -log mb_usb_hdmi_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source mb_usb_hdmi_top.tcl -notrace
# Log file: C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/impl_1/mb_usb_hdmi_top.vdi
# Journal file: C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/impl_1\vivado.jou
# Running On: BOOK-SIO57HHSUH, OS: Windows, CPU Frequency: 2611 MHz, CPU Physical cores: 12, Host memory: 16706 MB
#-----------------------------------------------------------
source mb_usb_hdmi_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/14435/Desktop/ECE385/Final Project/provided/RD_hdmi_ip2020'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/14435/Desktop/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/impl_1/{C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.cache/ip} 
Command: link_design -top mb_usb_hdmi_top -part xc7s50csga324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0.dcp' for cell 'vga_to_hdmi'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_axi_uartlite_0_0/Final_mb_axi_uartlite_0_0.dcp' for cell 'Final_mb/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_clk_wiz_1_0/Final_mb_clk_wiz_1_0.dcp' for cell 'Final_mb/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_axi_gpio_0_1/Final_mb_axi_gpio_0_1.dcp' for cell 'Final_mb/gpio_usb_int'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_axi_gpio_0_2/Final_mb_axi_gpio_0_2.dcp' for cell 'Final_mb/gpio_usb_keycode'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_axi_gpio_0_0/Final_mb_axi_gpio_0_0.dcp' for cell 'Final_mb/gpio_usb_rst'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_mdm_1_0/Final_mb_mdm_1_0.dcp' for cell 'Final_mb/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_microblaze_0_0/Final_mb_microblaze_0_0.dcp' for cell 'Final_mb/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_microblaze_0_axi_intc_0/Final_mb_microblaze_0_axi_intc_0.dcp' for cell 'Final_mb/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_rst_clk_wiz_1_100M_0/Final_mb_rst_clk_wiz_1_100M_0.dcp' for cell 'Final_mb/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_axi_quad_spi_0_0/Final_mb_axi_quad_spi_0_0.dcp' for cell 'Final_mb/spi_usb'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_axi_timer_0_0/Final_mb_axi_timer_0_0.dcp' for cell 'Final_mb/timer_usb_axi'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_xbar_0/Final_mb_xbar_0.dcp' for cell 'Final_mb/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_dlmb_bram_if_cntlr_0/Final_mb_dlmb_bram_if_cntlr_0.dcp' for cell 'Final_mb/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_dlmb_v10_0/Final_mb_dlmb_v10_0.dcp' for cell 'Final_mb/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_ilmb_bram_if_cntlr_0/Final_mb_ilmb_bram_if_cntlr_0.dcp' for cell 'Final_mb/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_ilmb_v10_0/Final_mb_ilmb_v10_0.dcp' for cell 'Final_mb/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_lmb_bram_0/Final_mb_lmb_bram_0.dcp' for cell 'Final_mb/microblaze_0_local_memory/lmb_bram'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/blk_mem_gen_GA/blk_mem_gen_GA.dcp' for cell 'color_instance/nolabel_line477'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/blk_mem_gen_ME/blk_mem_gen_ME.dcp' for cell 'color_instance/nolabel_line478'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/blk_mem_gen_OV/blk_mem_gen_OV.dcp' for cell 'color_instance/nolabel_line479'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/blk_mem_gen_ER/blk_mem_gen_ER.dcp' for cell 'color_instance/nolabel_line480'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/blk_mem_gen_barrier_house/blk_mem_gen_barrier_house.dcp' for cell 'color_instance/nolabel_line501'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/blk_mem_gen_barrier_tree/blk_mem_gen_barrier_tree.dcp' for cell 'color_instance/nolabel_line502'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/blk_mem_gen_0_kun/blk_mem_gen_0_kun.dcp' for cell 'color_instance/nolabel_line507'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/blk_mem_gen_kun_bombed/blk_mem_gen_kun_bombed.dcp' for cell 'color_instance/nolabel_line508'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/blk_mem_gen_single_basketball/blk_mem_gen_single_basketball.dcp' for cell 'color_instance/nolabel_line513'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/blk_mem_gen_single_basketball_bombed/blk_mem_gen_single_basketball_bombed.dcp' for cell 'color_instance/nolabel_line514'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/blk_mem_gen_doll/blk_mem_gen_doll.dcp' for cell 'color_instance/nolabel_line522'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/blk_mem_gen_doll_bombed/blk_mem_gen_doll_bombed.dcp' for cell 'color_instance/nolabel_line523'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/blk_mem_gen_single_waterball/blk_mem_gen_single_waterball.dcp' for cell 'color_instance/nolabel_line527'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/blk_mem_gen_single_waterball_bombed/blk_mem_gen_single_waterball_bombed.dcp' for cell 'color_instance/nolabel_line528'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.538 . Memory (MB): peak = 936.676 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 889 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, Final_mb/clk_wiz_1/inst/clkin1_ibufg, from the path connected to top-level port: Clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: Clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'Final_mb/clk_wiz_1/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_microblaze_0_0/Final_mb_microblaze_0_0.xdc] for cell 'Final_mb/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_microblaze_0_0/Final_mb_microblaze_0_0.xdc] for cell 'Final_mb/microblaze_0/U0'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_microblaze_0_axi_intc_0/Final_mb_microblaze_0_axi_intc_0.xdc] for cell 'Final_mb/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_microblaze_0_axi_intc_0/Final_mb_microblaze_0_axi_intc_0.xdc] for cell 'Final_mb/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_clk_wiz_1_0/Final_mb_clk_wiz_1_0_board.xdc] for cell 'Final_mb/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_clk_wiz_1_0/Final_mb_clk_wiz_1_0_board.xdc] for cell 'Final_mb/clk_wiz_1/inst'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_clk_wiz_1_0/Final_mb_clk_wiz_1_0.xdc] for cell 'Final_mb/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_clk_wiz_1_0/Final_mb_clk_wiz_1_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_clk_wiz_1_0/Final_mb_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_clk_wiz_1_0/Final_mb_clk_wiz_1_0.xdc] for cell 'Final_mb/clk_wiz_1/inst'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_rst_clk_wiz_1_100M_0/Final_mb_rst_clk_wiz_1_100M_0_board.xdc] for cell 'Final_mb/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_rst_clk_wiz_1_100M_0/Final_mb_rst_clk_wiz_1_100M_0_board.xdc] for cell 'Final_mb/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_rst_clk_wiz_1_100M_0/Final_mb_rst_clk_wiz_1_100M_0.xdc] for cell 'Final_mb/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_rst_clk_wiz_1_100M_0/Final_mb_rst_clk_wiz_1_100M_0.xdc] for cell 'Final_mb/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_axi_uartlite_0_0/Final_mb_axi_uartlite_0_0_board.xdc] for cell 'Final_mb/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_axi_uartlite_0_0/Final_mb_axi_uartlite_0_0_board.xdc] for cell 'Final_mb/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_axi_uartlite_0_0/Final_mb_axi_uartlite_0_0.xdc] for cell 'Final_mb/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_axi_uartlite_0_0/Final_mb_axi_uartlite_0_0.xdc] for cell 'Final_mb/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_axi_timer_0_0/Final_mb_axi_timer_0_0.xdc] for cell 'Final_mb/timer_usb_axi/U0'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_axi_timer_0_0/Final_mb_axi_timer_0_0.xdc] for cell 'Final_mb/timer_usb_axi/U0'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_axi_gpio_0_0/Final_mb_axi_gpio_0_0_board.xdc] for cell 'Final_mb/gpio_usb_rst/U0'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_axi_gpio_0_0/Final_mb_axi_gpio_0_0_board.xdc] for cell 'Final_mb/gpio_usb_rst/U0'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_axi_gpio_0_0/Final_mb_axi_gpio_0_0.xdc] for cell 'Final_mb/gpio_usb_rst/U0'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_axi_gpio_0_0/Final_mb_axi_gpio_0_0.xdc] for cell 'Final_mb/gpio_usb_rst/U0'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_axi_gpio_0_1/Final_mb_axi_gpio_0_1_board.xdc] for cell 'Final_mb/gpio_usb_int/U0'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_axi_gpio_0_1/Final_mb_axi_gpio_0_1_board.xdc] for cell 'Final_mb/gpio_usb_int/U0'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_axi_gpio_0_1/Final_mb_axi_gpio_0_1.xdc] for cell 'Final_mb/gpio_usb_int/U0'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_axi_gpio_0_1/Final_mb_axi_gpio_0_1.xdc] for cell 'Final_mb/gpio_usb_int/U0'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_axi_gpio_0_2/Final_mb_axi_gpio_0_2_board.xdc] for cell 'Final_mb/gpio_usb_keycode/U0'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_axi_gpio_0_2/Final_mb_axi_gpio_0_2_board.xdc] for cell 'Final_mb/gpio_usb_keycode/U0'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_axi_gpio_0_2/Final_mb_axi_gpio_0_2.xdc] for cell 'Final_mb/gpio_usb_keycode/U0'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_axi_gpio_0_2/Final_mb_axi_gpio_0_2.xdc] for cell 'Final_mb/gpio_usb_keycode/U0'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_axi_quad_spi_0_0/Final_mb_axi_quad_spi_0_0_board.xdc] for cell 'Final_mb/spi_usb/U0'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_axi_quad_spi_0_0/Final_mb_axi_quad_spi_0_0_board.xdc] for cell 'Final_mb/spi_usb/U0'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_axi_quad_spi_0_0/Final_mb_axi_quad_spi_0_0.xdc] for cell 'Final_mb/spi_usb/U0'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_axi_quad_spi_0_0/Final_mb_axi_quad_spi_0_0.xdc] for cell 'Final_mb/spi_usb/U0'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
Finished Parsing XDC File [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_microblaze_0_axi_intc_0/Final_mb_microblaze_0_axi_intc_0_clocks.xdc] for cell 'Final_mb/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_microblaze_0_axi_intc_0/Final_mb_microblaze_0_axi_intc_0_clocks.xdc] for cell 'Final_mb/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_mdm_1_0/Final_mb_mdm_1_0.xdc] for cell 'Final_mb/mdm_1/U0'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_mdm_1_0/Final_mb_mdm_1_0.xdc] for cell 'Final_mb/mdm_1/U0'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_axi_quad_spi_0_0/Final_mb_axi_quad_spi_0_0_clocks.xdc] for cell 'Final_mb/spi_usb/U0'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_axi_quad_spi_0_0/Final_mb_axi_quad_spi_0_0_clocks.xdc] for cell 'Final_mb/spi_usb/U0'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Users/14435/Desktop/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Users/14435/Desktop/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Users/14435/Desktop/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Users/14435/Desktop/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Users/14435/Desktop/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Users/14435/Desktop/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Users/14435/Desktop/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Users/14435/Desktop/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 14 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-5572] Instance Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
Generating merged BMM file for the design top 'mb_usb_hdmi_top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1533.438 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 247 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 145 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 68 instances

48 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1533.438 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 19dce2e15

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.741 . Memory (MB): peak = 1533.438 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_1 into driver instance Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_FIFO_12_GEN.stop_clock_reg_i_1 into driver instance Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[0]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-138] Pushed 4 inverter(s) to 6 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 169074c14

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.948 . Memory (MB): peak = 1849.492 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 253 cells and removed 366 cells
INFO: [Opt 31-1021] In phase Retarget, 4 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 5 inverter(s) to 5 load pin(s).
Phase 2 Constant propagation | Checksum: 1d4c3a91f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1849.492 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 31 cells and removed 128 cells
INFO: [Opt 31-1021] In phase Constant propagation, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 152e6cd15

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1849.492 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 252 cells
INFO: [Opt 31-1021] In phase Sweep, 7 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG Clk_IBUF_BUFG_inst to drive 272 load(s) on clock net Clk_IBUF_BUFG
INFO: [Opt 31-194] Inserted BUFG Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 40 load(s) on clock net Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 14512c0f8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1849.492 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 2 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 14512c0f8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1849.492 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 127131664

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1849.492 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             253  |             366  |                                              4  |
|  Constant propagation         |              31  |             128  |                                              2  |
|  Sweep                        |               0  |             252  |                                              7  |
|  BUFG optimization            |               2  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              2  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1849.492 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 16737e29b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1849.492 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 93 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 6 Total Ports: 186
Ending PowerOpt Patch Enables Task | Checksum: 119a91709

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.460 . Memory (MB): peak = 2182.754 ; gain = 0.000
Ending Power Optimization Task | Checksum: 119a91709

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 2182.754 ; gain = 333.262

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 119a91709

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2182.754 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2182.754 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1054071e6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2182.754 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 2182.754 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/impl_1/mb_usb_hdmi_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file mb_usb_hdmi_top_drc_opted.rpt -pb mb_usb_hdmi_top_drc_opted.pb -rpx mb_usb_hdmi_top_drc_opted.rpx
Command: report_drc -file mb_usb_hdmi_top_drc_opted.rpt -pb mb_usb_hdmi_top_drc_opted.pb -rpx mb_usb_hdmi_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/impl_1/mb_usb_hdmi_top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 42 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2182.754 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d938524f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2182.754 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2182.754 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e2c0a1f3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2182.754 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f332528b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2182.754 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f332528b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2182.754 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: f332528b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2182.754 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: fae734ba

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2182.754 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1b0bcd929

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2182.754 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1b0bcd929

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2182.754 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 15599271c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2182.754 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 4 LUTNM shape to break, 322 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 4, two critical 0, total 4, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 141 nets or LUTs. Breaked 4 LUTs, combined 137 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 8 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2182.754 ; gain = 0.000
INFO: [Physopt 32-527] Pass 1: Identified 79 candidate cells for BRAM register optimization
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line522/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 4 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line522/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 2 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line513/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line514/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line522/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line513/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 18 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line507/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram. 4 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line514/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 18 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line522/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 2 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 18 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line528/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line528/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 18 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line527/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 18 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line522/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line527/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line507/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram. 2 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line527/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line507/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line507/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line522/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line522/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line507/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line507/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line507/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram. 2 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line507/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line522/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram. 2 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line513/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line507/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line514/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line507/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line507/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 2 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line507/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line507/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 1 register was pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line522/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line523/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 18 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line523/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line507/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line507/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line507/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line528/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line507/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 1 register was pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line522/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line478/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line507/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line478/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line478/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 18 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line479/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 18 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line523/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line479/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line479/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line480/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 18 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line514/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram. 6 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line523/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram. 6 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line480/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line480/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram. 6 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line528/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram. 6 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line478/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram. 6 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line527/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram. 6 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line513/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram. 6 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line477/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line517/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line517/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line517/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 18 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line477/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 18 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line477/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line480/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram. 6 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line479/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram. 6 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line502/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line502/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 18 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line501/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line531/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line501/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line501/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram. 18 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line531/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 18 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line502/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line531/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 9 registers were pushed out.
INFO: [Physopt 32-775] End 1 Pass. Optimized 79 nets or cells. Created 742 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.127 . Memory (MB): peak = 2182.754 ; gain = 0.000
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2182.754 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            4  |            137  |                   141  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            8  |              0  |                     4  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |          742  |              0  |                    79  |           0  |           1  |  00:00:04  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          754  |            137  |                   224  |           0  |           9  |  00:00:04  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 15c925b57

Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 2182.754 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 185de7b53

Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 2182.754 ; gain = 0.000
Phase 2 Global Placement | Checksum: 185de7b53

Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 2182.754 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18dfe37b1

Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 2182.754 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19dae8978

Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 2182.754 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1626a0eed

Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 2182.754 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 171aeab0f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 2182.754 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 13aaf714a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 2182.754 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 13cde3b0d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:31 . Memory (MB): peak = 2182.754 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1b37e01de

Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 2182.754 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 15da3b6e2

Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 2182.754 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 25cba0076

Time (s): cpu = 00:00:22 ; elapsed = 00:00:45 . Memory (MB): peak = 2182.754 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 25cba0076

Time (s): cpu = 00:00:22 ; elapsed = 00:00:45 . Memory (MB): peak = 2182.754 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 29c2512be

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.797 | TNS=-37.745 |
Phase 1 Physical Synthesis Initialization | Checksum: 2253bd68c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.659 . Memory (MB): peak = 2182.754 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 24a50f957

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.757 . Memory (MB): peak = 2182.754 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 29c2512be

Time (s): cpu = 00:00:23 ; elapsed = 00:00:49 . Memory (MB): peak = 2182.754 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.166. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1c22d6b7d

Time (s): cpu = 00:00:35 ; elapsed = 00:01:25 . Memory (MB): peak = 2182.754 ; gain = 0.000

Time (s): cpu = 00:00:35 ; elapsed = 00:01:25 . Memory (MB): peak = 2182.754 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1c22d6b7d

Time (s): cpu = 00:00:35 ; elapsed = 00:01:25 . Memory (MB): peak = 2182.754 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c22d6b7d

Time (s): cpu = 00:00:35 ; elapsed = 00:01:25 . Memory (MB): peak = 2182.754 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1c22d6b7d

Time (s): cpu = 00:00:35 ; elapsed = 00:01:25 . Memory (MB): peak = 2182.754 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1c22d6b7d

Time (s): cpu = 00:00:35 ; elapsed = 00:01:25 . Memory (MB): peak = 2182.754 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2182.754 ; gain = 0.000

Time (s): cpu = 00:00:35 ; elapsed = 00:01:25 . Memory (MB): peak = 2182.754 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b3558f24

Time (s): cpu = 00:00:35 ; elapsed = 00:01:25 . Memory (MB): peak = 2182.754 ; gain = 0.000
Ending Placer Task | Checksum: 14ac48b30

Time (s): cpu = 00:00:35 ; elapsed = 00:01:25 . Memory (MB): peak = 2182.754 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
201 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2182.754 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/impl_1/mb_usb_hdmi_top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file mb_usb_hdmi_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.105 . Memory (MB): peak = 2182.754 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file mb_usb_hdmi_top_utilization_placed.rpt -pb mb_usb_hdmi_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file mb_usb_hdmi_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 2182.754 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2182.754 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 1.00s |  WALL: 2.00s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2182.754 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.166 | TNS=-24.430 |
Phase 1 Physical Synthesis Initialization | Checksum: 1da471515

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2182.754 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.166 | TNS=-24.430 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1da471515

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2182.754 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.166 | TNS=-24.430 |
INFO: [Physopt 32-702] Processed net vga_to_hdmi/inst/srldly_0/data_o[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net color_instance/nolabel_line522/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net color_instance/nolabel_line522/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.161 | TNS=-24.355 |
INFO: [Physopt 32-81] Processed net color_instance/nolabel_line522/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]_repN. Replicated 1 times.
INFO: [Physopt 32-735] Processed net color_instance/nolabel_line522/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.126 | TNS=-23.681 |
INFO: [Physopt 32-702] Processed net vga_to_hdmi/inst/srldly_0/data_o[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net color_instance/nolabel_line514/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[0].ram.ram_douta[3]_alias.  Re-placed instance color_instance/nolabel_line514/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_psbram
INFO: [Physopt 32-735] Processed net color_instance/nolabel_line514/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[0].ram.ram_douta[3]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.124 | TNS=-23.667 |
INFO: [Physopt 32-1134] Processed net color_instance/nolabel_line514/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[0].ram.ram_douta[3]_alias. Created 2 instances.
INFO: [Physopt 32-735] Processed net color_instance/nolabel_line514/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[0].ram.ram_douta[3]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.104 | TNS=-22.978 |
INFO: [Physopt 32-702] Processed net color_instance/nolabel_line522/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[2]_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/green[3]. Critical path length was reduced through logic transformation on cell color_instance/vga_to_hdmi_i_13_comp.
INFO: [Physopt 32-735] Processed net color_instance/vga_to_hdmi_i_27_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.102 | TNS=-22.960 |
INFO: [Physopt 32-702] Processed net vga_to_hdmi/inst/srldly_0/data_o[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/red[0]. Critical path length was reduced through logic transformation on cell color_instance/vga_to_hdmi_i_8_comp.
INFO: [Physopt 32-735] Processed net color_instance/vga_to_hdmi_i_27_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.102 | TNS=-22.919 |
INFO: [Physopt 32-663] Processed net vga_to_hdmi/inst/srldly_0/data_o[31].  Re-placed instance vga_to_hdmi/inst/srldly_0/srl[33].srl16_i
INFO: [Physopt 32-735] Processed net vga_to_hdmi/inst/srldly_0/data_o[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.082 | TNS=-22.595 |
INFO: [Physopt 32-663] Processed net vga_to_hdmi/inst/srldly_0/data_o[27].  Re-placed instance vga_to_hdmi/inst/srldly_0/srl[29].srl16_i
INFO: [Physopt 32-735] Processed net vga_to_hdmi/inst/srldly_0/data_o[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.080 | TNS=-22.572 |
INFO: [Physopt 32-81] Processed net color_instance/nolabel_line507/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net color_instance/nolabel_line507/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.077 | TNS=-22.564 |
INFO: [Physopt 32-702] Processed net vga_to_hdmi/inst/srldly_0/data_o[36]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-1134] Processed net color_instance/nolabel_line514/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[0].ram.ram_douta[3]_alias. Created 2 instances.
INFO: [Physopt 32-735] Processed net color_instance/nolabel_line514/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[0].ram.ram_douta[3]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.076 | TNS=-22.062 |
INFO: [Physopt 32-663] Processed net color_instance/nolabel_line507/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[9].ram.ram_douta[8]_alias.  Re-placed instance color_instance/nolabel_line507/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_1_psbram_2
INFO: [Physopt 32-735] Processed net color_instance/nolabel_line507/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[9].ram.ram_douta[8]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.069 | TNS=-22.050 |
INFO: [Physopt 32-663] Processed net color_instance/nolabel_line507/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[9].ram.ram_douta[1]_alias.  Re-placed instance color_instance/nolabel_line507/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_psbram_2
INFO: [Physopt 32-735] Processed net color_instance/nolabel_line507/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[9].ram.ram_douta[1]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.067 | TNS=-22.038 |
INFO: [Physopt 32-663] Processed net vga_to_hdmi/inst/srldly_0/data_o[35].  Re-placed instance vga_to_hdmi/inst/srldly_0/srl[37].srl16_i
INFO: [Physopt 32-735] Processed net vga_to_hdmi/inst/srldly_0/data_o[35]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.065 | TNS=-21.853 |
INFO: [Physopt 32-702] Processed net vga_to_hdmi/inst/srldly_0/data_o[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/nolabel_line527/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[1].ram.ram_douta[11]_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_121_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net nolabel_line423/player1_dead_reg_1[1]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net nolabel_line423/player1_dead_reg_1[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.063 | TNS=-21.971 |
INFO: [Physopt 32-702] Processed net color_instance/nolabel_line514/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[0].ram.ram_douta[3]_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net nolabel_line423/player1_dead_reg_1[2]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net nolabel_line423/player1_dead_reg_1[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.059 | TNS=-21.691 |
INFO: [Physopt 32-702] Processed net vga_to_hdmi/inst/srldly_0/data_o[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_51_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/vga_to_hdmi_i_51_n_0. Critical path length was reduced through logic transformation on cell color_instance/vga_to_hdmi_i_51_comp.
INFO: [Physopt 32-735] Processed net color_instance/vga_to_hdmi_i_150_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.057 | TNS=-21.629 |
INFO: [Physopt 32-663] Processed net color_instance/nolabel_line507/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[16].ram.ram_douta[1]_alias.  Re-placed instance color_instance/nolabel_line507/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0_i_2_psbram
INFO: [Physopt 32-735] Processed net color_instance/nolabel_line507/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[16].ram.ram_douta[1]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.045 | TNS=-21.551 |
INFO: [Physopt 32-702] Processed net vga_to_hdmi/inst/srldly_0/data_o[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[1].ram.ram_douta[1]_alias.  Re-placed instance color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_psbram
INFO: [Physopt 32-735] Processed net color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[1].ram.ram_douta[1]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.039 | TNS=-21.451 |
INFO: [Physopt 32-663] Processed net color_instance/nolabel_line513/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[0].ram.ram_douta[0]_alias.  Re-placed instance color_instance/nolabel_line513/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_psbram
INFO: [Physopt 32-735] Processed net color_instance/nolabel_line513/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[0].ram.ram_douta[0]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.031 | TNS=-21.435 |
INFO: [Physopt 32-702] Processed net color_instance/nolabel_line513/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[0].ram.ram_douta[3]_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net color_instance/vga_to_hdmi_i_156_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.027 | TNS=-21.430 |
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/vga_to_hdmi_i_31_n_0. Critical path length was reduced through logic transformation on cell color_instance/vga_to_hdmi_i_31_comp.
INFO: [Physopt 32-735] Processed net color_instance/vga_to_hdmi_i_100_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.026 | TNS=-21.416 |
INFO: [Physopt 32-663] Processed net color_instance/nolabel_line507/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[11].ram.ram_douta[5]_alias.  Re-placed instance color_instance/nolabel_line507/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_2_psbram_1
INFO: [Physopt 32-735] Processed net color_instance/nolabel_line507/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[11].ram.ram_douta[5]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.019 | TNS=-21.402 |
INFO: [Physopt 32-702] Processed net vga_to_hdmi/inst/srldly_0/srlopt_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net color_instance/vga_to_hdmi_i_49_n_0.  Re-placed instance color_instance/vga_to_hdmi_i_49
INFO: [Physopt 32-735] Processed net color_instance/vga_to_hdmi_i_49_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.019 | TNS=-21.393 |
INFO: [Physopt 32-663] Processed net vga_to_hdmi/inst/srldly_0/data_o[18].  Re-placed instance vga_to_hdmi/inst/srldly_0/srl[20].srl16_i
INFO: [Physopt 32-735] Processed net vga_to_hdmi/inst/srldly_0/data_o[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.019 | TNS=-21.353 |
INFO: [Physopt 32-663] Processed net color_instance/nolabel_line507/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[9].ram.ram_douta[4]_alias.  Re-placed instance color_instance/nolabel_line507/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1_psbram_2
INFO: [Physopt 32-735] Processed net color_instance/nolabel_line507/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[9].ram.ram_douta[4]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.013 | TNS=-21.335 |
INFO: [Physopt 32-702] Processed net color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[1].ram.ram_douta[2]_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net color_instance/vga_to_hdmi_i_99_n_0.  Re-placed instance color_instance/vga_to_hdmi_i_99
INFO: [Physopt 32-735] Processed net color_instance/vga_to_hdmi_i_99_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.012 | TNS=-21.259 |
INFO: [Physopt 32-663] Processed net vga_to_hdmi/inst/srldly_0/data_o[23].  Re-placed instance vga_to_hdmi/inst/srldly_0/srl[25].srl16_i
INFO: [Physopt 32-735] Processed net vga_to_hdmi/inst/srldly_0/data_o[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.010 | TNS=-21.119 |
INFO: [Physopt 32-663] Processed net color_instance/vga_to_hdmi_i_49_n_0.  Re-placed instance color_instance/vga_to_hdmi_i_49
INFO: [Physopt 32-735] Processed net color_instance/vga_to_hdmi_i_49_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.010 | TNS=-21.117 |
INFO: [Physopt 32-663] Processed net color_instance/nolabel_line507/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[7].ram.ram_douta[1]_alias.  Re-placed instance color_instance/nolabel_line507/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_psbram
INFO: [Physopt 32-735] Processed net color_instance/nolabel_line507/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[7].ram.ram_douta[1]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.008 | TNS=-21.109 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 5 pins.
INFO: [Physopt 32-735] Processed net color_instance/vga_to_hdmi_i_49_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.006 | TNS=-20.830 |
INFO: [Physopt 32-702] Processed net vga_to_hdmi/inst/srldly_0/data_o[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net color_instance/vga_to_hdmi_i_47_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.004 | TNS=-20.734 |
INFO: [Physopt 32-702] Processed net color_instance/nolabel_line507/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[8].ram.ram_douta[4]_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net color_instance/vga_to_hdmi_i_55_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.002 | TNS=-20.732 |
INFO: [Physopt 32-702] Processed net vga_to_hdmi/inst/srldly_0/data_o[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/nolabel_line514/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[0].ram.ram_douta[3]_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net nolabel_line423/player1_dead_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net nolabel_line423/player1_dead_reg_1[2]_repN.  Re-placed instance nolabel_line423/vga_to_hdmi_i_231_replica
INFO: [Physopt 32-735] Processed net nolabel_line423/player1_dead_reg_1[2]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.996 | TNS=-20.453 |
INFO: [Physopt 32-702] Processed net vga_to_hdmi/inst/srldly_0/data_o[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net color_instance/nolabel_line528/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[1].ram.ram_douta[10]_alias.  Re-placed instance color_instance/nolabel_line528/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_psbram
INFO: [Physopt 32-735] Processed net color_instance/nolabel_line528/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[1].ram.ram_douta[10]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.993 | TNS=-20.424 |
INFO: [Physopt 32-702] Processed net color_instance/nolabel_line527/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[1].ram.ram_douta[11]_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_121_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net nolabel_line423/player1_dead_reg_1[1]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net color_instance/red24_in.  Re-placed instance color_instance/vga_to_hdmi_i_250
INFO: [Physopt 32-735] Processed net color_instance/red24_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.985 | TNS=-20.393 |
INFO: [Physopt 32-663] Processed net color_instance/nolabel_line528/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1].  Re-placed instance color_instance/nolabel_line528/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
INFO: [Physopt 32-735] Processed net color_instance/nolabel_line528/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.984 | TNS=-20.334 |
INFO: [Physopt 32-702] Processed net vga_to_hdmi/inst/srldly_0/data_o[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/nolabel_line522/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[2]_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net color_instance/vga_to_hdmi_i_51_n_0.  Re-placed instance color_instance/vga_to_hdmi_i_51_comp
INFO: [Physopt 32-735] Processed net color_instance/vga_to_hdmi_i_51_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.982 | TNS=-20.313 |
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_55_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_160_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bomb2/sel0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/red233_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_248_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net color_instance/vga_to_hdmi_i_261_n_0.  Re-placed instance color_instance/vga_to_hdmi_i_261
INFO: [Physopt 32-735] Processed net color_instance/vga_to_hdmi_i_261_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.977 | TNS=-19.670 |
INFO: [Physopt 32-702] Processed net color_instance/nolabel_line507/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[8].ram.ram_douta[4]_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net color_instance/vga_to_hdmi_i_159_n_0.  Re-placed instance color_instance/vga_to_hdmi_i_159
INFO: [Physopt 32-735] Processed net color_instance/vga_to_hdmi_i_159_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.963 | TNS=-19.632 |
INFO: [Physopt 32-702] Processed net color_instance/nolabel_line513/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[0].ram.ram_douta[3]_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_50_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net color_instance/vga_to_hdmi_i_146_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.955 | TNS=-19.624 |
INFO: [Physopt 32-663] Processed net color_instance/nolabel_line527/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[2].ram.ram_douta[7]_alias.  Re-placed instance color_instance/nolabel_line527/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0_psbram_1
INFO: [Physopt 32-735] Processed net color_instance/nolabel_line527/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[2].ram.ram_douta[7]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.949 | TNS=-19.496 |
INFO: [Physopt 32-663] Processed net color_instance/nolabel_line528/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[0].ram.ram_douta[3]_alias.  Re-placed instance color_instance/nolabel_line528/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_psbram
INFO: [Physopt 32-735] Processed net color_instance/nolabel_line528/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[0].ram.ram_douta[3]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.935 | TNS=-19.407 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 8 pins.
INFO: [Physopt 32-735] Processed net nolabel_line423/player1_dead_reg_1[2]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.925 | TNS=-19.313 |
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_146_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/red24_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_265_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_276_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/nolabel_line527/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net color_instance/green[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.915 | TNS=-19.265 |
INFO: [Physopt 32-702] Processed net vga_to_hdmi/inst/srldly_0/data_o[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_101_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net nolabel_line423/player1_dead_reg_1[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.910 | TNS=-19.028 |
INFO: [Physopt 32-663] Processed net color_instance/nolabel_line522/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[6].ram.ram_douta[7]_alias.  Re-placed instance color_instance/nolabel_line522/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_psbram
INFO: [Physopt 32-735] Processed net color_instance/nolabel_line522/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[6].ram.ram_douta[7]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.909 | TNS=-19.020 |
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_261_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_273_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/nolabel_line522/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/green[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.909 | TNS=-19.020 |
Phase 3 Critical Path Optimization | Checksum: 18798dafb

Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 2182.754 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.909 | TNS=-19.020 |
INFO: [Physopt 32-702] Processed net vga_to_hdmi/inst/srldly_0/data_o[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/nolabel_line522/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[2]_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_55_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/vga_to_hdmi_i_55_n_0. Critical path length was reduced through logic transformation on cell color_instance/vga_to_hdmi_i_55_comp.
INFO: [Physopt 32-735] Processed net color_instance/vga_to_hdmi_i_160_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.908 | TNS=-19.009 |
INFO: [Physopt 32-702] Processed net vga_to_hdmi/inst/srldly_0/data_o[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net color_instance/nolabel_line528/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[0]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net color_instance/nolabel_line528/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.908 | TNS=-18.992 |
INFO: [Physopt 32-702] Processed net color_instance/nolabel_line514/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[0].ram.ram_douta[3]_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_121_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net nolabel_line423/player1_dead_reg_1[2]_repN. Replicated 1 times.
INFO: [Physopt 32-735] Processed net nolabel_line423/player1_dead_reg_1[2]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.907 | TNS=-19.090 |
INFO: [Physopt 32-702] Processed net color_instance/nolabel_line527/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[1].ram.ram_douta[11]_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net nolabel_line423/player1_dead_reg_1[1]_repN.  Re-placed instance nolabel_line423/vga_to_hdmi_i_230_replica
INFO: [Physopt 32-735] Processed net nolabel_line423/player1_dead_reg_1[1]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.906 | TNS=-19.076 |
INFO: [Physopt 32-702] Processed net vga_to_hdmi/inst/srldly_0/data_o[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/red[4]. Critical path length was reduced through logic transformation on cell color_instance/vga_to_hdmi_i_4_comp.
INFO: [Physopt 32-735] Processed net color_instance/vga_to_hdmi_i_27_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.906 | TNS=-19.041 |
INFO: [Physopt 32-702] Processed net nolabel_line423/player1_dead_reg_1[2]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net nolabel_line423/player1_dead_reg_1[2]_repN. Critical path length was reduced through logic transformation on cell nolabel_line423/vga_to_hdmi_i_231_replica_comp.
INFO: [Physopt 32-735] Processed net color_instance/red27_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.901 | TNS=-19.038 |
INFO: [Physopt 32-702] Processed net vga_to_hdmi/inst/srldly_0/data_o[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_58_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net color_instance/vga_to_hdmi_i_166_n_0.  Re-placed instance color_instance/vga_to_hdmi_i_166
INFO: [Physopt 32-735] Processed net color_instance/vga_to_hdmi_i_166_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.899 | TNS=-19.027 |
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_41_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/vga_to_hdmi_i_41_n_0. Critical path length was reduced through logic transformation on cell color_instance/vga_to_hdmi_i_41_comp.
INFO: [Physopt 32-735] Processed net color_instance/vga_to_hdmi_i_125_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.899 | TNS=-19.019 |
INFO: [Physopt 32-702] Processed net vga_to_hdmi/inst/srldly_0/srlopt_n_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[1].ram.ram_douta[2]_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 5 pins.
INFO: [Physopt 32-735] Processed net color_instance/vga_to_hdmi_i_53_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.897 | TNS=-19.003 |
INFO: [Physopt 32-702] Processed net vga_to_hdmi/inst/srldly_0/srlopt_n_11. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_72_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net color_instance/vga_to_hdmi_i_201_n_0.  Re-placed instance color_instance/vga_to_hdmi_i_201
INFO: [Physopt 32-735] Processed net color_instance/vga_to_hdmi_i_201_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.896 | TNS=-18.982 |
INFO: [Physopt 32-702] Processed net vga_to_hdmi/inst/srldly_0/data_o[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/nolabel_line527/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[1].ram.ram_douta[11]_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net nolabel_line423/player1_dead_reg_4.  Re-placed instance nolabel_line423/vga_to_hdmi_i_30
INFO: [Physopt 32-735] Processed net nolabel_line423/player1_dead_reg_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.895 | TNS=-18.949 |
INFO: [Physopt 32-702] Processed net vga_to_hdmi/inst/srldly_0/data_o[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[1].ram.ram_douta[2]_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 5 pins.
INFO: [Physopt 32-735] Processed net color_instance/vga_to_hdmi_i_39_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.893 | TNS=-18.935 |
INFO: [Physopt 32-702] Processed net vga_to_hdmi/inst/srldly_0/data_o[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net nolabel_line423/player1_dead_reg_0.  Re-placed instance nolabel_line423/vga_to_hdmi_i_93
INFO: [Physopt 32-735] Processed net nolabel_line423/player1_dead_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.891 | TNS=-18.880 |
INFO: [Physopt 32-702] Processed net vga_to_hdmi/inst/srldly_0/data_o[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net color_instance/nolabel_line528/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[1].ram.ram_douta[3]_alias.  Re-placed instance color_instance/nolabel_line528/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_psbram_1
INFO: [Physopt 32-735] Processed net color_instance/nolabel_line528/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[1].ram.ram_douta[3]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.890 | TNS=-18.864 |
INFO: [Physopt 32-702] Processed net vga_to_hdmi/inst/srldly_0/data_o[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_58_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-735] Processed net color_instance/vga_to_hdmi_i_166_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.883 | TNS=-18.773 |
INFO: [Physopt 32-702] Processed net color_instance/nolabel_line528/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[1].ram.ram_douta[3]_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net color_instance/vga_to_hdmi_i_122_n_0.  Re-placed instance color_instance/vga_to_hdmi_i_122
INFO: [Physopt 32-735] Processed net color_instance/vga_to_hdmi_i_122_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.883 | TNS=-18.758 |
INFO: [Physopt 32-702] Processed net vga_to_hdmi/inst/srldly_0/srlopt_n_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/nolabel_line522/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[2]_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net color_instance/vga_to_hdmi_i_155_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.881 | TNS=-18.735 |
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bomb2/sel0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/red233_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_248_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_261_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_273_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/nolabel_line522/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/red[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.881 | TNS=-18.735 |
Phase 4 Critical Path Optimization | Checksum: 21a87483d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 2182.754 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 2182.754 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.881 | TNS=-18.735 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.285  |          5.695  |           12  |              0  |                    63  |           0  |           2  |  00:00:21  |
|  Total          |          0.285  |          5.695  |           12  |              0  |                    63  |           0  |           3  |  00:00:21  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2182.754 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 211ca8158

Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 2182.754 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
503 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2182.754 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/impl_1/mb_usb_hdmi_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 7aef9065 ConstDB: 0 ShapeSum: 9c49e923 RouteDB: 0
Post Restoration Checksum: NetGraph: d1aa7fc NumContArr: 72fe6b2f Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 8019132b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:39 . Memory (MB): peak = 2182.754 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 8019132b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:39 . Memory (MB): peak = 2182.754 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 8019132b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:39 . Memory (MB): peak = 2182.754 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 16598badc

Time (s): cpu = 00:00:24 ; elapsed = 00:00:44 . Memory (MB): peak = 2182.754 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.794 | TNS=-16.594| WHS=-1.137 | THS=-389.658|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.149565 %
  Global Horizontal Routing Utilization  = 0.111791 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 8800
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 8708
  Number of Partially Routed Nets     = 92
  Number of Node Overlaps             = 244

Phase 2 Router Initialization | Checksum: 1467272f8

Time (s): cpu = 00:00:25 ; elapsed = 00:00:46 . Memory (MB): peak = 2182.754 ; gain = 0.000

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1467272f8

Time (s): cpu = 00:00:25 ; elapsed = 00:00:46 . Memory (MB): peak = 2182.754 ; gain = 0.000
Phase 3 Initial Routing | Checksum: 1438cfe9e

Time (s): cpu = 00:01:15 ; elapsed = 00:01:35 . Memory (MB): peak = 2182.754 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1124
 Number of Nodes with overlaps = 353
 Number of Nodes with overlaps = 137
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.896 | TNS=-36.926| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1266a5dfb

Time (s): cpu = 00:01:56 ; elapsed = 00:02:38 . Memory (MB): peak = 2204.211 ; gain = 21.457

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 535
 Number of Nodes with overlaps = 231
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.020 | TNS=-39.554| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 181ab99e1

Time (s): cpu = 00:02:04 ; elapsed = 00:02:58 . Memory (MB): peak = 2204.211 ; gain = 21.457
Phase 4 Rip-up And Reroute | Checksum: 181ab99e1

Time (s): cpu = 00:02:04 ; elapsed = 00:02:58 . Memory (MB): peak = 2204.211 ; gain = 21.457

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 20205a746

Time (s): cpu = 00:02:05 ; elapsed = 00:02:58 . Memory (MB): peak = 2204.211 ; gain = 21.457
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.896 | TNS=-36.926| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 9e864862

Time (s): cpu = 00:02:05 ; elapsed = 00:02:59 . Memory (MB): peak = 2204.211 ; gain = 21.457

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 9e864862

Time (s): cpu = 00:02:05 ; elapsed = 00:02:59 . Memory (MB): peak = 2204.211 ; gain = 21.457
Phase 5 Delay and Skew Optimization | Checksum: 9e864862

Time (s): cpu = 00:02:05 ; elapsed = 00:02:59 . Memory (MB): peak = 2204.211 ; gain = 21.457

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1388986ac

Time (s): cpu = 00:02:05 ; elapsed = 00:03:00 . Memory (MB): peak = 2204.211 ; gain = 21.457
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.871 | TNS=-36.682| WHS=0.038  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: fa85ec3c

Time (s): cpu = 00:02:05 ; elapsed = 00:03:00 . Memory (MB): peak = 2204.211 ; gain = 21.457
Phase 6 Post Hold Fix | Checksum: fa85ec3c

Time (s): cpu = 00:02:05 ; elapsed = 00:03:00 . Memory (MB): peak = 2204.211 ; gain = 21.457

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.98868 %
  Global Horizontal Routing Utilization  = 4.5436 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 52.2523%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 76.5766%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 69.1176%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 51.4706%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 135910298

Time (s): cpu = 00:02:05 ; elapsed = 00:03:00 . Memory (MB): peak = 2204.211 ; gain = 21.457

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 135910298

Time (s): cpu = 00:02:05 ; elapsed = 00:03:00 . Memory (MB): peak = 2204.211 ; gain = 21.457

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1dec92a45

Time (s): cpu = 00:02:06 ; elapsed = 00:03:01 . Memory (MB): peak = 2204.211 ; gain = 21.457

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.871 | TNS=-36.682| WHS=0.038  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1dec92a45

Time (s): cpu = 00:02:06 ; elapsed = 00:03:02 . Memory (MB): peak = 2204.211 ; gain = 21.457
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:06 ; elapsed = 00:03:02 . Memory (MB): peak = 2204.211 ; gain = 21.457

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
522 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2204.211 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/impl_1/mb_usb_hdmi_top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file mb_usb_hdmi_top_drc_routed.rpt -pb mb_usb_hdmi_top_drc_routed.pb -rpx mb_usb_hdmi_top_drc_routed.rpx
Command: report_drc -file mb_usb_hdmi_top_drc_routed.rpt -pb mb_usb_hdmi_top_drc_routed.pb -rpx mb_usb_hdmi_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/impl_1/mb_usb_hdmi_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file mb_usb_hdmi_top_methodology_drc_routed.rpt -pb mb_usb_hdmi_top_methodology_drc_routed.pb -rpx mb_usb_hdmi_top_methodology_drc_routed.rpx
Command: report_methodology -file mb_usb_hdmi_top_methodology_drc_routed.rpt -pb mb_usb_hdmi_top_methodology_drc_routed.pb -rpx mb_usb_hdmi_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/impl_1/mb_usb_hdmi_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file mb_usb_hdmi_top_power_routed.rpt -pb mb_usb_hdmi_top_power_summary_routed.pb -rpx mb_usb_hdmi_top_power_routed.rpx
Command: report_power -file mb_usb_hdmi_top_power_routed.rpt -pb mb_usb_hdmi_top_power_summary_routed.pb -rpx mb_usb_hdmi_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
535 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file mb_usb_hdmi_top_route_status.rpt -pb mb_usb_hdmi_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file mb_usb_hdmi_top_timing_summary_routed.rpt -pb mb_usb_hdmi_top_timing_summary_routed.pb -rpx mb_usb_hdmi_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file mb_usb_hdmi_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file mb_usb_hdmi_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file mb_usb_hdmi_top_bus_skew_routed.rpt -pb mb_usb_hdmi_top_bus_skew_routed.pb -rpx mb_usb_hdmi_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Apr 29 20:14:14 2024...
