

================================================================
== Vivado HLS Report for 'heartBeat'
================================================================
* Date:           Fri Jun 30 19:06:11 2017

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        heartBeat
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flva1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      0.00|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    4|    4|    5|    5|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  |
+---------------------+---------+-------+---------+--------+
|DSP                  |        -|      -|        -|       -|
|Expression           |        -|      -|        0|       7|
|FIFO                 |        -|      -|        -|       -|
|Instance             |        -|      -|        -|       -|
|Memory               |        -|      -|        -|       -|
|Multiplexer          |        -|      -|        -|     138|
|Register             |        -|      -|      178|       -|
+---------------------+---------+-------+---------+--------+
|Total                |        0|      0|      178|     145|
+---------------------+---------+-------+---------+--------+
|Available SLR        |     2160|   2760|   663360|  331680|
+---------------------+---------+-------+---------+--------+
|Utilization SLR (%)  |        0|      0|    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+
|Available            |     4320|   5520|  1326720|  663360|
+---------------------+---------+-------+---------+--------+
|Utilization (%)      |        0|      0|    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |stream_out_V_data_V_1_load_A          |    and   |      0|  0|   1|           1|           1|
    |stream_out_V_data_V_1_load_B          |    and   |      0|  0|   1|           1|           1|
    |stream_out_V_last_V_1_load_A          |    and   |      0|  0|   1|           1|           1|
    |stream_out_V_last_V_1_load_B          |    and   |      0|  0|   1|           1|           1|
    |stream_out_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |stream_out_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |ap_condition_270                      |    or    |      0|  0|   1|           1|           1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                 |          |      0|  0|   7|           9|           7|
    +--------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |   1|          6|    1|          6|
    |stream_out_TDATA_blk_n          |   1|          2|    1|          2|
    |stream_out_V_data_V_1_data_in   |  64|          4|   64|        256|
    |stream_out_V_data_V_1_data_out  |  64|          2|   64|        128|
    |stream_out_V_data_V_1_state     |   2|          3|    2|          6|
    |stream_out_V_keep_V_1_state     |   2|          3|    2|          6|
    |stream_out_V_last_V_1_data_in   |   1|          3|    1|          3|
    |stream_out_V_last_V_1_data_out  |   1|          2|    1|          2|
    |stream_out_V_last_V_1_state     |   2|          3|    2|          6|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 138|         28|  138|        415|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   5|   0|    5|          0|
    |stream_out_V_data_V_1_payload_A  |  64|   0|   64|          0|
    |stream_out_V_data_V_1_payload_B  |  64|   0|   64|          0|
    |stream_out_V_data_V_1_sel_rd     |   1|   0|    1|          0|
    |stream_out_V_data_V_1_sel_wr     |   1|   0|    1|          0|
    |stream_out_V_data_V_1_state      |   2|   0|    2|          0|
    |stream_out_V_keep_V_1_sel_rd     |   1|   0|    1|          0|
    |stream_out_V_keep_V_1_state      |   2|   0|    2|          0|
    |stream_out_V_last_V_1_payload_A  |   1|   0|    1|          0|
    |stream_out_V_last_V_1_payload_B  |   1|   0|    1|          0|
    |stream_out_V_last_V_1_sel_rd     |   1|   0|    1|          0|
    |stream_out_V_last_V_1_sel_wr     |   1|   0|    1|          0|
    |stream_out_V_last_V_1_state      |   2|   0|    2|          0|
    |temp_V_reg_118                   |  32|   0|   32|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 178|   0|  178|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+--------------+---------------------+--------------+
|     RTL Ports     | Dir | Bits|   Protocol   |    Source Object    |    C Type    |
+-------------------+-----+-----+--------------+---------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_none |      heartBeat      | return value |
|ap_rst_n           |  in |    1| ap_ctrl_none |      heartBeat      | return value |
|eth_address_V      |  in |   48|    ap_none   |    eth_address_V    |    scalar    |
|stream_out_TDATA   | out |   64|     axis     | stream_out_V_data_V |    pointer   |
|stream_out_TVALID  | out |    1|     axis     | stream_out_V_keep_V |    pointer   |
|stream_out_TREADY  |  in |    1|     axis     | stream_out_V_keep_V |    pointer   |
|stream_out_TKEEP   | out |    8|     axis     | stream_out_V_keep_V |    pointer   |
|stream_out_TLAST   | out |    1|     axis     | stream_out_V_last_V |    pointer   |
+-------------------+-----+-----+--------------+---------------------+--------------+

