 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 4
Design : rop3_smart
Version: R-2020.09-SP5
Date   : Tue Nov  2 12:25:12 2021
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: Result_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Result[3] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rop3_smart         8000                  saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  Result_reg_3_/CLK (DFFX1_HVT)            0.00       0.00 r
  Result_reg_3_/Q (DFFX1_HVT)              0.19       0.19 f
  Result[3] (out)                          0.00       0.19 f
  data arrival time                                   0.19

  clock clk (rise edge)                    1.80       1.80
  clock network delay (ideal)              0.00       1.80
  output external delay                   -0.90       0.90
  data required time                                  0.90
  -----------------------------------------------------------
  data required time                                  0.90
  data arrival time                                  -0.19
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: Result_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Result[2] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rop3_smart         8000                  saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  Result_reg_2_/CLK (DFFX1_HVT)            0.00       0.00 r
  Result_reg_2_/Q (DFFX1_HVT)              0.19       0.19 f
  Result[2] (out)                          0.00       0.19 f
  data arrival time                                   0.19

  clock clk (rise edge)                    1.80       1.80
  clock network delay (ideal)              0.00       1.80
  output external delay                   -0.90       0.90
  data required time                                  0.90
  -----------------------------------------------------------
  data required time                                  0.90
  data arrival time                                  -0.19
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: Result_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Result[1] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rop3_smart         8000                  saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  Result_reg_1_/CLK (DFFX1_HVT)            0.00       0.00 r
  Result_reg_1_/Q (DFFX1_HVT)              0.19       0.19 f
  Result[1] (out)                          0.00       0.19 f
  data arrival time                                   0.19

  clock clk (rise edge)                    1.80       1.80
  clock network delay (ideal)              0.00       1.80
  output external delay                   -0.90       0.90
  data required time                                  0.90
  -----------------------------------------------------------
  data required time                                  0.90
  data arrival time                                  -0.19
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: Result_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Result[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rop3_smart         8000                  saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  Result_reg_0_/CLK (DFFX1_HVT)            0.00       0.00 r
  Result_reg_0_/Q (DFFX1_HVT)              0.19       0.19 f
  Result[0] (out)                          0.00       0.19 f
  data arrival time                                   0.19

  clock clk (rise edge)                    1.80       1.80
  clock network delay (ideal)              0.00       1.80
  output external delay                   -0.90       0.90
  data required time                                  0.90
  -----------------------------------------------------------
  data required time                                  0.90
  data arrival time                                  -0.19
  -----------------------------------------------------------
  slack (MET)                                         0.71


1
