{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1503723298171 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1503723298171 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 26 14:54:50 2017 " "Processing started: Sat Aug 26 14:54:50 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1503723298171 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1503723298171 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB304 -c LAB304 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LAB304 -c LAB304" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1503723298171 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1503723299624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab304.vhd 8 4 " "Found 8 design units, including 4 entities, in source file lab304.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LAB304-Behavior " "Found design unit 1: LAB304-Behavior" {  } { { "LAB304.vhd" "" { Text "Z:/COMP3222LAB304/LAB304.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503723300406 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 D_gate-Behavior " "Found design unit 2: D_gate-Behavior" {  } { { "LAB304.vhd" "" { Text "Z:/COMP3222LAB304/LAB304.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503723300406 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 p_D_gate-Behavior " "Found design unit 3: p_D_gate-Behavior" {  } { { "LAB304.vhd" "" { Text "Z:/COMP3222LAB304/LAB304.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503723300406 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 n_D_gate-Behavior " "Found design unit 4: n_D_gate-Behavior" {  } { { "LAB304.vhd" "" { Text "Z:/COMP3222LAB304/LAB304.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503723300406 ""} { "Info" "ISGN_ENTITY_NAME" "1 LAB304 " "Found entity 1: LAB304" {  } { { "LAB304.vhd" "" { Text "Z:/COMP3222LAB304/LAB304.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503723300406 ""} { "Info" "ISGN_ENTITY_NAME" "2 D_gate " "Found entity 2: D_gate" {  } { { "LAB304.vhd" "" { Text "Z:/COMP3222LAB304/LAB304.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503723300406 ""} { "Info" "ISGN_ENTITY_NAME" "3 p_D_gate " "Found entity 3: p_D_gate" {  } { { "LAB304.vhd" "" { Text "Z:/COMP3222LAB304/LAB304.vhd" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503723300406 ""} { "Info" "ISGN_ENTITY_NAME" "4 n_D_gate " "Found entity 4: n_D_gate" {  } { { "LAB304.vhd" "" { Text "Z:/COMP3222LAB304/LAB304.vhd" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503723300406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503723300406 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LAB304 " "Elaborating entity \"LAB304\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1503723300531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_gate D_gate:M0 " "Elaborating entity \"D_gate\" for hierarchy \"D_gate:M0\"" {  } { { "LAB304.vhd" "M0" { Text "Z:/COMP3222LAB304/LAB304.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503723300562 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Q LAB304.vhd(50) " "VHDL Process Statement warning at LAB304.vhd(50): inferring latch(es) for signal or variable \"Q\", which holds its previous value in one or more paths through the process" {  } { { "LAB304.vhd" "" { Text "Z:/COMP3222LAB304/LAB304.vhd" 50 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1503723300578 "|LAB304|D_gate:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q LAB304.vhd(50) " "Inferred latch for \"Q\" at LAB304.vhd(50)" {  } { { "LAB304.vhd" "" { Text "Z:/COMP3222LAB304/LAB304.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503723300578 "|LAB304|D_gate:M0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p_D_gate p_D_gate:M1 " "Elaborating entity \"p_D_gate\" for hierarchy \"p_D_gate:M1\"" {  } { { "LAB304.vhd" "M1" { Text "Z:/COMP3222LAB304/LAB304.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503723300593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_D_gate n_D_gate:M2 " "Elaborating entity \"n_D_gate\" for hierarchy \"n_D_gate:M2\"" {  } { { "LAB304.vhd" "M2" { Text "Z:/COMP3222LAB304/LAB304.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503723300609 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1503723302062 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503723302062 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8 " "Implemented 8 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1503723302281 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1503723302281 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Implemented 3 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1503723302281 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1503723302281 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "484 " "Peak virtual memory: 484 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1503723302359 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 26 14:55:02 2017 " "Processing ended: Sat Aug 26 14:55:02 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1503723302359 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1503723302359 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1503723302359 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1503723302359 ""}
