
AVRASM ver. 2.2.8  C:\Users\hecto\OneDrive\Desktop\Github UTEC\Tec.Micro\lab1\2 Matriz\Matriz\main.asm Thu Sep 11 01:11:17 2025

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
C:\Users\hecto\OneDrive\Desktop\Github UTEC\Tec.Micro\lab1\2 Matriz\Matriz\main.asm(3): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328pdef.inc'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
C:\Users\hecto\OneDrive\Desktop\Github UTEC\Tec.Micro\lab1\2 Matriz\Matriz\main.asm(3): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328pdef.inc'
                                 
                                 ; Laboratorio 1: Matriz de LEDs
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #define _M328PDEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega328P
                                 #pragma AVRPART ADMIN PART_NAME ATmega328P
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x95
                                 .equ	SIGNATURE_002	= 0x0f
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                                 .equ	PRR	= 0x64	; MEMORY MAPPED
                                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	SPMCSR	= 0x37
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	SMCR	= 0x33
                                 .equ	ACSR	= 0x30
                                 .equ	SPDR	= 0x2e
                                 .equ	SPSR	= 0x2d
                                 .equ	SPCR	= 0x2c
                                 .equ	GPIOR2	= 0x2b
                                 .equ	GPIOR1	= 0x2a
                                 .equ	OCR0B	= 0x28
                                 .equ	OCR0A	= 0x27
                                 .equ	TCNT0	= 0x26
                                 .equ	TCCR0B	= 0x25
                                 .equ	TCCR0A	= 0x24
                                 .equ	GTCCR	= 0x23
                                 .equ	EEARH	= 0x22
                                 .equ	EEARL	= 0x21
                                 .equ	EEDR	= 0x20
                                 .equ	EECR	= 0x1f
                                 .equ	GPIOR0	= 0x1e
                                 .equ	EIMSK	= 0x1d
                                 .equ	EIFR	= 0x1c
                                 .equ	PCIFR	= 0x1b
                                 .equ	TIFR2	= 0x17
                                 .equ	TIFR1	= 0x16
                                 .equ	TIFR0	= 0x15
                                 .equ	PORTD	= 0x0b
                                 .equ	DDRD	= 0x0a
                                 .equ	PIND	= 0x09
                                 .equ	PORTC	= 0x08
                                 .equ	DDRC	= 0x07
                                 .equ	PINC	= 0x06
                                 .equ	PORTB	= 0x05
                                 .equ	DDRB	= 0x04
                                 .equ	PINB	= 0x03
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCPHA0	= UCSZ00	; For compatibility
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	UDORD0	= UCSZ01	; For compatibility
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL00	= 6	; USART Mode Select
                                 .equ	UMSEL0	= UMSEL00	; For compatibility
                                 .equ	UMSEL01	= 7	; USART Mode Select
                                 .equ	UMSEL1	= UMSEL01	; For compatibility
                                 
                                 ; UBRR0H - USART Baud Rate Register High Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWAMR - TWI (Slave) Address Mask Register
                                 .equ	TWAM0	= 1	; 
                                 .equ	TWAMR0	= TWAM0	; For compatibility
                                 .equ	TWAM1	= 2	; 
                                 .equ	TWAMR1	= TWAM1	; For compatibility
                                 .equ	TWAM2	= 3	; 
                                 .equ	TWAMR2	= TWAM2	; For compatibility
                                 .equ	TWAM3	= 4	; 
                                 .equ	TWAMR3	= TWAM3	; For compatibility
                                 .equ	TWAM4	= 5	; 
                                 .equ	TWAMR4	= TWAM4	; For compatibility
                                 .equ	TWAM5	= 6	; 
                                 .equ	TWAMR5	= TWAM5	; For compatibility
                                 .equ	TWAM6	= 7	; 
                                 .equ	TWAMR6	= TWAM6	; For compatibility
                                 
                                 ; TWBR - TWI Bit Rate register
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	TWS7	= 7	; TWI Status
                                 
                                 ; TWDR - TWI Data register
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK1 - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1A	= 1	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	OCIE1B	= 2	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR1 - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter1 Control Register C
                                 .equ	FOC1B	= 6	; 
                                 .equ	FOC1A	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	TOIE2A	= TOIE2	; For compatibility
                                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                                 
                                 ; TCCR2A - Timer/Counter2 Control Register A
                                 .equ	WGM20	= 0	; Waveform Genration Mode
                                 .equ	WGM21	= 1	; Waveform Genration Mode
                                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                                 
                                 ; TCCR2B - Timer/Counter2 Control Register B
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM22	= 3	; Waveform Generation Mode
                                 .equ	FOC2B	= 6	; Force Output Compare B
                                 .equ	FOC2A	= 7	; Force Output Compare A
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2A - Timer/Counter2 Output Compare Register A
                                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; OCR2B - Timer/Counter2 Output Compare Register B
                                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                                 .equ	EXCLK	= 6	; Enable External Clock Input
                                 
                                 ; GTCCR - General Timer Counter Control register
                                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                                 .equ	PSR2	= PSRASY	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register A
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCSRB - The ADC Control and Status register B
                                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                                 .equ	ACME	= 6	; 
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; DIDR0 - Digital Input Disable Register
                                 .equ	ADC0D	= 0	; 
                                 .equ	ADC1D	= 1	; 
                                 .equ	ADC2D	= 2	; 
                                 .equ	ADC3D	= 3	; 
                                 .equ	ADC4D	= 4	; 
                                 .equ	ADC5D	= 5	; 
                                 
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR1 - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare A
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0B_0	= 0	; 
                                 .equ	OCR0B_1	= 1	; 
                                 .equ	OCR0B_2	= 2	; 
                                 .equ	OCR0B_3	= 3	; 
                                 .equ	OCR0B_4	= 4	; 
                                 .equ	OCR0B_5	= 5	; 
                                 .equ	OCR0B_6	= 6	; 
                                 .equ	OCR0B_7	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 ;.equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	PSR10	= PSRSYNC	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register
                                 .equ	ISC00	= 0	; External Interrupt Sense Control 0 Bit 0
                                 .equ	ISC01	= 1	; External Interrupt Sense Control 0 Bit 1
                                 .equ	ISC10	= 2	; External Interrupt Sense Control 1 Bit 0
                                 .equ	ISC11	= 3	; External Interrupt Sense Control 1 Bit 1
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 
                                 ; PCICR - Pin Change Interrupt Control Register
                                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                                 
                                 ; PCMSK2 - Pin Change Mask Register 2
                                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                                 
                                 ; PCMSK1 - Pin Change Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                                 
                                 ; PCMSK0 - Pin Change Mask Register 0
                                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                                 
                                 ; PCIFR - Pin Change Interrupt Flag Register
                                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCSR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; CLKPR - Clock Prescale Register
                                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                                 
                                 ; SPMCSR - Store Program Memory Control and Status Register
                                 .equ    SELFPRGEN = 0; Added for backwards compatibility
                                 .equ	SPMEN	= 0	; Store Program Memory
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read-While-Write section read enable
                                 .equ    SIGRD   = 5 ; Signature Row Read
                                 .equ	RWWSB	= 6	; Read-While-Write Section Busy
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; 
                                 .equ	IVSEL	= 1	; 
                                 .equ	PUD	= 4	; 
                                 .equ	BODSE	= 5	; BOD Sleep Enable
                                 .equ	BODS	= 6	; BOD Sleep
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	EXTREF	= EXTRF	; For compatibility
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 
                                 ; SMCR - Sleep Mode Control Register
                                 .equ	SE	= 0	; Sleep Enable
                                 .equ	SM0	= 1	; Sleep Mode Select Bit 0
                                 .equ	SM1	= 2	; Sleep Mode Select Bit 1
                                 .equ	SM2	= 3	; Sleep Mode Select Bit 2
                                 
                                 ; GPIOR2 - General Purpose I/O Register 2
                                 .equ	GPIOR20	= 0	; 
                                 .equ	GPIOR21	= 1	; 
                                 .equ	GPIOR22	= 2	; 
                                 .equ	GPIOR23	= 3	; 
                                 .equ	GPIOR24	= 4	; 
                                 .equ	GPIOR25	= 5	; 
                                 .equ	GPIOR26	= 6	; 
                                 .equ	GPIOR27	= 7	; 
                                 
                                 ; GPIOR1 - General Purpose I/O Register 1
                                 .equ	GPIOR10	= 0	; 
                                 .equ	GPIOR11	= 1	; 
                                 .equ	GPIOR12	= 2	; 
                                 .equ	GPIOR13	= 3	; 
                                 .equ	GPIOR14	= 4	; 
                                 .equ	GPIOR15	= 5	; 
                                 .equ	GPIOR16	= 6	; 
                                 .equ	GPIOR17	= 7	; 
                                 
                                 ; GPIOR0 - General Purpose I/O Register 0
                                 .equ	GPIOR00	= 0	; 
                                 .equ	GPIOR01	= 1	; 
                                 .equ	GPIOR02	= 2	; 
                                 .equ	GPIOR03	= 3	; 
                                 .equ	GPIOR04	= 4	; 
                                 .equ	GPIOR05	= 5	; 
                                 .equ	GPIOR06	= 6	; 
                                 .equ	GPIOR07	= 7	; 
                                 
                                 ; PRR - Power Reduction Register
                                 .equ	PRADC	= 0	; Power Reduction ADC
                                 .equ	PRUSART0	= 1	; Power Reduction USART
                                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                                 .equ	PRTWI	= 7	; Power Reduction TWI
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEARL - EEPROM Address Register Low Byte
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                                 
                                 ; EEARH - EEPROM Address Register High Byte
                                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
                                 .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select reset vector
                                 .equ	BOOTSZ0	= 1	; Select boot size
                                 .equ	BOOTSZ1	= 2	; Select boot size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog Timer Always On
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	DWEN	= 6	; debugWIRE Enable
                                 .equ	RSTDISBL	= 7	; External reset disable
                                 
                                 ; EXTENDED fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x3fff	; Note: Word address
                                 .equ	IOEND	= 0x00ff
                                 .equ	SRAM_START	= 0x0100
                                 .equ	SRAM_SIZE	= 2048
                                 .equ	RAMEND	= 0x08ff
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x03ff
                                 .equ	EEPROMEND	= 0x03ff
                                 .equ	EEADRBITS	= 10
                                 #pragma AVRPART MEMORY PROG_FLASH 32768
                                 #pragma AVRPART MEMORY EEPROM 1024
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 2048
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x3800
                                 .equ	NRWW_STOP_ADDR	= 0x3fff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x37ff
                                 .equ	PAGESIZE	= 64
                                 .equ	FIRSTBOOTSTART	= 0x3f00
                                 .equ	SECONDBOOTSTART	= 0x3e00
                                 .equ	THIRDBOOTSTART	= 0x3c00
                                 .equ	FOURTHBOOTSTART	= 0x3800
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	PCI0addr	= 0x0006	; Pin Change Interrupt Request 0
                                 .equ	PCI1addr	= 0x0008	; Pin Change Interrupt Request 0
                                 .equ	PCI2addr	= 0x000a	; Pin Change Interrupt Request 1
                                 .equ	WDTaddr	= 0x000c	; Watchdog Time-out Interrupt
                                 .equ	OC2Aaddr	= 0x000e	; Timer/Counter2 Compare Match A
                                 .equ	OC2Baddr	= 0x0010	; Timer/Counter2 Compare Match A
                                 .equ	OVF2addr	= 0x0012	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0014	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0016	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x0018	; Timer/Counter1 Compare Match B
                                 .equ	OVF1addr	= 0x001a	; Timer/Counter1 Overflow
                                 .equ	OC0Aaddr	= 0x001c	; TimerCounter0 Compare Match A
                                 .equ	OC0Baddr	= 0x001e	; TimerCounter0 Compare Match B
                                 .equ	OVF0addr	= 0x0020	; Timer/Couner0 Overflow
                                 .equ	SPIaddr	= 0x0022	; SPI Serial Transfer Complete
                                 .equ	URXCaddr	= 0x0024	; USART Rx Complete
                                 .equ	UDREaddr	= 0x0026	; USART, Data Register Empty
                                 .equ	UTXCaddr	= 0x0028	; USART Tx Complete
                                 .equ	ADCCaddr	= 0x002a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x002c	; EEPROM Ready
                                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                                 .equ	TWIaddr	= 0x0030	; Two-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0032	; Store Program Memory Read
                                 
                                 .equ	INT_VECTORS_SIZE	= 52	; size in words
                                 
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 
                                 .include "m328pdef.inc"
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 ;-----------------------------------------------------------------
                                 ; Constantes y definiciones
                                 ;-----------------------------------------------------------------
                                 
                                 
                                 .cseg
                                 .equ TX_BUF_SIZE = 256                 ; power of two
                                 .equ TX_BUF_MASK = TX_BUF_SIZE - 1    ; 0x0F for size 1
                                 
                                 .equ _TIMER0_OVF_COUNT = 60  ; Button cooldown
                                 .equ _TIMER2_OVF_COUNT = 2  ; Matrix speed
                                 .equ _ANIMATION_SIZE = 119
                                 .equ _F_CPU = 16000000
                                 .equ _BAUD = 9600
                                 .equ _BPS = (_F_CPU/16/_BAUD) - 1
                                 
                                 .def timer0_ovf_counter = r2
                                 .def timer2_ovf_counter = r4
                                 .def animation_counter = r5
                                 .def current_state = r20
                                 .def row = r23
                                 .def col = r24
                                 
                                 
                                 
                                 ;-----------------------------------------------------------------
                                 ; DSEG
                                 ;-----------------------------------------------------------------
                                 
                                 .dseg
000100                           tx_buffer: .byte TX_BUF_SIZE          ; circular buffer storage
000200                           tx_head:   .byte 1                    ; enqueue index
000201                           tx_tail:   .byte 1                    ; dequeue index
                                 
                                 
                                 ;-----------------------------------------------------------------
                                 ; Vectores 
                                 ;-----------------------------------------------------------------
                                 
                                 .cseg
000000 c0ff                      .org 0x0000 rjmp RESET			; Program start
000002 c296                      .org 0x0002 rjmp INT0_ISR		; External interrupt 1
000004 c29b                      .org 0x0004 rjmp INT1_ISR		; External interrupt 2
000012 c29b                      .org 0x0012 rjmp T2_OVF_ISR		; Timer 2 overflow ISR
000020 c286                      .org 0x0020 rjmp T0_OVF_ISR 	; Timer 0 overflow ISR
000024 c21c                      .org 0x0024 rjmp USART_RX_ISR	; Recieved USART data
000026 c1f4                      .org 0x0026 rjmp USART_UDRE_ISR ; USART Data register clear
                                 
                                 
                                 ;-----------------------------------------------------------------
                                 ; Reset
                                 ;-----------------------------------------------------------------
                                 
                                 
                                 .org 0x100
                                 RESET:
000100 2411                      	clr r1
000101 2455                      	clr animation_counter
                                 
                                 	; Stack 
000102 e008
000103 bf0e                      	ldi r16, high(RAMEND) out SPH, r16
000104 ef0f
000105 bf0d                      	ldi r16, low(RAMEND)  out SPL, r16
                                 
                                 	; External interrupt
000106 e002
000107 9300 0069                 	ldi r16, 0b00000010 sts EICRA, r16 
000109 e001
00010a bb0d                         	ldi r16, 0b00000001 out EIMSK, r16 
                                 
                                 	; Timer 2 configuration
00010b e007
00010c 9300 00b1                 	ldi r16, 0b00000111 sts TCCR2B, r16 ; Prescaler 1024
                                 
                                 	; IO configuration
00010e e30f
00010f b904                      	ldi r16, 0b00111111 out DDRB,  r16 ; 
000110 e30f
000111 b907                      	ldi r16, 0b00111111 out DDRC,  r16 ; 
000112 ef00
000113 b90a                      	ldi r16, 0b11110000 out DDRD,  r16 ; Buttons go here!
                                 
                                 	; Initialize animation
000114 d008                      	rcall SET_ANIMATION_START
                                 
                                 	; Init USART
000115 e607                      	ldi r16, low(_BPS)
000116 e010                      	ldi r17, high(_BPS)
000117 d04a                      	rcall USART_INIT
                                 
000118 d0e6                      	rcall SEND_MENU 
                                 	; Enable global interrupt
000119 9478                      	sei
                                 
00011a c000                      	rjmp MAIN
                                 
                                 
                                 ;-----------------------------------------------------------------
                                 ; Loop principal
                                 ;-----------------------------------------------------------------
                                 
                                 
                                 MAIN:
00011b d0c3                      	rcall STATE_MACHINE
00011c cffe                      	rjmp MAIN
                                 
                                 ;-----------------------------------------------------------------
                                 ; Subrutinas (funciones del programa)
                                 ;-----------------------------------------------------------------
                                 
                                 
                                 SET_ANIMATION_START:	; ------------------- SET_ANIMATION_START
00011d 2455                      	clr animation_counter
00011e eca0                      	ldi XL, low(MATRIX_PATTERNS<<1)
00011f e0b6                      	ldi XH, high(MATRIX_PATTERNS<<1)
000120 9508                      	ret
                                 
                                 MOVE_ANIMATION_FRAME:
000121 930f                      	push r16
                                 
000122 9611
000123 1db1                      	adiw XL, 1 adc XH, r1
                                 
000124 9453                      	inc animation_counter
                                 
000125 2d05                      	mov r16, animation_counter
000126 3707                      	cpi r16, _ANIMATION_SIZE
000127 f008                      	brlo MOVE_ANIMATION_FRAME_END
000128 dff4                      	rcall SET_ANIMATION_START
                                 
                                 	MOVE_ANIMATION_FRAME_END:
000129 910f                      	pop r16
00012a 9508                      	ret
                                 
                                 
                                 RENDER_FRAME:			; ------------------- RENDER_FRAME
00012b 937f                      	push row 
00012c 938f                      	push col
00012d 93ef                      	push ZL
00012e 93ff                      	push ZH
                                 
00012f 2fea                      	mov ZL, XL
000130 2ffb                      	mov ZH, XH
                                 
000131 e070                      	ldi row, 0 RENDER_FRAME_ROW_LOOP:  
000132 e800                      		ldi r16, 0b10000000 ; Frame mask
000133 9115                      		lpm r17, Z+
                                 
000134 e080                      		ldi col, 0 RENDER_FRAME_COL_LOOP:
000135 d066                      			rcall CLEAR_MATRIX
                                 
                                 			
000136 930f                      			push r16
000137 2301                      			and r16, r17
                                 
000138 3000
000139 f011                      			cpi r16, 0 breq RENDER_FRAME_SKIP_LED
                                 
00013a d06a                      			rcall TURN_LED
00013b d092                      			rcall TEST_DELAY
                                 
                                 
                                 			RENDER_FRAME_SKIP_LED:
00013c 910f                      			pop r16
00013d 9506                      			lsr r16
00013e 9583
00013f 3088
000140 f3a0                      		inc col cpi col, 8 brlo RENDER_FRAME_COL_LOOP 
                                 
000141 9573
000142 3078
000143 f370                      	inc row cpi row, 8 brlo RENDER_FRAME_ROW_LOOP
                                 
000144 91ff                      	pop ZH
000145 91ef                      	pop ZL
000146 918f                      	pop col
000147 917f                      	pop row
                                 
000148 9508                      	ret
                                 
                                 SET_BIT:				; ------------------- SET_BIT
000149 930f                      	push r16
00014a 931f                      	push r17
00014b 93ef                      	push ZL
00014c 93ff                      	push ZH
                                 	
00014d 8110                      	ld  r17, Z        ; read current value
00014e 2b10                      	or  r17, r16      ; set bit
00014f 8310                      	st  Z, r17        ; write back
                                 
000150 91ff                      	pop ZH
000151 91ef                      	pop ZL
000152 911f                      	pop r17
000153 910f                      	pop r16
000154 9508                      	ret
                                 
                                 CLEAR_BIT:				; ------------------- CLEAR_BIT
000155 930f                      	push r16
000156 931f                      	push r17
000157 93ef                      	push ZL
000158 93ff                      	push ZH
                                 
000159 8110                      	ld  r17, Z        ; read current value
00015a 9500                      	com r16           ; invert mask (11110111)
00015b 2310                      	and r17, r16      ; clear bit
00015c 8310                      	st  Z, r17        ; write back
                                 
00015d 91ff                      	pop ZH
00015e 91ef                      	pop ZL
00015f 911f                      	pop r17
000160 910f                      	pop r16
000161 9508                      	ret
                                 
                                 USART_INIT:				; ------------------- USART_INIT
000162 9210 0200                     sts  tx_head, r1
000164 9210 0201                     sts  tx_tail, r1
                                 
                                 	; Set baud rate
000166 9310 00c5                 	sts UBRR0H, r17
000168 9300 00c4                 	sts UBRR0L, r16
                                 	; Enable receiver and transmitter, and interruptions
00016a e908                      	ldi r16, (1<<RXEN0)|(1<<TXEN0)|(1<<RXCIE0)
00016b 9300 00c1                 	sts UCSR0B,r16
                                 	; Set frame format: 8data, 2stop bit
00016d e00e                      	ldi r16, (1<<USBS0)|(3<<UCSZ00)
00016e 9300 00c2                 	sts UCSR0C,r16
000170 9508                      	ret
                                 
                                 
                                 USART_SEND:
000171 931f                      	push r17
000172 932f                      	push r18
000173 933f                      	push r19
000174 934f                      	push r20
000175 93ef                      	push ZL
000176 93ff                      	push ZH
                                 
                                     ; load head and tail
000177 9110 0200                     lds  r17, tx_head               ; r17 = head
000179 9120 0201                     lds  r18, tx_tail               ; r18 = tail
                                 
                                     ; next_head = (head + 1) & MASK
00017b 2f31                          mov  r19, r17
00017c 9533                          inc  r19
00017d 7f3f                          andi r19, TX_BUF_MASK
                                 
                                     ; if next_head == tail => buffer full
00017e 1732                          cp   r19, r18
00017f f0a1                          breq usart_send_full            ; full ? fail (SEC)
                                 
                                     ; compute &tx_buffer[head] into Z
000180 e0e0                          ldi  ZL, low(tx_buffer)
000181 e0f1                          ldi  ZH, high(tx_buffer)
000182 0fe1                          add  ZL, r17
000183 1df1                          adc  ZH, r1           ; assumes r1==0 (standard AVR ABI)
                                 
                                     ; store data
000184 8300                          st   Z, r16
                                 
                                     ; commit new head
000185 9330 0200                     sts  tx_head, r19
                                 
                                     ; enable UDRE interrupt so ISR starts draining
000187 9140 00c1                     lds  r20, UCSR0B
000189 6240                          ori  r20, (1<<UDRIE0)
00018a 9340 00c1                     sts  UCSR0B, r20
                                 
00018c 9488                          clc                            ; success
                                 
00018d 91ff                      	pop ZH
00018e 91ef                      	pop ZL
00018f 914f                      	pop r20
000190 913f                      	pop r19
000191 912f                      	pop r18
000192 911f                      	pop r17
000193 9508                          ret
                                 
                                 usart_send_full:
000194 9408                          sec                            ; fail: buffer full
                                 
000195 91ff                      	pop ZH
000196 91ef                      	pop ZL
000197 914f                      	pop r20
000198 913f                      	pop r19
000199 912f                      	pop r18
00019a 911f                      	pop r17
00019b 9508                          ret
                                 
                                 
                                 CLEAR_MATRIX:			; ------------------- CLEAR_MATRIX
00019c 930f                      	push r16
00019d e00f
00019e b905                      	ldi r16, 0b00001111 out PORTB, r16
00019f e000
0001a0 b908                      	ldi r16, 0b00000000 out PORTC, r16
0001a1 ef0c
0001a2 b90b                      	ldi r16, 0b11111100 out PORTD, r16
0001a3 910f                      	pop r16	
0001a4 9508                      	ret
                                 
                                 TURN_LED:				; ------------------- TURN_LED
0001a5 937f                      	push row 
0001a6 938f                      	push col
0001a7 930f                      	push r16 
0001a8 931f                      	push r17
0001a9 93ef                      	push ZL  
0001aa 93ff                      	push ZH
                                 
                                 	
0001ab e0f6
0001ac e2e0                      	ldi ZH, high(ROW_PORTS<<1) ldi ZL, low(ROW_PORTS<<1)
0001ad 0fe7
0001ae 1df1                      	add ZL, row adc ZH, r1  
0001af 9104                      	lpm r16, Z ; r16 = row port adress
                                 			
0001b0 e0f6
0001b1 e4e0                      	ldi ZH, high(ROW_MASKS<<1) ldi ZL, low(ROW_MASKS<<1)
0001b2 0fe7
0001b3 1df1                      	add ZL, row adc ZH, r1
0001b4 9114                      	lpm r17, Z ; r18 = row pin mask
                                 
0001b5 27ff
0001b6 2fe0                      	clr ZH mov ZL, r16 
0001b7 2f01                      	mov r16, r17
0001b8 df9c                      	rcall CLEAR_BIT
                                 
0001b9 e0f6
0001ba e6e0                      	ldi ZH, high(COL_PORTS<<1) ldi ZL, low(COL_PORTS<<1)  
0001bb 0fe8
0001bc 1df1                      	add ZL, col adc ZH, r1  
0001bd 9104                      	lpm r16, Z ; r16 = column port adress
                                 
0001be e0f6
0001bf e8e0                      	ldi ZH, high(COL_MASKS<<1) ldi ZL, low(COL_MASKS<<1)  
0001c0 0fe8
0001c1 1df1                      	add ZL, col adc ZH, r1  
0001c2 9114                      	lpm r17, Z ; r17 = column pin mask
                                 	
0001c3 27ff
0001c4 2fe0                      	clr ZH mov ZL, r16 
0001c5 2f01                      	mov r16, r17
0001c6 df82                      	rcall SET_BIT
                                 
                                 
0001c7 91ff                      	pop ZH  
0001c8 91ef                      	pop ZL
0001c9 911f                      	pop r17 
0001ca 910f                      	pop r16
0001cb 918f                      	pop col 
0001cc 917f                      	pop row
                                 
0001cd 9508                      	ret
                                 
                                 
                                 TEST_DELAY:				; ------------------- TEST_DELAY
0001ce 932f
0001cf 933f
0001d0 934f                      	push r18 push r19 push r20
                                 
0001d1 e021                          ldi  r18, 1
0001d2 e03a                          ldi  r19, 10
0001d3 ee45                          ldi  r20, 229
0001d4 954a                      L1: dec  r20
0001d5 f7f1                          brne L1
0001d6 953a                          dec  r19
0001d7 f7e1                          brne L1
0001d8 952a                          dec  r18
0001d9 f7d1                          brne L1
0001da 0000                          nop
                                 
0001db 914f
0001dc 913f
0001dd 912f                      	pop r20 pop r19 pop r18
0001de 9508                      	ret
                                 
                                 STATE_MACHINE:
0001df 3040                      	cpi current_state, 0
0001e0 f069                      	breq STATE_MACHINE_STATE_0
0001e1 3041                      	cpi current_state, 1
0001e2 f069                      	breq STATE_MACHINE_STATE_1
0001e3 3042                      	cpi current_state, 2
0001e4 f069                      	breq STATE_MACHINE_STATE_2
0001e5 3043                      	cpi current_state, 3
0001e6 f069                      	breq STATE_MACHINE_STATE_3
0001e7 3044                      	cpi current_state, 4
0001e8 f069                      	breq STATE_MACHINE_STATE_4
0001e9 3045                      	cpi current_state, 5
0001ea f069                      	breq STATE_MACHINE_STATE_5
0001eb 3046                      	cpi current_state, 6
0001ec f069                      	breq STATE_MACHINE_STATE_6
                                 
0001ed c00e                      	rjmp STATE_MACHINE_DEFAULT
                                 
                                 	
                                 	STATE_MACHINE_STATE_0:
0001ee dfad                      		rcall CLEAR_MATRIX
0001ef c00e                      		rjmp STATE_MACHINE_END
                                 
                                 	STATE_MACHINE_STATE_1:
0001f0 df3a                      		rcall RENDER_FRAME
0001f1 c00c                      		rjmp STATE_MACHINE_END
                                 
                                 	STATE_MACHINE_STATE_2:
0001f2 df38                      		rcall RENDER_FRAME
0001f3 c00a                      		rjmp STATE_MACHINE_END
                                 
                                 	STATE_MACHINE_STATE_3:
0001f4 df36                      		rcall RENDER_FRAME
0001f5 c008                      		rjmp STATE_MACHINE_END
                                 
                                 	STATE_MACHINE_STATE_4:
0001f6 df34                      		rcall RENDER_FRAME
0001f7 c006                      		rjmp STATE_MACHINE_END
                                 
                                 	STATE_MACHINE_STATE_5:
0001f8 df32                      		rcall RENDER_FRAME
0001f9 c004                      		rjmp STATE_MACHINE_END
                                 
                                 	STATE_MACHINE_STATE_6:
0001fa df30                      		rcall RENDER_FRAME
0001fb c002                      		rjmp STATE_MACHINE_END
                                 
                                 	STATE_MACHINE_DEFAULT: ; Fail state
0001fc df9f                      		rcall CLEAR_MATRIX
0001fd c000                      		rjmp STATE_MACHINE_END
                                 
                                 
                                 	STATE_MACHINE_END:
0001fe 9508                      	ret
                                 
                                 SEND_MENU:
0001ff 930f                      	push r16
000200 93ef                      	push ZL
000201 93ff                      	push ZH
                                 	
000202 e0e0
000203 e0fa                      	ldi ZL, low(MENU_TEXT<<1) ldi ZH, high(MENU_TEXT<<1)
                                 
                                 	SEND_MENU_LOOP:
000204 9105                      	lpm r16, Z+
000205 3000                      	cpi r16, 0
000206 f011                      	breq SEND_MENU_END
000207 df69                      	rcall USART_SEND
000208 cffb                      	rjmp SEND_MENU_LOOP
                                 
                                 	SEND_MENU_END:
000209 91ff                      	pop ZH
00020a 91ef                      	pop ZL
00020b 910f                      	pop r16
00020c 9508                      	ret
                                 
                                 SEND_ERROR:
00020d 930f                      	push r16
00020e 93ef                      	push ZL
00020f 93ff                      	push ZH
                                 		
000210 e0e0
000211 e0fc                      	ldi ZL, low(ERROR_TEXT<<1) ldi ZH, high(ERROR_TEXT<<1)
                                 
                                 	SEND_ERROR_LOOP:
000212 9105                      	lpm r16, Z+
000213 3000                      	cpi r16, 0
000214 f011                      	breq SEND_ERROR_END
000215 df5b                      	rcall USART_SEND
000216 cffb                      	rjmp SEND_ERROR_LOOP
                                 
                                 	SEND_ERROR_END:
000217 91ff                      	pop ZH
000218 91ef                      	pop ZL
000219 910f                      	pop r16
00021a 9508                      	ret
                                 
                                 ;-----------------------------------------------------------------
                                 ; Interrupciones (ISR)
                                 ;-----------------------------------------------------------------
                                 
                                 USART_UDRE_ISR:
00021b 930f                          push r16
00021c 931f                          push r17
00021d 932f                          push r18
00021e 933f                          push r19
00021f 934f                          push r20
000220 93ff                          push ZH
000221 93ef                          push ZL
                                 
                                     ; load head/tail
000222 9110 0200                     lds  r17, tx_head              ; r17 = head
000224 9120 0201                     lds  r18, tx_tail              ; r18 = tail
                                 
                                     ; buffer empty? (head == tail)
000226 1712                          cp   r17, r18
000227 f431                          brne usart_udre_send
                                     ; empty ? disable UDRE interrupt
000228 9140 00c1                     lds  r20, UCSR0B
00022a 7d4f                          andi r20, ~(1<<UDRIE0)
00022b 9340 00c1                     sts  UCSR0B, r20
00022d c00b                          rjmp usart_udre_exit
                                 
                                 	usart_udre_send:
                                     ; Z = &tx_buffer[tail]
00022e e0e0                          ldi  ZL, low(tx_buffer)
00022f e0f1                          ldi  ZH, high(tx_buffer)
000230 0fe2                          add  ZL, r18
000231 1df1                          adc  ZH, r1
                                 
                                     ; r16 = byte to send
000232 8100                          ld   r16, Z
000233 9300 00c6                     sts  UDR0, r16                 ; write to data register (starts shift)
                                 
                                     ; tail = (tail + 1) & MASK
000235 9523                          inc  r18
000236 7f2f                          andi r18, TX_BUF_MASK
000237 9320 0201                     sts  tx_tail, r18
                                 
                                 	usart_udre_exit:
000239 91ef                          pop  ZL
00023a 91ff                          pop  ZH
00023b 914f                          pop  r20
00023c 913f                          pop  r19
00023d 912f                          pop  r18
00023e 911f                          pop  r17
00023f 910f                          pop  r16
000240 9518                          reti
                                 
                                 
                                 USART_RX_ISR:		; ---------------------------------- USART ISR
000241 930f                      	push r16 
000242 b70f                          in r16, SREG 
000243 930f                      	push r16 
000244 931f                      	push r17
                                 	
000245 9100 00c6                 	lds r16, UDR0
000247 3300                      	cpi r16, '0' 
000248 f069                      	breq USART_RX_ISR_CASE_0 ; Texto desplazante
000249 3301                      	cpi r16, '1' 
00024a f091                      	breq USART_RX_ISR_CASE_1 ; Texto desplazante
00024b 3302                      	cpi r16, '2' 
00024c f0b9                      	breq USART_RX_ISR_CASE_2 ; Cara feliz
00024d 3303                      	cpi r16, '3' 
00024e f0e9                      	breq USART_RX_ISR_CASE_3 ; Cara triste
00024f 3304                      	cpi r16, '4' 
000250 f119                      	breq USART_RX_ISR_CASE_4 ; Corazon
000251 3305                      	cpi r16, '5' 
000252 f149                      	breq USART_RX_ISR_CASE_5 ; Rombo
000253 3306                      	cpi r16, '6' 
000254 f179                      	breq USART_RX_ISR_CASE_6 ; Space Invader
                                 
000255 c036                      	rjmp USART_RX_ISR_CASE_DEFAULT 
                                 
                                 	USART_RX_ISR_CASE_0:
000256 dec6                      		rcall SET_ANIMATION_START
000257 e000
000258 9300 0070                 		ldi r16, 0b00000000 sts TIMSK2, r16 ; Disable move frame timer interrupts
00025a e000
00025b 2f40                      		ldi r16, 0 mov current_state, r16   ; Change state
00025c c037                      		rjmp USART_RX_ISR_END
                                 
                                 
                                 	USART_RX_ISR_CASE_1:
00025d debf                      		rcall SET_ANIMATION_START
00025e e001
00025f 2f40                      		ldi r16, 1 mov current_state, r16   ; Change state
000260 e001
000261 9300 0070                 		ldi r16, 0b00000001 sts TIMSK2, r16 ; Enable move frame timer interrupts
                                 
000263 c030                      		rjmp USART_RX_ISR_END
                                 
                                 	USART_RX_ISR_CASE_2:
000264 e0a0
000265 e0b8                      		ldi XL, low(CARITA_SONRIENTE<<1) ldi XH, high(CARITA_SONRIENTE<<1)
000266 e000
000267 9300 0070                 		ldi r16, 0b00000000 sts TIMSK2, r16 ; Disable move frame timer interrupts
000269 e002
00026a 2f40                      		ldi r16, 2 mov current_state, r16   ; Change state
                                 	
00026b c028                      		rjmp USART_RX_ISR_END
                                 	USART_RX_ISR_CASE_3:
00026c e0a8
00026d e0b8                      		ldi XL, low(CARITA_TRISTE<<1) ldi XH, high(CARITA_TRISTE<<1)
00026e e000
00026f 9300 0070                 		ldi r16, 0b00000000 sts TIMSK2, r16 ; Disable move frame timer interrupts
000271 e003
000272 2f40                      		ldi r16, 3 mov current_state, r16   ; Change state
                                 
000273 c020                      		rjmp USART_RX_ISR_END
                                 	USART_RX_ISR_CASE_4:
000274 e1a0
000275 e0b8                      		ldi XL, low(CORAZON<<1) ldi XH, high(CORAZON<<1)
000276 e000
000277 9300 0070                 		ldi r16, 0b00000000 sts TIMSK2, r16 ; Disable move frame timer interrupts
000279 e004
00027a 2f40                      		ldi r16, 4 mov current_state, r16   ; Change state
                                 
00027b c018                      		rjmp USART_RX_ISR_END
                                 	USART_RX_ISR_CASE_5:
00027c e1a8
00027d e0b8                      		ldi XL, low(ROMBO<<1) ldi XH, high(ROMBO<<1)
00027e e000
00027f 9300 0070                 		ldi r16, 0b00000000 sts TIMSK2, r16 ; Disable move frame timer interrupts
000281 e005
000282 2f40                      		ldi r16, 5 mov current_state, r16   ; Change state
                                 
000283 c010                      		rjmp USART_RX_ISR_END
                                 
                                 	USART_RX_ISR_CASE_6:
000284 e2a0
000285 e0b8                      		ldi XL, low(ALIEN<<1) ldi XH, high(ALIEN<<1)
000286 e000
000287 9300 0070                 		ldi r16, 0b00000000 sts TIMSK2, r16 ; Disable move frame timer interrupts
000289 e006
00028a 2f40                      		ldi r16, 6 mov current_state, r16   ; Change state
                                 
00028b c008                      		rjmp USART_RX_ISR_END
                                 	USART_RX_ISR_CASE_DEFAULT:
00028c e000
00028d 9300 0070                 		ldi r16, 0b00000000 sts TIMSK2, r16 ; Disable move frame timer interrupts
00028f e603
000290 2f40                      		ldi r16, 99 mov current_state, r16   ; Change state
                                 		
                                 
000291 df7b                      		rcall SEND_ERROR
000292 df6c                      		rcall SEND_MENU
                                 
000293 c000                      		rjmp USART_RX_ISR_END
                                 
                                 
                                 	USART_RX_ISR_END:
000294 911f                      	pop r17 
000295 910f                      	pop r16
000296 bf0f                      	out SREG, r16
000297 910f                      	pop r16	
000298 9518                      	reti
                                 
                                 
                                 INT0_ISR:			; ---------------------------------- INT0 ISR
000299 930f                      	push r16 
00029a b70f                          in r16, SREG 
00029b 930f                      	push r16 
                                 
00029c 910f                      	pop r16
00029d bf0f                      	out SREG, r16
00029e 910f                      	pop r16				
00029f 9518                      	reti
                                 
                                 INT1_ISR:			; ---------------------------------- INT1 ISR
0002a0 930f                      	push r16 
0002a1 b70f                          in r16, SREG 
0002a2 930f                      	push r16 
                                 
0002a3 910f                      	pop r16
0002a4 bf0f                      	out SREG, r16
0002a5 910f                      	pop r16		
0002a6 9518                      	reti
                                 
                                 T0_OVF_ISR:			; ---------------------------------- TIMER0_OVF ISR
0002a7 930f                      	push r16 
0002a8 b70f                          in r16, SREG 
0002a9 930f                      	push r16 
                                 
0002aa 910f                      	pop r16
0002ab bf0f                      	out SREG, r16
0002ac 910f                      	pop r16		
0002ad 9518                      	reti 
                                 
                                 T2_OVF_ISR:			; ---------------------------------- TIMER2_OVF ISR
0002ae 930f                      	push r16 
0002af b70f                          in r16, SREG 
0002b0 930f                      	push r16 
                                 	
0002b1 9443                      	inc  timer2_ovf_counter
                                 	
0002b2 e002
0002b3 1504                      	ldi r16, _TIMER2_OVF_COUNT cp r16, timer2_ovf_counter 
0002b4 f410                          brsh T2_OVF_ISR_END 
                                     
                                     ; Interruption code here -------------------
0002b5 de6b                      	rcall MOVE_ANIMATION_FRAME
                                 	
0002b6 2444                      	clr timer2_ovf_counter
                                 
                                     T2_OVF_ISR_END:
0002b7 910f                      		pop r16
0002b8 bf0f                      		out SREG, r16
0002b9 910f                      		pop r16	
0002ba 9518                      		reti
                                 
                                 ;-----------------------------------------------------------------
                                 ; Datos (program memory)
                                 ;-----------------------------------------------------------------
                                 
                                 ; 0x300 es un lugar seguro para CUALQUIER tamao de programa
                                 
                                 .org 0x310 ROW_PORTS:
000310 2b2b
000311 2b2b
000312 2525
000313 2525                      	.db 0x2B, 0x2B, 0x2B, 0x2B, 0x25, 0x25, 0x25, 0x25
                                 .org 0x320 ROW_MASKS:
000320 2010
000321 8040
000322 0201
000323 0804                      	.db 0b00010000, 0b00100000, 0b01000000, 0b10000000, 0b00000001, 0b00000010, 0b00000100, 0b00001000
                                 .org 0x330 COL_PORTS:
000330 2525
000331 2828
000332 2828
000333 2828                      	.db 0x25, 0x25, 0x28, 0x28, 0x28, 0x28, 0x28, 0x28
                                 .org 0x340 COL_MASKS:
000340 2010
000341 0201
000342 0804
000343 2010                      	.db 0b00010000, 0b00100000, 0b00000001, 0b00000010, 0b00000100, 0b00001000, 0b00010000, 0b00100000 
                                 
                                 	
                                 .org 0x360 MATRIX_PATTERNS: ; JESUS IS GOD
000360 0000                      	.db 0b0, 0b0
000361 0000                      	.db 0b0, 0b0
000362 0000                      	.db 0b0, 0b0
000363 0000                      	.db 0b0, 0b0
000364 8141
000365 8181
000366 017f
000367 0101                          .db 0b01000001, 0b10000001, 0b10000001, 0b10000001, 0b01111111, 0b00000001, 0b00000001, 0b00000001
000368 0000                      	.db 0b0, 0b0
000369 89ff
00036a 8989
00036b 8189
00036c 8181                          .db 0b11111111, 0b10001001, 0b10001001, 0b10001001, 0b10001001, 0b10000001, 0b10000001, 0b10000001
00036d 0000                      	.db 0b0, 0b0
00036e 8946
00036f 8989
000370 8989
000371 7289                          .db 0b01000110, 0b10001001, 0b10001001, 0b10001001, 0b10001001, 0b10001001, 0b10001001, 0b01110010
000372 0000                      	.db 0b0, 0b0
000373 403f
000374 8080
000375 8080
000376 3f40                          .db 0b00111111, 0b01000000, 0b10000000, 0b10000000, 0b10000000, 0b10000000, 0b01000000, 0b00111111
000377 0000                      	.db 0b0, 0b0
000378 8946
000379 8989
00037a 8989
00037b 7289                          .db 0b01000110, 0b10001001, 0b10001001, 0b10001001, 0b10001001, 0b10001001, 0b10001001, 0b01110010
00037c 0000                      	.db 0b0, 0b0
00037d 0000                      	.db 0b0, 0b0
00037e 0000                      	.db 0b0, 0b0
00037f 0000                      	.db 0b0, 0b0
000380 8181
000381 8181
000382 81ff
000383 8181                          .db 0b10000001, 0b10000001, 0b10000001, 0b10000001, 0b11111111, 0b10000001, 0b10000001, 0b10000001
000384 0000                      	.db 0b0, 0b0
000385 8946
000386 8989
000387 8989
000388 7289                      	.db 0b01000110, 0b10001001, 0b10001001, 0b10001001, 0b10001001, 0b10001001, 0b10001001, 0b01110010
000389 0000                      	.db 0b0, 0b0
00038a 0000                      	.db 0b0, 0b0
00038b 0000                      	.db 0b0, 0b0
00038c 0000                      	.db 0b0, 0b0
00038d 817e
00038e 9981
00038f 8989
000390 7a89                      	.db 0b01111110, 0b10000001, 0b10000001, 0b10011001, 0b10001001, 0b10001001, 0b10001001, 0b01111010
000391 0000                      	.db 0b0, 0b0
000392 423c
000393 8181
000394 8181
000395 3c42                          .db 0b00111100, 0b01000010, 0b10000001, 0b10000001, 0b10000001, 0b10000001, 0b01000010, 0b00111100
000396 0000                      	.db 0b0, 0b0
000397 81ff
000398 8181
000399 8181
00039a 3c42                          .db 0b11111111, 0b10000001, 0b10000001, 0b10000001, 0b10000001, 0b10000001, 0b01000010, 0b00111100
00039b 0000                      	.db 0b0, 0b0
00039c 0000                      	.db 0b0, 0b0
00039d 0000                      	.db 0b0, 0b0
00039e 0000                      	.db 0b0, 0b0
                                 .org 0x400    
                                 
                                 CARITA_SONRIENTE:
000400 423c
000401 81a5
000402 99a5
000403 3c42                          .db 0b00111100, 0b01000010, 0b10100101, 0b10000001, 0b10100101, 0b10011001, 0b01000010, 0b00111100
                                 CARITA_TRISTE:
000404 423c
000405 81a5
000406 a599
000407 3c42                          .db 0b00111100, 0b01000010, 0b10100101, 0b10000001, 0b10011001, 0b10100101, 0b01000010, 0b00111100
                                 CORAZON:
000408 6600
000409 ffff
00040a 7eff
00040b 183c                          .db 0b00000000, 0b01100110, 0b11111111, 0b11111111, 0b11111111, 0b01111110, 0b00111100, 0b00011000
                                 ROMBO:
00040c 3c18
00040d ff7e
00040e 7eff
00040f 183c                          .db 0b00011000, 0b00111100, 0b01111110, 0b11111111, 0b11111111, 0b01111110, 0b00111100, 0b00011000
                                 ALIEN:
000410 7e3c
000411 ffbd
000412 24ff
000413 8142                          .db 0b00111100, 0b01111110, 0b10111101, 0b11111111, 0b11111111, 0b00100100, 0b01000010, 0b10000001
                                 	
                                 
                                 .org 0x0500
                                 MENU_TEXT:
000500 6c45
000501 6a69
000502 2061
000503 6e75
000504 2061
000505 706f
000506 6963
000507 6e6f
000508 0a3a                      	.db "Elija una opcion:", 0x0A
000509 305b
00050a 205d
00050b 7041
00050c 6761
00050d 7261
00050e 7020
00050f 6e61
000510 6174
000511 6c6c
000512 0a61                      	.db "[0] Apagar pantalla", 0x0A
000513 315b
000514 205d
000515 654d
000516 736e
000517 6a61
000518 2065
000519 6564
00051a 7073
00051b 616c
00051c 617a
00051d 746e
00051e 0a65                      	.db "[1] Mensaje desplazante", 0x0A
00051f 325b
000520 205d
000521 6143
000522 6972
000523 6174
000524 6620
000525 6c65
000526 7a69
000527 0a20                      	.db "[2] Carita feliz ", 0x0A
000528 335b
000529 205d
00052a 6143
00052b 6972
00052c 6174
00052d 7420
00052e 6972
00052f 7473
000530 0a65                      	.db "[3] Carita triste", 0x0A
000531 345b
000532 205d
000533 6f43
000534 6172
000535 6f7a
000536 0a6e                      	.db "[4] Corazon", 0x0A
000537 355b
000538 205d
000539 6f52
00053a 626d
00053b 0a6f                      	.db "[5] Rombo", 0x0A
00053c 365b
00053d 205d
00053e 7053
00053f 6361
000540 2065
000541 6e49
000542 6176
000543 6564
000544 0a72
000545 000a                      	.db "[6] Space Invader",0x0A,0x0A, 0
                                 
                                 .org 0x600
                                 ERROR_TEXT:
000600 704f
000601 6963
000602 6e6f
000603 6920
000604 766e
000605 6c61
000606 6469
000607 2161
000608 0a0a
000609 0000                      	.db "Opcion invalida!", 0x0A, 0x0A, 0, 0
                                 	; Z contains address of I/O register or SRAM location
                                 ; Bit to modify = 3 (for example)
                                 


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega328P" register use summary:
x  :   0 y  :   0 z  :  13 r0 :   0 r1 :  10 r2 :   0 r3 :   0 r4 :   3 
r5 :   4 r6 :   0 r7 :   0 r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 
r13:   0 r14:   0 r15:   0 r16: 140 r17:  32 r18:  17 r19:  14 r20:  30 
r21:   0 r22:   0 r23:   9 r24:   9 r25:   0 r26:   8 r27:   8 r28:   0 
r29:   0 r30:  34 r31:  34 
Registers used: 15 out of 35 (42.9%)

"ATmega328P" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   7 add   :   6 adiw  :   1 and   :   2 
andi  :   3 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  :  18 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   3 brlt  :   0 brmi  :   0 
brne  :   4 brpl  :   0 brsh  :   1 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :   0 cbi   :   0 cbr   :   0 
clc   :   1 clh   :   0 cli   :   0 cln   :   0 clr   :   6 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   1 cp    :   3 cpc   :   0 
cpi   :  20 cpse  :   0 dec   :   3 eor   :   0 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :   5 inc   :   6 jmp   :   0 
ld    :   3 ldd   :   0 ldi   :  66 lds   :   7 lpm   :  11 lsl   :   0 
lsr   :   1 mov   :  16 movw  :   0 mul   :   0 muls  :   0 mulsu :   0 
neg   :   0 nop   :   1 or    :   1 ori   :   1 out   :  14 pop   :  60 
push  :  54 rcall :  25 ret   :  14 reti  :   6 rjmp  :  30 rol   :   0 
ror   :   0 sbc   :   0 sbci  :   0 sbi   :   0 sbic  :   0 sbis  :   0 
sbiw  :   0 sbr   :   0 sbrc  :   0 sbrs  :   0 sec   :   1 seh   :   0 
sei   :   1 sen   :   0 ser   :   0 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :   3 std   :   0 sts   :  21 
sub   :   0 subi  :   0 swap  :   0 tst   :   0 wdr   :   0 
Instructions used: 37 out of 113 (32.7%)

"ATmega328P" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000c14    900    358   1258   32768   3.8%
[.dseg] 0x000100 0x000202      0    258    258    2048  12.6%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 0 warnings
