
/*******************************************************************
*
* CAUTION: This file is automatically generated by libgen.
* Version: Xilinx EDK 12.3 EDK_MS3.70d
* DO NOT EDIT.
*
* Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

* 
* Description: Driver parameters
*
*******************************************************************/

#define STDIN_BASEADDRESS 0x84000000
#define STDOUT_BASEADDRESS 0x84000000

/******************************************************************/

/* Definitions for driver UARTLITE */
#define XPAR_XUARTLITE_NUM_INSTANCES 2

/* Definitions for peripheral MDM_0 */
#define XPAR_MDM_0_BASEADDR 0x84010000
#define XPAR_MDM_0_HIGHADDR 0x8401FFFF
#define XPAR_MDM_0_DEVICE_ID 0
#define XPAR_MDM_0_BAUDRATE 0
#define XPAR_MDM_0_USE_PARITY 0
#define XPAR_MDM_0_ODD_PARITY 0
#define XPAR_MDM_0_DATA_BITS 0


/* Definitions for peripheral RS232_UART_1 */
#define XPAR_RS232_UART_1_BASEADDR 0x84000000
#define XPAR_RS232_UART_1_HIGHADDR 0x8400FFFF
#define XPAR_RS232_UART_1_DEVICE_ID 1
#define XPAR_RS232_UART_1_BAUDRATE 9600
#define XPAR_RS232_UART_1_USE_PARITY 0
#define XPAR_RS232_UART_1_ODD_PARITY 1
#define XPAR_RS232_UART_1_DATA_BITS 8


/******************************************************************/

/* Canonical definitions for peripheral MDM_0 */
#define XPAR_UARTLITE_0_DEVICE_ID XPAR_MDM_0_DEVICE_ID
#define XPAR_UARTLITE_0_BASEADDR 0x84010000
#define XPAR_UARTLITE_0_HIGHADDR 0x8401FFFF
#define XPAR_UARTLITE_0_BAUDRATE 0
#define XPAR_UARTLITE_0_USE_PARITY 0
#define XPAR_UARTLITE_0_ODD_PARITY 0
#define XPAR_UARTLITE_0_DATA_BITS 0
#define XPAR_UARTLITE_0_SIO_CHAN -1

/* Canonical definitions for peripheral RS232_UART_1 */
#define XPAR_UARTLITE_1_DEVICE_ID XPAR_RS232_UART_1_DEVICE_ID
#define XPAR_UARTLITE_1_BASEADDR 0x84000000
#define XPAR_UARTLITE_1_HIGHADDR 0x8400FFFF
#define XPAR_UARTLITE_1_BAUDRATE 9600
#define XPAR_UARTLITE_1_USE_PARITY 0
#define XPAR_UARTLITE_1_ODD_PARITY 1
#define XPAR_UARTLITE_1_DATA_BITS 8
#define XPAR_UARTLITE_1_SIO_CHAN 0


/******************************************************************/

#define XPAR_XSYSACE_MEM_WIDTH 8
/* Definitions for driver SYSACE */
#define XPAR_XSYSACE_NUM_INSTANCES 1

/* Definitions for peripheral SYSACE_COMPACTFLASH */
#define XPAR_SYSACE_COMPACTFLASH_DEVICE_ID 0
#define XPAR_SYSACE_COMPACTFLASH_BASEADDR 0x84030000
#define XPAR_SYSACE_COMPACTFLASH_HIGHADDR 0x8403FFFF
#define XPAR_SYSACE_COMPACTFLASH_MEM_WIDTH 8


/******************************************************************/

/* Canonical definitions for peripheral SYSACE_COMPACTFLASH */
#define XPAR_SYSACE_0_DEVICE_ID XPAR_SYSACE_COMPACTFLASH_DEVICE_ID
#define XPAR_SYSACE_0_BASEADDR 0x84030000
#define XPAR_SYSACE_0_HIGHADDR 0x8403FFFF
#define XPAR_SYSACE_0_MEM_WIDTH 8


/******************************************************************/


/* Definitions for peripheral COND_VARS */
#define XPAR_COND_VARS_BASEADDR 0x11100000
#define XPAR_COND_VARS_HIGHADDR 0x1117FFFF


/* Definitions for peripheral GROUP5_MAIN_BRIDGE */
#define XPAR_GROUP5_MAIN_BRIDGE_BRIDGE_BASEADDR 0x70000000
#define XPAR_GROUP5_MAIN_BRIDGE_BRIDGE_HIGHADDR 0x7000FFFF
#define XPAR_GROUP5_MAIN_BRIDGE_RNG0_BASEADDR 0xA0000000
#define XPAR_GROUP5_MAIN_BRIDGE_RNG0_HIGHADDR 0xAFFFFFFF
#define XPAR_GROUP5_MAIN_BRIDGE_RNG1_BASEADDR 0x10000000
#define XPAR_GROUP5_MAIN_BRIDGE_RNG1_HIGHADDR 0x17FFFFFF
#define XPAR_GROUP5_MAIN_BRIDGE_RNG2_BASEADDR 0x84000000
#define XPAR_GROUP5_MAIN_BRIDGE_RNG2_HIGHADDR 0x84FFFFFF


/* Definitions for peripheral MAIN_CORE_BRIDGE */
#define XPAR_MAIN_CORE_BRIDGE_BRIDGE_BASEADDR 0x70030000
#define XPAR_MAIN_CORE_BRIDGE_BRIDGE_HIGHADDR 0x7003FFFF
#define XPAR_MAIN_CORE_BRIDGE_RNG0_BASEADDR 0x10000000
#define XPAR_MAIN_CORE_BRIDGE_RNG0_HIGHADDR 0x17FFFFFF


/* Definitions for peripheral PLB_HTHREAD_RESET_CORE_0 */
#define XPAR_PLB_HTHREAD_RESET_CORE_0_BASEADDR 0x84200000
#define XPAR_PLB_HTHREAD_RESET_CORE_0_HIGHADDR 0x8420FFFF


/* Definitions for peripheral PLB_HTHREADS_TIMER_0 */
#define XPAR_PLB_HTHREADS_TIMER_0_BASEADDR 0x840A0000
#define XPAR_PLB_HTHREADS_TIMER_0_HIGHADDR 0x840AFFFF


/* Definitions for peripheral SCHEDULER */
#define XPAR_SCHEDULER_BASEADDR 0x12000000
#define XPAR_SCHEDULER_HIGHADDR 0x12FFFFFF


/* Definitions for peripheral SYNC_MANAGER */
#define XPAR_SYNC_MANAGER_BASEADDR 0x13000000
#define XPAR_SYNC_MANAGER_HIGHADDR 0x13FFFFFF


/* Definitions for peripheral THREAD_MANAGER */
#define XPAR_THREAD_MANAGER_BASEADDR 0x11000000
#define XPAR_THREAD_MANAGER_HIGHADDR 0x1103FFFF


/******************************************************************/


/* Definitions for peripheral DLMB_CNTLR5 */
#define XPAR_DLMB_CNTLR5_BASEADDR 0x00000000
#define XPAR_DLMB_CNTLR5_HIGHADDR 0x00003FFF


/* Definitions for peripheral ILMB_CNTLR5 */
#define XPAR_ILMB_CNTLR5_BASEADDR 0x00000000
#define XPAR_ILMB_CNTLR5_HIGHADDR 0x00003FFF


/* Definitions for peripheral VHWTI_LOCAL_CNTLR5 */
#define XPAR_VHWTI_LOCAL_CNTLR5_BASEADDR 0xC0000000
#define XPAR_VHWTI_LOCAL_CNTLR5_HIGHADDR 0xC0000FFF


/******************************************************************/

/* Definitions for driver MPMC */
#define XPAR_XMPMC_NUM_INSTANCES 1

/* Definitions for peripheral MPMC_0 */
#define XPAR_MPMC_0_DEVICE_ID 0
#define XPAR_MPMC_0_MPMC_CTRL_BASEADDR 0xFFFFFFFF
#define XPAR_MPMC_0_INCLUDE_ECC_SUPPORT 0
#define XPAR_MPMC_0_USE_STATIC_PHY 0
#define XPAR_MPMC_0_PM_ENABLE 0
#define XPAR_MPMC_0_NUM_PORTS 8
#define XPAR_MPMC_0_MEM_DATA_WIDTH 32
#define XPAR_MPMC_0_MEM_PART_NUM_BANK_BITS 3
#define XPAR_MPMC_0_MEM_PART_NUM_ROW_BITS 13
#define XPAR_MPMC_0_MEM_PART_NUM_COL_BITS 10
#define XPAR_MPMC_0_MEM_TYPE DDR3
#define XPAR_MPMC_0_ECC_SEC_THRESHOLD 1
#define XPAR_MPMC_0_ECC_DEC_THRESHOLD 1
#define XPAR_MPMC_0_ECC_PEC_THRESHOLD 1
#define XPAR_MPMC_0_MEM_DQS_WIDTH 4
#define XPAR_MPMC_0_MPMC_CLK0_PERIOD_PS 5000


/******************************************************************/


/* Definitions for peripheral MPMC_0 */
#define XPAR_MPMC_0_MPMC_BASEADDR 0xA0000000
#define XPAR_MPMC_0_MPMC_HIGHADDR 0xAFFFFFFF
#define XPAR_MPMC_0_BASEADDR_CTRL0 0x000
#define XPAR_MPMC_0_HIGHADDR_CTRL0 0x00f
#define XPAR_MPMC_0_BASEADDR_CTRL1 0x010
#define XPAR_MPMC_0_HIGHADDR_CTRL1 0x01b
#define XPAR_MPMC_0_BASEADDR_CTRL2 0x01c
#define XPAR_MPMC_0_HIGHADDR_CTRL2 0x02b
#define XPAR_MPMC_0_BASEADDR_CTRL3 0x02c
#define XPAR_MPMC_0_HIGHADDR_CTRL3 0x037
#define XPAR_MPMC_0_BASEADDR_CTRL4 0x038
#define XPAR_MPMC_0_HIGHADDR_CTRL4 0x047
#define XPAR_MPMC_0_BASEADDR_CTRL5 0x048
#define XPAR_MPMC_0_HIGHADDR_CTRL5 0x053
#define XPAR_MPMC_0_BASEADDR_CTRL6 0x054
#define XPAR_MPMC_0_HIGHADDR_CTRL6 0x063
#define XPAR_MPMC_0_BASEADDR_CTRL7 0x064
#define XPAR_MPMC_0_HIGHADDR_CTRL7 0x06f
#define XPAR_MPMC_0_BASEADDR_CTRL8 0x070
#define XPAR_MPMC_0_HIGHADDR_CTRL8 0x081
#define XPAR_MPMC_0_BASEADDR_CTRL9 0x082
#define XPAR_MPMC_0_HIGHADDR_CTRL9 0x08e
#define XPAR_MPMC_0_BASEADDR_CTRL10 0x08f
#define XPAR_MPMC_0_HIGHADDR_CTRL10 0x0a4
#define XPAR_MPMC_0_BASEADDR_CTRL11 0x0a5
#define XPAR_MPMC_0_HIGHADDR_CTRL11 0x0b5
#define XPAR_MPMC_0_BASEADDR_CTRL12 0x0b6
#define XPAR_MPMC_0_HIGHADDR_CTRL12 0x0d3
#define XPAR_MPMC_0_BASEADDR_CTRL13 0x0d4
#define XPAR_MPMC_0_HIGHADDR_CTRL13 0x0ec
#define XPAR_MPMC_0_BASEADDR_CTRL16 0x108
#define XPAR_MPMC_0_HIGHADDR_CTRL16 0x110


/******************************************************************/


/******************************************************************/

/* Definitions for driver DMACENTRAL */
#define XPAR_XDMACENTRAL_NUM_INSTANCES 1

/* Definitions for peripheral XPS_CENTRAL_DMA_0 */
#define XPAR_XPS_CENTRAL_DMA_0_DEVICE_ID 0
#define XPAR_XPS_CENTRAL_DMA_0_BASEADDR 0x84050000
#define XPAR_XPS_CENTRAL_DMA_0_HIGHADDR 0x8405FFFF


/******************************************************************/

/* Canonical definitions for peripheral XPS_CENTRAL_DMA_0 */
#define XPAR_DMACENTRAL_0_DEVICE_ID XPAR_XPS_CENTRAL_DMA_0_DEVICE_ID
#define XPAR_DMACENTRAL_0_BASEADDR 0x84050000
#define XPAR_DMACENTRAL_0_HIGHADDR 0x8405FFFF


/******************************************************************/

/* Definitions for driver HWICAP */
#define XPAR_XHWICAP_NUM_INSTANCES 1

/* Definitions for peripheral XPS_HWICAP_0 */
#define XPAR_XPS_HWICAP_0_BASEADDR 0x84020000
#define XPAR_XPS_HWICAP_0_HIGHADDR 0x8402FFFF
#define XPAR_XPS_HWICAP_0_DEVICE_ID 0


/******************************************************************/

/* Canonical definitions for peripheral XPS_HWICAP_0 */
#define XPAR_HWICAP_0_DEVICE_ID XPAR_XPS_HWICAP_0_DEVICE_ID
#define XPAR_HWICAP_0_BASEADDR 0x84020000
#define XPAR_HWICAP_0_HIGHADDR 0x8402FFFF


/******************************************************************/

#define XPAR_INTC_MAX_NUM_INTR_INPUTS 3
#define XPAR_XINTC_HAS_IPR 1
#define XPAR_XINTC_HAS_SIE 1
#define XPAR_XINTC_HAS_CIE 1
#define XPAR_XINTC_HAS_IVR 1
#define XPAR_XINTC_USE_DCR 0
/* Definitions for driver INTC */
#define XPAR_XINTC_NUM_INSTANCES 1

/* Definitions for peripheral XPS_INTC_0 */
#define XPAR_XPS_INTC_0_DEVICE_ID 0
#define XPAR_XPS_INTC_0_BASEADDR 0x15040000
#define XPAR_XPS_INTC_0_HIGHADDR 0x1504FFFF
#define XPAR_XPS_INTC_0_KIND_OF_INTR 0xFFFFFFFF


/******************************************************************/

#define XPAR_INTC_SINGLE_BASEADDR 0x15040000
#define XPAR_INTC_SINGLE_HIGHADDR 0x1504FFFF
#define XPAR_INTC_SINGLE_DEVICE_ID XPAR_XPS_INTC_0_DEVICE_ID
#define XPAR_THREAD_MANAGER_ACCESS_INTR_MASK 0X000001
#define XPAR_XPS_INTC_0_THREAD_MANAGER_ACCESS_INTR_INTR 0
#define XPAR_SCHEDULER_PREEMPTION_INTERRUPT_MASK 0X000002
#define XPAR_XPS_INTC_0_SCHEDULER_PREEMPTION_INTERRUPT_INTR 1
#define XPAR_XPS_TIMER_0_INTERRUPT_MASK 0X000004
#define XPAR_XPS_INTC_0_XPS_TIMER_0_INTERRUPT_INTR 2

/******************************************************************/

/* Canonical definitions for peripheral XPS_INTC_0 */
#define XPAR_INTC_0_DEVICE_ID XPAR_XPS_INTC_0_DEVICE_ID
#define XPAR_INTC_0_BASEADDR 0x15040000
#define XPAR_INTC_0_HIGHADDR 0x1504FFFF
#define XPAR_INTC_0_KIND_OF_INTR 0xFFFFFFFF

#define XPAR_INTC_0_TMRCTR_0_VEC_ID XPAR_XPS_INTC_0_XPS_TIMER_0_INTERRUPT_INTR

/******************************************************************/

/* Definitions for driver TMRCTR */
#define XPAR_XTMRCTR_NUM_INSTANCES 1

/* Definitions for peripheral XPS_TIMER_0 */
#define XPAR_XPS_TIMER_0_DEVICE_ID 0
#define XPAR_XPS_TIMER_0_BASEADDR 0x840B2000
#define XPAR_XPS_TIMER_0_HIGHADDR 0x840B2FFF


/******************************************************************/

/* Canonical definitions for peripheral XPS_TIMER_0 */
#define XPAR_TMRCTR_0_DEVICE_ID XPAR_XPS_TIMER_0_DEVICE_ID
#define XPAR_TMRCTR_0_BASEADDR 0x840B2000
#define XPAR_TMRCTR_0_HIGHADDR 0x840B2FFF


/******************************************************************/

/* Definitions for bus frequencies */
#define XPAR_CPU_DPLB_FREQ_HZ 100000000
#define XPAR_CPU_IPLB_FREQ_HZ 100000000
/******************************************************************/

/* Canonical definitions for bus frequencies */
#define XPAR_PROC_BUS_0_FREQ_HZ 100000000
/******************************************************************/

#define XPAR_CPU_CORE_CLOCK_FREQ_HZ 100000000
#define XPAR_MICROBLAZE_CORE_CLOCK_FREQ_HZ 100000000

/******************************************************************/


/* Definitions for peripheral MICROBLAZE5 */
#define XPAR_MICROBLAZE5_SCO 0
#define XPAR_MICROBLAZE5_FREQ 100000000
#define XPAR_MICROBLAZE5_DATA_SIZE 32
#define XPAR_MICROBLAZE5_DYNAMIC_BUS_SIZING 1
#define XPAR_MICROBLAZE5_FAULT_TOLERANT 0
#define XPAR_MICROBLAZE5_ECC_USE_CE_EXCEPTION 0
#define XPAR_MICROBLAZE5_ENDIANNESS 0
#define XPAR_MICROBLAZE5_AREA_OPTIMIZED 0
#define XPAR_MICROBLAZE5_OPTIMIZATION 0
#define XPAR_MICROBLAZE5_INTERCONNECT 1
#define XPAR_MICROBLAZE5_STREAM_INTERCONNECT 0
#define XPAR_MICROBLAZE5_DPLB_DWIDTH 32
#define XPAR_MICROBLAZE5_DPLB_NATIVE_DWIDTH 32
#define XPAR_MICROBLAZE5_DPLB_BURST_EN 0
#define XPAR_MICROBLAZE5_DPLB_P2P 0
#define XPAR_MICROBLAZE5_IPLB_DWIDTH 32
#define XPAR_MICROBLAZE5_IPLB_NATIVE_DWIDTH 32
#define XPAR_MICROBLAZE5_IPLB_BURST_EN 0
#define XPAR_MICROBLAZE5_IPLB_P2P 0
#define XPAR_MICROBLAZE5_M_AXI_DP_SUPPORTS_THREADS 0
#define XPAR_MICROBLAZE5_M_AXI_DP_THREAD_ID_WIDTH 1
#define XPAR_MICROBLAZE5_M_AXI_DP_SUPPORTS_READ 1
#define XPAR_MICROBLAZE5_M_AXI_DP_SUPPORTS_WRITE 1
#define XPAR_MICROBLAZE5_M_AXI_DP_SUPPORTS_NARROW_BURST 0
#define XPAR_MICROBLAZE5_M_AXI_DP_DATA_WIDTH 32
#define XPAR_MICROBLAZE5_M_AXI_DP_ADDR_WIDTH 32
#define XPAR_MICROBLAZE5_M_AXI_DP_PROTOCOL AXI4
#define XPAR_MICROBLAZE5_INTERCONNECT_M_AXI_DP_READ_ISSUING 1
#define XPAR_MICROBLAZE5_INTERCONNECT_M_AXI_DP_WRITE_ISSUING 1
#define XPAR_MICROBLAZE5_M_AXI_IP_SUPPORTS_THREADS 0
#define XPAR_MICROBLAZE5_M_AXI_IP_THREAD_ID_WIDTH 1
#define XPAR_MICROBLAZE5_M_AXI_IP_SUPPORTS_READ 1
#define XPAR_MICROBLAZE5_M_AXI_IP_SUPPORTS_WRITE 0
#define XPAR_MICROBLAZE5_M_AXI_IP_SUPPORTS_NARROW_BURST 0
#define XPAR_MICROBLAZE5_M_AXI_IP_DATA_WIDTH 32
#define XPAR_MICROBLAZE5_M_AXI_IP_ADDR_WIDTH 32
#define XPAR_MICROBLAZE5_M_AXI_IP_PROTOCOL AXI4
#define XPAR_MICROBLAZE5_INTERCONNECT_M_AXI_IP_READ_ISSUING 1
#define XPAR_MICROBLAZE5_D_AXI 0
#define XPAR_MICROBLAZE5_D_PLB 1
#define XPAR_MICROBLAZE5_D_LMB 1
#define XPAR_MICROBLAZE5_I_AXI 0
#define XPAR_MICROBLAZE5_I_PLB 1
#define XPAR_MICROBLAZE5_I_LMB 1
#define XPAR_MICROBLAZE5_USE_MSR_INSTR 0
#define XPAR_MICROBLAZE5_USE_PCMP_INSTR 0
#define XPAR_MICROBLAZE5_USE_BARREL 1
#define XPAR_MICROBLAZE5_USE_DIV 0
#define XPAR_MICROBLAZE5_USE_HW_MUL 0
#define XPAR_MICROBLAZE5_USE_FPU 0
#define XPAR_MICROBLAZE5_UNALIGNED_EXCEPTIONS 0
#define XPAR_MICROBLAZE5_ILL_OPCODE_EXCEPTION 0
#define XPAR_MICROBLAZE5_M_AXI_I_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE5_M_AXI_D_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE5_IPLB_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE5_DPLB_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE5_DIV_ZERO_EXCEPTION 0
#define XPAR_MICROBLAZE5_FPU_EXCEPTION 0
#define XPAR_MICROBLAZE5_FSL_EXCEPTION 0
#define XPAR_MICROBLAZE5_PVR 2
#define XPAR_MICROBLAZE5_PVR_USER1 0x04
#define XPAR_MICROBLAZE5_PVR_USER2 0xC0000000
#define XPAR_MICROBLAZE5_DEBUG_ENABLED 1
#define XPAR_MICROBLAZE5_NUMBER_OF_PC_BRK 1
#define XPAR_MICROBLAZE5_NUMBER_OF_RD_ADDR_BRK 0
#define XPAR_MICROBLAZE5_NUMBER_OF_WR_ADDR_BRK 0
#define XPAR_MICROBLAZE5_INTERRUPT_IS_EDGE 0
#define XPAR_MICROBLAZE5_EDGE_IS_POSITIVE 1
#define XPAR_MICROBLAZE5_RESET_MSR 0x00000000
#define XPAR_MICROBLAZE5_OPCODE_0X0_ILLEGAL 0
#define XPAR_MICROBLAZE5_FSL_LINKS 2
#define XPAR_MICROBLAZE5_FSL_DATA_SIZE 32
#define XPAR_MICROBLAZE5_USE_EXTENDED_FSL_INSTR 0
#define XPAR_MICROBLAZE5_M0_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE5_S0_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE5_M1_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE5_S1_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE5_M2_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE5_S2_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE5_M3_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE5_S3_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE5_M4_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE5_S4_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE5_M5_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE5_S5_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE5_M6_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE5_S6_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE5_M7_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE5_S7_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE5_M8_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE5_S8_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE5_M9_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE5_S9_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE5_M10_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE5_S10_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE5_M11_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE5_S11_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE5_M12_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE5_S12_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE5_M13_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE5_S13_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE5_M14_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE5_S14_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE5_M15_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE5_S15_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE5_ICACHE_BASEADDR 0xA0000000
#define XPAR_MICROBLAZE5_ICACHE_HIGHADDR 0xAFFFFFFF
#define XPAR_MICROBLAZE5_USE_ICACHE 1
#define XPAR_MICROBLAZE5_ALLOW_ICACHE_WR 1
#define XPAR_MICROBLAZE5_ADDR_TAG_BITS 15
#define XPAR_MICROBLAZE5_CACHE_BYTE_SIZE 8192
#define XPAR_MICROBLAZE5_ICACHE_USE_FSL 1
#define XPAR_MICROBLAZE5_ICACHE_LINE_LEN 4
#define XPAR_MICROBLAZE5_ICACHE_ALWAYS_USED 1
#define XPAR_MICROBLAZE5_ICACHE_INTERFACE 0
#define XPAR_MICROBLAZE5_ICACHE_VICTIMS 0
#define XPAR_MICROBLAZE5_ICACHE_STREAMS 0
#define XPAR_MICROBLAZE5_ICACHE_FORCE_TAG_LUTRAM 0
#define XPAR_MICROBLAZE5_ICACHE_DATA_WIDTH 0
#define XPAR_MICROBLAZE5_M_AXI_IC_SUPPORTS_THREADS 0
#define XPAR_MICROBLAZE5_M_AXI_IC_THREAD_ID_WIDTH 1
#define XPAR_MICROBLAZE5_M_AXI_IC_SUPPORTS_READ 1
#define XPAR_MICROBLAZE5_M_AXI_IC_SUPPORTS_WRITE 0
#define XPAR_MICROBLAZE5_M_AXI_IC_SUPPORTS_NARROW_BURST 0
#define XPAR_MICROBLAZE5_M_AXI_IC_DATA_WIDTH 32
#define XPAR_MICROBLAZE5_M_AXI_IC_ADDR_WIDTH 32
#define XPAR_MICROBLAZE5_M_AXI_IC_PROTOCOL AXI4
#define XPAR_MICROBLAZE5_INTERCONNECT_M_AXI_IC_READ_ISSUING 2
#define XPAR_MICROBLAZE5_DCACHE_BASEADDR 0x00000000
#define XPAR_MICROBLAZE5_DCACHE_HIGHADDR 0x3FFFFFFF
#define XPAR_MICROBLAZE5_USE_DCACHE 0
#define XPAR_MICROBLAZE5_ALLOW_DCACHE_WR 1
#define XPAR_MICROBLAZE5_DCACHE_ADDR_TAG 0
#define XPAR_MICROBLAZE5_DCACHE_BYTE_SIZE 8192
#define XPAR_MICROBLAZE5_DCACHE_USE_FSL 1
#define XPAR_MICROBLAZE5_DCACHE_LINE_LEN 4
#define XPAR_MICROBLAZE5_DCACHE_ALWAYS_USED 0
#define XPAR_MICROBLAZE5_DCACHE_INTERFACE 0
#define XPAR_MICROBLAZE5_DCACHE_USE_WRITEBACK 0
#define XPAR_MICROBLAZE5_DCACHE_VICTIMS 0
#define XPAR_MICROBLAZE5_DCACHE_FORCE_TAG_LUTRAM 0
#define XPAR_MICROBLAZE5_DCACHE_DATA_WIDTH 0
#define XPAR_MICROBLAZE5_M_AXI_DC_SUPPORTS_THREADS 0
#define XPAR_MICROBLAZE5_M_AXI_DC_THREAD_ID_WIDTH 1
#define XPAR_MICROBLAZE5_M_AXI_DC_SUPPORTS_READ 1
#define XPAR_MICROBLAZE5_M_AXI_DC_SUPPORTS_WRITE 1
#define XPAR_MICROBLAZE5_M_AXI_DC_SUPPORTS_NARROW_BURST 0
#define XPAR_MICROBLAZE5_M_AXI_DC_DATA_WIDTH 32
#define XPAR_MICROBLAZE5_M_AXI_DC_ADDR_WIDTH 32
#define XPAR_MICROBLAZE5_M_AXI_DC_PROTOCOL AXI4
#define XPAR_MICROBLAZE5_INTERCONNECT_M_AXI_DC_READ_ISSUING 2
#define XPAR_MICROBLAZE5_INTERCONNECT_M_AXI_DC_WRITE_ISSUING 32
#define XPAR_MICROBLAZE5_USE_MMU 0
#define XPAR_MICROBLAZE5_MMU_DTLB_SIZE 4
#define XPAR_MICROBLAZE5_MMU_ITLB_SIZE 2
#define XPAR_MICROBLAZE5_MMU_TLB_ACCESS 3
#define XPAR_MICROBLAZE5_MMU_ZONES 16
#define XPAR_MICROBLAZE5_USE_INTERRUPT 0
#define XPAR_MICROBLAZE5_USE_EXT_BRK 1
#define XPAR_MICROBLAZE5_USE_EXT_NM_BRK 1
#define XPAR_MICROBLAZE5_USE_BRANCH_TARGET_CACHE 0
#define XPAR_MICROBLAZE5_BRANCH_TARGET_CACHE_SIZE 0

/******************************************************************/

#define XPAR_CPU_ID 5
#define XPAR_MICROBLAZE_ID 5
#define XPAR_MICROBLAZE_SCO 0
#define XPAR_MICROBLAZE_FREQ 100000000
#define XPAR_MICROBLAZE_DATA_SIZE 32
#define XPAR_MICROBLAZE_DYNAMIC_BUS_SIZING 1
#define XPAR_MICROBLAZE_FAULT_TOLERANT 0
#define XPAR_MICROBLAZE_ECC_USE_CE_EXCEPTION 0
#define XPAR_MICROBLAZE_ENDIANNESS 0
#define XPAR_MICROBLAZE_AREA_OPTIMIZED 0
#define XPAR_MICROBLAZE_OPTIMIZATION 0
#define XPAR_MICROBLAZE_INTERCONNECT 1
#define XPAR_MICROBLAZE_STREAM_INTERCONNECT 0
#define XPAR_MICROBLAZE_DPLB_DWIDTH 32
#define XPAR_MICROBLAZE_DPLB_NATIVE_DWIDTH 32
#define XPAR_MICROBLAZE_DPLB_BURST_EN 0
#define XPAR_MICROBLAZE_DPLB_P2P 0
#define XPAR_MICROBLAZE_IPLB_DWIDTH 32
#define XPAR_MICROBLAZE_IPLB_NATIVE_DWIDTH 32
#define XPAR_MICROBLAZE_IPLB_BURST_EN 0
#define XPAR_MICROBLAZE_IPLB_P2P 0
#define XPAR_MICROBLAZE_M_AXI_DP_SUPPORTS_THREADS 0
#define XPAR_MICROBLAZE_M_AXI_DP_THREAD_ID_WIDTH 1
#define XPAR_MICROBLAZE_M_AXI_DP_SUPPORTS_READ 1
#define XPAR_MICROBLAZE_M_AXI_DP_SUPPORTS_WRITE 1
#define XPAR_MICROBLAZE_M_AXI_DP_SUPPORTS_NARROW_BURST 0
#define XPAR_MICROBLAZE_M_AXI_DP_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_DP_ADDR_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_DP_PROTOCOL AXI4
#define XPAR_MICROBLAZE_INTERCONNECT_M_AXI_DP_READ_ISSUING 1
#define XPAR_MICROBLAZE_INTERCONNECT_M_AXI_DP_WRITE_ISSUING 1
#define XPAR_MICROBLAZE_M_AXI_IP_SUPPORTS_THREADS 0
#define XPAR_MICROBLAZE_M_AXI_IP_THREAD_ID_WIDTH 1
#define XPAR_MICROBLAZE_M_AXI_IP_SUPPORTS_READ 1
#define XPAR_MICROBLAZE_M_AXI_IP_SUPPORTS_WRITE 0
#define XPAR_MICROBLAZE_M_AXI_IP_SUPPORTS_NARROW_BURST 0
#define XPAR_MICROBLAZE_M_AXI_IP_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_IP_ADDR_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_IP_PROTOCOL AXI4
#define XPAR_MICROBLAZE_INTERCONNECT_M_AXI_IP_READ_ISSUING 1
#define XPAR_MICROBLAZE_D_AXI 0
#define XPAR_MICROBLAZE_D_PLB 1
#define XPAR_MICROBLAZE_D_LMB 1
#define XPAR_MICROBLAZE_I_AXI 0
#define XPAR_MICROBLAZE_I_PLB 1
#define XPAR_MICROBLAZE_I_LMB 1
#define XPAR_MICROBLAZE_USE_MSR_INSTR 0
#define XPAR_MICROBLAZE_USE_PCMP_INSTR 0
#define XPAR_MICROBLAZE_USE_BARREL 1
#define XPAR_MICROBLAZE_USE_DIV 0
#define XPAR_MICROBLAZE_USE_HW_MUL 0
#define XPAR_MICROBLAZE_USE_FPU 0
#define XPAR_MICROBLAZE_UNALIGNED_EXCEPTIONS 0
#define XPAR_MICROBLAZE_ILL_OPCODE_EXCEPTION 0
#define XPAR_MICROBLAZE_M_AXI_I_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE_M_AXI_D_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE_IPLB_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE_DPLB_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE_DIV_ZERO_EXCEPTION 0
#define XPAR_MICROBLAZE_FPU_EXCEPTION 0
#define XPAR_MICROBLAZE_FSL_EXCEPTION 0
#define XPAR_MICROBLAZE_PVR 2
#define XPAR_MICROBLAZE_PVR_USER1 0x04
#define XPAR_MICROBLAZE_PVR_USER2 0xC0000000
#define XPAR_MICROBLAZE_DEBUG_ENABLED 1
#define XPAR_MICROBLAZE_NUMBER_OF_PC_BRK 1
#define XPAR_MICROBLAZE_NUMBER_OF_RD_ADDR_BRK 0
#define XPAR_MICROBLAZE_NUMBER_OF_WR_ADDR_BRK 0
#define XPAR_MICROBLAZE_INTERRUPT_IS_EDGE 0
#define XPAR_MICROBLAZE_EDGE_IS_POSITIVE 1
#define XPAR_MICROBLAZE_RESET_MSR 0x00000000
#define XPAR_MICROBLAZE_OPCODE_0X0_ILLEGAL 0
#define XPAR_MICROBLAZE_FSL_LINKS 2
#define XPAR_MICROBLAZE_FSL_DATA_SIZE 32
#define XPAR_MICROBLAZE_USE_EXTENDED_FSL_INSTR 0
#define XPAR_MICROBLAZE_M0_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S0_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M1_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S1_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M2_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S2_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M3_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S3_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M4_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S4_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M5_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S5_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M6_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S6_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M7_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S7_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M8_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S8_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M9_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S9_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M10_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S10_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M11_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S11_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M12_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S12_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M13_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S13_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M14_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S14_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M15_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S15_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_ICACHE_BASEADDR 0xA0000000
#define XPAR_MICROBLAZE_ICACHE_HIGHADDR 0xAFFFFFFF
#define XPAR_MICROBLAZE_USE_ICACHE 1
#define XPAR_MICROBLAZE_ALLOW_ICACHE_WR 1
#define XPAR_MICROBLAZE_ADDR_TAG_BITS 15
#define XPAR_MICROBLAZE_CACHE_BYTE_SIZE 8192
#define XPAR_MICROBLAZE_ICACHE_USE_FSL 1
#define XPAR_MICROBLAZE_ICACHE_LINE_LEN 4
#define XPAR_MICROBLAZE_ICACHE_ALWAYS_USED 1
#define XPAR_MICROBLAZE_ICACHE_INTERFACE 0
#define XPAR_MICROBLAZE_ICACHE_VICTIMS 0
#define XPAR_MICROBLAZE_ICACHE_STREAMS 0
#define XPAR_MICROBLAZE_ICACHE_FORCE_TAG_LUTRAM 0
#define XPAR_MICROBLAZE_ICACHE_DATA_WIDTH 0
#define XPAR_MICROBLAZE_M_AXI_IC_SUPPORTS_THREADS 0
#define XPAR_MICROBLAZE_M_AXI_IC_THREAD_ID_WIDTH 1
#define XPAR_MICROBLAZE_M_AXI_IC_SUPPORTS_READ 1
#define XPAR_MICROBLAZE_M_AXI_IC_SUPPORTS_WRITE 0
#define XPAR_MICROBLAZE_M_AXI_IC_SUPPORTS_NARROW_BURST 0
#define XPAR_MICROBLAZE_M_AXI_IC_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_IC_ADDR_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_IC_PROTOCOL AXI4
#define XPAR_MICROBLAZE_INTERCONNECT_M_AXI_IC_READ_ISSUING 2
#define XPAR_MICROBLAZE_DCACHE_BASEADDR 0x00000000
#define XPAR_MICROBLAZE_DCACHE_HIGHADDR 0x3FFFFFFF
#define XPAR_MICROBLAZE_USE_DCACHE 0
#define XPAR_MICROBLAZE_ALLOW_DCACHE_WR 1
#define XPAR_MICROBLAZE_DCACHE_ADDR_TAG 0
#define XPAR_MICROBLAZE_DCACHE_BYTE_SIZE 8192
#define XPAR_MICROBLAZE_DCACHE_USE_FSL 1
#define XPAR_MICROBLAZE_DCACHE_LINE_LEN 4
#define XPAR_MICROBLAZE_DCACHE_ALWAYS_USED 0
#define XPAR_MICROBLAZE_DCACHE_INTERFACE 0
#define XPAR_MICROBLAZE_DCACHE_USE_WRITEBACK 0
#define XPAR_MICROBLAZE_DCACHE_VICTIMS 0
#define XPAR_MICROBLAZE_DCACHE_FORCE_TAG_LUTRAM 0
#define XPAR_MICROBLAZE_DCACHE_DATA_WIDTH 0
#define XPAR_MICROBLAZE_M_AXI_DC_SUPPORTS_THREADS 0
#define XPAR_MICROBLAZE_M_AXI_DC_THREAD_ID_WIDTH 1
#define XPAR_MICROBLAZE_M_AXI_DC_SUPPORTS_READ 1
#define XPAR_MICROBLAZE_M_AXI_DC_SUPPORTS_WRITE 1
#define XPAR_MICROBLAZE_M_AXI_DC_SUPPORTS_NARROW_BURST 0
#define XPAR_MICROBLAZE_M_AXI_DC_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_DC_ADDR_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_DC_PROTOCOL AXI4
#define XPAR_MICROBLAZE_INTERCONNECT_M_AXI_DC_READ_ISSUING 2
#define XPAR_MICROBLAZE_INTERCONNECT_M_AXI_DC_WRITE_ISSUING 32
#define XPAR_MICROBLAZE_USE_MMU 0
#define XPAR_MICROBLAZE_MMU_DTLB_SIZE 4
#define XPAR_MICROBLAZE_MMU_ITLB_SIZE 2
#define XPAR_MICROBLAZE_MMU_TLB_ACCESS 3
#define XPAR_MICROBLAZE_MMU_ZONES 16
#define XPAR_MICROBLAZE_USE_INTERRUPT 0
#define XPAR_MICROBLAZE_USE_EXT_BRK 1
#define XPAR_MICROBLAZE_USE_EXT_NM_BRK 1
#define XPAR_MICROBLAZE_USE_BRANCH_TARGET_CACHE 0
#define XPAR_MICROBLAZE_BRANCH_TARGET_CACHE_SIZE 0
#define XPAR_MICROBLAZE_HW_VER "8.00.a"

/******************************************************************/

