

================================================================
== Vitis HLS Report for 'ChenIDct_1'
================================================================
* Date:           Tue Jun 18 12:24:20 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        jpeg_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.581 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      333|      333|  1.665 us|  1.665 us|  333|  333|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%y_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %y" [benchmarks/chstone/jpeg/src/jpeg_decode.c:169]   --->   Operation 7 'read' 'y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [2/2] (0.00ns)   --->   "%call_ln169 = call void @ChenIDct.1_Pipeline_VITIS_LOOP_178_1, i32 %QuantBuff, i10 %y_read, i32 %IDCTBuff" [benchmarks/chstone/jpeg/src/jpeg_decode.c:169]   --->   Operation 8 'call' 'call_ln169' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 9 [1/2] (0.00ns)   --->   "%call_ln169 = call void @ChenIDct.1_Pipeline_VITIS_LOOP_178_1, i32 %QuantBuff, i10 %y_read, i32 %IDCTBuff" [benchmarks/chstone/jpeg/src/jpeg_decode.c:169]   --->   Operation 9 'call' 'call_ln169' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 2.23>
ST_3 : Operation 10 [2/2] (2.23ns)   --->   "%call_ln169 = call void @ChenIDct.1_Pipeline_VITIS_LOOP_249_2, i10 %y_read, i32 %IDCTBuff" [benchmarks/chstone/jpeg/src/jpeg_decode.c:169]   --->   Operation 10 'call' 'call_ln169' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 11 [1/2] (0.00ns)   --->   "%call_ln169 = call void @ChenIDct.1_Pipeline_VITIS_LOOP_249_2, i10 %y_read, i32 %IDCTBuff" [benchmarks/chstone/jpeg/src/jpeg_decode.c:169]   --->   Operation 11 'call' 'call_ln169' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 12 [2/2] (0.00ns)   --->   "%call_ln169 = call void @ChenIDct.1_Pipeline_VITIS_LOOP_312_3, i10 %y_read, i32 %IDCTBuff" [benchmarks/chstone/jpeg/src/jpeg_decode.c:169]   --->   Operation 12 'call' 'call_ln169' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 13 [1/2] (0.00ns)   --->   "%call_ln169 = call void @ChenIDct.1_Pipeline_VITIS_LOOP_312_3, i10 %y_read, i32 %IDCTBuff" [benchmarks/chstone/jpeg/src/jpeg_decode.c:169]   --->   Operation 13 'call' 'call_ln169' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 14 [1/1] (0.00ns)   --->   "%ret_ln314 = ret" [benchmarks/chstone/jpeg/src/jpeg_decode.c:314]   --->   Operation 14 'ret' 'ret_ln314' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 0.000ns
The critical path consists of the following:

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 2.231ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln169', benchmarks/chstone/jpeg/src/jpeg_decode.c:169) to 'ChenIDct.1_Pipeline_VITIS_LOOP_249_2' [6]  (2.231 ns)

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
