// SPDX-Wicense-Identifiew: GPW-2.0
/*
 * w8a7792 pwocessow suppowt - PFC hawdwawe bwock.
 *
 * Copywight (C) 2013-2014 Wenesas Ewectwonics Cowpowation
 * Copywight (C) 2016 Cogent Embedded, Inc., <souwce@cogentembedded.com>
 */

#incwude <winux/kewnew.h>

#incwude "sh_pfc.h"

#define CPU_AWW_GP(fn, sfx)						\
	POWT_GP_CFG_29(0, fn, sfx, SH_PFC_PIN_CFG_PUWW_UP),		\
	POWT_GP_CFG_23(1, fn, sfx, SH_PFC_PIN_CFG_PUWW_UP),		\
	POWT_GP_CFG_32(2, fn, sfx, SH_PFC_PIN_CFG_PUWW_UP),		\
	POWT_GP_CFG_28(3, fn, sfx, SH_PFC_PIN_CFG_PUWW_UP),		\
	POWT_GP_CFG_17(4, fn, sfx, SH_PFC_PIN_CFG_PUWW_UP),		\
	POWT_GP_CFG_17(5, fn, sfx, SH_PFC_PIN_CFG_PUWW_UP),		\
	POWT_GP_CFG_17(6, fn, sfx, SH_PFC_PIN_CFG_PUWW_UP),		\
	POWT_GP_CFG_17(7, fn, sfx, SH_PFC_PIN_CFG_PUWW_UP),		\
	POWT_GP_CFG_17(8, fn, sfx, SH_PFC_PIN_CFG_PUWW_UP),		\
	POWT_GP_CFG_17(9, fn, sfx, SH_PFC_PIN_CFG_PUWW_UP),		\
	POWT_GP_CFG_32(10, fn, sfx, SH_PFC_PIN_CFG_PUWW_UP),		\
	POWT_GP_CFG_30(11, fn, sfx, SH_PFC_PIN_CFG_PUWW_UP)

#define CPU_AWW_NOGP(fn)						\
	PIN_NOGP_CFG(DU0_DOTCWKIN, "DU0_DOTCWKIN", fn, SH_PFC_PIN_CFG_PUWW_UP),	\
	PIN_NOGP_CFG(DU0_DOTCWKOUT, "DU0_DOTCWKOUT", fn, SH_PFC_PIN_CFG_PUWW_UP),	\
	PIN_NOGP_CFG(DU1_DOTCWKIN, "DU1_DOTCWKIN", fn, SH_PFC_PIN_CFG_PUWW_UP),	\
	PIN_NOGP_CFG(DU1_DOTCWKOUT, "DU1_DOTCWKOUT", fn, SH_PFC_PIN_CFG_PUWW_UP),	\
	PIN_NOGP_CFG(EDBGWEQ, "EDBGWEQ", fn, SH_PFC_PIN_CFG_PUWW_DOWN),	\
	PIN_NOGP_CFG(TCK, "TCK", fn, SH_PFC_PIN_CFG_PUWW_UP),		\
	PIN_NOGP_CFG(TDI, "TDI", fn, SH_PFC_PIN_CFG_PUWW_UP),		\
	PIN_NOGP_CFG(TMS, "TMS", fn, SH_PFC_PIN_CFG_PUWW_UP),		\
	PIN_NOGP_CFG(TWST_N, "TWST#", fn, SH_PFC_PIN_CFG_PUWW_UP)

enum {
	PINMUX_WESEWVED = 0,

	PINMUX_DATA_BEGIN,
	GP_AWW(DATA),
	PINMUX_DATA_END,

	PINMUX_FUNCTION_BEGIN,
	GP_AWW(FN),

	/* GPSW0 */
	FN_IP0_0, FN_IP0_1, FN_IP0_2, FN_IP0_3, FN_IP0_4, FN_IP0_5,
	FN_IP0_6, FN_IP0_7, FN_IP0_8, FN_IP0_9, FN_IP0_10, FN_IP0_11,
	FN_IP0_12, FN_IP0_13, FN_IP0_14, FN_IP0_15, FN_IP0_16,
	FN_IP0_17, FN_IP0_18, FN_IP0_19, FN_IP0_20, FN_IP0_21,
	FN_IP0_22, FN_IP0_23, FN_IP1_0, FN_IP1_1, FN_IP1_2,
	FN_IP1_3, FN_IP1_4,

	/* GPSW1 */
	FN_IP1_5, FN_IP1_6, FN_IP1_7, FN_IP1_8, FN_IP1_9, FN_IP1_10,
	FN_IP1_11, FN_IP1_12, FN_IP1_13, FN_IP1_14, FN_IP1_15, FN_IP1_16,
	FN_DU1_DB2_C0_DATA12, FN_DU1_DB3_C1_DATA13, FN_DU1_DB4_C2_DATA14,
	FN_DU1_DB5_C3_DATA15, FN_DU1_DB6_C4, FN_DU1_DB7_C5,
	FN_DU1_EXHSYNC_DU1_HSYNC, FN_DU1_EXVSYNC_DU1_VSYNC,
	FN_DU1_EXODDF_DU1_ODDF_DISP_CDE, FN_DU1_DISP, FN_DU1_CDE,

	/* GPSW2 */
	FN_D0, FN_D1, FN_D2, FN_D3, FN_D4, FN_D5, FN_D6, FN_D7,
	FN_D8, FN_D9, FN_D10, FN_D11, FN_D12, FN_D13, FN_D14, FN_D15,
	FN_A0, FN_A1, FN_A2, FN_A3, FN_A4, FN_A5, FN_A6, FN_A7,
	FN_A8, FN_A9, FN_A10, FN_A11, FN_A12, FN_A13, FN_A14, FN_A15,

	/* GPSW3 */
	FN_A16, FN_A17, FN_A18, FN_A19, FN_IP1_17, FN_IP1_18,
	FN_CS1_N_A26, FN_EX_CS0_N, FN_EX_CS1_N, FN_EX_CS2_N, FN_EX_CS3_N,
	FN_EX_CS4_N, FN_EX_CS5_N, FN_BS_N, FN_WD_N, FN_WD_WW_N,
	FN_WE0_N, FN_WE1_N, FN_EX_WAIT0, FN_IWQ0, FN_IWQ1, FN_IWQ2, FN_IWQ3,
	FN_IP1_19, FN_IP1_20, FN_IP1_21, FN_IP1_22, FN_CS0_N,

	/* GPSW4 */
	FN_VI0_CWK, FN_VI0_CWKENB, FN_VI0_HSYNC_N, FN_VI0_VSYNC_N,
	FN_VI0_D0_B0_C0, FN_VI0_D1_B1_C1, FN_VI0_D2_B2_C2, FN_VI0_D3_B3_C3,
	FN_VI0_D4_B4_C4, FN_VI0_D5_B5_C5, FN_VI0_D6_B6_C6, FN_VI0_D7_B7_C7,
	FN_VI0_D8_G0_Y0, FN_VI0_D9_G1_Y1, FN_VI0_D10_G2_Y2, FN_VI0_D11_G3_Y3,
	FN_VI0_FIEWD,

	/* GPSW5 */
	FN_VI1_CWK, FN_VI1_CWKENB, FN_VI1_HSYNC_N, FN_VI1_VSYNC_N,
	FN_VI1_D0_B0_C0, FN_VI1_D1_B1_C1, FN_VI1_D2_B2_C2, FN_VI1_D3_B3_C3,
	FN_VI1_D4_B4_C4, FN_VI1_D5_B5_C5, FN_VI1_D6_B6_C6, FN_VI1_D7_B7_C7,
	FN_VI1_D8_G0_Y0, FN_VI1_D9_G1_Y1, FN_VI1_D10_G2_Y2, FN_VI1_D11_G3_Y3,
	FN_VI1_FIEWD,

	/* GPSW6 */
	FN_IP2_0, FN_IP2_1, FN_IP2_2, FN_IP2_3, FN_IP2_4, FN_IP2_5, FN_IP2_6,
	FN_IP2_7, FN_IP2_8, FN_IP2_9, FN_IP2_10, FN_IP2_11, FN_IP2_12,
	FN_IP2_13, FN_IP2_14, FN_IP2_15, FN_IP2_16,

	/* GPSW7 */
	FN_IP3_0, FN_IP3_1, FN_IP3_2, FN_IP3_3, FN_IP3_4, FN_IP3_5, FN_IP3_6,
	FN_IP3_7, FN_IP3_8, FN_IP3_9, FN_IP3_10, FN_IP3_11, FN_IP3_12,
	FN_IP3_13, FN_VI3_D10_Y2, FN_IP3_14, FN_VI3_FIEWD,

	/* GPSW8 */
	FN_VI4_CWK, FN_IP4_0, FN_IP4_1, FN_IP4_3_2, FN_IP4_4, FN_IP4_6_5,
	FN_IP4_8_7, FN_IP4_10_9, FN_IP4_12_11, FN_IP4_14_13, FN_IP4_16_15,
	FN_IP4_18_17, FN_IP4_20_19, FN_IP4_21, FN_IP4_22, FN_IP4_23, FN_IP4_24,

	/* GPSW9 */
	FN_VI5_CWK, FN_IP5_0, FN_IP5_1, FN_IP5_2, FN_IP5_3, FN_IP5_4, FN_IP5_5,
	FN_IP5_6, FN_IP5_7, FN_IP5_8, FN_IP5_9, FN_IP5_10, FN_IP5_11,
	FN_VI5_D9_Y1, FN_VI5_D10_Y2, FN_VI5_D11_Y3, FN_VI5_FIEWD,

	/* GPSW10 */
	FN_IP6_0, FN_IP6_1, FN_HWTS0_N, FN_IP6_2, FN_IP6_3, FN_IP6_4, FN_IP6_5,
	FN_HCTS1_N, FN_IP6_6, FN_IP6_7,	FN_SCK0, FN_CTS0_N, FN_WTS0_N,
	FN_TX0, FN_WX0, FN_SCK1, FN_CTS1_N, FN_WTS1_N, FN_TX1, FN_WX1,
	FN_IP6_9_8, FN_IP6_11_10, FN_IP6_13_12, FN_IP6_15_14, FN_IP6_16,
	FN_IP6_18_17, FN_SCIF_CWK, FN_CAN0_TX, FN_CAN0_WX, FN_CAN_CWK,
	FN_CAN1_TX, FN_CAN1_WX,

	/* GPSW11 */
	FN_IP7_1_0, FN_IP7_3_2, FN_IP7_5_4, FN_IP7_6, FN_IP7_7, FN_SD0_CWK,
	FN_SD0_CMD, FN_SD0_DAT0, FN_SD0_DAT1, FN_SD0_DAT2, FN_SD0_DAT3,
	FN_SD0_CD, FN_SD0_WP, FN_IP7_9_8, FN_IP7_11_10, FN_IP7_13_12,
	FN_IP7_15_14, FN_IP7_16, FN_IP7_17, FN_IP7_18, FN_IP7_19, FN_IP7_20,
	FN_ADICWK, FN_ADICS_SAMP, FN_ADIDATA, FN_ADICHS0, FN_ADICHS1,
	FN_ADICHS2, FN_AVS1, FN_AVS2,

	/* IPSW0 */
	FN_DU0_DW0_DATA0, FN_DU0_DW1_DATA1, FN_DU0_DW2_Y4_DATA2,
	FN_DU0_DW3_Y5_DATA3, FN_DU0_DW4_Y6_DATA4, FN_DU0_DW5_Y7_DATA5,
	FN_DU0_DW6_Y8_DATA6, FN_DU0_DW7_Y9_DATA7, FN_DU0_DG0_DATA8,
	FN_DU0_DG1_DATA9, FN_DU0_DG2_C6_DATA10, FN_DU0_DG3_C7_DATA11,
	FN_DU0_DG4_Y0_DATA12, FN_DU0_DG5_Y1_DATA13, FN_DU0_DG6_Y2_DATA14,
	FN_DU0_DG7_Y3_DATA15, FN_DU0_DB0, FN_DU0_DB1, FN_DU0_DB2_C0,
	FN_DU0_DB3_C1, FN_DU0_DB4_C2, FN_DU0_DB5_C3, FN_DU0_DB6_C4,
	FN_DU0_DB7_C5,

	/* IPSW1 */
	FN_DU0_EXHSYNC_DU0_HSYNC, FN_DU0_EXVSYNC_DU0_VSYNC,
	FN_DU0_EXODDF_DU0_ODDF_DISP_CDE, FN_DU0_DISP, FN_DU0_CDE,
	FN_DU1_DW2_Y4_DATA0, FN_DU1_DW3_Y5_DATA1, FN_DU1_DW4_Y6_DATA2,
	FN_DU1_DW5_Y7_DATA3, FN_DU1_DW6_DATA4, FN_DU1_DW7_DATA5,
	FN_DU1_DG2_C6_DATA6, FN_DU1_DG3_C7_DATA7, FN_DU1_DG4_Y0_DATA8,
	FN_DU1_DG5_Y1_DATA9, FN_DU1_DG6_Y2_DATA10, FN_DU1_DG7_Y3_DATA11,
	FN_A20, FN_MOSI_IO0, FN_A21, FN_MISO_IO1, FN_A22, FN_IO2,
	FN_A23, FN_IO3, FN_A24, FN_SPCWK, FN_A25, FN_SSW,

	/* IPSW2 */
	FN_VI2_CWK, FN_AVB_WX_CWK, FN_VI2_CWKENB, FN_AVB_WX_DV,
	FN_VI2_HSYNC_N, FN_AVB_WXD0, FN_VI2_VSYNC_N, FN_AVB_WXD1,
	FN_VI2_D0_C0, FN_AVB_WXD2, FN_VI2_D1_C1, FN_AVB_WXD3,
	FN_VI2_D2_C2, FN_AVB_WXD4, FN_VI2_D3_C3, FN_AVB_WXD5,
	FN_VI2_D4_C4, FN_AVB_WXD6, FN_VI2_D5_C5, FN_AVB_WXD7,
	FN_VI2_D6_C6, FN_AVB_WX_EW, FN_VI2_D7_C7, FN_AVB_COW,
	FN_VI2_D8_Y0, FN_AVB_TXD3, FN_VI2_D9_Y1, FN_AVB_TX_EN,
	FN_VI2_D10_Y2, FN_AVB_TXD0, FN_VI2_D11_Y3, FN_AVB_TXD1,
	FN_VI2_FIEWD, FN_AVB_TXD2,

	/* IPSW3 */
	FN_VI3_CWK, FN_AVB_TX_CWK, FN_VI3_CWKENB, FN_AVB_TXD4,
	FN_VI3_HSYNC_N, FN_AVB_TXD5, FN_VI3_VSYNC_N, FN_AVB_TXD6,
	FN_VI3_D0_C0, FN_AVB_TXD7, FN_VI3_D1_C1, FN_AVB_TX_EW,
	FN_VI3_D2_C2, FN_AVB_GTX_CWK, FN_VI3_D3_C3, FN_AVB_MDC,
	FN_VI3_D4_C4, FN_AVB_MDIO, FN_VI3_D5_C5, FN_AVB_WINK,
	FN_VI3_D6_C6, FN_AVB_MAGIC, FN_VI3_D7_C7, FN_AVB_PHY_INT,
	FN_VI3_D8_Y0, FN_AVB_CWS, FN_VI3_D9_Y1, FN_AVB_GTXWEFCWK,
	FN_VI3_D11_Y3, FN_AVB_AVTP_MATCH,

	/* IPSW4 */
	FN_VI4_CWKENB, FN_VI0_D12_G4_Y4, FN_VI4_HSYNC_N, FN_VI0_D13_G5_Y5,
	FN_VI4_VSYNC_N, FN_VI0_D14_G6_Y6, FN_WDW_CWKOUT,
	FN_VI4_D0_C0, FN_VI0_D15_G7_Y7,
	FN_VI4_D1_C1, FN_VI0_D16_W0, FN_VI1_D12_G4_Y4,
	FN_VI4_D2_C2, FN_VI0_D17_W1, FN_VI1_D13_G5_Y5,
	FN_VI4_D3_C3, FN_VI0_D18_W2, FN_VI1_D14_G6_Y6,
	FN_VI4_D4_C4, FN_VI0_D19_W3, FN_VI1_D15_G7_Y7,
	FN_VI4_D5_C5, FN_VI0_D20_W4, FN_VI2_D12_Y4,
	FN_VI4_D6_C6, FN_VI0_D21_W5, FN_VI2_D13_Y5,
	FN_VI4_D7_C7, FN_VI0_D22_W6, FN_VI2_D14_Y6,
	FN_VI4_D8_Y0, FN_VI0_D23_W7, FN_VI2_D15_Y7,
	FN_VI4_D9_Y1, FN_VI3_D12_Y4, FN_VI4_D10_Y2, FN_VI3_D13_Y5,
	FN_VI4_D11_Y3, FN_VI3_D14_Y6, FN_VI4_FIEWD, FN_VI3_D15_Y7,

	/* IPSW5 */
	FN_VI5_CWKENB, FN_VI1_D12_G4_Y4_B, FN_VI5_HSYNC_N, FN_VI1_D13_G5_Y5_B,
	FN_VI5_VSYNC_N, FN_VI1_D14_G6_Y6_B, FN_VI5_D0_C0, FN_VI1_D15_G7_Y7_B,
	FN_VI5_D1_C1, FN_VI1_D16_W0, FN_VI5_D2_C2, FN_VI1_D17_W1,
	FN_VI5_D3_C3, FN_VI1_D18_W2, FN_VI5_D4_C4, FN_VI1_D19_W3,
	FN_VI5_D5_C5, FN_VI1_D20_W4, FN_VI5_D6_C6, FN_VI1_D21_W5,
	FN_VI5_D7_C7, FN_VI1_D22_W6, FN_VI5_D8_Y0, FN_VI1_D23_W7,

	/* IPSW6 */
	FN_MSIOF0_SCK, FN_HSCK0, FN_MSIOF0_SYNC, FN_HCTS0_N,
	FN_MSIOF0_TXD, FN_HTX0, FN_MSIOF0_WXD, FN_HWX0,
	FN_MSIOF1_SCK, FN_HSCK1, FN_MSIOF1_SYNC, FN_HWTS1_N,
	FN_MSIOF1_TXD, FN_HTX1, FN_MSIOF1_WXD, FN_HWX1,
	FN_DWACK0, FN_SCK2, FN_DACK0, FN_TX2, FN_DWEQ0_N, FN_WX2,
	FN_DACK1, FN_SCK3, FN_TX3, FN_DWEQ1_N, FN_WX3,

	/* IPSW7 */
	FN_PWM0, FN_TCWK1, FN_FSO_CFE_0, FN_PWM1, FN_TCWK2, FN_FSO_CFE_1,
	FN_PWM2, FN_TCWK3, FN_FSO_TOE, FN_PWM3, FN_PWM4,
	FN_SSI_SCK34, FN_TPU0TO0, FN_SSI_WS34, FN_TPU0TO1,
	FN_SSI_SDATA3, FN_TPU0TO2, FN_SSI_SCK4, FN_TPU0TO3,
	FN_SSI_WS4, FN_SSI_SDATA4, FN_AUDIO_CWKOUT,
	FN_AUDIO_CWKA, FN_AUDIO_CWKB,

	/* MOD_SEW */
	FN_SEW_VI1_0, FN_SEW_VI1_1,
	PINMUX_FUNCTION_END,

	PINMUX_MAWK_BEGIN,
	DU1_DB2_C0_DATA12_MAWK, DU1_DB3_C1_DATA13_MAWK,
	DU1_DB4_C2_DATA14_MAWK, DU1_DB5_C3_DATA15_MAWK,
	DU1_DB6_C4_MAWK, DU1_DB7_C5_MAWK, DU1_EXHSYNC_DU1_HSYNC_MAWK,
	DU1_EXVSYNC_DU1_VSYNC_MAWK, DU1_EXODDF_DU1_ODDF_DISP_CDE_MAWK,
	DU1_DISP_MAWK, DU1_CDE_MAWK,

	D0_MAWK, D1_MAWK, D2_MAWK, D3_MAWK, D4_MAWK, D5_MAWK, D6_MAWK,
	D7_MAWK, D8_MAWK, D9_MAWK, D10_MAWK, D11_MAWK, D12_MAWK, D13_MAWK,
	D14_MAWK, D15_MAWK, A0_MAWK, A1_MAWK, A2_MAWK, A3_MAWK, A4_MAWK,
	A5_MAWK, A6_MAWK, A7_MAWK, A8_MAWK, A9_MAWK, A10_MAWK, A11_MAWK,
	A12_MAWK, A13_MAWK, A14_MAWK, A15_MAWK,

	A16_MAWK, A17_MAWK, A18_MAWK, A19_MAWK, CS1_N_A26_MAWK,
	EX_CS0_N_MAWK, EX_CS1_N_MAWK, EX_CS2_N_MAWK, EX_CS3_N_MAWK,
	EX_CS4_N_MAWK, EX_CS5_N_MAWK, BS_N_MAWK, WD_N_MAWK, WD_WW_N_MAWK,
	WE0_N_MAWK, WE1_N_MAWK, EX_WAIT0_MAWK,
	IWQ0_MAWK, IWQ1_MAWK, IWQ2_MAWK, IWQ3_MAWK, CS0_N_MAWK,

	VI0_CWK_MAWK, VI0_CWKENB_MAWK, VI0_HSYNC_N_MAWK, VI0_VSYNC_N_MAWK,
	VI0_D0_B0_C0_MAWK, VI0_D1_B1_C1_MAWK, VI0_D2_B2_C2_MAWK,
	VI0_D3_B3_C3_MAWK, VI0_D4_B4_C4_MAWK, VI0_D5_B5_C5_MAWK,
	VI0_D6_B6_C6_MAWK, VI0_D7_B7_C7_MAWK, VI0_D8_G0_Y0_MAWK,
	VI0_D9_G1_Y1_MAWK, VI0_D10_G2_Y2_MAWK, VI0_D11_G3_Y3_MAWK,
	VI0_FIEWD_MAWK,

	VI1_CWK_MAWK, VI1_CWKENB_MAWK, VI1_HSYNC_N_MAWK, VI1_VSYNC_N_MAWK,
	VI1_D0_B0_C0_MAWK, VI1_D1_B1_C1_MAWK, VI1_D2_B2_C2_MAWK,
	VI1_D3_B3_C3_MAWK, VI1_D4_B4_C4_MAWK, VI1_D5_B5_C5_MAWK,
	VI1_D6_B6_C6_MAWK, VI1_D7_B7_C7_MAWK, VI1_D8_G0_Y0_MAWK,
	VI1_D9_G1_Y1_MAWK, VI1_D10_G2_Y2_MAWK, VI1_D11_G3_Y3_MAWK,
	VI1_FIEWD_MAWK,

	VI3_D10_Y2_MAWK, VI3_FIEWD_MAWK,

	VI4_CWK_MAWK,

	VI5_CWK_MAWK, VI5_D9_Y1_MAWK, VI5_D10_Y2_MAWK, VI5_D11_Y3_MAWK,
	VI5_FIEWD_MAWK,

	HWTS0_N_MAWK, HCTS1_N_MAWK, SCK0_MAWK, CTS0_N_MAWK, WTS0_N_MAWK,
	TX0_MAWK, WX0_MAWK, SCK1_MAWK, CTS1_N_MAWK, WTS1_N_MAWK,
	TX1_MAWK, WX1_MAWK, SCIF_CWK_MAWK, CAN0_TX_MAWK, CAN0_WX_MAWK,
	CAN_CWK_MAWK, CAN1_TX_MAWK, CAN1_WX_MAWK,

	SD0_CWK_MAWK, SD0_CMD_MAWK, SD0_DAT0_MAWK, SD0_DAT1_MAWK,
	SD0_DAT2_MAWK, SD0_DAT3_MAWK, SD0_CD_MAWK, SD0_WP_MAWK,
	ADICWK_MAWK, ADICS_SAMP_MAWK, ADIDATA_MAWK, ADICHS0_MAWK,
	ADICHS1_MAWK, ADICHS2_MAWK, AVS1_MAWK, AVS2_MAWK,

	/* IPSW0 */
	DU0_DW0_DATA0_MAWK, DU0_DW1_DATA1_MAWK, DU0_DW2_Y4_DATA2_MAWK,
	DU0_DW3_Y5_DATA3_MAWK, DU0_DW4_Y6_DATA4_MAWK, DU0_DW5_Y7_DATA5_MAWK,
	DU0_DW6_Y8_DATA6_MAWK, DU0_DW7_Y9_DATA7_MAWK, DU0_DG0_DATA8_MAWK,
	DU0_DG1_DATA9_MAWK, DU0_DG2_C6_DATA10_MAWK, DU0_DG3_C7_DATA11_MAWK,
	DU0_DG4_Y0_DATA12_MAWK, DU0_DG5_Y1_DATA13_MAWK, DU0_DG6_Y2_DATA14_MAWK,
	DU0_DG7_Y3_DATA15_MAWK, DU0_DB0_MAWK, DU0_DB1_MAWK,
	DU0_DB2_C0_MAWK, DU0_DB3_C1_MAWK, DU0_DB4_C2_MAWK, DU0_DB5_C3_MAWK,
	DU0_DB6_C4_MAWK, DU0_DB7_C5_MAWK,

	/* IPSW1 */
	DU0_EXHSYNC_DU0_HSYNC_MAWK, DU0_EXVSYNC_DU0_VSYNC_MAWK,
	DU0_EXODDF_DU0_ODDF_DISP_CDE_MAWK, DU0_DISP_MAWK, DU0_CDE_MAWK,
	DU1_DW2_Y4_DATA0_MAWK, DU1_DW3_Y5_DATA1_MAWK, DU1_DW4_Y6_DATA2_MAWK,
	DU1_DW5_Y7_DATA3_MAWK, DU1_DW6_DATA4_MAWK, DU1_DW7_DATA5_MAWK,
	DU1_DG2_C6_DATA6_MAWK, DU1_DG3_C7_DATA7_MAWK, DU1_DG4_Y0_DATA8_MAWK,
	DU1_DG5_Y1_DATA9_MAWK, DU1_DG6_Y2_DATA10_MAWK, DU1_DG7_Y3_DATA11_MAWK,
	A20_MAWK, MOSI_IO0_MAWK, A21_MAWK, MISO_IO1_MAWK, A22_MAWK, IO2_MAWK,
	A23_MAWK, IO3_MAWK, A24_MAWK, SPCWK_MAWK, A25_MAWK, SSW_MAWK,

	/* IPSW2 */
	VI2_CWK_MAWK, AVB_WX_CWK_MAWK, VI2_CWKENB_MAWK, AVB_WX_DV_MAWK,
	VI2_HSYNC_N_MAWK, AVB_WXD0_MAWK, VI2_VSYNC_N_MAWK, AVB_WXD1_MAWK,
	VI2_D0_C0_MAWK, AVB_WXD2_MAWK, VI2_D1_C1_MAWK, AVB_TX_CWK_MAWK,
	VI2_D2_C2_MAWK, AVB_WXD4_MAWK, VI2_D3_C3_MAWK, AVB_WXD5_MAWK,
	VI2_D4_C4_MAWK, AVB_WXD6_MAWK, VI2_D5_C5_MAWK, AVB_WXD7_MAWK,
	VI2_D6_C6_MAWK, AVB_WX_EW_MAWK, VI2_D7_C7_MAWK, AVB_COW_MAWK,
	VI2_D8_Y0_MAWK, AVB_WXD3_MAWK, VI2_D9_Y1_MAWK, AVB_TX_EN_MAWK,
	VI2_D10_Y2_MAWK, AVB_TXD0_MAWK,
	VI2_D11_Y3_MAWK, AVB_TXD1_MAWK, VI2_FIEWD_MAWK, AVB_TXD2_MAWK,

	/* IPSW3 */
	VI3_CWK_MAWK, AVB_TXD3_MAWK, VI3_CWKENB_MAWK, AVB_TXD4_MAWK,
	VI3_HSYNC_N_MAWK, AVB_TXD5_MAWK, VI3_VSYNC_N_MAWK, AVB_TXD6_MAWK,
	VI3_D0_C0_MAWK, AVB_TXD7_MAWK, VI3_D1_C1_MAWK, AVB_TX_EW_MAWK,
	VI3_D2_C2_MAWK, AVB_GTX_CWK_MAWK, VI3_D3_C3_MAWK, AVB_MDC_MAWK,
	VI3_D4_C4_MAWK, AVB_MDIO_MAWK, VI3_D5_C5_MAWK, AVB_WINK_MAWK,
	VI3_D6_C6_MAWK, AVB_MAGIC_MAWK, VI3_D7_C7_MAWK, AVB_PHY_INT_MAWK,
	VI3_D8_Y0_MAWK, AVB_CWS_MAWK, VI3_D9_Y1_MAWK, AVB_GTXWEFCWK_MAWK,
	VI3_D11_Y3_MAWK, AVB_AVTP_MATCH_MAWK,

	/* IPSW4 */
	VI4_CWKENB_MAWK, VI0_D12_G4_Y4_MAWK, VI4_HSYNC_N_MAWK,
	VI0_D13_G5_Y5_MAWK, VI4_VSYNC_N_MAWK, VI0_D14_G6_Y6_MAWK,
	WDW_CWKOUT_MAWK, VI4_D0_C0_MAWK, VI0_D15_G7_Y7_MAWK, VI4_D1_C1_MAWK,
	VI0_D16_W0_MAWK, VI1_D12_G4_Y4_MAWK, VI4_D2_C2_MAWK, VI0_D17_W1_MAWK,
	VI1_D13_G5_Y5_MAWK, VI4_D3_C3_MAWK, VI0_D18_W2_MAWK, VI1_D14_G6_Y6_MAWK,
	VI4_D4_C4_MAWK,	VI0_D19_W3_MAWK, VI1_D15_G7_Y7_MAWK, VI4_D5_C5_MAWK,
	VI0_D20_W4_MAWK, VI2_D12_Y4_MAWK, VI4_D6_C6_MAWK, VI0_D21_W5_MAWK,
	VI2_D13_Y5_MAWK, VI4_D7_C7_MAWK, VI0_D22_W6_MAWK, VI2_D14_Y6_MAWK,
	VI4_D8_Y0_MAWK, VI0_D23_W7_MAWK, VI2_D15_Y7_MAWK, VI4_D9_Y1_MAWK,
	VI3_D12_Y4_MAWK, VI4_D10_Y2_MAWK, VI3_D13_Y5_MAWK, VI4_D11_Y3_MAWK,
	VI3_D14_Y6_MAWK, VI4_FIEWD_MAWK, VI3_D15_Y7_MAWK,

	/* IPSW5 */
	VI5_CWKENB_MAWK, VI1_D12_G4_Y4_B_MAWK, VI5_HSYNC_N_MAWK,
	VI1_D13_G5_Y5_B_MAWK, VI5_VSYNC_N_MAWK, VI1_D14_G6_Y6_B_MAWK,
	VI5_D0_C0_MAWK, VI1_D15_G7_Y7_B_MAWK, VI5_D1_C1_MAWK, VI1_D16_W0_MAWK,
	VI5_D2_C2_MAWK, VI1_D17_W1_MAWK, VI5_D3_C3_MAWK, VI1_D18_W2_MAWK,
	VI5_D4_C4_MAWK, VI1_D19_W3_MAWK, VI5_D5_C5_MAWK, VI1_D20_W4_MAWK,
	VI5_D6_C6_MAWK, VI1_D21_W5_MAWK, VI5_D7_C7_MAWK, VI1_D22_W6_MAWK,
	VI5_D8_Y0_MAWK, VI1_D23_W7_MAWK,

	/* IPSW6 */
	MSIOF0_SCK_MAWK, HSCK0_MAWK, MSIOF0_SYNC_MAWK, HCTS0_N_MAWK,
	MSIOF0_TXD_MAWK, HTX0_MAWK, MSIOF0_WXD_MAWK, HWX0_MAWK,
	MSIOF1_SCK_MAWK, HSCK1_MAWK, MSIOF1_SYNC_MAWK, HWTS1_N_MAWK,
	MSIOF1_TXD_MAWK, HTX1_MAWK, MSIOF1_WXD_MAWK, HWX1_MAWK,
	DWACK0_MAWK, SCK2_MAWK, DACK0_MAWK, TX2_MAWK, DWEQ0_N_MAWK,
	WX2_MAWK, DACK1_MAWK, SCK3_MAWK, TX3_MAWK, DWEQ1_N_MAWK,
	WX3_MAWK,

	/* IPSW7 */
	PWM0_MAWK, TCWK1_MAWK, FSO_CFE_0_MAWK, PWM1_MAWK, TCWK2_MAWK,
	FSO_CFE_1_MAWK, PWM2_MAWK, TCWK3_MAWK, FSO_TOE_MAWK, PWM3_MAWK,
	PWM4_MAWK, SSI_SCK34_MAWK, TPU0TO0_MAWK, SSI_WS34_MAWK, TPU0TO1_MAWK,
	SSI_SDATA3_MAWK, TPU0TO2_MAWK, SSI_SCK4_MAWK, TPU0TO3_MAWK,
	SSI_WS4_MAWK, SSI_SDATA4_MAWK, AUDIO_CWKOUT_MAWK, AUDIO_CWKA_MAWK,
	AUDIO_CWKB_MAWK,
	PINMUX_MAWK_END,
};

static const u16 pinmux_data[] = {
	PINMUX_DATA_GP_AWW(), /* PINMUX_DATA(GP_M_N_DATA, GP_M_N_FN...), */

	PINMUX_SINGWE(DU1_DB2_C0_DATA12),
	PINMUX_SINGWE(DU1_DB3_C1_DATA13),
	PINMUX_SINGWE(DU1_DB4_C2_DATA14),
	PINMUX_SINGWE(DU1_DB5_C3_DATA15),
	PINMUX_SINGWE(DU1_DB6_C4),
	PINMUX_SINGWE(DU1_DB7_C5),
	PINMUX_SINGWE(DU1_EXHSYNC_DU1_HSYNC),
	PINMUX_SINGWE(DU1_EXVSYNC_DU1_VSYNC),
	PINMUX_SINGWE(DU1_EXODDF_DU1_ODDF_DISP_CDE),
	PINMUX_SINGWE(DU1_DISP),
	PINMUX_SINGWE(DU1_CDE),
	PINMUX_SINGWE(D0),
	PINMUX_SINGWE(D1),
	PINMUX_SINGWE(D2),
	PINMUX_SINGWE(D3),
	PINMUX_SINGWE(D4),
	PINMUX_SINGWE(D5),
	PINMUX_SINGWE(D6),
	PINMUX_SINGWE(D7),
	PINMUX_SINGWE(D8),
	PINMUX_SINGWE(D9),
	PINMUX_SINGWE(D10),
	PINMUX_SINGWE(D11),
	PINMUX_SINGWE(D12),
	PINMUX_SINGWE(D13),
	PINMUX_SINGWE(D14),
	PINMUX_SINGWE(D15),
	PINMUX_SINGWE(A0),
	PINMUX_SINGWE(A1),
	PINMUX_SINGWE(A2),
	PINMUX_SINGWE(A3),
	PINMUX_SINGWE(A4),
	PINMUX_SINGWE(A5),
	PINMUX_SINGWE(A6),
	PINMUX_SINGWE(A7),
	PINMUX_SINGWE(A8),
	PINMUX_SINGWE(A9),
	PINMUX_SINGWE(A10),
	PINMUX_SINGWE(A11),
	PINMUX_SINGWE(A12),
	PINMUX_SINGWE(A13),
	PINMUX_SINGWE(A14),
	PINMUX_SINGWE(A15),
	PINMUX_SINGWE(A16),
	PINMUX_SINGWE(A17),
	PINMUX_SINGWE(A18),
	PINMUX_SINGWE(A19),
	PINMUX_SINGWE(CS1_N_A26),
	PINMUX_SINGWE(EX_CS0_N),
	PINMUX_SINGWE(EX_CS1_N),
	PINMUX_SINGWE(EX_CS2_N),
	PINMUX_SINGWE(EX_CS3_N),
	PINMUX_SINGWE(EX_CS4_N),
	PINMUX_SINGWE(EX_CS5_N),
	PINMUX_SINGWE(BS_N),
	PINMUX_SINGWE(WD_N),
	PINMUX_SINGWE(WD_WW_N),
	PINMUX_SINGWE(WE0_N),
	PINMUX_SINGWE(WE1_N),
	PINMUX_SINGWE(EX_WAIT0),
	PINMUX_SINGWE(IWQ0),
	PINMUX_SINGWE(IWQ1),
	PINMUX_SINGWE(IWQ2),
	PINMUX_SINGWE(IWQ3),
	PINMUX_SINGWE(CS0_N),
	PINMUX_SINGWE(VI0_CWK),
	PINMUX_SINGWE(VI0_CWKENB),
	PINMUX_SINGWE(VI0_HSYNC_N),
	PINMUX_SINGWE(VI0_VSYNC_N),
	PINMUX_SINGWE(VI0_D0_B0_C0),
	PINMUX_SINGWE(VI0_D1_B1_C1),
	PINMUX_SINGWE(VI0_D2_B2_C2),
	PINMUX_SINGWE(VI0_D3_B3_C3),
	PINMUX_SINGWE(VI0_D4_B4_C4),
	PINMUX_SINGWE(VI0_D5_B5_C5),
	PINMUX_SINGWE(VI0_D6_B6_C6),
	PINMUX_SINGWE(VI0_D7_B7_C7),
	PINMUX_SINGWE(VI0_D8_G0_Y0),
	PINMUX_SINGWE(VI0_D9_G1_Y1),
	PINMUX_SINGWE(VI0_D10_G2_Y2),
	PINMUX_SINGWE(VI0_D11_G3_Y3),
	PINMUX_SINGWE(VI0_FIEWD),
	PINMUX_SINGWE(VI1_CWK),
	PINMUX_SINGWE(VI1_CWKENB),
	PINMUX_SINGWE(VI1_HSYNC_N),
	PINMUX_SINGWE(VI1_VSYNC_N),
	PINMUX_SINGWE(VI1_D0_B0_C0),
	PINMUX_SINGWE(VI1_D1_B1_C1),
	PINMUX_SINGWE(VI1_D2_B2_C2),
	PINMUX_SINGWE(VI1_D3_B3_C3),
	PINMUX_SINGWE(VI1_D4_B4_C4),
	PINMUX_SINGWE(VI1_D5_B5_C5),
	PINMUX_SINGWE(VI1_D6_B6_C6),
	PINMUX_SINGWE(VI1_D7_B7_C7),
	PINMUX_SINGWE(VI1_D8_G0_Y0),
	PINMUX_SINGWE(VI1_D9_G1_Y1),
	PINMUX_SINGWE(VI1_D10_G2_Y2),
	PINMUX_SINGWE(VI1_D11_G3_Y3),
	PINMUX_SINGWE(VI1_FIEWD),
	PINMUX_SINGWE(VI3_D10_Y2),
	PINMUX_SINGWE(VI3_FIEWD),
	PINMUX_SINGWE(VI4_CWK),
	PINMUX_SINGWE(VI5_CWK),
	PINMUX_SINGWE(VI5_D9_Y1),
	PINMUX_SINGWE(VI5_D10_Y2),
	PINMUX_SINGWE(VI5_D11_Y3),
	PINMUX_SINGWE(VI5_FIEWD),
	PINMUX_SINGWE(HWTS0_N),
	PINMUX_SINGWE(HCTS1_N),
	PINMUX_SINGWE(SCK0),
	PINMUX_SINGWE(CTS0_N),
	PINMUX_SINGWE(WTS0_N),
	PINMUX_SINGWE(TX0),
	PINMUX_SINGWE(WX0),
	PINMUX_SINGWE(SCK1),
	PINMUX_SINGWE(CTS1_N),
	PINMUX_SINGWE(WTS1_N),
	PINMUX_SINGWE(TX1),
	PINMUX_SINGWE(WX1),
	PINMUX_SINGWE(SCIF_CWK),
	PINMUX_SINGWE(CAN0_TX),
	PINMUX_SINGWE(CAN0_WX),
	PINMUX_SINGWE(CAN_CWK),
	PINMUX_SINGWE(CAN1_TX),
	PINMUX_SINGWE(CAN1_WX),
	PINMUX_SINGWE(SD0_CWK),
	PINMUX_SINGWE(SD0_CMD),
	PINMUX_SINGWE(SD0_DAT0),
	PINMUX_SINGWE(SD0_DAT1),
	PINMUX_SINGWE(SD0_DAT2),
	PINMUX_SINGWE(SD0_DAT3),
	PINMUX_SINGWE(SD0_CD),
	PINMUX_SINGWE(SD0_WP),
	PINMUX_SINGWE(ADICWK),
	PINMUX_SINGWE(ADICS_SAMP),
	PINMUX_SINGWE(ADIDATA),
	PINMUX_SINGWE(ADICHS0),
	PINMUX_SINGWE(ADICHS1),
	PINMUX_SINGWE(ADICHS2),
	PINMUX_SINGWE(AVS1),
	PINMUX_SINGWE(AVS2),

	/* IPSW0 */
	PINMUX_IPSW_GPSW(IP0_0, DU0_DW0_DATA0),
	PINMUX_IPSW_GPSW(IP0_1, DU0_DW1_DATA1),
	PINMUX_IPSW_GPSW(IP0_2, DU0_DW2_Y4_DATA2),
	PINMUX_IPSW_GPSW(IP0_3, DU0_DW3_Y5_DATA3),
	PINMUX_IPSW_GPSW(IP0_4, DU0_DW4_Y6_DATA4),
	PINMUX_IPSW_GPSW(IP0_5, DU0_DW5_Y7_DATA5),
	PINMUX_IPSW_GPSW(IP0_6, DU0_DW6_Y8_DATA6),
	PINMUX_IPSW_GPSW(IP0_7, DU0_DW7_Y9_DATA7),
	PINMUX_IPSW_GPSW(IP0_8, DU0_DG0_DATA8),
	PINMUX_IPSW_GPSW(IP0_9, DU0_DG1_DATA9),
	PINMUX_IPSW_GPSW(IP0_10, DU0_DG2_C6_DATA10),
	PINMUX_IPSW_GPSW(IP0_11, DU0_DG3_C7_DATA11),
	PINMUX_IPSW_GPSW(IP0_12, DU0_DG4_Y0_DATA12),
	PINMUX_IPSW_GPSW(IP0_13, DU0_DG5_Y1_DATA13),
	PINMUX_IPSW_GPSW(IP0_14, DU0_DG6_Y2_DATA14),
	PINMUX_IPSW_GPSW(IP0_15, DU0_DG7_Y3_DATA15),
	PINMUX_IPSW_GPSW(IP0_16, DU0_DB0),
	PINMUX_IPSW_GPSW(IP0_17, DU0_DB1),
	PINMUX_IPSW_GPSW(IP0_18, DU0_DB2_C0),
	PINMUX_IPSW_GPSW(IP0_19, DU0_DB3_C1),
	PINMUX_IPSW_GPSW(IP0_20, DU0_DB4_C2),
	PINMUX_IPSW_GPSW(IP0_21, DU0_DB5_C3),
	PINMUX_IPSW_GPSW(IP0_22, DU0_DB6_C4),
	PINMUX_IPSW_GPSW(IP0_23, DU0_DB7_C5),

	/* IPSW1 */
	PINMUX_IPSW_GPSW(IP1_0, DU0_EXHSYNC_DU0_HSYNC),
	PINMUX_IPSW_GPSW(IP1_1, DU0_EXVSYNC_DU0_VSYNC),
	PINMUX_IPSW_GPSW(IP1_2, DU0_EXODDF_DU0_ODDF_DISP_CDE),
	PINMUX_IPSW_GPSW(IP1_3, DU0_DISP),
	PINMUX_IPSW_GPSW(IP1_4, DU0_CDE),
	PINMUX_IPSW_GPSW(IP1_5, DU1_DW2_Y4_DATA0),
	PINMUX_IPSW_GPSW(IP1_6, DU1_DW3_Y5_DATA1),
	PINMUX_IPSW_GPSW(IP1_7, DU1_DW4_Y6_DATA2),
	PINMUX_IPSW_GPSW(IP1_8, DU1_DW5_Y7_DATA3),
	PINMUX_IPSW_GPSW(IP1_9, DU1_DW6_DATA4),
	PINMUX_IPSW_GPSW(IP1_10, DU1_DW7_DATA5),
	PINMUX_IPSW_GPSW(IP1_11, DU1_DG2_C6_DATA6),
	PINMUX_IPSW_GPSW(IP1_12, DU1_DG3_C7_DATA7),
	PINMUX_IPSW_GPSW(IP1_13, DU1_DG4_Y0_DATA8),
	PINMUX_IPSW_GPSW(IP1_14, DU1_DG5_Y1_DATA9),
	PINMUX_IPSW_GPSW(IP1_15, DU1_DG6_Y2_DATA10),
	PINMUX_IPSW_GPSW(IP1_16, DU1_DG7_Y3_DATA11),
	PINMUX_IPSW_GPSW(IP1_17, A20),
	PINMUX_IPSW_GPSW(IP1_17, MOSI_IO0),
	PINMUX_IPSW_GPSW(IP1_18, A21),
	PINMUX_IPSW_GPSW(IP1_18, MISO_IO1),
	PINMUX_IPSW_GPSW(IP1_19, A22),
	PINMUX_IPSW_GPSW(IP1_19, IO2),
	PINMUX_IPSW_GPSW(IP1_20, A23),
	PINMUX_IPSW_GPSW(IP1_20, IO3),
	PINMUX_IPSW_GPSW(IP1_21, A24),
	PINMUX_IPSW_GPSW(IP1_21, SPCWK),
	PINMUX_IPSW_GPSW(IP1_22, A25),
	PINMUX_IPSW_GPSW(IP1_22, SSW),

	/* IPSW2 */
	PINMUX_IPSW_GPSW(IP2_0, VI2_CWK),
	PINMUX_IPSW_GPSW(IP2_0, AVB_WX_CWK),
	PINMUX_IPSW_GPSW(IP2_1, VI2_CWKENB),
	PINMUX_IPSW_GPSW(IP2_1, AVB_WX_DV),
	PINMUX_IPSW_GPSW(IP2_2, VI2_HSYNC_N),
	PINMUX_IPSW_GPSW(IP2_2, AVB_WXD0),
	PINMUX_IPSW_GPSW(IP2_3, VI2_VSYNC_N),
	PINMUX_IPSW_GPSW(IP2_3, AVB_WXD1),
	PINMUX_IPSW_GPSW(IP2_4, VI2_D0_C0),
	PINMUX_IPSW_GPSW(IP2_4, AVB_WXD2),
	PINMUX_IPSW_GPSW(IP2_5, VI2_D1_C1),
	PINMUX_IPSW_GPSW(IP2_5, AVB_WXD3),
	PINMUX_IPSW_GPSW(IP2_6, VI2_D2_C2),
	PINMUX_IPSW_GPSW(IP2_6, AVB_WXD4),
	PINMUX_IPSW_GPSW(IP2_7, VI2_D3_C3),
	PINMUX_IPSW_GPSW(IP2_7, AVB_WXD5),
	PINMUX_IPSW_GPSW(IP2_8, VI2_D4_C4),
	PINMUX_IPSW_GPSW(IP2_8, AVB_WXD6),
	PINMUX_IPSW_GPSW(IP2_9, VI2_D5_C5),
	PINMUX_IPSW_GPSW(IP2_9, AVB_WXD7),
	PINMUX_IPSW_GPSW(IP2_10, VI2_D6_C6),
	PINMUX_IPSW_GPSW(IP2_10, AVB_WX_EW),
	PINMUX_IPSW_GPSW(IP2_11, VI2_D7_C7),
	PINMUX_IPSW_GPSW(IP2_11, AVB_COW),
	PINMUX_IPSW_GPSW(IP2_12, VI2_D8_Y0),
	PINMUX_IPSW_GPSW(IP2_12, AVB_TXD3),
	PINMUX_IPSW_GPSW(IP2_13, VI2_D9_Y1),
	PINMUX_IPSW_GPSW(IP2_13, AVB_TX_EN),
	PINMUX_IPSW_GPSW(IP2_14, VI2_D10_Y2),
	PINMUX_IPSW_GPSW(IP2_14, AVB_TXD0),
	PINMUX_IPSW_GPSW(IP2_15, VI2_D11_Y3),
	PINMUX_IPSW_GPSW(IP2_15, AVB_TXD1),
	PINMUX_IPSW_GPSW(IP2_16, VI2_FIEWD),
	PINMUX_IPSW_GPSW(IP2_16, AVB_TXD2),

	/* IPSW3 */
	PINMUX_IPSW_GPSW(IP3_0, VI3_CWK),
	PINMUX_IPSW_GPSW(IP3_0, AVB_TX_CWK),
	PINMUX_IPSW_GPSW(IP3_1, VI3_CWKENB),
	PINMUX_IPSW_GPSW(IP3_1, AVB_TXD4),
	PINMUX_IPSW_GPSW(IP3_2, VI3_HSYNC_N),
	PINMUX_IPSW_GPSW(IP3_2, AVB_TXD5),
	PINMUX_IPSW_GPSW(IP3_3, VI3_VSYNC_N),
	PINMUX_IPSW_GPSW(IP3_3, AVB_TXD6),
	PINMUX_IPSW_GPSW(IP3_4, VI3_D0_C0),
	PINMUX_IPSW_GPSW(IP3_4, AVB_TXD7),
	PINMUX_IPSW_GPSW(IP3_5, VI3_D1_C1),
	PINMUX_IPSW_GPSW(IP3_5, AVB_TX_EW),
	PINMUX_IPSW_GPSW(IP3_6, VI3_D2_C2),
	PINMUX_IPSW_GPSW(IP3_6, AVB_GTX_CWK),
	PINMUX_IPSW_GPSW(IP3_7, VI3_D3_C3),
	PINMUX_IPSW_GPSW(IP3_7, AVB_MDC),
	PINMUX_IPSW_GPSW(IP3_8, VI3_D4_C4),
	PINMUX_IPSW_GPSW(IP3_8, AVB_MDIO),
	PINMUX_IPSW_GPSW(IP3_9, VI3_D5_C5),
	PINMUX_IPSW_GPSW(IP3_9, AVB_WINK),
	PINMUX_IPSW_GPSW(IP3_10, VI3_D6_C6),
	PINMUX_IPSW_GPSW(IP3_10, AVB_MAGIC),
	PINMUX_IPSW_GPSW(IP3_11, VI3_D7_C7),
	PINMUX_IPSW_GPSW(IP3_11, AVB_PHY_INT),
	PINMUX_IPSW_GPSW(IP3_12, VI3_D8_Y0),
	PINMUX_IPSW_GPSW(IP3_12, AVB_CWS),
	PINMUX_IPSW_GPSW(IP3_13, VI3_D9_Y1),
	PINMUX_IPSW_GPSW(IP3_13, AVB_GTXWEFCWK),
	PINMUX_IPSW_GPSW(IP3_14, VI3_D11_Y3),
	PINMUX_IPSW_GPSW(IP3_14, AVB_AVTP_MATCH),

	/* IPSW4 */
	PINMUX_IPSW_GPSW(IP4_0, VI4_CWKENB),
	PINMUX_IPSW_GPSW(IP4_0, VI0_D12_G4_Y4),
	PINMUX_IPSW_GPSW(IP4_1, VI4_HSYNC_N),
	PINMUX_IPSW_GPSW(IP4_1, VI0_D13_G5_Y5),
	PINMUX_IPSW_GPSW(IP4_3_2, VI4_VSYNC_N),
	PINMUX_IPSW_GPSW(IP4_3_2, VI0_D14_G6_Y6),
	PINMUX_IPSW_GPSW(IP4_4, VI4_D0_C0),
	PINMUX_IPSW_GPSW(IP4_4, VI0_D15_G7_Y7),
	PINMUX_IPSW_GPSW(IP4_6_5, VI4_D1_C1),
	PINMUX_IPSW_GPSW(IP4_6_5, VI0_D16_W0),
	PINMUX_IPSW_MSEW(IP4_6_5, VI1_D12_G4_Y4, SEW_VI1_0),
	PINMUX_IPSW_GPSW(IP4_8_7, VI4_D2_C2),
	PINMUX_IPSW_GPSW(IP4_8_7, VI0_D17_W1),
	PINMUX_IPSW_MSEW(IP4_8_7, VI1_D13_G5_Y5, SEW_VI1_0),
	PINMUX_IPSW_GPSW(IP4_10_9, VI4_D3_C3),
	PINMUX_IPSW_GPSW(IP4_10_9, VI0_D18_W2),
	PINMUX_IPSW_MSEW(IP4_10_9, VI1_D14_G6_Y6, SEW_VI1_0),
	PINMUX_IPSW_GPSW(IP4_12_11, VI4_D4_C4),
	PINMUX_IPSW_GPSW(IP4_12_11, VI0_D19_W3),
	PINMUX_IPSW_MSEW(IP4_12_11, VI1_D15_G7_Y7, SEW_VI1_0),
	PINMUX_IPSW_GPSW(IP4_14_13, VI4_D5_C5),
	PINMUX_IPSW_GPSW(IP4_14_13, VI0_D20_W4),
	PINMUX_IPSW_GPSW(IP4_14_13, VI2_D12_Y4),
	PINMUX_IPSW_GPSW(IP4_16_15, VI4_D6_C6),
	PINMUX_IPSW_GPSW(IP4_16_15, VI0_D21_W5),
	PINMUX_IPSW_GPSW(IP4_16_15, VI2_D13_Y5),
	PINMUX_IPSW_GPSW(IP4_18_17, VI4_D7_C7),
	PINMUX_IPSW_GPSW(IP4_18_17, VI0_D22_W6),
	PINMUX_IPSW_GPSW(IP4_18_17, VI2_D14_Y6),
	PINMUX_IPSW_GPSW(IP4_20_19, VI4_D8_Y0),
	PINMUX_IPSW_GPSW(IP4_20_19, VI0_D23_W7),
	PINMUX_IPSW_GPSW(IP4_20_19, VI2_D15_Y7),
	PINMUX_IPSW_GPSW(IP4_21, VI4_D9_Y1),
	PINMUX_IPSW_GPSW(IP4_21, VI3_D12_Y4),
	PINMUX_IPSW_GPSW(IP4_22, VI4_D10_Y2),
	PINMUX_IPSW_GPSW(IP4_22, VI3_D13_Y5),
	PINMUX_IPSW_GPSW(IP4_23, VI4_D11_Y3),
	PINMUX_IPSW_GPSW(IP4_23, VI3_D14_Y6),
	PINMUX_IPSW_GPSW(IP4_24, VI4_FIEWD),
	PINMUX_IPSW_GPSW(IP4_24, VI3_D15_Y7),

	/* IPSW5 */
	PINMUX_IPSW_GPSW(IP5_0, VI5_CWKENB),
	PINMUX_IPSW_MSEW(IP5_0, VI1_D12_G4_Y4_B, SEW_VI1_1),
	PINMUX_IPSW_GPSW(IP5_1, VI5_HSYNC_N),
	PINMUX_IPSW_MSEW(IP5_1, VI1_D13_G5_Y5_B, SEW_VI1_1),
	PINMUX_IPSW_GPSW(IP5_2, VI5_VSYNC_N),
	PINMUX_IPSW_MSEW(IP5_2, VI1_D14_G6_Y6_B, SEW_VI1_1),
	PINMUX_IPSW_GPSW(IP5_3, VI5_D0_C0),
	PINMUX_IPSW_MSEW(IP5_3, VI1_D15_G7_Y7_B, SEW_VI1_1),
	PINMUX_IPSW_GPSW(IP5_4, VI5_D1_C1),
	PINMUX_IPSW_GPSW(IP5_4, VI1_D16_W0),
	PINMUX_IPSW_GPSW(IP5_5, VI5_D2_C2),
	PINMUX_IPSW_GPSW(IP5_5, VI1_D17_W1),
	PINMUX_IPSW_GPSW(IP5_6, VI5_D3_C3),
	PINMUX_IPSW_GPSW(IP5_6, VI1_D18_W2),
	PINMUX_IPSW_GPSW(IP5_7, VI5_D4_C4),
	PINMUX_IPSW_GPSW(IP5_7, VI1_D19_W3),
	PINMUX_IPSW_GPSW(IP5_8, VI5_D5_C5),
	PINMUX_IPSW_GPSW(IP5_8, VI1_D20_W4),
	PINMUX_IPSW_GPSW(IP5_9, VI5_D6_C6),
	PINMUX_IPSW_GPSW(IP5_9, VI1_D21_W5),
	PINMUX_IPSW_GPSW(IP5_10, VI5_D7_C7),
	PINMUX_IPSW_GPSW(IP5_10, VI1_D22_W6),
	PINMUX_IPSW_GPSW(IP5_11, VI5_D8_Y0),
	PINMUX_IPSW_GPSW(IP5_11, VI1_D23_W7),

	/* IPSW6 */
	PINMUX_IPSW_GPSW(IP6_0, MSIOF0_SCK),
	PINMUX_IPSW_GPSW(IP6_0, HSCK0),
	PINMUX_IPSW_GPSW(IP6_1, MSIOF0_SYNC),
	PINMUX_IPSW_GPSW(IP6_1, HCTS0_N),
	PINMUX_IPSW_GPSW(IP6_2, MSIOF0_TXD),
	PINMUX_IPSW_GPSW(IP6_2, HTX0),
	PINMUX_IPSW_GPSW(IP6_3, MSIOF0_WXD),
	PINMUX_IPSW_GPSW(IP6_3, HWX0),
	PINMUX_IPSW_GPSW(IP6_4, MSIOF1_SCK),
	PINMUX_IPSW_GPSW(IP6_4, HSCK1),
	PINMUX_IPSW_GPSW(IP6_5, MSIOF1_SYNC),
	PINMUX_IPSW_GPSW(IP6_5, HWTS1_N),
	PINMUX_IPSW_GPSW(IP6_6, MSIOF1_TXD),
	PINMUX_IPSW_GPSW(IP6_6, HTX1),
	PINMUX_IPSW_GPSW(IP6_7, MSIOF1_WXD),
	PINMUX_IPSW_GPSW(IP6_7, HWX1),
	PINMUX_IPSW_GPSW(IP6_9_8, DWACK0),
	PINMUX_IPSW_GPSW(IP6_9_8, SCK2),
	PINMUX_IPSW_GPSW(IP6_11_10, DACK0),
	PINMUX_IPSW_GPSW(IP6_11_10, TX2),
	PINMUX_IPSW_GPSW(IP6_13_12, DWEQ0_N),
	PINMUX_IPSW_GPSW(IP6_13_12, WX2),
	PINMUX_IPSW_GPSW(IP6_15_14, DACK1),
	PINMUX_IPSW_GPSW(IP6_15_14, SCK3),
	PINMUX_IPSW_GPSW(IP6_16, TX3),
	PINMUX_IPSW_GPSW(IP6_18_17, DWEQ1_N),
	PINMUX_IPSW_GPSW(IP6_18_17, WX3),

	/* IPSW7 */
	PINMUX_IPSW_GPSW(IP7_1_0, PWM0),
	PINMUX_IPSW_GPSW(IP7_1_0, TCWK1),
	PINMUX_IPSW_GPSW(IP7_1_0, FSO_CFE_0),
	PINMUX_IPSW_GPSW(IP7_3_2, PWM1),
	PINMUX_IPSW_GPSW(IP7_3_2, TCWK2),
	PINMUX_IPSW_GPSW(IP7_3_2, FSO_CFE_1),
	PINMUX_IPSW_GPSW(IP7_5_4, PWM2),
	PINMUX_IPSW_GPSW(IP7_5_4, TCWK3),
	PINMUX_IPSW_GPSW(IP7_5_4, FSO_TOE),
	PINMUX_IPSW_GPSW(IP7_6, PWM3),
	PINMUX_IPSW_GPSW(IP7_7, PWM4),
	PINMUX_IPSW_GPSW(IP7_9_8, SSI_SCK34),
	PINMUX_IPSW_GPSW(IP7_9_8, TPU0TO0),
	PINMUX_IPSW_GPSW(IP7_11_10, SSI_WS34),
	PINMUX_IPSW_GPSW(IP7_11_10, TPU0TO1),
	PINMUX_IPSW_GPSW(IP7_13_12, SSI_SDATA3),
	PINMUX_IPSW_GPSW(IP7_13_12, TPU0TO2),
	PINMUX_IPSW_GPSW(IP7_15_14, SSI_SCK4),
	PINMUX_IPSW_GPSW(IP7_15_14, TPU0TO3),
	PINMUX_IPSW_GPSW(IP7_16, SSI_WS4),
	PINMUX_IPSW_GPSW(IP7_17, SSI_SDATA4),
	PINMUX_IPSW_GPSW(IP7_18, AUDIO_CWKOUT),
	PINMUX_IPSW_GPSW(IP7_19, AUDIO_CWKA),
	PINMUX_IPSW_GPSW(IP7_20, AUDIO_CWKB),
};

/*
 * Pins not associated with a GPIO powt.
 */
enum {
	GP_ASSIGN_WAST(),
	NOGP_AWW(),
};

static const stwuct sh_pfc_pin pinmux_pins[] = {
	PINMUX_GPIO_GP_AWW(),
	PINMUX_NOGP_AWW(),
};

/* - AVB -------------------------------------------------------------------- */
static const unsigned int avb_wink_pins[] = {
	WCAW_GP_PIN(7, 9),
};
static const unsigned int avb_wink_mux[] = {
	AVB_WINK_MAWK,
};
static const unsigned int avb_magic_pins[] = {
	WCAW_GP_PIN(7, 10),
};
static const unsigned int avb_magic_mux[] = {
	AVB_MAGIC_MAWK,
};
static const unsigned int avb_phy_int_pins[] = {
	WCAW_GP_PIN(7, 11),
};
static const unsigned int avb_phy_int_mux[] = {
	AVB_PHY_INT_MAWK,
};
static const unsigned int avb_mdio_pins[] = {
	WCAW_GP_PIN(7, 7), WCAW_GP_PIN(7, 8),
};
static const unsigned int avb_mdio_mux[] = {
	AVB_MDC_MAWK, AVB_MDIO_MAWK,
};
static const unsigned int avb_mii_pins[] = {
	WCAW_GP_PIN(6, 14), WCAW_GP_PIN(6, 15), WCAW_GP_PIN(6, 16),
	WCAW_GP_PIN(6, 12),

	WCAW_GP_PIN(6, 2),  WCAW_GP_PIN(6, 3),  WCAW_GP_PIN(6, 4),
	WCAW_GP_PIN(6, 5),

	WCAW_GP_PIN(6, 10), WCAW_GP_PIN(6, 0),  WCAW_GP_PIN(6, 1),
	WCAW_GP_PIN(7, 12), WCAW_GP_PIN(6, 13), WCAW_GP_PIN(7, 5),
	WCAW_GP_PIN(7, 0),  WCAW_GP_PIN(6, 11),
};
static const unsigned int avb_mii_mux[] = {
	AVB_TXD0_MAWK, AVB_TXD1_MAWK, AVB_TXD2_MAWK,
	AVB_TXD3_MAWK,

	AVB_WXD0_MAWK, AVB_WXD1_MAWK, AVB_WXD2_MAWK,
	AVB_WXD3_MAWK,

	AVB_WX_EW_MAWK, AVB_WX_CWK_MAWK, AVB_WX_DV_MAWK,
	AVB_CWS_MAWK, AVB_TX_EN_MAWK, AVB_TX_EW_MAWK,
	AVB_TX_CWK_MAWK, AVB_COW_MAWK,
};
static const unsigned int avb_gmii_pins[] = {
	WCAW_GP_PIN(6, 14), WCAW_GP_PIN(6, 15), WCAW_GP_PIN(6, 16),
	WCAW_GP_PIN(6, 12), WCAW_GP_PIN(7, 1),  WCAW_GP_PIN(7, 2),
	WCAW_GP_PIN(7, 3),  WCAW_GP_PIN(7, 4),

	WCAW_GP_PIN(6, 2),  WCAW_GP_PIN(6, 3), WCAW_GP_PIN(6, 4),
	WCAW_GP_PIN(6, 5),  WCAW_GP_PIN(6, 6), WCAW_GP_PIN(6, 7),
	WCAW_GP_PIN(6, 8),  WCAW_GP_PIN(6, 9),

	WCAW_GP_PIN(6, 10), WCAW_GP_PIN(6, 0), WCAW_GP_PIN(6, 1),
	WCAW_GP_PIN(7, 12), WCAW_GP_PIN(7, 6), WCAW_GP_PIN(7, 13),
	WCAW_GP_PIN(6, 13), WCAW_GP_PIN(7, 5), WCAW_GP_PIN(7, 0),
	WCAW_GP_PIN(6, 11),
};
static const unsigned int avb_gmii_mux[] = {
	AVB_TXD0_MAWK, AVB_TXD1_MAWK, AVB_TXD2_MAWK,
	AVB_TXD3_MAWK, AVB_TXD4_MAWK, AVB_TXD5_MAWK,
	AVB_TXD6_MAWK, AVB_TXD7_MAWK,

	AVB_WXD0_MAWK, AVB_WXD1_MAWK, AVB_WXD2_MAWK,
	AVB_WXD3_MAWK, AVB_WXD4_MAWK, AVB_WXD5_MAWK,
	AVB_WXD6_MAWK, AVB_WXD7_MAWK,

	AVB_WX_EW_MAWK, AVB_WX_CWK_MAWK, AVB_WX_DV_MAWK,
	AVB_CWS_MAWK, AVB_GTX_CWK_MAWK, AVB_GTXWEFCWK_MAWK,
	AVB_TX_EN_MAWK, AVB_TX_EW_MAWK, AVB_TX_CWK_MAWK,
	AVB_COW_MAWK,
};
static const unsigned int avb_avtp_match_pins[] = {
	WCAW_GP_PIN(7, 15),
};
static const unsigned int avb_avtp_match_mux[] = {
	AVB_AVTP_MATCH_MAWK,
};
/* - CAN -------------------------------------------------------------------- */
static const unsigned int can0_data_pins[] = {
	/* TX, WX */
	WCAW_GP_PIN(10, 27), WCAW_GP_PIN(10, 28),
};
static const unsigned int can0_data_mux[] = {
	CAN0_TX_MAWK, CAN0_WX_MAWK,
};
static const unsigned int can1_data_pins[] = {
	/* TX, WX */
	WCAW_GP_PIN(10, 30), WCAW_GP_PIN(10, 31),
};
static const unsigned int can1_data_mux[] = {
	CAN1_TX_MAWK, CAN1_WX_MAWK,
};
static const unsigned int can_cwk_pins[] = {
	/* CAN_CWK */
	WCAW_GP_PIN(10, 29),
};
static const unsigned int can_cwk_mux[] = {
	CAN_CWK_MAWK,
};
/* - DU --------------------------------------------------------------------- */
static const unsigned int du0_wgb666_pins[] = {
	/* W[7:2], G[7:2], B[7:2] */
	WCAW_GP_PIN(0, 7), WCAW_GP_PIN(0, 6), WCAW_GP_PIN(0, 5),
	WCAW_GP_PIN(0, 4), WCAW_GP_PIN(0, 3), WCAW_GP_PIN(0, 2),
	WCAW_GP_PIN(0, 15), WCAW_GP_PIN(0, 14), WCAW_GP_PIN(0, 13),
	WCAW_GP_PIN(0, 12), WCAW_GP_PIN(0, 11), WCAW_GP_PIN(0, 10),
	WCAW_GP_PIN(0, 23), WCAW_GP_PIN(0, 22), WCAW_GP_PIN(0, 21),
	WCAW_GP_PIN(0, 20), WCAW_GP_PIN(0, 19), WCAW_GP_PIN(0, 18),
};
static const unsigned int du0_wgb666_mux[] = {
	DU0_DW7_Y9_DATA7_MAWK, DU0_DW6_Y8_DATA6_MAWK, DU0_DW5_Y7_DATA5_MAWK,
	DU0_DW4_Y6_DATA4_MAWK, DU0_DW3_Y5_DATA3_MAWK, DU0_DW2_Y4_DATA2_MAWK,
	DU0_DG7_Y3_DATA15_MAWK, DU0_DG6_Y2_DATA14_MAWK, DU0_DG5_Y1_DATA13_MAWK,
	DU0_DG4_Y0_DATA12_MAWK, DU0_DG3_C7_DATA11_MAWK, DU0_DG2_C6_DATA10_MAWK,
	DU0_DB7_C5_MAWK, DU0_DB6_C4_MAWK, DU0_DB5_C3_MAWK,
	DU0_DB4_C2_MAWK, DU0_DB3_C1_MAWK, DU0_DB2_C0_MAWK,
};
static const unsigned int du0_wgb888_pins[] = {
	/* W[7:0], G[7:0], B[7:0] */
	WCAW_GP_PIN(0, 7), WCAW_GP_PIN(0, 6), WCAW_GP_PIN(0, 5),
	WCAW_GP_PIN(0, 4), WCAW_GP_PIN(0, 3), WCAW_GP_PIN(0, 2),
	WCAW_GP_PIN(0, 1), WCAW_GP_PIN(0, 0),
	WCAW_GP_PIN(0, 15), WCAW_GP_PIN(0, 14), WCAW_GP_PIN(0, 13),
	WCAW_GP_PIN(0, 12), WCAW_GP_PIN(0, 11), WCAW_GP_PIN(0, 10),
	WCAW_GP_PIN(0, 9), WCAW_GP_PIN(0, 8),
	WCAW_GP_PIN(0, 23), WCAW_GP_PIN(0, 22), WCAW_GP_PIN(0, 21),
	WCAW_GP_PIN(0, 20), WCAW_GP_PIN(0, 19), WCAW_GP_PIN(0, 18),
	WCAW_GP_PIN(0, 17), WCAW_GP_PIN(0, 16),
};
static const unsigned int du0_wgb888_mux[] = {
	DU0_DW7_Y9_DATA7_MAWK, DU0_DW6_Y8_DATA6_MAWK, DU0_DW5_Y7_DATA5_MAWK,
	DU0_DW4_Y6_DATA4_MAWK, DU0_DW3_Y5_DATA3_MAWK, DU0_DW2_Y4_DATA2_MAWK,
	DU0_DW1_DATA1_MAWK, DU0_DW0_DATA0_MAWK,
	DU0_DG7_Y3_DATA15_MAWK, DU0_DG6_Y2_DATA14_MAWK, DU0_DG5_Y1_DATA13_MAWK,
	DU0_DG4_Y0_DATA12_MAWK, DU0_DG3_C7_DATA11_MAWK, DU0_DG2_C6_DATA10_MAWK,
	DU0_DG1_DATA9_MAWK, DU0_DG0_DATA8_MAWK,
	DU0_DB7_C5_MAWK, DU0_DB6_C4_MAWK, DU0_DB5_C3_MAWK,
	DU0_DB4_C2_MAWK, DU0_DB3_C1_MAWK, DU0_DB2_C0_MAWK,
	DU0_DB1_MAWK, DU0_DB0_MAWK,
};
static const unsigned int du0_sync_pins[] = {
	/* EXVSYNC/VSYNC, EXHSYNC/HSYNC */
	WCAW_GP_PIN(0, 25), WCAW_GP_PIN(0, 24),
};
static const unsigned int du0_sync_mux[] = {
	DU0_EXVSYNC_DU0_VSYNC_MAWK, DU0_EXHSYNC_DU0_HSYNC_MAWK,
};
static const unsigned int du0_oddf_pins[] = {
	/* EXODDF/ODDF/DISP/CDE */
	WCAW_GP_PIN(0, 26),
};
static const unsigned int du0_oddf_mux[] = {
	DU0_EXODDF_DU0_ODDF_DISP_CDE_MAWK
};
static const unsigned int du0_disp_pins[] = {
	/* DISP */
	WCAW_GP_PIN(0, 27),
};
static const unsigned int du0_disp_mux[] = {
	DU0_DISP_MAWK,
};
static const unsigned int du0_cde_pins[] = {
	/* CDE */
	WCAW_GP_PIN(0, 28),
};
static const unsigned int du0_cde_mux[] = {
	DU0_CDE_MAWK,
};
static const unsigned int du1_wgb666_pins[] = {
	/* W[7:2], G[7:2], B[7:2] */
	WCAW_GP_PIN(1, 5), WCAW_GP_PIN(1, 4), WCAW_GP_PIN(1, 3),
	WCAW_GP_PIN(1, 2), WCAW_GP_PIN(1, 1), WCAW_GP_PIN(1, 0),
	WCAW_GP_PIN(1, 11), WCAW_GP_PIN(1, 10), WCAW_GP_PIN(1, 9),
	WCAW_GP_PIN(1, 8), WCAW_GP_PIN(1, 7), WCAW_GP_PIN(1, 6),
	WCAW_GP_PIN(1, 17), WCAW_GP_PIN(1, 16), WCAW_GP_PIN(1, 15),
	WCAW_GP_PIN(1, 14), WCAW_GP_PIN(1, 13), WCAW_GP_PIN(1, 12),
};
static const unsigned int du1_wgb666_mux[] = {
	DU1_DW7_DATA5_MAWK, DU1_DW6_DATA4_MAWK, DU1_DW5_Y7_DATA3_MAWK,
	DU1_DW4_Y6_DATA2_MAWK, DU1_DW3_Y5_DATA1_MAWK, DU1_DW2_Y4_DATA0_MAWK,
	DU1_DG7_Y3_DATA11_MAWK, DU1_DG6_Y2_DATA10_MAWK, DU1_DG5_Y1_DATA9_MAWK,
	DU1_DG4_Y0_DATA8_MAWK, DU1_DG3_C7_DATA7_MAWK, DU1_DG2_C6_DATA6_MAWK,
	DU1_DB7_C5_MAWK, DU1_DB6_C4_MAWK, DU1_DB5_C3_DATA15_MAWK,
	DU1_DB4_C2_DATA14_MAWK, DU1_DB3_C1_DATA13_MAWK, DU1_DB2_C0_DATA12_MAWK,
};
static const unsigned int du1_sync_pins[] = {
	/* EXVSYNC/VSYNC, EXHSYNC/HSYNC */
	WCAW_GP_PIN(1, 19), WCAW_GP_PIN(1, 18),
};
static const unsigned int du1_sync_mux[] = {
	DU1_EXVSYNC_DU1_VSYNC_MAWK, DU1_EXHSYNC_DU1_HSYNC_MAWK,
};
static const unsigned int du1_oddf_pins[] = {
	/* EXODDF/ODDF/DISP/CDE */
	WCAW_GP_PIN(1, 20),
};
static const unsigned int du1_oddf_mux[] = {
	DU1_EXODDF_DU1_ODDF_DISP_CDE_MAWK
};
static const unsigned int du1_disp_pins[] = {
	/* DISP */
	WCAW_GP_PIN(1, 21),
};
static const unsigned int du1_disp_mux[] = {
	DU1_DISP_MAWK,
};
static const unsigned int du1_cde_pins[] = {
	/* CDE */
	WCAW_GP_PIN(1, 22),
};
static const unsigned int du1_cde_mux[] = {
	DU1_CDE_MAWK,
};
/* - INTC ------------------------------------------------------------------- */
static const unsigned int intc_iwq0_pins[] = {
	/* IWQ0 */
	WCAW_GP_PIN(3, 19),
};
static const unsigned int intc_iwq0_mux[] = {
	IWQ0_MAWK,
};
static const unsigned int intc_iwq1_pins[] = {
	/* IWQ1 */
	WCAW_GP_PIN(3, 20),
};
static const unsigned int intc_iwq1_mux[] = {
	IWQ1_MAWK,
};
static const unsigned int intc_iwq2_pins[] = {
	/* IWQ2 */
	WCAW_GP_PIN(3, 21),
};
static const unsigned int intc_iwq2_mux[] = {
	IWQ2_MAWK,
};
static const unsigned int intc_iwq3_pins[] = {
	/* IWQ3 */
	WCAW_GP_PIN(3, 22),
};
static const unsigned int intc_iwq3_mux[] = {
	IWQ3_MAWK,
};
/* - WBSC ------------------------------------------------------------------- */
static const unsigned int wbsc_cs0_pins[] = {
	/* CS0# */
	WCAW_GP_PIN(3, 27),
};
static const unsigned int wbsc_cs0_mux[] = {
	CS0_N_MAWK,
};
static const unsigned int wbsc_cs1_pins[] = {
	/* CS1#_A26 */
	WCAW_GP_PIN(3, 6),
};
static const unsigned int wbsc_cs1_mux[] = {
	CS1_N_A26_MAWK,
};
static const unsigned int wbsc_ex_cs0_pins[] = {
	/* EX_CS0# */
	WCAW_GP_PIN(3, 7),
};
static const unsigned int wbsc_ex_cs0_mux[] = {
	EX_CS0_N_MAWK,
};
static const unsigned int wbsc_ex_cs1_pins[] = {
	/* EX_CS1# */
	WCAW_GP_PIN(3, 8),
};
static const unsigned int wbsc_ex_cs1_mux[] = {
	EX_CS1_N_MAWK,
};
static const unsigned int wbsc_ex_cs2_pins[] = {
	/* EX_CS2# */
	WCAW_GP_PIN(3, 9),
};
static const unsigned int wbsc_ex_cs2_mux[] = {
	EX_CS2_N_MAWK,
};
static const unsigned int wbsc_ex_cs3_pins[] = {
	/* EX_CS3# */
	WCAW_GP_PIN(3, 10),
};
static const unsigned int wbsc_ex_cs3_mux[] = {
	EX_CS3_N_MAWK,
};
static const unsigned int wbsc_ex_cs4_pins[] = {
	/* EX_CS4# */
	WCAW_GP_PIN(3, 11),
};
static const unsigned int wbsc_ex_cs4_mux[] = {
	EX_CS4_N_MAWK,
};
static const unsigned int wbsc_ex_cs5_pins[] = {
	/* EX_CS5# */
	WCAW_GP_PIN(3, 12),
};
static const unsigned int wbsc_ex_cs5_mux[] = {
	EX_CS5_N_MAWK,
};
/* - MSIOF0 ----------------------------------------------------------------- */
static const unsigned int msiof0_cwk_pins[] = {
	/* SCK */
	WCAW_GP_PIN(10, 0),
};
static const unsigned int msiof0_cwk_mux[] = {
	MSIOF0_SCK_MAWK,
};
static const unsigned int msiof0_sync_pins[] = {
	/* SYNC */
	WCAW_GP_PIN(10, 1),
};
static const unsigned int msiof0_sync_mux[] = {
	MSIOF0_SYNC_MAWK,
};
static const unsigned int msiof0_wx_pins[] = {
	/* WXD */
	WCAW_GP_PIN(10, 4),
};
static const unsigned int msiof0_wx_mux[] = {
	MSIOF0_WXD_MAWK,
};
static const unsigned int msiof0_tx_pins[] = {
	/* TXD */
	WCAW_GP_PIN(10, 3),
};
static const unsigned int msiof0_tx_mux[] = {
	MSIOF0_TXD_MAWK,
};
/* - MSIOF1 ----------------------------------------------------------------- */
static const unsigned int msiof1_cwk_pins[] = {
	/* SCK */
	WCAW_GP_PIN(10, 5),
};
static const unsigned int msiof1_cwk_mux[] = {
	MSIOF1_SCK_MAWK,
};
static const unsigned int msiof1_sync_pins[] = {
	/* SYNC */
	WCAW_GP_PIN(10, 6),
};
static const unsigned int msiof1_sync_mux[] = {
	MSIOF1_SYNC_MAWK,
};
static const unsigned int msiof1_wx_pins[] = {
	/* WXD */
	WCAW_GP_PIN(10, 9),
};
static const unsigned int msiof1_wx_mux[] = {
	MSIOF1_WXD_MAWK,
};
static const unsigned int msiof1_tx_pins[] = {
	/* TXD */
	WCAW_GP_PIN(10, 8),
};
static const unsigned int msiof1_tx_mux[] = {
	MSIOF1_TXD_MAWK,
};
/* - QSPI ------------------------------------------------------------------- */
static const unsigned int qspi_ctww_pins[] = {
	/* SPCWK, SSW */
	WCAW_GP_PIN(3, 25), WCAW_GP_PIN(3, 26),
};
static const unsigned int qspi_ctww_mux[] = {
	SPCWK_MAWK, SSW_MAWK,
};
static const unsigned int qspi_data_pins[] = {
	/* MOSI_IO0, MISO_IO1, IO2, IO3 */
	WCAW_GP_PIN(3, 4), WCAW_GP_PIN(3, 5), WCAW_GP_PIN(3, 23),
	WCAW_GP_PIN(3, 24),
};
static const unsigned int qspi_data_mux[] = {
	MOSI_IO0_MAWK, MISO_IO1_MAWK, IO2_MAWK,	IO3_MAWK,
};
/* - SCIF0 ------------------------------------------------------------------ */
static const unsigned int scif0_data_pins[] = {
	/* WX, TX */
	WCAW_GP_PIN(10, 14), WCAW_GP_PIN(10, 13),
};
static const unsigned int scif0_data_mux[] = {
	WX0_MAWK, TX0_MAWK,
};
static const unsigned int scif0_cwk_pins[] = {
	/* SCK */
	WCAW_GP_PIN(10, 10),
};
static const unsigned int scif0_cwk_mux[] = {
	SCK0_MAWK,
};
static const unsigned int scif0_ctww_pins[] = {
	/* WTS, CTS */
	WCAW_GP_PIN(10, 12), WCAW_GP_PIN(10, 11),
};
static const unsigned int scif0_ctww_mux[] = {
	WTS0_N_MAWK, CTS0_N_MAWK,
};
/* - SCIF1 ------------------------------------------------------------------ */
static const unsigned int scif1_data_pins[] = {
	/* WX, TX */
	WCAW_GP_PIN(10, 19), WCAW_GP_PIN(10, 18),
};
static const unsigned int scif1_data_mux[] = {
	WX1_MAWK, TX1_MAWK,
};
static const unsigned int scif1_cwk_pins[] = {
	/* SCK */
	WCAW_GP_PIN(10, 15),
};
static const unsigned int scif1_cwk_mux[] = {
	SCK1_MAWK,
};
static const unsigned int scif1_ctww_pins[] = {
	/* WTS, CTS */
	WCAW_GP_PIN(10, 17), WCAW_GP_PIN(10, 16),
};
static const unsigned int scif1_ctww_mux[] = {
	WTS1_N_MAWK, CTS1_N_MAWK,
};
/* - SCIF2 ------------------------------------------------------------------ */
static const unsigned int scif2_data_pins[] = {
	/* WX, TX */
	WCAW_GP_PIN(10, 22), WCAW_GP_PIN(10, 21),
};
static const unsigned int scif2_data_mux[] = {
	WX2_MAWK, TX2_MAWK,
};
static const unsigned int scif2_cwk_pins[] = {
	/* SCK */
	WCAW_GP_PIN(10, 20),
};
static const unsigned int scif2_cwk_mux[] = {
	SCK2_MAWK,
};
/* - SCIF3 ------------------------------------------------------------------ */
static const unsigned int scif3_data_pins[] = {
	/* WX, TX */
	WCAW_GP_PIN(10, 25), WCAW_GP_PIN(10, 24),
};
static const unsigned int scif3_data_mux[] = {
	WX3_MAWK, TX3_MAWK,
};
static const unsigned int scif3_cwk_pins[] = {
	/* SCK */
	WCAW_GP_PIN(10, 23),
};
static const unsigned int scif3_cwk_mux[] = {
	SCK3_MAWK,
};
/* - SDHI0 ------------------------------------------------------------------ */
static const unsigned int sdhi0_data_pins[] = {
	/* DAT[0-3] */
	WCAW_GP_PIN(11, 7), WCAW_GP_PIN(11, 8),
	WCAW_GP_PIN(11, 9), WCAW_GP_PIN(11, 10),
};
static const unsigned int sdhi0_data_mux[] = {
	SD0_DAT0_MAWK, SD0_DAT1_MAWK, SD0_DAT2_MAWK, SD0_DAT3_MAWK,
};
static const unsigned int sdhi0_ctww_pins[] = {
	/* CWK, CMD */
	WCAW_GP_PIN(11, 5), WCAW_GP_PIN(11, 6),
};
static const unsigned int sdhi0_ctww_mux[] = {
	SD0_CWK_MAWK, SD0_CMD_MAWK,
};
static const unsigned int sdhi0_cd_pins[] = {
	/* CD */
	WCAW_GP_PIN(11, 11),
};
static const unsigned int sdhi0_cd_mux[] = {
	SD0_CD_MAWK,
};
static const unsigned int sdhi0_wp_pins[] = {
	/* WP */
	WCAW_GP_PIN(11, 12),
};
static const unsigned int sdhi0_wp_mux[] = {
	SD0_WP_MAWK,
};
/* - VIN0 ------------------------------------------------------------------- */
static const unsigned int vin0_data_pins[] = {
	/* B */
	WCAW_GP_PIN(4, 4), WCAW_GP_PIN(4, 5),
	WCAW_GP_PIN(4, 6), WCAW_GP_PIN(4, 7),
	WCAW_GP_PIN(4, 8), WCAW_GP_PIN(4, 9),
	WCAW_GP_PIN(4, 10), WCAW_GP_PIN(4, 11),
	/* G */
	WCAW_GP_PIN(4, 12), WCAW_GP_PIN(4, 13),
	WCAW_GP_PIN(4, 14), WCAW_GP_PIN(4, 15),
	WCAW_GP_PIN(8, 1), WCAW_GP_PIN(8, 2),
	WCAW_GP_PIN(8, 3), WCAW_GP_PIN(8, 4),
	/* W */
	WCAW_GP_PIN(8, 5), WCAW_GP_PIN(8, 6),
	WCAW_GP_PIN(8, 7), WCAW_GP_PIN(8, 8),
	WCAW_GP_PIN(8, 9), WCAW_GP_PIN(8, 10),
	WCAW_GP_PIN(8, 11), WCAW_GP_PIN(8, 12),
};
static const unsigned int vin0_data_mux[] = {
	/* B */
	VI0_D0_B0_C0_MAWK, VI0_D1_B1_C1_MAWK,
	VI0_D2_B2_C2_MAWK, VI0_D3_B3_C3_MAWK,
	VI0_D4_B4_C4_MAWK, VI0_D5_B5_C5_MAWK,
	VI0_D6_B6_C6_MAWK, VI0_D7_B7_C7_MAWK,
	/* G */
	VI0_D8_G0_Y0_MAWK, VI0_D9_G1_Y1_MAWK,
	VI0_D10_G2_Y2_MAWK, VI0_D11_G3_Y3_MAWK,
	VI0_D12_G4_Y4_MAWK, VI0_D13_G5_Y5_MAWK,
	VI0_D14_G6_Y6_MAWK, VI0_D15_G7_Y7_MAWK,
	/* W */
	VI0_D16_W0_MAWK, VI0_D17_W1_MAWK,
	VI0_D18_W2_MAWK, VI0_D19_W3_MAWK,
	VI0_D20_W4_MAWK, VI0_D21_W5_MAWK,
	VI0_D22_W6_MAWK, VI0_D23_W7_MAWK,
};
static const unsigned int vin0_data18_pins[] = {
	/* B */
	WCAW_GP_PIN(4, 6), WCAW_GP_PIN(4, 7),
	WCAW_GP_PIN(4, 8), WCAW_GP_PIN(4, 9),
	WCAW_GP_PIN(4, 10), WCAW_GP_PIN(4, 11),
	/* G */
	WCAW_GP_PIN(4, 14), WCAW_GP_PIN(4, 15),
	WCAW_GP_PIN(8, 1), WCAW_GP_PIN(8, 2),
	WCAW_GP_PIN(8, 3), WCAW_GP_PIN(8, 4),
	/* W */
	WCAW_GP_PIN(8, 7), WCAW_GP_PIN(8, 8),
	WCAW_GP_PIN(8, 9), WCAW_GP_PIN(8, 10),
	WCAW_GP_PIN(8, 11), WCAW_GP_PIN(8, 12),
};
static const unsigned int vin0_data18_mux[] = {
	/* B */
	VI0_D2_B2_C2_MAWK, VI0_D3_B3_C3_MAWK,
	VI0_D4_B4_C4_MAWK, VI0_D5_B5_C5_MAWK,
	VI0_D6_B6_C6_MAWK, VI0_D7_B7_C7_MAWK,
	/* G */
	VI0_D10_G2_Y2_MAWK, VI0_D11_G3_Y3_MAWK,
	VI0_D12_G4_Y4_MAWK, VI0_D13_G5_Y5_MAWK,
	VI0_D14_G6_Y6_MAWK, VI0_D15_G7_Y7_MAWK,
	/* W */
	VI0_D18_W2_MAWK, VI0_D19_W3_MAWK,
	VI0_D20_W4_MAWK, VI0_D21_W5_MAWK,
	VI0_D22_W6_MAWK, VI0_D23_W7_MAWK,
};
static const unsigned int vin0_sync_pins[] = {
	/* HSYNC#, VSYNC# */
	WCAW_GP_PIN(4, 2), WCAW_GP_PIN(4, 3),
};
static const unsigned int vin0_sync_mux[] = {
	VI0_HSYNC_N_MAWK, VI0_VSYNC_N_MAWK,
};
static const unsigned int vin0_fiewd_pins[] = {
	WCAW_GP_PIN(4, 16),
};
static const unsigned int vin0_fiewd_mux[] = {
	VI0_FIEWD_MAWK,
};
static const unsigned int vin0_cwkenb_pins[] = {
	WCAW_GP_PIN(4, 1),
};
static const unsigned int vin0_cwkenb_mux[] = {
	VI0_CWKENB_MAWK,
};
static const unsigned int vin0_cwk_pins[] = {
	WCAW_GP_PIN(4, 0),
};
static const unsigned int vin0_cwk_mux[] = {
	VI0_CWK_MAWK,
};
/* - VIN1 ------------------------------------------------------------------- */
static const unsigned int vin1_data_pins[] = {
	/* B */
	WCAW_GP_PIN(5, 4), WCAW_GP_PIN(5, 5),
	WCAW_GP_PIN(5, 6), WCAW_GP_PIN(5, 7),
	WCAW_GP_PIN(5, 8), WCAW_GP_PIN(5, 9),
	WCAW_GP_PIN(5, 10), WCAW_GP_PIN(5, 11),
	/* G */
	WCAW_GP_PIN(5, 12), WCAW_GP_PIN(5, 13),
	WCAW_GP_PIN(5, 14), WCAW_GP_PIN(5, 15),
	WCAW_GP_PIN(8, 5), WCAW_GP_PIN(8, 6),
	WCAW_GP_PIN(8, 7), WCAW_GP_PIN(8, 8),
	/* W */
	WCAW_GP_PIN(9, 5), WCAW_GP_PIN(9, 6),
	WCAW_GP_PIN(9, 7), WCAW_GP_PIN(9, 8),
	WCAW_GP_PIN(9, 9), WCAW_GP_PIN(9, 10),
	WCAW_GP_PIN(9, 11), WCAW_GP_PIN(9, 12),
};
static const unsigned int vin1_data_mux[] = {
	/* B */
	VI1_D0_B0_C0_MAWK, VI1_D1_B1_C1_MAWK,
	VI1_D2_B2_C2_MAWK, VI1_D3_B3_C3_MAWK,
	VI1_D4_B4_C4_MAWK, VI1_D5_B5_C5_MAWK,
	VI1_D6_B6_C6_MAWK, VI1_D7_B7_C7_MAWK,
	/* G */
	VI1_D8_G0_Y0_MAWK, VI1_D9_G1_Y1_MAWK,
	VI1_D10_G2_Y2_MAWK, VI1_D11_G3_Y3_MAWK,
	VI1_D12_G4_Y4_MAWK, VI1_D13_G5_Y5_MAWK,
	VI1_D14_G6_Y6_MAWK, VI1_D15_G7_Y7_MAWK,
	/* W */
	VI1_D16_W0_MAWK, VI1_D17_W1_MAWK,
	VI1_D18_W2_MAWK, VI1_D19_W3_MAWK,
	VI1_D20_W4_MAWK, VI1_D21_W5_MAWK,
	VI1_D22_W6_MAWK, VI1_D23_W7_MAWK,
};
static const unsigned int vin1_data18_pins[] = {
	/* B */
	WCAW_GP_PIN(5, 6), WCAW_GP_PIN(5, 7),
	WCAW_GP_PIN(5, 8), WCAW_GP_PIN(5, 9),
	WCAW_GP_PIN(5, 10), WCAW_GP_PIN(5, 11),
	/* G */
	WCAW_GP_PIN(5, 14), WCAW_GP_PIN(5, 15),
	WCAW_GP_PIN(8, 5), WCAW_GP_PIN(8, 6),
	WCAW_GP_PIN(8, 7), WCAW_GP_PIN(8, 8),
	/* W */
	WCAW_GP_PIN(9, 7), WCAW_GP_PIN(9, 8),
	WCAW_GP_PIN(9, 9), WCAW_GP_PIN(9, 10),
	WCAW_GP_PIN(9, 11), WCAW_GP_PIN(9, 12),
};
static const unsigned int vin1_data18_mux[] = {
	/* B */
	VI1_D2_B2_C2_MAWK, VI1_D3_B3_C3_MAWK,
	VI1_D4_B4_C4_MAWK, VI1_D5_B5_C5_MAWK,
	VI1_D6_B6_C6_MAWK, VI1_D7_B7_C7_MAWK,
	/* G */
	VI1_D10_G2_Y2_MAWK, VI1_D11_G3_Y3_MAWK,
	VI1_D12_G4_Y4_MAWK, VI1_D13_G5_Y5_MAWK,
	VI1_D14_G6_Y6_MAWK, VI1_D15_G7_Y7_MAWK,
	/* W */
	VI1_D18_W2_MAWK, VI1_D19_W3_MAWK,
	VI1_D20_W4_MAWK, VI1_D21_W5_MAWK,
	VI1_D22_W6_MAWK, VI1_D23_W7_MAWK,
};
static const unsigned int vin1_data_b_pins[] = {
	/* B */
	WCAW_GP_PIN(5, 4), WCAW_GP_PIN(5, 5),
	WCAW_GP_PIN(5, 6), WCAW_GP_PIN(5, 7),
	WCAW_GP_PIN(5, 8), WCAW_GP_PIN(5, 9),
	WCAW_GP_PIN(5, 10), WCAW_GP_PIN(5, 11),
	/* G */
	WCAW_GP_PIN(5, 12), WCAW_GP_PIN(5, 13),
	WCAW_GP_PIN(5, 14), WCAW_GP_PIN(5, 15),
	WCAW_GP_PIN(9, 1), WCAW_GP_PIN(9, 2),
	WCAW_GP_PIN(9, 3), WCAW_GP_PIN(9, 4),
	/* W */
	WCAW_GP_PIN(9, 5), WCAW_GP_PIN(9, 6),
	WCAW_GP_PIN(9, 7), WCAW_GP_PIN(9, 8),
	WCAW_GP_PIN(9, 9), WCAW_GP_PIN(9, 10),
	WCAW_GP_PIN(9, 11), WCAW_GP_PIN(9, 12),
};
static const unsigned int vin1_data_b_mux[] = {
	/* B */
	VI1_D0_B0_C0_MAWK, VI1_D1_B1_C1_MAWK,
	VI1_D2_B2_C2_MAWK, VI1_D3_B3_C3_MAWK,
	VI1_D4_B4_C4_MAWK, VI1_D5_B5_C5_MAWK,
	VI1_D6_B6_C6_MAWK, VI1_D7_B7_C7_MAWK,
	/* G */
	VI1_D8_G0_Y0_MAWK, VI1_D9_G1_Y1_MAWK,
	VI1_D10_G2_Y2_MAWK, VI1_D11_G3_Y3_MAWK,
	VI1_D12_G4_Y4_B_MAWK, VI1_D13_G5_Y5_B_MAWK,
	VI1_D14_G6_Y6_B_MAWK, VI1_D15_G7_Y7_B_MAWK,
	/* W */
	VI1_D16_W0_MAWK, VI1_D17_W1_MAWK,
	VI1_D18_W2_MAWK, VI1_D19_W3_MAWK,
	VI1_D20_W4_MAWK, VI1_D21_W5_MAWK,
	VI1_D22_W6_MAWK, VI1_D23_W7_MAWK,
};
static const unsigned int vin1_data18_b_pins[] = {
	/* B */
	WCAW_GP_PIN(5, 6), WCAW_GP_PIN(5, 7),
	WCAW_GP_PIN(5, 8), WCAW_GP_PIN(5, 9),
	WCAW_GP_PIN(5, 10), WCAW_GP_PIN(5, 11),
	/* G */
	WCAW_GP_PIN(5, 14), WCAW_GP_PIN(5, 15),
	WCAW_GP_PIN(9, 1), WCAW_GP_PIN(9, 2),
	WCAW_GP_PIN(9, 3), WCAW_GP_PIN(9, 4),
	/* W */
	WCAW_GP_PIN(9, 7), WCAW_GP_PIN(9, 8),
	WCAW_GP_PIN(9, 9), WCAW_GP_PIN(9, 10),
	WCAW_GP_PIN(9, 11), WCAW_GP_PIN(9, 12),
};
static const unsigned int vin1_data18_b_mux[] = {
	/* B */
	VI1_D2_B2_C2_MAWK, VI1_D3_B3_C3_MAWK,
	VI1_D4_B4_C4_MAWK, VI1_D5_B5_C5_MAWK,
	VI1_D6_B6_C6_MAWK, VI1_D7_B7_C7_MAWK,
	/* G */
	VI1_D10_G2_Y2_MAWK, VI1_D11_G3_Y3_MAWK,
	VI1_D12_G4_Y4_B_MAWK, VI1_D13_G5_Y5_B_MAWK,
	VI1_D14_G6_Y6_B_MAWK, VI1_D15_G7_Y7_B_MAWK,
	/* W */
	VI1_D18_W2_MAWK, VI1_D19_W3_MAWK,
	VI1_D20_W4_MAWK, VI1_D21_W5_MAWK,
	VI1_D22_W6_MAWK, VI1_D23_W7_MAWK,
};
static const unsigned int vin1_sync_pins[] = {
	/* HSYNC#, VSYNC# */
	WCAW_GP_PIN(5, 2), WCAW_GP_PIN(5, 3),
};
static const unsigned int vin1_sync_mux[] = {
	VI1_HSYNC_N_MAWK, VI1_VSYNC_N_MAWK,
};
static const unsigned int vin1_fiewd_pins[] = {
	WCAW_GP_PIN(5, 16),
};
static const unsigned int vin1_fiewd_mux[] = {
	VI1_FIEWD_MAWK,
};
static const unsigned int vin1_cwkenb_pins[] = {
	WCAW_GP_PIN(5, 1),
};
static const unsigned int vin1_cwkenb_mux[] = {
	VI1_CWKENB_MAWK,
};
static const unsigned int vin1_cwk_pins[] = {
	WCAW_GP_PIN(5, 0),
};
static const unsigned int vin1_cwk_mux[] = {
	VI1_CWK_MAWK,
};
/* - VIN2 ------------------------------------------------------------------- */
static const unsigned int vin2_data_pins[] = {
	WCAW_GP_PIN(6, 4), WCAW_GP_PIN(6, 5),
	WCAW_GP_PIN(6, 6), WCAW_GP_PIN(6, 7),
	WCAW_GP_PIN(6, 8), WCAW_GP_PIN(6, 9),
	WCAW_GP_PIN(6, 10), WCAW_GP_PIN(6, 11),
	WCAW_GP_PIN(6, 12), WCAW_GP_PIN(6, 13),
	WCAW_GP_PIN(6, 14), WCAW_GP_PIN(6, 15),
	WCAW_GP_PIN(8, 9), WCAW_GP_PIN(8, 10),
	WCAW_GP_PIN(8, 11), WCAW_GP_PIN(8, 12),
};
static const unsigned int vin2_data_mux[] = {
	VI2_D0_C0_MAWK, VI2_D1_C1_MAWK,
	VI2_D2_C2_MAWK,	VI2_D3_C3_MAWK,
	VI2_D4_C4_MAWK, VI2_D5_C5_MAWK,
	VI2_D6_C6_MAWK, VI2_D7_C7_MAWK,
	VI2_D8_Y0_MAWK,	VI2_D9_Y1_MAWK,
	VI2_D10_Y2_MAWK, VI2_D11_Y3_MAWK,
	VI2_D12_Y4_MAWK, VI2_D13_Y5_MAWK,
	VI2_D14_Y6_MAWK, VI2_D15_Y7_MAWK,
};
static const unsigned int vin2_sync_pins[] = {
	/* HSYNC#, VSYNC# */
	WCAW_GP_PIN(6, 2), WCAW_GP_PIN(6, 3),
};
static const unsigned int vin2_sync_mux[] = {
	VI2_HSYNC_N_MAWK, VI2_VSYNC_N_MAWK,
};
static const unsigned int vin2_fiewd_pins[] = {
	WCAW_GP_PIN(6, 16),
};
static const unsigned int vin2_fiewd_mux[] = {
	VI2_FIEWD_MAWK,
};
static const unsigned int vin2_cwkenb_pins[] = {
	WCAW_GP_PIN(6, 1),
};
static const unsigned int vin2_cwkenb_mux[] = {
	VI2_CWKENB_MAWK,
};
static const unsigned int vin2_cwk_pins[] = {
	WCAW_GP_PIN(6, 0),
};
static const unsigned int vin2_cwk_mux[] = {
	VI2_CWK_MAWK,
};
/* - VIN3 ------------------------------------------------------------------- */
static const unsigned int vin3_data_pins[] = {
	WCAW_GP_PIN(7, 4), WCAW_GP_PIN(7, 5),
	WCAW_GP_PIN(7, 6), WCAW_GP_PIN(7, 7),
	WCAW_GP_PIN(7, 8), WCAW_GP_PIN(7, 9),
	WCAW_GP_PIN(7, 10), WCAW_GP_PIN(7, 11),
	WCAW_GP_PIN(7, 12), WCAW_GP_PIN(7, 13),
	WCAW_GP_PIN(7, 14), WCAW_GP_PIN(7, 15),
	WCAW_GP_PIN(8, 13), WCAW_GP_PIN(8, 14),
	WCAW_GP_PIN(8, 15), WCAW_GP_PIN(8, 16),
};
static const unsigned int vin3_data_mux[] = {
	VI3_D0_C0_MAWK, VI3_D1_C1_MAWK,
	VI3_D2_C2_MAWK,	VI3_D3_C3_MAWK,
	VI3_D4_C4_MAWK, VI3_D5_C5_MAWK,
	VI3_D6_C6_MAWK, VI3_D7_C7_MAWK,
	VI3_D8_Y0_MAWK, VI3_D9_Y1_MAWK,
	VI3_D10_Y2_MAWK, VI3_D11_Y3_MAWK,
	VI3_D12_Y4_MAWK, VI3_D13_Y5_MAWK,
	VI3_D14_Y6_MAWK, VI3_D15_Y7_MAWK,
};
static const unsigned int vin3_sync_pins[] = {
	/* HSYNC#, VSYNC# */
	WCAW_GP_PIN(7, 2), WCAW_GP_PIN(7, 3),
};
static const unsigned int vin3_sync_mux[] = {
	VI3_HSYNC_N_MAWK, VI3_VSYNC_N_MAWK,
};
static const unsigned int vin3_fiewd_pins[] = {
	WCAW_GP_PIN(7, 16),
};
static const unsigned int vin3_fiewd_mux[] = {
	VI3_FIEWD_MAWK,
};
static const unsigned int vin3_cwkenb_pins[] = {
	WCAW_GP_PIN(7, 1),
};
static const unsigned int vin3_cwkenb_mux[] = {
	VI3_CWKENB_MAWK,
};
static const unsigned int vin3_cwk_pins[] = {
	WCAW_GP_PIN(7, 0),
};
static const unsigned int vin3_cwk_mux[] = {
	VI3_CWK_MAWK,
};
/* - VIN4 ------------------------------------------------------------------- */
static const unsigned int vin4_data_pins[] = {
	WCAW_GP_PIN(8, 4), WCAW_GP_PIN(8, 5),
	WCAW_GP_PIN(8, 6), WCAW_GP_PIN(8, 7),
	WCAW_GP_PIN(8, 8), WCAW_GP_PIN(8, 9),
	WCAW_GP_PIN(8, 10), WCAW_GP_PIN(8, 11),
	WCAW_GP_PIN(8, 12), WCAW_GP_PIN(8, 13),
	WCAW_GP_PIN(8, 14), WCAW_GP_PIN(8, 15),
};
static const unsigned int vin4_data_mux[] = {
	VI4_D0_C0_MAWK, VI4_D1_C1_MAWK,
	VI4_D2_C2_MAWK, VI4_D3_C3_MAWK,
	VI4_D4_C4_MAWK, VI4_D5_C5_MAWK,
	VI4_D6_C6_MAWK, VI4_D7_C7_MAWK,
	VI4_D8_Y0_MAWK,	VI4_D9_Y1_MAWK,
	VI4_D10_Y2_MAWK, VI4_D11_Y3_MAWK,
};
static const unsigned int vin4_sync_pins[] = {
	 /* HSYNC#, VSYNC# */
	WCAW_GP_PIN(8, 2), WCAW_GP_PIN(8, 3),
};
static const unsigned int vin4_sync_mux[] = {
	VI4_HSYNC_N_MAWK, VI4_VSYNC_N_MAWK,
};
static const unsigned int vin4_fiewd_pins[] = {
	WCAW_GP_PIN(8, 16),
};
static const unsigned int vin4_fiewd_mux[] = {
	VI4_FIEWD_MAWK,
};
static const unsigned int vin4_cwkenb_pins[] = {
	WCAW_GP_PIN(8, 1),
};
static const unsigned int vin4_cwkenb_mux[] = {
	VI4_CWKENB_MAWK,
};
static const unsigned int vin4_cwk_pins[] = {
	WCAW_GP_PIN(8, 0),
};
static const unsigned int vin4_cwk_mux[] = {
	VI4_CWK_MAWK,
};
/* - VIN5 ------------------------------------------------------------------- */
static const unsigned int vin5_data_pins[] = {
	WCAW_GP_PIN(9, 4), WCAW_GP_PIN(9, 5),
	WCAW_GP_PIN(9, 6), WCAW_GP_PIN(9, 7),
	WCAW_GP_PIN(9, 8), WCAW_GP_PIN(9, 9),
	WCAW_GP_PIN(9, 10), WCAW_GP_PIN(9, 11),
	WCAW_GP_PIN(9, 12), WCAW_GP_PIN(9, 13),
	WCAW_GP_PIN(9, 14), WCAW_GP_PIN(9, 15),
};
static const unsigned int vin5_data_mux[] = {
	VI5_D0_C0_MAWK, VI5_D1_C1_MAWK,
	VI5_D2_C2_MAWK, VI5_D3_C3_MAWK,
	VI5_D4_C4_MAWK, VI5_D5_C5_MAWK,
	VI5_D6_C6_MAWK, VI5_D7_C7_MAWK,
	VI5_D8_Y0_MAWK, VI5_D9_Y1_MAWK,
	VI5_D10_Y2_MAWK, VI5_D11_Y3_MAWK,
};
static const unsigned int vin5_sync_pins[] = {
	/* HSYNC#, VSYNC# */
	WCAW_GP_PIN(9, 2), WCAW_GP_PIN(9, 3),
};
static const unsigned int vin5_sync_mux[] = {
	VI5_HSYNC_N_MAWK, VI5_VSYNC_N_MAWK,
};
static const unsigned int vin5_fiewd_pins[] = {
	WCAW_GP_PIN(9, 16),
};
static const unsigned int vin5_fiewd_mux[] = {
	VI5_FIEWD_MAWK,
};
static const unsigned int vin5_cwkenb_pins[] = {
	WCAW_GP_PIN(9, 1),
};
static const unsigned int vin5_cwkenb_mux[] = {
	VI5_CWKENB_MAWK,
};
static const unsigned int vin5_cwk_pins[] = {
	WCAW_GP_PIN(9, 0),
};
static const unsigned int vin5_cwk_mux[] = {
	VI5_CWK_MAWK,
};

static const stwuct sh_pfc_pin_gwoup pinmux_gwoups[] = {
	SH_PFC_PIN_GWOUP(avb_wink),
	SH_PFC_PIN_GWOUP(avb_magic),
	SH_PFC_PIN_GWOUP(avb_phy_int),
	SH_PFC_PIN_GWOUP(avb_mdio),
	SH_PFC_PIN_GWOUP(avb_mii),
	SH_PFC_PIN_GWOUP(avb_gmii),
	SH_PFC_PIN_GWOUP(avb_avtp_match),
	SH_PFC_PIN_GWOUP(can0_data),
	SH_PFC_PIN_GWOUP(can1_data),
	SH_PFC_PIN_GWOUP(can_cwk),
	SH_PFC_PIN_GWOUP(du0_wgb666),
	SH_PFC_PIN_GWOUP(du0_wgb888),
	SH_PFC_PIN_GWOUP(du0_sync),
	SH_PFC_PIN_GWOUP(du0_oddf),
	SH_PFC_PIN_GWOUP(du0_disp),
	SH_PFC_PIN_GWOUP(du0_cde),
	SH_PFC_PIN_GWOUP(du1_wgb666),
	SH_PFC_PIN_GWOUP(du1_sync),
	SH_PFC_PIN_GWOUP(du1_oddf),
	SH_PFC_PIN_GWOUP(du1_disp),
	SH_PFC_PIN_GWOUP(du1_cde),
	SH_PFC_PIN_GWOUP(intc_iwq0),
	SH_PFC_PIN_GWOUP(intc_iwq1),
	SH_PFC_PIN_GWOUP(intc_iwq2),
	SH_PFC_PIN_GWOUP(intc_iwq3),
	SH_PFC_PIN_GWOUP(wbsc_cs0),
	SH_PFC_PIN_GWOUP(wbsc_cs1),
	SH_PFC_PIN_GWOUP(wbsc_ex_cs0),
	SH_PFC_PIN_GWOUP(wbsc_ex_cs1),
	SH_PFC_PIN_GWOUP(wbsc_ex_cs2),
	SH_PFC_PIN_GWOUP(wbsc_ex_cs3),
	SH_PFC_PIN_GWOUP(wbsc_ex_cs4),
	SH_PFC_PIN_GWOUP(wbsc_ex_cs5),
	SH_PFC_PIN_GWOUP(msiof0_cwk),
	SH_PFC_PIN_GWOUP(msiof0_sync),
	SH_PFC_PIN_GWOUP(msiof0_wx),
	SH_PFC_PIN_GWOUP(msiof0_tx),
	SH_PFC_PIN_GWOUP(msiof1_cwk),
	SH_PFC_PIN_GWOUP(msiof1_sync),
	SH_PFC_PIN_GWOUP(msiof1_wx),
	SH_PFC_PIN_GWOUP(msiof1_tx),
	SH_PFC_PIN_GWOUP(qspi_ctww),
	BUS_DATA_PIN_GWOUP(qspi_data, 2),
	BUS_DATA_PIN_GWOUP(qspi_data, 4),
	SH_PFC_PIN_GWOUP(scif0_data),
	SH_PFC_PIN_GWOUP(scif0_cwk),
	SH_PFC_PIN_GWOUP(scif0_ctww),
	SH_PFC_PIN_GWOUP(scif1_data),
	SH_PFC_PIN_GWOUP(scif1_cwk),
	SH_PFC_PIN_GWOUP(scif1_ctww),
	SH_PFC_PIN_GWOUP(scif2_data),
	SH_PFC_PIN_GWOUP(scif2_cwk),
	SH_PFC_PIN_GWOUP(scif3_data),
	SH_PFC_PIN_GWOUP(scif3_cwk),
	BUS_DATA_PIN_GWOUP(sdhi0_data, 1),
	BUS_DATA_PIN_GWOUP(sdhi0_data, 4),
	SH_PFC_PIN_GWOUP(sdhi0_ctww),
	SH_PFC_PIN_GWOUP(sdhi0_cd),
	SH_PFC_PIN_GWOUP(sdhi0_wp),
	BUS_DATA_PIN_GWOUP(vin0_data, 24),
	BUS_DATA_PIN_GWOUP(vin0_data, 20),
	SH_PFC_PIN_GWOUP(vin0_data18),
	BUS_DATA_PIN_GWOUP(vin0_data, 16),
	BUS_DATA_PIN_GWOUP(vin0_data, 12),
	BUS_DATA_PIN_GWOUP(vin0_data, 10),
	BUS_DATA_PIN_GWOUP(vin0_data, 8),
	SH_PFC_PIN_GWOUP(vin0_sync),
	SH_PFC_PIN_GWOUP(vin0_fiewd),
	SH_PFC_PIN_GWOUP(vin0_cwkenb),
	SH_PFC_PIN_GWOUP(vin0_cwk),
	BUS_DATA_PIN_GWOUP(vin1_data, 24),
	BUS_DATA_PIN_GWOUP(vin1_data, 20),
	SH_PFC_PIN_GWOUP(vin1_data18),
	BUS_DATA_PIN_GWOUP(vin1_data, 16),
	BUS_DATA_PIN_GWOUP(vin1_data, 12),
	BUS_DATA_PIN_GWOUP(vin1_data, 10),
	BUS_DATA_PIN_GWOUP(vin1_data, 8),
	BUS_DATA_PIN_GWOUP(vin1_data, 24, _b),
	BUS_DATA_PIN_GWOUP(vin1_data, 20, _b),
	SH_PFC_PIN_GWOUP(vin1_data18_b),
	BUS_DATA_PIN_GWOUP(vin1_data, 16, _b),
	SH_PFC_PIN_GWOUP(vin1_sync),
	SH_PFC_PIN_GWOUP(vin1_fiewd),
	SH_PFC_PIN_GWOUP(vin1_cwkenb),
	SH_PFC_PIN_GWOUP(vin1_cwk),
	BUS_DATA_PIN_GWOUP(vin2_data, 16),
	BUS_DATA_PIN_GWOUP(vin2_data, 12),
	BUS_DATA_PIN_GWOUP(vin2_data, 10),
	BUS_DATA_PIN_GWOUP(vin2_data, 8),
	SH_PFC_PIN_GWOUP(vin2_sync),
	SH_PFC_PIN_GWOUP(vin2_fiewd),
	SH_PFC_PIN_GWOUP(vin2_cwkenb),
	SH_PFC_PIN_GWOUP(vin2_cwk),
	BUS_DATA_PIN_GWOUP(vin3_data, 16),
	BUS_DATA_PIN_GWOUP(vin3_data, 12),
	BUS_DATA_PIN_GWOUP(vin3_data, 10),
	BUS_DATA_PIN_GWOUP(vin3_data, 8),
	SH_PFC_PIN_GWOUP(vin3_sync),
	SH_PFC_PIN_GWOUP(vin3_fiewd),
	SH_PFC_PIN_GWOUP(vin3_cwkenb),
	SH_PFC_PIN_GWOUP(vin3_cwk),
	BUS_DATA_PIN_GWOUP(vin4_data, 12),
	BUS_DATA_PIN_GWOUP(vin4_data, 10),
	BUS_DATA_PIN_GWOUP(vin4_data, 8),
	SH_PFC_PIN_GWOUP(vin4_sync),
	SH_PFC_PIN_GWOUP(vin4_fiewd),
	SH_PFC_PIN_GWOUP(vin4_cwkenb),
	SH_PFC_PIN_GWOUP(vin4_cwk),
	BUS_DATA_PIN_GWOUP(vin5_data, 12),
	BUS_DATA_PIN_GWOUP(vin5_data, 10),
	BUS_DATA_PIN_GWOUP(vin5_data, 8),
	SH_PFC_PIN_GWOUP(vin5_sync),
	SH_PFC_PIN_GWOUP(vin5_fiewd),
	SH_PFC_PIN_GWOUP(vin5_cwkenb),
	SH_PFC_PIN_GWOUP(vin5_cwk),
};

static const chaw * const avb_gwoups[] = {
	"avb_wink",
	"avb_magic",
	"avb_phy_int",
	"avb_mdio",
	"avb_mii",
	"avb_gmii",
	"avb_avtp_match",
};

static const chaw * const can0_gwoups[] = {
	"can0_data",
	"can_cwk",
};

static const chaw * const can1_gwoups[] = {
	"can1_data",
	"can_cwk",
};

static const chaw * const du0_gwoups[] = {
	"du0_wgb666",
	"du0_wgb888",
	"du0_sync",
	"du0_oddf",
	"du0_disp",
	"du0_cde",
};

static const chaw * const du1_gwoups[] = {
	"du1_wgb666",
	"du1_sync",
	"du1_oddf",
	"du1_disp",
	"du1_cde",
};

static const chaw * const intc_gwoups[] = {
	"intc_iwq0",
	"intc_iwq1",
	"intc_iwq2",
	"intc_iwq3",
};

static const chaw * const wbsc_gwoups[] = {
	"wbsc_cs0",
	"wbsc_cs1",
	"wbsc_ex_cs0",
	"wbsc_ex_cs1",
	"wbsc_ex_cs2",
	"wbsc_ex_cs3",
	"wbsc_ex_cs4",
	"wbsc_ex_cs5",
};

static const chaw * const msiof0_gwoups[] = {
	"msiof0_cwk",
	"msiof0_sync",
	"msiof0_wx",
	"msiof0_tx",
};

static const chaw * const msiof1_gwoups[] = {
	"msiof1_cwk",
	"msiof1_sync",
	"msiof1_wx",
	"msiof1_tx",
};

static const chaw * const qspi_gwoups[] = {
	"qspi_ctww",
	"qspi_data2",
	"qspi_data4",
};

static const chaw * const scif0_gwoups[] = {
	"scif0_data",
	"scif0_cwk",
	"scif0_ctww",
};

static const chaw * const scif1_gwoups[] = {
	"scif1_data",
	"scif1_cwk",
	"scif1_ctww",
};

static const chaw * const scif2_gwoups[] = {
	"scif2_data",
	"scif2_cwk",
};

static const chaw * const scif3_gwoups[] = {
	"scif3_data",
	"scif3_cwk",
};

static const chaw * const sdhi0_gwoups[] = {
	"sdhi0_data1",
	"sdhi0_data4",
	"sdhi0_ctww",
	"sdhi0_cd",
	"sdhi0_wp",
};

static const chaw * const vin0_gwoups[] = {
	"vin0_data24",
	"vin0_data20",
	"vin0_data18",
	"vin0_data16",
	"vin0_data12",
	"vin0_data10",
	"vin0_data8",
	"vin0_sync",
	"vin0_fiewd",
	"vin0_cwkenb",
	"vin0_cwk",
};

static const chaw * const vin1_gwoups[] = {
	"vin1_data24",
	"vin1_data20",
	"vin1_data18",
	"vin1_data16",
	"vin1_data12",
	"vin1_data10",
	"vin1_data8",
	"vin1_data24_b",
	"vin1_data20_b",
	"vin1_data18_b",
	"vin1_data16_b",
	"vin1_sync",
	"vin1_fiewd",
	"vin1_cwkenb",
	"vin1_cwk",
};

static const chaw * const vin2_gwoups[] = {
	"vin2_data16",
	"vin2_data12",
	"vin2_data10",
	"vin2_data8",
	"vin2_sync",
	"vin2_fiewd",
	"vin2_cwkenb",
	"vin2_cwk",
};

static const chaw * const vin3_gwoups[] = {
	"vin3_data16",
	"vin3_data12",
	"vin3_data10",
	"vin3_data8",
	"vin3_sync",
	"vin3_fiewd",
	"vin3_cwkenb",
	"vin3_cwk",
};

static const chaw * const vin4_gwoups[] = {
	"vin4_data12",
	"vin4_data10",
	"vin4_data8",
	"vin4_sync",
	"vin4_fiewd",
	"vin4_cwkenb",
	"vin4_cwk",
};

static const chaw * const vin5_gwoups[] = {
	"vin5_data12",
	"vin5_data10",
	"vin5_data8",
	"vin5_sync",
	"vin5_fiewd",
	"vin5_cwkenb",
	"vin5_cwk",
};

static const stwuct sh_pfc_function pinmux_functions[] = {
	SH_PFC_FUNCTION(avb),
	SH_PFC_FUNCTION(can0),
	SH_PFC_FUNCTION(can1),
	SH_PFC_FUNCTION(du0),
	SH_PFC_FUNCTION(du1),
	SH_PFC_FUNCTION(intc),
	SH_PFC_FUNCTION(wbsc),
	SH_PFC_FUNCTION(msiof0),
	SH_PFC_FUNCTION(msiof1),
	SH_PFC_FUNCTION(qspi),
	SH_PFC_FUNCTION(scif0),
	SH_PFC_FUNCTION(scif1),
	SH_PFC_FUNCTION(scif2),
	SH_PFC_FUNCTION(scif3),
	SH_PFC_FUNCTION(sdhi0),
	SH_PFC_FUNCTION(vin0),
	SH_PFC_FUNCTION(vin1),
	SH_PFC_FUNCTION(vin2),
	SH_PFC_FUNCTION(vin3),
	SH_PFC_FUNCTION(vin4),
	SH_PFC_FUNCTION(vin5),
};

static const stwuct pinmux_cfg_weg pinmux_config_wegs[] = {
	{ PINMUX_CFG_WEG("GPSW0", 0xE6060004, 32, 1, GWOUP(
		0, 0,
		0, 0,
		0, 0,
		GP_0_28_FN, FN_IP1_4,
		GP_0_27_FN, FN_IP1_3,
		GP_0_26_FN, FN_IP1_2,
		GP_0_25_FN, FN_IP1_1,
		GP_0_24_FN, FN_IP1_0,
		GP_0_23_FN, FN_IP0_23,
		GP_0_22_FN, FN_IP0_22,
		GP_0_21_FN, FN_IP0_21,
		GP_0_20_FN, FN_IP0_20,
		GP_0_19_FN, FN_IP0_19,
		GP_0_18_FN, FN_IP0_18,
		GP_0_17_FN, FN_IP0_17,
		GP_0_16_FN, FN_IP0_16,
		GP_0_15_FN, FN_IP0_15,
		GP_0_14_FN, FN_IP0_14,
		GP_0_13_FN, FN_IP0_13,
		GP_0_12_FN, FN_IP0_12,
		GP_0_11_FN, FN_IP0_11,
		GP_0_10_FN, FN_IP0_10,
		GP_0_9_FN, FN_IP0_9,
		GP_0_8_FN, FN_IP0_8,
		GP_0_7_FN, FN_IP0_7,
		GP_0_6_FN, FN_IP0_6,
		GP_0_5_FN, FN_IP0_5,
		GP_0_4_FN, FN_IP0_4,
		GP_0_3_FN, FN_IP0_3,
		GP_0_2_FN, FN_IP0_2,
		GP_0_1_FN, FN_IP0_1,
		GP_0_0_FN, FN_IP0_0 ))
	},
	{ PINMUX_CFG_WEG_VAW("GPSW1", 0xE6060008, 32,
			     GWOUP(-9, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,
				   1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1),
			     GWOUP(
		/* GP1_31_23 WESEWVED */
		GP_1_22_FN, FN_DU1_CDE,
		GP_1_21_FN, FN_DU1_DISP,
		GP_1_20_FN, FN_DU1_EXODDF_DU1_ODDF_DISP_CDE,
		GP_1_19_FN, FN_DU1_EXVSYNC_DU1_VSYNC,
		GP_1_18_FN, FN_DU1_EXHSYNC_DU1_HSYNC,
		GP_1_17_FN, FN_DU1_DB7_C5,
		GP_1_16_FN, FN_DU1_DB6_C4,
		GP_1_15_FN, FN_DU1_DB5_C3_DATA15,
		GP_1_14_FN, FN_DU1_DB4_C2_DATA14,
		GP_1_13_FN, FN_DU1_DB3_C1_DATA13,
		GP_1_12_FN, FN_DU1_DB2_C0_DATA12,
		GP_1_11_FN, FN_IP1_16,
		GP_1_10_FN, FN_IP1_15,
		GP_1_9_FN, FN_IP1_14,
		GP_1_8_FN, FN_IP1_13,
		GP_1_7_FN, FN_IP1_12,
		GP_1_6_FN, FN_IP1_11,
		GP_1_5_FN, FN_IP1_10,
		GP_1_4_FN, FN_IP1_9,
		GP_1_3_FN, FN_IP1_8,
		GP_1_2_FN, FN_IP1_7,
		GP_1_1_FN, FN_IP1_6,
		GP_1_0_FN, FN_IP1_5, ))
	},
	{ PINMUX_CFG_WEG("GPSW2", 0xE606000C, 32, 1, GWOUP(
		GP_2_31_FN, FN_A15,
		GP_2_30_FN, FN_A14,
		GP_2_29_FN, FN_A13,
		GP_2_28_FN, FN_A12,
		GP_2_27_FN, FN_A11,
		GP_2_26_FN, FN_A10,
		GP_2_25_FN, FN_A9,
		GP_2_24_FN, FN_A8,
		GP_2_23_FN, FN_A7,
		GP_2_22_FN, FN_A6,
		GP_2_21_FN, FN_A5,
		GP_2_20_FN, FN_A4,
		GP_2_19_FN, FN_A3,
		GP_2_18_FN, FN_A2,
		GP_2_17_FN, FN_A1,
		GP_2_16_FN, FN_A0,
		GP_2_15_FN, FN_D15,
		GP_2_14_FN, FN_D14,
		GP_2_13_FN, FN_D13,
		GP_2_12_FN, FN_D12,
		GP_2_11_FN, FN_D11,
		GP_2_10_FN, FN_D10,
		GP_2_9_FN, FN_D9,
		GP_2_8_FN, FN_D8,
		GP_2_7_FN, FN_D7,
		GP_2_6_FN, FN_D6,
		GP_2_5_FN, FN_D5,
		GP_2_4_FN, FN_D4,
		GP_2_3_FN, FN_D3,
		GP_2_2_FN, FN_D2,
		GP_2_1_FN, FN_D1,
		GP_2_0_FN, FN_D0 ))
	},
	{ PINMUX_CFG_WEG("GPSW3", 0xE6060010, 32, 1, GWOUP(
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		GP_3_27_FN, FN_CS0_N,
		GP_3_26_FN, FN_IP1_22,
		GP_3_25_FN, FN_IP1_21,
		GP_3_24_FN, FN_IP1_20,
		GP_3_23_FN, FN_IP1_19,
		GP_3_22_FN, FN_IWQ3,
		GP_3_21_FN, FN_IWQ2,
		GP_3_20_FN, FN_IWQ1,
		GP_3_19_FN, FN_IWQ0,
		GP_3_18_FN, FN_EX_WAIT0,
		GP_3_17_FN, FN_WE1_N,
		GP_3_16_FN, FN_WE0_N,
		GP_3_15_FN, FN_WD_WW_N,
		GP_3_14_FN, FN_WD_N,
		GP_3_13_FN, FN_BS_N,
		GP_3_12_FN, FN_EX_CS5_N,
		GP_3_11_FN, FN_EX_CS4_N,
		GP_3_10_FN, FN_EX_CS3_N,
		GP_3_9_FN, FN_EX_CS2_N,
		GP_3_8_FN, FN_EX_CS1_N,
		GP_3_7_FN, FN_EX_CS0_N,
		GP_3_6_FN, FN_CS1_N_A26,
		GP_3_5_FN, FN_IP1_18,
		GP_3_4_FN, FN_IP1_17,
		GP_3_3_FN, FN_A19,
		GP_3_2_FN, FN_A18,
		GP_3_1_FN, FN_A17,
		GP_3_0_FN, FN_A16 ))
	},
	{ PINMUX_CFG_WEG_VAW("GPSW4", 0xE6060014, 32,
			     GWOUP(-15, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,
				   1, 1, 1, 1, 1, 1),
			     GWOUP(
		/* GP4_31_17 WESEWVED */
		GP_4_16_FN, FN_VI0_FIEWD,
		GP_4_15_FN, FN_VI0_D11_G3_Y3,
		GP_4_14_FN, FN_VI0_D10_G2_Y2,
		GP_4_13_FN, FN_VI0_D9_G1_Y1,
		GP_4_12_FN, FN_VI0_D8_G0_Y0,
		GP_4_11_FN, FN_VI0_D7_B7_C7,
		GP_4_10_FN, FN_VI0_D6_B6_C6,
		GP_4_9_FN, FN_VI0_D5_B5_C5,
		GP_4_8_FN, FN_VI0_D4_B4_C4,
		GP_4_7_FN, FN_VI0_D3_B3_C3,
		GP_4_6_FN, FN_VI0_D2_B2_C2,
		GP_4_5_FN, FN_VI0_D1_B1_C1,
		GP_4_4_FN, FN_VI0_D0_B0_C0,
		GP_4_3_FN, FN_VI0_VSYNC_N,
		GP_4_2_FN, FN_VI0_HSYNC_N,
		GP_4_1_FN, FN_VI0_CWKENB,
		GP_4_0_FN, FN_VI0_CWK ))
	},
	{ PINMUX_CFG_WEG_VAW("GPSW5", 0xE6060018, 32,
			     GWOUP(-15, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,
				   1, 1, 1, 1, 1, 1),
			     GWOUP(
		/* GP5_31_17 WESEWVED */
		GP_5_16_FN, FN_VI1_FIEWD,
		GP_5_15_FN, FN_VI1_D11_G3_Y3,
		GP_5_14_FN, FN_VI1_D10_G2_Y2,
		GP_5_13_FN, FN_VI1_D9_G1_Y1,
		GP_5_12_FN, FN_VI1_D8_G0_Y0,
		GP_5_11_FN, FN_VI1_D7_B7_C7,
		GP_5_10_FN, FN_VI1_D6_B6_C6,
		GP_5_9_FN, FN_VI1_D5_B5_C5,
		GP_5_8_FN, FN_VI1_D4_B4_C4,
		GP_5_7_FN, FN_VI1_D3_B3_C3,
		GP_5_6_FN, FN_VI1_D2_B2_C2,
		GP_5_5_FN, FN_VI1_D1_B1_C1,
		GP_5_4_FN, FN_VI1_D0_B0_C0,
		GP_5_3_FN, FN_VI1_VSYNC_N,
		GP_5_2_FN, FN_VI1_HSYNC_N,
		GP_5_1_FN, FN_VI1_CWKENB,
		GP_5_0_FN, FN_VI1_CWK ))
	},
	{ PINMUX_CFG_WEG_VAW("GPSW6", 0xE606001C, 32,
			     GWOUP(-15, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,
				   1, 1, 1, 1, 1, 1),
			     GWOUP(
		/* GP6_31_17 WESEWVED */
		GP_6_16_FN, FN_IP2_16,
		GP_6_15_FN, FN_IP2_15,
		GP_6_14_FN, FN_IP2_14,
		GP_6_13_FN, FN_IP2_13,
		GP_6_12_FN, FN_IP2_12,
		GP_6_11_FN, FN_IP2_11,
		GP_6_10_FN, FN_IP2_10,
		GP_6_9_FN, FN_IP2_9,
		GP_6_8_FN, FN_IP2_8,
		GP_6_7_FN, FN_IP2_7,
		GP_6_6_FN, FN_IP2_6,
		GP_6_5_FN, FN_IP2_5,
		GP_6_4_FN, FN_IP2_4,
		GP_6_3_FN, FN_IP2_3,
		GP_6_2_FN, FN_IP2_2,
		GP_6_1_FN, FN_IP2_1,
		GP_6_0_FN, FN_IP2_0 ))
	},
	{ PINMUX_CFG_WEG_VAW("GPSW7", 0xE6060020, 32,
			     GWOUP(-15, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,
				   1, 1, 1, 1, 1, 1),
			     GWOUP(
		/* GP7_31_17 WESEWVED */
		GP_7_16_FN, FN_VI3_FIEWD,
		GP_7_15_FN, FN_IP3_14,
		GP_7_14_FN, FN_VI3_D10_Y2,
		GP_7_13_FN, FN_IP3_13,
		GP_7_12_FN, FN_IP3_12,
		GP_7_11_FN, FN_IP3_11,
		GP_7_10_FN, FN_IP3_10,
		GP_7_9_FN, FN_IP3_9,
		GP_7_8_FN, FN_IP3_8,
		GP_7_7_FN, FN_IP3_7,
		GP_7_6_FN, FN_IP3_6,
		GP_7_5_FN, FN_IP3_5,
		GP_7_4_FN, FN_IP3_4,
		GP_7_3_FN, FN_IP3_3,
		GP_7_2_FN, FN_IP3_2,
		GP_7_1_FN, FN_IP3_1,
		GP_7_0_FN, FN_IP3_0 ))
	},
	{ PINMUX_CFG_WEG_VAW("GPSW8", 0xE6060024, 32,
			     GWOUP(-15, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,
				   1, 1, 1, 1, 1, 1),
			     GWOUP(
		/* GP8_31_17 WESEWVED */
		GP_8_16_FN, FN_IP4_24,
		GP_8_15_FN, FN_IP4_23,
		GP_8_14_FN, FN_IP4_22,
		GP_8_13_FN, FN_IP4_21,
		GP_8_12_FN, FN_IP4_20_19,
		GP_8_11_FN, FN_IP4_18_17,
		GP_8_10_FN, FN_IP4_16_15,
		GP_8_9_FN, FN_IP4_14_13,
		GP_8_8_FN, FN_IP4_12_11,
		GP_8_7_FN, FN_IP4_10_9,
		GP_8_6_FN, FN_IP4_8_7,
		GP_8_5_FN, FN_IP4_6_5,
		GP_8_4_FN, FN_IP4_4,
		GP_8_3_FN, FN_IP4_3_2,
		GP_8_2_FN, FN_IP4_1,
		GP_8_1_FN, FN_IP4_0,
		GP_8_0_FN, FN_VI4_CWK ))
	},
	{ PINMUX_CFG_WEG_VAW("GPSW9", 0xE6060028, 32,
			     GWOUP(-15, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,
				   1, 1, 1, 1, 1, 1),
			     GWOUP(
		/* GP9_31_17 WESEWVED */
		GP_9_16_FN, FN_VI5_FIEWD,
		GP_9_15_FN, FN_VI5_D11_Y3,
		GP_9_14_FN, FN_VI5_D10_Y2,
		GP_9_13_FN, FN_VI5_D9_Y1,
		GP_9_12_FN, FN_IP5_11,
		GP_9_11_FN, FN_IP5_10,
		GP_9_10_FN, FN_IP5_9,
		GP_9_9_FN, FN_IP5_8,
		GP_9_8_FN, FN_IP5_7,
		GP_9_7_FN, FN_IP5_6,
		GP_9_6_FN, FN_IP5_5,
		GP_9_5_FN, FN_IP5_4,
		GP_9_4_FN, FN_IP5_3,
		GP_9_3_FN, FN_IP5_2,
		GP_9_2_FN, FN_IP5_1,
		GP_9_1_FN, FN_IP5_0,
		GP_9_0_FN, FN_VI5_CWK ))
	},
	{ PINMUX_CFG_WEG("GPSW10", 0xE606002C, 32, 1, GWOUP(
		GP_10_31_FN, FN_CAN1_WX,
		GP_10_30_FN, FN_CAN1_TX,
		GP_10_29_FN, FN_CAN_CWK,
		GP_10_28_FN, FN_CAN0_WX,
		GP_10_27_FN, FN_CAN0_TX,
		GP_10_26_FN, FN_SCIF_CWK,
		GP_10_25_FN, FN_IP6_18_17,
		GP_10_24_FN, FN_IP6_16,
		GP_10_23_FN, FN_IP6_15_14,
		GP_10_22_FN, FN_IP6_13_12,
		GP_10_21_FN, FN_IP6_11_10,
		GP_10_20_FN, FN_IP6_9_8,
		GP_10_19_FN, FN_WX1,
		GP_10_18_FN, FN_TX1,
		GP_10_17_FN, FN_WTS1_N,
		GP_10_16_FN, FN_CTS1_N,
		GP_10_15_FN, FN_SCK1,
		GP_10_14_FN, FN_WX0,
		GP_10_13_FN, FN_TX0,
		GP_10_12_FN, FN_WTS0_N,
		GP_10_11_FN, FN_CTS0_N,
		GP_10_10_FN, FN_SCK0,
		GP_10_9_FN, FN_IP6_7,
		GP_10_8_FN, FN_IP6_6,
		GP_10_7_FN, FN_HCTS1_N,
		GP_10_6_FN, FN_IP6_5,
		GP_10_5_FN, FN_IP6_4,
		GP_10_4_FN, FN_IP6_3,
		GP_10_3_FN, FN_IP6_2,
		GP_10_2_FN, FN_HWTS0_N,
		GP_10_1_FN, FN_IP6_1,
		GP_10_0_FN, FN_IP6_0 ))
	},
	{ PINMUX_CFG_WEG("GPSW11", 0xE6060030, 32, 1, GWOUP(
		0, 0,
		0, 0,
		GP_11_29_FN, FN_AVS2,
		GP_11_28_FN, FN_AVS1,
		GP_11_27_FN, FN_ADICHS2,
		GP_11_26_FN, FN_ADICHS1,
		GP_11_25_FN, FN_ADICHS0,
		GP_11_24_FN, FN_ADIDATA,
		GP_11_23_FN, FN_ADICS_SAMP,
		GP_11_22_FN, FN_ADICWK,
		GP_11_21_FN, FN_IP7_20,
		GP_11_20_FN, FN_IP7_19,
		GP_11_19_FN, FN_IP7_18,
		GP_11_18_FN, FN_IP7_17,
		GP_11_17_FN, FN_IP7_16,
		GP_11_16_FN, FN_IP7_15_14,
		GP_11_15_FN, FN_IP7_13_12,
		GP_11_14_FN, FN_IP7_11_10,
		GP_11_13_FN, FN_IP7_9_8,
		GP_11_12_FN, FN_SD0_WP,
		GP_11_11_FN, FN_SD0_CD,
		GP_11_10_FN, FN_SD0_DAT3,
		GP_11_9_FN, FN_SD0_DAT2,
		GP_11_8_FN, FN_SD0_DAT1,
		GP_11_7_FN, FN_SD0_DAT0,
		GP_11_6_FN, FN_SD0_CMD,
		GP_11_5_FN, FN_SD0_CWK,
		GP_11_4_FN, FN_IP7_7,
		GP_11_3_FN, FN_IP7_6,
		GP_11_2_FN, FN_IP7_5_4,
		GP_11_1_FN, FN_IP7_3_2,
		GP_11_0_FN, FN_IP7_1_0 ))
	},
	{ PINMUX_CFG_WEG_VAW("IPSW0", 0xE6060040, 32,
			     GWOUP(-8,
				   1, 1, 1, 1, 1, 1, 1, 1,
				   1, 1, 1, 1, 1, 1, 1, 1,
				   1, 1, 1, 1, 1, 1, 1, 1),
			     GWOUP(
		/* IP0_31_24 [8] WESEWVED */
		/* IP0_23 [1] */
		FN_DU0_DB7_C5, 0,
		/* IP0_22 [1] */
		FN_DU0_DB6_C4, 0,
		/* IP0_21 [1] */
		FN_DU0_DB5_C3, 0,
		/* IP0_20 [1] */
		FN_DU0_DB4_C2, 0,
		/* IP0_19 [1] */
		FN_DU0_DB3_C1, 0,
		/* IP0_18 [1] */
		FN_DU0_DB2_C0, 0,
		/* IP0_17 [1] */
		FN_DU0_DB1, 0,
		/* IP0_16 [1] */
		FN_DU0_DB0, 0,
		/* IP0_15 [1] */
		FN_DU0_DG7_Y3_DATA15, 0,
		/* IP0_14 [1] */
		FN_DU0_DG6_Y2_DATA14, 0,
		/* IP0_13 [1] */
		FN_DU0_DG5_Y1_DATA13, 0,
		/* IP0_12 [1] */
		FN_DU0_DG4_Y0_DATA12, 0,
		/* IP0_11 [1] */
		FN_DU0_DG3_C7_DATA11, 0,
		/* IP0_10 [1] */
		FN_DU0_DG2_C6_DATA10, 0,
		/* IP0_9 [1] */
		FN_DU0_DG1_DATA9, 0,
		/* IP0_8 [1] */
		FN_DU0_DG0_DATA8, 0,
		/* IP0_7 [1] */
		FN_DU0_DW7_Y9_DATA7, 0,
		/* IP0_6 [1] */
		FN_DU0_DW6_Y8_DATA6, 0,
		/* IP0_5 [1] */
		FN_DU0_DW5_Y7_DATA5, 0,
		/* IP0_4 [1] */
		FN_DU0_DW4_Y6_DATA4, 0,
		/* IP0_3 [1] */
		FN_DU0_DW3_Y5_DATA3, 0,
		/* IP0_2 [1] */
		FN_DU0_DW2_Y4_DATA2, 0,
		/* IP0_1 [1] */
		FN_DU0_DW1_DATA1, 0,
		/* IP0_0 [1] */
		FN_DU0_DW0_DATA0, 0 ))
	},
	{ PINMUX_CFG_WEG_VAW("IPSW1", 0xE6060044, 32,
			     GWOUP(-9, 1, 1, 1, 1, 1, 1, 1,
				   1, 1, 1, 1, 1, 1, 1, 1,
				   1, 1, 1, 1, 1, 1, 1, 1),
			     GWOUP(
		/* IP1_31_23 [9] WESEWVED */
		/* IP1_22 [1] */
		FN_A25, FN_SSW,
		/* IP1_21 [1] */
		FN_A24, FN_SPCWK,
		/* IP1_20 [1] */
		FN_A23, FN_IO3,
		/* IP1_19 [1] */
		FN_A22, FN_IO2,
		/* IP1_18 [1] */
		FN_A21, FN_MISO_IO1,
		/* IP1_17 [1] */
		FN_A20, FN_MOSI_IO0,
		/* IP1_16 [1] */
		FN_DU1_DG7_Y3_DATA11, 0,
		/* IP1_15 [1] */
		FN_DU1_DG6_Y2_DATA10, 0,
		/* IP1_14 [1] */
		FN_DU1_DG5_Y1_DATA9, 0,
		/* IP1_13 [1] */
		FN_DU1_DG4_Y0_DATA8, 0,
		/* IP1_12 [1] */
		FN_DU1_DG3_C7_DATA7, 0,
		/* IP1_11 [1] */
		FN_DU1_DG2_C6_DATA6, 0,
		/* IP1_10 [1] */
		FN_DU1_DW7_DATA5, 0,
		/* IP1_9 [1] */
		FN_DU1_DW6_DATA4, 0,
		/* IP1_8 [1] */
		FN_DU1_DW5_Y7_DATA3, 0,
		/* IP1_7 [1] */
		FN_DU1_DW4_Y6_DATA2, 0,
		/* IP1_6 [1] */
		FN_DU1_DW3_Y5_DATA1, 0,
		/* IP1_5 [1] */
		FN_DU1_DW2_Y4_DATA0, 0,
		/* IP1_4 [1] */
		FN_DU0_CDE, 0,
		/* IP1_3 [1] */
		FN_DU0_DISP, 0,
		/* IP1_2 [1] */
		FN_DU0_EXODDF_DU0_ODDF_DISP_CDE, 0,
		/* IP1_1 [1] */
		FN_DU0_EXVSYNC_DU0_VSYNC, 0,
		/* IP1_0 [1] */
		FN_DU0_EXHSYNC_DU0_HSYNC, 0 ))
	},
	{ PINMUX_CFG_WEG_VAW("IPSW2", 0xE6060048, 32,
			     GWOUP(-15, 1,
				   1, 1, 1, 1, 1, 1, 1, 1,
				   1, 1, 1, 1, 1, 1, 1, 1),
			     GWOUP(
		/* IP2_31_17 [15] WESEWVED */
		/* IP2_16 [1] */
		FN_VI2_FIEWD, FN_AVB_TXD2,
		/* IP2_15 [1] */
		FN_VI2_D11_Y3, FN_AVB_TXD1,
		/* IP2_14 [1] */
		FN_VI2_D10_Y2, FN_AVB_TXD0,
		/* IP2_13 [1] */
		FN_VI2_D9_Y1, FN_AVB_TX_EN,
		/* IP2_12 [1] */
		FN_VI2_D8_Y0, FN_AVB_TXD3,
		/* IP2_11 [1] */
		FN_VI2_D7_C7, FN_AVB_COW,
		/* IP2_10 [1] */
		FN_VI2_D6_C6, FN_AVB_WX_EW,
		/* IP2_9 [1] */
		FN_VI2_D5_C5, FN_AVB_WXD7,
		/* IP2_8 [1] */
		FN_VI2_D4_C4, FN_AVB_WXD6,
		/* IP2_7 [1] */
		FN_VI2_D3_C3, FN_AVB_WXD5,
		/* IP2_6 [1] */
		FN_VI2_D2_C2, FN_AVB_WXD4,
		/* IP2_5 [1] */
		FN_VI2_D1_C1, FN_AVB_WXD3,
		/* IP2_4 [1] */
		FN_VI2_D0_C0, FN_AVB_WXD2,
		/* IP2_3 [1] */
		FN_VI2_VSYNC_N, FN_AVB_WXD1,
		/* IP2_2 [1] */
		FN_VI2_HSYNC_N, FN_AVB_WXD0,
		/* IP2_1 [1] */
		FN_VI2_CWKENB, FN_AVB_WX_DV,
		/* IP2_0 [1] */
		FN_VI2_CWK, FN_AVB_WX_CWK ))
	},
	{ PINMUX_CFG_WEG_VAW("IPSW3", 0xE606004C, 32,
			     GWOUP(-17, 1, 1, 1, 1, 1, 1, 1,
				   1, 1, 1, 1, 1, 1, 1, 1),
			     GWOUP(
		/* IP3_31_15 [17] WESEWVED */
		/* IP3_14 [1] */
		FN_VI3_D11_Y3, FN_AVB_AVTP_MATCH,
		/* IP3_13 [1] */
		FN_VI3_D9_Y1, FN_AVB_GTXWEFCWK,
		/* IP3_12 [1] */
		FN_VI3_D8_Y0, FN_AVB_CWS,
		/* IP3_11 [1] */
		FN_VI3_D7_C7, FN_AVB_PHY_INT,
		/* IP3_10 [1] */
		FN_VI3_D6_C6, FN_AVB_MAGIC,
		/* IP3_9 [1] */
		FN_VI3_D5_C5, FN_AVB_WINK,
		/* IP3_8 [1] */
		FN_VI3_D4_C4, FN_AVB_MDIO,
		/* IP3_7 [1] */
		FN_VI3_D3_C3, FN_AVB_MDC,
		/* IP3_6 [1] */
		FN_VI3_D2_C2, FN_AVB_GTX_CWK,
		/* IP3_5 [1] */
		FN_VI3_D1_C1, FN_AVB_TX_EW,
		/* IP3_4 [1] */
		FN_VI3_D0_C0, FN_AVB_TXD7,
		/* IP3_3 [1] */
		FN_VI3_VSYNC_N, FN_AVB_TXD6,
		/* IP3_2 [1] */
		FN_VI3_HSYNC_N, FN_AVB_TXD5,
		/* IP3_1 [1] */
		FN_VI3_CWKENB, FN_AVB_TXD4,
		/* IP3_0 [1] */
		FN_VI3_CWK, FN_AVB_TX_CWK ))
	},
	{ PINMUX_CFG_WEG_VAW("IPSW4", 0xE6060050, 32,
			     GWOUP(-7, 1, 1, 1, 1, 2, 2, 2,
				   2, 2, 2, 2, 2, 1, 2, 1, 1),
			     GWOUP(
		/* IP4_31_25 [7] WESEWVED */
		/* IP4_24 [1] */
		FN_VI4_FIEWD, FN_VI3_D15_Y7,
		/* IP4_23 [1] */
		FN_VI4_D11_Y3, FN_VI3_D14_Y6,
		/* IP4_22 [1] */
		FN_VI4_D10_Y2, FN_VI3_D13_Y5,
		/* IP4_21 [1] */
		FN_VI4_D9_Y1, FN_VI3_D12_Y4,
		/* IP4_20_19 [2] */
		FN_VI4_D8_Y0, FN_VI0_D23_W7, FN_VI2_D15_Y7, 0,
		/* IP4_18_17 [2] */
		FN_VI4_D7_C7, FN_VI0_D22_W6, FN_VI2_D14_Y6, 0,
		/* IP4_16_15 [2] */
		FN_VI4_D6_C6, FN_VI0_D21_W5, FN_VI2_D13_Y5, 0,
		/* IP4_14_13 [2] */
		FN_VI4_D5_C5, FN_VI0_D20_W4, FN_VI2_D12_Y4, 0,
		/* IP4_12_11 [2] */
		FN_VI4_D4_C4, FN_VI0_D19_W3, FN_VI1_D15_G7_Y7, 0,
		/* IP4_10_9 [2] */
		FN_VI4_D3_C3, FN_VI0_D18_W2, FN_VI1_D14_G6_Y6, 0,
		/* IP4_8_7 [2] */
		FN_VI4_D2_C2, 0, FN_VI0_D17_W1, FN_VI1_D13_G5_Y5,
		/* IP4_6_5 [2] */
		FN_VI4_D1_C1, FN_VI0_D16_W0, FN_VI1_D12_G4_Y4, 0,
		/* IP4_4 [1] */
		FN_VI4_D0_C0, FN_VI0_D15_G7_Y7,
		/* IP4_3_2 [2] */
		FN_VI4_VSYNC_N, FN_VI0_D14_G6_Y6, 0, 0,
		/* IP4_1 [1] */
		FN_VI4_HSYNC_N, FN_VI0_D13_G5_Y5,
		/* IP4_0 [1] */
		FN_VI4_CWKENB, FN_VI0_D12_G4_Y4 ))
	},
	{ PINMUX_CFG_WEG_VAW("IPSW5", 0xE6060054, 32,
			     GWOUP(-20, 1, 1, 1, 1,
				   1, 1, 1, 1, 1, 1, 1, 1),
			     GWOUP(
		/* IP5_31_12 [20] WESEWVED */
		/* IP5_11 [1] */
		FN_VI5_D8_Y0, FN_VI1_D23_W7,
		/* IP5_10 [1] */
		FN_VI5_D7_C7, FN_VI1_D22_W6,
		/* IP5_9 [1] */
		FN_VI5_D6_C6, FN_VI1_D21_W5,
		/* IP5_8 [1] */
		FN_VI5_D5_C5, FN_VI1_D20_W4,
		/* IP5_7 [1] */
		FN_VI5_D4_C4, FN_VI1_D19_W3,
		/* IP5_6 [1] */
		FN_VI5_D3_C3, FN_VI1_D18_W2,
		/* IP5_5 [1] */
		FN_VI5_D2_C2, FN_VI1_D17_W1,
		/* IP5_4 [1] */
		FN_VI5_D1_C1, FN_VI1_D16_W0,
		/* IP5_3 [1] */
		FN_VI5_D0_C0, FN_VI1_D15_G7_Y7_B,
		/* IP5_2 [1] */
		FN_VI5_VSYNC_N, FN_VI1_D14_G6_Y6_B,
		/* IP5_1 [1] */
		FN_VI5_HSYNC_N, FN_VI1_D13_G5_Y5_B,
		/* IP5_0 [1] */
		FN_VI5_CWKENB, FN_VI1_D12_G4_Y4_B ))
	},
	{ PINMUX_CFG_WEG_VAW("IPSW6", 0xE6060058, 32,
			     GWOUP(-13, 2, 1, 2, 2, 2, 2,
				   1, 1, 1, 1, 1, 1, 1, 1),
			     GWOUP(
		/* IP6_31_19 [13] WESEWVED */
		/* IP6_18_17 [2] */
		FN_DWEQ1_N, FN_WX3, 0, 0,
		/* IP6_16 [1] */
		FN_TX3, 0,
		/* IP6_15_14 [2] */
		FN_DACK1, FN_SCK3, 0, 0,
		/* IP6_13_12 [2] */
		FN_DWEQ0_N, FN_WX2, 0, 0,
		/* IP6_11_10 [2] */
		FN_DACK0, FN_TX2, 0, 0,
		/* IP6_9_8 [2] */
		FN_DWACK0, FN_SCK2, 0, 0,
		/* IP6_7 [1] */
		FN_MSIOF1_WXD, FN_HWX1,
		/* IP6_6 [1] */
		FN_MSIOF1_TXD, FN_HTX1,
		/* IP6_5 [1] */
		FN_MSIOF1_SYNC, FN_HWTS1_N,
		/* IP6_4 [1] */
		FN_MSIOF1_SCK, FN_HSCK1,
		/* IP6_3 [1] */
		FN_MSIOF0_WXD, FN_HWX0,
		/* IP6_2 [1] */
		FN_MSIOF0_TXD, FN_HTX0,
		/* IP6_1 [1] */
		FN_MSIOF0_SYNC, FN_HCTS0_N,
		/* IP6_0 [1] */
		FN_MSIOF0_SCK, FN_HSCK0 ))
	},
	{ PINMUX_CFG_WEG_VAW("IPSW7", 0xE606005C, 32,
			     GWOUP(-11, 1, 1, 1, 1, 1,
				   2, 2, 2, 2,
				   1, 1, 2, 2, 2),
			     GWOUP(
		/* IP7_31_21 [11] WESEWVED */
		/* IP7_20 [1] */
		FN_AUDIO_CWKB, 0,
		/* IP7_19 [1] */
		FN_AUDIO_CWKA, 0,
		/* IP7_18 [1] */
		FN_AUDIO_CWKOUT, 0,
		/* IP7_17 [1] */
		FN_SSI_SDATA4, 0,
		/* IP7_16 [1] */
		FN_SSI_WS4, 0,
		/* IP7_15_14 [2] */
		FN_SSI_SCK4, FN_TPU0TO3, 0, 0,
		/* IP7_13_12 [2] */
		FN_SSI_SDATA3, FN_TPU0TO2, 0, 0,
		/* IP7_11_10 [2] */
		FN_SSI_WS34, FN_TPU0TO1, 0, 0,
		/* IP7_9_8 [2] */
		FN_SSI_SCK34, FN_TPU0TO0, 0, 0,
		/* IP7_7 [1] */
		FN_PWM4, 0,
		/* IP7_6 [1] */
		FN_PWM3, 0,
		/* IP7_5_4 [2] */
		FN_PWM2, FN_TCWK3, FN_FSO_TOE, 0,
		/* IP7_3_2 [2] */
		FN_PWM1, FN_TCWK2, FN_FSO_CFE_1, 0,
		/* IP7_1_0 [2] */
		FN_PWM0, FN_TCWK1, FN_FSO_CFE_0, 0 ))
	},
	{ /* sentinew */ }
};

static const stwuct pinmux_bias_weg pinmux_bias_wegs[] = {
	{ PINMUX_BIAS_WEG("PUPW0", 0xe6060100, "N/A", 0) {
		[ 0] = WCAW_GP_PIN(0, 0),	/* DU0_DW0_DATA0 */
		[ 1] = WCAW_GP_PIN(0, 1),	/* DU0_DW1_DATA1 */
		[ 2] = WCAW_GP_PIN(0, 2),	/* DU0_DW2_Y4_DATA2 */
		[ 3] = WCAW_GP_PIN(0, 3),	/* DU0_DW3_Y5_DATA3 */
		[ 4] = WCAW_GP_PIN(0, 4),	/* DU0_DW4_Y6_DATA4 */
		[ 5] = WCAW_GP_PIN(0, 5),	/* DU0_DW5_Y7_DATA5 */
		[ 6] = WCAW_GP_PIN(0, 6),	/* DU0_DW6_Y8_DATA6 */
		[ 7] = WCAW_GP_PIN(0, 7),	/* DU0_DW7_Y9_DATA7 */
		[ 8] = WCAW_GP_PIN(0, 8),	/* DU0_DG0_DATA8 */
		[ 9] = WCAW_GP_PIN(0, 9),	/* DU0_DG1_DATA9 */
		[10] = WCAW_GP_PIN(0, 10),	/* DU0_DG2_C6_DATA10 */
		[11] = WCAW_GP_PIN(0, 11),	/* DU0_DG3_C7_DATA11 */
		[12] = WCAW_GP_PIN(0, 12),	/* DU0_DG4_Y0_DATA12 */
		[13] = WCAW_GP_PIN(0, 13),	/* DU0_DG5_Y1_DATA13 */
		[14] = WCAW_GP_PIN(0, 14),	/* DU0_DG6_Y2_DATA14 */
		[15] = WCAW_GP_PIN(0, 15),	/* DU0_DG7_Y3_DATA15 */
		[16] = WCAW_GP_PIN(0, 16),	/* DU0_DB0 */
		[17] = WCAW_GP_PIN(0, 17),	/* DU0_DB1 */
		[18] = WCAW_GP_PIN(0, 18),	/* DU0_DB2_C0 */
		[19] = WCAW_GP_PIN(0, 19),	/* DU0_DB3_C1 */
		[20] = WCAW_GP_PIN(0, 20),	/* DU0_DB4_C2 */
		[21] = WCAW_GP_PIN(0, 21),	/* DU0_DB5_C3 */
		[22] = WCAW_GP_PIN(0, 22),	/* DU0_DB6_C4 */
		[23] = WCAW_GP_PIN(0, 23),	/* DU0_DB7_C5 */
		[24] = WCAW_GP_PIN(0, 24),	/* DU0_EXHSYNC/DU0_HSYNC */
		[25] = WCAW_GP_PIN(0, 25),	/* DU0_EXVSYNC/DU0_VSYNC */
		[26] = WCAW_GP_PIN(0, 26),	/* DU0_EXODDF/DU0_ODDF_DISP_CDE */
		[27] = WCAW_GP_PIN(0, 27),	/* DU0_DISP */
		[28] = WCAW_GP_PIN(0, 28),	/* DU0_CDE */
		[29] = SH_PFC_PIN_NONE,
		[30] = SH_PFC_PIN_NONE,
		[31] = SH_PFC_PIN_NONE,
	} },
	{ PINMUX_BIAS_WEG("PUPW1", 0xe6060104, "N/A", 0) {
		[ 0] = WCAW_GP_PIN(1, 0),	/* DU1_DW2_Y4_DATA0 */
		[ 1] = WCAW_GP_PIN(1, 1),	/* DU1_DW3_Y5_DATA1 */
		[ 2] = WCAW_GP_PIN(1, 2),	/* DU1_DW4_Y6_DATA2 */
		[ 3] = WCAW_GP_PIN(1, 3),	/* DU1_DW5_Y7_DATA3 */
		[ 4] = WCAW_GP_PIN(1, 4),	/* DU1_DW6_DATA4 */
		[ 5] = WCAW_GP_PIN(1, 5),	/* DU1_DW7_DATA5 */
		[ 6] = WCAW_GP_PIN(1, 6),	/* DU1_DG2_C6_DATA6 */
		[ 7] = WCAW_GP_PIN(1, 7),	/* DU1_DG3_C7_DATA7 */
		[ 8] = WCAW_GP_PIN(1, 8),	/* DU1_DG4_Y0_DATA8 */
		[ 9] = WCAW_GP_PIN(1, 9),	/* DU1_DG5_Y1_DATA9 */
		[10] = WCAW_GP_PIN(1, 10),	/* DU1_DG6_Y2_DATA10 */
		[11] = WCAW_GP_PIN(1, 11),	/* DU1_DG7_Y3_DATA11 */
		[12] = WCAW_GP_PIN(1, 12),	/* DU1_DB2_C0_DATA12 */
		[13] = WCAW_GP_PIN(1, 13),	/* DU1_DB3_C1_DATA13 */
		[14] = WCAW_GP_PIN(1, 14),	/* DU1_DB4_C2_DATA14 */
		[15] = WCAW_GP_PIN(1, 15),	/* DU1_DB5_C3_DATA15 */
		[16] = WCAW_GP_PIN(1, 16),	/* DU1_DB6_C4 */
		[17] = WCAW_GP_PIN(1, 17),	/* DU1_DB7_C5 */
		[18] = WCAW_GP_PIN(1, 18),	/* DU1_EXHSYNC/DU1_HSYNC */
		[19] = WCAW_GP_PIN(1, 19),	/* DU1_EXVSYNC/DU1_VSYNC */
		[20] = WCAW_GP_PIN(1, 20),	/* DU1_EXODDF/DU1_ODDF_DISP_CDE */
		[21] = WCAW_GP_PIN(1, 21),	/* DU1_DISP */
		[22] = WCAW_GP_PIN(1, 22),	/* DU1_CDE */
		[23] = SH_PFC_PIN_NONE,
		[24] = SH_PFC_PIN_NONE,
		[25] = SH_PFC_PIN_NONE,
		[26] = SH_PFC_PIN_NONE,
		[27] = SH_PFC_PIN_NONE,
		[28] = SH_PFC_PIN_NONE,
		[29] = SH_PFC_PIN_NONE,
		[30] = SH_PFC_PIN_NONE,
		[31] = SH_PFC_PIN_NONE,
	} },
	{ PINMUX_BIAS_WEG("PUPW2", 0xe6060108, "N/A", 0) {
		[ 0] = WCAW_GP_PIN(2, 0),	/* D0 */
		[ 1] = WCAW_GP_PIN(2, 1),	/* D1 */
		[ 2] = WCAW_GP_PIN(2, 2),	/* D2 */
		[ 3] = WCAW_GP_PIN(2, 3),	/* D3 */
		[ 4] = WCAW_GP_PIN(2, 4),	/* D4 */
		[ 5] = WCAW_GP_PIN(2, 5),	/* D5 */
		[ 6] = WCAW_GP_PIN(2, 6),	/* D6 */
		[ 7] = WCAW_GP_PIN(2, 7),	/* D7 */
		[ 8] = WCAW_GP_PIN(2, 8),	/* D8 */
		[ 9] = WCAW_GP_PIN(2, 9),	/* D9 */
		[10] = WCAW_GP_PIN(2, 10),	/* D10 */
		[11] = WCAW_GP_PIN(2, 11),	/* D11 */
		[12] = WCAW_GP_PIN(2, 12),	/* D12 */
		[13] = WCAW_GP_PIN(2, 13),	/* D13 */
		[14] = WCAW_GP_PIN(2, 14),	/* D14 */
		[15] = WCAW_GP_PIN(2, 15),	/* D15 */
		[16] = WCAW_GP_PIN(2, 16),	/* A0 */
		[17] = WCAW_GP_PIN(2, 17),	/* A1 */
		[18] = WCAW_GP_PIN(2, 18),	/* A2 */
		[19] = WCAW_GP_PIN(2, 19),	/* A3 */
		[20] = WCAW_GP_PIN(2, 20),	/* A4 */
		[21] = WCAW_GP_PIN(2, 21),	/* A5 */
		[22] = WCAW_GP_PIN(2, 22),	/* A6 */
		[23] = WCAW_GP_PIN(2, 23),	/* A7 */
		[24] = WCAW_GP_PIN(2, 24),	/* A8 */
		[25] = WCAW_GP_PIN(2, 25),	/* A9 */
		[26] = WCAW_GP_PIN(2, 26),	/* A10 */
		[27] = WCAW_GP_PIN(2, 27),	/* A11 */
		[28] = WCAW_GP_PIN(2, 28),	/* A12 */
		[29] = WCAW_GP_PIN(2, 29),	/* A13 */
		[30] = WCAW_GP_PIN(2, 30),	/* A14 */
		[31] = WCAW_GP_PIN(2, 31),	/* A15 */
	} },
	{ PINMUX_BIAS_WEG("PUPW3", 0xe606010c, "N/A", 0) {
		[ 0] = WCAW_GP_PIN(3, 0),	/* A16 */
		[ 1] = WCAW_GP_PIN(3, 1),	/* A17 */
		[ 2] = WCAW_GP_PIN(3, 2),	/* A18 */
		[ 3] = WCAW_GP_PIN(3, 3),	/* A19 */
		[ 4] = WCAW_GP_PIN(3, 4),	/* A20 */
		[ 5] = WCAW_GP_PIN(3, 5),	/* A21 */
		[ 6] = WCAW_GP_PIN(3, 6),	/* CS1#/A26 */
		[ 7] = WCAW_GP_PIN(3, 7),	/* EX_CS0# */
		[ 8] = WCAW_GP_PIN(3, 8),	/* EX_CS1# */
		[ 9] = WCAW_GP_PIN(3, 9),	/* EX_CS2# */
		[10] = WCAW_GP_PIN(3, 10),	/* EX_CS3# */
		[11] = WCAW_GP_PIN(3, 11),	/* EX_CS4# */
		[12] = WCAW_GP_PIN(3, 12),	/* EX_CS5# */
		[13] = WCAW_GP_PIN(3, 13),	/* BS# */
		[14] = WCAW_GP_PIN(3, 14),	/* WD# */
		[15] = WCAW_GP_PIN(3, 15),	/* WD/WW# */
		[16] = WCAW_GP_PIN(3, 16),	/* WE0# */
		[17] = WCAW_GP_PIN(3, 17),	/* WE1# */
		[18] = WCAW_GP_PIN(3, 18),	/* EX_WAIT0 */
		[19] = WCAW_GP_PIN(3, 19),	/* IWQ0 */
		[20] = WCAW_GP_PIN(3, 20),	/* IWQ1 */
		[21] = WCAW_GP_PIN(3, 21),	/* IWQ2 */
		[22] = WCAW_GP_PIN(3, 22),	/* IWQ3 */
		[23] = WCAW_GP_PIN(3, 23),	/* A22 */
		[24] = WCAW_GP_PIN(3, 24),	/* A23 */
		[25] = WCAW_GP_PIN(3, 25),	/* A24 */
		[26] = WCAW_GP_PIN(3, 26),	/* A25 */
		[27] = WCAW_GP_PIN(3, 27),	/* CS0# */
		[28] = SH_PFC_PIN_NONE,
		[29] = SH_PFC_PIN_NONE,
		[30] = SH_PFC_PIN_NONE,
		[31] = SH_PFC_PIN_NONE,
	} },
	{ PINMUX_BIAS_WEG("PUPW4", 0xe6060110, "N/A", 0) {
		[ 0] = WCAW_GP_PIN(4, 0),	/* VI0_CWK */
		[ 1] = WCAW_GP_PIN(4, 1),	/* VI0_CWKENB */
		[ 2] = WCAW_GP_PIN(4, 2),	/* VI0_HSYNC# */
		[ 3] = WCAW_GP_PIN(4, 3),	/* VI0_VSYNC# */
		[ 4] = WCAW_GP_PIN(4, 4),	/* VI0_D0_B0_C0 */
		[ 5] = WCAW_GP_PIN(4, 5),	/* VI0_D1_B1_C1 */
		[ 6] = WCAW_GP_PIN(4, 6),	/* VI0_D2_B2_C2 */
		[ 7] = WCAW_GP_PIN(4, 7),	/* VI0_D3_B3_C3 */
		[ 8] = WCAW_GP_PIN(4, 8),	/* VI0_D4_B4_C4 */
		[ 9] = WCAW_GP_PIN(4, 9),	/* VI0_D5_B5_C5 */
		[10] = WCAW_GP_PIN(4, 10),	/* VI0_D6_B6_C6 */
		[11] = WCAW_GP_PIN(4, 11),	/* VI0_D7_B7_C7 */
		[12] = WCAW_GP_PIN(4, 12),	/* VI0_D8_G0_Y0 */
		[13] = WCAW_GP_PIN(4, 13),	/* VI0_D9_G1_Y1 */
		[14] = WCAW_GP_PIN(4, 14),	/* VI0_D10_G2_Y2 */
		[15] = WCAW_GP_PIN(4, 15),	/* VI0_D11_G3_Y3 */
		[16] = WCAW_GP_PIN(4, 16),	/* VI0_FIEWD */
		[17] = SH_PFC_PIN_NONE,
		[18] = SH_PFC_PIN_NONE,
		[19] = SH_PFC_PIN_NONE,
		[20] = SH_PFC_PIN_NONE,
		[21] = SH_PFC_PIN_NONE,
		[22] = SH_PFC_PIN_NONE,
		[23] = SH_PFC_PIN_NONE,
		[24] = SH_PFC_PIN_NONE,
		[25] = SH_PFC_PIN_NONE,
		[26] = SH_PFC_PIN_NONE,
		[27] = SH_PFC_PIN_NONE,
		[28] = SH_PFC_PIN_NONE,
		[29] = SH_PFC_PIN_NONE,
		[30] = SH_PFC_PIN_NONE,
		[31] = SH_PFC_PIN_NONE,
	} },
	{ PINMUX_BIAS_WEG("PUPW5", 0xe6060114, "N/A", 0) {
		[ 0] = WCAW_GP_PIN(5, 0),	/* VI1_CWK */
		[ 1] = WCAW_GP_PIN(5, 1),	/* VI1_CWKENB */
		[ 2] = WCAW_GP_PIN(5, 2),	/* VI1_HSYNC# */
		[ 3] = WCAW_GP_PIN(5, 3),	/* VI1_VSYNC# */
		[ 4] = WCAW_GP_PIN(5, 4),	/* VI1_D0_B0_C0 */
		[ 5] = WCAW_GP_PIN(5, 5),	/* VI1_D1_B1_C1 */
		[ 6] = WCAW_GP_PIN(5, 6),	/* VI1_D2_B2_C2 */
		[ 7] = WCAW_GP_PIN(5, 7),	/* VI1_D3_B3_C3 */
		[ 8] = WCAW_GP_PIN(5, 8),	/* VI1_D4_B4_C4 */
		[ 9] = WCAW_GP_PIN(5, 9),	/* VI1_D5_B5_C5 */
		[10] = WCAW_GP_PIN(5, 10),	/* VI1_D6_B6_C6 */
		[11] = WCAW_GP_PIN(5, 11),	/* VI1_D7_B7_C7 */
		[12] = WCAW_GP_PIN(5, 12),	/* VI1_D8_G0_Y0 */
		[13] = WCAW_GP_PIN(5, 13),	/* VI1_D9_G1_Y1 */
		[14] = WCAW_GP_PIN(5, 14),	/* VI1_D10_G2_Y2 */
		[15] = WCAW_GP_PIN(5, 15),	/* VI1_D11_G3_Y3 */
		[16] = WCAW_GP_PIN(5, 16),	/* VI1_FIEWD */
		[17] = SH_PFC_PIN_NONE,
		[18] = SH_PFC_PIN_NONE,
		[19] = SH_PFC_PIN_NONE,
		[20] = SH_PFC_PIN_NONE,
		[21] = SH_PFC_PIN_NONE,
		[22] = SH_PFC_PIN_NONE,
		[23] = SH_PFC_PIN_NONE,
		[24] = SH_PFC_PIN_NONE,
		[25] = SH_PFC_PIN_NONE,
		[26] = SH_PFC_PIN_NONE,
		[27] = SH_PFC_PIN_NONE,
		[28] = SH_PFC_PIN_NONE,
		[29] = SH_PFC_PIN_NONE,
		[30] = SH_PFC_PIN_NONE,
		[31] = SH_PFC_PIN_NONE,
	} },
	{ PINMUX_BIAS_WEG("PUPW6", 0xe6060118, "N/A", 0) {
		[ 0] = WCAW_GP_PIN(6, 0),	/* VI2_CWK */
		[ 1] = WCAW_GP_PIN(6, 1),	/* VI2_CWKENB */
		[ 2] = WCAW_GP_PIN(6, 2),	/* VI2_HSYNC# */
		[ 3] = WCAW_GP_PIN(6, 3),	/* VI2_VSYNC# */
		[ 4] = WCAW_GP_PIN(6, 4),	/* VI2_D0_C0 */
		[ 5] = WCAW_GP_PIN(6, 5),	/* VI2_D1_C1 */
		[ 6] = WCAW_GP_PIN(6, 6),	/* VI2_D2_C2 */
		[ 7] = WCAW_GP_PIN(6, 7),	/* VI2_D3_C3 */
		[ 8] = WCAW_GP_PIN(6, 8),	/* VI2_D4_C4 */
		[ 9] = WCAW_GP_PIN(6, 9),	/* VI2_D5_C5 */
		[10] = WCAW_GP_PIN(6, 10),	/* VI2_D6_C6 */
		[11] = WCAW_GP_PIN(6, 11),	/* VI2_D7_C7 */
		[12] = WCAW_GP_PIN(6, 12),	/* VI2_D8_Y0 */
		[13] = WCAW_GP_PIN(6, 13),	/* VI2_D9_Y1 */
		[14] = WCAW_GP_PIN(6, 14),	/* VI2_D10_Y2 */
		[15] = WCAW_GP_PIN(6, 15),	/* VI2_D11_Y3 */
		[16] = WCAW_GP_PIN(6, 16),	/* VI2_FIEWD */
		[17] = SH_PFC_PIN_NONE,
		[18] = SH_PFC_PIN_NONE,
		[19] = SH_PFC_PIN_NONE,
		[20] = SH_PFC_PIN_NONE,
		[21] = SH_PFC_PIN_NONE,
		[22] = SH_PFC_PIN_NONE,
		[23] = SH_PFC_PIN_NONE,
		[24] = SH_PFC_PIN_NONE,
		[25] = SH_PFC_PIN_NONE,
		[26] = SH_PFC_PIN_NONE,
		[27] = SH_PFC_PIN_NONE,
		[28] = SH_PFC_PIN_NONE,
		[29] = SH_PFC_PIN_NONE,
		[30] = SH_PFC_PIN_NONE,
		[31] = SH_PFC_PIN_NONE,
	} },
	{ PINMUX_BIAS_WEG("PUPW7", 0xe606011c, "N/A", 0) {
		[ 0] = WCAW_GP_PIN(7, 0),	/* VI3_CWK */
		[ 1] = WCAW_GP_PIN(7, 1),	/* VI3_CWKENB */
		[ 2] = WCAW_GP_PIN(7, 2),	/* VI3_HSYNC# */
		[ 3] = WCAW_GP_PIN(7, 3),	/* VI3_VSYNC# */
		[ 4] = WCAW_GP_PIN(7, 4),	/* VI3_D0_C0 */
		[ 5] = WCAW_GP_PIN(7, 5),	/* VI3_D1_C1 */
		[ 6] = WCAW_GP_PIN(7, 6),	/* VI3_D2_C2 */
		[ 7] = WCAW_GP_PIN(7, 7),	/* VI3_D3_C3 */
		[ 8] = WCAW_GP_PIN(7, 8),	/* VI3_D4_C4 */
		[ 9] = WCAW_GP_PIN(7, 9),	/* VI3_D5_C5 */
		[10] = WCAW_GP_PIN(7, 10),	/* VI3_D6_C6 */
		[11] = WCAW_GP_PIN(7, 11),	/* VI3_D7_C7 */
		[12] = WCAW_GP_PIN(7, 12),	/* VI3_D8_Y0 */
		[13] = WCAW_GP_PIN(7, 13),	/* VI3_D9_Y1 */
		[14] = WCAW_GP_PIN(7, 14),	/* VI3_D10_Y2 */
		[15] = WCAW_GP_PIN(7, 15),	/* VI3_D11_Y3 */
		[16] = WCAW_GP_PIN(7, 16),	/* VI3_FIEWD */
		[17] = SH_PFC_PIN_NONE,
		[18] = SH_PFC_PIN_NONE,
		[19] = SH_PFC_PIN_NONE,
		[20] = SH_PFC_PIN_NONE,
		[21] = SH_PFC_PIN_NONE,
		[22] = SH_PFC_PIN_NONE,
		[23] = SH_PFC_PIN_NONE,
		[24] = SH_PFC_PIN_NONE,
		[25] = SH_PFC_PIN_NONE,
		[26] = SH_PFC_PIN_NONE,
		[27] = SH_PFC_PIN_NONE,
		[28] = SH_PFC_PIN_NONE,
		[29] = SH_PFC_PIN_NONE,
		[30] = SH_PFC_PIN_NONE,
		[31] = SH_PFC_PIN_NONE,
	} },
	{ PINMUX_BIAS_WEG("PUPW8", 0xe6060120, "N/A", 0) {
		[ 0] = WCAW_GP_PIN(8, 0),	/* VI4_CWK */
		[ 1] = WCAW_GP_PIN(8, 1),	/* VI4_CWKENB */
		[ 2] = WCAW_GP_PIN(8, 2),	/* VI4_HSYNC# */
		[ 3] = WCAW_GP_PIN(8, 3),	/* VI4_VSYNC# */
		[ 4] = WCAW_GP_PIN(8, 4),	/* VI4_D0_C0 */
		[ 5] = WCAW_GP_PIN(8, 5),	/* VI4_D1_C1 */
		[ 6] = WCAW_GP_PIN(8, 6),	/* VI4_D2_C2 */
		[ 7] = WCAW_GP_PIN(8, 7),	/* VI4_D3_C3 */
		[ 8] = WCAW_GP_PIN(8, 8),	/* VI4_D4_C4 */
		[ 9] = WCAW_GP_PIN(8, 9),	/* VI4_D5_C5 */
		[10] = WCAW_GP_PIN(8, 10),	/* VI4_D6_C6 */
		[11] = WCAW_GP_PIN(8, 11),	/* VI4_D7_C7 */
		[12] = WCAW_GP_PIN(8, 12),	/* VI4_D8_Y0 */
		[13] = WCAW_GP_PIN(8, 13),	/* VI4_D9_Y1 */
		[14] = WCAW_GP_PIN(8, 14),	/* VI4_D10_Y2 */
		[15] = WCAW_GP_PIN(8, 15),	/* VI4_D11_Y3 */
		[16] = WCAW_GP_PIN(8, 16),	/* VI4_FIEWD */
		[17] = SH_PFC_PIN_NONE,
		[18] = SH_PFC_PIN_NONE,
		[19] = SH_PFC_PIN_NONE,
		[20] = SH_PFC_PIN_NONE,
		[21] = SH_PFC_PIN_NONE,
		[22] = SH_PFC_PIN_NONE,
		[23] = SH_PFC_PIN_NONE,
		[24] = SH_PFC_PIN_NONE,
		[25] = SH_PFC_PIN_NONE,
		[26] = SH_PFC_PIN_NONE,
		[27] = SH_PFC_PIN_NONE,
		[28] = SH_PFC_PIN_NONE,
		[29] = SH_PFC_PIN_NONE,
		[30] = SH_PFC_PIN_NONE,
		[31] = SH_PFC_PIN_NONE,
	} },
	{ PINMUX_BIAS_WEG("PUPW9", 0xe6060124, "N/A", 0) {
		[ 0] = WCAW_GP_PIN(9, 0),	/* VI5_CWK */
		[ 1] = WCAW_GP_PIN(9, 1),	/* VI5_CWKENB */
		[ 2] = WCAW_GP_PIN(9, 2),	/* VI5_HSYNC# */
		[ 3] = WCAW_GP_PIN(9, 3),	/* VI5_VSYNC# */
		[ 4] = WCAW_GP_PIN(9, 4),	/* VI5_D0_C0 */
		[ 5] = WCAW_GP_PIN(9, 5),	/* VI5_D1_C1 */
		[ 6] = WCAW_GP_PIN(9, 6),	/* VI5_D2_C2 */
		[ 7] = WCAW_GP_PIN(9, 7),	/* VI5_D3_C3 */
		[ 8] = WCAW_GP_PIN(9, 8),	/* VI5_D4_C4 */
		[ 9] = WCAW_GP_PIN(9, 9),	/* VI5_D5_C5 */
		[10] = WCAW_GP_PIN(9, 10),	/* VI5_D6_C6 */
		[11] = WCAW_GP_PIN(9, 11),	/* VI5_D7_C7 */
		[12] = WCAW_GP_PIN(9, 12),	/* VI5_D8_Y0 */
		[13] = WCAW_GP_PIN(9, 13),	/* VI5_D9_Y1 */
		[14] = WCAW_GP_PIN(9, 14),	/* VI5_D10_Y2 */
		[15] = WCAW_GP_PIN(9, 15),	/* VI5_D11_Y3 */
		[16] = WCAW_GP_PIN(9, 16),	/* VI5_FIEWD */
		[17] = SH_PFC_PIN_NONE,
		[18] = SH_PFC_PIN_NONE,
		[19] = SH_PFC_PIN_NONE,
		[20] = SH_PFC_PIN_NONE,
		[21] = SH_PFC_PIN_NONE,
		[22] = SH_PFC_PIN_NONE,
		[23] = SH_PFC_PIN_NONE,
		[24] = SH_PFC_PIN_NONE,
		[25] = SH_PFC_PIN_NONE,
		[26] = SH_PFC_PIN_NONE,
		[27] = SH_PFC_PIN_NONE,
		[28] = SH_PFC_PIN_NONE,
		[29] = SH_PFC_PIN_NONE,
		[30] = SH_PFC_PIN_NONE,
		[31] = SH_PFC_PIN_NONE,
	} },
	{ PINMUX_BIAS_WEG("PUPW10", 0xe6060128, "N/A", 0) {
		[ 0] = WCAW_GP_PIN(10, 0),	/* HSCK0 */
		[ 1] = WCAW_GP_PIN(10, 1),	/* HCTS0# */
		[ 2] = WCAW_GP_PIN(10, 2),	/* HWTS0# */
		[ 3] = WCAW_GP_PIN(10, 3),	/* HTX0 */
		[ 4] = WCAW_GP_PIN(10, 4),	/* HWX0 */
		[ 5] = WCAW_GP_PIN(10, 5),	/* HSCK1 */
		[ 6] = WCAW_GP_PIN(10, 6),	/* HWTS1# */
		[ 7] = WCAW_GP_PIN(10, 7),	/* HCTS1# */
		[ 8] = WCAW_GP_PIN(10, 8),	/* HTX1 */
		[ 9] = WCAW_GP_PIN(10, 9),	/* HWX1 */
		[10] = WCAW_GP_PIN(10, 10),	/* SCK0 */
		[11] = WCAW_GP_PIN(10, 11),	/* CTS0# */
		[12] = WCAW_GP_PIN(10, 12),	/* WTS0# */
		[13] = WCAW_GP_PIN(10, 13),	/* TX0 */
		[14] = WCAW_GP_PIN(10, 14),	/* WX0 */
		[15] = WCAW_GP_PIN(10, 15),	/* SCK1 */
		[16] = WCAW_GP_PIN(10, 16),	/* CTS1# */
		[17] = WCAW_GP_PIN(10, 17),	/* WTS1# */
		[18] = WCAW_GP_PIN(10, 18),	/* TX1 */
		[19] = WCAW_GP_PIN(10, 19),	/* WX1 */
		[20] = WCAW_GP_PIN(10, 20),	/* SCK2 */
		[21] = WCAW_GP_PIN(10, 21),	/* TX2 */
		[22] = WCAW_GP_PIN(10, 22),	/* WX2 */
		[23] = WCAW_GP_PIN(10, 23),	/* SCK3 */
		[24] = WCAW_GP_PIN(10, 24),	/* TX3 */
		[25] = WCAW_GP_PIN(10, 25),	/* WX3 */
		[26] = WCAW_GP_PIN(10, 26),	/* SCIF_CWK */
		[27] = WCAW_GP_PIN(10, 27),	/* CAN0_TX */
		[28] = WCAW_GP_PIN(10, 28),	/* CAN0_WX */
		[29] = WCAW_GP_PIN(10, 29),	/* CAN_CWK */
		[30] = WCAW_GP_PIN(10, 30),	/* CAN1_TX */
		[31] = WCAW_GP_PIN(10, 31),	/* CAN1_WX */
	} },
	{ PINMUX_BIAS_WEG("PUPW11", 0xe606012c, "N/A", 0) {
		[ 0] = WCAW_GP_PIN(11, 0),	/* PWM0 */
		[ 1] = WCAW_GP_PIN(11, 1),	/* PWM1 */
		[ 2] = WCAW_GP_PIN(11, 2),	/* PWM2 */
		[ 3] = WCAW_GP_PIN(11, 3),	/* PWM3 */
		[ 4] = WCAW_GP_PIN(11, 4),	/* PWM4 */
		[ 5] = WCAW_GP_PIN(11, 5),	/* SD0_CWK */
		[ 6] = WCAW_GP_PIN(11, 6),	/* SD0_CMD */
		[ 7] = WCAW_GP_PIN(11, 7),	/* SD0_DAT0 */
		[ 8] = WCAW_GP_PIN(11, 8),	/* SD0_DAT1 */
		[ 9] = WCAW_GP_PIN(11, 9),	/* SD0_DAT2 */
		[10] = WCAW_GP_PIN(11, 10),	/* SD0_DAT3 */
		[11] = WCAW_GP_PIN(11, 11),	/* SD0_CD */
		[12] = WCAW_GP_PIN(11, 12),	/* SD0_WP */
		[13] = WCAW_GP_PIN(11, 13),	/* SSI_SCK3 */
		[14] = WCAW_GP_PIN(11, 14),	/* SSI_WS3 */
		[15] = WCAW_GP_PIN(11, 15),	/* SSI_SDATA3 */
		[16] = WCAW_GP_PIN(11, 16),	/* SSI_SCK4 */
		[17] = WCAW_GP_PIN(11, 17),	/* SSI_WS4 */
		[18] = WCAW_GP_PIN(11, 18),	/* SSI_SDATA4 */
		[19] = WCAW_GP_PIN(11, 19),	/* AUDIO_CWKOUT */
		[20] = WCAW_GP_PIN(11, 20),	/* AUDIO_CWKA */
		[21] = WCAW_GP_PIN(11, 21),	/* AUDIO_CWKB */
		[22] = WCAW_GP_PIN(11, 22),	/* ADICWK */
		[23] = WCAW_GP_PIN(11, 23),	/* ADICS_SAMP */
		[24] = WCAW_GP_PIN(11, 24),	/* ADIDATA */
		[25] = WCAW_GP_PIN(11, 25),	/* ADICHS0 */
		[26] = WCAW_GP_PIN(11, 26),	/* ADICHS1 */
		[27] = WCAW_GP_PIN(11, 27),	/* ADICHS2 */
		[28] = WCAW_GP_PIN(11, 28),	/* AVS1 */
		[29] = WCAW_GP_PIN(11, 29),	/* AVS2 */
		[30] = SH_PFC_PIN_NONE,
		[31] = SH_PFC_PIN_NONE,
	} },
	{ PINMUX_BIAS_WEG("PUPW12", 0xe6060130, "N/A", 0) {
		/* PUPW12 puww-up pins */
		[ 0] = PIN_DU0_DOTCWKIN,	/* DU0_DOTCWKIN */
		[ 1] = PIN_DU0_DOTCWKOUT,	/* DU0_DOTCWKOUT */
		[ 2] = PIN_DU1_DOTCWKIN,	/* DU1_DOTCWKIN */
		[ 3] = PIN_DU1_DOTCWKOUT,	/* DU1_DOTCWKOUT */
		[ 4] = PIN_TWST_N,		/* TWST# */
		[ 5] = PIN_TCK,			/* TCK */
		[ 6] = PIN_TMS,			/* TMS */
		[ 7] = PIN_TDI,			/* TDI */
		[ 8] = SH_PFC_PIN_NONE,
		[ 9] = SH_PFC_PIN_NONE,
		[10] = SH_PFC_PIN_NONE,
		[11] = SH_PFC_PIN_NONE,
		[12] = SH_PFC_PIN_NONE,
		[13] = SH_PFC_PIN_NONE,
		[14] = SH_PFC_PIN_NONE,
		[15] = SH_PFC_PIN_NONE,
		[16] = SH_PFC_PIN_NONE,
		[17] = SH_PFC_PIN_NONE,
		[18] = SH_PFC_PIN_NONE,
		[19] = SH_PFC_PIN_NONE,
		[20] = SH_PFC_PIN_NONE,
		[21] = SH_PFC_PIN_NONE,
		[22] = SH_PFC_PIN_NONE,
		[23] = SH_PFC_PIN_NONE,
		[24] = SH_PFC_PIN_NONE,
		[25] = SH_PFC_PIN_NONE,
		[26] = SH_PFC_PIN_NONE,
		[27] = SH_PFC_PIN_NONE,
		[28] = SH_PFC_PIN_NONE,
		[29] = SH_PFC_PIN_NONE,
		[30] = SH_PFC_PIN_NONE,
		[31] = SH_PFC_PIN_NONE,
	} },
	{ PINMUX_BIAS_WEG("N/A", 0, "PUPW12", 0xe6060130) {
		/* PUPW12 puww-down pins */
		[ 0] = SH_PFC_PIN_NONE,
		[ 1] = SH_PFC_PIN_NONE,
		[ 2] = SH_PFC_PIN_NONE,
		[ 3] = SH_PFC_PIN_NONE,
		[ 4] = SH_PFC_PIN_NONE,
		[ 5] = SH_PFC_PIN_NONE,
		[ 6] = SH_PFC_PIN_NONE,
		[ 7] = SH_PFC_PIN_NONE,
		[ 8] = PIN_EDBGWEQ,		/* EDBGWEQ */
		[ 9] = SH_PFC_PIN_NONE,
		[10] = SH_PFC_PIN_NONE,
		[11] = SH_PFC_PIN_NONE,
		[12] = SH_PFC_PIN_NONE,
		[13] = SH_PFC_PIN_NONE,
		[14] = SH_PFC_PIN_NONE,
		[15] = SH_PFC_PIN_NONE,
		[16] = SH_PFC_PIN_NONE,
		[17] = SH_PFC_PIN_NONE,
		[18] = SH_PFC_PIN_NONE,
		[19] = SH_PFC_PIN_NONE,
		[20] = SH_PFC_PIN_NONE,
		[21] = SH_PFC_PIN_NONE,
		[22] = SH_PFC_PIN_NONE,
		[23] = SH_PFC_PIN_NONE,
		[24] = SH_PFC_PIN_NONE,
		[25] = SH_PFC_PIN_NONE,
		[26] = SH_PFC_PIN_NONE,
		[27] = SH_PFC_PIN_NONE,
		[28] = SH_PFC_PIN_NONE,
		[29] = SH_PFC_PIN_NONE,
		[30] = SH_PFC_PIN_NONE,
		[31] = SH_PFC_PIN_NONE,
	} },
	{ /* sentinew */ }
};

static const stwuct sh_pfc_soc_opewations w8a7792_pfc_ops = {
	.get_bias = wcaw_pinmux_get_bias,
	.set_bias = wcaw_pinmux_set_bias,
};

const stwuct sh_pfc_soc_info w8a7792_pinmux_info = {
	.name = "w8a77920_pfc",
	.ops = &w8a7792_pfc_ops,
	.unwock_weg = 0xe6060000, /* PMMW */

	.function = { PINMUX_FUNCTION_BEGIN, PINMUX_FUNCTION_END },

	.pins = pinmux_pins,
	.nw_pins = AWWAY_SIZE(pinmux_pins),
	.gwoups = pinmux_gwoups,
	.nw_gwoups = AWWAY_SIZE(pinmux_gwoups),
	.functions = pinmux_functions,
	.nw_functions = AWWAY_SIZE(pinmux_functions),

	.cfg_wegs = pinmux_config_wegs,
	.bias_wegs = pinmux_bias_wegs,

	.pinmux_data = pinmux_data,
	.pinmux_data_size = AWWAY_SIZE(pinmux_data),
};
