// Seed: 105608676
module module_0 (
    output wand id_0,
    input supply1 id_1,
    input wand id_2,
    input tri id_3,
    output tri1 id_4,
    output wor id_5,
    input tri id_6
);
  id_8(
      id_6, id_5 ^ 1'b0, id_0
  );
  wire id_9;
endmodule
module module_1 (
    input wor id_0,
    output tri0 id_1,
    input tri id_2,
    input supply0 id_3,
    output tri0 id_4
);
  always if (id_0) id_1 = id_2;
  assign id_4 = id_2;
  wire id_6;
  wire id_7;
  or (id_1, id_6, id_7, id_0, id_2, id_3);
  module_0(
      id_4, id_2, id_0, id_2, id_1, id_1, id_0
  );
  wire id_8 = id_6;
endmodule
