// Generated from ./grammars-v4/verilog/Verilog2001.g4 by ANTLR 4.5.1

import Antlr4


/**
 * This class provides an empty implementation of {@link Verilog2001Listener},
 * which can be extended to create a listener which only needs to handle a subset
 * of the available methods.
 */
open class Verilog2001BaseListener: Verilog2001Listener {
    public init() { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterConfig_declaration(_ ctx: Verilog2001Parser.Config_declarationContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitConfig_declaration(_ ctx: Verilog2001Parser.Config_declarationContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterDesign_statement(_ ctx: Verilog2001Parser.Design_statementContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitDesign_statement(_ ctx: Verilog2001Parser.Design_statementContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterConfig_rule_statement(_ ctx: Verilog2001Parser.Config_rule_statementContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitConfig_rule_statement(_ ctx: Verilog2001Parser.Config_rule_statementContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterDefault_clause(_ ctx: Verilog2001Parser.Default_clauseContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitDefault_clause(_ ctx: Verilog2001Parser.Default_clauseContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterInst_clause(_ ctx: Verilog2001Parser.Inst_clauseContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitInst_clause(_ ctx: Verilog2001Parser.Inst_clauseContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterInst_name(_ ctx: Verilog2001Parser.Inst_nameContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitInst_name(_ ctx: Verilog2001Parser.Inst_nameContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterLiblist_clause(_ ctx: Verilog2001Parser.Liblist_clauseContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitLiblist_clause(_ ctx: Verilog2001Parser.Liblist_clauseContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterCell_clause(_ ctx: Verilog2001Parser.Cell_clauseContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitCell_clause(_ ctx: Verilog2001Parser.Cell_clauseContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterUse_clause(_ ctx: Verilog2001Parser.Use_clauseContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitUse_clause(_ ctx: Verilog2001Parser.Use_clauseContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterSource_text(_ ctx: Verilog2001Parser.Source_textContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitSource_text(_ ctx: Verilog2001Parser.Source_textContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterDescription(_ ctx: Verilog2001Parser.DescriptionContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitDescription(_ ctx: Verilog2001Parser.DescriptionContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterModule_declaration(_ ctx: Verilog2001Parser.Module_declarationContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitModule_declaration(_ ctx: Verilog2001Parser.Module_declarationContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterModule_keyword(_ ctx: Verilog2001Parser.Module_keywordContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitModule_keyword(_ ctx: Verilog2001Parser.Module_keywordContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterModule_parameter_port_list(_ ctx: Verilog2001Parser.Module_parameter_port_listContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitModule_parameter_port_list(_ ctx: Verilog2001Parser.Module_parameter_port_listContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterList_of_ports(_ ctx: Verilog2001Parser.List_of_portsContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitList_of_ports(_ ctx: Verilog2001Parser.List_of_portsContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterList_of_port_declarations(_ ctx: Verilog2001Parser.List_of_port_declarationsContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitList_of_port_declarations(_ ctx: Verilog2001Parser.List_of_port_declarationsContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterPort(_ ctx: Verilog2001Parser.PortContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitPort(_ ctx: Verilog2001Parser.PortContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterPort_expression(_ ctx: Verilog2001Parser.Port_expressionContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitPort_expression(_ ctx: Verilog2001Parser.Port_expressionContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterPort_reference(_ ctx: Verilog2001Parser.Port_referenceContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitPort_reference(_ ctx: Verilog2001Parser.Port_referenceContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterPort_declaration(_ ctx: Verilog2001Parser.Port_declarationContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitPort_declaration(_ ctx: Verilog2001Parser.Port_declarationContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterModule_item(_ ctx: Verilog2001Parser.Module_itemContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitModule_item(_ ctx: Verilog2001Parser.Module_itemContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterModule_or_generate_item(_ ctx: Verilog2001Parser.Module_or_generate_itemContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitModule_or_generate_item(_ ctx: Verilog2001Parser.Module_or_generate_itemContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterNon_port_module_item(_ ctx: Verilog2001Parser.Non_port_module_itemContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitNon_port_module_item(_ ctx: Verilog2001Parser.Non_port_module_itemContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterModule_or_generate_item_declaration(_ ctx: Verilog2001Parser.Module_or_generate_item_declarationContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitModule_or_generate_item_declaration(_ ctx: Verilog2001Parser.Module_or_generate_item_declarationContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterParameter_override(_ ctx: Verilog2001Parser.Parameter_overrideContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitParameter_override(_ ctx: Verilog2001Parser.Parameter_overrideContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterLocal_parameter_declaration(_ ctx: Verilog2001Parser.Local_parameter_declarationContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitLocal_parameter_declaration(_ ctx: Verilog2001Parser.Local_parameter_declarationContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterParameter_declaration(_ ctx: Verilog2001Parser.Parameter_declarationContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitParameter_declaration(_ ctx: Verilog2001Parser.Parameter_declarationContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterParameter_declaration_(_ ctx: Verilog2001Parser.Parameter_declaration_Context) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitParameter_declaration_(_ ctx: Verilog2001Parser.Parameter_declaration_Context) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterSpecparam_declaration(_ ctx: Verilog2001Parser.Specparam_declarationContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitSpecparam_declaration(_ ctx: Verilog2001Parser.Specparam_declarationContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterInout_declaration(_ ctx: Verilog2001Parser.Inout_declarationContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitInout_declaration(_ ctx: Verilog2001Parser.Inout_declarationContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterInput_declaration(_ ctx: Verilog2001Parser.Input_declarationContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitInput_declaration(_ ctx: Verilog2001Parser.Input_declarationContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterOutput_declaration(_ ctx: Verilog2001Parser.Output_declarationContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitOutput_declaration(_ ctx: Verilog2001Parser.Output_declarationContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterEvent_declaration(_ ctx: Verilog2001Parser.Event_declarationContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitEvent_declaration(_ ctx: Verilog2001Parser.Event_declarationContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterGenvar_declaration(_ ctx: Verilog2001Parser.Genvar_declarationContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitGenvar_declaration(_ ctx: Verilog2001Parser.Genvar_declarationContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterInteger_declaration(_ ctx: Verilog2001Parser.Integer_declarationContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitInteger_declaration(_ ctx: Verilog2001Parser.Integer_declarationContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterTime_declaration(_ ctx: Verilog2001Parser.Time_declarationContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitTime_declaration(_ ctx: Verilog2001Parser.Time_declarationContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterReal_declaration(_ ctx: Verilog2001Parser.Real_declarationContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitReal_declaration(_ ctx: Verilog2001Parser.Real_declarationContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterRealtime_declaration(_ ctx: Verilog2001Parser.Realtime_declarationContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitRealtime_declaration(_ ctx: Verilog2001Parser.Realtime_declarationContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterReg_declaration(_ ctx: Verilog2001Parser.Reg_declarationContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitReg_declaration(_ ctx: Verilog2001Parser.Reg_declarationContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterNet_declaration(_ ctx: Verilog2001Parser.Net_declarationContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitNet_declaration(_ ctx: Verilog2001Parser.Net_declarationContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterNet_type(_ ctx: Verilog2001Parser.Net_typeContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitNet_type(_ ctx: Verilog2001Parser.Net_typeContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterOutput_variable_type(_ ctx: Verilog2001Parser.Output_variable_typeContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitOutput_variable_type(_ ctx: Verilog2001Parser.Output_variable_typeContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterReal_type(_ ctx: Verilog2001Parser.Real_typeContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitReal_type(_ ctx: Verilog2001Parser.Real_typeContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterVariable_type(_ ctx: Verilog2001Parser.Variable_typeContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitVariable_type(_ ctx: Verilog2001Parser.Variable_typeContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterDrive_strength(_ ctx: Verilog2001Parser.Drive_strengthContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitDrive_strength(_ ctx: Verilog2001Parser.Drive_strengthContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterStrength0(_ ctx: Verilog2001Parser.Strength0Context) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitStrength0(_ ctx: Verilog2001Parser.Strength0Context) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterStrength1(_ ctx: Verilog2001Parser.Strength1Context) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitStrength1(_ ctx: Verilog2001Parser.Strength1Context) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterCharge_strength(_ ctx: Verilog2001Parser.Charge_strengthContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitCharge_strength(_ ctx: Verilog2001Parser.Charge_strengthContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterDelay3(_ ctx: Verilog2001Parser.Delay3Context) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitDelay3(_ ctx: Verilog2001Parser.Delay3Context) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterDelay2(_ ctx: Verilog2001Parser.Delay2Context) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitDelay2(_ ctx: Verilog2001Parser.Delay2Context) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterDelay_value(_ ctx: Verilog2001Parser.Delay_valueContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitDelay_value(_ ctx: Verilog2001Parser.Delay_valueContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterList_of_event_identifiers(_ ctx: Verilog2001Parser.List_of_event_identifiersContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitList_of_event_identifiers(_ ctx: Verilog2001Parser.List_of_event_identifiersContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterList_of_net_identifiers(_ ctx: Verilog2001Parser.List_of_net_identifiersContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitList_of_net_identifiers(_ ctx: Verilog2001Parser.List_of_net_identifiersContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterList_of_genvar_identifiers(_ ctx: Verilog2001Parser.List_of_genvar_identifiersContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitList_of_genvar_identifiers(_ ctx: Verilog2001Parser.List_of_genvar_identifiersContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterList_of_port_identifiers(_ ctx: Verilog2001Parser.List_of_port_identifiersContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitList_of_port_identifiers(_ ctx: Verilog2001Parser.List_of_port_identifiersContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterList_of_net_decl_assignments(_ ctx: Verilog2001Parser.List_of_net_decl_assignmentsContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitList_of_net_decl_assignments(_ ctx: Verilog2001Parser.List_of_net_decl_assignmentsContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterList_of_param_assignments(_ ctx: Verilog2001Parser.List_of_param_assignmentsContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitList_of_param_assignments(_ ctx: Verilog2001Parser.List_of_param_assignmentsContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterList_of_specparam_assignments(_ ctx: Verilog2001Parser.List_of_specparam_assignmentsContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitList_of_specparam_assignments(_ ctx: Verilog2001Parser.List_of_specparam_assignmentsContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterList_of_real_identifiers(_ ctx: Verilog2001Parser.List_of_real_identifiersContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitList_of_real_identifiers(_ ctx: Verilog2001Parser.List_of_real_identifiersContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterList_of_variable_identifiers(_ ctx: Verilog2001Parser.List_of_variable_identifiersContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitList_of_variable_identifiers(_ ctx: Verilog2001Parser.List_of_variable_identifiersContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterList_of_variable_port_identifiers(_ ctx: Verilog2001Parser.List_of_variable_port_identifiersContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitList_of_variable_port_identifiers(_ ctx: Verilog2001Parser.List_of_variable_port_identifiersContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterNet_decl_assignment(_ ctx: Verilog2001Parser.Net_decl_assignmentContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitNet_decl_assignment(_ ctx: Verilog2001Parser.Net_decl_assignmentContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterParam_assignment(_ ctx: Verilog2001Parser.Param_assignmentContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitParam_assignment(_ ctx: Verilog2001Parser.Param_assignmentContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterSpecparam_assignment(_ ctx: Verilog2001Parser.Specparam_assignmentContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitSpecparam_assignment(_ ctx: Verilog2001Parser.Specparam_assignmentContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterPulse_control_specparam(_ ctx: Verilog2001Parser.Pulse_control_specparamContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitPulse_control_specparam(_ ctx: Verilog2001Parser.Pulse_control_specparamContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterError_limit_value(_ ctx: Verilog2001Parser.Error_limit_valueContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitError_limit_value(_ ctx: Verilog2001Parser.Error_limit_valueContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterReject_limit_value(_ ctx: Verilog2001Parser.Reject_limit_valueContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitReject_limit_value(_ ctx: Verilog2001Parser.Reject_limit_valueContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterLimit_value(_ ctx: Verilog2001Parser.Limit_valueContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitLimit_value(_ ctx: Verilog2001Parser.Limit_valueContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterDimension(_ ctx: Verilog2001Parser.DimensionContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitDimension(_ ctx: Verilog2001Parser.DimensionContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterRange(_ ctx: Verilog2001Parser.RangeContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitRange(_ ctx: Verilog2001Parser.RangeContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterFunction_declaration(_ ctx: Verilog2001Parser.Function_declarationContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitFunction_declaration(_ ctx: Verilog2001Parser.Function_declarationContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterFunction_item_declaration(_ ctx: Verilog2001Parser.Function_item_declarationContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitFunction_item_declaration(_ ctx: Verilog2001Parser.Function_item_declarationContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterFunction_port_list(_ ctx: Verilog2001Parser.Function_port_listContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitFunction_port_list(_ ctx: Verilog2001Parser.Function_port_listContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterFunction_port(_ ctx: Verilog2001Parser.Function_portContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitFunction_port(_ ctx: Verilog2001Parser.Function_portContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterRange_or_type(_ ctx: Verilog2001Parser.Range_or_typeContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitRange_or_type(_ ctx: Verilog2001Parser.Range_or_typeContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterTask_declaration(_ ctx: Verilog2001Parser.Task_declarationContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitTask_declaration(_ ctx: Verilog2001Parser.Task_declarationContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterTask_item_declaration(_ ctx: Verilog2001Parser.Task_item_declarationContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitTask_item_declaration(_ ctx: Verilog2001Parser.Task_item_declarationContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterTask_port_list(_ ctx: Verilog2001Parser.Task_port_listContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitTask_port_list(_ ctx: Verilog2001Parser.Task_port_listContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterTask_port_item(_ ctx: Verilog2001Parser.Task_port_itemContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitTask_port_item(_ ctx: Verilog2001Parser.Task_port_itemContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterTf_decl_header(_ ctx: Verilog2001Parser.Tf_decl_headerContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitTf_decl_header(_ ctx: Verilog2001Parser.Tf_decl_headerContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterTf_declaration(_ ctx: Verilog2001Parser.Tf_declarationContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitTf_declaration(_ ctx: Verilog2001Parser.Tf_declarationContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterTask_port_type(_ ctx: Verilog2001Parser.Task_port_typeContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitTask_port_type(_ ctx: Verilog2001Parser.Task_port_typeContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterBlock_item_declaration(_ ctx: Verilog2001Parser.Block_item_declarationContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitBlock_item_declaration(_ ctx: Verilog2001Parser.Block_item_declarationContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterBlock_reg_declaration(_ ctx: Verilog2001Parser.Block_reg_declarationContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitBlock_reg_declaration(_ ctx: Verilog2001Parser.Block_reg_declarationContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterList_of_block_variable_identifiers(_ ctx: Verilog2001Parser.List_of_block_variable_identifiersContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitList_of_block_variable_identifiers(_ ctx: Verilog2001Parser.List_of_block_variable_identifiersContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterBlock_variable_type(_ ctx: Verilog2001Parser.Block_variable_typeContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitBlock_variable_type(_ ctx: Verilog2001Parser.Block_variable_typeContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterGate_instantiation(_ ctx: Verilog2001Parser.Gate_instantiationContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitGate_instantiation(_ ctx: Verilog2001Parser.Gate_instantiationContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterCmos_switch_instance(_ ctx: Verilog2001Parser.Cmos_switch_instanceContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitCmos_switch_instance(_ ctx: Verilog2001Parser.Cmos_switch_instanceContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterEnable_gate_instance(_ ctx: Verilog2001Parser.Enable_gate_instanceContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitEnable_gate_instance(_ ctx: Verilog2001Parser.Enable_gate_instanceContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterMos_switch_instance(_ ctx: Verilog2001Parser.Mos_switch_instanceContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitMos_switch_instance(_ ctx: Verilog2001Parser.Mos_switch_instanceContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterN_input_gate_instance(_ ctx: Verilog2001Parser.N_input_gate_instanceContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitN_input_gate_instance(_ ctx: Verilog2001Parser.N_input_gate_instanceContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterN_output_gate_instance(_ ctx: Verilog2001Parser.N_output_gate_instanceContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitN_output_gate_instance(_ ctx: Verilog2001Parser.N_output_gate_instanceContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterPass_switch_instance(_ ctx: Verilog2001Parser.Pass_switch_instanceContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitPass_switch_instance(_ ctx: Verilog2001Parser.Pass_switch_instanceContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterPass_enable_switch_instance(_ ctx: Verilog2001Parser.Pass_enable_switch_instanceContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitPass_enable_switch_instance(_ ctx: Verilog2001Parser.Pass_enable_switch_instanceContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterPull_gate_instance(_ ctx: Verilog2001Parser.Pull_gate_instanceContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitPull_gate_instance(_ ctx: Verilog2001Parser.Pull_gate_instanceContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterName_of_gate_instance(_ ctx: Verilog2001Parser.Name_of_gate_instanceContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitName_of_gate_instance(_ ctx: Verilog2001Parser.Name_of_gate_instanceContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterPulldown_strength(_ ctx: Verilog2001Parser.Pulldown_strengthContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitPulldown_strength(_ ctx: Verilog2001Parser.Pulldown_strengthContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterPullup_strength(_ ctx: Verilog2001Parser.Pullup_strengthContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitPullup_strength(_ ctx: Verilog2001Parser.Pullup_strengthContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterEnable_terminal(_ ctx: Verilog2001Parser.Enable_terminalContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitEnable_terminal(_ ctx: Verilog2001Parser.Enable_terminalContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterNcontrol_terminal(_ ctx: Verilog2001Parser.Ncontrol_terminalContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitNcontrol_terminal(_ ctx: Verilog2001Parser.Ncontrol_terminalContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterPcontrol_terminal(_ ctx: Verilog2001Parser.Pcontrol_terminalContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitPcontrol_terminal(_ ctx: Verilog2001Parser.Pcontrol_terminalContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterInput_terminal(_ ctx: Verilog2001Parser.Input_terminalContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitInput_terminal(_ ctx: Verilog2001Parser.Input_terminalContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterInout_terminal(_ ctx: Verilog2001Parser.Inout_terminalContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitInout_terminal(_ ctx: Verilog2001Parser.Inout_terminalContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterOutput_terminal(_ ctx: Verilog2001Parser.Output_terminalContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitOutput_terminal(_ ctx: Verilog2001Parser.Output_terminalContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterCmos_switchtype(_ ctx: Verilog2001Parser.Cmos_switchtypeContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitCmos_switchtype(_ ctx: Verilog2001Parser.Cmos_switchtypeContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterEnable_gatetype(_ ctx: Verilog2001Parser.Enable_gatetypeContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitEnable_gatetype(_ ctx: Verilog2001Parser.Enable_gatetypeContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterMos_switchtype(_ ctx: Verilog2001Parser.Mos_switchtypeContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitMos_switchtype(_ ctx: Verilog2001Parser.Mos_switchtypeContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterN_input_gatetype(_ ctx: Verilog2001Parser.N_input_gatetypeContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitN_input_gatetype(_ ctx: Verilog2001Parser.N_input_gatetypeContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterN_output_gatetype(_ ctx: Verilog2001Parser.N_output_gatetypeContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitN_output_gatetype(_ ctx: Verilog2001Parser.N_output_gatetypeContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterPass_en_switchtype(_ ctx: Verilog2001Parser.Pass_en_switchtypeContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitPass_en_switchtype(_ ctx: Verilog2001Parser.Pass_en_switchtypeContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterPass_switchtype(_ ctx: Verilog2001Parser.Pass_switchtypeContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitPass_switchtype(_ ctx: Verilog2001Parser.Pass_switchtypeContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterModule_instantiation(_ ctx: Verilog2001Parser.Module_instantiationContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitModule_instantiation(_ ctx: Verilog2001Parser.Module_instantiationContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterParameter_value_assignment(_ ctx: Verilog2001Parser.Parameter_value_assignmentContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitParameter_value_assignment(_ ctx: Verilog2001Parser.Parameter_value_assignmentContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterList_of_parameter_assignments(_ ctx: Verilog2001Parser.List_of_parameter_assignmentsContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitList_of_parameter_assignments(_ ctx: Verilog2001Parser.List_of_parameter_assignmentsContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterOrdered_parameter_assignment(_ ctx: Verilog2001Parser.Ordered_parameter_assignmentContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitOrdered_parameter_assignment(_ ctx: Verilog2001Parser.Ordered_parameter_assignmentContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterNamed_parameter_assignment(_ ctx: Verilog2001Parser.Named_parameter_assignmentContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitNamed_parameter_assignment(_ ctx: Verilog2001Parser.Named_parameter_assignmentContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterModule_instance(_ ctx: Verilog2001Parser.Module_instanceContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitModule_instance(_ ctx: Verilog2001Parser.Module_instanceContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterName_of_instance(_ ctx: Verilog2001Parser.Name_of_instanceContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitName_of_instance(_ ctx: Verilog2001Parser.Name_of_instanceContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterList_of_port_connections(_ ctx: Verilog2001Parser.List_of_port_connectionsContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitList_of_port_connections(_ ctx: Verilog2001Parser.List_of_port_connectionsContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterOrdered_port_connection(_ ctx: Verilog2001Parser.Ordered_port_connectionContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitOrdered_port_connection(_ ctx: Verilog2001Parser.Ordered_port_connectionContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterNamed_port_connection(_ ctx: Verilog2001Parser.Named_port_connectionContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitNamed_port_connection(_ ctx: Verilog2001Parser.Named_port_connectionContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterGenerated_instantiation(_ ctx: Verilog2001Parser.Generated_instantiationContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitGenerated_instantiation(_ ctx: Verilog2001Parser.Generated_instantiationContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterGenerate_item_or_null(_ ctx: Verilog2001Parser.Generate_item_or_nullContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitGenerate_item_or_null(_ ctx: Verilog2001Parser.Generate_item_or_nullContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterGenerate_item(_ ctx: Verilog2001Parser.Generate_itemContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitGenerate_item(_ ctx: Verilog2001Parser.Generate_itemContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterGenerate_conditional_statement(_ ctx: Verilog2001Parser.Generate_conditional_statementContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitGenerate_conditional_statement(_ ctx: Verilog2001Parser.Generate_conditional_statementContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterGenerate_case_statement(_ ctx: Verilog2001Parser.Generate_case_statementContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitGenerate_case_statement(_ ctx: Verilog2001Parser.Generate_case_statementContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterGenvar_case_item(_ ctx: Verilog2001Parser.Genvar_case_itemContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitGenvar_case_item(_ ctx: Verilog2001Parser.Genvar_case_itemContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterGenerate_loop_statement(_ ctx: Verilog2001Parser.Generate_loop_statementContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitGenerate_loop_statement(_ ctx: Verilog2001Parser.Generate_loop_statementContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterGenvar_assignment(_ ctx: Verilog2001Parser.Genvar_assignmentContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitGenvar_assignment(_ ctx: Verilog2001Parser.Genvar_assignmentContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterGenerate_block(_ ctx: Verilog2001Parser.Generate_blockContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitGenerate_block(_ ctx: Verilog2001Parser.Generate_blockContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterContinuous_assign(_ ctx: Verilog2001Parser.Continuous_assignContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitContinuous_assign(_ ctx: Verilog2001Parser.Continuous_assignContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterList_of_net_assignments(_ ctx: Verilog2001Parser.List_of_net_assignmentsContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitList_of_net_assignments(_ ctx: Verilog2001Parser.List_of_net_assignmentsContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterNet_assignment(_ ctx: Verilog2001Parser.Net_assignmentContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitNet_assignment(_ ctx: Verilog2001Parser.Net_assignmentContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterInitial_construct(_ ctx: Verilog2001Parser.Initial_constructContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitInitial_construct(_ ctx: Verilog2001Parser.Initial_constructContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterAlways_construct(_ ctx: Verilog2001Parser.Always_constructContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitAlways_construct(_ ctx: Verilog2001Parser.Always_constructContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterBlocking_assignment(_ ctx: Verilog2001Parser.Blocking_assignmentContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitBlocking_assignment(_ ctx: Verilog2001Parser.Blocking_assignmentContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterNonblocking_assignment(_ ctx: Verilog2001Parser.Nonblocking_assignmentContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitNonblocking_assignment(_ ctx: Verilog2001Parser.Nonblocking_assignmentContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterProcedural_continuous_assignments(_ ctx: Verilog2001Parser.Procedural_continuous_assignmentsContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitProcedural_continuous_assignments(_ ctx: Verilog2001Parser.Procedural_continuous_assignmentsContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterFunction_blocking_assignment(_ ctx: Verilog2001Parser.Function_blocking_assignmentContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitFunction_blocking_assignment(_ ctx: Verilog2001Parser.Function_blocking_assignmentContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterFunction_statement_or_null(_ ctx: Verilog2001Parser.Function_statement_or_nullContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitFunction_statement_or_null(_ ctx: Verilog2001Parser.Function_statement_or_nullContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterFunction_seq_block(_ ctx: Verilog2001Parser.Function_seq_blockContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitFunction_seq_block(_ ctx: Verilog2001Parser.Function_seq_blockContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterVariable_assignment(_ ctx: Verilog2001Parser.Variable_assignmentContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitVariable_assignment(_ ctx: Verilog2001Parser.Variable_assignmentContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterPar_block(_ ctx: Verilog2001Parser.Par_blockContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitPar_block(_ ctx: Verilog2001Parser.Par_blockContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterSeq_block(_ ctx: Verilog2001Parser.Seq_blockContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitSeq_block(_ ctx: Verilog2001Parser.Seq_blockContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterStatement(_ ctx: Verilog2001Parser.StatementContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitStatement(_ ctx: Verilog2001Parser.StatementContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterStatement_or_null(_ ctx: Verilog2001Parser.Statement_or_nullContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitStatement_or_null(_ ctx: Verilog2001Parser.Statement_or_nullContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterFunction_statement(_ ctx: Verilog2001Parser.Function_statementContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitFunction_statement(_ ctx: Verilog2001Parser.Function_statementContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterDelay_or_event_control(_ ctx: Verilog2001Parser.Delay_or_event_controlContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitDelay_or_event_control(_ ctx: Verilog2001Parser.Delay_or_event_controlContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterDelay_control(_ ctx: Verilog2001Parser.Delay_controlContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitDelay_control(_ ctx: Verilog2001Parser.Delay_controlContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterDisable_statement(_ ctx: Verilog2001Parser.Disable_statementContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitDisable_statement(_ ctx: Verilog2001Parser.Disable_statementContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterEvent_control(_ ctx: Verilog2001Parser.Event_controlContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitEvent_control(_ ctx: Verilog2001Parser.Event_controlContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterEvent_trigger(_ ctx: Verilog2001Parser.Event_triggerContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitEvent_trigger(_ ctx: Verilog2001Parser.Event_triggerContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterEvent_expression(_ ctx: Verilog2001Parser.Event_expressionContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitEvent_expression(_ ctx: Verilog2001Parser.Event_expressionContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterEvent_primary(_ ctx: Verilog2001Parser.Event_primaryContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitEvent_primary(_ ctx: Verilog2001Parser.Event_primaryContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterProcedural_timing_control_statement(_ ctx: Verilog2001Parser.Procedural_timing_control_statementContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitProcedural_timing_control_statement(_ ctx: Verilog2001Parser.Procedural_timing_control_statementContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterWait_statement(_ ctx: Verilog2001Parser.Wait_statementContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitWait_statement(_ ctx: Verilog2001Parser.Wait_statementContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterConditional_statement(_ ctx: Verilog2001Parser.Conditional_statementContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitConditional_statement(_ ctx: Verilog2001Parser.Conditional_statementContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterIf_else_if_statement(_ ctx: Verilog2001Parser.If_else_if_statementContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitIf_else_if_statement(_ ctx: Verilog2001Parser.If_else_if_statementContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterFunction_conditional_statement(_ ctx: Verilog2001Parser.Function_conditional_statementContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitFunction_conditional_statement(_ ctx: Verilog2001Parser.Function_conditional_statementContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterFunction_if_else_if_statement(_ ctx: Verilog2001Parser.Function_if_else_if_statementContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitFunction_if_else_if_statement(_ ctx: Verilog2001Parser.Function_if_else_if_statementContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterCase_statement(_ ctx: Verilog2001Parser.Case_statementContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitCase_statement(_ ctx: Verilog2001Parser.Case_statementContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterCase_item(_ ctx: Verilog2001Parser.Case_itemContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitCase_item(_ ctx: Verilog2001Parser.Case_itemContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterFunction_case_statement(_ ctx: Verilog2001Parser.Function_case_statementContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitFunction_case_statement(_ ctx: Verilog2001Parser.Function_case_statementContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterFunction_case_item(_ ctx: Verilog2001Parser.Function_case_itemContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitFunction_case_item(_ ctx: Verilog2001Parser.Function_case_itemContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterFunction_loop_statement(_ ctx: Verilog2001Parser.Function_loop_statementContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitFunction_loop_statement(_ ctx: Verilog2001Parser.Function_loop_statementContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterLoop_statement(_ ctx: Verilog2001Parser.Loop_statementContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitLoop_statement(_ ctx: Verilog2001Parser.Loop_statementContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterSystem_task_enable(_ ctx: Verilog2001Parser.System_task_enableContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitSystem_task_enable(_ ctx: Verilog2001Parser.System_task_enableContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterTask_enable(_ ctx: Verilog2001Parser.Task_enableContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitTask_enable(_ ctx: Verilog2001Parser.Task_enableContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterSpecify_block(_ ctx: Verilog2001Parser.Specify_blockContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitSpecify_block(_ ctx: Verilog2001Parser.Specify_blockContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterSpecify_item(_ ctx: Verilog2001Parser.Specify_itemContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitSpecify_item(_ ctx: Verilog2001Parser.Specify_itemContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterPulsestyle_declaration(_ ctx: Verilog2001Parser.Pulsestyle_declarationContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitPulsestyle_declaration(_ ctx: Verilog2001Parser.Pulsestyle_declarationContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterShowcancelled_declaration(_ ctx: Verilog2001Parser.Showcancelled_declarationContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitShowcancelled_declaration(_ ctx: Verilog2001Parser.Showcancelled_declarationContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterPath_declaration(_ ctx: Verilog2001Parser.Path_declarationContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitPath_declaration(_ ctx: Verilog2001Parser.Path_declarationContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterSimple_path_declaration(_ ctx: Verilog2001Parser.Simple_path_declarationContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitSimple_path_declaration(_ ctx: Verilog2001Parser.Simple_path_declarationContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterParallel_path_description(_ ctx: Verilog2001Parser.Parallel_path_descriptionContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitParallel_path_description(_ ctx: Verilog2001Parser.Parallel_path_descriptionContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterFull_path_description(_ ctx: Verilog2001Parser.Full_path_descriptionContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitFull_path_description(_ ctx: Verilog2001Parser.Full_path_descriptionContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterList_of_path_inputs(_ ctx: Verilog2001Parser.List_of_path_inputsContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitList_of_path_inputs(_ ctx: Verilog2001Parser.List_of_path_inputsContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterList_of_path_outputs(_ ctx: Verilog2001Parser.List_of_path_outputsContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitList_of_path_outputs(_ ctx: Verilog2001Parser.List_of_path_outputsContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterSpecify_input_terminal_descriptor(_ ctx: Verilog2001Parser.Specify_input_terminal_descriptorContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitSpecify_input_terminal_descriptor(_ ctx: Verilog2001Parser.Specify_input_terminal_descriptorContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterSpecify_output_terminal_descriptor(_ ctx: Verilog2001Parser.Specify_output_terminal_descriptorContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitSpecify_output_terminal_descriptor(_ ctx: Verilog2001Parser.Specify_output_terminal_descriptorContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterInput_identifier(_ ctx: Verilog2001Parser.Input_identifierContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitInput_identifier(_ ctx: Verilog2001Parser.Input_identifierContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterOutput_identifier(_ ctx: Verilog2001Parser.Output_identifierContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitOutput_identifier(_ ctx: Verilog2001Parser.Output_identifierContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterPath_delay_value(_ ctx: Verilog2001Parser.Path_delay_valueContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitPath_delay_value(_ ctx: Verilog2001Parser.Path_delay_valueContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterList_of_path_delay_expressions(_ ctx: Verilog2001Parser.List_of_path_delay_expressionsContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitList_of_path_delay_expressions(_ ctx: Verilog2001Parser.List_of_path_delay_expressionsContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterT_path_delay_expression(_ ctx: Verilog2001Parser.T_path_delay_expressionContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitT_path_delay_expression(_ ctx: Verilog2001Parser.T_path_delay_expressionContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterTrise_path_delay_expression(_ ctx: Verilog2001Parser.Trise_path_delay_expressionContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitTrise_path_delay_expression(_ ctx: Verilog2001Parser.Trise_path_delay_expressionContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterTfall_path_delay_expression(_ ctx: Verilog2001Parser.Tfall_path_delay_expressionContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitTfall_path_delay_expression(_ ctx: Verilog2001Parser.Tfall_path_delay_expressionContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterTz_path_delay_expression(_ ctx: Verilog2001Parser.Tz_path_delay_expressionContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitTz_path_delay_expression(_ ctx: Verilog2001Parser.Tz_path_delay_expressionContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterT01_path_delay_expression(_ ctx: Verilog2001Parser.T01_path_delay_expressionContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitT01_path_delay_expression(_ ctx: Verilog2001Parser.T01_path_delay_expressionContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterT10_path_delay_expression(_ ctx: Verilog2001Parser.T10_path_delay_expressionContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitT10_path_delay_expression(_ ctx: Verilog2001Parser.T10_path_delay_expressionContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterT0z_path_delay_expression(_ ctx: Verilog2001Parser.T0z_path_delay_expressionContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitT0z_path_delay_expression(_ ctx: Verilog2001Parser.T0z_path_delay_expressionContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterTz1_path_delay_expression(_ ctx: Verilog2001Parser.Tz1_path_delay_expressionContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitTz1_path_delay_expression(_ ctx: Verilog2001Parser.Tz1_path_delay_expressionContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterT1z_path_delay_expression(_ ctx: Verilog2001Parser.T1z_path_delay_expressionContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitT1z_path_delay_expression(_ ctx: Verilog2001Parser.T1z_path_delay_expressionContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterTz0_path_delay_expression(_ ctx: Verilog2001Parser.Tz0_path_delay_expressionContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitTz0_path_delay_expression(_ ctx: Verilog2001Parser.Tz0_path_delay_expressionContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterT0x_path_delay_expression(_ ctx: Verilog2001Parser.T0x_path_delay_expressionContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitT0x_path_delay_expression(_ ctx: Verilog2001Parser.T0x_path_delay_expressionContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterTx1_path_delay_expression(_ ctx: Verilog2001Parser.Tx1_path_delay_expressionContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitTx1_path_delay_expression(_ ctx: Verilog2001Parser.Tx1_path_delay_expressionContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterT1x_path_delay_expression(_ ctx: Verilog2001Parser.T1x_path_delay_expressionContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitT1x_path_delay_expression(_ ctx: Verilog2001Parser.T1x_path_delay_expressionContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterTx0_path_delay_expression(_ ctx: Verilog2001Parser.Tx0_path_delay_expressionContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitTx0_path_delay_expression(_ ctx: Verilog2001Parser.Tx0_path_delay_expressionContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterTxz_path_delay_expression(_ ctx: Verilog2001Parser.Txz_path_delay_expressionContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitTxz_path_delay_expression(_ ctx: Verilog2001Parser.Txz_path_delay_expressionContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterTzx_path_delay_expression(_ ctx: Verilog2001Parser.Tzx_path_delay_expressionContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitTzx_path_delay_expression(_ ctx: Verilog2001Parser.Tzx_path_delay_expressionContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterPath_delay_expression(_ ctx: Verilog2001Parser.Path_delay_expressionContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitPath_delay_expression(_ ctx: Verilog2001Parser.Path_delay_expressionContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterEdge_sensitive_path_declaration(_ ctx: Verilog2001Parser.Edge_sensitive_path_declarationContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitEdge_sensitive_path_declaration(_ ctx: Verilog2001Parser.Edge_sensitive_path_declarationContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterParallel_edge_sensitive_path_description(_ ctx: Verilog2001Parser.Parallel_edge_sensitive_path_descriptionContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitParallel_edge_sensitive_path_description(_ ctx: Verilog2001Parser.Parallel_edge_sensitive_path_descriptionContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterFull_edge_sensitive_path_description(_ ctx: Verilog2001Parser.Full_edge_sensitive_path_descriptionContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitFull_edge_sensitive_path_description(_ ctx: Verilog2001Parser.Full_edge_sensitive_path_descriptionContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterData_source_expression(_ ctx: Verilog2001Parser.Data_source_expressionContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitData_source_expression(_ ctx: Verilog2001Parser.Data_source_expressionContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterEdge_identifier(_ ctx: Verilog2001Parser.Edge_identifierContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitEdge_identifier(_ ctx: Verilog2001Parser.Edge_identifierContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterState_dependent_path_declaration(_ ctx: Verilog2001Parser.State_dependent_path_declarationContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitState_dependent_path_declaration(_ ctx: Verilog2001Parser.State_dependent_path_declarationContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterPolarity_operator(_ ctx: Verilog2001Parser.Polarity_operatorContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitPolarity_operator(_ ctx: Verilog2001Parser.Polarity_operatorContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterChecktime_condition(_ ctx: Verilog2001Parser.Checktime_conditionContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitChecktime_condition(_ ctx: Verilog2001Parser.Checktime_conditionContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterDelayed_data(_ ctx: Verilog2001Parser.Delayed_dataContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitDelayed_data(_ ctx: Verilog2001Parser.Delayed_dataContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterDelayed_reference(_ ctx: Verilog2001Parser.Delayed_referenceContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitDelayed_reference(_ ctx: Verilog2001Parser.Delayed_referenceContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterEnd_edge_offset(_ ctx: Verilog2001Parser.End_edge_offsetContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitEnd_edge_offset(_ ctx: Verilog2001Parser.End_edge_offsetContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterEvent_based_flag(_ ctx: Verilog2001Parser.Event_based_flagContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitEvent_based_flag(_ ctx: Verilog2001Parser.Event_based_flagContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterNotify_reg(_ ctx: Verilog2001Parser.Notify_regContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitNotify_reg(_ ctx: Verilog2001Parser.Notify_regContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterRemain_active_flag(_ ctx: Verilog2001Parser.Remain_active_flagContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitRemain_active_flag(_ ctx: Verilog2001Parser.Remain_active_flagContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterStamptime_condition(_ ctx: Verilog2001Parser.Stamptime_conditionContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitStamptime_condition(_ ctx: Verilog2001Parser.Stamptime_conditionContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterStart_edge_offset(_ ctx: Verilog2001Parser.Start_edge_offsetContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitStart_edge_offset(_ ctx: Verilog2001Parser.Start_edge_offsetContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterThreshold(_ ctx: Verilog2001Parser.ThresholdContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitThreshold(_ ctx: Verilog2001Parser.ThresholdContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterTiming_check_limit(_ ctx: Verilog2001Parser.Timing_check_limitContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitTiming_check_limit(_ ctx: Verilog2001Parser.Timing_check_limitContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterConcatenation(_ ctx: Verilog2001Parser.ConcatenationContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitConcatenation(_ ctx: Verilog2001Parser.ConcatenationContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterConstant_concatenation(_ ctx: Verilog2001Parser.Constant_concatenationContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitConstant_concatenation(_ ctx: Verilog2001Parser.Constant_concatenationContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterConstant_multiple_concatenation(_ ctx: Verilog2001Parser.Constant_multiple_concatenationContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitConstant_multiple_concatenation(_ ctx: Verilog2001Parser.Constant_multiple_concatenationContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterModule_path_concatenation(_ ctx: Verilog2001Parser.Module_path_concatenationContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitModule_path_concatenation(_ ctx: Verilog2001Parser.Module_path_concatenationContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterModule_path_multiple_concatenation(_ ctx: Verilog2001Parser.Module_path_multiple_concatenationContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitModule_path_multiple_concatenation(_ ctx: Verilog2001Parser.Module_path_multiple_concatenationContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterMultiple_concatenation(_ ctx: Verilog2001Parser.Multiple_concatenationContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitMultiple_concatenation(_ ctx: Verilog2001Parser.Multiple_concatenationContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterNet_concatenation(_ ctx: Verilog2001Parser.Net_concatenationContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitNet_concatenation(_ ctx: Verilog2001Parser.Net_concatenationContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterNet_concatenation_value(_ ctx: Verilog2001Parser.Net_concatenation_valueContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitNet_concatenation_value(_ ctx: Verilog2001Parser.Net_concatenation_valueContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterVariable_concatenation(_ ctx: Verilog2001Parser.Variable_concatenationContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitVariable_concatenation(_ ctx: Verilog2001Parser.Variable_concatenationContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterVariable_concatenation_value(_ ctx: Verilog2001Parser.Variable_concatenation_valueContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitVariable_concatenation_value(_ ctx: Verilog2001Parser.Variable_concatenation_valueContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterConstant_function_call(_ ctx: Verilog2001Parser.Constant_function_callContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitConstant_function_call(_ ctx: Verilog2001Parser.Constant_function_callContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterFunction_call(_ ctx: Verilog2001Parser.Function_callContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitFunction_call(_ ctx: Verilog2001Parser.Function_callContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterSystem_function_call(_ ctx: Verilog2001Parser.System_function_callContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitSystem_function_call(_ ctx: Verilog2001Parser.System_function_callContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterGenvar_function_call(_ ctx: Verilog2001Parser.Genvar_function_callContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitGenvar_function_call(_ ctx: Verilog2001Parser.Genvar_function_callContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterBase_expression(_ ctx: Verilog2001Parser.Base_expressionContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitBase_expression(_ ctx: Verilog2001Parser.Base_expressionContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterConstant_base_expression(_ ctx: Verilog2001Parser.Constant_base_expressionContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitConstant_base_expression(_ ctx: Verilog2001Parser.Constant_base_expressionContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterConstant_expression(_ ctx: Verilog2001Parser.Constant_expressionContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitConstant_expression(_ ctx: Verilog2001Parser.Constant_expressionContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterConstant_mintypmax_expression(_ ctx: Verilog2001Parser.Constant_mintypmax_expressionContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitConstant_mintypmax_expression(_ ctx: Verilog2001Parser.Constant_mintypmax_expressionContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterConstant_range_expression(_ ctx: Verilog2001Parser.Constant_range_expressionContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitConstant_range_expression(_ ctx: Verilog2001Parser.Constant_range_expressionContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterDimension_constant_expression(_ ctx: Verilog2001Parser.Dimension_constant_expressionContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitDimension_constant_expression(_ ctx: Verilog2001Parser.Dimension_constant_expressionContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterExpression(_ ctx: Verilog2001Parser.ExpressionContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitExpression(_ ctx: Verilog2001Parser.ExpressionContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterTerm(_ ctx: Verilog2001Parser.TermContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitTerm(_ ctx: Verilog2001Parser.TermContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterLsb_constant_expression(_ ctx: Verilog2001Parser.Lsb_constant_expressionContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitLsb_constant_expression(_ ctx: Verilog2001Parser.Lsb_constant_expressionContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterMintypmax_expression(_ ctx: Verilog2001Parser.Mintypmax_expressionContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitMintypmax_expression(_ ctx: Verilog2001Parser.Mintypmax_expressionContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterModule_path_conditional_expression(_ ctx: Verilog2001Parser.Module_path_conditional_expressionContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitModule_path_conditional_expression(_ ctx: Verilog2001Parser.Module_path_conditional_expressionContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterModule_path_expression(_ ctx: Verilog2001Parser.Module_path_expressionContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitModule_path_expression(_ ctx: Verilog2001Parser.Module_path_expressionContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterModule_path_mintypmax_expression(_ ctx: Verilog2001Parser.Module_path_mintypmax_expressionContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitModule_path_mintypmax_expression(_ ctx: Verilog2001Parser.Module_path_mintypmax_expressionContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterMsb_constant_expression(_ ctx: Verilog2001Parser.Msb_constant_expressionContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitMsb_constant_expression(_ ctx: Verilog2001Parser.Msb_constant_expressionContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterRange_expression(_ ctx: Verilog2001Parser.Range_expressionContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitRange_expression(_ ctx: Verilog2001Parser.Range_expressionContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterWidth_constant_expression(_ ctx: Verilog2001Parser.Width_constant_expressionContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitWidth_constant_expression(_ ctx: Verilog2001Parser.Width_constant_expressionContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterConstant_primary(_ ctx: Verilog2001Parser.Constant_primaryContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitConstant_primary(_ ctx: Verilog2001Parser.Constant_primaryContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterModule_path_primary(_ ctx: Verilog2001Parser.Module_path_primaryContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitModule_path_primary(_ ctx: Verilog2001Parser.Module_path_primaryContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterPrimary(_ ctx: Verilog2001Parser.PrimaryContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitPrimary(_ ctx: Verilog2001Parser.PrimaryContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterNet_lvalue(_ ctx: Verilog2001Parser.Net_lvalueContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitNet_lvalue(_ ctx: Verilog2001Parser.Net_lvalueContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterVariable_lvalue(_ ctx: Verilog2001Parser.Variable_lvalueContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitVariable_lvalue(_ ctx: Verilog2001Parser.Variable_lvalueContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterUnary_operator(_ ctx: Verilog2001Parser.Unary_operatorContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitUnary_operator(_ ctx: Verilog2001Parser.Unary_operatorContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterBinary_operator(_ ctx: Verilog2001Parser.Binary_operatorContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitBinary_operator(_ ctx: Verilog2001Parser.Binary_operatorContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterUnary_module_path_operator(_ ctx: Verilog2001Parser.Unary_module_path_operatorContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitUnary_module_path_operator(_ ctx: Verilog2001Parser.Unary_module_path_operatorContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterBinary_module_path_operator(_ ctx: Verilog2001Parser.Binary_module_path_operatorContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitBinary_module_path_operator(_ ctx: Verilog2001Parser.Binary_module_path_operatorContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterNumber(_ ctx: Verilog2001Parser.NumberContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitNumber(_ ctx: Verilog2001Parser.NumberContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterTiming_spec(_ ctx: Verilog2001Parser.Timing_specContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitTiming_spec(_ ctx: Verilog2001Parser.Timing_specContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterAttribute_instance(_ ctx: Verilog2001Parser.Attribute_instanceContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitAttribute_instance(_ ctx: Verilog2001Parser.Attribute_instanceContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterAttr_spec(_ ctx: Verilog2001Parser.Attr_specContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitAttr_spec(_ ctx: Verilog2001Parser.Attr_specContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterAttr_name(_ ctx: Verilog2001Parser.Attr_nameContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitAttr_name(_ ctx: Verilog2001Parser.Attr_nameContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterArrayed_identifier(_ ctx: Verilog2001Parser.Arrayed_identifierContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitArrayed_identifier(_ ctx: Verilog2001Parser.Arrayed_identifierContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterBlock_identifier(_ ctx: Verilog2001Parser.Block_identifierContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitBlock_identifier(_ ctx: Verilog2001Parser.Block_identifierContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterCell_identifier(_ ctx: Verilog2001Parser.Cell_identifierContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitCell_identifier(_ ctx: Verilog2001Parser.Cell_identifierContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterConfig_identifier(_ ctx: Verilog2001Parser.Config_identifierContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitConfig_identifier(_ ctx: Verilog2001Parser.Config_identifierContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterEscaped_arrayed_identifier(_ ctx: Verilog2001Parser.Escaped_arrayed_identifierContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitEscaped_arrayed_identifier(_ ctx: Verilog2001Parser.Escaped_arrayed_identifierContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterEscaped_hierarchical_identifier(_ ctx: Verilog2001Parser.Escaped_hierarchical_identifierContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitEscaped_hierarchical_identifier(_ ctx: Verilog2001Parser.Escaped_hierarchical_identifierContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterEvent_identifier(_ ctx: Verilog2001Parser.Event_identifierContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitEvent_identifier(_ ctx: Verilog2001Parser.Event_identifierContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterFunction_identifier(_ ctx: Verilog2001Parser.Function_identifierContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitFunction_identifier(_ ctx: Verilog2001Parser.Function_identifierContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterGate_instance_identifier(_ ctx: Verilog2001Parser.Gate_instance_identifierContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitGate_instance_identifier(_ ctx: Verilog2001Parser.Gate_instance_identifierContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterGenerate_block_identifier(_ ctx: Verilog2001Parser.Generate_block_identifierContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitGenerate_block_identifier(_ ctx: Verilog2001Parser.Generate_block_identifierContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterGenvar_function_identifier(_ ctx: Verilog2001Parser.Genvar_function_identifierContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitGenvar_function_identifier(_ ctx: Verilog2001Parser.Genvar_function_identifierContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterGenvar_identifier(_ ctx: Verilog2001Parser.Genvar_identifierContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitGenvar_identifier(_ ctx: Verilog2001Parser.Genvar_identifierContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterHierarchical_block_identifier(_ ctx: Verilog2001Parser.Hierarchical_block_identifierContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitHierarchical_block_identifier(_ ctx: Verilog2001Parser.Hierarchical_block_identifierContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterHierarchical_event_identifier(_ ctx: Verilog2001Parser.Hierarchical_event_identifierContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitHierarchical_event_identifier(_ ctx: Verilog2001Parser.Hierarchical_event_identifierContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterHierarchical_function_identifier(_ ctx: Verilog2001Parser.Hierarchical_function_identifierContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitHierarchical_function_identifier(_ ctx: Verilog2001Parser.Hierarchical_function_identifierContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterHierarchical_identifier(_ ctx: Verilog2001Parser.Hierarchical_identifierContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitHierarchical_identifier(_ ctx: Verilog2001Parser.Hierarchical_identifierContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterHierarchical_net_identifier(_ ctx: Verilog2001Parser.Hierarchical_net_identifierContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitHierarchical_net_identifier(_ ctx: Verilog2001Parser.Hierarchical_net_identifierContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterHierarchical_variable_identifier(_ ctx: Verilog2001Parser.Hierarchical_variable_identifierContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitHierarchical_variable_identifier(_ ctx: Verilog2001Parser.Hierarchical_variable_identifierContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterHierarchical_task_identifier(_ ctx: Verilog2001Parser.Hierarchical_task_identifierContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitHierarchical_task_identifier(_ ctx: Verilog2001Parser.Hierarchical_task_identifierContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterIdentifier(_ ctx: Verilog2001Parser.IdentifierContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitIdentifier(_ ctx: Verilog2001Parser.IdentifierContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterInout_port_identifier(_ ctx: Verilog2001Parser.Inout_port_identifierContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitInout_port_identifier(_ ctx: Verilog2001Parser.Inout_port_identifierContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterInput_port_identifier(_ ctx: Verilog2001Parser.Input_port_identifierContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitInput_port_identifier(_ ctx: Verilog2001Parser.Input_port_identifierContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterInstance_identifier(_ ctx: Verilog2001Parser.Instance_identifierContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitInstance_identifier(_ ctx: Verilog2001Parser.Instance_identifierContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterLibrary_identifier(_ ctx: Verilog2001Parser.Library_identifierContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitLibrary_identifier(_ ctx: Verilog2001Parser.Library_identifierContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterMemory_identifier(_ ctx: Verilog2001Parser.Memory_identifierContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitMemory_identifier(_ ctx: Verilog2001Parser.Memory_identifierContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterModule_identifier(_ ctx: Verilog2001Parser.Module_identifierContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitModule_identifier(_ ctx: Verilog2001Parser.Module_identifierContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterModule_instance_identifier(_ ctx: Verilog2001Parser.Module_instance_identifierContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitModule_instance_identifier(_ ctx: Verilog2001Parser.Module_instance_identifierContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterNet_identifier(_ ctx: Verilog2001Parser.Net_identifierContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitNet_identifier(_ ctx: Verilog2001Parser.Net_identifierContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterOutput_port_identifier(_ ctx: Verilog2001Parser.Output_port_identifierContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitOutput_port_identifier(_ ctx: Verilog2001Parser.Output_port_identifierContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterParameter_identifier(_ ctx: Verilog2001Parser.Parameter_identifierContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitParameter_identifier(_ ctx: Verilog2001Parser.Parameter_identifierContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterPort_identifier(_ ctx: Verilog2001Parser.Port_identifierContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitPort_identifier(_ ctx: Verilog2001Parser.Port_identifierContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterReal_identifier(_ ctx: Verilog2001Parser.Real_identifierContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitReal_identifier(_ ctx: Verilog2001Parser.Real_identifierContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterSimple_arrayed_identifier(_ ctx: Verilog2001Parser.Simple_arrayed_identifierContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitSimple_arrayed_identifier(_ ctx: Verilog2001Parser.Simple_arrayed_identifierContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterSimple_hierarchical_identifier(_ ctx: Verilog2001Parser.Simple_hierarchical_identifierContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitSimple_hierarchical_identifier(_ ctx: Verilog2001Parser.Simple_hierarchical_identifierContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterSpecparam_identifier(_ ctx: Verilog2001Parser.Specparam_identifierContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitSpecparam_identifier(_ ctx: Verilog2001Parser.Specparam_identifierContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterSystem_function_identifier(_ ctx: Verilog2001Parser.System_function_identifierContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitSystem_function_identifier(_ ctx: Verilog2001Parser.System_function_identifierContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterSystem_task_identifier(_ ctx: Verilog2001Parser.System_task_identifierContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitSystem_task_identifier(_ ctx: Verilog2001Parser.System_task_identifierContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterTask_identifier(_ ctx: Verilog2001Parser.Task_identifierContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitTask_identifier(_ ctx: Verilog2001Parser.Task_identifierContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterTerminal_identifier(_ ctx: Verilog2001Parser.Terminal_identifierContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitTerminal_identifier(_ ctx: Verilog2001Parser.Terminal_identifierContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterText_macro_identifier(_ ctx: Verilog2001Parser.Text_macro_identifierContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitText_macro_identifier(_ ctx: Verilog2001Parser.Text_macro_identifierContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterTopmodule_identifier(_ ctx: Verilog2001Parser.Topmodule_identifierContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitTopmodule_identifier(_ ctx: Verilog2001Parser.Topmodule_identifierContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterUdp_identifier(_ ctx: Verilog2001Parser.Udp_identifierContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitUdp_identifier(_ ctx: Verilog2001Parser.Udp_identifierContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterUdp_instance_identifier(_ ctx: Verilog2001Parser.Udp_instance_identifierContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitUdp_instance_identifier(_ ctx: Verilog2001Parser.Udp_instance_identifierContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterVariable_identifier(_ ctx: Verilog2001Parser.Variable_identifierContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitVariable_identifier(_ ctx: Verilog2001Parser.Variable_identifierContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterSimple_hierarchical_branch(_ ctx: Verilog2001Parser.Simple_hierarchical_branchContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitSimple_hierarchical_branch(_ ctx: Verilog2001Parser.Simple_hierarchical_branchContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterEscaped_hierarchical_branch(_ ctx: Verilog2001Parser.Escaped_hierarchical_branchContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitEscaped_hierarchical_branch(_ ctx: Verilog2001Parser.Escaped_hierarchical_branchContext) { }

	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func enterEveryRule(_ ctx: ParserRuleContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func exitEveryRule(_ ctx: ParserRuleContext) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func visitTerminal(_ node: TerminalNode) { }
	/**
	 * {@inheritDoc}
	 *
	 * <p>The default implementation does nothing.</p>
	 */
	open func visitErrorNode(_ node: ErrorNode) { }
}