{"top":"global.Counter4_COUT",
"namespaces":{
  "global":{
    "modules":{
      "Add4_cout":{
        "type":["Record",[
          ["I0",["Array",4,"BitIn"]],
          ["I1",["Array",4,"BitIn"]],
          ["O",["Array",4,"Bit"]],
          ["COUT","Bit"]
        ]],
        "instances":{
          "bit_const_0_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "inst0":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",5]}
          }
        },
        "connections":[
          ["inst0.in0.4","bit_const_0_None.out"],
          ["inst0.in1.4","bit_const_0_None.out"],
          ["self.I0.0","inst0.in0.0"],
          ["self.I0.1","inst0.in0.1"],
          ["self.I0.2","inst0.in0.2"],
          ["self.I0.3","inst0.in0.3"],
          ["self.I1.0","inst0.in1.0"],
          ["self.I1.1","inst0.in1.1"],
          ["self.I1.2","inst0.in1.2"],
          ["self.I1.3","inst0.in1.3"],
          ["self.O.0","inst0.out.0"],
          ["self.O.1","inst0.out.1"],
          ["self.O.2","inst0.out.2"],
          ["self.O.3","inst0.out.3"],
          ["self.COUT","inst0.out.4"]
        ]
      },
      "Counter4_COUT":{
        "type":["Record",[
          ["O",["Array",4,"Bit"]],
          ["COUT","Bit"],
          ["CLK",["Named","coreir.clkIn"]]
        ]],
        "instances":{
          "const_1_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",4]},
            "modargs":{"value":[["BitVector",4],"4'h1"]}
          },
          "inst0":{
            "modref":"global.Add4_cout"
          },
          "inst1":{
            "modref":"global.Register4"
          }
        },
        "connections":[
          ["inst0.I1","const_1_4.out"],
          ["self.COUT","inst0.COUT"],
          ["inst1.O","inst0.I0"],
          ["inst1.I","inst0.O"],
          ["self.CLK","inst1.CLK"],
          ["self.O","inst1.O"]
        ]
      },
      "DFF_init0_has_ceFalse_has_resetFalse_has_async_resetFalse":{
        "type":["Record",[
          ["I","BitIn"],
          ["O","Bit"],
          ["CLK",["Named","coreir.clkIn"]]
        ]],
        "instances":{
          "inst0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          }
        },
        "connections":[
          ["self.CLK","inst0.clk"],
          ["self.I","inst0.in.0"],
          ["self.O","inst0.out.0"]
        ]
      },
      "Register4":{
        "type":["Record",[
          ["I",["Array",4,"BitIn"]],
          ["O",["Array",4,"Bit"]],
          ["CLK",["Named","coreir.clkIn"]]
        ]],
        "instances":{
          "inst0":{
            "modref":"global.DFF_init0_has_ceFalse_has_resetFalse_has_async_resetFalse"
          },
          "inst1":{
            "modref":"global.DFF_init0_has_ceFalse_has_resetFalse_has_async_resetFalse"
          },
          "inst2":{
            "modref":"global.DFF_init0_has_ceFalse_has_resetFalse_has_async_resetFalse"
          },
          "inst3":{
            "modref":"global.DFF_init0_has_ceFalse_has_resetFalse_has_async_resetFalse"
          }
        },
        "connections":[
          ["self.CLK","inst0.CLK"],
          ["self.I.0","inst0.I"],
          ["self.O.0","inst0.O"],
          ["self.CLK","inst1.CLK"],
          ["self.I.1","inst1.I"],
          ["self.O.1","inst1.O"],
          ["self.CLK","inst2.CLK"],
          ["self.I.2","inst2.I"],
          ["self.O.2","inst2.O"],
          ["self.CLK","inst3.CLK"],
          ["self.I.3","inst3.I"],
          ["self.O.3","inst3.O"]
        ]
      }
    }
  }
}
}