// Source
../../src/rtl/dw_fp_mac.sv

// Netlist
//../../icc/outputs/cic_filter_post_layout.v

// Library
//../../lib/verilog/smic18.v

// Testbench
//../../tb/tb_dw_fp_mac.sv

