/* Generated by Yosys 0.9 (git sha1 UNKNOWN, clang 3.4.2 -fPIC -Os) */

(* src = "design.sv:2" *)
module fa(a, b, cin, sum, cout);
  (* src = "design.sv:2" *)
  input a;
  (* src = "design.sv:2" *)
  input b;
  (* src = "design.sv:2" *)
  input cin;
  (* src = "design.sv:3" *)
  output cout;
  (* src = "design.sv:5" *)
  wire net1;
  (* src = "design.sv:5" *)
  wire net2;
  (* src = "design.sv:5" *)
  wire s1;
  (* src = "design.sv:3" *)
  output sum;
  assign net2 = s1 & (* src = "design.sv:11" *) cin;
  assign net1 = a & (* src = "design.sv:8" *) b;
  assign sum = s1 ^ (* src = "design.sv:10" *) cin;
  assign cout = net1 ^ (* src = "design.sv:13" *) net2;
  assign s1 = a ^ (* src = "design.sv:7" *) b;
endmodule
