<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.9.1" xml:lang="en-US">
  <compounddef id="struct_u_s_a_r_t___type_def" kind="struct" language="C++" prot="public">
    <compoundname>USART_TypeDef</compoundname>
    <includes refid="stm32f103xb_8h" local="no">stm32f103xb.h</includes>
      <sectiondef kind="public-attrib">
      <memberdef kind="variable" id="struct_u_s_a_r_t___type_def_1af6aca2bbd40c0fb6df7c3aebe224a360" prot="public" static="no" mutable="no">
        <type><ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t</type>
        <definition>__IO uint32_t SR</definition>
        <argsstring></argsstring>
        <name>SR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>USART Status register, Address offset: 0x00 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h" line="509" column="17" bodyfile="Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h" bodystart="509" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_u_s_a_r_t___type_def_1a3df0d8dfcd1ec958659ffe21eb64fa94" prot="public" static="no" mutable="no">
        <type><ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t</type>
        <definition>__IO uint32_t DR</definition>
        <argsstring></argsstring>
        <name>DR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>USART Data register, Address offset: 0x04 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h" line="510" column="17" bodyfile="Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h" bodystart="510" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_u_s_a_r_t___type_def_1a092e59d908b2ca112e31047e942340cb" prot="public" static="no" mutable="no">
        <type><ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t</type>
        <definition>__IO uint32_t BRR</definition>
        <argsstring></argsstring>
        <name>BRR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>USART Baud rate register, Address offset: 0x08 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h" line="511" column="17" bodyfile="Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h" bodystart="511" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_u_s_a_r_t___type_def_1ab0ec7102960640751d44e92ddac994f0" prot="public" static="no" mutable="no">
        <type><ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t</type>
        <definition>__IO uint32_t CR1</definition>
        <argsstring></argsstring>
        <name>CR1</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>USART Control register 1, Address offset: 0x0C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h" line="512" column="17" bodyfile="Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h" bodystart="512" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_u_s_a_r_t___type_def_1afdfa307571967afb1d97943e982b6586" prot="public" static="no" mutable="no">
        <type><ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t</type>
        <definition>__IO uint32_t CR2</definition>
        <argsstring></argsstring>
        <name>CR2</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>USART Control register 2, Address offset: 0x10 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h" line="513" column="17" bodyfile="Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h" bodystart="513" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_u_s_a_r_t___type_def_1add5b8e29a64c55dcd65ca4201118e9d1" prot="public" static="no" mutable="no">
        <type><ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t</type>
        <definition>__IO uint32_t CR3</definition>
        <argsstring></argsstring>
        <name>CR3</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>USART Control register 3, Address offset: 0x14 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h" line="514" column="17" bodyfile="Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h" bodystart="514" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_u_s_a_r_t___type_def_1a5dd0cb6c861eaf26470f56f451c1edbf" prot="public" static="no" mutable="no">
        <type><ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t</type>
        <definition>__IO uint32_t GTPR</definition>
        <argsstring></argsstring>
        <name>GTPR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>USART Guard time and prescaler register, Address offset: 0x18 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h" line="515" column="17" bodyfile="Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h" bodystart="515" bodyend="-1"/>
      </memberdef>
      </sectiondef>
    <briefdescription>
<para>Universal Synchronous Asynchronous Receiver Transmitter. </para>
    </briefdescription>
    <detaileddescription>
    </detaileddescription>
    <location file="Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h" line="507" column="1" bodyfile="Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h" bodystart="508" bodyend="516"/>
    <listofallmembers>
      <member refid="struct_u_s_a_r_t___type_def_1a092e59d908b2ca112e31047e942340cb" prot="public" virt="non-virtual"><scope>USART_TypeDef</scope><name>BRR</name></member>
      <member refid="struct_u_s_a_r_t___type_def_1ab0ec7102960640751d44e92ddac994f0" prot="public" virt="non-virtual"><scope>USART_TypeDef</scope><name>CR1</name></member>
      <member refid="struct_u_s_a_r_t___type_def_1afdfa307571967afb1d97943e982b6586" prot="public" virt="non-virtual"><scope>USART_TypeDef</scope><name>CR2</name></member>
      <member refid="struct_u_s_a_r_t___type_def_1add5b8e29a64c55dcd65ca4201118e9d1" prot="public" virt="non-virtual"><scope>USART_TypeDef</scope><name>CR3</name></member>
      <member refid="struct_u_s_a_r_t___type_def_1a3df0d8dfcd1ec958659ffe21eb64fa94" prot="public" virt="non-virtual"><scope>USART_TypeDef</scope><name>DR</name></member>
      <member refid="struct_u_s_a_r_t___type_def_1a5dd0cb6c861eaf26470f56f451c1edbf" prot="public" virt="non-virtual"><scope>USART_TypeDef</scope><name>GTPR</name></member>
      <member refid="struct_u_s_a_r_t___type_def_1af6aca2bbd40c0fb6df7c3aebe224a360" prot="public" virt="non-virtual"><scope>USART_TypeDef</scope><name>SR</name></member>
    </listofallmembers>
  </compounddef>
</doxygen>
