// Seed: 1790881065
module module_0 (
    output tri0 id_0,
    output wand id_1
);
  assign id_0 = id_3;
  assign module_1.type_5 = 0;
endmodule
module module_1 (
    output logic id_0,
    input wor id_1,
    output uwire id_2,
    output uwire id_3,
    output wire id_4,
    output tri0 id_5,
    input supply1 id_6,
    input tri id_7,
    input wand id_8,
    input tri1 id_9,
    output tri1 id_10,
    input uwire id_11,
    input tri0 id_12,
    output uwire id_13,
    output tri1 id_14,
    input wire id_15,
    output wor id_16,
    input uwire id_17,
    input wire id_18,
    input uwire id_19,
    input supply0 id_20,
    output tri0 id_21,
    input wire id_22,
    input wor id_23,
    input wand id_24,
    input tri id_25,
    input wor id_26,
    input uwire id_27,
    input tri id_28,
    output uwire id_29,
    input tri0 id_30,
    input tri0 id_31
);
  initial id_0 <= -1;
  wire id_33;
  wire id_34;
  module_0 modCall_1 (
      id_4,
      id_3
  );
  wire id_35, id_36, id_37, id_38;
endmodule
