VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN grid_io_bottom_bottom ;
UNITS DISTANCE MICRONS 1000 ;

DIEAREA ( 0 0 ) ( 85000 45000 ) ;

ROW ROW_0 unithd 5520 10880 FS DO 160 BY 1 STEP 460 0
 ;
ROW ROW_1 unithd 5520 13600 N DO 160 BY 1 STEP 460 0
 ;
ROW ROW_2 unithd 5520 16320 FS DO 160 BY 1 STEP 460 0
 ;
ROW ROW_3 unithd 5520 19040 N DO 160 BY 1 STEP 460 0
 ;
ROW ROW_4 unithd 5520 21760 FS DO 160 BY 1 STEP 460 0
 ;
ROW ROW_5 unithd 5520 24480 N DO 160 BY 1 STEP 460 0
 ;
ROW ROW_6 unithd 5520 27200 FS DO 160 BY 1 STEP 460 0
 ;
ROW ROW_7 unithd 5520 29920 N DO 160 BY 1 STEP 460 0
 ;
TRACKS X 230 DO 185 STEP 460 LAYER li1 ;
TRACKS Y 170 DO 132 STEP 340 LAYER li1 ;
TRACKS X 170 DO 250 STEP 340 LAYER met1 ;
TRACKS Y 170 DO 132 STEP 340 LAYER met1 ;
TRACKS X 230 DO 185 STEP 460 LAYER met2 ;
TRACKS Y 230 DO 98 STEP 460 LAYER met2 ;
TRACKS X 340 DO 125 STEP 680 LAYER met3 ;
TRACKS Y 340 DO 66 STEP 680 LAYER met3 ;
TRACKS X 460 DO 92 STEP 920 LAYER met4 ;
TRACKS Y 460 DO 49 STEP 920 LAYER met4 ;
TRACKS X 1700 DO 25 STEP 3400 LAYER met5 ;
TRACKS Y 1700 DO 13 STEP 3400 LAYER met5 ;

VIAS 5 ;
- via2_FR 
+ RECT met2 ( -140 -185 ) ( 140 185 ) 
+ RECT via2 ( -100 -100 ) ( 100 100 ) 
+ RECT met3 ( -165 -165 ) ( 165 165 ) 
 
 ;
- via4_FR 
+ RECT met4 ( -590 -590 ) ( 590 590 ) 
+ RECT via4 ( -400 -400 ) ( 400 400 ) 
+ RECT met5 ( -710 -710 ) ( 710 710 ) 
 
 ;
- via_1600x480 
 
+ VIARULE M1M2_PR
  + CUTSIZE 150 150
  + LAYERS met1 via met2
  + CUTSPACING 170 170
  + ENCLOSURE 245 165 55 165
  + ROWCOL 1 4
 ;
- via2_1600x480 
 
+ VIARULE M2M3_PR
  + CUTSIZE 200 200
  + LAYERS met2 via2 met3
  + CUTSPACING 200 200
  + ENCLOSURE 40 140 100 65
  + ROWCOL 1 4
 ;
- via3_1600x480 
 
+ VIARULE M3M4_PR
  + CUTSIZE 200 200
  + LAYERS met3 via3 met4
  + CUTSPACING 200 200
  + ENCLOSURE 100 60 100 140
  + ROWCOL 1 4
 ;
END VIAS

COMPONENTS 238 ;
- _00_ sky130_fd_sc_hd__buf_2 + PLACED ( 36800 16320 ) FS ;
- _01_ sky130_fd_sc_hd__buf_2 + PLACED ( 31280 10880 ) FS ;
- _02_ sky130_fd_sc_hd__buf_2 + PLACED ( 12420 13600 ) N ;
- _03_ sky130_fd_sc_hd__buf_2 + PLACED ( 73140 27200 ) FS ;
- _04_ sky130_fd_sc_hd__buf_2 + PLACED ( 70380 27200 ) FS ;
- _05_ sky130_fd_sc_hd__buf_2 + PLACED ( 15640 27200 ) FS ;
- _06_ sky130_fd_sc_hd__buf_2 + PLACED ( 7820 21760 ) FS ;
- _07_ sky130_fd_sc_hd__buf_2 + PLACED ( 15180 13600 ) N ;
- _08_ sky130_fd_sc_hd__buf_2 + PLACED ( 17020 10880 ) FS ;
- _09_ sky130_fd_sc_hd__buf_2 + PLACED ( 39560 10880 ) FS ;
- _10_ sky130_fd_sc_hd__buf_2 + PLACED ( 69460 24480 ) N ;
- _11_ sky130_fd_sc_hd__buf_2 + PLACED ( 72220 24480 ) N ;
- _12_ sky130_fd_sc_hd__buf_2 + PLACED ( 45080 27200 ) FS ;
- _13_ sky130_fd_sc_hd__buf_2 + PLACED ( 69920 21760 ) FS ;
- _14_ sky130_fd_sc_hd__buf_2 + PLACED ( 44160 24480 ) N ;
- _15_ sky130_fd_sc_hd__buf_2 + PLACED ( 29440 19040 ) N ;
- _16_ sky130_fd_sc_hd__buf_2 + PLACED ( 48760 13600 ) N ;
- _17_ sky130_fd_sc_hd__buf_2 + PLACED ( 9660 29920 ) N ;
- _18_ sky130_fd_sc_hd__buf_2 + PLACED ( 40940 19040 ) N ;
- _19_ sky130_fd_sc_hd__buf_2 + PLACED ( 48300 27200 ) FS ;
- _20_ sky130_fd_sc_hd__buf_2 + PLACED ( 51060 27200 ) FS ;
- _21_ sky130_fd_sc_hd__buf_2 + PLACED ( 57500 29920 ) N ;
- _22_ sky130_fd_sc_hd__buf_2 + PLACED ( 64860 24480 ) N ;
- _23_ sky130_fd_sc_hd__buf_2 + PLACED ( 6900 29920 ) N ;
- _24_ sky130_fd_sc_hd__buf_2 + PLACED ( 8740 24480 ) N ;
- _25_ sky130_fd_sc_hd__buf_2 + PLACED ( 20240 10880 ) FS ;
- _26_ sky130_fd_sc_hd__buf_2 + PLACED ( 46920 24480 ) N ;
- logical_tile_io_mode_io__0.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.INV_SOC_DIR sky130_fd_sc_hd__inv_1 + PLACED ( 26220 10880 ) FS ;
- logical_tile_io_mode_io__0.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.IN_PROTECT_GATE sky130_fd_sc_hd__ebufn_4 + PLACED ( 25760 13600 ) N ;
- logical_tile_io_mode_io__0.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.ISOL_EN_GATE sky130_fd_sc_hd__or2b_4 + PLACED ( 18400 13600 ) N ;
- logical_tile_io_mode_io__0.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.OUT_PROTECT_GATE sky130_fd_sc_hd__ebufn_4 + PLACED ( 34040 19040 ) N ;
- logical_tile_io_mode_io__0.ltile_phy_iopad_0.EMBEDDED_IO_HD_sky130_fd_sc_hd__dfxtp_1_mem.sky130_fd_sc_hd__dfxtp_1_0_ sky130_fd_sc_hd__dfxtp_1 + PLACED ( 8280 10880 ) FS ;
- logical_tile_io_mode_io__1.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.INV_SOC_DIR sky130_fd_sc_hd__inv_1 + PLACED ( 20240 27200 ) FS ;
- logical_tile_io_mode_io__1.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.IN_PROTECT_GATE sky130_fd_sc_hd__ebufn_4 + PLACED ( 8740 27200 ) FS ;
- logical_tile_io_mode_io__1.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.ISOL_EN_GATE sky130_fd_sc_hd__or2b_4 + PLACED ( 11500 24480 ) N ;
- logical_tile_io_mode_io__1.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.OUT_PROTECT_GATE sky130_fd_sc_hd__ebufn_4 + PLACED ( 12420 29920 ) N ;
- logical_tile_io_mode_io__1.ltile_phy_iopad_0.EMBEDDED_IO_HD_sky130_fd_sc_hd__dfxtp_1_mem.sky130_fd_sc_hd__dfxtp_1_0_ sky130_fd_sc_hd__dfxtp_1 + PLACED ( 9200 16320 ) FS ;
- logical_tile_io_mode_io__2.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.INV_SOC_DIR sky130_fd_sc_hd__inv_1 + PLACED ( 17480 16320 ) FS ;
- logical_tile_io_mode_io__2.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.IN_PROTECT_GATE sky130_fd_sc_hd__ebufn_4 + PLACED ( 20240 16320 ) FS ;
- logical_tile_io_mode_io__2.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.ISOL_EN_GATE sky130_fd_sc_hd__or2b_4 + PLACED ( 9200 19040 ) N ;
- logical_tile_io_mode_io__2.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.OUT_PROTECT_GATE sky130_fd_sc_hd__ebufn_4 + PLACED ( 22540 19040 ) N ;
- logical_tile_io_mode_io__2.ltile_phy_iopad_0.EMBEDDED_IO_HD_sky130_fd_sc_hd__dfxtp_1_mem.sky130_fd_sc_hd__dfxtp_1_0_ sky130_fd_sc_hd__dfxtp_1 + PLACED ( 10580 21760 ) FS ;
- logical_tile_io_mode_io__3.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.INV_SOC_DIR sky130_fd_sc_hd__inv_1 + PLACED ( 23460 13600 ) N ;
- logical_tile_io_mode_io__3.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.IN_PROTECT_GATE sky130_fd_sc_hd__ebufn_4 + PLACED ( 20240 29920 ) N ;
- logical_tile_io_mode_io__3.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.ISOL_EN_GATE sky130_fd_sc_hd__or2b_4 + PLACED ( 18400 24480 ) N ;
- logical_tile_io_mode_io__3.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.OUT_PROTECT_GATE sky130_fd_sc_hd__ebufn_4 + PLACED ( 22540 27200 ) FS ;
- logical_tile_io_mode_io__3.ltile_phy_iopad_0.EMBEDDED_IO_HD_sky130_fd_sc_hd__dfxtp_1_mem.sky130_fd_sc_hd__dfxtp_1_0_ sky130_fd_sc_hd__dfxtp_1 + PLACED ( 14260 19040 ) N ;
- logical_tile_io_mode_io__4.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.INV_SOC_DIR sky130_fd_sc_hd__inv_1 + PLACED ( 45540 21760 ) FS ;
- logical_tile_io_mode_io__4.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.IN_PROTECT_GATE sky130_fd_sc_hd__ebufn_4 + PLACED ( 34500 29920 ) N ;
- logical_tile_io_mode_io__4.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.ISOL_EN_GATE sky130_fd_sc_hd__or2b_4 + PLACED ( 27140 29920 ) N ;
- logical_tile_io_mode_io__4.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.OUT_PROTECT_GATE sky130_fd_sc_hd__ebufn_4 + PLACED ( 31280 27200 ) FS ;
- logical_tile_io_mode_io__4.ltile_phy_iopad_0.EMBEDDED_IO_HD_sky130_fd_sc_hd__dfxtp_1_mem.sky130_fd_sc_hd__dfxtp_1_0_ sky130_fd_sc_hd__dfxtp_1 + PLACED ( 20240 21760 ) FS ;
- logical_tile_io_mode_io__5.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.INV_SOC_DIR sky130_fd_sc_hd__inv_1 + PLACED ( 39560 16320 ) FS ;
- logical_tile_io_mode_io__5.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.IN_PROTECT_GATE sky130_fd_sc_hd__ebufn_4 + PLACED ( 38180 27200 ) FS ;
- logical_tile_io_mode_io__5.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.ISOL_EN_GATE sky130_fd_sc_hd__or2b_4 + PLACED ( 34040 24480 ) N ;
- logical_tile_io_mode_io__5.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.OUT_PROTECT_GATE sky130_fd_sc_hd__ebufn_4 + PLACED ( 63480 27200 ) FS ;
- logical_tile_io_mode_io__5.ltile_phy_iopad_0.EMBEDDED_IO_HD_sky130_fd_sc_hd__dfxtp_1_mem.sky130_fd_sc_hd__dfxtp_1_0_ sky130_fd_sc_hd__dfxtp_1 + PLACED ( 25300 24480 ) N ;
- logical_tile_io_mode_io__6.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.INV_SOC_DIR sky130_fd_sc_hd__inv_1 + PLACED ( 51060 24480 ) N ;
- logical_tile_io_mode_io__6.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.IN_PROTECT_GATE sky130_fd_sc_hd__ebufn_4 + PLACED ( 50600 29920 ) N ;
- logical_tile_io_mode_io__6.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.ISOL_EN_GATE sky130_fd_sc_hd__or2b_4 + PLACED ( 39100 24480 ) N ;
- logical_tile_io_mode_io__6.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.OUT_PROTECT_GATE sky130_fd_sc_hd__ebufn_4 + PLACED ( 41400 29920 ) N ;
- logical_tile_io_mode_io__6.ltile_phy_iopad_0.EMBEDDED_IO_HD_sky130_fd_sc_hd__dfxtp_1_mem.sky130_fd_sc_hd__dfxtp_1_0_ sky130_fd_sc_hd__dfxtp_1 + PLACED ( 37260 21760 ) FS ;
- logical_tile_io_mode_io__7.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.INV_SOC_DIR sky130_fd_sc_hd__inv_1 + PLACED ( 53820 21760 ) FS ;
- logical_tile_io_mode_io__7.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.IN_PROTECT_GATE sky130_fd_sc_hd__ebufn_4 + PLACED ( 54280 19040 ) N ;
- logical_tile_io_mode_io__7.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.ISOL_EN_GATE sky130_fd_sc_hd__or2b_4 + PLACED ( 34040 13600 ) N ;
- logical_tile_io_mode_io__7.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.OUT_PROTECT_GATE sky130_fd_sc_hd__ebufn_4 + PLACED ( 53820 27200 ) FS ;
- logical_tile_io_mode_io__7.ltile_phy_iopad_0.EMBEDDED_IO_HD_sky130_fd_sc_hd__dfxtp_1_mem.sky130_fd_sc_hd__dfxtp_1_0_ sky130_fd_sc_hd__dfxtp_1 + PLACED ( 28980 21760 ) FS ;
- logical_tile_io_mode_io__8.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.INV_SOC_DIR sky130_fd_sc_hd__inv_1 + PLACED ( 61180 27200 ) FS ;
- logical_tile_io_mode_io__8.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.IN_PROTECT_GATE sky130_fd_sc_hd__ebufn_4 + PLACED ( 69920 29920 ) N ;
- logical_tile_io_mode_io__8.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.ISOL_EN_GATE sky130_fd_sc_hd__or2b_4 + PLACED ( 34500 10880 ) FS ;
- logical_tile_io_mode_io__8.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.OUT_PROTECT_GATE sky130_fd_sc_hd__ebufn_4 + PLACED ( 63020 29920 ) N ;
- logical_tile_io_mode_io__8.ltile_phy_iopad_0.EMBEDDED_IO_HD_sky130_fd_sc_hd__dfxtp_1_mem.sky130_fd_sc_hd__dfxtp_1_0_ sky130_fd_sc_hd__dfxtp_1 + PLACED ( 28520 16320 ) FS ;
- PHY_0 sky130_fd_sc_hd__decap_3 + FIXED ( 5520 10880 ) FS ;
- PHY_1 sky130_fd_sc_hd__decap_3 + FIXED ( 77740 10880 ) S ;
- PHY_2 sky130_fd_sc_hd__decap_3 + FIXED ( 5520 13600 ) N ;
- PHY_3 sky130_fd_sc_hd__decap_3 + FIXED ( 77740 13600 ) FN ;
- PHY_4 sky130_fd_sc_hd__decap_3 + FIXED ( 5520 16320 ) FS ;
- PHY_5 sky130_fd_sc_hd__decap_3 + FIXED ( 77740 16320 ) S ;
- PHY_6 sky130_fd_sc_hd__decap_3 + FIXED ( 5520 19040 ) N ;
- PHY_7 sky130_fd_sc_hd__decap_3 + FIXED ( 77740 19040 ) FN ;
- PHY_8 sky130_fd_sc_hd__decap_3 + FIXED ( 5520 21760 ) FS ;
- PHY_9 sky130_fd_sc_hd__decap_3 + FIXED ( 77740 21760 ) S ;
- PHY_10 sky130_fd_sc_hd__decap_3 + FIXED ( 5520 24480 ) N ;
- PHY_11 sky130_fd_sc_hd__decap_3 + FIXED ( 77740 24480 ) FN ;
- PHY_12 sky130_fd_sc_hd__decap_3 + FIXED ( 5520 27200 ) FS ;
- PHY_13 sky130_fd_sc_hd__decap_3 + FIXED ( 77740 27200 ) S ;
- PHY_14 sky130_fd_sc_hd__decap_3 + FIXED ( 5520 29920 ) N ;
- PHY_15 sky130_fd_sc_hd__decap_3 + FIXED ( 77740 29920 ) FN ;
- PHY_16 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 19780 10880 ) FS ;
- PHY_17 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 34040 10880 ) FS ;
- PHY_18 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 48300 10880 ) FS ;
- PHY_19 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 62560 10880 ) FS ;
- PHY_20 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 76820 10880 ) FS ;
- PHY_21 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 33580 13600 ) N ;
- PHY_22 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 61640 13600 ) N ;
- PHY_23 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 19780 16320 ) FS ;
- PHY_24 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 47840 16320 ) FS ;
- PHY_25 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 75900 16320 ) FS ;
- PHY_26 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 33580 19040 ) N ;
- PHY_27 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 61640 19040 ) N ;
- PHY_28 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 19780 21760 ) FS ;
- PHY_29 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 47840 21760 ) FS ;
- PHY_30 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 75900 21760 ) FS ;
- PHY_31 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 33580 24480 ) N ;
- PHY_32 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 61640 24480 ) N ;
- PHY_33 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 19780 27200 ) FS ;
- PHY_34 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 47840 27200 ) FS ;
- PHY_35 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 75900 27200 ) FS ;
- PHY_36 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 19780 29920 ) N ;
- PHY_37 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 34040 29920 ) N ;
- PHY_38 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 48300 29920 ) N ;
- PHY_39 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 62560 29920 ) N ;
- PHY_40 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 76820 29920 ) N ;
- FILLER_0_3 sky130_fd_sc_hd__decap_3 + PLACED ( 6900 10880 ) FS ;
- FILLER_0_22 sky130_fd_sc_hd__decap_3 + PLACED ( 15640 10880 ) FS ;
- FILLER_0_29 sky130_fd_sc_hd__fill_2 + PLACED ( 18860 10880 ) FS ;
- FILLER_0_36 sky130_fd_sc_hd__decap_8 + PLACED ( 22080 10880 ) FS ;
- FILLER_0_44 sky130_fd_sc_hd__fill_1 + PLACED ( 25760 10880 ) FS ;
- FILLER_0_48 sky130_fd_sc_hd__decap_8 + PLACED ( 27600 10880 ) FS ;
- FILLER_0_60 sky130_fd_sc_hd__fill_2 + PLACED ( 33120 10880 ) FS ;
- FILLER_0_72 sky130_fd_sc_hd__fill_2 + PLACED ( 38640 10880 ) FS ;
- FILLER_0_78 sky130_fd_sc_hd__decap_12 + PLACED ( 41400 10880 ) FS ;
- FILLER_0_90 sky130_fd_sc_hd__decap_3 + PLACED ( 46920 10880 ) FS ;
- FILLER_0_94 sky130_fd_sc_hd__decap_12 + PLACED ( 48760 10880 ) FS ;
- FILLER_0_106 sky130_fd_sc_hd__decap_12 + PLACED ( 54280 10880 ) FS ;
- FILLER_0_118 sky130_fd_sc_hd__decap_6 + PLACED ( 59800 10880 ) FS ;
- FILLER_0_125 sky130_fd_sc_hd__decap_12 + PLACED ( 63020 10880 ) FS ;
- FILLER_0_137 sky130_fd_sc_hd__decap_12 + PLACED ( 68540 10880 ) FS ;
- FILLER_0_149 sky130_fd_sc_hd__decap_6 + PLACED ( 74060 10880 ) FS ;
- FILLER_0_156 sky130_fd_sc_hd__fill_1 + PLACED ( 77280 10880 ) FS ;
- FILLER_1_3 sky130_fd_sc_hd__decap_12 + PLACED ( 6900 13600 ) N ;
- FILLER_1_19 sky130_fd_sc_hd__fill_2 + PLACED ( 14260 13600 ) N ;
- FILLER_1_25 sky130_fd_sc_hd__decap_3 + PLACED ( 17020 13600 ) N ;
- FILLER_1_37 sky130_fd_sc_hd__fill_2 + PLACED ( 22540 13600 ) N ;
- FILLER_1_42 sky130_fd_sc_hd__fill_2 + PLACED ( 24840 13600 ) N ;
- FILLER_1_57 sky130_fd_sc_hd__decap_4 + PLACED ( 31740 13600 ) N ;
- FILLER_1_71 sky130_fd_sc_hd__decap_12 + PLACED ( 38180 13600 ) N ;
- FILLER_1_83 sky130_fd_sc_hd__decap_8 + PLACED ( 43700 13600 ) N ;
- FILLER_1_91 sky130_fd_sc_hd__decap_3 + PLACED ( 47380 13600 ) N ;
- FILLER_1_98 sky130_fd_sc_hd__decap_12 + PLACED ( 50600 13600 ) N ;
- FILLER_1_110 sky130_fd_sc_hd__decap_12 + PLACED ( 56120 13600 ) N ;
- FILLER_1_123 sky130_fd_sc_hd__decap_12 + PLACED ( 62100 13600 ) N ;
- FILLER_1_135 sky130_fd_sc_hd__decap_12 + PLACED ( 67620 13600 ) N ;
- FILLER_1_147 sky130_fd_sc_hd__decap_8 + PLACED ( 73140 13600 ) N ;
- FILLER_1_155 sky130_fd_sc_hd__fill_2 + PLACED ( 76820 13600 ) N ;
- FILLER_2_3 sky130_fd_sc_hd__decap_4 + PLACED ( 6900 16320 ) FS ;
- FILLER_2_7 sky130_fd_sc_hd__fill_1 + PLACED ( 8740 16320 ) FS ;
- FILLER_2_24 sky130_fd_sc_hd__fill_2 + PLACED ( 16560 16320 ) FS ;
- FILLER_2_29 sky130_fd_sc_hd__fill_2 + PLACED ( 18860 16320 ) FS ;
- FILLER_2_45 sky130_fd_sc_hd__decap_4 + PLACED ( 26220 16320 ) FS ;
- FILLER_2_49 sky130_fd_sc_hd__fill_1 + PLACED ( 28060 16320 ) FS ;
- FILLER_2_66 sky130_fd_sc_hd__fill_2 + PLACED ( 35880 16320 ) FS ;
- FILLER_2_72 sky130_fd_sc_hd__fill_2 + PLACED ( 38640 16320 ) FS ;
- FILLER_2_77 sky130_fd_sc_hd__decap_12 + PLACED ( 40940 16320 ) FS ;
- FILLER_2_89 sky130_fd_sc_hd__decap_3 + PLACED ( 46460 16320 ) FS ;
- FILLER_2_93 sky130_fd_sc_hd__decap_12 + PLACED ( 48300 16320 ) FS ;
- FILLER_2_105 sky130_fd_sc_hd__decap_12 + PLACED ( 53820 16320 ) FS ;
- FILLER_2_117 sky130_fd_sc_hd__decap_12 + PLACED ( 59340 16320 ) FS ;
- FILLER_2_129 sky130_fd_sc_hd__decap_12 + PLACED ( 64860 16320 ) FS ;
- FILLER_2_141 sky130_fd_sc_hd__decap_12 + PLACED ( 70380 16320 ) FS ;
- FILLER_2_154 sky130_fd_sc_hd__decap_3 + PLACED ( 76360 16320 ) FS ;
- FILLER_3_3 sky130_fd_sc_hd__decap_4 + PLACED ( 6900 19040 ) N ;
- FILLER_3_7 sky130_fd_sc_hd__fill_1 + PLACED ( 8740 19040 ) N ;
- FILLER_3_17 sky130_fd_sc_hd__fill_2 + PLACED ( 13340 19040 ) N ;
- FILLER_3_35 sky130_fd_sc_hd__fill_2 + PLACED ( 21620 19040 ) N ;
- FILLER_3_50 sky130_fd_sc_hd__fill_2 + PLACED ( 28520 19040 ) N ;
- FILLER_3_56 sky130_fd_sc_hd__decap_4 + PLACED ( 31280 19040 ) N ;
- FILLER_3_60 sky130_fd_sc_hd__fill_1 + PLACED ( 33120 19040 ) N ;
- FILLER_3_75 sky130_fd_sc_hd__fill_2 + PLACED ( 40020 19040 ) N ;
- FILLER_3_81 sky130_fd_sc_hd__decap_12 + PLACED ( 42780 19040 ) N ;
- FILLER_3_93 sky130_fd_sc_hd__decap_12 + PLACED ( 48300 19040 ) N ;
- FILLER_3_105 sky130_fd_sc_hd__fill_1 + PLACED ( 53820 19040 ) N ;
- FILLER_3_119 sky130_fd_sc_hd__decap_3 + PLACED ( 60260 19040 ) N ;
- FILLER_3_123 sky130_fd_sc_hd__decap_12 + PLACED ( 62100 19040 ) N ;
- FILLER_3_135 sky130_fd_sc_hd__decap_12 + PLACED ( 67620 19040 ) N ;
- FILLER_3_147 sky130_fd_sc_hd__decap_8 + PLACED ( 73140 19040 ) N ;
- FILLER_3_155 sky130_fd_sc_hd__fill_2 + PLACED ( 76820 19040 ) N ;
- FILLER_4_3 sky130_fd_sc_hd__fill_2 + PLACED ( 6900 21760 ) FS ;
- FILLER_4_9 sky130_fd_sc_hd__fill_2 + PLACED ( 9660 21760 ) FS ;
- FILLER_4_27 sky130_fd_sc_hd__decap_4 + PLACED ( 17940 21760 ) FS ;
- FILLER_4_48 sky130_fd_sc_hd__decap_3 + PLACED ( 27600 21760 ) FS ;
- FILLER_4_67 sky130_fd_sc_hd__fill_2 + PLACED ( 36340 21760 ) FS ;
- FILLER_4_85 sky130_fd_sc_hd__fill_2 + PLACED ( 44620 21760 ) FS ;
- FILLER_4_90 sky130_fd_sc_hd__fill_2 + PLACED ( 46920 21760 ) FS ;
- FILLER_4_93 sky130_fd_sc_hd__decap_12 + PLACED ( 48300 21760 ) FS ;
- FILLER_4_108 sky130_fd_sc_hd__decap_12 + PLACED ( 55200 21760 ) FS ;
- FILLER_4_120 sky130_fd_sc_hd__decap_12 + PLACED ( 60720 21760 ) FS ;
- FILLER_4_132 sky130_fd_sc_hd__decap_8 + PLACED ( 66240 21760 ) FS ;
- FILLER_4_144 sky130_fd_sc_hd__decap_8 + PLACED ( 71760 21760 ) FS ;
- FILLER_4_152 sky130_fd_sc_hd__fill_1 + PLACED ( 75440 21760 ) FS ;
- FILLER_4_154 sky130_fd_sc_hd__decap_3 + PLACED ( 76360 21760 ) FS ;
- FILLER_5_3 sky130_fd_sc_hd__decap_4 + PLACED ( 6900 24480 ) N ;
- FILLER_5_11 sky130_fd_sc_hd__fill_2 + PLACED ( 10580 24480 ) N ;
- FILLER_5_22 sky130_fd_sc_hd__decap_6 + PLACED ( 15640 24480 ) N ;
- FILLER_5_37 sky130_fd_sc_hd__decap_6 + PLACED ( 22540 24480 ) N ;
- FILLER_5_59 sky130_fd_sc_hd__fill_2 + PLACED ( 32660 24480 ) N ;
- FILLER_5_71 sky130_fd_sc_hd__fill_2 + PLACED ( 38180 24480 ) N ;
- FILLER_5_82 sky130_fd_sc_hd__fill_2 + PLACED ( 43240 24480 ) N ;
- FILLER_5_88 sky130_fd_sc_hd__fill_2 + PLACED ( 46000 24480 ) N ;
- FILLER_5_94 sky130_fd_sc_hd__decap_4 + PLACED ( 48760 24480 ) N ;
- FILLER_5_98 sky130_fd_sc_hd__fill_1 + PLACED ( 50600 24480 ) N ;
- FILLER_5_102 sky130_fd_sc_hd__decap_12 + PLACED ( 52440 24480 ) N ;
- FILLER_5_114 sky130_fd_sc_hd__decap_8 + PLACED ( 57960 24480 ) N ;
- FILLER_5_123 sky130_fd_sc_hd__decap_6 + PLACED ( 62100 24480 ) N ;
- FILLER_5_133 sky130_fd_sc_hd__decap_6 + PLACED ( 66700 24480 ) N ;
- FILLER_5_143 sky130_fd_sc_hd__fill_2 + PLACED ( 71300 24480 ) N ;
- FILLER_5_149 sky130_fd_sc_hd__decap_8 + PLACED ( 74060 24480 ) N ;
- FILLER_6_3 sky130_fd_sc_hd__decap_4 + PLACED ( 6900 27200 ) FS ;
- FILLER_6_20 sky130_fd_sc_hd__fill_2 + PLACED ( 14720 27200 ) FS ;
- FILLER_6_26 sky130_fd_sc_hd__decap_4 + PLACED ( 17480 27200 ) FS ;
- FILLER_6_30 sky130_fd_sc_hd__fill_1 + PLACED ( 19320 27200 ) FS ;
- FILLER_6_35 sky130_fd_sc_hd__fill_2 + PLACED ( 21620 27200 ) FS ;
- FILLER_6_50 sky130_fd_sc_hd__decap_6 + PLACED ( 28520 27200 ) FS ;
- FILLER_6_69 sky130_fd_sc_hd__fill_2 + PLACED ( 37260 27200 ) FS ;
- FILLER_6_84 sky130_fd_sc_hd__fill_2 + PLACED ( 44160 27200 ) FS ;
- FILLER_6_90 sky130_fd_sc_hd__fill_2 + PLACED ( 46920 27200 ) FS ;
- FILLER_6_97 sky130_fd_sc_hd__fill_2 + PLACED ( 50140 27200 ) FS ;
- FILLER_6_103 sky130_fd_sc_hd__fill_2 + PLACED ( 52900 27200 ) FS ;
- FILLER_6_118 sky130_fd_sc_hd__decap_3 + PLACED ( 59800 27200 ) FS ;
- FILLER_6_124 sky130_fd_sc_hd__fill_2 + PLACED ( 62560 27200 ) FS ;
- FILLER_6_139 sky130_fd_sc_hd__fill_2 + PLACED ( 69460 27200 ) FS ;
- FILLER_6_145 sky130_fd_sc_hd__fill_2 + PLACED ( 72220 27200 ) FS ;
- FILLER_6_151 sky130_fd_sc_hd__fill_2 + PLACED ( 74980 27200 ) FS ;
- FILLER_6_154 sky130_fd_sc_hd__decap_3 + PLACED ( 76360 27200 ) FS ;
- FILLER_7_7 sky130_fd_sc_hd__fill_2 + PLACED ( 8740 29920 ) N ;
- FILLER_7_13 sky130_fd_sc_hd__fill_2 + PLACED ( 11500 29920 ) N ;
- FILLER_7_28 sky130_fd_sc_hd__decap_3 + PLACED ( 18400 29920 ) N ;
- FILLER_7_45 sky130_fd_sc_hd__fill_2 + PLACED ( 26220 29920 ) N ;
- FILLER_7_56 sky130_fd_sc_hd__decap_6 + PLACED ( 31280 29920 ) N ;
- FILLER_7_76 sky130_fd_sc_hd__fill_2 + PLACED ( 40480 29920 ) N ;
- FILLER_7_91 sky130_fd_sc_hd__fill_2 + PLACED ( 47380 29920 ) N ;
- FILLER_7_94 sky130_fd_sc_hd__decap_4 + PLACED ( 48760 29920 ) N ;
- FILLER_7_111 sky130_fd_sc_hd__fill_2 + PLACED ( 56580 29920 ) N ;
- FILLER_7_117 sky130_fd_sc_hd__decap_6 + PLACED ( 59340 29920 ) N ;
- FILLER_7_123 sky130_fd_sc_hd__fill_1 + PLACED ( 62100 29920 ) N ;
- FILLER_7_138 sky130_fd_sc_hd__fill_2 + PLACED ( 69000 29920 ) N ;
- FILLER_7_153 sky130_fd_sc_hd__fill_2 + PLACED ( 75900 29920 ) N ;
- FILLER_7_156 sky130_fd_sc_hd__fill_1 + PLACED ( 77280 29920 ) N ;
END COMPONENTS

PINS 60 ;
- IO_ISOL_N + NET IO_ISOL_N + DIRECTION INPUT + USE SIGNAL 
  + LAYER met3 ( -1200 -300 ) ( 1200 300 )
  + PLACED ( 1200 14620 ) N ;
- ccff_head + NET ccff_head + DIRECTION INPUT + USE SIGNAL 
  + LAYER met3 ( -1200 -300 ) ( 1200 300 )
  + PLACED ( 1200 6460 ) N ;
- ccff_tail + NET ccff_tail + DIRECTION OUTPUT + USE SIGNAL 
  + LAYER met3 ( -1200 -300 ) ( 1200 300 )
  + PLACED ( 1200 10540 ) N ;
- gfpga_pad_EMBEDDED_IO_HD_SOC_DIR[0] + NET gfpga_pad_EMBEDDED_IO_HD_SOC_DIR[0] + DIRECTION OUTPUT + USE SIGNAL 
  + LAYER met3 ( -1200 -300 ) ( 1200 300 )
  + PLACED ( 83800 2380 ) N ;
- gfpga_pad_EMBEDDED_IO_HD_SOC_DIR[1] + NET gfpga_pad_EMBEDDED_IO_HD_SOC_DIR[1] + DIRECTION OUTPUT + USE SIGNAL 
  + LAYER met2 ( -140 -1200 ) ( 140 1200 )
  + PLACED ( 68310 43800 ) N ;
- gfpga_pad_EMBEDDED_IO_HD_SOC_DIR[2] + NET gfpga_pad_EMBEDDED_IO_HD_SOC_DIR[2] + DIRECTION OUTPUT + USE SIGNAL 
  + LAYER met3 ( -1200 -300 ) ( 1200 300 )
  + PLACED ( 1200 18700 ) N ;
- gfpga_pad_EMBEDDED_IO_HD_SOC_DIR[3] + NET gfpga_pad_EMBEDDED_IO_HD_SOC_DIR[3] + DIRECTION OUTPUT + USE SIGNAL 
  + LAYER met3 ( -1200 -300 ) ( 1200 300 )
  + PLACED ( 1200 22780 ) N ;
- gfpga_pad_EMBEDDED_IO_HD_SOC_DIR[4] + NET gfpga_pad_EMBEDDED_IO_HD_SOC_DIR[4] + DIRECTION OUTPUT + USE SIGNAL 
  + LAYER met3 ( -1200 -300 ) ( 1200 300 )
  + PLACED ( 1200 26860 ) N ;
- gfpga_pad_EMBEDDED_IO_HD_SOC_DIR[5] + NET gfpga_pad_EMBEDDED_IO_HD_SOC_DIR[5] + DIRECTION OUTPUT + USE SIGNAL 
  + LAYER met2 ( -140 -1200 ) ( 140 1200 )
  + PLACED ( 71070 43800 ) N ;
- gfpga_pad_EMBEDDED_IO_HD_SOC_DIR[6] + NET gfpga_pad_EMBEDDED_IO_HD_SOC_DIR[6] + DIRECTION OUTPUT + USE SIGNAL 
  + LAYER met2 ( -140 -1200 ) ( 140 1200 )
  + PLACED ( 73370 43800 ) N ;
- gfpga_pad_EMBEDDED_IO_HD_SOC_DIR[7] + NET gfpga_pad_EMBEDDED_IO_HD_SOC_DIR[7] + DIRECTION OUTPUT + USE SIGNAL 
  + LAYER met2 ( -140 -1200 ) ( 140 1200 )
  + PLACED ( 10810 1200 ) N ;
- gfpga_pad_EMBEDDED_IO_HD_SOC_DIR[8] + NET gfpga_pad_EMBEDDED_IO_HD_SOC_DIR[8] + DIRECTION OUTPUT + USE SIGNAL 
  + LAYER met2 ( -140 -1200 ) ( 140 1200 )
  + PLACED ( 31970 1200 ) N ;
- gfpga_pad_EMBEDDED_IO_HD_SOC_IN[0] + NET gfpga_pad_EMBEDDED_IO_HD_SOC_IN[0] + DIRECTION INPUT + USE SIGNAL 
  + LAYER met3 ( -1200 -300 ) ( 1200 300 )
  + PLACED ( 83800 7140 ) N ;
- gfpga_pad_EMBEDDED_IO_HD_SOC_IN[1] + NET gfpga_pad_EMBEDDED_IO_HD_SOC_IN[1] + DIRECTION INPUT + USE SIGNAL 
  + LAYER met3 ( -1200 -300 ) ( 1200 300 )
  + PLACED ( 1200 30940 ) N ;
- gfpga_pad_EMBEDDED_IO_HD_SOC_IN[2] + NET gfpga_pad_EMBEDDED_IO_HD_SOC_IN[2] + DIRECTION INPUT + USE SIGNAL 
  + LAYER met3 ( -1200 -300 ) ( 1200 300 )
  + PLACED ( 83800 11900 ) N ;
- gfpga_pad_EMBEDDED_IO_HD_SOC_IN[3] + NET gfpga_pad_EMBEDDED_IO_HD_SOC_IN[3] + DIRECTION INPUT + USE SIGNAL 
  + LAYER met3 ( -1200 -300 ) ( 1200 300 )
  + PLACED ( 1200 35020 ) N ;
- gfpga_pad_EMBEDDED_IO_HD_SOC_IN[4] + NET gfpga_pad_EMBEDDED_IO_HD_SOC_IN[4] + DIRECTION INPUT + USE SIGNAL 
  + LAYER met2 ( -140 -1200 ) ( 140 1200 )
  + PLACED ( 76130 43800 ) N ;
- gfpga_pad_EMBEDDED_IO_HD_SOC_IN[5] + NET gfpga_pad_EMBEDDED_IO_HD_SOC_IN[5] + DIRECTION INPUT + USE SIGNAL 
  + LAYER met3 ( -1200 -300 ) ( 1200 300 )
  + PLACED ( 1200 39100 ) N ;
- gfpga_pad_EMBEDDED_IO_HD_SOC_IN[6] + NET gfpga_pad_EMBEDDED_IO_HD_SOC_IN[6] + DIRECTION INPUT + USE SIGNAL 
  + LAYER met2 ( -140 -1200 ) ( 140 1200 )
  + PLACED ( 78430 43800 ) N ;
- gfpga_pad_EMBEDDED_IO_HD_SOC_IN[7] + NET gfpga_pad_EMBEDDED_IO_HD_SOC_IN[7] + DIRECTION INPUT + USE SIGNAL 
  + LAYER met3 ( -1200 -300 ) ( 1200 300 )
  + PLACED ( 83800 17340 ) N ;
- gfpga_pad_EMBEDDED_IO_HD_SOC_IN[8] + NET gfpga_pad_EMBEDDED_IO_HD_SOC_IN[8] + DIRECTION INPUT + USE SIGNAL 
  + LAYER met2 ( -140 -1200 ) ( 140 1200 )
  + PLACED ( 81190 43800 ) N ;
- gfpga_pad_EMBEDDED_IO_HD_SOC_OUT[0] + NET gfpga_pad_EMBEDDED_IO_HD_SOC_OUT[0] + DIRECTION OUTPUT + USE SIGNAL 
  + LAYER met3 ( -1200 -300 ) ( 1200 300 )
  + PLACED ( 83800 22100 ) N ;
- gfpga_pad_EMBEDDED_IO_HD_SOC_OUT[1] + NET gfpga_pad_EMBEDDED_IO_HD_SOC_OUT[1] + DIRECTION OUTPUT + USE SIGNAL 
  + LAYER met2 ( -140 -1200 ) ( 140 1200 )
  + PLACED ( 83490 43800 ) N ;
- gfpga_pad_EMBEDDED_IO_HD_SOC_OUT[2] + NET gfpga_pad_EMBEDDED_IO_HD_SOC_OUT[2] + DIRECTION OUTPUT + USE SIGNAL 
  + LAYER met2 ( -140 -1200 ) ( 140 1200 )
  + PLACED ( 53130 1200 ) N ;
- gfpga_pad_EMBEDDED_IO_HD_SOC_OUT[3] + NET gfpga_pad_EMBEDDED_IO_HD_SOC_OUT[3] + DIRECTION OUTPUT + USE SIGNAL 
  + LAYER met3 ( -1200 -300 ) ( 1200 300 )
  + PLACED ( 83800 26860 ) N ;
- gfpga_pad_EMBEDDED_IO_HD_SOC_OUT[4] + NET gfpga_pad_EMBEDDED_IO_HD_SOC_OUT[4] + DIRECTION OUTPUT + USE SIGNAL 
  + LAYER met3 ( -1200 -300 ) ( 1200 300 )
  + PLACED ( 83800 32300 ) N ;
- gfpga_pad_EMBEDDED_IO_HD_SOC_OUT[5] + NET gfpga_pad_EMBEDDED_IO_HD_SOC_OUT[5] + DIRECTION OUTPUT + USE SIGNAL 
  + LAYER met2 ( -140 -1200 ) ( 140 1200 )
  + PLACED ( 74290 1200 ) N ;
- gfpga_pad_EMBEDDED_IO_HD_SOC_OUT[6] + NET gfpga_pad_EMBEDDED_IO_HD_SOC_OUT[6] + DIRECTION OUTPUT + USE SIGNAL 
  + LAYER met3 ( -1200 -300 ) ( 1200 300 )
  + PLACED ( 1200 43180 ) N ;
- gfpga_pad_EMBEDDED_IO_HD_SOC_OUT[7] + NET gfpga_pad_EMBEDDED_IO_HD_SOC_OUT[7] + DIRECTION OUTPUT + USE SIGNAL 
  + LAYER met3 ( -1200 -300 ) ( 1200 300 )
  + PLACED ( 83800 37060 ) N ;
- gfpga_pad_EMBEDDED_IO_HD_SOC_OUT[8] + NET gfpga_pad_EMBEDDED_IO_HD_SOC_OUT[8] + DIRECTION OUTPUT + USE SIGNAL 
  + LAYER met3 ( -1200 -300 ) ( 1200 300 )
  + PLACED ( 83800 41820 ) N ;
- prog_clk + NET prog_clk + DIRECTION INPUT + USE SIGNAL 
  + LAYER met3 ( -1200 -300 ) ( 1200 300 )
  + PLACED ( 1200 2380 ) N ;
- top_width_0_height_0__pin_0_ + NET top_width_0_height_0__pin_0_ + DIRECTION INPUT + USE SIGNAL 
  + LAYER met2 ( -140 -1200 ) ( 140 1200 )
  + PLACED ( 3450 43800 ) N ;
- top_width_0_height_0__pin_10_ + NET top_width_0_height_0__pin_10_ + DIRECTION INPUT + USE SIGNAL 
  + LAYER met2 ( -140 -1200 ) ( 140 1200 )
  + PLACED ( 38410 43800 ) N ;
- top_width_0_height_0__pin_11_lower + NET top_width_0_height_0__pin_11_lower + DIRECTION OUTPUT + USE SIGNAL 
  + LAYER met2 ( -140 -1200 ) ( 140 1200 )
  + PLACED ( 41170 43800 ) N ;
- top_width_0_height_0__pin_11_upper + NET top_width_0_height_0__pin_11_upper + DIRECTION OUTPUT + USE SIGNAL 
  + LAYER met2 ( -140 -1200 ) ( 140 1200 )
  + PLACED ( 43470 43800 ) N ;
- top_width_0_height_0__pin_12_ + NET top_width_0_height_0__pin_12_ + DIRECTION INPUT + USE SIGNAL 
  + LAYER met2 ( -140 -1200 ) ( 140 1200 )
  + PLACED ( 45770 43800 ) N ;
- top_width_0_height_0__pin_13_lower + NET top_width_0_height_0__pin_13_lower + DIRECTION OUTPUT + USE SIGNAL 
  + LAYER met2 ( -140 -1200 ) ( 140 1200 )
  + PLACED ( 48530 43800 ) N ;
- top_width_0_height_0__pin_13_upper + NET top_width_0_height_0__pin_13_upper + DIRECTION OUTPUT + USE SIGNAL 
  + LAYER met2 ( -140 -1200 ) ( 140 1200 )
  + PLACED ( 50830 43800 ) N ;
- top_width_0_height_0__pin_14_ + NET top_width_0_height_0__pin_14_ + DIRECTION INPUT + USE SIGNAL 
  + LAYER met2 ( -140 -1200 ) ( 140 1200 )
  + PLACED ( 53590 43800 ) N ;
- top_width_0_height_0__pin_15_lower + NET top_width_0_height_0__pin_15_lower + DIRECTION OUTPUT + USE SIGNAL 
  + LAYER met2 ( -140 -1200 ) ( 140 1200 )
  + PLACED ( 55890 43800 ) N ;
- top_width_0_height_0__pin_15_upper + NET top_width_0_height_0__pin_15_upper + DIRECTION OUTPUT + USE SIGNAL 
  + LAYER met2 ( -140 -1200 ) ( 140 1200 )
  + PLACED ( 58650 43800 ) N ;
- top_width_0_height_0__pin_16_ + NET top_width_0_height_0__pin_16_ + DIRECTION INPUT + USE SIGNAL 
  + LAYER met2 ( -140 -1200 ) ( 140 1200 )
  + PLACED ( 60950 43800 ) N ;
- top_width_0_height_0__pin_17_lower + NET top_width_0_height_0__pin_17_lower + DIRECTION OUTPUT + USE SIGNAL 
  + LAYER met2 ( -140 -1200 ) ( 140 1200 )
  + PLACED ( 63710 43800 ) N ;
- top_width_0_height_0__pin_17_upper + NET top_width_0_height_0__pin_17_upper + DIRECTION OUTPUT + USE SIGNAL 
  + LAYER met2 ( -140 -1200 ) ( 140 1200 )
  + PLACED ( 66010 43800 ) N ;
- top_width_0_height_0__pin_1_lower + NET top_width_0_height_0__pin_1_lower + DIRECTION OUTPUT + USE SIGNAL 
  + LAYER met2 ( -140 -1200 ) ( 140 1200 )
  + PLACED ( 5750 43800 ) N ;
- top_width_0_height_0__pin_1_upper + NET top_width_0_height_0__pin_1_upper + DIRECTION OUTPUT + USE SIGNAL 
  + LAYER met2 ( -140 -1200 ) ( 140 1200 )
  + PLACED ( 1150 43800 ) N ;
- top_width_0_height_0__pin_2_ + NET top_width_0_height_0__pin_2_ + DIRECTION INPUT + USE SIGNAL 
  + LAYER met2 ( -140 -1200 ) ( 140 1200 )
  + PLACED ( 8510 43800 ) N ;
- top_width_0_height_0__pin_3_lower + NET top_width_0_height_0__pin_3_lower + DIRECTION OUTPUT + USE SIGNAL 
  + LAYER met2 ( -140 -1200 ) ( 140 1200 )
  + PLACED ( 10810 43800 ) N ;
- top_width_0_height_0__pin_3_upper + NET top_width_0_height_0__pin_3_upper + DIRECTION OUTPUT + USE SIGNAL 
  + LAYER met2 ( -140 -1200 ) ( 140 1200 )
  + PLACED ( 13570 43800 ) N ;
- top_width_0_height_0__pin_4_ + NET top_width_0_height_0__pin_4_ + DIRECTION INPUT + USE SIGNAL 
  + LAYER met2 ( -140 -1200 ) ( 140 1200 )
  + PLACED ( 15870 43800 ) N ;
- top_width_0_height_0__pin_5_lower + NET top_width_0_height_0__pin_5_lower + DIRECTION OUTPUT + USE SIGNAL 
  + LAYER met2 ( -140 -1200 ) ( 140 1200 )
  + PLACED ( 18630 43800 ) N ;
- top_width_0_height_0__pin_5_upper + NET top_width_0_height_0__pin_5_upper + DIRECTION OUTPUT + USE SIGNAL 
  + LAYER met2 ( -140 -1200 ) ( 140 1200 )
  + PLACED ( 20930 43800 ) N ;
- top_width_0_height_0__pin_6_ + NET top_width_0_height_0__pin_6_ + DIRECTION INPUT + USE SIGNAL 
  + LAYER met2 ( -140 -1200 ) ( 140 1200 )
  + PLACED ( 23230 43800 ) N ;
- top_width_0_height_0__pin_7_lower + NET top_width_0_height_0__pin_7_lower + DIRECTION OUTPUT + USE SIGNAL 
  + LAYER met2 ( -140 -1200 ) ( 140 1200 )
  + PLACED ( 25990 43800 ) N ;
- top_width_0_height_0__pin_7_upper + NET top_width_0_height_0__pin_7_upper + DIRECTION OUTPUT + USE SIGNAL 
  + LAYER met2 ( -140 -1200 ) ( 140 1200 )
  + PLACED ( 28290 43800 ) N ;
- top_width_0_height_0__pin_8_ + NET top_width_0_height_0__pin_8_ + DIRECTION INPUT + USE SIGNAL 
  + LAYER met2 ( -140 -1200 ) ( 140 1200 )
  + PLACED ( 31050 43800 ) N ;
- top_width_0_height_0__pin_9_lower + NET top_width_0_height_0__pin_9_lower + DIRECTION OUTPUT + USE SIGNAL 
  + LAYER met2 ( -140 -1200 ) ( 140 1200 )
  + PLACED ( 33350 43800 ) N ;
- top_width_0_height_0__pin_9_upper + NET top_width_0_height_0__pin_9_upper + DIRECTION OUTPUT + USE SIGNAL 
  + LAYER met2 ( -140 -1200 ) ( 140 1200 )
  + PLACED ( 36110 43800 ) N ;
- VPWR + NET VPWR + DIRECTION INPUT + USE SIGNAL 
  + LAYER met4 ( -800 -11120 ) ( 800 11120 )
  + FIXED ( 17847 21760 ) N + SPECIAL ;
- VGND + NET VGND + DIRECTION INPUT + USE SIGNAL 
  + LAYER met4 ( -800 -11120 ) ( 800 11120 )
  + FIXED ( 30173 21760 ) N + SPECIAL ;
END PINS

SPECIALNETS 2 ;
- VPWR ( PIN VPWR ) 
  + ROUTED met3 0 + SHAPE STRIPE ( 67153 32640 ) via3_1600x480 
    NEW met2 0 + SHAPE STRIPE ( 67153 32640 ) via2_1600x480 
    NEW met1 0 + SHAPE STRIPE ( 67153 32640 ) via_1600x480 
    NEW met3 0 + SHAPE STRIPE ( 42500 32640 ) via3_1600x480 
    NEW met2 0 + SHAPE STRIPE ( 42500 32640 ) via2_1600x480 
    NEW met1 0 + SHAPE STRIPE ( 42500 32640 ) via_1600x480 
    NEW met3 0 + SHAPE STRIPE ( 17847 32640 ) via3_1600x480 
    NEW met2 0 + SHAPE STRIPE ( 17847 32640 ) via2_1600x480 
    NEW met1 0 + SHAPE STRIPE ( 17847 32640 ) via_1600x480 
    NEW met3 0 + SHAPE STRIPE ( 67153 27200 ) via3_1600x480 
    NEW met2 0 + SHAPE STRIPE ( 67153 27200 ) via2_1600x480 
    NEW met1 0 + SHAPE STRIPE ( 67153 27200 ) via_1600x480 
    NEW met3 0 + SHAPE STRIPE ( 42500 27200 ) via3_1600x480 
    NEW met2 0 + SHAPE STRIPE ( 42500 27200 ) via2_1600x480 
    NEW met1 0 + SHAPE STRIPE ( 42500 27200 ) via_1600x480 
    NEW met3 0 + SHAPE STRIPE ( 17847 27200 ) via3_1600x480 
    NEW met2 0 + SHAPE STRIPE ( 17847 27200 ) via2_1600x480 
    NEW met1 0 + SHAPE STRIPE ( 17847 27200 ) via_1600x480 
    NEW met3 0 + SHAPE STRIPE ( 67153 21760 ) via3_1600x480 
    NEW met2 0 + SHAPE STRIPE ( 67153 21760 ) via2_1600x480 
    NEW met1 0 + SHAPE STRIPE ( 67153 21760 ) via_1600x480 
    NEW met3 0 + SHAPE STRIPE ( 42500 21760 ) via3_1600x480 
    NEW met2 0 + SHAPE STRIPE ( 42500 21760 ) via2_1600x480 
    NEW met1 0 + SHAPE STRIPE ( 42500 21760 ) via_1600x480 
    NEW met3 0 + SHAPE STRIPE ( 17847 21760 ) via3_1600x480 
    NEW met2 0 + SHAPE STRIPE ( 17847 21760 ) via2_1600x480 
    NEW met1 0 + SHAPE STRIPE ( 17847 21760 ) via_1600x480 
    NEW met3 0 + SHAPE STRIPE ( 67153 16320 ) via3_1600x480 
    NEW met2 0 + SHAPE STRIPE ( 67153 16320 ) via2_1600x480 
    NEW met1 0 + SHAPE STRIPE ( 67153 16320 ) via_1600x480 
    NEW met3 0 + SHAPE STRIPE ( 42500 16320 ) via3_1600x480 
    NEW met2 0 + SHAPE STRIPE ( 42500 16320 ) via2_1600x480 
    NEW met1 0 + SHAPE STRIPE ( 42500 16320 ) via_1600x480 
    NEW met3 0 + SHAPE STRIPE ( 17847 16320 ) via3_1600x480 
    NEW met2 0 + SHAPE STRIPE ( 17847 16320 ) via2_1600x480 
    NEW met1 0 + SHAPE STRIPE ( 17847 16320 ) via_1600x480 
    NEW met3 0 + SHAPE STRIPE ( 67153 10880 ) via3_1600x480 
    NEW met2 0 + SHAPE STRIPE ( 67153 10880 ) via2_1600x480 
    NEW met1 0 + SHAPE STRIPE ( 67153 10880 ) via_1600x480 
    NEW met3 0 + SHAPE STRIPE ( 42500 10880 ) via3_1600x480 
    NEW met2 0 + SHAPE STRIPE ( 42500 10880 ) via2_1600x480 
    NEW met1 0 + SHAPE STRIPE ( 42500 10880 ) via_1600x480 
    NEW met3 0 + SHAPE STRIPE ( 17847 10880 ) via3_1600x480 
    NEW met2 0 + SHAPE STRIPE ( 17847 10880 ) via2_1600x480 
    NEW met1 0 + SHAPE STRIPE ( 17847 10880 ) via_1600x480 
    NEW met4 1600 + SHAPE STRIPE ( 67153 10640 ) ( 67153 32880 ) 
    NEW met4 1600 + SHAPE STRIPE ( 42500 10640 ) ( 42500 32880 ) 
    NEW met4 1600 + SHAPE STRIPE ( 17847 10640 ) ( 17847 32880 ) 
    NEW met1 480 + SHAPE FOLLOWPIN ( 5520 32640 ) ( 79120 32640 ) 
    NEW met1 480 + SHAPE FOLLOWPIN ( 5520 27200 ) ( 79120 27200 ) 
    NEW met1 480 + SHAPE FOLLOWPIN ( 5520 21760 ) ( 79120 21760 ) 
    NEW met1 480 + SHAPE FOLLOWPIN ( 5520 16320 ) ( 79120 16320 ) 
    NEW met1 480 + SHAPE FOLLOWPIN ( 5520 10880 ) ( 79120 10880 ) 
  + USE POWER ;
- VGND ( PIN VGND ) 
  + ROUTED met3 0 + SHAPE STRIPE ( 54826 29920 ) via3_1600x480 
    NEW met2 0 + SHAPE STRIPE ( 54826 29920 ) via2_1600x480 
    NEW met1 0 + SHAPE STRIPE ( 54826 29920 ) via_1600x480 
    NEW met3 0 + SHAPE STRIPE ( 30173 29920 ) via3_1600x480 
    NEW met2 0 + SHAPE STRIPE ( 30173 29920 ) via2_1600x480 
    NEW met1 0 + SHAPE STRIPE ( 30173 29920 ) via_1600x480 
    NEW met3 0 + SHAPE STRIPE ( 54826 24480 ) via3_1600x480 
    NEW met2 0 + SHAPE STRIPE ( 54826 24480 ) via2_1600x480 
    NEW met1 0 + SHAPE STRIPE ( 54826 24480 ) via_1600x480 
    NEW met3 0 + SHAPE STRIPE ( 30173 24480 ) via3_1600x480 
    NEW met2 0 + SHAPE STRIPE ( 30173 24480 ) via2_1600x480 
    NEW met1 0 + SHAPE STRIPE ( 30173 24480 ) via_1600x480 
    NEW met3 0 + SHAPE STRIPE ( 54826 19040 ) via3_1600x480 
    NEW met2 0 + SHAPE STRIPE ( 54826 19040 ) via2_1600x480 
    NEW met1 0 + SHAPE STRIPE ( 54826 19040 ) via_1600x480 
    NEW met3 0 + SHAPE STRIPE ( 30173 19040 ) via3_1600x480 
    NEW met2 0 + SHAPE STRIPE ( 30173 19040 ) via2_1600x480 
    NEW met1 0 + SHAPE STRIPE ( 30173 19040 ) via_1600x480 
    NEW met3 0 + SHAPE STRIPE ( 54826 13600 ) via3_1600x480 
    NEW met2 0 + SHAPE STRIPE ( 54826 13600 ) via2_1600x480 
    NEW met1 0 + SHAPE STRIPE ( 54826 13600 ) via_1600x480 
    NEW met3 0 + SHAPE STRIPE ( 30173 13600 ) via3_1600x480 
    NEW met2 0 + SHAPE STRIPE ( 30173 13600 ) via2_1600x480 
    NEW met1 0 + SHAPE STRIPE ( 30173 13600 ) via_1600x480 
    NEW met4 1600 + SHAPE STRIPE ( 54826 10640 ) ( 54826 32880 ) 
    NEW met4 1600 + SHAPE STRIPE ( 30173 10640 ) ( 30173 32880 ) 
    NEW met1 480 + SHAPE FOLLOWPIN ( 5520 29920 ) ( 79120 29920 ) 
    NEW met1 480 + SHAPE FOLLOWPIN ( 5520 24480 ) ( 79120 24480 ) 
    NEW met1 480 + SHAPE FOLLOWPIN ( 5520 19040 ) ( 79120 19040 ) 
    NEW met1 480 + SHAPE FOLLOWPIN ( 5520 13600 ) ( 79120 13600 ) 
  + USE GROUND ;
END SPECIALNETS

NETS 93 ;
- IO_ISOL_N ( PIN IO_ISOL_N ) ( logical_tile_io_mode_io__8.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.ISOL_EN_GATE B_N ) ( logical_tile_io_mode_io__7.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.ISOL_EN_GATE B_N ) ( logical_tile_io_mode_io__6.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.ISOL_EN_GATE B_N ) 
( logical_tile_io_mode_io__5.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.ISOL_EN_GATE B_N ) ( logical_tile_io_mode_io__4.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.ISOL_EN_GATE B_N ) ( logical_tile_io_mode_io__3.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.ISOL_EN_GATE B_N ) ( logical_tile_io_mode_io__2.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.ISOL_EN_GATE B_N ) ( logical_tile_io_mode_io__1.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.ISOL_EN_GATE B_N ) 
( logical_tile_io_mode_io__0.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.ISOL_EN_GATE B_N ) 
  + ROUTED met2 ( 9430 14620 ) ( 9430 20230 )
    NEW met3 ( 2300 14620 0 ) ( 9430 14620 )
    NEW met1 ( 9430 26350 ) ( 11730 26350 )
    NEW met2 ( 9430 20230 ) ( 9430 26350 )
    NEW met2 ( 18630 14620 ) ( 18630 14790 )
    NEW met3 ( 9430 14620 ) ( 18630 14620 )
    NEW met1 ( 11730 26350 ) ( 18630 26350 )
    NEW met1 ( 25530 31110 ) ( 27370 31110 )
    NEW met2 ( 25530 26350 ) ( 25530 31110 )
    NEW met1 ( 18630 26350 ) ( 25530 26350 )
    NEW met2 ( 34270 14790 ) ( 34270 21250 )
    NEW met1 ( 25990 21250 ) ( 34270 21250 )
    NEW met2 ( 25990 21250 ) ( 25990 26180 )
    NEW met2 ( 25530 26180 ) ( 25990 26180 )
    NEW met2 ( 25530 26180 ) ( 25530 26350 )
    NEW met2 ( 34270 21250 ) ( 34270 25670 )
    NEW met1 ( 34270 25670 ) ( 34270 26010 )
    NEW met2 ( 34270 12410 ) ( 34270 14790 )
    NEW met1 ( 34270 12410 ) ( 34730 12410 )
    NEW met1 ( 34270 26010 ) ( 39330 26010 )
    NEW li1 ( 9430 20230 ) L1M1_PR_MR
    NEW met1 ( 9430 20230 ) M1M2_PR
    NEW met2 ( 9430 14620 ) via2_FR
    NEW li1 ( 11730 26350 ) L1M1_PR_MR
    NEW met1 ( 9430 26350 ) M1M2_PR
    NEW li1 ( 18630 14790 ) L1M1_PR_MR
    NEW met1 ( 18630 14790 ) M1M2_PR
    NEW met2 ( 18630 14620 ) via2_FR
    NEW li1 ( 18630 26350 ) L1M1_PR_MR
    NEW li1 ( 27370 31110 ) L1M1_PR_MR
    NEW met1 ( 25530 31110 ) M1M2_PR
    NEW met1 ( 25530 26350 ) M1M2_PR
    NEW li1 ( 34270 14790 ) L1M1_PR_MR
    NEW met1 ( 34270 14790 ) M1M2_PR
    NEW met1 ( 34270 21250 ) M1M2_PR
    NEW met1 ( 25990 21250 ) M1M2_PR
    NEW li1 ( 34270 25670 ) L1M1_PR_MR
    NEW met1 ( 34270 25670 ) M1M2_PR
    NEW met1 ( 34270 12410 ) M1M2_PR
    NEW li1 ( 39330 26010 ) L1M1_PR_MR
    NEW li1 ( 34730 12410 ) L1M1_PR_MR
    NEW met1 ( 9430 20230 ) RECT ( -355 -70 0 70 )
    NEW met1 ( 18630 14790 ) RECT ( -355 -70 0 70 )
    NEW met1 ( 34270 14790 ) RECT ( -355 -70 0 70 )
    NEW met1 ( 34270 25670 ) RECT ( -355 -70 0 70 )
+ USE SIGNAL ;
- ccff_head ( PIN ccff_head ) ( logical_tile_io_mode_io__0.ltile_phy_iopad_0.EMBEDDED_IO_HD_sky130_fd_sc_hd__dfxtp_1_mem.sky130_fd_sc_hd__dfxtp_1_0_ D ) 
  + ROUTED met3 ( 2300 6460 0 ) ( 7130 6460 )
    NEW met2 ( 7130 6460 ) ( 7130 12410 )
    NEW met1 ( 7130 12410 ) ( 9790 12410 )
    NEW met2 ( 7130 6460 ) via2_FR
    NEW met1 ( 7130 12410 ) M1M2_PR
    NEW li1 ( 9790 12410 ) L1M1_PR_MR
+ USE SIGNAL ;
- ccff_tail ( PIN ccff_tail ) ( logical_tile_io_mode_io__8.ltile_phy_iopad_0.EMBEDDED_IO_HD_sky130_fd_sc_hd__dfxtp_1_mem.sky130_fd_sc_hd__dfxtp_1_0_ Q ) ( logical_tile_io_mode_io__8.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.ISOL_EN_GATE A ) 
  + ROUTED met3 ( 2300 10540 0 ) ( 16330 10540 )
    NEW met2 ( 16330 10370 ) ( 16330 10540 )
    NEW met1 ( 35650 12410 ) ( 36570 12410 )
    NEW met2 ( 35650 12410 ) ( 35650 16830 )
    NEW met2 ( 35650 10370 ) ( 35650 12410 )
    NEW met1 ( 16330 10370 ) ( 35650 10370 )
    NEW met2 ( 16330 10540 ) via2_FR
    NEW met1 ( 16330 10370 ) M1M2_PR
    NEW li1 ( 36570 12410 ) L1M1_PR_MR
    NEW met1 ( 35650 12410 ) M1M2_PR
    NEW li1 ( 35650 16830 ) L1M1_PR_MR
    NEW met1 ( 35650 16830 ) M1M2_PR
    NEW met1 ( 35650 10370 ) M1M2_PR
    NEW met1 ( 35650 16830 ) RECT ( -355 -70 0 70 )
+ USE SIGNAL ;
- gfpga_pad_EMBEDDED_IO_HD_SOC_DIR[0] ( PIN gfpga_pad_EMBEDDED_IO_HD_SOC_DIR[0] ) ( _09_ X ) 
  + ROUTED met3 ( 63710 2380 ) ( 83260 2380 0 )
    NEW met2 ( 63710 2380 ) ( 63710 6630 )
    NEW met1 ( 54970 6630 ) ( 63710 6630 )
    NEW met2 ( 54970 6630 ) ( 54970 11390 )
    NEW met1 ( 40710 11390 ) ( 54970 11390 )
    NEW met2 ( 63710 2380 ) via2_FR
    NEW met1 ( 63710 6630 ) M1M2_PR
    NEW met1 ( 54970 6630 ) M1M2_PR
    NEW met1 ( 54970 11390 ) M1M2_PR
    NEW li1 ( 40710 11390 ) L1M1_PR_MR
+ USE SIGNAL ;
- gfpga_pad_EMBEDDED_IO_HD_SOC_DIR[1] ( PIN gfpga_pad_EMBEDDED_IO_HD_SOC_DIR[1] ) ( _08_ X ) 
  + ROUTED met1 ( 18170 12750 ) ( 18170 13090 )
    NEW met1 ( 34730 12750 ) ( 34730 13090 )
    NEW met1 ( 34730 13090 ) ( 65550 13090 )
    NEW met2 ( 65550 13090 ) ( 65550 33490 )
    NEW met1 ( 65550 33490 ) ( 67850 33490 )
    NEW met1 ( 18170 12750 ) ( 34730 12750 )
    NEW met2 ( 67850 39100 ) ( 68310 39100 )
    NEW met2 ( 68310 39100 ) ( 68310 43180 0 )
    NEW met2 ( 67850 33490 ) ( 67850 39100 )
    NEW li1 ( 18170 13090 ) L1M1_PR_MR
    NEW met1 ( 65550 13090 ) M1M2_PR
    NEW met1 ( 65550 33490 ) M1M2_PR
    NEW met1 ( 67850 33490 ) M1M2_PR
+ USE SIGNAL ;
- gfpga_pad_EMBEDDED_IO_HD_SOC_DIR[2] ( PIN gfpga_pad_EMBEDDED_IO_HD_SOC_DIR[2] ) ( _07_ X ) 
  + ROUTED met1 ( 15870 15810 ) ( 16330 15810 )
    NEW met2 ( 15870 15810 ) ( 15870 18700 )
    NEW met3 ( 2300 18700 0 ) ( 15870 18700 )
    NEW li1 ( 16330 15810 ) L1M1_PR_MR
    NEW met1 ( 15870 15810 ) M1M2_PR
    NEW met2 ( 15870 18700 ) via2_FR
+ USE SIGNAL ;
- gfpga_pad_EMBEDDED_IO_HD_SOC_DIR[3] ( PIN gfpga_pad_EMBEDDED_IO_HD_SOC_DIR[3] ) ( _06_ X ) 
  + ROUTED met3 ( 2300 22780 0 ) ( 8970 22780 )
    NEW met2 ( 8970 22610 ) ( 8970 22780 )
    NEW met2 ( 8970 22780 ) via2_FR
    NEW li1 ( 8970 22610 ) L1M1_PR_MR
    NEW met1 ( 8970 22610 ) M1M2_PR
    NEW met1 ( 8970 22610 ) RECT ( -355 -70 0 70 )
+ USE SIGNAL ;
- gfpga_pad_EMBEDDED_IO_HD_SOC_DIR[4] ( PIN gfpga_pad_EMBEDDED_IO_HD_SOC_DIR[4] ) ( _05_ X ) 
  + ROUTED met3 ( 2300 26860 0 ) ( 14030 26860 )
    NEW met2 ( 14030 26860 ) ( 14030 27710 )
    NEW met1 ( 14030 27710 ) ( 16790 27710 )
    NEW met2 ( 14030 26860 ) via2_FR
    NEW met1 ( 14030 27710 ) M1M2_PR
    NEW li1 ( 16790 27710 ) L1M1_PR_MR
+ USE SIGNAL ;
- gfpga_pad_EMBEDDED_IO_HD_SOC_DIR[5] ( PIN gfpga_pad_EMBEDDED_IO_HD_SOC_DIR[5] ) ( _04_ X ) 
  + ROUTED met1 ( 71070 29410 ) ( 71530 29410 )
    NEW met2 ( 71070 29410 ) ( 71070 43180 0 )
    NEW li1 ( 71530 29410 ) L1M1_PR_MR
    NEW met1 ( 71070 29410 ) M1M2_PR
+ USE SIGNAL ;
- gfpga_pad_EMBEDDED_IO_HD_SOC_DIR[6] ( PIN gfpga_pad_EMBEDDED_IO_HD_SOC_DIR[6] ) ( _03_ X ) 
  + ROUTED met1 ( 73370 29410 ) ( 74290 29410 )
    NEW met2 ( 73370 29410 ) ( 73370 43180 0 )
    NEW li1 ( 74290 29410 ) L1M1_PR_MR
    NEW met1 ( 73370 29410 ) M1M2_PR
+ USE SIGNAL ;
- gfpga_pad_EMBEDDED_IO_HD_SOC_DIR[7] ( PIN gfpga_pad_EMBEDDED_IO_HD_SOC_DIR[7] ) ( _02_ X ) 
  + ROUTED met2 ( 10810 2380 0 ) ( 10810 14110 )
    NEW met1 ( 10810 14110 ) ( 13570 14110 )
    NEW met1 ( 10810 14110 ) M1M2_PR
    NEW li1 ( 13570 14110 ) L1M1_PR_MR
+ USE SIGNAL ;
- gfpga_pad_EMBEDDED_IO_HD_SOC_DIR[8] ( PIN gfpga_pad_EMBEDDED_IO_HD_SOC_DIR[8] ) ( _01_ X ) 
  + ROUTED met2 ( 31970 2380 0 ) ( 31970 11390 )
    NEW met1 ( 31970 11390 ) ( 32430 11390 )
    NEW met1 ( 31970 11390 ) M1M2_PR
    NEW li1 ( 32430 11390 ) L1M1_PR_MR
+ USE SIGNAL ;
- gfpga_pad_EMBEDDED_IO_HD_SOC_IN[0] ( PIN gfpga_pad_EMBEDDED_IO_HD_SOC_IN[0] ) ( logical_tile_io_mode_io__0.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.IN_PROTECT_GATE A ) 
  + ROUTED met2 ( 62790 7140 ) ( 62790 15130 )
    NEW met3 ( 62790 7140 ) ( 83260 7140 0 )
    NEW met1 ( 26450 15130 ) ( 62790 15130 )
    NEW li1 ( 26450 15130 ) L1M1_PR_MR
    NEW met1 ( 62790 15130 ) M1M2_PR
    NEW met2 ( 62790 7140 ) via2_FR
+ USE SIGNAL ;
- gfpga_pad_EMBEDDED_IO_HD_SOC_IN[1] ( PIN gfpga_pad_EMBEDDED_IO_HD_SOC_IN[1] ) ( logical_tile_io_mode_io__1.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.IN_PROTECT_GATE A ) 
  + ROUTED met2 ( 9430 29070 ) ( 9430 30940 )
    NEW met3 ( 2300 30940 0 ) ( 9430 30940 )
    NEW li1 ( 9430 29070 ) L1M1_PR_MR
    NEW met1 ( 9430 29070 ) M1M2_PR
    NEW met2 ( 9430 30940 ) via2_FR
    NEW met1 ( 9430 29070 ) RECT ( -355 -70 0 70 )
+ USE SIGNAL ;
- gfpga_pad_EMBEDDED_IO_HD_SOC_IN[2] ( PIN gfpga_pad_EMBEDDED_IO_HD_SOC_IN[2] ) ( logical_tile_io_mode_io__2.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.IN_PROTECT_GATE A ) 
  + ROUTED met2 ( 20930 15810 ) ( 20930 17510 )
    NEW met2 ( 62330 11900 ) ( 62330 15810 )
    NEW met3 ( 62330 11900 ) ( 83260 11900 0 )
    NEW met1 ( 20930 15810 ) ( 62330 15810 )
    NEW met1 ( 20930 15810 ) M1M2_PR
    NEW li1 ( 20930 17510 ) L1M1_PR_MR
    NEW met1 ( 20930 17510 ) M1M2_PR
    NEW met1 ( 62330 15810 ) M1M2_PR
    NEW met2 ( 62330 11900 ) via2_FR
    NEW met1 ( 20930 17510 ) RECT ( -355 -70 0 70 )
+ USE SIGNAL ;
- gfpga_pad_EMBEDDED_IO_HD_SOC_IN[3] ( PIN gfpga_pad_EMBEDDED_IO_HD_SOC_IN[3] ) ( logical_tile_io_mode_io__3.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.IN_PROTECT_GATE A ) 
  + ROUTED met3 ( 2300 35020 0 ) ( 20930 35020 )
    NEW met2 ( 20930 31450 ) ( 20930 35020 )
    NEW li1 ( 20930 31450 ) L1M1_PR_MR
    NEW met1 ( 20930 31450 ) M1M2_PR
    NEW met2 ( 20930 35020 ) via2_FR
    NEW met1 ( 20930 31450 ) RECT ( -355 -70 0 70 )
+ USE SIGNAL ;
- gfpga_pad_EMBEDDED_IO_HD_SOC_IN[4] ( PIN gfpga_pad_EMBEDDED_IO_HD_SOC_IN[4] ) ( logical_tile_io_mode_io__4.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.IN_PROTECT_GATE A ) 
  + ROUTED met1 ( 57730 31790 ) ( 76130 31790 )
    NEW met1 ( 57730 31790 ) ( 57730 32130 )
    NEW met1 ( 35190 32130 ) ( 57730 32130 )
    NEW met1 ( 35190 31450 ) ( 35190 32130 )
    NEW met2 ( 76130 31790 ) ( 76130 43180 0 )
    NEW met1 ( 76130 31790 ) M1M2_PR
    NEW li1 ( 35190 31450 ) L1M1_PR_MR
+ USE SIGNAL ;
- gfpga_pad_EMBEDDED_IO_HD_SOC_IN[5] ( PIN gfpga_pad_EMBEDDED_IO_HD_SOC_IN[5] ) ( logical_tile_io_mode_io__5.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.IN_PROTECT_GATE A ) 
  + ROUTED met3 ( 2300 39100 0 ) ( 15410 39100 )
    NEW met2 ( 15410 34510 ) ( 15410 39100 )
    NEW met1 ( 15410 34510 ) ( 38870 34510 )
    NEW met2 ( 38870 29070 ) ( 38870 34510 )
    NEW met2 ( 15410 39100 ) via2_FR
    NEW met1 ( 15410 34510 ) M1M2_PR
    NEW li1 ( 38870 29070 ) L1M1_PR_MR
    NEW met1 ( 38870 29070 ) M1M2_PR
    NEW met1 ( 38870 34510 ) M1M2_PR
    NEW met1 ( 38870 29070 ) RECT ( -355 -70 0 70 )
+ USE SIGNAL ;
- gfpga_pad_EMBEDDED_IO_HD_SOC_IN[6] ( PIN gfpga_pad_EMBEDDED_IO_HD_SOC_IN[6] ) ( logical_tile_io_mode_io__6.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.IN_PROTECT_GATE A ) 
  + ROUTED met1 ( 51290 30430 ) ( 78430 30430 )
    NEW met1 ( 51290 30430 ) ( 51290 30770 )
    NEW met2 ( 78430 30430 ) ( 78430 43180 0 )
    NEW met1 ( 78430 30430 ) M1M2_PR
    NEW li1 ( 51290 30770 ) L1M1_PR_MR
+ USE SIGNAL ;
- gfpga_pad_EMBEDDED_IO_HD_SOC_IN[7] ( PIN gfpga_pad_EMBEDDED_IO_HD_SOC_IN[7] ) ( logical_tile_io_mode_io__7.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.IN_PROTECT_GATE A ) 
  + ROUTED met1 ( 54970 20570 ) ( 62330 20570 )
    NEW met2 ( 62330 17340 ) ( 62330 20570 )
    NEW met3 ( 62330 17340 ) ( 83260 17340 0 )
    NEW li1 ( 54970 20570 ) L1M1_PR_MR
    NEW met1 ( 62330 20570 ) M1M2_PR
    NEW met2 ( 62330 17340 ) via2_FR
+ USE SIGNAL ;
- gfpga_pad_EMBEDDED_IO_HD_SOC_IN[8] ( PIN gfpga_pad_EMBEDDED_IO_HD_SOC_IN[8] ) ( logical_tile_io_mode_io__8.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.IN_PROTECT_GATE A ) 
  + ROUTED met1 ( 70610 31450 ) ( 81190 31450 )
    NEW met2 ( 81190 31450 ) ( 81190 43180 0 )
    NEW met1 ( 81190 31450 ) M1M2_PR
    NEW li1 ( 70610 31450 ) L1M1_PR_MR
+ USE SIGNAL ;
- gfpga_pad_EMBEDDED_IO_HD_SOC_OUT[0] ( PIN gfpga_pad_EMBEDDED_IO_HD_SOC_OUT[0] ) ( _18_ X ) 
  + ROUTED met1 ( 42090 19550 ) ( 68770 19550 )
    NEW met2 ( 68770 19550 ) ( 68770 22100 )
    NEW met3 ( 68770 22100 ) ( 83260 22100 0 )
    NEW li1 ( 42090 19550 ) L1M1_PR_MR
    NEW met1 ( 68770 19550 ) M1M2_PR
    NEW met2 ( 68770 22100 ) via2_FR
+ USE SIGNAL ;
- gfpga_pad_EMBEDDED_IO_HD_SOC_OUT[1] ( PIN gfpga_pad_EMBEDDED_IO_HD_SOC_OUT[1] ) ( _17_ X ) 
  + ROUTED met2 ( 23690 20910 ) ( 23690 23970 )
    NEW met1 ( 12650 23970 ) ( 23690 23970 )
    NEW met2 ( 12650 23970 ) ( 12650 30430 )
    NEW met1 ( 10810 30430 ) ( 12650 30430 )
    NEW met1 ( 23690 20910 ) ( 83490 20910 )
    NEW met2 ( 83490 20910 ) ( 83490 43180 0 )
    NEW met1 ( 23690 20910 ) M1M2_PR
    NEW met1 ( 23690 23970 ) M1M2_PR
    NEW met1 ( 12650 23970 ) M1M2_PR
    NEW met1 ( 12650 30430 ) M1M2_PR
    NEW li1 ( 10810 30430 ) L1M1_PR_MR
    NEW met1 ( 83490 20910 ) M1M2_PR
+ USE SIGNAL ;
- gfpga_pad_EMBEDDED_IO_HD_SOC_OUT[2] ( PIN gfpga_pad_EMBEDDED_IO_HD_SOC_OUT[2] ) ( _16_ X ) 
  + ROUTED met2 ( 53130 2380 0 ) ( 53130 14110 )
    NEW met1 ( 49910 14110 ) ( 53130 14110 )
    NEW met1 ( 53130 14110 ) M1M2_PR
    NEW li1 ( 49910 14110 ) L1M1_PR_MR
+ USE SIGNAL ;
- gfpga_pad_EMBEDDED_IO_HD_SOC_OUT[3] ( PIN gfpga_pad_EMBEDDED_IO_HD_SOC_OUT[3] ) ( _15_ X ) 
  + ROUTED met2 ( 41630 18530 ) ( 41630 19550 )
    NEW met1 ( 41630 18530 ) ( 62790 18530 )
    NEW met2 ( 62790 18530 ) ( 62790 26180 )
    NEW met3 ( 62790 26180 ) ( 68540 26180 )
    NEW met3 ( 68540 26180 ) ( 68540 26860 )
    NEW met3 ( 68540 26860 ) ( 83260 26860 0 )
    NEW met1 ( 30590 19550 ) ( 41630 19550 )
    NEW li1 ( 30590 19550 ) L1M1_PR_MR
    NEW met1 ( 41630 19550 ) M1M2_PR
    NEW met1 ( 41630 18530 ) M1M2_PR
    NEW met1 ( 62790 18530 ) M1M2_PR
    NEW met2 ( 62790 26180 ) via2_FR
+ USE SIGNAL ;
- gfpga_pad_EMBEDDED_IO_HD_SOC_OUT[4] ( PIN gfpga_pad_EMBEDDED_IO_HD_SOC_OUT[4] ) ( _14_ X ) 
  + ROUTED met1 ( 45310 24990 ) ( 62330 24990 )
    NEW met2 ( 62330 24990 ) ( 62330 31620 )
    NEW met3 ( 62330 31620 ) ( 68540 31620 )
    NEW met3 ( 68540 31620 ) ( 68540 32300 )
    NEW met3 ( 68540 32300 ) ( 83260 32300 0 )
    NEW li1 ( 45310 24990 ) L1M1_PR_MR
    NEW met1 ( 62330 24990 ) M1M2_PR
    NEW met2 ( 62330 31620 ) via2_FR
+ USE SIGNAL ;
- gfpga_pad_EMBEDDED_IO_HD_SOC_OUT[5] ( PIN gfpga_pad_EMBEDDED_IO_HD_SOC_OUT[5] ) ( _13_ X ) 
  + ROUTED met2 ( 74290 2380 0 ) ( 74290 22270 )
    NEW met1 ( 71070 22270 ) ( 74290 22270 )
    NEW met1 ( 74290 22270 ) M1M2_PR
    NEW li1 ( 71070 22270 ) L1M1_PR_MR
+ USE SIGNAL ;
- gfpga_pad_EMBEDDED_IO_HD_SOC_OUT[6] ( PIN gfpga_pad_EMBEDDED_IO_HD_SOC_OUT[6] ) ( _12_ X ) 
  + ROUTED met3 ( 2300 43180 0 ) ( 17250 43180 )
    NEW met2 ( 17250 35530 ) ( 17250 43180 )
    NEW met1 ( 44850 29410 ) ( 46230 29410 )
    NEW met1 ( 17250 35530 ) ( 44850 35530 )
    NEW met2 ( 44850 29410 ) ( 44850 35530 )
    NEW met2 ( 17250 43180 ) via2_FR
    NEW met1 ( 17250 35530 ) M1M2_PR
    NEW li1 ( 46230 29410 ) L1M1_PR_MR
    NEW met1 ( 44850 29410 ) M1M2_PR
    NEW met1 ( 44850 35530 ) M1M2_PR
+ USE SIGNAL ;
- gfpga_pad_EMBEDDED_IO_HD_SOC_OUT[7] ( PIN gfpga_pad_EMBEDDED_IO_HD_SOC_OUT[7] ) ( _11_ X ) 
  + ROUTED met1 ( 68770 26350 ) ( 73370 26350 )
    NEW met3 ( 68770 37060 ) ( 83260 37060 0 )
    NEW met2 ( 68770 26350 ) ( 68770 37060 )
    NEW li1 ( 73370 26350 ) L1M1_PR_MR
    NEW met1 ( 68770 26350 ) M1M2_PR
    NEW met2 ( 68770 37060 ) via2_FR
+ USE SIGNAL ;
- gfpga_pad_EMBEDDED_IO_HD_SOC_OUT[8] ( PIN gfpga_pad_EMBEDDED_IO_HD_SOC_OUT[8] ) ( _10_ X ) 
  + ROUTED met1 ( 68310 26690 ) ( 70610 26690 )
    NEW met2 ( 68310 38420 ) ( 68770 38420 )
    NEW met2 ( 68770 38420 ) ( 68770 41820 )
    NEW met3 ( 68770 41820 ) ( 83260 41820 0 )
    NEW met2 ( 68310 26690 ) ( 68310 38420 )
    NEW li1 ( 70610 26690 ) L1M1_PR_MR
    NEW met1 ( 68310 26690 ) M1M2_PR
    NEW met2 ( 68770 41820 ) via2_FR
+ USE SIGNAL ;
- prog_clk ( PIN prog_clk ) ( logical_tile_io_mode_io__8.ltile_phy_iopad_0.EMBEDDED_IO_HD_sky130_fd_sc_hd__dfxtp_1_mem.sky130_fd_sc_hd__dfxtp_1_0_ CLK ) ( logical_tile_io_mode_io__7.ltile_phy_iopad_0.EMBEDDED_IO_HD_sky130_fd_sc_hd__dfxtp_1_mem.sky130_fd_sc_hd__dfxtp_1_0_ CLK ) ( logical_tile_io_mode_io__6.ltile_phy_iopad_0.EMBEDDED_IO_HD_sky130_fd_sc_hd__dfxtp_1_mem.sky130_fd_sc_hd__dfxtp_1_0_ CLK ) 
( logical_tile_io_mode_io__5.ltile_phy_iopad_0.EMBEDDED_IO_HD_sky130_fd_sc_hd__dfxtp_1_mem.sky130_fd_sc_hd__dfxtp_1_0_ CLK ) ( logical_tile_io_mode_io__4.ltile_phy_iopad_0.EMBEDDED_IO_HD_sky130_fd_sc_hd__dfxtp_1_mem.sky130_fd_sc_hd__dfxtp_1_0_ CLK ) ( logical_tile_io_mode_io__3.ltile_phy_iopad_0.EMBEDDED_IO_HD_sky130_fd_sc_hd__dfxtp_1_mem.sky130_fd_sc_hd__dfxtp_1_0_ CLK ) ( logical_tile_io_mode_io__2.ltile_phy_iopad_0.EMBEDDED_IO_HD_sky130_fd_sc_hd__dfxtp_1_mem.sky130_fd_sc_hd__dfxtp_1_0_ CLK ) ( logical_tile_io_mode_io__1.ltile_phy_iopad_0.EMBEDDED_IO_HD_sky130_fd_sc_hd__dfxtp_1_mem.sky130_fd_sc_hd__dfxtp_1_0_ CLK ) 
( logical_tile_io_mode_io__0.ltile_phy_iopad_0.EMBEDDED_IO_HD_sky130_fd_sc_hd__dfxtp_1_mem.sky130_fd_sc_hd__dfxtp_1_0_ CLK ) 
  + ROUTED met2 ( 8510 2380 ) ( 8510 12070 )
    NEW met3 ( 2300 2380 0 ) ( 8510 2380 )
    NEW met1 ( 8510 17510 ) ( 9430 17510 )
    NEW met2 ( 8510 12070 ) ( 8510 17510 )
    NEW met1 ( 8510 22950 ) ( 10810 22950 )
    NEW met2 ( 8510 17510 ) ( 8510 22950 )
    NEW met1 ( 8510 20570 ) ( 14490 20570 )
    NEW met1 ( 20470 22610 ) ( 20470 22950 )
    NEW met1 ( 15410 22610 ) ( 20470 22610 )
    NEW met1 ( 15410 22270 ) ( 15410 22610 )
    NEW met1 ( 10810 22270 ) ( 15410 22270 )
    NEW met1 ( 10810 22270 ) ( 10810 22950 )
    NEW met1 ( 29210 22610 ) ( 29210 22950 )
    NEW met1 ( 27830 22610 ) ( 29210 22610 )
    NEW met1 ( 27830 22270 ) ( 27830 22610 )
    NEW met1 ( 20470 22270 ) ( 27830 22270 )
    NEW met1 ( 20470 22270 ) ( 20470 22610 )
    NEW met2 ( 28750 17850 ) ( 28750 22610 )
    NEW met2 ( 25530 22270 ) ( 25530 25670 )
    NEW met1 ( 34270 22950 ) ( 34270 23290 )
    NEW met1 ( 29210 23290 ) ( 34270 23290 )
    NEW met1 ( 29210 22950 ) ( 29210 23290 )
    NEW met1 ( 34270 22950 ) ( 37490 22950 )
    NEW li1 ( 8510 12070 ) L1M1_PR_MR
    NEW met1 ( 8510 12070 ) M1M2_PR
    NEW met2 ( 8510 2380 ) via2_FR
    NEW li1 ( 9430 17510 ) L1M1_PR_MR
    NEW met1 ( 8510 17510 ) M1M2_PR
    NEW li1 ( 10810 22950 ) L1M1_PR_MR
    NEW met1 ( 8510 22950 ) M1M2_PR
    NEW li1 ( 14490 20570 ) L1M1_PR_MR
    NEW met1 ( 8510 20570 ) M1M2_PR
    NEW li1 ( 20470 22950 ) L1M1_PR_MR
    NEW li1 ( 29210 22950 ) L1M1_PR_MR
    NEW li1 ( 28750 17850 ) L1M1_PR_MR
    NEW met1 ( 28750 17850 ) M1M2_PR
    NEW met1 ( 28750 22610 ) M1M2_PR
    NEW li1 ( 25530 25670 ) L1M1_PR_MR
    NEW met1 ( 25530 25670 ) M1M2_PR
    NEW met1 ( 25530 22270 ) M1M2_PR
    NEW li1 ( 37490 22950 ) L1M1_PR_MR
    NEW met1 ( 8510 12070 ) RECT ( -355 -70 0 70 )
    NEW met2 ( 8510 20570 ) RECT ( -70 -485 70 0 )
    NEW met1 ( 28750 17850 ) RECT ( -355 -70 0 70 )
    NEW met1 ( 28750 22610 ) RECT ( -595 -70 0 70 )
    NEW met1 ( 25530 25670 ) RECT ( -355 -70 0 70 )
    NEW met1 ( 25530 22270 ) RECT ( -595 -70 0 70 )
+ USE SIGNAL ;
- top_width_0_height_0__pin_0_ ( PIN top_width_0_height_0__pin_0_ ) ( logical_tile_io_mode_io__0.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.OUT_PROTECT_GATE A ) 
  + ROUTED met1 ( 3450 26010 ) ( 23690 26010 )
    NEW met1 ( 23690 25330 ) ( 23690 26010 )
    NEW met2 ( 3450 26010 ) ( 3450 43180 0 )
    NEW met2 ( 34730 20570 ) ( 34730 25330 )
    NEW met1 ( 23690 25330 ) ( 34730 25330 )
    NEW met1 ( 3450 26010 ) M1M2_PR
    NEW met1 ( 34730 25330 ) M1M2_PR
    NEW li1 ( 34730 20570 ) L1M1_PR_MR
    NEW met1 ( 34730 20570 ) M1M2_PR
    NEW met1 ( 34730 20570 ) RECT ( 0 -70 355 70 )
+ USE SIGNAL ;
- top_width_0_height_0__pin_10_ ( PIN top_width_0_height_0__pin_10_ ) ( logical_tile_io_mode_io__5.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.OUT_PROTECT_GATE A ) 
  + ROUTED met2 ( 64170 26350 ) ( 64170 28390 )
    NEW met1 ( 51290 26350 ) ( 64170 26350 )
    NEW met1 ( 51290 26350 ) ( 51290 26690 )
    NEW met1 ( 38410 26690 ) ( 51290 26690 )
    NEW met2 ( 38410 26690 ) ( 38410 43180 0 )
    NEW li1 ( 64170 28390 ) L1M1_PR_MR
    NEW met1 ( 64170 28390 ) M1M2_PR
    NEW met1 ( 64170 26350 ) M1M2_PR
    NEW met1 ( 38410 26690 ) M1M2_PR
    NEW met1 ( 64170 28390 ) RECT ( -355 -70 0 70 )
+ USE SIGNAL ;
- top_width_0_height_0__pin_11_lower ( PIN top_width_0_height_0__pin_11_lower ) ( logical_tile_io_mode_io__5.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.IN_PROTECT_GATE Z ) ( _19_ A ) 
  + ROUTED met1 ( 43930 28050 ) ( 43930 28390 )
    NEW met1 ( 41630 28050 ) ( 43930 28050 )
    NEW met2 ( 41630 28050 ) ( 41630 30260 )
    NEW met2 ( 41170 30260 ) ( 41630 30260 )
    NEW met1 ( 48530 28390 ) ( 48530 28730 )
    NEW met1 ( 43930 28390 ) ( 48530 28390 )
    NEW met2 ( 41170 30260 ) ( 41170 43180 0 )
    NEW li1 ( 43930 28390 ) L1M1_PR_MR
    NEW met1 ( 41630 28050 ) M1M2_PR
    NEW li1 ( 48530 28730 ) L1M1_PR_MR
+ USE SIGNAL ;
- top_width_0_height_0__pin_11_upper ( PIN top_width_0_height_0__pin_11_upper ) ( _19_ X ) 
  + ROUTED met1 ( 49450 29070 ) ( 49450 29410 )
    NEW met1 ( 43470 29070 ) ( 49450 29070 )
    NEW met2 ( 43470 29070 ) ( 43470 43180 0 )
    NEW li1 ( 49450 29410 ) L1M1_PR_MR
    NEW met1 ( 43470 29070 ) M1M2_PR
+ USE SIGNAL ;
- top_width_0_height_0__pin_12_ ( PIN top_width_0_height_0__pin_12_ ) ( logical_tile_io_mode_io__6.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.OUT_PROTECT_GATE A ) 
  + ROUTED met1 ( 42090 31790 ) ( 45770 31790 )
    NEW met1 ( 42090 31450 ) ( 42090 31790 )
    NEW met2 ( 45770 31790 ) ( 45770 43180 0 )
    NEW met1 ( 45770 31790 ) M1M2_PR
    NEW li1 ( 42090 31450 ) L1M1_PR_MR
+ USE SIGNAL ;
- top_width_0_height_0__pin_13_lower ( PIN top_width_0_height_0__pin_13_lower ) ( logical_tile_io_mode_io__6.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.IN_PROTECT_GATE Z ) ( _20_ A ) 
  + ROUTED met1 ( 48530 31450 ) ( 52670 31450 )
    NEW met2 ( 51290 28730 ) ( 51290 31450 )
    NEW met2 ( 48530 31450 ) ( 48530 43180 0 )
    NEW li1 ( 52670 31450 ) L1M1_PR_MR
    NEW met1 ( 48530 31450 ) M1M2_PR
    NEW li1 ( 51290 28730 ) L1M1_PR_MR
    NEW met1 ( 51290 28730 ) M1M2_PR
    NEW met1 ( 51290 31450 ) M1M2_PR
    NEW met1 ( 51290 28730 ) RECT ( -355 -70 0 70 )
    NEW met1 ( 51290 31450 ) RECT ( -595 -70 0 70 )
+ USE SIGNAL ;
- top_width_0_height_0__pin_13_upper ( PIN top_width_0_height_0__pin_13_upper ) ( _20_ X ) 
  + ROUTED met1 ( 50830 29410 ) ( 52210 29410 )
    NEW met2 ( 50830 29410 ) ( 50830 43180 0 )
    NEW li1 ( 52210 29410 ) L1M1_PR_MR
    NEW met1 ( 50830 29410 ) M1M2_PR
+ USE SIGNAL ;
- top_width_0_height_0__pin_14_ ( PIN top_width_0_height_0__pin_14_ ) ( logical_tile_io_mode_io__7.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.OUT_PROTECT_GATE A ) 
  + ROUTED met1 ( 53590 29070 ) ( 54510 29070 )
    NEW met2 ( 53590 29070 ) ( 53590 43180 0 )
    NEW li1 ( 54510 29070 ) L1M1_PR_MR
    NEW met1 ( 53590 29070 ) M1M2_PR
+ USE SIGNAL ;
- top_width_0_height_0__pin_15_lower ( PIN top_width_0_height_0__pin_15_lower ) ( logical_tile_io_mode_io__7.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.IN_PROTECT_GATE Z ) ( _21_ A ) 
  + ROUTED met1 ( 57730 31110 ) ( 60030 31110 )
    NEW met2 ( 60030 19890 ) ( 60030 31110 )
    NEW met1 ( 55890 31110 ) ( 57730 31110 )
    NEW met2 ( 55890 31110 ) ( 55890 43180 0 )
    NEW li1 ( 57730 31110 ) L1M1_PR_MR
    NEW met1 ( 60030 31110 ) M1M2_PR
    NEW li1 ( 60030 19890 ) L1M1_PR_MR
    NEW met1 ( 60030 19890 ) M1M2_PR
    NEW met1 ( 55890 31110 ) M1M2_PR
    NEW met1 ( 60030 19890 ) RECT ( -355 -70 0 70 )
+ USE SIGNAL ;
- top_width_0_height_0__pin_15_upper ( PIN top_width_0_height_0__pin_15_upper ) ( _21_ X ) 
  + ROUTED met2 ( 58650 32130 ) ( 58650 43180 0 )
    NEW li1 ( 58650 32130 ) L1M1_PR_MR
    NEW met1 ( 58650 32130 ) M1M2_PR
    NEW met1 ( 58650 32130 ) RECT ( -355 -70 0 70 )
+ USE SIGNAL ;
- top_width_0_height_0__pin_16_ ( PIN top_width_0_height_0__pin_16_ ) ( logical_tile_io_mode_io__8.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.OUT_PROTECT_GATE A ) 
  + ROUTED met1 ( 60950 31450 ) ( 63710 31450 )
    NEW met2 ( 60950 31450 ) ( 60950 43180 0 )
    NEW li1 ( 63710 31450 ) L1M1_PR_MR
    NEW met1 ( 60950 31450 ) M1M2_PR
+ USE SIGNAL ;
- top_width_0_height_0__pin_17_lower ( PIN top_width_0_height_0__pin_17_lower ) ( logical_tile_io_mode_io__8.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.IN_PROTECT_GATE Z ) ( _22_ A ) 
  + ROUTED met1 ( 63710 25670 ) ( 65090 25670 )
    NEW met2 ( 75670 26010 ) ( 75670 30770 )
    NEW met1 ( 65090 26010 ) ( 75670 26010 )
    NEW met1 ( 65090 25670 ) ( 65090 26010 )
    NEW met2 ( 63710 25670 ) ( 63710 43180 0 )
    NEW li1 ( 65090 25670 ) L1M1_PR_MR
    NEW met1 ( 63710 25670 ) M1M2_PR
    NEW li1 ( 75670 30770 ) L1M1_PR_MR
    NEW met1 ( 75670 30770 ) M1M2_PR
    NEW met1 ( 75670 26010 ) M1M2_PR
    NEW met1 ( 75670 30770 ) RECT ( -355 -70 0 70 )
+ USE SIGNAL ;
- top_width_0_height_0__pin_17_upper ( PIN top_width_0_height_0__pin_17_upper ) ( _22_ X ) 
  + ROUTED met2 ( 66010 26690 ) ( 66010 43180 0 )
    NEW li1 ( 66010 26690 ) L1M1_PR_MR
    NEW met1 ( 66010 26690 ) M1M2_PR
    NEW met1 ( 66010 26690 ) RECT ( -355 -70 0 70 )
+ USE SIGNAL ;
- top_width_0_height_0__pin_1_lower ( PIN top_width_0_height_0__pin_1_lower ) ( logical_tile_io_mode_io__0.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.IN_PROTECT_GATE Z ) ( _23_ A ) 
  + ROUTED met1 ( 7130 31110 ) ( 7130 31790 )
    NEW met1 ( 7130 31790 ) ( 13110 31790 )
    NEW met2 ( 13110 26180 ) ( 13110 31790 )
    NEW met2 ( 13110 26180 ) ( 13570 26180 )
    NEW met2 ( 13570 15130 ) ( 13570 26180 )
    NEW met1 ( 13570 15130 ) ( 20930 15130 )
    NEW met1 ( 20930 14110 ) ( 20930 15130 )
    NEW met1 ( 20930 14110 ) ( 31510 14110 )
    NEW met1 ( 31510 14110 ) ( 31510 14450 )
    NEW met1 ( 5750 31790 ) ( 7130 31790 )
    NEW met2 ( 5750 31790 ) ( 5750 43180 0 )
    NEW li1 ( 7130 31110 ) L1M1_PR_MR
    NEW met1 ( 13110 31790 ) M1M2_PR
    NEW met1 ( 13570 15130 ) M1M2_PR
    NEW li1 ( 31510 14450 ) L1M1_PR_MR
    NEW met1 ( 5750 31790 ) M1M2_PR
+ USE SIGNAL ;
- top_width_0_height_0__pin_1_upper ( PIN top_width_0_height_0__pin_1_upper ) ( _23_ X ) 
  + ROUTED met1 ( 1150 32130 ) ( 8050 32130 )
    NEW met2 ( 1150 32130 ) ( 1150 43180 0 )
    NEW li1 ( 8050 32130 ) L1M1_PR_MR
    NEW met1 ( 1150 32130 ) M1M2_PR
+ USE SIGNAL ;
- top_width_0_height_0__pin_2_ ( PIN top_width_0_height_0__pin_2_ ) ( logical_tile_io_mode_io__1.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.OUT_PROTECT_GATE A ) 
  + ROUTED met1 ( 8510 30770 ) ( 13110 30770 )
    NEW met2 ( 8510 30770 ) ( 8510 43180 0 )
    NEW li1 ( 13110 30770 ) L1M1_PR_MR
    NEW met1 ( 8510 30770 ) M1M2_PR
+ USE SIGNAL ;
- top_width_0_height_0__pin_3_lower ( PIN top_width_0_height_0__pin_3_lower ) ( logical_tile_io_mode_io__1.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.IN_PROTECT_GATE Z ) ( _24_ A ) 
  + ROUTED met1 ( 8970 25670 ) ( 10810 25670 )
    NEW met2 ( 10810 25670 ) ( 10810 28390 )
    NEW met2 ( 10810 28390 ) ( 10810 43180 0 )
    NEW li1 ( 10810 28390 ) L1M1_PR_MR
    NEW met1 ( 10810 28390 ) M1M2_PR
    NEW li1 ( 8970 25670 ) L1M1_PR_MR
    NEW met1 ( 10810 25670 ) M1M2_PR
    NEW met1 ( 10810 28390 ) RECT ( -355 -70 0 70 )
+ USE SIGNAL ;
- top_width_0_height_0__pin_3_upper ( PIN top_width_0_height_0__pin_3_upper ) ( _24_ X ) 
  + ROUTED met1 ( 9890 26690 ) ( 13570 26690 )
    NEW met2 ( 13570 26690 ) ( 13570 43180 0 )
    NEW li1 ( 9890 26690 ) L1M1_PR_MR
    NEW met1 ( 13570 26690 ) M1M2_PR
+ USE SIGNAL ;
- top_width_0_height_0__pin_4_ ( PIN top_width_0_height_0__pin_4_ ) ( logical_tile_io_mode_io__2.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.OUT_PROTECT_GATE A ) 
  + ROUTED met1 ( 23230 20570 ) ( 23230 20910 )
    NEW met1 ( 20470 20910 ) ( 23230 20910 )
    NEW met1 ( 20470 20910 ) ( 20470 21250 )
    NEW met1 ( 15410 21250 ) ( 20470 21250 )
    NEW met2 ( 15410 21250 ) ( 15410 22780 )
    NEW met2 ( 15410 22780 ) ( 15870 22780 )
    NEW met2 ( 15870 22780 ) ( 15870 43180 0 )
    NEW li1 ( 23230 20570 ) L1M1_PR_MR
    NEW met1 ( 15410 21250 ) M1M2_PR
+ USE SIGNAL ;
- top_width_0_height_0__pin_5_lower ( PIN top_width_0_height_0__pin_5_lower ) ( logical_tile_io_mode_io__2.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.IN_PROTECT_GATE Z ) ( _25_ A ) 
  + ROUTED met1 ( 22310 17170 ) ( 22310 17510 )
    NEW met1 ( 19090 17170 ) ( 22310 17170 )
    NEW met1 ( 19090 17170 ) ( 19090 17510 )
    NEW met2 ( 19090 17510 ) ( 19090 33660 )
    NEW met2 ( 18630 33660 ) ( 19090 33660 )
    NEW met2 ( 20470 12410 ) ( 20470 17170 )
    NEW met2 ( 18630 33660 ) ( 18630 43180 0 )
    NEW li1 ( 22310 17510 ) L1M1_PR_MR
    NEW met1 ( 19090 17510 ) M1M2_PR
    NEW li1 ( 20470 12410 ) L1M1_PR_MR
    NEW met1 ( 20470 12410 ) M1M2_PR
    NEW met1 ( 20470 17170 ) M1M2_PR
    NEW met1 ( 20470 12410 ) RECT ( -355 -70 0 70 )
    NEW met1 ( 20470 17170 ) RECT ( -595 -70 0 70 )
+ USE SIGNAL ;
- top_width_0_height_0__pin_5_upper ( PIN top_width_0_height_0__pin_5_upper ) ( _25_ X ) 
  + ROUTED met1 ( 21390 13090 ) ( 21850 13090 )
    NEW met2 ( 20930 39100 ) ( 21850 39100 )
    NEW met2 ( 20930 39100 ) ( 20930 43180 0 )
    NEW met2 ( 21850 13090 ) ( 21850 39100 )
    NEW li1 ( 21390 13090 ) L1M1_PR_MR
    NEW met1 ( 21850 13090 ) M1M2_PR
+ USE SIGNAL ;
- top_width_0_height_0__pin_6_ ( PIN top_width_0_height_0__pin_6_ ) ( logical_tile_io_mode_io__3.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.OUT_PROTECT_GATE A ) 
  + ROUTED met2 ( 23230 29070 ) ( 23230 43180 0 )
    NEW li1 ( 23230 29070 ) L1M1_PR_MR
    NEW met1 ( 23230 29070 ) M1M2_PR
    NEW met1 ( 23230 29070 ) RECT ( -355 -70 0 70 )
+ USE SIGNAL ;
- top_width_0_height_0__pin_7_lower ( PIN top_width_0_height_0__pin_7_lower ) ( logical_tile_io_mode_io__3.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.IN_PROTECT_GATE Z ) ( _26_ A ) 
  + ROUTED met1 ( 25990 30770 ) ( 26910 30770 )
    NEW met2 ( 26910 26690 ) ( 26910 30770 )
    NEW met1 ( 26910 26690 ) ( 30130 26690 )
    NEW met1 ( 30130 26350 ) ( 30130 26690 )
    NEW met2 ( 25990 30770 ) ( 25990 43180 0 )
    NEW li1 ( 46230 25670 ) ( 46230 26350 )
    NEW met1 ( 46230 25670 ) ( 47150 25670 )
    NEW met1 ( 30130 26350 ) ( 46230 26350 )
    NEW li1 ( 25990 30770 ) L1M1_PR_MR
    NEW met1 ( 26910 30770 ) M1M2_PR
    NEW met1 ( 26910 26690 ) M1M2_PR
    NEW met1 ( 25990 30770 ) M1M2_PR
    NEW li1 ( 46230 26350 ) L1M1_PR_MR
    NEW li1 ( 46230 25670 ) L1M1_PR_MR
    NEW li1 ( 47150 25670 ) L1M1_PR_MR
    NEW met1 ( 25990 30770 ) RECT ( -595 -70 0 70 )
+ USE SIGNAL ;
- top_width_0_height_0__pin_7_upper ( PIN top_width_0_height_0__pin_7_upper ) ( _26_ X ) 
  + ROUTED met2 ( 28290 22270 ) ( 28290 43180 0 )
    NEW met2 ( 35190 22270 ) ( 35190 25330 )
    NEW met1 ( 35190 25330 ) ( 46690 25330 )
    NEW li1 ( 46690 25330 ) ( 46690 26350 )
    NEW met1 ( 46690 26350 ) ( 48070 26350 )
    NEW met1 ( 28290 22270 ) ( 35190 22270 )
    NEW met1 ( 28290 22270 ) M1M2_PR
    NEW met1 ( 35190 22270 ) M1M2_PR
    NEW met1 ( 35190 25330 ) M1M2_PR
    NEW li1 ( 46690 25330 ) L1M1_PR_MR
    NEW li1 ( 46690 26350 ) L1M1_PR_MR
    NEW li1 ( 48070 26350 ) L1M1_PR_MR
+ USE SIGNAL ;
- top_width_0_height_0__pin_8_ ( PIN top_width_0_height_0__pin_8_ ) ( logical_tile_io_mode_io__4.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.OUT_PROTECT_GATE A ) 
  + ROUTED met1 ( 31970 29070 ) ( 31970 29410 )
    NEW met1 ( 31510 29410 ) ( 31970 29410 )
    NEW met2 ( 31510 29410 ) ( 31510 30430 )
    NEW met2 ( 31050 30430 ) ( 31510 30430 )
    NEW met2 ( 31050 30430 ) ( 31050 43180 0 )
    NEW li1 ( 31970 29070 ) L1M1_PR_MR
    NEW met1 ( 31510 29410 ) M1M2_PR
+ USE SIGNAL ;
- top_width_0_height_0__pin_9_lower ( PIN top_width_0_height_0__pin_9_lower ) ( logical_tile_io_mode_io__4.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.IN_PROTECT_GATE Z ) ( _00_ A ) 
  + ROUTED met2 ( 33350 31620 ) ( 33350 43180 0 )
    NEW met2 ( 37030 17850 ) ( 37030 31450 )
    NEW met2 ( 35190 30430 ) ( 35190 31620 )
    NEW met1 ( 35190 30430 ) ( 37030 30430 )
    NEW met2 ( 33350 31620 ) ( 35190 31620 )
    NEW li1 ( 37030 31450 ) L1M1_PR_MR
    NEW met1 ( 37030 31450 ) M1M2_PR
    NEW li1 ( 37030 17850 ) L1M1_PR_MR
    NEW met1 ( 37030 17850 ) M1M2_PR
    NEW met1 ( 35190 30430 ) M1M2_PR
    NEW met1 ( 37030 30430 ) M1M2_PR
    NEW met1 ( 37030 31450 ) RECT ( -355 -70 0 70 )
    NEW met1 ( 37030 17850 ) RECT ( -355 -70 0 70 )
    NEW met2 ( 37030 30430 ) RECT ( -70 -485 70 0 )
+ USE SIGNAL ;
- top_width_0_height_0__pin_9_upper ( PIN top_width_0_height_0__pin_9_upper ) ( _00_ X ) 
  + ROUTED met1 ( 35650 18530 ) ( 37950 18530 )
    NEW met2 ( 35650 39100 ) ( 36110 39100 )
    NEW met2 ( 36110 39100 ) ( 36110 43180 0 )
    NEW met2 ( 35650 18530 ) ( 35650 39100 )
    NEW li1 ( 37950 18530 ) L1M1_PR_MR
    NEW met1 ( 35650 18530 ) M1M2_PR
+ USE SIGNAL ;
- logical_tile_io_mode_io__0.ccff_tail ( logical_tile_io_mode_io__1.ltile_phy_iopad_0.EMBEDDED_IO_HD_sky130_fd_sc_hd__dfxtp_1_mem.sky130_fd_sc_hd__dfxtp_1_0_ D ) ( logical_tile_io_mode_io__0.ltile_phy_iopad_0.EMBEDDED_IO_HD_sky130_fd_sc_hd__dfxtp_1_mem.sky130_fd_sc_hd__dfxtp_1_0_ Q ) ( logical_tile_io_mode_io__0.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.ISOL_EN_GATE A ) 
  + ROUTED met2 ( 15410 13090 ) ( 15410 18190 )
    NEW met1 ( 10765 18190 ) ( 15410 18190 )
    NEW met1 ( 20470 14450 ) ( 20470 14790 )
    NEW met1 ( 15410 14450 ) ( 20470 14450 )
    NEW met1 ( 15410 14110 ) ( 15410 14450 )
    NEW li1 ( 15410 13090 ) L1M1_PR_MR
    NEW met1 ( 15410 13090 ) M1M2_PR
    NEW met1 ( 15410 18190 ) M1M2_PR
    NEW li1 ( 10765 18190 ) L1M1_PR_MR
    NEW li1 ( 20470 14790 ) L1M1_PR_MR
    NEW met1 ( 15410 14110 ) M1M2_PR
    NEW met1 ( 15410 13090 ) RECT ( -355 -70 0 70 )
    NEW met2 ( 15410 14110 ) RECT ( -70 -485 70 0 )
+ USE SIGNAL ;
- logical_tile_io_mode_io__0.gfpga_pad_EMBEDDED_IO_HD_SOC_DIR ( logical_tile_io_mode_io__0.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.OUT_PROTECT_GATE TE_B ) ( logical_tile_io_mode_io__0.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.ISOL_EN_GATE X ) ( logical_tile_io_mode_io__0.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.INV_SOC_DIR A ) ( _09_ A ) 
  + ROUTED met1 ( 22310 12410 ) ( 26625 12410 )
    NEW met2 ( 22310 12410 ) ( 22310 14450 )
    NEW met1 ( 32890 11390 ) ( 32890 11730 )
    NEW met1 ( 31050 11730 ) ( 32890 11730 )
    NEW met1 ( 31050 11730 ) ( 31050 12410 )
    NEW met1 ( 26625 12410 ) ( 31050 12410 )
    NEW met2 ( 35190 11390 ) ( 35190 19890 )
    NEW met1 ( 39790 12410 ) ( 39790 12750 )
    NEW met1 ( 35190 12750 ) ( 39790 12750 )
    NEW met1 ( 32890 11390 ) ( 35190 11390 )
    NEW li1 ( 26625 12410 ) L1M1_PR_MR
    NEW met1 ( 22310 12410 ) M1M2_PR
    NEW li1 ( 22310 14450 ) L1M1_PR_MR
    NEW met1 ( 22310 14450 ) M1M2_PR
    NEW met1 ( 35190 11390 ) M1M2_PR
    NEW li1 ( 35190 19890 ) L1M1_PR_MR
    NEW met1 ( 35190 19890 ) M1M2_PR
    NEW li1 ( 39790 12410 ) L1M1_PR_MR
    NEW met1 ( 35190 12750 ) M1M2_PR
    NEW met1 ( 22310 14450 ) RECT ( -355 -70 0 70 )
    NEW met1 ( 35190 19890 ) RECT ( -355 -70 0 70 )
    NEW met2 ( 35190 12750 ) RECT ( -70 -485 70 0 )
+ USE SIGNAL ;
- logical_tile_io_mode_io__0.gfpga_pad_EMBEDDED_IO_HD_SOC_OUT ( logical_tile_io_mode_io__0.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.OUT_PROTECT_GATE Z ) ( _18_ A ) 
  + ROUTED met1 ( 39790 20230 ) ( 41170 20230 )
    NEW met1 ( 39790 20230 ) ( 39790 20570 )
    NEW li1 ( 41170 20230 ) L1M1_PR_MR
    NEW li1 ( 39790 20570 ) L1M1_PR_MR
+ USE SIGNAL ;
- logical_tile_io_mode_io__0.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.SOC_DIR_N ( logical_tile_io_mode_io__0.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.IN_PROTECT_GATE TE_B ) ( logical_tile_io_mode_io__0.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.INV_SOC_DIR Y ) 
  + ROUTED met1 ( 26910 13090 ) ( 27140 13090 )
    NEW met2 ( 26910 13090 ) ( 26910 14450 )
    NEW li1 ( 27140 13090 ) L1M1_PR_MR
    NEW met1 ( 26910 13090 ) M1M2_PR
    NEW li1 ( 26910 14450 ) L1M1_PR_MR
    NEW met1 ( 26910 14450 ) M1M2_PR
    NEW met1 ( 26910 14450 ) RECT ( 0 -70 355 70 )
+ USE SIGNAL ;
- logical_tile_io_mode_io__1.ccff_tail ( logical_tile_io_mode_io__2.ltile_phy_iopad_0.EMBEDDED_IO_HD_sky130_fd_sc_hd__dfxtp_1_mem.sky130_fd_sc_hd__dfxtp_1_0_ D ) ( logical_tile_io_mode_io__1.ltile_phy_iopad_0.EMBEDDED_IO_HD_sky130_fd_sc_hd__dfxtp_1_mem.sky130_fd_sc_hd__dfxtp_1_0_ Q ) ( logical_tile_io_mode_io__1.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.ISOL_EN_GATE A ) 
  + ROUTED met1 ( 12145 23290 ) ( 16330 23290 )
    NEW met2 ( 16330 18530 ) ( 16330 23290 )
    NEW met1 ( 13570 25670 ) ( 14030 25670 )
    NEW met2 ( 14030 23290 ) ( 14030 25670 )
    NEW li1 ( 12145 23290 ) L1M1_PR_MR
    NEW met1 ( 16330 23290 ) M1M2_PR
    NEW li1 ( 16330 18530 ) L1M1_PR_MR
    NEW met1 ( 16330 18530 ) M1M2_PR
    NEW li1 ( 13570 25670 ) L1M1_PR_MR
    NEW met1 ( 14030 25670 ) M1M2_PR
    NEW met1 ( 14030 23290 ) M1M2_PR
    NEW met1 ( 16330 18530 ) RECT ( -355 -70 0 70 )
    NEW met1 ( 14030 23290 ) RECT ( -595 -70 0 70 )
+ USE SIGNAL ;
- logical_tile_io_mode_io__1.gfpga_pad_EMBEDDED_IO_HD_SOC_DIR ( logical_tile_io_mode_io__1.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.OUT_PROTECT_GATE TE_B ) ( logical_tile_io_mode_io__1.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.ISOL_EN_GATE X ) ( logical_tile_io_mode_io__1.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.INV_SOC_DIR A ) ( _08_ A ) 
  + ROUTED met1 ( 15410 25330 ) ( 16790 25330 )
    NEW met2 ( 16790 12410 ) ( 16790 25330 )
    NEW met1 ( 16790 12410 ) ( 17250 12410 )
    NEW met1 ( 16790 28730 ) ( 20700 28730 )
    NEW met2 ( 16790 25330 ) ( 16790 28730 )
    NEW met1 ( 13570 30430 ) ( 13570 30770 )
    NEW met1 ( 13570 30430 ) ( 16790 30430 )
    NEW met2 ( 16790 28730 ) ( 16790 30430 )
    NEW li1 ( 15410 25330 ) L1M1_PR_MR
    NEW met1 ( 16790 25330 ) M1M2_PR
    NEW met1 ( 16790 12410 ) M1M2_PR
    NEW li1 ( 17250 12410 ) L1M1_PR_MR
    NEW li1 ( 20700 28730 ) L1M1_PR_MR
    NEW met1 ( 16790 28730 ) M1M2_PR
    NEW li1 ( 13570 30770 ) L1M1_PR_MR
    NEW met1 ( 16790 30430 ) M1M2_PR
+ USE SIGNAL ;
- logical_tile_io_mode_io__1.gfpga_pad_EMBEDDED_IO_HD_SOC_OUT ( logical_tile_io_mode_io__1.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.OUT_PROTECT_GATE Z ) ( _17_ A ) 
  + ROUTED met1 ( 9890 31110 ) ( 9890 31450 )
    NEW met1 ( 9890 31450 ) ( 14490 31450 )
    NEW li1 ( 9890 31110 ) L1M1_PR_MR
    NEW li1 ( 14490 31450 ) L1M1_PR_MR
+ USE SIGNAL ;
- logical_tile_io_mode_io__1.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.SOC_DIR_N ( logical_tile_io_mode_io__1.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.IN_PROTECT_GATE TE_B ) ( logical_tile_io_mode_io__1.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.INV_SOC_DIR Y ) 
  + ROUTED met1 ( 9890 29070 ) ( 21160 29070 )
    NEW li1 ( 9890 29070 ) L1M1_PR_MR
    NEW li1 ( 21160 29070 ) L1M1_PR_MR
+ USE SIGNAL ;
- logical_tile_io_mode_io__2.ccff_tail ( logical_tile_io_mode_io__3.ltile_phy_iopad_0.EMBEDDED_IO_HD_sky130_fd_sc_hd__dfxtp_1_mem.sky130_fd_sc_hd__dfxtp_1_0_ D ) ( logical_tile_io_mode_io__2.ltile_phy_iopad_0.EMBEDDED_IO_HD_sky130_fd_sc_hd__dfxtp_1_mem.sky130_fd_sc_hd__dfxtp_1_0_ Q ) ( logical_tile_io_mode_io__2.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.ISOL_EN_GATE A ) 
  + ROUTED met1 ( 15825 20230 ) ( 15870 20230 )
    NEW met2 ( 15870 20230 ) ( 15870 22270 )
    NEW met1 ( 15870 22270 ) ( 17710 22270 )
    NEW met1 ( 11270 19890 ) ( 11270 20230 )
    NEW met1 ( 11270 19890 ) ( 14950 19890 )
    NEW met1 ( 14950 19890 ) ( 14950 20230 )
    NEW met1 ( 14950 20230 ) ( 15825 20230 )
    NEW li1 ( 15825 20230 ) L1M1_PR_MR
    NEW met1 ( 15870 20230 ) M1M2_PR
    NEW met1 ( 15870 22270 ) M1M2_PR
    NEW li1 ( 17710 22270 ) L1M1_PR_MR
    NEW li1 ( 11270 20230 ) L1M1_PR_MR
    NEW met1 ( 15825 20230 ) RECT ( -310 -70 0 70 )
+ USE SIGNAL ;
- logical_tile_io_mode_io__2.gfpga_pad_EMBEDDED_IO_HD_SOC_DIR ( logical_tile_io_mode_io__2.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.OUT_PROTECT_GATE TE_B ) ( logical_tile_io_mode_io__2.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.ISOL_EN_GATE X ) ( logical_tile_io_mode_io__2.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.INV_SOC_DIR A ) ( _07_ A ) 
  + ROUTED met1 ( 13110 17850 ) ( 17885 17850 )
    NEW met2 ( 13110 17850 ) ( 13110 20230 )
    NEW met1 ( 13110 14790 ) ( 15410 14790 )
    NEW met2 ( 13110 14790 ) ( 13110 17850 )
    NEW met1 ( 23690 19550 ) ( 23690 19890 )
    NEW met1 ( 13110 19550 ) ( 23690 19550 )
    NEW li1 ( 17885 17850 ) L1M1_PR_MR
    NEW met1 ( 13110 17850 ) M1M2_PR
    NEW li1 ( 13110 20230 ) L1M1_PR_MR
    NEW met1 ( 13110 20230 ) M1M2_PR
    NEW li1 ( 15410 14790 ) L1M1_PR_MR
    NEW met1 ( 13110 14790 ) M1M2_PR
    NEW li1 ( 23690 19890 ) L1M1_PR_MR
    NEW met1 ( 13110 19550 ) M1M2_PR
    NEW met1 ( 13110 20230 ) RECT ( -355 -70 0 70 )
    NEW met2 ( 13110 19550 ) RECT ( -70 -485 70 0 )
+ USE SIGNAL ;
- logical_tile_io_mode_io__2.gfpga_pad_EMBEDDED_IO_HD_SOC_OUT ( logical_tile_io_mode_io__2.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.OUT_PROTECT_GATE Z ) ( _16_ A ) 
  + ROUTED met2 ( 28290 18190 ) ( 28290 19890 )
    NEW met2 ( 48990 14790 ) ( 48990 18190 )
    NEW met1 ( 28290 18190 ) ( 48990 18190 )
    NEW met1 ( 28290 18190 ) M1M2_PR
    NEW li1 ( 28290 19890 ) L1M1_PR_MR
    NEW met1 ( 28290 19890 ) M1M2_PR
    NEW met1 ( 48990 18190 ) M1M2_PR
    NEW li1 ( 48990 14790 ) L1M1_PR_MR
    NEW met1 ( 48990 14790 ) M1M2_PR
    NEW met1 ( 28290 19890 ) RECT ( -355 -70 0 70 )
    NEW met1 ( 48990 14790 ) RECT ( -355 -70 0 70 )
+ USE SIGNAL ;
- logical_tile_io_mode_io__2.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.SOC_DIR_N ( logical_tile_io_mode_io__2.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.IN_PROTECT_GATE TE_B ) ( logical_tile_io_mode_io__2.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.INV_SOC_DIR Y ) 
  + ROUTED met1 ( 18400 18190 ) ( 21390 18190 )
    NEW li1 ( 21390 18190 ) L1M1_PR_MR
    NEW li1 ( 18400 18190 ) L1M1_PR_MR
+ USE SIGNAL ;
- logical_tile_io_mode_io__3.ccff_tail ( logical_tile_io_mode_io__4.ltile_phy_iopad_0.EMBEDDED_IO_HD_sky130_fd_sc_hd__dfxtp_1_mem.sky130_fd_sc_hd__dfxtp_1_0_ D ) ( logical_tile_io_mode_io__3.ltile_phy_iopad_0.EMBEDDED_IO_HD_sky130_fd_sc_hd__dfxtp_1_mem.sky130_fd_sc_hd__dfxtp_1_0_ Q ) ( logical_tile_io_mode_io__3.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.ISOL_EN_GATE A ) 
  + ROUTED met1 ( 21390 23630 ) ( 21695 23630 )
    NEW met2 ( 21390 23630 ) ( 21390 25670 )
    NEW met1 ( 20470 25670 ) ( 21390 25670 )
    NEW met2 ( 21390 21250 ) ( 21390 23630 )
    NEW li1 ( 21695 23630 ) L1M1_PR_MR
    NEW met1 ( 21390 23630 ) M1M2_PR
    NEW met1 ( 21390 25670 ) M1M2_PR
    NEW li1 ( 20470 25670 ) L1M1_PR_MR
    NEW li1 ( 21390 21250 ) L1M1_PR_MR
    NEW met1 ( 21390 21250 ) M1M2_PR
    NEW met1 ( 21390 21250 ) RECT ( -355 -70 0 70 )
+ USE SIGNAL ;
- logical_tile_io_mode_io__3.gfpga_pad_EMBEDDED_IO_HD_SOC_DIR ( logical_tile_io_mode_io__3.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.OUT_PROTECT_GATE TE_B ) ( logical_tile_io_mode_io__3.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.ISOL_EN_GATE X ) ( logical_tile_io_mode_io__3.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.INV_SOC_DIR A ) ( _06_ A ) 
  + ROUTED met1 ( 22310 25330 ) ( 23230 25330 )
    NEW met2 ( 23230 14790 ) ( 23230 25330 )
    NEW met1 ( 23230 14790 ) ( 23865 14790 )
    NEW met2 ( 23690 25330 ) ( 23690 29070 )
    NEW met2 ( 23230 25330 ) ( 23690 25330 )
    NEW met1 ( 8050 23290 ) ( 8050 23630 )
    NEW met1 ( 8050 23630 ) ( 16790 23630 )
    NEW met1 ( 16790 23290 ) ( 16790 23630 )
    NEW met1 ( 16790 23290 ) ( 23230 23290 )
    NEW li1 ( 22310 25330 ) L1M1_PR_MR
    NEW met1 ( 23230 25330 ) M1M2_PR
    NEW met1 ( 23230 14790 ) M1M2_PR
    NEW li1 ( 23865 14790 ) L1M1_PR_MR
    NEW li1 ( 23690 29070 ) L1M1_PR_MR
    NEW met1 ( 23690 29070 ) M1M2_PR
    NEW li1 ( 8050 23290 ) L1M1_PR_MR
    NEW met1 ( 23230 23290 ) M1M2_PR
    NEW met1 ( 23690 29070 ) RECT ( 0 -70 355 70 )
    NEW met2 ( 23230 23290 ) RECT ( -70 -485 70 0 )
+ USE SIGNAL ;
- logical_tile_io_mode_io__3.gfpga_pad_EMBEDDED_IO_HD_SOC_OUT ( logical_tile_io_mode_io__3.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.OUT_PROTECT_GATE Z ) ( _15_ A ) 
  + ROUTED met1 ( 29670 20230 ) ( 29670 20570 )
    NEW met1 ( 27370 20570 ) ( 29670 20570 )
    NEW met2 ( 27370 20570 ) ( 27370 28390 )
    NEW li1 ( 29670 20230 ) L1M1_PR_MR
    NEW met1 ( 27370 20570 ) M1M2_PR
    NEW li1 ( 27370 28390 ) L1M1_PR_MR
    NEW met1 ( 27370 28390 ) M1M2_PR
    NEW met1 ( 27370 28390 ) RECT ( -355 -70 0 70 )
+ USE SIGNAL ;
- logical_tile_io_mode_io__3.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.SOC_DIR_N ( logical_tile_io_mode_io__3.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.IN_PROTECT_GATE TE_B ) ( logical_tile_io_mode_io__3.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.INV_SOC_DIR Y ) 
  + ROUTED met1 ( 22770 15130 ) ( 24380 15130 )
    NEW met2 ( 22770 15130 ) ( 22770 30770 )
    NEW met1 ( 21390 30770 ) ( 22770 30770 )
    NEW li1 ( 24380 15130 ) L1M1_PR_MR
    NEW met1 ( 22770 15130 ) M1M2_PR
    NEW met1 ( 22770 30770 ) M1M2_PR
    NEW li1 ( 21390 30770 ) L1M1_PR_MR
+ USE SIGNAL ;
- logical_tile_io_mode_io__4.ccff_tail ( logical_tile_io_mode_io__5.ltile_phy_iopad_0.EMBEDDED_IO_HD_sky130_fd_sc_hd__dfxtp_1_mem.sky130_fd_sc_hd__dfxtp_1_0_ D ) ( logical_tile_io_mode_io__4.ltile_phy_iopad_0.EMBEDDED_IO_HD_sky130_fd_sc_hd__dfxtp_1_mem.sky130_fd_sc_hd__dfxtp_1_0_ Q ) ( logical_tile_io_mode_io__4.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.ISOL_EN_GATE A ) 
  + ROUTED met1 ( 26865 25670 ) ( 29210 25670 )
    NEW met2 ( 29210 25670 ) ( 29210 31110 )
    NEW met1 ( 27370 23970 ) ( 29210 23970 )
    NEW met2 ( 29210 23970 ) ( 29210 25670 )
    NEW li1 ( 26865 25670 ) L1M1_PR_MR
    NEW met1 ( 29210 25670 ) M1M2_PR
    NEW li1 ( 29210 31110 ) L1M1_PR_MR
    NEW met1 ( 29210 31110 ) M1M2_PR
    NEW li1 ( 27370 23970 ) L1M1_PR_MR
    NEW met1 ( 29210 23970 ) M1M2_PR
    NEW met1 ( 29210 31110 ) RECT ( -355 -70 0 70 )
+ USE SIGNAL ;
- logical_tile_io_mode_io__4.gfpga_pad_EMBEDDED_IO_HD_SOC_DIR ( logical_tile_io_mode_io__4.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.OUT_PROTECT_GATE TE_B ) ( logical_tile_io_mode_io__4.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.ISOL_EN_GATE X ) ( logical_tile_io_mode_io__4.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.INV_SOC_DIR A ) ( _05_ A ) 
  + ROUTED met1 ( 31050 30430 ) ( 31050 30770 )
    NEW met1 ( 15870 28050 ) ( 15870 28730 )
    NEW met2 ( 37950 23290 ) ( 37950 28050 )
    NEW met1 ( 37950 23290 ) ( 45945 23290 )
    NEW met1 ( 36110 28050 ) ( 36110 29070 )
    NEW met2 ( 34730 29070 ) ( 34730 30430 )
    NEW met1 ( 15870 28050 ) ( 37950 28050 )
    NEW met1 ( 32430 29070 ) ( 36110 29070 )
    NEW met1 ( 31050 30430 ) ( 34730 30430 )
    NEW li1 ( 31050 30770 ) L1M1_PR_MR
    NEW li1 ( 32430 29070 ) L1M1_PR_MR
    NEW li1 ( 15870 28730 ) L1M1_PR_MR
    NEW met1 ( 37950 28050 ) M1M2_PR
    NEW met1 ( 37950 23290 ) M1M2_PR
    NEW li1 ( 45945 23290 ) L1M1_PR_MR
    NEW met1 ( 34730 30430 ) M1M2_PR
    NEW met1 ( 34730 29070 ) M1M2_PR
    NEW met1 ( 34730 29070 ) RECT ( 0 -70 595 70 )
+ USE SIGNAL ;
- logical_tile_io_mode_io__4.gfpga_pad_EMBEDDED_IO_HD_SOC_OUT ( logical_tile_io_mode_io__4.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.OUT_PROTECT_GATE Z ) ( _14_ A ) 
  + ROUTED met1 ( 43470 25670 ) ( 44390 25670 )
    NEW met2 ( 43470 25670 ) ( 43470 28390 )
    NEW met1 ( 37030 28390 ) ( 43470 28390 )
    NEW li1 ( 44390 25670 ) L1M1_PR_MR
    NEW met1 ( 43470 25670 ) M1M2_PR
    NEW met1 ( 43470 28390 ) M1M2_PR
    NEW li1 ( 37030 28390 ) L1M1_PR_MR
+ USE SIGNAL ;
- logical_tile_io_mode_io__4.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.SOC_DIR_N ( logical_tile_io_mode_io__4.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.IN_PROTECT_GATE TE_B ) ( logical_tile_io_mode_io__4.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.INV_SOC_DIR Y ) 
  + ROUTED met1 ( 46230 23970 ) ( 46460 23970 )
    NEW met2 ( 46230 23970 ) ( 46230 30430 )
    NEW met1 ( 41170 30430 ) ( 46230 30430 )
    NEW met1 ( 41170 30430 ) ( 41170 30770 )
    NEW met1 ( 35650 30770 ) ( 41170 30770 )
    NEW li1 ( 46460 23970 ) L1M1_PR_MR
    NEW met1 ( 46230 23970 ) M1M2_PR
    NEW met1 ( 46230 30430 ) M1M2_PR
    NEW li1 ( 35650 30770 ) L1M1_PR_MR
+ USE SIGNAL ;
- logical_tile_io_mode_io__5.ccff_tail ( logical_tile_io_mode_io__6.ltile_phy_iopad_0.EMBEDDED_IO_HD_sky130_fd_sc_hd__dfxtp_1_mem.sky130_fd_sc_hd__dfxtp_1_0_ D ) ( logical_tile_io_mode_io__5.ltile_phy_iopad_0.EMBEDDED_IO_HD_sky130_fd_sc_hd__dfxtp_1_mem.sky130_fd_sc_hd__dfxtp_1_0_ Q ) ( logical_tile_io_mode_io__5.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.ISOL_EN_GATE A ) 
  + ROUTED met2 ( 36110 23630 ) ( 36110 25670 )
    NEW met1 ( 36110 23630 ) ( 38715 23630 )
    NEW met1 ( 32430 24990 ) ( 36110 24990 )
    NEW li1 ( 32430 24990 ) L1M1_PR_MR
    NEW li1 ( 36110 25670 ) L1M1_PR_MR
    NEW met1 ( 36110 25670 ) M1M2_PR
    NEW met1 ( 36110 23630 ) M1M2_PR
    NEW li1 ( 38715 23630 ) L1M1_PR_MR
    NEW met1 ( 36110 24990 ) M1M2_PR
    NEW met1 ( 36110 25670 ) RECT ( -355 -70 0 70 )
    NEW met2 ( 36110 24990 ) RECT ( -70 -485 70 0 )
+ USE SIGNAL ;
- logical_tile_io_mode_io__5.gfpga_pad_EMBEDDED_IO_HD_SOC_DIR ( logical_tile_io_mode_io__5.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.OUT_PROTECT_GATE TE_B ) ( logical_tile_io_mode_io__5.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.ISOL_EN_GATE X ) ( logical_tile_io_mode_io__5.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.INV_SOC_DIR A ) ( _04_ A ) 
  + ROUTED met1 ( 64630 29070 ) ( 70610 29070 )
    NEW met1 ( 70610 28730 ) ( 70610 29070 )
    NEW met1 ( 37950 25670 ) ( 38870 25670 )
    NEW met2 ( 38870 25670 ) ( 38870 27710 )
    NEW met1 ( 38870 27710 ) ( 44390 27710 )
    NEW met1 ( 44390 27710 ) ( 44390 28050 )
    NEW met1 ( 44390 28050 ) ( 58650 28050 )
    NEW met1 ( 58650 28050 ) ( 58650 29070 )
    NEW met1 ( 58650 29070 ) ( 64630 29070 )
    NEW met1 ( 38870 17850 ) ( 39965 17850 )
    NEW met2 ( 38870 17850 ) ( 38870 25670 )
    NEW li1 ( 64630 29070 ) L1M1_PR_MR
    NEW li1 ( 70610 28730 ) L1M1_PR_MR
    NEW li1 ( 37950 25670 ) L1M1_PR_MR
    NEW met1 ( 38870 25670 ) M1M2_PR
    NEW met1 ( 38870 27710 ) M1M2_PR
    NEW li1 ( 39965 17850 ) L1M1_PR_MR
    NEW met1 ( 38870 17850 ) M1M2_PR
+ USE SIGNAL ;
- logical_tile_io_mode_io__5.gfpga_pad_EMBEDDED_IO_HD_SOC_OUT ( logical_tile_io_mode_io__5.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.OUT_PROTECT_GATE Z ) ( _13_ A ) 
  + ROUTED met2 ( 70150 23290 ) ( 70150 28390 )
    NEW met1 ( 69230 28390 ) ( 70150 28390 )
    NEW li1 ( 70150 23290 ) L1M1_PR_MR
    NEW met1 ( 70150 23290 ) M1M2_PR
    NEW met1 ( 70150 28390 ) M1M2_PR
    NEW li1 ( 69230 28390 ) L1M1_PR_MR
    NEW met1 ( 70150 23290 ) RECT ( -355 -70 0 70 )
+ USE SIGNAL ;
- logical_tile_io_mode_io__5.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.SOC_DIR_N ( logical_tile_io_mode_io__5.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.IN_PROTECT_GATE TE_B ) ( logical_tile_io_mode_io__5.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.INV_SOC_DIR Y ) 
  + ROUTED met1 ( 39330 18530 ) ( 40480 18530 )
    NEW met2 ( 39330 18530 ) ( 39330 29070 )
    NEW li1 ( 40480 18530 ) L1M1_PR_MR
    NEW met1 ( 39330 18530 ) M1M2_PR
    NEW li1 ( 39330 29070 ) L1M1_PR_MR
    NEW met1 ( 39330 29070 ) M1M2_PR
    NEW met1 ( 39330 29070 ) RECT ( 0 -70 355 70 )
+ USE SIGNAL ;
- logical_tile_io_mode_io__6.ccff_tail ( logical_tile_io_mode_io__7.ltile_phy_iopad_0.EMBEDDED_IO_HD_sky130_fd_sc_hd__dfxtp_1_mem.sky130_fd_sc_hd__dfxtp_1_0_ D ) ( logical_tile_io_mode_io__6.ltile_phy_iopad_0.EMBEDDED_IO_HD_sky130_fd_sc_hd__dfxtp_1_mem.sky130_fd_sc_hd__dfxtp_1_0_ Q ) ( logical_tile_io_mode_io__6.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.ISOL_EN_GATE A ) 
  + ROUTED met1 ( 37030 22270 ) ( 44390 22270 )
    NEW li1 ( 37030 22270 ) ( 37030 23290 )
    NEW met1 ( 35650 23290 ) ( 37030 23290 )
    NEW met1 ( 35650 23290 ) ( 35650 23630 )
    NEW met2 ( 41170 22270 ) ( 41170 25670 )
    NEW met1 ( 30545 23630 ) ( 35650 23630 )
    NEW li1 ( 30545 23630 ) L1M1_PR_MR
    NEW li1 ( 44390 22270 ) L1M1_PR_MR
    NEW li1 ( 37030 22270 ) L1M1_PR_MR
    NEW li1 ( 37030 23290 ) L1M1_PR_MR
    NEW li1 ( 41170 25670 ) L1M1_PR_MR
    NEW met1 ( 41170 25670 ) M1M2_PR
    NEW met1 ( 41170 22270 ) M1M2_PR
    NEW met1 ( 41170 25670 ) RECT ( -355 -70 0 70 )
    NEW met1 ( 41170 22270 ) RECT ( -595 -70 0 70 )
+ USE SIGNAL ;
- logical_tile_io_mode_io__6.gfpga_pad_EMBEDDED_IO_HD_SOC_DIR ( logical_tile_io_mode_io__6.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.OUT_PROTECT_GATE TE_B ) ( logical_tile_io_mode_io__6.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.ISOL_EN_GATE X ) ( logical_tile_io_mode_io__6.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.INV_SOC_DIR A ) ( _03_ A ) 
  + ROUTED met1 ( 51625 25670 ) ( 52210 25670 )
    NEW met2 ( 52210 25670 ) ( 52210 27710 )
    NEW met1 ( 52210 27710 ) ( 73370 27710 )
    NEW met1 ( 73370 27710 ) ( 73370 28730 )
    NEW met1 ( 43010 26010 ) ( 47610 26010 )
    NEW met1 ( 47610 25670 ) ( 47610 26010 )
    NEW met1 ( 47610 25670 ) ( 51625 25670 )
    NEW met1 ( 42550 30770 ) ( 43930 30770 )
    NEW met2 ( 43930 26010 ) ( 43930 30770 )
    NEW li1 ( 51625 25670 ) L1M1_PR_MR
    NEW met1 ( 52210 25670 ) M1M2_PR
    NEW met1 ( 52210 27710 ) M1M2_PR
    NEW li1 ( 73370 28730 ) L1M1_PR_MR
    NEW li1 ( 43010 26010 ) L1M1_PR_MR
    NEW li1 ( 42550 30770 ) L1M1_PR_MR
    NEW met1 ( 43930 30770 ) M1M2_PR
    NEW met1 ( 43930 26010 ) M1M2_PR
    NEW met1 ( 43930 26010 ) RECT ( -595 -70 0 70 )
+ USE SIGNAL ;
- logical_tile_io_mode_io__6.gfpga_pad_EMBEDDED_IO_HD_SOC_OUT ( logical_tile_io_mode_io__6.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.OUT_PROTECT_GATE Z ) ( _12_ A ) 
  + ROUTED met2 ( 45310 28730 ) ( 45310 31450 )
    NEW li1 ( 45310 28730 ) L1M1_PR_MR
    NEW met1 ( 45310 28730 ) M1M2_PR
    NEW li1 ( 45310 31450 ) L1M1_PR_MR
    NEW met1 ( 45310 31450 ) M1M2_PR
    NEW met1 ( 45310 28730 ) RECT ( -355 -70 0 70 )
    NEW met1 ( 45310 31450 ) RECT ( -355 -70 0 70 )
+ USE SIGNAL ;
- logical_tile_io_mode_io__6.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.SOC_DIR_N ( logical_tile_io_mode_io__6.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.IN_PROTECT_GATE TE_B ) ( logical_tile_io_mode_io__6.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.INV_SOC_DIR Y ) 
  + ROUTED met1 ( 51750 26690 ) ( 51980 26690 )
    NEW met2 ( 51750 26690 ) ( 51750 30770 )
    NEW li1 ( 51980 26690 ) L1M1_PR_MR
    NEW met1 ( 51750 26690 ) M1M2_PR
    NEW li1 ( 51750 30770 ) L1M1_PR_MR
    NEW met1 ( 51750 30770 ) M1M2_PR
    NEW met1 ( 51750 30770 ) RECT ( 0 -70 355 70 )
+ USE SIGNAL ;
- logical_tile_io_mode_io__7.ccff_tail ( logical_tile_io_mode_io__8.ltile_phy_iopad_0.EMBEDDED_IO_HD_sky130_fd_sc_hd__dfxtp_1_mem.sky130_fd_sc_hd__dfxtp_1_0_ D ) ( logical_tile_io_mode_io__7.ltile_phy_iopad_0.EMBEDDED_IO_HD_sky130_fd_sc_hd__dfxtp_1_mem.sky130_fd_sc_hd__dfxtp_1_0_ Q ) ( logical_tile_io_mode_io__7.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.ISOL_EN_GATE A ) 
  + ROUTED met2 ( 36110 17850 ) ( 36110 22270 )
    NEW met2 ( 36110 14790 ) ( 36110 17850 )
    NEW met1 ( 30085 17850 ) ( 36110 17850 )
    NEW li1 ( 30085 17850 ) L1M1_PR_MR
    NEW met1 ( 36110 17850 ) M1M2_PR
    NEW li1 ( 36110 22270 ) L1M1_PR_MR
    NEW met1 ( 36110 22270 ) M1M2_PR
    NEW li1 ( 36110 14790 ) L1M1_PR_MR
    NEW met1 ( 36110 14790 ) M1M2_PR
    NEW met1 ( 36110 22270 ) RECT ( -355 -70 0 70 )
    NEW met1 ( 36110 14790 ) RECT ( -355 -70 0 70 )
+ USE SIGNAL ;
- logical_tile_io_mode_io__7.gfpga_pad_EMBEDDED_IO_HD_SOC_DIR ( logical_tile_io_mode_io__7.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.OUT_PROTECT_GATE TE_B ) ( logical_tile_io_mode_io__7.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.ISOL_EN_GATE X ) ( logical_tile_io_mode_io__7.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.INV_SOC_DIR A ) ( _02_ A ) 
  + ROUTED met1 ( 12650 14790 ) ( 12650 15470 )
    NEW met1 ( 53130 23290 ) ( 54225 23290 )
    NEW met2 ( 53130 23290 ) ( 53130 29410 )
    NEW met1 ( 53130 29410 ) ( 54970 29410 )
    NEW met1 ( 54970 29070 ) ( 54970 29410 )
    NEW met1 ( 37030 15470 ) ( 53130 15470 )
    NEW met2 ( 53130 15470 ) ( 53130 23290 )
    NEW met1 ( 12650 15470 ) ( 37030 15470 )
    NEW li1 ( 12650 14790 ) L1M1_PR_MR
    NEW li1 ( 54225 23290 ) L1M1_PR_MR
    NEW met1 ( 53130 23290 ) M1M2_PR
    NEW met1 ( 53130 29410 ) M1M2_PR
    NEW li1 ( 54970 29070 ) L1M1_PR_MR
    NEW li1 ( 37030 15470 ) L1M1_PR_MR
    NEW met1 ( 53130 15470 ) M1M2_PR
+ USE SIGNAL ;
- logical_tile_io_mode_io__7.gfpga_pad_EMBEDDED_IO_HD_SOC_OUT ( logical_tile_io_mode_io__7.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.OUT_PROTECT_GATE Z ) ( _11_ A ) 
  + ROUTED met2 ( 72450 25670 ) ( 72450 28050 )
    NEW met1 ( 59570 28050 ) ( 72450 28050 )
    NEW met1 ( 59570 28050 ) ( 59570 28390 )
    NEW li1 ( 72450 25670 ) L1M1_PR_MR
    NEW met1 ( 72450 25670 ) M1M2_PR
    NEW met1 ( 72450 28050 ) M1M2_PR
    NEW li1 ( 59570 28390 ) L1M1_PR_MR
    NEW met1 ( 72450 25670 ) RECT ( -355 -70 0 70 )
+ USE SIGNAL ;
- logical_tile_io_mode_io__7.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.SOC_DIR_N ( logical_tile_io_mode_io__7.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.IN_PROTECT_GATE TE_B ) ( logical_tile_io_mode_io__7.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.INV_SOC_DIR Y ) 
  + ROUTED met2 ( 55430 19890 ) ( 55430 22270 )
    NEW met1 ( 54740 22270 ) ( 55430 22270 )
    NEW li1 ( 55430 19890 ) L1M1_PR_MR
    NEW met1 ( 55430 19890 ) M1M2_PR
    NEW met1 ( 55430 22270 ) M1M2_PR
    NEW li1 ( 54740 22270 ) L1M1_PR_MR
    NEW met1 ( 55430 19890 ) RECT ( 0 -70 355 70 )
+ USE SIGNAL ;
- logical_tile_io_mode_io__8.gfpga_pad_EMBEDDED_IO_HD_SOC_DIR ( logical_tile_io_mode_io__8.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.OUT_PROTECT_GATE TE_B ) ( logical_tile_io_mode_io__8.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.ISOL_EN_GATE X ) ( logical_tile_io_mode_io__8.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.INV_SOC_DIR A ) ( _01_ A ) 
  + ROUTED met1 ( 31510 12070 ) ( 31510 12410 )
    NEW met1 ( 61745 28730 ) ( 61870 28730 )
    NEW met2 ( 61870 28730 ) ( 61870 30770 )
    NEW met1 ( 61870 30770 ) ( 64170 30770 )
    NEW met1 ( 38410 12070 ) ( 52670 12070 )
    NEW met2 ( 52670 12070 ) ( 52670 30770 )
    NEW met1 ( 52670 30770 ) ( 61870 30770 )
    NEW met1 ( 31510 12070 ) ( 38410 12070 )
    NEW li1 ( 31510 12410 ) L1M1_PR_MR
    NEW li1 ( 61745 28730 ) L1M1_PR_MR
    NEW met1 ( 61870 28730 ) M1M2_PR
    NEW met1 ( 61870 30770 ) M1M2_PR
    NEW li1 ( 64170 30770 ) L1M1_PR_MR
    NEW li1 ( 38410 12070 ) L1M1_PR_MR
    NEW met1 ( 52670 12070 ) M1M2_PR
    NEW met1 ( 52670 30770 ) M1M2_PR
+ USE SIGNAL ;
- logical_tile_io_mode_io__8.gfpga_pad_EMBEDDED_IO_HD_SOC_OUT ( logical_tile_io_mode_io__8.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.OUT_PROTECT_GATE Z ) ( _10_ A ) 
  + ROUTED met2 ( 69690 25670 ) ( 69690 30770 )
    NEW met1 ( 68770 30770 ) ( 69690 30770 )
    NEW li1 ( 69690 25670 ) L1M1_PR_MR
    NEW met1 ( 69690 25670 ) M1M2_PR
    NEW met1 ( 69690 30770 ) M1M2_PR
    NEW li1 ( 68770 30770 ) L1M1_PR_MR
    NEW met1 ( 69690 25670 ) RECT ( -355 -70 0 70 )
+ USE SIGNAL ;
- logical_tile_io_mode_io__8.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.SOC_DIR_N ( logical_tile_io_mode_io__8.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.IN_PROTECT_GATE TE_B ) ( logical_tile_io_mode_io__8.ltile_phy_iopad_0.EMBEDDED_IO_HD_0_.INV_SOC_DIR Y ) 
  + ROUTED met1 ( 62100 29410 ) ( 70610 29410 )
    NEW met2 ( 70610 29410 ) ( 70610 30770 )
    NEW met1 ( 70610 30770 ) ( 71070 30770 )
    NEW li1 ( 62100 29410 ) L1M1_PR_MR
    NEW met1 ( 70610 29410 ) M1M2_PR
    NEW met1 ( 70610 30770 ) M1M2_PR
    NEW li1 ( 71070 30770 ) L1M1_PR_MR
+ USE SIGNAL ;
END NETS
END DESIGN
