$date
	Sat Aug 17 19:25:07 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module test $end
$var wire 2 ! y [1:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module UUT $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 2 $ y [1:0] $end
$var reg 2 % nextstate [1:0] $end
$var reg 2 & state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
bx %
bx $
0#
0"
bx !
$end
#100
b1 %
b0 !
b0 $
b0 &
1#
#200
0#
#300
b10 %
b1 !
b1 $
b1 &
1"
#400
0"
#500
b0 %
b10 !
b10 $
b10 &
1"
#700
0"
#800
b1 %
b0 !
b0 $
b0 &
1"
#900
0"
