{
  "module_name": "odm.h",
  "hash_id": "a217587b977746765a985ed0e02d7d3b7cfe6b7b884e28f014b09fae43d42776",
  "original_prompt": "Ingested from linux-6.6.14/drivers/staging/rtl8723bs/hal/odm.h",
  "human_readable_source": " \n \n\n\n#ifndef\t__HALDMOUTSRC_H__\n#define __HALDMOUTSRC_H__\n\n#include \"odm_EdcaTurboCheck.h\"\n#include \"odm_DIG.h\"\n#include \"odm_DynamicBBPowerSaving.h\"\n#include \"odm_DynamicTxPower.h\"\n#include \"odm_CfoTracking.h\"\n\n#define\tTP_MODE\t\t0\n#define\tRSSI_MODE\t\t1\n#define\tTRAFFIC_LOW\t0\n#define\tTRAFFIC_HIGH\t1\n#define\tNONE\t\t\t0\n\n \n \n#define\t\tDPK_DELTA_MAPPING_NUM\t13\n#define\t\tindex_mapping_HP_NUM\t15\n#define\tOFDM_TABLE_SIZE\t\t43\n#define\tCCK_TABLE_SIZE\t\t\t33\n#define TXSCALE_TABLE_SIZE\t\t37\n#define TXPWR_TRACK_TABLE_SIZE\t30\n#define DELTA_SWINGIDX_SIZE     30\n#define BAND_NUM\t\t\t\t4\n\n \n \n\n#define\tAFH_PSD\t\t1\t \n#define\tMODE_40M\t\t0\t \n#define\tPSD_TH2\t\t3\n#define\tPSD_CHMIN\t\t20    \n#define\tSIR_STEP_SIZE\t3\n#define   Smooth_Size_1\t\t5\n#define\tSmooth_TH_1\t3\n#define   Smooth_Size_2\t\t10\n#define\tSmooth_TH_2\t4\n#define   Smooth_Size_3\t\t20\n#define\tSmooth_TH_3\t4\n#define   Smooth_Step_Size 5\n#define\tAdaptive_SIR\t1\n#define\tPSD_RESCAN\t\t4\n#define\tPSD_SCAN_INTERVAL\t700  \n\n \n#define\t\tDM_DIG_HIGH_PWR_IGI_LOWER_BOUND\t0x22\n#define\t\t\tDM_DIG_Gmode_HIGH_PWR_IGI_LOWER_BOUND 0x28\n#define\t\tDM_DIG_HIGH_PWR_THRESHOLD\t0x3a\n#define\t\tDM_DIG_LOW_PWR_THRESHOLD\t0x14\n\n \n#define\t\t\tANTTESTALL\t\t0x00\t\t \n#define\t\tANTTESTA\t\t0x01\t\t \n#define\t\tANTTESTB\t\t0x02\t\t \n\n#define\tPS_MODE_ACTIVE 0x01\n\n \n#define\t\tMAIN_ANT\t\t1\t\t \n#define\t\tAUX_ANT\t\t2\t\t \n#define\t\tMAX_ANT\t\t3\t\t \n\n \n#define\tSW_ANTDIV\t0\n#define\tHW_ANTDIV\t1\n \n\n \n\n \n\n \n\nstruct dynamic_primary_CCA {\n\tu8 PriCCA_flag;\n\tu8 intf_flag;\n\tu8 intf_type;\n\tu8 DupRTS_flag;\n\tu8 Monitor_flag;\n\tu8 CH_offset;\n\tu8 MF_state;\n};\n\nstruct ra_t {\n\tu8 firstconnect;\n};\n\nstruct rxhp_t {\n\tu8 RXHP_flag;\n\tu8 PSD_func_trigger;\n\tu8 PSD_bitmap_RXHP[80];\n\tu8 Pre_IGI;\n\tu8 Cur_IGI;\n\tu8 Pre_pw_th;\n\tu8 Cur_pw_th;\n\tbool First_time_enter;\n\tbool RXHP_enable;\n\tu8 TP_Mode;\n\tstruct timer_list PSDTimer;\n};\n\n#define ASSOCIATE_ENTRY_NUM\t\t\t\t\t32  \n#define\tODM_ASSOCIATE_ENTRY_NUM\t\t\t\tASSOCIATE_ENTRY_NUM\n\n \n \n \n \n#define SWAW_STEP_PEAK\t\t0\n#define SWAW_STEP_DETERMINE\t1\n\n#define\tTP_MODE\t\t0\n#define\tRSSI_MODE\t\t1\n#define\tTRAFFIC_LOW\t0\n#define\tTRAFFIC_HIGH\t1\n#define\tTRAFFIC_UltraLOW\t2\n\nstruct swat_t {  \n\tu8 Double_chk_flag;\n\tu8 try_flag;\n\ts32 PreRSSI;\n\tu8 CurAntenna;\n\tu8 PreAntenna;\n\tu8 RSSI_Trying;\n\tu8 TestMode;\n\tu8 bTriggerAntennaSwitch;\n\tu8 SelectAntennaMap;\n\tu8 RSSI_target;\n\tu8 reset_idx;\n\tu16 Single_Ant_Counter;\n\tu16 Dual_Ant_Counter;\n\tu16 Aux_FailDetec_Counter;\n\tu16 Retry_Counter;\n\n\t \n\tu8 SWAS_NoLink_State;\n\tu32 SWAS_NoLink_BK_Reg860;\n\tu32 SWAS_NoLink_BK_Reg92c;\n\tu32 SWAS_NoLink_BK_Reg948;\n\tbool ANTA_ON;\t \n\tbool ANTB_ON;\t \n\tbool Pre_Aux_FailDetec;\n\tbool RSSI_AntDect_bResult;\n\tu8 Ant2G;\n\n\ts32 RSSI_sum_A;\n\ts32 RSSI_sum_B;\n\ts32 RSSI_cnt_A;\n\ts32 RSSI_cnt_B;\n\n\tu64 lastTxOkCnt;\n\tu64 lastRxOkCnt;\n\tu64 TXByteCnt_A;\n\tu64 TXByteCnt_B;\n\tu64 RXByteCnt_A;\n\tu64 RXByteCnt_B;\n\tu8 TrafficLoad;\n\tu8 Train_time;\n\tu8 Train_time_flag;\n\tstruct timer_list SwAntennaSwitchTimer;\n\tstruct timer_list SwAntennaSwitchTimer_8723B;\n\tu32 PktCnt_SWAntDivByCtrlFrame;\n\tbool bSWAntDivByCtrlFrame;\n};\n\n \n\n\nstruct odm_rate_adaptive {\n\tu8 Type;\t\t\t\t \n\tu8 LdpcThres;\t\t\t \n\tbool bUseLdpc;\n\tbool bLowerRtsRate;\n\tu8 HighRSSIThresh;\t\t \n\tu8 LowRSSIThresh;\t\t \n\tu8 RATRState;\t\t\t \n\n};\n\n#define IQK_MAC_REG_NUM\t\t4\n#define IQK_ADDA_REG_NUM\t\t16\n#define IQK_BB_REG_NUM_MAX\t10\n#define IQK_BB_REG_NUM\t\t9\n#define HP_THERMAL_NUM\t\t8\n\n#define AVG_THERMAL_NUM\t\t8\n#define IQK_MATRIX_REG_NUM\t8\n#define IQK_MATRIX_SETTINGS_NUM\t14  \n\n#define\t\tDM_Type_ByFW\t\t\t0\n#define\t\tDM_Type_ByDriver\t\t1\n\n \n \n \n#define MAX_PATH_NUM_92CS\t\t2\n#define MAX_PATH_NUM_8188E\t\t1\n#define MAX_PATH_NUM_8192E\t\t2\n#define MAX_PATH_NUM_8723B\t\t1\n#define MAX_PATH_NUM_8812A\t\t2\n#define MAX_PATH_NUM_8821A\t\t1\n#define MAX_PATH_NUM_8814A\t\t4\n#define MAX_PATH_NUM_8822B\t\t2\n\n#define IQK_THRESHOLD\t\t\t8\n#define DPK_THRESHOLD\t\t\t4\n\nstruct odm_phy_info {\n\t \n\tu8 rx_pwd_ba11;\n\n\tu8 signal_quality;              \n\ts8 rx_mimo_signal_quality[4];   \n\tu8 rx_mimo_evm_dbm[4];          \n\n\tu8 rx_mimo_signal_strength[4];  \n\n\tu16 cfo_short[4];               \n\tu16 cfo_tail[4];                \n\n\ts8 rx_power;                    \n\n\t \n\ts8 recv_signal_power;\n\tu8 bt_rx_rssi_percentage;\n\tu8 signal_strength;\t        \n\n\ts8 rx_pwr[4];                   \n\n\tu8 rx_snr[4];                   \n\tu8 band_width;\n\tu8 bt_coex_pwr_adjust;\n};\n\nstruct odm_packet_info {\n\tu8 data_rate;\n\tu8 station_id;\n\tbool bssid_match;\n\tbool to_self;\n\tbool is_beacon;\n};\n\nstruct odm_phy_dbg_info {\n\t \n\ts8 RxSNRdB[4];\n\tu32 NumQryPhyStatus;\n\tu32 NumQryPhyStatusCCK;\n\tu32 NumQryPhyStatusOFDM;\n\tu8 NumQryBeaconPkt;\n\t \n\ts32 RxEVM[4];\n\n};\n\nstruct odm_mac_status_info {\n\tu8 test;\n};\n\n \n \n \nenum odm_cmninfo_e {\n\t \n\n\t \n\tODM_CMNINFO_PLATFORM = 0,\n\tODM_CMNINFO_ABILITY,\t\t\t\t\t \n\tODM_CMNINFO_INTERFACE,\t\t\t\t \n\tODM_CMNINFO_IC_TYPE,\t\t\t\t\t \n\tODM_CMNINFO_CUT_VER,\t\t\t\t\t \n\tODM_CMNINFO_FAB_VER,\t\t\t\t\t \n\tODM_CMNINFO_RFE_TYPE,\n\tODM_CMNINFO_PACKAGE_TYPE,\n\tODM_CMNINFO_EXT_LNA,\t\t\t\t\t \n\tODM_CMNINFO_EXT_PA,\n\tODM_CMNINFO_GPA,\n\tODM_CMNINFO_APA,\n\tODM_CMNINFO_GLNA,\n\tODM_CMNINFO_ALNA,\n\tODM_CMNINFO_EXT_TRSW,\n\tODM_CMNINFO_PATCH_ID,\t\t\t\t \n\tODM_CMNINFO_BINHCT_TEST,\n\tODM_CMNINFO_BWIFI_TEST,\n\tODM_CMNINFO_SMART_CONCURRENT,\n\t \n\n\t \n \n\tODM_CMNINFO_MAC_PHY_MODE,\t \n\tODM_CMNINFO_TX_UNI,\n\tODM_CMNINFO_RX_UNI,\n\tODM_CMNINFO_WM_MODE,\t\t \n\tODM_CMNINFO_SEC_CHNL_OFFSET,\t \n\tODM_CMNINFO_SEC_MODE,\t\t \n\tODM_CMNINFO_BW,\t\t\t \n\tODM_CMNINFO_CHNL,\n\tODM_CMNINFO_FORCED_RATE,\n\n\tODM_CMNINFO_DMSP_GET_VALUE,\n\tODM_CMNINFO_BUDDY_ADAPTOR,\n\tODM_CMNINFO_DMSP_IS_MASTER,\n\tODM_CMNINFO_SCAN,\n\tODM_CMNINFO_POWER_SAVING,\n\tODM_CMNINFO_ONE_PATH_CCA,\t \n\tODM_CMNINFO_DRV_STOP,\n\tODM_CMNINFO_PNP_IN,\n\tODM_CMNINFO_INIT_ON,\n\tODM_CMNINFO_ANT_TEST,\n\tODM_CMNINFO_NET_CLOSED,\n\tODM_CMNINFO_MP_MODE,\n\t \n\tODM_CMNINFO_FORCED_IGI_LB,\n\tODM_CMNINFO_IS1ANTENNA,\n\tODM_CMNINFO_RFDEFAULTPATH,\n \n\n \n\tODM_CMNINFO_WIFI_DIRECT,\n\tODM_CMNINFO_WIFI_DISPLAY,\n\tODM_CMNINFO_LINK_IN_PROGRESS,\n\tODM_CMNINFO_LINK,\n\tODM_CMNINFO_STATION_STATE,\n\tODM_CMNINFO_RSSI_MIN,\n\tODM_CMNINFO_DBG_COMP,\t\t\t \n\tODM_CMNINFO_DBG_LEVEL,\t\t\t \n\tODM_CMNINFO_RA_THRESHOLD_HIGH,\t\t \n\tODM_CMNINFO_RA_THRESHOLD_LOW,\t\t \n\tODM_CMNINFO_RF_ANTENNA_TYPE,\t\t \n\tODM_CMNINFO_BT_ENABLED,\n\tODM_CMNINFO_BT_HS_CONNECT_PROCESS,\n\tODM_CMNINFO_BT_HS_RSSI,\n\tODM_CMNINFO_BT_OPERATION,\n\tODM_CMNINFO_BT_LIMITED_DIG,\t\t \n\tODM_CMNINFO_BT_DISABLE_EDCA,\n \n\n\t \n\tODM_CMNINFO_STA_STATUS,\n\tODM_CMNINFO_PHY_STATUS,\n\tODM_CMNINFO_MAC_STATUS,\n\n\tODM_CMNINFO_MAX,\n};\n\n \nenum {  \n\t \n\t \n\t \n\tODM_BB_DIG\t\t\t= BIT0,\n\tODM_BB_RA_MASK\t\t\t= BIT1,\n\tODM_BB_DYNAMIC_TXPWR\t\t= BIT2,\n\tODM_BB_FA_CNT\t\t\t= BIT3,\n\tODM_BB_RSSI_MONITOR\t\t= BIT4,\n\tODM_BB_CCK_PD\t\t\t= BIT5,\n\tODM_BB_ANT_DIV\t\t\t= BIT6,\n\tODM_BB_PWR_SAVE\t\t\t= BIT7,\n\tODM_BB_PWR_TRAIN\t\t= BIT8,\n\tODM_BB_RATE_ADAPTIVE\t\t= BIT9,\n\tODM_BB_PATH_DIV\t\t\t= BIT10,\n\tODM_BB_PSD\t\t\t= BIT11,\n\tODM_BB_RXHP\t\t\t= BIT12,\n\tODM_BB_ADAPTIVITY\t\t= BIT13,\n\tODM_BB_CFO_TRACKING\t\t= BIT14,\n\n\t \n\tODM_MAC_EDCA_TURBO\t\t= BIT16,\n\tODM_MAC_EARLY_MODE\t\t= BIT17,\n\n\t \n\tODM_RF_TX_PWR_TRACK\t\t= BIT24,\n\tODM_RF_RX_GAIN_TRACK\t= BIT25,\n\tODM_RF_CALIBRATION\t\t= BIT26,\n};\n\n \nenum {  \n\tODM_ITRF_SDIO\t=\t0x4,\n\tODM_ITRF_ALL\t=\t0x7,\n};\n\n \nenum {  \n\tODM_RTL8723B\t=\tBIT8,\n};\n\n \nenum {  \n\tODM_CUT_A\t\t=\t0,\n\tODM_CUT_B\t\t=\t1,\n\tODM_CUT_C\t\t=\t2,\n\tODM_CUT_D\t\t=\t3,\n\tODM_CUT_E\t\t=\t4,\n\tODM_CUT_F\t\t=\t5,\n\n\tODM_CUT_I\t\t=\t8,\n\tODM_CUT_J\t\t=\t9,\n\tODM_CUT_K\t\t=\t10,\n\tODM_CUT_TEST\t=\t15,\n};\n\n \nenum {  \n\tODM_TSMC\t=\t0,\n\tODM_UMC\t\t=\t1,\n};\n\n \n \n \nenum {  \n\tODM_1T1R\t=\t0,\n\tODM_1T2R\t=\t1,\n\tODM_2T2R\t=\t2,\n\tODM_2T3R\t=\t3,\n\tODM_2T4R\t=\t4,\n\tODM_3T3R\t=\t5,\n\tODM_3T4R\t=\t6,\n\tODM_4T4R\t=\t7,\n};\n\n \n \n \n\n \nenum {  \n\tODM_WM_UNKNOWN    = 0x0,\n\tODM_WM_B          = BIT0,\n\tODM_WM_G          = BIT1,\n\tODM_WM_N24G       = BIT3,\n\tODM_WM_AUTO       = BIT5,\n};\n\n \nenum {  \n\tODM_BW20M\t\t= 0,\n\tODM_BW40M\t\t= 1,\n};\n\n \n\nenum odm_type_gpa_e {  \n\tTYPE_GPA0 = 0,\n\tTYPE_GPA1 = BIT(1)|BIT(0)\n};\n\nenum odm_type_apa_e {  \n\tTYPE_APA0 = 0,\n\tTYPE_APA1 = BIT(1)|BIT(0)\n};\n\nenum odm_type_glna_e {  \n\tTYPE_GLNA0 = 0,\n\tTYPE_GLNA1 = BIT(2)|BIT(0),\n\tTYPE_GLNA2 = BIT(3)|BIT(1),\n\tTYPE_GLNA3 = BIT(3)|BIT(2)|BIT(1)|BIT(0)\n};\n\nenum odm_type_alna_e {  \n\tTYPE_ALNA0 = 0,\n\tTYPE_ALNA1 = BIT(2)|BIT(0),\n\tTYPE_ALNA2 = BIT(3)|BIT(1),\n\tTYPE_ALNA3 = BIT(3)|BIT(2)|BIT(1)|BIT(0)\n};\n\n \n\nstruct odm_rf_cal_t {  \n\t \n\n\tu32 RegA24;  \n\ts32 RegE94;\n\ts32 RegE9C;\n\ts32 RegEB4;\n\ts32 RegEBC;\n\n\tu8 TXPowercount;\n\tbool bTXPowerTrackingInit;\n\tbool bTXPowerTracking;\n\tu8 TxPowerTrackControl;  \n\tu8 TM_Trigger;\n\n\tu8 ThermalMeter[2];     \n\tu8 ThermalValue;\n\tu8 ThermalValue_LCK;\n\tu8 ThermalValue_IQK;\n\tu8 ThermalValue_DPK;\n\tu8 ThermalValue_AVG[AVG_THERMAL_NUM];\n\tu8 ThermalValue_AVG_index;\n\tu8 ThermalValue_RxGain;\n\tu8 ThermalValue_Crystal;\n\tu8 ThermalValue_DPKstore;\n\tu8 ThermalValue_DPKtrack;\n\tbool TxPowerTrackingInProgress;\n\n\tbool bReloadtxpowerindex;\n\tu8 bRfPiEnable;\n\tu32 TXPowerTrackingCallbackCnt;  \n\n\t \n\tu8 bCCKinCH14;\n\tu8 CCK_index;\n\tu8 OFDM_index[MAX_RF_PATH];\n\ts8 PowerIndexOffset[MAX_RF_PATH];\n\ts8 DeltaPowerIndex[MAX_RF_PATH];\n\ts8 DeltaPowerIndexLast[MAX_RF_PATH];\n\tbool bTxPowerChanged;\n\n\tu8 ThermalValue_HP[HP_THERMAL_NUM];\n\tu8 ThermalValue_HP_index;\n\ts32 iqk_matrix_regs_setting_value[IQK_MATRIX_SETTINGS_NUM][IQK_MATRIX_REG_NUM];\n\tbool bNeedIQK;\n\tbool bIQKInProgress;\n\tu8 Delta_IQK;\n\tu8 Delta_LCK;\n\ts8 BBSwingDiff2G;  \n\tu8 DeltaSwingTableIdx_2GCCKA_P[DELTA_SWINGIDX_SIZE];\n\tu8 DeltaSwingTableIdx_2GCCKA_N[DELTA_SWINGIDX_SIZE];\n\tu8 DeltaSwingTableIdx_2GCCKB_P[DELTA_SWINGIDX_SIZE];\n\tu8 DeltaSwingTableIdx_2GCCKB_N[DELTA_SWINGIDX_SIZE];\n\tu8 DeltaSwingTableIdx_2GA_P[DELTA_SWINGIDX_SIZE];\n\tu8 DeltaSwingTableIdx_2GA_N[DELTA_SWINGIDX_SIZE];\n\tu8 DeltaSwingTableIdx_2GB_P[DELTA_SWINGIDX_SIZE];\n\tu8 DeltaSwingTableIdx_2GB_N[DELTA_SWINGIDX_SIZE];\n\tu8 DeltaSwingTableIdx_2GA_P_8188E[DELTA_SWINGIDX_SIZE];\n\tu8 DeltaSwingTableIdx_2GA_N_8188E[DELTA_SWINGIDX_SIZE];\n\n\t \n\n\t \n\tu32 RegC04;\n\tu32 Reg874;\n\tu32 RegC08;\n\tu32 RegB68;\n\tu32 RegB6C;\n\tu32 Reg870;\n\tu32 Reg860;\n\tu32 Reg864;\n\n\tbool bIQKInitialized;\n\tbool bLCKInProgress;\n\tbool bAntennaDetected;\n\tu32 ADDA_backup[IQK_ADDA_REG_NUM];\n\tu32 IQK_MAC_backup[IQK_MAC_REG_NUM];\n\tu32 IQK_BB_backup_recover[9];\n\tu32 IQK_BB_backup[IQK_BB_REG_NUM];\n\tu32 TxIQC_8723B[2][3][2];  \n\tu32 RxIQC_8723B[2][2][2];  \n\n\t \n\tu32 APKoutput[2][2];  \n\tu8 bAPKdone;\n\tu8 bAPKThermalMeterIgnore;\n\n\t \n\tbool bDPKFail;\n\tu8 bDPdone;\n\tu8 bDPPathAOK;\n\tu8 bDPPathBOK;\n\n\tu32 TxLOK[2];\n\n};\n \n \n \n\nstruct fat_t {  \n\tu8 Bssid[6];\n\tu8 antsel_rx_keep_0;\n\tu8 antsel_rx_keep_1;\n\tu8 antsel_rx_keep_2;\n\tu8 antsel_rx_keep_3;\n\tu32 antSumRSSI[7];\n\tu32 antRSSIcnt[7];\n\tu32 antAveRSSI[7];\n\tu8 FAT_State;\n\tu32 TrainIdx;\n\tu8 antsel_a[ODM_ASSOCIATE_ENTRY_NUM];\n\tu8 antsel_b[ODM_ASSOCIATE_ENTRY_NUM];\n\tu8 antsel_c[ODM_ASSOCIATE_ENTRY_NUM];\n\tu32 MainAnt_Sum[ODM_ASSOCIATE_ENTRY_NUM];\n\tu32 AuxAnt_Sum[ODM_ASSOCIATE_ENTRY_NUM];\n\tu32 MainAnt_Cnt[ODM_ASSOCIATE_ENTRY_NUM];\n\tu32 AuxAnt_Cnt[ODM_ASSOCIATE_ENTRY_NUM];\n\tu8 RxIdleAnt;\n\tbool\tbBecomeLinked;\n\tu32 MinMaxRSSI;\n\tu8 idx_AntDiv_counter_2G;\n\tu32 CCK_counter_main;\n\tu32 CCK_counter_aux;\n\tu32 OFDM_counter_main;\n\tu32 OFDM_counter_aux;\n\n\tu32 CCK_CtrlFrame_Cnt_main;\n\tu32 CCK_CtrlFrame_Cnt_aux;\n\tu32 OFDM_CtrlFrame_Cnt_main;\n\tu32 OFDM_CtrlFrame_Cnt_aux;\n\tu32 MainAnt_CtrlFrame_Sum;\n\tu32 AuxAnt_CtrlFrame_Sum;\n\tu32 MainAnt_CtrlFrame_Cnt;\n\tu32 AuxAnt_CtrlFrame_Cnt;\n\n};\n\nenum {\n\tNO_ANTDIV\t\t\t= 0xFF,\n\tCG_TRX_HW_ANTDIV\t\t= 0x01,\n\tCGCS_RX_HW_ANTDIV\t= 0x02,\n\tFIXED_HW_ANTDIV\t\t= 0x03,\n\tCG_TRX_SMART_ANTDIV\t= 0x04,\n\tCGCS_RX_SW_ANTDIV\t= 0x05,\n\tS0S1_SW_ANTDIV          = 0x06  \n};\n\nstruct pathdiv_t {  \n\tu8 RespTxPath;\n\tu8 PathSel[ODM_ASSOCIATE_ENTRY_NUM];\n\tu32 PathA_Sum[ODM_ASSOCIATE_ENTRY_NUM];\n\tu32 PathB_Sum[ODM_ASSOCIATE_ENTRY_NUM];\n\tu32 PathA_Cnt[ODM_ASSOCIATE_ENTRY_NUM];\n\tu32 PathB_Cnt[ODM_ASSOCIATE_ENTRY_NUM];\n};\n\nenum phy_reg_pg_type {  \n\tPHY_REG_PG_RELATIVE_VALUE = 0,\n\tPHY_REG_PG_EXACT_VALUE = 1\n};\n\n \n \n \nstruct ant_detected_info {\n\tbool bAntDetected;\n\tu32 dBForAntA;\n\tu32 dBForAntB;\n\tu32 dBForAntO;\n};\n\n \n \n \nstruct dm_odm_t {  \n\t \n\t \n\t \n\t \n\tstruct adapter *Adapter;\t\t \n\t \n\tbool odm_ready;\n\n\tenum phy_reg_pg_type PhyRegPgValueType;\n\tu8 PhyRegPgVersion;\n\n\tu32 NumQryPhyStatusAll;\t \n\tu32 LastNumQryPhyStatusAll;\n\tu32 RxPWDBAve;\n\tbool MPDIG_2G;\t\t \n\tu8 Times_2G;\n\n \n\tbool bCckHighPower;\n\tu8 RFPathRxEnable;\t\t \n\tu8 ControlChannel;\n \n\n \n\t \n\t \n\t \n\t \n\t \n\t \n\t \n\t \n \n\n \n\n\t \n\t \n\t \n \n\t \n\tu8 SupportPlatform;\n\t \n\tu32 SupportAbility;\n\t \n\tu8 SupportInterface;\n\t \n\tu32 SupportICType;\n\t \n\tu8 CutVersion;\n\t \n\tu8 FabVersion;\n\t \n\tu8 RFEType;\n\t \n\tu8 BoardType;\n\tu8 PackageType;\n\tu8 TypeGLNA;\n\tu8 TypeGPA;\n\tu8 TypeALNA;\n\tu8 TypeAPA;\n\t \n\tu8 ExtLNA;\n\t \n\tu8 ExtPA;\n\t \n\tu8 ExtTRSW;\n\tu8 PatchID;  \n\tbool bInHctTest;\n\tbool bWIFITest;\n\n\tbool bDualMacSmartConcurrent;\n\tu32 BK_SupportAbility;\n\tu8 AntDivType;\n \n\n\t \n\t \n\t \n \n\n\tu8 u8_temp;\n\tbool bool_temp;\n\tstruct adapter *adapter_temp;\n\n\t \n\tu8 *pMacPhyMode;\n\t \n\tu64 *pNumTxBytesUnicast;\n\t \n\tu64 *pNumRxBytesUnicast;\n\t \n\tu8 *pwirelessmode;  \n\t \n\tu8 *pSecChOffset;\n\t \n\tu8 *pSecurity;\n\t \n\tu8 *pBandWidth;\n\t \n\tu8 *pChannel;  \n\tbool DPK_Done;\n\t \n\n\tbool *pbGetValueFromOtherMac;\n\tstruct adapter **pBuddyAdapter;\n\tbool *pbMasterOfDMSP;  \n\t \n\tbool *pbScanInProcess;\n\tbool *pbPowerSaving;\n\t \n\tu8 *pOnePathCCA;\n\t \n\tu8 *pAntennaTest;\n\tbool *pbNet_closed;\n\tu8 *mp_mode;\n\t \n\tu8 *pu1ForcedIgiLb;\n \n\tbool *pIs1Antenna;\n\tu8 *pRFDefaultPath;\n\t \n\n \n\tu16 *pForcedDataRate;\n \n\tbool bLinkInProcess;\n\tbool bWIFI_Direct;\n\tbool bWIFI_Display;\n\tbool bLinked;\n\n\tbool bsta_state;\n\tu8 RSSI_Min;\n\tu8 InterfaceIndex;  \n\tbool bOneEntryOnly;\n\t \n\tbool bBtEnabled;\t\t\t \n\tbool bBtConnectProcess;\t \n\tu8 btHsRssi;\t\t\t\t \n\tbool bBtHsOperation;\t\t \n\tbool bBtDisableEdcaTurbo;\t \n\tbool bBtLimitedDig;\t\t\t \n \n\tu8 RSSI_A;\n\tu8 RSSI_B;\n\tu64 RSSI_TRSW;\n\tu64 RSSI_TRSW_H;\n\tu64 RSSI_TRSW_L;\n\tu64 RSSI_TRSW_iso;\n\n\tu8 RxRate;\n\tbool bNoisyState;\n\tu8 TxRate;\n\tu8 LinkedInterval;\n\tu8 preChannel;\n\tu32 TxagcOffsetValueA;\n\tbool IsTxagcOffsetPositiveA;\n\tu32 TxagcOffsetValueB;\n\tbool IsTxagcOffsetPositiveB;\n\tu64\tlastTxOkCnt;\n\tu64\tlastRxOkCnt;\n\tu32 BbSwingOffsetA;\n\tbool IsBbSwingOffsetPositiveA;\n\tu32 BbSwingOffsetB;\n\tbool IsBbSwingOffsetPositiveB;\n\ts8 TH_L2H_ini;\n\ts8 TH_EDCCA_HL_diff;\n\ts8 IGI_Base;\n\tu8 IGI_target;\n\tbool ForceEDCCA;\n\tu8 AdapEn_RSSI;\n\ts8 Force_TH_H;\n\ts8 Force_TH_L;\n\tu8 IGI_LowerBound;\n\tu8 antdiv_rssi;\n\tu8 AntType;\n\tu8 pre_AntType;\n\tu8 antdiv_period;\n\tu8 antdiv_select;\n\tu8 NdpaPeriod;\n\tbool H2C_RARpt_connect;\n\n\t \n\tbool adaptivity_flag;\n\tbool NHM_disable;\n\tbool TxHangFlg;\n\tbool Carrier_Sense_enable;\n\tu8 tolerance_cnt;\n\tu64 NHMCurTxOkcnt;\n\tu64 NHMCurRxOkcnt;\n\tu64 NHMLastTxOkcnt;\n\tu64 NHMLastRxOkcnt;\n\tu8 txEdcca1;\n\tu8 txEdcca0;\n\ts8 H2L_lb;\n\ts8 L2H_lb;\n\tu8 Adaptivity_IGI_upper;\n\tu8 NHM_cnt_0;\n\n\t \n\t \n\t \n\t \n\tPSTA_INFO_T pODM_StaInfo[ODM_ASSOCIATE_ENTRY_NUM];\n\n\t \n\t \n\t \n\t \n\tbool RaSupport88E;\n\n\t \n\n\t \n\tstruct odm_phy_dbg_info PhyDbgInfo;\n\t \n\n\t \n\tstruct odm_mac_status_info *pMacInfo;\n\t \n\n\t \n\n\t \n\t \n\t \n\t \n\n\t \n\t \n\t \n\tstruct fat_t DM_FatTable;\n\tstruct dig_t DM_DigTable;\n\tstruct ps_t DM_PSTable;\n\tstruct dynamic_primary_CCA DM_PriCCA;\n\tstruct rxhp_t dM_RXHP_Table;\n\tstruct ra_t DM_RA_Table;\n\tstruct false_ALARM_STATISTICS FalseAlmCnt;\n\tstruct false_ALARM_STATISTICS FlaseAlmCntBuddyAdapter;\n\tstruct swat_t DM_SWAT_Table;\n\tbool RSSI_test;\n\tstruct cfo_tracking DM_CfoTrack;\n\n\tstruct edca_t DM_EDCA_Table;\n\tu32 WMMEDCA_BE;\n\tstruct pathdiv_t DM_PathDiv;\n\t \n\t \n\t \n\t \n\n\t \n\t \n\t \n\t \n\t \n\t \n\t \n\t \n\t \n\t \n\n\tbool *pbDriverStopped;\n\tbool *pbDriverIsGoingToPnpSetPowerSleep;\n\tbool *pinit_adpt_in_progress;\n\n\t \n\tbool bUserAssignLevel;\n\tstruct timer_list PSDTimer;\n\tu8 RSSI_BT;\t\t\t \n\tbool bPSDinProcess;\n\tbool bPSDactive;\n\tbool bDMInitialGainEnable;\n\n\t \n\tstruct timer_list MPT_DIGTimer;\n\n\t \n\tu8 bUseRAMask;\n\n\tstruct odm_rate_adaptive RateAdaptive;\n\n\tstruct ant_detected_info AntDetectedInfo;  \n\n\tstruct odm_rf_cal_t RFCalibrateInfo;\n\n\t \n\t \n\t \n\tu8 BbSwingIdxOfdm[MAX_RF_PATH];\n\tu8 BbSwingIdxOfdmCurrent;\n\tu8 BbSwingIdxOfdmBase[MAX_RF_PATH];\n\tbool BbSwingFlagOfdm;\n\tu8 BbSwingIdxCck;\n\tu8 BbSwingIdxCckCurrent;\n\tu8 BbSwingIdxCckBase;\n\tu8 DefaultOfdmIndex;\n\tu8 DefaultCckIndex;\n\tbool BbSwingFlagCck;\n\n\ts8 Absolute_OFDMSwingIdx[MAX_RF_PATH];\n\ts8 Remnant_OFDMSwingIdx[MAX_RF_PATH];\n\ts8 Remnant_CCKSwingIdx;\n\ts8 Modify_TxAGC_Value;        \n\tbool Modify_TxAGC_Flag_PathA;\n\tbool Modify_TxAGC_Flag_PathB;\n\tbool Modify_TxAGC_Flag_PathC;\n\tbool Modify_TxAGC_Flag_PathD;\n\tbool Modify_TxAGC_Flag_PathA_CCK;\n\n\ts8 KfreeOffset[MAX_RF_PATH];\n\t \n\t \n\t \n\n\t \n\tstruct timer_list PathDivSwitchTimer;\n\t \n\tstruct timer_list CCKPathDiversityTimer;\n\tstruct timer_list FastAntTrainingTimer;\n\n\t \n\n\t#if (BEAMFORMING_SUPPORT == 1)\n\tRT_BEAMFORMING_INFO BeamformingInfo;\n\t#endif\n};\n\n enum odm_rf_content {\n\todm_radioa_txt = 0x1000,\n\todm_radiob_txt = 0x1001,\n\todm_radioc_txt = 0x1002,\n\todm_radiod_txt = 0x1003\n};\n\nenum ODM_BB_Config_Type {\n\tCONFIG_BB_PHY_REG,\n\tCONFIG_BB_AGC_TAB,\n\tCONFIG_BB_AGC_TAB_2G,\n\tCONFIG_BB_PHY_REG_PG,\n\tCONFIG_BB_PHY_REG_MP,\n\tCONFIG_BB_AGC_TAB_DIFF,\n};\n\nenum ODM_RF_Config_Type {\n\tCONFIG_RF_RADIO,\n\tCONFIG_RF_TXPWR_LMT,\n};\n\nenum ODM_FW_Config_Type {\n\tCONFIG_FW_NIC,\n\tCONFIG_FW_NIC_2,\n\tCONFIG_FW_AP,\n\tCONFIG_FW_WoWLAN,\n\tCONFIG_FW_WoWLAN_2,\n\tCONFIG_FW_AP_WoWLAN,\n\tCONFIG_FW_BT,\n};\n\n#ifdef REMOVE_PACK\n#pragma pack()\n#endif\n\n \n\n \n \n \n\n \n\n \n \n \n#define          LNA_Low_Gain_1                      0x64\n#define          LNA_Low_Gain_2                      0x5A\n#define          LNA_Low_Gain_3                      0x58\n\n#define          FA_RXHP_TH1                           5000\n#define          FA_RXHP_TH2                           1500\n#define          FA_RXHP_TH3                             800\n#define          FA_RXHP_TH4                             600\n#define          FA_RXHP_TH5                             500\n\n \n \n \n\n \n \n \n \n\n \n \n \n#define\t\tDM_RATR_STA_INIT\t\t\t0\n#define\t\tDM_RATR_STA_HIGH\t\t\t1\n#define\t\tDM_RATR_STA_MIDDLE\t\t\t2\n#define\t\tDM_RATR_STA_LOW\t\t\t\t3\n\n \n \n \n\nenum {  \n\tCCA_1R = 0,\n\tCCA_2R = 1,\n\tCCA_MAX = 2,\n};\n\nenum {  \n\tRF_Save = 0,\n\tRF_Normal = 1,\n\tRF_MAX = 2,\n};\n\n \n#define\tMAX_ANTENNA_DETECTION_CNT\t10\n\n \n \n \nextern\tu32 OFDMSwingTable[OFDM_TABLE_SIZE];\nextern\tu8 CCKSwingTable_Ch1_Ch13[CCK_TABLE_SIZE][8];\nextern\tu8 CCKSwingTable_Ch14[CCK_TABLE_SIZE][8];\n\nextern\tu32 OFDMSwingTable_New[OFDM_TABLE_SIZE];\nextern\tu8 CCKSwingTable_Ch1_Ch13_New[CCK_TABLE_SIZE][8];\nextern\tu8 CCKSwingTable_Ch14_New[CCK_TABLE_SIZE][8];\n\nextern  u32 TxScalingTable_Jaguar[TXSCALE_TABLE_SIZE];\n\n \n \n \n#define IS_STA_VALID(pSta)\t\t(pSta)\n \n \n \n \n \n#define SWAW_STEP_PEAK\t\t0\n#define SWAW_STEP_DETERMINE\t1\n\n \n\n#define dm_CheckTXPowerTracking ODM_TXPowerTrackingCheck\nvoid ODM_TXPowerTrackingCheck(struct dm_odm_t *pDM_Odm);\n\nbool ODM_RAStateCheck(\n\tstruct dm_odm_t *pDM_Odm,\n\ts32\tRSSI,\n\tbool bForceUpdate,\n\tu8 *pRATRState\n);\n\n#define dm_SWAW_RSSI_Check\tODM_SwAntDivChkPerPktRssi\nvoid ODM_SwAntDivChkPerPktRssi(\n\tstruct dm_odm_t *pDM_Odm,\n\tu8 StationID,\n\tstruct odm_phy_info *pPhyInfo\n);\n\nu32 ODM_Get_Rate_Bitmap(\n\tstruct dm_odm_t *pDM_Odm,\n\tu32 macid,\n\tu32 ra_mask,\n\tu8 rssi_level\n);\n\n#if (BEAMFORMING_SUPPORT == 1)\nBEAMFORMING_CAP Beamforming_GetEntryBeamCapByMacId(PMGNT_INFO pMgntInfo, u8 MacId);\n#endif\n\nvoid odm_TXPowerTrackingInit(struct dm_odm_t *pDM_Odm);\n\nvoid ODM_DMInit(struct dm_odm_t *pDM_Odm);\n\nvoid ODM_DMWatchdog(struct dm_odm_t *pDM_Odm);  \n\nvoid ODM_CmnInfoInit(struct dm_odm_t *pDM_Odm, enum odm_cmninfo_e CmnInfo, u32 Value);\n\nvoid ODM_CmnInfoHook(struct dm_odm_t *pDM_Odm, enum odm_cmninfo_e CmnInfo, void *pValue);\n\nvoid ODM_CmnInfoPtrArrayHook(\n\tstruct dm_odm_t *pDM_Odm,\n\tenum odm_cmninfo_e CmnInfo,\n\tu16 Index,\n\tvoid *pValue\n);\n\nvoid ODM_CmnInfoUpdate(struct dm_odm_t *pDM_Odm, u32 CmnInfo, u64 Value);\n\nvoid ODM_InitAllTimers(struct dm_odm_t *pDM_Odm);\n\nvoid ODM_CancelAllTimers(struct dm_odm_t *pDM_Odm);\n\nvoid ODM_ReleaseAllTimers(struct dm_odm_t *pDM_Odm);\n\nvoid ODM_AntselStatistics_88C(\n\tstruct dm_odm_t *pDM_Odm,\n\tu8 MacId,\n\tu32 PWDBAll,\n\tbool isCCKrate\n);\n\nvoid ODM_DynamicARFBSelect(struct dm_odm_t *pDM_Odm, u8 rate, bool Collision_State);\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}