/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [22:0] _01_;
  wire [5:0] _02_;
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [6:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [11:0] celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [9:0] celloutsig_0_26z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [5:0] celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire [18:0] celloutsig_0_9z;
  wire [39:0] celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [28:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [9:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = ~(celloutsig_0_3z & celloutsig_0_3z);
  assign celloutsig_0_11z = ~(celloutsig_0_10z & celloutsig_0_5z[2]);
  assign celloutsig_0_17z = ~celloutsig_0_11z;
  assign celloutsig_0_19z = ~celloutsig_0_3z;
  assign celloutsig_0_1z = ~((in_data[80] | in_data[27]) & (celloutsig_0_0z[3] | celloutsig_0_0z[1]));
  assign celloutsig_1_4z = celloutsig_1_2z[1] | ~(celloutsig_1_2z[3]);
  assign celloutsig_0_10z = celloutsig_0_9z[18] | ~(celloutsig_0_7z[0]);
  assign celloutsig_0_31z = celloutsig_0_20z[11] | ~(celloutsig_0_16z);
  assign celloutsig_0_3z = celloutsig_0_1z ^ in_data[61];
  assign celloutsig_0_47z = celloutsig_0_33z ^ celloutsig_0_10z;
  assign celloutsig_1_8z = celloutsig_1_7z ^ celloutsig_1_4z;
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 23'h000000;
    else _01_ <= { in_data[174:164], celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_3z };
  reg [5:0] _15_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _15_ <= 6'h00;
    else _15_ <= { celloutsig_0_0z[2:0], celloutsig_0_4z, 1'h1, celloutsig_0_6z };
  assign { _02_[5:3], _00_, _02_[1:0] } = _15_;
  assign celloutsig_1_1z = celloutsig_1_0z[21:16] & celloutsig_1_0z[31:26];
  assign celloutsig_0_9z = { in_data[90:80], celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_7z } & { in_data[30:25], _02_[5:3], _00_, _02_[1:0], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_1_7z = in_data[139:137] >= celloutsig_1_6z[4:2];
  assign celloutsig_1_3z = ! { celloutsig_1_1z[3], celloutsig_1_2z };
  assign celloutsig_1_9z = celloutsig_1_0z[36] ? celloutsig_1_0z[31:22] : { celloutsig_1_0z[5:2], celloutsig_1_1z };
  assign celloutsig_0_15z = celloutsig_0_3z ? { celloutsig_0_6z, 2'h3, in_data[19], celloutsig_0_7z } : celloutsig_0_9z[6:0];
  assign celloutsig_1_19z = & { celloutsig_1_18z, celloutsig_1_7z, celloutsig_1_0z[13:11] };
  assign celloutsig_0_4z = celloutsig_0_0z[4] & celloutsig_0_1z;
  assign celloutsig_0_48z = | { celloutsig_0_36z, celloutsig_0_23z };
  assign celloutsig_1_5z = | { celloutsig_1_2z, celloutsig_1_0z[14:10] };
  assign celloutsig_0_33z = ^ { celloutsig_0_15z[6:5], celloutsig_0_6z, celloutsig_0_22z, celloutsig_0_17z };
  assign celloutsig_0_34z = ^ { celloutsig_0_26z[6:0], celloutsig_0_31z };
  assign celloutsig_0_16z = ^ { celloutsig_0_10z, celloutsig_0_15z };
  assign celloutsig_0_22z = ^ celloutsig_0_9z[11:7];
  assign celloutsig_0_0z = in_data[8:4] << in_data[25:21];
  assign celloutsig_0_26z = in_data[94:85] << { celloutsig_0_9z[8:1], celloutsig_0_3z, celloutsig_0_11z };
  assign celloutsig_1_6z = { celloutsig_1_1z[3], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_2z } >> { celloutsig_1_0z[24:15], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_0_5z = { in_data[47:46], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } >> { in_data[3:2], celloutsig_0_4z, 1'h1, celloutsig_0_4z };
  assign celloutsig_0_7z = { celloutsig_0_0z[0], celloutsig_0_6z, celloutsig_0_3z } >> celloutsig_0_5z[3:1];
  assign celloutsig_0_20z = in_data[12:1] >> { celloutsig_0_7z[1], 1'h1, celloutsig_0_19z, celloutsig_0_11z, celloutsig_0_0z, in_data[19], celloutsig_0_19z, celloutsig_0_6z };
  assign celloutsig_0_36z = { _02_[5:3], _00_, celloutsig_0_34z, in_data[19] } - { in_data[84:80], celloutsig_0_19z };
  assign celloutsig_1_0z = in_data[164:125] ~^ in_data[136:97];
  assign celloutsig_1_2z = celloutsig_1_0z[18:15] ~^ celloutsig_1_0z[28:25];
  assign celloutsig_1_18z = ~((_01_[11] & celloutsig_1_8z) | celloutsig_1_0z[20]);
  assign celloutsig_0_23z = ~((celloutsig_0_5z[2] & celloutsig_0_20z[4]) | celloutsig_0_1z);
  assign _02_[2] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_47z, celloutsig_0_48z };
endmodule
