
*** Running vivado
    with args -log miz_sys_hls_fast_corner_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source miz_sys_hls_fast_corner_0_1.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source miz_sys_hls_fast_corner_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Dj/Desktop/vivado/user_src'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top miz_sys_hls_fast_corner_0_1 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4836 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 387.965 ; gain = 105.281
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'miz_sys_hls_fast_corner_0_1' [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ip/miz_sys_hls_fast_corner_0_1/synth/miz_sys_hls_fast_corner_0_1.v:56]
INFO: [Synth 8-6157] synthesizing module 'hls_fast_corner_top' [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/hls_fast_corner_top.v:9]
	Parameter C_S_AXI_CONTROL_BUS_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_CONTROL_BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RESET_ACTIVE_LOW bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_fast_corner' [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/hls_fast_corner.v:12]
INFO: [Synth 8-6157] synthesizing module 'AXIvideo2Mat' [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/AXIvideo2Mat.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state4 bound to: 8'b00001000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state7 bound to: 8'b00100000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state10 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/AXIvideo2Mat.v:85]
INFO: [Synth 8-6155] done synthesizing module 'AXIvideo2Mat' (1#1) [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/AXIvideo2Mat.v:10]
INFO: [Synth 8-6157] synthesizing module 'Duplicate' [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/Duplicate.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state5 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/Duplicate.v:105]
INFO: [Synth 8-6155] done synthesizing module 'Duplicate' (2#1) [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/Duplicate.v:10]
INFO: [Synth 8-6157] synthesizing module 'CvtColor' [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/CvtColor.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state8 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/CvtColor.v:70]
INFO: [Synth 8-6157] synthesizing module 'hls_fast_corner_mbkb' [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/hls_fast_corner_mbkb.v:14]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_fast_corner_mbkb_DSP48_0' [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/hls_fast_corner_mbkb.v:4]
INFO: [Synth 8-6155] done synthesizing module 'hls_fast_corner_mbkb_DSP48_0' (3#1) [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/hls_fast_corner_mbkb.v:4]
INFO: [Synth 8-6155] done synthesizing module 'hls_fast_corner_mbkb' (4#1) [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/hls_fast_corner_mbkb.v:14]
INFO: [Synth 8-6157] synthesizing module 'hls_fast_corner_mcud' [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/hls_fast_corner_mcud.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 20 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_fast_corner_mcud_DSP48_1' [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/hls_fast_corner_mcud.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_fast_corner_mcud_DSP48_1' (5#1) [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/hls_fast_corner_mcud.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_fast_corner_mcud' (6#1) [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/hls_fast_corner_mcud.v:34]
INFO: [Synth 8-6157] synthesizing module 'hls_fast_corner_mdEe' [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/hls_fast_corner_mdEe.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 23 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_fast_corner_mdEe_DSP48_2' [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/hls_fast_corner_mdEe.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_fast_corner_mdEe_DSP48_2' (7#1) [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/hls_fast_corner_mdEe.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_fast_corner_mdEe' (8#1) [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/hls_fast_corner_mdEe.v:34]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/CvtColor.v:521]
INFO: [Synth 8-6155] done synthesizing module 'CvtColor' (9#1) [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/CvtColor.v:10]
INFO: [Synth 8-6157] synthesizing module 'FAST_t_opr' [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/FAST_t_opr.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state24 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/FAST_t_opr.v:58]
INFO: [Synth 8-6157] synthesizing module 'FAST_t_opr_k_buf_eOg' [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/FAST_t_opr_k_buf_eOg.v:54]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 1920 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FAST_t_opr_k_buf_eOg_ram' [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/FAST_t_opr_k_buf_eOg.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1920 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/FAST_t_opr_k_buf_eOg.v:24]
INFO: [Synth 8-6155] done synthesizing module 'FAST_t_opr_k_buf_eOg_ram' (10#1) [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/FAST_t_opr_k_buf_eOg.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FAST_t_opr_k_buf_eOg' (11#1) [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/FAST_t_opr_k_buf_eOg.v:54]
INFO: [Synth 8-6157] synthesizing module 'FAST_t_opr_core_bkbM' [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/FAST_t_opr_core_bkbM.v:54]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 1927 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FAST_t_opr_core_bkbM_ram' [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/FAST_t_opr_core_bkbM.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1927 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/FAST_t_opr_core_bkbM.v:24]
INFO: [Synth 8-6155] done synthesizing module 'FAST_t_opr_core_bkbM_ram' (12#1) [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/FAST_t_opr_core_bkbM.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FAST_t_opr_core_bkbM' (13#1) [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/FAST_t_opr_core_bkbM.v:54]
INFO: [Synth 8-6157] synthesizing module 'min_int_s' [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/min_int_s.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/min_int_s.v:27]
INFO: [Synth 8-6155] done synthesizing module 'min_int_s' (14#1) [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/min_int_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'max_int_s' [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/max_int_s.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/max_int_s.v:27]
INFO: [Synth 8-6155] done synthesizing module 'max_int_s' (15#1) [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/max_int_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'reg_int_s' [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/reg_int_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'reg_int_s' (16#1) [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/reg_int_s.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/FAST_t_opr.v:4661]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/FAST_t_opr.v:4663]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/FAST_t_opr.v:4665]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/FAST_t_opr.v:4667]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/FAST_t_opr.v:4669]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/FAST_t_opr.v:4671]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/FAST_t_opr.v:4673]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/FAST_t_opr.v:4675]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/FAST_t_opr.v:4677]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/FAST_t_opr.v:4679]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/FAST_t_opr.v:4681]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/FAST_t_opr.v:4685]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/FAST_t_opr.v:4687]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/FAST_t_opr.v:4689]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/FAST_t_opr.v:4691]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/FAST_t_opr.v:4693]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/FAST_t_opr.v:4695]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/FAST_t_opr.v:4697]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/FAST_t_opr.v:4699]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/FAST_t_opr.v:4703]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/FAST_t_opr.v:4755]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/FAST_t_opr.v:4757]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/FAST_t_opr.v:4759]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/FAST_t_opr.v:4761]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/FAST_t_opr.v:4763]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/FAST_t_opr.v:4765]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/FAST_t_opr.v:4767]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/FAST_t_opr.v:4769]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/FAST_t_opr.v:4771]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/FAST_t_opr.v:4773]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/FAST_t_opr.v:4775]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/FAST_t_opr.v:4777]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/FAST_t_opr.v:4779]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/FAST_t_opr.v:4781]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/FAST_t_opr.v:4783]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/FAST_t_opr.v:4785]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/FAST_t_opr.v:4813]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/FAST_t_opr.v:4941]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/FAST_t_opr.v:4943]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/FAST_t_opr.v:4945]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/FAST_t_opr.v:4947]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/FAST_t_opr.v:4949]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/FAST_t_opr.v:4951]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/FAST_t_opr.v:4953]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/FAST_t_opr.v:4955]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/FAST_t_opr.v:4957]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/FAST_t_opr.v:4963]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/FAST_t_opr.v:4965]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/FAST_t_opr.v:4979]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/FAST_t_opr.v:4981]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/FAST_t_opr.v:4983]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/FAST_t_opr.v:4985]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/FAST_t_opr.v:4987]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/FAST_t_opr.v:4989]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/FAST_t_opr.v:4991]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/FAST_t_opr.v:4995]
INFO: [Synth 8-6155] done synthesizing module 'FAST_t_opr' (17#1) [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/FAST_t_opr.v:10]
INFO: [Synth 8-6157] synthesizing module 'Dilate' [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/Dilate.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state8 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/Dilate.v:56]
INFO: [Synth 8-6157] synthesizing module 'hls_fast_corner_mpcA' [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/hls_fast_corner_mpcA.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_fast_corner_mpcA' (18#1) [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/hls_fast_corner_mpcA.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/Dilate.v:868]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/Dilate.v:870]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/Dilate.v:872]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/Dilate.v:910]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/Dilate.v:916]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/Dilate.v:934]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/Dilate.v:936]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/Dilate.v:938]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/Dilate.v:946]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/Dilate.v:948]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/Dilate.v:950]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/Dilate.v:952]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/Dilate.v:954]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/Dilate.v:956]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/Dilate.v:958]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/Dilate.v:1034]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/Dilate.v:1038]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/Dilate.v:1040]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/Dilate.v:1044]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/Dilate.v:1046]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/Dilate.v:1054]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/Dilate.v:1056]
INFO: [Synth 8-6155] done synthesizing module 'Dilate' (19#1) [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/Dilate.v:10]
INFO: [Synth 8-6157] synthesizing module 'PaintMask' [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/PaintMask.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state6 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/PaintMask.v:91]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/PaintMask.v:483]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/PaintMask.v:485]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/PaintMask.v:487]
INFO: [Synth 8-6155] done synthesizing module 'PaintMask' (20#1) [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/PaintMask.v:10]
INFO: [Synth 8-6157] synthesizing module 'Mat2AXIvideo' [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/Mat2AXIvideo.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state6 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/Mat2AXIvideo.v:81]
WARNING: [Synth 8-6014] Unused sequential element OUTPUT_STREAM_V_dest_V_1_sel_rd_reg was removed.  [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/Mat2AXIvideo.v:263]
WARNING: [Synth 8-6014] Unused sequential element OUTPUT_STREAM_V_id_V_1_sel_rd_reg was removed.  [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/Mat2AXIvideo.v:289]
WARNING: [Synth 8-6014] Unused sequential element OUTPUT_STREAM_V_keep_V_1_sel_rd_reg was removed.  [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/Mat2AXIvideo.v:315]
WARNING: [Synth 8-6014] Unused sequential element OUTPUT_STREAM_V_strb_V_1_sel_rd_reg was removed.  [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/Mat2AXIvideo.v:377]
INFO: [Synth 8-6155] done synthesizing module 'Mat2AXIvideo' (21#1) [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/Mat2AXIvideo.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d1_A' [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/fifo_w8_d1_A.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d1_A_shiftReg' [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/fifo_w8_d1_A.v:11]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d1_A_shiftReg' (22#1) [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/fifo_w8_d1_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d1_A' (23#1) [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/fifo_w8_d1_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d20000_A' [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/fifo_w8_d20000_A.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 15 - type: integer 
	Parameter DEPTH bound to: 20000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d20000_A' (24#1) [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/fifo_w8_d20000_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_fast_corner' (25#1) [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/hls_fast_corner.v:12]
INFO: [Synth 8-6157] synthesizing module 'hls_fast_corner_CONTROL_BUS_if' [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/hls_fast_corner_CONTROL_BUS_if.v:9]
	Parameter C_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_BITS bound to: 6 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 6'b000000 
	Parameter ADDR_GIE bound to: 6'b000100 
	Parameter ADDR_IER bound to: 6'b001000 
	Parameter ADDR_ISR bound to: 6'b001100 
	Parameter ADDR_ROWS_CTRL bound to: 6'b010000 
	Parameter ADDR_ROWS_DATA_0 bound to: 6'b010100 
	Parameter ADDR_COLS_CTRL bound to: 6'b011000 
	Parameter ADDR_COLS_DATA_0 bound to: 6'b011100 
	Parameter ADDR_THREHOLD_CTRL bound to: 6'b100000 
	Parameter ADDR_THREHOLD_DATA_0 bound to: 6'b100100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/hls_fast_corner_CONTROL_BUS_if.v:216]
INFO: [Synth 8-6155] done synthesizing module 'hls_fast_corner_CONTROL_BUS_if' (26#1) [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/hls_fast_corner_CONTROL_BUS_if.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_fast_corner_ap_rst_n_if' [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/hls_fast_corner_ap_rst_n_if.v:10]
	Parameter RESET_ACTIVE_LOW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_fast_corner_ap_rst_n_if' (27#1) [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/hls_fast_corner_ap_rst_n_if.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_fast_corner_top' (28#1) [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/hls_fast_corner_top.v:9]
INFO: [Synth 8-6155] done synthesizing module 'miz_sys_hls_fast_corner_0_1' (29#1) [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ip/miz_sys_hls_fast_corner_0_1/synth/miz_sys_hls_fast_corner_0_1.v:56]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port rows[31]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port rows[30]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port rows[29]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port rows[28]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port rows[27]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port rows[26]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port rows[25]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port rows[24]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port rows[23]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port rows[22]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port rows[21]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port rows[20]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port rows[19]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port rows[18]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port rows[17]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port rows[16]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port rows[15]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port rows[14]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port rows[13]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port rows[12]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port rows[11]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port cols[31]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port cols[30]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port cols[29]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port cols[28]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port cols[27]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port cols[26]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port cols[25]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port cols[24]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port cols[23]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port cols[22]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port cols[21]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port cols[20]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port cols[19]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port cols[18]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port cols[17]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port cols[16]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port cols[15]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port cols[14]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port cols[13]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port cols[12]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port cols[11]
WARNING: [Synth 8-3331] design PaintMask has unconnected port rows[31]
WARNING: [Synth 8-3331] design PaintMask has unconnected port rows[30]
WARNING: [Synth 8-3331] design PaintMask has unconnected port rows[29]
WARNING: [Synth 8-3331] design PaintMask has unconnected port rows[28]
WARNING: [Synth 8-3331] design PaintMask has unconnected port rows[27]
WARNING: [Synth 8-3331] design PaintMask has unconnected port rows[26]
WARNING: [Synth 8-3331] design PaintMask has unconnected port rows[25]
WARNING: [Synth 8-3331] design PaintMask has unconnected port rows[24]
WARNING: [Synth 8-3331] design PaintMask has unconnected port rows[23]
WARNING: [Synth 8-3331] design PaintMask has unconnected port rows[22]
WARNING: [Synth 8-3331] design PaintMask has unconnected port rows[21]
WARNING: [Synth 8-3331] design PaintMask has unconnected port rows[20]
WARNING: [Synth 8-3331] design PaintMask has unconnected port rows[19]
WARNING: [Synth 8-3331] design PaintMask has unconnected port rows[18]
WARNING: [Synth 8-3331] design PaintMask has unconnected port rows[17]
WARNING: [Synth 8-3331] design PaintMask has unconnected port rows[16]
WARNING: [Synth 8-3331] design PaintMask has unconnected port rows[15]
WARNING: [Synth 8-3331] design PaintMask has unconnected port rows[14]
WARNING: [Synth 8-3331] design PaintMask has unconnected port rows[13]
WARNING: [Synth 8-3331] design PaintMask has unconnected port rows[12]
WARNING: [Synth 8-3331] design PaintMask has unconnected port rows[11]
WARNING: [Synth 8-3331] design PaintMask has unconnected port cols[31]
WARNING: [Synth 8-3331] design PaintMask has unconnected port cols[30]
WARNING: [Synth 8-3331] design PaintMask has unconnected port cols[29]
WARNING: [Synth 8-3331] design PaintMask has unconnected port cols[28]
WARNING: [Synth 8-3331] design PaintMask has unconnected port cols[27]
WARNING: [Synth 8-3331] design PaintMask has unconnected port cols[26]
WARNING: [Synth 8-3331] design PaintMask has unconnected port cols[25]
WARNING: [Synth 8-3331] design PaintMask has unconnected port cols[24]
WARNING: [Synth 8-3331] design PaintMask has unconnected port cols[23]
WARNING: [Synth 8-3331] design PaintMask has unconnected port cols[22]
WARNING: [Synth 8-3331] design PaintMask has unconnected port cols[21]
WARNING: [Synth 8-3331] design PaintMask has unconnected port cols[20]
WARNING: [Synth 8-3331] design PaintMask has unconnected port cols[19]
WARNING: [Synth 8-3331] design PaintMask has unconnected port cols[18]
WARNING: [Synth 8-3331] design PaintMask has unconnected port cols[17]
WARNING: [Synth 8-3331] design PaintMask has unconnected port cols[16]
WARNING: [Synth 8-3331] design PaintMask has unconnected port cols[15]
WARNING: [Synth 8-3331] design PaintMask has unconnected port cols[14]
WARNING: [Synth 8-3331] design PaintMask has unconnected port cols[13]
WARNING: [Synth 8-3331] design PaintMask has unconnected port cols[12]
WARNING: [Synth 8-3331] design PaintMask has unconnected port cols[11]
WARNING: [Synth 8-3331] design FAST_t_opr_k_buf_eOg has unconnected port reset
WARNING: [Synth 8-3331] design Dilate has unconnected port rows[31]
WARNING: [Synth 8-3331] design Dilate has unconnected port rows[30]
WARNING: [Synth 8-3331] design Dilate has unconnected port rows[29]
WARNING: [Synth 8-3331] design Dilate has unconnected port rows[28]
WARNING: [Synth 8-3331] design Dilate has unconnected port rows[27]
WARNING: [Synth 8-3331] design Dilate has unconnected port rows[26]
WARNING: [Synth 8-3331] design Dilate has unconnected port rows[25]
WARNING: [Synth 8-3331] design Dilate has unconnected port rows[24]
WARNING: [Synth 8-3331] design Dilate has unconnected port rows[23]
WARNING: [Synth 8-3331] design Dilate has unconnected port rows[22]
WARNING: [Synth 8-3331] design Dilate has unconnected port rows[21]
WARNING: [Synth 8-3331] design Dilate has unconnected port rows[20]
WARNING: [Synth 8-3331] design Dilate has unconnected port rows[19]
WARNING: [Synth 8-3331] design Dilate has unconnected port rows[18]
WARNING: [Synth 8-3331] design Dilate has unconnected port rows[17]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 482.449 ; gain = 199.766
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 482.449 ; gain = 199.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 482.449 ; gain = 199.766
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ip/miz_sys_hls_fast_corner_0_1/constraints/hls_fast_corner_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ip/miz_sys_hls_fast_corner_0_1/constraints/hls_fast_corner_ooc.xdc] for cell 'inst'
Parsing XDC File [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ip/miz_sys_hls_fast_corner_0_1/constraints/hls_fast_corner.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 'rows[*]'. [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ip/miz_sys_hls_fast_corner_0_1/constraints/hls_fast_corner.xdc:1]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_ports {rows[*]}]'. [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ip/miz_sys_hls_fast_corner_0_1/constraints/hls_fast_corner.xdc:1]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'cols[*]'. [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ip/miz_sys_hls_fast_corner_0_1/constraints/hls_fast_corner.xdc:2]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_ports {cols[*]}]'. [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ip/miz_sys_hls_fast_corner_0_1/constraints/hls_fast_corner.xdc:2]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'threhold[*]'. [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ip/miz_sys_hls_fast_corner_0_1/constraints/hls_fast_corner.xdc:3]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_ports {threhold[*]}]'. [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ip/miz_sys_hls_fast_corner_0_1/constraints/hls_fast_corner.xdc:3]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ip/miz_sys_hls_fast_corner_0_1/constraints/hls_fast_corner.xdc] for cell 'inst'
Parsing XDC File [C:/Users/Dj/Desktop/vivado/miz_sys.runs/miz_sys_hls_fast_corner_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Dj/Desktop/vivado/miz_sys.runs/miz_sys_hls_fast_corner_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 841.012 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 842.066 ; gain = 0.078
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.392 . Memory (MB): peak = 843.191 ; gain = 2.180
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:41 . Memory (MB): peak = 843.191 ; gain = 560.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:41 . Memory (MB): peak = 843.191 ; gain = 560.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Users/Dj/Desktop/vivado/miz_sys.runs/miz_sys_hls_fast_corner_0_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:41 . Memory (MB): peak = 843.191 ; gain = 560.508
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'core_buf_val_1_V_ad_reg_5368_reg[10:0]' into 'core_buf_val_0_V_ad_reg_5362_reg[10:0]' [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/FAST_t_opr.v:3562]
INFO: [Synth 8-4471] merging register 'k_buf_val_1_V_addr_reg_4527_reg[10:0]' into 'k_buf_val_0_V_addr_reg_4521_reg[10:0]' [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/FAST_t_opr.v:1463]
INFO: [Synth 8-4471] merging register 'k_buf_val_2_V_addr_reg_4533_reg[10:0]' into 'k_buf_val_0_V_addr_reg_4521_reg[10:0]' [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/FAST_t_opr.v:1479]
INFO: [Synth 8-4471] merging register 'k_buf_val_3_V_addr_reg_4539_reg[10:0]' into 'k_buf_val_0_V_addr_reg_4521_reg[10:0]' [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/FAST_t_opr.v:1495]
INFO: [Synth 8-4471] merging register 'k_buf_val_4_V_addr_reg_4545_reg[10:0]' into 'k_buf_val_0_V_addr_reg_4521_reg[10:0]' [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/FAST_t_opr.v:1511]
INFO: [Synth 8-4471] merging register 'k_buf_val_5_V_addr_reg_4551_reg[10:0]' into 'k_buf_val_0_V_addr_reg_4521_reg[10:0]' [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/FAST_t_opr.v:1527]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "tmp_62_i_i_65_fu_2826_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_62_9_i_i_fu_2777_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_62_8_i_i_fu_2888_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_62_10_i_i_fu_2920_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_62_11_i_i_fu_2932_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_62_12_i_i_fu_2944_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_62_6_i_i_fu_2406_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_62_5_i_i_fu_2388_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_62_4_i_i_fu_2370_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_62_3_i_i_fu_2352_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_62_2_i_i_fu_2334_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_62_1_i_i_fu_2316_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_62_i_i_fu_2298_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_62_7_i_i_fu_2498_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "icmp_fu_1396_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp6_fu_1455_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'k_buf_0_val_4_addr_reg_1220_reg[10:0]' into 'k_buf_0_val_3_addr_reg_1207_reg[10:0]' [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/Dilate.v:284]
INFO: [Synth 8-4471] merging register 'k_buf_0_val_5_addr_reg_1226_reg[10:0]' into 'k_buf_0_val_3_addr_reg_1207_reg[10:0]' [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/Dilate.v:300]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_177_2_i_fu_404_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_22_i_fu_398_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_i_55_fu_303_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ipshared/c421/hdl/verilog/fifo_w8_d20000_A.v:93]
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'hls_fast_corner_CONTROL_BUS_if'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'hls_fast_corner_CONTROL_BUS_if'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  WRIDLE |                              001 |                               00
                  WRDATA |                              010 |                               01
                  WRRESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'hls_fast_corner_CONTROL_BUS_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  RDIDLE |                                0 |                               00
                  RDDATA |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'sequential' in module 'hls_fast_corner_CONTROL_BUS_if'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:48 . Memory (MB): peak = 843.191 ; gain = 560.508
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 6     
	   2 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 21    
	   3 Input      9 Bit       Adders := 16    
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 10    
	   2 Input      4 Bit       Adders := 6     
	   3 Input      2 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 15    
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 25    
+---Registers : 
	               32 Bit    Registers := 148   
	               30 Bit    Registers := 1     
	               29 Bit    Registers := 1     
	               16 Bit    Registers := 29    
	               15 Bit    Registers := 3     
	               11 Bit    Registers := 43    
	                9 Bit    Registers := 174   
	                8 Bit    Registers := 122   
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 8     
	                2 Bit    Registers := 30    
	                1 Bit    Registers := 338   
+---RAMs : 
	             156K Bit         RAMs := 3     
	              30K Bit         RAMs := 2     
	              15K Bit         RAMs := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 127   
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 12    
	   2 Input     11 Bit        Muxes := 4     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 49    
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 7     
	   3 Input      4 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 13    
	   3 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 10    
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 41    
	   4 Input      2 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 146   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module AXIvideo2Mat 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 6     
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 13    
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 25    
Module Duplicate 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               11 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module CvtColor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               29 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module FAST_t_opr_k_buf_eOg_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              15K Bit         RAMs := 1     
Module FAST_t_opr_core_bkbM_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              30K Bit         RAMs := 1     
Module min_int_s 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module max_int_s 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module reg_int_s 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FAST_t_opr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 4     
	   3 Input      9 Bit       Adders := 16    
	   2 Input      5 Bit       Adders := 10    
	   2 Input      4 Bit       Adders := 6     
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	               32 Bit    Registers := 88    
	               16 Bit    Registers := 27    
	               11 Bit    Registers := 24    
	                9 Bit    Registers := 174   
	                8 Bit    Registers := 54    
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 211   
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 9     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 21    
Module hls_fast_corner_mpcA 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Dilate 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 6     
	   3 Input      2 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 3     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               11 Bit    Registers := 4     
	                8 Bit    Registers := 16    
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 7     
Module PaintMask 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Mat2AXIvideo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	               11 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 14    
Module fifo_w8_d1_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fifo_w8_d1_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w8_d20000_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 2     
+---Registers : 
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	             156K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module hls_fast_corner_CONTROL_BUS_if 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "data41" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
DSP Report: Generating DSP hls_fast_corner_mbkb_U24/hls_fast_corner_mbkb_DSP48_0_U/in00, operation Mode is: A*B.
DSP Report: operator hls_fast_corner_mbkb_U24/hls_fast_corner_mbkb_DSP48_0_U/in00 is absorbed into DSP hls_fast_corner_mbkb_U24/hls_fast_corner_mbkb_DSP48_0_U/in00.
DSP Report: Generating DSP hls_fast_corner_mcud_U25/hls_fast_corner_mcud_DSP48_1_U/p, operation Mode is: C'+(A:0x74bc6)*B''.
DSP Report: register B is absorbed into DSP hls_fast_corner_mcud_U25/hls_fast_corner_mcud_DSP48_1_U/p.
DSP Report: register B is absorbed into DSP hls_fast_corner_mcud_U25/hls_fast_corner_mcud_DSP48_1_U/p.
DSP Report: register r_V_4_i_i_reg_398_reg is absorbed into DSP hls_fast_corner_mcud_U25/hls_fast_corner_mcud_DSP48_1_U/p.
DSP Report: operator hls_fast_corner_mcud_U25/hls_fast_corner_mcud_DSP48_1_U/p is absorbed into DSP hls_fast_corner_mcud_U25/hls_fast_corner_mcud_DSP48_1_U/p.
DSP Report: operator hls_fast_corner_mcud_U25/hls_fast_corner_mcud_DSP48_1_U/m is absorbed into DSP hls_fast_corner_mcud_U25/hls_fast_corner_mcud_DSP48_1_U/p.
DSP Report: Generating DSP hls_fast_corner_mdEe_U26/hls_fast_corner_mdEe_DSP48_2_U/p, operation Mode is: C+(A:0x259168)*B''.
DSP Report: register B is absorbed into DSP hls_fast_corner_mdEe_U26/hls_fast_corner_mdEe_DSP48_2_U/p.
DSP Report: register B is absorbed into DSP hls_fast_corner_mdEe_U26/hls_fast_corner_mdEe_DSP48_2_U/p.
DSP Report: operator hls_fast_corner_mdEe_U26/hls_fast_corner_mdEe_DSP48_2_U/p is absorbed into DSP hls_fast_corner_mdEe_U26/hls_fast_corner_mdEe_DSP48_2_U/p.
DSP Report: operator hls_fast_corner_mdEe_U26/hls_fast_corner_mdEe_DSP48_2_U/m is absorbed into DSP hls_fast_corner_mdEe_U26/hls_fast_corner_mdEe_DSP48_2_U/p.
INFO: [Synth 8-5544] ROM "tmp_62_5_i_i_fu_2388_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_62_4_i_i_fu_2370_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_62_3_i_i_fu_2352_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_62_2_i_i_fu_2334_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_62_1_i_i_fu_2316_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_62_i_i_fu_2298_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_62_12_i_i_fu_2944_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_62_11_i_i_fu_2932_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_62_10_i_i_fu_2920_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_62_8_i_i_fu_2888_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_62_i_i_65_fu_2826_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_62_9_i_i_fu_2777_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_62_7_i_i_fu_2498_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_62_6_i_i_fu_2406_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "icmp6_fu_1455_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_1396_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_22_i_fu_398_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_177_2_i_fu_404_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i_55_fu_303_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter1_core_1_i_i_reg_585_reg[0]' (FDRE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter1_core_1_i_i_reg_585_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter1_core_1_i_i_reg_585_reg[1]' (FDRE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter1_core_1_i_i_reg_585_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter1_core_1_i_i_reg_585_reg[2]' (FDRE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter1_core_1_i_i_reg_585_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter1_core_1_i_i_reg_585_reg[3]' (FDRE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter1_core_1_i_i_reg_585_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter1_core_1_i_i_reg_585_reg[4]' (FDRE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter1_core_1_i_i_reg_585_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter1_core_1_i_i_reg_585_reg[5]' (FDRE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter1_core_1_i_i_reg_585_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter1_core_1_i_i_reg_585_reg[6]' (FDRE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter1_core_1_i_i_reg_585_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter1_core_1_i_i_reg_585_reg[7]' (FDRE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter1_core_1_i_i_reg_585_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter1_core_1_i_i_reg_585_reg[8]' (FDRE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter1_core_1_i_i_reg_585_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter1_core_1_i_i_reg_585_reg[9]' (FDRE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter1_core_1_i_i_reg_585_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter1_core_1_i_i_reg_585_reg[10]' (FDRE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter1_core_1_i_i_reg_585_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter1_core_1_i_i_reg_585_reg[11]' (FDRE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter1_core_1_i_i_reg_585_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter1_core_1_i_i_reg_585_reg[12]' (FDRE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter1_core_1_i_i_reg_585_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter1_core_1_i_i_reg_585_reg[13]' (FDRE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter1_core_1_i_i_reg_585_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter1_core_1_i_i_reg_585_reg[14]' (FDRE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter1_core_1_i_i_reg_585_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\hls_fast_corner_U/FAST_t_opr_U0 /\ap_phi_reg_pp0_iter1_core_1_i_i_reg_585_reg[15] )
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter2_core_1_i_i_reg_585_reg[0]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter2_core_1_i_i_reg_585_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter2_core_1_i_i_reg_585_reg[1]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter2_core_1_i_i_reg_585_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter2_core_1_i_i_reg_585_reg[2]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter2_core_1_i_i_reg_585_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter2_core_1_i_i_reg_585_reg[3]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter2_core_1_i_i_reg_585_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter2_core_1_i_i_reg_585_reg[4]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter2_core_1_i_i_reg_585_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter2_core_1_i_i_reg_585_reg[5]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter2_core_1_i_i_reg_585_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter2_core_1_i_i_reg_585_reg[6]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter2_core_1_i_i_reg_585_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter2_core_1_i_i_reg_585_reg[7]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter2_core_1_i_i_reg_585_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter2_core_1_i_i_reg_585_reg[8]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter2_core_1_i_i_reg_585_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter2_core_1_i_i_reg_585_reg[9]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter2_core_1_i_i_reg_585_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter2_core_1_i_i_reg_585_reg[10]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter2_core_1_i_i_reg_585_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter2_core_1_i_i_reg_585_reg[11]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter2_core_1_i_i_reg_585_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter2_core_1_i_i_reg_585_reg[12]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter2_core_1_i_i_reg_585_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter2_core_1_i_i_reg_585_reg[13]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter2_core_1_i_i_reg_585_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter2_core_1_i_i_reg_585_reg[14]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter2_core_1_i_i_reg_585_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter3_core_1_i_i_reg_585_reg[0]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter3_core_1_i_i_reg_585_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter3_core_1_i_i_reg_585_reg[1]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter3_core_1_i_i_reg_585_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter3_core_1_i_i_reg_585_reg[2]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter3_core_1_i_i_reg_585_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter3_core_1_i_i_reg_585_reg[3]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter3_core_1_i_i_reg_585_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter3_core_1_i_i_reg_585_reg[4]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter3_core_1_i_i_reg_585_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter3_core_1_i_i_reg_585_reg[5]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter3_core_1_i_i_reg_585_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter3_core_1_i_i_reg_585_reg[6]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter3_core_1_i_i_reg_585_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter3_core_1_i_i_reg_585_reg[7]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter3_core_1_i_i_reg_585_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter3_core_1_i_i_reg_585_reg[8]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter3_core_1_i_i_reg_585_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter3_core_1_i_i_reg_585_reg[9]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter3_core_1_i_i_reg_585_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter3_core_1_i_i_reg_585_reg[10]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter3_core_1_i_i_reg_585_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter3_core_1_i_i_reg_585_reg[11]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter3_core_1_i_i_reg_585_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter3_core_1_i_i_reg_585_reg[12]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter3_core_1_i_i_reg_585_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter3_core_1_i_i_reg_585_reg[13]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter3_core_1_i_i_reg_585_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter3_core_1_i_i_reg_585_reg[14]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter3_core_1_i_i_reg_585_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\hls_fast_corner_U/FAST_t_opr_U0 /\lhs_V_i_i_reg_4615_reg[8] )
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter4_core_1_i_i_reg_585_reg[0]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter4_core_1_i_i_reg_585_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter4_core_1_i_i_reg_585_reg[1]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter4_core_1_i_i_reg_585_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter4_core_1_i_i_reg_585_reg[2]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter4_core_1_i_i_reg_585_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter4_core_1_i_i_reg_585_reg[3]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter4_core_1_i_i_reg_585_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter4_core_1_i_i_reg_585_reg[4]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter4_core_1_i_i_reg_585_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter4_core_1_i_i_reg_585_reg[5]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter4_core_1_i_i_reg_585_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter4_core_1_i_i_reg_585_reg[6]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter4_core_1_i_i_reg_585_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter4_core_1_i_i_reg_585_reg[7]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter4_core_1_i_i_reg_585_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter4_core_1_i_i_reg_585_reg[8]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter4_core_1_i_i_reg_585_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter4_core_1_i_i_reg_585_reg[9]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter4_core_1_i_i_reg_585_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter4_core_1_i_i_reg_585_reg[10]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter4_core_1_i_i_reg_585_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter4_core_1_i_i_reg_585_reg[11]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter4_core_1_i_i_reg_585_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter4_core_1_i_i_reg_585_reg[12]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter4_core_1_i_i_reg_585_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter4_core_1_i_i_reg_585_reg[13]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter4_core_1_i_i_reg_585_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter4_core_1_i_i_reg_585_reg[14]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter4_core_1_i_i_reg_585_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter5_core_1_i_i_reg_585_reg[0]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter5_core_1_i_i_reg_585_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter5_core_1_i_i_reg_585_reg[1]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter5_core_1_i_i_reg_585_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter5_core_1_i_i_reg_585_reg[2]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter5_core_1_i_i_reg_585_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter5_core_1_i_i_reg_585_reg[3]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter5_core_1_i_i_reg_585_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter5_core_1_i_i_reg_585_reg[4]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter5_core_1_i_i_reg_585_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter5_core_1_i_i_reg_585_reg[5]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter5_core_1_i_i_reg_585_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter5_core_1_i_i_reg_585_reg[6]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter5_core_1_i_i_reg_585_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter5_core_1_i_i_reg_585_reg[7]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter5_core_1_i_i_reg_585_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter5_core_1_i_i_reg_585_reg[8]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter5_core_1_i_i_reg_585_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter5_core_1_i_i_reg_585_reg[9]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter5_core_1_i_i_reg_585_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter5_core_1_i_i_reg_585_reg[10]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter5_core_1_i_i_reg_585_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter5_core_1_i_i_reg_585_reg[11]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter5_core_1_i_i_reg_585_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter5_core_1_i_i_reg_585_reg[12]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter5_core_1_i_i_reg_585_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter5_core_1_i_i_reg_585_reg[13]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter5_core_1_i_i_reg_585_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter5_core_1_i_i_reg_585_reg[14]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter5_core_1_i_i_reg_585_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter6_core_1_i_i_reg_585_reg[0]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter6_core_1_i_i_reg_585_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter6_core_1_i_i_reg_585_reg[1]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter6_core_1_i_i_reg_585_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter6_core_1_i_i_reg_585_reg[2]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter6_core_1_i_i_reg_585_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter6_core_1_i_i_reg_585_reg[3]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter6_core_1_i_i_reg_585_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter6_core_1_i_i_reg_585_reg[4]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter6_core_1_i_i_reg_585_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter6_core_1_i_i_reg_585_reg[5]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter6_core_1_i_i_reg_585_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter6_core_1_i_i_reg_585_reg[6]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter6_core_1_i_i_reg_585_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter6_core_1_i_i_reg_585_reg[7]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter6_core_1_i_i_reg_585_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter6_core_1_i_i_reg_585_reg[8]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter6_core_1_i_i_reg_585_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter6_core_1_i_i_reg_585_reg[9]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter6_core_1_i_i_reg_585_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter6_core_1_i_i_reg_585_reg[10]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter6_core_1_i_i_reg_585_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter6_core_1_i_i_reg_585_reg[11]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter6_core_1_i_i_reg_585_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter6_core_1_i_i_reg_585_reg[12]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter6_core_1_i_i_reg_585_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter6_core_1_i_i_reg_585_reg[13]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter6_core_1_i_i_reg_585_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter6_core_1_i_i_reg_585_reg[14]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter6_core_1_i_i_reg_585_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter7_core_1_i_i_reg_585_reg[0]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter7_core_1_i_i_reg_585_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter7_core_1_i_i_reg_585_reg[1]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter7_core_1_i_i_reg_585_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter7_core_1_i_i_reg_585_reg[2]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter7_core_1_i_i_reg_585_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter7_core_1_i_i_reg_585_reg[3]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter7_core_1_i_i_reg_585_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter7_core_1_i_i_reg_585_reg[4]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter7_core_1_i_i_reg_585_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter7_core_1_i_i_reg_585_reg[5]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter7_core_1_i_i_reg_585_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter7_core_1_i_i_reg_585_reg[6]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter7_core_1_i_i_reg_585_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter7_core_1_i_i_reg_585_reg[7]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter7_core_1_i_i_reg_585_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter7_core_1_i_i_reg_585_reg[8]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter7_core_1_i_i_reg_585_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter7_core_1_i_i_reg_585_reg[9]' (FDE) to 'inst/hls_fast_corner_U/FAST_t_opr_U0/ap_phi_reg_pp0_iter7_core_1_i_i_reg_585_reg[10]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\hls_fast_corner_U/PaintMask_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\hls_fast_corner_U/AXIvideo2Mat_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\hls_fast_corner_U/CvtColor_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\hls_fast_corner_U/Dilate_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\hls_fast_corner_U/Duplicate_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\hls_fast_corner_U/FAST_t_opr_U0 /ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\hls_fast_corner_U/Mat2AXIvideo_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\hls_fast_corner_U/Mat2AXIvideo_U0/OUTPUT_STREAM_V_data_V_1_payload_B_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\hls_fast_corner_U/Mat2AXIvideo_U0/OUTPUT_STREAM_V_data_V_1_payload_A_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\hls_fast_corner_U/FAST_t_opr_U0 /\ap_phi_reg_pp0_iter2_core_1_i_i_reg_585_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\hls_fast_corner_U/FAST_t_opr_U0 /\ap_phi_reg_pp0_iter3_core_1_i_i_reg_585_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\hls_fast_corner_U/FAST_t_opr_U0 /\ap_phi_reg_pp0_iter4_core_1_i_i_reg_585_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\hls_fast_corner_U/FAST_t_opr_U0 /\ap_phi_reg_pp0_iter5_core_1_i_i_reg_585_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\hls_fast_corner_U/FAST_t_opr_U0 /\ap_phi_reg_pp0_iter6_core_1_i_i_reg_585_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\hls_fast_corner_U/FAST_t_opr_U0 /\ap_phi_reg_pp0_iter7_core_1_i_i_reg_585_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\hls_fast_corner_U/FAST_t_opr_U0 /\ap_phi_reg_pp0_iter8_core_1_i_i_reg_585_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\hls_fast_corner_U/FAST_t_opr_U0 /\ap_phi_reg_pp0_iter10_core_1_i_i_reg_585_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\hls_fast_corner_U/FAST_t_opr_U0 /\ap_phi_reg_pp0_iter11_core_1_i_i_reg_585_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\hls_fast_corner_U/FAST_t_opr_U0 /\ap_phi_reg_pp0_iter12_core_1_i_i_reg_585_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\hls_fast_corner_U/FAST_t_opr_U0 /\ap_phi_reg_pp0_iter13_core_1_i_i_reg_585_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\hls_fast_corner_U/FAST_t_opr_U0 /\ap_phi_reg_pp0_iter14_core_1_i_i_reg_585_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\hls_fast_corner_U/FAST_t_opr_U0 /\ap_phi_reg_pp0_iter15_core_1_i_i_reg_585_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\hls_fast_corner_U/FAST_t_opr_U0 /\ap_phi_reg_pp0_iter16_core_1_i_i_reg_585_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\hls_fast_corner_U/FAST_t_opr_U0 /\ap_phi_reg_pp0_iter17_core_1_i_i_reg_585_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\hls_fast_corner_U/FAST_t_opr_U0 /\ap_phi_reg_pp0_iter18_core_1_i_i_reg_585_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\hls_fast_corner_U/FAST_t_opr_U0 /\ap_phi_reg_pp0_iter19_core_1_i_i_reg_585_reg[15] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:16 ; elapsed = 00:01:39 . Memory (MB): peak = 843.191 ; gain = 560.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|FAST_t_opr_k_buf_eOg_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FAST_t_opr_k_buf_eOg_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FAST_t_opr_k_buf_eOg_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FAST_t_opr_k_buf_eOg_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FAST_t_opr_k_buf_eOg_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FAST_t_opr_k_buf_eOg_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FAST_t_opr_core_bkbM_ram: | ram_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FAST_t_opr_core_bkbM_ram: | ram_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FAST_t_opr_k_buf_eOg_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FAST_t_opr_k_buf_eOg_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FAST_t_opr_k_buf_eOg_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d20000_A:         | mem_reg    | 32 K x 8(READ_FIRST)   | W |   | 32 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|fifo_w8_d20000_A:         | mem_reg    | 32 K x 8(READ_FIRST)   | W |   | 32 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|fifo_w8_d20000_A:         | mem_reg    | 32 K x 8(READ_FIRST)   | W |   | 32 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+-----------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_fast_corner_mbkb_DSP48_0 | A*B                | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CvtColor                     | C'+(A:0x74bc6)*B'' | 20     | 9      | 29     | -      | 29     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|CvtColor                     | C+(A:0x259168)*B'' | 23     | 9      | 30     | -      | 30     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
+-----------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/hls_fast_corner_U/FAST_t_opr_U0/i_2/k_buf_val_1_V_U/FAST_t_opr_k_buf_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/hls_fast_corner_U/FAST_t_opr_U0/i_3/k_buf_val_2_V_U/FAST_t_opr_k_buf_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/hls_fast_corner_U/FAST_t_opr_U0/i_4/k_buf_val_3_V_U/FAST_t_opr_k_buf_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/hls_fast_corner_U/FAST_t_opr_U0/i_5/k_buf_val_4_V_U/FAST_t_opr_k_buf_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/hls_fast_corner_U/FAST_t_opr_U0/i_7/k_buf_val_5_V_U/FAST_t_opr_k_buf_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/hls_fast_corner_U/FAST_t_opr_U0/i_8/core_buf_val_0_V_U/FAST_t_opr_core_bkbM_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/hls_fast_corner_U/FAST_t_opr_U0/i_9/core_buf_val_1_V_U/FAST_t_opr_core_bkbM_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_61/hls_fast_corner_U/Dilate_U0/k_buf_0_val_3_U/FAST_t_opr_k_buf_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_62/hls_fast_corner_U/Dilate_U0/k_buf_0_val_4_U/FAST_t_opr_k_buf_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_63/hls_fast_corner_U/Dilate_U0/k_buf_0_val_5_U/FAST_t_opr_k_buf_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_182/hls_fast_corner_U/src1_data_stream_0_s_U/mem_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_182/hls_fast_corner_U/src1_data_stream_0_s_U/mem_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_182/hls_fast_corner_U/src1_data_stream_0_s_U/mem_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_182/hls_fast_corner_U/src1_data_stream_0_s_U/mem_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_182/hls_fast_corner_U/src1_data_stream_0_s_U/mem_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_182/hls_fast_corner_U/src1_data_stream_0_s_U/mem_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_182/hls_fast_corner_U/src1_data_stream_0_s_U/mem_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_182/hls_fast_corner_U/src1_data_stream_0_s_U/mem_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_191/hls_fast_corner_U/src1_data_stream_1_s_U/mem_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_191/hls_fast_corner_U/src1_data_stream_1_s_U/mem_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_191/hls_fast_corner_U/src1_data_stream_1_s_U/mem_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_191/hls_fast_corner_U/src1_data_stream_1_s_U/mem_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_191/hls_fast_corner_U/src1_data_stream_1_s_U/mem_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_191/hls_fast_corner_U/src1_data_stream_1_s_U/mem_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_191/hls_fast_corner_U/src1_data_stream_1_s_U/mem_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_191/hls_fast_corner_U/src1_data_stream_1_s_U/mem_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_200/hls_fast_corner_U/src1_data_stream_2_s_U/mem_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_200/hls_fast_corner_U/src1_data_stream_2_s_U/mem_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_200/hls_fast_corner_U/src1_data_stream_2_s_U/mem_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_200/hls_fast_corner_U/src1_data_stream_2_s_U/mem_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_200/hls_fast_corner_U/src1_data_stream_2_s_U/mem_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_200/hls_fast_corner_U/src1_data_stream_2_s_U/mem_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_200/hls_fast_corner_U/src1_data_stream_2_s_U/mem_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_200/hls_fast_corner_U/src1_data_stream_2_s_U/mem_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:38 ; elapsed = 00:02:02 . Memory (MB): peak = 879.531 ; gain = 596.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:41 ; elapsed = 00:02:06 . Memory (MB): peak = 900.129 ; gain = 617.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|FAST_t_opr_k_buf_eOg_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FAST_t_opr_k_buf_eOg_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FAST_t_opr_k_buf_eOg_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FAST_t_opr_k_buf_eOg_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FAST_t_opr_k_buf_eOg_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FAST_t_opr_k_buf_eOg_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FAST_t_opr_core_bkbM_ram: | ram_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FAST_t_opr_core_bkbM_ram: | ram_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FAST_t_opr_k_buf_eOg_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FAST_t_opr_k_buf_eOg_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FAST_t_opr_k_buf_eOg_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d20000_A:         | mem_reg    | 32 K x 8(READ_FIRST)   | W |   | 32 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|fifo_w8_d20000_A:         | mem_reg    | 32 K x 8(READ_FIRST)   | W |   | 32 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|fifo_w8_d20000_A:         | mem_reg    | 32 K x 8(READ_FIRST)   | W |   | 32 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/hls_fast_corner_U/FAST_t_opr_U0/k_buf_val_1_V_U/FAST_t_opr_k_buf_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/hls_fast_corner_U/FAST_t_opr_U0/k_buf_val_2_V_U/FAST_t_opr_k_buf_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/hls_fast_corner_U/FAST_t_opr_U0/k_buf_val_3_V_U/FAST_t_opr_k_buf_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/hls_fast_corner_U/FAST_t_opr_U0/k_buf_val_4_V_U/FAST_t_opr_k_buf_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/hls_fast_corner_U/FAST_t_opr_U0/k_buf_val_5_V_U/FAST_t_opr_k_buf_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/hls_fast_corner_U/FAST_t_opr_U0/core_buf_val_0_V_U/FAST_t_opr_core_bkbM_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/hls_fast_corner_U/FAST_t_opr_U0/core_buf_val_1_V_U/FAST_t_opr_core_bkbM_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/hls_fast_corner_U/Dilate_U0/k_buf_0_val_3_U/FAST_t_opr_k_buf_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/hls_fast_corner_U/Dilate_U0/k_buf_0_val_4_U/FAST_t_opr_k_buf_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/hls_fast_corner_U/Dilate_U0/k_buf_0_val_5_U/FAST_t_opr_k_buf_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/hls_fast_corner_U/src1_data_stream_0_s_U/mem_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/hls_fast_corner_U/src1_data_stream_0_s_U/mem_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/hls_fast_corner_U/src1_data_stream_0_s_U/mem_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/hls_fast_corner_U/src1_data_stream_0_s_U/mem_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/hls_fast_corner_U/src1_data_stream_0_s_U/mem_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/hls_fast_corner_U/src1_data_stream_0_s_U/mem_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/hls_fast_corner_U/src1_data_stream_0_s_U/mem_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/hls_fast_corner_U/src1_data_stream_0_s_U/mem_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/hls_fast_corner_U/src1_data_stream_1_s_U/mem_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/hls_fast_corner_U/src1_data_stream_1_s_U/mem_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/hls_fast_corner_U/src1_data_stream_1_s_U/mem_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/hls_fast_corner_U/src1_data_stream_1_s_U/mem_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/hls_fast_corner_U/src1_data_stream_1_s_U/mem_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/hls_fast_corner_U/src1_data_stream_1_s_U/mem_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/hls_fast_corner_U/src1_data_stream_1_s_U/mem_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/hls_fast_corner_U/src1_data_stream_1_s_U/mem_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/hls_fast_corner_U/src1_data_stream_2_s_U/mem_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/hls_fast_corner_U/src1_data_stream_2_s_U/mem_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/hls_fast_corner_U/src1_data_stream_2_s_U/mem_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/hls_fast_corner_U/src1_data_stream_2_s_U/mem_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/hls_fast_corner_U/src1_data_stream_2_s_U/mem_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/hls_fast_corner_U/src1_data_stream_2_s_U/mem_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/hls_fast_corner_U/src1_data_stream_2_s_U/mem_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/hls_fast_corner_U/src1_data_stream_2_s_U/mem_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:50 ; elapsed = 00:02:15 . Memory (MB): peak = 964.598 ; gain = 681.914
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop hls_fast_corner_U/FAST_t_opr_U0/b0_2_7_i_i_reg_5379_reg[1] is being inverted and renamed to hls_fast_corner_U/FAST_t_opr_U0/b0_2_7_i_i_reg_5379_reg[1]_inv.
INFO: [Synth 8-5365] Flop hls_fast_corner_U/FAST_t_opr_U0/b0_2_7_i_i_reg_5379_reg[2] is being inverted and renamed to hls_fast_corner_U/FAST_t_opr_U0/b0_2_7_i_i_reg_5379_reg[2]_inv.
INFO: [Synth 8-5365] Flop hls_fast_corner_U/FAST_t_opr_U0/b0_2_7_i_i_reg_5379_reg[3] is being inverted and renamed to hls_fast_corner_U/FAST_t_opr_U0/b0_2_7_i_i_reg_5379_reg[3]_inv.
INFO: [Synth 8-5365] Flop hls_fast_corner_U/FAST_t_opr_U0/b0_2_7_i_i_reg_5379_reg[4] is being inverted and renamed to hls_fast_corner_U/FAST_t_opr_U0/b0_2_7_i_i_reg_5379_reg[4]_inv.
INFO: [Synth 8-5365] Flop hls_fast_corner_U/FAST_t_opr_U0/b0_2_7_i_i_reg_5379_reg[5] is being inverted and renamed to hls_fast_corner_U/FAST_t_opr_U0/b0_2_7_i_i_reg_5379_reg[5]_inv.
INFO: [Synth 8-5365] Flop hls_fast_corner_U/FAST_t_opr_U0/b0_2_7_i_i_reg_5379_reg[6] is being inverted and renamed to hls_fast_corner_U/FAST_t_opr_U0/b0_2_7_i_i_reg_5379_reg[6]_inv.
INFO: [Synth 8-5365] Flop hls_fast_corner_U/FAST_t_opr_U0/b0_2_7_i_i_reg_5379_reg[7] is being inverted and renamed to hls_fast_corner_U/FAST_t_opr_U0/b0_2_7_i_i_reg_5379_reg[7]_inv.
INFO: [Synth 8-6064] Net \hls_fast_corner_U/Duplicate_U0_src1_data_stream_2_s_write  is driving 96 big block pins (URAM, BRAM and DSP loads). Created 10 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:53 ; elapsed = 00:02:18 . Memory (MB): peak = 964.598 ; gain = 681.914
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:53 ; elapsed = 00:02:19 . Memory (MB): peak = 964.598 ; gain = 681.914
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:55 ; elapsed = 00:02:21 . Memory (MB): peak = 964.598 ; gain = 681.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:55 ; elapsed = 00:02:21 . Memory (MB): peak = 964.598 ; gain = 681.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:55 ; elapsed = 00:02:21 . Memory (MB): peak = 964.598 ; gain = 681.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:56 ; elapsed = 00:02:22 . Memory (MB): peak = 964.598 ; gain = 681.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------------+----------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name         | RTL Name                                                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------------+----------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|hls_fast_corner_top | hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter15_tmp_81_4_i_i_reg_5232_reg[31]        | 3      | 9     | NO           | NO                 | NO                | 9      | 0       | 
|hls_fast_corner_top | hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter15_tmp_83_4_i_i_reg_5237_reg[31]        | 3      | 9     | NO           | NO                 | NO                | 9      | 0       | 
|hls_fast_corner_top | hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter19_or_cond4_i_i_reg_4561_reg[0]         | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|hls_fast_corner_top | hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter17_t_V_3_reg_573_reg[10]                | 16     | 11    | NO           | NO                 | YES               | 11     | 0       | 
|hls_fast_corner_top | hls_fast_corner_U/FAST_t_opr_U0/win_val_3_V_2_fu_292_reg[7]                            | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|hls_fast_corner_top | hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter6_or_cond9_i_i_reg_4810_reg[0]          | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hls_fast_corner_top | hls_fast_corner_U/FAST_t_opr_U0/win_val_1_V_1_fu_228_reg[7]                            | 4      | 8     | NO           | NO                 | NO                | 8      | 0       | 
|hls_fast_corner_top | hls_fast_corner_U/FAST_t_opr_U0/win_val_2_V_0_fu_252_reg[7]                            | 6      | 8     | NO           | NO                 | NO                | 8      | 0       | 
|hls_fast_corner_top | hls_fast_corner_U/FAST_t_opr_U0/win_val_3_V_0_fu_280_reg[7]                            | 3      | 8     | NO           | NO                 | NO                | 8      | 0       | 
|hls_fast_corner_top | hls_fast_corner_U/FAST_t_opr_U0/win_val_4_V_0_fu_308_reg[7]                            | 6      | 8     | NO           | NO                 | NO                | 8      | 0       | 
|hls_fast_corner_top | hls_fast_corner_U/FAST_t_opr_U0/win_val_5_V_1_fu_336_reg[7]                            | 4      | 8     | NO           | NO                 | NO                | 8      | 0       | 
|hls_fast_corner_top | hls_fast_corner_U/FAST_t_opr_U0/win_val_6_V_3_fu_368_reg[7]                            | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|hls_fast_corner_top | hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter6_or_cond10_i_i_reg_4825_reg[0]         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hls_fast_corner_top | hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter6_tmp_60_3_not_i_i_reg_4785_reg[0]      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hls_fast_corner_top | hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter6_tmp_62_3_i_i_reg_4790_reg[0]          | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hls_fast_corner_top | hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter6_not_or_cond11_i_i_reg_4852_reg[0]     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hls_fast_corner_top | hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter6_tmp_60_5_not_i_i_reg_4815_reg[0]      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hls_fast_corner_top | hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter6_tmp_62_5_i_i_reg_4820_reg[0]          | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hls_fast_corner_top | hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter6_tmp_60_4_not_i_i_reg_4800_reg[0]      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hls_fast_corner_top | hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter6_tmp_62_4_i_i_reg_4805_reg[0]          | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hls_fast_corner_top | hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter19_or_cond_i_i_reg_4516_reg[0]          | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|hls_fast_corner_top | hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter6_r_V_8_i_i_reg_4732_reg[8]             | 3      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|hls_fast_corner_top | hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010_reg[8]  | 9      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|hls_fast_corner_top | hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725_reg[8]           | 6      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|hls_fast_corner_top | hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110_reg[8] | 6      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|hls_fast_corner_top | hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter6_r_V_5_i_i_reg_4664_reg[8]             | 4      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|hls_fast_corner_top | hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998_reg[8]  | 8      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|hls_fast_corner_top | hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706_reg[8]           | 5      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|hls_fast_corner_top | hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068_reg[8] | 6      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|hls_fast_corner_top | hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter6_r_V_3_i_i_reg_4650_reg[8]             | 4      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|hls_fast_corner_top | hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986_reg[8]  | 7      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|hls_fast_corner_top | hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692_reg[8]           | 4      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|hls_fast_corner_top | hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026_reg[8] | 6      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|hls_fast_corner_top | hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter6_r_V_1_i_i_reg_4636_reg[8]             | 4      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|hls_fast_corner_top | hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974_reg[8]  | 6      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|hls_fast_corner_top | hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737_reg[8]           | 6      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|hls_fast_corner_top | hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter9_r_V_i_i_reg_4629_reg[8]               | 7      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|hls_fast_corner_top | hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter6_r_V_2_i_i_reg_4643_reg[8]             | 4      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|hls_fast_corner_top | hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter6_r_V_4_i_i_reg_4657_reg[8]             | 4      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|hls_fast_corner_top | hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter6_r_V_i_i_64_reg_4720_reg[8]            | 3      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|hls_fast_corner_top | hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter6_r_V_6_i_i_reg_4671_reg[8]             | 3      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|hls_fast_corner_top | hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968_reg[8]  | 6      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|hls_fast_corner_top | hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713_reg[8]           | 6      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|hls_fast_corner_top | hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004_reg[8]  | 5      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|hls_fast_corner_top | hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699_reg[8]           | 5      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|hls_fast_corner_top | hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992_reg[8]  | 4      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|hls_fast_corner_top | hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681_reg[8]           | 4      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|hls_fast_corner_top | hls_fast_corner_U/FAST_t_opr_U0/ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980_reg[8]  | 3      | 9     | NO           | NO                 | YES               | 9      | 0       | 
+--------------------+----------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   675|
|2     |DSP48E1    |     1|
|3     |DSP48E1_1  |     1|
|4     |DSP48E1_2  |     1|
|5     |LUT1       |    94|
|6     |LUT2       |  2706|
|7     |LUT3       |  1325|
|8     |LUT4       |  1546|
|9     |LUT5       |   552|
|10    |LUT6       |   742|
|11    |MUXF7      |     3|
|12    |RAMB18E1   |     8|
|13    |RAMB18E1_1 |     1|
|14    |RAMB36E1   |     2|
|15    |RAMB36E1_1 |    24|
|16    |SRL16E     |   337|
|17    |SRLC32E    |     2|
|18    |FDRE       |  3585|
|19    |FDSE       |    44|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------------------------------+-------------------------------+------+
|      |Instance                                 |Module                         |Cells |
+------+-----------------------------------------+-------------------------------+------+
|1     |top                                      |                               | 11649|
|2     |  inst                                   |hls_fast_corner_top            | 11649|
|3     |    hls_fast_corner_CONTROL_BUS_if_U     |hls_fast_corner_CONTROL_BUS_if |   593|
|4     |    hls_fast_corner_U                    |hls_fast_corner                | 11056|
|5     |      AXIvideo2Mat_U0                    |AXIvideo2Mat                   |   421|
|6     |      CvtColor_U0                        |CvtColor                       |   158|
|7     |        hls_fast_corner_mbkb_U24         |hls_fast_corner_mbkb           |    23|
|8     |          hls_fast_corner_mbkb_DSP48_0_U |hls_fast_corner_mbkb_DSP48_0   |    23|
|9     |        hls_fast_corner_mcud_U25         |hls_fast_corner_mcud           |     2|
|10    |          hls_fast_corner_mcud_DSP48_1_U |hls_fast_corner_mcud_DSP48_1   |     2|
|11    |        hls_fast_corner_mdEe_U26         |hls_fast_corner_mdEe           |     6|
|12    |          hls_fast_corner_mdEe_DSP48_2_U |hls_fast_corner_mdEe_DSP48_2   |     6|
|13    |      Dilate_U0                          |Dilate                         |   600|
|14    |        k_buf_0_val_3_U                  |FAST_t_opr_k_buf_eOg_83        |    29|
|15    |          FAST_t_opr_k_buf_eOg_ram_U     |FAST_t_opr_k_buf_eOg_ram_88    |    29|
|16    |        k_buf_0_val_4_U                  |FAST_t_opr_k_buf_eOg_84        |    29|
|17    |          FAST_t_opr_k_buf_eOg_ram_U     |FAST_t_opr_k_buf_eOg_ram_87    |    29|
|18    |        k_buf_0_val_5_U                  |FAST_t_opr_k_buf_eOg_85        |    58|
|19    |          FAST_t_opr_k_buf_eOg_ram_U     |FAST_t_opr_k_buf_eOg_ram_86    |    58|
|20    |      Duplicate_U0                       |Duplicate                      |   106|
|21    |      FAST_t_opr_U0                      |FAST_t_opr                     |  8084|
|22    |        core_buf_val_0_V_U               |FAST_t_opr_core_bkbM           |    21|
|23    |          FAST_t_opr_core_bkbM_ram_U     |FAST_t_opr_core_bkbM_ram_82    |    21|
|24    |        core_buf_val_1_V_U               |FAST_t_opr_core_bkbM_24        |    39|
|25    |          FAST_t_opr_core_bkbM_ram_U     |FAST_t_opr_core_bkbM_ram       |    39|
|26    |        grp_reg_int_s_fu_3497            |reg_int_s                      |    65|
|27    |        grp_reg_int_s_fu_3504            |reg_int_s_25                   |    40|
|28    |        grp_reg_int_s_fu_3511            |reg_int_s_26                   |    75|
|29    |        grp_reg_int_s_fu_3519            |reg_int_s_27                   |    75|
|30    |        grp_reg_int_s_fu_3527            |reg_int_s_28                   |    75|
|31    |        grp_reg_int_s_fu_3535            |reg_int_s_29                   |    75|
|32    |        grp_reg_int_s_fu_3543            |reg_int_s_30                   |    40|
|33    |        grp_reg_int_s_fu_3550            |reg_int_s_31                   |    65|
|34    |        grp_reg_int_s_fu_3567            |reg_int_s_32                   |    75|
|35    |        grp_reg_int_s_fu_3574            |reg_int_s_33                   |    75|
|36    |        grp_reg_int_s_fu_3581            |reg_int_s_34                   |    44|
|37    |        grp_reg_int_s_fu_3588            |reg_int_s_35                   |    19|
|38    |        grp_reg_int_s_fu_3595            |reg_int_s_36                   |    19|
|39    |        grp_reg_int_s_fu_3602            |reg_int_s_37                   |    44|
|40    |        grp_reg_int_s_fu_3619            |reg_int_s_38                   |    75|
|41    |        grp_reg_int_s_fu_3626            |reg_int_s_39                   |    75|
|42    |        grp_reg_int_s_fu_3633            |reg_int_s_40                   |    44|
|43    |        grp_reg_int_s_fu_3639            |reg_int_s_41                   |    19|
|44    |        grp_reg_int_s_fu_3645            |reg_int_s_42                   |    19|
|45    |        grp_reg_int_s_fu_3652            |reg_int_s_43                   |    44|
|46    |        grp_reg_int_s_fu_3659            |reg_int_s_44                   |   128|
|47    |        grp_reg_int_s_fu_3667            |reg_int_s_45                   |   139|
|48    |        grp_reg_int_s_fu_3697            |reg_int_s_46                   |   110|
|49    |        grp_reg_int_s_fu_3705            |reg_int_s_47                   |    85|
|50    |        grp_reg_int_s_fu_3713            |reg_int_s_48                   |    85|
|51    |        grp_reg_int_s_fu_3721            |reg_int_s_49                   |   110|
|52    |        grp_reg_int_s_fu_3729            |reg_int_s_50                   |    54|
|53    |        grp_reg_int_s_fu_3736            |reg_int_s_51                   |    54|
|54    |        grp_reg_int_s_fu_3743            |reg_int_s_52                   |   138|
|55    |        grp_reg_int_s_fu_3751            |reg_int_s_53                   |   138|
|56    |        grp_reg_int_s_fu_3759            |reg_int_s_54                   |    89|
|57    |        grp_reg_int_s_fu_3767            |reg_int_s_55                   |    64|
|58    |        grp_reg_int_s_fu_3775            |reg_int_s_56                   |    99|
|59    |        grp_reg_int_s_fu_3783            |reg_int_s_57                   |    99|
|60    |        grp_reg_int_s_fu_3791            |reg_int_s_58                   |    64|
|61    |        grp_reg_int_s_fu_3799            |reg_int_s_59                   |    89|
|62    |        grp_reg_int_s_fu_3807            |reg_int_s_60                   |   138|
|63    |        grp_reg_int_s_fu_3815            |reg_int_s_61                   |   138|
|64    |        grp_reg_int_s_fu_3823            |reg_int_s_62                   |   138|
|65    |        grp_reg_int_s_fu_3831            |reg_int_s_63                   |   138|
|66    |        grp_reg_int_s_fu_3839            |reg_int_s_64                   |   138|
|67    |        grp_reg_int_s_fu_3846            |reg_int_s_65                   |   138|
|68    |        grp_reg_int_s_fu_3853            |reg_int_s_66                   |   138|
|69    |        grp_reg_int_s_fu_3860            |reg_int_s_67                   |   138|
|70    |        grp_reg_int_s_fu_3867            |reg_int_s_68                   |   138|
|71    |        grp_reg_int_s_fu_3874            |reg_int_s_69                   |   138|
|72    |        grp_reg_int_s_fu_3881            |reg_int_s_70                   |   138|
|73    |        grp_reg_int_s_fu_3888            |reg_int_s_71                   |   139|
|74    |        k_buf_val_0_V_U                  |FAST_t_opr_k_buf_eOg           |     2|
|75    |          FAST_t_opr_k_buf_eOg_ram_U     |FAST_t_opr_k_buf_eOg_ram_81    |     2|
|76    |        k_buf_val_1_V_U                  |FAST_t_opr_k_buf_eOg_72        |     1|
|77    |          FAST_t_opr_k_buf_eOg_ram_U     |FAST_t_opr_k_buf_eOg_ram_80    |     1|
|78    |        k_buf_val_2_V_U                  |FAST_t_opr_k_buf_eOg_73        |     1|
|79    |          FAST_t_opr_k_buf_eOg_ram_U     |FAST_t_opr_k_buf_eOg_ram_79    |     1|
|80    |        k_buf_val_3_V_U                  |FAST_t_opr_k_buf_eOg_74        |     1|
|81    |          FAST_t_opr_k_buf_eOg_ram_U     |FAST_t_opr_k_buf_eOg_ram_78    |     1|
|82    |        k_buf_val_4_V_U                  |FAST_t_opr_k_buf_eOg_75        |     1|
|83    |          FAST_t_opr_k_buf_eOg_ram_U     |FAST_t_opr_k_buf_eOg_ram_77    |     1|
|84    |        k_buf_val_5_V_U                  |FAST_t_opr_k_buf_eOg_76        |    14|
|85    |          FAST_t_opr_k_buf_eOg_ram_U     |FAST_t_opr_k_buf_eOg_ram       |    14|
|86    |      Mat2AXIvideo_U0                    |Mat2AXIvideo                   |   228|
|87    |      PaintMask_U0                       |PaintMask                      |   223|
|88    |      dmask_data_stream_0_U              |fifo_w8_d1_A                   |    27|
|89    |        U_fifo_w8_d1_A_ram               |fifo_w8_d1_A_shiftReg_23       |    20|
|90    |      gray_data_stream_0_s_U             |fifo_w8_d1_A_0                 |    33|
|91    |        U_fifo_w8_d1_A_ram               |fifo_w8_d1_A_shiftReg_22       |    24|
|92    |      mask_data_stream_0_s_U             |fifo_w8_d1_A_1                 |    11|
|93    |        U_fifo_w8_d1_A_ram               |fifo_w8_d1_A_shiftReg_21       |     4|
|94    |      p_dst_data_stream_0_s_U            |fifo_w8_d1_A_2                 |    32|
|95    |        U_fifo_w8_d1_A_ram               |fifo_w8_d1_A_shiftReg_20       |    24|
|96    |      p_dst_data_stream_1_s_U            |fifo_w8_d1_A_3                 |    32|
|97    |        U_fifo_w8_d1_A_ram               |fifo_w8_d1_A_shiftReg_19       |    24|
|98    |      p_dst_data_stream_2_s_U            |fifo_w8_d1_A_4                 |    32|
|99    |        U_fifo_w8_d1_A_ram               |fifo_w8_d1_A_shiftReg_18       |    24|
|100   |      p_src_data_stream_0_s_U            |fifo_w8_d1_A_5                 |    32|
|101   |        U_fifo_w8_d1_A_ram               |fifo_w8_d1_A_shiftReg_17       |    24|
|102   |      p_src_data_stream_1_s_U            |fifo_w8_d1_A_6                 |    32|
|103   |        U_fifo_w8_d1_A_ram               |fifo_w8_d1_A_shiftReg_16       |    24|
|104   |      p_src_data_stream_2_s_U            |fifo_w8_d1_A_7                 |    32|
|105   |        U_fifo_w8_d1_A_ram               |fifo_w8_d1_A_shiftReg_15       |    24|
|106   |      src0_data_stream_0_s_U             |fifo_w8_d1_A_8                 |    31|
|107   |        U_fifo_w8_d1_A_ram               |fifo_w8_d1_A_shiftReg_14       |    24|
|108   |      src0_data_stream_1_s_U             |fifo_w8_d1_A_9                 |    31|
|109   |        U_fifo_w8_d1_A_ram               |fifo_w8_d1_A_shiftReg_13       |    24|
|110   |      src0_data_stream_2_s_U             |fifo_w8_d1_A_10                |    31|
|111   |        U_fifo_w8_d1_A_ram               |fifo_w8_d1_A_shiftReg          |    24|
|112   |      src1_data_stream_0_s_U             |fifo_w8_d20000_A               |   161|
|113   |      src1_data_stream_1_s_U             |fifo_w8_d20000_A_11            |   161|
|114   |      src1_data_stream_2_s_U             |fifo_w8_d20000_A_12            |   163|
+------+-----------------------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:56 ; elapsed = 00:02:22 . Memory (MB): peak = 964.598 ; gain = 681.914
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 328 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:34 ; elapsed = 00:02:01 . Memory (MB): peak = 964.598 ; gain = 321.172
Synthesis Optimization Complete : Time (s): cpu = 00:01:56 ; elapsed = 00:02:22 . Memory (MB): peak = 964.598 ; gain = 681.914
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 716 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 964.598 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
351 Infos, 191 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:02 ; elapsed = 00:02:30 . Memory (MB): peak = 964.598 ; gain = 689.961
INFO: [Coretcl 2-1174] Renamed 113 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 964.598 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Dj/Desktop/vivado/miz_sys.runs/miz_sys_hls_fast_corner_0_1_synth_1/miz_sys_hls_fast_corner_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file miz_sys_hls_fast_corner_0_1_utilization_synth.rpt -pb miz_sys_hls_fast_corner_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar  5 18:03:16 2021...
