
---------- Begin Simulation Statistics ----------
simSeconds                                   0.160545                       # Number of seconds simulated (Second)
simTicks                                 160545452000                       # Number of ticks simulated (Tick)
finalTick                                160545452000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     50.16                       # Real time elapsed on the host (Second)
hostTickRate                               3200448885                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     737944                       # Number of bytes of host memory used (Byte)
simInsts                                    121459262                       # Number of instructions simulated (Count)
simOps                                      135523974                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  2421267                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    2701645                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                        321090904                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               2.643610                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.378271                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.issuedInstType_0::No_OpClass       3363000      2.48%      2.48% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::IntAlu          64737096     47.77%     50.25% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::IntMult            70231      0.05%     50.30% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::IntDiv             22610      0.02%     50.32% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::FloatAdd              22      0.00%     50.32% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::FloatCmp              52      0.00%     50.32% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::FloatCvt              45      0.00%     50.32% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::FloatMult             22      0.00%     50.32% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::FloatMultAcc            0      0.00%     50.32% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::FloatDiv              44      0.00%     50.32% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::FloatMisc          11146      0.01%     50.33% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::FloatSqrt              0      0.00%     50.33% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdAdd           644651      0.48%     50.80% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdAddAcc             0      0.00%     50.80% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdAlu          5986830      4.42%     55.22% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdCmp            19277      0.01%     55.23% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdCvt               11      0.00%     55.23% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdMisc          125753      0.09%     55.33% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdMult               0      0.00%     55.33% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdMultAcc      9589760      7.08%     62.40% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdMatMultAcc            0      0.00%     62.40% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdShift         389035      0.29%     62.69% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdShiftAcc            0      0.00%     62.69% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdDiv                0      0.00%     62.69% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdSqrt               0      0.00%     62.69% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatAdd            0      0.00%     62.69% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatAlu            0      0.00%     62.69% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatCmp            0      0.00%     62.69% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatCvt            0      0.00%     62.69% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatDiv            0      0.00%     62.69% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatMisc            0      0.00%     62.69% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatMult            0      0.00%     62.69% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatMultAcc            0      0.00%     62.69% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatMatMultAcc            0      0.00%     62.69% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatSqrt            0      0.00%     62.69% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdReduceAdd            0      0.00%     62.69% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdReduceAlu            0      0.00%     62.69% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdReduceCmp            0      0.00%     62.69% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatReduceAdd            0      0.00%     62.69% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatReduceCmp            0      0.00%     62.69% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdAes         11779277      8.69%     71.38% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdAesMix      10600662      7.82%     79.20% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdSha1Hash            0      0.00%     79.20% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdSha1Hash2            0      0.00%     79.20% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdSha256Hash           16      0.00%     79.20% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdSha256Hash2           16      0.00%     79.20% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdShaSigma2           12      0.00%     79.20% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdShaSigma3           12      0.00%     79.20% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdSha3               0      0.00%     79.20% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdSm4e               0      0.00%     79.20% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdCrc                0      0.00%     79.20% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdPredAlu            0      0.00%     79.20% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdDotProd            0      0.00%     79.20% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::Matrix                 0      0.00%     79.20% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::MatrixMov              0      0.00%     79.20% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::MatrixOP               0      0.00%     79.20% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::MemRead         19795285     14.61%     93.81% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::MemWrite         8348517      6.16%     99.97% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::FloatMemRead            0      0.00%     99.97% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::FloatMemWrite            0      0.00%     99.97% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::InstPrefetch            0      0.00%     99.97% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideLoad            0      0.00%     99.97% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideStore            0      0.00%     99.97% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%     99.97% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideMaskStore            0      0.00%     99.97% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdStridedLoad            0      0.00%     99.97% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdStridedStore            0      0.00%     99.97% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdIndexedLoad            0      0.00%     99.97% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdIndexedStore            0      0.00%     99.97% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdWholeRegisterLoad            0      0.00%     99.97% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdWholeRegisterStore            0      0.00%     99.97% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%     99.97% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%     99.97% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%     99.97% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%     99.97% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdStrideSegmentedLoad            0      0.00%     99.97% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdStrideSegmentedStore            0      0.00%     99.97% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdExt                0      0.00%     99.97% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatExt            0      0.00%     99.97% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdConfig             0      0.00%     99.97% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdBf16Add            0      0.00%     99.97% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdBf16Cmp            0      0.00%     99.97% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdBf16Cvt            0      0.00%     99.97% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdBf16DotProd            0      0.00%     99.97% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdBf16MatMultAcc            0      0.00%     99.97% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdBf16Mult            0      0.00%     99.97% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdBf16MultAcc            0      0.00%     99.97% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::Bf16Cvt                0      0.00%     99.97% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::System             40592      0.03%    100.00% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::total          135523974                       # Number of insts issued per FU, per thread (Count)
system.cpu.commitStats0.numInsts            121459262                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps              135523974                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP      121396142                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP        135460854                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.numUserInsts        121459262                       # Numbrer of instructions committed in user mode (Count)
system.cpu.commitStats0.numUserOps          135523974                       # Number of ops committed in user mode (Count)
system.cpu.commitStats0.ratioUserInsts              1                       # Ratio of instructions committed in user mode (Ratio)
system.cpu.commitStats0.ratioUserOps                1                       # Ratio of ops committed in user mode (Ratio)
system.cpu.commitStats0.cpi                  2.643610                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.378271                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs           28143802                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts          85203714                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts         19795285                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts         8348517                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts          61905522                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass      3363000      2.48%      2.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     64737096     47.77%     50.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult        70231      0.05%     50.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv        22610      0.02%     50.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd           22      0.00%     50.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp           52      0.00%     50.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt           45      0.00%     50.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult           22      0.00%     50.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     50.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv           44      0.00%     50.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc        11146      0.01%     50.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     50.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd       644651      0.48%     50.80% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     50.80% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu      5986830      4.42%     55.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp        19277      0.01%     55.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt           11      0.00%     55.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc       125753      0.09%     55.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     55.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc      9589760      7.08%     62.40% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     62.40% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift       389035      0.29%     62.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     62.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     62.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     62.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     62.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     62.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     62.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     62.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     62.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     62.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     62.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     62.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     62.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     62.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     62.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     62.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     62.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     62.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     62.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes     11779277      8.69%     71.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix     10600662      7.82%     79.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash           16      0.00%     79.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2           16      0.00%     79.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2           12      0.00%     79.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3           12      0.00%     79.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha3            0      0.00%     79.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSm4e            0      0.00%     79.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCrc            0      0.00%     79.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDotProd            0      0.00%     79.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     79.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     79.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     79.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead     19795285     14.61%     93.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      8348517      6.16%     99.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead            0      0.00%     99.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite            0      0.00%     99.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%     99.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%     99.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%     99.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%     99.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%     99.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%     99.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%     99.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%     99.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%     99.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%     99.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%     99.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%     99.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%     99.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%     99.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%     99.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%     99.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%     99.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%     99.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%     99.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%     99.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdBf16Add            0      0.00%     99.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdBf16Cmp            0      0.00%     99.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdBf16Cvt            0      0.00%     99.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdBf16DotProd            0      0.00%     99.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdBf16MatMultAcc            0      0.00%     99.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdBf16Mult            0      0.00%     99.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdBf16MultAcc            0      0.00%     99.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Bf16Cvt            0      0.00%     99.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::System        40592      0.03%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total    135523974                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl      9719224                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl      9239368                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl       479856                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl      8761050                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl       958174                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall       374777                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn       374772                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.functionCalls          374777                       # Number of function calls committed (Count)
system.cpu.commitStats0.numCallsReturns        749549                       # Number of function calls and returns committed (Count)
system.cpu.dcache.demandHits::cpu.data       28358701                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          28358701                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      28358701                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         28358701                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       145167                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          145167                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       145167                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         145167                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   7264992000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   7264992000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   7264992000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   7264992000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     28503868                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      28503868                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     28503868                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     28503868                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.005093                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.005093                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.005093                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.005093                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 50045.754200                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 50045.754200                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 50045.754200                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 50045.754200                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_wbuffers            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_wbuffers            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_wbuffers          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        65620                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             65620                       # number of writebacks (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       145167                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       145167                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       145167                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       145167                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   7119825000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   7119825000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   7119825000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   7119825000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.005093                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.005093                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.005093                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.005093                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 49045.754200                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 49045.754200                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 49045.754200                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 49045.754200                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 144476                       # number of replacements (Count)
system.cpu.dcache.LoadLockedReq.hits::cpu.data            3                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total            3                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data            1                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total            1                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::cpu.data        65000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total        65000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data            4                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total            4                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.250000                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.250000                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data        65000                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total        65000                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrMisses::cpu.data            1                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::total            1                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::cpu.data        64000                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::total        64000                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissRate::cpu.data     0.250000                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.250000                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::cpu.data        64000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total        64000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data     20076399                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        20076399                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        92942                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         92942                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   5580772500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   5580772500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     20169341                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     20169341                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.004608                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.004608                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 60045.754341                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 60045.754341                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        92942                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        92942                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   5487830500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   5487830500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.004608                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.004608                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 59045.754341                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 59045.754341                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::cpu.data            4                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total            4                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::cpu.data            4                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total            4                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.hits::cpu.data        14879                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total           14879                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data          332                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total           332                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data     18410000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total     18410000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data        15211                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total        15211                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.021826                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.021826                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data 55451.807229                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total 55451.807229                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data          332                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total          332                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data     18078000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total     18078000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.021826                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.021826                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data 54451.807229                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total 54451.807229                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.hits::cpu.data        12229                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.hits::total        12229                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.misses::cpu.data        21650                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total        21650                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::cpu.data    217072000                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total    217072000                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::cpu.data        33879                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total        33879                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::cpu.data     0.639039                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total     0.639039                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::cpu.data 10026.420323                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 10026.420323                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrMisses::cpu.data        21650                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total        21650                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::cpu.data    195422000                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total    195422000                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::cpu.data     0.639039                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total     0.639039                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::cpu.data  9026.420323                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total  9026.420323                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      8270073                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        8270073                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        30575                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        30575                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   1467147500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   1467147500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      8300648                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      8300648                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.003683                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.003683                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 47985.200327                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 47985.200327                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        30575                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        30575                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   1436572500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   1436572500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.003683                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.003683                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 46985.200327                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 46985.200327                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 160545452000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1023.218627                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             28519087                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             145500                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             196.007471                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              150000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  1023.218627                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999237                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999237                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           38                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          116                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          841                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3           29                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           57183674                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          57183674                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 160545452000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles     0.002000                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles 321090903.998000                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction     1.000000                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction     0.000000                       # Percentage of idle cycles (Ratio)
system.cpu.executeStats0.numInsts           121459262                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches          9719224                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts        19795285                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts        8348517                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            0.378271                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads       94157335                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites      26121424                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntAluAccesses     85203714                       # Number of integer alu accesses (Count)
system.cpu.executeStats0.numIntRegReads     128682292                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites     52941192                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs          28143802                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads    117127400                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites        30647                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses     61905522                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numVecPredRegReads        33457                       # Number of times the predicate registers were read (Count)
system.cpu.executeStats0.numVecPredRegWrites        11152                       # Number of times the predicate registers were written (Count)
system.cpu.executeStats0.numVecRegReads     109061619                       # Number of times the vector registers were read (Count)
system.cpu.executeStats0.numVecRegWrites     61497841                       # Number of times the vector registers were written (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetchStats0.numInsts             121459574                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps               135524292                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.378272                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches            9719224                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.030269                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst      121382670                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total         121382670                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst     121382670                       # number of overall hits (Count)
system.cpu.icache.overallHits::total        121382670                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst        76910                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total           76910                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst        76910                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total          76910                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst   3366690500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total   3366690500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst   3366690500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total   3366690500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst    121459580                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total     121459580                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst    121459580                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total    121459580                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000633                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000633                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000633                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000633                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 43774.418151                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 43774.418151                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 43774.418151                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 43774.418151                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_wbuffers            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_wbuffers            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_wbuffers          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks        76398                       # number of writebacks (Count)
system.cpu.icache.writebacks::total             76398                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::cpu.inst        76910                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total        76910                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst        76910                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total        76910                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst   3289780500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total   3289780500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst   3289780500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total   3289780500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000633                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000633                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000633                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000633                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 42774.418151                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 42774.418151                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 42774.418151                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 42774.418151                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                  76398                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst    121382670                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total       121382670                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst        76910                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total         76910                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst   3366690500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total   3366690500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst    121459580                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total    121459580                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000633                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000633                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 43774.418151                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 43774.418151                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst        76910                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total        76910                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst   3289780500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total   3289780500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000633                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000633                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 42774.418151                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 42774.418151                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 160545452000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           507.360786                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs            121459580                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs              76910                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            1579.243011                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               77000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   507.360786                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.990939                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.990939                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           76                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           20                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           71                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          306                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4           39                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          242996070                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         242996070                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 160545452000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.walker.instructionWalksS1            0                       # Table walker stage 1 instruction walks requested (Count)
system.cpu.mmu.walker.instructionWalksS2            0                       # Table walker stage 2 instruction walks requested (Count)
system.cpu.mmu.walker.dataWalksS1                   0                       # Table walker stage 1 data walks requested (Count)
system.cpu.mmu.walker.dataWalksS2                   0                       # Table walker stage 2 data walks requested (Count)
system.cpu.mmu.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.walker.walks                         0                       # Table walker walks requested (Count)
system.cpu.mmu.walker.power_state.pwrStateResidencyTicks::UNDEFINED 160545452000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.walker.walk_unit_func_s1.power_state.pwrStateResidencyTicks::UNDEFINED 160545452000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.walker.walk_unit_func_s2.power_state.pwrStateResidencyTicks::UNDEFINED 160545452000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.walker.walk_units0.power_state.pwrStateResidencyTicks::UNDEFINED 160545452000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.walker.walk_units1.power_state.pwrStateResidencyTicks::UNDEFINED 160545452000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.walker.walk_units2.power_state.pwrStateResidencyTicks::UNDEFINED 160545452000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.walker.walk_units3.power_state.pwrStateResidencyTicks::UNDEFINED 160545452000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.walker.walk_units4.power_state.pwrStateResidencyTicks::UNDEFINED 160545452000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.walker.walk_units5.power_state.pwrStateResidencyTicks::UNDEFINED 160545452000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.walker.walk_units6.power_state.pwrStateResidencyTicks::UNDEFINED 160545452000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.walker.walk_units7.power_state.pwrStateResidencyTicks::UNDEFINED 160545452000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 160545452000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                121459262                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  135523974                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs               28143802                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   227                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.mem_ctrls.avgPriority_writebacks::samples    103231.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples     39696.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples    109896.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.007924048500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         5841                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         5841                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              473640                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState              97791                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      200760                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     142018                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    200760                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   142018                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                  51168                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                 38787                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.12                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                200760                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               142018                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  149583                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                       9                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   2492                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   2961                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   6112                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                   6205                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                   6355                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                   6108                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                   6282                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                   6301                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                   6191                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                   6294                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                   6131                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                   5998                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                   6004                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                   5916                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                   5905                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                   5914                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                   5891                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                   5901                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                     43                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                     35                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                     25                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                     32                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                     25                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                     23                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                     23                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                     13                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                     14                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                     12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         5841                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      25.609485                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    113.777916                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-255          5768     98.75%     98.75% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-511           70      1.20%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-767            2      0.03%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::7936-8191            1      0.02%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          5841                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         5841                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.669406                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.463438                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      3.240545                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16             3184     54.51%     54.51% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17              106      1.81%     56.33% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             1734     29.69%     86.01% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              209      3.58%     89.59% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20               38      0.65%     90.24% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21               31      0.53%     90.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22               54      0.92%     91.70% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23              121      2.07%     93.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24              153      2.62%     96.39% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::25               55      0.94%     97.33% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26               29      0.50%     97.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::27               32      0.55%     98.37% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28               15      0.26%     98.63% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::29                4      0.07%     98.70% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::30               11      0.19%     98.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::31               31      0.53%     99.42% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32                2      0.03%     99.45% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::33               10      0.17%     99.62% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::34                9      0.15%     99.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::36                2      0.03%     99.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::39                1      0.02%     99.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::53                1      0.02%     99.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::60                9      0.15%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          5841                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                 3274752                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                12848640                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              9089152                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              80031167.74681354                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              56614197.95311299                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  160545439000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     468365.64                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst      2540544                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      7033344                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      6605248                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 15824453.252029836178                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 43809051.657221652567                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 41142541.988669976592                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst        76910                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data       123850                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       142018                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst   1252845250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   3193073750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 3882423775750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     16289.76                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     25781.78                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  27337547.18                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst      4922240                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      7926400                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       12848640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst      4922240                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total      4922240                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      4199680                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      4199680                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst        76910                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       123850                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          200760                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        65620                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          65620                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst       30659480                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data       49371688                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total          80031168                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst     30659480                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total      30659480                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     26158823                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         26158823                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     26158823                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst      30659480                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data      49371688                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        106189990                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               149592                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              103207                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         6822                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         5963                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        12855                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         9526                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         7060                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         5502                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        18751                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        13595                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        11352                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         8094                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         8914                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         7910                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         8501                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         8299                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         6972                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         9476                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         7003                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1         2448                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         3023                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3         8554                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         3160                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         2828                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         9581                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        10788                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        10980                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         4600                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         8290                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         5143                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         4758                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         6742                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         7699                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         7610                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              1641069000                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             747960000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         4445919000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                10970.30                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           29720.30                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              100353                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              77073                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            67.08                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           74.68                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        75370                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   214.658564                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   143.869684                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   235.572564                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        28930     38.38%     38.38% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        26606     35.30%     73.68% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         7960     10.56%     84.25% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         3490      4.63%     88.88% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         2792      3.70%     92.58% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         1122      1.49%     94.07% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895          615      0.82%     94.89% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          558      0.74%     95.63% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3297      4.37%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        75370                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead           9573888                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten        6605248                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW               59.633505                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               41.142542                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.79                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.47                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.32                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               70.18                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 160545452000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       271884060                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy       144502215                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      571728360                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy     247349700                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 12673262160.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  25953429240                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy  39793934400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   79656090135                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   496.159120                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 103205872250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5360940000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  51978639750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       266279160                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy       141526935                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      496358520                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy     291390840                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 12673262160.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  23414478810                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy  41931997920                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   79215294345                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   493.413506                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 108778340500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5360940000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  46406171500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 160545452000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              169853                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         65620                       # Transaction distribution (Count)
system.membus.transDist::WritebackClean         76398                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             78856                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              30907                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             30907                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq           76910                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          92943                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq          21650                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::system.mem_ctrls.port       230218                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::system.mem_ctrls.port       413826                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  644044                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache.mem_side_port::system.mem_ctrls.port      9811712                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::system.mem_ctrls.port     12126080                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 21937792                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             222410                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.000108                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.010387                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   222386     99.99%     99.99% # Request fanout histogram (Count)
system.membus.snoopFanout::1                       24      0.01%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               222410                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 160545452000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy          1017587000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          398927750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy          656922000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         443284                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       220874                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests           24                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
