// Seed: 1755555279
module module_0 (
    output uwire id_0,
    output tri1  id_1
);
  wire id_3;
endmodule
module module_1 (
    input  tri   id_0,
    input  wire  id_1,
    input  uwire id_2,
    output wand  id_3,
    input  wire  id_4,
    output tri1  id_5,
    input  tri0  id_6,
    input  wire  id_7,
    input  tri   id_8,
    input  wor   id_9,
    input  wor   id_10,
    inout  tri   id_11,
    input  uwire id_12,
    input  tri0  id_13,
    input  wor   id_14,
    input  tri1  id_15
);
  wire id_17;
  wire id_18;
  module_0(
      id_3, id_11
  );
endmodule
