///////////////////////////////////////////////////////////////////////////////
// Intel Confidential 
///////////////////////////////////////////////////////////////////////////////
// Copyright 2021 Intel Corporation. 
// The information contained herein is the proprietary and confidential 
// information of Intel or its licensors, and is supplied subject to, and 
// may be used only in accordance with, previously executed agreements 
// with Intel , 
// EXCEPT AS MAY OTHERWISE BE AGREED IN WRITING: 
// (1) ALL MATERIALS FURNISHED BY INTEL HEREUNDER ARE PROVIDED "AS IS"
// WITHOUT WARRANTY OF ANY KIND;
// (2) INTEL SPECIFICALLY DISCLAIMS ANY WARRANTY OF NONINFRINGEMENT, FITNESS 
// FOR A PARTICULAR PURPOSE OR MERCHANTABILITY; AND 
// (3) INTEL WILL NOT BE LIABLE FOR ANY COSTS OF PROCUREMENT OF SUBSTITUTES, 
// LOSS OF PROFITS, INTERRUPTION OF BUSINESS, OR
// FOR ANY OTHER SPECIAL, CONSEQUENTIAL OR INCIDENTAL DAMAGES,
// HOWEVER CAUSED, WHETHER FOR BREACH OF WARRANTY, CONTRACT, 
// TORT, NEGLIGENCE, STRICT LIABILITY OR OTHERWISE.

`ifndef MODULE_ip2211ringpll_view_mux
`define MODULE_ip2211ringpll_view_mux
module ip2211ringpll_view_mux (

        input  logic [4:0]      RINGPLLCFG_DIG_VMTOP0_V0_sel,
        input  logic            RINGPLLCFG_DIG_VMTOP0_V0_digimux_en,
        input  logic [4:0]      RINGPLLCFG_DIG_VMTOP0_V1_sel,
        input  logic            RINGPLLCFG_DIG_VMTOP0_V1_digimux_en,
        output logic            RINGPLL_DIG_VMTOP0_V0_outmux,
        output logic            RINGPLL_DIG_VMTOP0_V1_outmux
   );
//------------------------------------------------------------------------------------------------------



//------------------------------------------------------------------------------------------------------
//nets definition
logic            ip2211ringpll_view_mux_to_dig_vmtop0_v0_inmux10;
logic            ip2211ringpll_view_mux_to_dig_vmtop0_v0_inmux11;
logic            ip2211ringpll_view_mux_to_dig_vmtop0_v0_inmux12;
logic            ip2211ringpll_view_mux_to_dig_vmtop0_v0_inmux14;
logic            ip2211ringpll_view_mux_to_dig_vmtop0_v0_inmux16;
logic            ip2211ringpll_view_mux_to_dig_vmtop0_v0_inmux18;
logic            ip2211ringpll_view_mux_to_dig_vmtop0_v0_inmux2;
logic            ip2211ringpll_view_mux_to_dig_vmtop0_v0_inmux20;
logic            ip2211ringpll_view_mux_to_dig_vmtop0_v0_inmux22;
logic            ip2211ringpll_view_mux_to_dig_vmtop0_v0_inmux24;
logic            ip2211ringpll_view_mux_to_dig_vmtop0_v0_inmux26;
logic            ip2211ringpll_view_mux_to_dig_vmtop0_v0_inmux3;
logic            ip2211ringpll_view_mux_to_dig_vmtop0_v0_inmux31;
logic            ip2211ringpll_view_mux_to_dig_vmtop0_v0_inmux4;
logic            ip2211ringpll_view_mux_to_dig_vmtop0_v0_inmux5;
logic            ip2211ringpll_view_mux_to_dig_vmtop0_v0_inmux6;
logic            ip2211ringpll_view_mux_to_dig_vmtop0_v0_inmux7;
logic            ip2211ringpll_view_mux_to_dig_vmtop0_v0_inmux8;
logic            ip2211ringpll_view_mux_to_dig_vmtop0_v0_inmux9;
logic            ip2211ringpll_view_mux_to_dig_vmtop0_v1_inmux10;
logic            ip2211ringpll_view_mux_to_dig_vmtop0_v1_inmux11;
logic            ip2211ringpll_view_mux_to_dig_vmtop0_v1_inmux12;
logic            ip2211ringpll_view_mux_to_dig_vmtop0_v1_inmux14;
logic            ip2211ringpll_view_mux_to_dig_vmtop0_v1_inmux16;
logic            ip2211ringpll_view_mux_to_dig_vmtop0_v1_inmux18;
logic            ip2211ringpll_view_mux_to_dig_vmtop0_v1_inmux2;
logic            ip2211ringpll_view_mux_to_dig_vmtop0_v1_inmux20;
logic            ip2211ringpll_view_mux_to_dig_vmtop0_v1_inmux22;
logic            ip2211ringpll_view_mux_to_dig_vmtop0_v1_inmux24;
logic            ip2211ringpll_view_mux_to_dig_vmtop0_v1_inmux26;
logic            ip2211ringpll_view_mux_to_dig_vmtop0_v1_inmux3;
logic            ip2211ringpll_view_mux_to_dig_vmtop0_v1_inmux31;
logic            ip2211ringpll_view_mux_to_dig_vmtop0_v1_inmux4;
logic            ip2211ringpll_view_mux_to_dig_vmtop0_v1_inmux5;
logic            ip2211ringpll_view_mux_to_dig_vmtop0_v1_inmux6;
logic            ip2211ringpll_view_mux_to_dig_vmtop0_v1_inmux7;
logic            ip2211ringpll_view_mux_to_dig_vmtop0_v1_inmux8;
logic            ip2211ringpll_view_mux_to_dig_vmtop0_v1_inmux9;
//------------------------------------------------------------------------------------------------------



//------------------------------------------------------------------------------------------------------
//module dig_vmtop0_v0 instantiation
socviewpin_32to1digimux_wrap dig_vmtop0_v0 (
        .inmux0     (1'b0                                            ), //dig_vmtop0_v0::TIE::input 
        .inmux1     (1'b1                                            ), //dig_vmtop0_v0::TIE::input 
        .inmux13    (1'b0                                            ), //dig_vmtop0_v0::TIE::input 
        .inmux15    (1'b0                                            ), //dig_vmtop0_v0::TIE::input 
        .inmux17    (1'b0                                            ), //dig_vmtop0_v0::TIE::input 
        .inmux19    (1'b0                                            ), //dig_vmtop0_v0::TIE::input 
        .inmux21    (1'b0                                            ), //dig_vmtop0_v0::TIE::input 
        .inmux23    (1'b0                                            ), //dig_vmtop0_v0::TIE::input 
        .inmux25    (1'b0                                            ), //dig_vmtop0_v0::TIE::input 
        .inmux27    (1'b0                                            ), //dig_vmtop0_v0::TIE::input 
        .inmux28    (1'b0                                            ), //dig_vmtop0_v0::TIE::input 
        .inmux29    (1'b0                                            ), //dig_vmtop0_v0::TIE::input 
        .inmux30    (1'b0                                            ), //dig_vmtop0_v0::TIE::input 
        .sel        (RINGPLLCFG_DIG_VMTOP0_V0_sel                    ), //dig_vmtop0_v0::VIEWPINS_DIG::input 
        .digimux_en (RINGPLLCFG_DIG_VMTOP0_V0_digimux_en             ), //dig_vmtop0_v0::VIEWPINS_DIG::input 
        .outmux     (RINGPLL_DIG_VMTOP0_V0_outmux                    ), //dig_vmtop0_v0::VIEWPINS_DIG::output 
        .inmux2     (ip2211ringpll_view_mux_to_dig_vmtop0_v0_inmux2  ), //dig_vmtop0_v0::manual::input 
        .inmux3     (ip2211ringpll_view_mux_to_dig_vmtop0_v0_inmux3  ), //dig_vmtop0_v0::manual::input 
        .inmux4     (ip2211ringpll_view_mux_to_dig_vmtop0_v0_inmux4  ), //dig_vmtop0_v0::manual::input 
        .inmux5     (ip2211ringpll_view_mux_to_dig_vmtop0_v0_inmux5  ), //dig_vmtop0_v0::manual::input 
        .inmux6     (ip2211ringpll_view_mux_to_dig_vmtop0_v0_inmux6  ), //dig_vmtop0_v0::manual::input 
        .inmux7     (ip2211ringpll_view_mux_to_dig_vmtop0_v0_inmux7  ), //dig_vmtop0_v0::manual::input 
        .inmux8     (ip2211ringpll_view_mux_to_dig_vmtop0_v0_inmux8  ), //dig_vmtop0_v0::manual::input 
        .inmux9     (ip2211ringpll_view_mux_to_dig_vmtop0_v0_inmux9  ), //dig_vmtop0_v0::manual::input 
        .inmux10    (ip2211ringpll_view_mux_to_dig_vmtop0_v0_inmux10 ), //dig_vmtop0_v0::manual::input 
        .inmux11    (ip2211ringpll_view_mux_to_dig_vmtop0_v0_inmux11 ), //dig_vmtop0_v0::manual::input 
        .inmux12    (ip2211ringpll_view_mux_to_dig_vmtop0_v0_inmux12 ), //dig_vmtop0_v0::manual::input 
        .inmux14    (ip2211ringpll_view_mux_to_dig_vmtop0_v0_inmux14 ), //dig_vmtop0_v0::manual::input 
        .inmux16    (ip2211ringpll_view_mux_to_dig_vmtop0_v0_inmux16 ), //dig_vmtop0_v0::manual::input 
        .inmux18    (ip2211ringpll_view_mux_to_dig_vmtop0_v0_inmux18 ), //dig_vmtop0_v0::manual::input 
        .inmux20    (ip2211ringpll_view_mux_to_dig_vmtop0_v0_inmux20 ), //dig_vmtop0_v0::manual::input 
        .inmux22    (ip2211ringpll_view_mux_to_dig_vmtop0_v0_inmux22 ), //dig_vmtop0_v0::manual::input 
        .inmux24    (ip2211ringpll_view_mux_to_dig_vmtop0_v0_inmux24 ), //dig_vmtop0_v0::manual::input 
        .inmux26    (ip2211ringpll_view_mux_to_dig_vmtop0_v0_inmux26 ), //dig_vmtop0_v0::manual::input 
        .inmux31    (ip2211ringpll_view_mux_to_dig_vmtop0_v0_inmux31 ), //dig_vmtop0_v0::manual::input 
        .vss        ('0                                              ), //dig_vmtop0_v0::not_connected::input - unconnected input, tie to 0 
        .vdd_1p0    ('0                                              )  //dig_vmtop0_v0::not_connected::input - unconnected input, tie to 0 
);
//------------------------------------------------------------------------------------------------------



//------------------------------------------------------------------------------------------------------
//module dig_vmtop0_v1 instantiation
socviewpin_32to1digimux_wrap dig_vmtop0_v1 (
        .inmux0     (1'b0                                            ), //dig_vmtop0_v1::TIE::input 
        .inmux1     (1'b1                                            ), //dig_vmtop0_v1::TIE::input 
        .inmux13    (1'b0                                            ), //dig_vmtop0_v1::TIE::input 
        .inmux15    (1'b0                                            ), //dig_vmtop0_v1::TIE::input 
        .inmux17    (1'b0                                            ), //dig_vmtop0_v1::TIE::input 
        .inmux19    (1'b0                                            ), //dig_vmtop0_v1::TIE::input 
        .inmux21    (1'b0                                            ), //dig_vmtop0_v1::TIE::input 
        .inmux23    (1'b0                                            ), //dig_vmtop0_v1::TIE::input 
        .inmux25    (1'b0                                            ), //dig_vmtop0_v1::TIE::input 
        .inmux27    (1'b0                                            ), //dig_vmtop0_v1::TIE::input 
        .inmux28    (1'b0                                            ), //dig_vmtop0_v1::TIE::input 
        .inmux29    (1'b0                                            ), //dig_vmtop0_v1::TIE::input 
        .inmux30    (1'b0                                            ), //dig_vmtop0_v1::TIE::input 
        .sel        (RINGPLLCFG_DIG_VMTOP0_V1_sel                    ), //dig_vmtop0_v1::VIEWPINS_DIG::input 
        .digimux_en (RINGPLLCFG_DIG_VMTOP0_V1_digimux_en             ), //dig_vmtop0_v1::VIEWPINS_DIG::input 
        .outmux     (RINGPLL_DIG_VMTOP0_V1_outmux                    ), //dig_vmtop0_v1::VIEWPINS_DIG::output 
        .inmux2     (ip2211ringpll_view_mux_to_dig_vmtop0_v1_inmux2  ), //dig_vmtop0_v1::manual::input 
        .inmux3     (ip2211ringpll_view_mux_to_dig_vmtop0_v1_inmux3  ), //dig_vmtop0_v1::manual::input 
        .inmux4     (ip2211ringpll_view_mux_to_dig_vmtop0_v1_inmux4  ), //dig_vmtop0_v1::manual::input 
        .inmux5     (ip2211ringpll_view_mux_to_dig_vmtop0_v1_inmux5  ), //dig_vmtop0_v1::manual::input 
        .inmux6     (ip2211ringpll_view_mux_to_dig_vmtop0_v1_inmux6  ), //dig_vmtop0_v1::manual::input 
        .inmux7     (ip2211ringpll_view_mux_to_dig_vmtop0_v1_inmux7  ), //dig_vmtop0_v1::manual::input 
        .inmux8     (ip2211ringpll_view_mux_to_dig_vmtop0_v1_inmux8  ), //dig_vmtop0_v1::manual::input 
        .inmux9     (ip2211ringpll_view_mux_to_dig_vmtop0_v1_inmux9  ), //dig_vmtop0_v1::manual::input 
        .inmux10    (ip2211ringpll_view_mux_to_dig_vmtop0_v1_inmux10 ), //dig_vmtop0_v1::manual::input 
        .inmux11    (ip2211ringpll_view_mux_to_dig_vmtop0_v1_inmux11 ), //dig_vmtop0_v1::manual::input 
        .inmux12    (ip2211ringpll_view_mux_to_dig_vmtop0_v1_inmux12 ), //dig_vmtop0_v1::manual::input 
        .inmux14    (ip2211ringpll_view_mux_to_dig_vmtop0_v1_inmux14 ), //dig_vmtop0_v1::manual::input 
        .inmux16    (ip2211ringpll_view_mux_to_dig_vmtop0_v1_inmux16 ), //dig_vmtop0_v1::manual::input 
        .inmux18    (ip2211ringpll_view_mux_to_dig_vmtop0_v1_inmux18 ), //dig_vmtop0_v1::manual::input 
        .inmux20    (ip2211ringpll_view_mux_to_dig_vmtop0_v1_inmux20 ), //dig_vmtop0_v1::manual::input 
        .inmux22    (ip2211ringpll_view_mux_to_dig_vmtop0_v1_inmux22 ), //dig_vmtop0_v1::manual::input 
        .inmux24    (ip2211ringpll_view_mux_to_dig_vmtop0_v1_inmux24 ), //dig_vmtop0_v1::manual::input 
        .inmux26    (ip2211ringpll_view_mux_to_dig_vmtop0_v1_inmux26 ), //dig_vmtop0_v1::manual::input 
        .inmux31    (ip2211ringpll_view_mux_to_dig_vmtop0_v1_inmux31 ), //dig_vmtop0_v1::manual::input 
        .vss        ('0                                              ), //dig_vmtop0_v1::not_connected::input - unconnected input, tie to 0 
        .vdd_1p0    ('0                                              )  //dig_vmtop0_v1::not_connected::input - unconnected input, tie to 0 
);
//------------------------------------------------------------------------------------------------------



//------------------------------------------------------------------------------------------------------
//module_gen OUTPUT PORTS ASSIGN
assign ip2211ringpll_view_mux_to_dig_vmtop0_v0_inmux10 =  powergood;
assign ip2211ringpll_view_mux_to_dig_vmtop0_v0_inmux11 =  EarlyLockXXH;
assign ip2211ringpll_view_mux_to_dig_vmtop0_v0_inmux12 =  VctlRdacEnNL;
assign ip2211ringpll_view_mux_to_dig_vmtop0_v0_inmux14 =  mod_clk_to_view;
assign ip2211ringpll_view_mux_to_dig_vmtop0_v0_inmux16 =  ClkPostGatedMH;
assign ip2211ringpll_view_mux_to_dig_vmtop0_v0_inmux18 =  ClkPreGatedMH;
assign ip2211ringpll_view_mux_to_dig_vmtop0_v0_inmux2 =  ClkRefXXH;
assign ip2211ringpll_view_mux_to_dig_vmtop0_v0_inmux20 =  ClkPreDivMH[1];
assign ip2211ringpll_view_mux_to_dig_vmtop0_v0_inmux22 =  ClkPreDivMH[0];
assign ip2211ringpll_view_mux_to_dig_vmtop0_v0_inmux24 =  ClkPostDivMH[0];
assign ip2211ringpll_view_mux_to_dig_vmtop0_v0_inmux26 =  ClkPostDivMH[1];
assign ip2211ringpll_view_mux_to_dig_vmtop0_v0_inmux3 =  RawLockXXL;
assign ip2211ringpll_view_mux_to_dig_vmtop0_v0_inmux31 =  clkref_prediv;
assign ip2211ringpll_view_mux_to_dig_vmtop0_v0_inmux4 =  ClkFbMXH;
assign ip2211ringpll_view_mux_to_dig_vmtop0_v0_inmux5 =  LockXXL;
assign ip2211ringpll_view_mux_to_dig_vmtop0_v0_inmux6 =  pll_fbgen__tight_loop;
assign ip2211ringpll_view_mux_to_dig_vmtop0_v0_inmux7 =  Reset_b_XXL;
assign ip2211ringpll_view_mux_to_dig_vmtop0_v0_inmux8 =  pfdennh;
assign ip2211ringpll_view_mux_to_dig_vmtop0_v0_inmux9 =  ssc_reload;
assign ip2211ringpll_view_mux_to_dig_vmtop0_v1_inmux10 =  powergood;
assign ip2211ringpll_view_mux_to_dig_vmtop0_v1_inmux11 =  EarlyLockXXH;
assign ip2211ringpll_view_mux_to_dig_vmtop0_v1_inmux12 =  VctlRdacEnNL;
assign ip2211ringpll_view_mux_to_dig_vmtop0_v1_inmux14 =  mod_clk_to_view;
assign ip2211ringpll_view_mux_to_dig_vmtop0_v1_inmux16 =  ClkPostGatedMH;
assign ip2211ringpll_view_mux_to_dig_vmtop0_v1_inmux18 =  ClkPreGatedMH;
assign ip2211ringpll_view_mux_to_dig_vmtop0_v1_inmux2 =  ClkRefXXH;
assign ip2211ringpll_view_mux_to_dig_vmtop0_v1_inmux20 =  ClkPreDivMH[1];
assign ip2211ringpll_view_mux_to_dig_vmtop0_v1_inmux22 =  ClkPreDivMH[0];
assign ip2211ringpll_view_mux_to_dig_vmtop0_v1_inmux24 =  ClkPostDivMH[0];
assign ip2211ringpll_view_mux_to_dig_vmtop0_v1_inmux26 =  ClkPostDivMH[1];
assign ip2211ringpll_view_mux_to_dig_vmtop0_v1_inmux3 =  RawLockXXL;
assign ip2211ringpll_view_mux_to_dig_vmtop0_v1_inmux31 =  clkref_prediv;
assign ip2211ringpll_view_mux_to_dig_vmtop0_v1_inmux4 =  ClkFbMXH;
assign ip2211ringpll_view_mux_to_dig_vmtop0_v1_inmux5 =  LockXXL;
assign ip2211ringpll_view_mux_to_dig_vmtop0_v1_inmux6 =  pll_fbgen__tight_loop;
assign ip2211ringpll_view_mux_to_dig_vmtop0_v1_inmux7 =  Reset_b_XXL;
assign ip2211ringpll_view_mux_to_dig_vmtop0_v1_inmux8 =  pfdennh;
assign ip2211ringpll_view_mux_to_dig_vmtop0_v1_inmux9 =  ssc_reload;
//------------------------------------------------------------------------------------------------------


endmodule
`endif
