

================================================================
== Vitis HLS Report for 'load_weights_first_layer_Pipeline_VITIS_LOOP_286_5_VITIS_LOOP_287_6'
================================================================
* Date:           Wed Nov  3 22:45:42 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      579|      579|  2.316 us|  2.316 us|  579|  579|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_286_5_VITIS_LOOP_287_6  |      577|      577|         3|          1|          1|   576|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     80|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     63|    -|
|Register         |        -|    -|      55|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      55|    143|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln286_1_fu_258_p2             |         +|   0|  0|  17|          10|           1|
    |add_ln286_fu_285_p2               |         +|   0|  0|  14|           7|           1|
    |add_ln287_fu_326_p2               |         +|   0|  0|  12|           4|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln286_fu_252_p2              |      icmp|   0|  0|  11|          10|          10|
    |icmp_ln287_fu_291_p2              |      icmp|   0|  0|   9|           4|           4|
    |select_ln286_1_fu_305_p3          |    select|   0|  0|   7|           1|           7|
    |select_ln286_fu_297_p3            |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  80|          40|          29|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten56_load  |   9|          2|   10|         20|
    |i_fu_94                                 |   9|          2|    7|         14|
    |indvar_flatten56_fu_98                  |   9|          2|   10|         20|
    |j_fu_90                                 |   9|          2|    4|          8|
    |mem_blk_n_R                             |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  63|         14|   34|         68|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_94                           |   7|   0|    7|          0|
    |icmp_ln286_reg_368                |   1|   0|    1|          0|
    |indvar_flatten56_fu_98            |  10|   0|   10|          0|
    |j_fu_90                           |   4|   0|    4|          0|
    |trunc_ln288_reg_372               |  28|   0|   28|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  55|   0|   55|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+---------------------------------------------------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |                            Source Object                            |    C Type    |
+---------------------------------+-----+-----+------------+---------------------------------------------------------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|  load_weights_first_layer_Pipeline_VITIS_LOOP_286_5_VITIS_LOOP_287_6|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|  load_weights_first_layer_Pipeline_VITIS_LOOP_286_5_VITIS_LOOP_287_6|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|  load_weights_first_layer_Pipeline_VITIS_LOOP_286_5_VITIS_LOOP_287_6|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|  load_weights_first_layer_Pipeline_VITIS_LOOP_286_5_VITIS_LOOP_287_6|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|  load_weights_first_layer_Pipeline_VITIS_LOOP_286_5_VITIS_LOOP_287_6|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|  load_weights_first_layer_Pipeline_VITIS_LOOP_286_5_VITIS_LOOP_287_6|  return value|
|m_axi_mem_AWVALID                |  out|    1|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_AWREADY                |   in|    1|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_AWADDR                 |  out|   64|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_AWID                   |  out|    1|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_AWLEN                  |  out|   32|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_AWSIZE                 |  out|    3|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_AWBURST                |  out|    2|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_AWLOCK                 |  out|    2|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_AWCACHE                |  out|    4|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_AWPROT                 |  out|    3|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_AWQOS                  |  out|    4|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_AWREGION               |  out|    4|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_AWUSER                 |  out|    1|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_WVALID                 |  out|    1|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_WREADY                 |   in|    1|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_WDATA                  |  out|   32|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_WSTRB                  |  out|    4|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_WLAST                  |  out|    1|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_WID                    |  out|    1|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_WUSER                  |  out|    1|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_ARVALID                |  out|    1|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_ARREADY                |   in|    1|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_ARADDR                 |  out|   64|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_ARID                   |  out|    1|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_ARLEN                  |  out|   32|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_ARSIZE                 |  out|    3|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_ARBURST                |  out|    2|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_ARLOCK                 |  out|    2|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_ARCACHE                |  out|    4|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_ARPROT                 |  out|    3|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_ARQOS                  |  out|    4|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_ARREGION               |  out|    4|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_ARUSER                 |  out|    1|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_RVALID                 |   in|    1|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_RREADY                 |  out|    1|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_RDATA                  |   in|   32|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_RLAST                  |   in|    1|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_RID                    |   in|    1|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_RUSER                  |   in|    1|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_RRESP                  |   in|    2|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_BVALID                 |   in|    1|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_BREADY                 |  out|    1|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_BRESP                  |   in|    2|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_BID                    |   in|    1|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_BUSER                  |   in|    1|       m_axi|                                                                  mem|       pointer|
|sext_ln286                       |   in|   62|     ap_none|                                                           sext_ln286|        scalar|
|linear_proj_weight_V_0_address0  |  out|    9|   ap_memory|                                               linear_proj_weight_V_0|         array|
|linear_proj_weight_V_0_ce0       |  out|    1|   ap_memory|                                               linear_proj_weight_V_0|         array|
|linear_proj_weight_V_0_we0       |  out|    1|   ap_memory|                                               linear_proj_weight_V_0|         array|
|linear_proj_weight_V_0_d0        |  out|   28|   ap_memory|                                               linear_proj_weight_V_0|         array|
|linear_proj_weight_V_1_address0  |  out|    9|   ap_memory|                                               linear_proj_weight_V_1|         array|
|linear_proj_weight_V_1_ce0       |  out|    1|   ap_memory|                                               linear_proj_weight_V_1|         array|
|linear_proj_weight_V_1_we0       |  out|    1|   ap_memory|                                               linear_proj_weight_V_1|         array|
|linear_proj_weight_V_1_d0        |  out|   28|   ap_memory|                                               linear_proj_weight_V_1|         array|
|linear_proj_weight_V_2_address0  |  out|    9|   ap_memory|                                               linear_proj_weight_V_2|         array|
|linear_proj_weight_V_2_ce0       |  out|    1|   ap_memory|                                               linear_proj_weight_V_2|         array|
|linear_proj_weight_V_2_we0       |  out|    1|   ap_memory|                                               linear_proj_weight_V_2|         array|
|linear_proj_weight_V_2_d0        |  out|   28|   ap_memory|                                               linear_proj_weight_V_2|         array|
|linear_proj_weight_V_3_address0  |  out|    9|   ap_memory|                                               linear_proj_weight_V_3|         array|
|linear_proj_weight_V_3_ce0       |  out|    1|   ap_memory|                                               linear_proj_weight_V_3|         array|
|linear_proj_weight_V_3_we0       |  out|    1|   ap_memory|                                               linear_proj_weight_V_3|         array|
|linear_proj_weight_V_3_d0        |  out|   28|   ap_memory|                                               linear_proj_weight_V_3|         array|
|linear_proj_weight_V_4_address0  |  out|    9|   ap_memory|                                               linear_proj_weight_V_4|         array|
|linear_proj_weight_V_4_ce0       |  out|    1|   ap_memory|                                               linear_proj_weight_V_4|         array|
|linear_proj_weight_V_4_we0       |  out|    1|   ap_memory|                                               linear_proj_weight_V_4|         array|
|linear_proj_weight_V_4_d0        |  out|   28|   ap_memory|                                               linear_proj_weight_V_4|         array|
|linear_proj_weight_V_5_address0  |  out|    9|   ap_memory|                                               linear_proj_weight_V_5|         array|
|linear_proj_weight_V_5_ce0       |  out|    1|   ap_memory|                                               linear_proj_weight_V_5|         array|
|linear_proj_weight_V_5_we0       |  out|    1|   ap_memory|                                               linear_proj_weight_V_5|         array|
|linear_proj_weight_V_5_d0        |  out|   28|   ap_memory|                                               linear_proj_weight_V_5|         array|
|linear_proj_weight_V_6_address0  |  out|    9|   ap_memory|                                               linear_proj_weight_V_6|         array|
|linear_proj_weight_V_6_ce0       |  out|    1|   ap_memory|                                               linear_proj_weight_V_6|         array|
|linear_proj_weight_V_6_we0       |  out|    1|   ap_memory|                                               linear_proj_weight_V_6|         array|
|linear_proj_weight_V_6_d0        |  out|   28|   ap_memory|                                               linear_proj_weight_V_6|         array|
|linear_proj_weight_V_7_address0  |  out|    9|   ap_memory|                                               linear_proj_weight_V_7|         array|
|linear_proj_weight_V_7_ce0       |  out|    1|   ap_memory|                                               linear_proj_weight_V_7|         array|
|linear_proj_weight_V_7_we0       |  out|    1|   ap_memory|                                               linear_proj_weight_V_7|         array|
|linear_proj_weight_V_7_d0        |  out|   28|   ap_memory|                                               linear_proj_weight_V_7|         array|
|linear_proj_weight_V_8_address0  |  out|    9|   ap_memory|                                               linear_proj_weight_V_8|         array|
|linear_proj_weight_V_8_ce0       |  out|    1|   ap_memory|                                               linear_proj_weight_V_8|         array|
|linear_proj_weight_V_8_we0       |  out|    1|   ap_memory|                                               linear_proj_weight_V_8|         array|
|linear_proj_weight_V_8_d0        |  out|   28|   ap_memory|                                               linear_proj_weight_V_8|         array|
+---------------------------------+-----+-----+------------+---------------------------------------------------------------------+--------------+

