#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Feb 18 09:59:12 2018
# Process ID: 14709
# Current directory: /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/v_tpg_0_ex
# Command line: vivado -notrace -source /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/ip/v_tpg_0/v_tpg_0_ex.tcl
# Log file: /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/v_tpg_0_ex/vivado.log
# Journal file: /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/v_tpg_0_ex/vivado.jou
#-----------------------------------------------------------
start_gui
source /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/ip/v_tpg_0/v_tpg_0_ex.tcl -notrace
update_compile_order -fileset sources_1
open_bd_design {/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/v_tpg_0_ex/v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ex_sim.bd}
open_bd_design {/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/v_tpg_0_ex/v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ex_sim.bd}
open_bd_design {/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/v_tpg_0_ex/v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ex_sim.bd}
open_bd_design {/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/v_tpg_0_ex/v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ex_sim.bd}
generate_target Simulation [get_files /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/v_tpg_0_ex/v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ex_sim.bd]
export_ip_user_files -of_objects [get_files /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/v_tpg_0_ex/v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ex_sim.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/v_tpg_0_ex/v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ex_sim.bd] -directory /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/v_tpg_0_ex/v_tpg_0_ex.ip_user_files/sim_scripts -ip_user_files_dir /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/v_tpg_0_ex/v_tpg_0_ex.ip_user_files -ipstatic_source_dir /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/v_tpg_0_ex/v_tpg_0_ex.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/v_tpg_0_ex/v_tpg_0_ex.cache/compile_simlib/modelsim} {questa=/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/v_tpg_0_ex/v_tpg_0_ex.cache/compile_simlib/questa} {ies=/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/v_tpg_0_ex/v_tpg_0_ex.cache/compile_simlib/ies} {vcs=/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/v_tpg_0_ex/v_tpg_0_ex.cache/compile_simlib/vcs} {riviera=/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/v_tpg_0_ex/v_tpg_0_ex.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_bd_design {/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/v_tpg_0_ex/v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ex_sim.bd}
write_bd_layout -format pdf -orientation landscape /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/ex_sim.pdf
close_bd_design [get_bd_designs ex_sim]
close_project
create_project test_pattern2 /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/v_tpg_0_ex/test_pattern2 -part xc7a35tcpg236-1
set_property board_part digilentinc.com:basys3:part0:1.1 [current_project]
import_files -fileset constrs_1 -force -norecurse /home/trevor/mylab/Basys3/Basys3_Master.xdc
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:10.0 microblaze_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config {preset "None" local_mem "16KB" ecc "None" cache "None" debug_module "Debug Only" axi_periph "Enabled" axi_intc "1" clk "New Clocking Wizard (100 MHz)" }  [get_bd_cells microblaze_0]
startgroup
set_property -dict [list CONFIG.CLK_IN1_BOARD_INTERFACE {sys_clock} CONFIG.CLKOUT2_USED {true} CONFIG.CLK_OUT1_PORT {clk_ap} CONFIG.CLK_OUT2_PORT {clk_vid} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {40.000} CONFIG.PRIM_SOURCE {Single_ended_clock_capable_pin} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT1_DIVIDE {25} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT2_JITTER {159.371} CONFIG.CLKOUT2_PHASE_ERROR {98.575}] [get_bd_cells clk_wiz_1]
endgroup
regenerate_bd_layout
apply_board_connection -board_interface "sys_clock" -ip_intf "/clk_wiz_1/clock_CLK_IN2" -diagram "design_1" 
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "sys_clock ( System Clock ) " }  [get_bd_pins clk_wiz_1/clk_in1]
apply_board_connection -board_interface "reset" -ip_intf "/clk_wiz_1/reset" -diagram "design_1" 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_timer:2.0 axi_timer_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0
endgroup
set_property -dict [list CONFIG.UARTLITE_BOARD_INTERFACE {usb_uart}] [get_bd_cells axi_uartlite_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_tc:6.1 v_tc_0
endgroup
set_property location {4 1195 591} [get_bd_cells v_tc_0]
set_property -dict [list CONFIG.VIDEO_MODE {800x600p} CONFIG.GEN_F0_VSYNC_VSTART {600} CONFIG.GEN_F1_VSYNC_VSTART {600} CONFIG.GEN_HACTIVE_SIZE {800} CONFIG.GEN_HSYNC_END {968} CONFIG.GEN_HFRAME_SIZE {1056} CONFIG.GEN_F0_VSYNC_HSTART {800} CONFIG.GEN_F1_VSYNC_HSTART {800} CONFIG.GEN_F0_VSYNC_HEND {800} CONFIG.GEN_F1_VSYNC_HEND {800} CONFIG.GEN_F0_VFRAME_SIZE {628} CONFIG.GEN_F1_VFRAME_SIZE {628} CONFIG.GEN_F0_VSYNC_VEND {604} CONFIG.GEN_F1_VSYNC_VEND {604} CONFIG.GEN_F0_VBLANK_HEND {800} CONFIG.GEN_F1_VBLANK_HEND {800} CONFIG.GEN_HSYNC_START {840} CONFIG.GEN_VACTIVE_SIZE {600} CONFIG.GEN_F0_VBLANK_HSTART {800} CONFIG.GEN_F1_VBLANK_HSTART {800} CONFIG.enable_detection {false}] [get_bd_cells v_tc_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_axi4s_vid_out:4.0 v_axi4s_vid_out_0
endgroup
set_property -dict [list CONFIG.C_HAS_ASYNC_CLK {1}] [get_bd_cells v_axi4s_vid_out_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_tpg:7.0 v_tpg_0
endgroup
copy_bd_objs /  [get_bd_cells {v_tpg_0}]
set_property -dict [list CONFIG.HAS_AXI4S_SLAVE {1}] [get_bd_cells v_tpg_1]
set_property location {3 1143 413} [get_bd_cells v_tpg_1]
connect_bd_intf_net [get_bd_intf_pins v_tpg_0/m_axis_video] [get_bd_intf_pins v_tpg_1/s_axis_video]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_1/clk_ap (100 MHz)" }  [get_bd_pins microblaze_0/Clk]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" intc_ip "/microblaze_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_timer_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" intc_ip "/microblaze_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_uartlite_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "usb_uart ( USB UART ) " }  [get_bd_intf_pins axi_uartlite_0/UART]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" intc_ip "/microblaze_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins v_tc_0/ctrl]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" intc_ip "/microblaze_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins v_tpg_0/s_axi_CTRL]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" intc_ip "/microblaze_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins v_tpg_1/s_axi_CTRL]
endgroup
regenerate_bd_layout
set_property location {7 2328 181} [get_bd_cells v_axi4s_vid_out_0]
set_property location {7.5 2570 372} [get_bd_cells v_axi4s_vid_out_0]
set_property location {7 2334 300} [get_bd_cells v_axi4s_vid_out_0]
connect_bd_intf_net [get_bd_intf_pins v_tc_0/vtiming_out] [get_bd_intf_pins v_axi4s_vid_out_0/vtiming_in]
connect_bd_intf_net [get_bd_intf_pins v_tpg_1/m_axis_video] [get_bd_intf_pins v_axi4s_vid_out_0/video_in]
connect_bd_net [get_bd_pins v_axi4s_vid_out_0/vtg_ce] [get_bd_pins v_tc_0/gen_clken]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_1/clk_ap (100 MHz)" }  [get_bd_pins v_tc_0/clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_1/clk_ap (100 MHz)" }  [get_bd_pins v_axi4s_vid_out_0/aclk]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "reset ( Reset Signal (BTNC) ) " }  [get_bd_pins rst_clk_wiz_1_100M/ext_reset_in]
regenerate_bd_layout
disconnect_bd_net /microblaze_0_Clk [get_bd_pins v_tc_0/clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_1/clk_vid (40 MHz)" }  [get_bd_pins v_tc_0/clk]
connect_bd_net [get_bd_pins v_axi4s_vid_out_0/vid_io_out_clk] [get_bd_pins clk_wiz_1/clk_vid]
regenerate_bd_layout
connect_bd_net [get_bd_pins clk_wiz_1/clk_vid] [get_bd_pins v_axi4s_vid_out_0/fid]
regenerate_bd_layout
disconnect_bd_net /clk_wiz_1_clk_vid [get_bd_pins v_axi4s_vid_out_0/fid]
set_property location {3 746 593} [get_bd_cells v_axi4s_vid_out_0]
connect_bd_net [get_bd_pins rst_clk_wiz_1_100M/peripheral_aresetn] [get_bd_pins v_axi4s_vid_out_0/aresetn]
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {4} CONFIG.C_ALL_INPUTS {1}] [get_bd_cells axi_gpio_0]
set_property -dict [list CONFIG.C_GPIO_WIDTH {1}] [get_bd_cells axi_gpio_0]
connect_bd_net [get_bd_pins v_axi4s_vid_out_0/locked] [get_bd_pins axi_gpio_0/gpio_io_i]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" intc_ip "/microblaze_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_gpio_0/S_AXI]
regenerate_bd_layout
set_property location {6 1945 730} [get_bd_cells v_tpg_0]
regenerate_bd_layout
set_property location {7 2209 266} [get_bd_cells v_tpg_1]
set_property location {8 2516 272} [get_bd_cells v_axi4s_vid_out_0]
regenerate_bd_layout
save_bd_design
set_property offset 0x40010000 [get_bd_addr_segs {microblaze_0/Data/SEG_axi_uartlite_0_Reg}]
set_property offset 0x40020000 [get_bd_addr_segs {microblaze_0/Data/SEG_microblaze_0_axi_intc_Reg}]
set_property offset 0x40030000 [get_bd_addr_segs {microblaze_0/Data/SEG_axi_timer_0_Reg}]
set_property offset 0x40040000 [get_bd_addr_segs {microblaze_0/Data/SEG_v_tc_0_Reg}]
set_property offset 0x40050000 [get_bd_addr_segs {microblaze_0/Data/SEG_v_tpg_0_Reg}]
set_property offset 0x40060000 [get_bd_addr_segs {microblaze_0/Data/SEG_v_tpg_1_Reg}]
save_bd_design
startgroup
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:vid_io_rtl:1.0 vid_io_out
connect_bd_intf_net [get_bd_intf_pins v_axi4s_vid_out_0/vid_io_out] [get_bd_intf_ports vid_io_out]
endgroup
delete_bd_objs [get_bd_intf_nets v_axi4s_vid_out_0_vid_io_out] [get_bd_intf_ports vid_io_out]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins v_axi4s_vid_out_0/vid_io_out]
endgroup
regenerate_bd_layout
save_bd_design
set_property CONFIG.ASSOCIATED_RESET {reset} [get_bd_ports /sys_clock]
save_bd_design
regenerate_bd_layout
validate_bd_design
delete_bd_objs [get_bd_ports reset]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0
apply_board_connection -board_interface "reset" -ip_intf "proc_sys_reset_0/ext_reset" -diagram "design_1" 
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:5.4 clk_wiz_0
apply_board_connection -board_interface "reset" -ip_intf "clk_wiz_0/reset" -diagram "design_1" 
endgroup
delete_bd_objs [get_bd_cells proc_sys_reset_0]
delete_bd_objs [get_bd_nets reset_2] [get_bd_ports reset]
regenerate_bd_layout
delete_bd_objs [get_bd_cells clk_wiz_0]
validate_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0
apply_board_connection -board_interface "reset" -ip_intf "proc_sys_reset_0/ext_reset" -diagram "design_1" 
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_1/clk_ap (100 MHz)" }  [get_bd_pins proc_sys_reset_0/slowest_sync_clk]
set_property location {1 241 1071} [get_bd_cells proc_sys_reset_0]
regenerate_bd_layout
delete_bd_objs [get_bd_nets reset_2]
delete_bd_objs [get_bd_cells proc_sys_reset_0]
set_property location {46 516} [get_bd_ports reset]
delete_bd_objs [get_bd_nets reset_1]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "reset ( Reset Signal (BTNC) ) " }  [get_bd_pins rst_clk_wiz_1_100M/ext_reset_in]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "reset ( Reset Signal (BTNC) ) " }  [get_bd_pins clk_wiz_1/reset]
regenerate_bd_layout
delete_bd_objs [get_bd_ports reset]
validate_bd_design
delete_bd_objs [get_bd_nets reset_0_1]
set_property location {-29 315} [get_bd_ports reset_0]
connect_bd_net [get_bd_ports reset_0] [get_bd_pins rst_clk_wiz_1_100M/ext_reset_in]
validate_bd_design
delete_bd_objs [get_bd_nets reset_0_1]
connect_bd_net [get_bd_ports reset_0] [get_bd_pins clk_wiz_1/reset]
validate_bd_design
connect_bd_net [get_bd_ports reset_0] [get_bd_pins rst_clk_wiz_1_100M/ext_reset_in]
validate_bd_design
disconnect_bd_net /microblaze_0_Clk [get_bd_pins rst_clk_wiz_1_100M/slowest_sync_clk]
connect_bd_net [get_bd_pins clk_wiz_1/clk_vid] [get_bd_pins rst_clk_wiz_1_100M/slowest_sync_clk]
regenerate_bd_layout
validate_bd_design
delete_bd_objs [get_bd_ports reset_0]
delete_bd_objs [get_bd_nets reset_0_1]
disconnect_bd_net /clk_wiz_1_clk_vid [get_bd_pins rst_clk_wiz_1_100M/slowest_sync_clk]
regenerate_bd_layout
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "reset ( Reset Signal (BTNC) ) " }  [get_bd_pins clk_wiz_1/reset]
validate_bd_design
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_1/clk_vid (40 MHz)" }  [get_bd_pins rst_clk_wiz_1_100M/slowest_sync_clk]
validate_bd_design
disconnect_bd_net /clk_wiz_1_clk_vid [get_bd_pins rst_clk_wiz_1_100M/slowest_sync_clk]
connect_bd_net [get_bd_pins rst_clk_wiz_1_100M/slowest_sync_clk] [get_bd_pins clk_wiz_1/clk_ap]
validate_bd_design
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "reset ( Reset Signal (BTNC) ) " }  [get_bd_pins rst_clk_wiz_1_100M/ext_reset_in]
regenerate_bd_layout
validate_bd_design
save_bd_design
startgroup
set_property -dict [list CONFIG.C_HAS_FAST {0}] [get_bd_cells microblaze_0_axi_intc]
endgroup
validate_bd_design
save_bd_design
startgroup
endgroup
startgroup
endgroup
make_wrapper -files [get_files /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/v_tpg_0_ex/test_pattern2/test_pattern2.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/v_tpg_0_ex/test_pattern2/test_pattern2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
file mkdir /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/v_tpg_0_ex/test_pattern2/test_pattern2.srcs/sources_1/new
close [ open /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/v_tpg_0_ex/test_pattern2/test_pattern2.srcs/sources_1/new/main.v w ]
add_files /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/v_tpg_0_ex/test_pattern2/test_pattern2.srcs/sources_1/new/main.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top main [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
make_wrapper -files [get_files /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/v_tpg_0_ex/test_pattern2/test_pattern2.srcs/sources_1/bd/design_1/design_1.bd] -top
generate_target all [get_files  /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/v_tpg_0_ex/test_pattern2/test_pattern2.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_microblaze_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_microblaze_0_axi_intc_0] }
catch { config_ip_cache -export [get_ips -all design_1_microblaze_0_xlconcat_0] }
catch { config_ip_cache -export [get_ips -all design_1_mdm_1_0] }
catch { config_ip_cache -export [get_ips -all design_1_clk_wiz_1_0] }
catch { config_ip_cache -export [get_ips -all design_1_rst_clk_wiz_1_100M_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_timer_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_uartlite_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_v_tc_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_v_axi4s_vid_out_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_v_tpg_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_v_tpg_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_axi_gpio_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_xbar_0] }
catch { config_ip_cache -export [get_ips -all design_1_dlmb_v10_0] }
catch { config_ip_cache -export [get_ips -all design_1_ilmb_v10_0] }
catch { config_ip_cache -export [get_ips -all design_1_dlmb_bram_if_cntlr_0] }
catch { config_ip_cache -export [get_ips -all design_1_ilmb_bram_if_cntlr_0] }
catch { config_ip_cache -export [get_ips -all design_1_lmb_bram_0] }
export_ip_user_files -of_objects [get_files /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/v_tpg_0_ex/test_pattern2/test_pattern2.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/v_tpg_0_ex/test_pattern2/test_pattern2.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 {design_1_microblaze_0_0_synth_1 design_1_microblaze_0_axi_intc_0_synth_1 design_1_microblaze_0_xlconcat_0_synth_1 design_1_mdm_1_0_synth_1 design_1_clk_wiz_1_0_synth_1 design_1_rst_clk_wiz_1_100M_0_synth_1 design_1_axi_timer_0_0_synth_1 design_1_axi_uartlite_0_0_synth_1 design_1_v_tc_0_0_synth_1 design_1_v_axi4s_vid_out_0_0_synth_1 design_1_v_tpg_0_0_synth_1 design_1_v_tpg_0_1_synth_1 design_1_axi_gpio_0_0_synth_1 design_1_xbar_0_synth_1 design_1_dlmb_v10_0_synth_1 design_1_ilmb_v10_0_synth_1 design_1_dlmb_bram_if_cntlr_0_synth_1 design_1_ilmb_bram_if_cntlr_0_synth_1 design_1_lmb_bram_0_synth_1}
export_simulation -of_objects [get_files /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/v_tpg_0_ex/test_pattern2/test_pattern2.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/v_tpg_0_ex/test_pattern2/test_pattern2.ip_user_files/sim_scripts -ip_user_files_dir /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/v_tpg_0_ex/test_pattern2/test_pattern2.ip_user_files -ipstatic_source_dir /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/v_tpg_0_ex/test_pattern2/test_pattern2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/v_tpg_0_ex/test_pattern2/test_pattern2.cache/compile_simlib/modelsim} {questa=/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/v_tpg_0_ex/test_pattern2/test_pattern2.cache/compile_simlib/questa} {ies=/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/v_tpg_0_ex/test_pattern2/test_pattern2.cache/compile_simlib/ies} {vcs=/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/v_tpg_0_ex/test_pattern2/test_pattern2.cache/compile_simlib/vcs} {riviera=/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/v_tpg_0_ex/test_pattern2/test_pattern2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_bd_design {/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/v_tpg_0_ex/test_pattern2/test_pattern2.srcs/sources_1/bd/design_1/design_1.bd}
validate_bd_design -force
close_bd_design [get_bd_designs design_1]
open_run synth_1 -name synth_1
open_bd_design {/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/v_tpg_0_ex/test_pattern2/test_pattern2.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.UARTLITE_BOARD_INTERFACE {Custom}] [get_bd_cells axi_uartlite_0]
endgroup
delete_bd_objs [get_bd_intf_nets axi_uartlite_0_UART] [get_bd_intf_ports usb_uart]
apply_board_connection -board_interface "usb_uart" -ip_intf "/axi_uartlite_0/UART" -diagram "design_1" 
save_bd_design
open_bd_design {/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/v_tpg_0_ex/test_pattern2/test_pattern2.srcs/sources_1/bd/design_1/design_1.bd}
connect_bd_net [get_bd_pins axi_timer_0/interrupt] [get_bd_pins microblaze_0_xlconcat/In0]
connect_bd_net [get_bd_pins axi_uartlite_0/interrupt] [get_bd_pins microblaze_0_xlconcat/In1]
regenerate_bd_layout
save_bd_design
validate_bd_design
disconnect_bd_net /rst_clk_wiz_1_100M_peripheral_aresetn [get_bd_pins v_axi4s_vid_out_0/aresetn]
validate_bd_design
disconnect_bd_net /rst_clk_wiz_1_100M_peripheral_aresetn [get_bd_pins v_tc_0/resetn]
validate_bd_design
connect_bd_net [get_bd_pins v_axi4s_vid_out_0/aresetn] [get_bd_pins rst_clk_wiz_1_100M/peripheral_aresetn]
validate_bd_design
save_bd_design
make_wrapper -files [get_files /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/v_tpg_0_ex/test_pattern2/test_pattern2.srcs/sources_1/bd/design_1/design_1.bd] -top
generate_target all [get_files  /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/v_tpg_0_ex/test_pattern2/test_pattern2.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_microblaze_0_axi_intc_0] }
export_ip_user_files -of_objects [get_files /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/v_tpg_0_ex/test_pattern2/test_pattern2.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/v_tpg_0_ex/test_pattern2/test_pattern2.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_microblaze_0_axi_intc_0_synth_1
export_simulation -of_objects [get_files /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/v_tpg_0_ex/test_pattern2/test_pattern2.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/v_tpg_0_ex/test_pattern2/test_pattern2.ip_user_files/sim_scripts -ip_user_files_dir /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/v_tpg_0_ex/test_pattern2/test_pattern2.ip_user_files -ipstatic_source_dir /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/v_tpg_0_ex/test_pattern2/test_pattern2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/v_tpg_0_ex/test_pattern2/test_pattern2.cache/compile_simlib/modelsim} {questa=/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/v_tpg_0_ex/test_pattern2/test_pattern2.cache/compile_simlib/questa} {ies=/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/v_tpg_0_ex/test_pattern2/test_pattern2.cache/compile_simlib/ies} {vcs=/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/v_tpg_0_ex/test_pattern2/test_pattern2.cache/compile_simlib/vcs} {riviera=/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/v_tpg_0_ex/test_pattern2/test_pattern2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/v_tpg_0_ex/test_pattern2/test_pattern2.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
close_design
open_run synth_1 -name synth_1
open_bd_design {/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/v_tpg_0_ex/test_pattern2/test_pattern2.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M02_AXI] [get_bd_nets axi_uartlite_0_interrupt] [get_bd_intf_nets axi_uartlite_0_UART] [get_bd_cells axi_uartlite_0]
delete_bd_objs [get_bd_intf_ports usb_uart]
reset_target all [get_files  /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/v_tpg_0_ex/test_pattern2/test_pattern2.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/v_tpg_0_ex/test_pattern2/test_pattern2.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/v_tpg_0_ex/test_pattern2/test_pattern2.srcs/sources_1/bd/design_1/design_1.bd]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0
apply_board_connection -board_interface "usb_uart" -ip_intf "axi_uartlite_0/UART" -diagram "design_1" 
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" intc_ip "/microblaze_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_uartlite_0/S_AXI]
connect_bd_net [get_bd_pins axi_uartlite_0/interrupt] [get_bd_pins microblaze_0_xlconcat/In1]
regenerate_bd_layout
validate_bd_design
set_property offset 0x40070000 [get_bd_addr_segs {microblaze_0/Data/SEG_axi_uartlite_0_Reg}]
save_bd_design
make_wrapper -files [get_files /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/v_tpg_0_ex/test_pattern2/test_pattern2.srcs/sources_1/bd/design_1/design_1.bd] -top
generate_target all [get_files  /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/v_tpg_0_ex/test_pattern2/test_pattern2.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_microblaze_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_microblaze_0_axi_intc_0] }
catch { config_ip_cache -export [get_ips -all design_1_microblaze_0_xlconcat_0] }
catch { config_ip_cache -export [get_ips -all design_1_mdm_1_0] }
catch { config_ip_cache -export [get_ips -all design_1_clk_wiz_1_0] }
catch { config_ip_cache -export [get_ips -all design_1_rst_clk_wiz_1_100M_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_timer_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_v_tc_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_v_axi4s_vid_out_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_v_tpg_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_v_tpg_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_axi_gpio_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_xbar_0] }
catch { config_ip_cache -export [get_ips -all design_1_dlmb_v10_0] }
catch { config_ip_cache -export [get_ips -all design_1_ilmb_v10_0] }
catch { config_ip_cache -export [get_ips -all design_1_dlmb_bram_if_cntlr_0] }
catch { config_ip_cache -export [get_ips -all design_1_ilmb_bram_if_cntlr_0] }
catch { config_ip_cache -export [get_ips -all design_1_lmb_bram_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_uartlite_0_1] }
export_ip_user_files -of_objects [get_files /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/v_tpg_0_ex/test_pattern2/test_pattern2.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/v_tpg_0_ex/test_pattern2/test_pattern2.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_xbar_0_synth_1
export_simulation -of_objects [get_files /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/v_tpg_0_ex/test_pattern2/test_pattern2.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/v_tpg_0_ex/test_pattern2/test_pattern2.ip_user_files/sim_scripts -ip_user_files_dir /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/v_tpg_0_ex/test_pattern2/test_pattern2.ip_user_files -ipstatic_source_dir /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/v_tpg_0_ex/test_pattern2/test_pattern2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/v_tpg_0_ex/test_pattern2/test_pattern2.cache/compile_simlib/modelsim} {questa=/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/v_tpg_0_ex/test_pattern2/test_pattern2.cache/compile_simlib/questa} {ies=/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/v_tpg_0_ex/test_pattern2/test_pattern2.cache/compile_simlib/ies} {vcs=/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/v_tpg_0_ex/test_pattern2/test_pattern2.cache/compile_simlib/vcs} {riviera=/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/v_tpg_0_ex/test_pattern2/test_pattern2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_bd_design {/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/v_tpg_0_ex/test_pattern2/test_pattern2.srcs/sources_1/bd/design_1/design_1.bd}
set_property location {8.5 3104 539} [get_bd_cells axi_uartlite_0]
save_bd_design
close_project
open_project /home/trevor/mylab/experiments/20180130-tmc-digalent/vivado/project_5.xpr
open_bd_design {/home/trevor/mylab/experiments/20180130-tmc-digalent/vivado/project_5.srcs/sources_1/bd/design_1/design_1.bd}
update_compile_order -fileset sources_1
close_project
open_project /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.xpr
update_compile_order -fileset sources_1
close_project
open_project /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.xpr
update_compile_order -fileset sources_1
close_project
open_project /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/v_tpg_0_ex/v_tpg_0_ex.xpr
open_bd_design {/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/v_tpg_0_ex/v_tpg_0_ex.srcs/sources_1/bd/ex_sim/ex_sim.bd}
update_compile_order -fileset sources_1
close_project
open_project /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.xpr
update_compile_order -fileset sources_1
