INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pushp_vnmc973/Desktop/CO project/multicycle_processor/multicycle_processor.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pushp_vnmc973/Desktop/CO project/multicycle_processor/multicycle_processor.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pushp_vnmc973/Desktop/CO project/multicycle_processor/multicycle_processor.srcs/sources_1/new/debug_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pushp_vnmc973/Desktop/CO project/multicycle_processor/multicycle_processor.srcs/sources_1/new/memory_trace.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_trace
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pushp_vnmc973/Desktop/CO project/multicycle_processor/multicycle_processor.srcs/sources_1/new/processor_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pushp_vnmc973/Desktop/CO project/multicycle_processor/multicycle_processor.srcs/sim_1/new/tb_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_processor
