$date
	Thu Nov  9 16:55:40 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_bcdcount $end
$var wire 4 ! Q [3:0] $end
$var reg 1 " clk $end
$var reg 1 # enable $end
$var reg 1 $ reset $end
$scope module count0 $end
$var wire 1 " clk $end
$var wire 1 # enable $end
$var wire 1 $ reset $end
$var reg 4 % Q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
0$
0#
0"
bx !
$end
#5000
1"
#10000
0"
#15000
1"
#20000
1$
0"
#25000
b0 !
b0 %
1"
#30000
0"
#35000
1"
#40000
1#
0"
#45000
1"
#50000
0"
#55000
1"
#60000
0$
0"
#65000
b1 !
b1 %
1"
#70000
0"
#75000
b10 !
b10 %
1"
#80000
0"
#85000
b11 !
b11 %
1"
#90000
0"
#95000
b100 !
b100 %
1"
#100000
0"
#105000
b101 !
b101 %
1"
#110000
0"
#115000
b110 !
b110 %
1"
#120000
0"
#125000
b111 !
b111 %
1"
#130000
0"
#135000
b1000 !
b1000 %
1"
#140000
0"
#145000
b1001 !
b1001 %
1"
#150000
0"
#155000
b0 !
b0 %
1"
#160000
0"
#165000
b1 !
b1 %
1"
#170000
0"
#175000
b10 !
b10 %
1"
#180000
0"
#185000
b11 !
b11 %
1"
#190000
0"
#195000
b100 !
b100 %
1"
#200000
0"
#205000
b101 !
b101 %
1"
#210000
0"
#215000
b110 !
b110 %
1"
#220000
0"
#225000
b111 !
b111 %
1"
#230000
0"
#235000
b1000 !
b1000 %
1"
#240000
0"
#245000
b1001 !
b1001 %
1"
#250000
0"
#255000
b0 !
b0 %
1"
#260000
0"
