D. Axehill. 2005. Applications of integer quadratic programming in control and communication. Ph.D. dissertation. Department of Electrical Engineering, Köping University.
Luca Benini , Giovanni De Micheli, Networks on Chips: A New SoC Paradigm, Computer, v.35 n.1, p.70-78, January 2002[doi>10.1109/2.976921]
Tobias Bjerregaard , Jens Sparso, A Router Architecture for Connection-Oriented Service Guarantees in the MANGO Clockless Network-on-Chip, Proceedings of the conference on Design, Automation and Test in Europe, p.1226-1231, March 07-11, 2005[doi>10.1109/DATE.2005.36]
Timothy M. Burks , Karem A. Sakallah, Min-max linear programming and the timing analysis of digital circuits, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.152-155, November 07-11, 1993, Santa Clara, California, USA
C.-L. Chou and R. Marculescu. 2008. Contention-aware application mapping for Network-On-Chip communication architectures. In Proceedings of the IEEE International Conference on Computer Design (ICCD). 164--169.
William J. Dally , Brian Towles, Route packets, not wires: on-chip inteconnection networks, Proceedings of the 38th annual Design Automation Conference, p.684-689, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379048]
Onur Derin , Deniz Kabakci , Leandro Fiorin, Online task remapping strategies for fault-tolerant Network-on-Chip multiprocessors, Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip, May 01-04, 2011, Pittsburgh, Pennsylvania[doi>10.1145/1999946.1999967]
R. Dick. 2007. Embedded System Synthesis Benchmarks (E3S). http://ziyang.eecs.umich.edu/dickrp/e3s/.
Robert P. Dick , David L. Rhodes , Wayne Wolf, TGFF: task graphs for free, Proceedings of the 6th international workshop on Hardware/software codesign, p.97-101, March 15-18, 1998, Seattle, Washington, USA
Kees Goossens , John Dielissen , Andrei Radulescu, Æthereal Network on Chip: Concepts, Architectures, and Implementations, IEEE Design & Test, v.22 n.5, p.414-421, September 2005[doi>10.1109/MDT.2005.99]
H. Gu, C. Li, and S. Sun. 2007. Research on mapping algorithm of irregular mesh NoC for portable multimedia appliances. In Proceedings of the IET Conference on Wireless, Mobile and Sensor Networks (CCWMSN). 697--700.
T. Hastie, R. Tibshirani, and J. H. Friedman. 2008. The Elements of Statistical Learning: Data Mining, Inference, and Prediction. Springer-Verlag, Berlin.
Thomas A. Henzinger , Rupak Majumdar , Vinayak S. Prabhu, Quantifying similarities between timed systems, Proceedings of the Third international conference on Formal Modeling and Analysis of Timed Systems, September 26-28, 2005, Uppsala, Sweden[doi>10.1007/11603009_18]
IBM. 2008. IBM ILOG CPLEX Optimizer. http://www-01.ibm.com/software/integration/optimization/cplex-optimizer/.
L. Jain, B. M. Al-Hashimi, M. S. Gaur, V. Laxmi, and A. Narayanan. 2007. NIRGAM: A simulator for NoC interconnect routing and application modeling. In Proceedings of the Workshop on Diagnostic Services in Network-on-Chips, Design, Automation and Test in Europe Conference (DATE). 16--20.
A. Lankes, A. Herkersdorf, S. Sonntag, and H. Reinig. 2009. NoC topology exploration for mobile multimedia applications. In Proceedings of the 16th IEEE International Conference on Electronics, Circuits, and Systems (ICECS). 707--710.
Tang Lei , Shashi Kumar, A Two-step Genetic Algorithm for Mapping Task Graphs to a Network on Chip Architecture, Proceedings of the Euromicro Symposium on Digital Systems Design, p.180, September 01-06, 2003
J. W. S. Liu. 2000. Real-Time Systems 1st. ed. Prentice Hall PTR, Upper Saddle River, NJ.
N. Ma, Z. Lu, Z. Pang, and L. Zheng. 2010. System-level exploration of mesh-based NoC architectures for multimedia applications. In Proceedings of the IEEE International SOC Conference (SOCC). 99--104.
E. Sperling. 2007. Turn down the heat…please. http://dopu.cs.auc.dk.
Ninad Thakoor , Jean Gao, Branch-and-Bound for Model Selection and Its Computational Complexity, IEEE Transactions on Knowledge and Data Engineering, v.23 n.5, p.655-668, May 2011[doi>10.1109/TKDE.2010.156]
L. A. Wolsey. 1998. Integer Programming. Wiley-Interscience, NY.
Yue Yu , Shangping Ren , Ophir Frieder, Feasibility of semiring-based timing constraints, ACM Transactions on Embedded Computing Systems (TECS), v.9 n.4, p.1-24, March 2010[doi>10.1145/1721695.1721699]
K. Yue, S. Ghalim, Z. Li, F. Lockom, S. Ren, L. Zhang, and X. Li. 2011. A greedy approach to tolerate defect cores for multimedia applications. In Proceedings of the 9th IEEE Symposium on Embedded Systems for Real-Time Multimedia (ESTIMedia). 112--119.
Lei Zhang , Yinhe Han , Qiang Xu , Xiaowei Li, Defect tolerance in homogeneous manycore processors using core-level redundancy with unified topology, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany[doi>10.1145/1403375.1403591]
Lei Zhang , Yinhe Han , Qiang Xu , Xiao Wei Li , Huawei Li, On topology reconfiguration for defect-tolerant NoC-based homogeneous manycore systems, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.17 n.9, p.1173-1186, September 2009[doi>10.1109/TVLSI.2008.2002108]
Lei Zhang , Yue Yu , Jianbo Dong , Yinhe Han , Shangping Ren , Xiaowei Li, Performance-asymmetry-aware topology virtualization for defect-tolerant NoC-based many-core processors, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
