<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Tue Jul 31 12:11:15 2018" VIVADOVERSION="2017.4">

  <SYSTEMINFO ARCH="kintex7" DEVICE="7k70t" NAME="Fibonacci_reduced" PACKAGE="fbv676" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="go" SIGIS="undef" SIGNAME="External_Ports_go">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gate_0" PORT="go"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rst" SIGIS="undef" SIGNAME="External_Ports_rst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="click_element_1" PORT="rst"/>
        <CONNECTION INSTANCE="adder_0" PORT="reset"/>
        <CONNECTION INSTANCE="click_element_2" PORT="rst"/>
        <CONNECTION INSTANCE="fork_stage_0" PORT="rst"/>
        <CONNECTION INSTANCE="click_element_0" PORT="rst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="RESULT" RIGHT="0" SIGIS="undef" SIGNAME="click_element_2_data_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="click_element_2" PORT="data_out"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE FULLNAME="/adder_0" HWVERSION="1.0" INSTANCE="adder_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="adder" VLNV="xilinx.com:click_components:adder:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="VALUE" VALUE="0"/>
        <PARAMETER NAME="PHASE_INIT" VALUE="&quot;0&quot;"/>
        <PARAMETER NAME="Component_Name" VALUE="Fibonacci_reduced_adder_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="reset" SIGIS="undef" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="a_req_in" SIGIS="undef" SIGNAME="adder_0_a_req_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="click_element_1" PORT="req_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="a_data_in" RIGHT="0" SIGIS="undef" SIGNAME="click_element_1_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="click_element_1" PORT="data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="a_ack_out" SIGIS="undef" SIGNAME="adder_0_a_ack_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="click_element_1" PORT="ack_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b_req_in" SIGIS="undef" SIGNAME="adder_0_b_req_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="inverter_0" PORT="req_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="b_data_in" RIGHT="0" SIGIS="undef" SIGNAME="fork_stage_0_b_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fork_stage_0" PORT="b_data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="b_ack_out" SIGIS="undef" SIGNAME="adder_0_b_ack_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="inverter_0" PORT="ack_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c_req_out" SIGIS="undef" SIGNAME="adder_0_c_req_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="click_element_2" PORT="req_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="c_data_out" RIGHT="0" SIGIS="undef" SIGNAME="adder_0_c_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="click_element_2" PORT="data_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c_ack_in" SIGIS="undef" SIGNAME="adder_0_c_ack_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="click_element_2" PORT="ack_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="d_req_out" SIGIS="undef" SIGNAME="adder_0_d_req_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="click_element_0" PORT="req_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="d_data_out" RIGHT="0" SIGIS="undef" SIGNAME="adder_0_d_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="click_element_0" PORT="data_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d_ack_in" SIGIS="undef" SIGNAME="adder_0_d_ack_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="click_element_0" PORT="ack_out"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="click_element_1_ctrl_out" NAME="a_ctrl_in" TYPE="TARGET" VLNV="xilinx.com:click_components:async_2ph_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="req" PHYSICAL="a_req_in"/>
            <PORTMAP LOGICAL="ack" PHYSICAL="a_ack_out"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="inverter_0_ctrl_out" NAME="b_ctrl_in" TYPE="TARGET" VLNV="xilinx.com:click_components:async_2ph_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="req" PHYSICAL="b_req_in"/>
            <PORTMAP LOGICAL="ack" PHYSICAL="b_ack_out"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="adder_0_c_ctrl_out" NAME="c_ctrl_out" TYPE="INITIATOR" VLNV="xilinx.com:click_components:async_2ph_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ack" PHYSICAL="c_ack_in"/>
            <PORTMAP LOGICAL="req" PHYSICAL="c_req_out"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="adder_0_d_ctrl_out" NAME="d_ctrl_out" TYPE="INITIATOR" VLNV="xilinx.com:click_components:async_2ph_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ack" PHYSICAL="d_ack_in"/>
            <PORTMAP LOGICAL="req" PHYSICAL="d_req_out"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/click_element_0" HWVERSION="1.0" INSTANCE="click_element_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="click_element" VLNV="xilinx.com:click_components:click_element:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DATA_WIDTH_1" VALUE="32"/>
        <PARAMETER NAME="VALUE" VALUE="1"/>
        <PARAMETER NAME="PHASE_INIT" VALUE="&quot;0&quot;"/>
        <PARAMETER NAME="Component_Name" VALUE="Fibonacci_reduced_click_element_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="rst" SIGIS="undef" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ack_out" SIGIS="undef" SIGNAME="adder_0_d_ack_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adder_0" PORT="d_ack_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="req_in" SIGIS="undef" SIGNAME="adder_0_d_req_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adder_0" PORT="d_req_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="data_in" RIGHT="0" SIGIS="undef" SIGNAME="adder_0_d_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adder_0" PORT="d_data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="req_out" SIGIS="undef" SIGNAME="click_element_0_req_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gate_0" PORT="req_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="data_out" RIGHT="0" SIGIS="undef" SIGNAME="click_element_0_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fork_stage_0" PORT="a_data_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ack_in" SIGIS="undef" SIGNAME="click_element_0_ack_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gate_0" PORT="ack_out"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="click_element_0_ctrl_out" NAME="ctrl_out" TYPE="INITIATOR" VLNV="xilinx.com:click_components:async_2ph_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ack" PHYSICAL="ack_in"/>
            <PORTMAP LOGICAL="req" PHYSICAL="req_out"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="adder_0_d_ctrl_out" NAME="ctrl_in" TYPE="TARGET" VLNV="xilinx.com:click_components:async_2ph_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ack" PHYSICAL="ack_out"/>
            <PORTMAP LOGICAL="req" PHYSICAL="req_in"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/click_element_1" HWVERSION="1.0" INSTANCE="click_element_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="click_element" VLNV="xilinx.com:click_components:click_element:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DATA_WIDTH_1" VALUE="32"/>
        <PARAMETER NAME="VALUE" VALUE="0"/>
        <PARAMETER NAME="PHASE_INIT" VALUE="&quot;1&quot;"/>
        <PARAMETER NAME="Component_Name" VALUE="Fibonacci_reduced_click_element_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="rst" SIGIS="undef" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ack_out" SIGIS="undef" SIGNAME="click_element_1_ack_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fork_stage_0" PORT="c_ack_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="req_in" SIGIS="undef" SIGNAME="click_element_1_req_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fork_stage_0" PORT="c_req_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="data_in" RIGHT="0" SIGIS="undef" SIGNAME="fork_stage_0_c_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fork_stage_0" PORT="c_data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="req_out" SIGIS="undef" SIGNAME="adder_0_a_req_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adder_0" PORT="a_req_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="data_out" RIGHT="0" SIGIS="undef" SIGNAME="click_element_1_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adder_0" PORT="a_data_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ack_in" SIGIS="undef" SIGNAME="adder_0_a_ack_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adder_0" PORT="a_ack_out"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="click_element_1_ctrl_out" NAME="ctrl_out" TYPE="INITIATOR" VLNV="xilinx.com:click_components:async_2ph_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ack" PHYSICAL="ack_in"/>
            <PORTMAP LOGICAL="req" PHYSICAL="req_out"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="fork_stage_0_c_ctrl_out" NAME="ctrl_in" TYPE="TARGET" VLNV="xilinx.com:click_components:async_2ph_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ack" PHYSICAL="ack_out"/>
            <PORTMAP LOGICAL="req" PHYSICAL="req_in"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/click_element_2" HWVERSION="1.0" INSTANCE="click_element_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="click_element" VLNV="xilinx.com:click_components:click_element:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DATA_WIDTH_1" VALUE="32"/>
        <PARAMETER NAME="VALUE" VALUE="0"/>
        <PARAMETER NAME="PHASE_INIT" VALUE="&quot;0&quot;"/>
        <PARAMETER NAME="Component_Name" VALUE="Fibonacci_reduced_click_element_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="rst" SIGIS="undef" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ack_out" SIGIS="undef" SIGNAME="adder_0_c_ack_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adder_0" PORT="c_ack_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="req_in" SIGIS="undef" SIGNAME="adder_0_c_req_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adder_0" PORT="c_req_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="data_in" RIGHT="0" SIGIS="undef" SIGNAME="adder_0_c_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adder_0" PORT="c_data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="req_out" SIGIS="undef" SIGNAME="click_element_2_req_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="click_element_2" PORT="ack_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="data_out" RIGHT="0" SIGIS="undef" SIGNAME="click_element_2_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RESULT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ack_in" SIGIS="undef" SIGNAME="click_element_2_req_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="click_element_2" PORT="req_out"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="ctrl_out" TYPE="INITIATOR" VLNV="xilinx.com:click_components:async_2ph_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ack" PHYSICAL="ack_in"/>
            <PORTMAP LOGICAL="req" PHYSICAL="req_out"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="adder_0_c_ctrl_out" NAME="ctrl_in" TYPE="TARGET" VLNV="xilinx.com:click_components:async_2ph_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ack" PHYSICAL="ack_out"/>
            <PORTMAP LOGICAL="req" PHYSICAL="req_in"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/fork_stage_0" HWVERSION="1.0" INSTANCE="fork_stage_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="fork_stage" VLNV="xilinx.com:click_components:fork_stage:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="VALUE" VALUE="0"/>
        <PARAMETER NAME="PHASE_INIT" VALUE="&quot;1&quot;"/>
        <PARAMETER NAME="Component_Name" VALUE="Fibonacci_reduced_fork_stage_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="rst" SIGIS="undef" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="a_req_in" SIGIS="undef" SIGNAME="fork_stage_0_a_req_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gate_0" PORT="req_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="a_data_in" RIGHT="0" SIGIS="undef" SIGNAME="click_element_0_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="click_element_0" PORT="data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="a_ack_out" SIGIS="undef" SIGNAME="fork_stage_0_a_ack_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gate_0" PORT="ack_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="b_req_out" SIGIS="undef" SIGNAME="fork_stage_0_b_req_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="inverter_0" PORT="req_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="b_data_out" RIGHT="0" SIGIS="undef" SIGNAME="fork_stage_0_b_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adder_0" PORT="b_data_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b_ack_in" SIGIS="undef" SIGNAME="fork_stage_0_b_ack_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="inverter_0" PORT="ack_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c_req_out" SIGIS="undef" SIGNAME="click_element_1_req_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="click_element_1" PORT="req_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="c_data_out" RIGHT="0" SIGIS="undef" SIGNAME="fork_stage_0_c_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="click_element_1" PORT="data_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c_ack_in" SIGIS="undef" SIGNAME="click_element_1_ack_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="click_element_1" PORT="ack_out"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="gate_0_ctrl_out" NAME="a_ctrl_in" TYPE="TARGET" VLNV="xilinx.com:click_components:async_2ph_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="req" PHYSICAL="a_req_in"/>
            <PORTMAP LOGICAL="ack" PHYSICAL="a_ack_out"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="fork_stage_0_b_ctrl_out" NAME="b_ctrl_out" TYPE="INITIATOR" VLNV="xilinx.com:click_components:async_2ph_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ack" PHYSICAL="b_ack_in"/>
            <PORTMAP LOGICAL="req" PHYSICAL="b_req_out"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="fork_stage_0_c_ctrl_out" NAME="c_ctrl_out" TYPE="INITIATOR" VLNV="xilinx.com:click_components:async_2ph_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="req" PHYSICAL="c_req_out"/>
            <PORTMAP LOGICAL="ack" PHYSICAL="c_ack_in"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/gate_0" HWVERSION="1.0" INSTANCE="gate_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="gate" VLNV="xilinx.com:click_components:gate:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Fibonacci_reduced_gate_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="go" SIGIS="undef" SIGNAME="External_Ports_go">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="go"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ack_out" SIGIS="undef" SIGNAME="click_element_0_ack_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="click_element_0" PORT="ack_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="req_in" SIGIS="undef" SIGNAME="click_element_0_req_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="click_element_0" PORT="req_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ack_in" SIGIS="undef" SIGNAME="fork_stage_0_a_ack_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fork_stage_0" PORT="a_ack_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="req_out" SIGIS="undef" SIGNAME="fork_stage_0_a_req_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fork_stage_0" PORT="a_req_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="gate_0_ctrl_out" NAME="ctrl_out" TYPE="INITIATOR" VLNV="xilinx.com:click_components:async_2ph_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ack" PHYSICAL="ack_in"/>
            <PORTMAP LOGICAL="req" PHYSICAL="req_out"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="click_element_0_ctrl_out" NAME="ctrl_in" TYPE="TARGET" VLNV="xilinx.com:click_components:async_2ph_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ack" PHYSICAL="ack_out"/>
            <PORTMAP LOGICAL="req" PHYSICAL="req_in"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/inverter_0" HWVERSION="1.0" INSTANCE="inverter_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="inverter" VLNV="xilinx.com:click_components:inverter:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Fibonacci_reduced_inverter_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="req_in" SIGIS="undef" SIGNAME="fork_stage_0_b_req_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fork_stage_0" PORT="b_req_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ack_out" SIGIS="undef" SIGNAME="fork_stage_0_b_ack_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fork_stage_0" PORT="b_ack_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="req_out" SIGIS="undef" SIGNAME="adder_0_b_req_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adder_0" PORT="b_req_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ack_in" SIGIS="undef" SIGNAME="adder_0_b_ack_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adder_0" PORT="b_ack_out"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="inverter_0_ctrl_out" NAME="ctrl_out" TYPE="INITIATOR" VLNV="xilinx.com:click_components:async_2ph_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ack" PHYSICAL="ack_in"/>
            <PORTMAP LOGICAL="req" PHYSICAL="req_out"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="fork_stage_0_b_ctrl_out" NAME="ctrl_in" TYPE="TARGET" VLNV="xilinx.com:click_components:async_2ph_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ack" PHYSICAL="ack_out"/>
            <PORTMAP LOGICAL="req" PHYSICAL="req_in"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
