

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Fri Oct 12 23:50:58 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        baseline
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.51|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  449|  449|  449|  449|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  448|  448|         7|          -|          -|    64|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      6|       0|    145|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        1|      -|       5|     10|
|Multiplexer      |        -|      -|       -|    134|
|Register         |        -|      -|     261|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        1|      6|     266|    289|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      2|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +----------+------------+---------+---+----+------+-----+------+-------------+
    |  Memory  |   Module   | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------+------------+---------+---+----+------+-----+------+-------------+
    |c_U       |fir_c       |        0|  5|  10|   128|    5|     1|          640|
    |regMem_U  |fir_regMem  |        1|  0|   0|   128|   32|     1|         4096|
    +----------+------------+---------+---+----+------+-----+------+-------------+
    |Total     |            |        1|  5|  10|   256|   37|     2|         4736|
    +----------+------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |tmp_6_1_fu_208_p2  |     *    |      3|  0|  20|           5|          32|
    |tmp_6_fu_190_p2    |     *    |      3|  0|  20|          32|           5|
    |grp_fu_138_p2      |     +    |      0|  0|  15|           8|           3|
    |sum_1_1_fu_218_p2  |     +    |      0|  0|  32|          32|          32|
    |tmp_1_fu_214_p2    |     +    |      0|  0|  32|          32|          32|
    |tmp_2_fu_160_p2    |     +    |      0|  0|  15|           8|           2|
    |tmp_1_1_fu_180_p2  |   icmp   |      0|  0|  11|           8|           1|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      6|  0| 145|         125|         107|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  44|          9|    1|          9|
    |c_address0       |  15|          3|    7|         21|
    |i_reg_103        |   9|          2|    8|         16|
    |regMem_address0  |  33|          6|    7|         42|
    |regMem_d0        |  15|          3|   32|         96|
    |sum_reg_115      |   9|          2|   32|         64|
    |xij1_1_reg_128   |   9|          2|   32|         64|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 134|         27|  119|        312|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |   8|   0|    8|          0|
    |i_1_1_reg_282        |   8|   0|    8|          0|
    |i_reg_103            |   8|   0|    8|          0|
    |regMem_addr_reg_238  |   7|   0|    7|          0|
    |regMem_load_reg_257  |  32|   0|   32|          0|
    |reg_144              |   5|   0|    5|          0|
    |sum_reg_115          |  32|   0|   32|          0|
    |tmp_1_1_reg_253      |   1|   0|    1|          0|
    |tmp_3_reg_233        |  32|   0|   64|         32|
    |tmp_4_reg_243        |  32|   0|   64|         32|
    |tmp_6_1_reg_287      |  32|   0|   32|          0|
    |tmp_6_reg_262        |  32|   0|   32|          0|
    |xij1_1_reg_128       |  32|   0|   32|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 261|   0|  325|         64|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_rst    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_start  |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_done   | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_idle   | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_ready  | out |    1| ap_ctrl_hs |      fir     | return value |
|y         | out |   32|   ap_vld   |       y      |    pointer   |
|y_ap_vld  | out |    1|   ap_vld   |       y      |    pointer   |
|x         |  in |   32|   ap_none  |       x      |    scalar    |
+----------+-----+-----+------------+--------------+--------------+

