\hypertarget{struct_u_a_r_t___init_type_def}{}\doxysection{UART\+\_\+\+Init\+Type\+Def Struct Reference}
\label{struct_u_a_r_t___init_type_def}\index{UART\_InitTypeDef@{UART\_InitTypeDef}}


UART Init Structure definition.  




{\ttfamily \#include $<$stm32l4xx\+\_\+hal\+\_\+uart.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_u_a_r_t___init_type_def_aaad609733f3fd8146c8745e953a91b2a}{Baud\+Rate}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_u_a_r_t___init_type_def_ae5e60b9a021fe0009588fc86c7584a5a}{Word\+Length}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_u_a_r_t___init_type_def_a8394ba239444e3e5fe1ada1c37cb1019}{Stop\+Bits}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_u_a_r_t___init_type_def_a1d60a99b8f3965f01ab23444b154ba79}{Parity}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_u_a_r_t___init_type_def_a0ffc93ec511ed9cf1663f6939bd3e839}{Mode}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_u_a_r_t___init_type_def_a0a933d213b17470c582c8fec23a24d09}{Hw\+Flow\+Ctl}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_u_a_r_t___init_type_def_a35770b237370fda7fd0fabad22898490}{Over\+Sampling}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_u_a_r_t___init_type_def_af699e096fa74b5f58c1ee172025981ba}{One\+Bit\+Sampling}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
UART Init Structure definition. 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_u_a_r_t___init_type_def_aaad609733f3fd8146c8745e953a91b2a}\label{struct_u_a_r_t___init_type_def_aaad609733f3fd8146c8745e953a91b2a}} 
\index{UART\_InitTypeDef@{UART\_InitTypeDef}!BaudRate@{BaudRate}}
\index{BaudRate@{BaudRate}!UART\_InitTypeDef@{UART\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{BaudRate}{BaudRate}}
{\footnotesize\ttfamily uint32\+\_\+t Baud\+Rate}

This member configures the UART communication baud rate. The baud rate register is computed using the following formula\+: \hypertarget{struct_u_a_r_t___init_type_def_autotoc_md47}{}\doxysubsection{LPUART\+:}\label{struct_u_a_r_t___init_type_def_autotoc_md47}
Baud Rate Register = ((256 $\ast$ lpuart\+\_\+ker\+\_\+ckpres) / ((huart-\/\texorpdfstring{$>$}{>}Init.\+Baud\+Rate))) where lpuart\+\_\+ker\+\_\+ck\+\_\+pres is the UART input clock (divided by a prescaler if applicable) \hypertarget{struct_u_a_r_t___init_type_def_autotoc_md48}{}\doxysubsection{UART\+:}\label{struct_u_a_r_t___init_type_def_autotoc_md48}

\begin{DoxyItemize}
\item If oversampling is 16 or in LIN mode, Baud Rate Register = ((uart\+\_\+ker\+\_\+ckpres) / ((huart-\/\texorpdfstring{$>$}{>}Init.\+Baud\+Rate)))
\item If oversampling is 8, Baud Rate Register\mbox{[}15\+:4\mbox{]} = ((2 $\ast$ uart\+\_\+ker\+\_\+ckpres) / ((huart-\/\texorpdfstring{$>$}{>}Init.\+Baud\+Rate)))\mbox{[}15\+:4\mbox{]} Baud Rate Register\mbox{[}3\mbox{]} = 0 Baud Rate Register\mbox{[}2\+:0\mbox{]} = (((2 $\ast$ uart\+\_\+ker\+\_\+ckpres) / ((huart-\/\texorpdfstring{$>$}{>}Init.\+Baud\+Rate)))\mbox{[}3\+:0\mbox{]}) \texorpdfstring{$>$}{>}\texorpdfstring{$>$}{>} 1 where uart\+\_\+ker\+\_\+ck\+\_\+pres is the UART input clock (divided by a prescaler if applicable)
\end{DoxyItemize}

This member configures the UART communication baud rate. The baud rate register is computed using the following formula\+: \hypertarget{struct_u_a_r_t___init_type_def_autotoc_md76}{}\doxysubsection{LPUART\+:}\label{struct_u_a_r_t___init_type_def_autotoc_md76}
Baud Rate Register = ((256 $\ast$ lpuart\+\_\+ker\+\_\+ckpres) / ((huart-\/\texorpdfstring{$>$}{>}Init.\+Baud\+Rate))) where lpuart\+\_\+ker\+\_\+ck\+\_\+pres is the UART input clock (divided by a prescaler if applicable) \hypertarget{struct_u_a_r_t___init_type_def_autotoc_md77}{}\doxysubsection{UART\+:}\label{struct_u_a_r_t___init_type_def_autotoc_md77}

\begin{DoxyItemize}
\item If oversampling is 16 or in LIN mode, Baud Rate Register = ((uart\+\_\+ker\+\_\+ckpres) / ((huart-\/\texorpdfstring{$>$}{>}Init.\+Baud\+Rate)))
\item If oversampling is 8, Baud Rate Register\mbox{[}15\+:4\mbox{]} = ((2 $\ast$ uart\+\_\+ker\+\_\+ckpres) / ((huart-\/\texorpdfstring{$>$}{>}Init.\+Baud\+Rate)))\mbox{[}15\+:4\mbox{]} Baud Rate Register\mbox{[}3\mbox{]} = 0 Baud Rate Register\mbox{[}2\+:0\mbox{]} = (((2 $\ast$ uart\+\_\+ker\+\_\+ckpres) / ((huart-\/\texorpdfstring{$>$}{>}Init.\+Baud\+Rate)))\mbox{[}3\+:0\mbox{]}) \texorpdfstring{$>$}{>}\texorpdfstring{$>$}{>} 1 where uart\+\_\+ker\+\_\+ck\+\_\+pres is the UART input clock (divided by a prescaler if applicable)
\end{DoxyItemize}

This member configures the UART communication baud rate. The baud rate register is computed using the following formula\+: \hypertarget{struct_u_a_r_t___init_type_def_autotoc_md105}{}\doxysubsection{LPUART\+:}\label{struct_u_a_r_t___init_type_def_autotoc_md105}
Baud Rate Register = ((256 $\ast$ lpuart\+\_\+ker\+\_\+ckpres) / ((huart-\/\texorpdfstring{$>$}{>}Init.\+Baud\+Rate))) where lpuart\+\_\+ker\+\_\+ck\+\_\+pres is the UART input clock (divided by a prescaler if applicable) \hypertarget{struct_u_a_r_t___init_type_def_autotoc_md106}{}\doxysubsection{UART\+:}\label{struct_u_a_r_t___init_type_def_autotoc_md106}

\begin{DoxyItemize}
\item If oversampling is 16 or in LIN mode, Baud Rate Register = ((uart\+\_\+ker\+\_\+ckpres) / ((huart-\/\texorpdfstring{$>$}{>}Init.\+Baud\+Rate)))
\item If oversampling is 8, Baud Rate Register\mbox{[}15\+:4\mbox{]} = ((2 $\ast$ uart\+\_\+ker\+\_\+ckpres) / ((huart-\/\texorpdfstring{$>$}{>}Init.\+Baud\+Rate)))\mbox{[}15\+:4\mbox{]} Baud Rate Register\mbox{[}3\mbox{]} = 0 Baud Rate Register\mbox{[}2\+:0\mbox{]} = (((2 $\ast$ uart\+\_\+ker\+\_\+ckpres) / ((huart-\/\texorpdfstring{$>$}{>}Init.\+Baud\+Rate)))\mbox{[}3\+:0\mbox{]}) \texorpdfstring{$>$}{>}\texorpdfstring{$>$}{>} 1 where uart\+\_\+ker\+\_\+ck\+\_\+pres is the UART input clock (divided by a prescaler if applicable)
\end{DoxyItemize}

This member configures the UART communication baud rate. The baud rate register is computed using the following formula\+: \hypertarget{struct_u_a_r_t___init_type_def_autotoc_md134}{}\doxysubsection{LPUART\+:}\label{struct_u_a_r_t___init_type_def_autotoc_md134}
Baud Rate Register = ((256 $\ast$ lpuart\+\_\+ker\+\_\+ckpres) / ((huart-\/\texorpdfstring{$>$}{>}Init.\+Baud\+Rate))) where lpuart\+\_\+ker\+\_\+ck\+\_\+pres is the UART input clock (divided by a prescaler if applicable) \hypertarget{struct_u_a_r_t___init_type_def_autotoc_md135}{}\doxysubsection{UART\+:}\label{struct_u_a_r_t___init_type_def_autotoc_md135}

\begin{DoxyItemize}
\item If oversampling is 16 or in LIN mode, Baud Rate Register = ((uart\+\_\+ker\+\_\+ckpres) / ((huart-\/\texorpdfstring{$>$}{>}Init.\+Baud\+Rate)))
\item If oversampling is 8, Baud Rate Register\mbox{[}15\+:4\mbox{]} = ((2 $\ast$ uart\+\_\+ker\+\_\+ckpres) / ((huart-\/\texorpdfstring{$>$}{>}Init.\+Baud\+Rate)))\mbox{[}15\+:4\mbox{]} Baud Rate Register\mbox{[}3\mbox{]} = 0 Baud Rate Register\mbox{[}2\+:0\mbox{]} = (((2 $\ast$ uart\+\_\+ker\+\_\+ckpres) / ((huart-\/\texorpdfstring{$>$}{>}Init.\+Baud\+Rate)))\mbox{[}3\+:0\mbox{]}) \texorpdfstring{$>$}{>}\texorpdfstring{$>$}{>} 1 where uart\+\_\+ker\+\_\+ck\+\_\+pres is the UART input clock (divided by a prescaler if applicable) 
\end{DoxyItemize}\mbox{\Hypertarget{struct_u_a_r_t___init_type_def_a0a933d213b17470c582c8fec23a24d09}\label{struct_u_a_r_t___init_type_def_a0a933d213b17470c582c8fec23a24d09}} 
\index{UART\_InitTypeDef@{UART\_InitTypeDef}!HwFlowCtl@{HwFlowCtl}}
\index{HwFlowCtl@{HwFlowCtl}!UART\_InitTypeDef@{UART\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{HwFlowCtl}{HwFlowCtl}}
{\footnotesize\ttfamily uint32\+\_\+t Hw\+Flow\+Ctl}

Specifies whether the hardware flow control mode is enabled or disabled. This parameter can be a value of \mbox{\hyperlink{group___u_a_r_t___hardware___flow___control}{UART Hardware Flow Control}}. \mbox{\Hypertarget{struct_u_a_r_t___init_type_def_a0ffc93ec511ed9cf1663f6939bd3e839}\label{struct_u_a_r_t___init_type_def_a0ffc93ec511ed9cf1663f6939bd3e839}} 
\index{UART\_InitTypeDef@{UART\_InitTypeDef}!Mode@{Mode}}
\index{Mode@{Mode}!UART\_InitTypeDef@{UART\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{Mode}{Mode}}
{\footnotesize\ttfamily uint32\+\_\+t Mode}

Specifies whether the Receive or Transmit mode is enabled or disabled. This parameter can be a value of \mbox{\hyperlink{group___u_a_r_t___mode}{UART Transfer Mode}}. \mbox{\Hypertarget{struct_u_a_r_t___init_type_def_af699e096fa74b5f58c1ee172025981ba}\label{struct_u_a_r_t___init_type_def_af699e096fa74b5f58c1ee172025981ba}} 
\index{UART\_InitTypeDef@{UART\_InitTypeDef}!OneBitSampling@{OneBitSampling}}
\index{OneBitSampling@{OneBitSampling}!UART\_InitTypeDef@{UART\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{OneBitSampling}{OneBitSampling}}
{\footnotesize\ttfamily uint32\+\_\+t One\+Bit\+Sampling}

Specifies whether a single sample or three samples\textquotesingle{} majority vote is selected. Selecting the single sample method increases the receiver tolerance to clock deviations. This parameter can be a value of \mbox{\hyperlink{group___u_a_r_t___one_bit___sampling}{UART One Bit Sampling Method}}. \mbox{\Hypertarget{struct_u_a_r_t___init_type_def_a35770b237370fda7fd0fabad22898490}\label{struct_u_a_r_t___init_type_def_a35770b237370fda7fd0fabad22898490}} 
\index{UART\_InitTypeDef@{UART\_InitTypeDef}!OverSampling@{OverSampling}}
\index{OverSampling@{OverSampling}!UART\_InitTypeDef@{UART\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{OverSampling}{OverSampling}}
{\footnotesize\ttfamily uint32\+\_\+t Over\+Sampling}

Specifies whether the Over sampling 8 is enabled or disabled, to achieve higher speed (up to f\+\_\+\+PCLK/8). This parameter can be a value of \mbox{\hyperlink{group___u_a_r_t___over___sampling}{UART Over Sampling}}. \mbox{\Hypertarget{struct_u_a_r_t___init_type_def_a1d60a99b8f3965f01ab23444b154ba79}\label{struct_u_a_r_t___init_type_def_a1d60a99b8f3965f01ab23444b154ba79}} 
\index{UART\_InitTypeDef@{UART\_InitTypeDef}!Parity@{Parity}}
\index{Parity@{Parity}!UART\_InitTypeDef@{UART\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{Parity}{Parity}}
{\footnotesize\ttfamily uint32\+\_\+t Parity}

Specifies the parity mode. This parameter can be a value of \mbox{\hyperlink{group___u_a_r_t___parity}{UART Parity}} \begin{DoxyNote}{Note}
When parity is enabled, the computed parity is inserted at the MSB position of the transmitted data (9th bit when the word length is set to 9 data bits; 8th bit when the word length is set to 8 data bits). 
\end{DoxyNote}
\mbox{\Hypertarget{struct_u_a_r_t___init_type_def_a8394ba239444e3e5fe1ada1c37cb1019}\label{struct_u_a_r_t___init_type_def_a8394ba239444e3e5fe1ada1c37cb1019}} 
\index{UART\_InitTypeDef@{UART\_InitTypeDef}!StopBits@{StopBits}}
\index{StopBits@{StopBits}!UART\_InitTypeDef@{UART\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{StopBits}{StopBits}}
{\footnotesize\ttfamily uint32\+\_\+t Stop\+Bits}

Specifies the number of stop bits transmitted. This parameter can be a value of \mbox{\hyperlink{group___u_a_r_t___stop___bits}{UART Number of Stop Bits}}. \mbox{\Hypertarget{struct_u_a_r_t___init_type_def_ae5e60b9a021fe0009588fc86c7584a5a}\label{struct_u_a_r_t___init_type_def_ae5e60b9a021fe0009588fc86c7584a5a}} 
\index{UART\_InitTypeDef@{UART\_InitTypeDef}!WordLength@{WordLength}}
\index{WordLength@{WordLength}!UART\_InitTypeDef@{UART\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{WordLength}{WordLength}}
{\footnotesize\ttfamily uint32\+\_\+t Word\+Length}

Specifies the number of data bits transmitted or received in a frame. This parameter can be a value of \mbox{\hyperlink{group___u_a_r_t_ex___word___length}{UARTEx Word Length}}. 

The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
nucleo-\/l432c\+\_\+piezo-\/beeper/\+Switch\+Buzz/\+Drivers/\+STM32\+L4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__uart_8h}{stm32l4xx\+\_\+hal\+\_\+uart.\+h}}\item 
nucleo-\/l432kc\+\_\+4x4rgb/\+Drivers/\+STM32\+L4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{nucleo-l432kc__4x4rgb_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__uart_8h}{stm32l4xx\+\_\+hal\+\_\+uart.\+h}}\item 
nucleo-\/l432kc\+\_\+9dof-\/imu-\/click/\+Drivers/\+STM32\+L4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{nucleo-l432kc__9dof-imu-click_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__uart_8h}{stm32l4xx\+\_\+hal\+\_\+uart.\+h}}\item 
nucleo-\/l432kc\+\_\+wifi/\+Drivers/\+STM32\+L4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{nucleo-l432kc__wifi_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__uart_8h}{stm32l4xx\+\_\+hal\+\_\+uart.\+h}}\end{DoxyCompactItemize}
