Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Dec  7 17:29:13 2024
| Host         : YeYeTheLaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    34          
TIMING-18  Warning           Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (66)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (96)
5. checking no_input_delay (10)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (66)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: clock_divider/clkDiv_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: vga_display/vga_c/r_25MHz_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: vga_display/vga_c/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (96)
-------------------------------------------------
 There are 96 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.538        0.000                      0                  272        0.185        0.000                      0                  272        4.500        0.000                       0                   267  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.538        0.000                      0                  272        0.185        0.000                      0                  272        4.500        0.000                       0                   267  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.538ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.538ns  (required time - arrival time)
  Source:                 vga_display/btnC_edge_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display/char_buffer_reg[0][3][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.033ns  (logic 0.794ns (19.686%)  route 3.239ns (80.314%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.634     5.155    vga_display/h_sync_reg_reg
    SLICE_X2Y12          FDCE                                         r  vga_display/btnC_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDCE (Prop_fdce_C_Q)         0.518     5.673 r  vga_display/btnC_edge_reg/Q
                         net (fo=9, routed)           1.182     6.855    vga_display/btnC_edge
    SLICE_X3Y9           LUT5 (Prop_lut5_I2_O)        0.124     6.979 r  vga_display/char_buffer[0][9][6]_i_2/O
                         net (fo=10, routed)          1.130     8.109    vga_display/char_buffer[0][9][6]_i_2_n_0
    SLICE_X7Y9           LUT5 (Prop_lut5_I0_O)        0.152     8.261 r  vga_display/char_buffer[0][3][6]_i_1/O
                         net (fo=7, routed)           0.928     9.189    vga_display/char_buffer[0][3][6]_i_1_n_0
    SLICE_X2Y7           FDRE                                         r  vga_display/char_buffer_reg[0][3][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.518    14.859    vga_display/h_sync_reg_reg
    SLICE_X2Y7           FDRE                                         r  vga_display/char_buffer_reg[0][3][0]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X2Y7           FDRE (Setup_fdre_C_CE)      -0.371    14.727    vga_display/char_buffer_reg[0][3][0]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -9.189    
  -------------------------------------------------------------------
                         slack                                  5.538    

Slack (MET) :             5.538ns  (required time - arrival time)
  Source:                 vga_display/btnC_edge_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display/char_buffer_reg[0][3][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.033ns  (logic 0.794ns (19.686%)  route 3.239ns (80.314%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.634     5.155    vga_display/h_sync_reg_reg
    SLICE_X2Y12          FDCE                                         r  vga_display/btnC_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDCE (Prop_fdce_C_Q)         0.518     5.673 r  vga_display/btnC_edge_reg/Q
                         net (fo=9, routed)           1.182     6.855    vga_display/btnC_edge
    SLICE_X3Y9           LUT5 (Prop_lut5_I2_O)        0.124     6.979 r  vga_display/char_buffer[0][9][6]_i_2/O
                         net (fo=10, routed)          1.130     8.109    vga_display/char_buffer[0][9][6]_i_2_n_0
    SLICE_X7Y9           LUT5 (Prop_lut5_I0_O)        0.152     8.261 r  vga_display/char_buffer[0][3][6]_i_1/O
                         net (fo=7, routed)           0.928     9.189    vga_display/char_buffer[0][3][6]_i_1_n_0
    SLICE_X2Y7           FDRE                                         r  vga_display/char_buffer_reg[0][3][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.518    14.859    vga_display/h_sync_reg_reg
    SLICE_X2Y7           FDRE                                         r  vga_display/char_buffer_reg[0][3][2]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X2Y7           FDRE (Setup_fdre_C_CE)      -0.371    14.727    vga_display/char_buffer_reg[0][3][2]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -9.189    
  -------------------------------------------------------------------
                         slack                                  5.538    

Slack (MET) :             5.538ns  (required time - arrival time)
  Source:                 vga_display/btnC_edge_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display/char_buffer_reg[0][3][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.033ns  (logic 0.794ns (19.686%)  route 3.239ns (80.314%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.634     5.155    vga_display/h_sync_reg_reg
    SLICE_X2Y12          FDCE                                         r  vga_display/btnC_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDCE (Prop_fdce_C_Q)         0.518     5.673 r  vga_display/btnC_edge_reg/Q
                         net (fo=9, routed)           1.182     6.855    vga_display/btnC_edge
    SLICE_X3Y9           LUT5 (Prop_lut5_I2_O)        0.124     6.979 r  vga_display/char_buffer[0][9][6]_i_2/O
                         net (fo=10, routed)          1.130     8.109    vga_display/char_buffer[0][9][6]_i_2_n_0
    SLICE_X7Y9           LUT5 (Prop_lut5_I0_O)        0.152     8.261 r  vga_display/char_buffer[0][3][6]_i_1/O
                         net (fo=7, routed)           0.928     9.189    vga_display/char_buffer[0][3][6]_i_1_n_0
    SLICE_X2Y7           FDRE                                         r  vga_display/char_buffer_reg[0][3][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.518    14.859    vga_display/h_sync_reg_reg
    SLICE_X2Y7           FDRE                                         r  vga_display/char_buffer_reg[0][3][3]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X2Y7           FDRE (Setup_fdre_C_CE)      -0.371    14.727    vga_display/char_buffer_reg[0][3][3]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -9.189    
  -------------------------------------------------------------------
                         slack                                  5.538    

Slack (MET) :             5.538ns  (required time - arrival time)
  Source:                 vga_display/btnC_edge_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display/char_buffer_reg[0][3][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.033ns  (logic 0.794ns (19.686%)  route 3.239ns (80.314%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.634     5.155    vga_display/h_sync_reg_reg
    SLICE_X2Y12          FDCE                                         r  vga_display/btnC_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDCE (Prop_fdce_C_Q)         0.518     5.673 r  vga_display/btnC_edge_reg/Q
                         net (fo=9, routed)           1.182     6.855    vga_display/btnC_edge
    SLICE_X3Y9           LUT5 (Prop_lut5_I2_O)        0.124     6.979 r  vga_display/char_buffer[0][9][6]_i_2/O
                         net (fo=10, routed)          1.130     8.109    vga_display/char_buffer[0][9][6]_i_2_n_0
    SLICE_X7Y9           LUT5 (Prop_lut5_I0_O)        0.152     8.261 r  vga_display/char_buffer[0][3][6]_i_1/O
                         net (fo=7, routed)           0.928     9.189    vga_display/char_buffer[0][3][6]_i_1_n_0
    SLICE_X2Y7           FDRE                                         r  vga_display/char_buffer_reg[0][3][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.518    14.859    vga_display/h_sync_reg_reg
    SLICE_X2Y7           FDRE                                         r  vga_display/char_buffer_reg[0][3][4]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X2Y7           FDRE (Setup_fdre_C_CE)      -0.371    14.727    vga_display/char_buffer_reg[0][3][4]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -9.189    
  -------------------------------------------------------------------
                         slack                                  5.538    

Slack (MET) :             5.538ns  (required time - arrival time)
  Source:                 vga_display/btnC_edge_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display/char_buffer_reg[0][3][6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.033ns  (logic 0.794ns (19.686%)  route 3.239ns (80.314%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.634     5.155    vga_display/h_sync_reg_reg
    SLICE_X2Y12          FDCE                                         r  vga_display/btnC_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDCE (Prop_fdce_C_Q)         0.518     5.673 r  vga_display/btnC_edge_reg/Q
                         net (fo=9, routed)           1.182     6.855    vga_display/btnC_edge
    SLICE_X3Y9           LUT5 (Prop_lut5_I2_O)        0.124     6.979 r  vga_display/char_buffer[0][9][6]_i_2/O
                         net (fo=10, routed)          1.130     8.109    vga_display/char_buffer[0][9][6]_i_2_n_0
    SLICE_X7Y9           LUT5 (Prop_lut5_I0_O)        0.152     8.261 r  vga_display/char_buffer[0][3][6]_i_1/O
                         net (fo=7, routed)           0.928     9.189    vga_display/char_buffer[0][3][6]_i_1_n_0
    SLICE_X2Y7           FDRE                                         r  vga_display/char_buffer_reg[0][3][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.518    14.859    vga_display/h_sync_reg_reg
    SLICE_X2Y7           FDRE                                         r  vga_display/char_buffer_reg[0][3][6]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X2Y7           FDRE (Setup_fdre_C_CE)      -0.371    14.727    vga_display/char_buffer_reg[0][3][6]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -9.189    
  -------------------------------------------------------------------
                         slack                                  5.538    

Slack (MET) :             5.610ns  (required time - arrival time)
  Source:                 vga_display/btnC_edge_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display/char_buffer_reg[1][6][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.838ns  (logic 1.020ns (26.577%)  route 2.818ns (73.423%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.634     5.155    vga_display/h_sync_reg_reg
    SLICE_X2Y12          FDCE                                         r  vga_display/btnC_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDCE (Prop_fdce_C_Q)         0.518     5.673 r  vga_display/btnC_edge_reg/Q
                         net (fo=9, routed)           1.168     6.841    vga_display/btnC_edge
    SLICE_X3Y9           LUT5 (Prop_lut5_I2_O)        0.150     6.991 r  vga_display/char_buffer[1][9][6]_i_2/O
                         net (fo=10, routed)          1.011     8.002    vga_display/char_buffer[1][9][6]_i_2_n_0
    SLICE_X9Y8           LUT5 (Prop_lut5_I0_O)        0.352     8.354 r  vga_display/char_buffer[1][6][6]_i_1/O
                         net (fo=7, routed)           0.639     8.993    vga_display/char_buffer[1][6][6]_i_1_n_0
    SLICE_X9Y6           FDRE                                         r  vga_display/char_buffer_reg[1][6][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.450    14.791    vga_display/h_sync_reg_reg
    SLICE_X9Y6           FDRE                                         r  vga_display/char_buffer_reg[1][6][3]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X9Y6           FDRE (Setup_fdre_C_CE)      -0.413    14.603    vga_display/char_buffer_reg[1][6][3]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                          -8.993    
  -------------------------------------------------------------------
                         slack                                  5.610    

Slack (MET) :             5.610ns  (required time - arrival time)
  Source:                 vga_display/btnC_edge_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display/char_buffer_reg[1][6][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.838ns  (logic 1.020ns (26.577%)  route 2.818ns (73.423%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.634     5.155    vga_display/h_sync_reg_reg
    SLICE_X2Y12          FDCE                                         r  vga_display/btnC_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDCE (Prop_fdce_C_Q)         0.518     5.673 r  vga_display/btnC_edge_reg/Q
                         net (fo=9, routed)           1.168     6.841    vga_display/btnC_edge
    SLICE_X3Y9           LUT5 (Prop_lut5_I2_O)        0.150     6.991 r  vga_display/char_buffer[1][9][6]_i_2/O
                         net (fo=10, routed)          1.011     8.002    vga_display/char_buffer[1][9][6]_i_2_n_0
    SLICE_X9Y8           LUT5 (Prop_lut5_I0_O)        0.352     8.354 r  vga_display/char_buffer[1][6][6]_i_1/O
                         net (fo=7, routed)           0.639     8.993    vga_display/char_buffer[1][6][6]_i_1_n_0
    SLICE_X9Y6           FDRE                                         r  vga_display/char_buffer_reg[1][6][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.450    14.791    vga_display/h_sync_reg_reg
    SLICE_X9Y6           FDRE                                         r  vga_display/char_buffer_reg[1][6][4]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X9Y6           FDRE (Setup_fdre_C_CE)      -0.413    14.603    vga_display/char_buffer_reg[1][6][4]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                          -8.993    
  -------------------------------------------------------------------
                         slack                                  5.610    

Slack (MET) :             5.631ns  (required time - arrival time)
  Source:                 vga_display/btnC_edge_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display/char_buffer_reg[2][7][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.858ns  (logic 0.790ns (20.479%)  route 3.068ns (79.521%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.634     5.155    vga_display/h_sync_reg_reg
    SLICE_X2Y12          FDCE                                         r  vga_display/btnC_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDCE (Prop_fdce_C_Q)         0.518     5.673 r  vga_display/btnC_edge_reg/Q
                         net (fo=9, routed)           1.168     6.841    vga_display/btnC_edge
    SLICE_X3Y9           LUT5 (Prop_lut5_I4_O)        0.124     6.965 r  vga_display/char_buffer[2][9][6]_i_2/O
                         net (fo=10, routed)          1.205     8.170    vga_display/char_buffer[2][9][6]_i_2_n_0
    SLICE_X8Y10          LUT5 (Prop_lut5_I0_O)        0.148     8.318 r  vga_display/char_buffer[2][7][6]_i_1/O
                         net (fo=7, routed)           0.695     9.013    vga_display/char_buffer[2][7][6]_i_1_n_0
    SLICE_X10Y6          FDRE                                         r  vga_display/char_buffer_reg[2][7][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.451    14.792    vga_display/h_sync_reg_reg
    SLICE_X10Y6          FDRE                                         r  vga_display/char_buffer_reg[2][7][3]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X10Y6          FDRE (Setup_fdre_C_CE)      -0.373    14.644    vga_display/char_buffer_reg[2][7][3]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                          -9.013    
  -------------------------------------------------------------------
                         slack                                  5.631    

Slack (MET) :             5.631ns  (required time - arrival time)
  Source:                 vga_display/btnC_edge_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display/char_buffer_reg[2][7][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.858ns  (logic 0.790ns (20.479%)  route 3.068ns (79.521%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.634     5.155    vga_display/h_sync_reg_reg
    SLICE_X2Y12          FDCE                                         r  vga_display/btnC_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDCE (Prop_fdce_C_Q)         0.518     5.673 r  vga_display/btnC_edge_reg/Q
                         net (fo=9, routed)           1.168     6.841    vga_display/btnC_edge
    SLICE_X3Y9           LUT5 (Prop_lut5_I4_O)        0.124     6.965 r  vga_display/char_buffer[2][9][6]_i_2/O
                         net (fo=10, routed)          1.205     8.170    vga_display/char_buffer[2][9][6]_i_2_n_0
    SLICE_X8Y10          LUT5 (Prop_lut5_I0_O)        0.148     8.318 r  vga_display/char_buffer[2][7][6]_i_1/O
                         net (fo=7, routed)           0.695     9.013    vga_display/char_buffer[2][7][6]_i_1_n_0
    SLICE_X10Y6          FDRE                                         r  vga_display/char_buffer_reg[2][7][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.451    14.792    vga_display/h_sync_reg_reg
    SLICE_X10Y6          FDRE                                         r  vga_display/char_buffer_reg[2][7][4]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X10Y6          FDRE (Setup_fdre_C_CE)      -0.373    14.644    vga_display/char_buffer_reg[2][7][4]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                          -9.013    
  -------------------------------------------------------------------
                         slack                                  5.631    

Slack (MET) :             5.649ns  (required time - arrival time)
  Source:                 vga_display/btnC_edge_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display/char_buffer_reg[1][6][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.832ns  (logic 1.020ns (26.615%)  route 2.812ns (73.385%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.634     5.155    vga_display/h_sync_reg_reg
    SLICE_X2Y12          FDCE                                         r  vga_display/btnC_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDCE (Prop_fdce_C_Q)         0.518     5.673 r  vga_display/btnC_edge_reg/Q
                         net (fo=9, routed)           1.168     6.841    vga_display/btnC_edge
    SLICE_X3Y9           LUT5 (Prop_lut5_I2_O)        0.150     6.991 r  vga_display/char_buffer[1][9][6]_i_2/O
                         net (fo=10, routed)          1.011     8.002    vga_display/char_buffer[1][9][6]_i_2_n_0
    SLICE_X9Y8           LUT5 (Prop_lut5_I0_O)        0.352     8.354 r  vga_display/char_buffer[1][6][6]_i_1/O
                         net (fo=7, routed)           0.633     8.988    vga_display/char_buffer[1][6][6]_i_1_n_0
    SLICE_X10Y11         FDRE                                         r  vga_display/char_buffer_reg[1][6][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.448    14.789    vga_display/h_sync_reg_reg
    SLICE_X10Y11         FDRE                                         r  vga_display/char_buffer_reg[1][6][0]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X10Y11         FDRE (Setup_fdre_C_CE)      -0.377    14.637    vga_display/char_buffer_reg[1][6][0]
  -------------------------------------------------------------------
                         required time                         14.637    
                         arrival time                          -8.988    
  -------------------------------------------------------------------
                         slack                                  5.649    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 vga_display/btnC_d_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display/btnC_edge_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.592     1.475    vga_display/h_sync_reg_reg
    SLICE_X2Y12          FDCE                                         r  vga_display/btnC_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDCE (Prop_fdce_C_Q)         0.148     1.623 f  vga_display/btnC_d_reg/Q
                         net (fo=1, routed)           0.059     1.682    vga_display/btnC_d
    SLICE_X2Y12          LUT2 (Prop_lut2_I1_O)        0.098     1.780 r  vga_display/btnC_edge_i_1/O
                         net (fo=1, routed)           0.000     1.780    vga_display/btnC_edge0
    SLICE_X2Y12          FDCE                                         r  vga_display/btnC_edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.862     1.989    vga_display/h_sync_reg_reg
    SLICE_X2Y12          FDCE                                         r  vga_display/btnC_edge_reg/C
                         clock pessimism             -0.514     1.475    
    SLICE_X2Y12          FDCE (Hold_fdce_C_D)         0.120     1.595    vga_display/btnC_edge_reg
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 vga_display/vga_c/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display/vga_c/v_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.400%)  route 0.156ns (45.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.589     1.472    vga_display/vga_c/h_sync_reg_reg_0
    SLICE_X7Y14          FDCE                                         r  vga_display/vga_c/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDCE (Prop_fdce_C_Q)         0.141     1.613 f  vga_display/vga_c/v_count_reg_reg[3]/Q
                         net (fo=88, routed)          0.156     1.769    vga_display/vga_c/Q[3]
    SLICE_X6Y16          LUT6 (Prop_lut6_I0_O)        0.045     1.814 r  vga_display/vga_c/v_sync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.814    vga_display/vga_c/v_sync_next
    SLICE_X6Y16          FDCE                                         r  vga_display/vga_c/v_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.857     1.984    vga_display/vga_c/h_sync_reg_reg_0
    SLICE_X6Y16          FDCE                                         r  vga_display/vga_c/v_sync_reg_reg/C
                         clock pessimism             -0.499     1.485    
    SLICE_X6Y16          FDCE (Hold_fdce_C_D)         0.121     1.606    vga_display/vga_c/v_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 vga_display/cursor_x_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display/cursor_x_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.246ns (70.553%)  route 0.103ns (29.447%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.594     1.477    vga_display/h_sync_reg_reg
    SLICE_X2Y9           FDCE                                         r  vga_display/cursor_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDCE (Prop_fdce_C_Q)         0.148     1.625 f  vga_display/cursor_x_reg[3]/Q
                         net (fo=35, routed)          0.103     1.728    vga_display/cursor_x_reg_n_0_[3]
    SLICE_X2Y9           LUT4 (Prop_lut4_I1_O)        0.098     1.826 r  vga_display/cursor_x[1]_i_1/O
                         net (fo=1, routed)           0.000     1.826    vga_display/cursor_x[1]
    SLICE_X2Y9           FDCE                                         r  vga_display/cursor_x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.865     1.992    vga_display/h_sync_reg_reg
    SLICE_X2Y9           FDCE                                         r  vga_display/cursor_x_reg[1]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X2Y9           FDCE (Hold_fdce_C_D)         0.121     1.598    vga_display/cursor_x_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clock_divider/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554     1.437    clock_divider/clkDiv_reg_0
    SLICE_X46Y21         FDRE                                         r  clock_divider/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y21         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  clock_divider/counter_reg[15]/Q
                         net (fo=2, routed)           0.125     1.727    clock_divider/counter[15]
    SLICE_X46Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.837 r  clock_divider/counter0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.837    clock_divider/p_1_in[15]
    SLICE_X46Y21         FDRE                                         r  clock_divider/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.822     1.949    clock_divider/clkDiv_reg_0
    SLICE_X46Y21         FDRE                                         r  clock_divider/counter_reg[15]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X46Y21         FDRE (Hold_fdre_C_D)         0.134     1.571    clock_divider/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clock_divider/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554     1.437    clock_divider/clkDiv_reg_0
    SLICE_X46Y22         FDRE                                         r  clock_divider/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y22         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  clock_divider/counter_reg[19]/Q
                         net (fo=2, routed)           0.125     1.727    clock_divider/counter[19]
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.837 r  clock_divider/counter0_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.837    clock_divider/p_1_in[19]
    SLICE_X46Y22         FDRE                                         r  clock_divider/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.821     1.948    clock_divider/clkDiv_reg_0
    SLICE_X46Y22         FDRE                                         r  clock_divider/counter_reg[19]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X46Y22         FDRE (Hold_fdre_C_D)         0.134     1.571    clock_divider/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clock_divider/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.555     1.438    clock_divider/clkDiv_reg_0
    SLICE_X46Y20         FDRE                                         r  clock_divider/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y20         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  clock_divider/counter_reg[11]/Q
                         net (fo=2, routed)           0.127     1.729    clock_divider/counter[11]
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.839 r  clock_divider/counter0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.839    clock_divider/p_1_in[11]
    SLICE_X46Y20         FDRE                                         r  clock_divider/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.823     1.950    clock_divider/clkDiv_reg_0
    SLICE_X46Y20         FDRE                                         r  clock_divider/counter_reg[11]/C
                         clock pessimism             -0.512     1.438    
    SLICE_X46Y20         FDRE (Hold_fdre_C_D)         0.134     1.572    clock_divider/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 vga_display/cursor_x_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display/cursor_x_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.207ns (49.438%)  route 0.212ns (50.562%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.594     1.477    vga_display/h_sync_reg_reg
    SLICE_X2Y9           FDCE                                         r  vga_display/cursor_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDCE (Prop_fdce_C_Q)         0.164     1.641 r  vga_display/cursor_x_reg[2]/Q
                         net (fo=34, routed)          0.212     1.853    vga_display/cursor_x_reg_n_0_[2]
    SLICE_X2Y9           LUT5 (Prop_lut5_I1_O)        0.043     1.896 r  vga_display/cursor_x[3]_i_1/O
                         net (fo=1, routed)           0.000     1.896    vga_display/cursor_x[3]
    SLICE_X2Y9           FDCE                                         r  vga_display/cursor_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.865     1.992    vga_display/h_sync_reg_reg
    SLICE_X2Y9           FDCE                                         r  vga_display/cursor_x_reg[3]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X2Y9           FDCE (Hold_fdce_C_D)         0.131     1.608    vga_display/cursor_x_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 vga_display/vga_c/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display/vga_c/h_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.440%)  route 0.215ns (53.560%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.591     1.474    vga_display/vga_c/h_sync_reg_reg_0
    SLICE_X3Y14          FDCE                                         r  vga_display/vga_c/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  vga_display/vga_c/h_count_reg_reg[4]/Q
                         net (fo=22, routed)          0.215     1.830    vga_display/vga_c/h_count_reg_reg[8]_1[4]
    SLICE_X1Y15          LUT6 (Prop_lut6_I1_O)        0.045     1.875 r  vga_display/vga_c/h_sync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.875    vga_display/vga_c/h_sync_next
    SLICE_X1Y15          FDCE                                         r  vga_display/vga_c/h_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.860     1.987    vga_display/vga_c/h_sync_reg_reg_0
    SLICE_X1Y15          FDCE                                         r  vga_display/vga_c/h_sync_reg_reg/C
                         clock pessimism             -0.499     1.488    
    SLICE_X1Y15          FDCE (Hold_fdce_C_D)         0.091     1.579    vga_display/vga_c/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 vga_display/vga_c/r_25MHz_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display/vga_c/r_25MHz_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.230ns (56.819%)  route 0.175ns (43.181%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.563     1.446    vga_display/vga_c/h_sync_reg_reg_0
    SLICE_X36Y46         FDCE                                         r  vga_display/vga_c/r_25MHz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDCE (Prop_fdce_C_Q)         0.128     1.574 r  vga_display/vga_c/r_25MHz_reg[1]/Q
                         net (fo=2, routed)           0.175     1.749    vga_display/vga_c/r_25MHz[1]
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.102     1.851 r  vga_display/vga_c/r_25MHz[1]_i_1/O
                         net (fo=1, routed)           0.000     1.851    vga_display/vga_c/p_0_in[1]
    SLICE_X36Y46         FDCE                                         r  vga_display/vga_c/r_25MHz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.832     1.959    vga_display/vga_c/h_sync_reg_reg_0
    SLICE_X36Y46         FDCE                                         r  vga_display/vga_c/r_25MHz_reg[1]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDCE (Hold_fdce_C_D)         0.107     1.553    vga_display/vga_c/r_25MHz_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 vga_display/cursor_x_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display/cursor_x_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.209ns (49.678%)  route 0.212ns (50.322%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.594     1.477    vga_display/h_sync_reg_reg
    SLICE_X2Y9           FDCE                                         r  vga_display/cursor_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDCE (Prop_fdce_C_Q)         0.164     1.641 r  vga_display/cursor_x_reg[2]/Q
                         net (fo=34, routed)          0.212     1.853    vga_display/cursor_x_reg_n_0_[2]
    SLICE_X2Y9           LUT5 (Prop_lut5_I4_O)        0.045     1.898 r  vga_display/cursor_x[2]_i_1/O
                         net (fo=1, routed)           0.000     1.898    vga_display/cursor_x[2]
    SLICE_X2Y9           FDCE                                         r  vga_display/cursor_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.865     1.992    vga_display/h_sync_reg_reg
    SLICE_X2Y9           FDCE                                         r  vga_display/cursor_x_reg[2]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X2Y9           FDCE (Hold_fdce_C_D)         0.120     1.597    vga_display/cursor_x_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y20   clock_divider/clkDiv_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y18   clock_divider/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y20   clock_divider/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y20   clock_divider/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y20   clock_divider/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y21   clock_divider/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y21   clock_divider/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y21   clock_divider/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y21   clock_divider/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y20   clock_divider/clkDiv_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y20   clock_divider/clkDiv_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y18   clock_divider/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y18   clock_divider/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y20   clock_divider/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y20   clock_divider/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y20   clock_divider/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y20   clock_divider/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y20   clock_divider/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y20   clock_divider/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y20   clock_divider/clkDiv_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y20   clock_divider/clkDiv_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y18   clock_divider/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y18   clock_divider/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y20   clock_divider/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y20   clock_divider/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y20   clock_divider/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y20   clock_divider/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y20   clock_divider/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y20   clock_divider/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            64 Endpoints
Min Delay            64 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.867ns  (logic 5.233ns (40.670%)  route 7.634ns (59.330%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[6]_inst/O
                         net (fo=32, routed)          3.970     5.420    seven_segment_display/sw_IBUF[6]
    SLICE_X48Y12         LUT3 (Prop_lut3_I0_O)        0.124     5.544 r  seven_segment_display/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.354     6.898    seven_segment_display/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X54Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.022 r  seven_segment_display/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.310     9.332    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    12.867 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.867    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.711ns  (logic 5.233ns (41.171%)  route 7.478ns (58.829%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[6]_inst/O
                         net (fo=32, routed)          3.970     5.420    seven_segment_display/sw_IBUF[6]
    SLICE_X48Y12         LUT3 (Prop_lut3_I0_O)        0.124     5.544 r  seven_segment_display/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.346     6.890    seven_segment_display/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X54Y12         LUT6 (Prop_lut6_I1_O)        0.124     7.014 r  seven_segment_display/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.162     9.176    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    12.711 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.711    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.530ns  (logic 5.459ns (43.564%)  route 7.072ns (56.436%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  sw_IBUF[5]_inst/O
                         net (fo=32, routed)          3.695     5.161    seven_segment_display/sw_IBUF[5]
    SLICE_X48Y12         LUT3 (Prop_lut3_I0_O)        0.150     5.311 r  seven_segment_display/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.037     6.348    seven_segment_display/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I5_O)        0.332     6.680 r  seven_segment_display/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.340     9.020    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    12.530 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.530    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.527ns  (logic 5.477ns (43.725%)  route 7.049ns (56.275%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  sw_IBUF[5]_inst/O
                         net (fo=32, routed)          3.695     5.161    seven_segment_display/sw_IBUF[5]
    SLICE_X48Y12         LUT3 (Prop_lut3_I0_O)        0.150     5.311 r  seven_segment_display/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.039     6.350    seven_segment_display/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I5_O)        0.332     6.682 r  seven_segment_display/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.316     8.997    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    12.527 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.527    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.341ns  (logic 5.218ns (42.279%)  route 7.123ns (57.721%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[6]_inst/O
                         net (fo=32, routed)          3.970     5.420    seven_segment_display/sw_IBUF[6]
    SLICE_X48Y12         LUT3 (Prop_lut3_I0_O)        0.124     5.544 r  seven_segment_display/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.009     6.553    seven_segment_display/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X54Y12         LUT6 (Prop_lut6_I3_O)        0.124     6.677 r  seven_segment_display/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.144     8.821    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    12.341 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.341    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.274ns  (logic 5.434ns (44.270%)  route 6.841ns (55.730%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[3]_inst/O
                         net (fo=32, routed)          3.676     5.124    seven_segment_display/sw_IBUF[3]
    SLICE_X48Y12         LUT3 (Prop_lut3_I2_O)        0.154     5.278 r  seven_segment_display/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.043     6.321    seven_segment_display/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I0_O)        0.327     6.648 r  seven_segment_display/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.122     8.770    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    12.274 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.274    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.246ns  (logic 5.461ns (44.593%)  route 6.785ns (55.407%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[3]_inst/O
                         net (fo=32, routed)          3.676     5.124    seven_segment_display/sw_IBUF[3]
    SLICE_X48Y12         LUT3 (Prop_lut3_I2_O)        0.154     5.278 r  seven_segment_display/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.048     6.326    seven_segment_display/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I0_O)        0.327     6.653 r  seven_segment_display/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.061     8.715    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    12.246 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.246    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_segment_display/state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.845ns  (logic 4.305ns (54.877%)  route 3.540ns (45.123%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE                         0.000     0.000 r  seven_segment_display/state_reg[1]/C
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  seven_segment_display/state_reg[1]/Q
                         net (fo=5, routed)           1.710     2.166    seven_segment_display/state[1]
    SLICE_X60Y27         LUT2 (Prop_lut2_I0_O)        0.146     2.312 r  seven_segment_display/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.830     4.142    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.703     7.845 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.845    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_segment_display/state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.571ns  (logic 4.318ns (57.035%)  route 3.253ns (42.965%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE                         0.000     0.000 r  seven_segment_display/state_reg[0]/C
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  seven_segment_display/state_reg[0]/Q
                         net (fo=16, routed)          0.682     1.138    seven_segment_display/state[0]
    SLICE_X48Y12         LUT2 (Prop_lut2_I0_O)        0.150     1.288 r  seven_segment_display/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.571     3.859    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.712     7.571 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.571    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_segment_display/state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.502ns  (logic 4.083ns (54.425%)  route 3.419ns (45.575%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE                         0.000     0.000 r  seven_segment_display/state_reg[1]/C
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  seven_segment_display/state_reg[1]/Q
                         net (fo=5, routed)           1.702     2.158    seven_segment_display/state[1]
    SLICE_X60Y27         LUT2 (Prop_lut2_I1_O)        0.124     2.282 r  seven_segment_display/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.717     3.999    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503     7.502 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.502    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seven_segment_display/state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seven_segment_display/state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.540ns  (logic 0.186ns (34.419%)  route 0.354ns (65.581%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE                         0.000     0.000 r  seven_segment_display/state_reg[1]/C
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  seven_segment_display/state_reg[1]/Q
                         net (fo=5, routed)           0.244     0.385    seven_segment_display/state[1]
    SLICE_X48Y12         LUT2 (Prop_lut2_I1_O)        0.045     0.430 r  seven_segment_display/state[1]_i_1/O
                         net (fo=1, routed)           0.110     0.540    seven_segment_display/state[1]_i_1_n_0
    SLICE_X48Y13         FDRE                                         r  seven_segment_display/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_segment_display/state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seven_segment_display/state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.562ns  (logic 0.186ns (33.082%)  route 0.376ns (66.918%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE                         0.000     0.000 r  seven_segment_display/state_reg[0]/C
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  seven_segment_display/state_reg[0]/Q
                         net (fo=16, routed)          0.187     0.328    seven_segment_display/state[0]
    SLICE_X48Y12         LUT1 (Prop_lut1_I0_O)        0.045     0.373 r  seven_segment_display/state[0]_i_1/O
                         net (fo=1, routed)           0.189     0.562    seven_segment_display/state[0]_i_1_n_0
    SLICE_X48Y13         FDRE                                         r  seven_segment_display/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            vga_display/rgb_reg_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.669ns  (logic 0.222ns (33.162%)  route 0.447ns (66.838%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=66, routed)          0.447     0.669    vga_display/btnU_IBUF
    SLICE_X1Y16          FDCE                                         f  vga_display/rgb_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            vga_display/vga_c/v_count_next_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.792ns  (logic 0.222ns (28.024%)  route 0.570ns (71.976%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=66, routed)          0.570     0.792    vga_display/vga_c/btnU_IBUF
    SLICE_X5Y16          FDCE                                         f  vga_display/vga_c/v_count_next_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            vga_display/vga_c/v_count_next_reg[8]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.792ns  (logic 0.222ns (28.024%)  route 0.570ns (71.976%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=66, routed)          0.570     0.792    vga_display/vga_c/btnU_IBUF
    SLICE_X5Y16          FDCE                                         f  vga_display/vga_c/v_count_next_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            vga_display/vga_c/v_count_next_reg[9]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.792ns  (logic 0.222ns (28.024%)  route 0.570ns (71.976%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=66, routed)          0.570     0.792    vga_display/vga_c/btnU_IBUF
    SLICE_X5Y16          FDCE                                         f  vga_display/vga_c/v_count_next_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            vga_display/rgb_reg_reg[9]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.793ns  (logic 0.222ns (27.992%)  route 0.571ns (72.008%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=66, routed)          0.571     0.793    vga_display/btnU_IBUF
    SLICE_X0Y18          FDCE                                         f  vga_display/rgb_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            vga_display/vga_c/h_count_next_reg[8]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.821ns  (logic 0.222ns (27.032%)  route 0.599ns (72.968%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=66, routed)          0.599     0.821    vga_display/vga_c/btnU_IBUF
    SLICE_X6Y15          FDCE                                         f  vga_display/vga_c/h_count_next_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            vga_display/vga_c/v_count_next_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.821ns  (logic 0.222ns (27.032%)  route 0.599ns (72.968%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=66, routed)          0.599     0.821    vga_display/vga_c/btnU_IBUF
    SLICE_X7Y15          FDCE                                         f  vga_display/vga_c/v_count_next_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            vga_display/vga_c/v_count_next_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.821ns  (logic 0.222ns (27.032%)  route 0.599ns (72.968%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=66, routed)          0.599     0.821    vga_display/vga_c/btnU_IBUF
    SLICE_X7Y15          FDCE                                         f  vga_display/vga_c/v_count_next_reg[2]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_display/vga_c/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display/rgb_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.644ns  (logic 2.969ns (30.787%)  route 6.675ns (69.213%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.630     5.151    vga_display/vga_c/h_sync_reg_reg_0
    SLICE_X7Y14          FDCE                                         r  vga_display/vga_c/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  vga_display/vga_c/v_count_reg_reg[3]/Q
                         net (fo=88, routed)          2.159     7.766    vga_display/y[3]
    SLICE_X4Y14          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.273 r  vga_display/rgb_reg3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.273    vga_display/rgb_reg3_carry__0_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.607 r  vga_display/rgb_reg3_carry__1/O[1]
                         net (fo=8, routed)           1.026     9.633    vga_display/vga_c/O[1]
    SLICE_X2Y15          LUT2 (Prop_lut2_I0_O)        0.331     9.964 r  vga_display/vga_c/rgb_reg3__23_carry_i_2/O
                         net (fo=2, routed)           0.859    10.824    vga_display/vga_c/v_count_reg_reg[6]_0[1]
    SLICE_X2Y15          LUT4 (Prop_lut4_I3_O)        0.348    11.172 r  vga_display/vga_c/rgb_reg3__23_carry_i_5/O
                         net (fo=1, routed)           0.000    11.172    vga_display/vga_c_n_70
    SLICE_X2Y15          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.552 r  vga_display/rgb_reg3__23_carry/CO[3]
                         net (fo=1, routed)           0.000    11.552    vga_display/rgb_reg3__23_carry_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.709 f  vga_display/rgb_reg3__23_carry__0/CO[1]
                         net (fo=1, routed)           0.344    12.053    vga_display/vga_c/CO[0]
    SLICE_X3Y16          LUT6 (Prop_lut6_I0_O)        0.332    12.385 r  vga_display/vga_c/rgb_reg[10]_i_3/O
                         net (fo=5, routed)           1.397    13.782    vga_display/vga_c/rgb_reg[10]_i_3_n_0
    SLICE_X0Y19          LUT6 (Prop_lut6_I0_O)        0.124    13.906 r  vga_display/vga_c/rgb_reg[5]_i_1/O
                         net (fo=2, routed)           0.889    14.795    vga_display/p_0_in[5]
    SLICE_X0Y26          FDCE                                         r  vga_display/rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vga_c/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display/rgb_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.638ns  (logic 2.969ns (30.806%)  route 6.669ns (69.194%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.630     5.151    vga_display/vga_c/h_sync_reg_reg_0
    SLICE_X7Y14          FDCE                                         r  vga_display/vga_c/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  vga_display/vga_c/v_count_reg_reg[3]/Q
                         net (fo=88, routed)          2.159     7.766    vga_display/y[3]
    SLICE_X4Y14          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.273 r  vga_display/rgb_reg3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.273    vga_display/rgb_reg3_carry__0_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.607 r  vga_display/rgb_reg3_carry__1/O[1]
                         net (fo=8, routed)           1.026     9.633    vga_display/vga_c/O[1]
    SLICE_X2Y15          LUT2 (Prop_lut2_I0_O)        0.331     9.964 r  vga_display/vga_c/rgb_reg3__23_carry_i_2/O
                         net (fo=2, routed)           0.859    10.824    vga_display/vga_c/v_count_reg_reg[6]_0[1]
    SLICE_X2Y15          LUT4 (Prop_lut4_I3_O)        0.348    11.172 r  vga_display/vga_c/rgb_reg3__23_carry_i_5/O
                         net (fo=1, routed)           0.000    11.172    vga_display/vga_c_n_70
    SLICE_X2Y15          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.552 r  vga_display/rgb_reg3__23_carry/CO[3]
                         net (fo=1, routed)           0.000    11.552    vga_display/rgb_reg3__23_carry_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.709 f  vga_display/rgb_reg3__23_carry__0/CO[1]
                         net (fo=1, routed)           0.344    12.053    vga_display/vga_c/CO[0]
    SLICE_X3Y16          LUT6 (Prop_lut6_I0_O)        0.332    12.385 r  vga_display/vga_c/rgb_reg[10]_i_3/O
                         net (fo=5, routed)           1.397    13.782    vga_display/vga_c/rgb_reg[10]_i_3_n_0
    SLICE_X0Y19          LUT6 (Prop_lut6_I0_O)        0.124    13.906 r  vga_display/vga_c/rgb_reg[5]_i_1/O
                         net (fo=2, routed)           0.884    14.789    vga_display/p_0_in[5]
    SLICE_X0Y26          FDPE                                         r  vga_display/rgb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vga_c/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display/rgb_reg_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.457ns  (logic 2.969ns (35.108%)  route 5.488ns (64.892%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.630     5.151    vga_display/vga_c/h_sync_reg_reg_0
    SLICE_X7Y14          FDCE                                         r  vga_display/vga_c/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  vga_display/vga_c/v_count_reg_reg[3]/Q
                         net (fo=88, routed)          2.159     7.766    vga_display/y[3]
    SLICE_X4Y14          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.273 r  vga_display/rgb_reg3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.273    vga_display/rgb_reg3_carry__0_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.607 r  vga_display/rgb_reg3_carry__1/O[1]
                         net (fo=8, routed)           1.026     9.633    vga_display/vga_c/O[1]
    SLICE_X2Y15          LUT2 (Prop_lut2_I0_O)        0.331     9.964 r  vga_display/vga_c/rgb_reg3__23_carry_i_2/O
                         net (fo=2, routed)           0.859    10.824    vga_display/vga_c/v_count_reg_reg[6]_0[1]
    SLICE_X2Y15          LUT4 (Prop_lut4_I3_O)        0.348    11.172 r  vga_display/vga_c/rgb_reg3__23_carry_i_5/O
                         net (fo=1, routed)           0.000    11.172    vga_display/vga_c_n_70
    SLICE_X2Y15          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.552 r  vga_display/rgb_reg3__23_carry/CO[3]
                         net (fo=1, routed)           0.000    11.552    vga_display/rgb_reg3__23_carry_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.709 f  vga_display/rgb_reg3__23_carry__0/CO[1]
                         net (fo=1, routed)           0.344    12.053    vga_display/vga_c/CO[0]
    SLICE_X3Y16          LUT6 (Prop_lut6_I0_O)        0.332    12.385 r  vga_display/vga_c/rgb_reg[10]_i_3/O
                         net (fo=5, routed)           1.100    13.484    vga_display/vga_c/rgb_reg[10]_i_3_n_0
    SLICE_X0Y19          LUT6 (Prop_lut6_I1_O)        0.124    13.608 r  vga_display/vga_c/rgb_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    13.608    vga_display/p_0_in[10]
    SLICE_X0Y19          FDCE                                         r  vga_display/rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vga_c/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display/rgb_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.449ns  (logic 2.969ns (35.141%)  route 5.480ns (64.859%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.630     5.151    vga_display/vga_c/h_sync_reg_reg_0
    SLICE_X7Y14          FDCE                                         r  vga_display/vga_c/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  vga_display/vga_c/v_count_reg_reg[3]/Q
                         net (fo=88, routed)          2.159     7.766    vga_display/y[3]
    SLICE_X4Y14          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.273 r  vga_display/rgb_reg3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.273    vga_display/rgb_reg3_carry__0_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.607 r  vga_display/rgb_reg3_carry__1/O[1]
                         net (fo=8, routed)           1.026     9.633    vga_display/vga_c/O[1]
    SLICE_X2Y15          LUT2 (Prop_lut2_I0_O)        0.331     9.964 r  vga_display/vga_c/rgb_reg3__23_carry_i_2/O
                         net (fo=2, routed)           0.859    10.824    vga_display/vga_c/v_count_reg_reg[6]_0[1]
    SLICE_X2Y15          LUT4 (Prop_lut4_I3_O)        0.348    11.172 r  vga_display/vga_c/rgb_reg3__23_carry_i_5/O
                         net (fo=1, routed)           0.000    11.172    vga_display/vga_c_n_70
    SLICE_X2Y15          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.552 r  vga_display/rgb_reg3__23_carry/CO[3]
                         net (fo=1, routed)           0.000    11.552    vga_display/rgb_reg3__23_carry_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.709 f  vga_display/rgb_reg3__23_carry__0/CO[1]
                         net (fo=1, routed)           0.344    12.053    vga_display/vga_c/CO[0]
    SLICE_X3Y16          LUT6 (Prop_lut6_I0_O)        0.332    12.385 r  vga_display/vga_c/rgb_reg[10]_i_3/O
                         net (fo=5, routed)           1.092    13.476    vga_display/vga_c/rgb_reg[10]_i_3_n_0
    SLICE_X0Y19          LUT6 (Prop_lut6_I1_O)        0.124    13.600 r  vga_display/vga_c/rgb_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    13.600    vga_display/p_0_in[6]
    SLICE_X0Y19          FDCE                                         r  vga_display/rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vga_c/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display/rgb_reg_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.067ns  (logic 2.969ns (36.806%)  route 5.098ns (63.194%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.630     5.151    vga_display/vga_c/h_sync_reg_reg_0
    SLICE_X7Y14          FDCE                                         r  vga_display/vga_c/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  vga_display/vga_c/v_count_reg_reg[3]/Q
                         net (fo=88, routed)          2.159     7.766    vga_display/y[3]
    SLICE_X4Y14          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.273 r  vga_display/rgb_reg3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.273    vga_display/rgb_reg3_carry__0_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.607 r  vga_display/rgb_reg3_carry__1/O[1]
                         net (fo=8, routed)           1.026     9.633    vga_display/vga_c/O[1]
    SLICE_X2Y15          LUT2 (Prop_lut2_I0_O)        0.331     9.964 r  vga_display/vga_c/rgb_reg3__23_carry_i_2/O
                         net (fo=2, routed)           0.859    10.824    vga_display/vga_c/v_count_reg_reg[6]_0[1]
    SLICE_X2Y15          LUT4 (Prop_lut4_I3_O)        0.348    11.172 r  vga_display/vga_c/rgb_reg3__23_carry_i_5/O
                         net (fo=1, routed)           0.000    11.172    vga_display/vga_c_n_70
    SLICE_X2Y15          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.552 r  vga_display/rgb_reg3__23_carry/CO[3]
                         net (fo=1, routed)           0.000    11.552    vga_display/rgb_reg3__23_carry_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.709 f  vga_display/rgb_reg3__23_carry__0/CO[1]
                         net (fo=1, routed)           0.344    12.053    vga_display/vga_c/CO[0]
    SLICE_X3Y16          LUT6 (Prop_lut6_I0_O)        0.332    12.385 r  vga_display/vga_c/rgb_reg[10]_i_3/O
                         net (fo=5, routed)           0.709    13.094    vga_display/vga_c/rgb_reg[10]_i_3_n_0
    SLICE_X0Y18          LUT6 (Prop_lut6_I1_O)        0.124    13.218 r  vga_display/vga_c/rgb_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    13.218    vga_display/p_0_in[9]
    SLICE_X0Y18          FDCE                                         r  vga_display/rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vga_c/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display/rgb_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.933ns  (logic 2.969ns (37.425%)  route 4.964ns (62.575%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.630     5.151    vga_display/vga_c/h_sync_reg_reg_0
    SLICE_X7Y14          FDCE                                         r  vga_display/vga_c/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  vga_display/vga_c/v_count_reg_reg[3]/Q
                         net (fo=88, routed)          2.159     7.766    vga_display/y[3]
    SLICE_X4Y14          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.273 r  vga_display/rgb_reg3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.273    vga_display/rgb_reg3_carry__0_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.607 r  vga_display/rgb_reg3_carry__1/O[1]
                         net (fo=8, routed)           1.026     9.633    vga_display/vga_c/O[1]
    SLICE_X2Y15          LUT2 (Prop_lut2_I0_O)        0.331     9.964 r  vga_display/vga_c/rgb_reg3__23_carry_i_2/O
                         net (fo=2, routed)           0.859    10.824    vga_display/vga_c/v_count_reg_reg[6]_0[1]
    SLICE_X2Y15          LUT4 (Prop_lut4_I3_O)        0.348    11.172 r  vga_display/vga_c/rgb_reg3__23_carry_i_5/O
                         net (fo=1, routed)           0.000    11.172    vga_display/vga_c_n_70
    SLICE_X2Y15          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.552 r  vga_display/rgb_reg3__23_carry/CO[3]
                         net (fo=1, routed)           0.000    11.552    vga_display/rgb_reg3__23_carry_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.709 f  vga_display/rgb_reg3__23_carry__0/CO[1]
                         net (fo=1, routed)           0.344    12.053    vga_display/vga_c/CO[0]
    SLICE_X3Y16          LUT6 (Prop_lut6_I0_O)        0.332    12.385 r  vga_display/vga_c/rgb_reg[10]_i_3/O
                         net (fo=5, routed)           0.576    12.960    vga_display/vga_c/rgb_reg[10]_i_3_n_0
    SLICE_X1Y16          LUT6 (Prop_lut6_I0_O)        0.124    13.084 r  vga_display/vga_c/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    13.084    vga_display/p_0_in[2]
    SLICE_X1Y16          FDCE                                         r  vga_display/rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vga_c/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display/my_ascii_rom/addr_reg_reg/ADDRARDADDR[11]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.283ns  (logic 1.182ns (18.814%)  route 5.101ns (81.186%))
  Logic Levels:           3  (LUT2=1 LUT6=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.564     5.085    vga_display/vga_c/h_sync_reg_reg_0
    SLICE_X9Y13          FDCE                                         r  vga_display/vga_c/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDCE (Prop_fdce_C_Q)         0.456     5.541 r  vga_display/vga_c/h_count_reg_reg[3]/Q
                         net (fo=42, routed)          1.172     6.713    vga_display/vga_c/h_count_reg_reg[8]_1[3]
    SLICE_X3Y12          LUT2 (Prop_lut2_I1_O)        0.124     6.837 r  vga_display/vga_c/addr_reg_reg_i_39/O
                         net (fo=14, routed)          2.179     9.017    vga_display/vga_c/addr_reg_reg_i_39_n_0
    SLICE_X8Y7           MUXF8 (Prop_muxf8_S_O)       0.283     9.300 r  vga_display/vga_c/addr_reg_reg_i_21/O
                         net (fo=1, routed)           0.801    10.101    vga_display/vga_c/addr_reg_reg_i_21_n_0
    SLICE_X4Y10          LUT6 (Prop_lut6_I3_O)        0.319    10.420 r  vga_display/vga_c/addr_reg_reg_i_3/O
                         net (fo=1, routed)           0.948    11.368    vga_display/my_ascii_rom/ADDRARDADDR[8]
    RAMB18_X0Y4          RAMB18E1                                     r  vga_display/my_ascii_rom/addr_reg_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vga_c/v_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.136ns  (logic 4.021ns (65.538%)  route 2.115ns (34.462%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.627     5.148    vga_display/vga_c/h_sync_reg_reg_0
    SLICE_X6Y16          FDCE                                         r  vga_display/vga_c/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDCE (Prop_fdce_C_Q)         0.518     5.666 r  vga_display/vga_c/v_sync_reg_reg/Q
                         net (fo=1, routed)           2.115     7.781    Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    11.284 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.284    Vsync
    R19                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vga_c/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display/my_ascii_rom/addr_reg_reg/ADDRARDADDR[13]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.190ns  (logic 1.182ns (19.095%)  route 5.008ns (80.905%))
  Logic Levels:           3  (LUT2=1 LUT6=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.564     5.085    vga_display/vga_c/h_sync_reg_reg_0
    SLICE_X9Y13          FDCE                                         r  vga_display/vga_c/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDCE (Prop_fdce_C_Q)         0.456     5.541 r  vga_display/vga_c/h_count_reg_reg[3]/Q
                         net (fo=42, routed)          1.172     6.713    vga_display/vga_c/h_count_reg_reg[8]_1[3]
    SLICE_X3Y12          LUT2 (Prop_lut2_I1_O)        0.124     6.837 r  vga_display/vga_c/addr_reg_reg_i_39/O
                         net (fo=14, routed)          2.023     8.860    vga_display/vga_c/addr_reg_reg_i_39_n_0
    SLICE_X10Y8          MUXF8 (Prop_muxf8_S_O)       0.283     9.143 r  vga_display/vga_c/addr_reg_reg_i_12/O
                         net (fo=1, routed)           0.800     9.943    vga_display/vga_c/addr_reg_reg_i_12_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I3_O)        0.319    10.262 r  vga_display/vga_c/addr_reg_reg_i_1/O
                         net (fo=1, routed)           1.013    11.275    vga_display/my_ascii_rom/ADDRARDADDR[10]
    RAMB18_X0Y4          RAMB18E1                                     r  vga_display/my_ascii_rom/addr_reg_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vga_c/h_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.086ns  (logic 3.953ns (64.947%)  route 2.133ns (35.053%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.631     5.152    vga_display/vga_c/h_sync_reg_reg_0
    SLICE_X1Y15          FDCE                                         r  vga_display/vga_c/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.456     5.608 r  vga_display/vga_c/h_sync_reg_reg/Q
                         net (fo=1, routed)           2.133     7.742    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    11.238 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.238    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_display/vga_c/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display/vga_c/v_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.186ns (70.338%)  route 0.078ns (29.662%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.589     1.472    vga_display/vga_c/h_sync_reg_reg_0
    SLICE_X7Y14          FDCE                                         r  vga_display/vga_c/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  vga_display/vga_c/v_count_reg_reg[3]/Q
                         net (fo=88, routed)          0.078     1.692    vga_display/vga_c/Q[3]
    SLICE_X6Y14          LUT6 (Prop_lut6_I4_O)        0.045     1.737 r  vga_display/vga_c/v_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.737    vga_display/vga_c/v_count_next[5]_i_1_n_0
    SLICE_X6Y14          FDCE                                         r  vga_display/vga_c/v_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vga_c/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display/vga_c/h_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.186ns (60.271%)  route 0.123ns (39.729%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.562     1.445    vga_display/vga_c/h_sync_reg_reg_0
    SLICE_X9Y13          FDCE                                         r  vga_display/vga_c/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDCE (Prop_fdce_C_Q)         0.141     1.586 f  vga_display/vga_c/h_count_reg_reg[0]/Q
                         net (fo=13, routed)          0.123     1.709    vga_display/vga_c/h_count_reg_reg[8]_1[0]
    SLICE_X8Y13          LUT1 (Prop_lut1_I0_O)        0.045     1.754 r  vga_display/vga_c/h_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.754    vga_display/vga_c/h_count_next[0]
    SLICE_X8Y13          FDCE                                         r  vga_display/vga_c/h_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vga_c/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display/vga_c/h_count_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.189ns (60.654%)  route 0.123ns (39.346%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.562     1.445    vga_display/vga_c/h_sync_reg_reg_0
    SLICE_X9Y13          FDCE                                         r  vga_display/vga_c/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  vga_display/vga_c/h_count_reg_reg[0]/Q
                         net (fo=13, routed)          0.123     1.709    vga_display/vga_c/h_count_reg_reg[8]_1[0]
    SLICE_X8Y13          LUT2 (Prop_lut2_I1_O)        0.048     1.757 r  vga_display/vga_c/h_count_next[1]_i_1/O
                         net (fo=1, routed)           0.000     1.757    vga_display/vga_c/h_count_next[1]
    SLICE_X8Y13          FDCE                                         r  vga_display/vga_c/h_count_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vga_c/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display/vga_c/h_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.186ns (59.500%)  route 0.127ns (40.500%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.562     1.445    vga_display/vga_c/h_sync_reg_reg_0
    SLICE_X9Y13          FDCE                                         r  vga_display/vga_c/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  vga_display/vga_c/h_count_reg_reg[0]/Q
                         net (fo=13, routed)          0.127     1.713    vga_display/vga_c/h_count_reg_reg[8]_1[0]
    SLICE_X8Y13          LUT3 (Prop_lut3_I1_O)        0.045     1.758 r  vga_display/vga_c/h_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.758    vga_display/vga_c/h_count_next[2]
    SLICE_X8Y13          FDCE                                         r  vga_display/vga_c/h_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vga_c/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display/vga_c/h_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.189ns (59.885%)  route 0.127ns (40.115%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.562     1.445    vga_display/vga_c/h_sync_reg_reg_0
    SLICE_X9Y13          FDCE                                         r  vga_display/vga_c/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  vga_display/vga_c/h_count_reg_reg[0]/Q
                         net (fo=13, routed)          0.127     1.713    vga_display/vga_c/h_count_reg_reg[8]_1[0]
    SLICE_X8Y13          LUT4 (Prop_lut4_I3_O)        0.048     1.761 r  vga_display/vga_c/h_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.761    vga_display/vga_c/h_count_next[3]
    SLICE_X8Y13          FDCE                                         r  vga_display/vga_c/h_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vga_c/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display/vga_c/h_count_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.186ns (58.499%)  route 0.132ns (41.501%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.589     1.472    vga_display/vga_c/h_sync_reg_reg_0
    SLICE_X4Y15          FDCE                                         r  vga_display/vga_c/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  vga_display/vga_c/h_count_reg_reg[5]/Q
                         net (fo=17, routed)          0.132     1.745    vga_display/vga_c/h_count_reg_reg[8]_1[5]
    SLICE_X5Y15          LUT5 (Prop_lut5_I4_O)        0.045     1.790 r  vga_display/vga_c/h_count_next[7]_i_1/O
                         net (fo=1, routed)           0.000     1.790    vga_display/vga_c/h_count_next[7]_i_1_n_0
    SLICE_X5Y15          FDCE                                         r  vga_display/vga_c/h_count_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vga_c/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display/vga_c/v_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.186ns (58.014%)  route 0.135ns (41.986%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.589     1.472    vga_display/vga_c/h_sync_reg_reg_0
    SLICE_X7Y14          FDCE                                         r  vga_display/vga_c/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDCE (Prop_fdce_C_Q)         0.141     1.613 f  vga_display/vga_c/v_count_reg_reg[0]/Q
                         net (fo=14, routed)          0.135     1.748    vga_display/vga_c/Q[0]
    SLICE_X6Y14          LUT4 (Prop_lut4_I0_O)        0.045     1.793 r  vga_display/vga_c/v_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.793    vga_display/vga_c/v_count_next[0]_i_1_n_0
    SLICE_X6Y14          FDCE                                         r  vga_display/vga_c/v_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vga_c/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display/vga_c/h_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.437%)  route 0.156ns (45.563%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.589     1.472    vga_display/vga_c/h_sync_reg_reg_0
    SLICE_X4Y15          FDCE                                         r  vga_display/vga_c/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDCE (Prop_fdce_C_Q)         0.141     1.613 f  vga_display/vga_c/h_count_reg_reg[9]/Q
                         net (fo=13, routed)          0.156     1.769    vga_display/vga_c/x[9]
    SLICE_X5Y15          LUT5 (Prop_lut5_I1_O)        0.045     1.814 r  vga_display/vga_c/h_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.814    vga_display/vga_c/h_count_next[5]
    SLICE_X5Y15          FDCE                                         r  vga_display/vga_c/h_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vga_c/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display/my_ascii_rom/addr_reg_reg/ADDRARDADDR[4]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.164ns (41.762%)  route 0.229ns (58.238%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.562     1.445    vga_display/vga_c/h_sync_reg_reg_0
    SLICE_X8Y15          FDCE                                         r  vga_display/vga_c/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDCE (Prop_fdce_C_Q)         0.164     1.609 r  vga_display/vga_c/v_count_reg_reg[1]/Q
                         net (fo=14, routed)          0.229     1.838    vga_display/my_ascii_rom/ADDRARDADDR[1]
    RAMB18_X0Y4          RAMB18E1                                     r  vga_display/my_ascii_rom/addr_reg_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vga_c/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display/vga_c/v_count_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.227ns (59.378%)  route 0.155ns (40.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.589     1.472    vga_display/vga_c/h_sync_reg_reg_0
    SLICE_X7Y14          FDCE                                         r  vga_display/vga_c/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDCE (Prop_fdce_C_Q)         0.128     1.600 r  vga_display/vga_c/v_count_reg_reg[6]/Q
                         net (fo=14, routed)          0.155     1.755    vga_display/vga_c/Q[6]
    SLICE_X7Y15          LUT6 (Prop_lut6_I0_O)        0.099     1.854 r  vga_display/vga_c/v_count_next[6]_i_1/O
                         net (fo=1, routed)           0.000     1.854    vga_display/vga_c/v_count_next[6]_i_1_n_0
    SLICE_X7Y15          FDCE                                         r  vga_display/vga_c/v_count_next_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           480 Endpoints
Min Delay           480 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            vga_display/char_buffer_reg[1][5][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.496ns  (logic 2.179ns (25.645%)  route 6.317ns (74.355%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=3)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sw_IBUF[0]_inst/O
                         net (fo=38, routed)          3.465     4.917    vga_display/sw_IBUF[0]
    SLICE_X2Y7           LUT4 (Prop_lut4_I2_O)        0.124     5.041 f  vga_display/cursor_x[3]_i_3/O
                         net (fo=1, routed)           0.286     5.328    vga_display/cursor_x[3]_i_3_n_0
    SLICE_X2Y7           LUT5 (Prop_lut5_I4_O)        0.124     5.452 r  vga_display/cursor_x[3]_i_2/O
                         net (fo=8, routed)           0.835     6.287    vga_display/cursor_x[3]_i_2_n_0
    SLICE_X3Y9           LUT5 (Prop_lut5_I0_O)        0.152     6.439 r  vga_display/char_buffer[1][9][6]_i_2/O
                         net (fo=10, routed)          1.011     7.450    vga_display/char_buffer[1][9][6]_i_2_n_0
    SLICE_X9Y8           LUT5 (Prop_lut5_I0_O)        0.326     7.776 r  vga_display/char_buffer[1][5][6]_i_1/O
                         net (fo=7, routed)           0.720     8.496    vga_display/char_buffer[1][5][6]_i_1_n_0
    SLICE_X9Y8           FDRE                                         r  vga_display/char_buffer_reg[1][5][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.449     4.790    vga_display/h_sync_reg_reg
    SLICE_X9Y8           FDRE                                         r  vga_display/char_buffer_reg[1][5][1]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            vga_display/char_buffer_reg[1][5][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.496ns  (logic 2.179ns (25.645%)  route 6.317ns (74.355%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=3)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sw_IBUF[0]_inst/O
                         net (fo=38, routed)          3.465     4.917    vga_display/sw_IBUF[0]
    SLICE_X2Y7           LUT4 (Prop_lut4_I2_O)        0.124     5.041 f  vga_display/cursor_x[3]_i_3/O
                         net (fo=1, routed)           0.286     5.328    vga_display/cursor_x[3]_i_3_n_0
    SLICE_X2Y7           LUT5 (Prop_lut5_I4_O)        0.124     5.452 r  vga_display/cursor_x[3]_i_2/O
                         net (fo=8, routed)           0.835     6.287    vga_display/cursor_x[3]_i_2_n_0
    SLICE_X3Y9           LUT5 (Prop_lut5_I0_O)        0.152     6.439 r  vga_display/char_buffer[1][9][6]_i_2/O
                         net (fo=10, routed)          1.011     7.450    vga_display/char_buffer[1][9][6]_i_2_n_0
    SLICE_X9Y8           LUT5 (Prop_lut5_I0_O)        0.326     7.776 r  vga_display/char_buffer[1][5][6]_i_1/O
                         net (fo=7, routed)           0.720     8.496    vga_display/char_buffer[1][5][6]_i_1_n_0
    SLICE_X9Y8           FDRE                                         r  vga_display/char_buffer_reg[1][5][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.449     4.790    vga_display/h_sync_reg_reg
    SLICE_X9Y8           FDRE                                         r  vga_display/char_buffer_reg[1][5][3]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            vga_display/char_buffer_reg[1][5][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.496ns  (logic 2.179ns (25.645%)  route 6.317ns (74.355%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=3)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sw_IBUF[0]_inst/O
                         net (fo=38, routed)          3.465     4.917    vga_display/sw_IBUF[0]
    SLICE_X2Y7           LUT4 (Prop_lut4_I2_O)        0.124     5.041 f  vga_display/cursor_x[3]_i_3/O
                         net (fo=1, routed)           0.286     5.328    vga_display/cursor_x[3]_i_3_n_0
    SLICE_X2Y7           LUT5 (Prop_lut5_I4_O)        0.124     5.452 r  vga_display/cursor_x[3]_i_2/O
                         net (fo=8, routed)           0.835     6.287    vga_display/cursor_x[3]_i_2_n_0
    SLICE_X3Y9           LUT5 (Prop_lut5_I0_O)        0.152     6.439 r  vga_display/char_buffer[1][9][6]_i_2/O
                         net (fo=10, routed)          1.011     7.450    vga_display/char_buffer[1][9][6]_i_2_n_0
    SLICE_X9Y8           LUT5 (Prop_lut5_I0_O)        0.326     7.776 r  vga_display/char_buffer[1][5][6]_i_1/O
                         net (fo=7, routed)           0.720     8.496    vga_display/char_buffer[1][5][6]_i_1_n_0
    SLICE_X9Y8           FDRE                                         r  vga_display/char_buffer_reg[1][5][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.449     4.790    vga_display/h_sync_reg_reg
    SLICE_X9Y8           FDRE                                         r  vga_display/char_buffer_reg[1][5][4]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            vga_display/char_buffer_reg[1][5][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.496ns  (logic 2.179ns (25.645%)  route 6.317ns (74.355%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=3)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sw_IBUF[0]_inst/O
                         net (fo=38, routed)          3.465     4.917    vga_display/sw_IBUF[0]
    SLICE_X2Y7           LUT4 (Prop_lut4_I2_O)        0.124     5.041 f  vga_display/cursor_x[3]_i_3/O
                         net (fo=1, routed)           0.286     5.328    vga_display/cursor_x[3]_i_3_n_0
    SLICE_X2Y7           LUT5 (Prop_lut5_I4_O)        0.124     5.452 r  vga_display/cursor_x[3]_i_2/O
                         net (fo=8, routed)           0.835     6.287    vga_display/cursor_x[3]_i_2_n_0
    SLICE_X3Y9           LUT5 (Prop_lut5_I0_O)        0.152     6.439 r  vga_display/char_buffer[1][9][6]_i_2/O
                         net (fo=10, routed)          1.011     7.450    vga_display/char_buffer[1][9][6]_i_2_n_0
    SLICE_X9Y8           LUT5 (Prop_lut5_I0_O)        0.326     7.776 r  vga_display/char_buffer[1][5][6]_i_1/O
                         net (fo=7, routed)           0.720     8.496    vga_display/char_buffer[1][5][6]_i_1_n_0
    SLICE_X9Y8           FDRE                                         r  vga_display/char_buffer_reg[1][5][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.449     4.790    vga_display/h_sync_reg_reg
    SLICE_X9Y8           FDRE                                         r  vga_display/char_buffer_reg[1][5][5]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            vga_display/char_buffer_reg[1][5][6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.496ns  (logic 2.179ns (25.645%)  route 6.317ns (74.355%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=3)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sw_IBUF[0]_inst/O
                         net (fo=38, routed)          3.465     4.917    vga_display/sw_IBUF[0]
    SLICE_X2Y7           LUT4 (Prop_lut4_I2_O)        0.124     5.041 f  vga_display/cursor_x[3]_i_3/O
                         net (fo=1, routed)           0.286     5.328    vga_display/cursor_x[3]_i_3_n_0
    SLICE_X2Y7           LUT5 (Prop_lut5_I4_O)        0.124     5.452 r  vga_display/cursor_x[3]_i_2/O
                         net (fo=8, routed)           0.835     6.287    vga_display/cursor_x[3]_i_2_n_0
    SLICE_X3Y9           LUT5 (Prop_lut5_I0_O)        0.152     6.439 r  vga_display/char_buffer[1][9][6]_i_2/O
                         net (fo=10, routed)          1.011     7.450    vga_display/char_buffer[1][9][6]_i_2_n_0
    SLICE_X9Y8           LUT5 (Prop_lut5_I0_O)        0.326     7.776 r  vga_display/char_buffer[1][5][6]_i_1/O
                         net (fo=7, routed)           0.720     8.496    vga_display/char_buffer[1][5][6]_i_1_n_0
    SLICE_X9Y8           FDRE                                         r  vga_display/char_buffer_reg[1][5][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.449     4.790    vga_display/h_sync_reg_reg
    SLICE_X9Y8           FDRE                                         r  vga_display/char_buffer_reg[1][5][6]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            vga_display/char_buffer_reg[2][7][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.458ns  (logic 1.973ns (23.324%)  route 6.486ns (76.676%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=3)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sw_IBUF[0]_inst/O
                         net (fo=38, routed)          3.465     4.917    vga_display/sw_IBUF[0]
    SLICE_X2Y7           LUT4 (Prop_lut4_I2_O)        0.124     5.041 f  vga_display/cursor_x[3]_i_3/O
                         net (fo=1, routed)           0.286     5.328    vga_display/cursor_x[3]_i_3_n_0
    SLICE_X2Y7           LUT5 (Prop_lut5_I4_O)        0.124     5.452 r  vga_display/cursor_x[3]_i_2/O
                         net (fo=8, routed)           0.835     6.287    vga_display/cursor_x[3]_i_2_n_0
    SLICE_X3Y9           LUT5 (Prop_lut5_I0_O)        0.124     6.411 r  vga_display/char_buffer[2][9][6]_i_2/O
                         net (fo=10, routed)          1.205     7.616    vga_display/char_buffer[2][9][6]_i_2_n_0
    SLICE_X8Y10          LUT5 (Prop_lut5_I0_O)        0.148     7.764 r  vga_display/char_buffer[2][7][6]_i_1/O
                         net (fo=7, routed)           0.695     8.458    vga_display/char_buffer[2][7][6]_i_1_n_0
    SLICE_X10Y6          FDRE                                         r  vga_display/char_buffer_reg[2][7][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.451     4.792    vga_display/h_sync_reg_reg
    SLICE_X10Y6          FDRE                                         r  vga_display/char_buffer_reg[2][7][3]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            vga_display/char_buffer_reg[2][7][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.458ns  (logic 1.973ns (23.324%)  route 6.486ns (76.676%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=3)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sw_IBUF[0]_inst/O
                         net (fo=38, routed)          3.465     4.917    vga_display/sw_IBUF[0]
    SLICE_X2Y7           LUT4 (Prop_lut4_I2_O)        0.124     5.041 f  vga_display/cursor_x[3]_i_3/O
                         net (fo=1, routed)           0.286     5.328    vga_display/cursor_x[3]_i_3_n_0
    SLICE_X2Y7           LUT5 (Prop_lut5_I4_O)        0.124     5.452 r  vga_display/cursor_x[3]_i_2/O
                         net (fo=8, routed)           0.835     6.287    vga_display/cursor_x[3]_i_2_n_0
    SLICE_X3Y9           LUT5 (Prop_lut5_I0_O)        0.124     6.411 r  vga_display/char_buffer[2][9][6]_i_2/O
                         net (fo=10, routed)          1.205     7.616    vga_display/char_buffer[2][9][6]_i_2_n_0
    SLICE_X8Y10          LUT5 (Prop_lut5_I0_O)        0.148     7.764 r  vga_display/char_buffer[2][7][6]_i_1/O
                         net (fo=7, routed)           0.695     8.458    vga_display/char_buffer[2][7][6]_i_1_n_0
    SLICE_X10Y6          FDRE                                         r  vga_display/char_buffer_reg[2][7][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.451     4.792    vga_display/h_sync_reg_reg
    SLICE_X10Y6          FDRE                                         r  vga_display/char_buffer_reg[2][7][4]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            vga_display/char_buffer_reg[1][8][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.447ns  (logic 2.179ns (25.795%)  route 6.268ns (74.205%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=3)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sw_IBUF[0]_inst/O
                         net (fo=38, routed)          3.465     4.917    vga_display/sw_IBUF[0]
    SLICE_X2Y7           LUT4 (Prop_lut4_I2_O)        0.124     5.041 f  vga_display/cursor_x[3]_i_3/O
                         net (fo=1, routed)           0.286     5.328    vga_display/cursor_x[3]_i_3_n_0
    SLICE_X2Y7           LUT5 (Prop_lut5_I4_O)        0.124     5.452 r  vga_display/cursor_x[3]_i_2/O
                         net (fo=8, routed)           0.835     6.287    vga_display/cursor_x[3]_i_2_n_0
    SLICE_X3Y9           LUT5 (Prop_lut5_I0_O)        0.152     6.439 r  vga_display/char_buffer[1][9][6]_i_2/O
                         net (fo=10, routed)          0.835     7.274    vga_display/char_buffer[1][9][6]_i_2_n_0
    SLICE_X2Y10          LUT5 (Prop_lut5_I0_O)        0.326     7.600 r  vga_display/char_buffer[1][8][6]_i_1/O
                         net (fo=7, routed)           0.847     8.447    vga_display/char_buffer[1][8][6]_i_1_n_0
    SLICE_X4Y12          FDRE                                         r  vga_display/char_buffer_reg[1][8][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.513     4.854    vga_display/h_sync_reg_reg
    SLICE_X4Y12          FDRE                                         r  vga_display/char_buffer_reg[1][8][1]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            vga_display/char_buffer_reg[1][6][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.441ns  (logic 2.205ns (26.122%)  route 6.236ns (73.878%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=3)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sw_IBUF[0]_inst/O
                         net (fo=38, routed)          3.465     4.917    vga_display/sw_IBUF[0]
    SLICE_X2Y7           LUT4 (Prop_lut4_I2_O)        0.124     5.041 f  vga_display/cursor_x[3]_i_3/O
                         net (fo=1, routed)           0.286     5.328    vga_display/cursor_x[3]_i_3_n_0
    SLICE_X2Y7           LUT5 (Prop_lut5_I4_O)        0.124     5.452 r  vga_display/cursor_x[3]_i_2/O
                         net (fo=8, routed)           0.835     6.287    vga_display/cursor_x[3]_i_2_n_0
    SLICE_X3Y9           LUT5 (Prop_lut5_I0_O)        0.152     6.439 r  vga_display/char_buffer[1][9][6]_i_2/O
                         net (fo=10, routed)          1.011     7.450    vga_display/char_buffer[1][9][6]_i_2_n_0
    SLICE_X9Y8           LUT5 (Prop_lut5_I0_O)        0.352     7.802 r  vga_display/char_buffer[1][6][6]_i_1/O
                         net (fo=7, routed)           0.639     8.441    vga_display/char_buffer[1][6][6]_i_1_n_0
    SLICE_X9Y6           FDRE                                         r  vga_display/char_buffer_reg[1][6][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.450     4.791    vga_display/h_sync_reg_reg
    SLICE_X9Y6           FDRE                                         r  vga_display/char_buffer_reg[1][6][3]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            vga_display/char_buffer_reg[1][6][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.441ns  (logic 2.205ns (26.122%)  route 6.236ns (73.878%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=3)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sw_IBUF[0]_inst/O
                         net (fo=38, routed)          3.465     4.917    vga_display/sw_IBUF[0]
    SLICE_X2Y7           LUT4 (Prop_lut4_I2_O)        0.124     5.041 f  vga_display/cursor_x[3]_i_3/O
                         net (fo=1, routed)           0.286     5.328    vga_display/cursor_x[3]_i_3_n_0
    SLICE_X2Y7           LUT5 (Prop_lut5_I4_O)        0.124     5.452 r  vga_display/cursor_x[3]_i_2/O
                         net (fo=8, routed)           0.835     6.287    vga_display/cursor_x[3]_i_2_n_0
    SLICE_X3Y9           LUT5 (Prop_lut5_I0_O)        0.152     6.439 r  vga_display/char_buffer[1][9][6]_i_2/O
                         net (fo=10, routed)          1.011     7.450    vga_display/char_buffer[1][9][6]_i_2_n_0
    SLICE_X9Y8           LUT5 (Prop_lut5_I0_O)        0.352     7.802 r  vga_display/char_buffer[1][6][6]_i_1/O
                         net (fo=7, routed)           0.639     8.441    vga_display/char_buffer[1][6][6]_i_1_n_0
    SLICE_X9Y6           FDRE                                         r  vga_display/char_buffer_reg[1][6][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.450     4.791    vga_display/h_sync_reg_reg
    SLICE_X9Y6           FDRE                                         r  vga_display/char_buffer_reg[1][6][4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_display/vga_c/h_count_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_display/vga_c/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.328%)  route 0.059ns (28.672%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDCE                         0.000     0.000 r  vga_display/vga_c/h_count_next_reg[3]/C
    SLICE_X8Y13          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  vga_display/vga_c/h_count_next_reg[3]/Q
                         net (fo=1, routed)           0.059     0.207    vga_display/vga_c/h_count_next_reg_n_0_[3]
    SLICE_X9Y13          FDCE                                         r  vga_display/vga_c/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.831     1.958    vga_display/vga_c/h_sync_reg_reg_0
    SLICE_X9Y13          FDCE                                         r  vga_display/vga_c/h_count_reg_reg[3]/C

Slack:                    inf
  Source:                 vga_display/vga_c/h_count_next_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_display/vga_c/h_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.239ns  (logic 0.141ns (59.029%)  route 0.098ns (40.971%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDCE                         0.000     0.000 r  vga_display/vga_c/h_count_next_reg[7]/C
    SLICE_X5Y15          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_display/vga_c/h_count_next_reg[7]/Q
                         net (fo=1, routed)           0.098     0.239    vga_display/vga_c/h_count_next_reg_n_0_[7]
    SLICE_X4Y15          FDCE                                         r  vga_display/vga_c/h_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.858     1.985    vga_display/vga_c/h_sync_reg_reg_0
    SLICE_X4Y15          FDCE                                         r  vga_display/vga_c/h_count_reg_reg[7]/C

Slack:                    inf
  Source:                 vga_display/vga_c/v_count_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_display/vga_c/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.976%)  route 0.114ns (47.024%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDCE                         0.000     0.000 r  vga_display/vga_c/v_count_next_reg[3]/C
    SLICE_X7Y15          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga_display/vga_c/v_count_next_reg[3]/Q
                         net (fo=1, routed)           0.114     0.242    vga_display/vga_c/v_count_next_reg_n_0_[3]
    SLICE_X7Y14          FDCE                                         r  vga_display/vga_c/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.859     1.986    vga_display/vga_c/h_sync_reg_reg_0
    SLICE_X7Y14          FDCE                                         r  vga_display/vga_c/v_count_reg_reg[3]/C

Slack:                    inf
  Source:                 vga_display/vga_c/v_count_next_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_display/vga_c/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDCE                         0.000     0.000 r  vga_display/vga_c/v_count_next_reg[7]/C
    SLICE_X5Y16          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_display/vga_c/v_count_next_reg[7]/Q
                         net (fo=1, routed)           0.102     0.243    vga_display/vga_c/v_count_next_reg_n_0_[7]
    SLICE_X6Y16          FDCE                                         r  vga_display/vga_c/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.857     1.984    vga_display/vga_c/h_sync_reg_reg_0
    SLICE_X6Y16          FDCE                                         r  vga_display/vga_c/v_count_reg_reg[7]/C

Slack:                    inf
  Source:                 vga_display/vga_c/v_count_next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_display/vga_c/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDCE                         0.000     0.000 r  vga_display/vga_c/v_count_next_reg[8]/C
    SLICE_X5Y16          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_display/vga_c/v_count_next_reg[8]/Q
                         net (fo=1, routed)           0.102     0.243    vga_display/vga_c/v_count_next_reg_n_0_[8]
    SLICE_X6Y16          FDCE                                         r  vga_display/vga_c/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.857     1.984    vga_display/vga_c/h_sync_reg_reg_0
    SLICE_X6Y16          FDCE                                         r  vga_display/vga_c/v_count_reg_reg[8]/C

Slack:                    inf
  Source:                 vga_display/vga_c/v_count_next_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_display/vga_c/v_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDCE                         0.000     0.000 r  vga_display/vga_c/v_count_next_reg[2]/C
    SLICE_X7Y15          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_display/vga_c/v_count_next_reg[2]/Q
                         net (fo=1, routed)           0.112     0.253    vga_display/vga_c/v_count_next_reg_n_0_[2]
    SLICE_X7Y14          FDCE                                         r  vga_display/vga_c/v_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.859     1.986    vga_display/vga_c/h_sync_reg_reg_0
    SLICE_X7Y14          FDCE                                         r  vga_display/vga_c/v_count_reg_reg[2]/C

Slack:                    inf
  Source:                 vga_display/vga_c/v_count_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_display/vga_c/v_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.164ns (60.928%)  route 0.105ns (39.072%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDCE                         0.000     0.000 r  vga_display/vga_c/v_count_next_reg[0]/C
    SLICE_X6Y14          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga_display/vga_c/v_count_next_reg[0]/Q
                         net (fo=1, routed)           0.105     0.269    vga_display/vga_c/v_count_next_reg_n_0_[0]
    SLICE_X7Y14          FDCE                                         r  vga_display/vga_c/v_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.859     1.986    vga_display/vga_c/h_sync_reg_reg_0
    SLICE_X7Y14          FDCE                                         r  vga_display/vga_c/v_count_reg_reg[0]/C

Slack:                    inf
  Source:                 vga_display/vga_c/v_count_next_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_display/vga_c/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDCE                         0.000     0.000 r  vga_display/vga_c/v_count_next_reg[5]/C
    SLICE_X6Y14          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga_display/vga_c/v_count_next_reg[5]/Q
                         net (fo=1, routed)           0.110     0.274    vga_display/vga_c/v_count_next_reg_n_0_[5]
    SLICE_X7Y14          FDCE                                         r  vga_display/vga_c/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.859     1.986    vga_display/vga_c/h_sync_reg_reg_0
    SLICE_X7Y14          FDCE                                         r  vga_display/vga_c/v_count_reg_reg[5]/C

Slack:                    inf
  Source:                 vga_display/vga_c/h_count_next_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_display/vga_c/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.506%)  route 0.138ns (49.494%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE                         0.000     0.000 r  vga_display/vga_c/h_count_next_reg[4]/C
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_display/vga_c/h_count_next_reg[4]/Q
                         net (fo=1, routed)           0.138     0.279    vga_display/vga_c/h_count_next_reg_n_0_[4]
    SLICE_X3Y14          FDCE                                         r  vga_display/vga_c/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.861     1.988    vga_display/vga_c/h_sync_reg_reg_0
    SLICE_X3Y14          FDCE                                         r  vga_display/vga_c/h_count_reg_reg[4]/C

Slack:                    inf
  Source:                 vga_display/vga_c/h_count_next_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_display/vga_c/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.293%)  route 0.157ns (52.707%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDCE                         0.000     0.000 r  vga_display/vga_c/h_count_next_reg[5]/C
    SLICE_X5Y15          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_display/vga_c/h_count_next_reg[5]/Q
                         net (fo=1, routed)           0.157     0.298    vga_display/vga_c/h_count_next_reg_n_0_[5]
    SLICE_X4Y15          FDCE                                         r  vga_display/vga_c/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.858     1.985    vga_display/vga_c/h_sync_reg_reg_0
    SLICE_X4Y15          FDCE                                         r  vga_display/vga_c/h_count_reg_reg[5]/C





