# 16-bit-ALU-
A 16-bit Arithmetic and Logic Unit is designed using HDL Verilog. The RTL simulation and synthesis are performed in Yosys.
