// Seed: 4071998153
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    input logic id_1,
    input logic id_2,
    input id_3,
    output id_4,
    output logic id_5,
    output id_6,
    input id_7
);
  assign id_5 = id_1;
  assign id_6 = ~id_3 ? 1 : id_2 ? 1 : 1;
endmodule
