Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Tue Oct 08 17:23:11 2019
| Host         : TEST running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -rpx system_wrapper_timing_summary_routed.rpx
| Design       : system_wrapper
| Device       : 7z045-ffg900
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 114 register/latch pins with no clock driven by root clock pin: sysclk_p (HIGH)

 There are 522 register/latch pins with no clock driven by root clock pin: dut/clk_1M_reg/C (HIGH)

 There are 175 register/latch pins with no clock driven by root clock pin: dut/clk_200K_reg/C (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: dut/clk_200_reg/C (HIGH)

 There are 785 register/latch pins with no clock driven by root clock pin: dut/clk_5M_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: dut/dac_config/dac_num_reg[4]/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: dut/dac_config/dac_num_reg[5]/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: dut/dac_config/dac_num_reg[6]/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: dut/dac_config/dac_num_reg[7]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg4_reg[7]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg7_reg[16]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg7_reg[17]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg7_reg[18]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg7_reg[19]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg7_reg[20]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg7_reg[21]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg7_reg[22]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg7_reg[23]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3945 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 49 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.443        0.000                      0                65964       -0.611       -0.611                      1                65964        1.100        0.000                       0                 39587  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                  ------------         ----------      --------------
clk_fpga_0                                                             {0.000 10.000}       20.000          50.000          
dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK      {0.000 15.000}       30.000          33.333          
  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {0.000 30.000}       60.000          16.667          
dut/clk_gen/inst/clk_in1                                               {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0                                                   {0.000 5.000}        10.000          100.000         
  clk_out2_clk_wiz_0                                                   {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_0                                                   {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                   3.422        0.000                      0                15702        0.081        0.000                      0                15702        9.220        0.000                       0                  5455  
dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK           25.862        0.000                      0                  563        0.073        0.000                      0                  563       14.090        0.000                       0                   286  
  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE       57.983        0.000                      0                    1        0.815        0.000                      0                    1       29.650        0.000                       0                     2  
dut/clk_gen/inst/clk_in1                                                                                                                                                                                                 1.100        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                         1.443        0.000                      0                47840        0.051        0.000                      0                47840        4.090        0.000                       0                 33249  
  clk_out2_clk_wiz_0                                                        14.597        0.000                      0                 1002        0.085        0.000                      0                 1002        9.220        0.000                       0                   591  
  clkfbout_clk_wiz_0                                                                                                                                                                                                     3.400        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                           To Clock                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                           --------                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0                                                   clk_fpga_0                                                                17.409        0.000                      0                    4        0.141        0.000                      0                    4  
dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK         56.158        0.000                      0                   18        0.450        0.000                      0                   18  
clk_fpga_0                                                           clk_out1_clk_wiz_0                                                         3.732        0.000                      0                  422        0.486        0.000                      0                  422  
clk_out2_clk_wiz_0                                                   clk_out1_clk_wiz_0                                                         2.893        0.000                      0                  174       -0.611       -0.611                      1                  174  
clk_fpga_0                                                           clk_out2_clk_wiz_0                                                        12.341        0.000                      0                 1164        0.454        0.000                      0                 1164  
clk_out1_clk_wiz_0                                                   clk_out2_clk_wiz_0                                                         3.425        0.000                      0                 1164        0.101        0.000                      0                 1164  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                         From Clock                                                         To Clock                                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                         ----------                                                         --------                                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                  clk_out1_clk_wiz_0                                                 clk_out1_clk_wiz_0                                                       6.869        0.000                      0                  135        0.262        0.000                      0                  135  
**async_default**                                                  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK       25.016        0.000                      0                  102        0.311        0.000                      0                  102  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.422ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.422ns  (required time - arrival time)
  Source:                 system_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg113_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.927ns  (logic 0.361ns (2.267%)  route 15.566ns (97.733%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.167ns = ( 23.167 - 20.000 ) 
    Source Clock Delay      (SCD):    3.366ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.580 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        1.786     3.366    system_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X38Y298        FDRE                                         r  system_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y298        FDRE (Prop_fdre_C_Q)         0.308     3.674 f  system_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=2, routed)           0.429     4.103    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X36Y298        LUT1 (Prop_lut1_I0_O)        0.053     4.156 r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=4843, routed)       15.137    19.293    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X112Y335       FDRE                                         r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg113_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360    21.360    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    21.473 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        1.694    23.167    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X112Y335       FDRE                                         r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg113_reg[6]/C
                         clock pessimism              0.217    23.384    
                         clock uncertainty           -0.302    23.082    
    SLICE_X112Y335       FDRE (Setup_fdre_C_R)       -0.367    22.715    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg113_reg[6]
  -------------------------------------------------------------------
                         required time                         22.715    
                         arrival time                         -19.293    
  -------------------------------------------------------------------
                         slack                                  3.422    

Slack (MET) :             3.428ns  (required time - arrival time)
  Source:                 system_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg114_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.918ns  (logic 0.361ns (2.268%)  route 15.557ns (97.732%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.164ns = ( 23.164 - 20.000 ) 
    Source Clock Delay      (SCD):    3.366ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.580 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        1.786     3.366    system_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X38Y298        FDRE                                         r  system_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y298        FDRE (Prop_fdre_C_Q)         0.308     3.674 f  system_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=2, routed)           0.429     4.103    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X36Y298        LUT1 (Prop_lut1_I0_O)        0.053     4.156 r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=4843, routed)       15.128    19.284    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X105Y336       FDRE                                         r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg114_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360    21.360    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    21.473 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        1.691    23.164    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X105Y336       FDRE                                         r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg114_reg[2]/C
                         clock pessimism              0.217    23.381    
                         clock uncertainty           -0.302    23.079    
    SLICE_X105Y336       FDRE (Setup_fdre_C_R)       -0.367    22.712    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg114_reg[2]
  -------------------------------------------------------------------
                         required time                         22.712    
                         arrival time                         -19.284    
  -------------------------------------------------------------------
                         slack                                  3.428    

Slack (MET) :             3.428ns  (required time - arrival time)
  Source:                 system_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg114_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.918ns  (logic 0.361ns (2.268%)  route 15.557ns (97.732%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.164ns = ( 23.164 - 20.000 ) 
    Source Clock Delay      (SCD):    3.366ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.580 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        1.786     3.366    system_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X38Y298        FDRE                                         r  system_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y298        FDRE (Prop_fdre_C_Q)         0.308     3.674 f  system_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=2, routed)           0.429     4.103    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X36Y298        LUT1 (Prop_lut1_I0_O)        0.053     4.156 r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=4843, routed)       15.128    19.284    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X105Y336       FDRE                                         r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg114_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360    21.360    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    21.473 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        1.691    23.164    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X105Y336       FDRE                                         r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg114_reg[7]/C
                         clock pessimism              0.217    23.381    
                         clock uncertainty           -0.302    23.079    
    SLICE_X105Y336       FDRE (Setup_fdre_C_R)       -0.367    22.712    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg114_reg[7]
  -------------------------------------------------------------------
                         required time                         22.712    
                         arrival time                         -19.284    
  -------------------------------------------------------------------
                         slack                                  3.428    

Slack (MET) :             3.455ns  (required time - arrival time)
  Source:                 system_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg115_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.917ns  (logic 0.361ns (2.268%)  route 15.556ns (97.732%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.167ns = ( 23.167 - 20.000 ) 
    Source Clock Delay      (SCD):    3.366ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.580 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        1.786     3.366    system_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X38Y298        FDRE                                         r  system_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y298        FDRE (Prop_fdre_C_Q)         0.308     3.674 f  system_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=2, routed)           0.429     4.103    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X36Y298        LUT1 (Prop_lut1_I0_O)        0.053     4.156 r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=4843, routed)       15.127    19.283    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X110Y335       FDRE                                         r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg115_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360    21.360    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    21.473 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        1.694    23.167    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X110Y335       FDRE                                         r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg115_reg[23]/C
                         clock pessimism              0.217    23.384    
                         clock uncertainty           -0.302    23.082    
    SLICE_X110Y335       FDRE (Setup_fdre_C_R)       -0.344    22.738    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg115_reg[23]
  -------------------------------------------------------------------
                         required time                         22.738    
                         arrival time                         -19.283    
  -------------------------------------------------------------------
                         slack                                  3.455    

Slack (MET) :             3.466ns  (required time - arrival time)
  Source:                 system_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg109_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.882ns  (logic 0.361ns (2.273%)  route 15.521ns (97.727%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.166ns = ( 23.166 - 20.000 ) 
    Source Clock Delay      (SCD):    3.366ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.580 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        1.786     3.366    system_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X38Y298        FDRE                                         r  system_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y298        FDRE (Prop_fdre_C_Q)         0.308     3.674 f  system_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=2, routed)           0.429     4.103    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X36Y298        LUT1 (Prop_lut1_I0_O)        0.053     4.156 r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=4843, routed)       15.092    19.248    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X112Y334       FDRE                                         r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg109_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360    21.360    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    21.473 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        1.693    23.166    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X112Y334       FDRE                                         r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg109_reg[0]/C
                         clock pessimism              0.217    23.383    
                         clock uncertainty           -0.302    23.081    
    SLICE_X112Y334       FDRE (Setup_fdre_C_R)       -0.367    22.714    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg109_reg[0]
  -------------------------------------------------------------------
                         required time                         22.714    
                         arrival time                         -19.248    
  -------------------------------------------------------------------
                         slack                                  3.466    

Slack (MET) :             3.466ns  (required time - arrival time)
  Source:                 system_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg109_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.882ns  (logic 0.361ns (2.273%)  route 15.521ns (97.727%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.166ns = ( 23.166 - 20.000 ) 
    Source Clock Delay      (SCD):    3.366ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.580 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        1.786     3.366    system_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X38Y298        FDRE                                         r  system_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y298        FDRE (Prop_fdre_C_Q)         0.308     3.674 f  system_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=2, routed)           0.429     4.103    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X36Y298        LUT1 (Prop_lut1_I0_O)        0.053     4.156 r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=4843, routed)       15.092    19.248    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X112Y334       FDRE                                         r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg109_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360    21.360    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    21.473 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        1.693    23.166    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X112Y334       FDRE                                         r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg109_reg[2]/C
                         clock pessimism              0.217    23.383    
                         clock uncertainty           -0.302    23.081    
    SLICE_X112Y334       FDRE (Setup_fdre_C_R)       -0.367    22.714    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg109_reg[2]
  -------------------------------------------------------------------
                         required time                         22.714    
                         arrival time                         -19.248    
  -------------------------------------------------------------------
                         slack                                  3.466    

Slack (MET) :             3.466ns  (required time - arrival time)
  Source:                 system_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg109_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.882ns  (logic 0.361ns (2.273%)  route 15.521ns (97.727%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.166ns = ( 23.166 - 20.000 ) 
    Source Clock Delay      (SCD):    3.366ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.580 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        1.786     3.366    system_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X38Y298        FDRE                                         r  system_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y298        FDRE (Prop_fdre_C_Q)         0.308     3.674 f  system_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=2, routed)           0.429     4.103    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X36Y298        LUT1 (Prop_lut1_I0_O)        0.053     4.156 r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=4843, routed)       15.092    19.248    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X112Y334       FDRE                                         r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg109_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360    21.360    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    21.473 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        1.693    23.166    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X112Y334       FDRE                                         r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg109_reg[6]/C
                         clock pessimism              0.217    23.383    
                         clock uncertainty           -0.302    23.081    
    SLICE_X112Y334       FDRE (Setup_fdre_C_R)       -0.367    22.714    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg109_reg[6]
  -------------------------------------------------------------------
                         required time                         22.714    
                         arrival time                         -19.248    
  -------------------------------------------------------------------
                         slack                                  3.466    

Slack (MET) :             3.468ns  (required time - arrival time)
  Source:                 system_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg115_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.880ns  (logic 0.361ns (2.273%)  route 15.519ns (97.727%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.166ns = ( 23.166 - 20.000 ) 
    Source Clock Delay      (SCD):    3.366ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.580 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        1.786     3.366    system_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X38Y298        FDRE                                         r  system_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y298        FDRE (Prop_fdre_C_Q)         0.308     3.674 f  system_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=2, routed)           0.429     4.103    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X36Y298        LUT1 (Prop_lut1_I0_O)        0.053     4.156 r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=4843, routed)       15.089    19.246    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X113Y334       FDRE                                         r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg115_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360    21.360    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    21.473 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        1.693    23.166    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X113Y334       FDRE                                         r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg115_reg[16]/C
                         clock pessimism              0.217    23.383    
                         clock uncertainty           -0.302    23.081    
    SLICE_X113Y334       FDRE (Setup_fdre_C_R)       -0.367    22.714    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg115_reg[16]
  -------------------------------------------------------------------
                         required time                         22.714    
                         arrival time                         -19.246    
  -------------------------------------------------------------------
                         slack                                  3.468    

Slack (MET) :             3.468ns  (required time - arrival time)
  Source:                 system_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg115_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.880ns  (logic 0.361ns (2.273%)  route 15.519ns (97.727%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.166ns = ( 23.166 - 20.000 ) 
    Source Clock Delay      (SCD):    3.366ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.580 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        1.786     3.366    system_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X38Y298        FDRE                                         r  system_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y298        FDRE (Prop_fdre_C_Q)         0.308     3.674 f  system_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=2, routed)           0.429     4.103    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X36Y298        LUT1 (Prop_lut1_I0_O)        0.053     4.156 r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=4843, routed)       15.089    19.246    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X113Y334       FDRE                                         r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg115_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360    21.360    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    21.473 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        1.693    23.166    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X113Y334       FDRE                                         r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg115_reg[22]/C
                         clock pessimism              0.217    23.383    
                         clock uncertainty           -0.302    23.081    
    SLICE_X113Y334       FDRE (Setup_fdre_C_R)       -0.367    22.714    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg115_reg[22]
  -------------------------------------------------------------------
                         required time                         22.714    
                         arrival time                         -19.246    
  -------------------------------------------------------------------
                         slack                                  3.468    

Slack (MET) :             3.473ns  (required time - arrival time)
  Source:                 system_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg115_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.871ns  (logic 0.361ns (2.275%)  route 15.510ns (97.725%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.162ns = ( 23.162 - 20.000 ) 
    Source Clock Delay      (SCD):    3.366ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.580 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        1.786     3.366    system_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X38Y298        FDRE                                         r  system_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y298        FDRE (Prop_fdre_C_Q)         0.308     3.674 f  system_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=2, routed)           0.429     4.103    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X36Y298        LUT1 (Prop_lut1_I0_O)        0.053     4.156 r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=4843, routed)       15.081    19.237    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X113Y330       FDRE                                         r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg115_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360    21.360    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    21.473 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        1.689    23.162    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X113Y330       FDRE                                         r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg115_reg[19]/C
                         clock pessimism              0.217    23.379    
                         clock uncertainty           -0.302    23.077    
    SLICE_X113Y330       FDRE (Setup_fdre_C_R)       -0.367    22.710    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg115_reg[19]
  -------------------------------------------------------------------
                         required time                         22.710    
                         arrival time                         -19.237    
  -------------------------------------------------------------------
                         slack                                  3.473    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.331%)  route 0.107ns (51.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.774ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        0.730     1.481    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y291        FDRE                                         r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y291        FDRE (Prop_fdre_C_Q)         0.100     1.581 r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.107     1.688    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X26Y291        SRLC32E                                      r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        0.975     1.774    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y291        SRLC32E                                      r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.261     1.513    
    SLICE_X26Y291        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.094     1.607    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.299%)  route 0.107ns (51.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.776ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        0.732     1.483    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y299        FDRE                                         r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y299        FDRE (Prop_fdre_C_Q)         0.100     1.583 r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/Q
                         net (fo=1, routed)           0.107     1.690    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[8]
    SLICE_X26Y299        SRL16E                                       r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        0.977     1.776    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y299        SRL16E                                       r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
                         clock pessimism             -0.261     1.515    
    SLICE_X26Y299        SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     1.607    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/axi_rdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.804%)  route 0.101ns (50.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.750ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        0.706     1.457    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y284        FDRE                                         r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/axi_rdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y284        FDRE (Prop_fdre_C_Q)         0.100     1.557 r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/axi_rdata_reg[15]/Q
                         net (fo=1, routed)           0.101     1.658    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[15]
    SLICE_X34Y285        SRLC32E                                      r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        0.951     1.750    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y285        SRLC32E                                      r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
                         clock pessimism             -0.280     1.470    
    SLICE_X34Y285        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     1.572    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.658    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (49.879%)  route 0.100ns (50.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.776ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        0.729     1.480    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y289        FDRE                                         r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y289        FDRE (Prop_fdre_C_Q)         0.100     1.580 r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.100     1.680    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X30Y290        SRLC32E                                      r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        0.977     1.776    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y290        SRLC32E                                      r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.281     1.495    
    SLICE_X30Y290        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.594    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.804%)  route 0.101ns (50.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.876ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.304ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        0.810     1.561    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y300        FDRE                                         r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y300        FDRE (Prop_fdre_C_Q)         0.100     1.661 r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/Q
                         net (fo=1, routed)           0.101     1.762    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[13]
    SLICE_X26Y300        SRL16E                                       r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        1.077     1.876    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y300        SRL16E                                       r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
                         clock pessimism             -0.304     1.572    
    SLICE_X26Y300        SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     1.670    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.557%)  route 0.102ns (50.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.878ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        0.812     1.563    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y300        FDRE                                         r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y300        FDRE (Prop_fdre_C_Q)         0.100     1.663 r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/Q
                         net (fo=1, routed)           0.102     1.765    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[3]
    SLICE_X30Y301        SRL16E                                       r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        1.079     1.878    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y301        SRL16E                                       r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
                         clock pessimism             -0.301     1.577    
    SLICE_X30Y301        SRL16E (Hold_srl16e_CLK_D)
                                                      0.095     1.672    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.091ns (36.790%)  route 0.156ns (63.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.773ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        0.729     1.480    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y289        FDRE                                         r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y289        FDRE (Prop_fdre_C_Q)         0.091     1.571 r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.156     1.727    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X26Y289        SRLC32E                                      r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        0.974     1.773    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y289        SRLC32E                                      r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.261     1.512    
    SLICE_X26Y289        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.118     1.630    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.880%)  route 0.109ns (52.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.774ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        0.728     1.479    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y291        FDRE                                         r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y291        FDRE (Prop_fdre_C_Q)         0.100     1.579 r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/Q
                         net (fo=1, routed)           0.109     1.688    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[12]
    SLICE_X26Y291        SRLC32E                                      r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        0.975     1.774    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y291        SRLC32E                                      r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
                         clock pessimism             -0.284     1.490    
    SLICE_X26Y291        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.589    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.880%)  route 0.109ns (52.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.773ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        0.727     1.478    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y289        FDRE                                         r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y289        FDRE (Prop_fdre_C_Q)         0.100     1.578 r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/Q
                         net (fo=1, routed)           0.109     1.687    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[3]
    SLICE_X26Y289        SRLC32E                                      r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        0.974     1.773    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y289        SRLC32E                                      r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.284     1.489    
    SLICE_X26Y289        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.588    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.557%)  route 0.102ns (50.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.878ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        0.812     1.563    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y300        FDRE                                         r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y300        FDRE (Prop_fdre_C_Q)         0.100     1.663 r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/Q
                         net (fo=1, routed)           0.102     1.765    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[2]
    SLICE_X30Y301        SRL16E                                       r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        1.079     1.878    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y301        SRL16E                                       r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
                         clock pessimism             -0.301     1.577    
    SLICE_X30Y301        SRL16E (Hold_srl16e_CLK_D)
                                                      0.086     1.663    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.102    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            1.600         20.000      18.400     BUFGCTRL_X0Y16  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            0.750         20.000      19.250     SLICE_X61Y309   system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg37_reg[9]/C
Min Period        n/a     FDRE/C       n/a            0.750         20.000      19.250     SLICE_X80Y317   system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg39_reg[23]/C
Min Period        n/a     FDRE/C       n/a            0.750         20.000      19.250     SLICE_X41Y304   system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg39_reg[7]/C
Min Period        n/a     FDRE/C       n/a            0.750         20.000      19.250     SLICE_X60Y252   system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg3_reg[21]/C
Min Period        n/a     FDRE/C       n/a            0.750         20.000      19.250     SLICE_X60Y252   system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg3_reg[22]/C
Min Period        n/a     FDRE/C       n/a            0.750         20.000      19.250     SLICE_X59Y250   system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg3_reg[28]/C
Min Period        n/a     FDRE/C       n/a            0.750         20.000      19.250     SLICE_X59Y250   system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg3_reg[31]/C
Min Period        n/a     FDRE/C       n/a            0.750         20.000      19.250     SLICE_X63Y251   system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg3_reg[4]/C
Min Period        n/a     FDRE/C       n/a            0.750         20.000      19.250     SLICE_X63Y251   system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg3_reg[5]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.780         10.000      9.220      SLICE_X30Y282   system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.780         10.000      9.220      SLICE_X32Y284   system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.780         10.000      9.220      SLICE_X32Y284   system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.780         10.000      9.220      SLICE_X32Y284   system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.780         10.000      9.220      SLICE_X32Y284   system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.780         10.000      9.220      SLICE_X30Y282   system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.780         10.000      9.220      SLICE_X34Y287   system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.780         10.000      9.220      SLICE_X34Y287   system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.780         10.000      9.220      SLICE_X30Y287   system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.780         10.000      9.220      SLICE_X30Y287   system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.780         10.000      9.220      SLICE_X32Y289   system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.780         10.000      9.220      SLICE_X32Y289   system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.780         10.000      9.220      SLICE_X32Y289   system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.780         10.000      9.220      SLICE_X32Y289   system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.780         10.000      9.220      SLICE_X30Y282   system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.780         10.000      9.220      SLICE_X32Y284   system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.780         10.000      9.220      SLICE_X32Y284   system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.780         10.000      9.220      SLICE_X32Y284   system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.780         10.000      9.220      SLICE_X32Y284   system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.780         10.000      9.220      SLICE_X32Y284   system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       25.862ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.862ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 0.498ns (13.320%)  route 3.241ns (86.680%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.424ns = ( 35.424 - 30.000 ) 
    Source Clock Delay      (SCD):    6.291ns
    Clock Pessimism Removal (CPR):    0.838ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.587     4.587    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     4.707 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         1.584     6.291    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X51Y225        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y225        FDCE (Prop_fdce_C_Q)         0.269     6.560 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/Q
                         net (fo=4, routed)           0.597     7.156    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[1]
    SLICE_X51Y224        LUT6 (Prop_lut6_I3_O)        0.053     7.209 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[9]_i_2/O
                         net (fo=9, routed)           0.566     7.776    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[9]_i_2_n_0
    SLICE_X48Y221        LUT6 (Prop_lut6_I0_O)        0.053     7.829 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=8, routed)           0.806     8.635    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[11][0]
    SLICE_X53Y221        LUT3 (Prop_lut3_I1_O)        0.053     8.688 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.805     9.493    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X56Y219        LUT4 (Prop_lut4_I0_O)        0.070     9.563 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=8, routed)           0.467    10.030    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X58Y221        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.895    33.895    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    34.008 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         1.416    35.424    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/idrck
    SLICE_X58Y221        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.838    36.262    
                         clock uncertainty           -0.035    36.226    
    SLICE_X58Y221        FDCE (Setup_fdce_C_CE)      -0.335    35.891    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         35.891    
                         arrival time                         -10.030    
  -------------------------------------------------------------------
                         slack                                 25.862    

Slack (MET) :             25.862ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 0.498ns (13.320%)  route 3.241ns (86.680%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.424ns = ( 35.424 - 30.000 ) 
    Source Clock Delay      (SCD):    6.291ns
    Clock Pessimism Removal (CPR):    0.838ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.587     4.587    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     4.707 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         1.584     6.291    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X51Y225        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y225        FDCE (Prop_fdce_C_Q)         0.269     6.560 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/Q
                         net (fo=4, routed)           0.597     7.156    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[1]
    SLICE_X51Y224        LUT6 (Prop_lut6_I3_O)        0.053     7.209 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[9]_i_2/O
                         net (fo=9, routed)           0.566     7.776    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[9]_i_2_n_0
    SLICE_X48Y221        LUT6 (Prop_lut6_I0_O)        0.053     7.829 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=8, routed)           0.806     8.635    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[11][0]
    SLICE_X53Y221        LUT3 (Prop_lut3_I1_O)        0.053     8.688 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.805     9.493    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X56Y219        LUT4 (Prop_lut4_I0_O)        0.070     9.563 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=8, routed)           0.467    10.030    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X58Y221        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.895    33.895    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    34.008 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         1.416    35.424    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/idrck
    SLICE_X58Y221        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.838    36.262    
                         clock uncertainty           -0.035    36.226    
    SLICE_X58Y221        FDPE (Setup_fdpe_C_CE)      -0.335    35.891    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         35.891    
                         arrival time                         -10.030    
  -------------------------------------------------------------------
                         slack                                 25.862    

Slack (MET) :             25.921ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.658ns  (logic 0.495ns (13.533%)  route 3.163ns (86.467%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.428ns = ( 35.428 - 30.000 ) 
    Source Clock Delay      (SCD):    6.291ns
    Clock Pessimism Removal (CPR):    0.838ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.587     4.587    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     4.707 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         1.584     6.291    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X51Y225        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y225        FDCE (Prop_fdce_C_Q)         0.269     6.560 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/Q
                         net (fo=4, routed)           0.597     7.156    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[1]
    SLICE_X51Y224        LUT6 (Prop_lut6_I3_O)        0.053     7.209 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[9]_i_2/O
                         net (fo=9, routed)           0.566     7.776    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[9]_i_2_n_0
    SLICE_X48Y221        LUT6 (Prop_lut6_I0_O)        0.053     7.829 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=8, routed)           0.806     8.635    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[11][0]
    SLICE_X53Y221        LUT3 (Prop_lut3_I1_O)        0.053     8.688 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.654     9.342    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X55Y219        LUT4 (Prop_lut4_I0_O)        0.067     9.409 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.540     9.949    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X53Y222        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.895    33.895    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    34.008 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         1.420    35.428    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/idrck
    SLICE_X53Y222        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/C
                         clock pessimism              0.838    36.266    
                         clock uncertainty           -0.035    36.230    
    SLICE_X53Y222        FDRE (Setup_fdre_C_CE)      -0.361    35.869    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]
  -------------------------------------------------------------------
                         required time                         35.869    
                         arrival time                          -9.949    
  -------------------------------------------------------------------
                         slack                                 25.921    

Slack (MET) :             25.921ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.658ns  (logic 0.495ns (13.533%)  route 3.163ns (86.467%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.428ns = ( 35.428 - 30.000 ) 
    Source Clock Delay      (SCD):    6.291ns
    Clock Pessimism Removal (CPR):    0.838ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.587     4.587    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     4.707 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         1.584     6.291    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X51Y225        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y225        FDCE (Prop_fdce_C_Q)         0.269     6.560 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/Q
                         net (fo=4, routed)           0.597     7.156    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[1]
    SLICE_X51Y224        LUT6 (Prop_lut6_I3_O)        0.053     7.209 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[9]_i_2/O
                         net (fo=9, routed)           0.566     7.776    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[9]_i_2_n_0
    SLICE_X48Y221        LUT6 (Prop_lut6_I0_O)        0.053     7.829 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=8, routed)           0.806     8.635    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[11][0]
    SLICE_X53Y221        LUT3 (Prop_lut3_I1_O)        0.053     8.688 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.654     9.342    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X55Y219        LUT4 (Prop_lut4_I0_O)        0.067     9.409 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.540     9.949    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X53Y222        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.895    33.895    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    34.008 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         1.420    35.428    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/idrck
    SLICE_X53Y222        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/C
                         clock pessimism              0.838    36.266    
                         clock uncertainty           -0.035    36.230    
    SLICE_X53Y222        FDRE (Setup_fdre_C_CE)      -0.361    35.869    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]
  -------------------------------------------------------------------
                         required time                         35.869    
                         arrival time                          -9.949    
  -------------------------------------------------------------------
                         slack                                 25.921    

Slack (MET) :             25.921ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.658ns  (logic 0.495ns (13.533%)  route 3.163ns (86.467%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.428ns = ( 35.428 - 30.000 ) 
    Source Clock Delay      (SCD):    6.291ns
    Clock Pessimism Removal (CPR):    0.838ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.587     4.587    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     4.707 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         1.584     6.291    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X51Y225        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y225        FDCE (Prop_fdce_C_Q)         0.269     6.560 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/Q
                         net (fo=4, routed)           0.597     7.156    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[1]
    SLICE_X51Y224        LUT6 (Prop_lut6_I3_O)        0.053     7.209 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[9]_i_2/O
                         net (fo=9, routed)           0.566     7.776    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[9]_i_2_n_0
    SLICE_X48Y221        LUT6 (Prop_lut6_I0_O)        0.053     7.829 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=8, routed)           0.806     8.635    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[11][0]
    SLICE_X53Y221        LUT3 (Prop_lut3_I1_O)        0.053     8.688 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.654     9.342    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X55Y219        LUT4 (Prop_lut4_I0_O)        0.067     9.409 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.540     9.949    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X53Y222        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.895    33.895    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    34.008 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         1.420    35.428    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/idrck
    SLICE_X53Y222        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
                         clock pessimism              0.838    36.266    
                         clock uncertainty           -0.035    36.230    
    SLICE_X53Y222        FDRE (Setup_fdre_C_CE)      -0.361    35.869    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]
  -------------------------------------------------------------------
                         required time                         35.869    
                         arrival time                          -9.949    
  -------------------------------------------------------------------
                         slack                                 25.921    

Slack (MET) :             25.921ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.658ns  (logic 0.495ns (13.533%)  route 3.163ns (86.467%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.428ns = ( 35.428 - 30.000 ) 
    Source Clock Delay      (SCD):    6.291ns
    Clock Pessimism Removal (CPR):    0.838ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.587     4.587    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     4.707 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         1.584     6.291    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X51Y225        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y225        FDCE (Prop_fdce_C_Q)         0.269     6.560 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/Q
                         net (fo=4, routed)           0.597     7.156    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[1]
    SLICE_X51Y224        LUT6 (Prop_lut6_I3_O)        0.053     7.209 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[9]_i_2/O
                         net (fo=9, routed)           0.566     7.776    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[9]_i_2_n_0
    SLICE_X48Y221        LUT6 (Prop_lut6_I0_O)        0.053     7.829 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=8, routed)           0.806     8.635    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[11][0]
    SLICE_X53Y221        LUT3 (Prop_lut3_I1_O)        0.053     8.688 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.654     9.342    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X55Y219        LUT4 (Prop_lut4_I0_O)        0.067     9.409 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.540     9.949    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X53Y222        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.895    33.895    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    34.008 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         1.420    35.428    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/idrck
    SLICE_X53Y222        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/C
                         clock pessimism              0.838    36.266    
                         clock uncertainty           -0.035    36.230    
    SLICE_X53Y222        FDRE (Setup_fdre_C_CE)      -0.361    35.869    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]
  -------------------------------------------------------------------
                         required time                         35.869    
                         arrival time                          -9.949    
  -------------------------------------------------------------------
                         slack                                 25.921    

Slack (MET) :             25.966ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.614ns  (logic 0.495ns (13.696%)  route 3.119ns (86.304%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.429ns = ( 35.429 - 30.000 ) 
    Source Clock Delay      (SCD):    6.291ns
    Clock Pessimism Removal (CPR):    0.838ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.587     4.587    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     4.707 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         1.584     6.291    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X51Y225        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y225        FDCE (Prop_fdce_C_Q)         0.269     6.560 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/Q
                         net (fo=4, routed)           0.597     7.156    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[1]
    SLICE_X51Y224        LUT6 (Prop_lut6_I3_O)        0.053     7.209 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[9]_i_2/O
                         net (fo=9, routed)           0.566     7.776    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[9]_i_2_n_0
    SLICE_X48Y221        LUT6 (Prop_lut6_I0_O)        0.053     7.829 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=8, routed)           0.806     8.635    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[11][0]
    SLICE_X53Y221        LUT3 (Prop_lut3_I1_O)        0.053     8.688 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.654     9.342    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X55Y219        LUT4 (Prop_lut4_I0_O)        0.067     9.409 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.496     9.905    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X53Y221        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.895    33.895    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    34.008 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         1.421    35.429    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/idrck
    SLICE_X53Y221        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/C
                         clock pessimism              0.838    36.267    
                         clock uncertainty           -0.035    36.231    
    SLICE_X53Y221        FDRE (Setup_fdre_C_CE)      -0.361    35.870    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]
  -------------------------------------------------------------------
                         required time                         35.870    
                         arrival time                          -9.905    
  -------------------------------------------------------------------
                         slack                                 25.966    

Slack (MET) :             25.967ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.634ns  (logic 0.498ns (13.702%)  route 3.136ns (86.298%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.425ns = ( 35.425 - 30.000 ) 
    Source Clock Delay      (SCD):    6.291ns
    Clock Pessimism Removal (CPR):    0.838ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.587     4.587    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     4.707 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         1.584     6.291    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X51Y225        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y225        FDCE (Prop_fdce_C_Q)         0.269     6.560 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/Q
                         net (fo=4, routed)           0.597     7.156    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[1]
    SLICE_X51Y224        LUT6 (Prop_lut6_I3_O)        0.053     7.209 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[9]_i_2/O
                         net (fo=9, routed)           0.566     7.776    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[9]_i_2_n_0
    SLICE_X48Y221        LUT6 (Prop_lut6_I0_O)        0.053     7.829 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=8, routed)           0.806     8.635    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[11][0]
    SLICE_X53Y221        LUT3 (Prop_lut3_I1_O)        0.053     8.688 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.805     9.493    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X56Y219        LUT4 (Prop_lut4_I0_O)        0.070     9.563 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=8, routed)           0.362     9.925    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X58Y220        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.895    33.895    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    34.008 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         1.417    35.425    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/idrck
    SLICE_X58Y220        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.838    36.263    
                         clock uncertainty           -0.035    36.227    
    SLICE_X58Y220        FDCE (Setup_fdce_C_CE)      -0.335    35.892    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         35.892    
                         arrival time                          -9.925    
  -------------------------------------------------------------------
                         slack                                 25.967    

Slack (MET) :             25.990ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 0.491ns (12.993%)  route 3.288ns (87.007%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.426ns = ( 35.426 - 30.000 ) 
    Source Clock Delay      (SCD):    6.291ns
    Clock Pessimism Removal (CPR):    0.838ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.587     4.587    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     4.707 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         1.584     6.291    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X51Y225        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y225        FDCE (Prop_fdce_C_Q)         0.269     6.560 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/Q
                         net (fo=4, routed)           0.597     7.156    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[1]
    SLICE_X51Y224        LUT6 (Prop_lut6_I3_O)        0.053     7.209 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[9]_i_2/O
                         net (fo=9, routed)           0.566     7.776    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[9]_i_2_n_0
    SLICE_X48Y221        LUT6 (Prop_lut6_I0_O)        0.053     7.829 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=8, routed)           0.806     8.635    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[11][0]
    SLICE_X53Y221        LUT3 (Prop_lut3_I1_O)        0.053     8.688 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          1.032     9.720    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X56Y219        LUT4 (Prop_lut4_I2_O)        0.063     9.783 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_i_1/O
                         net (fo=2, routed)           0.287    10.070    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i0
    SLICE_X56Y219        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.895    33.895    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    34.008 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         1.418    35.426    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/idrck
    SLICE_X56Y219        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.838    36.264    
                         clock uncertainty           -0.035    36.228    
    SLICE_X56Y219        FDPE (Setup_fdpe_C_D)       -0.169    36.059    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         36.059    
                         arrival time                         -10.070    
  -------------------------------------------------------------------
                         slack                                 25.990    

Slack (MET) :             26.000ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.695ns  (logic 0.481ns (13.019%)  route 3.214ns (86.981%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.427ns = ( 35.427 - 30.000 ) 
    Source Clock Delay      (SCD):    6.291ns
    Clock Pessimism Removal (CPR):    0.838ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.587     4.587    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     4.707 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         1.584     6.291    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X51Y225        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y225        FDCE (Prop_fdce_C_Q)         0.269     6.560 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/Q
                         net (fo=4, routed)           0.597     7.156    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[1]
    SLICE_X51Y224        LUT6 (Prop_lut6_I3_O)        0.053     7.209 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[9]_i_2/O
                         net (fo=9, routed)           0.566     7.776    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[9]_i_2_n_0
    SLICE_X48Y221        LUT6 (Prop_lut6_I0_O)        0.053     7.829 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=8, routed)           0.806     8.635    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[11][0]
    SLICE_X53Y221        LUT3 (Prop_lut3_I1_O)        0.053     8.688 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.654     9.342    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X55Y219        LUT4 (Prop_lut4_I2_O)        0.053     9.395 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.591     9.986    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/I81
    SLICE_X55Y222        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.895    33.895    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    34.008 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         1.419    35.427    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/idrck
    SLICE_X55Y222        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[10]/C
                         clock pessimism              0.838    36.265    
                         clock uncertainty           -0.035    36.229    
    SLICE_X55Y222        FDRE (Setup_fdre_C_CE)      -0.244    35.985    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[10]
  -------------------------------------------------------------------
                         required time                         35.985    
                         arrival time                          -9.986    
  -------------------------------------------------------------------
                         slack                                 26.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.100ns (46.069%)  route 0.117ns (53.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.472ns
    Source Clock Delay      (SCD):    2.874ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.224     2.224    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.250 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         0.624     2.874    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X43Y218        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y218        FDCE (Prop_fdce_C_Q)         0.100     2.974 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.117     3.091    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X42Y217        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.593     2.593    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.623 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         0.849     3.472    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X42Y217        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.585     2.887    
    SLICE_X42Y217        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     3.018    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -3.018    
                         arrival time                           3.091    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.091ns (45.338%)  route 0.110ns (54.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.472ns
    Source Clock Delay      (SCD):    2.874ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.224     2.224    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.250 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         0.624     2.874    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X43Y218        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y218        FDCE (Prop_fdce_C_Q)         0.091     2.965 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.110     3.075    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X42Y217        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.593     2.593    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.623 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         0.849     3.472    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X42Y217        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.585     2.887    
    SLICE_X42Y217        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     2.980    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.980    
                         arrival time                           3.075    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.462ns
    Source Clock Delay      (SCD):    2.865ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.224     2.224    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.250 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         0.615     2.865    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/idrck
    SLICE_X57Y219        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y219        FDCE (Prop_fdce_C_Q)         0.100     2.965 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     3.020    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[0]
    SLICE_X57Y219        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.593     2.593    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.623 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         0.839     3.462    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/idrck
    SLICE_X57Y219        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.597     2.865    
    SLICE_X57Y219        FDCE (Hold_fdce_C_D)         0.047     2.912    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.912    
                         arrival time                           3.020    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.463ns
    Source Clock Delay      (SCD):    2.866ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.224     2.224    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.250 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         0.616     2.866    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/idrck
    SLICE_X57Y218        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y218        FDCE (Prop_fdce_C_Q)         0.100     2.966 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     3.021    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[1]
    SLICE_X57Y218        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.593     2.593    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.623 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         0.840     3.463    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/idrck
    SLICE_X57Y218        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.597     2.866    
    SLICE_X57Y218        FDCE (Hold_fdce_C_D)         0.047     2.913    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.913    
                         arrival time                           3.021    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.474ns
    Source Clock Delay      (SCD):    2.877ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.224     2.224    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.250 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         0.627     2.877    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X39Y216        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y216        FDPE (Prop_fdpe_C_Q)         0.100     2.977 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.055     3.032    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X39Y216        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.593     2.593    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.623 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         0.851     3.474    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X39Y216        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.597     2.877    
    SLICE_X39Y216        FDPE (Hold_fdpe_C_D)         0.047     2.924    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.924    
                         arrival time                           3.032    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.132ns (61.315%)  route 0.083ns (38.685%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.466ns
    Source Clock Delay      (SCD):    2.869ns
    Clock Pessimism Removal (CPR):    0.586ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.224     2.224    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.250 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         0.619     2.869    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/idrck
    SLICE_X53Y221        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y221        FDRE (Prop_fdre_C_Q)         0.100     2.969 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/Q
                         net (fo=1, routed)           0.083     3.052    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg_n_0_[5]
    SLICE_X52Y221        LUT3 (Prop_lut3_I0_O)        0.032     3.084 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/shift_reg_in[4]_i_1/O
                         net (fo=1, routed)           0.000     3.084    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_12
    SLICE_X52Y221        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.593     2.593    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.623 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         0.843     3.466    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/idrck
    SLICE_X52Y221        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]/C
                         clock pessimism             -0.586     2.880    
    SLICE_X52Y221        FDCE (Hold_fdce_C_D)         0.096     2.976    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.976    
                         arrival time                           3.084    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.100ns (63.099%)  route 0.058ns (36.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.473ns
    Source Clock Delay      (SCD):    2.875ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.224     2.224    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.250 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         0.625     2.875    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/idrck
    SLICE_X44Y216        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y216        FDCE (Prop_fdce_C_Q)         0.100     2.975 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.058     3.033    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[9]
    SLICE_X44Y216        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.593     2.593    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.623 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         0.850     3.473    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/idrck
    SLICE_X44Y216        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/C
                         clock pessimism             -0.598     2.875    
    SLICE_X44Y216        FDCE (Hold_fdce_C_D)         0.049     2.924    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.924    
                         arrival time                           3.033    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.100ns (36.762%)  route 0.172ns (63.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.470ns
    Source Clock Delay      (SCD):    2.872ns
    Clock Pessimism Removal (CPR):    0.566ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.224     2.224    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.250 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         0.622     2.872    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X44Y219        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y219        FDCE (Prop_fdce_C_Q)         0.100     2.972 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.172     3.144    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X42Y219        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.593     2.593    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.623 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         0.847     3.470    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X42Y219        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.566     2.904    
    SLICE_X42Y219        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     3.033    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -3.033    
                         arrival time                           3.144    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.462ns
    Source Clock Delay      (SCD):    2.865ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.224     2.224    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.250 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         0.615     2.865    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/idrck
    SLICE_X57Y219        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y219        FDCE (Prop_fdce_C_Q)         0.100     2.965 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     3.020    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[2]
    SLICE_X57Y219        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.593     2.593    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.623 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         0.839     3.462    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/idrck
    SLICE_X57Y219        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.597     2.865    
    SLICE_X57Y219        FDCE (Hold_fdce_C_D)         0.044     2.909    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.909    
                         arrival time                           3.020    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.463ns
    Source Clock Delay      (SCD):    2.866ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.224     2.224    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.250 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         0.616     2.866    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/idrck
    SLICE_X57Y218        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y218        FDCE (Prop_fdce_C_Q)         0.100     2.966 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     3.021    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[3]
    SLICE_X57Y218        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.593     2.593    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.623 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         0.840     3.463    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/idrck
    SLICE_X57Y218        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.597     2.866    
    SLICE_X57Y218        FDCE (Hold_fdce_C_D)         0.044     2.910    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.910    
                         arrival time                           3.021    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.600         30.000      28.400     BUFGCTRL_X0Y3  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/I
Min Period        n/a     FDRE/C      n/a            0.750         30.000      29.250     SLICE_X51Y222  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         30.000      29.250     SLICE_X51Y221  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         30.000      29.250     SLICE_X51Y221  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[4]/C
Min Period        n/a     FDRE/C      n/a            0.750         30.000      29.250     SLICE_X51Y221  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[6]/C
Min Period        n/a     FDRE/C      n/a            0.750         30.000      29.250     SLICE_X51Y221  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[8]/C
Min Period        n/a     FDRE/C      n/a            0.750         30.000      29.250     SLICE_X49Y219  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         30.000      29.250     SLICE_X54Y215  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[10]/C
Min Period        n/a     FDCE/C      n/a            0.750         30.000      29.250     SLICE_X48Y220  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/C
Min Period        n/a     FDCE/C      n/a            0.750         30.000      29.250     SLICE_X48Y219  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         15.000      14.090     SLICE_X42Y218  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         15.000      14.090     SLICE_X42Y218  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         15.000      14.090     SLICE_X42Y218  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         15.000      14.090     SLICE_X42Y218  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         15.000      14.090     SLICE_X42Y218  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         15.000      14.090     SLICE_X42Y218  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.910         15.000      14.090     SLICE_X42Y218  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.910         15.000      14.090     SLICE_X42Y218  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         15.000      14.090     SLICE_X42Y217  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         15.000      14.090     SLICE_X42Y217  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         15.000      14.090     SLICE_X42Y217  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         15.000      14.090     SLICE_X42Y217  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         15.000      14.090     SLICE_X42Y217  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         15.000      14.090     SLICE_X42Y217  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         15.000      14.090     SLICE_X42Y217  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         15.000      14.090     SLICE_X42Y217  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         15.000      14.090     SLICE_X42Y217  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         15.000      14.090     SLICE_X42Y217  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         15.000      14.090     SLICE_X42Y217  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         15.000      14.090     SLICE_X42Y217  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       57.983ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.815ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       29.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             57.983ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.973ns  (logic 0.361ns (18.297%)  route 1.612ns (81.703%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.361ns = ( 65.361 - 60.000 ) 
    Source Clock Delay      (SCD):    6.232ns
    Clock Pessimism Removal (CPR):    0.871ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           4.530     4.530    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.650 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.582     6.232    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X52Y225        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y225        FDCE (Prop_fdce_C_Q)         0.308     6.540 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           1.082     7.622    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X52Y224        LUT1 (Prop_lut1_I0_O)        0.053     7.675 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.530     8.205    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC_n_0
    SLICE_X52Y225        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           3.831    63.831    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    63.944 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.417    65.361    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X52Y225        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                         clock pessimism              0.871    66.232    
                         clock uncertainty           -0.035    66.196    
    SLICE_X52Y225        FDCE (Setup_fdce_C_D)       -0.009    66.187    dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         66.187    
                         arrival time                          -8.205    
  -------------------------------------------------------------------
                         slack                                 57.983    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.815ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.146ns (17.137%)  route 0.706ns (82.863%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.386ns
    Source Clock Delay      (SCD):    2.786ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.144     2.144    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.170 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.616     2.786    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X52Y225        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y225        FDCE (Prop_fdce_C_Q)         0.118     2.904 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.483     3.387    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X52Y224        LUT1 (Prop_lut1_I0_O)        0.028     3.415 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.223     3.638    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC_n_0
    SLICE_X52Y225        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.517     2.517    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.547 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.839     3.386    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X52Y225        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                         clock pessimism             -0.600     2.786    
    SLICE_X52Y225        FDCE (Hold_fdce_C_D)         0.037     2.823    dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         -2.823    
                         arrival time                           3.638    
  -------------------------------------------------------------------
                         slack                                  0.815    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.600         60.000      58.400     BUFGCTRL_X0Y5  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/I
Min Period        n/a     FDCE/C   n/a            0.700         60.000      59.300     SLICE_X52Y225  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         30.000      29.650     SLICE_X52Y225  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         30.000      29.650     SLICE_X52Y225  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         30.000      29.650     SLICE_X52Y225  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         30.000      29.650     SLICE_X52Y225  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  dut/clk_gen/inst/clk_in1
  To Clock:  dut/clk_gen/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dut/clk_gen/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { dut/clk_gen/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  dut/clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y0  dut/clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  dut/clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  dut/clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  dut/clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  dut/clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.443ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.443ns  (required time - arrival time)
  Source:                 dut/vio_0/inst/PROBE_OUT_ALL_INST/Committ_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[29].PROBE_OUT0_INST/Probe_out_reg[124]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.183ns  (logic 0.246ns (3.006%)  route 7.937ns (96.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.695ns = ( 11.695 - 10.000 ) 
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         2.008     2.008    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.548    -2.540 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.422    -0.118    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       1.762     1.764    dut/vio_0/inst/PROBE_OUT_ALL_INST/clk
    SLICE_X76Y265        FDRE                                         r  dut/vio_0/inst/PROBE_OUT_ALL_INST/Committ_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y265        FDRE (Prop_fdre_C_Q)         0.246     2.010 r  dut/vio_0/inst/PROBE_OUT_ALL_INST/Committ_2_reg/Q
                         net (fo=5220, routed)        7.937     9.947    dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[29].PROBE_OUT0_INST/Committ_2_reg[0]
    SLICE_X37Y317        FDRE                                         r  dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[29].PROBE_OUT0_INST/Probe_out_reg[124]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         1.874    11.874    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.289     7.585 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.304     9.889    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       1.693    11.695    dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[29].PROBE_OUT0_INST/clk
    SLICE_X37Y317        FDRE                                         r  dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[29].PROBE_OUT0_INST/Probe_out_reg[124]/C
                         clock pessimism              0.110    11.805    
                         clock uncertainty           -0.066    11.739    
    SLICE_X37Y317        FDRE (Setup_fdre_C_CE)      -0.349    11.390    dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[29].PROBE_OUT0_INST/Probe_out_reg[124]
  -------------------------------------------------------------------
                         required time                         11.390    
                         arrival time                          -9.947    
  -------------------------------------------------------------------
                         slack                                  1.443    

Slack (MET) :             1.443ns  (required time - arrival time)
  Source:                 dut/vio_0/inst/PROBE_OUT_ALL_INST/Committ_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[29].PROBE_OUT0_INST/Probe_out_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.183ns  (logic 0.246ns (3.006%)  route 7.937ns (96.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.695ns = ( 11.695 - 10.000 ) 
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         2.008     2.008    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.548    -2.540 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.422    -0.118    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       1.762     1.764    dut/vio_0/inst/PROBE_OUT_ALL_INST/clk
    SLICE_X76Y265        FDRE                                         r  dut/vio_0/inst/PROBE_OUT_ALL_INST/Committ_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y265        FDRE (Prop_fdre_C_Q)         0.246     2.010 r  dut/vio_0/inst/PROBE_OUT_ALL_INST/Committ_2_reg/Q
                         net (fo=5220, routed)        7.937     9.947    dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[29].PROBE_OUT0_INST/Committ_2_reg[0]
    SLICE_X37Y317        FDRE                                         r  dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[29].PROBE_OUT0_INST/Probe_out_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         1.874    11.874    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.289     7.585 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.304     9.889    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       1.693    11.695    dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[29].PROBE_OUT0_INST/clk
    SLICE_X37Y317        FDRE                                         r  dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[29].PROBE_OUT0_INST/Probe_out_reg[12]/C
                         clock pessimism              0.110    11.805    
                         clock uncertainty           -0.066    11.739    
    SLICE_X37Y317        FDRE (Setup_fdre_C_CE)      -0.349    11.390    dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[29].PROBE_OUT0_INST/Probe_out_reg[12]
  -------------------------------------------------------------------
                         required time                         11.390    
                         arrival time                          -9.947    
  -------------------------------------------------------------------
                         slack                                  1.443    

Slack (MET) :             1.443ns  (required time - arrival time)
  Source:                 dut/vio_0/inst/PROBE_OUT_ALL_INST/Committ_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[29].PROBE_OUT0_INST/Probe_out_reg[140]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.183ns  (logic 0.246ns (3.006%)  route 7.937ns (96.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.695ns = ( 11.695 - 10.000 ) 
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         2.008     2.008    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.548    -2.540 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.422    -0.118    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       1.762     1.764    dut/vio_0/inst/PROBE_OUT_ALL_INST/clk
    SLICE_X76Y265        FDRE                                         r  dut/vio_0/inst/PROBE_OUT_ALL_INST/Committ_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y265        FDRE (Prop_fdre_C_Q)         0.246     2.010 r  dut/vio_0/inst/PROBE_OUT_ALL_INST/Committ_2_reg/Q
                         net (fo=5220, routed)        7.937     9.947    dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[29].PROBE_OUT0_INST/Committ_2_reg[0]
    SLICE_X37Y317        FDRE                                         r  dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[29].PROBE_OUT0_INST/Probe_out_reg[140]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         1.874    11.874    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.289     7.585 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.304     9.889    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       1.693    11.695    dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[29].PROBE_OUT0_INST/clk
    SLICE_X37Y317        FDRE                                         r  dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[29].PROBE_OUT0_INST/Probe_out_reg[140]/C
                         clock pessimism              0.110    11.805    
                         clock uncertainty           -0.066    11.739    
    SLICE_X37Y317        FDRE (Setup_fdre_C_CE)      -0.349    11.390    dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[29].PROBE_OUT0_INST/Probe_out_reg[140]
  -------------------------------------------------------------------
                         required time                         11.390    
                         arrival time                          -9.947    
  -------------------------------------------------------------------
                         slack                                  1.443    

Slack (MET) :             1.443ns  (required time - arrival time)
  Source:                 dut/vio_0/inst/PROBE_OUT_ALL_INST/Committ_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[29].PROBE_OUT0_INST/Probe_out_reg[220]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.183ns  (logic 0.246ns (3.006%)  route 7.937ns (96.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.695ns = ( 11.695 - 10.000 ) 
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         2.008     2.008    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.548    -2.540 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.422    -0.118    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       1.762     1.764    dut/vio_0/inst/PROBE_OUT_ALL_INST/clk
    SLICE_X76Y265        FDRE                                         r  dut/vio_0/inst/PROBE_OUT_ALL_INST/Committ_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y265        FDRE (Prop_fdre_C_Q)         0.246     2.010 r  dut/vio_0/inst/PROBE_OUT_ALL_INST/Committ_2_reg/Q
                         net (fo=5220, routed)        7.937     9.947    dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[29].PROBE_OUT0_INST/Committ_2_reg[0]
    SLICE_X37Y317        FDRE                                         r  dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[29].PROBE_OUT0_INST/Probe_out_reg[220]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         1.874    11.874    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.289     7.585 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.304     9.889    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       1.693    11.695    dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[29].PROBE_OUT0_INST/clk
    SLICE_X37Y317        FDRE                                         r  dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[29].PROBE_OUT0_INST/Probe_out_reg[220]/C
                         clock pessimism              0.110    11.805    
                         clock uncertainty           -0.066    11.739    
    SLICE_X37Y317        FDRE (Setup_fdre_C_CE)      -0.349    11.390    dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[29].PROBE_OUT0_INST/Probe_out_reg[220]
  -------------------------------------------------------------------
                         required time                         11.390    
                         arrival time                          -9.947    
  -------------------------------------------------------------------
                         slack                                  1.443    

Slack (MET) :             1.443ns  (required time - arrival time)
  Source:                 dut/vio_0/inst/PROBE_OUT_ALL_INST/Committ_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[29].PROBE_OUT0_INST/Probe_out_reg[252]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.183ns  (logic 0.246ns (3.006%)  route 7.937ns (96.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.695ns = ( 11.695 - 10.000 ) 
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         2.008     2.008    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.548    -2.540 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.422    -0.118    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       1.762     1.764    dut/vio_0/inst/PROBE_OUT_ALL_INST/clk
    SLICE_X76Y265        FDRE                                         r  dut/vio_0/inst/PROBE_OUT_ALL_INST/Committ_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y265        FDRE (Prop_fdre_C_Q)         0.246     2.010 r  dut/vio_0/inst/PROBE_OUT_ALL_INST/Committ_2_reg/Q
                         net (fo=5220, routed)        7.937     9.947    dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[29].PROBE_OUT0_INST/Committ_2_reg[0]
    SLICE_X37Y317        FDRE                                         r  dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[29].PROBE_OUT0_INST/Probe_out_reg[252]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         1.874    11.874    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.289     7.585 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.304     9.889    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       1.693    11.695    dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[29].PROBE_OUT0_INST/clk
    SLICE_X37Y317        FDRE                                         r  dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[29].PROBE_OUT0_INST/Probe_out_reg[252]/C
                         clock pessimism              0.110    11.805    
                         clock uncertainty           -0.066    11.739    
    SLICE_X37Y317        FDRE (Setup_fdre_C_CE)      -0.349    11.390    dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[29].PROBE_OUT0_INST/Probe_out_reg[252]
  -------------------------------------------------------------------
                         required time                         11.390    
                         arrival time                          -9.947    
  -------------------------------------------------------------------
                         slack                                  1.443    

Slack (MET) :             1.443ns  (required time - arrival time)
  Source:                 dut/vio_0/inst/PROBE_OUT_ALL_INST/Committ_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[29].PROBE_OUT0_INST/Probe_out_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.183ns  (logic 0.246ns (3.006%)  route 7.937ns (96.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.695ns = ( 11.695 - 10.000 ) 
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         2.008     2.008    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.548    -2.540 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.422    -0.118    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       1.762     1.764    dut/vio_0/inst/PROBE_OUT_ALL_INST/clk
    SLICE_X76Y265        FDRE                                         r  dut/vio_0/inst/PROBE_OUT_ALL_INST/Committ_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y265        FDRE (Prop_fdre_C_Q)         0.246     2.010 r  dut/vio_0/inst/PROBE_OUT_ALL_INST/Committ_2_reg/Q
                         net (fo=5220, routed)        7.937     9.947    dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[29].PROBE_OUT0_INST/Committ_2_reg[0]
    SLICE_X37Y317        FDRE                                         r  dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[29].PROBE_OUT0_INST/Probe_out_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         1.874    11.874    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.289     7.585 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.304     9.889    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       1.693    11.695    dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[29].PROBE_OUT0_INST/clk
    SLICE_X37Y317        FDRE                                         r  dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[29].PROBE_OUT0_INST/Probe_out_reg[28]/C
                         clock pessimism              0.110    11.805    
                         clock uncertainty           -0.066    11.739    
    SLICE_X37Y317        FDRE (Setup_fdre_C_CE)      -0.349    11.390    dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[29].PROBE_OUT0_INST/Probe_out_reg[28]
  -------------------------------------------------------------------
                         required time                         11.390    
                         arrival time                          -9.947    
  -------------------------------------------------------------------
                         slack                                  1.443    

Slack (MET) :             1.443ns  (required time - arrival time)
  Source:                 dut/vio_0/inst/PROBE_OUT_ALL_INST/Committ_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[29].PROBE_OUT0_INST/Probe_out_reg[60]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.183ns  (logic 0.246ns (3.006%)  route 7.937ns (96.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.695ns = ( 11.695 - 10.000 ) 
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         2.008     2.008    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.548    -2.540 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.422    -0.118    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       1.762     1.764    dut/vio_0/inst/PROBE_OUT_ALL_INST/clk
    SLICE_X76Y265        FDRE                                         r  dut/vio_0/inst/PROBE_OUT_ALL_INST/Committ_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y265        FDRE (Prop_fdre_C_Q)         0.246     2.010 r  dut/vio_0/inst/PROBE_OUT_ALL_INST/Committ_2_reg/Q
                         net (fo=5220, routed)        7.937     9.947    dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[29].PROBE_OUT0_INST/Committ_2_reg[0]
    SLICE_X37Y317        FDRE                                         r  dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[29].PROBE_OUT0_INST/Probe_out_reg[60]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         1.874    11.874    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.289     7.585 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.304     9.889    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       1.693    11.695    dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[29].PROBE_OUT0_INST/clk
    SLICE_X37Y317        FDRE                                         r  dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[29].PROBE_OUT0_INST/Probe_out_reg[60]/C
                         clock pessimism              0.110    11.805    
                         clock uncertainty           -0.066    11.739    
    SLICE_X37Y317        FDRE (Setup_fdre_C_CE)      -0.349    11.390    dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[29].PROBE_OUT0_INST/Probe_out_reg[60]
  -------------------------------------------------------------------
                         required time                         11.390    
                         arrival time                          -9.947    
  -------------------------------------------------------------------
                         slack                                  1.443    

Slack (MET) :             1.443ns  (required time - arrival time)
  Source:                 dut/vio_0/inst/PROBE_OUT_ALL_INST/Committ_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[29].PROBE_OUT0_INST/Probe_out_reg[76]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.183ns  (logic 0.246ns (3.006%)  route 7.937ns (96.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.695ns = ( 11.695 - 10.000 ) 
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         2.008     2.008    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.548    -2.540 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.422    -0.118    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       1.762     1.764    dut/vio_0/inst/PROBE_OUT_ALL_INST/clk
    SLICE_X76Y265        FDRE                                         r  dut/vio_0/inst/PROBE_OUT_ALL_INST/Committ_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y265        FDRE (Prop_fdre_C_Q)         0.246     2.010 r  dut/vio_0/inst/PROBE_OUT_ALL_INST/Committ_2_reg/Q
                         net (fo=5220, routed)        7.937     9.947    dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[29].PROBE_OUT0_INST/Committ_2_reg[0]
    SLICE_X37Y317        FDRE                                         r  dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[29].PROBE_OUT0_INST/Probe_out_reg[76]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         1.874    11.874    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.289     7.585 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.304     9.889    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       1.693    11.695    dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[29].PROBE_OUT0_INST/clk
    SLICE_X37Y317        FDRE                                         r  dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[29].PROBE_OUT0_INST/Probe_out_reg[76]/C
                         clock pessimism              0.110    11.805    
                         clock uncertainty           -0.066    11.739    
    SLICE_X37Y317        FDRE (Setup_fdre_C_CE)      -0.349    11.390    dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[29].PROBE_OUT0_INST/Probe_out_reg[76]
  -------------------------------------------------------------------
                         required time                         11.390    
                         arrival time                          -9.947    
  -------------------------------------------------------------------
                         slack                                  1.443    

Slack (MET) :             1.446ns  (required time - arrival time)
  Source:                 dut/vio_0/inst/PROBE_OUT_ALL_INST/Committ_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[28].PROBE_OUT0_INST/Probe_out_reg[142]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.172ns  (logic 0.246ns (3.010%)  route 7.926ns (96.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 11.687 - 10.000 ) 
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         2.008     2.008    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.548    -2.540 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.422    -0.118    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       1.762     1.764    dut/vio_0/inst/PROBE_OUT_ALL_INST/clk
    SLICE_X76Y265        FDRE                                         r  dut/vio_0/inst/PROBE_OUT_ALL_INST/Committ_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y265        FDRE (Prop_fdre_C_Q)         0.246     2.010 r  dut/vio_0/inst/PROBE_OUT_ALL_INST/Committ_2_reg/Q
                         net (fo=5220, routed)        7.926     9.936    dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[28].PROBE_OUT0_INST/Committ_2_reg[0]
    SLICE_X41Y323        FDRE                                         r  dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[28].PROBE_OUT0_INST/Probe_out_reg[142]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         1.874    11.874    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.289     7.585 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.304     9.889    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       1.685    11.687    dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[28].PROBE_OUT0_INST/clk
    SLICE_X41Y323        FDRE                                         r  dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[28].PROBE_OUT0_INST/Probe_out_reg[142]/C
                         clock pessimism              0.110    11.797    
                         clock uncertainty           -0.066    11.731    
    SLICE_X41Y323        FDRE (Setup_fdre_C_CE)      -0.349    11.382    dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[28].PROBE_OUT0_INST/Probe_out_reg[142]
  -------------------------------------------------------------------
                         required time                         11.382    
                         arrival time                          -9.936    
  -------------------------------------------------------------------
                         slack                                  1.446    

Slack (MET) :             1.446ns  (required time - arrival time)
  Source:                 dut/vio_0/inst/PROBE_OUT_ALL_INST/Committ_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[28].PROBE_OUT0_INST/Probe_out_reg[158]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.172ns  (logic 0.246ns (3.010%)  route 7.926ns (96.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 11.687 - 10.000 ) 
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         2.008     2.008    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.548    -2.540 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.422    -0.118    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       1.762     1.764    dut/vio_0/inst/PROBE_OUT_ALL_INST/clk
    SLICE_X76Y265        FDRE                                         r  dut/vio_0/inst/PROBE_OUT_ALL_INST/Committ_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y265        FDRE (Prop_fdre_C_Q)         0.246     2.010 r  dut/vio_0/inst/PROBE_OUT_ALL_INST/Committ_2_reg/Q
                         net (fo=5220, routed)        7.926     9.936    dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[28].PROBE_OUT0_INST/Committ_2_reg[0]
    SLICE_X41Y323        FDRE                                         r  dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[28].PROBE_OUT0_INST/Probe_out_reg[158]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         1.874    11.874    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.289     7.585 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.304     9.889    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       1.685    11.687    dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[28].PROBE_OUT0_INST/clk
    SLICE_X41Y323        FDRE                                         r  dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[28].PROBE_OUT0_INST/Probe_out_reg[158]/C
                         clock pessimism              0.110    11.797    
                         clock uncertainty           -0.066    11.731    
    SLICE_X41Y323        FDRE (Setup_fdre_C_CE)      -0.349    11.382    dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[28].PROBE_OUT0_INST/Probe_out_reg[158]
  -------------------------------------------------------------------
                         required time                         11.382    
                         arrival time                          -9.936    
  -------------------------------------------------------------------
                         slack                                  1.446    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 dut/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.107ns (51.328%)  route 0.101ns (48.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.989ns
    Source Clock Delay      (SCD):    0.710ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.722     0.722    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       0.708     0.710    dut/ila_0/inst/ila_core_inst/clk
    SLICE_X54Y252        FDRE                                         r  dut/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y252        FDRE (Prop_fdre_C_Q)         0.107     0.817 r  dut/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][15]/Q
                         net (fo=1, routed)           0.101     0.918    dut/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIADI[14]
    RAMB36_X3Y50         RAMB36E1                                     r  dut/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.973     0.973    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       0.987     0.989    dut/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y50         RAMB36E1                                     r  dut/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.232     0.757    
    RAMB36_X3Y50         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[14])
                                                      0.111     0.868    dut/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.868    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 dut/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][223]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.107ns (51.083%)  route 0.102ns (48.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.984ns
    Source Clock Delay      (SCD):    0.705ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.722     0.722    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       0.703     0.705    dut/ila_0/inst/ila_core_inst/clk
    SLICE_X54Y263        FDRE                                         r  dut/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][223]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y263        FDRE (Prop_fdre_C_Q)         0.107     0.812 r  dut/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][223]/Q
                         net (fo=1, routed)           0.102     0.914    dut/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/shifted_data_in_reg[8][250][7]
    RAMB36_X3Y52         RAMB36E1                                     r  dut/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.973     0.973    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       0.982     0.984    dut/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y52         RAMB36E1                                     r  dut/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.232     0.752    
    RAMB36_X3Y52         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.111     0.863    dut/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.863    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 dut/conf_cell/reg_tran_chip/ila_4/inst/ila_core_inst/shifted_data_in_reg[8][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/conf_cell/reg_tran_chip/ila_4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.107ns (51.083%)  route 0.102ns (48.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.722     0.722    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       0.635     0.637    dut/conf_cell/reg_tran_chip/ila_4/inst/ila_core_inst/clk
    SLICE_X122Y201       FDRE                                         r  dut/conf_cell/reg_tran_chip/ila_4/inst/ila_core_inst/shifted_data_in_reg[8][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y201       FDRE (Prop_fdre_C_Q)         0.107     0.744 r  dut/conf_cell/reg_tran_chip/ila_4/inst/ila_core_inst/shifted_data_in_reg[8][31]/Q
                         net (fo=1, routed)           0.102     0.846    dut/conf_cell/reg_tran_chip/ila_4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/shifted_data_in_reg[8][52][12]
    RAMB36_X5Y40         RAMB36E1                                     r  dut/conf_cell/reg_tran_chip/ila_4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.973     0.973    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       0.894     0.896    dut/conf_cell/reg_tran_chip/ila_4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X5Y40         RAMB36E1                                     r  dut/conf_cell/reg_tran_chip/ila_4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.212     0.684    
    RAMB36_X5Y40         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.111     0.795    dut/conf_cell/reg_tran_chip/ila_4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.795    
                         arrival time                           0.846    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 dut/conf_cell/reg_tran_chip/ila_4/inst/ila_core_inst/shifted_data_in_reg[8][39]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/conf_cell/reg_tran_chip/ila_4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.107ns (50.998%)  route 0.103ns (49.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.722     0.722    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       0.635     0.637    dut/conf_cell/reg_tran_chip/ila_4/inst/ila_core_inst/clk
    SLICE_X122Y202       FDRE                                         r  dut/conf_cell/reg_tran_chip/ila_4/inst/ila_core_inst/shifted_data_in_reg[8][39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y202       FDRE (Prop_fdre_C_Q)         0.107     0.744 r  dut/conf_cell/reg_tran_chip/ila_4/inst/ila_core_inst/shifted_data_in_reg[8][39]/Q
                         net (fo=1, routed)           0.103     0.847    dut/conf_cell/reg_tran_chip/ila_4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/shifted_data_in_reg[8][52][19]
    RAMB36_X5Y40         RAMB36E1                                     r  dut/conf_cell/reg_tran_chip/ila_4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.973     0.973    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       0.894     0.896    dut/conf_cell/reg_tran_chip/ila_4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X5Y40         RAMB36E1                                     r  dut/conf_cell/reg_tran_chip/ila_4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.212     0.684    
    RAMB36_X5Y40         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[19])
                                                      0.111     0.795    dut/conf_cell/reg_tran_chip/ila_4/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.795    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 dut/ctrl_cell/reg_tran/ila_3/inst/ila_core_inst/shifted_data_in_reg[8][81]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/ctrl_cell/reg_tran/ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.118ns (43.328%)  route 0.154ns (56.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.623ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.722     0.722    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       0.621     0.623    dut/ctrl_cell/reg_tran/ila_3/inst/ila_core_inst/clk
    SLICE_X96Y247        FDRE                                         r  dut/ctrl_cell/reg_tran/ila_3/inst/ila_core_inst/shifted_data_in_reg[8][81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y247        FDRE (Prop_fdre_C_Q)         0.118     0.741 r  dut/ctrl_cell/reg_tran/ila_3/inst/ila_core_inst/shifted_data_in_reg[8][81]/Q
                         net (fo=1, routed)           0.154     0.895    dut/ctrl_cell/reg_tran/ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/shifted_data_in_reg[8][106][8]
    RAMB36_X4Y49         RAMB36E1                                     r  dut/ctrl_cell/reg_tran/ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.973     0.973    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       0.879     0.881    dut/ctrl_cell/reg_tran/ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y49         RAMB36E1                                     r  dut/ctrl_cell/reg_tran/ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.193     0.688    
    RAMB36_X4Y49         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.155     0.843    dut/ctrl_cell/reg_tran/ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 dut/ctrl_cell/reg_tran/ila_3/inst/ila_core_inst/shifted_data_in_reg[8][146]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/ctrl_cell/reg_tran/ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.118ns (43.458%)  route 0.154ns (56.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.979ns
    Source Clock Delay      (SCD):    0.702ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.722     0.722    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       0.700     0.702    dut/ctrl_cell/reg_tran/ila_3/inst/ila_core_inst/clk
    SLICE_X96Y256        FDRE                                         r  dut/ctrl_cell/reg_tran/ila_3/inst/ila_core_inst/shifted_data_in_reg[8][146]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y256        FDRE (Prop_fdre_C_Q)         0.118     0.820 r  dut/ctrl_cell/reg_tran/ila_3/inst/ila_core_inst/shifted_data_in_reg[8][146]/Q
                         net (fo=1, routed)           0.154     0.974    dut/ctrl_cell/reg_tran/ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/CAP_TRIGGER_O_reg[2]
    RAMB36_X4Y51         RAMB36E1                                     r  dut/ctrl_cell/reg_tran/ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.973     0.973    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       0.977     0.979    dut/ctrl_cell/reg_tran/ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y51         RAMB36E1                                     r  dut/ctrl_cell/reg_tran/ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.213     0.766    
    RAMB36_X4Y51         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155     0.921    dut/ctrl_cell/reg_tran/ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 dut/dac_config/ila_dac/inst/ila_core_inst/shifted_data_in_reg[8][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/dac_config/ila_dac/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.107ns (50.998%)  route 0.103ns (49.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.662ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.722     0.722    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       0.660     0.662    dut/dac_config/ila_dac/inst/ila_core_inst/clk
    SLICE_X22Y218        FDRE                                         r  dut/dac_config/ila_dac/inst/ila_core_inst/shifted_data_in_reg[8][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y218        FDRE (Prop_fdre_C_Q)         0.107     0.769 r  dut/dac_config/ila_dac/inst/ila_core_inst/shifted_data_in_reg[8][23]/Q
                         net (fo=1, routed)           0.103     0.872    dut/dac_config/ila_dac/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIADI[23]
    RAMB36_X1Y43         RAMB36E1                                     r  dut/dac_config/ila_dac/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.973     0.973    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       0.919     0.921    dut/dac_config/ila_dac/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y43         RAMB36E1                                     r  dut/dac_config/ila_dac/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.213     0.708    
    RAMB36_X1Y43         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[27])
                                                      0.111     0.819    dut/dac_config/ila_dac/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                           0.872    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 dut/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.107ns (50.998%)  route 0.103ns (49.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.989ns
    Source Clock Delay      (SCD):    0.711ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.722     0.722    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       0.709     0.711    dut/ila_0/inst/ila_core_inst/clk
    SLICE_X32Y262        FDRE                                         r  dut/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y262        FDRE (Prop_fdre_C_Q)         0.107     0.818 r  dut/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][47]/Q
                         net (fo=1, routed)           0.103     0.921    dut/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/shifted_data_in_reg[8][70][10]
    RAMB36_X2Y52         RAMB36E1                                     r  dut/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.973     0.973    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       0.987     0.989    dut/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y52         RAMB36E1                                     r  dut/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.232     0.757    
    RAMB36_X2Y52         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[10])
                                                      0.111     0.868    dut/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.868    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 dut/ctrl_cell/ila_1/inst/ila_core_inst/shifted_data_in_reg[8][47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/ctrl_cell/ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.107ns (49.811%)  route 0.108ns (50.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.722     0.722    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       0.624     0.626    dut/ctrl_cell/ila_1/inst/ila_core_inst/clk
    SLICE_X54Y237        FDRE                                         r  dut/ctrl_cell/ila_1/inst/ila_core_inst/shifted_data_in_reg[8][47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y237        FDRE (Prop_fdre_C_Q)         0.107     0.733 r  dut/ctrl_cell/ila_1/inst/ila_core_inst/shifted_data_in_reg[8][47]/Q
                         net (fo=1, routed)           0.108     0.841    dut/ctrl_cell/ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/shifted_data_in_reg[8][70][10]
    RAMB36_X3Y47         RAMB36E1                                     r  dut/ctrl_cell/ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.973     0.973    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       0.885     0.887    dut/ctrl_cell/ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y47         RAMB36E1                                     r  dut/ctrl_cell/ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.212     0.675    
    RAMB36_X3Y47         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[10])
                                                      0.111     0.786    dut/ctrl_cell/ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.786    
                         arrival time                           0.841    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 dut/ctrl_cell/ila_1/inst/ila_core_inst/shifted_data_in_reg[8][139]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/ctrl_cell/ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.118ns (42.899%)  route 0.157ns (57.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.722     0.722    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       0.629     0.631    dut/ctrl_cell/ila_1/inst/ila_core_inst/clk
    SLICE_X52Y243        FDRE                                         r  dut/ctrl_cell/ila_1/inst/ila_core_inst/shifted_data_in_reg[8][139]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y243        FDRE (Prop_fdre_C_Q)         0.118     0.749 r  dut/ctrl_cell/ila_1/inst/ila_core_inst/shifted_data_in_reg[8][139]/Q
                         net (fo=1, routed)           0.157     0.906    dut/ctrl_cell/ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/shifted_data_in_reg[8][142][28]
    RAMB36_X3Y48         RAMB36E1                                     r  dut/ctrl_cell/ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.973     0.973    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       0.887     0.889    dut/ctrl_cell/ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y48         RAMB36E1                                     r  dut/ctrl_cell/ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.193     0.696    
    RAMB36_X3Y48         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[28])
                                                      0.155     0.851    dut/ctrl_cell/ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         10.000      7.505      RAMB36_X4Y49     dut/ctrl_cell/reg_tran/ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.495         10.000      7.505      RAMB36_X4Y49     dut/ctrl_cell/reg_tran/ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         10.000      7.505      RAMB36_X3Y49     dut/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.495         10.000      7.505      RAMB36_X3Y49     dut/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         10.000      7.505      RAMB36_X4Y50     dut/ctrl_cell/reg_tran/ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.495         10.000      7.505      RAMB36_X4Y50     dut/ctrl_cell/reg_tran/ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         10.000      7.505      RAMB36_X3Y51     dut/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.495         10.000      7.505      RAMB36_X3Y51     dut/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         10.000      7.505      RAMB36_X4Y51     dut/ctrl_cell/reg_tran/ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.495         10.000      7.505      RAMB36_X4Y51     dut/ctrl_cell/reg_tran/ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         5.000       4.090      SLICE_X54Y221    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         5.000       4.090      SLICE_X54Y221    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         5.000       4.090      SLICE_X54Y221    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         5.000       4.090      SLICE_X54Y221    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         5.000       4.090      SLICE_X54Y221    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         5.000       4.090      SLICE_X54Y221    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.910         5.000       4.090      SLICE_X54Y221    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.910         5.000       4.090      SLICE_X54Y221    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910         5.000       4.090      SLICE_X54Y220    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910         5.000       4.090      SLICE_X54Y220    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         5.000       4.090      SLICE_X54Y220    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         5.000       4.090      SLICE_X54Y220    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         5.000       4.090      SLICE_X54Y220    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         5.000       4.090      SLICE_X54Y220    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         5.000       4.090      SLICE_X54Y220    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         5.000       4.090      SLICE_X54Y220    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         5.000       4.090      SLICE_X54Y220    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         5.000       4.090      SLICE_X54Y220    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         5.000       4.090      SLICE_X54Y220    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         5.000       4.090      SLICE_X54Y220    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       14.597ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.597ns  (required time - arrival time)
  Source:                 dut/ctrl_cell/ctrl_stat_cell_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/ctrl_cell/array0_reg[96]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.438ns  (logic 0.322ns (5.921%)  route 5.116ns (94.079%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 21.564 - 20.000 ) 
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         2.008     2.008    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.548    -2.540 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.422    -0.118    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     0.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         1.586     1.588    dut/ctrl_cell/clk_in
    SLICE_X61Y233        FDRE                                         r  dut/ctrl_cell/ctrl_stat_cell_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y233        FDRE (Prop_fdre_C_Q)         0.269     1.857 r  dut/ctrl_cell/ctrl_stat_cell_reg[1]/Q
                         net (fo=196, routed)         5.116     6.973    dut/ctrl_cell/ctrl_stat_cell[1]
    SLICE_X98Y255        LUT4 (Prop_lut4_I1_O)        0.053     7.026 r  dut/ctrl_cell/array0[96]_i_1/O
                         net (fo=1, routed)           0.000     7.026    dut/ctrl_cell/array0[96]_i_1_n_0
    SLICE_X98Y255        FDRE                                         r  dut/ctrl_cell/array0_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         1.874    21.874    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.289    17.585 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.304    19.889    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    20.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         1.562    21.564    dut/ctrl_cell/clk_in
    SLICE_X98Y255        FDRE                                         r  dut/ctrl_cell/array0_reg[96]/C
                         clock pessimism              0.060    21.624    
                         clock uncertainty           -0.074    21.550    
    SLICE_X98Y255        FDRE (Setup_fdre_C_D)        0.073    21.623    dut/ctrl_cell/array0_reg[96]
  -------------------------------------------------------------------
                         required time                         21.623    
                         arrival time                          -7.026    
  -------------------------------------------------------------------
                         slack                                 14.597    

Slack (MET) :             14.610ns  (required time - arrival time)
  Source:                 dut/ctrl_cell/ctrl_stat_cell_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/ctrl_cell/array0_reg[93]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.425ns  (logic 0.322ns (5.935%)  route 5.103ns (94.065%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 21.564 - 20.000 ) 
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         2.008     2.008    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.548    -2.540 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.422    -0.118    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     0.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         1.586     1.588    dut/ctrl_cell/clk_in
    SLICE_X61Y233        FDRE                                         r  dut/ctrl_cell/ctrl_stat_cell_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y233        FDRE (Prop_fdre_C_Q)         0.269     1.857 r  dut/ctrl_cell/ctrl_stat_cell_reg[1]/Q
                         net (fo=196, routed)         5.103     6.960    dut/ctrl_cell/ctrl_stat_cell[1]
    SLICE_X98Y255        LUT4 (Prop_lut4_I1_O)        0.053     7.013 r  dut/ctrl_cell/array0[93]_i_1/O
                         net (fo=1, routed)           0.000     7.013    dut/ctrl_cell/array0[93]_i_1_n_0
    SLICE_X98Y255        FDRE                                         r  dut/ctrl_cell/array0_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         1.874    21.874    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.289    17.585 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.304    19.889    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    20.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         1.562    21.564    dut/ctrl_cell/clk_in
    SLICE_X98Y255        FDRE                                         r  dut/ctrl_cell/array0_reg[93]/C
                         clock pessimism              0.060    21.624    
                         clock uncertainty           -0.074    21.550    
    SLICE_X98Y255        FDRE (Setup_fdre_C_D)        0.073    21.623    dut/ctrl_cell/array0_reg[93]
  -------------------------------------------------------------------
                         required time                         21.623    
                         arrival time                          -7.013    
  -------------------------------------------------------------------
                         slack                                 14.610    

Slack (MET) :             14.729ns  (required time - arrival time)
  Source:                 dut/ctrl_cell/ctrl_stat_cell_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/ctrl_cell/array0_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.307ns  (logic 0.322ns (6.068%)  route 4.985ns (93.932%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 21.564 - 20.000 ) 
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         2.008     2.008    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.548    -2.540 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.422    -0.118    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     0.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         1.586     1.588    dut/ctrl_cell/clk_in
    SLICE_X61Y233        FDRE                                         r  dut/ctrl_cell/ctrl_stat_cell_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y233        FDRE (Prop_fdre_C_Q)         0.269     1.857 r  dut/ctrl_cell/ctrl_stat_cell_reg[1]/Q
                         net (fo=196, routed)         4.985     6.842    dut/ctrl_cell/ctrl_stat_cell[1]
    SLICE_X98Y256        LUT4 (Prop_lut4_I1_O)        0.053     6.895 r  dut/ctrl_cell/array0[95]_i_1/O
                         net (fo=1, routed)           0.000     6.895    dut/ctrl_cell/array0[95]_i_1_n_0
    SLICE_X98Y256        FDRE                                         r  dut/ctrl_cell/array0_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         1.874    21.874    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.289    17.585 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.304    19.889    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    20.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         1.562    21.564    dut/ctrl_cell/clk_in
    SLICE_X98Y256        FDRE                                         r  dut/ctrl_cell/array0_reg[95]/C
                         clock pessimism              0.060    21.624    
                         clock uncertainty           -0.074    21.550    
    SLICE_X98Y256        FDRE (Setup_fdre_C_D)        0.073    21.623    dut/ctrl_cell/array0_reg[95]
  -------------------------------------------------------------------
                         required time                         21.623    
                         arrival time                          -6.895    
  -------------------------------------------------------------------
                         slack                                 14.729    

Slack (MET) :             14.788ns  (required time - arrival time)
  Source:                 dut/ctrl_cell/ctrl_stat_cell_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/ctrl_cell/array0_reg[132]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.245ns  (logic 0.322ns (6.139%)  route 4.923ns (93.861%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 21.564 - 20.000 ) 
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         2.008     2.008    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.548    -2.540 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.422    -0.118    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     0.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         1.586     1.588    dut/ctrl_cell/clk_in
    SLICE_X61Y233        FDRE                                         r  dut/ctrl_cell/ctrl_stat_cell_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y233        FDRE (Prop_fdre_C_Q)         0.269     1.857 r  dut/ctrl_cell/ctrl_stat_cell_reg[1]/Q
                         net (fo=196, routed)         4.923     6.780    dut/ctrl_cell/ctrl_stat_cell[1]
    SLICE_X98Y255        LUT4 (Prop_lut4_I1_O)        0.053     6.833 r  dut/ctrl_cell/array0[132]_i_1/O
                         net (fo=1, routed)           0.000     6.833    dut/ctrl_cell/array0[132]_i_1_n_0
    SLICE_X98Y255        FDRE                                         r  dut/ctrl_cell/array0_reg[132]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         1.874    21.874    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.289    17.585 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.304    19.889    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    20.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         1.562    21.564    dut/ctrl_cell/clk_in
    SLICE_X98Y255        FDRE                                         r  dut/ctrl_cell/array0_reg[132]/C
                         clock pessimism              0.060    21.624    
                         clock uncertainty           -0.074    21.550    
    SLICE_X98Y255        FDRE (Setup_fdre_C_D)        0.071    21.621    dut/ctrl_cell/array0_reg[132]
  -------------------------------------------------------------------
                         required time                         21.621    
                         arrival time                          -6.833    
  -------------------------------------------------------------------
                         slack                                 14.788    

Slack (MET) :             14.791ns  (required time - arrival time)
  Source:                 dut/ctrl_cell/ctrl_stat_cell_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/ctrl_cell/array0_reg[135]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.243ns  (logic 0.322ns (6.141%)  route 4.921ns (93.859%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 21.564 - 20.000 ) 
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         2.008     2.008    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.548    -2.540 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.422    -0.118    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     0.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         1.586     1.588    dut/ctrl_cell/clk_in
    SLICE_X61Y233        FDRE                                         r  dut/ctrl_cell/ctrl_stat_cell_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y233        FDRE (Prop_fdre_C_Q)         0.269     1.857 r  dut/ctrl_cell/ctrl_stat_cell_reg[1]/Q
                         net (fo=196, routed)         4.921     6.778    dut/ctrl_cell/ctrl_stat_cell[1]
    SLICE_X98Y255        LUT4 (Prop_lut4_I1_O)        0.053     6.831 r  dut/ctrl_cell/array0[135]_i_1/O
                         net (fo=1, routed)           0.000     6.831    dut/ctrl_cell/array0[135]_i_1_n_0
    SLICE_X98Y255        FDRE                                         r  dut/ctrl_cell/array0_reg[135]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         1.874    21.874    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.289    17.585 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.304    19.889    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    20.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         1.562    21.564    dut/ctrl_cell/clk_in
    SLICE_X98Y255        FDRE                                         r  dut/ctrl_cell/array0_reg[135]/C
                         clock pessimism              0.060    21.624    
                         clock uncertainty           -0.074    21.550    
    SLICE_X98Y255        FDRE (Setup_fdre_C_D)        0.072    21.622    dut/ctrl_cell/array0_reg[135]
  -------------------------------------------------------------------
                         required time                         21.622    
                         arrival time                          -6.831    
  -------------------------------------------------------------------
                         slack                                 14.791    

Slack (MET) :             14.848ns  (required time - arrival time)
  Source:                 dut/ctrl_cell/ctrl_stat_cell_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/ctrl_cell/array0_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.188ns  (logic 0.322ns (6.207%)  route 4.866ns (93.793%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 21.564 - 20.000 ) 
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         2.008     2.008    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.548    -2.540 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.422    -0.118    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     0.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         1.586     1.588    dut/ctrl_cell/clk_in
    SLICE_X61Y233        FDRE                                         r  dut/ctrl_cell/ctrl_stat_cell_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y233        FDRE (Prop_fdre_C_Q)         0.269     1.857 r  dut/ctrl_cell/ctrl_stat_cell_reg[1]/Q
                         net (fo=196, routed)         4.866     6.723    dut/ctrl_cell/ctrl_stat_cell[1]
    SLICE_X98Y257        LUT4 (Prop_lut4_I1_O)        0.053     6.776 r  dut/ctrl_cell/array0[99]_i_1/O
                         net (fo=1, routed)           0.000     6.776    dut/ctrl_cell/array0[99]_i_1_n_0
    SLICE_X98Y257        FDRE                                         r  dut/ctrl_cell/array0_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         1.874    21.874    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.289    17.585 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.304    19.889    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    20.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         1.562    21.564    dut/ctrl_cell/clk_in
    SLICE_X98Y257        FDRE                                         r  dut/ctrl_cell/array0_reg[99]/C
                         clock pessimism              0.060    21.624    
                         clock uncertainty           -0.074    21.550    
    SLICE_X98Y257        FDRE (Setup_fdre_C_D)        0.073    21.623    dut/ctrl_cell/array0_reg[99]
  -------------------------------------------------------------------
                         required time                         21.623    
                         arrival time                          -6.776    
  -------------------------------------------------------------------
                         slack                                 14.848    

Slack (MET) :             14.898ns  (required time - arrival time)
  Source:                 dut/ctrl_cell/ctrl_stat_cell_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/ctrl_cell/array0_reg[144]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.083ns  (logic 0.322ns (6.335%)  route 4.761ns (93.665%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 21.548 - 20.000 ) 
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         2.008     2.008    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.548    -2.540 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.422    -0.118    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     0.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         1.586     1.588    dut/ctrl_cell/clk_in
    SLICE_X61Y233        FDRE                                         r  dut/ctrl_cell/ctrl_stat_cell_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y233        FDRE (Prop_fdre_C_Q)         0.269     1.857 r  dut/ctrl_cell/ctrl_stat_cell_reg[1]/Q
                         net (fo=196, routed)         4.761     6.618    dut/ctrl_cell/ctrl_stat_cell[1]
    SLICE_X91Y257        LUT4 (Prop_lut4_I1_O)        0.053     6.671 r  dut/ctrl_cell/array0[144]_i_1/O
                         net (fo=1, routed)           0.000     6.671    dut/ctrl_cell/array0[144]_i_1_n_0
    SLICE_X91Y257        FDRE                                         r  dut/ctrl_cell/array0_reg[144]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         1.874    21.874    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.289    17.585 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.304    19.889    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    20.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         1.546    21.548    dut/ctrl_cell/clk_in
    SLICE_X91Y257        FDRE                                         r  dut/ctrl_cell/array0_reg[144]/C
                         clock pessimism              0.060    21.608    
                         clock uncertainty           -0.074    21.534    
    SLICE_X91Y257        FDRE (Setup_fdre_C_D)        0.035    21.569    dut/ctrl_cell/array0_reg[144]
  -------------------------------------------------------------------
                         required time                         21.569    
                         arrival time                          -6.671    
  -------------------------------------------------------------------
                         slack                                 14.898    

Slack (MET) :             14.907ns  (required time - arrival time)
  Source:                 dut/ctrl_cell/ctrl_stat_cell_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/ctrl_cell/array0_reg[105]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.127ns  (logic 0.322ns (6.281%)  route 4.805ns (93.719%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 21.564 - 20.000 ) 
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         2.008     2.008    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.548    -2.540 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.422    -0.118    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     0.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         1.586     1.588    dut/ctrl_cell/clk_in
    SLICE_X61Y233        FDRE                                         r  dut/ctrl_cell/ctrl_stat_cell_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y233        FDRE (Prop_fdre_C_Q)         0.269     1.857 r  dut/ctrl_cell/ctrl_stat_cell_reg[1]/Q
                         net (fo=196, routed)         4.805     6.662    dut/ctrl_cell/ctrl_stat_cell[1]
    SLICE_X98Y256        LUT4 (Prop_lut4_I1_O)        0.053     6.715 r  dut/ctrl_cell/array0[105]_i_1/O
                         net (fo=1, routed)           0.000     6.715    dut/ctrl_cell/array0[105]_i_1_n_0
    SLICE_X98Y256        FDRE                                         r  dut/ctrl_cell/array0_reg[105]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         1.874    21.874    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.289    17.585 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.304    19.889    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    20.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         1.562    21.564    dut/ctrl_cell/clk_in
    SLICE_X98Y256        FDRE                                         r  dut/ctrl_cell/array0_reg[105]/C
                         clock pessimism              0.060    21.624    
                         clock uncertainty           -0.074    21.550    
    SLICE_X98Y256        FDRE (Setup_fdre_C_D)        0.071    21.621    dut/ctrl_cell/array0_reg[105]
  -------------------------------------------------------------------
                         required time                         21.621    
                         arrival time                          -6.715    
  -------------------------------------------------------------------
                         slack                                 14.907    

Slack (MET) :             14.910ns  (required time - arrival time)
  Source:                 dut/ctrl_cell/ctrl_stat_cell_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/ctrl_cell/array0_reg[94]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.125ns  (logic 0.322ns (6.283%)  route 4.803ns (93.717%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 21.564 - 20.000 ) 
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         2.008     2.008    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.548    -2.540 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.422    -0.118    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     0.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         1.586     1.588    dut/ctrl_cell/clk_in
    SLICE_X61Y233        FDRE                                         r  dut/ctrl_cell/ctrl_stat_cell_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y233        FDRE (Prop_fdre_C_Q)         0.269     1.857 r  dut/ctrl_cell/ctrl_stat_cell_reg[1]/Q
                         net (fo=196, routed)         4.803     6.660    dut/ctrl_cell/ctrl_stat_cell[1]
    SLICE_X98Y256        LUT4 (Prop_lut4_I1_O)        0.053     6.713 r  dut/ctrl_cell/array0[94]_i_1/O
                         net (fo=1, routed)           0.000     6.713    dut/ctrl_cell/array0[94]_i_1_n_0
    SLICE_X98Y256        FDRE                                         r  dut/ctrl_cell/array0_reg[94]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         1.874    21.874    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.289    17.585 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.304    19.889    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    20.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         1.562    21.564    dut/ctrl_cell/clk_in
    SLICE_X98Y256        FDRE                                         r  dut/ctrl_cell/array0_reg[94]/C
                         clock pessimism              0.060    21.624    
                         clock uncertainty           -0.074    21.550    
    SLICE_X98Y256        FDRE (Setup_fdre_C_D)        0.072    21.622    dut/ctrl_cell/array0_reg[94]
  -------------------------------------------------------------------
                         required time                         21.622    
                         arrival time                          -6.713    
  -------------------------------------------------------------------
                         slack                                 14.910    

Slack (MET) :             14.939ns  (required time - arrival time)
  Source:                 dut/ctrl_cell/ctrl_stat_cell_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/ctrl_cell/array0_reg[131]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.092ns  (logic 0.322ns (6.324%)  route 4.770ns (93.676%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 21.561 - 20.000 ) 
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         2.008     2.008    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.548    -2.540 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.422    -0.118    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     0.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         1.586     1.588    dut/ctrl_cell/clk_in
    SLICE_X61Y233        FDRE                                         r  dut/ctrl_cell/ctrl_stat_cell_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y233        FDRE (Prop_fdre_C_Q)         0.269     1.857 r  dut/ctrl_cell/ctrl_stat_cell_reg[1]/Q
                         net (fo=196, routed)         4.770     6.627    dut/ctrl_cell/ctrl_stat_cell[1]
    SLICE_X96Y258        LUT4 (Prop_lut4_I1_O)        0.053     6.680 r  dut/ctrl_cell/array0[131]_i_1/O
                         net (fo=1, routed)           0.000     6.680    dut/ctrl_cell/array0[131]_i_1_n_0
    SLICE_X96Y258        FDRE                                         r  dut/ctrl_cell/array0_reg[131]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         1.874    21.874    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.289    17.585 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.304    19.889    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    20.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         1.559    21.561    dut/ctrl_cell/clk_in
    SLICE_X96Y258        FDRE                                         r  dut/ctrl_cell/array0_reg[131]/C
                         clock pessimism              0.060    21.621    
                         clock uncertainty           -0.074    21.547    
    SLICE_X96Y258        FDRE (Setup_fdre_C_D)        0.071    21.618    dut/ctrl_cell/array0_reg[131]
  -------------------------------------------------------------------
                         required time                         21.618    
                         arrival time                          -6.680    
  -------------------------------------------------------------------
                         slack                                 14.939    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 dut/ctrl_cell/tia_a1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/ctrl_cell/array2_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.838%)  route 0.055ns (30.162%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.722     0.722    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         0.628     0.630    dut/ctrl_cell/clk_in
    SLICE_X111Y240       FDRE                                         r  dut/ctrl_cell/tia_a1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y240       FDRE (Prop_fdre_C_Q)         0.100     0.730 r  dut/ctrl_cell/tia_a1_reg[1]/Q
                         net (fo=1, routed)           0.055     0.785    dut/ctrl_cell/tia_a1_reg_n_0_[1]
    SLICE_X110Y240       LUT4 (Prop_lut4_I2_O)        0.028     0.813 r  dut/ctrl_cell/array2[47]_i_1/O
                         net (fo=1, routed)           0.000     0.813    dut/ctrl_cell/array2[47]_i_1_n_0
    SLICE_X110Y240       FDRE                                         r  dut/ctrl_cell/array2_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.973     0.973    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         0.854     0.856    dut/ctrl_cell/clk_in
    SLICE_X110Y240       FDRE                                         r  dut/ctrl_cell/array2_reg[47]/C
                         clock pessimism             -0.215     0.641    
    SLICE_X110Y240       FDRE (Hold_fdre_C_D)         0.087     0.728    dut/ctrl_cell/array2_reg[47]
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           0.813    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dut/dac_config/spi_clk_delay_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/dac_config/spi_clk_delay1[4].spi_clk_delay_reg[5]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.880%)  route 0.109ns (52.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.722     0.722    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         0.629     0.631    dut/dac_config/clk_50M
    SLICE_X51Y242        FDRE                                         r  dut/dac_config/spi_clk_delay_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y242        FDRE (Prop_fdre_C_Q)         0.100     0.731 r  dut/dac_config/spi_clk_delay_reg[0]/Q
                         net (fo=1, routed)           0.109     0.840    dut/dac_config/spi_clk_delay_reg[0]__0
    SLICE_X50Y242        SRL16E                                       r  dut/dac_config/spi_clk_delay1[4].spi_clk_delay_reg[5]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.973     0.973    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         0.855     0.857    dut/dac_config/clk_50M
    SLICE_X50Y242        SRL16E                                       r  dut/dac_config/spi_clk_delay1[4].spi_clk_delay_reg[5]_srl5/CLK
                         clock pessimism             -0.215     0.642    
    SLICE_X50Y242        SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     0.734    dut/dac_config/spi_clk_delay1[4].spi_clk_delay_reg[5]_srl5
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           0.840    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dut/ctrl_cell/tia_a0_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/ctrl_cell/array2_reg[71]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.128ns (56.369%)  route 0.099ns (43.631%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.722     0.722    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         0.630     0.632    dut/ctrl_cell/clk_in
    SLICE_X116Y242       FDRE                                         r  dut/ctrl_cell/tia_a0_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y242       FDRE (Prop_fdre_C_Q)         0.100     0.732 r  dut/ctrl_cell/tia_a0_reg[58]/Q
                         net (fo=1, routed)           0.099     0.831    dut/ctrl_cell/tia_a0_reg_n_0_[58]
    SLICE_X114Y242       LUT4 (Prop_lut4_I2_O)        0.028     0.859 r  dut/ctrl_cell/array2[71]_i_1/O
                         net (fo=1, routed)           0.000     0.859    dut/ctrl_cell/array2[71]_i_1_n_0
    SLICE_X114Y242       FDRE                                         r  dut/ctrl_cell/array2_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.973     0.973    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         0.856     0.858    dut/ctrl_cell/clk_in
    SLICE_X114Y242       FDRE                                         r  dut/ctrl_cell/array2_reg[71]/C
                         clock pessimism             -0.212     0.646    
    SLICE_X114Y242       FDRE (Hold_fdre_C_D)         0.087     0.733    dut/ctrl_cell/array2_reg[71]
  -------------------------------------------------------------------
                         required time                         -0.733    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dut/ctrl_cell/tia_a1_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/ctrl_cell/array2_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.128ns (56.350%)  route 0.099ns (43.650%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.722     0.722    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         0.628     0.630    dut/ctrl_cell/clk_in
    SLICE_X112Y242       FDRE                                         r  dut/ctrl_cell/tia_a1_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y242       FDRE (Prop_fdre_C_Q)         0.100     0.730 r  dut/ctrl_cell/tia_a1_reg[49]/Q
                         net (fo=1, routed)           0.099     0.829    dut/ctrl_cell/tia_a1_reg_n_0_[49]
    SLICE_X110Y242       LUT4 (Prop_lut4_I2_O)        0.028     0.857 r  dut/ctrl_cell/array2[61]_i_1/O
                         net (fo=1, routed)           0.000     0.857    dut/ctrl_cell/array2[61]_i_1_n_0
    SLICE_X110Y242       FDRE                                         r  dut/ctrl_cell/array2_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.973     0.973    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         0.854     0.856    dut/ctrl_cell/clk_in
    SLICE_X110Y242       FDRE                                         r  dut/ctrl_cell/array2_reg[61]/C
                         clock pessimism             -0.212     0.644    
    SLICE_X110Y242       FDRE (Hold_fdre_C_D)         0.087     0.731    dut/ctrl_cell/array2_reg[61]
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           0.857    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dut/ctrl_cell/tia_a1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/ctrl_cell/array2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.128ns (56.350%)  route 0.099ns (43.650%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.629ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.722     0.722    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         0.627     0.629    dut/ctrl_cell/clk_in
    SLICE_X108Y246       FDRE                                         r  dut/ctrl_cell/tia_a1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y246       FDRE (Prop_fdre_C_Q)         0.100     0.729 r  dut/ctrl_cell/tia_a1_reg[27]/Q
                         net (fo=1, routed)           0.099     0.828    dut/ctrl_cell/tia_a1_reg_n_0_[27]
    SLICE_X106Y246       LUT4 (Prop_lut4_I2_O)        0.028     0.856 r  dut/ctrl_cell/array2[31]_i_1/O
                         net (fo=1, routed)           0.000     0.856    dut/ctrl_cell/array2[31]_i_1_n_0
    SLICE_X106Y246       FDRE                                         r  dut/ctrl_cell/array2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.973     0.973    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         0.853     0.855    dut/ctrl_cell/clk_in
    SLICE_X106Y246       FDRE                                         r  dut/ctrl_cell/array2_reg[31]/C
                         clock pessimism             -0.212     0.643    
    SLICE_X106Y246       FDRE (Hold_fdre_C_D)         0.087     0.730    dut/ctrl_cell/array2_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.730    
                         arrival time                           0.856    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 dut/ctrl_cell/tia_a0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/ctrl_cell/array2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.146ns (57.911%)  route 0.106ns (42.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.722     0.722    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         0.630     0.632    dut/ctrl_cell/clk_in
    SLICE_X110Y248       FDRE                                         r  dut/ctrl_cell/tia_a0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y248       FDRE (Prop_fdre_C_Q)         0.118     0.750 r  dut/ctrl_cell/tia_a0_reg[4]/Q
                         net (fo=1, routed)           0.106     0.856    dut/ctrl_cell/tia_a0_reg_n_0_[4]
    SLICE_X106Y248       LUT4 (Prop_lut4_I2_O)        0.028     0.884 r  dut/ctrl_cell/array2[0]_i_1/O
                         net (fo=1, routed)           0.000     0.884    dut/ctrl_cell/array2[0]_i_1_n_0
    SLICE_X106Y248       FDRE                                         r  dut/ctrl_cell/array2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.973     0.973    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         0.854     0.856    dut/ctrl_cell/clk_in
    SLICE_X106Y248       FDRE                                         r  dut/ctrl_cell/array2_reg[0]/C
                         clock pessimism             -0.193     0.663    
    SLICE_X106Y248       FDRE (Hold_fdre_C_D)         0.087     0.750    dut/ctrl_cell/array2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.750    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 dut/ctrl_cell/tia_a1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/ctrl_cell/array2_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.128ns (61.693%)  route 0.079ns (38.307%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.722     0.722    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         0.631     0.633    dut/ctrl_cell/clk_in
    SLICE_X116Y243       FDRE                                         r  dut/ctrl_cell/tia_a1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y243       FDRE (Prop_fdre_C_Q)         0.100     0.733 r  dut/ctrl_cell/tia_a1_reg[14]/Q
                         net (fo=1, routed)           0.079     0.812    dut/ctrl_cell/tia_a1_reg_n_0_[14]
    SLICE_X117Y243       LUT4 (Prop_lut4_I0_O)        0.028     0.840 r  dut/ctrl_cell/array2[48]_i_1/O
                         net (fo=1, routed)           0.000     0.840    dut/ctrl_cell/array2[48]_i_1_n_0
    SLICE_X117Y243       FDRE                                         r  dut/ctrl_cell/array2_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.973     0.973    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         0.857     0.859    dut/ctrl_cell/clk_in
    SLICE_X117Y243       FDRE                                         r  dut/ctrl_cell/array2_reg[48]/C
                         clock pessimism             -0.215     0.644    
    SLICE_X117Y243       FDRE (Hold_fdre_C_D)         0.060     0.704    dut/ctrl_cell/array2_reg[48]
  -------------------------------------------------------------------
                         required time                         -0.704    
                         arrival time                           0.840    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 dut/ctrl_cell/tia_a1_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/ctrl_cell/array2_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.146ns (59.389%)  route 0.100ns (40.611%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.722     0.722    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         0.630     0.632    dut/ctrl_cell/clk_in
    SLICE_X114Y241       FDRE                                         r  dut/ctrl_cell/tia_a1_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y241       FDRE (Prop_fdre_C_Q)         0.118     0.750 r  dut/ctrl_cell/tia_a1_reg[46]/Q
                         net (fo=1, routed)           0.100     0.850    dut/ctrl_cell/tia_a1_reg_n_0_[46]
    SLICE_X114Y240       LUT4 (Prop_lut4_I0_O)        0.028     0.878 r  dut/ctrl_cell/array2[55]_i_1/O
                         net (fo=1, routed)           0.000     0.878    dut/ctrl_cell/array2[55]_i_1_n_0
    SLICE_X114Y240       FDRE                                         r  dut/ctrl_cell/array2_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.973     0.973    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         0.856     0.858    dut/ctrl_cell/clk_in
    SLICE_X114Y240       FDRE                                         r  dut/ctrl_cell/array2_reg[55]/C
                         clock pessimism             -0.212     0.646    
    SLICE_X114Y240       FDRE (Hold_fdre_C_D)         0.087     0.733    dut/ctrl_cell/array2_reg[55]
  -------------------------------------------------------------------
                         required time                         -0.733    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 dut/ctrl_cell/tia_a1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/ctrl_cell/array2_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.146ns (59.148%)  route 0.101ns (40.852%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.722     0.722    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         0.631     0.633    dut/ctrl_cell/clk_in
    SLICE_X114Y244       FDRE                                         r  dut/ctrl_cell/tia_a1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y244       FDRE (Prop_fdre_C_Q)         0.118     0.751 r  dut/ctrl_cell/tia_a1_reg[13]/Q
                         net (fo=1, routed)           0.101     0.852    dut/ctrl_cell/tia_a1_reg_n_0_[13]
    SLICE_X114Y243       LUT4 (Prop_lut4_I0_O)        0.028     0.880 r  dut/ctrl_cell/array2[58]_i_1/O
                         net (fo=1, routed)           0.000     0.880    dut/ctrl_cell/array2[58]_i_1_n_0
    SLICE_X114Y243       FDRE                                         r  dut/ctrl_cell/array2_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.973     0.973    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         0.857     0.859    dut/ctrl_cell/clk_in
    SLICE_X114Y243       FDRE                                         r  dut/ctrl_cell/array2_reg[58]/C
                         clock pessimism             -0.212     0.647    
    SLICE_X114Y243       FDRE (Hold_fdre_C_D)         0.087     0.734    dut/ctrl_cell/array2_reg[58]
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 dut/ctrl_cell/tia_a0_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/ctrl_cell/array2_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.146ns (59.389%)  route 0.100ns (40.611%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.722     0.722    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         0.632     0.634    dut/ctrl_cell/clk_in
    SLICE_X114Y247       FDRE                                         r  dut/ctrl_cell/tia_a0_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y247       FDRE (Prop_fdre_C_Q)         0.118     0.752 r  dut/ctrl_cell/tia_a0_reg[57]/Q
                         net (fo=1, routed)           0.100     0.852    dut/ctrl_cell/tia_a0_reg_n_0_[57]
    SLICE_X114Y246       LUT4 (Prop_lut4_I2_O)        0.028     0.880 r  dut/ctrl_cell/array2[60]_i_1/O
                         net (fo=1, routed)           0.000     0.880    dut/ctrl_cell/array2[60]_i_1_n_0
    SLICE_X114Y246       FDRE                                         r  dut/ctrl_cell/array2_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.973     0.973    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         0.857     0.859    dut/ctrl_cell/clk_in
    SLICE_X114Y246       FDRE                                         r  dut/ctrl_cell/array2_reg[60]/C
                         clock pessimism             -0.212     0.647    
    SLICE_X114Y246       FDRE (Hold_fdre_C_D)         0.087     0.734    dut/ctrl_cell/array2_reg[60]
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  0.146    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         20.000      18.400     BUFGCTRL_X0Y2    dut/clk_gen/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X66Y242    dut/ctrl_cell/array1_reg[119]/C
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X66Y242    dut/ctrl_cell/array1_reg[11]/C
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X66Y242    dut/ctrl_cell/array1_reg[125]/C
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X71Y247    dut/ctrl_cell/array1_reg[129]/C
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X66Y242    dut/ctrl_cell/array1_reg[14]/C
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X70Y239    dut/ctrl_cell/array1_reg[33]/C
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X67Y241    dut/ctrl_cell/array1_reg[5]/C
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X70Y239    dut/ctrl_cell/array1_reg[69]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X50Y242    dut/dac_config/spi_clk_delay1[4].spi_clk_delay_reg[5]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X50Y242    dut/dac_config/spi_clk_delay1[4].spi_clk_delay_reg[5]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X42Y241    dut/dac_config1/spi_clk_delay1[4].spi_clk_delay_reg[5]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X42Y241    dut/dac_config1/spi_clk_delay1[4].spi_clk_delay_reg[5]_srl5/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X70Y239    dut/ctrl_cell/array1_reg[33]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X70Y239    dut/ctrl_cell/array1_reg[69]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X73Y239    dut/ctrl_cell/array1_reg[72]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X66Y231    dut/ctrl_cell/cnt_yanshi_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X65Y232    dut/ctrl_cell/cnt_yanshi_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X65Y232    dut/ctrl_cell/cnt_yanshi_reg[14]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X50Y242    dut/dac_config/spi_clk_delay1[4].spi_clk_delay_reg[5]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X50Y242    dut/dac_config/spi_clk_delay1[4].spi_clk_delay_reg[5]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X42Y241    dut/dac_config1/spi_clk_delay1[4].spi_clk_delay_reg[5]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X42Y241    dut/dac_config1/spi_clk_delay1[4].spi_clk_delay_reg[5]_srl5/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X64Y240    dut/ctrl_cell/reset_end_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X64Y240    dut/ctrl_cell/reset_end_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X60Y240    dut/ctrl_cell/set_end_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X66Y232    dut/ctrl_cell/start_tran1_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X70Y237    dut/ctrl_cell/start_tran2_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X70Y237    dut/ctrl_cell/start_tran2_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { dut/clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.600         5.000       3.400      BUFGCTRL_X0Y6    dut/clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  dut/clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  dut/clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y0  dut/clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  dut/clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       17.409ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.409ns  (required time - arrival time)
  Source:                 dut/ctrl_cell/prepare_end_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.904ns  (logic 0.488ns (12.499%)  route 3.416ns (87.501%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        1.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.025ns = ( 23.025 - 20.000 ) 
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         2.008     2.008    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.548    -2.540 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.422    -0.118    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     0.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         1.596     1.598    dut/ctrl_cell/clk_in
    SLICE_X52Y235        FDRE                                         r  dut/ctrl_cell/prepare_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y235        FDRE (Prop_fdre_C_Q)         0.308     1.906 r  dut/ctrl_cell/prepare_end_reg/Q
                         net (fo=8, routed)           3.416     5.322    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/reg0[3]
    SLICE_X47Y278        LUT6 (Prop_lut6_I2_O)        0.053     5.375 r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/axi_rdata[3]_i_2/O
                         net (fo=1, routed)           0.000     5.375    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/axi_rdata[3]_i_2_n_0
    SLICE_X47Y278        MUXF7 (Prop_muxf7_I0_O)      0.127     5.502 r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/axi_rdata_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     5.502    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X47Y278        FDRE                                         r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360    21.360    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    21.473 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        1.552    23.025    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y278        FDRE                                         r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.000    23.025    
                         clock uncertainty           -0.164    22.861    
    SLICE_X47Y278        FDRE (Setup_fdre_C_D)        0.050    22.911    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         22.911    
                         arrival time                          -5.502    
  -------------------------------------------------------------------
                         slack                                 17.409    

Slack (MET) :             17.859ns  (required time - arrival time)
  Source:                 dut/ctrl_cell/set_end_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.489ns  (logic 0.443ns (12.698%)  route 3.046ns (87.302%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        1.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.021ns = ( 23.021 - 20.000 ) 
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         2.008     2.008    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.548    -2.540 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.422    -0.118    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     0.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         1.592     1.594    dut/ctrl_cell/clk_in
    SLICE_X60Y240        FDRE                                         r  dut/ctrl_cell/set_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y240        FDRE (Prop_fdre_C_Q)         0.269     1.863 r  dut/ctrl_cell/set_end_reg/Q
                         net (fo=9, routed)           3.046     4.909    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/reg0[1]
    SLICE_X48Y275        LUT6 (Prop_lut6_I2_O)        0.053     4.962 r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/axi_rdata[1]_i_2/O
                         net (fo=1, routed)           0.000     4.962    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/axi_rdata[1]_i_2_n_0
    SLICE_X48Y275        MUXF7 (Prop_muxf7_I0_O)      0.121     5.083 r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/axi_rdata_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     5.083    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X48Y275        FDRE                                         r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360    21.360    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    21.473 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        1.548    23.021    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y275        FDRE                                         r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.000    23.021    
                         clock uncertainty           -0.164    22.857    
    SLICE_X48Y275        FDRE (Setup_fdre_C_D)        0.084    22.941    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         22.941    
                         arrival time                          -5.083    
  -------------------------------------------------------------------
                         slack                                 17.859    

Slack (MET) :             18.077ns  (required time - arrival time)
  Source:                 dut/ctrl_cell/read_end_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.449ns (13.865%)  route 2.789ns (86.135%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        1.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.021ns = ( 23.021 - 20.000 ) 
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         2.008     2.008    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.548    -2.540 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.422    -0.118    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     0.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         1.590     1.592    dut/ctrl_cell/clk_in
    SLICE_X64Y240        FDRE                                         r  dut/ctrl_cell/read_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y240        FDRE (Prop_fdre_C_Q)         0.269     1.861 r  dut/ctrl_cell/read_end_reg/Q
                         net (fo=8, routed)           2.789     4.650    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/reg0[0]
    SLICE_X49Y275        LUT6 (Prop_lut6_I2_O)        0.053     4.703 r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/axi_rdata[0]_i_2/O
                         net (fo=1, routed)           0.000     4.703    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/axi_rdata[0]_i_2_n_0
    SLICE_X49Y275        MUXF7 (Prop_muxf7_I0_O)      0.127     4.830 r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/axi_rdata_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.830    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X49Y275        FDRE                                         r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360    21.360    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    21.473 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        1.548    23.021    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y275        FDRE                                         r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000    23.021    
                         clock uncertainty           -0.164    22.857    
    SLICE_X49Y275        FDRE (Setup_fdre_C_D)        0.050    22.907    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         22.907    
                         arrival time                          -4.830    
  -------------------------------------------------------------------
                         slack                                 18.077    

Slack (MET) :             18.092ns  (required time - arrival time)
  Source:                 dut/ctrl_cell/reset_end_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.257ns  (logic 0.458ns (14.062%)  route 2.799ns (85.938%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        1.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.021ns = ( 23.021 - 20.000 ) 
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         2.008     2.008    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.548    -2.540 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.422    -0.118    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     0.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         1.590     1.592    dut/ctrl_cell/clk_in
    SLICE_X64Y240        FDRE                                         r  dut/ctrl_cell/reset_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y240        FDRE (Prop_fdre_C_Q)         0.269     1.861 r  dut/ctrl_cell/reset_end_reg/Q
                         net (fo=7, routed)           2.799     4.660    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/reg0[2]
    SLICE_X48Y275        LUT6 (Prop_lut6_I2_O)        0.053     4.713 r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/axi_rdata[2]_i_2/O
                         net (fo=1, routed)           0.000     4.713    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/axi_rdata[2]_i_2_n_0
    SLICE_X48Y275        MUXF7 (Prop_muxf7_I0_O)      0.136     4.849 r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/axi_rdata_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     4.849    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X48Y275        FDRE                                         r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360    21.360    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    21.473 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        1.548    23.021    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y275        FDRE                                         r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.000    23.021    
                         clock uncertainty           -0.164    22.857    
    SLICE_X48Y275        FDRE (Setup_fdre_C_D)        0.084    22.941    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         22.941    
                         arrival time                          -4.849    
  -------------------------------------------------------------------
                         slack                                 18.092    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 dut/ctrl_cell/reset_end_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.512ns  (logic 0.181ns (11.971%)  route 1.331ns (88.029%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        1.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    0.622ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.722     0.722    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         0.620     0.622    dut/ctrl_cell/clk_in
    SLICE_X64Y240        FDRE                                         r  dut/ctrl_cell/reset_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y240        FDRE (Prop_fdre_C_Q)         0.100     0.722 r  dut/ctrl_cell/reset_end_reg/Q
                         net (fo=7, routed)           1.331     2.053    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/reg0[2]
    SLICE_X48Y275        LUT6 (Prop_lut6_I2_O)        0.028     2.081 r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/axi_rdata[2]_i_2/O
                         net (fo=1, routed)           0.000     2.081    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/axi_rdata[2]_i_2_n_0
    SLICE_X48Y275        MUXF7 (Prop_muxf7_I0_O)      0.053     2.134 r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/axi_rdata_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.134    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X48Y275        FDRE                                         r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        0.938     1.737    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y275        FDRE                                         r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.000     1.737    
                         clock uncertainty            0.164     1.901    
    SLICE_X48Y275        FDRE (Hold_fdre_C_D)         0.092     1.993    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 dut/ctrl_cell/read_end_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.506ns  (logic 0.178ns (11.817%)  route 1.328ns (88.183%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        1.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    0.622ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.722     0.722    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         0.620     0.622    dut/ctrl_cell/clk_in
    SLICE_X64Y240        FDRE                                         r  dut/ctrl_cell/read_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y240        FDRE (Prop_fdre_C_Q)         0.100     0.722 r  dut/ctrl_cell/read_end_reg/Q
                         net (fo=8, routed)           1.328     2.050    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/reg0[0]
    SLICE_X49Y275        LUT6 (Prop_lut6_I2_O)        0.028     2.078 r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/axi_rdata[0]_i_2/O
                         net (fo=1, routed)           0.000     2.078    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/axi_rdata[0]_i_2_n_0
    SLICE_X49Y275        MUXF7 (Prop_muxf7_I0_O)      0.050     2.128 r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/axi_rdata_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.128    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X49Y275        FDRE                                         r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        0.938     1.737    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y275        FDRE                                         r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000     1.737    
                         clock uncertainty            0.164     1.901    
    SLICE_X49Y275        FDRE (Hold_fdre_C_D)         0.070     1.971    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 dut/ctrl_cell/set_end_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.617ns  (logic 0.171ns (10.576%)  route 1.446ns (89.424%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        1.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    0.623ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.722     0.722    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         0.621     0.623    dut/ctrl_cell/clk_in
    SLICE_X60Y240        FDRE                                         r  dut/ctrl_cell/set_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y240        FDRE (Prop_fdre_C_Q)         0.100     0.723 r  dut/ctrl_cell/set_end_reg/Q
                         net (fo=9, routed)           1.446     2.169    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/reg0[1]
    SLICE_X48Y275        LUT6 (Prop_lut6_I2_O)        0.028     2.197 r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/axi_rdata[1]_i_2/O
                         net (fo=1, routed)           0.000     2.197    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/axi_rdata[1]_i_2_n_0
    SLICE_X48Y275        MUXF7 (Prop_muxf7_I0_O)      0.043     2.240 r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/axi_rdata_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.240    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X48Y275        FDRE                                         r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        0.938     1.737    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y275        FDRE                                         r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.000     1.737    
                         clock uncertainty            0.164     1.901    
    SLICE_X48Y275        FDRE (Hold_fdre_C_D)         0.092     1.993    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 dut/ctrl_cell/prepare_end_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.788ns  (logic 0.196ns (10.961%)  route 1.592ns (89.039%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        1.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.742ns
    Source Clock Delay      (SCD):    0.627ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.722     0.722    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         0.625     0.627    dut/ctrl_cell/clk_in
    SLICE_X52Y235        FDRE                                         r  dut/ctrl_cell/prepare_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y235        FDRE (Prop_fdre_C_Q)         0.118     0.745 r  dut/ctrl_cell/prepare_end_reg/Q
                         net (fo=8, routed)           1.592     2.337    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/reg0[3]
    SLICE_X47Y278        LUT6 (Prop_lut6_I2_O)        0.028     2.365 r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/axi_rdata[3]_i_2/O
                         net (fo=1, routed)           0.000     2.365    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/axi_rdata[3]_i_2_n_0
    SLICE_X47Y278        MUXF7 (Prop_muxf7_I0_O)      0.050     2.415 r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/axi_rdata_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.415    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X47Y278        FDRE                                         r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        0.943     1.742    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y278        FDRE                                         r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.000     1.742    
                         clock uncertainty            0.164     1.906    
    SLICE_X47Y278        FDRE (Hold_fdre_C_D)         0.070     1.976    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  0.440    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       56.158ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.450ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             56.158ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        2.632ns  (logic 0.361ns (13.714%)  route 2.271ns (86.286%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.425ns = ( 35.425 - 30.000 ) 
    Source Clock Delay      (SCD):    6.232ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           4.530     4.530    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.650 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.582     6.232    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X52Y225        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y225        FDCE (Prop_fdce_C_Q)         0.308     6.540 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           1.082     7.622    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X52Y224        LUT1 (Prop_lut1_I0_O)        0.053     7.675 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           1.189     8.864    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X53Y224        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.895    63.895    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    64.008 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         1.417    65.425    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X53Y224        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]/C
                         clock pessimism              0.000    65.425    
                         clock uncertainty           -0.035    65.389    
    SLICE_X53Y224        FDRE (Setup_fdre_C_R)       -0.367    65.022    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]
  -------------------------------------------------------------------
                         required time                         65.022    
                         arrival time                          -8.864    
  -------------------------------------------------------------------
                         slack                                 56.158    

Slack (MET) :             56.181ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        2.733ns  (logic 0.361ns (13.207%)  route 2.372ns (86.793%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.426ns = ( 35.426 - 30.000 ) 
    Source Clock Delay      (SCD):    6.232ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           4.530     4.530    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.650 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.582     6.232    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X52Y225        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y225        FDCE (Prop_fdce_C_Q)         0.308     6.540 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           1.071     7.611    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X52Y224        LUT2 (Prop_lut2_I1_O)        0.053     7.664 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          1.301     8.965    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X51Y225        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.895    63.895    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    64.008 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         1.418    65.426    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X51Y225        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.000    65.426    
                         clock uncertainty           -0.035    65.390    
    SLICE_X51Y225        FDCE (Setup_fdce_C_CE)      -0.244    65.146    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         65.146    
                         arrival time                          -8.965    
  -------------------------------------------------------------------
                         slack                                 56.181    

Slack (MET) :             56.181ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        2.733ns  (logic 0.361ns (13.207%)  route 2.372ns (86.793%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.426ns = ( 35.426 - 30.000 ) 
    Source Clock Delay      (SCD):    6.232ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           4.530     4.530    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.650 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.582     6.232    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X52Y225        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y225        FDCE (Prop_fdce_C_Q)         0.308     6.540 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           1.071     7.611    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X52Y224        LUT2 (Prop_lut2_I1_O)        0.053     7.664 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          1.301     8.965    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X51Y225        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.895    63.895    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    64.008 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         1.418    65.426    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X51Y225        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.000    65.426    
                         clock uncertainty           -0.035    65.390    
    SLICE_X51Y225        FDCE (Setup_fdce_C_CE)      -0.244    65.146    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         65.146    
                         arrival time                          -8.965    
  -------------------------------------------------------------------
                         slack                                 56.181    

Slack (MET) :             56.181ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        2.632ns  (logic 0.361ns (13.714%)  route 2.271ns (86.286%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.425ns = ( 35.425 - 30.000 ) 
    Source Clock Delay      (SCD):    6.232ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           4.530     4.530    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.650 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.582     6.232    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X52Y225        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y225        FDCE (Prop_fdce_C_Q)         0.308     6.540 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           1.082     7.622    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X52Y224        LUT1 (Prop_lut1_I0_O)        0.053     7.675 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           1.189     8.864    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X52Y224        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.895    63.895    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    64.008 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         1.417    65.425    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X52Y224        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                         clock pessimism              0.000    65.425    
                         clock uncertainty           -0.035    65.389    
    SLICE_X52Y224        FDRE (Setup_fdre_C_R)       -0.344    65.045    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg
  -------------------------------------------------------------------
                         required time                         65.045    
                         arrival time                          -8.864    
  -------------------------------------------------------------------
                         slack                                 56.181    

Slack (MET) :             56.181ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        2.632ns  (logic 0.361ns (13.714%)  route 2.271ns (86.286%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.425ns = ( 35.425 - 30.000 ) 
    Source Clock Delay      (SCD):    6.232ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           4.530     4.530    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.650 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.582     6.232    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X52Y225        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y225        FDCE (Prop_fdce_C_Q)         0.308     6.540 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           1.082     7.622    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X52Y224        LUT1 (Prop_lut1_I0_O)        0.053     7.675 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           1.189     8.864    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X52Y224        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.895    63.895    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    64.008 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         1.417    65.425    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X52Y224        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/C
                         clock pessimism              0.000    65.425    
                         clock uncertainty           -0.035    65.389    
    SLICE_X52Y224        FDRE (Setup_fdre_C_R)       -0.344    65.045    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]
  -------------------------------------------------------------------
                         required time                         65.045    
                         arrival time                          -8.864    
  -------------------------------------------------------------------
                         slack                                 56.181    

Slack (MET) :             56.181ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        2.632ns  (logic 0.361ns (13.714%)  route 2.271ns (86.286%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.425ns = ( 35.425 - 30.000 ) 
    Source Clock Delay      (SCD):    6.232ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           4.530     4.530    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.650 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.582     6.232    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X52Y225        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y225        FDCE (Prop_fdce_C_Q)         0.308     6.540 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           1.082     7.622    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X52Y224        LUT1 (Prop_lut1_I0_O)        0.053     7.675 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           1.189     8.864    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X52Y224        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.895    63.895    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    64.008 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         1.417    65.425    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X52Y224        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/C
                         clock pessimism              0.000    65.425    
                         clock uncertainty           -0.035    65.389    
    SLICE_X52Y224        FDRE (Setup_fdre_C_R)       -0.344    65.045    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]
  -------------------------------------------------------------------
                         required time                         65.045    
                         arrival time                          -8.864    
  -------------------------------------------------------------------
                         slack                                 56.181    

Slack (MET) :             56.181ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        2.632ns  (logic 0.361ns (13.714%)  route 2.271ns (86.286%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.425ns = ( 35.425 - 30.000 ) 
    Source Clock Delay      (SCD):    6.232ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           4.530     4.530    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.650 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.582     6.232    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X52Y225        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y225        FDCE (Prop_fdce_C_Q)         0.308     6.540 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           1.082     7.622    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X52Y224        LUT1 (Prop_lut1_I0_O)        0.053     7.675 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           1.189     8.864    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X52Y224        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.895    63.895    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    64.008 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         1.417    65.425    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X52Y224        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
                         clock pessimism              0.000    65.425    
                         clock uncertainty           -0.035    65.389    
    SLICE_X52Y224        FDRE (Setup_fdre_C_R)       -0.344    65.045    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]
  -------------------------------------------------------------------
                         required time                         65.045    
                         arrival time                          -8.864    
  -------------------------------------------------------------------
                         slack                                 56.181    

Slack (MET) :             56.181ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        2.632ns  (logic 0.361ns (13.714%)  route 2.271ns (86.286%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.425ns = ( 35.425 - 30.000 ) 
    Source Clock Delay      (SCD):    6.232ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           4.530     4.530    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.650 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.582     6.232    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X52Y225        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y225        FDCE (Prop_fdce_C_Q)         0.308     6.540 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           1.082     7.622    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X52Y224        LUT1 (Prop_lut1_I0_O)        0.053     7.675 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           1.189     8.864    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X52Y224        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.895    63.895    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    64.008 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         1.417    65.425    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X52Y224        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]/C
                         clock pessimism              0.000    65.425    
                         clock uncertainty           -0.035    65.389    
    SLICE_X52Y224        FDRE (Setup_fdre_C_R)       -0.344    65.045    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]
  -------------------------------------------------------------------
                         required time                         65.045    
                         arrival time                          -8.864    
  -------------------------------------------------------------------
                         slack                                 56.181    

Slack (MET) :             56.181ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        2.632ns  (logic 0.361ns (13.714%)  route 2.271ns (86.286%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.425ns = ( 35.425 - 30.000 ) 
    Source Clock Delay      (SCD):    6.232ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           4.530     4.530    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.650 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.582     6.232    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X52Y225        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y225        FDCE (Prop_fdce_C_Q)         0.308     6.540 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           1.082     7.622    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X52Y224        LUT1 (Prop_lut1_I0_O)        0.053     7.675 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           1.189     8.864    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X52Y224        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.895    63.895    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    64.008 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         1.417    65.425    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X52Y224        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]/C
                         clock pessimism              0.000    65.425    
                         clock uncertainty           -0.035    65.389    
    SLICE_X52Y224        FDRE (Setup_fdre_C_R)       -0.344    65.045    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]
  -------------------------------------------------------------------
                         required time                         65.045    
                         arrival time                          -8.864    
  -------------------------------------------------------------------
                         slack                                 56.181    

Slack (MET) :             56.181ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        2.632ns  (logic 0.361ns (13.714%)  route 2.271ns (86.286%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.425ns = ( 35.425 - 30.000 ) 
    Source Clock Delay      (SCD):    6.232ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           4.530     4.530    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.650 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.582     6.232    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X52Y225        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y225        FDCE (Prop_fdce_C_Q)         0.308     6.540 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           1.082     7.622    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X52Y224        LUT1 (Prop_lut1_I0_O)        0.053     7.675 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           1.189     8.864    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X52Y224        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.895    63.895    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    64.008 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         1.417    65.425    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X52Y224        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]/C
                         clock pessimism              0.000    65.425    
                         clock uncertainty           -0.035    65.389    
    SLICE_X52Y224        FDRE (Setup_fdre_C_R)       -0.344    65.045    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]
  -------------------------------------------------------------------
                         required time                         65.045    
                         arrival time                          -8.864    
  -------------------------------------------------------------------
                         slack                                 56.181    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.157ns  (logic 0.146ns (12.616%)  route 1.011ns (87.384%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.677ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.463ns
    Source Clock Delay      (SCD):    2.786ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.144     2.144    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.170 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.616     2.786    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X52Y225        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y225        FDCE (Prop_fdce_C_Q)         0.118     2.904 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.478     3.382    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X52Y224        LUT2 (Prop_lut2_I1_O)        0.028     3.410 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.533     3.943    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X50Y224        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.593     2.593    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.623 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         0.840     3.463    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X50Y224        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.000     3.463    
    SLICE_X50Y224        FDCE (Hold_fdce_C_CE)        0.030     3.493    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.493    
                         arrival time                           3.943    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.157ns  (logic 0.146ns (12.616%)  route 1.011ns (87.384%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.677ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.463ns
    Source Clock Delay      (SCD):    2.786ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.144     2.144    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.170 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.616     2.786    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X52Y225        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y225        FDCE (Prop_fdce_C_Q)         0.118     2.904 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.478     3.382    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X52Y224        LUT2 (Prop_lut2_I1_O)        0.028     3.410 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.533     3.943    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X50Y224        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.593     2.593    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.623 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         0.840     3.463    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X50Y224        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.000     3.463    
    SLICE_X50Y224        FDCE (Hold_fdce_C_CE)        0.030     3.493    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.493    
                         arrival time                           3.943    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.157ns  (logic 0.146ns (12.616%)  route 1.011ns (87.384%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.677ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.463ns
    Source Clock Delay      (SCD):    2.786ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.144     2.144    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.170 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.616     2.786    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X52Y225        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y225        FDCE (Prop_fdce_C_Q)         0.118     2.904 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.478     3.382    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X52Y224        LUT2 (Prop_lut2_I1_O)        0.028     3.410 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.533     3.943    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X50Y224        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.593     2.593    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.623 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         0.840     3.463    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X50Y224        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.000     3.463    
    SLICE_X50Y224        FDCE (Hold_fdce_C_CE)        0.030     3.493    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.493    
                         arrival time                           3.943    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.157ns  (logic 0.146ns (12.616%)  route 1.011ns (87.384%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.677ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.463ns
    Source Clock Delay      (SCD):    2.786ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.144     2.144    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.170 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.616     2.786    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X52Y225        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y225        FDCE (Prop_fdce_C_Q)         0.118     2.904 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.478     3.382    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X52Y224        LUT2 (Prop_lut2_I1_O)        0.028     3.410 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.533     3.943    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X50Y224        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.593     2.593    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.623 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         0.840     3.463    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X50Y224        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.000     3.463    
    SLICE_X50Y224        FDCE (Hold_fdce_C_CE)        0.030     3.493    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.493    
                         arrival time                           3.943    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.157ns  (logic 0.146ns (12.616%)  route 1.011ns (87.384%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.677ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.463ns
    Source Clock Delay      (SCD):    2.786ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.144     2.144    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.170 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.616     2.786    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X52Y225        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y225        FDCE (Prop_fdce_C_Q)         0.118     2.904 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.478     3.382    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X52Y224        LUT2 (Prop_lut2_I1_O)        0.028     3.410 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.533     3.943    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X50Y224        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.593     2.593    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.623 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         0.840     3.463    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X50Y224        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.000     3.463    
    SLICE_X50Y224        FDCE (Hold_fdce_C_CE)        0.030     3.493    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.493    
                         arrival time                           3.943    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.157ns  (logic 0.146ns (12.616%)  route 1.011ns (87.384%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.677ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.463ns
    Source Clock Delay      (SCD):    2.786ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.144     2.144    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.170 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.616     2.786    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X52Y225        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y225        FDCE (Prop_fdce_C_Q)         0.118     2.904 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.478     3.382    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X52Y224        LUT2 (Prop_lut2_I1_O)        0.028     3.410 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.533     3.943    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X50Y224        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.593     2.593    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.623 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         0.840     3.463    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X50Y224        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.000     3.463    
    SLICE_X50Y224        FDCE (Hold_fdce_C_CE)        0.030     3.493    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.493    
                         arrival time                           3.943    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.157ns  (logic 0.146ns (12.616%)  route 1.011ns (87.384%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.677ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.463ns
    Source Clock Delay      (SCD):    2.786ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.144     2.144    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.170 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.616     2.786    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X52Y225        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y225        FDCE (Prop_fdce_C_Q)         0.118     2.904 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.478     3.382    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X52Y224        LUT2 (Prop_lut2_I1_O)        0.028     3.410 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.533     3.943    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X50Y224        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.593     2.593    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.623 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         0.840     3.463    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X50Y224        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.000     3.463    
    SLICE_X50Y224        FDCE (Hold_fdce_C_CE)        0.030     3.493    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.493    
                         arrival time                           3.943    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.157ns  (logic 0.146ns (12.616%)  route 1.011ns (87.384%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.677ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.463ns
    Source Clock Delay      (SCD):    2.786ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.144     2.144    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.170 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.616     2.786    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X52Y225        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y225        FDCE (Prop_fdce_C_Q)         0.118     2.904 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.478     3.382    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X52Y224        LUT2 (Prop_lut2_I1_O)        0.028     3.410 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.533     3.943    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X50Y224        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.593     2.593    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.623 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         0.840     3.463    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X50Y224        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.000     3.463    
    SLICE_X50Y224        FDCE (Hold_fdce_C_CE)        0.030     3.493    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.493    
                         arrival time                           3.943    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.178ns  (logic 0.146ns (12.391%)  route 1.032ns (87.609%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.462ns
    Source Clock Delay      (SCD):    2.786ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.144     2.144    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.170 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.616     2.786    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X52Y225        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y225        FDCE (Prop_fdce_C_Q)         0.118     2.904 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.483     3.387    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X52Y224        LUT1 (Prop_lut1_I0_O)        0.028     3.415 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.549     3.964    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X52Y224        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.593     2.593    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.623 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         0.839     3.462    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X52Y224        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                         clock pessimism              0.000     3.462    
    SLICE_X52Y224        FDRE (Hold_fdre_C_R)         0.006     3.468    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg
  -------------------------------------------------------------------
                         required time                         -3.468    
                         arrival time                           3.964    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.178ns  (logic 0.146ns (12.391%)  route 1.032ns (87.609%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.462ns
    Source Clock Delay      (SCD):    2.786ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.144     2.144    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.170 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.616     2.786    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X52Y225        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y225        FDCE (Prop_fdce_C_Q)         0.118     2.904 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.483     3.387    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X52Y224        LUT1 (Prop_lut1_I0_O)        0.028     3.415 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.549     3.964    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X52Y224        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.593     2.593    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.623 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         0.839     3.462    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X52Y224        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/C
                         clock pessimism              0.000     3.462    
    SLICE_X52Y224        FDRE (Hold_fdre_C_R)         0.006     3.468    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.468    
                         arrival time                           3.964    
  -------------------------------------------------------------------
                         slack                                  0.496    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.732ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.486ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.732ns  (required time - arrival time)
  Source:                 system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/conf_cell/spi_clk_delay1[4].spi_clk_delay_reg[5]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.163ns  (logic 0.375ns (9.008%)  route 3.788ns (90.992%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -1.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.416ns = ( 11.416 - 10.000 ) 
    Source Clock Delay      (SCD):    3.339ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.580 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        1.759     3.339    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X59Y276        FDRE                                         r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y276        FDRE (Prop_fdre_C_Q)         0.269     3.608 f  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=2, routed)           0.738     4.346    dut/adc_config/adc_tran/reg2_in[0]
    SLICE_X60Y258        LUT3 (Prop_lut3_I0_O)        0.053     4.399 f  dut/adc_config/adc_tran/flag_need_read_i_1/O
                         net (fo=844, routed)         2.651     7.049    dut/conf_cell/rst
    SLICE_X91Y211        LUT2 (Prop_lut2_I1_O)        0.053     7.102 r  dut/conf_cell/spi_clk_delay1[4].spi_clk_delay_reg[5]_srl6_i_1/O
                         net (fo=1, routed)           0.399     7.502    dut/conf_cell/spi_clk_delay1[4].spi_clk_delay_reg[5]_srl6_i_1_n_0
    SLICE_X90Y204        SRL16E                                       r  dut/conf_cell/spi_clk_delay1[4].spi_clk_delay_reg[5]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         1.874    11.874    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.289     7.585 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.304     9.889    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       1.414    11.416    dut/conf_cell/clk_ila
    SLICE_X90Y204        SRL16E                                       r  dut/conf_cell/spi_clk_delay1[4].spi_clk_delay_reg[5]_srl6/CLK
                         clock pessimism              0.000    11.416    
                         clock uncertainty           -0.156    11.260    
    SLICE_X90Y204        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.026    11.234    dut/conf_cell/spi_clk_delay1[4].spi_clk_delay_reg[5]_srl6
  -------------------------------------------------------------------
                         required time                         11.234    
                         arrival time                          -7.502    
  -------------------------------------------------------------------
                         slack                                  3.732    

Slack (MET) :             3.941ns  (required time - arrival time)
  Source:                 system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/ctrl_cell/spi_clk_delay1[4].spi_clk_delay_reg[5]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.837ns  (logic 0.388ns (10.111%)  route 3.449ns (89.889%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -1.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.412ns = ( 11.412 - 10.000 ) 
    Source Clock Delay      (SCD):    3.339ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.580 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        1.759     3.339    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X59Y276        FDRE                                         r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y276        FDRE (Prop_fdre_C_Q)         0.269     3.608 f  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=2, routed)           0.738     4.346    dut/adc_config/adc_tran/reg2_in[0]
    SLICE_X60Y258        LUT3 (Prop_lut3_I0_O)        0.053     4.399 f  dut/adc_config/adc_tran/flag_need_read_i_1/O
                         net (fo=844, routed)         1.847     6.246    dut/ctrl_cell/rst
    SLICE_X73Y232        LUT5 (Prop_lut5_I4_O)        0.066     6.312 r  dut/ctrl_cell/spi_clk_delay1[4].spi_clk_delay_reg[5]_srl6_i_1/O
                         net (fo=1, routed)           0.865     7.176    dut/ctrl_cell/spi_clk_delay1[4].spi_clk_delay_reg[5]_srl6_i_1_n_0
    SLICE_X66Y226        SRL16E                                       r  dut/ctrl_cell/spi_clk_delay1[4].spi_clk_delay_reg[5]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         1.874    11.874    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.289     7.585 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.304     9.889    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       1.410    11.412    dut/ctrl_cell/clk_ila
    SLICE_X66Y226        SRL16E                                       r  dut/ctrl_cell/spi_clk_delay1[4].spi_clk_delay_reg[5]_srl6/CLK
                         clock pessimism              0.000    11.412    
                         clock uncertainty           -0.156    11.256    
    SLICE_X66Y226        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.138    11.118    dut/ctrl_cell/spi_clk_delay1[4].spi_clk_delay_reg[5]_srl6
  -------------------------------------------------------------------
                         required time                         11.118    
                         arrival time                          -7.176    
  -------------------------------------------------------------------
                         slack                                  3.941    

Slack (MET) :             4.595ns  (required time - arrival time)
  Source:                 system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.521ns  (logic 0.424ns (12.043%)  route 3.097ns (87.957%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -1.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 11.570 - 10.000 ) 
    Source Clock Delay      (SCD):    3.361ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.580 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        1.781     3.361    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y254        FDRE                                         r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y254        FDRE (Prop_fdre_C_Q)         0.308     3.669 r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=34, routed)          1.063     4.732    dut/reg1_in[0]
    SLICE_X60Y257        LUT4 (Prop_lut4_I2_O)        0.053     4.785 r  dut/reg4_inferred_i_32/O
                         net (fo=16, routed)          2.033     6.819    dut/ila_0/inst/ila_core_inst/probe8[0]
    SLICE_X39Y250        LUT3 (Prop_lut3_I1_O)        0.063     6.882 r  dut/ila_0/inst/ila_core_inst/probeDelay1[0]_i_1__7/O
                         net (fo=1, routed)           0.000     6.882    dut/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[0]
    SLICE_X39Y250        FDRE                                         r  dut/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         1.874    11.874    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.289     7.585 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.304     9.889    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       1.568    11.570    dut/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X39Y250        FDRE                                         r  dut/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000    11.570    
                         clock uncertainty           -0.156    11.414    
    SLICE_X39Y250        FDRE (Setup_fdre_C_D)        0.063    11.477    dut/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.477    
                         arrival time                          -6.882    
  -------------------------------------------------------------------
                         slack                                  4.595    

Slack (MET) :             5.105ns  (required time - arrival time)
  Source:                 system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.039ns  (logic 0.426ns (14.019%)  route 2.613ns (85.981%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -1.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns = ( 11.569 - 10.000 ) 
    Source Clock Delay      (SCD):    3.361ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.580 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        1.781     3.361    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y254        FDRE                                         r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y254        FDRE (Prop_fdre_C_Q)         0.308     3.669 r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=34, routed)          1.124     4.793    dut/reg1_in[0]
    SLICE_X63Y256        LUT4 (Prop_lut4_I2_O)        0.053     4.846 r  dut/reg4_inferred_i_31/O
                         net (fo=16, routed)          1.489     6.335    dut/ila_0/inst/ila_core_inst/probe8[1]
    SLICE_X42Y251        LUT3 (Prop_lut3_I1_O)        0.065     6.400 r  dut/ila_0/inst/ila_core_inst/probeDelay1[1]_i_1/O
                         net (fo=1, routed)           0.000     6.400    dut/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[1]
    SLICE_X42Y251        FDRE                                         r  dut/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         1.874    11.874    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.289     7.585 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.304     9.889    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       1.567    11.569    dut/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X42Y251        FDRE                                         r  dut/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/C
                         clock pessimism              0.000    11.569    
                         clock uncertainty           -0.156    11.413    
    SLICE_X42Y251        FDRE (Setup_fdre_C_D)        0.092    11.505    dut/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.505    
                         arrival time                          -6.400    
  -------------------------------------------------------------------
                         slack                                  5.105    

Slack (MET) :             5.116ns  (required time - arrival time)
  Source:                 system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[26].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.903ns  (logic 0.361ns (12.436%)  route 2.542ns (87.564%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 11.568 - 10.000 ) 
    Source Clock Delay      (SCD):    3.361ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.580 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        1.781     3.361    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y254        FDRE                                         r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y254        FDRE (Prop_fdre_C_Q)         0.308     3.669 r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=34, routed)          1.063     4.732    dut/reg1_in[0]
    SLICE_X60Y257        LUT4 (Prop_lut4_I2_O)        0.053     4.785 r  dut/reg4_inferred_i_32/O
                         net (fo=16, routed)          1.479     6.264    dut/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[26].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe26[0]
    SLICE_X45Y251        FDRE                                         r  dut/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[26].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         1.874    11.874    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.289     7.585 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.304     9.889    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       1.566    11.568    dut/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[26].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X45Y251        FDRE                                         r  dut/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[26].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000    11.568    
                         clock uncertainty           -0.156    11.412    
    SLICE_X45Y251        FDRE (Setup_fdre_C_D)       -0.032    11.380    dut/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[26].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.380    
                         arrival time                          -6.264    
  -------------------------------------------------------------------
                         slack                                  5.116    

Slack (MET) :             5.205ns  (required time - arrival time)
  Source:                 system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.880ns  (logic 0.414ns (14.377%)  route 2.466ns (85.623%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -1.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 11.567 - 10.000 ) 
    Source Clock Delay      (SCD):    3.361ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.580 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        1.781     3.361    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y254        FDRE                                         r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y254        FDRE (Prop_fdre_C_Q)         0.308     3.669 r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=34, routed)          1.150     4.819    dut/reg1_in[0]
    SLICE_X68Y255        LUT4 (Prop_lut4_I2_O)        0.053     4.872 r  dut/reg4_inferred_i_26/O
                         net (fo=4, routed)           1.316     6.188    dut/ila_0/inst/ila_core_inst/probe8[6]
    SLICE_X47Y254        LUT3 (Prop_lut3_I1_O)        0.053     6.241 r  dut/ila_0/inst/ila_core_inst/probeDelay1[6]_i_1/O
                         net (fo=1, routed)           0.000     6.241    dut/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[6]
    SLICE_X47Y254        FDRE                                         r  dut/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         1.874    11.874    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.289     7.585 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.304     9.889    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       1.565    11.567    dut/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X47Y254        FDRE                                         r  dut/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
                         clock pessimism              0.000    11.567    
                         clock uncertainty           -0.156    11.411    
    SLICE_X47Y254        FDRE (Setup_fdre_C_D)        0.035    11.446    dut/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]
  -------------------------------------------------------------------
                         required time                         11.446    
                         arrival time                          -6.241    
  -------------------------------------------------------------------
                         slack                                  5.205    

Slack (MET) :             5.232ns  (required time - arrival time)
  Source:                 system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[26].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.810ns  (logic 0.361ns (12.846%)  route 2.449ns (87.154%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 11.567 - 10.000 ) 
    Source Clock Delay      (SCD):    3.361ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.580 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        1.781     3.361    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y254        FDRE                                         r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y254        FDRE (Prop_fdre_C_Q)         0.308     3.669 r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=34, routed)          1.150     4.819    dut/reg1_in[0]
    SLICE_X68Y255        LUT4 (Prop_lut4_I2_O)        0.053     4.872 r  dut/reg4_inferred_i_26/O
                         net (fo=4, routed)           1.299     6.171    dut/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[26].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe26[6]
    SLICE_X46Y253        FDRE                                         r  dut/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[26].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         1.874    11.874    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.289     7.585 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.304     9.889    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       1.565    11.567    dut/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[26].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X46Y253        FDRE                                         r  dut/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[26].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
                         clock pessimism              0.000    11.567    
                         clock uncertainty           -0.156    11.411    
    SLICE_X46Y253        FDRE (Setup_fdre_C_D)       -0.007    11.404    dut/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[26].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]
  -------------------------------------------------------------------
                         required time                         11.404    
                         arrival time                          -6.171    
  -------------------------------------------------------------------
                         slack                                  5.232    

Slack (MET) :             5.233ns  (required time - arrival time)
  Source:                 system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[26].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.797ns  (logic 0.361ns (12.905%)  route 2.436ns (87.095%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 11.568 - 10.000 ) 
    Source Clock Delay      (SCD):    3.361ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.580 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        1.781     3.361    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y254        FDRE                                         r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y254        FDRE (Prop_fdre_C_Q)         0.308     3.669 r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=34, routed)          1.124     4.793    dut/reg1_in[0]
    SLICE_X63Y256        LUT4 (Prop_lut4_I2_O)        0.053     4.846 r  dut/reg4_inferred_i_31/O
                         net (fo=16, routed)          1.313     6.158    dut/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[26].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe26[1]
    SLICE_X45Y251        FDRE                                         r  dut/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[26].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         1.874    11.874    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.289     7.585 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.304     9.889    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       1.566    11.568    dut/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[26].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X45Y251        FDRE                                         r  dut/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[26].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/C
                         clock pessimism              0.000    11.568    
                         clock uncertainty           -0.156    11.412    
    SLICE_X45Y251        FDRE (Setup_fdre_C_D)       -0.020    11.392    dut/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[26].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.392    
                         arrival time                          -6.158    
  -------------------------------------------------------------------
                         slack                                  5.233    

Slack (MET) :             5.284ns  (required time - arrival time)
  Source:                 system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[26].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.757ns  (logic 0.361ns (13.096%)  route 2.396ns (86.904%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 11.567 - 10.000 ) 
    Source Clock Delay      (SCD):    3.361ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.580 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        1.781     3.361    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y254        FDRE                                         r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y254        FDRE (Prop_fdre_C_Q)         0.308     3.669 r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=34, routed)          1.040     4.709    dut/reg1_in[0]
    SLICE_X68Y254        LUT4 (Prop_lut4_I2_O)        0.053     4.762 r  dut/reg4_inferred_i_28/O
                         net (fo=4, routed)           1.355     6.118    dut/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[26].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe26[4]
    SLICE_X46Y253        FDRE                                         r  dut/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[26].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         1.874    11.874    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.289     7.585 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.304     9.889    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       1.565    11.567    dut/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[26].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X46Y253        FDRE                                         r  dut/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[26].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/C
                         clock pessimism              0.000    11.567    
                         clock uncertainty           -0.156    11.411    
    SLICE_X46Y253        FDRE (Setup_fdre_C_D)       -0.009    11.402    dut/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[26].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]
  -------------------------------------------------------------------
                         required time                         11.402    
                         arrival time                          -6.118    
  -------------------------------------------------------------------
                         slack                                  5.284    

Slack (MET) :             5.285ns  (required time - arrival time)
  Source:                 system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg12_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][154]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.580ns  (logic 0.269ns (10.426%)  route 2.311ns (89.574%))
  Logic Levels:           0  
  Clock Path Skew:        -1.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 11.434 - 10.000 ) 
    Source Clock Delay      (SCD):    3.357ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.580 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        1.777     3.357    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X56Y299        FDRE                                         r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg12_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y299        FDRE (Prop_fdre_C_Q)         0.269     3.626 r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg12_reg[27]/Q
                         net (fo=3, routed)           2.311     5.937    dut/ila_0/inst/ila_core_inst/probe14[3]
    SLICE_X54Y249        SRL16E                                       r  dut/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][154]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         1.874    11.874    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.289     7.585 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.304     9.889    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       1.432    11.434    dut/ila_0/inst/ila_core_inst/clk
    SLICE_X54Y249        SRL16E                                       r  dut/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][154]_srl8/CLK
                         clock pessimism              0.000    11.434    
                         clock uncertainty           -0.156    11.278    
    SLICE_X54Y249        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.056    11.222    dut/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][154]_srl8
  -------------------------------------------------------------------
                         required time                         11.222    
                         arrival time                          -5.937    
  -------------------------------------------------------------------
                         slack                                  5.285    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg7_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][159]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.100ns (36.580%)  route 0.173ns (63.420%))
  Logic Levels:           0  
  Clock Path Skew:        -0.523ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        0.628     1.379    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y249        FDRE                                         r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg7_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y249        FDRE (Prop_fdre_C_Q)         0.100     1.479 r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg7_reg[16]/Q
                         net (fo=17, routed)          0.173     1.652    dut/ila_0/inst/ila_core_inst/probe15[0]
    SLICE_X54Y249        SRL16E                                       r  dut/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][159]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.973     0.973    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       0.854     0.856    dut/ila_0/inst/ila_core_inst/clk
    SLICE_X54Y249        SRL16E                                       r  dut/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][159]_srl8/CLK
                         clock pessimism              0.000     0.856    
                         clock uncertainty            0.156     1.012    
    SLICE_X54Y249        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.166    dut/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][159]_srl8
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.652    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg7_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][161]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.100ns (36.366%)  route 0.175ns (63.634%))
  Logic Levels:           0  
  Clock Path Skew:        -0.523ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        0.628     1.379    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y249        FDRE                                         r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg7_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y249        FDRE (Prop_fdre_C_Q)         0.100     1.479 r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg7_reg[18]/Q
                         net (fo=12, routed)          0.175     1.654    dut/ila_0/inst/ila_core_inst/probe15[2]
    SLICE_X54Y247        SRL16E                                       r  dut/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][161]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.973     0.973    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       0.854     0.856    dut/ila_0/inst/ila_core_inst/clk
    SLICE_X54Y247        SRL16E                                       r  dut/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][161]_srl8/CLK
                         clock pessimism              0.000     0.856    
                         clock uncertainty            0.156     1.012    
    SLICE_X54Y247        SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     1.110    dut/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][161]_srl8
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.654    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg7_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][160]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.100ns (35.869%)  route 0.179ns (64.131%))
  Logic Levels:           0  
  Clock Path Skew:        -0.523ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        0.628     1.379    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y249        FDRE                                         r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg7_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y249        FDRE (Prop_fdre_C_Q)         0.100     1.479 r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg7_reg[17]/Q
                         net (fo=12, routed)          0.179     1.658    dut/ila_0/inst/ila_core_inst/probe15[1]
    SLICE_X54Y247        SRL16E                                       r  dut/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][160]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.973     0.973    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       0.854     0.856    dut/ila_0/inst/ila_core_inst/clk
    SLICE_X54Y247        SRL16E                                       r  dut/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][160]_srl8/CLK
                         clock pessimism              0.000     0.856    
                         clock uncertainty            0.156     1.012    
    SLICE_X54Y247        SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     1.104    dut/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][160]_srl8
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.658    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg7_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][162]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.100ns (36.386%)  route 0.175ns (63.614%))
  Logic Levels:           0  
  Clock Path Skew:        -0.523ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        0.628     1.379    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y249        FDRE                                         r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg7_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y249        FDRE (Prop_fdre_C_Q)         0.100     1.479 r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg7_reg[19]/Q
                         net (fo=16, routed)          0.175     1.654    dut/ila_0/inst/ila_core_inst/probe15[3]
    SLICE_X54Y247        SRL16E                                       r  dut/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][162]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.973     0.973    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       0.854     0.856    dut/ila_0/inst/ila_core_inst/clk
    SLICE_X54Y247        SRL16E                                       r  dut/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][162]_srl8/CLK
                         clock pessimism              0.000     0.856    
                         clock uncertainty            0.156     1.012    
    SLICE_X54Y247        SRL16E (Hold_srl16e_CLK_D)
                                                      0.086     1.098    dut/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][162]_srl8
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.654    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg7_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][178]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.118ns (38.877%)  route 0.186ns (61.123%))
  Logic Levels:           0  
  Clock Path Skew:        -0.504ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.956ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        0.709     1.460    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y250        FDRE                                         r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg7_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y250        FDRE (Prop_fdre_C_Q)         0.118     1.578 r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg7_reg[3]/Q
                         net (fo=4, routed)           0.186     1.764    dut/ila_0/inst/ila_core_inst/probe17[3]
    SLICE_X54Y251        SRL16E                                       r  dut/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][178]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.973     0.973    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       0.954     0.956    dut/ila_0/inst/ila_core_inst/clk
    SLICE_X54Y251        SRL16E                                       r  dut/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][178]_srl8/CLK
                         clock pessimism              0.000     0.956    
                         clock uncertainty            0.156     1.112    
    SLICE_X54Y251        SRL16E (Hold_srl16e_CLK_D)
                                                      0.086     1.198    dut/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][178]_srl8
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg7_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][176]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.118ns (37.952%)  route 0.193ns (62.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.504ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.956ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        0.709     1.460    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y250        FDRE                                         r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg7_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y250        FDRE (Prop_fdre_C_Q)         0.118     1.578 r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg7_reg[1]/Q
                         net (fo=4, routed)           0.193     1.771    dut/ila_0/inst/ila_core_inst/probe17[1]
    SLICE_X54Y251        SRL16E                                       r  dut/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][176]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.973     0.973    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       0.954     0.956    dut/ila_0/inst/ila_core_inst/clk
    SLICE_X54Y251        SRL16E                                       r  dut/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][176]_srl8/CLK
                         clock pessimism              0.000     0.956    
                         clock uncertainty            0.156     1.112    
    SLICE_X54Y251        SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     1.204    dut/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][176]_srl8
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg7_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][180]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.100ns (30.798%)  route 0.225ns (69.202%))
  Logic Levels:           0  
  Clock Path Skew:        -0.504ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.956ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        0.709     1.460    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y250        FDRE                                         r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg7_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y250        FDRE (Prop_fdre_C_Q)         0.100     1.560 r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg7_reg[5]/Q
                         net (fo=4, routed)           0.225     1.785    dut/ila_0/inst/ila_core_inst/probe17[5]
    SLICE_X54Y251        SRL16E                                       r  dut/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][180]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.973     0.973    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       0.954     0.956    dut/ila_0/inst/ila_core_inst/clk
    SLICE_X54Y251        SRL16E                                       r  dut/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][180]_srl8/CLK
                         clock pessimism              0.000     0.956    
                         clock uncertainty            0.156     1.112    
    SLICE_X54Y251        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.214    dut/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][180]_srl8
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg7_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][163]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.091ns (33.439%)  route 0.181ns (66.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.523ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        0.628     1.379    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y249        FDRE                                         r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg7_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y249        FDRE (Prop_fdre_C_Q)         0.091     1.470 r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg7_reg[20]/Q
                         net (fo=15, routed)          0.181     1.651    dut/ila_0/inst/ila_core_inst/probe15[4]
    SLICE_X54Y247        SRL16E                                       r  dut/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][163]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.973     0.973    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       0.854     0.856    dut/ila_0/inst/ila_core_inst/clk
    SLICE_X54Y247        SRL16E                                       r  dut/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][163]_srl8/CLK
                         clock pessimism              0.000     0.856    
                         clock uncertainty            0.156     1.012    
    SLICE_X54Y247        SRL16E (Hold_srl16e_CLK_D)
                                                      0.057     1.069    dut/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][163]_srl8
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.118ns (42.031%)  route 0.163ns (57.969%))
  Logic Levels:           0  
  Clock Path Skew:        -0.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.958ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        0.707     1.458    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y254        FDRE                                         r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y254        FDRE (Prop_fdre_C_Q)         0.118     1.576 r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg1_reg[2]/Q
                         net (fo=2, routed)           0.163     1.739    dut/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe13[2]
    SLICE_X51Y253        FDRE                                         r  dut/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.973     0.973    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       0.956     0.958    dut/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X51Y253        FDRE                                         r  dut/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/C
                         clock pessimism              0.000     0.958    
                         clock uncertainty            0.156     1.114    
    SLICE_X51Y253        FDRE (Hold_fdre_C_D)         0.041     1.155    dut/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.118ns (42.816%)  route 0.158ns (57.184%))
  Logic Levels:           0  
  Clock Path Skew:        -0.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.958ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        0.707     1.458    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y254        FDRE                                         r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y254        FDRE (Prop_fdre_C_Q)         0.118     1.576 r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=34, routed)          0.158     1.734    dut/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe13[0]
    SLICE_X51Y253        FDRE                                         r  dut/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.973     0.973    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       0.956     0.958    dut/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X51Y253        FDRE                                         r  dut/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000     0.958    
                         clock uncertainty            0.156     1.114    
    SLICE_X51Y253        FDRE (Hold_fdre_C_D)         0.032     1.146    dut/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.146    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.587    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.893ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.611ns,  Total Violation       -0.611ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.893ns  (required time - arrival time)
  Source:                 dut/ctrl_cell/start_tran_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/ctrl_cell/reg_tran/ila_3/inst/ila_core_inst/shifted_data_in_reg[7][5]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.595ns  (logic 0.269ns (4.079%)  route 6.326ns (95.921%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.422ns = ( 11.422 - 10.000 ) 
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         2.008     2.008    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.548    -2.540 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.422    -0.118    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     0.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         1.584     1.586    dut/ctrl_cell/clk_in
    SLICE_X69Y234        FDRE                                         r  dut/ctrl_cell/start_tran_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y234        FDRE (Prop_fdre_C_Q)         0.269     1.855 r  dut/ctrl_cell/start_tran_reg/Q
                         net (fo=153, routed)         6.326     8.181    dut/ctrl_cell/reg_tran/ila_3/inst/ila_core_inst/probe1[0]
    SLICE_X94Y236        SRL16E                                       r  dut/ctrl_cell/reg_tran/ila_3/inst/ila_core_inst/shifted_data_in_reg[7][5]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         1.874    11.874    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.289     7.585 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.304     9.889    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       1.420    11.422    dut/ctrl_cell/reg_tran/ila_3/inst/ila_core_inst/clk
    SLICE_X94Y236        SRL16E                                       r  dut/ctrl_cell/reg_tran/ila_3/inst/ila_core_inst/shifted_data_in_reg[7][5]_srl8/CLK
                         clock pessimism             -0.125    11.297    
                         clock uncertainty           -0.194    11.103    
    SLICE_X94Y236        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    11.073    dut/ctrl_cell/reg_tran/ila_3/inst/ila_core_inst/shifted_data_in_reg[7][5]_srl8
  -------------------------------------------------------------------
                         required time                         11.073    
                         arrival time                          -8.181    
  -------------------------------------------------------------------
                         slack                                  2.893    

Slack (MET) :             6.280ns  (required time - arrival time)
  Source:                 dut/conf_cell/config_cell_end_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[19].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.192ns  (logic 0.269ns (8.428%)  route 2.923ns (91.572%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 11.436 - 10.000 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         2.008     2.008    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.548    -2.540 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.422    -0.118    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     0.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         1.598     1.600    dut/conf_cell/clk_in
    SLICE_X112Y216       FDRE                                         r  dut/conf_cell/config_cell_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y216       FDRE (Prop_fdre_C_Q)         0.269     1.869 r  dut/conf_cell/config_cell_end_reg/Q
                         net (fo=10, routed)          2.923     4.792    dut/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[19].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe19[0]
    SLICE_X35Y240        FDRE                                         r  dut/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[19].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         1.874    11.874    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.289     7.585 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.304     9.889    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       1.434    11.436    dut/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[19].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X35Y240        FDRE                                         r  dut/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[19].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism             -0.125    11.311    
                         clock uncertainty           -0.194    11.117    
    SLICE_X35Y240        FDRE (Setup_fdre_C_D)       -0.045    11.072    dut/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[19].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.072    
                         arrival time                          -4.792    
  -------------------------------------------------------------------
                         slack                                  6.280    

Slack (MET) :             6.388ns  (required time - arrival time)
  Source:                 dut/ctrl_cell/read_end_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.210ns  (logic 0.322ns (10.032%)  route 2.888ns (89.968%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 11.437 - 10.000 ) 
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         2.008     2.008    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.548    -2.540 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.422    -0.118    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     0.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         1.590     1.592    dut/ctrl_cell/clk_in
    SLICE_X64Y240        FDRE                                         r  dut/ctrl_cell/read_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y240        FDRE (Prop_fdre_C_Q)         0.269     1.861 r  dut/ctrl_cell/read_end_reg/Q
                         net (fo=8, routed)           2.888     4.749    dut/ila_0/inst/ila_core_inst/probe5[0]
    SLICE_X36Y245        LUT3 (Prop_lut3_I1_O)        0.053     4.802 r  dut/ila_0/inst/ila_core_inst/probeDelay1[0]_i_1__4/O
                         net (fo=1, routed)           0.000     4.802    dut/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[0]
    SLICE_X36Y245        FDRE                                         r  dut/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         1.874    11.874    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.289     7.585 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.304     9.889    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       1.435    11.437    dut/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X36Y245        FDRE                                         r  dut/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism             -0.125    11.312    
                         clock uncertainty           -0.194    11.118    
    SLICE_X36Y245        FDRE (Setup_fdre_C_D)        0.071    11.189    dut/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.189    
                         arrival time                          -4.802    
  -------------------------------------------------------------------
                         slack                                  6.388    

Slack (MET) :             6.423ns  (required time - arrival time)
  Source:                 dut/ctrl_cell/adc_config_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/ctrl_cell/ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.049ns  (logic 0.269ns (8.822%)  route 2.780ns (91.178%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 11.430 - 10.000 ) 
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         2.008     2.008    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.548    -2.540 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.422    -0.118    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     0.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         1.592     1.594    dut/ctrl_cell/clk_in
    SLICE_X60Y240        FDRE                                         r  dut/ctrl_cell/adc_config_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y240        FDRE (Prop_fdre_C_Q)         0.269     1.863 r  dut/ctrl_cell/adc_config_en_reg/Q
                         net (fo=8, routed)           2.780     4.643    dut/ctrl_cell/ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe7[0]
    SLICE_X47Y234        FDRE                                         r  dut/ctrl_cell/ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         1.874    11.874    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.289     7.585 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.304     9.889    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       1.428    11.430    dut/ctrl_cell/ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X47Y234        FDRE                                         r  dut/ctrl_cell/ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism             -0.125    11.305    
                         clock uncertainty           -0.194    11.111    
    SLICE_X47Y234        FDRE (Setup_fdre_C_D)       -0.045    11.066    dut/ctrl_cell/ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.066    
                         arrival time                          -4.643    
  -------------------------------------------------------------------
                         slack                                  6.423    

Slack (MET) :             6.678ns  (required time - arrival time)
  Source:                 dut/ctrl_cell/start_tran2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/ctrl_cell/reg_tran2/ila_4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.803ns  (logic 0.308ns (10.989%)  route 2.495ns (89.011%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.421ns = ( 11.421 - 10.000 ) 
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         2.008     2.008    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.548    -2.540 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.422    -0.118    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     0.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         1.586     1.588    dut/ctrl_cell/clk_in
    SLICE_X70Y237        FDRE                                         r  dut/ctrl_cell/start_tran2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y237        FDRE (Prop_fdre_C_Q)         0.308     1.896 r  dut/ctrl_cell/start_tran2_reg/Q
                         net (fo=80, routed)          2.495     4.391    dut/ctrl_cell/reg_tran2/ila_4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe5[0]
    SLICE_X108Y225       FDRE                                         r  dut/ctrl_cell/reg_tran2/ila_4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         1.874    11.874    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.289     7.585 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.304     9.889    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       1.419    11.421    dut/ctrl_cell/reg_tran2/ila_4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X108Y225       FDRE                                         r  dut/ctrl_cell/reg_tran2/ila_4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism             -0.125    11.296    
                         clock uncertainty           -0.194    11.102    
    SLICE_X108Y225       FDRE (Setup_fdre_C_D)       -0.034    11.068    dut/ctrl_cell/reg_tran2/ila_4/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.068    
                         arrival time                          -4.391    
  -------------------------------------------------------------------
                         slack                                  6.678    

Slack (MET) :             6.720ns  (required time - arrival time)
  Source:                 dut/ctrl_cell/adc_config_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/ctrl_cell/ila_1/inst/ila_core_inst/shifted_data_in_reg[7][169]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.768ns  (logic 0.269ns (9.718%)  route 2.499ns (90.282%))
  Logic Levels:           0  
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 11.436 - 10.000 ) 
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         2.008     2.008    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.548    -2.540 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.422    -0.118    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     0.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         1.592     1.594    dut/ctrl_cell/clk_in
    SLICE_X60Y240        FDRE                                         r  dut/ctrl_cell/adc_config_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y240        FDRE (Prop_fdre_C_Q)         0.269     1.863 r  dut/ctrl_cell/adc_config_en_reg/Q
                         net (fo=8, routed)           2.499     4.362    dut/ctrl_cell/ila_1/inst/ila_core_inst/probe7[0]
    SLICE_X32Y242        SRL16E                                       r  dut/ctrl_cell/ila_1/inst/ila_core_inst/shifted_data_in_reg[7][169]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         1.874    11.874    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.289     7.585 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.304     9.889    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       1.434    11.436    dut/ctrl_cell/ila_1/inst/ila_core_inst/clk
    SLICE_X32Y242        SRL16E                                       r  dut/ctrl_cell/ila_1/inst/ila_core_inst/shifted_data_in_reg[7][169]_srl8/CLK
                         clock pessimism             -0.125    11.311    
                         clock uncertainty           -0.194    11.117    
    SLICE_X32Y242        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.035    11.082    dut/ctrl_cell/ila_1/inst/ila_core_inst/shifted_data_in_reg[7][169]_srl8
  -------------------------------------------------------------------
                         required time                         11.082    
                         arrival time                          -4.362    
  -------------------------------------------------------------------
                         slack                                  6.720    

Slack (MET) :             6.746ns  (required time - arrival time)
  Source:                 dut/conf_cell/config_cell_end_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][184]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.863ns  (logic 0.269ns (9.397%)  route 2.594ns (90.603%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 11.565 - 10.000 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         2.008     2.008    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.548    -2.540 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.422    -0.118    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     0.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         1.598     1.600    dut/conf_cell/clk_in
    SLICE_X112Y216       FDRE                                         r  dut/conf_cell/config_cell_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y216       FDRE (Prop_fdre_C_Q)         0.269     1.869 r  dut/conf_cell/config_cell_end_reg/Q
                         net (fo=10, routed)          2.594     4.463    dut/ila_0/inst/ila_core_inst/probe19[0]
    SLICE_X54Y256        SRL16E                                       r  dut/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][184]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         1.874    11.874    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.289     7.585 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.304     9.889    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       1.563    11.565    dut/ila_0/inst/ila_core_inst/clk
    SLICE_X54Y256        SRL16E                                       r  dut/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][184]_srl8/CLK
                         clock pessimism             -0.125    11.440    
                         clock uncertainty           -0.194    11.246    
    SLICE_X54Y256        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.038    11.208    dut/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][184]_srl8
  -------------------------------------------------------------------
                         required time                         11.208    
                         arrival time                          -4.463    
  -------------------------------------------------------------------
                         slack                                  6.746    

Slack (MET) :             6.894ns  (required time - arrival time)
  Source:                 dut/ctrl_cell/ctrl_stat_cell_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/ctrl_cell/ila_1/inst/ila_core_inst/shifted_data_in_reg[7][6]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.591ns  (logic 0.308ns (11.886%)  route 2.283ns (88.114%))
  Logic Levels:           0  
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 11.433 - 10.000 ) 
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         2.008     2.008    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.548    -2.540 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.422    -0.118    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     0.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         1.583     1.585    dut/ctrl_cell/clk_in
    SLICE_X66Y232        FDRE                                         r  dut/ctrl_cell/ctrl_stat_cell_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y232        FDRE (Prop_fdre_C_Q)         0.308     1.893 r  dut/ctrl_cell/ctrl_stat_cell_reg[6]/Q
                         net (fo=23, routed)          2.283     4.176    dut/ctrl_cell/ila_1/inst/ila_core_inst/probe0[6]
    SLICE_X34Y236        SRL16E                                       r  dut/ctrl_cell/ila_1/inst/ila_core_inst/shifted_data_in_reg[7][6]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         1.874    11.874    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.289     7.585 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.304     9.889    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       1.431    11.433    dut/ctrl_cell/ila_1/inst/ila_core_inst/clk
    SLICE_X34Y236        SRL16E                                       r  dut/ctrl_cell/ila_1/inst/ila_core_inst/shifted_data_in_reg[7][6]_srl8/CLK
                         clock pessimism             -0.125    11.308    
                         clock uncertainty           -0.194    11.114    
    SLICE_X34Y236        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    11.070    dut/ctrl_cell/ila_1/inst/ila_core_inst/shifted_data_in_reg[7][6]_srl8
  -------------------------------------------------------------------
                         required time                         11.070    
                         arrival time                          -4.176    
  -------------------------------------------------------------------
                         slack                                  6.894    

Slack (MET) :             6.939ns  (required time - arrival time)
  Source:                 dut/ctrl_cell/ctrl_stat_cell_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/ctrl_cell/ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.623ns  (logic 0.361ns (13.761%)  route 2.262ns (86.239%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 11.431 - 10.000 ) 
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         2.008     2.008    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.548    -2.540 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.422    -0.118    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     0.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         1.583     1.585    dut/ctrl_cell/clk_in
    SLICE_X66Y232        FDRE                                         r  dut/ctrl_cell/ctrl_stat_cell_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y232        FDRE (Prop_fdre_C_Q)         0.308     1.893 r  dut/ctrl_cell/ctrl_stat_cell_reg[6]/Q
                         net (fo=23, routed)          2.262     4.155    dut/ctrl_cell/ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/probe0[6]
    SLICE_X49Y235        LUT3 (Prop_lut3_I2_O)        0.053     4.208 r  dut/ctrl_cell/ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/probeDelay1[6]_i_1__0/O
                         net (fo=1, routed)           0.000     4.208    dut/ctrl_cell/ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[6]
    SLICE_X49Y235        FDRE                                         r  dut/ctrl_cell/ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         1.874    11.874    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.289     7.585 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.304     9.889    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       1.429    11.431    dut/ctrl_cell/ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X49Y235        FDRE                                         r  dut/ctrl_cell/ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
                         clock pessimism             -0.125    11.306    
                         clock uncertainty           -0.194    11.112    
    SLICE_X49Y235        FDRE (Setup_fdre_C_D)        0.035    11.147    dut/ctrl_cell/ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]
  -------------------------------------------------------------------
                         required time                         11.147    
                         arrival time                          -4.208    
  -------------------------------------------------------------------
                         slack                                  6.939    

Slack (MET) :             6.991ns  (required time - arrival time)
  Source:                 dut/ctrl_cell/config_array_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/ctrl_cell/spi_clk_delay1[4].spi_clk2_delay_reg[5]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.496ns  (logic 0.322ns (12.902%)  route 2.174ns (87.098%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.427ns = ( 11.427 - 10.000 ) 
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         2.008     2.008    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.548    -2.540 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.422    -0.118    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     0.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         1.582     1.584    dut/ctrl_cell/clk_in
    SLICE_X72Y234        FDRE                                         r  dut/ctrl_cell/config_array_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y234        FDRE (Prop_fdre_C_Q)         0.269     1.853 r  dut/ctrl_cell/config_array_reg[0]/Q
                         net (fo=10, routed)          1.182     3.035    dut/ctrl_cell/config_array_reg_n_0_[0]
    SLICE_X73Y232        LUT4 (Prop_lut4_I2_O)        0.053     3.088 r  dut/ctrl_cell/spi_clk_delay1[4].spi_clk2_delay_reg[5]_srl6_i_1/O
                         net (fo=1, routed)           0.991     4.080    dut/ctrl_cell/spi_clk_delay1[4].spi_clk2_delay_reg[5]_srl6_i_1_n_0
    SLICE_X54Y232        SRL16E                                       r  dut/ctrl_cell/spi_clk_delay1[4].spi_clk2_delay_reg[5]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         1.874    11.874    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.289     7.585 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.304     9.889    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       1.425    11.427    dut/ctrl_cell/clk_ila
    SLICE_X54Y232        SRL16E                                       r  dut/ctrl_cell/spi_clk_delay1[4].spi_clk2_delay_reg[5]_srl6/CLK
                         clock pessimism             -0.125    11.302    
                         clock uncertainty           -0.194    11.108    
    SLICE_X54Y232        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.038    11.070    dut/ctrl_cell/spi_clk_delay1[4].spi_clk2_delay_reg[5]_srl6
  -------------------------------------------------------------------
                         required time                         11.070    
                         arrival time                          -4.080    
  -------------------------------------------------------------------
                         slack                                  6.991    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.611ns  (arrival time - required time)
  Source:                 dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.090ns  (logic 0.113ns (2.763%)  route 3.977ns (97.237%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        4.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.776ns
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         1.874     1.874    dut/clk_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.289    -2.415 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.304    -0.111    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     0.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         1.673     1.675    dut/vio_0/inst/PROBE_IN_INST/D[0]
    SLICE_X34Y279        FDRE                                         r  dut/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         2.008     2.008    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.548    -2.540 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.422    -0.118    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       1.774     1.776    dut/vio_0/inst/PROBE_IN_INST/clk
    SLICE_X34Y279        FDRE                                         r  dut/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
                         clock pessimism              0.125     1.901    
                         clock uncertainty            0.194     2.095    
    SLICE_X34Y279        FDRE (Hold_fdre_C_D)         0.191     2.286    dut/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.286    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                 -0.611    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dut/ctrl_cell/mcu_pulse_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/ctrl_cell/ila_1/inst/ila_core_inst/shifted_data_in_reg[7][31]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.100ns (12.788%)  route 0.682ns (87.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.722     0.722    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         0.622     0.624    dut/ctrl_cell/clk_in
    SLICE_X60Y243        FDRE                                         r  dut/ctrl_cell/mcu_pulse_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y243        FDRE (Prop_fdre_C_Q)         0.100     0.724 r  dut/ctrl_cell/mcu_pulse_cnt_reg[23]/Q
                         net (fo=9, routed)           0.682     1.406    dut/ctrl_cell/ila_1/inst/ila_core_inst/probe1[23]
    SLICE_X48Y239        SRL16E                                       r  dut/ctrl_cell/ila_1/inst/ila_core_inst/shifted_data_in_reg[7][31]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.973     0.973    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       0.854     0.856    dut/ctrl_cell/ila_1/inst/ila_core_inst/clk
    SLICE_X48Y239        SRL16E                                       r  dut/ctrl_cell/ila_1/inst/ila_core_inst/shifted_data_in_reg[7][31]_srl8/CLK
                         clock pessimism              0.077     0.933    
                         clock uncertainty            0.194     1.127    
    SLICE_X48Y239        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.281    dut/ctrl_cell/ila_1/inst/ila_core_inst/shifted_data_in_reg[7][31]_srl8
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.406    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 dut/dac_config/sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.147ns (20.766%)  route 0.561ns (79.234%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.722     0.722    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         0.629     0.631    dut/dac_config/clk_50M
    SLICE_X50Y242        FDRE                                         r  dut/dac_config/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y242        FDRE (Prop_fdre_C_Q)         0.118     0.749 r  dut/dac_config/sclk_reg/Q
                         net (fo=3, routed)           0.561     1.310    dut/ila_0/inst/ila_core_inst/probe3[0]
    SLICE_X33Y242        LUT3 (Prop_lut3_I1_O)        0.029     1.339 r  dut/ila_0/inst/ila_core_inst/probeDelay1[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.339    dut/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[0]
    SLICE_X33Y242        FDRE                                         r  dut/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.973     0.973    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       0.857     0.859    dut/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X33Y242        FDRE                                         r  dut/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.077     0.936    
                         clock uncertainty            0.194     1.130    
    SLICE_X33Y242        FDRE (Hold_fdre_C_D)         0.075     1.205    dut/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.205    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 dut/ctrl_cell/mcu_pulse_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/ctrl_cell/ila_1/inst/ila_core_inst/shifted_data_in_reg[7][25]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.100ns (13.486%)  route 0.642ns (86.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.623ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.722     0.722    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         0.621     0.623    dut/ctrl_cell/clk_in
    SLICE_X60Y242        FDRE                                         r  dut/ctrl_cell/mcu_pulse_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y242        FDRE (Prop_fdre_C_Q)         0.100     0.723 r  dut/ctrl_cell/mcu_pulse_cnt_reg[17]/Q
                         net (fo=9, routed)           0.642     1.365    dut/ctrl_cell/ila_1/inst/ila_core_inst/probe1[17]
    SLICE_X48Y239        SRL16E                                       r  dut/ctrl_cell/ila_1/inst/ila_core_inst/shifted_data_in_reg[7][25]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.973     0.973    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       0.854     0.856    dut/ctrl_cell/ila_1/inst/ila_core_inst/clk
    SLICE_X48Y239        SRL16E                                       r  dut/ctrl_cell/ila_1/inst/ila_core_inst/shifted_data_in_reg[7][25]_srl8/CLK
                         clock pessimism              0.077     0.933    
                         clock uncertainty            0.194     1.127    
    SLICE_X48Y239        SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     1.225    dut/ctrl_cell/ila_1/inst/ila_core_inst/shifted_data_in_reg[7][25]_srl8
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 dut/ctrl_cell/mcu_pulse_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/ctrl_cell/ila_1/inst/ila_core_inst/shifted_data_in_reg[7][20]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.100ns (13.234%)  route 0.656ns (86.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.722     0.722    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         0.622     0.624    dut/ctrl_cell/clk_in
    SLICE_X57Y240        FDRE                                         r  dut/ctrl_cell/mcu_pulse_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y240        FDRE (Prop_fdre_C_Q)         0.100     0.724 r  dut/ctrl_cell/mcu_pulse_cnt_reg[12]/Q
                         net (fo=9, routed)           0.656     1.380    dut/ctrl_cell/ila_1/inst/ila_core_inst/probe1[12]
    SLICE_X48Y238        SRL16E                                       r  dut/ctrl_cell/ila_1/inst/ila_core_inst/shifted_data_in_reg[7][20]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.973     0.973    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       0.854     0.856    dut/ctrl_cell/ila_1/inst/ila_core_inst/clk
    SLICE_X48Y238        SRL16E                                       r  dut/ctrl_cell/ila_1/inst/ila_core_inst/shifted_data_in_reg[7][20]_srl8/CLK
                         clock pessimism              0.077     0.933    
                         clock uncertainty            0.194     1.127    
    SLICE_X48Y238        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.229    dut/ctrl_cell/ila_1/inst/ila_core_inst/shifted_data_in_reg[7][20]_srl8
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 dut/ctrl_cell/mcu_pulse_times_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/ctrl_cell/ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.118ns (17.071%)  route 0.573ns (82.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.722     0.722    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         0.630     0.632    dut/ctrl_cell/clk_in
    SLICE_X48Y243        FDRE                                         r  dut/ctrl_cell/mcu_pulse_times_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y243        FDRE (Prop_fdre_C_Q)         0.118     0.750 r  dut/ctrl_cell/mcu_pulse_times_reg[11]/Q
                         net (fo=5, routed)           0.573     1.323    dut/ctrl_cell/ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe5[11]
    SLICE_X49Y243        FDRE                                         r  dut/ctrl_cell/ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.973     0.973    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       0.856     0.858    dut/ctrl_cell/ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X49Y243        FDRE                                         r  dut/ctrl_cell/ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/C
                         clock pessimism              0.077     0.935    
                         clock uncertainty            0.194     1.129    
    SLICE_X49Y243        FDRE (Hold_fdre_C_D)         0.041     1.170    dut/ctrl_cell/ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dut/ctrl_cell/mcu_pulse_times_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/ctrl_cell/ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.118ns (16.995%)  route 0.576ns (83.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.722     0.722    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         0.631     0.633    dut/ctrl_cell/clk_in
    SLICE_X50Y247        FDRE                                         r  dut/ctrl_cell/mcu_pulse_times_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y247        FDRE (Prop_fdre_C_Q)         0.118     0.751 r  dut/ctrl_cell/mcu_pulse_times_reg[27]/Q
                         net (fo=5, routed)           0.576     1.327    dut/ctrl_cell/ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe5[27]
    SLICE_X49Y246        FDRE                                         r  dut/ctrl_cell/ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.973     0.973    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       0.856     0.858    dut/ctrl_cell/ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X49Y246        FDRE                                         r  dut/ctrl_cell/ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[27]/C
                         clock pessimism              0.077     0.935    
                         clock uncertainty            0.194     1.129    
    SLICE_X49Y246        FDRE (Hold_fdre_C_D)         0.039     1.168    dut/ctrl_cell/ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 dut/ctrl_cell/mcu_pulse_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/ctrl_cell/ila_1/inst/ila_core_inst/shifted_data_in_reg[7][26]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.100ns (13.279%)  route 0.653ns (86.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.623ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.722     0.722    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         0.621     0.623    dut/ctrl_cell/clk_in
    SLICE_X60Y242        FDRE                                         r  dut/ctrl_cell/mcu_pulse_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y242        FDRE (Prop_fdre_C_Q)         0.100     0.723 r  dut/ctrl_cell/mcu_pulse_cnt_reg[18]/Q
                         net (fo=10, routed)          0.653     1.376    dut/ctrl_cell/ila_1/inst/ila_core_inst/probe1[18]
    SLICE_X48Y239        SRL16E                                       r  dut/ctrl_cell/ila_1/inst/ila_core_inst/shifted_data_in_reg[7][26]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.973     0.973    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       0.854     0.856    dut/ctrl_cell/ila_1/inst/ila_core_inst/clk
    SLICE_X48Y239        SRL16E                                       r  dut/ctrl_cell/ila_1/inst/ila_core_inst/shifted_data_in_reg[7][26]_srl8/CLK
                         clock pessimism              0.077     0.933    
                         clock uncertainty            0.194     1.127    
    SLICE_X48Y239        SRL16E (Hold_srl16e_CLK_D)
                                                      0.086     1.213    dut/ctrl_cell/ila_1/inst/ila_core_inst/shifted_data_in_reg[7][26]_srl8
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.376    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 dut/ctrl_cell/mcu_pulse_times_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/ctrl_cell/ila_1/inst/ila_core_inst/shifted_data_in_reg[7][152]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.118ns (15.644%)  route 0.636ns (84.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.722     0.722    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         0.630     0.632    dut/ctrl_cell/clk_in
    SLICE_X48Y244        FDRE                                         r  dut/ctrl_cell/mcu_pulse_times_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y244        FDRE (Prop_fdre_C_Q)         0.118     0.750 r  dut/ctrl_cell/mcu_pulse_times_reg[16]/Q
                         net (fo=5, routed)           0.636     1.386    dut/ctrl_cell/ila_1/inst/ila_core_inst/probe5[16]
    SLICE_X42Y244        SRL16E                                       r  dut/ctrl_cell/ila_1/inst/ila_core_inst/shifted_data_in_reg[7][152]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.973     0.973    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       0.857     0.859    dut/ctrl_cell/ila_1/inst/ila_core_inst/clk
    SLICE_X42Y244        SRL16E                                       r  dut/ctrl_cell/ila_1/inst/ila_core_inst/shifted_data_in_reg[7][152]_srl8/CLK
                         clock pessimism              0.077     0.936    
                         clock uncertainty            0.194     1.130    
    SLICE_X42Y244        SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     1.222    dut/ctrl_cell/ila_1/inst/ila_core_inst/shifted_data_in_reg[7][152]_srl8
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 dut/ctrl_cell/mcu_pulse_times_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/ctrl_cell/ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.118ns (16.859%)  route 0.582ns (83.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.722     0.722    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         0.631     0.633    dut/ctrl_cell/clk_in
    SLICE_X50Y247        FDRE                                         r  dut/ctrl_cell/mcu_pulse_times_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y247        FDRE (Prop_fdre_C_Q)         0.118     0.751 r  dut/ctrl_cell/mcu_pulse_times_reg[31]/Q
                         net (fo=5, routed)           0.582     1.333    dut/ctrl_cell/ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe5[31]
    SLICE_X49Y246        FDRE                                         r  dut/ctrl_cell/ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.973     0.973    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       0.856     0.858    dut/ctrl_cell/ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X49Y246        FDRE                                         r  dut/ctrl_cell/ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[31]/C
                         clock pessimism              0.077     0.935    
                         clock uncertainty            0.194     1.129    
    SLICE_X49Y246        FDRE (Hold_fdre_C_D)         0.039     1.168    dut/ctrl_cell/ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.165    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       12.341ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.454ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.341ns  (required time - arrival time)
  Source:                 system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/conf_cell/FSM_sequential_config_ctrl_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.221ns  (logic 0.322ns (6.167%)  route 4.899ns (93.833%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 21.432 - 20.000 ) 
    Source Clock Delay      (SCD):    3.339ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.580 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        1.759     3.339    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X59Y276        FDRE                                         r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y276        FDRE (Prop_fdre_C_Q)         0.269     3.608 r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=2, routed)           0.738     4.346    dut/adc_config/adc_tran/reg2_in[0]
    SLICE_X60Y258        LUT3 (Prop_lut3_I0_O)        0.053     4.399 r  dut/adc_config/adc_tran/flag_need_read_i_1/O
                         net (fo=844, routed)         4.161     8.560    dut/conf_cell/rst
    SLICE_X112Y216       FDRE                                         r  dut/conf_cell/FSM_sequential_config_ctrl_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         1.874    21.874    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.289    17.585 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.304    19.889    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    20.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         1.430    21.432    dut/conf_cell/clk_in
    SLICE_X112Y216       FDRE                                         r  dut/conf_cell/FSM_sequential_config_ctrl_reg[0]/C
                         clock pessimism              0.000    21.432    
                         clock uncertainty           -0.164    21.268    
    SLICE_X112Y216       FDRE (Setup_fdre_C_R)       -0.367    20.901    dut/conf_cell/FSM_sequential_config_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         20.901    
                         arrival time                          -8.560    
  -------------------------------------------------------------------
                         slack                                 12.341    

Slack (MET) :             12.341ns  (required time - arrival time)
  Source:                 system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/conf_cell/config_cell_end_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.221ns  (logic 0.322ns (6.167%)  route 4.899ns (93.833%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 21.432 - 20.000 ) 
    Source Clock Delay      (SCD):    3.339ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.580 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        1.759     3.339    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X59Y276        FDRE                                         r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y276        FDRE (Prop_fdre_C_Q)         0.269     3.608 r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=2, routed)           0.738     4.346    dut/adc_config/adc_tran/reg2_in[0]
    SLICE_X60Y258        LUT3 (Prop_lut3_I0_O)        0.053     4.399 r  dut/adc_config/adc_tran/flag_need_read_i_1/O
                         net (fo=844, routed)         4.161     8.560    dut/conf_cell/rst
    SLICE_X112Y216       FDRE                                         r  dut/conf_cell/config_cell_end_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         1.874    21.874    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.289    17.585 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.304    19.889    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    20.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         1.430    21.432    dut/conf_cell/clk_in
    SLICE_X112Y216       FDRE                                         r  dut/conf_cell/config_cell_end_reg/C
                         clock pessimism              0.000    21.432    
                         clock uncertainty           -0.164    21.268    
    SLICE_X112Y216       FDRE (Setup_fdre_C_R)       -0.367    20.901    dut/conf_cell/config_cell_end_reg
  -------------------------------------------------------------------
                         required time                         20.901    
                         arrival time                          -8.560    
  -------------------------------------------------------------------
                         slack                                 12.341    

Slack (MET) :             12.349ns  (required time - arrival time)
  Source:                 system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/conf_cell/array0_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.339ns  (logic 0.375ns (7.024%)  route 4.964ns (92.976%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -1.904ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 21.435 - 20.000 ) 
    Source Clock Delay      (SCD):    3.339ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.580 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        1.759     3.339    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X59Y276        FDRE                                         r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y276        FDRE (Prop_fdre_C_Q)         0.269     3.608 f  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=2, routed)           0.738     4.346    dut/adc_config/adc_tran/reg2_in[0]
    SLICE_X60Y258        LUT3 (Prop_lut3_I0_O)        0.053     4.399 f  dut/adc_config/adc_tran/flag_need_read_i_1/O
                         net (fo=844, routed)         3.808     8.206    dut/conf_cell/rst
    SLICE_X114Y215       LUT4 (Prop_lut4_I3_O)        0.053     8.259 r  dut/conf_cell/array0[22]_i_1/O
                         net (fo=8, routed)           0.419     8.678    dut/conf_cell/array0[22]_i_1_n_0
    SLICE_X115Y215       FDRE                                         r  dut/conf_cell/array0_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         1.874    21.874    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.289    17.585 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.304    19.889    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    20.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         1.433    21.435    dut/conf_cell/clk_in
    SLICE_X115Y215       FDRE                                         r  dut/conf_cell/array0_reg[13]/C
                         clock pessimism              0.000    21.435    
                         clock uncertainty           -0.164    21.271    
    SLICE_X115Y215       FDRE (Setup_fdre_C_CE)      -0.244    21.027    dut/conf_cell/array0_reg[13]
  -------------------------------------------------------------------
                         required time                         21.027    
                         arrival time                          -8.678    
  -------------------------------------------------------------------
                         slack                                 12.349    

Slack (MET) :             12.368ns  (required time - arrival time)
  Source:                 system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/conf_cell/array0_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.319ns  (logic 0.375ns (7.050%)  route 4.944ns (92.950%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -1.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 21.434 - 20.000 ) 
    Source Clock Delay      (SCD):    3.339ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.580 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        1.759     3.339    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X59Y276        FDRE                                         r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y276        FDRE (Prop_fdre_C_Q)         0.269     3.608 f  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=2, routed)           0.738     4.346    dut/adc_config/adc_tran/reg2_in[0]
    SLICE_X60Y258        LUT3 (Prop_lut3_I0_O)        0.053     4.399 f  dut/adc_config/adc_tran/flag_need_read_i_1/O
                         net (fo=844, routed)         3.808     8.206    dut/conf_cell/rst
    SLICE_X114Y215       LUT4 (Prop_lut4_I3_O)        0.053     8.259 r  dut/conf_cell/array0[22]_i_1/O
                         net (fo=8, routed)           0.399     8.658    dut/conf_cell/array0[22]_i_1_n_0
    SLICE_X116Y216       FDRE                                         r  dut/conf_cell/array0_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         1.874    21.874    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.289    17.585 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.304    19.889    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    20.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         1.432    21.434    dut/conf_cell/clk_in
    SLICE_X116Y216       FDRE                                         r  dut/conf_cell/array0_reg[10]/C
                         clock pessimism              0.000    21.434    
                         clock uncertainty           -0.164    21.270    
    SLICE_X116Y216       FDRE (Setup_fdre_C_CE)      -0.244    21.026    dut/conf_cell/array0_reg[10]
  -------------------------------------------------------------------
                         required time                         21.026    
                         arrival time                          -8.658    
  -------------------------------------------------------------------
                         slack                                 12.368    

Slack (MET) :             12.368ns  (required time - arrival time)
  Source:                 system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/conf_cell/array0_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.319ns  (logic 0.375ns (7.050%)  route 4.944ns (92.950%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -1.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 21.434 - 20.000 ) 
    Source Clock Delay      (SCD):    3.339ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.580 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        1.759     3.339    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X59Y276        FDRE                                         r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y276        FDRE (Prop_fdre_C_Q)         0.269     3.608 f  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=2, routed)           0.738     4.346    dut/adc_config/adc_tran/reg2_in[0]
    SLICE_X60Y258        LUT3 (Prop_lut3_I0_O)        0.053     4.399 f  dut/adc_config/adc_tran/flag_need_read_i_1/O
                         net (fo=844, routed)         3.808     8.206    dut/conf_cell/rst
    SLICE_X114Y215       LUT4 (Prop_lut4_I3_O)        0.053     8.259 r  dut/conf_cell/array0[22]_i_1/O
                         net (fo=8, routed)           0.399     8.658    dut/conf_cell/array0[22]_i_1_n_0
    SLICE_X116Y216       FDRE                                         r  dut/conf_cell/array0_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         1.874    21.874    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.289    17.585 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.304    19.889    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    20.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         1.432    21.434    dut/conf_cell/clk_in
    SLICE_X116Y216       FDRE                                         r  dut/conf_cell/array0_reg[19]/C
                         clock pessimism              0.000    21.434    
                         clock uncertainty           -0.164    21.270    
    SLICE_X116Y216       FDRE (Setup_fdre_C_CE)      -0.244    21.026    dut/conf_cell/array0_reg[19]
  -------------------------------------------------------------------
                         required time                         21.026    
                         arrival time                          -8.658    
  -------------------------------------------------------------------
                         slack                                 12.368    

Slack (MET) :             12.422ns  (required time - arrival time)
  Source:                 system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/conf_cell/array0_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.266ns  (logic 0.375ns (7.121%)  route 4.891ns (92.879%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -1.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 21.434 - 20.000 ) 
    Source Clock Delay      (SCD):    3.339ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.580 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        1.759     3.339    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X59Y276        FDRE                                         r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y276        FDRE (Prop_fdre_C_Q)         0.269     3.608 f  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=2, routed)           0.738     4.346    dut/adc_config/adc_tran/reg2_in[0]
    SLICE_X60Y258        LUT3 (Prop_lut3_I0_O)        0.053     4.399 f  dut/adc_config/adc_tran/flag_need_read_i_1/O
                         net (fo=844, routed)         3.808     8.206    dut/conf_cell/rst
    SLICE_X114Y215       LUT4 (Prop_lut4_I3_O)        0.053     8.259 r  dut/conf_cell/array0[22]_i_1/O
                         net (fo=8, routed)           0.345     8.605    dut/conf_cell/array0[22]_i_1_n_0
    SLICE_X115Y216       FDRE                                         r  dut/conf_cell/array0_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         1.874    21.874    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.289    17.585 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.304    19.889    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    20.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         1.432    21.434    dut/conf_cell/clk_in
    SLICE_X115Y216       FDRE                                         r  dut/conf_cell/array0_reg[7]/C
                         clock pessimism              0.000    21.434    
                         clock uncertainty           -0.164    21.270    
    SLICE_X115Y216       FDRE (Setup_fdre_C_CE)      -0.244    21.026    dut/conf_cell/array0_reg[7]
  -------------------------------------------------------------------
                         required time                         21.026    
                         arrival time                          -8.605    
  -------------------------------------------------------------------
                         slack                                 12.422    

Slack (MET) :             12.446ns  (required time - arrival time)
  Source:                 system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/conf_cell/start_tran_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.118ns  (logic 0.322ns (6.292%)  route 4.796ns (93.708%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 21.433 - 20.000 ) 
    Source Clock Delay      (SCD):    3.339ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.580 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        1.759     3.339    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X59Y276        FDRE                                         r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y276        FDRE (Prop_fdre_C_Q)         0.269     3.608 r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=2, routed)           0.738     4.346    dut/adc_config/adc_tran/reg2_in[0]
    SLICE_X60Y258        LUT3 (Prop_lut3_I0_O)        0.053     4.399 r  dut/adc_config/adc_tran/flag_need_read_i_1/O
                         net (fo=844, routed)         4.058     8.457    dut/conf_cell/rst
    SLICE_X112Y215       FDRE                                         r  dut/conf_cell/start_tran_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         1.874    21.874    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.289    17.585 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.304    19.889    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    20.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         1.431    21.433    dut/conf_cell/clk_in
    SLICE_X112Y215       FDRE                                         r  dut/conf_cell/start_tran_reg/C
                         clock pessimism              0.000    21.433    
                         clock uncertainty           -0.164    21.269    
    SLICE_X112Y215       FDRE (Setup_fdre_C_R)       -0.367    20.902    dut/conf_cell/start_tran_reg
  -------------------------------------------------------------------
                         required time                         20.902    
                         arrival time                          -8.457    
  -------------------------------------------------------------------
                         slack                                 12.446    

Slack (MET) :             12.478ns  (required time - arrival time)
  Source:                 system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/conf_cell/FSM_sequential_config_ctrl_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.109ns  (logic 0.322ns (6.302%)  route 4.787ns (93.698%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 21.434 - 20.000 ) 
    Source Clock Delay      (SCD):    3.339ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.580 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        1.759     3.339    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X59Y276        FDRE                                         r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y276        FDRE (Prop_fdre_C_Q)         0.269     3.608 r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=2, routed)           0.738     4.346    dut/adc_config/adc_tran/reg2_in[0]
    SLICE_X60Y258        LUT3 (Prop_lut3_I0_O)        0.053     4.399 r  dut/adc_config/adc_tran/flag_need_read_i_1/O
                         net (fo=844, routed)         4.050     8.448    dut/conf_cell/rst
    SLICE_X114Y216       FDRE                                         r  dut/conf_cell/FSM_sequential_config_ctrl_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         1.874    21.874    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.289    17.585 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.304    19.889    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    20.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         1.432    21.434    dut/conf_cell/clk_in
    SLICE_X114Y216       FDRE                                         r  dut/conf_cell/FSM_sequential_config_ctrl_reg[1]/C
                         clock pessimism              0.000    21.434    
                         clock uncertainty           -0.164    21.270    
    SLICE_X114Y216       FDRE (Setup_fdre_C_R)       -0.344    20.926    dut/conf_cell/FSM_sequential_config_ctrl_reg[1]
  -------------------------------------------------------------------
                         required time                         20.926    
                         arrival time                          -8.448    
  -------------------------------------------------------------------
                         slack                                 12.478    

Slack (MET) :             12.478ns  (required time - arrival time)
  Source:                 system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/conf_cell/FSM_sequential_config_ctrl_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.109ns  (logic 0.322ns (6.302%)  route 4.787ns (93.698%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 21.434 - 20.000 ) 
    Source Clock Delay      (SCD):    3.339ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.580 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        1.759     3.339    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X59Y276        FDRE                                         r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y276        FDRE (Prop_fdre_C_Q)         0.269     3.608 r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=2, routed)           0.738     4.346    dut/adc_config/adc_tran/reg2_in[0]
    SLICE_X60Y258        LUT3 (Prop_lut3_I0_O)        0.053     4.399 r  dut/adc_config/adc_tran/flag_need_read_i_1/O
                         net (fo=844, routed)         4.050     8.448    dut/conf_cell/rst
    SLICE_X114Y216       FDRE                                         r  dut/conf_cell/FSM_sequential_config_ctrl_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         1.874    21.874    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.289    17.585 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.304    19.889    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    20.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         1.432    21.434    dut/conf_cell/clk_in
    SLICE_X114Y216       FDRE                                         r  dut/conf_cell/FSM_sequential_config_ctrl_reg[2]/C
                         clock pessimism              0.000    21.434    
                         clock uncertainty           -0.164    21.270    
    SLICE_X114Y216       FDRE (Setup_fdre_C_R)       -0.344    20.926    dut/conf_cell/FSM_sequential_config_ctrl_reg[2]
  -------------------------------------------------------------------
                         required time                         20.926    
                         arrival time                          -8.448    
  -------------------------------------------------------------------
                         slack                                 12.478    

Slack (MET) :             12.518ns  (required time - arrival time)
  Source:                 system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/conf_cell/array0_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.195ns  (logic 0.375ns (7.218%)  route 4.820ns (92.782%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -1.904ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 21.435 - 20.000 ) 
    Source Clock Delay      (SCD):    3.339ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.580 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        1.759     3.339    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X59Y276        FDRE                                         r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y276        FDRE (Prop_fdre_C_Q)         0.269     3.608 f  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=2, routed)           0.738     4.346    dut/adc_config/adc_tran/reg2_in[0]
    SLICE_X60Y258        LUT3 (Prop_lut3_I0_O)        0.053     4.399 f  dut/adc_config/adc_tran/flag_need_read_i_1/O
                         net (fo=844, routed)         3.808     8.206    dut/conf_cell/rst
    SLICE_X114Y215       LUT4 (Prop_lut4_I3_O)        0.053     8.259 r  dut/conf_cell/array0[22]_i_1/O
                         net (fo=8, routed)           0.275     8.534    dut/conf_cell/array0[22]_i_1_n_0
    SLICE_X114Y215       FDRE                                         r  dut/conf_cell/array0_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         1.874    21.874    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.289    17.585 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.304    19.889    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    20.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         1.433    21.435    dut/conf_cell/clk_in
    SLICE_X114Y215       FDRE                                         r  dut/conf_cell/array0_reg[16]/C
                         clock pessimism              0.000    21.435    
                         clock uncertainty           -0.164    21.271    
    SLICE_X114Y215       FDRE (Setup_fdre_C_CE)      -0.219    21.052    dut/conf_cell/array0_reg[16]
  -------------------------------------------------------------------
                         required time                         21.052    
                         arrival time                          -8.534    
  -------------------------------------------------------------------
                         slack                                 12.518    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg153_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/ctrl_cell/array1_reg[132]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.838%)  route 0.055ns (30.162%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.521ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        0.616     1.367    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X75Y249        FDRE                                         r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg153_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y249        FDRE (Prop_fdre_C_Q)         0.100     1.467 r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg153_reg[28]/Q
                         net (fo=1, routed)           0.055     1.522    dut/reg153_in[28]
    SLICE_X74Y249        LUT3 (Prop_lut3_I1_O)        0.028     1.550 r  dut/ctrl_cell_i_420/O
                         net (fo=1, routed)           0.000     1.550    dut/ctrl_cell/vbl_test0[60]
    SLICE_X74Y249        FDRE                                         r  dut/ctrl_cell/array1_reg[132]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.973     0.973    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         0.844     0.846    dut/ctrl_cell/clk_in
    SLICE_X74Y249        FDRE                                         r  dut/ctrl_cell/array1_reg[132]/C
                         clock pessimism              0.000     0.846    
                         clock uncertainty            0.164     1.010    
    SLICE_X74Y249        FDRE (Hold_fdre_C_D)         0.087     1.097    dut/ctrl_cell/array1_reg[132]
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.550    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg149_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/ctrl_cell/array1_reg[88]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.411%)  route 0.056ns (30.589%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.501ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.948ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        0.698     1.449    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X69Y252        FDRE                                         r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg149_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y252        FDRE (Prop_fdre_C_Q)         0.100     1.549 r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg149_reg[2]/Q
                         net (fo=1, routed)           0.056     1.605    dut/reg149_in[2]
    SLICE_X68Y252        LUT3 (Prop_lut3_I1_O)        0.028     1.633 r  dut/ctrl_cell_i_574/O
                         net (fo=1, routed)           0.000     1.633    dut/ctrl_cell/vbl_test1[34]
    SLICE_X68Y252        FDRE                                         r  dut/ctrl_cell/array1_reg[88]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.973     0.973    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         0.946     0.948    dut/ctrl_cell/clk_in
    SLICE_X68Y252        FDRE                                         r  dut/ctrl_cell/array1_reg[88]/C
                         clock pessimism              0.000     0.948    
                         clock uncertainty            0.164     1.112    
    SLICE_X68Y252        FDRE (Hold_fdre_C_D)         0.061     1.173    dut/ctrl_cell/array1_reg[88]
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.633    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg149_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/ctrl_cell/array1_reg[131]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.128ns (60.582%)  route 0.083ns (39.417%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.501ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.948ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        0.698     1.449    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y252        FDRE                                         r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg149_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y252        FDRE (Prop_fdre_C_Q)         0.100     1.549 r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg149_reg[16]/Q
                         net (fo=1, routed)           0.083     1.632    dut/reg149_in[16]
    SLICE_X70Y252        LUT3 (Prop_lut3_I1_O)        0.028     1.660 r  dut/ctrl_cell_i_560/O
                         net (fo=1, routed)           0.000     1.660    dut/ctrl_cell/vbl_test1[48]
    SLICE_X70Y252        FDRE                                         r  dut/ctrl_cell/array1_reg[131]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.973     0.973    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         0.946     0.948    dut/ctrl_cell/clk_in
    SLICE_X70Y252        FDRE                                         r  dut/ctrl_cell/array1_reg[131]/C
                         clock pessimism              0.000     0.948    
                         clock uncertainty            0.164     1.112    
    SLICE_X70Y252        FDRE (Hold_fdre_C_D)         0.087     1.199    dut/ctrl_cell/array1_reg[131]
  -------------------------------------------------------------------
                         required time                         -1.199    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg149_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/ctrl_cell/array1_reg[85]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.420%)  route 0.056ns (30.580%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.501ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.948ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        0.698     1.449    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X69Y252        FDRE                                         r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg149_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y252        FDRE (Prop_fdre_C_Q)         0.100     1.549 r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg149_reg[4]/Q
                         net (fo=1, routed)           0.056     1.605    dut/reg149_in[4]
    SLICE_X68Y252        LUT3 (Prop_lut3_I1_O)        0.028     1.633 r  dut/ctrl_cell_i_572/O
                         net (fo=1, routed)           0.000     1.633    dut/ctrl_cell/vbl_test1[36]
    SLICE_X68Y252        FDRE                                         r  dut/ctrl_cell/array1_reg[85]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.973     0.973    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         0.946     0.948    dut/ctrl_cell/clk_in
    SLICE_X68Y252        FDRE                                         r  dut/ctrl_cell/array1_reg[85]/C
                         clock pessimism              0.000     0.948    
                         clock uncertainty            0.164     1.112    
    SLICE_X68Y252        FDRE (Hold_fdre_C_D)         0.060     1.172    dut/ctrl_cell/array1_reg[85]
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.633    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg153_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/ctrl_cell/array1_reg[140]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.128ns (69.046%)  route 0.057ns (30.954%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.501ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.946ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        0.696     1.447    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X73Y252        FDRE                                         r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg153_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y252        FDRE (Prop_fdre_C_Q)         0.100     1.547 r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg153_reg[22]/Q
                         net (fo=1, routed)           0.057     1.604    dut/reg153_in[22]
    SLICE_X72Y252        LUT3 (Prop_lut3_I1_O)        0.028     1.632 r  dut/ctrl_cell_i_426/O
                         net (fo=1, routed)           0.000     1.632    dut/ctrl_cell/vbl_test0[54]
    SLICE_X72Y252        FDRE                                         r  dut/ctrl_cell/array1_reg[140]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.973     0.973    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         0.944     0.946    dut/ctrl_cell/clk_in
    SLICE_X72Y252        FDRE                                         r  dut/ctrl_cell/array1_reg[140]/C
                         clock pessimism              0.000     0.946    
                         clock uncertainty            0.164     1.110    
    SLICE_X72Y252        FDRE (Hold_fdre_C_D)         0.060     1.170    dut/ctrl_cell/array1_reg[140]
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg153_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/ctrl_cell/array1_reg[84]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.146ns (48.991%)  route 0.152ns (51.009%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.946ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        0.616     1.367    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X74Y248        FDRE                                         r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg153_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y248        FDRE (Prop_fdre_C_Q)         0.118     1.485 r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg153_reg[8]/Q
                         net (fo=1, routed)           0.152     1.637    dut/reg153_in[8]
    SLICE_X74Y251        LUT3 (Prop_lut3_I1_O)        0.028     1.665 r  dut/ctrl_cell_i_440/O
                         net (fo=1, routed)           0.000     1.665    dut/ctrl_cell/vbl_test0[40]
    SLICE_X74Y251        FDRE                                         r  dut/ctrl_cell/array1_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.973     0.973    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         0.944     0.946    dut/ctrl_cell/clk_in
    SLICE_X74Y251        FDRE                                         r  dut/ctrl_cell/array1_reg[84]/C
                         clock pessimism              0.000     0.946    
                         clock uncertainty            0.164     1.110    
    SLICE_X74Y251        FDRE (Hold_fdre_C_D)         0.087     1.197    dut/ctrl_cell/array1_reg[84]
  -------------------------------------------------------------------
                         required time                         -1.197    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg149_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/ctrl_cell/array1_reg[76]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.128ns (56.428%)  route 0.099ns (43.572%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.501ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.948ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        0.698     1.449    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X69Y252        FDRE                                         r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg149_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y252        FDRE (Prop_fdre_C_Q)         0.100     1.549 r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg149_reg[0]/Q
                         net (fo=1, routed)           0.099     1.648    dut/reg149_in[0]
    SLICE_X70Y252        LUT3 (Prop_lut3_I1_O)        0.028     1.676 r  dut/ctrl_cell_i_576/O
                         net (fo=1, routed)           0.000     1.676    dut/ctrl_cell/vbl_test1[32]
    SLICE_X70Y252        FDRE                                         r  dut/ctrl_cell/array1_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.973     0.973    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         0.946     0.948    dut/ctrl_cell/clk_in
    SLICE_X70Y252        FDRE                                         r  dut/ctrl_cell/array1_reg[76]/C
                         clock pessimism              0.000     0.948    
                         clock uncertainty            0.164     1.112    
    SLICE_X70Y252        FDRE (Hold_fdre_C_D)         0.087     1.199    dut/ctrl_cell/array1_reg[76]
  -------------------------------------------------------------------
                         required time                         -1.199    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg153_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/ctrl_cell/array1_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.411%)  route 0.056ns (30.589%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.521ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        0.612     1.363    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X77Y242        FDRE                                         r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg153_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y242        FDRE (Prop_fdre_C_Q)         0.100     1.463 r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg153_reg[15]/Q
                         net (fo=1, routed)           0.056     1.519    dut/reg153_in[15]
    SLICE_X76Y242        LUT3 (Prop_lut3_I1_O)        0.028     1.547 r  dut/ctrl_cell_i_433/O
                         net (fo=1, routed)           0.000     1.547    dut/ctrl_cell/vbl_test0[47]
    SLICE_X76Y242        FDRE                                         r  dut/ctrl_cell/array1_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.973     0.973    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         0.840     0.842    dut/ctrl_cell/clk_in
    SLICE_X76Y242        FDRE                                         r  dut/ctrl_cell/array1_reg[56]/C
                         clock pessimism              0.000     0.842    
                         clock uncertainty            0.164     1.006    
    SLICE_X76Y242        FDRE (Hold_fdre_C_D)         0.061     1.067    dut/ctrl_cell/array1_reg[56]
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.547    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg141_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/ctrl_cell/tia_a1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.128ns (60.582%)  route 0.083ns (39.417%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.521ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        0.625     1.376    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X107Y244       FDRE                                         r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg141_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y244       FDRE (Prop_fdre_C_Q)         0.100     1.476 r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg141_reg[29]/Q
                         net (fo=1, routed)           0.083     1.559    dut/reg141_in[29]
    SLICE_X106Y244       LUT3 (Prop_lut3_I1_O)        0.028     1.587 r  dut/ctrl_cell_i_67/O
                         net (fo=1, routed)           0.000     1.587    dut/ctrl_cell/tia_set[61]
    SLICE_X106Y244       FDRE                                         r  dut/ctrl_cell/tia_a1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.973     0.973    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         0.853     0.855    dut/ctrl_cell/clk_in
    SLICE_X106Y244       FDRE                                         r  dut/ctrl_cell/tia_a1_reg[31]/C
                         clock pessimism              0.000     0.855    
                         clock uncertainty            0.164     1.019    
    SLICE_X106Y244       FDRE (Hold_fdre_C_D)         0.087     1.106    dut/ctrl_cell/tia_a1_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.587    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg149_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/ctrl_cell/array1_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.128ns (56.678%)  route 0.098ns (43.322%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.521ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5455, routed)        0.617     1.368    system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X69Y243        FDRE                                         r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg149_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y243        FDRE (Prop_fdre_C_Q)         0.100     1.468 r  system_i/myip_0/inst/myip_v2_0_S00_AXI_inst/slv_reg149_reg[1]/Q
                         net (fo=1, routed)           0.098     1.566    dut/reg149_in[1]
    SLICE_X70Y243        LUT3 (Prop_lut3_I1_O)        0.028     1.594 r  dut/ctrl_cell_i_575/O
                         net (fo=1, routed)           0.000     1.594    dut/ctrl_cell/vbl_test1[33]
    SLICE_X70Y243        FDRE                                         r  dut/ctrl_cell/array1_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.973     0.973    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         0.845     0.847    dut/ctrl_cell/clk_in
    SLICE_X70Y243        FDRE                                         r  dut/ctrl_cell/array1_reg[40]/C
                         clock pessimism              0.000     0.847    
                         clock uncertainty            0.164     1.011    
    SLICE_X70Y243        FDRE (Hold_fdre_C_D)         0.087     1.098    dut/ctrl_cell/array1_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.594    
  -------------------------------------------------------------------
                         slack                                  0.496    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.425ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.425ns  (required time - arrival time)
  Source:                 dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/ctrl_cell/mcu_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        5.941ns  (logic 1.550ns (26.092%)  route 4.391ns (73.908%))
  Logic Levels:           14  (CARRY4=6 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.424ns = ( 21.424 - 20.000 ) 
    Source Clock Delay      (SCD):    1.775ns = ( 11.775 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         2.008    12.008    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.548     7.460 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.422     9.882    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    10.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       1.773    11.775    dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X64Y257        FDRE                                         r  dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y257        FDRE (Prop_fdre_C_Q)         0.269    12.044 r  dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=4769, routed)        0.902    12.946    dut/vio_en
    SLICE_X60Y245        LUT3 (Prop_lut3_I2_O)        0.053    12.999 f  dut/ctrl_cell_i_155/O
                         net (fo=1, routed)           0.459    13.458    dut/ctrl_cell/vio_set[5]
    SLICE_X60Y245        LUT2 (Prop_lut2_I1_O)        0.053    13.511 f  dut/ctrl_cell/mcu_pulse_cnt_set_inferred_i_27/O
                         net (fo=9, routed)           0.692    14.203    dut/ctrl_cell/mcu_pulse_cnt_set[5]
    SLICE_X63Y240        LUT1 (Prop_lut1_I0_O)        0.053    14.256 r  dut/ctrl_cell/mcu_pulse_i_55/O
                         net (fo=1, routed)           0.000    14.256    dut/ctrl_cell/mcu_pulse_i_55_n_0
    SLICE_X63Y240        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    14.569 r  dut/ctrl_cell/mcu_pulse_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000    14.569    dut/ctrl_cell/mcu_pulse_reg_i_32_n_0
    SLICE_X63Y241        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    14.627 r  dut/ctrl_cell/mcu_pulse_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000    14.627    dut/ctrl_cell/mcu_pulse_reg_i_31_n_0
    SLICE_X63Y242        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    14.685 r  dut/ctrl_cell/mcu_pulse_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.685    dut/ctrl_cell/mcu_pulse_reg_i_34_n_0
    SLICE_X63Y243        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    14.743 r  dut/ctrl_cell/mcu_pulse_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000    14.743    dut/ctrl_cell/mcu_pulse_reg_i_44_n_0
    SLICE_X63Y244        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    14.801 r  dut/ctrl_cell/mcu_pulse_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000    14.801    dut/ctrl_cell/mcu_pulse_reg_i_46_n_0
    SLICE_X63Y245        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    15.014 r  dut/ctrl_cell/mcu_pulse_reg_i_64/O[1]
                         net (fo=1, routed)           0.380    15.394    dut/ctrl_cell/mcu_pulse_reg_i_64_n_6
    SLICE_X62Y244        LUT4 (Prop_lut4_I2_O)        0.152    15.546 f  dut/ctrl_cell/mcu_pulse_i_40/O
                         net (fo=1, routed)           0.501    16.047    dut/ctrl_cell/mcu_pulse_i_40_n_0
    SLICE_X62Y244        LUT4 (Prop_lut4_I0_O)        0.053    16.100 f  dut/ctrl_cell/mcu_pulse_i_19/O
                         net (fo=1, routed)           0.457    16.557    dut/ctrl_cell/mcu_pulse_i_19_n_0
    SLICE_X62Y243        LUT6 (Prop_lut6_I3_O)        0.053    16.610 f  dut/ctrl_cell/mcu_pulse_i_9/O
                         net (fo=3, routed)           0.530    17.140    dut/ctrl_cell/mcu_pulse_i_9_n_0
    SLICE_X60Y239        LUT6 (Prop_lut6_I5_O)        0.053    17.193 f  dut/ctrl_cell/mcu_pulse_i_3/O
                         net (fo=1, routed)           0.469    17.663    dut/ctrl_cell/mcu_pulse_i_3_n_0
    SLICE_X59Y234        LUT6 (Prop_lut6_I2_O)        0.053    17.716 r  dut/ctrl_cell/mcu_pulse_i_1/O
                         net (fo=1, routed)           0.000    17.716    dut/ctrl_cell/mcu_pulse_i_1_n_0
    SLICE_X59Y234        FDRE                                         r  dut/ctrl_cell/mcu_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         1.874    21.874    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.289    17.585 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.304    19.889    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    20.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         1.422    21.424    dut/ctrl_cell/clk_in
    SLICE_X59Y234        FDRE                                         r  dut/ctrl_cell/mcu_pulse_reg/C
                         clock pessimism             -0.125    21.299    
                         clock uncertainty           -0.194    21.105    
    SLICE_X59Y234        FDRE (Setup_fdre_C_D)        0.035    21.140    dut/ctrl_cell/mcu_pulse_reg
  -------------------------------------------------------------------
                         required time                         21.140    
                         arrival time                         -17.716    
  -------------------------------------------------------------------
                         slack                                  3.425    

Slack (MET) :             3.542ns  (required time - arrival time)
  Source:                 dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/ctrl_cell/adc_config_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        5.825ns  (logic 1.550ns (26.607%)  route 4.275ns (73.393%))
  Logic Levels:           14  (CARRY4=6 LUT1=1 LUT2=1 LUT3=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.426ns = ( 21.426 - 20.000 ) 
    Source Clock Delay      (SCD):    1.775ns = ( 11.775 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         2.008    12.008    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.548     7.460 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.422     9.882    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    10.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       1.773    11.775    dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X64Y257        FDRE                                         r  dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y257        FDRE (Prop_fdre_C_Q)         0.269    12.044 r  dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=4769, routed)        0.902    12.946    dut/vio_en
    SLICE_X60Y245        LUT3 (Prop_lut3_I2_O)        0.053    12.999 f  dut/ctrl_cell_i_155/O
                         net (fo=1, routed)           0.459    13.458    dut/ctrl_cell/vio_set[5]
    SLICE_X60Y245        LUT2 (Prop_lut2_I1_O)        0.053    13.511 f  dut/ctrl_cell/mcu_pulse_cnt_set_inferred_i_27/O
                         net (fo=9, routed)           0.692    14.203    dut/ctrl_cell/mcu_pulse_cnt_set[5]
    SLICE_X63Y240        LUT1 (Prop_lut1_I0_O)        0.053    14.256 r  dut/ctrl_cell/mcu_pulse_i_55/O
                         net (fo=1, routed)           0.000    14.256    dut/ctrl_cell/mcu_pulse_i_55_n_0
    SLICE_X63Y240        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    14.569 r  dut/ctrl_cell/mcu_pulse_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000    14.569    dut/ctrl_cell/mcu_pulse_reg_i_32_n_0
    SLICE_X63Y241        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    14.627 r  dut/ctrl_cell/mcu_pulse_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000    14.627    dut/ctrl_cell/mcu_pulse_reg_i_31_n_0
    SLICE_X63Y242        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    14.685 r  dut/ctrl_cell/mcu_pulse_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.685    dut/ctrl_cell/mcu_pulse_reg_i_34_n_0
    SLICE_X63Y243        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    14.743 r  dut/ctrl_cell/mcu_pulse_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000    14.743    dut/ctrl_cell/mcu_pulse_reg_i_44_n_0
    SLICE_X63Y244        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    14.801 r  dut/ctrl_cell/mcu_pulse_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000    14.801    dut/ctrl_cell/mcu_pulse_reg_i_46_n_0
    SLICE_X63Y245        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    15.014 r  dut/ctrl_cell/mcu_pulse_reg_i_64/O[1]
                         net (fo=1, routed)           0.380    15.394    dut/ctrl_cell/mcu_pulse_reg_i_64_n_6
    SLICE_X62Y244        LUT4 (Prop_lut4_I2_O)        0.152    15.546 f  dut/ctrl_cell/mcu_pulse_i_40/O
                         net (fo=1, routed)           0.501    16.047    dut/ctrl_cell/mcu_pulse_i_40_n_0
    SLICE_X62Y244        LUT4 (Prop_lut4_I0_O)        0.053    16.100 f  dut/ctrl_cell/mcu_pulse_i_19/O
                         net (fo=1, routed)           0.457    16.557    dut/ctrl_cell/mcu_pulse_i_19_n_0
    SLICE_X62Y243        LUT6 (Prop_lut6_I3_O)        0.053    16.610 f  dut/ctrl_cell/mcu_pulse_i_9/O
                         net (fo=3, routed)           0.424    17.034    dut/ctrl_cell/mcu_pulse_i_9_n_0
    SLICE_X60Y240        LUT4 (Prop_lut4_I1_O)        0.053    17.087 r  dut/ctrl_cell/adc_config_en_i_2/O
                         net (fo=1, routed)           0.461    17.547    dut/ctrl_cell/adc_config_en_i_2_n_0
    SLICE_X60Y240        LUT6 (Prop_lut6_I0_O)        0.053    17.600 r  dut/ctrl_cell/adc_config_en_i_1/O
                         net (fo=1, routed)           0.000    17.600    dut/ctrl_cell/adc_config_en_i_1_n_0
    SLICE_X60Y240        FDRE                                         r  dut/ctrl_cell/adc_config_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         1.874    21.874    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.289    17.585 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.304    19.889    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    20.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         1.424    21.426    dut/ctrl_cell/clk_in
    SLICE_X60Y240        FDRE                                         r  dut/ctrl_cell/adc_config_en_reg/C
                         clock pessimism             -0.125    21.301    
                         clock uncertainty           -0.194    21.107    
    SLICE_X60Y240        FDRE (Setup_fdre_C_D)        0.035    21.142    dut/ctrl_cell/adc_config_en_reg
  -------------------------------------------------------------------
                         required time                         21.142    
                         arrival time                         -17.600    
  -------------------------------------------------------------------
                         slack                                  3.542    

Slack (MET) :             3.643ns  (required time - arrival time)
  Source:                 dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/ctrl_cell/mcu_pulse_times_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        5.771ns  (logic 1.951ns (33.807%)  route 3.820ns (66.193%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 21.435 - 20.000 ) 
    Source Clock Delay      (SCD):    1.775ns = ( 11.775 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         2.008    12.008    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.548     7.460 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.422     9.882    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    10.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       1.773    11.775    dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X64Y257        FDRE                                         r  dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y257        FDRE (Prop_fdre_C_Q)         0.269    12.044 r  dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=4769, routed)        0.721    12.765    dut/vio_en
    SLICE_X60Y246        LUT3 (Prop_lut3_I2_O)        0.053    12.818 r  dut/ctrl_cell_i_160/O
                         net (fo=1, routed)           0.404    13.222    dut/ctrl_cell/vio_set[0]
    SLICE_X60Y245        LUT2 (Prop_lut2_I1_O)        0.056    13.278 r  dut/ctrl_cell/mcu_pulse_cnt_set_inferred_i_32/O
                         net (fo=7, routed)           0.633    13.911    dut/ctrl_cell/mcu_pulse_cnt_set[0]
    SLICE_X59Y242        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.441    14.352 r  dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_52/CO[3]
                         net (fo=1, routed)           0.000    14.352    dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_52_n_0
    SLICE_X59Y243        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    14.410 r  dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_51/CO[3]
                         net (fo=1, routed)           0.000    14.410    dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_51_n_0
    SLICE_X59Y244        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    14.468 r  dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_50/CO[3]
                         net (fo=1, routed)           0.000    14.468    dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_50_n_0
    SLICE_X59Y245        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    14.526 r  dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000    14.526    dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_37_n_0
    SLICE_X59Y246        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    14.584 r  dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.584    dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_36_n_0
    SLICE_X59Y247        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179    14.763 r  dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_35/O[3]
                         net (fo=1, routed)           0.721    15.484    dut/ctrl_cell/ctrl_stat_cell2[23]
    SLICE_X57Y243        LUT6 (Prop_lut6_I0_O)        0.142    15.626 r  dut/ctrl_cell/mcu_pulse_cnt[31]_i_20/O
                         net (fo=1, routed)           0.000    15.626    dut/ctrl_cell/mcu_pulse_cnt[31]_i_20_n_0
    SLICE_X57Y243        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    15.859 r  dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.859    dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_11_n_0
    SLICE_X57Y244        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.132    15.991 r  dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_6/CO[2]
                         net (fo=4, routed)           0.461    16.452    dut/ctrl_cell/ctrl_stat_cell12_out
    SLICE_X57Y240        LUT5 (Prop_lut5_I1_O)        0.161    16.613 r  dut/ctrl_cell/mcu_pulse_times[31]_i_5/O
                         net (fo=32, routed)          0.880    17.493    dut/ctrl_cell/mcu_pulse_times[31]_i_5_n_0
    SLICE_X48Y246        LUT4 (Prop_lut4_I2_O)        0.053    17.546 r  dut/ctrl_cell/mcu_pulse_times[21]_i_1/O
                         net (fo=1, routed)           0.000    17.546    dut/ctrl_cell/p_1_in[21]
    SLICE_X48Y246        FDRE                                         r  dut/ctrl_cell/mcu_pulse_times_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         1.874    21.874    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.289    17.585 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.304    19.889    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    20.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         1.433    21.435    dut/ctrl_cell/clk_in
    SLICE_X48Y246        FDRE                                         r  dut/ctrl_cell/mcu_pulse_times_reg[21]/C
                         clock pessimism             -0.125    21.310    
                         clock uncertainty           -0.194    21.116    
    SLICE_X48Y246        FDRE (Setup_fdre_C_D)        0.073    21.189    dut/ctrl_cell/mcu_pulse_times_reg[21]
  -------------------------------------------------------------------
                         required time                         21.189    
                         arrival time                         -17.546    
  -------------------------------------------------------------------
                         slack                                  3.643    

Slack (MET) :             3.681ns  (required time - arrival time)
  Source:                 dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/ctrl_cell/mcu_pulse_cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        5.687ns  (logic 1.951ns (34.306%)  route 3.736ns (65.694%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.427ns = ( 21.427 - 20.000 ) 
    Source Clock Delay      (SCD):    1.775ns = ( 11.775 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         2.008    12.008    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.548     7.460 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.422     9.882    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    10.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       1.773    11.775    dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X64Y257        FDRE                                         r  dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y257        FDRE (Prop_fdre_C_Q)         0.269    12.044 r  dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=4769, routed)        0.721    12.765    dut/vio_en
    SLICE_X60Y246        LUT3 (Prop_lut3_I2_O)        0.053    12.818 r  dut/ctrl_cell_i_160/O
                         net (fo=1, routed)           0.404    13.222    dut/ctrl_cell/vio_set[0]
    SLICE_X60Y245        LUT2 (Prop_lut2_I1_O)        0.056    13.278 r  dut/ctrl_cell/mcu_pulse_cnt_set_inferred_i_32/O
                         net (fo=7, routed)           0.633    13.911    dut/ctrl_cell/mcu_pulse_cnt_set[0]
    SLICE_X59Y242        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.441    14.352 r  dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_52/CO[3]
                         net (fo=1, routed)           0.000    14.352    dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_52_n_0
    SLICE_X59Y243        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    14.410 r  dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_51/CO[3]
                         net (fo=1, routed)           0.000    14.410    dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_51_n_0
    SLICE_X59Y244        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    14.468 r  dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_50/CO[3]
                         net (fo=1, routed)           0.000    14.468    dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_50_n_0
    SLICE_X59Y245        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    14.526 r  dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000    14.526    dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_37_n_0
    SLICE_X59Y246        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    14.584 r  dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.584    dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_36_n_0
    SLICE_X59Y247        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179    14.763 r  dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_35/O[3]
                         net (fo=1, routed)           0.721    15.484    dut/ctrl_cell/ctrl_stat_cell2[23]
    SLICE_X57Y243        LUT6 (Prop_lut6_I0_O)        0.142    15.626 r  dut/ctrl_cell/mcu_pulse_cnt[31]_i_20/O
                         net (fo=1, routed)           0.000    15.626    dut/ctrl_cell/mcu_pulse_cnt[31]_i_20_n_0
    SLICE_X57Y243        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    15.859 r  dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.859    dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_11_n_0
    SLICE_X57Y244        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.132    15.991 f  dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_6/CO[2]
                         net (fo=4, routed)           0.578    16.570    dut/ctrl_cell/ctrl_stat_cell12_out
    SLICE_X57Y238        LUT6 (Prop_lut6_I0_O)        0.161    16.731 r  dut/ctrl_cell/mcu_pulse_cnt[31]_i_3/O
                         net (fo=32, routed)          0.678    17.409    dut/ctrl_cell/mcu_pulse_cnt[31]_i_3_n_0
    SLICE_X60Y242        LUT4 (Prop_lut4_I0_O)        0.053    17.462 r  dut/ctrl_cell/mcu_pulse_cnt[17]_i_1/O
                         net (fo=1, routed)           0.000    17.462    dut/ctrl_cell/mcu_pulse_cnt[17]_i_1_n_0
    SLICE_X60Y242        FDRE                                         r  dut/ctrl_cell/mcu_pulse_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         1.874    21.874    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.289    17.585 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.304    19.889    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    20.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         1.425    21.427    dut/ctrl_cell/clk_in
    SLICE_X60Y242        FDRE                                         r  dut/ctrl_cell/mcu_pulse_cnt_reg[17]/C
                         clock pessimism             -0.125    21.302    
                         clock uncertainty           -0.194    21.108    
    SLICE_X60Y242        FDRE (Setup_fdre_C_D)        0.035    21.143    dut/ctrl_cell/mcu_pulse_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         21.143    
                         arrival time                         -17.462    
  -------------------------------------------------------------------
                         slack                                  3.681    

Slack (MET) :             3.683ns  (required time - arrival time)
  Source:                 dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/ctrl_cell/mcu_pulse_cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        5.684ns  (logic 1.951ns (34.324%)  route 3.733ns (65.676%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.427ns = ( 21.427 - 20.000 ) 
    Source Clock Delay      (SCD):    1.775ns = ( 11.775 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         2.008    12.008    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.548     7.460 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.422     9.882    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    10.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       1.773    11.775    dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X64Y257        FDRE                                         r  dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y257        FDRE (Prop_fdre_C_Q)         0.269    12.044 r  dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=4769, routed)        0.721    12.765    dut/vio_en
    SLICE_X60Y246        LUT3 (Prop_lut3_I2_O)        0.053    12.818 r  dut/ctrl_cell_i_160/O
                         net (fo=1, routed)           0.404    13.222    dut/ctrl_cell/vio_set[0]
    SLICE_X60Y245        LUT2 (Prop_lut2_I1_O)        0.056    13.278 r  dut/ctrl_cell/mcu_pulse_cnt_set_inferred_i_32/O
                         net (fo=7, routed)           0.633    13.911    dut/ctrl_cell/mcu_pulse_cnt_set[0]
    SLICE_X59Y242        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.441    14.352 r  dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_52/CO[3]
                         net (fo=1, routed)           0.000    14.352    dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_52_n_0
    SLICE_X59Y243        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    14.410 r  dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_51/CO[3]
                         net (fo=1, routed)           0.000    14.410    dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_51_n_0
    SLICE_X59Y244        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    14.468 r  dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_50/CO[3]
                         net (fo=1, routed)           0.000    14.468    dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_50_n_0
    SLICE_X59Y245        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    14.526 r  dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000    14.526    dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_37_n_0
    SLICE_X59Y246        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    14.584 r  dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.584    dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_36_n_0
    SLICE_X59Y247        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179    14.763 r  dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_35/O[3]
                         net (fo=1, routed)           0.721    15.484    dut/ctrl_cell/ctrl_stat_cell2[23]
    SLICE_X57Y243        LUT6 (Prop_lut6_I0_O)        0.142    15.626 r  dut/ctrl_cell/mcu_pulse_cnt[31]_i_20/O
                         net (fo=1, routed)           0.000    15.626    dut/ctrl_cell/mcu_pulse_cnt[31]_i_20_n_0
    SLICE_X57Y243        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    15.859 r  dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.859    dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_11_n_0
    SLICE_X57Y244        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.132    15.991 f  dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_6/CO[2]
                         net (fo=4, routed)           0.578    16.570    dut/ctrl_cell/ctrl_stat_cell12_out
    SLICE_X57Y238        LUT6 (Prop_lut6_I0_O)        0.161    16.731 r  dut/ctrl_cell/mcu_pulse_cnt[31]_i_3/O
                         net (fo=32, routed)          0.675    17.406    dut/ctrl_cell/mcu_pulse_cnt[31]_i_3_n_0
    SLICE_X60Y242        LUT4 (Prop_lut4_I0_O)        0.053    17.459 r  dut/ctrl_cell/mcu_pulse_cnt[18]_i_1/O
                         net (fo=1, routed)           0.000    17.459    dut/ctrl_cell/mcu_pulse_cnt[18]_i_1_n_0
    SLICE_X60Y242        FDRE                                         r  dut/ctrl_cell/mcu_pulse_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         1.874    21.874    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.289    17.585 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.304    19.889    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    20.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         1.425    21.427    dut/ctrl_cell/clk_in
    SLICE_X60Y242        FDRE                                         r  dut/ctrl_cell/mcu_pulse_cnt_reg[18]/C
                         clock pessimism             -0.125    21.302    
                         clock uncertainty           -0.194    21.108    
    SLICE_X60Y242        FDRE (Setup_fdre_C_D)        0.034    21.142    dut/ctrl_cell/mcu_pulse_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         21.142    
                         arrival time                         -17.459    
  -------------------------------------------------------------------
                         slack                                  3.683    

Slack (MET) :             3.705ns  (required time - arrival time)
  Source:                 dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/ctrl_cell/mcu_pulse_times_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        5.709ns  (logic 1.951ns (34.175%)  route 3.758ns (65.825%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 21.435 - 20.000 ) 
    Source Clock Delay      (SCD):    1.775ns = ( 11.775 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         2.008    12.008    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.548     7.460 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.422     9.882    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    10.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       1.773    11.775    dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X64Y257        FDRE                                         r  dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y257        FDRE (Prop_fdre_C_Q)         0.269    12.044 r  dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=4769, routed)        0.721    12.765    dut/vio_en
    SLICE_X60Y246        LUT3 (Prop_lut3_I2_O)        0.053    12.818 r  dut/ctrl_cell_i_160/O
                         net (fo=1, routed)           0.404    13.222    dut/ctrl_cell/vio_set[0]
    SLICE_X60Y245        LUT2 (Prop_lut2_I1_O)        0.056    13.278 r  dut/ctrl_cell/mcu_pulse_cnt_set_inferred_i_32/O
                         net (fo=7, routed)           0.633    13.911    dut/ctrl_cell/mcu_pulse_cnt_set[0]
    SLICE_X59Y242        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.441    14.352 r  dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_52/CO[3]
                         net (fo=1, routed)           0.000    14.352    dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_52_n_0
    SLICE_X59Y243        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    14.410 r  dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_51/CO[3]
                         net (fo=1, routed)           0.000    14.410    dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_51_n_0
    SLICE_X59Y244        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    14.468 r  dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_50/CO[3]
                         net (fo=1, routed)           0.000    14.468    dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_50_n_0
    SLICE_X59Y245        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    14.526 r  dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000    14.526    dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_37_n_0
    SLICE_X59Y246        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    14.584 r  dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.584    dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_36_n_0
    SLICE_X59Y247        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179    14.763 r  dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_35/O[3]
                         net (fo=1, routed)           0.721    15.484    dut/ctrl_cell/ctrl_stat_cell2[23]
    SLICE_X57Y243        LUT6 (Prop_lut6_I0_O)        0.142    15.626 r  dut/ctrl_cell/mcu_pulse_cnt[31]_i_20/O
                         net (fo=1, routed)           0.000    15.626    dut/ctrl_cell/mcu_pulse_cnt[31]_i_20_n_0
    SLICE_X57Y243        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    15.859 r  dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.859    dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_11_n_0
    SLICE_X57Y244        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.132    15.991 r  dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_6/CO[2]
                         net (fo=4, routed)           0.461    16.452    dut/ctrl_cell/ctrl_stat_cell12_out
    SLICE_X57Y240        LUT5 (Prop_lut5_I1_O)        0.161    16.613 r  dut/ctrl_cell/mcu_pulse_times[31]_i_5/O
                         net (fo=32, routed)          0.818    17.431    dut/ctrl_cell/mcu_pulse_times[31]_i_5_n_0
    SLICE_X48Y246        LUT4 (Prop_lut4_I2_O)        0.053    17.484 r  dut/ctrl_cell/mcu_pulse_times[23]_i_1/O
                         net (fo=1, routed)           0.000    17.484    dut/ctrl_cell/p_1_in[23]
    SLICE_X48Y246        FDRE                                         r  dut/ctrl_cell/mcu_pulse_times_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         1.874    21.874    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.289    17.585 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.304    19.889    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    20.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         1.433    21.435    dut/ctrl_cell/clk_in
    SLICE_X48Y246        FDRE                                         r  dut/ctrl_cell/mcu_pulse_times_reg[23]/C
                         clock pessimism             -0.125    21.310    
                         clock uncertainty           -0.194    21.116    
    SLICE_X48Y246        FDRE (Setup_fdre_C_D)        0.073    21.189    dut/ctrl_cell/mcu_pulse_times_reg[23]
  -------------------------------------------------------------------
                         required time                         21.189    
                         arrival time                         -17.484    
  -------------------------------------------------------------------
                         slack                                  3.705    

Slack (MET) :             3.709ns  (required time - arrival time)
  Source:                 dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/ctrl_cell/mcu_pulse_times_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        5.703ns  (logic 1.951ns (34.207%)  route 3.752ns (65.793%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 21.435 - 20.000 ) 
    Source Clock Delay      (SCD):    1.775ns = ( 11.775 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         2.008    12.008    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.548     7.460 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.422     9.882    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    10.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       1.773    11.775    dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X64Y257        FDRE                                         r  dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y257        FDRE (Prop_fdre_C_Q)         0.269    12.044 r  dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=4769, routed)        0.721    12.765    dut/vio_en
    SLICE_X60Y246        LUT3 (Prop_lut3_I2_O)        0.053    12.818 r  dut/ctrl_cell_i_160/O
                         net (fo=1, routed)           0.404    13.222    dut/ctrl_cell/vio_set[0]
    SLICE_X60Y245        LUT2 (Prop_lut2_I1_O)        0.056    13.278 r  dut/ctrl_cell/mcu_pulse_cnt_set_inferred_i_32/O
                         net (fo=7, routed)           0.633    13.911    dut/ctrl_cell/mcu_pulse_cnt_set[0]
    SLICE_X59Y242        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.441    14.352 r  dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_52/CO[3]
                         net (fo=1, routed)           0.000    14.352    dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_52_n_0
    SLICE_X59Y243        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    14.410 r  dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_51/CO[3]
                         net (fo=1, routed)           0.000    14.410    dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_51_n_0
    SLICE_X59Y244        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    14.468 r  dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_50/CO[3]
                         net (fo=1, routed)           0.000    14.468    dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_50_n_0
    SLICE_X59Y245        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    14.526 r  dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000    14.526    dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_37_n_0
    SLICE_X59Y246        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    14.584 r  dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.584    dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_36_n_0
    SLICE_X59Y247        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179    14.763 r  dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_35/O[3]
                         net (fo=1, routed)           0.721    15.484    dut/ctrl_cell/ctrl_stat_cell2[23]
    SLICE_X57Y243        LUT6 (Prop_lut6_I0_O)        0.142    15.626 r  dut/ctrl_cell/mcu_pulse_cnt[31]_i_20/O
                         net (fo=1, routed)           0.000    15.626    dut/ctrl_cell/mcu_pulse_cnt[31]_i_20_n_0
    SLICE_X57Y243        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    15.859 r  dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.859    dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_11_n_0
    SLICE_X57Y244        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.132    15.991 r  dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_6/CO[2]
                         net (fo=4, routed)           0.461    16.452    dut/ctrl_cell/ctrl_stat_cell12_out
    SLICE_X57Y240        LUT5 (Prop_lut5_I1_O)        0.161    16.613 r  dut/ctrl_cell/mcu_pulse_times[31]_i_5/O
                         net (fo=32, routed)          0.812    17.425    dut/ctrl_cell/mcu_pulse_times[31]_i_5_n_0
    SLICE_X48Y246        LUT4 (Prop_lut4_I2_O)        0.053    17.478 r  dut/ctrl_cell/mcu_pulse_times[17]_i_1/O
                         net (fo=1, routed)           0.000    17.478    dut/ctrl_cell/p_1_in[17]
    SLICE_X48Y246        FDRE                                         r  dut/ctrl_cell/mcu_pulse_times_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         1.874    21.874    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.289    17.585 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.304    19.889    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    20.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         1.433    21.435    dut/ctrl_cell/clk_in
    SLICE_X48Y246        FDRE                                         r  dut/ctrl_cell/mcu_pulse_times_reg[17]/C
                         clock pessimism             -0.125    21.310    
                         clock uncertainty           -0.194    21.116    
    SLICE_X48Y246        FDRE (Setup_fdre_C_D)        0.071    21.187    dut/ctrl_cell/mcu_pulse_times_reg[17]
  -------------------------------------------------------------------
                         required time                         21.187    
                         arrival time                         -17.478    
  -------------------------------------------------------------------
                         slack                                  3.709    

Slack (MET) :             3.712ns  (required time - arrival time)
  Source:                 dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/ctrl_cell/mcu_pulse_times_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        5.701ns  (logic 1.951ns (34.219%)  route 3.750ns (65.781%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 21.435 - 20.000 ) 
    Source Clock Delay      (SCD):    1.775ns = ( 11.775 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         2.008    12.008    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.548     7.460 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.422     9.882    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    10.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       1.773    11.775    dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X64Y257        FDRE                                         r  dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y257        FDRE (Prop_fdre_C_Q)         0.269    12.044 r  dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=4769, routed)        0.721    12.765    dut/vio_en
    SLICE_X60Y246        LUT3 (Prop_lut3_I2_O)        0.053    12.818 r  dut/ctrl_cell_i_160/O
                         net (fo=1, routed)           0.404    13.222    dut/ctrl_cell/vio_set[0]
    SLICE_X60Y245        LUT2 (Prop_lut2_I1_O)        0.056    13.278 r  dut/ctrl_cell/mcu_pulse_cnt_set_inferred_i_32/O
                         net (fo=7, routed)           0.633    13.911    dut/ctrl_cell/mcu_pulse_cnt_set[0]
    SLICE_X59Y242        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.441    14.352 r  dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_52/CO[3]
                         net (fo=1, routed)           0.000    14.352    dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_52_n_0
    SLICE_X59Y243        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    14.410 r  dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_51/CO[3]
                         net (fo=1, routed)           0.000    14.410    dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_51_n_0
    SLICE_X59Y244        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    14.468 r  dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_50/CO[3]
                         net (fo=1, routed)           0.000    14.468    dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_50_n_0
    SLICE_X59Y245        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    14.526 r  dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000    14.526    dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_37_n_0
    SLICE_X59Y246        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    14.584 r  dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.584    dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_36_n_0
    SLICE_X59Y247        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179    14.763 r  dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_35/O[3]
                         net (fo=1, routed)           0.721    15.484    dut/ctrl_cell/ctrl_stat_cell2[23]
    SLICE_X57Y243        LUT6 (Prop_lut6_I0_O)        0.142    15.626 r  dut/ctrl_cell/mcu_pulse_cnt[31]_i_20/O
                         net (fo=1, routed)           0.000    15.626    dut/ctrl_cell/mcu_pulse_cnt[31]_i_20_n_0
    SLICE_X57Y243        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    15.859 r  dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.859    dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_11_n_0
    SLICE_X57Y244        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.132    15.991 r  dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_6/CO[2]
                         net (fo=4, routed)           0.461    16.452    dut/ctrl_cell/ctrl_stat_cell12_out
    SLICE_X57Y240        LUT5 (Prop_lut5_I1_O)        0.161    16.613 r  dut/ctrl_cell/mcu_pulse_times[31]_i_5/O
                         net (fo=32, routed)          0.810    17.423    dut/ctrl_cell/mcu_pulse_times[31]_i_5_n_0
    SLICE_X48Y246        LUT4 (Prop_lut4_I2_O)        0.053    17.476 r  dut/ctrl_cell/mcu_pulse_times[20]_i_1/O
                         net (fo=1, routed)           0.000    17.476    dut/ctrl_cell/p_1_in[20]
    SLICE_X48Y246        FDRE                                         r  dut/ctrl_cell/mcu_pulse_times_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         1.874    21.874    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.289    17.585 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.304    19.889    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    20.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         1.433    21.435    dut/ctrl_cell/clk_in
    SLICE_X48Y246        FDRE                                         r  dut/ctrl_cell/mcu_pulse_times_reg[20]/C
                         clock pessimism             -0.125    21.310    
                         clock uncertainty           -0.194    21.116    
    SLICE_X48Y246        FDRE (Setup_fdre_C_D)        0.072    21.188    dut/ctrl_cell/mcu_pulse_times_reg[20]
  -------------------------------------------------------------------
                         required time                         21.188    
                         arrival time                         -17.476    
  -------------------------------------------------------------------
                         slack                                  3.712    

Slack (MET) :             3.722ns  (required time - arrival time)
  Source:                 dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/ctrl_cell/mcu_pulse_times_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        5.694ns  (logic 1.951ns (34.267%)  route 3.743ns (65.733%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 21.436 - 20.000 ) 
    Source Clock Delay      (SCD):    1.775ns = ( 11.775 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         2.008    12.008    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.548     7.460 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.422     9.882    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    10.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       1.773    11.775    dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X64Y257        FDRE                                         r  dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y257        FDRE (Prop_fdre_C_Q)         0.269    12.044 r  dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=4769, routed)        0.721    12.765    dut/vio_en
    SLICE_X60Y246        LUT3 (Prop_lut3_I2_O)        0.053    12.818 r  dut/ctrl_cell_i_160/O
                         net (fo=1, routed)           0.404    13.222    dut/ctrl_cell/vio_set[0]
    SLICE_X60Y245        LUT2 (Prop_lut2_I1_O)        0.056    13.278 r  dut/ctrl_cell/mcu_pulse_cnt_set_inferred_i_32/O
                         net (fo=7, routed)           0.633    13.911    dut/ctrl_cell/mcu_pulse_cnt_set[0]
    SLICE_X59Y242        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.441    14.352 r  dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_52/CO[3]
                         net (fo=1, routed)           0.000    14.352    dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_52_n_0
    SLICE_X59Y243        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    14.410 r  dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_51/CO[3]
                         net (fo=1, routed)           0.000    14.410    dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_51_n_0
    SLICE_X59Y244        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    14.468 r  dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_50/CO[3]
                         net (fo=1, routed)           0.000    14.468    dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_50_n_0
    SLICE_X59Y245        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    14.526 r  dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000    14.526    dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_37_n_0
    SLICE_X59Y246        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    14.584 r  dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.584    dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_36_n_0
    SLICE_X59Y247        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179    14.763 r  dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_35/O[3]
                         net (fo=1, routed)           0.721    15.484    dut/ctrl_cell/ctrl_stat_cell2[23]
    SLICE_X57Y243        LUT6 (Prop_lut6_I0_O)        0.142    15.626 r  dut/ctrl_cell/mcu_pulse_cnt[31]_i_20/O
                         net (fo=1, routed)           0.000    15.626    dut/ctrl_cell/mcu_pulse_cnt[31]_i_20_n_0
    SLICE_X57Y243        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    15.859 r  dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.859    dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_11_n_0
    SLICE_X57Y244        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.132    15.991 r  dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_6/CO[2]
                         net (fo=4, routed)           0.461    16.452    dut/ctrl_cell/ctrl_stat_cell12_out
    SLICE_X57Y240        LUT5 (Prop_lut5_I1_O)        0.161    16.613 r  dut/ctrl_cell/mcu_pulse_times[31]_i_5/O
                         net (fo=32, routed)          0.802    17.416    dut/ctrl_cell/mcu_pulse_times[31]_i_5_n_0
    SLICE_X50Y247        LUT4 (Prop_lut4_I2_O)        0.053    17.469 r  dut/ctrl_cell/mcu_pulse_times[31]_i_2/O
                         net (fo=1, routed)           0.000    17.469    dut/ctrl_cell/p_1_in[31]
    SLICE_X50Y247        FDRE                                         r  dut/ctrl_cell/mcu_pulse_times_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         1.874    21.874    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.289    17.585 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.304    19.889    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    20.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         1.434    21.436    dut/ctrl_cell/clk_in
    SLICE_X50Y247        FDRE                                         r  dut/ctrl_cell/mcu_pulse_times_reg[31]/C
                         clock pessimism             -0.125    21.311    
                         clock uncertainty           -0.194    21.117    
    SLICE_X50Y247        FDRE (Setup_fdre_C_D)        0.073    21.190    dut/ctrl_cell/mcu_pulse_times_reg[31]
  -------------------------------------------------------------------
                         required time                         21.190    
                         arrival time                         -17.469    
  -------------------------------------------------------------------
                         slack                                  3.722    

Slack (MET) :             3.730ns  (required time - arrival time)
  Source:                 dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/ctrl_cell/mcu_pulse_cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        5.640ns  (logic 1.951ns (34.590%)  route 3.689ns (65.410%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.429ns = ( 21.429 - 20.000 ) 
    Source Clock Delay      (SCD):    1.775ns = ( 11.775 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         2.008    12.008    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.548     7.460 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.422     9.882    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    10.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       1.773    11.775    dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X64Y257        FDRE                                         r  dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y257        FDRE (Prop_fdre_C_Q)         0.269    12.044 r  dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=4769, routed)        0.721    12.765    dut/vio_en
    SLICE_X60Y246        LUT3 (Prop_lut3_I2_O)        0.053    12.818 r  dut/ctrl_cell_i_160/O
                         net (fo=1, routed)           0.404    13.222    dut/ctrl_cell/vio_set[0]
    SLICE_X60Y245        LUT2 (Prop_lut2_I1_O)        0.056    13.278 r  dut/ctrl_cell/mcu_pulse_cnt_set_inferred_i_32/O
                         net (fo=7, routed)           0.633    13.911    dut/ctrl_cell/mcu_pulse_cnt_set[0]
    SLICE_X59Y242        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.441    14.352 r  dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_52/CO[3]
                         net (fo=1, routed)           0.000    14.352    dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_52_n_0
    SLICE_X59Y243        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    14.410 r  dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_51/CO[3]
                         net (fo=1, routed)           0.000    14.410    dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_51_n_0
    SLICE_X59Y244        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    14.468 r  dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_50/CO[3]
                         net (fo=1, routed)           0.000    14.468    dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_50_n_0
    SLICE_X59Y245        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    14.526 r  dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000    14.526    dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_37_n_0
    SLICE_X59Y246        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    14.584 r  dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.584    dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_36_n_0
    SLICE_X59Y247        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179    14.763 r  dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_35/O[3]
                         net (fo=1, routed)           0.721    15.484    dut/ctrl_cell/ctrl_stat_cell2[23]
    SLICE_X57Y243        LUT6 (Prop_lut6_I0_O)        0.142    15.626 r  dut/ctrl_cell/mcu_pulse_cnt[31]_i_20/O
                         net (fo=1, routed)           0.000    15.626    dut/ctrl_cell/mcu_pulse_cnt[31]_i_20_n_0
    SLICE_X57Y243        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    15.859 r  dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.859    dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_11_n_0
    SLICE_X57Y244        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.132    15.991 f  dut/ctrl_cell/mcu_pulse_cnt_reg[31]_i_6/CO[2]
                         net (fo=4, routed)           0.578    16.570    dut/ctrl_cell/ctrl_stat_cell12_out
    SLICE_X57Y238        LUT6 (Prop_lut6_I0_O)        0.161    16.731 r  dut/ctrl_cell/mcu_pulse_cnt[31]_i_3/O
                         net (fo=32, routed)          0.632    17.362    dut/ctrl_cell/mcu_pulse_cnt[31]_i_3_n_0
    SLICE_X57Y245        LUT4 (Prop_lut4_I0_O)        0.053    17.415 r  dut/ctrl_cell/mcu_pulse_cnt[27]_i_1/O
                         net (fo=1, routed)           0.000    17.415    dut/ctrl_cell/mcu_pulse_cnt[27]_i_1_n_0
    SLICE_X57Y245        FDRE                                         r  dut/ctrl_cell/mcu_pulse_cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         1.874    21.874    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.289    17.585 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.304    19.889    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    20.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         1.427    21.429    dut/ctrl_cell/clk_in
    SLICE_X57Y245        FDRE                                         r  dut/ctrl_cell/mcu_pulse_cnt_reg[27]/C
                         clock pessimism             -0.125    21.304    
                         clock uncertainty           -0.194    21.110    
    SLICE_X57Y245        FDRE (Setup_fdre_C_D)        0.035    21.145    dut/ctrl_cell/mcu_pulse_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         21.145    
                         arrival time                         -17.415    
  -------------------------------------------------------------------
                         slack                                  3.730    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[39].PROBE_OUT0_INST/Probe_out_reg[91]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/ctrl_cell/tia_a1_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.155ns (22.624%)  route 0.530ns (77.376%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.722     0.722    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       0.630     0.632    dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[39].PROBE_OUT0_INST/clk
    SLICE_X117Y241       FDRE                                         r  dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[39].PROBE_OUT0_INST/Probe_out_reg[91]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y241       FDRE (Prop_fdre_C_Q)         0.091     0.723 r  dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[39].PROBE_OUT0_INST/Probe_out_reg[91]/Q
                         net (fo=1, routed)           0.530     1.253    dut/vio_reg39[91]
    SLICE_X114Y241       LUT3 (Prop_lut3_I0_O)        0.064     1.317 r  dut/ctrl_cell_i_37/O
                         net (fo=1, routed)           0.000     1.317    dut/ctrl_cell/tia_set[91]
    SLICE_X114Y241       FDRE                                         r  dut/ctrl_cell/tia_a1_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.973     0.973    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         0.856     0.858    dut/ctrl_cell/clk_in
    SLICE_X114Y241       FDRE                                         r  dut/ctrl_cell/tia_a1_reg[46]/C
                         clock pessimism              0.077     0.935    
                         clock uncertainty            0.194     1.129    
    SLICE_X114Y241       FDRE (Hold_fdre_C_D)         0.087     1.216    dut/ctrl_cell/tia_a1_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[39].PROBE_OUT0_INST/Probe_out_reg[106]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/ctrl_cell/tia_a0_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.128ns (19.405%)  route 0.532ns (80.595%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.722     0.722    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       0.630     0.632    dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[39].PROBE_OUT0_INST/clk
    SLICE_X117Y241       FDRE                                         r  dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[39].PROBE_OUT0_INST/Probe_out_reg[106]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y241       FDRE (Prop_fdre_C_Q)         0.100     0.732 r  dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[39].PROBE_OUT0_INST/Probe_out_reg[106]/Q
                         net (fo=1, routed)           0.532     1.264    dut/vio_reg39[106]
    SLICE_X115Y241       LUT3 (Prop_lut3_I0_O)        0.028     1.292 r  dut/ctrl_cell_i_22/O
                         net (fo=1, routed)           0.000     1.292    dut/ctrl_cell/tia_set[106]
    SLICE_X115Y241       FDRE                                         r  dut/ctrl_cell/tia_a0_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.973     0.973    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         0.856     0.858    dut/ctrl_cell/clk_in
    SLICE_X115Y241       FDRE                                         r  dut/ctrl_cell/tia_a0_reg[54]/C
                         clock pessimism              0.077     0.935    
                         clock uncertainty            0.194     1.129    
    SLICE_X115Y241       FDRE (Hold_fdre_C_D)         0.061     1.190    dut/ctrl_cell/tia_a0_reg[54]
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[44].PROBE_OUT0_INST/Probe_out_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/ctrl_cell/array1_reg[133]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.128ns (18.128%)  route 0.578ns (81.872%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.946ns
    Source Clock Delay      (SCD):    0.700ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.722     0.722    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       0.698     0.700    dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[44].PROBE_OUT0_INST/clk
    SLICE_X75Y251        FDRE                                         r  dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[44].PROBE_OUT0_INST/Probe_out_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y251        FDRE (Prop_fdre_C_Q)         0.100     0.800 r  dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[44].PROBE_OUT0_INST/Probe_out_reg[50]/Q
                         net (fo=1, routed)           0.578     1.378    dut/vbl_test0_set[50]
    SLICE_X74Y251        LUT3 (Prop_lut3_I0_O)        0.028     1.406 r  dut/ctrl_cell_i_430/O
                         net (fo=1, routed)           0.000     1.406    dut/ctrl_cell/vbl_test0[50]
    SLICE_X74Y251        FDRE                                         r  dut/ctrl_cell/array1_reg[133]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.973     0.973    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         0.944     0.946    dut/ctrl_cell/clk_in
    SLICE_X74Y251        FDRE                                         r  dut/ctrl_cell/array1_reg[133]/C
                         clock pessimism              0.077     1.023    
                         clock uncertainty            0.194     1.217    
    SLICE_X74Y251        FDRE (Hold_fdre_C_D)         0.087     1.304    dut/ctrl_cell/array1_reg[133]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.406    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[45].PROBE_OUT0_INST/Probe_out_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/ctrl_cell/array1_reg[145]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.146ns (20.631%)  route 0.562ns (79.369%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.948ns
    Source Clock Delay      (SCD):    0.701ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.722     0.722    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       0.699     0.701    dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[45].PROBE_OUT0_INST/clk
    SLICE_X70Y254        FDRE                                         r  dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[45].PROBE_OUT0_INST/Probe_out_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y254        FDRE (Prop_fdre_C_Q)         0.118     0.819 r  dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[45].PROBE_OUT0_INST/Probe_out_reg[50]/Q
                         net (fo=1, routed)           0.562     1.381    dut/vbl_test1_set[50]
    SLICE_X70Y252        LUT3 (Prop_lut3_I0_O)        0.028     1.409 r  dut/ctrl_cell_i_558/O
                         net (fo=1, routed)           0.000     1.409    dut/ctrl_cell/vbl_test1[50]
    SLICE_X70Y252        FDRE                                         r  dut/ctrl_cell/array1_reg[145]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.973     0.973    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         0.946     0.948    dut/ctrl_cell/clk_in
    SLICE_X70Y252        FDRE                                         r  dut/ctrl_cell/array1_reg[145]/C
                         clock pessimism              0.077     1.025    
                         clock uncertainty            0.194     1.219    
    SLICE_X70Y252        FDRE (Hold_fdre_C_D)         0.087     1.306    dut/ctrl_cell/array1_reg[145]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[39].PROBE_OUT0_INST/Probe_out_reg[74]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/ctrl_cell/tia_a0_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.155ns (23.494%)  route 0.505ns (76.506%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.722     0.722    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       0.628     0.630    dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[39].PROBE_OUT0_INST/clk
    SLICE_X113Y240       FDRE                                         r  dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[39].PROBE_OUT0_INST/Probe_out_reg[74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y240       FDRE (Prop_fdre_C_Q)         0.091     0.721 r  dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[39].PROBE_OUT0_INST/Probe_out_reg[74]/Q
                         net (fo=1, routed)           0.505     1.226    dut/vio_reg39[74]
    SLICE_X112Y240       LUT3 (Prop_lut3_I0_O)        0.064     1.290 r  dut/ctrl_cell_i_54/O
                         net (fo=1, routed)           0.000     1.290    dut/ctrl_cell/tia_set[74]
    SLICE_X112Y240       FDRE                                         r  dut/ctrl_cell/tia_a0_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.973     0.973    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         0.854     0.856    dut/ctrl_cell/clk_in
    SLICE_X112Y240       FDRE                                         r  dut/ctrl_cell/tia_a0_reg[38]/C
                         clock pessimism              0.077     0.933    
                         clock uncertainty            0.194     1.127    
    SLICE_X112Y240       FDRE (Hold_fdre_C_D)         0.060     1.187    dut/ctrl_cell/tia_a0_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.187    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[44].PROBE_OUT0_INST/Probe_out_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/ctrl_cell/array1_reg[141]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.128ns (22.065%)  route 0.452ns (77.935%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.700ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.722     0.722    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       0.698     0.700    dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[44].PROBE_OUT0_INST/clk
    SLICE_X75Y251        FDRE                                         r  dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[44].PROBE_OUT0_INST/Probe_out_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y251        FDRE (Prop_fdre_C_Q)         0.100     0.800 r  dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[44].PROBE_OUT0_INST/Probe_out_reg[56]/Q
                         net (fo=1, routed)           0.452     1.252    dut/vbl_test0_set[56]
    SLICE_X75Y248        LUT3 (Prop_lut3_I0_O)        0.028     1.280 r  dut/ctrl_cell_i_424/O
                         net (fo=1, routed)           0.000     1.280    dut/ctrl_cell/vbl_test0[56]
    SLICE_X75Y248        FDRE                                         r  dut/ctrl_cell/array1_reg[141]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.973     0.973    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         0.844     0.846    dut/ctrl_cell/clk_in
    SLICE_X75Y248        FDRE                                         r  dut/ctrl_cell/array1_reg[141]/C
                         clock pessimism              0.077     0.923    
                         clock uncertainty            0.194     1.117    
    SLICE_X75Y248        FDRE (Hold_fdre_C_D)         0.060     1.177    dut/ctrl_cell/array1_reg[141]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[39].PROBE_OUT0_INST/Probe_out_reg[110]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/ctrl_cell/tia_a0_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.128ns (18.573%)  route 0.561ns (81.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.722     0.722    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       0.626     0.628    dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[39].PROBE_OUT0_INST/clk
    SLICE_X105Y247       FDRE                                         r  dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[39].PROBE_OUT0_INST/Probe_out_reg[110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y247       FDRE (Prop_fdre_C_Q)         0.100     0.728 r  dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[39].PROBE_OUT0_INST/Probe_out_reg[110]/Q
                         net (fo=1, routed)           0.561     1.289    dut/vio_reg39[110]
    SLICE_X106Y247       LUT3 (Prop_lut3_I0_O)        0.028     1.317 r  dut/ctrl_cell_i_18/O
                         net (fo=1, routed)           0.000     1.317    dut/ctrl_cell/tia_set[110]
    SLICE_X106Y247       FDRE                                         r  dut/ctrl_cell/tia_a0_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.973     0.973    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         0.854     0.856    dut/ctrl_cell/clk_in
    SLICE_X106Y247       FDRE                                         r  dut/ctrl_cell/tia_a0_reg[56]/C
                         clock pessimism              0.077     0.933    
                         clock uncertainty            0.194     1.127    
    SLICE_X106Y247       FDRE (Hold_fdre_C_D)         0.087     1.214    dut/ctrl_cell/tia_a0_reg[56]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[44].PROBE_OUT0_INST/Probe_out_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/ctrl_cell/array1_reg[140]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.146ns (21.433%)  route 0.535ns (78.567%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.946ns
    Source Clock Delay      (SCD):    0.699ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.722     0.722    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       0.697     0.699    dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[44].PROBE_OUT0_INST/clk
    SLICE_X74Y253        FDRE                                         r  dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[44].PROBE_OUT0_INST/Probe_out_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y253        FDRE (Prop_fdre_C_Q)         0.118     0.817 r  dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[44].PROBE_OUT0_INST/Probe_out_reg[54]/Q
                         net (fo=1, routed)           0.535     1.352    dut/vbl_test0_set[54]
    SLICE_X72Y252        LUT3 (Prop_lut3_I0_O)        0.028     1.380 r  dut/ctrl_cell_i_426/O
                         net (fo=1, routed)           0.000     1.380    dut/ctrl_cell/vbl_test0[54]
    SLICE_X72Y252        FDRE                                         r  dut/ctrl_cell/array1_reg[140]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.973     0.973    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         0.944     0.946    dut/ctrl_cell/clk_in
    SLICE_X72Y252        FDRE                                         r  dut/ctrl_cell/array1_reg[140]/C
                         clock pessimism              0.077     1.023    
                         clock uncertainty            0.194     1.217    
    SLICE_X72Y252        FDRE (Hold_fdre_C_D)         0.060     1.277    dut/ctrl_cell/array1_reg[140]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[39].PROBE_OUT0_INST/Probe_out_reg[119]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/ctrl_cell/tia_a1_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.128ns (19.347%)  route 0.534ns (80.653%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.722     0.722    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       0.626     0.628    dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[39].PROBE_OUT0_INST/clk
    SLICE_X108Y241       FDRE                                         r  dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[39].PROBE_OUT0_INST/Probe_out_reg[119]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y241       FDRE (Prop_fdre_C_Q)         0.100     0.728 r  dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[39].PROBE_OUT0_INST/Probe_out_reg[119]/Q
                         net (fo=1, routed)           0.534     1.262    dut/vio_reg39[119]
    SLICE_X109Y241       LUT3 (Prop_lut3_I0_O)        0.028     1.290 r  dut/ctrl_cell_i_9/O
                         net (fo=1, routed)           0.000     1.290    dut/ctrl_cell/tia_set[119]
    SLICE_X109Y241       FDRE                                         r  dut/ctrl_cell/tia_a1_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.973     0.973    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         0.852     0.854    dut/ctrl_cell/clk_in
    SLICE_X109Y241       FDRE                                         r  dut/ctrl_cell/tia_a1_reg[60]/C
                         clock pessimism              0.077     0.931    
                         clock uncertainty            0.194     1.125    
    SLICE_X109Y241       FDRE (Hold_fdre_C_D)         0.061     1.186    dut/ctrl_cell/tia_a1_reg[60]
  -------------------------------------------------------------------
                         required time                         -1.186    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[44].PROBE_OUT0_INST/Probe_out_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/ctrl_cell/array1_reg[73]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.128ns (18.551%)  route 0.562ns (81.449%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.617ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.722     0.722    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       0.615     0.617    dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[44].PROBE_OUT0_INST/clk
    SLICE_X77Y243        FDRE                                         r  dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[44].PROBE_OUT0_INST/Probe_out_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y243        FDRE (Prop_fdre_C_Q)         0.100     0.717 r  dut/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[44].PROBE_OUT0_INST/Probe_out_reg[61]/Q
                         net (fo=1, routed)           0.562     1.279    dut/vbl_test0_set[61]
    SLICE_X74Y245        LUT3 (Prop_lut3_I0_O)        0.028     1.307 r  dut/ctrl_cell_i_419/O
                         net (fo=1, routed)           0.000     1.307    dut/ctrl_cell/vbl_test0[61]
    SLICE_X74Y245        FDRE                                         r  dut/ctrl_cell/array1_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.973     0.973    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    dut/clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  dut/clk_gen/inst/clkout2_buf/O
                         net (fo=590, routed)         0.843     0.845    dut/ctrl_cell/clk_in
    SLICE_X74Y245        FDRE                                         r  dut/ctrl_cell/array1_reg[73]/C
                         clock pessimism              0.077     0.922    
                         clock uncertainty            0.194     1.116    
    SLICE_X74Y245        FDRE (Hold_fdre_C_D)         0.087     1.203    dut/ctrl_cell/array1_reg[73]
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.104    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.869ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.869ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.823ns  (logic 0.361ns (12.787%)  route 2.462ns (87.213%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.428ns = ( 11.428 - 10.000 ) 
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         2.008     2.008    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.548    -2.540 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.422    -0.118    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       1.589     1.591    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X50Y221        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y221        FDRE (Prop_fdre_C_Q)         0.308     1.899 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=202, routed)         1.780     3.679    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X43Y215        LUT2 (Prop_lut2_I1_O)        0.053     3.732 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.682     4.414    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X55Y215        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         1.874    11.874    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.289     7.585 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.304     9.889    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       1.426    11.428    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X55Y215        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.139    11.567    
                         clock uncertainty           -0.066    11.501    
    SLICE_X55Y215        FDPE (Recov_fdpe_C_PRE)     -0.217    11.284    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         11.284    
                         arrival time                          -4.414    
  -------------------------------------------------------------------
                         slack                                  6.869    

Slack (MET) :             6.869ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.823ns  (logic 0.361ns (12.787%)  route 2.462ns (87.213%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.428ns = ( 11.428 - 10.000 ) 
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         2.008     2.008    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.548    -2.540 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.422    -0.118    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       1.589     1.591    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X50Y221        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y221        FDRE (Prop_fdre_C_Q)         0.308     1.899 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=202, routed)         1.780     3.679    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X43Y215        LUT2 (Prop_lut2_I1_O)        0.053     3.732 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.682     4.414    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X55Y215        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         1.874    11.874    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.289     7.585 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.304     9.889    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       1.426    11.428    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X55Y215        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.139    11.567    
                         clock uncertainty           -0.066    11.501    
    SLICE_X55Y215        FDPE (Recov_fdpe_C_PRE)     -0.217    11.284    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         11.284    
                         arrival time                          -4.414    
  -------------------------------------------------------------------
                         slack                                  6.869    

Slack (MET) :             7.161ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.536ns  (logic 0.361ns (14.236%)  route 2.175ns (85.764%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 11.432 - 10.000 ) 
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         2.008     2.008    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.548    -2.540 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.422    -0.118    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       1.589     1.591    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X50Y221        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y221        FDRE (Prop_fdre_C_Q)         0.308     1.899 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=202, routed)         1.780     3.679    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X43Y215        LUT2 (Prop_lut2_I1_O)        0.053     3.732 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.394     4.127    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X39Y215        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         1.874    11.874    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.289     7.585 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.304     9.889    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       1.430    11.432    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y215        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.139    11.571    
                         clock uncertainty           -0.066    11.505    
    SLICE_X39Y215        FDPE (Recov_fdpe_C_PRE)     -0.217    11.288    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         11.288    
                         arrival time                          -4.127    
  -------------------------------------------------------------------
                         slack                                  7.161    

Slack (MET) :             7.161ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.536ns  (logic 0.361ns (14.236%)  route 2.175ns (85.764%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 11.432 - 10.000 ) 
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         2.008     2.008    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.548    -2.540 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.422    -0.118    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       1.589     1.591    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X50Y221        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y221        FDRE (Prop_fdre_C_Q)         0.308     1.899 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=202, routed)         1.780     3.679    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X43Y215        LUT2 (Prop_lut2_I1_O)        0.053     3.732 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.394     4.127    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X39Y215        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         1.874    11.874    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.289     7.585 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.304     9.889    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       1.430    11.432    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y215        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.139    11.571    
                         clock uncertainty           -0.066    11.505    
    SLICE_X39Y215        FDPE (Recov_fdpe_C_PRE)     -0.217    11.288    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         11.288    
                         arrival time                          -4.127    
  -------------------------------------------------------------------
                         slack                                  7.161    

Slack (MET) :             7.919ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.802ns  (logic 0.308ns (17.093%)  route 1.494ns (82.907%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 11.431 - 10.000 ) 
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         2.008     2.008    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.548    -2.540 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.422    -0.118    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       1.589     1.591    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X50Y221        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y221        FDRE (Prop_fdre_C_Q)         0.308     1.899 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=202, routed)         1.494     3.393    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X46Y214        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         1.874    11.874    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.289     7.585 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.304     9.889    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       1.429    11.431    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X46Y214        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                         clock pessimism              0.139    11.570    
                         clock uncertainty           -0.066    11.504    
    SLICE_X46Y214        FDCE (Recov_fdce_C_CLR)     -0.192    11.312    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.312    
                         arrival time                          -3.393    
  -------------------------------------------------------------------
                         slack                                  7.919    

Slack (MET) :             7.919ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.802ns  (logic 0.308ns (17.093%)  route 1.494ns (82.907%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 11.431 - 10.000 ) 
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         2.008     2.008    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.548    -2.540 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.422    -0.118    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       1.589     1.591    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X50Y221        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y221        FDRE (Prop_fdre_C_Q)         0.308     1.899 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=202, routed)         1.494     3.393    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X46Y214        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         1.874    11.874    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.289     7.585 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.304     9.889    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       1.429    11.431    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X46Y214        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                         clock pessimism              0.139    11.570    
                         clock uncertainty           -0.066    11.504    
    SLICE_X46Y214        FDCE (Recov_fdce_C_CLR)     -0.192    11.312    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.312    
                         arrival time                          -3.393    
  -------------------------------------------------------------------
                         slack                                  7.919    

Slack (MET) :             8.001ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.729ns  (logic 0.308ns (17.818%)  route 1.421ns (82.182%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 11.431 - 10.000 ) 
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         2.008     2.008    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.548    -2.540 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.422    -0.118    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       1.589     1.591    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X50Y221        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y221        FDRE (Prop_fdre_C_Q)         0.308     1.899 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=202, routed)         1.421     3.320    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X48Y214        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         1.874    11.874    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.289     7.585 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.304     9.889    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       1.429    11.431    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X48Y214        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                         clock pessimism              0.148    11.579    
                         clock uncertainty           -0.066    11.513    
    SLICE_X48Y214        FDCE (Recov_fdce_C_CLR)     -0.192    11.321    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         11.321    
                         arrival time                          -3.320    
  -------------------------------------------------------------------
                         slack                                  8.001    

Slack (MET) :             8.001ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.729ns  (logic 0.308ns (17.818%)  route 1.421ns (82.182%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 11.431 - 10.000 ) 
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         2.008     2.008    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.548    -2.540 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.422    -0.118    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       1.589     1.591    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X50Y221        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y221        FDRE (Prop_fdre_C_Q)         0.308     1.899 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=202, routed)         1.421     3.320    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X48Y214        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         1.874    11.874    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.289     7.585 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.304     9.889    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       1.429    11.431    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X48Y214        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/C
                         clock pessimism              0.148    11.579    
                         clock uncertainty           -0.066    11.513    
    SLICE_X48Y214        FDCE (Recov_fdce_C_CLR)     -0.192    11.321    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         11.321    
                         arrival time                          -3.320    
  -------------------------------------------------------------------
                         slack                                  8.001    

Slack (MET) :             8.001ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.729ns  (logic 0.308ns (17.818%)  route 1.421ns (82.182%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 11.431 - 10.000 ) 
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         2.008     2.008    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.548    -2.540 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.422    -0.118    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       1.589     1.591    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X50Y221        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y221        FDRE (Prop_fdre_C_Q)         0.308     1.899 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=202, routed)         1.421     3.320    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X48Y214        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         1.874    11.874    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.289     7.585 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.304     9.889    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       1.429    11.431    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X48Y214        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism              0.148    11.579    
                         clock uncertainty           -0.066    11.513    
    SLICE_X48Y214        FDCE (Recov_fdce_C_CLR)     -0.192    11.321    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         11.321    
                         arrival time                          -3.320    
  -------------------------------------------------------------------
                         slack                                  8.001    

Slack (MET) :             8.026ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.630ns  (logic 0.308ns (18.890%)  route 1.322ns (81.110%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 11.430 - 10.000 ) 
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         2.008     2.008    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.548    -2.540 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.422    -0.118    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       1.589     1.591    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X50Y221        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y221        FDRE (Prop_fdre_C_Q)         0.308     1.899 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=202, routed)         1.322     3.221    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X53Y214        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         1.874    11.874    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.289     7.585 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.304     9.889    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       1.428    11.430    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X53Y214        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[2]/C
                         clock pessimism              0.139    11.569    
                         clock uncertainty           -0.066    11.503    
    SLICE_X53Y214        FDCE (Recov_fdce_C_CLR)     -0.255    11.248    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[2]
  -------------------------------------------------------------------
                         required time                         11.248    
                         arrival time                          -3.221    
  -------------------------------------------------------------------
                         slack                                  8.026    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.118ns (52.435%)  route 0.107ns (47.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.627ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.722     0.722    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       0.625     0.627    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X48Y216        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y216        FDCE (Prop_fdce_C_Q)         0.118     0.745 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.107     0.852    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X48Y215        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.973     0.973    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       0.850     0.852    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X48Y215        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism             -0.212     0.640    
    SLICE_X48Y215        FDCE (Remov_fdce_C_CLR)     -0.050     0.590    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -0.590    
                         arrival time                           0.852    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.118ns (41.457%)  route 0.167ns (58.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.629ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.722     0.722    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       0.627     0.629    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X38Y216        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y216        FDPE (Prop_fdpe_C_Q)         0.118     0.747 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.167     0.914    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/Q[0]
    SLICE_X43Y216        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.973     0.973    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       0.850     0.852    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/clk
    SLICE_X43Y216        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.193     0.659    
    SLICE_X43Y216        FDPE (Remov_fdpe_C_PRE)     -0.072     0.587    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.118ns (41.457%)  route 0.167ns (58.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.629ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.722     0.722    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       0.627     0.629    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X38Y216        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y216        FDPE (Prop_fdpe_C_Q)         0.118     0.747 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.167     0.914    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/Q[0]
    SLICE_X43Y216        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.973     0.973    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       0.850     0.852    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/clk
    SLICE_X43Y216        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.193     0.659    
    SLICE_X43Y216        FDPE (Remov_fdpe_C_PRE)     -0.072     0.587    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.118ns (40.983%)  route 0.170ns (59.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.629ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.722     0.722    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       0.627     0.629    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X38Y216        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y216        FDPE (Prop_fdpe_C_Q)         0.118     0.747 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.170     0.917    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X40Y217        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.973     0.973    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       0.849     0.851    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X40Y217        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.193     0.658    
    SLICE_X40Y217        FDCE (Remov_fdce_C_CLR)     -0.069     0.589    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.589    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.118ns (40.983%)  route 0.170ns (59.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.629ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.722     0.722    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       0.627     0.629    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X38Y216        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y216        FDPE (Prop_fdpe_C_Q)         0.118     0.747 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.170     0.917    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X40Y217        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.973     0.973    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       0.849     0.851    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X40Y217        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.193     0.658    
    SLICE_X40Y217        FDPE (Remov_fdpe_C_PRE)     -0.072     0.586    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.586    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.100ns (33.982%)  route 0.194ns (66.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.722     0.722    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       0.619     0.621    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y214        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y214        FDPE (Prop_fdpe_C_Q)         0.100     0.721 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.194     0.915    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X56Y215        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.973     0.973    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       0.843     0.845    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X56Y215        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[2]/C
                         clock pessimism             -0.212     0.633    
    SLICE_X56Y215        FDCE (Remov_fdce_C_CLR)     -0.069     0.564    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.564    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.100ns (33.982%)  route 0.194ns (66.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.722     0.722    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       0.619     0.621    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y214        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y214        FDPE (Prop_fdpe_C_Q)         0.100     0.721 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.194     0.915    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Q[0]
    SLICE_X56Y215        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.973     0.973    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       0.843     0.845    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/clk
    SLICE_X56Y215        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.212     0.633    
    SLICE_X56Y215        FDCE (Remov_fdce_C_CLR)     -0.069     0.564    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.564    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.100ns (33.982%)  route 0.194ns (66.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.722     0.722    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       0.619     0.621    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y214        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y214        FDPE (Prop_fdpe_C_Q)         0.100     0.721 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.194     0.915    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Q[0]
    SLICE_X56Y215        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.973     0.973    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       0.843     0.845    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/clk
    SLICE_X56Y215        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.212     0.633    
    SLICE_X56Y215        FDCE (Remov_fdce_C_CLR)     -0.069     0.564    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.564    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.118ns (37.050%)  route 0.200ns (62.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.622ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.722     0.722    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       0.620     0.622    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X50Y221        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y221        FDRE (Prop_fdre_C_Q)         0.118     0.740 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=202, routed)         0.200     0.940    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X50Y220        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.973     0.973    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       0.845     0.847    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X50Y220        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                         clock pessimism             -0.212     0.635    
    SLICE_X50Y220        FDCE (Remov_fdce_C_CLR)     -0.050     0.585    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
  -------------------------------------------------------------------
                         required time                         -0.585    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.118ns (37.050%)  route 0.200ns (62.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.622ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.722     0.722    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       0.620     0.622    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X50Y221        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y221        FDRE (Prop_fdre_C_Q)         0.118     0.740 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=202, routed)         0.200     0.940    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X50Y220        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_200M_BUFG_inst/O
                         net (fo=115, routed)         0.973     0.973    dut/clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  dut/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    dut/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  dut/clk_gen/inst/clkout1_buf/O
                         net (fo=33247, routed)       0.845     0.847    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X50Y220        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                         clock pessimism             -0.212     0.635    
    SLICE_X50Y220        FDCE (Remov_fdce_C_CLR)     -0.050     0.585    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.585    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.355    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       25.016ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.311ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.016ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.703ns  (logic 0.428ns (9.100%)  route 4.275ns (90.900%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.436ns = ( 35.436 - 30.000 ) 
    Source Clock Delay      (SCD):    6.291ns
    Clock Pessimism Removal (CPR):    0.838ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.587     4.587    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     4.707 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         1.584     6.291    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X51Y225        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y225        FDCE (Prop_fdce_C_Q)         0.269     6.560 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/Q
                         net (fo=4, routed)           0.597     7.156    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[1]
    SLICE_X51Y224        LUT6 (Prop_lut6_I3_O)        0.053     7.209 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[9]_i_2/O
                         net (fo=9, routed)           0.685     7.894    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[9]_i_2_n_0
    SLICE_X48Y220        LUT6 (Prop_lut6_I0_O)        0.053     7.947 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          1.163     9.110    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X43Y215        LUT2 (Prop_lut2_I0_O)        0.053     9.163 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.831    10.994    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X52Y213        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.895    33.895    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    34.008 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         1.428    35.436    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X52Y213        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.838    36.274    
                         clock uncertainty           -0.035    36.238    
    SLICE_X52Y213        FDPE (Recov_fdpe_C_PRE)     -0.228    36.010    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         36.010    
                         arrival time                         -10.994    
  -------------------------------------------------------------------
                         slack                                 25.016    

Slack (MET) :             25.052ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.703ns  (logic 0.428ns (9.100%)  route 4.275ns (90.900%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.436ns = ( 35.436 - 30.000 ) 
    Source Clock Delay      (SCD):    6.291ns
    Clock Pessimism Removal (CPR):    0.838ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.587     4.587    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     4.707 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         1.584     6.291    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X51Y225        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y225        FDCE (Prop_fdce_C_Q)         0.269     6.560 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/Q
                         net (fo=4, routed)           0.597     7.156    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[1]
    SLICE_X51Y224        LUT6 (Prop_lut6_I3_O)        0.053     7.209 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[9]_i_2/O
                         net (fo=9, routed)           0.685     7.894    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[9]_i_2_n_0
    SLICE_X48Y220        LUT6 (Prop_lut6_I0_O)        0.053     7.947 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          1.163     9.110    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X43Y215        LUT2 (Prop_lut2_I0_O)        0.053     9.163 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.831    10.994    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X52Y213        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.895    33.895    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    34.008 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         1.428    35.436    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X52Y213        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.838    36.274    
                         clock uncertainty           -0.035    36.238    
    SLICE_X52Y213        FDPE (Recov_fdpe_C_PRE)     -0.192    36.046    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         36.046    
                         arrival time                         -10.994    
  -------------------------------------------------------------------
                         slack                                 25.052    

Slack (MET) :             25.059ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.654ns  (logic 0.428ns (9.196%)  route 4.226ns (90.804%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 35.430 - 30.000 ) 
    Source Clock Delay      (SCD):    6.291ns
    Clock Pessimism Removal (CPR):    0.838ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.587     4.587    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     4.707 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         1.584     6.291    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X51Y225        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y225        FDCE (Prop_fdce_C_Q)         0.269     6.560 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/Q
                         net (fo=4, routed)           0.597     7.156    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[1]
    SLICE_X51Y224        LUT6 (Prop_lut6_I3_O)        0.053     7.209 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[9]_i_2/O
                         net (fo=9, routed)           0.685     7.894    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[9]_i_2_n_0
    SLICE_X48Y220        LUT6 (Prop_lut6_I0_O)        0.053     7.947 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          1.163     9.110    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X43Y215        LUT2 (Prop_lut2_I0_O)        0.053     9.163 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.782    10.945    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X52Y220        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.895    33.895    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    34.008 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         1.422    35.430    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/idrck
    SLICE_X52Y220        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/C
                         clock pessimism              0.838    36.268    
                         clock uncertainty           -0.035    36.232    
    SLICE_X52Y220        FDCE (Recov_fdce_C_CLR)     -0.228    36.004    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]
  -------------------------------------------------------------------
                         required time                         36.004    
                         arrival time                         -10.945    
  -------------------------------------------------------------------
                         slack                                 25.059    

Slack (MET) :             25.059ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.654ns  (logic 0.428ns (9.196%)  route 4.226ns (90.804%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 35.430 - 30.000 ) 
    Source Clock Delay      (SCD):    6.291ns
    Clock Pessimism Removal (CPR):    0.838ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.587     4.587    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     4.707 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         1.584     6.291    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X51Y225        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y225        FDCE (Prop_fdce_C_Q)         0.269     6.560 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/Q
                         net (fo=4, routed)           0.597     7.156    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[1]
    SLICE_X51Y224        LUT6 (Prop_lut6_I3_O)        0.053     7.209 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[9]_i_2/O
                         net (fo=9, routed)           0.685     7.894    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[9]_i_2_n_0
    SLICE_X48Y220        LUT6 (Prop_lut6_I0_O)        0.053     7.947 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          1.163     9.110    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X43Y215        LUT2 (Prop_lut2_I0_O)        0.053     9.163 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.782    10.945    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X52Y220        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.895    33.895    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    34.008 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         1.422    35.430    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/idrck
    SLICE_X52Y220        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/C
                         clock pessimism              0.838    36.268    
                         clock uncertainty           -0.035    36.232    
    SLICE_X52Y220        FDCE (Recov_fdce_C_CLR)     -0.228    36.004    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]
  -------------------------------------------------------------------
                         required time                         36.004    
                         arrival time                         -10.945    
  -------------------------------------------------------------------
                         slack                                 25.059    

Slack (MET) :             25.059ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.654ns  (logic 0.428ns (9.196%)  route 4.226ns (90.804%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 35.430 - 30.000 ) 
    Source Clock Delay      (SCD):    6.291ns
    Clock Pessimism Removal (CPR):    0.838ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.587     4.587    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     4.707 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         1.584     6.291    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X51Y225        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y225        FDCE (Prop_fdce_C_Q)         0.269     6.560 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/Q
                         net (fo=4, routed)           0.597     7.156    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[1]
    SLICE_X51Y224        LUT6 (Prop_lut6_I3_O)        0.053     7.209 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[9]_i_2/O
                         net (fo=9, routed)           0.685     7.894    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[9]_i_2_n_0
    SLICE_X48Y220        LUT6 (Prop_lut6_I0_O)        0.053     7.947 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          1.163     9.110    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X43Y215        LUT2 (Prop_lut2_I0_O)        0.053     9.163 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.782    10.945    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X52Y220        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.895    33.895    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    34.008 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         1.422    35.430    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/idrck
    SLICE_X52Y220        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[15]/C
                         clock pessimism              0.838    36.268    
                         clock uncertainty           -0.035    36.232    
    SLICE_X52Y220        FDCE (Recov_fdce_C_CLR)     -0.228    36.004    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[15]
  -------------------------------------------------------------------
                         required time                         36.004    
                         arrival time                         -10.945    
  -------------------------------------------------------------------
                         slack                                 25.059    

Slack (MET) :             25.059ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.654ns  (logic 0.428ns (9.196%)  route 4.226ns (90.804%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 35.430 - 30.000 ) 
    Source Clock Delay      (SCD):    6.291ns
    Clock Pessimism Removal (CPR):    0.838ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.587     4.587    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     4.707 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         1.584     6.291    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X51Y225        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y225        FDCE (Prop_fdce_C_Q)         0.269     6.560 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/Q
                         net (fo=4, routed)           0.597     7.156    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[1]
    SLICE_X51Y224        LUT6 (Prop_lut6_I3_O)        0.053     7.209 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[9]_i_2/O
                         net (fo=9, routed)           0.685     7.894    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[9]_i_2_n_0
    SLICE_X48Y220        LUT6 (Prop_lut6_I0_O)        0.053     7.947 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          1.163     9.110    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X43Y215        LUT2 (Prop_lut2_I0_O)        0.053     9.163 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.782    10.945    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X52Y220        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.895    33.895    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    34.008 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         1.422    35.430    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/idrck
    SLICE_X52Y220        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[9]/C
                         clock pessimism              0.838    36.268    
                         clock uncertainty           -0.035    36.232    
    SLICE_X52Y220        FDCE (Recov_fdce_C_CLR)     -0.228    36.004    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[9]
  -------------------------------------------------------------------
                         required time                         36.004    
                         arrival time                         -10.945    
  -------------------------------------------------------------------
                         slack                                 25.059    

Slack (MET) :             25.095ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.654ns  (logic 0.428ns (9.196%)  route 4.226ns (90.804%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 35.430 - 30.000 ) 
    Source Clock Delay      (SCD):    6.291ns
    Clock Pessimism Removal (CPR):    0.838ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.587     4.587    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     4.707 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         1.584     6.291    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X51Y225        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y225        FDCE (Prop_fdce_C_Q)         0.269     6.560 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/Q
                         net (fo=4, routed)           0.597     7.156    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[1]
    SLICE_X51Y224        LUT6 (Prop_lut6_I3_O)        0.053     7.209 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[9]_i_2/O
                         net (fo=9, routed)           0.685     7.894    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[9]_i_2_n_0
    SLICE_X48Y220        LUT6 (Prop_lut6_I0_O)        0.053     7.947 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          1.163     9.110    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X43Y215        LUT2 (Prop_lut2_I0_O)        0.053     9.163 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.782    10.945    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X52Y220        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.895    33.895    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    34.008 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         1.422    35.430    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/idrck
    SLICE_X52Y220        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]/C
                         clock pessimism              0.838    36.268    
                         clock uncertainty           -0.035    36.232    
    SLICE_X52Y220        FDCE (Recov_fdce_C_CLR)     -0.192    36.040    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         36.040    
                         arrival time                         -10.945    
  -------------------------------------------------------------------
                         slack                                 25.095    

Slack (MET) :             25.095ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.654ns  (logic 0.428ns (9.196%)  route 4.226ns (90.804%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 35.430 - 30.000 ) 
    Source Clock Delay      (SCD):    6.291ns
    Clock Pessimism Removal (CPR):    0.838ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.587     4.587    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     4.707 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         1.584     6.291    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X51Y225        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y225        FDCE (Prop_fdce_C_Q)         0.269     6.560 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/Q
                         net (fo=4, routed)           0.597     7.156    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[1]
    SLICE_X51Y224        LUT6 (Prop_lut6_I3_O)        0.053     7.209 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[9]_i_2/O
                         net (fo=9, routed)           0.685     7.894    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[9]_i_2_n_0
    SLICE_X48Y220        LUT6 (Prop_lut6_I0_O)        0.053     7.947 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          1.163     9.110    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X43Y215        LUT2 (Prop_lut2_I0_O)        0.053     9.163 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.782    10.945    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X52Y220        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.895    33.895    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    34.008 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         1.422    35.430    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/idrck
    SLICE_X52Y220        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/C
                         clock pessimism              0.838    36.268    
                         clock uncertainty           -0.035    36.232    
    SLICE_X52Y220        FDCE (Recov_fdce_C_CLR)     -0.192    36.040    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]
  -------------------------------------------------------------------
                         required time                         36.040    
                         arrival time                         -10.945    
  -------------------------------------------------------------------
                         slack                                 25.095    

Slack (MET) :             25.095ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.654ns  (logic 0.428ns (9.196%)  route 4.226ns (90.804%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 35.430 - 30.000 ) 
    Source Clock Delay      (SCD):    6.291ns
    Clock Pessimism Removal (CPR):    0.838ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.587     4.587    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     4.707 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         1.584     6.291    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X51Y225        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y225        FDCE (Prop_fdce_C_Q)         0.269     6.560 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/Q
                         net (fo=4, routed)           0.597     7.156    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[1]
    SLICE_X51Y224        LUT6 (Prop_lut6_I3_O)        0.053     7.209 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[9]_i_2/O
                         net (fo=9, routed)           0.685     7.894    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[9]_i_2_n_0
    SLICE_X48Y220        LUT6 (Prop_lut6_I0_O)        0.053     7.947 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          1.163     9.110    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X43Y215        LUT2 (Prop_lut2_I0_O)        0.053     9.163 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.782    10.945    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X52Y220        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.895    33.895    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    34.008 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         1.422    35.430    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/idrck
    SLICE_X52Y220        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]/C
                         clock pessimism              0.838    36.268    
                         clock uncertainty           -0.035    36.232    
    SLICE_X52Y220        FDCE (Recov_fdce_C_CLR)     -0.192    36.040    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]
  -------------------------------------------------------------------
                         required time                         36.040    
                         arrival time                         -10.945    
  -------------------------------------------------------------------
                         slack                                 25.095    

Slack (MET) :             25.095ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.654ns  (logic 0.428ns (9.196%)  route 4.226ns (90.804%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 35.430 - 30.000 ) 
    Source Clock Delay      (SCD):    6.291ns
    Clock Pessimism Removal (CPR):    0.838ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.587     4.587    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     4.707 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         1.584     6.291    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X51Y225        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y225        FDCE (Prop_fdce_C_Q)         0.269     6.560 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/Q
                         net (fo=4, routed)           0.597     7.156    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[1]
    SLICE_X51Y224        LUT6 (Prop_lut6_I3_O)        0.053     7.209 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[9]_i_2/O
                         net (fo=9, routed)           0.685     7.894    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[9]_i_2_n_0
    SLICE_X48Y220        LUT6 (Prop_lut6_I0_O)        0.053     7.947 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          1.163     9.110    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X43Y215        LUT2 (Prop_lut2_I0_O)        0.053     9.163 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.782    10.945    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X52Y220        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.895    33.895    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    34.008 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         1.422    35.430    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/idrck
    SLICE_X52Y220        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[8]/C
                         clock pessimism              0.838    36.268    
                         clock uncertainty           -0.035    36.232    
    SLICE_X52Y220        FDCE (Recov_fdce_C_CLR)     -0.192    36.040    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[8]
  -------------------------------------------------------------------
                         required time                         36.040    
                         arrival time                         -10.945    
  -------------------------------------------------------------------
                         slack                                 25.095    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.118ns (43.231%)  route 0.155ns (56.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.472ns
    Source Clock Delay      (SCD):    2.875ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.224     2.224    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.250 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         0.625     2.875    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X36Y218        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y218        FDPE (Prop_fdpe_C_Q)         0.118     2.993 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=17, routed)          0.155     3.148    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X38Y218        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.593     2.593    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.623 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         0.849     3.472    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/idrck
    SLICE_X38Y218        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.585     2.887    
    SLICE_X38Y218        FDCE (Remov_fdce_C_CLR)     -0.050     2.837    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.837    
                         arrival time                           3.148    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.118ns (43.231%)  route 0.155ns (56.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.472ns
    Source Clock Delay      (SCD):    2.875ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.224     2.224    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.250 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         0.625     2.875    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X36Y218        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y218        FDPE (Prop_fdpe_C_Q)         0.118     2.993 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=17, routed)          0.155     3.148    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X38Y218        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.593     2.593    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.623 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         0.849     3.472    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/idrck
    SLICE_X38Y218        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.585     2.887    
    SLICE_X38Y218        FDCE (Remov_fdce_C_CLR)     -0.050     2.837    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.837    
                         arrival time                           3.148    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.118ns (43.231%)  route 0.155ns (56.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.472ns
    Source Clock Delay      (SCD):    2.875ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.224     2.224    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.250 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         0.625     2.875    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X36Y218        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y218        FDPE (Prop_fdpe_C_Q)         0.118     2.993 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=17, routed)          0.155     3.148    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X38Y218        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.593     2.593    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.623 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         0.849     3.472    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/idrck
    SLICE_X38Y218        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                         clock pessimism             -0.585     2.887    
    SLICE_X38Y218        FDCE (Remov_fdce_C_CLR)     -0.050     2.837    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.837    
                         arrival time                           3.148    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.118ns (43.231%)  route 0.155ns (56.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.472ns
    Source Clock Delay      (SCD):    2.875ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.224     2.224    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.250 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         0.625     2.875    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X36Y218        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y218        FDPE (Prop_fdpe_C_Q)         0.118     2.993 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=17, routed)          0.155     3.148    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X38Y218        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.593     2.593    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.623 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         0.849     3.472    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/idrck
    SLICE_X38Y218        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                         clock pessimism             -0.585     2.887    
    SLICE_X38Y218        FDCE (Remov_fdce_C_CLR)     -0.050     2.837    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.837    
                         arrival time                           3.148    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.118ns (43.231%)  route 0.155ns (56.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.472ns
    Source Clock Delay      (SCD):    2.875ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.224     2.224    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.250 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         0.625     2.875    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X36Y218        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y218        FDPE (Prop_fdpe_C_Q)         0.118     2.993 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=17, routed)          0.155     3.148    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X38Y218        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.593     2.593    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.623 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         0.849     3.472    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/idrck
    SLICE_X38Y218        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                         clock pessimism             -0.585     2.887    
    SLICE_X38Y218        FDCE (Remov_fdce_C_CLR)     -0.050     2.837    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.837    
                         arrival time                           3.148    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.118ns (43.231%)  route 0.155ns (56.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.472ns
    Source Clock Delay      (SCD):    2.875ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.224     2.224    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.250 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         0.625     2.875    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X36Y218        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y218        FDPE (Prop_fdpe_C_Q)         0.118     2.993 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=17, routed)          0.155     3.148    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X38Y218        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.593     2.593    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.623 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         0.849     3.472    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/idrck
    SLICE_X38Y218        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                         clock pessimism             -0.585     2.887    
    SLICE_X38Y218        FDCE (Remov_fdce_C_CLR)     -0.050     2.837    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.837    
                         arrival time                           3.148    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.091ns (38.921%)  route 0.143ns (61.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.474ns
    Source Clock Delay      (SCD):    2.877ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.224     2.224    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.250 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         0.627     2.877    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X39Y216        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y216        FDPE (Prop_fdpe_C_Q)         0.091     2.968 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.143     3.111    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X36Y216        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.593     2.593    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.623 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         0.851     3.474    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X36Y216        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.585     2.889    
    SLICE_X36Y216        FDPE (Remov_fdpe_C_PRE)     -0.090     2.799    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.799    
                         arrival time                           3.111    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.118ns (39.229%)  route 0.183ns (60.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.462ns
    Source Clock Delay      (SCD):    2.869ns
    Clock Pessimism Removal (CPR):    0.566ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.224     2.224    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.250 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         0.619     2.869    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X54Y219        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y219        FDPE (Prop_fdpe_C_Q)         0.118     2.987 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.183     3.170    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X56Y219        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.593     2.593    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.623 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         0.839     3.462    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/idrck
    SLICE_X56Y219        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.566     2.896    
    SLICE_X56Y219        FDCE (Remov_fdce_C_CLR)     -0.069     2.827    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.827    
                         arrival time                           3.170    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.118ns (39.229%)  route 0.183ns (60.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.462ns
    Source Clock Delay      (SCD):    2.869ns
    Clock Pessimism Removal (CPR):    0.566ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.224     2.224    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.250 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         0.619     2.869    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X54Y219        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y219        FDPE (Prop_fdpe_C_Q)         0.118     2.987 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.183     3.170    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X56Y219        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.593     2.593    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.623 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         0.839     3.462    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/idrck
    SLICE_X56Y219        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.566     2.896    
    SLICE_X56Y219        FDCE (Remov_fdce_C_CLR)     -0.069     2.827    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.827    
                         arrival time                           3.170    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.118ns (39.229%)  route 0.183ns (60.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.462ns
    Source Clock Delay      (SCD):    2.869ns
    Clock Pessimism Removal (CPR):    0.566ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.224     2.224    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.250 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         0.619     2.869    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X54Y219        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y219        FDPE (Prop_fdpe_C_Q)         0.118     2.987 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.183     3.170    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X56Y219        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.593     2.593    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.623 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=285, routed)         0.839     3.462    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/idrck
    SLICE_X56Y219        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.566     2.896    
    SLICE_X56Y219        FDCE (Remov_fdce_C_CLR)     -0.069     2.827    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -2.827    
                         arrival time                           3.170    
  -------------------------------------------------------------------
                         slack                                  0.343    





