
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -216.61

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -0.36

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.36

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch1_csr.rdata_q[24]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3548.91    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.93    0.76    1.20 ^ cs_registers_i.u_dscratch1_csr.rdata_q[24]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.20   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dscratch1_csr.rdata_q[24]$_DFFE_PN0P_/CK (DFFR_X1)
                          1.35    1.35   library removal time
                                  1.35   data required time
-----------------------------------------------------------------------------
                                  1.35   data required time
                                 -1.20   data arrival time
-----------------------------------------------------------------------------
                                 -0.15   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.01    0.01    0.04    1.14 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.14 ^ _29919_/A2 (AND2_X1)
                                  1.14   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: load_store_unit_i.data_we_q$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: id_stage_i.controller_i.store_err_q$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/CK (DFFR_X1)
     2    2.92    0.01    0.07    0.07 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01159_ (net)
                  0.01    0.00    0.07 ^ _20134_/A1 (NOR3_X1)
     2    6.15    0.01    0.02    0.08 v _20134_/ZN (NOR3_X1)
                                         id_stage_i.controller_i.store_err_d (net)
                  0.01    0.00    0.09 v id_stage_i.controller_i.store_err_q$_DFF_PN0_/D (DFFR_X1)
                                  0.09   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ id_stage_i.controller_i.store_err_q$_DFF_PN0_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.09   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch1_csr.rdata_q[24]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3548.91    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.93    0.76    1.20 ^ cs_registers_i.u_dscratch1_csr.rdata_q[24]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.20   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.u_dscratch1_csr.rdata_q[24]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.16    2.04   library recovery time
                                  2.04   data required time
-----------------------------------------------------------------------------
                                  2.04   data required time
                                 -1.20   data arrival time
-----------------------------------------------------------------------------
                                  0.83   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.93    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[287]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/CK (DFF_X1)
     1    4.87    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[0] (net)
                  0.01    0.00    0.09 ^ _16524_/A (BUF_X4)
     9   25.15    0.02    0.03    0.13 ^ _16524_/Z (BUF_X4)
                                         _10708_ (net)
                  0.02    0.00    0.13 ^ _16525_/A (BUF_X4)
    10   37.12    0.02    0.04    0.17 ^ _16525_/Z (BUF_X4)
                                         _10709_ (net)
                  0.02    0.01    0.17 ^ _16526_/A (BUF_X2)
    10   40.65    0.05    0.07    0.24 ^ _16526_/Z (BUF_X2)
                                         _10710_ (net)
                  0.05    0.00    0.24 ^ _16527_/A (BUF_X2)
    19   59.62    0.07    0.09    0.34 ^ _16527_/Z (BUF_X2)
                                         _10711_ (net)
                  0.07    0.00    0.34 ^ _18242_/A (BUF_X2)
    10   17.71    0.02    0.05    0.39 ^ _18242_/Z (BUF_X2)
                                         _12359_ (net)
                  0.02    0.00    0.39 ^ _18263_/A (BUF_X2)
    10   33.64    0.04    0.06    0.45 ^ _18263_/Z (BUF_X2)
                                         _12380_ (net)
                  0.04    0.00    0.45 ^ _18344_/A (BUF_X2)
    10   31.33    0.04    0.06    0.51 ^ _18344_/Z (BUF_X2)
                                         _12459_ (net)
                  0.04    0.01    0.52 ^ _18465_/S (MUX2_X1)
     1    1.65    0.01    0.06    0.58 v _18465_/Z (MUX2_X1)
                                         _12574_ (net)
                  0.01    0.00    0.58 v _18469_/A (MUX2_X1)
     1    1.34    0.01    0.06    0.64 v _18469_/Z (MUX2_X1)
                                         _12578_ (net)
                  0.01    0.00    0.64 v _18470_/B (MUX2_X1)
     1    1.57    0.01    0.06    0.69 v _18470_/Z (MUX2_X1)
                                         _12579_ (net)
                  0.01    0.00    0.69 v _18471_/B1 (AOI21_X1)
     8   37.95    0.18    0.20    0.89 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.18    0.02    0.91 ^ _20600_/A (MUX2_X1)
     7   17.44    0.04    0.10    1.01 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.04    0.00    1.01 ^ _20998_/A (BUF_X1)
    10   22.21    0.05    0.08    1.09 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.05    0.00    1.09 ^ _21067_/A2 (NAND2_X1)
     1    3.46    0.02    0.03    1.11 v _21067_/ZN (NAND2_X1)
                                         _15009_ (net)
                  0.02    0.00    1.11 v _30197_/B (FA_X1)
     1    3.95    0.02    0.13    1.24 ^ _30197_/S (FA_X1)
                                         _15012_ (net)
                  0.02    0.00    1.24 ^ _30199_/A (FA_X1)
     1    4.05    0.02    0.09    1.33 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.33 v _30202_/B (FA_X1)
     1    5.09    0.02    0.13    1.46 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.46 ^ _30207_/A (FA_X1)
     1    4.40    0.02    0.09    1.56 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.56 v _30211_/A (FA_X1)
     1    4.12    0.02    0.12    1.68 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.68 ^ _30212_/A (FA_X1)
     1    1.69    0.01    0.09    1.76 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.01    0.00    1.76 v _21502_/A (INV_X1)
     1    6.33    0.02    0.03    1.79 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.02    0.00    1.79 ^ _30538_/A (HA_X1)
     1    1.19    0.02    0.05    1.84 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.84 ^ _23588_/A (BUF_X1)
     5    8.69    0.02    0.04    1.88 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.88 ^ _23632_/A2 (NAND3_X1)
     1    1.67    0.02    0.02    1.90 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.90 v _23633_/A3 (NOR3_X1)
     2    3.81    0.04    0.07    1.97 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.97 ^ _23682_/A2 (NOR2_X1)
     1    3.10    0.01    0.02    1.99 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.99 v _23683_/B2 (AOI21_X2)
     5   11.16    0.04    0.05    2.04 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.04 ^ _23908_/A3 (AND4_X1)
     2    3.72    0.02    0.07    2.11 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.11 ^ _23966_/A1 (NOR2_X1)
     1    3.21    0.01    0.01    2.13 v _23966_/ZN (NOR2_X1)
                                         _06461_ (net)
                  0.01    0.00    2.13 v _23969_/B2 (AOI221_X2)
     2    4.55    0.05    0.08    2.21 ^ _23969_/ZN (AOI221_X2)
                                         _06464_ (net)
                  0.05    0.00    2.21 ^ _23970_/B (XNOR2_X1)
     1    4.13    0.03    0.05    2.26 ^ _23970_/ZN (XNOR2_X1)
                                         _06465_ (net)
                  0.03    0.00    2.26 ^ _23971_/B (MUX2_X1)
     2    7.86    0.02    0.06    2.32 ^ _23971_/Z (MUX2_X1)
                                         _06466_ (net)
                  0.02    0.00    2.32 ^ _23972_/B2 (AOI221_X2)
     1    6.57    0.03    0.03    2.35 v _23972_/ZN (AOI221_X2)
                                         _06467_ (net)
                  0.03    0.00    2.35 v _23981_/A1 (NOR4_X2)
     4   11.25    0.08    0.09    2.45 ^ _23981_/ZN (NOR4_X2)
                                         _06476_ (net)
                  0.08    0.00    2.45 ^ _23982_/A (BUF_X2)
    10   20.23    0.03    0.05    2.50 ^ _23982_/Z (BUF_X2)
                                         _06477_ (net)
                  0.03    0.00    2.50 ^ _24408_/B2 (OAI21_X1)
     1    1.17    0.01    0.02    2.52 v _24408_/ZN (OAI21_X1)
                                         _01487_ (net)
                  0.01    0.00    2.52 v gen_regfile_ff.register_file_i.rf_reg_q[287]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.52   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[287]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.52   data arrival time
-----------------------------------------------------------------------------
                                 -0.36   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch1_csr.rdata_q[24]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3548.91    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.93    0.76    1.20 ^ cs_registers_i.u_dscratch1_csr.rdata_q[24]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.20   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.u_dscratch1_csr.rdata_q[24]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.16    2.04   library recovery time
                                  2.04   data required time
-----------------------------------------------------------------------------
                                  2.04   data required time
                                 -1.20   data arrival time
-----------------------------------------------------------------------------
                                  0.83   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.93    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[287]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/CK (DFF_X1)
     1    4.87    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[0] (net)
                  0.01    0.00    0.09 ^ _16524_/A (BUF_X4)
     9   25.15    0.02    0.03    0.13 ^ _16524_/Z (BUF_X4)
                                         _10708_ (net)
                  0.02    0.00    0.13 ^ _16525_/A (BUF_X4)
    10   37.12    0.02    0.04    0.17 ^ _16525_/Z (BUF_X4)
                                         _10709_ (net)
                  0.02    0.01    0.17 ^ _16526_/A (BUF_X2)
    10   40.65    0.05    0.07    0.24 ^ _16526_/Z (BUF_X2)
                                         _10710_ (net)
                  0.05    0.00    0.24 ^ _16527_/A (BUF_X2)
    19   59.62    0.07    0.09    0.34 ^ _16527_/Z (BUF_X2)
                                         _10711_ (net)
                  0.07    0.00    0.34 ^ _18242_/A (BUF_X2)
    10   17.71    0.02    0.05    0.39 ^ _18242_/Z (BUF_X2)
                                         _12359_ (net)
                  0.02    0.00    0.39 ^ _18263_/A (BUF_X2)
    10   33.64    0.04    0.06    0.45 ^ _18263_/Z (BUF_X2)
                                         _12380_ (net)
                  0.04    0.00    0.45 ^ _18344_/A (BUF_X2)
    10   31.33    0.04    0.06    0.51 ^ _18344_/Z (BUF_X2)
                                         _12459_ (net)
                  0.04    0.01    0.52 ^ _18465_/S (MUX2_X1)
     1    1.65    0.01    0.06    0.58 v _18465_/Z (MUX2_X1)
                                         _12574_ (net)
                  0.01    0.00    0.58 v _18469_/A (MUX2_X1)
     1    1.34    0.01    0.06    0.64 v _18469_/Z (MUX2_X1)
                                         _12578_ (net)
                  0.01    0.00    0.64 v _18470_/B (MUX2_X1)
     1    1.57    0.01    0.06    0.69 v _18470_/Z (MUX2_X1)
                                         _12579_ (net)
                  0.01    0.00    0.69 v _18471_/B1 (AOI21_X1)
     8   37.95    0.18    0.20    0.89 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.18    0.02    0.91 ^ _20600_/A (MUX2_X1)
     7   17.44    0.04    0.10    1.01 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.04    0.00    1.01 ^ _20998_/A (BUF_X1)
    10   22.21    0.05    0.08    1.09 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.05    0.00    1.09 ^ _21067_/A2 (NAND2_X1)
     1    3.46    0.02    0.03    1.11 v _21067_/ZN (NAND2_X1)
                                         _15009_ (net)
                  0.02    0.00    1.11 v _30197_/B (FA_X1)
     1    3.95    0.02    0.13    1.24 ^ _30197_/S (FA_X1)
                                         _15012_ (net)
                  0.02    0.00    1.24 ^ _30199_/A (FA_X1)
     1    4.05    0.02    0.09    1.33 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.33 v _30202_/B (FA_X1)
     1    5.09    0.02    0.13    1.46 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.46 ^ _30207_/A (FA_X1)
     1    4.40    0.02    0.09    1.56 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.56 v _30211_/A (FA_X1)
     1    4.12    0.02    0.12    1.68 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.68 ^ _30212_/A (FA_X1)
     1    1.69    0.01    0.09    1.76 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.01    0.00    1.76 v _21502_/A (INV_X1)
     1    6.33    0.02    0.03    1.79 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.02    0.00    1.79 ^ _30538_/A (HA_X1)
     1    1.19    0.02    0.05    1.84 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.84 ^ _23588_/A (BUF_X1)
     5    8.69    0.02    0.04    1.88 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.88 ^ _23632_/A2 (NAND3_X1)
     1    1.67    0.02    0.02    1.90 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.90 v _23633_/A3 (NOR3_X1)
     2    3.81    0.04    0.07    1.97 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.97 ^ _23682_/A2 (NOR2_X1)
     1    3.10    0.01    0.02    1.99 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.99 v _23683_/B2 (AOI21_X2)
     5   11.16    0.04    0.05    2.04 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.04 ^ _23908_/A3 (AND4_X1)
     2    3.72    0.02    0.07    2.11 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.11 ^ _23966_/A1 (NOR2_X1)
     1    3.21    0.01    0.01    2.13 v _23966_/ZN (NOR2_X1)
                                         _06461_ (net)
                  0.01    0.00    2.13 v _23969_/B2 (AOI221_X2)
     2    4.55    0.05    0.08    2.21 ^ _23969_/ZN (AOI221_X2)
                                         _06464_ (net)
                  0.05    0.00    2.21 ^ _23970_/B (XNOR2_X1)
     1    4.13    0.03    0.05    2.26 ^ _23970_/ZN (XNOR2_X1)
                                         _06465_ (net)
                  0.03    0.00    2.26 ^ _23971_/B (MUX2_X1)
     2    7.86    0.02    0.06    2.32 ^ _23971_/Z (MUX2_X1)
                                         _06466_ (net)
                  0.02    0.00    2.32 ^ _23972_/B2 (AOI221_X2)
     1    6.57    0.03    0.03    2.35 v _23972_/ZN (AOI221_X2)
                                         _06467_ (net)
                  0.03    0.00    2.35 v _23981_/A1 (NOR4_X2)
     4   11.25    0.08    0.09    2.45 ^ _23981_/ZN (NOR4_X2)
                                         _06476_ (net)
                  0.08    0.00    2.45 ^ _23982_/A (BUF_X2)
    10   20.23    0.03    0.05    2.50 ^ _23982_/Z (BUF_X2)
                                         _06477_ (net)
                  0.03    0.00    2.50 ^ _24408_/B2 (OAI21_X1)
     1    1.17    0.01    0.02    2.52 v _24408_/ZN (OAI21_X1)
                                         _01487_ (net)
                  0.01    0.00    2.52 v gen_regfile_ff.register_file_i.rf_reg_q[287]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.52   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[287]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.52   data arrival time
-----------------------------------------------------------------------------
                                 -0.36   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.12e-02   1.44e-03   1.56e-04   1.28e-02  16.3%
Combinational          2.99e-02   3.46e-02   4.29e-04   6.49e-02  83.2%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.10e-02   3.64e-02   5.85e-04   7.80e-02 100.0%
                          52.6%      46.7%       0.8%
