// Seed: 1554822982
`define pp_2 0
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    output id_1
);
  logic id_2;
endmodule
