Analysis & Elaboration report for risk_v_multicycle
Sat Apr  1 00:13:29 2023
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Source assignments for uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart
  6. Source assignments for uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|uart_tx_fsm:tx_fsm
  7. Source assignments for sld_signaltap:auto_signaltap_0
  8. Parameter Settings for User Entity Instance: multiplexor_param:mult_branch
  9. Parameter Settings for User Entity Instance: multiplexor_param:mult_pc
 10. Parameter Settings for User Entity Instance: ffd_param_pc_risk:ff_pc
 11. Parameter Settings for User Entity Instance: instr_memory:memory_rom
 12. Parameter Settings for User Entity Instance: imm_gen:immediate_gen
 13. Parameter Settings for User Entity Instance: ALU_control:alu_ctrl
 14. Parameter Settings for User Entity Instance: multiplexor_param:mult_alu_srcB
 15. Parameter Settings for User Entity Instance: ALU:alu_block
 16. Parameter Settings for User Entity Instance: master_memory_map:memory_map
 17. Parameter Settings for User Entity Instance: master_memory_map:memory_map|double_multiplexor_param:memory_map_mult
 18. Parameter Settings for User Entity Instance: master_memory_map:memory_map|double_multiplexor_param:memory_map_mult|multiplexor_param:mult1
 19. Parameter Settings for User Entity Instance: master_memory_map:memory_map|double_multiplexor_param:memory_map_mult|multiplexor_param:mult2
 20. Parameter Settings for User Entity Instance: master_memory_map:memory_map|double_multiplexor_param:memory_map_mult|multiplexor_param:mult3
 21. Parameter Settings for User Entity Instance: data_memory:memory_ram
 22. Parameter Settings for User Entity Instance: uart_IP:uart_IP_module
 23. Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex
 24. Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart
 25. Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg
 26. Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|ffd_param:rx_Data_Reg_i
 27. Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|ffd_param:ff_par
 28. Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|ffd_param_clear:ff_rx_flag
 29. Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Bit_Rate_Pulse:BR_pulse
 30. Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Counter_Param:Counter_bits
 31. Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart
 32. Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|ffd_param_clear:ff_tx_finish_flag
 33. Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|Delayer:delay_5ms
 34. Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|Counter_02Limit_ovf:bit_counter
 35. Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|Bit_Rate_Pulse:baudrate_counter
 36. Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|ffd_param:tx_reg
 37. Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|parallel2serial:shift_right_reg
 38. Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|multiplexor_param:tx_data_mux
 39. Parameter Settings for User Entity Instance: adder:adder_pc_4
 40. Parameter Settings for User Entity Instance: adder:adder_jump
 41. Parameter Settings for User Entity Instance: double_multiplexor_param:mult_alu_param
 42. Parameter Settings for User Entity Instance: double_multiplexor_param:mult_alu_param|multiplexor_param:mult1
 43. Parameter Settings for User Entity Instance: double_multiplexor_param:mult_alu_param|multiplexor_param:mult2
 44. Parameter Settings for User Entity Instance: double_multiplexor_param:mult_alu_param|multiplexor_param:mult3
 45. Parameter Settings for User Entity Instance: control_unit:cu
 46. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 47. Analysis & Elaboration Settings
 48. Port Connectivity Checks: "adder:adder_pc_4"
 49. Port Connectivity Checks: "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|multiplexor_param:tx_data_mux"
 50. Port Connectivity Checks: "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|parallel2serial:shift_right_reg"
 51. Port Connectivity Checks: "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|Bit_Rate_Pulse:baudrate_counter"
 52. Port Connectivity Checks: "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|Counter_02Limit_ovf:bit_counter"
 53. Port Connectivity Checks: "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|Delayer:delay_5ms"
 54. Port Connectivity Checks: "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|ffd_param_clear:ff_tx_finish_flag"
 55. Port Connectivity Checks: "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Bit_Rate_Pulse:BR_pulse"
 56. Port Connectivity Checks: "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|ffd_param_clear:ff_rx_flag"
 57. Port Connectivity Checks: "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|ffd_param:ff_par"
 58. Port Connectivity Checks: "master_memory_map:memory_map|double_multiplexor_param:memory_map_mult"
 59. Port Connectivity Checks: "master_memory_map:memory_map"
 60. Port Connectivity Checks: "ffd_param_pc_risk:ff_pc"
 61. Signal Tap Logic Analyzer Settings
 62. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Sat Apr  1 00:13:29 2023       ;
; Quartus Prime Version         ; 21.1.1 Build 850 06/23/2022 SJ Lite Edition ;
; Revision Name                 ; risk_v_multicycle                           ;
; Top-level Entity Name         ; risc_v_top                                  ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                 ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |risc_v_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |risc_v_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |risc_v_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |risc_v_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |risc_v_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart ;
+------------------------------+-------+------+---------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                ;
+------------------------------+-------+------+---------------------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Q_SR_w[8]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Q_SR_w[8]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Q_SR_w[7]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Q_SR_w[7]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Q_SR_w[6]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Q_SR_w[6]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Q_SR_w[5]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Q_SR_w[5]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Q_SR_w[4]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Q_SR_w[4]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Q_SR_w[3]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Q_SR_w[3]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Q_SR_w[2]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Q_SR_w[2]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Q_SR_w[1]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Q_SR_w[1]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Q_SR_w[0]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Q_SR_w[0]                                         ;
+------------------------------+-------+------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|uart_tx_fsm:tx_fsm ;
+------------------------------+-------+------+----------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                   ;
+------------------------------+-------+------+----------------------------------------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; next_state.IDLE                                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; next_state.IDLE                                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; next_state.REGISTER_DATA                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; next_state.REGISTER_DATA                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; next_state.LOAD_SERIALIZER                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; next_state.LOAD_SERIALIZER                                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; next_state.START_TRANSMISSION                                        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; next_state.START_TRANSMISSION                                        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; next_state.TRANSMIT_DATA                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; next_state.TRANSMIT_DATA                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; next_state.STOP_TRANSMISSION                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; next_state.STOP_TRANSMISSION                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; next_state.DELAY_TRANSMISSION                                        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; next_state.DELAY_TRANSMISSION                                        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; next_state.CLEAR_FLAGS                                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; next_state.CLEAR_FLAGS                                               ;
+------------------------------+-------+------+----------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiplexor_param:mult_branch ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; LENGTH         ; 1     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiplexor_param:mult_pc ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; LENGTH         ; 32    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ffd_param_pc_risk:ff_pc ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; LENGTH         ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: instr_memory:memory_rom ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                              ;
; ADDR_WIDTH     ; 6     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: imm_gen:immediate_gen ;
+----------------+---------+-----------------------------------------+
; Parameter Name ; Value   ; Type                                    ;
+----------------+---------+-----------------------------------------+
; I_TYPE         ; 0010011 ; Unsigned Binary                         ;
; S_TYPE         ; 0100011 ; Unsigned Binary                         ;
; B_TYPE         ; 1100011 ; Unsigned Binary                         ;
; LUI_INS        ; 0110111 ; Unsigned Binary                         ;
; AUIPC_INS      ; 0010111 ; Unsigned Binary                         ;
; JAL_INS        ; 1101111 ; Unsigned Binary                         ;
; JALR_INS       ; 1100111 ; Unsigned Binary                         ;
; LOAD_INS       ; 0000011 ; Unsigned Binary                         ;
+----------------+---------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_control:alu_ctrl ;
+----------------+---------+----------------------------------------+
; Parameter Name ; Value   ; Type                                   ;
+----------------+---------+----------------------------------------+
; R_TYPE         ; 0110011 ; Unsigned Binary                        ;
; I_TYPE         ; 0010011 ; Unsigned Binary                        ;
+----------------+---------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiplexor_param:mult_alu_srcB ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; LENGTH         ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:alu_block ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; LENGTH         ; 32    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master_memory_map:memory_map ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                   ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master_memory_map:memory_map|double_multiplexor_param:memory_map_mult ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; LENGTH         ; 32    ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master_memory_map:memory_map|double_multiplexor_param:memory_map_mult|multiplexor_param:mult1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; LENGTH         ; 32    ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master_memory_map:memory_map|double_multiplexor_param:memory_map_mult|multiplexor_param:mult2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; LENGTH         ; 32    ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master_memory_map:memory_map|double_multiplexor_param:memory_map_mult|multiplexor_param:mult3 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; LENGTH         ; 32    ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_memory:memory_ram ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                             ;
; ADDR_WIDTH     ; 7     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_IP:uart_IP_module ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; baud_rate      ; 5210  ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; baud_rate      ; 5210  ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; width          ; 9     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|ffd_param:rx_Data_Reg_i ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; LENGTH         ; 8     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|ffd_param:ff_par ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; LENGTH         ; 1     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|ffd_param_clear:ff_rx_flag ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; LENGTH         ; 1     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Bit_Rate_Pulse:BR_pulse ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; delay_counts   ; 5210  ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Counter_Param:Counter_bits ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; baud_rate      ; 5210  ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|ffd_param_clear:ff_tx_finish_flag ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; LENGTH         ; 1     ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|Delayer:delay_5ms ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------+
; YY             ; 250000 ; Signed Integer                                                                                                ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|Counter_02Limit_ovf:bit_counter ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                                                                               ;
; Limit          ; 10    ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|Bit_Rate_Pulse:baudrate_counter ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; delay_counts   ; 5210  ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|ffd_param:tx_reg ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; LENGTH         ; 8     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|parallel2serial:shift_right_reg ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; N              ; 10    ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|multiplexor_param:tx_data_mux ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; LENGTH         ; 1     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder:adder_pc_4 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; LENGTH         ; 32    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder:adder_jump ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; LENGTH         ; 32    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: double_multiplexor_param:mult_alu_param ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; LENGTH         ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: double_multiplexor_param:mult_alu_param|multiplexor_param:mult1 ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; LENGTH         ; 32    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: double_multiplexor_param:mult_alu_param|multiplexor_param:mult2 ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; LENGTH         ; 32    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: double_multiplexor_param:mult_alu_param|multiplexor_param:mult3 ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; LENGTH         ; 32    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: control_unit:cu ;
+----------------+---------+-----------------------------------+
; Parameter Name ; Value   ; Type                              ;
+----------------+---------+-----------------------------------+
; R_TYPE         ; 0110011 ; Unsigned Binary                   ;
; I_TYPE         ; 0010011 ; Unsigned Binary                   ;
; S_TYPE         ; 0100011 ; Unsigned Binary                   ;
; B_TYPE         ; 1100011 ; Unsigned Binary                   ;
; LUI_INS        ; 0110111 ; Unsigned Binary                   ;
; AUIPC_INS      ; 0010111 ; Unsigned Binary                   ;
; JAL_INS        ; 1101111 ; Unsigned Binary                   ;
; JALR_INS       ; 1100111 ; Unsigned Binary                   ;
; LOAD_INS       ; 0000011 ; Unsigned Binary                   ;
+----------------+---------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                    ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                           ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                   ; String         ;
; sld_node_info                                   ; 805334528                                                                                                       ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                 ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                               ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                               ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                               ; Signed Integer ;
; sld_data_bits                                   ; 27                                                                                                              ; Untyped        ;
; sld_trigger_bits                                ; 27                                                                                                              ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                              ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                           ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                           ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                               ; Untyped        ;
; sld_sample_depth                                ; 65536                                                                                                           ; Untyped        ;
; sld_segment_size                                ; 65536                                                                                                           ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                            ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                              ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                               ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                               ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                               ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                               ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                               ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                               ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                               ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                               ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                               ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                        ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                               ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                               ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                               ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                               ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                               ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                            ; String         ;
; sld_inversion_mask_length                       ; 111                                                                                                             ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                               ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                       ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                               ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                               ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                             ; Untyped        ;
; sld_storage_qualifier_bits                      ; 27                                                                                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                               ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                             ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                               ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                               ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                           ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                               ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                               ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                               ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; risc_v_top         ; risk_v_multicycle  ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; 4                  ;                    ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+----------------------------------------------+
; Port Connectivity Checks: "adder:adder_pc_4" ;
+------------+-------+----------+--------------+
; Port       ; Type  ; Severity ; Details      ;
+------------+-------+----------+--------------+
; i_a[31..3] ; Input ; Info     ; Stuck at GND ;
; i_a[1..0]  ; Input ; Info     ; Stuck at GND ;
; i_a[2]     ; Input ; Info     ; Stuck at VCC ;
+------------+-------+----------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|multiplexor_param:tx_data_mux" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                  ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------+
; i_a  ; Input ; Info     ; Stuck at VCC                                                                                             ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|parallel2serial:shift_right_reg" ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                               ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------+
; i_data[0] ; Input ; Info     ; Stuck at GND                                                                                          ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|Bit_Rate_Pulse:baudrate_counter" ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                          ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------+
; end_half_time ; Output ; Info     ; Explicitly unconnected                                                                           ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|Counter_02Limit_ovf:bit_counter" ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                   ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Q    ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|Delayer:delay_5ms" ;
+--------+-------+----------+--------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                    ;
+--------+-------+----------+--------------------------------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                                               ;
+--------+-------+----------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|ffd_param_clear:ff_tx_finish_flag" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                      ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; d    ; Input ; Info     ; Stuck at VCC                                                                                                 ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Bit_Rate_Pulse:BR_pulse" ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                          ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                                                     ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|ffd_param_clear:ff_rx_flag" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                               ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------+
; d    ; Input ; Info     ; Stuck at VCC                                                                                          ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|ffd_param:ff_par" ;
+------+--------+----------+--------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                    ;
+------+--------+----------+--------------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.        ;
+------+--------+----------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "master_memory_map:memory_map|double_multiplexor_param:memory_map_mult" ;
+------+-------+----------+-------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                 ;
+------+-------+----------+-------------------------------------------------------------------------+
; i_d  ; Input ; Info     ; Stuck at GND                                                            ;
+------+-------+----------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "master_memory_map:memory_map"                                                         ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; WSel_1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; HSel_1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; HSel_3 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "ffd_param_pc_risk:ff_pc" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; i_en ; Input ; Info     ; Stuck at VCC              ;
+------+-------+----------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 27                  ; 27               ; 65536        ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition
    Info: Processing started: Sat Apr  1 00:13:01 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off risk_v_multicycle -c risk_v_multicycle --analysis_and_elaboration
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (12021): Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/risc_v_top.v
    Info (12023): Found entity 1: risc_v_top File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/risc_v_top.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/instr_memory.v
    Info (12023): Found entity 1: instr_memory File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/instr_memory.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/imm_gen.v
    Info (12023): Found entity 1: imm_gen File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/imm_gen.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/data_memory.v
    Info (12023): Found entity 1: data_memory File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/data_memory.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/alu_control.v
    Info (12023): Found entity 1: ALU_control File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/ALU_control.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/uart_ip.v
    Info (12023): Found entity 1: uart_IP File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/uart_IP.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/uart_tx_fsm.v
    Info (12023): Found entity 1: uart_tx_fsm File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/uart_tx_fsm.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/uart_tx.v
    Info (12023): Found entity 1: uart_tx File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/uart_tx.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/uart_rx.v
    Info (12023): Found entity 1: UART_Rx File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/UART_Rx.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/uart_full_duplex.v
    Info (12023): Found entity 1: uart_full_duplex File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/uart_full_duplex.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/shift_register_r_param.v
    Info (12023): Found entity 1: Shift_Register_R_Param File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/Shift_Register_R_Param.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/parallel2serial.v
    Info (12023): Found entity 1: parallel2serial File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/parallel2serial.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/fsm_uart_rx.v
    Info (12023): Found entity 1: FSM_UART_Rx File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/FSM_UART_Rx.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/counter_param.v
    Info (12023): Found entity 1: Counter_Param File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/Counter_Param.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/counter_02limit_ovf.v
    Info (12023): Found entity 1: Counter_02Limit_ovf File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/Counter_02Limit_ovf.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/bit_rate_pulse.v
    Info (12023): Found entity 1: Bit_Rate_Pulse File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/Bit_Rate_Pulse.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/risk_v_multicycle_tb.v
    Info (12023): Found entity 1: risk_v_multicycle_TB File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/risk_v_multicycle_TB.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/register_file.v
    Info (12023): Found entity 1: register_file File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/register_file.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/multiplexor_param.v
    Info (12023): Found entity 1: multiplexor_param File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/multiplexor_param.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/master_memory_map.v
    Info (12023): Found entity 1: master_memory_map File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/master_memory_map.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/imm_gen_module.v
    Info (12023): Found entity 1: imm_gen_module File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/imm_gen_module.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/ffd_param_pc_risk.v
    Info (12023): Found entity 1: ffd_param_pc_risk File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/ffd_param_pc_risk.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/ffd_param.v
    Info (12023): Found entity 1: ffd_param File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/ffd_param.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/double_multiplexor_param.v
    Info (12023): Found entity 1: double_multiplexor_param File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/double_multiplexor_param.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/control_unit.v
    Info (12023): Found entity 1: control_unit File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/control_unit.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/alu.v
    Info (12023): Found entity 1: ALU File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/ALU.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/delayer.v
    Info (12023): Found entity 1: Delayer File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/Delayer.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/ffd_param_clear.v
    Info (12023): Found entity 1: ffd_param_clear File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/ffd_param_clear.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/adder.v
    Info (12023): Found entity 1: adder File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/adder.v Line: 8
Info (12127): Elaborating entity "risc_v_top" for the top level hierarchy
Info (12128): Elaborating entity "multiplexor_param" for hierarchy "multiplexor_param:mult_branch" File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/risc_v_top.v Line: 51
Info (12128): Elaborating entity "multiplexor_param" for hierarchy "multiplexor_param:mult_pc" File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/risc_v_top.v Line: 59
Info (12128): Elaborating entity "ffd_param_pc_risk" for hierarchy "ffd_param_pc_risk:ff_pc" File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/risc_v_top.v Line: 68
Info (12128): Elaborating entity "instr_memory" for hierarchy "instr_memory:memory_rom" File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/risc_v_top.v Line: 74
Warning (10030): Net "rom_memory.data_a" at instr_memory.v(16) has no driver or initial value, using a default initial value '0' File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/instr_memory.v Line: 16
Warning (10030): Net "rom_memory.waddr_a" at instr_memory.v(16) has no driver or initial value, using a default initial value '0' File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/instr_memory.v Line: 16
Warning (10030): Net "rom_memory.we_a" at instr_memory.v(16) has no driver or initial value, using a default initial value '0' File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/instr_memory.v Line: 16
Info (12128): Elaborating entity "imm_gen" for hierarchy "imm_gen:immediate_gen" File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/risc_v_top.v Line: 80
Info (12128): Elaborating entity "register_file" for hierarchy "register_file:reg_file" File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/risc_v_top.v Line: 92
Info (12128): Elaborating entity "ALU_control" for hierarchy "ALU_control:alu_ctrl" File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/risc_v_top.v Line: 102
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:alu_block" File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/risc_v_top.v Line: 117
Info (12128): Elaborating entity "master_memory_map" for hierarchy "master_memory_map:memory_map" File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/risc_v_top.v Line: 143
Info (12128): Elaborating entity "double_multiplexor_param" for hierarchy "master_memory_map:memory_map|double_multiplexor_param:memory_map_mult" File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/master_memory_map.v Line: 123
Info (12128): Elaborating entity "data_memory" for hierarchy "data_memory:memory_ram" File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/risc_v_top.v Line: 153
Info (12128): Elaborating entity "uart_IP" for hierarchy "uart_IP:uart_IP_module" File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/risc_v_top.v Line: 165
Info (12128): Elaborating entity "uart_full_duplex" for hierarchy "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex" File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/uart_IP.v Line: 49
Info (12128): Elaborating entity "UART_Rx" for hierarchy "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart" File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/uart_full_duplex.v Line: 36
Info (12128): Elaborating entity "Shift_Register_R_Param" for hierarchy "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg" File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/UART_Rx.v Line: 45
Info (12128): Elaborating entity "ffd_param" for hierarchy "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|ffd_param:rx_Data_Reg_i" File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/UART_Rx.v Line: 54
Info (12128): Elaborating entity "ffd_param" for hierarchy "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|ffd_param:ff_par" File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/UART_Rx.v Line: 63
Info (12128): Elaborating entity "ffd_param_clear" for hierarchy "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|ffd_param_clear:ff_rx_flag" File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/UART_Rx.v Line: 73
Info (12128): Elaborating entity "Bit_Rate_Pulse" for hierarchy "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Bit_Rate_Pulse:BR_pulse" File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/UART_Rx.v Line: 83
Info (12128): Elaborating entity "FSM_UART_Rx" for hierarchy "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|FSM_UART_Rx:FSM_Rx" File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/UART_Rx.v Line: 97
Info (12128): Elaborating entity "Counter_Param" for hierarchy "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Counter_Param:Counter_bits" File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/UART_Rx.v Line: 104
Info (12128): Elaborating entity "uart_tx" for hierarchy "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart" File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/uart_full_duplex.v Line: 46
Info (12128): Elaborating entity "uart_tx_fsm" for hierarchy "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|uart_tx_fsm:tx_fsm" File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/uart_tx.v Line: 54
Info (12128): Elaborating entity "Delayer" for hierarchy "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|Delayer:delay_5ms" File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/uart_tx.v Line: 72
Info (12128): Elaborating entity "Counter_02Limit_ovf" for hierarchy "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|Counter_02Limit_ovf:bit_counter" File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/uart_tx.v Line: 83
Info (12128): Elaborating entity "parallel2serial" for hierarchy "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|parallel2serial:shift_right_reg" File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/uart_tx.v Line: 118
Info (12128): Elaborating entity "adder" for hierarchy "adder:adder_pc_4" File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/risc_v_top.v Line: 171
Info (12128): Elaborating entity "control_unit" for hierarchy "control_unit:cu" File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/risc_v_top.v Line: 200
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ll84.tdf
    Info (12023): Found entity 1: altsyncram_ll84 File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/altsyncram_ll84.tdf Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dla.tdf
    Info (12023): Found entity 1: decode_dla File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/decode_dla.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_fhb.tdf
    Info (12023): Found entity 1: mux_fhb File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/mux_fhb.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_elc.tdf
    Info (12023): Found entity 1: mux_elc File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/mux_elc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_59i.tdf
    Info (12023): Found entity 1: cntr_59i File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/cntr_59i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/cmpr_d9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_24j.tdf
    Info (12023): Found entity 1: cntr_24j File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/cntr_24j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_29i.tdf
    Info (12023): Found entity 1: cntr_29i File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/cntr_29i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf
    Info (12023): Found entity 1: cmpr_e9c File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/cmpr_e9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.04.01.00:13:22 Progress: Loading sld9a67fb97/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9a67fb97/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/ip/sld9a67fb97/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9a67fb97/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/ip/sld9a67fb97/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9a67fb97/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/ip/sld9a67fb97/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9a67fb97/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/ip/sld9a67fb97/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld9a67fb97/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/ip/sld9a67fb97/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/ip/sld9a67fb97/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9a67fb97/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/ip/sld9a67fb97/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4916 megabytes
    Info: Processing ended: Sat Apr  1 00:13:29 2023
    Info: Elapsed time: 00:00:28
    Info: Total CPU time (on all processors): 00:00:20


