// Seed: 3509303051
module module_0;
  id_1(
      .id_0({1{id_2}}), .id_1(id_3 & 1'd0), .id_2(1)
  );
  always
    if (1) begin : LABEL_0
      if (1'b0) begin : LABEL_0
        id_3 <= 1 ~^ 1'b0 - 1;
      end else disable id_4;
    end
  assign module_1.id_6 = 0;
endmodule
module module_1;
  wire id_1;
  module_0 modCall_1 ();
  tri0 id_2;
  wire id_3 = id_1;
  assign id_2 = ~id_2;
  wire id_4;
  wire id_5;
  wire id_6 = 1'd0;
endmodule
