hmLoadTopic({
hmKeywords:"",
hmTitle:"8.13 Summary",
hmDescription:"The ASA-EmulatR PAL implementation provides a precise, verifiable privileged boundary that mirrors Alpha AXP hardware behavior.",
hmPrevLink:"8_12-pal-register-matrix.html",
hmNextLink:"chapter9-smparchitecture.html",
hmParentLink:"chapter-8---pal-and-privleged-.html",
hmBreadCrumbs:"<a href=\"index.html\">Introduction<\/a> &gt; <a href=\"architecture-overview.html\">Architecture Overview<\/a> &gt; <a href=\"chapter-8---pal-and-privleged-.html\">Chapter 8 - PAL and Privileged Boundary<\/a>",
hmTitlePath:"Introduction > Architecture Overview > Chapter 8 - PAL and Privileged Boundary > 8.13 Summary",
hmHeader:"<h1 class=\"p_Heading1\" style=\"page-break-after: avoid;\"><span class=\"f_Heading1\">8.13 Summary<\/span><\/h1>\n\r",
hmBody:"<p class=\"p_Normal\">The ASA-EmulatR PAL implementation provides a precise, verifiable privileged boundary that mirrors Alpha AXP hardware behavior.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<h3 class=\"p_Heading3\" style=\"page-break-after: avoid;\"><span class=\"f_Heading3\">Key Takeaways<\/span><\/h3>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 1.2500rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"display:inline-block;width:1.2500rem;margin-left:-1.2500rem\">1.<\/span>PAL is a hardware-defined privileged execution mode — not microcode, not firmware, part of the architectural contract<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 1.2500rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"display:inline-block;width:1.2500rem;margin-left:-1.2500rem\">2.<\/span>Privilege is binary: PAL or non-PAL — no intermediate states, no partial privilege<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 1.2500rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"display:inline-block;width:1.2500rem;margin-left:-1.2500rem\">3.<\/span>CALL_PAL is the only entry — serializes pipeline, drains buffers, clears reservations, flushes pipeline, sets PC|0x1\/IPL=7\/CM=KERNEL<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 1.2500rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"display:inline-block;width:1.2500rem;margin-left:-1.2500rem\">4.<\/span>HW_REI is the only exit — full register-context restore via restoreContext(), pipeline flush, serialization<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 1.2500rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"display:inline-block;width:1.2500rem;margin-left:-1.2500rem\">5.<\/span>PAL vectors are architecture-defined — 12 EV6 exception vectors (0x0000–0x0580) plus 128 CALL_PAL dispatch entries (privileged at 0x2000+, unprivileged at 0x3000+)<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 1.2500rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"display:inline-block;width:1.2500rem;margin-left:-1.2500rem\">6.<\/span>PalEntryReason classifies entry (10 values) — determines vector computation and context save behavior<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 1.2500rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"display:inline-block;width:1.2500rem;margin-left:-1.2500rem\">7.<\/span>PAL entry implies full serialization — stronger than MB + EXCB combined<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 1.2500rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"display:inline-block;width:1.2500rem;margin-left:-1.2500rem\">8.<\/span>LL\/SC reservations cannot span PAL boundaries — cleared on both entry and exit<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 1.2500rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"display:inline-block;width:1.2500rem;margin-left:-1.2500rem\">9.<\/span>Enforcement is multi-layered — instruction-level (OPCDEC faults), pipeline-level (serialization\/flush), memory-level (buffer drain, reservation clear), exception-level (precise delivery)<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 1.2500rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"display:inline-block;width:1.2500rem;margin-left:-1.2500rem\">10.<\/span>PAL is implemented as C++ code — PalBoxBase delegates to PalService, no PAL code in memory, eliminates memory synchronization issues<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_SeeAlso\" style=\"page-break-after: avoid;\"><span class=\"f_SeeAlso\">See Also: <a href=\"chapter9-smparchitecture.html\" class=\"topiclink\">Chapter 9 - SMP Architecture( next chapter)<\/a>.<\/span><\/p>\n\r"
})
