0.7
2020.1
May 27 2020
20:09:33
D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.sim/sim_1/impl/func/xsim/tb_func_impl.v,1658762640,verilog,,D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sources_1/new/defines.v,,BaudTickGen;BaudTickGen__parameterized0;Dcache;IF_ID;InstBuffer;MIPS;Regfile;TAGV_ram;TAGV_ram_HD11;TAGV_ram_HD18;TAGV_ram_HD4;TAGV_ram_blk_mem_gen_generic_cstr;TAGV_ram_blk_mem_gen_generic_cstr_HD15;TAGV_ram_blk_mem_gen_generic_cstr_HD22;TAGV_ram_blk_mem_gen_generic_cstr_HD8;TAGV_ram_blk_mem_gen_prim_width;TAGV_ram_blk_mem_gen_prim_width_HD16;TAGV_ram_blk_mem_gen_prim_width_HD23;TAGV_ram_blk_mem_gen_prim_width_HD9;TAGV_ram_blk_mem_gen_prim_wrapper;TAGV_ram_blk_mem_gen_prim_wrapper_HD10;TAGV_ram_blk_mem_gen_prim_wrapper_HD17;TAGV_ram_blk_mem_gen_prim_wrapper_HD24;TAGV_ram_blk_mem_gen_top;TAGV_ram_blk_mem_gen_top_HD14;TAGV_ram_blk_mem_gen_top_HD21;TAGV_ram_blk_mem_gen_top_HD7;TAGV_ram_blk_mem_gen_v8_4_4;TAGV_ram_blk_mem_gen_v8_4_4_HD12;TAGV_ram_blk_mem_gen_v8_4_4_HD19;TAGV_ram_blk_mem_gen_v8_4_4_HD5;TAGV_ram_blk_mem_gen_v8_4_4_synth;TAGV_ram_blk_mem_gen_v8_4_4_synth_HD13;TAGV_ram_blk_mem_gen_v8_4_4_synth_HD20;TAGV_ram_blk_mem_gen_v8_4_4_synth_HD6;alu;alu_fu_ex_mem;alu_fu_mem_wb;async_receiver;async_transmitter;clk_x_pntrs;clk_x_pntrs_7;ctrl;dbg_hub;dmem;dmem_13;doublebank_ram;doublebank_ram_HD105;doublebank_ram_HD112;doublebank_ram_HD119;doublebank_ram_HD126;doublebank_ram_HD133;doublebank_ram_HD140;doublebank_ram_HD147;doublebank_ram_HD154;doublebank_ram_HD161;doublebank_ram_HD168;doublebank_ram_HD175;doublebank_ram_HD182;doublebank_ram_HD189;doublebank_ram_HD196;doublebank_ram_HD203;doublebank_ram_HD210;doublebank_ram_HD217;doublebank_ram_HD224;doublebank_ram_HD231;doublebank_ram_HD238;doublebank_ram_HD245;doublebank_ram_HD252;doublebank_ram_HD259;doublebank_ram_HD266;doublebank_ram_HD56;doublebank_ram_HD63;doublebank_ram_HD70;doublebank_ram_HD77;doublebank_ram_HD84;doublebank_ram_HD91;doublebank_ram_HD98;doublebank_ram_blk_mem_gen_generic_cstr;doublebank_ram_blk_mem_gen_generic_cstr_HD102;doublebank_ram_blk_mem_gen_generic_cstr_HD109;doublebank_ram_blk_mem_gen_generic_cstr_HD116;doublebank_ram_blk_mem_gen_generic_cstr_HD123;doublebank_ram_blk_mem_gen_generic_cstr_HD130;doublebank_ram_blk_mem_gen_generic_cstr_HD137;doublebank_ram_blk_mem_gen_generic_cstr_HD144;doublebank_ram_blk_mem_gen_generic_cstr_HD151;doublebank_ram_blk_mem_gen_generic_cstr_HD158;doublebank_ram_blk_mem_gen_generic_cstr_HD165;doublebank_ram_blk_mem_gen_generic_cstr_HD172;doublebank_ram_blk_mem_gen_generic_cstr_HD179;doublebank_ram_blk_mem_gen_generic_cstr_HD186;doublebank_ram_blk_mem_gen_generic_cstr_HD193;doublebank_ram_blk_mem_gen_generic_cstr_HD200;doublebank_ram_blk_mem_gen_generic_cstr_HD207;doublebank_ram_blk_mem_gen_generic_cstr_HD214;doublebank_ram_blk_mem_gen_generic_cstr_HD221;doublebank_ram_blk_mem_gen_generic_cstr_HD228;doublebank_ram_blk_mem_gen_generic_cstr_HD235;doublebank_ram_blk_mem_gen_generic_cstr_HD242;doublebank_ram_blk_mem_gen_generic_cstr_HD249;doublebank_ram_blk_mem_gen_generic_cstr_HD256;doublebank_ram_blk_mem_gen_generic_cstr_HD263;doublebank_ram_blk_mem_gen_generic_cstr_HD270;doublebank_ram_blk_mem_gen_generic_cstr_HD60;doublebank_ram_blk_mem_gen_generic_cstr_HD67;doublebank_ram_blk_mem_gen_generic_cstr_HD74;doublebank_ram_blk_mem_gen_generic_cstr_HD81;doublebank_ram_blk_mem_gen_generic_cstr_HD88;doublebank_ram_blk_mem_gen_generic_cstr_HD95;doublebank_ram_blk_mem_gen_prim_width;doublebank_ram_blk_mem_gen_prim_width_HD103;doublebank_ram_blk_mem_gen_prim_width_HD110;doublebank_ram_blk_mem_gen_prim_width_HD117;doublebank_ram_blk_mem_gen_prim_width_HD124;doublebank_ram_blk_mem_gen_prim_width_HD131;doublebank_ram_blk_mem_gen_prim_width_HD138;doublebank_ram_blk_mem_gen_prim_width_HD145;doublebank_ram_blk_mem_gen_prim_width_HD152;doublebank_ram_blk_mem_gen_prim_width_HD159;doublebank_ram_blk_mem_gen_prim_width_HD166;doublebank_ram_blk_mem_gen_prim_width_HD173;doublebank_ram_blk_mem_gen_prim_width_HD180;doublebank_ram_blk_mem_gen_prim_width_HD187;doublebank_ram_blk_mem_gen_prim_width_HD194;doublebank_ram_blk_mem_gen_prim_width_HD201;doublebank_ram_blk_mem_gen_prim_width_HD208;doublebank_ram_blk_mem_gen_prim_width_HD215;doublebank_ram_blk_mem_gen_prim_width_HD222;doublebank_ram_blk_mem_gen_prim_width_HD229;doublebank_ram_blk_mem_gen_prim_width_HD236;doublebank_ram_blk_mem_gen_prim_width_HD243;doublebank_ram_blk_mem_gen_prim_width_HD250;doublebank_ram_blk_mem_gen_prim_width_HD257;doublebank_ram_blk_mem_gen_prim_width_HD264;doublebank_ram_blk_mem_gen_prim_width_HD271;doublebank_ram_blk_mem_gen_prim_width_HD61;doublebank_ram_blk_mem_gen_prim_width_HD68;doublebank_ram_blk_mem_gen_prim_width_HD75;doublebank_ram_blk_mem_gen_prim_width_HD82;doublebank_ram_blk_mem_gen_prim_width_HD89;doublebank_ram_blk_mem_gen_prim_width_HD96;doublebank_ram_blk_mem_gen_prim_wrapper;doublebank_ram_blk_mem_gen_prim_wrapper_HD104;doublebank_ram_blk_mem_gen_prim_wrapper_HD111;doublebank_ram_blk_mem_gen_prim_wrapper_HD118;doublebank_ram_blk_mem_gen_prim_wrapper_HD125;doublebank_ram_blk_mem_gen_prim_wrapper_HD132;doublebank_ram_blk_mem_gen_prim_wrapper_HD139;doublebank_ram_blk_mem_gen_prim_wrapper_HD146;doublebank_ram_blk_mem_gen_prim_wrapper_HD153;doublebank_ram_blk_mem_gen_prim_wrapper_HD160;doublebank_ram_blk_mem_gen_prim_wrapper_HD167;doublebank_ram_blk_mem_gen_prim_wrapper_HD174;doublebank_ram_blk_mem_gen_prim_wrapper_HD181;doublebank_ram_blk_mem_gen_prim_wrapper_HD188;doublebank_ram_blk_mem_gen_prim_wrapper_HD195;doublebank_ram_blk_mem_gen_prim_wrapper_HD202;doublebank_ram_blk_mem_gen_prim_wrapper_HD209;doublebank_ram_blk_mem_gen_prim_wrapper_HD216;doublebank_ram_blk_mem_gen_prim_wrapper_HD223;doublebank_ram_blk_mem_gen_prim_wrapper_HD230;doublebank_ram_blk_mem_gen_prim_wrapper_HD237;doublebank_ram_blk_mem_gen_prim_wrapper_HD244;doublebank_ram_blk_mem_gen_prim_wrapper_HD251;doublebank_ram_blk_mem_gen_prim_wrapper_HD258;doublebank_ram_blk_mem_gen_prim_wrapper_HD265;doublebank_ram_blk_mem_gen_prim_wrapper_HD272;doublebank_ram_blk_mem_gen_prim_wrapper_HD62;doublebank_ram_blk_mem_gen_prim_wrapper_HD69;doublebank_ram_blk_mem_gen_prim_wrapper_HD76;doublebank_ram_blk_mem_gen_prim_wrapper_HD83;doublebank_ram_blk_mem_gen_prim_wrapper_HD90;doublebank_ram_blk_mem_gen_prim_wrapper_HD97;doublebank_ram_blk_mem_gen_top;doublebank_ram_blk_mem_gen_top_HD101;doublebank_ram_blk_mem_gen_top_HD108;doublebank_ram_blk_mem_gen_top_HD115;doublebank_ram_blk_mem_gen_top_HD122;doublebank_ram_blk_mem_gen_top_HD129;doublebank_ram_blk_mem_gen_top_HD136;doublebank_ram_blk_mem_gen_top_HD143;doublebank_ram_blk_mem_gen_top_HD150;doublebank_ram_blk_mem_gen_top_HD157;doublebank_ram_blk_mem_gen_top_HD164;doublebank_ram_blk_mem_gen_top_HD171;doublebank_ram_blk_mem_gen_top_HD178;doublebank_ram_blk_mem_gen_top_HD185;doublebank_ram_blk_mem_gen_top_HD192;doublebank_ram_blk_mem_gen_top_HD199;doublebank_ram_blk_mem_gen_top_HD206;doublebank_ram_blk_mem_gen_top_HD213;doublebank_ram_blk_mem_gen_top_HD220;doublebank_ram_blk_mem_gen_top_HD227;doublebank_ram_blk_mem_gen_top_HD234;doublebank_ram_blk_mem_gen_top_HD241;doublebank_ram_blk_mem_gen_top_HD248;doublebank_ram_blk_mem_gen_top_HD255;doublebank_ram_blk_mem_gen_top_HD262;doublebank_ram_blk_mem_gen_top_HD269;doublebank_ram_blk_mem_gen_top_HD59;doublebank_ram_blk_mem_gen_top_HD66;doublebank_ram_blk_mem_gen_top_HD73;doublebank_ram_blk_mem_gen_top_HD80;doublebank_ram_blk_mem_gen_top_HD87;doublebank_ram_blk_mem_gen_top_HD94;doublebank_ram_blk_mem_gen_v8_4_4;doublebank_ram_blk_mem_gen_v8_4_4_HD106;doublebank_ram_blk_mem_gen_v8_4_4_HD113;doublebank_ram_blk_mem_gen_v8_4_4_HD120;doublebank_ram_blk_mem_gen_v8_4_4_HD127;doublebank_ram_blk_mem_gen_v8_4_4_HD134;doublebank_ram_blk_mem_gen_v8_4_4_HD141;doublebank_ram_blk_mem_gen_v8_4_4_HD148;doublebank_ram_blk_mem_gen_v8_4_4_HD155;doublebank_ram_blk_mem_gen_v8_4_4_HD162;doublebank_ram_blk_mem_gen_v8_4_4_HD169;doublebank_ram_blk_mem_gen_v8_4_4_HD176;doublebank_ram_blk_mem_gen_v8_4_4_HD183;doublebank_ram_blk_mem_gen_v8_4_4_HD190;doublebank_ram_blk_mem_gen_v8_4_4_HD197;doublebank_ram_blk_mem_gen_v8_4_4_HD204;doublebank_ram_blk_mem_gen_v8_4_4_HD211;doublebank_ram_blk_mem_gen_v8_4_4_HD218;doublebank_ram_blk_mem_gen_v8_4_4_HD225;doublebank_ram_blk_mem_gen_v8_4_4_HD232;doublebank_ram_blk_mem_gen_v8_4_4_HD239;doublebank_ram_blk_mem_gen_v8_4_4_HD246;doublebank_ram_blk_mem_gen_v8_4_4_HD253;doublebank_ram_blk_mem_gen_v8_4_4_HD260;doublebank_ram_blk_mem_gen_v8_4_4_HD267;doublebank_ram_blk_mem_gen_v8_4_4_HD57;doublebank_ram_blk_mem_gen_v8_4_4_HD64;doublebank_ram_blk_mem_gen_v8_4_4_HD71;doublebank_ram_blk_mem_gen_v8_4_4_HD78;doublebank_ram_blk_mem_gen_v8_4_4_HD85;doublebank_ram_blk_mem_gen_v8_4_4_HD92;doublebank_ram_blk_mem_gen_v8_4_4_HD99;doublebank_ram_blk_mem_gen_v8_4_4_synth;doublebank_ram_blk_mem_gen_v8_4_4_synth_HD100;doublebank_ram_blk_mem_gen_v8_4_4_synth_HD107;doublebank_ram_blk_mem_gen_v8_4_4_synth_HD114;doublebank_ram_blk_mem_gen_v8_4_4_synth_HD121;doublebank_ram_blk_mem_gen_v8_4_4_synth_HD128;doublebank_ram_blk_mem_gen_v8_4_4_synth_HD135;doublebank_ram_blk_mem_gen_v8_4_4_synth_HD142;doublebank_ram_blk_mem_gen_v8_4_4_synth_HD149;doublebank_ram_blk_mem_gen_v8_4_4_synth_HD156;doublebank_ram_blk_mem_gen_v8_4_4_synth_HD163;doublebank_ram_blk_mem_gen_v8_4_4_synth_HD170;doublebank_ram_blk_mem_gen_v8_4_4_synth_HD177;doublebank_ram_blk_mem_gen_v8_4_4_synth_HD184;doublebank_ram_blk_mem_gen_v8_4_4_synth_HD191;doublebank_ram_blk_mem_gen_v8_4_4_synth_HD198;doublebank_ram_blk_mem_gen_v8_4_4_synth_HD205;doublebank_ram_blk_mem_gen_v8_4_4_synth_HD212;doublebank_ram_blk_mem_gen_v8_4_4_synth_HD219;doublebank_ram_blk_mem_gen_v8_4_4_synth_HD226;doublebank_ram_blk_mem_gen_v8_4_4_synth_HD233;doublebank_ram_blk_mem_gen_v8_4_4_synth_HD240;doublebank_ram_blk_mem_gen_v8_4_4_synth_HD247;doublebank_ram_blk_mem_gen_v8_4_4_synth_HD254;doublebank_ram_blk_mem_gen_v8_4_4_synth_HD261;doublebank_ram_blk_mem_gen_v8_4_4_synth_HD268;doublebank_ram_blk_mem_gen_v8_4_4_synth_HD58;doublebank_ram_blk_mem_gen_v8_4_4_synth_HD65;doublebank_ram_blk_mem_gen_v8_4_4_synth_HD72;doublebank_ram_blk_mem_gen_v8_4_4_synth_HD79;doublebank_ram_blk_mem_gen_v8_4_4_synth_HD86;doublebank_ram_blk_mem_gen_v8_4_4_synth_HD93;dsram_ctrl;fetch;fifo_generator_ramfifo;fifo_generator_ramfifo__parameterized0;fifo_generator_top;fifo_generator_top__parameterized0;fifo_generator_v13_1_4;fifo_generator_v13_1_4__parameterized0;fifo_generator_v13_1_4_synth;fifo_generator_v13_1_4_synth__parameterized0;glbl;icache;id_alu_exe;ila_0;ila_0_blk_mem_gen_v8_4_4;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_generic_cstr;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized0;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized1;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized0;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized1;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_top;ila_0_blk_mem_gen_v8_4_4_synth;ila_0_ila_v6_2_11_ila;ila_0_ila_v6_2_11_ila_cap_addrgen;ila_0_ila_v6_2_11_ila_cap_ctrl_legacy;ila_0_ila_v6_2_11_ila_cap_sample_counter;ila_0_ila_v6_2_11_ila_cap_window_counter;ila_0_ila_v6_2_11_ila_core;ila_0_ila_v6_2_11_ila_register;ila_0_ila_v6_2_11_ila_reset_ctrl;ila_0_ila_v6_2_11_ila_trace_memory;ila_0_ila_v6_2_11_ila_trig_match;ila_0_ila_v6_2_11_ila_trigger;ila_0_ltlib_v1_0_0_all_typeA;ila_0_ltlib_v1_0_0_all_typeA_62;ila_0_ltlib_v1_0_0_all_typeA__parameterized0;ila_0_ltlib_v1_0_0_all_typeA__parameterized0_12;ila_0_ltlib_v1_0_0_all_typeA__parameterized0_36;ila_0_ltlib_v1_0_0_all_typeA__parameterized0_39;ila_0_ltlib_v1_0_0_all_typeA__parameterized0_42;ila_0_ltlib_v1_0_0_all_typeA__parameterized0_57;ila_0_ltlib_v1_0_0_all_typeA__parameterized1;ila_0_ltlib_v1_0_0_all_typeA__parameterized1_18;ila_0_ltlib_v1_0_0_all_typeA__parameterized1_24;ila_0_ltlib_v1_0_0_all_typeA__parameterized1_30;ila_0_ltlib_v1_0_0_all_typeA__parameterized1_45;ila_0_ltlib_v1_0_0_all_typeA__parameterized1_51;ila_0_ltlib_v1_0_0_all_typeA__parameterized2;ila_0_ltlib_v1_0_0_all_typeA__parameterized2_90;ila_0_ltlib_v1_0_0_all_typeA__parameterized2_98;ila_0_ltlib_v1_0_0_all_typeA_slice;ila_0_ltlib_v1_0_0_all_typeA_slice_14;ila_0_ltlib_v1_0_0_all_typeA_slice_15;ila_0_ltlib_v1_0_0_all_typeA_slice_19;ila_0_ltlib_v1_0_0_all_typeA_slice_20;ila_0_ltlib_v1_0_0_all_typeA_slice_21;ila_0_ltlib_v1_0_0_all_typeA_slice_25;ila_0_ltlib_v1_0_0_all_typeA_slice_26;ila_0_ltlib_v1_0_0_all_typeA_slice_27;ila_0_ltlib_v1_0_0_all_typeA_slice_31;ila_0_ltlib_v1_0_0_all_typeA_slice_32;ila_0_ltlib_v1_0_0_all_typeA_slice_33;ila_0_ltlib_v1_0_0_all_typeA_slice_46;ila_0_ltlib_v1_0_0_all_typeA_slice_47;ila_0_ltlib_v1_0_0_all_typeA_slice_48;ila_0_ltlib_v1_0_0_all_typeA_slice_52;ila_0_ltlib_v1_0_0_all_typeA_slice_53;ila_0_ltlib_v1_0_0_all_typeA_slice_54;ila_0_ltlib_v1_0_0_all_typeA_slice_59;ila_0_ltlib_v1_0_0_all_typeA_slice_63;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_13;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_16;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_22;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_28;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_34;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_37;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_40;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_43;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_49;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_55;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_58;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_60;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_64;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized1;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized1_91;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized1_99;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized2;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized2_100;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized2_92;ila_0_ltlib_v1_0_0_allx_typeA;ila_0_ltlib_v1_0_0_allx_typeA_61;ila_0_ltlib_v1_0_0_allx_typeA__parameterized0;ila_0_ltlib_v1_0_0_allx_typeA__parameterized0_11;ila_0_ltlib_v1_0_0_allx_typeA__parameterized0_35;ila_0_ltlib_v1_0_0_allx_typeA__parameterized0_38;ila_0_ltlib_v1_0_0_allx_typeA__parameterized0_41;ila_0_ltlib_v1_0_0_allx_typeA__parameterized0_56;ila_0_ltlib_v1_0_0_allx_typeA__parameterized1;ila_0_ltlib_v1_0_0_allx_typeA__parameterized1_17;ila_0_ltlib_v1_0_0_allx_typeA__parameterized1_23;ila_0_ltlib_v1_0_0_allx_typeA__parameterized1_29;ila_0_ltlib_v1_0_0_allx_typeA__parameterized1_44;ila_0_ltlib_v1_0_0_allx_typeA__parameterized1_50;ila_0_ltlib_v1_0_0_allx_typeA_nodelay;ila_0_ltlib_v1_0_0_allx_typeA_nodelay_89;ila_0_ltlib_v1_0_0_allx_typeA_nodelay_97;ila_0_ltlib_v1_0_0_async_edge_xfer;ila_0_ltlib_v1_0_0_async_edge_xfer_65;ila_0_ltlib_v1_0_0_async_edge_xfer_66;ila_0_ltlib_v1_0_0_async_edge_xfer_67;ila_0_ltlib_v1_0_0_cfglut4;ila_0_ltlib_v1_0_0_cfglut4_93;ila_0_ltlib_v1_0_0_cfglut5;ila_0_ltlib_v1_0_0_cfglut5_87;ila_0_ltlib_v1_0_0_cfglut5_94;ila_0_ltlib_v1_0_0_cfglut6;ila_0_ltlib_v1_0_0_cfglut6_95;ila_0_ltlib_v1_0_0_cfglut6__parameterized0;ila_0_ltlib_v1_0_0_cfglut7;ila_0_ltlib_v1_0_0_cfglut7_86;ila_0_ltlib_v1_0_0_generic_memrd;ila_0_ltlib_v1_0_0_match;ila_0_ltlib_v1_0_0_match_0;ila_0_ltlib_v1_0_0_match__parameterized0;ila_0_ltlib_v1_0_0_match__parameterized0_10;ila_0_ltlib_v1_0_0_match__parameterized0_2;ila_0_ltlib_v1_0_0_match__parameterized0_3;ila_0_ltlib_v1_0_0_match__parameterized0_4;ila_0_ltlib_v1_0_0_match__parameterized0_9;ila_0_ltlib_v1_0_0_match__parameterized1;ila_0_ltlib_v1_0_0_match__parameterized1_1;ila_0_ltlib_v1_0_0_match__parameterized1_5;ila_0_ltlib_v1_0_0_match__parameterized1_6;ila_0_ltlib_v1_0_0_match__parameterized1_7;ila_0_ltlib_v1_0_0_match__parameterized1_8;ila_0_ltlib_v1_0_0_match_nodelay;ila_0_ltlib_v1_0_0_match_nodelay_88;ila_0_ltlib_v1_0_0_match_nodelay_96;ila_0_ltlib_v1_0_0_rising_edge_detection;ila_0_ltlib_v1_0_0_rising_edge_detection_68;ila_0_xsdbs_v1_0_2_reg__parameterized27;ila_0_xsdbs_v1_0_2_reg__parameterized28;ila_0_xsdbs_v1_0_2_reg__parameterized29;ila_0_xsdbs_v1_0_2_reg__parameterized30;ila_0_xsdbs_v1_0_2_reg__parameterized42;ila_0_xsdbs_v1_0_2_reg__parameterized43;ila_0_xsdbs_v1_0_2_reg__parameterized44;ila_0_xsdbs_v1_0_2_reg__parameterized45;ila_0_xsdbs_v1_0_2_reg__parameterized46;ila_0_xsdbs_v1_0_2_reg__parameterized47;ila_0_xsdbs_v1_0_2_reg__parameterized48;ila_0_xsdbs_v1_0_2_reg__parameterized49;ila_0_xsdbs_v1_0_2_reg__parameterized50;ila_0_xsdbs_v1_0_2_reg__parameterized51;ila_0_xsdbs_v1_0_2_reg__parameterized52;ila_0_xsdbs_v1_0_2_reg__parameterized53;ila_0_xsdbs_v1_0_2_reg__parameterized55;ila_0_xsdbs_v1_0_2_reg__parameterized57;ila_0_xsdbs_v1_0_2_reg__parameterized60;ila_0_xsdbs_v1_0_2_reg_ctl;ila_0_xsdbs_v1_0_2_reg_ctl_72;ila_0_xsdbs_v1_0_2_reg_ctl_73;ila_0_xsdbs_v1_0_2_reg_ctl_74;ila_0_xsdbs_v1_0_2_reg_ctl_75;ila_0_xsdbs_v1_0_2_reg_ctl_78;ila_0_xsdbs_v1_0_2_reg_ctl_80;ila_0_xsdbs_v1_0_2_reg_ctl_81;ila_0_xsdbs_v1_0_2_reg_ctl_82;ila_0_xsdbs_v1_0_2_reg_ctl_83;ila_0_xsdbs_v1_0_2_reg_ctl_84;ila_0_xsdbs_v1_0_2_reg_ctl__parameterized0;ila_0_xsdbs_v1_0_2_reg_ctl__parameterized1;ila_0_xsdbs_v1_0_2_reg_ctl__parameterized1_76;ila_0_xsdbs_v1_0_2_reg_ctl__parameterized1_79;ila_0_xsdbs_v1_0_2_reg_p2s;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized0;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized1;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized10;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized11;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized12;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized13;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized2;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized3;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized4;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized5;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized6;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized7;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized8;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized9;ila_0_xsdbs_v1_0_2_reg_stat;ila_0_xsdbs_v1_0_2_reg_stat_69;ila_0_xsdbs_v1_0_2_reg_stat_70;ila_0_xsdbs_v1_0_2_reg_stat_71;ila_0_xsdbs_v1_0_2_reg_stat_77;ila_0_xsdbs_v1_0_2_reg_stat_85;ila_0_xsdbs_v1_0_2_reg_stream;ila_0_xsdbs_v1_0_2_reg_stream__parameterized0;ila_0_xsdbs_v1_0_2_xsdbs;isram_ctrl;ltlib_v1_0_0_bscan;mem_ctrl;mem_fu_ex;memory;memory__parameterized0;mul_fu_reg;mult_gen_0;mult_gen_0_luts;mult_gen_0_mult_gen_v12_0_16;mult_gen_0_mult_gen_v12_0_16_viv;pre_fetch;rd_bin_cntr;rd_bin_cntr_18;rd_fwft;rd_handshaking_flags;rd_handshaking_flags__parameterized0;rd_logic;rd_logic__parameterized0;rd_status_flags_as;rd_status_flags_as_17;reset_blk_ramfifo;reset_blk_ramfifo_8;synchronizer_ff;synchronizer_ff_1;synchronizer_ff_10;synchronizer_ff_11;synchronizer_ff_12;synchronizer_ff_2;synchronizer_ff_3;synchronizer_ff_9;synchronizer_ff__parameterized0;synchronizer_ff__parameterized0_19;synchronizer_ff__parameterized0_20;synchronizer_ff__parameterized0_21;synchronizer_ff__parameterized0_22;synchronizer_ff__parameterized0_4;synchronizer_ff__parameterized0_5;synchronizer_ff__parameterized0_6;thinpad_top;vga;wr_bin_cntr;wr_bin_cntr_16;wr_handshaking_flags;wr_handshaking_flags_15;wr_logic;wr_logic__parameterized0;wr_status_flags_as;wr_status_flags_as_14;xsdbm_v3_0_0_addr_ctl;xsdbm_v3_0_0_bscan_switch;xsdbm_v3_0_0_burst_wdlen_ctl;xsdbm_v3_0_0_bus_ctl;xsdbm_v3_0_0_bus_ctl_cnt;xsdbm_v3_0_0_bus_ctl_flg;xsdbm_v3_0_0_bus_ctl_flg__parameterized0;xsdbm_v3_0_0_bus_mstr2sl_if;xsdbm_v3_0_0_cmd_decode;xsdbm_v3_0_0_ctl_reg;xsdbm_v3_0_0_ctl_reg__parameterized0;xsdbm_v3_0_0_ctl_reg__parameterized1;xsdbm_v3_0_0_ctl_reg__parameterized2;xsdbm_v3_0_0_icon;xsdbm_v3_0_0_icon2xsdb;xsdbm_v3_0_0_if;xsdbm_v3_0_0_if_static_status;xsdbm_v3_0_0_rdfifo;xsdbm_v3_0_0_rdreg;xsdbm_v3_0_0_stat;xsdbm_v3_0_0_stat_reg;xsdbm_v3_0_0_stat_reg__parameterized0;xsdbm_v3_0_0_stat_reg__parameterized0_0;xsdbm_v3_0_0_sync;xsdbm_v3_0_0_wrfifo;xsdbm_v3_0_0_wrreg;xsdbm_v3_0_0_xsdbm;xsdbm_v3_0_0_xsdbm_id,,,../../../../../thinpad_top.srcs/sim_1/new/include;../../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../../thinpad_top.srcs/sources_1/new,,,,,
D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sim_1/new/28F640P30.v,1590804866,verilog,,D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sim_1/new/clock.v,D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sim_1/new/include/def.h;D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sim_1/new/include/CUIcommandData.h;D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sim_1/new/include/data.h;D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sim_1/new/include/UserData.h;D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sim_1/new/include/BankLib.h;D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sim_1/new/include/TimingData.h,BlankCheckModule;BlockLockModule;BuffEnhancedFactProgramModule;BurstModule;CFIqueryModule;CUIdecoder1;CUIdecoder2;CUIdecoder_Busy1;ConfigRegModule;DataErrorModule;DebugModule;EraseModule;KernelModule;MemoryModule;OutputBufferModule;ProgramBufferModule;ProgramModule;ProtectRegModule;ReadModule;SignatureModule;StatusRegModule;TimingLibModule;x28fxxxp30,,,../../../../../thinpad_top.srcs/sim_1/new/include;../../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../../thinpad_top.srcs/sources_1/new,,,,,
D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sim_1/new/clock.v,1590804866,verilog,,D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sim_1/new/sram_model.v,,clock,,,../../../../../thinpad_top.srcs/sim_1/new/include;../../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../../thinpad_top.srcs/sources_1/new,,,,,
D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sim_1/new/include/BankLib.h,1590804866,verilog,,,D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sim_1/new/include/def.h;D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sim_1/new/include/data.h;D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sim_1/new/include/UserData.h,BankLib,,,,,,,,
D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sim_1/new/include/CUIcommandData.h,1590804866,verilog,,,,,,,,,,,,
D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sim_1/new/include/TimingData.h,1590804866,verilog,,,D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sim_1/new/include/data.h;D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sim_1/new/include/UserData.h,TimingDataModule,,,,,,,,
D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sim_1/new/include/UserData.h,1590804866,verilog,,,,,,,,,,,,
D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sim_1/new/include/data.h,1590804866,verilog,,,D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sim_1/new/include/UserData.h,,,,,,,,,
D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sim_1/new/include/def.h,1590804866,verilog,,,,,,,,,,,,
D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sim_1/new/sram_model.v,1590804866,verilog,,,,sram_model,,,../../../../../thinpad_top.srcs/sim_1/new/include;../../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../../thinpad_top.srcs/sources_1/new,,,,,
D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sim_1/new/tb.sv,1658544755,systemVerilog,,,,tb,,,../../../../../thinpad_top.srcs/sim_1/new/include;../../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../../thinpad_top.srcs/sources_1/new,,,,,
D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sources_1/new/defines.v;D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sources_1/new/defines.v,1657179244;1657179244,systemVerilog;systemVerilog,,D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sim_1/new/28F640P30.v;D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sim_1/new/tb.sv;D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sim_1/new/28F640P30.v;D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sim_1/new/tb.sv,,,,,../../../../../thinpad_top.srcs/sim_1/new/include;../../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../../thinpad_top.srcs/sources_1/new;../../../../../thinpad_top.srcs/sim_1/new/include;../../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../../thinpad_top.srcs/sources_1/new,,,,,
