sep=\t
Module Resource Usage Distribution Estimates
Generated at: Feb 09, 2024 18:39:46

Note: some resources maybe grouped under different hierarchy due to optimization and LUT mapping

Module	         FFs	        ADDs	        LUTs	      RAMs	 DSP/MULTs
edb_top:edb_top                                             	    1633(0)	      89(0)	    1554(0)	    12(0)	     0(0)	
 +la0:edb_la_top_renamed_due_excessive_length_1             	  1547(973)	     89(39)	  1506(788)	    12(0)	     0(0)	
  +axi_crc_i:edb_adbg_crc32                                 	     32(32)	       0(0)	     55(55)	     0(0)	     0(0)	
  +GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu:compare_unit(WIDTH=11'b01,PIPE=1)	       1(1)	       0(0)	       1(1)	     0(0)	     0(0)	
  +GEN_PROBE[0].genblk7.genblk3.trigger_cu:compare_unit(WIDTH=11'b01,PIPE=1)	       7(7)	       0(0)	     11(11)	     0(0)	     0(0)	
  +GEN_PROBE[1].genblk7.genblk2.genblk1.capture_cu:compare_unit(WIDTH=11'b01,PIPE=1)	       1(1)	       0(0)	       1(1)	     0(0)	     0(0)	
  +GEN_PROBE[1].genblk7.genblk3.trigger_cu:compare_unit(WIDTH=11'b01,PIPE=1)	       7(7)	       0(0)	     11(11)	     0(0)	     0(0)	
  +GEN_PROBE[2].genblk7.genblk2.genblk1.capture_cu:compare_unit(WIDTH=11'b01,PIPE=1)	       1(1)	       0(0)	       1(1)	     0(0)	     0(0)	
  +GEN_PROBE[2].genblk7.genblk3.trigger_cu:compare_unit(WIDTH=11'b01,PIPE=1)	       7(7)	       0(0)	     12(12)	     0(0)	     0(0)	
  +GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu:compare_unit(WIDTH=11'b01,PIPE=1)	       1(1)	       0(0)	       1(1)	     0(0)	     0(0)	
  +GEN_PROBE[3].genblk7.genblk3.trigger_cu:compare_unit(WIDTH=11'b01,PIPE=1)	       7(7)	       0(0)	     12(12)	     0(0)	     0(0)	
  +GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu:compare_unit(WIDTH=11'b01,PIPE=1)	       1(1)	       0(0)	       1(1)	     0(0)	     0(0)	
  +GEN_PROBE[4].genblk7.genblk3.trigger_cu:compare_unit(WIDTH=11'b01,PIPE=1)	       7(7)	       0(0)	     11(11)	     0(0)	     0(0)	
  +GEN_PROBE[5].genblk7.genblk2.genblk1.capture_cu:compare_unit(WIDTH=11'b01,PIPE=1)	       1(1)	       0(0)	       1(1)	     0(0)	     0(0)	
  +GEN_PROBE[5].genblk7.genblk3.trigger_cu:compare_unit(WIDTH=11'b01,PIPE=1)	       7(7)	       0(0)	     11(11)	     0(0)	     0(0)	
  +GEN_PROBE[6].genblk7.genblk2.genblk1.capture_cu:compare_unit(WIDTH=11'b01000,PIPE=1)	     19(19)	       0(0)	     26(26)	     0(0)	     0(0)	
  +GEN_PROBE[6].genblk7.genblk3.trigger_cu:compare_unit(WIDTH=11'b01000,PIPE=1)	     19(19)	       0(0)	     26(26)	     0(0)	     0(0)	
  +GEN_PROBE[7].genblk7.genblk2.genblk1.capture_cu:compare_unit(WIDTH=11'b01000,PIPE=1)	     19(19)	       0(0)	     28(28)	     0(0)	     0(0)	
  +GEN_PROBE[7].genblk7.genblk3.trigger_cu:compare_unit(WIDTH=11'b01000,PIPE=1)	     19(19)	       0(0)	     26(26)	     0(0)	     0(0)	
  +GEN_PROBE[8].genblk7.genblk2.genblk1.capture_cu:compare_unit(WIDTH=11'b01,PIPE=1)	       1(1)	       0(0)	       2(2)	     0(0)	     0(0)	
  +GEN_PROBE[8].genblk7.genblk3.trigger_cu:compare_unit(WIDTH=11'b01,PIPE=1)	       7(7)	       0(0)	     11(11)	     0(0)	     0(0)	
  +GEN_PROBE[9].genblk7.genblk2.genblk1.capture_cu:compare_unit(WIDTH=11'b01000,PIPE=1)	     19(19)	       0(0)	     27(27)	     0(0)	     0(0)	
  +GEN_PROBE[9].genblk7.genblk3.trigger_cu:compare_unit(WIDTH=11'b01000,PIPE=1)	     19(19)	       0(0)	     27(27)	     0(0)	     0(0)	
  +GEN_PROBE[10].genblk7.genblk2.genblk1.capture_cu:compare_unit(WIDTH=11'b01000,PIPE=1)	     19(19)	       0(0)	     27(27)	     0(0)	     0(0)	
  +GEN_PROBE[10].genblk7.genblk3.trigger_cu:compare_unit(WIDTH=11'b01000,PIPE=1)	     19(19)	       0(0)	     27(27)	     0(0)	     0(0)	
  +GEN_PROBE[11].genblk7.genblk2.genblk1.capture_cu:compare_unit(WIDTH=11'b01,PIPE=1)	       1(1)	       0(0)	       2(2)	     0(0)	     0(0)	
  +GEN_PROBE[11].genblk7.genblk3.trigger_cu:compare_unit(WIDTH=11'b01,PIPE=1)	       7(7)	       0(0)	     12(12)	     0(0)	     0(0)	
  +GEN_PROBE[12].genblk7.genblk2.genblk1.capture_cu:compare_unit(WIDTH=11'b01,PIPE=1)	       1(1)	       0(0)	       4(4)	     0(0)	     0(0)	
  +GEN_PROBE[12].genblk7.genblk3.trigger_cu:compare_unit(WIDTH=11'b01,PIPE=1)	       7(7)	       0(0)	     12(12)	     0(0)	     0(0)	
  +GEN_PROBE[13].genblk7.genblk2.genblk1.capture_cu:compare_unit(WIDTH=11'b01,PIPE=1)	       1(1)	       0(0)	       4(4)	     0(0)	     0(0)	
  +GEN_PROBE[13].genblk7.genblk3.trigger_cu:compare_unit(WIDTH=11'b01,PIPE=1)	       7(7)	       0(0)	     12(12)	     0(0)	     0(0)	
  +GEN_PROBE[14].genblk7.genblk2.genblk1.capture_cu:compare_unit(WIDTH=11'b01000,PIPE=1)	     19(19)	       0(0)	     28(28)	     0(0)	     0(0)	
  +GEN_PROBE[14].genblk7.genblk3.trigger_cu:compare_unit(WIDTH=11'b01000,PIPE=1)	     19(19)	       0(0)	     28(28)	     0(0)	     0(0)	
  +GEN_PROBE[15].genblk7.genblk2.genblk1.capture_cu:compare_unit(WIDTH=11'b01,PIPE=1)	       1(1)	       0(0)	       3(3)	     0(0)	     0(0)	
  +GEN_PROBE[15].genblk7.genblk3.trigger_cu:compare_unit(WIDTH=11'b01,PIPE=1)	       8(8)	       0(0)	     13(13)	     0(0)	     0(0)	
  +GEN_PROBE[16].genblk7.genblk2.genblk1.capture_cu:compare_unit(WIDTH=11'b01000,PIPE=1)	     19(19)	       0(0)	     29(29)	     0(0)	     0(0)	
  +GEN_PROBE[16].genblk7.genblk3.trigger_cu:compare_unit(WIDTH=11'b01000,PIPE=1)	     19(19)	       0(0)	     27(27)	     0(0)	     0(0)	
  +trigger_tu:trigger_unit(WIDTH=32'b010001,PIPE=1)         	       1(1)	       0(0)	       3(3)	     0(0)	     0(0)	
  +genblk2.global_capture_inst:trigger_unit(WIDTH=32'b010001,PIPE=1,TRIGGER_IF_MASK_ZERO=1)	       1(1)	       0(0)	       1(1)	     0(0)	     0(0)	
  +la_biu_inst:la_biu(CAPTURE_WIDTH=32'b0111011,CAPTURE_CONTROL=1)	    223(89)	      50(0)	   184(101)	    12(0)	     0(0)	
   +fifo_with_read_inst:fifo_with_read(DATA_WIDTH=32'b0111100)	   134(114)	     50(50)	     83(53)	    12(0)	     0(0)	
    +transcode_write_addr:fifo_address_trancode_unit        	     10(10)	       0(0)	     10(10)	     0(0)	     0(0)	
    +transcode_read_addr:fifo_address_trancode_unit         	     10(10)	       0(0)	     20(20)	     0(0)	     0(0)	
    +simple_dual_port_ram_inst:edb_simple_dual_port_ram(DATA_WIDTH=32'b0111100,ADDR_WIDTH=10,RAM_INIT_FILE="")	       0(0)	       0(0)	       0(0)	   12(12)	     0(0)	
 +debug_hub_inst:debug_hub                                  	     86(86)	       0(0)	     48(48)	     0(0)	     0(0)	
