

================================================================
== Vivado HLS Report for 'cross_channel_deblur'
================================================================
* Date:           Fri Jan 15 10:17:12 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ISPfinal
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2095733|  2095733| 20.957 ms | 20.957 ms |  2095733|  2095733|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +--------------------------+---------------+---------+---------+----------+----------+--------+--------+---------+
        |                          |               |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |         Instance         |     Module    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +--------------------------+---------------+---------+---------+----------+----------+--------+--------+---------+
        |grp_ProxGS4_fu_316        |ProxGS4        |   594785|   594785| 5.948 ms | 5.948 ms |  594785|  594785|   none  |
        |grp_my_filter_v12_fu_327  |my_filter_v12  |    49170|    49170| 0.492 ms | 0.492 ms |   49170|   49170|   none  |
        |grp_array_copy3_fu_341    |array_copy3    |    16386|    16386| 0.164 ms | 0.164 ms |   16386|   16386|   none  |
        +--------------------------+---------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- for_y_for_x    |    16384|    16384|         1|          1|          1|  16384|    yes   |
        |- for_iteration  |  2030184|  2030184|    676728|          -|          -|      3|    no    |
        | + for_y_for_x   |    32768|    32768|         2|          -|          -|  16384|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    267|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |      146|     69|   29970|  31671|    0|
|Memory           |       80|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    890|    -|
|Register         |        -|      -|     129|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |      226|     69|   30099|  32828|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       80|     31|      28|     61|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+---------------+---------+-------+-------+-------+-----+
    |         Instance         |     Module    | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +--------------------------+---------------+---------+-------+-------+-------+-----+
    |grp_ProxGS4_fu_316        |ProxGS4        |      146|     64|  27003|  26575|    0|
    |grp_array_copy3_fu_341    |array_copy3    |        0|      0|     61|    192|    0|
    |grp_my_filter_v12_fu_327  |my_filter_v12  |        0|      5|   2906|   4904|    0|
    +--------------------------+---------------+---------+-------+-------+-------+-----+
    |Total                     |               |      146|     69|  29970|  31671|    0|
    +--------------------------+---------------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |   Memory  |        Module        | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-----------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |x_bar_V_U  |cross_channel_debtde  |        8|  0|   0|    0|  16384|    8|     1|       131072|
    |x_old_V_U  |cross_channel_debudo  |        8|  0|   0|    0|  16384|    8|     1|       131072|
    |x_V_U      |cross_channel_debudo  |        8|  0|   0|    0|  16384|    8|     1|       131072|
    |y_3_V_U    |cross_channel_debudo  |        8|  0|   0|    0|  16384|    8|     1|       131072|
    |y_5_V_U    |cross_channel_debudo  |        8|  0|   0|    0|  16384|    8|     1|       131072|
    |y_1_V_U    |cross_channel_debwdI  |        8|  0|   0|    0|  16384|    8|     1|       131072|
    |y_2_V_U    |cross_channel_debwdI  |        8|  0|   0|    0|  16384|    8|     1|       131072|
    |y_4_V_U    |cross_channel_debwdI  |        8|  0|   0|    0|  16384|    8|     1|       131072|
    |y_6_V_U    |cross_channel_debwdI  |        8|  0|   0|    0|  16384|    8|     1|       131072|
    |y_7_V_U    |cross_channel_debwdI  |        8|  0|   0|    0|  16384|    8|     1|       131072|
    +-----------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total      |                      |       80|  0|   0|    0| 163840|   80|    10|      1310720|
    +-----------+----------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |add_ln121_fu_447_p2              |     +    |      0|  0|  21|          15|           1|
    |add_ln321_1_fu_497_p2            |     +    |      0|  0|  23|          16|          16|
    |add_ln321_fu_406_p2              |     +    |      0|  0|  23|          16|          16|
    |add_ln41_fu_356_p2               |     +    |      0|  0|  21|          15|           1|
    |i_fu_509_p2                      |     +    |      0|  0|  15|           8|           1|
    |j_fu_453_p2                      |     +    |      0|  0|  15|           8|           1|
    |k_fu_435_p2                      |     +    |      0|  0|  10|           2|           1|
    |x_fu_423_p2                      |     +    |      0|  0|  15|           8|           1|
    |y_fu_362_p2                      |     +    |      0|  0|  15|           8|           1|
    |sub_ln214_fu_515_p2              |     -    |      0|  0|  15|           8|           8|
    |icmp_ln121_fu_441_p2             |   icmp   |      0|  0|  13|          15|          16|
    |icmp_ln123_fu_459_p2             |   icmp   |      0|  0|  13|           8|           9|
    |icmp_ln41_fu_350_p2              |   icmp   |      0|  0|  13|          15|          16|
    |icmp_ln43_fu_368_p2              |   icmp   |      0|  0|  13|           8|           9|
    |icmp_ln78_fu_429_p2              |   icmp   |      0|  0|   8|           2|           2|
    |ap_block_state8_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    |select_ln126_1_fu_473_p3         |  select  |      0|  0|   8|           1|           8|
    |select_ln126_fu_465_p3           |  select  |      0|  0|   8|           1|           1|
    |select_ln46_1_fu_382_p3          |  select  |      0|  0|   8|           1|           8|
    |select_ln46_fu_374_p3            |  select  |      0|  0|   8|           1|           1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0| 267|         157|         118|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |Img_V_address0                       |  15|          3|   14|         42|
    |Img_V_ce0                            |  15|          3|    1|          3|
    |Img_V_we0                            |   9|          2|    1|          2|
    |ap_NS_fsm                            |  59|         14|    1|         14|
    |grp_array_copy3_fu_341_data_in_V_q0  |  15|          3|    8|         24|
    |i_0_i_reg_305                        |   9|          2|    8|         16|
    |indvar_flatten11_reg_283             |   9|          2|   15|         30|
    |indvar_flatten_reg_239               |   9|          2|   15|         30|
    |j_0_i_reg_294                        |   9|          2|    8|         16|
    |k_0_reg_272                          |   9|          2|    2|          4|
    |x_0_i_reg_261                        |   9|          2|    8|         16|
    |x_V_address0                         |  27|          5|   14|         70|
    |x_V_ce0                              |  27|          5|    1|          5|
    |x_V_d0                               |  15|          3|    8|         24|
    |x_V_we0                              |  15|          3|    1|          3|
    |x_bar_V_address0                     |  21|          4|   14|         56|
    |x_bar_V_ce0                          |  21|          4|    1|          4|
    |x_bar_V_ce1                          |   9|          2|    1|          2|
    |x_bar_V_d0                           |  15|          3|    8|         24|
    |x_bar_V_we0                          |  15|          3|    1|          3|
    |x_old_V_address0                     |  15|          3|   14|         42|
    |x_old_V_ce0                          |  15|          3|    1|          3|
    |x_old_V_we0                          |   9|          2|    1|          2|
    |y_0_i_reg_250                        |   9|          2|    8|         16|
    |y_1_V_address0                       |  15|          3|   14|         42|
    |y_1_V_ce0                            |  15|          3|    1|          3|
    |y_1_V_ce1                            |   9|          2|    1|          2|
    |y_1_V_d0                             |  15|          3|    8|         24|
    |y_1_V_we0                            |  15|          3|    1|          3|
    |y_1_V_we1                            |   9|          2|    1|          2|
    |y_2_V_address0                       |  15|          3|   14|         42|
    |y_2_V_ce0                            |  15|          3|    1|          3|
    |y_2_V_ce1                            |   9|          2|    1|          2|
    |y_2_V_d0                             |  15|          3|    8|         24|
    |y_2_V_we0                            |  15|          3|    1|          3|
    |y_2_V_we1                            |   9|          2|    1|          2|
    |y_3_V_address0                       |  15|          3|   14|         42|
    |y_3_V_ce0                            |  15|          3|    1|          3|
    |y_3_V_d0                             |  15|          3|    8|         24|
    |y_3_V_we0                            |  15|          3|    1|          3|
    |y_4_V_address0                       |  15|          3|   14|         42|
    |y_4_V_ce0                            |  15|          3|    1|          3|
    |y_4_V_ce1                            |   9|          2|    1|          2|
    |y_4_V_d0                             |  15|          3|    8|         24|
    |y_4_V_we0                            |  15|          3|    1|          3|
    |y_4_V_we1                            |   9|          2|    1|          2|
    |y_5_V_address0                       |  15|          3|   14|         42|
    |y_5_V_ce0                            |  15|          3|    1|          3|
    |y_5_V_d0                             |  15|          3|    8|         24|
    |y_5_V_we0                            |  15|          3|    1|          3|
    |y_6_V_address0                       |  15|          3|   14|         42|
    |y_6_V_ce0                            |  15|          3|    1|          3|
    |y_6_V_ce1                            |   9|          2|    1|          2|
    |y_6_V_d0                             |  15|          3|    8|         24|
    |y_6_V_we0                            |  15|          3|    1|          3|
    |y_6_V_we1                            |   9|          2|    1|          2|
    |y_7_V_address0                       |  15|          3|   14|         42|
    |y_7_V_ce0                            |  15|          3|    1|          3|
    |y_7_V_ce1                            |   9|          2|    1|          2|
    |y_7_V_d0                             |  15|          3|    8|         24|
    |y_7_V_we0                            |  15|          3|    1|          3|
    |y_7_V_we1                            |   9|          2|    1|          2|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 890|        183|  332|        975|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |add_ln121_reg_551                      |  15|   0|   15|          0|
    |ap_CS_fsm                              |  13|   0|   13|          0|
    |grp_ProxGS4_fu_316_ap_start_reg        |   1|   0|    1|          0|
    |grp_array_copy3_fu_341_ap_start_reg    |   1|   0|    1|          0|
    |grp_my_filter_v12_fu_327_ap_start_reg  |   1|   0|    1|          0|
    |i_0_i_reg_305                          |   8|   0|    8|          0|
    |i_reg_576                              |   8|   0|    8|          0|
    |indvar_flatten11_reg_283               |  15|   0|   15|          0|
    |indvar_flatten_reg_239                 |  15|   0|   15|          0|
    |j_0_i_reg_294                          |   8|   0|    8|          0|
    |k_0_reg_272                            |   2|   0|    2|          0|
    |k_reg_543                              |   2|   0|    2|          0|
    |select_ln126_1_reg_556                 |   8|   0|    8|          0|
    |x_0_i_reg_261                          |   8|   0|    8|          0|
    |y_0_i_reg_250                          |   8|   0|    8|          0|
    |zext_ln321_3_reg_561                   |  16|   0|   64|         48|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 129|   0|  177|         48|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | cross_channel_deblur | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | cross_channel_deblur | return value |
|ap_start               |  in |    1| ap_ctrl_hs | cross_channel_deblur | return value |
|ap_done                | out |    1| ap_ctrl_hs | cross_channel_deblur | return value |
|ap_idle                | out |    1| ap_ctrl_hs | cross_channel_deblur | return value |
|ap_ready               | out |    1| ap_ctrl_hs | cross_channel_deblur | return value |
|Img_V_address0         | out |   14|  ap_memory |         Img_V        |     array    |
|Img_V_ce0              | out |    1|  ap_memory |         Img_V        |     array    |
|Img_V_we0              | out |    1|  ap_memory |         Img_V        |     array    |
|Img_V_d0               | out |    8|  ap_memory |         Img_V        |     array    |
|Img_V_q0               |  in |    8|  ap_memory |         Img_V        |     array    |
|adjChImg_V_address0    | out |   14|  ap_memory |      adjChImg_V      |     array    |
|adjChImg_V_ce0         | out |    1|  ap_memory |      adjChImg_V      |     array    |
|adjChImg_V_q0          |  in |    8|  ap_memory |      adjChImg_V      |     array    |
|adjChImg_V_address1    | out |   14|  ap_memory |      adjChImg_V      |     array    |
|adjChImg_V_ce1         | out |    1|  ap_memory |      adjChImg_V      |     array    |
|adjChImg_V_q1          |  in |    8|  ap_memory |      adjChImg_V      |     array    |
|coe_a_M_real_address0  | out |   14|  ap_memory |     coe_a_M_real     |     array    |
|coe_a_M_real_ce0       | out |    1|  ap_memory |     coe_a_M_real     |     array    |
|coe_a_M_real_q0        |  in |   32|  ap_memory |     coe_a_M_real     |     array    |
|coe_a_M_imag_address0  | out |   14|  ap_memory |     coe_a_M_imag     |     array    |
|coe_a_M_imag_ce0       | out |    1|  ap_memory |     coe_a_M_imag     |     array    |
|coe_a_M_imag_q0        |  in |   32|  ap_memory |     coe_a_M_imag     |     array    |
|coe_b_address0         | out |   14|  ap_memory |         coe_b        |     array    |
|coe_b_ce0              | out |    1|  ap_memory |         coe_b        |     array    |
|coe_b_q0               |  in |   32|  ap_memory |         coe_b        |     array    |
+-----------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 5 
6 --> 7 
7 --> 8 13 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 7 
12 --> 11 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.11>
ST_1 : Operation 14 [1/1] (3.25ns)   --->   "%x_bar_V = alloca [16384 x i8], align 1" [deblur.cpp:71]   --->   Operation 14 'alloca' 'x_bar_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_1 : Operation 15 [1/1] (3.25ns)   --->   "%x_old_V = alloca [16384 x i8], align 1"   --->   Operation 15 'alloca' 'x_old_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_1 : Operation 16 [1/1] (3.25ns)   --->   "%x_V = alloca [16384 x i8], align 1" [deblur.cpp:71]   --->   Operation 16 'alloca' 'x_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_1 : Operation 17 [1/1] (3.25ns)   --->   "%y_1_V = alloca [16384 x i8], align 1" [deblur.cpp:72]   --->   Operation 17 'alloca' 'y_1_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_1 : Operation 18 [1/1] (3.25ns)   --->   "%y_2_V = alloca [16384 x i8], align 1" [deblur.cpp:72]   --->   Operation 18 'alloca' 'y_2_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_1 : Operation 19 [1/1] (3.25ns)   --->   "%y_3_V = alloca [16384 x i8], align 1" [deblur.cpp:72]   --->   Operation 19 'alloca' 'y_3_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_1 : Operation 20 [1/1] (3.25ns)   --->   "%y_4_V = alloca [16384 x i8], align 1" [deblur.cpp:72]   --->   Operation 20 'alloca' 'y_4_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_1 : Operation 21 [1/1] (3.25ns)   --->   "%y_5_V = alloca [16384 x i8], align 1" [deblur.cpp:72]   --->   Operation 21 'alloca' 'y_5_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_1 : Operation 22 [1/1] (3.25ns)   --->   "%y_6_V = alloca [16384 x i8], align 1" [deblur.cpp:72]   --->   Operation 22 'alloca' 'y_6_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_1 : Operation 23 [1/1] (3.25ns)   --->   "%y_7_V = alloca [16384 x i8], align 1" [deblur.cpp:72]   --->   Operation 23 'alloca' 'y_7_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_1 : Operation 24 [2/2] (1.86ns)   --->   "call fastcc void @array_copy3([16384 x i8]* %Img_V, [16384 x i8]* %x_bar_V)" [deblur.cpp:74]   --->   Operation 24 'call' <Predicate = true> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 25 [1/2] (0.00ns)   --->   "call fastcc void @array_copy3([16384 x i8]* %Img_V, [16384 x i8]* %x_bar_V)" [deblur.cpp:74]   --->   Operation 25 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.86>
ST_3 : Operation 26 [2/2] (1.86ns)   --->   "call fastcc void @array_copy3([16384 x i8]* %Img_V, [16384 x i8]* %x_V)" [deblur.cpp:75]   --->   Operation 26 'call' <Predicate = true> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 27 [1/2] (0.00ns)   --->   "call fastcc void @array_copy3([16384 x i8]* %Img_V, [16384 x i8]* %x_V)" [deblur.cpp:75]   --->   Operation 27 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 28 [1/1] (1.76ns)   --->   "br label %0" [deblur.cpp:41->deblur.cpp:76]   --->   Operation 28 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 8.36>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i15 [ 0, %arrayctor.loop4.preheader ], [ %add_ln41, %for_x ]" [deblur.cpp:41->deblur.cpp:76]   --->   Operation 29 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%y_0_i = phi i8 [ 0, %arrayctor.loop4.preheader ], [ %select_ln46_1, %for_x ]" [deblur.cpp:46->deblur.cpp:76]   --->   Operation 30 'phi' 'y_0_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%x_0_i = phi i8 [ 0, %arrayctor.loop4.preheader ], [ %x, %for_x ]"   --->   Operation 31 'phi' 'x_0_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (2.31ns)   --->   "%icmp_ln41 = icmp eq i15 %indvar_flatten, -16384" [deblur.cpp:41->deblur.cpp:76]   --->   Operation 32 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 33 [1/1] (1.94ns)   --->   "%add_ln41 = add i15 %indvar_flatten, 1" [deblur.cpp:41->deblur.cpp:76]   --->   Operation 33 'add' 'add_ln41' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %icmp_ln41, label %array_initialize.exit.preheader, label %for_x" [deblur.cpp:41->deblur.cpp:76]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (1.91ns)   --->   "%y = add i8 %y_0_i, 1" [deblur.cpp:41->deblur.cpp:76]   --->   Operation 35 'add' 'y' <Predicate = (!icmp_ln41)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @for_y_for_x_str)"   --->   Operation 36 'specloopname' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16384, i64 16384, i64 16384)"   --->   Operation 37 'speclooptripcount' 'empty' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (1.55ns)   --->   "%icmp_ln43 = icmp eq i8 %x_0_i, -128" [deblur.cpp:43->deblur.cpp:76]   --->   Operation 38 'icmp' 'icmp_ln43' <Predicate = (!icmp_ln41)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (1.24ns)   --->   "%select_ln46 = select i1 %icmp_ln43, i8 0, i8 %x_0_i" [deblur.cpp:46->deblur.cpp:76]   --->   Operation 39 'select' 'select_ln46' <Predicate = (!icmp_ln41)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (1.24ns)   --->   "%select_ln46_1 = select i1 %icmp_ln43, i8 %y, i8 %y_0_i" [deblur.cpp:46->deblur.cpp:76]   --->   Operation 40 'select' 'select_ln46_1' <Predicate = (!icmp_ln41)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%tmp = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %select_ln46_1, i7 0)" [deblur.cpp:46->deblur.cpp:76]   --->   Operation 41 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i15 %tmp to i16" [deblur.cpp:44->deblur.cpp:76]   --->   Operation 42 'zext' 'zext_ln44' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str148) nounwind" [deblur.cpp:44->deblur.cpp:76]   --->   Operation 43 'specloopname' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_12_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str148)" [deblur.cpp:44->deblur.cpp:76]   --->   Operation 44 'specregionbegin' 'tmp_12_i' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str249) nounwind" [deblur.cpp:45->deblur.cpp:76]   --->   Operation 45 'specpipeline' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln321 = zext i8 %select_ln46 to i16" [deblur.cpp:46->deblur.cpp:76]   --->   Operation 46 'zext' 'zext_ln321' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (1.94ns)   --->   "%add_ln321 = add i16 %zext_ln321, %zext_ln44" [deblur.cpp:46->deblur.cpp:76]   --->   Operation 47 'add' 'add_ln321' <Predicate = (!icmp_ln41)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln321_1 = zext i16 %add_ln321 to i64" [deblur.cpp:46->deblur.cpp:76]   --->   Operation 48 'zext' 'zext_ln321_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%y_1_V_addr = getelementptr [16384 x i8]* %y_1_V, i64 0, i64 %zext_ln321_1" [deblur.cpp:46->deblur.cpp:76]   --->   Operation 49 'getelementptr' 'y_1_V_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%y_2_V_addr = getelementptr [16384 x i8]* %y_2_V, i64 0, i64 %zext_ln321_1" [deblur.cpp:48->deblur.cpp:76]   --->   Operation 50 'getelementptr' 'y_2_V_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%y_3_V_addr = getelementptr [16384 x i8]* %y_3_V, i64 0, i64 %zext_ln321_1" [deblur.cpp:50->deblur.cpp:76]   --->   Operation 51 'getelementptr' 'y_3_V_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%y_4_V_addr = getelementptr [16384 x i8]* %y_4_V, i64 0, i64 %zext_ln321_1" [deblur.cpp:52->deblur.cpp:76]   --->   Operation 52 'getelementptr' 'y_4_V_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%y_5_V_addr = getelementptr [16384 x i8]* %y_5_V, i64 0, i64 %zext_ln321_1" [deblur.cpp:54->deblur.cpp:76]   --->   Operation 53 'getelementptr' 'y_5_V_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%y_6_V_addr = getelementptr [16384 x i8]* %y_6_V, i64 0, i64 %zext_ln321_1" [deblur.cpp:56->deblur.cpp:76]   --->   Operation 54 'getelementptr' 'y_6_V_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%y_7_V_addr = getelementptr [16384 x i8]* %y_7_V, i64 0, i64 %zext_ln321_1" [deblur.cpp:58->deblur.cpp:76]   --->   Operation 55 'getelementptr' 'y_7_V_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (3.25ns)   --->   "store i8 0, i8* %y_1_V_addr, align 1" [deblur.cpp:46->deblur.cpp:76]   --->   Operation 56 'store' <Predicate = (!icmp_ln41)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str249) nounwind" [deblur.cpp:47->deblur.cpp:76]   --->   Operation 57 'specpipeline' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (3.25ns)   --->   "store i8 0, i8* %y_2_V_addr, align 1" [deblur.cpp:48->deblur.cpp:76]   --->   Operation 58 'store' <Predicate = (!icmp_ln41)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str249) nounwind" [deblur.cpp:49->deblur.cpp:76]   --->   Operation 59 'specpipeline' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (3.25ns)   --->   "store i8 0, i8* %y_3_V_addr, align 1" [deblur.cpp:50->deblur.cpp:76]   --->   Operation 60 'store' <Predicate = (!icmp_ln41)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str249) nounwind" [deblur.cpp:51->deblur.cpp:76]   --->   Operation 61 'specpipeline' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (3.25ns)   --->   "store i8 0, i8* %y_4_V_addr, align 1" [deblur.cpp:52->deblur.cpp:76]   --->   Operation 62 'store' <Predicate = (!icmp_ln41)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str249) nounwind" [deblur.cpp:53->deblur.cpp:76]   --->   Operation 63 'specpipeline' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (3.25ns)   --->   "store i8 0, i8* %y_5_V_addr, align 1" [deblur.cpp:54->deblur.cpp:76]   --->   Operation 64 'store' <Predicate = (!icmp_ln41)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str249) nounwind" [deblur.cpp:55->deblur.cpp:76]   --->   Operation 65 'specpipeline' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (3.25ns)   --->   "store i8 0, i8* %y_6_V_addr, align 1" [deblur.cpp:56->deblur.cpp:76]   --->   Operation 66 'store' <Predicate = (!icmp_ln41)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str249) nounwind" [deblur.cpp:57->deblur.cpp:76]   --->   Operation 67 'specpipeline' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (3.25ns)   --->   "store i8 0, i8* %y_7_V_addr, align 1" [deblur.cpp:58->deblur.cpp:76]   --->   Operation 68 'store' <Predicate = (!icmp_ln41)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str148, i32 %tmp_12_i)" [deblur.cpp:59->deblur.cpp:76]   --->   Operation 69 'specregionend' 'empty_38' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (1.91ns)   --->   "%x = add i8 %select_ln46, 1" [deblur.cpp:43->deblur.cpp:76]   --->   Operation 70 'add' 'x' <Predicate = (!icmp_ln41)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 71 'br' <Predicate = (!icmp_ln41)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.76>
ST_6 : Operation 72 [1/1] (1.76ns)   --->   "br label %array_initialize.exit" [deblur.cpp:78]   --->   Operation 72 'br' <Predicate = true> <Delay = 1.76>

State 7 <SV = 6> <Delay = 1.86>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%k_0 = phi i2 [ %k, %array_initialize.exit.loopexit ], [ 0, %array_initialize.exit.preheader ]"   --->   Operation 73 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.95ns)   --->   "%icmp_ln78 = icmp eq i2 %k_0, -1" [deblur.cpp:78]   --->   Operation 74 'icmp' 'icmp_ln78' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 75 'speclooptripcount' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (1.56ns)   --->   "%k = add i2 %k_0, 1" [deblur.cpp:78]   --->   Operation 76 'add' 'k' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "br i1 %icmp_ln78, label %3, label %1" [deblur.cpp:78]   --->   Operation 77 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [2/2] (1.86ns)   --->   "call fastcc void @array_copy3([16384 x i8]* %x_V, [16384 x i8]* %x_old_V)" [deblur.cpp:81]   --->   Operation 78 'call' <Predicate = (!icmp_ln78)> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 79 [2/2] (0.00ns)   --->   "call fastcc void @my_filter_v12([16384 x i8]* %x_bar_V, [16384 x i8]* %adjChImg_V, [16384 x i8]* %y_1_V, [16384 x i8]* %y_2_V, [16384 x i8]* %y_3_V, [16384 x i8]* %y_4_V, [16384 x i8]* %y_5_V, [16384 x i8]* %y_6_V, [16384 x i8]* %y_7_V)" [deblur.cpp:83]   --->   Operation 79 'call' <Predicate = (!icmp_ln78)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 80 [2/2] (1.86ns)   --->   "call fastcc void @array_copy3([16384 x i8]* %x_V, [16384 x i8]* %Img_V)" [deblur.cpp:89]   --->   Operation 80 'call' <Predicate = (icmp_ln78)> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 81 [1/2] (0.00ns)   --->   "call fastcc void @array_copy3([16384 x i8]* %x_V, [16384 x i8]* %x_old_V)" [deblur.cpp:81]   --->   Operation 81 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 82 [1/2] (0.00ns)   --->   "call fastcc void @my_filter_v12([16384 x i8]* %x_bar_V, [16384 x i8]* %adjChImg_V, [16384 x i8]* %y_1_V, [16384 x i8]* %y_2_V, [16384 x i8]* %y_3_V, [16384 x i8]* %y_4_V, [16384 x i8]* %y_5_V, [16384 x i8]* %y_6_V, [16384 x i8]* %y_7_V)" [deblur.cpp:83]   --->   Operation 82 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 83 [2/2] (0.00ns)   --->   "call fastcc void @ProxGS4([16384 x i8]* %x_V, [16384 x float]* %coe_a_M_real, [16384 x float]* %coe_a_M_imag, [16384 x float]* %coe_b)" [deblur.cpp:85]   --->   Operation 83 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 1.76>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str350) nounwind" [deblur.cpp:78]   --->   Operation 84 'specloopname' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 85 [1/2] (0.00ns)   --->   "call fastcc void @ProxGS4([16384 x i8]* %x_V, [16384 x float]* %coe_a_M_real, [16384 x float]* %coe_a_M_imag, [16384 x float]* %coe_b)" [deblur.cpp:85]   --->   Operation 85 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 86 [1/1] (1.76ns)   --->   "br label %2" [divergent.cpp:121->deblur.cpp:87]   --->   Operation 86 'br' <Predicate = true> <Delay = 1.76>

State 11 <SV = 10> <Delay = 8.36>
ST_11 : Operation 87 [1/1] (0.00ns)   --->   "%indvar_flatten11 = phi i15 [ 0, %1 ], [ %add_ln121, %for_x1 ]" [divergent.cpp:121->deblur.cpp:87]   --->   Operation 87 'phi' 'indvar_flatten11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 88 [1/1] (0.00ns)   --->   "%j_0_i = phi i8 [ 0, %1 ], [ %select_ln126_1, %for_x1 ]" [divergent.cpp:126->deblur.cpp:87]   --->   Operation 88 'phi' 'j_0_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "%i_0_i = phi i8 [ 0, %1 ], [ %i, %for_x1 ]"   --->   Operation 89 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 90 [1/1] (2.31ns)   --->   "%icmp_ln121 = icmp eq i15 %indvar_flatten11, -16384" [divergent.cpp:121->deblur.cpp:87]   --->   Operation 90 'icmp' 'icmp_ln121' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 91 [1/1] (1.94ns)   --->   "%add_ln121 = add i15 %indvar_flatten11, 1" [divergent.cpp:121->deblur.cpp:87]   --->   Operation 91 'add' 'add_ln121' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "br i1 %icmp_ln121, label %array_initialize.exit.loopexit, label %for_x1" [divergent.cpp:121->deblur.cpp:87]   --->   Operation 92 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (1.91ns)   --->   "%j = add i8 %j_0_i, 1" [divergent.cpp:121->deblur.cpp:87]   --->   Operation 93 'add' 'j' <Predicate = (!icmp_ln121)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 94 [1/1] (1.55ns)   --->   "%icmp_ln123 = icmp eq i8 %i_0_i, -128" [divergent.cpp:123->deblur.cpp:87]   --->   Operation 94 'icmp' 'icmp_ln123' <Predicate = (!icmp_ln121)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 95 [1/1] (1.24ns)   --->   "%select_ln126 = select i1 %icmp_ln123, i8 0, i8 %i_0_i" [divergent.cpp:126->deblur.cpp:87]   --->   Operation 95 'select' 'select_ln126' <Predicate = (!icmp_ln121)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 96 [1/1] (1.24ns)   --->   "%select_ln126_1 = select i1 %icmp_ln123, i8 %j, i8 %j_0_i" [divergent.cpp:126->deblur.cpp:87]   --->   Operation 96 'select' 'select_ln126_1' <Predicate = (!icmp_ln121)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_s = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %select_ln126_1, i7 0)" [divergent.cpp:126->deblur.cpp:87]   --->   Operation 97 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i15 %tmp_s to i16" [divergent.cpp:124->deblur.cpp:87]   --->   Operation 98 'zext' 'zext_ln124' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln321_2 = zext i8 %select_ln126 to i16" [divergent.cpp:126->deblur.cpp:87]   --->   Operation 99 'zext' 'zext_ln321_2' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_11 : Operation 100 [1/1] (1.94ns)   --->   "%add_ln321_1 = add i16 %zext_ln321_2, %zext_ln124" [divergent.cpp:126->deblur.cpp:87]   --->   Operation 100 'add' 'add_ln321_1' <Predicate = (!icmp_ln121)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln321_3 = zext i16 %add_ln321_1 to i64" [divergent.cpp:126->deblur.cpp:87]   --->   Operation 101 'zext' 'zext_ln321_3' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%x_old_V_addr = getelementptr [16384 x i8]* %x_old_V, i64 0, i64 %zext_ln321_3" [divergent.cpp:126->deblur.cpp:87]   --->   Operation 102 'getelementptr' 'x_old_V_addr' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_11 : Operation 103 [1/1] (0.00ns)   --->   "%x_V_addr = getelementptr [16384 x i8]* %x_V, i64 0, i64 %zext_ln321_3" [divergent.cpp:126->deblur.cpp:87]   --->   Operation 103 'getelementptr' 'x_V_addr' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_11 : Operation 104 [2/2] (3.25ns)   --->   "%x_V_load = load i8* %x_V_addr, align 1" [divergent.cpp:126->deblur.cpp:87]   --->   Operation 104 'load' 'x_V_load' <Predicate = (!icmp_ln121)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_11 : Operation 105 [2/2] (3.25ns)   --->   "%x_old_V_load = load i8* %x_old_V_addr, align 1" [divergent.cpp:126->deblur.cpp:87]   --->   Operation 105 'load' 'x_old_V_load' <Predicate = (!icmp_ln121)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_11 : Operation 106 [1/1] (1.91ns)   --->   "%i = add i8 %select_ln126, 1" [divergent.cpp:123->deblur.cpp:87]   --->   Operation 106 'add' 'i' <Predicate = (!icmp_ln121)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "br label %array_initialize.exit"   --->   Operation 107 'br' <Predicate = (icmp_ln121)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 8.42>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @for_y_for_x_str)"   --->   Operation 108 'specloopname' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16384, i64 16384, i64 16384)"   --->   Operation 109 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str140) nounwind" [divergent.cpp:124->deblur.cpp:87]   --->   Operation 110 'specloopname' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_16_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str140)" [divergent.cpp:124->deblur.cpp:87]   --->   Operation 111 'specregionbegin' 'tmp_16_i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 112 [1/1] (0.00ns)   --->   "%x_bar_V_addr = getelementptr [16384 x i8]* %x_bar_V, i64 0, i64 %zext_ln321_3" [divergent.cpp:126->deblur.cpp:87]   --->   Operation 112 'getelementptr' 'x_bar_V_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 113 [1/2] (3.25ns)   --->   "%x_V_load = load i8* %x_V_addr, align 1" [divergent.cpp:126->deblur.cpp:87]   --->   Operation 113 'load' 'x_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_12 : Operation 114 [1/2] (3.25ns)   --->   "%x_old_V_load = load i8* %x_old_V_addr, align 1" [divergent.cpp:126->deblur.cpp:87]   --->   Operation 114 'load' 'x_old_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_12 : Operation 115 [1/1] (1.91ns)   --->   "%sub_ln214 = sub i8 %x_V_load, %x_old_V_load" [divergent.cpp:126->deblur.cpp:87]   --->   Operation 115 'sub' 'sub_ln214' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 116 [1/1] (3.25ns)   --->   "store i8 %sub_ln214, i8* %x_bar_V_addr, align 1" [divergent.cpp:126->deblur.cpp:87]   --->   Operation 116 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str140, i32 %tmp_16_i)" [divergent.cpp:127->deblur.cpp:87]   --->   Operation 117 'specregionend' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "br label %2"   --->   Operation 118 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 7> <Delay = 0.00>
ST_13 : Operation 119 [1/2] (0.00ns)   --->   "call fastcc void @array_copy3([16384 x i8]* %x_V, [16384 x i8]* %Img_V)" [deblur.cpp:89]   --->   Operation 119 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "ret void" [deblur.cpp:91]   --->   Operation 120 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Img_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ adjChImg_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ coe_a_M_real]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ coe_a_M_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ coe_b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_bar_V            (alloca           ) [ 00111111111110]
x_old_V            (alloca           ) [ 00111111111110]
x_V                (alloca           ) [ 00111111111111]
y_1_V              (alloca           ) [ 00111111111110]
y_2_V              (alloca           ) [ 00111111111110]
y_3_V              (alloca           ) [ 00111111111110]
y_4_V              (alloca           ) [ 00111111111110]
y_5_V              (alloca           ) [ 00111111111110]
y_6_V              (alloca           ) [ 00111111111110]
y_7_V              (alloca           ) [ 00111111111110]
call_ln74          (call             ) [ 00000000000000]
call_ln75          (call             ) [ 00000000000000]
br_ln41            (br               ) [ 00001100000000]
indvar_flatten     (phi              ) [ 00000100000000]
y_0_i              (phi              ) [ 00000100000000]
x_0_i              (phi              ) [ 00000100000000]
icmp_ln41          (icmp             ) [ 00000100000000]
add_ln41           (add              ) [ 00001100000000]
br_ln41            (br               ) [ 00000000000000]
y                  (add              ) [ 00000000000000]
specloopname_ln0   (specloopname     ) [ 00000000000000]
empty              (speclooptripcount) [ 00000000000000]
icmp_ln43          (icmp             ) [ 00000000000000]
select_ln46        (select           ) [ 00000000000000]
select_ln46_1      (select           ) [ 00001100000000]
tmp                (bitconcatenate   ) [ 00000000000000]
zext_ln44          (zext             ) [ 00000000000000]
specloopname_ln44  (specloopname     ) [ 00000000000000]
tmp_12_i           (specregionbegin  ) [ 00000000000000]
specpipeline_ln45  (specpipeline     ) [ 00000000000000]
zext_ln321         (zext             ) [ 00000000000000]
add_ln321          (add              ) [ 00000000000000]
zext_ln321_1       (zext             ) [ 00000000000000]
y_1_V_addr         (getelementptr    ) [ 00000000000000]
y_2_V_addr         (getelementptr    ) [ 00000000000000]
y_3_V_addr         (getelementptr    ) [ 00000000000000]
y_4_V_addr         (getelementptr    ) [ 00000000000000]
y_5_V_addr         (getelementptr    ) [ 00000000000000]
y_6_V_addr         (getelementptr    ) [ 00000000000000]
y_7_V_addr         (getelementptr    ) [ 00000000000000]
store_ln46         (store            ) [ 00000000000000]
specpipeline_ln47  (specpipeline     ) [ 00000000000000]
store_ln48         (store            ) [ 00000000000000]
specpipeline_ln49  (specpipeline     ) [ 00000000000000]
store_ln50         (store            ) [ 00000000000000]
specpipeline_ln51  (specpipeline     ) [ 00000000000000]
store_ln52         (store            ) [ 00000000000000]
specpipeline_ln53  (specpipeline     ) [ 00000000000000]
store_ln54         (store            ) [ 00000000000000]
specpipeline_ln55  (specpipeline     ) [ 00000000000000]
store_ln56         (store            ) [ 00000000000000]
specpipeline_ln57  (specpipeline     ) [ 00000000000000]
store_ln58         (store            ) [ 00000000000000]
empty_38           (specregionend    ) [ 00000000000000]
x                  (add              ) [ 00001100000000]
br_ln0             (br               ) [ 00001100000000]
br_ln78            (br               ) [ 00000011111110]
k_0                (phi              ) [ 00000001000000]
icmp_ln78          (icmp             ) [ 00000001111110]
empty_39           (speclooptripcount) [ 00000000000000]
k                  (add              ) [ 00000011111110]
br_ln78            (br               ) [ 00000000000000]
call_ln81          (call             ) [ 00000000000000]
call_ln83          (call             ) [ 00000000000000]
specloopname_ln78  (specloopname     ) [ 00000000000000]
call_ln85          (call             ) [ 00000000000000]
br_ln121           (br               ) [ 00000001111110]
indvar_flatten11   (phi              ) [ 00000000000100]
j_0_i              (phi              ) [ 00000000000100]
i_0_i              (phi              ) [ 00000000000100]
icmp_ln121         (icmp             ) [ 00000001111110]
add_ln121          (add              ) [ 00000001111110]
br_ln121           (br               ) [ 00000000000000]
j                  (add              ) [ 00000000000000]
icmp_ln123         (icmp             ) [ 00000000000000]
select_ln126       (select           ) [ 00000000000000]
select_ln126_1     (select           ) [ 00000001111110]
tmp_s              (bitconcatenate   ) [ 00000000000000]
zext_ln124         (zext             ) [ 00000000000000]
zext_ln321_2       (zext             ) [ 00000000000000]
add_ln321_1        (add              ) [ 00000000000000]
zext_ln321_3       (zext             ) [ 00000000000010]
x_old_V_addr       (getelementptr    ) [ 00000000000010]
x_V_addr           (getelementptr    ) [ 00000000000010]
i                  (add              ) [ 00000001111110]
br_ln0             (br               ) [ 00000011111110]
specloopname_ln0   (specloopname     ) [ 00000000000000]
empty_40           (speclooptripcount) [ 00000000000000]
specloopname_ln124 (specloopname     ) [ 00000000000000]
tmp_16_i           (specregionbegin  ) [ 00000000000000]
x_bar_V_addr       (getelementptr    ) [ 00000000000000]
x_V_load           (load             ) [ 00000000000000]
x_old_V_load       (load             ) [ 00000000000000]
sub_ln214          (sub              ) [ 00000000000000]
store_ln126        (store            ) [ 00000000000000]
empty_41           (specregionend    ) [ 00000000000000]
br_ln0             (br               ) [ 00000001111110]
call_ln89          (call             ) [ 00000000000000]
ret_ln91           (ret              ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Img_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Img_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="adjChImg_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="adjChImg_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="coe_a_M_real">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coe_a_M_real"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="coe_a_M_imag">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coe_a_M_imag"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="coe_b">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coe_b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="array_copy3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="for_y_for_x_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i8.i7"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str148"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str249"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="my_filter_v12"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ProxGS4"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str350"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str140"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="x_bar_V_alloca_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_bar_V/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="x_old_V_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_old_V/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="x_V_alloca_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_V/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="y_1_V_alloca_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_1_V/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="y_2_V_alloca_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_2_V/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="y_3_V_alloca_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_3_V/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="y_4_V_alloca_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_4_V/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="y_5_V_alloca_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_5_V/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="y_6_V_alloca_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_6_V/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="y_7_V_alloca_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_7_V/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="y_1_V_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="16" slack="0"/>
<pin id="116" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_1_V_addr/5 "/>
</bind>
</comp>

<comp id="118" class="1004" name="y_2_V_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="16" slack="0"/>
<pin id="122" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_2_V_addr/5 "/>
</bind>
</comp>

<comp id="124" class="1004" name="y_3_V_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="16" slack="0"/>
<pin id="128" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_3_V_addr/5 "/>
</bind>
</comp>

<comp id="130" class="1004" name="y_4_V_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="16" slack="0"/>
<pin id="134" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_4_V_addr/5 "/>
</bind>
</comp>

<comp id="136" class="1004" name="y_5_V_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="16" slack="0"/>
<pin id="140" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_5_V_addr/5 "/>
</bind>
</comp>

<comp id="142" class="1004" name="y_6_V_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="16" slack="0"/>
<pin id="146" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_6_V_addr/5 "/>
</bind>
</comp>

<comp id="148" class="1004" name="y_7_V_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="16" slack="0"/>
<pin id="152" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_7_V_addr/5 "/>
</bind>
</comp>

<comp id="154" class="1004" name="store_ln46_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="14" slack="0"/>
<pin id="156" dir="0" index="1" bw="8" slack="0"/>
<pin id="157" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/5 "/>
</bind>
</comp>

<comp id="161" class="1004" name="store_ln48_access_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="14" slack="0"/>
<pin id="163" dir="0" index="1" bw="8" slack="0"/>
<pin id="164" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/5 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln50_access_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="14" slack="0"/>
<pin id="170" dir="0" index="1" bw="8" slack="0"/>
<pin id="171" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/5 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln52_access_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="14" slack="0"/>
<pin id="177" dir="0" index="1" bw="8" slack="0"/>
<pin id="178" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/5 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln54_access_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="14" slack="0"/>
<pin id="184" dir="0" index="1" bw="8" slack="0"/>
<pin id="185" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/5 "/>
</bind>
</comp>

<comp id="189" class="1004" name="store_ln56_access_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="14" slack="0"/>
<pin id="191" dir="0" index="1" bw="8" slack="0"/>
<pin id="192" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/5 "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln58_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="14" slack="0"/>
<pin id="198" dir="0" index="1" bw="8" slack="0"/>
<pin id="199" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/5 "/>
</bind>
</comp>

<comp id="203" class="1004" name="x_old_V_addr_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="16" slack="0"/>
<pin id="207" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_old_V_addr/11 "/>
</bind>
</comp>

<comp id="209" class="1004" name="x_V_addr_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="16" slack="0"/>
<pin id="213" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_V_addr/11 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_access_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="14" slack="0"/>
<pin id="217" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_V_load/11 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_access_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="14" slack="0"/>
<pin id="223" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_old_V_load/11 "/>
</bind>
</comp>

<comp id="227" class="1004" name="x_bar_V_addr_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="16" slack="1"/>
<pin id="231" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_bar_V_addr/12 "/>
</bind>
</comp>

<comp id="233" class="1004" name="store_ln126_access_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="14" slack="0"/>
<pin id="235" dir="0" index="1" bw="8" slack="0"/>
<pin id="236" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln126/12 "/>
</bind>
</comp>

<comp id="239" class="1005" name="indvar_flatten_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="15" slack="1"/>
<pin id="241" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="243" class="1004" name="indvar_flatten_phi_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="1"/>
<pin id="245" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="15" slack="0"/>
<pin id="247" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/5 "/>
</bind>
</comp>

<comp id="250" class="1005" name="y_0_i_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="1"/>
<pin id="252" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="y_0_i (phireg) "/>
</bind>
</comp>

<comp id="254" class="1004" name="y_0_i_phi_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="1"/>
<pin id="256" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="8" slack="0"/>
<pin id="258" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_0_i/5 "/>
</bind>
</comp>

<comp id="261" class="1005" name="x_0_i_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="8" slack="1"/>
<pin id="263" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_0_i (phireg) "/>
</bind>
</comp>

<comp id="265" class="1004" name="x_0_i_phi_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="1"/>
<pin id="267" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="8" slack="0"/>
<pin id="269" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_0_i/5 "/>
</bind>
</comp>

<comp id="272" class="1005" name="k_0_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="2" slack="1"/>
<pin id="274" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="k_0 (phireg) "/>
</bind>
</comp>

<comp id="276" class="1004" name="k_0_phi_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="2" slack="0"/>
<pin id="278" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="279" dir="0" index="2" bw="1" slack="1"/>
<pin id="280" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0/7 "/>
</bind>
</comp>

<comp id="283" class="1005" name="indvar_flatten11_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="15" slack="1"/>
<pin id="285" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten11 (phireg) "/>
</bind>
</comp>

<comp id="287" class="1004" name="indvar_flatten11_phi_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="1"/>
<pin id="289" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="290" dir="0" index="2" bw="15" slack="0"/>
<pin id="291" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="292" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten11/11 "/>
</bind>
</comp>

<comp id="294" class="1005" name="j_0_i_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="1"/>
<pin id="296" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="j_0_i (phireg) "/>
</bind>
</comp>

<comp id="298" class="1004" name="j_0_i_phi_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="1"/>
<pin id="300" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="301" dir="0" index="2" bw="8" slack="0"/>
<pin id="302" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="303" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_i/11 "/>
</bind>
</comp>

<comp id="305" class="1005" name="i_0_i_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="8" slack="1"/>
<pin id="307" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="309" class="1004" name="i_0_i_phi_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="1"/>
<pin id="311" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="312" dir="0" index="2" bw="8" slack="0"/>
<pin id="313" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/11 "/>
</bind>
</comp>

<comp id="316" class="1004" name="grp_ProxGS4_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="0" slack="0"/>
<pin id="318" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="319" dir="0" index="2" bw="32" slack="0"/>
<pin id="320" dir="0" index="3" bw="32" slack="0"/>
<pin id="321" dir="0" index="4" bw="32" slack="0"/>
<pin id="322" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln85/9 "/>
</bind>
</comp>

<comp id="327" class="1004" name="grp_my_filter_v12_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="0" slack="0"/>
<pin id="329" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="330" dir="0" index="2" bw="8" slack="0"/>
<pin id="331" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="332" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="333" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="334" dir="0" index="6" bw="8" slack="2147483647"/>
<pin id="335" dir="0" index="7" bw="8" slack="2147483647"/>
<pin id="336" dir="0" index="8" bw="8" slack="2147483647"/>
<pin id="337" dir="0" index="9" bw="8" slack="2147483647"/>
<pin id="338" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln83/7 "/>
</bind>
</comp>

<comp id="341" class="1004" name="grp_array_copy3_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="0" slack="0"/>
<pin id="343" dir="0" index="1" bw="8" slack="0"/>
<pin id="344" dir="0" index="2" bw="8" slack="0"/>
<pin id="345" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln74/1 call_ln75/3 call_ln81/7 call_ln89/7 "/>
</bind>
</comp>

<comp id="350" class="1004" name="icmp_ln41_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="15" slack="0"/>
<pin id="352" dir="0" index="1" bw="15" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/5 "/>
</bind>
</comp>

<comp id="356" class="1004" name="add_ln41_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="15" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41/5 "/>
</bind>
</comp>

<comp id="362" class="1004" name="y_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="8" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y/5 "/>
</bind>
</comp>

<comp id="368" class="1004" name="icmp_ln43_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="0"/>
<pin id="370" dir="0" index="1" bw="8" slack="0"/>
<pin id="371" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/5 "/>
</bind>
</comp>

<comp id="374" class="1004" name="select_ln46_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="8" slack="0"/>
<pin id="377" dir="0" index="2" bw="8" slack="0"/>
<pin id="378" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46/5 "/>
</bind>
</comp>

<comp id="382" class="1004" name="select_ln46_1_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="8" slack="0"/>
<pin id="385" dir="0" index="2" bw="8" slack="0"/>
<pin id="386" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46_1/5 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="15" slack="0"/>
<pin id="392" dir="0" index="1" bw="8" slack="0"/>
<pin id="393" dir="0" index="2" bw="1" slack="0"/>
<pin id="394" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="398" class="1004" name="zext_ln44_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="15" slack="0"/>
<pin id="400" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44/5 "/>
</bind>
</comp>

<comp id="402" class="1004" name="zext_ln321_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="8" slack="0"/>
<pin id="404" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321/5 "/>
</bind>
</comp>

<comp id="406" class="1004" name="add_ln321_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="8" slack="0"/>
<pin id="408" dir="0" index="1" bw="15" slack="0"/>
<pin id="409" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln321/5 "/>
</bind>
</comp>

<comp id="412" class="1004" name="zext_ln321_1_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="16" slack="0"/>
<pin id="414" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321_1/5 "/>
</bind>
</comp>

<comp id="423" class="1004" name="x_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="8" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x/5 "/>
</bind>
</comp>

<comp id="429" class="1004" name="icmp_ln78_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="2" slack="0"/>
<pin id="431" dir="0" index="1" bw="2" slack="0"/>
<pin id="432" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln78/7 "/>
</bind>
</comp>

<comp id="435" class="1004" name="k_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="2" slack="0"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/7 "/>
</bind>
</comp>

<comp id="441" class="1004" name="icmp_ln121_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="15" slack="0"/>
<pin id="443" dir="0" index="1" bw="15" slack="0"/>
<pin id="444" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln121/11 "/>
</bind>
</comp>

<comp id="447" class="1004" name="add_ln121_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="15" slack="0"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121/11 "/>
</bind>
</comp>

<comp id="453" class="1004" name="j_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="8" slack="0"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/11 "/>
</bind>
</comp>

<comp id="459" class="1004" name="icmp_ln123_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="8" slack="0"/>
<pin id="461" dir="0" index="1" bw="8" slack="0"/>
<pin id="462" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln123/11 "/>
</bind>
</comp>

<comp id="465" class="1004" name="select_ln126_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="0"/>
<pin id="467" dir="0" index="1" bw="8" slack="0"/>
<pin id="468" dir="0" index="2" bw="8" slack="0"/>
<pin id="469" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln126/11 "/>
</bind>
</comp>

<comp id="473" class="1004" name="select_ln126_1_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="0"/>
<pin id="475" dir="0" index="1" bw="8" slack="0"/>
<pin id="476" dir="0" index="2" bw="8" slack="0"/>
<pin id="477" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln126_1/11 "/>
</bind>
</comp>

<comp id="481" class="1004" name="tmp_s_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="15" slack="0"/>
<pin id="483" dir="0" index="1" bw="8" slack="0"/>
<pin id="484" dir="0" index="2" bw="1" slack="0"/>
<pin id="485" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/11 "/>
</bind>
</comp>

<comp id="489" class="1004" name="zext_ln124_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="15" slack="0"/>
<pin id="491" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124/11 "/>
</bind>
</comp>

<comp id="493" class="1004" name="zext_ln321_2_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="8" slack="0"/>
<pin id="495" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321_2/11 "/>
</bind>
</comp>

<comp id="497" class="1004" name="add_ln321_1_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="8" slack="0"/>
<pin id="499" dir="0" index="1" bw="15" slack="0"/>
<pin id="500" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln321_1/11 "/>
</bind>
</comp>

<comp id="503" class="1004" name="zext_ln321_3_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="16" slack="0"/>
<pin id="505" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321_3/11 "/>
</bind>
</comp>

<comp id="509" class="1004" name="i_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="8" slack="0"/>
<pin id="511" dir="0" index="1" bw="1" slack="0"/>
<pin id="512" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/11 "/>
</bind>
</comp>

<comp id="515" class="1004" name="sub_ln214_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="8" slack="0"/>
<pin id="517" dir="0" index="1" bw="8" slack="0"/>
<pin id="518" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln214/12 "/>
</bind>
</comp>

<comp id="525" class="1005" name="add_ln41_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="15" slack="0"/>
<pin id="527" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="add_ln41 "/>
</bind>
</comp>

<comp id="530" class="1005" name="select_ln46_1_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="8" slack="0"/>
<pin id="532" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="select_ln46_1 "/>
</bind>
</comp>

<comp id="535" class="1005" name="x_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="8" slack="0"/>
<pin id="537" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="543" class="1005" name="k_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="2" slack="0"/>
<pin id="545" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="551" class="1005" name="add_ln121_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="15" slack="0"/>
<pin id="553" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="add_ln121 "/>
</bind>
</comp>

<comp id="556" class="1005" name="select_ln126_1_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="8" slack="0"/>
<pin id="558" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="select_ln126_1 "/>
</bind>
</comp>

<comp id="561" class="1005" name="zext_ln321_3_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="64" slack="1"/>
<pin id="563" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln321_3 "/>
</bind>
</comp>

<comp id="566" class="1005" name="x_old_V_addr_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="14" slack="1"/>
<pin id="568" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="x_old_V_addr "/>
</bind>
</comp>

<comp id="571" class="1005" name="x_V_addr_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="14" slack="1"/>
<pin id="573" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="x_V_addr "/>
</bind>
</comp>

<comp id="576" class="1005" name="i_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="8" slack="0"/>
<pin id="578" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="10" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="10" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="10" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="10" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="117"><net_src comp="52" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="52" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="52" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="52" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="52" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="52" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="153"><net_src comp="52" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="159"><net_src comp="16" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="160"><net_src comp="112" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="166"><net_src comp="16" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="167"><net_src comp="118" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="173"><net_src comp="16" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="174"><net_src comp="124" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="180"><net_src comp="16" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="181"><net_src comp="130" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="187"><net_src comp="16" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="188"><net_src comp="136" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="194"><net_src comp="16" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="195"><net_src comp="142" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="201"><net_src comp="16" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="202"><net_src comp="148" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="208"><net_src comp="52" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="214"><net_src comp="52" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="220"><net_src comp="209" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="226"><net_src comp="203" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="232"><net_src comp="52" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="238"><net_src comp="227" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="242"><net_src comp="14" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="249"><net_src comp="239" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="16" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="260"><net_src comp="250" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="16" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="271"><net_src comp="261" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="275"><net_src comp="56" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="282"><net_src comp="272" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="286"><net_src comp="14" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="293"><net_src comp="283" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="297"><net_src comp="16" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="304"><net_src comp="294" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="308"><net_src comp="16" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="315"><net_src comp="305" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="323"><net_src comp="66" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="324"><net_src comp="4" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="325"><net_src comp="6" pin="0"/><net_sink comp="316" pin=3"/></net>

<net id="326"><net_src comp="8" pin="0"/><net_sink comp="316" pin=4"/></net>

<net id="339"><net_src comp="64" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="340"><net_src comp="2" pin="0"/><net_sink comp="327" pin=2"/></net>

<net id="346"><net_src comp="12" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="0" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="348"><net_src comp="72" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="349"><net_src comp="0" pin="0"/><net_sink comp="341" pin=2"/></net>

<net id="354"><net_src comp="243" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="18" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="243" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="20" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="254" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="22" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="265" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="32" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="379"><net_src comp="368" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="16" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="381"><net_src comp="265" pin="4"/><net_sink comp="374" pin=2"/></net>

<net id="387"><net_src comp="368" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="362" pin="2"/><net_sink comp="382" pin=1"/></net>

<net id="389"><net_src comp="254" pin="4"/><net_sink comp="382" pin=2"/></net>

<net id="395"><net_src comp="34" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="382" pin="3"/><net_sink comp="390" pin=1"/></net>

<net id="397"><net_src comp="36" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="401"><net_src comp="390" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="374" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="410"><net_src comp="402" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="398" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="415"><net_src comp="406" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="417"><net_src comp="412" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="418"><net_src comp="412" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="419"><net_src comp="412" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="420"><net_src comp="412" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="421"><net_src comp="412" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="422"><net_src comp="412" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="427"><net_src comp="374" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="22" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="433"><net_src comp="276" pin="4"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="58" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="276" pin="4"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="62" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="445"><net_src comp="287" pin="4"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="18" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="451"><net_src comp="287" pin="4"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="20" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="457"><net_src comp="298" pin="4"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="22" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="463"><net_src comp="309" pin="4"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="32" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="470"><net_src comp="459" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="471"><net_src comp="16" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="472"><net_src comp="309" pin="4"/><net_sink comp="465" pin=2"/></net>

<net id="478"><net_src comp="459" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="479"><net_src comp="453" pin="2"/><net_sink comp="473" pin=1"/></net>

<net id="480"><net_src comp="298" pin="4"/><net_sink comp="473" pin=2"/></net>

<net id="486"><net_src comp="34" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="473" pin="3"/><net_sink comp="481" pin=1"/></net>

<net id="488"><net_src comp="36" pin="0"/><net_sink comp="481" pin=2"/></net>

<net id="492"><net_src comp="481" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="496"><net_src comp="465" pin="3"/><net_sink comp="493" pin=0"/></net>

<net id="501"><net_src comp="493" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="489" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="506"><net_src comp="497" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="508"><net_src comp="503" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="513"><net_src comp="465" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="22" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="519"><net_src comp="215" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="221" pin="3"/><net_sink comp="515" pin=1"/></net>

<net id="521"><net_src comp="515" pin="2"/><net_sink comp="233" pin=1"/></net>

<net id="528"><net_src comp="356" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="533"><net_src comp="382" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="538"><net_src comp="423" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="546"><net_src comp="435" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="554"><net_src comp="447" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="559"><net_src comp="473" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="564"><net_src comp="503" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="569"><net_src comp="203" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="574"><net_src comp="209" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="579"><net_src comp="509" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="309" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Img_V | {7 13 }
	Port: adjChImg_V | {}
	Port: coe_a_M_real | {}
	Port: coe_a_M_imag | {}
	Port: coe_b | {}
 - Input state : 
	Port: cross_channel_deblur : Img_V | {1 2 3 4 }
	Port: cross_channel_deblur : adjChImg_V | {7 8 }
	Port: cross_channel_deblur : coe_a_M_real | {9 10 }
	Port: cross_channel_deblur : coe_a_M_imag | {9 10 }
	Port: cross_channel_deblur : coe_b | {9 10 }
  - Chain level:
	State 1
		call_ln74 : 1
	State 2
	State 3
	State 4
	State 5
		icmp_ln41 : 1
		add_ln41 : 1
		br_ln41 : 2
		y : 1
		icmp_ln43 : 1
		select_ln46 : 2
		select_ln46_1 : 2
		tmp : 3
		zext_ln44 : 4
		zext_ln321 : 3
		add_ln321 : 5
		zext_ln321_1 : 6
		y_1_V_addr : 7
		y_2_V_addr : 7
		y_3_V_addr : 7
		y_4_V_addr : 7
		y_5_V_addr : 7
		y_6_V_addr : 7
		y_7_V_addr : 7
		store_ln46 : 8
		store_ln48 : 8
		store_ln50 : 8
		store_ln52 : 8
		store_ln54 : 8
		store_ln56 : 8
		store_ln58 : 8
		empty_38 : 1
		x : 3
	State 6
	State 7
		icmp_ln78 : 1
		k : 1
		br_ln78 : 2
	State 8
	State 9
	State 10
	State 11
		icmp_ln121 : 1
		add_ln121 : 1
		br_ln121 : 2
		j : 1
		icmp_ln123 : 1
		select_ln126 : 2
		select_ln126_1 : 2
		tmp_s : 3
		zext_ln124 : 4
		zext_ln321_2 : 3
		add_ln321_1 : 5
		zext_ln321_3 : 6
		x_old_V_addr : 7
		x_V_addr : 7
		x_V_load : 8
		x_old_V_load : 8
		i : 3
	State 12
		sub_ln214 : 1
		store_ln126 : 2
		empty_41 : 1
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|---------|---------|---------|
| Operation|      Functional Unit     |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|--------------------------|---------|---------|---------|---------|---------|---------|
|          |    grp_ProxGS4_fu_316    |   138   |    64   |  55.388 |  23306  |  24771  |    0    |
|   call   | grp_my_filter_v12_fu_327 |    0    |    5    |  32.391 |   2935  |   4711  |    0    |
|          |  grp_array_copy3_fu_341  |    0    |    0    |  1.769  |   141   |   121   |    0    |
|----------|--------------------------|---------|---------|---------|---------|---------|---------|
|          |      add_ln41_fu_356     |    0    |    0    |    0    |    0    |    21   |    0    |
|          |         y_fu_362         |    0    |    0    |    0    |    0    |    15   |    0    |
|          |     add_ln321_fu_406     |    0    |    0    |    0    |    0    |    21   |    0    |
|          |         x_fu_423         |    0    |    0    |    0    |    0    |    15   |    0    |
|    add   |         k_fu_435         |    0    |    0    |    0    |    0    |    10   |    0    |
|          |     add_ln121_fu_447     |    0    |    0    |    0    |    0    |    21   |    0    |
|          |         j_fu_453         |    0    |    0    |    0    |    0    |    15   |    0    |
|          |    add_ln321_1_fu_497    |    0    |    0    |    0    |    0    |    21   |    0    |
|          |         i_fu_509         |    0    |    0    |    0    |    0    |    15   |    0    |
|----------|--------------------------|---------|---------|---------|---------|---------|---------|
|          |     icmp_ln41_fu_350     |    0    |    0    |    0    |    0    |    13   |    0    |
|          |     icmp_ln43_fu_368     |    0    |    0    |    0    |    0    |    11   |    0    |
|   icmp   |     icmp_ln78_fu_429     |    0    |    0    |    0    |    0    |    8    |    0    |
|          |     icmp_ln121_fu_441    |    0    |    0    |    0    |    0    |    13   |    0    |
|          |     icmp_ln123_fu_459    |    0    |    0    |    0    |    0    |    11   |    0    |
|----------|--------------------------|---------|---------|---------|---------|---------|---------|
|          |    select_ln46_fu_374    |    0    |    0    |    0    |    0    |    8    |    0    |
|  select  |   select_ln46_1_fu_382   |    0    |    0    |    0    |    0    |    8    |    0    |
|          |    select_ln126_fu_465   |    0    |    0    |    0    |    0    |    8    |    0    |
|          |   select_ln126_1_fu_473  |    0    |    0    |    0    |    0    |    8    |    0    |
|----------|--------------------------|---------|---------|---------|---------|---------|---------|
|    sub   |     sub_ln214_fu_515     |    0    |    0    |    0    |    0    |    15   |    0    |
|----------|--------------------------|---------|---------|---------|---------|---------|---------|
|bitconcatenate|        tmp_fu_390        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       tmp_s_fu_481       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|---------|---------|
|          |     zext_ln44_fu_398     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     zext_ln321_fu_402    |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |    zext_ln321_1_fu_412   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     zext_ln124_fu_489    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln321_2_fu_493   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln321_3_fu_503   |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                          |   138   |    69   |  89.548 |  26382  |  29860  |    0    |
|----------|--------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |  URAM  |
+-------+--------+--------+--------+--------+
|  x_V  |    8   |    0   |    0   |    0   |
|x_bar_V|    8   |    0   |    0   |    0   |
|x_old_V|    8   |    0   |    0   |    0   |
| y_1_V |    8   |    0   |    0   |    0   |
| y_2_V |    8   |    0   |    0   |    0   |
| y_3_V |    8   |    0   |    0   |    0   |
| y_4_V |    8   |    0   |    0   |    0   |
| y_5_V |    8   |    0   |    0   |    0   |
| y_6_V |    8   |    0   |    0   |    0   |
| y_7_V |    8   |    0   |    0   |    0   |
+-------+--------+--------+--------+--------+
| Total |   80   |    0   |    0   |    0   |
+-------+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln121_reg_551   |   15   |
|    add_ln41_reg_525    |   15   |
|      i_0_i_reg_305     |    8   |
|        i_reg_576       |    8   |
|indvar_flatten11_reg_283|   15   |
| indvar_flatten_reg_239 |   15   |
|      j_0_i_reg_294     |    8   |
|       k_0_reg_272      |    2   |
|        k_reg_543       |    2   |
| select_ln126_1_reg_556 |    8   |
|  select_ln46_1_reg_530 |    8   |
|      x_0_i_reg_261     |    8   |
|    x_V_addr_reg_571    |   14   |
|  x_old_V_addr_reg_566  |   14   |
|        x_reg_535       |    8   |
|      y_0_i_reg_250     |    8   |
|  zext_ln321_3_reg_561  |   64   |
+------------------------+--------+
|          Total         |   220  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_215   |  p0  |   2  |  14  |   28   ||    9    |
|    grp_access_fu_221   |  p0  |   2  |  14  |   28   ||    9    |
| grp_array_copy3_fu_341 |  p2  |   2  |   8  |   16   ||    9    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   72   ||  5.307  ||    27   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   138  |   69   |   89   |  26382 |  29860 |    0   |
|   Memory  |   80   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    5   |    -   |   27   |    -   |
|  Register |    -   |    -   |    -   |   220  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   218  |   69   |   94   |  26602 |  29887 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
