<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - 6.4 - dev/pci/if_em_hw.c</title>
  <link rel="stylesheet" type="text/css" href="../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../index.html">top level</a> - <a href="index.html">dev/pci</a> - if_em_hw.c<span style="font-size: 80%;"> (source / <a href="if_em_hw.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">6.4</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">4862</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-10-19 03:25:38</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">151</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*******************************************************************************</a>
<span class="lineNum">       2 </span>            : 
<span class="lineNum">       3 </span>            :   Copyright (c) 2001-2005, Intel Corporation
<span class="lineNum">       4 </span>            :   All rights reserved.
<span class="lineNum">       5 </span>            : 
<span class="lineNum">       6 </span>            :   Redistribution and use in source and binary forms, with or without
<span class="lineNum">       7 </span>            :   modification, are permitted provided that the following conditions are met:
<span class="lineNum">       8 </span>            : 
<span class="lineNum">       9 </span>            :    1. Redistributions of source code must retain the above copyright notice,
<span class="lineNum">      10 </span>            :       this list of conditions and the following disclaimer.
<span class="lineNum">      11 </span>            : 
<span class="lineNum">      12 </span>            :    2. Redistributions in binary form must reproduce the above copyright
<span class="lineNum">      13 </span>            :       notice, this list of conditions and the following disclaimer in the
<span class="lineNum">      14 </span>            :       documentation and/or other materials provided with the distribution.
<span class="lineNum">      15 </span>            : 
<span class="lineNum">      16 </span>            :    3. Neither the name of the Intel Corporation nor the names of its
<span class="lineNum">      17 </span>            :       contributors may be used to endorse or promote products derived from
<span class="lineNum">      18 </span>            :       this software without specific prior written permission.
<span class="lineNum">      19 </span>            : 
<span class="lineNum">      20 </span>            :   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;
<span class="lineNum">      21 </span>            :   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
<span class="lineNum">      22 </span>            :   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
<span class="lineNum">      23 </span>            :   ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
<span class="lineNum">      24 </span>            :   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
<span class="lineNum">      25 </span>            :   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
<span class="lineNum">      26 </span>            :   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
<span class="lineNum">      27 </span>            :   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
<span class="lineNum">      28 </span>            :   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
<span class="lineNum">      29 </span>            :   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
<span class="lineNum">      30 </span>            :   POSSIBILITY OF SUCH DAMAGE.
<span class="lineNum">      31 </span>            : 
<span class="lineNum">      32 </span>            : *******************************************************************************/
<span class="lineNum">      33 </span>            : 
<span class="lineNum">      34 </span>            : /* $OpenBSD: if_em_hw.c,v 1.102 2018/04/29 08:47:10 sf Exp $ */
<span class="lineNum">      35 </span>            : /*
<span class="lineNum">      36 </span>            :  * if_em_hw.c Shared functions for accessing and configuring the MAC
<span class="lineNum">      37 </span>            :  */
<span class="lineNum">      38 </span>            : 
<span class="lineNum">      39 </span>            : #include &lt;sys/param.h&gt;
<span class="lineNum">      40 </span>            : #include &lt;sys/systm.h&gt;
<span class="lineNum">      41 </span>            : #include &lt;sys/sockio.h&gt;
<span class="lineNum">      42 </span>            : #include &lt;sys/mbuf.h&gt;
<span class="lineNum">      43 </span>            : #include &lt;sys/malloc.h&gt;
<span class="lineNum">      44 </span>            : #include &lt;sys/kernel.h&gt;
<span class="lineNum">      45 </span>            : #include &lt;sys/device.h&gt;
<span class="lineNum">      46 </span>            : #include &lt;sys/socket.h&gt;
<span class="lineNum">      47 </span>            : 
<span class="lineNum">      48 </span>            : #include &lt;net/if.h&gt;
<span class="lineNum">      49 </span>            : #include &lt;net/if_media.h&gt;
<span class="lineNum">      50 </span>            : 
<span class="lineNum">      51 </span>            : #include &lt;netinet/in.h&gt;
<span class="lineNum">      52 </span>            : #include &lt;netinet/if_ether.h&gt;
<span class="lineNum">      53 </span>            : 
<span class="lineNum">      54 </span>            : #include &lt;uvm/uvm_extern.h&gt;
<span class="lineNum">      55 </span>            : 
<span class="lineNum">      56 </span>            : #include &lt;dev/pci/pcireg.h&gt;
<span class="lineNum">      57 </span>            : #include &lt;dev/pci/pcivar.h&gt;
<span class="lineNum">      58 </span>            : 
<span class="lineNum">      59 </span>            : #include &lt;dev/pci/if_em_hw.h&gt;
<span class="lineNum">      60 </span>            : #include &lt;dev/pci/if_em_soc.h&gt;
<span class="lineNum">      61 </span>            : 
<span class="lineNum">      62 </span>            : #include &lt;dev/mii/rgephyreg.h&gt;
<span class="lineNum">      63 </span>            : 
<span class="lineNum">      64 </span>            : #define STATIC
<span class="lineNum">      65 </span>            : 
<span class="lineNum">      66 </span>            : static int32_t  em_swfw_sync_acquire(struct em_hw *, uint16_t);
<span class="lineNum">      67 </span>            : static void     em_swfw_sync_release(struct em_hw *, uint16_t);
<span class="lineNum">      68 </span>            : static int32_t  em_read_kmrn_reg(struct em_hw *, uint32_t, uint16_t *);
<span class="lineNum">      69 </span>            : static int32_t  em_write_kmrn_reg(struct em_hw *hw, uint32_t, uint16_t);
<span class="lineNum">      70 </span>            : static int32_t  em_get_software_semaphore(struct em_hw *);
<span class="lineNum">      71 </span>            : static void     em_release_software_semaphore(struct em_hw *);
<span class="lineNum">      72 </span>            : 
<span class="lineNum">      73 </span>            : static int32_t  em_check_downshift(struct em_hw *);
<span class="lineNum">      74 </span>            : static void     em_clear_vfta(struct em_hw *);
<span class="lineNum">      75 </span>            : void            em_clear_vfta_i350(struct em_hw *);
<span class="lineNum">      76 </span>            : static int32_t  em_commit_shadow_ram(struct em_hw *);
<span class="lineNum">      77 </span>            : static int32_t  em_config_dsp_after_link_change(struct em_hw *, boolean_t);
<span class="lineNum">      78 </span>            : static int32_t  em_config_fc_after_link_up(struct em_hw *);
<span class="lineNum">      79 </span>            : static int32_t  em_match_gig_phy(struct em_hw *);
<span class="lineNum">      80 </span>            : static int32_t  em_detect_gig_phy(struct em_hw *);
<span class="lineNum">      81 </span>            : static int32_t  em_erase_ich8_4k_segment(struct em_hw *, uint32_t);
<span class="lineNum">      82 </span>            : static int32_t  em_get_auto_rd_done(struct em_hw *);
<span class="lineNum">      83 </span>            : static int32_t  em_get_cable_length(struct em_hw *, uint16_t *, uint16_t *);
<span class="lineNum">      84 </span>            : static int32_t  em_get_hw_eeprom_semaphore(struct em_hw *);
<span class="lineNum">      85 </span>            : static int32_t  em_get_phy_cfg_done(struct em_hw *);
<span class="lineNum">      86 </span>            : static int32_t  em_get_software_flag(struct em_hw *);
<span class="lineNum">      87 </span>            : static int32_t  em_ich8_cycle_init(struct em_hw *);
<span class="lineNum">      88 </span>            : static int32_t  em_ich8_flash_cycle(struct em_hw *, uint32_t);
<span class="lineNum">      89 </span>            : static int32_t  em_id_led_init(struct em_hw *);
<span class="lineNum">      90 </span>            : static int32_t  em_init_lcd_from_nvm_config_region(struct em_hw *,  uint32_t,
<span class="lineNum">      91 </span>            :                     uint32_t);
<span class="lineNum">      92 </span>            : static int32_t  em_init_lcd_from_nvm(struct em_hw *);
<span class="lineNum">      93 </span>            : static int32_t  em_phy_no_cable_workaround(struct em_hw *);
<span class="lineNum">      94 </span>            : static void     em_init_rx_addrs(struct em_hw *);
<span class="lineNum">      95 </span>            : static void     em_initialize_hardware_bits(struct em_hw *);
<span class="lineNum">      96 </span>            : static void     em_toggle_lanphypc_pch_lpt(struct em_hw *);
<span class="lineNum">      97 </span>            : static int      em_disable_ulp_lpt_lp(struct em_hw *hw, bool force);
<span class="lineNum">      98 </span>            : static boolean_t em_is_onboard_nvm_eeprom(struct em_hw *);
<span class="lineNum">      99 </span>            : static int32_t  em_kumeran_lock_loss_workaround(struct em_hw *);
<span class="lineNum">     100 </span>            : static int32_t  em_mng_enable_host_if(struct em_hw *);
<span class="lineNum">     101 </span>            : static int32_t  em_read_eeprom_eerd(struct em_hw *, uint16_t, uint16_t, 
<span class="lineNum">     102 </span>            :                     uint16_t *);
<span class="lineNum">     103 </span>            : static int32_t  em_write_eeprom_eewr(struct em_hw *, uint16_t, uint16_t,
<span class="lineNum">     104 </span>            :                     uint16_t *data);
<span class="lineNum">     105 </span>            : static int32_t  em_poll_eerd_eewr_done(struct em_hw *, int);
<span class="lineNum">     106 </span>            : static void     em_put_hw_eeprom_semaphore(struct em_hw *);
<span class="lineNum">     107 </span>            : static int32_t  em_read_ich8_byte(struct em_hw *, uint32_t, uint8_t *);
<span class="lineNum">     108 </span>            : static int32_t  em_verify_write_ich8_byte(struct em_hw *, uint32_t, uint8_t);
<span class="lineNum">     109 </span>            : static int32_t  em_write_ich8_byte(struct em_hw *, uint32_t, uint8_t);
<span class="lineNum">     110 </span>            : static int32_t  em_read_ich8_word(struct em_hw *, uint32_t, uint16_t *);
<span class="lineNum">     111 </span>            : static int32_t  em_read_ich8_dword(struct em_hw *, uint32_t, uint32_t *);
<span class="lineNum">     112 </span>            : static int32_t  em_read_ich8_data(struct em_hw *, uint32_t, uint32_t,
<span class="lineNum">     113 </span>            :                     uint16_t *);
<span class="lineNum">     114 </span>            : static int32_t  em_write_ich8_data(struct em_hw *, uint32_t, uint32_t,
<span class="lineNum">     115 </span>            :                     uint16_t);
<span class="lineNum">     116 </span>            : static int32_t  em_read_eeprom_ich8(struct em_hw *, uint16_t, uint16_t,
<span class="lineNum">     117 </span>            :                     uint16_t *);
<span class="lineNum">     118 </span>            : static int32_t  em_write_eeprom_ich8(struct em_hw *, uint16_t, uint16_t,
<span class="lineNum">     119 </span>            :                     uint16_t *);
<span class="lineNum">     120 </span>            : static int32_t  em_read_invm_i210(struct em_hw *, uint16_t, uint16_t,
<span class="lineNum">     121 </span>            :                     uint16_t *);
<span class="lineNum">     122 </span>            : static int32_t  em_read_invm_word_i210(struct em_hw *, uint16_t, uint16_t *);
<span class="lineNum">     123 </span>            : static void     em_release_software_flag(struct em_hw *);
<span class="lineNum">     124 </span>            : static int32_t  em_set_d3_lplu_state(struct em_hw *, boolean_t);
<span class="lineNum">     125 </span>            : static int32_t  em_set_d0_lplu_state(struct em_hw *, boolean_t);
<span class="lineNum">     126 </span>            : static int32_t  em_set_lplu_state_pchlan(struct em_hw *, boolean_t);
<span class="lineNum">     127 </span>            : static int32_t  em_set_pci_ex_no_snoop(struct em_hw *, uint32_t);
<span class="lineNum">     128 </span>            : static void     em_set_pci_express_master_disable(struct em_hw *);
<span class="lineNum">     129 </span>            : static int32_t  em_wait_autoneg(struct em_hw *);
<span class="lineNum">     130 </span>            : static void     em_write_reg_io(struct em_hw *, uint32_t, uint32_t);
<span class="lineNum">     131 </span>            : static int32_t  em_set_phy_type(struct em_hw *);
<span class="lineNum">     132 </span>            : static void     em_phy_init_script(struct em_hw *);
<span class="lineNum">     133 </span>            : static int32_t  em_setup_copper_link(struct em_hw *);
<span class="lineNum">     134 </span>            : static int32_t  em_setup_fiber_serdes_link(struct em_hw *);
<span class="lineNum">     135 </span>            : static int32_t  em_adjust_serdes_amplitude(struct em_hw *);
<span class="lineNum">     136 </span>            : static int32_t  em_phy_force_speed_duplex(struct em_hw *);
<span class="lineNum">     137 </span>            : static int32_t  em_config_mac_to_phy(struct em_hw *);
<span class="lineNum">     138 </span>            : static void     em_raise_mdi_clk(struct em_hw *, uint32_t *);
<span class="lineNum">     139 </span>            : static void     em_lower_mdi_clk(struct em_hw *, uint32_t *);
<span class="lineNum">     140 </span>            : static void     em_shift_out_mdi_bits(struct em_hw *, uint32_t, uint16_t);
<span class="lineNum">     141 </span>            : static uint16_t em_shift_in_mdi_bits(struct em_hw *);
<span class="lineNum">     142 </span>            : static int32_t  em_phy_reset_dsp(struct em_hw *);
<span class="lineNum">     143 </span>            : static int32_t  em_write_eeprom_spi(struct em_hw *, uint16_t, uint16_t,
<span class="lineNum">     144 </span>            :                     uint16_t *);
<span class="lineNum">     145 </span>            : static int32_t  em_write_eeprom_microwire(struct em_hw *, uint16_t, uint16_t,
<span class="lineNum">     146 </span>            :                     uint16_t *);
<span class="lineNum">     147 </span>            : static int32_t  em_spi_eeprom_ready(struct em_hw *);
<span class="lineNum">     148 </span>            : static void     em_raise_ee_clk(struct em_hw *, uint32_t *);
<span class="lineNum">     149 </span>            : static void     em_lower_ee_clk(struct em_hw *, uint32_t *);
<span class="lineNum">     150 </span>            : static void     em_shift_out_ee_bits(struct em_hw *, uint16_t, uint16_t);
<span class="lineNum">     151 </span>            : static int32_t  em_write_phy_reg_ex(struct em_hw *, uint32_t, uint16_t);
<span class="lineNum">     152 </span>            : static int32_t  em_read_phy_reg_ex(struct em_hw *, uint32_t, uint16_t *);
<span class="lineNum">     153 </span>            : static uint16_t em_shift_in_ee_bits(struct em_hw *, uint16_t);
<span class="lineNum">     154 </span>            : static int32_t  em_acquire_eeprom(struct em_hw *);
<span class="lineNum">     155 </span>            : static void     em_release_eeprom(struct em_hw *);
<span class="lineNum">     156 </span>            : static void     em_standby_eeprom(struct em_hw *);
<span class="lineNum">     157 </span>            : static int32_t  em_set_vco_speed(struct em_hw *);
<span class="lineNum">     158 </span>            : static int32_t  em_polarity_reversal_workaround(struct em_hw *);
<span class="lineNum">     159 </span>            : static int32_t  em_set_phy_mode(struct em_hw *);
<span class="lineNum">     160 </span>            : static int32_t  em_host_if_read_cookie(struct em_hw *, uint8_t *);
<span class="lineNum">     161 </span>            : static uint8_t  em_calculate_mng_checksum(char *, uint32_t);
<span class="lineNum">     162 </span>            : static int32_t  em_configure_kmrn_for_10_100(struct em_hw *, uint16_t);
<span class="lineNum">     163 </span>            : static int32_t  em_configure_kmrn_for_1000(struct em_hw *);
<span class="lineNum">     164 </span>            : static int32_t  em_set_pciex_completion_timeout(struct em_hw *hw);
<span class="lineNum">     165 </span>            : static int32_t  em_set_mdio_slow_mode_hv(struct em_hw *);
<span class="lineNum">     166 </span>            : int32_t         em_hv_phy_workarounds_ich8lan(struct em_hw *);
<span class="lineNum">     167 </span>            : int32_t         em_lv_phy_workarounds_ich8lan(struct em_hw *);
<span class="lineNum">     168 </span>            : int32_t         em_link_stall_workaround_hv(struct em_hw *);
<span class="lineNum">     169 </span>            : int32_t         em_k1_gig_workaround_hv(struct em_hw *, boolean_t);
<span class="lineNum">     170 </span>            : int32_t         em_k1_workaround_lv(struct em_hw *);
<span class="lineNum">     171 </span>            : int32_t         em_k1_workaround_lpt_lp(struct em_hw *, boolean_t);
<span class="lineNum">     172 </span>            : int32_t         em_configure_k1_ich8lan(struct em_hw *, boolean_t);
<span class="lineNum">     173 </span>            : void            em_gate_hw_phy_config_ich8lan(struct em_hw *, boolean_t);
<span class="lineNum">     174 </span>            : int32_t         em_access_phy_wakeup_reg_bm(struct em_hw *, uint32_t,
<span class="lineNum">     175 </span>            :                     uint16_t *, boolean_t);
<span class="lineNum">     176 </span>            : int32_t         em_access_phy_debug_regs_hv(struct em_hw *, uint32_t,
<span class="lineNum">     177 </span>            :                     uint16_t *, boolean_t);
<span class="lineNum">     178 </span>            : int32_t         em_access_phy_reg_hv(struct em_hw *, uint32_t, uint16_t *,
<span class="lineNum">     179 </span>            :                     boolean_t);
<span class="lineNum">     180 </span>            : int32_t         em_oem_bits_config_pchlan(struct em_hw *, boolean_t);
<span class="lineNum">     181 </span>            : void            em_power_up_serdes_link_82575(struct em_hw *);
<span class="lineNum">     182 </span>            : int32_t         em_get_pcs_speed_and_duplex_82575(struct em_hw *, uint16_t *,
<span class="lineNum">     183 </span>            :     uint16_t *);
<span class="lineNum">     184 </span>            : int32_t         em_set_eee_i350(struct em_hw *);
<span class="lineNum">     185 </span>            : int32_t         em_set_eee_pchlan(struct em_hw *);
<span class="lineNum">     186 </span>            : int32_t         em_valid_nvm_bank_detect_ich8lan(struct em_hw *, uint32_t *);
<span class="lineNum">     187 </span>            : int32_t         em_initialize_M88E1512_phy(struct em_hw *);
<span class="lineNum">     188 </span>            : 
<span class="lineNum">     189 </span>            : /* IGP cable length table */
<span class="lineNum">     190 </span>            : static const uint16_t 
<span class="lineNum">     191 </span>            : em_igp_cable_length_table[IGP01E1000_AGC_LENGTH_TABLE_SIZE] =
<span class="lineNum">     192 </span>            :     {5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5,
<span class="lineNum">     193 </span>            :     5, 10, 10, 10, 10, 10, 10, 10, 20, 20, 20, 20, 20, 25, 25, 25,
<span class="lineNum">     194 </span>            :     25, 25, 25, 25, 30, 30, 30, 30, 40, 40, 40, 40, 40, 40, 40, 40,
<span class="lineNum">     195 </span>            :     40, 50, 50, 50, 50, 50, 50, 50, 60, 60, 60, 60, 60, 60, 60, 60,
<span class="lineNum">     196 </span>            :     60, 70, 70, 70, 70, 70, 70, 80, 80, 80, 80, 80, 80, 90, 90, 90,
<span class="lineNum">     197 </span>            :     90, 90, 90, 90, 90, 90, 100, 100, 100, 100, 100, 100, 100, 100, 100, 100,
<span class="lineNum">     198 </span>            :     100, 100, 100, 100, 110, 110, 110, 110, 110, 110, 110, 110, 110, 110, 110,
<span class="lineNum">     199 </span>            :     110,
<span class="lineNum">     200 </span>            :     110, 110, 110, 110, 110, 110, 120, 120, 120, 120, 120, 120, 120, 120, 120,
<span class="lineNum">     201 </span>            :     120};
<span class="lineNum">     202 </span>            : 
<span class="lineNum">     203 </span>            : static const uint16_t 
<span class="lineNum">     204 </span>            : em_igp_2_cable_length_table[IGP02E1000_AGC_LENGTH_TABLE_SIZE] =
<span class="lineNum">     205 </span>            :     {0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 8, 11, 13, 16, 18, 21,
<span class="lineNum">     206 </span>            :     0, 0, 0, 3, 6, 10, 13, 16, 19, 23, 26, 29, 32, 35, 38, 41,
<span class="lineNum">     207 </span>            :     6, 10, 14, 18, 22, 26, 30, 33, 37, 41, 44, 48, 51, 54, 58, 61,
<span class="lineNum">     208 </span>            :     21, 26, 31, 35, 40, 44, 49, 53, 57, 61, 65, 68, 72, 75, 79, 82,
<span class="lineNum">     209 </span>            :     40, 45, 51, 56, 61, 66, 70, 75, 79, 83, 87, 91, 94, 98, 101, 104,
<span class="lineNum">     210 </span>            :     60, 66, 72, 77, 82, 87, 92, 96, 100, 104, 108, 111, 114, 117, 119, 121,
<span class="lineNum">     211 </span>            :     83, 89, 95, 100, 105, 109, 113, 116, 119, 122, 124, 104, 109, 114, 118,
<span class="lineNum">     212 </span>            :     121, 124};
<span class="lineNum">     213 </span>            : 
<span class="lineNum">     214 </span>            : /******************************************************************************
<span class="lineNum">     215 </span>            :  * Set the phy type member in the hw struct.
<span class="lineNum">     216 </span>            :  *
<span class="lineNum">     217 </span>            :  * hw - Struct containing variables accessed by shared code
<a name="218"><span class="lineNum">     218 </span>            :  *****************************************************************************/</a>
<span class="lineNum">     219 </span>            : STATIC int32_t
<span class="lineNum">     220 </span><span class="lineNoCov">          0 : em_set_phy_type(struct em_hw *hw)</span>
<span class="lineNum">     221 </span>            : {
<span class="lineNum">     222 </span>            :         DEBUGFUNC(&quot;em_set_phy_type&quot;);
<span class="lineNum">     223 </span>            : 
<span class="lineNum">     224 </span><span class="lineNoCov">          0 :         if (hw-&gt;mac_type == em_undefined)</span>
<span class="lineNum">     225 </span><span class="lineNoCov">          0 :                 return -E1000_ERR_PHY_TYPE;</span>
<span class="lineNum">     226 </span>            : 
<span class="lineNum">     227 </span><span class="lineNoCov">          0 :         switch (hw-&gt;phy_id) {</span>
<span class="lineNum">     228 </span>            :         case M88E1000_E_PHY_ID:
<span class="lineNum">     229 </span>            :         case M88E1000_I_PHY_ID:
<span class="lineNum">     230 </span>            :         case M88E1011_I_PHY_ID:
<span class="lineNum">     231 </span>            :         case M88E1111_I_PHY_ID:
<span class="lineNum">     232 </span>            :         case M88E1112_E_PHY_ID:
<span class="lineNum">     233 </span>            :         case M88E1543_E_PHY_ID:
<span class="lineNum">     234 </span>            :         case M88E1512_E_PHY_ID:
<span class="lineNum">     235 </span>            :         case I210_I_PHY_ID:
<span class="lineNum">     236 </span>            :         case I347AT4_E_PHY_ID:
<span class="lineNum">     237 </span><span class="lineNoCov">          0 :                 hw-&gt;phy_type = em_phy_m88;</span>
<span class="lineNum">     238 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     239 </span>            :         case IGP01E1000_I_PHY_ID:
<span class="lineNum">     240 </span><span class="lineNoCov">          0 :                 if (hw-&gt;mac_type == em_82541 ||</span>
<span class="lineNum">     241 </span><span class="lineNoCov">          0 :                     hw-&gt;mac_type == em_82541_rev_2 ||</span>
<span class="lineNum">     242 </span><span class="lineNoCov">          0 :                     hw-&gt;mac_type == em_82547 ||</span>
<span class="lineNum">     243 </span><span class="lineNoCov">          0 :                     hw-&gt;mac_type == em_82547_rev_2) {</span>
<span class="lineNum">     244 </span><span class="lineNoCov">          0 :                         hw-&gt;phy_type = em_phy_igp;</span>
<span class="lineNum">     245 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     246 </span>            :                 }
<span class="lineNum">     247 </span>            :         case IGP03E1000_E_PHY_ID:
<span class="lineNum">     248 </span>            :         case IGP04E1000_E_PHY_ID:
<span class="lineNum">     249 </span><span class="lineNoCov">          0 :                 hw-&gt;phy_type = em_phy_igp_3;</span>
<span class="lineNum">     250 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     251 </span>            :         case IFE_E_PHY_ID:
<span class="lineNum">     252 </span>            :         case IFE_PLUS_E_PHY_ID:
<span class="lineNum">     253 </span>            :         case IFE_C_E_PHY_ID:
<span class="lineNum">     254 </span><span class="lineNoCov">          0 :                 hw-&gt;phy_type = em_phy_ife;</span>
<span class="lineNum">     255 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     256 </span>            :         case M88E1141_E_PHY_ID:
<span class="lineNum">     257 </span><span class="lineNoCov">          0 :                 hw-&gt;phy_type = em_phy_oem;</span>
<span class="lineNum">     258 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     259 </span>            :         case I82577_E_PHY_ID:
<span class="lineNum">     260 </span><span class="lineNoCov">          0 :                 hw-&gt;phy_type = em_phy_82577;</span>
<span class="lineNum">     261 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     262 </span>            :         case I82578_E_PHY_ID:
<span class="lineNum">     263 </span><span class="lineNoCov">          0 :                 hw-&gt;phy_type = em_phy_82578;</span>
<span class="lineNum">     264 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     265 </span>            :         case I82579_E_PHY_ID:
<span class="lineNum">     266 </span><span class="lineNoCov">          0 :                 hw-&gt;phy_type = em_phy_82579;</span>
<span class="lineNum">     267 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     268 </span>            :         case I217_E_PHY_ID:
<span class="lineNum">     269 </span><span class="lineNoCov">          0 :                 hw-&gt;phy_type = em_phy_i217;</span>
<span class="lineNum">     270 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     271 </span>            :         case I82580_I_PHY_ID:
<span class="lineNum">     272 </span>            :         case I350_I_PHY_ID:
<span class="lineNum">     273 </span><span class="lineNoCov">          0 :                 hw-&gt;phy_type = em_phy_82580;</span>
<span class="lineNum">     274 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     275 </span>            :         case RTL8211_E_PHY_ID:
<span class="lineNum">     276 </span><span class="lineNoCov">          0 :                 hw-&gt;phy_type = em_phy_rtl8211;</span>
<span class="lineNum">     277 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     278 </span>            :         case BME1000_E_PHY_ID:
<span class="lineNum">     279 </span><span class="lineNoCov">          0 :                 if (hw-&gt;phy_revision == 1) {</span>
<span class="lineNum">     280 </span><span class="lineNoCov">          0 :                         hw-&gt;phy_type = em_phy_bm;</span>
<span class="lineNum">     281 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     282 </span>            :                 }
<span class="lineNum">     283 </span>            :                 /* FALLTHROUGH */
<span class="lineNum">     284 </span>            :         case GG82563_E_PHY_ID:
<span class="lineNum">     285 </span><span class="lineNoCov">          0 :                 if (hw-&gt;mac_type == em_80003es2lan) {</span>
<span class="lineNum">     286 </span><span class="lineNoCov">          0 :                         hw-&gt;phy_type = em_phy_gg82563;</span>
<span class="lineNum">     287 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     288 </span>            :                 }
<span class="lineNum">     289 </span>            :                 /* FALLTHROUGH */
<span class="lineNum">     290 </span>            :         default:
<span class="lineNum">     291 </span>            :                 /* Should never have loaded on this device */
<span class="lineNum">     292 </span><span class="lineNoCov">          0 :                 hw-&gt;phy_type = em_phy_undefined;</span>
<span class="lineNum">     293 </span><span class="lineNoCov">          0 :                 return -E1000_ERR_PHY_TYPE;</span>
<span class="lineNum">     294 </span>            :         }
<span class="lineNum">     295 </span>            : 
<span class="lineNum">     296 </span><span class="lineNoCov">          0 :         return E1000_SUCCESS;</span>
<span class="lineNum">     297 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     298 </span>            : 
<span class="lineNum">     299 </span>            : /******************************************************************************
<span class="lineNum">     300 </span>            :  * IGP phy init script - initializes the GbE PHY
<span class="lineNum">     301 </span>            :  *
<span class="lineNum">     302 </span>            :  * hw - Struct containing variables accessed by shared code
<a name="303"><span class="lineNum">     303 </span>            :  *****************************************************************************/</a>
<span class="lineNum">     304 </span>            : static void
<span class="lineNum">     305 </span><span class="lineNoCov">          0 : em_phy_init_script(struct em_hw *hw)</span>
<span class="lineNum">     306 </span>            : {
<span class="lineNum">     307 </span><span class="lineNoCov">          0 :         uint16_t phy_saved_data;</span>
<span class="lineNum">     308 </span>            :         DEBUGFUNC(&quot;em_phy_init_script&quot;);
<span class="lineNum">     309 </span>            : 
<span class="lineNum">     310 </span><span class="lineNoCov">          0 :         if (hw-&gt;phy_init_script) {</span>
<span class="lineNum">     311 </span><span class="lineNoCov">          0 :                 msec_delay(20);</span>
<span class="lineNum">     312 </span>            :                 /*
<span class="lineNum">     313 </span>            :                  * Save off the current value of register 0x2F5B to be
<span class="lineNum">     314 </span>            :                  * restored at the end of this routine.
<span class="lineNum">     315 </span>            :                  */
<span class="lineNum">     316 </span><span class="lineNoCov">          0 :                 em_read_phy_reg(hw, 0x2F5B, &amp;phy_saved_data);</span>
<span class="lineNum">     317 </span>            : 
<span class="lineNum">     318 </span>            :                 /* Disabled the PHY transmitter */
<span class="lineNum">     319 </span><span class="lineNoCov">          0 :                 em_write_phy_reg(hw, 0x2F5B, 0x0003);</span>
<span class="lineNum">     320 </span><span class="lineNoCov">          0 :                 msec_delay(20);</span>
<span class="lineNum">     321 </span><span class="lineNoCov">          0 :                 em_write_phy_reg(hw, 0x0000, 0x0140);</span>
<span class="lineNum">     322 </span><span class="lineNoCov">          0 :                 msec_delay(5);</span>
<span class="lineNum">     323 </span>            : 
<span class="lineNum">     324 </span><span class="lineNoCov">          0 :                 switch (hw-&gt;mac_type) {</span>
<span class="lineNum">     325 </span>            :                 case em_82541:
<span class="lineNum">     326 </span>            :                 case em_82547:
<span class="lineNum">     327 </span><span class="lineNoCov">          0 :                         em_write_phy_reg(hw, 0x1F95, 0x0001);</span>
<span class="lineNum">     328 </span><span class="lineNoCov">          0 :                         em_write_phy_reg(hw, 0x1F71, 0xBD21);</span>
<span class="lineNum">     329 </span><span class="lineNoCov">          0 :                         em_write_phy_reg(hw, 0x1F79, 0x0018);</span>
<span class="lineNum">     330 </span><span class="lineNoCov">          0 :                         em_write_phy_reg(hw, 0x1F30, 0x1600);</span>
<span class="lineNum">     331 </span><span class="lineNoCov">          0 :                         em_write_phy_reg(hw, 0x1F31, 0x0014);</span>
<span class="lineNum">     332 </span><span class="lineNoCov">          0 :                         em_write_phy_reg(hw, 0x1F32, 0x161C);</span>
<span class="lineNum">     333 </span><span class="lineNoCov">          0 :                         em_write_phy_reg(hw, 0x1F94, 0x0003);</span>
<span class="lineNum">     334 </span><span class="lineNoCov">          0 :                         em_write_phy_reg(hw, 0x1F96, 0x003F);</span>
<span class="lineNum">     335 </span><span class="lineNoCov">          0 :                         em_write_phy_reg(hw, 0x2010, 0x0008);</span>
<span class="lineNum">     336 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     337 </span>            :                 case em_82541_rev_2:
<span class="lineNum">     338 </span>            :                 case em_82547_rev_2:
<span class="lineNum">     339 </span><span class="lineNoCov">          0 :                         em_write_phy_reg(hw, 0x1F73, 0x0099);</span>
<span class="lineNum">     340 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     341 </span>            :                 default:
<span class="lineNum">     342 </span>            :                         break;
<span class="lineNum">     343 </span>            :                 }
<span class="lineNum">     344 </span>            : 
<span class="lineNum">     345 </span><span class="lineNoCov">          0 :                 em_write_phy_reg(hw, 0x0000, 0x3300);</span>
<span class="lineNum">     346 </span><span class="lineNoCov">          0 :                 msec_delay(20);</span>
<span class="lineNum">     347 </span>            : 
<span class="lineNum">     348 </span>            :                 /* Now enable the transmitter */
<span class="lineNum">     349 </span><span class="lineNoCov">          0 :                 em_write_phy_reg(hw, 0x2F5B, phy_saved_data);</span>
<span class="lineNum">     350 </span>            : 
<span class="lineNum">     351 </span><span class="lineNoCov">          0 :                 if (hw-&gt;mac_type == em_82547) {</span>
<span class="lineNum">     352 </span><span class="lineNoCov">          0 :                         uint16_t fused, fine, coarse;</span>
<span class="lineNum">     353 </span>            :                         /* Move to analog registers page */
<span class="lineNum">     354 </span><span class="lineNoCov">          0 :                         em_read_phy_reg(hw, </span>
<span class="lineNum">     355 </span>            :                             IGP01E1000_ANALOG_SPARE_FUSE_STATUS, &amp;fused);
<span class="lineNum">     356 </span>            : 
<span class="lineNum">     357 </span><span class="lineNoCov">          0 :                         if (!(fused &amp; IGP01E1000_ANALOG_SPARE_FUSE_ENABLED)) {</span>
<span class="lineNum">     358 </span><span class="lineNoCov">          0 :                                 em_read_phy_reg(hw, </span>
<span class="lineNum">     359 </span>            :                                     IGP01E1000_ANALOG_FUSE_STATUS, &amp;fused);
<span class="lineNum">     360 </span>            : 
<span class="lineNum">     361 </span><span class="lineNoCov">          0 :                                 fine = fused &amp;</span>
<span class="lineNum">     362 </span>            :                                     IGP01E1000_ANALOG_FUSE_FINE_MASK;
<span class="lineNum">     363 </span><span class="lineNoCov">          0 :                                 coarse = fused &amp;</span>
<span class="lineNum">     364 </span>            :                                     IGP01E1000_ANALOG_FUSE_COARSE_MASK;
<span class="lineNum">     365 </span>            : 
<span class="lineNum">     366 </span><span class="lineNoCov">          0 :                                 if (coarse &gt; </span>
<span class="lineNum">     367 </span>            :                                     IGP01E1000_ANALOG_FUSE_COARSE_THRESH) {
<span class="lineNum">     368 </span><span class="lineNoCov">          0 :                                         coarse -= </span>
<span class="lineNum">     369 </span>            :                                             IGP01E1000_ANALOG_FUSE_COARSE_10;
<span class="lineNum">     370 </span><span class="lineNoCov">          0 :                                         fine -= </span>
<span class="lineNum">     371 </span>            :                                             IGP01E1000_ANALOG_FUSE_FINE_1;
<span class="lineNum">     372 </span><span class="lineNoCov">          0 :                                 } else if (coarse == </span>
<span class="lineNum">     373 </span>            :                                     IGP01E1000_ANALOG_FUSE_COARSE_THRESH)
<span class="lineNum">     374 </span><span class="lineNoCov">          0 :                                         fine -= IGP01E1000_ANALOG_FUSE_FINE_10;</span>
<span class="lineNum">     375 </span>            : 
<span class="lineNum">     376 </span><span class="lineNoCov">          0 :                                 fused = (fused &amp; </span>
<span class="lineNum">     377 </span><span class="lineNoCov">          0 :                                     IGP01E1000_ANALOG_FUSE_POLY_MASK) |</span>
<span class="lineNum">     378 </span><span class="lineNoCov">          0 :                                     (fine &amp; </span>
<span class="lineNum">     379 </span><span class="lineNoCov">          0 :                                     IGP01E1000_ANALOG_FUSE_FINE_MASK) |</span>
<span class="lineNum">     380 </span><span class="lineNoCov">          0 :                                     (coarse &amp; </span>
<span class="lineNum">     381 </span>            :                                     IGP01E1000_ANALOG_FUSE_COARSE_MASK);
<span class="lineNum">     382 </span>            : 
<span class="lineNum">     383 </span><span class="lineNoCov">          0 :                                 em_write_phy_reg(hw, </span>
<span class="lineNum">     384 </span>            :                                     IGP01E1000_ANALOG_FUSE_CONTROL, 
<span class="lineNum">     385 </span>            :                                     fused);
<span class="lineNum">     386 </span>            : 
<span class="lineNum">     387 </span><span class="lineNoCov">          0 :                                 em_write_phy_reg(hw, </span>
<span class="lineNum">     388 </span>            :                                     IGP01E1000_ANALOG_FUSE_BYPASS,
<span class="lineNum">     389 </span>            :                                     IGP01E1000_ANALOG_FUSE_ENABLE_SW_CONTROL);
<span class="lineNum">     390 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">     391 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     392 </span>            :         }
<span class="lineNum">     393 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     394 </span>            : 
<span class="lineNum">     395 </span>            : /******************************************************************************
<span class="lineNum">     396 </span>            :  * Set the mac type member in the hw struct.
<span class="lineNum">     397 </span>            :  *
<span class="lineNum">     398 </span>            :  * hw - Struct containing variables accessed by shared code
<a name="399"><span class="lineNum">     399 </span>            :  *****************************************************************************/</a>
<span class="lineNum">     400 </span>            : int32_t
<span class="lineNum">     401 </span><span class="lineNoCov">          0 : em_set_mac_type(struct em_hw *hw)</span>
<span class="lineNum">     402 </span>            : {
<span class="lineNum">     403 </span>            :         DEBUGFUNC(&quot;em_set_mac_type&quot;);
<span class="lineNum">     404 </span>            : 
<span class="lineNum">     405 </span><span class="lineNoCov">          0 :         switch (hw-&gt;device_id) {</span>
<span class="lineNum">     406 </span>            :         case E1000_DEV_ID_82542:
<span class="lineNum">     407 </span><span class="lineNoCov">          0 :                 switch (hw-&gt;revision_id) {</span>
<span class="lineNum">     408 </span>            :                 case E1000_82542_2_0_REV_ID:
<span class="lineNum">     409 </span><span class="lineNoCov">          0 :                         hw-&gt;mac_type = em_82542_rev2_0;</span>
<span class="lineNum">     410 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     411 </span>            :                 case E1000_82542_2_1_REV_ID:
<span class="lineNum">     412 </span><span class="lineNoCov">          0 :                         hw-&gt;mac_type = em_82542_rev2_1;</span>
<span class="lineNum">     413 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     414 </span>            :                 default:
<span class="lineNum">     415 </span>            :                         /* Invalid 82542 revision ID */
<span class="lineNum">     416 </span><span class="lineNoCov">          0 :                         return -E1000_ERR_MAC_TYPE;</span>
<span class="lineNum">     417 </span>            :                 }
<span class="lineNum">     418 </span>            :                 break;
<span class="lineNum">     419 </span>            :         case E1000_DEV_ID_82543GC_FIBER:
<span class="lineNum">     420 </span>            :         case E1000_DEV_ID_82543GC_COPPER:
<span class="lineNum">     421 </span><span class="lineNoCov">          0 :                 hw-&gt;mac_type = em_82543;</span>
<span class="lineNum">     422 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     423 </span>            :         case E1000_DEV_ID_82544EI_COPPER:
<span class="lineNum">     424 </span>            :         case E1000_DEV_ID_82544EI_FIBER:
<span class="lineNum">     425 </span>            :         case E1000_DEV_ID_82544GC_COPPER:
<span class="lineNum">     426 </span>            :         case E1000_DEV_ID_82544GC_LOM:
<span class="lineNum">     427 </span><span class="lineNoCov">          0 :                 hw-&gt;mac_type = em_82544;</span>
<span class="lineNum">     428 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     429 </span>            :         case E1000_DEV_ID_82540EM:
<span class="lineNum">     430 </span>            :         case E1000_DEV_ID_82540EM_LOM:
<span class="lineNum">     431 </span>            :         case E1000_DEV_ID_82540EP:
<span class="lineNum">     432 </span>            :         case E1000_DEV_ID_82540EP_LOM:
<span class="lineNum">     433 </span>            :         case E1000_DEV_ID_82540EP_LP:
<span class="lineNum">     434 </span><span class="lineNoCov">          0 :                 hw-&gt;mac_type = em_82540;</span>
<span class="lineNum">     435 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     436 </span>            :         case E1000_DEV_ID_82545EM_COPPER:
<span class="lineNum">     437 </span>            :         case E1000_DEV_ID_82545EM_FIBER:
<span class="lineNum">     438 </span><span class="lineNoCov">          0 :                 hw-&gt;mac_type = em_82545;</span>
<span class="lineNum">     439 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     440 </span>            :         case E1000_DEV_ID_82545GM_COPPER:
<span class="lineNum">     441 </span>            :         case E1000_DEV_ID_82545GM_FIBER:
<span class="lineNum">     442 </span>            :         case E1000_DEV_ID_82545GM_SERDES:
<span class="lineNum">     443 </span><span class="lineNoCov">          0 :                 hw-&gt;mac_type = em_82545_rev_3;</span>
<span class="lineNum">     444 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     445 </span>            :         case E1000_DEV_ID_82546EB_COPPER:
<span class="lineNum">     446 </span>            :         case E1000_DEV_ID_82546EB_FIBER:
<span class="lineNum">     447 </span>            :         case E1000_DEV_ID_82546EB_QUAD_COPPER:
<span class="lineNum">     448 </span><span class="lineNoCov">          0 :                 hw-&gt;mac_type = em_82546;</span>
<span class="lineNum">     449 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     450 </span>            :         case E1000_DEV_ID_82546GB_COPPER:
<span class="lineNum">     451 </span>            :         case E1000_DEV_ID_82546GB_FIBER:
<span class="lineNum">     452 </span>            :         case E1000_DEV_ID_82546GB_SERDES:
<span class="lineNum">     453 </span>            :         case E1000_DEV_ID_82546GB_PCIE:
<span class="lineNum">     454 </span>            :         case E1000_DEV_ID_82546GB_QUAD_COPPER:
<span class="lineNum">     455 </span>            :         case E1000_DEV_ID_82546GB_QUAD_COPPER_KSP3:
<span class="lineNum">     456 </span>            :         case E1000_DEV_ID_82546GB_2:
<span class="lineNum">     457 </span><span class="lineNoCov">          0 :                 hw-&gt;mac_type = em_82546_rev_3;</span>
<span class="lineNum">     458 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     459 </span>            :         case E1000_DEV_ID_82541EI:
<span class="lineNum">     460 </span>            :         case E1000_DEV_ID_82541EI_MOBILE:
<span class="lineNum">     461 </span>            :         case E1000_DEV_ID_82541ER_LOM:
<span class="lineNum">     462 </span><span class="lineNoCov">          0 :                 hw-&gt;mac_type = em_82541;</span>
<span class="lineNum">     463 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     464 </span>            :         case E1000_DEV_ID_82541ER:
<span class="lineNum">     465 </span>            :         case E1000_DEV_ID_82541GI:
<span class="lineNum">     466 </span>            :         case E1000_DEV_ID_82541GI_LF:
<span class="lineNum">     467 </span>            :         case E1000_DEV_ID_82541GI_MOBILE:
<span class="lineNum">     468 </span><span class="lineNoCov">          0 :                 hw-&gt;mac_type = em_82541_rev_2;</span>
<span class="lineNum">     469 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     470 </span>            :         case E1000_DEV_ID_82547EI:
<span class="lineNum">     471 </span>            :         case E1000_DEV_ID_82547EI_MOBILE:
<span class="lineNum">     472 </span><span class="lineNoCov">          0 :                 hw-&gt;mac_type = em_82547;</span>
<span class="lineNum">     473 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     474 </span>            :         case E1000_DEV_ID_82547GI:
<span class="lineNum">     475 </span><span class="lineNoCov">          0 :                 hw-&gt;mac_type = em_82547_rev_2;</span>
<span class="lineNum">     476 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     477 </span>            :         case E1000_DEV_ID_82571EB_AF:
<span class="lineNum">     478 </span>            :         case E1000_DEV_ID_82571EB_AT:
<span class="lineNum">     479 </span>            :         case E1000_DEV_ID_82571EB_COPPER:
<span class="lineNum">     480 </span>            :         case E1000_DEV_ID_82571EB_FIBER:
<span class="lineNum">     481 </span>            :         case E1000_DEV_ID_82571EB_SERDES:
<span class="lineNum">     482 </span>            :         case E1000_DEV_ID_82571EB_QUAD_COPPER:
<span class="lineNum">     483 </span>            :         case E1000_DEV_ID_82571EB_QUAD_FIBER:
<span class="lineNum">     484 </span>            :         case E1000_DEV_ID_82571EB_QUAD_COPPER_LP:
<span class="lineNum">     485 </span>            :         case E1000_DEV_ID_82571EB_SERDES_DUAL:
<span class="lineNum">     486 </span>            :         case E1000_DEV_ID_82571EB_SERDES_QUAD:
<span class="lineNum">     487 </span>            :         case E1000_DEV_ID_82571PT_QUAD_COPPER:
<span class="lineNum">     488 </span><span class="lineNoCov">          0 :                 hw-&gt;mac_type = em_82571;</span>
<span class="lineNum">     489 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     490 </span>            :         case E1000_DEV_ID_82572EI_COPPER:
<span class="lineNum">     491 </span>            :         case E1000_DEV_ID_82572EI_FIBER:
<span class="lineNum">     492 </span>            :         case E1000_DEV_ID_82572EI_SERDES:
<span class="lineNum">     493 </span>            :         case E1000_DEV_ID_82572EI:
<span class="lineNum">     494 </span><span class="lineNoCov">          0 :                 hw-&gt;mac_type = em_82572;</span>
<span class="lineNum">     495 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     496 </span>            :         case E1000_DEV_ID_82573E:
<span class="lineNum">     497 </span>            :         case E1000_DEV_ID_82573E_IAMT:
<span class="lineNum">     498 </span>            :         case E1000_DEV_ID_82573E_PM:
<span class="lineNum">     499 </span>            :         case E1000_DEV_ID_82573L:
<span class="lineNum">     500 </span>            :         case E1000_DEV_ID_82573L_PL_1:
<span class="lineNum">     501 </span>            :         case E1000_DEV_ID_82573L_PL_2:
<span class="lineNum">     502 </span>            :         case E1000_DEV_ID_82573V_PM:
<span class="lineNum">     503 </span><span class="lineNoCov">          0 :                 hw-&gt;mac_type = em_82573;</span>
<span class="lineNum">     504 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     505 </span>            :         case E1000_DEV_ID_82574L:
<span class="lineNum">     506 </span>            :         case E1000_DEV_ID_82574LA:
<span class="lineNum">     507 </span>            :         case E1000_DEV_ID_82583V:
<span class="lineNum">     508 </span><span class="lineNoCov">          0 :                 hw-&gt;mac_type = em_82574;</span>
<span class="lineNum">     509 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     510 </span>            :         case E1000_DEV_ID_82575EB_PT:
<span class="lineNum">     511 </span>            :         case E1000_DEV_ID_82575EB_PF:
<span class="lineNum">     512 </span>            :         case E1000_DEV_ID_82575GB_QP:
<span class="lineNum">     513 </span>            :         case E1000_DEV_ID_82575GB_QP_PM:
<span class="lineNum">     514 </span>            :         case E1000_DEV_ID_82576:
<span class="lineNum">     515 </span>            :         case E1000_DEV_ID_82576_FIBER:
<span class="lineNum">     516 </span>            :         case E1000_DEV_ID_82576_SERDES:
<span class="lineNum">     517 </span>            :         case E1000_DEV_ID_82576_QUAD_COPPER:
<span class="lineNum">     518 </span>            :         case E1000_DEV_ID_82576_QUAD_CU_ET2:
<span class="lineNum">     519 </span>            :         case E1000_DEV_ID_82576_NS:
<span class="lineNum">     520 </span>            :         case E1000_DEV_ID_82576_NS_SERDES:
<span class="lineNum">     521 </span>            :         case E1000_DEV_ID_82576_SERDES_QUAD:
<span class="lineNum">     522 </span><span class="lineNoCov">          0 :                 hw-&gt;mac_type = em_82575;</span>
<span class="lineNum">     523 </span><span class="lineNoCov">          0 :                 hw-&gt;initialize_hw_bits_disable = 1;</span>
<span class="lineNum">     524 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     525 </span>            :         case E1000_DEV_ID_82580_COPPER:
<span class="lineNum">     526 </span>            :         case E1000_DEV_ID_82580_FIBER:
<span class="lineNum">     527 </span>            :         case E1000_DEV_ID_82580_QUAD_FIBER:
<span class="lineNum">     528 </span>            :         case E1000_DEV_ID_82580_SERDES:
<span class="lineNum">     529 </span>            :         case E1000_DEV_ID_82580_SGMII:
<span class="lineNum">     530 </span>            :         case E1000_DEV_ID_82580_COPPER_DUAL:
<span class="lineNum">     531 </span>            :         case E1000_DEV_ID_DH89XXCC_SGMII:
<span class="lineNum">     532 </span>            :         case E1000_DEV_ID_DH89XXCC_SERDES:
<span class="lineNum">     533 </span>            :         case E1000_DEV_ID_DH89XXCC_BACKPLANE:
<span class="lineNum">     534 </span>            :         case E1000_DEV_ID_DH89XXCC_SFP:
<span class="lineNum">     535 </span><span class="lineNoCov">          0 :                 hw-&gt;mac_type = em_82580;</span>
<span class="lineNum">     536 </span><span class="lineNoCov">          0 :                 hw-&gt;initialize_hw_bits_disable = 1;</span>
<span class="lineNum">     537 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     538 </span>            :         case E1000_DEV_ID_I210_COPPER:
<span class="lineNum">     539 </span>            :         case E1000_DEV_ID_I210_COPPER_OEM1:
<span class="lineNum">     540 </span>            :         case E1000_DEV_ID_I210_COPPER_IT:
<span class="lineNum">     541 </span>            :         case E1000_DEV_ID_I210_FIBER:
<span class="lineNum">     542 </span>            :         case E1000_DEV_ID_I210_SERDES:
<span class="lineNum">     543 </span>            :         case E1000_DEV_ID_I210_SGMII:
<span class="lineNum">     544 </span>            :         case E1000_DEV_ID_I210_COPPER_FLASHLESS:
<span class="lineNum">     545 </span>            :         case E1000_DEV_ID_I210_SERDES_FLASHLESS:
<span class="lineNum">     546 </span>            :         case E1000_DEV_ID_I211_COPPER:
<span class="lineNum">     547 </span><span class="lineNoCov">          0 :                 hw-&gt;mac_type = em_i210;</span>
<span class="lineNum">     548 </span><span class="lineNoCov">          0 :                 hw-&gt;initialize_hw_bits_disable = 1;</span>
<span class="lineNum">     549 </span><span class="lineNoCov">          0 :                 hw-&gt;eee_enable = 1;</span>
<span class="lineNum">     550 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     551 </span>            :         case E1000_DEV_ID_I350_COPPER:
<span class="lineNum">     552 </span>            :         case E1000_DEV_ID_I350_FIBER:
<span class="lineNum">     553 </span>            :         case E1000_DEV_ID_I350_SERDES:
<span class="lineNum">     554 </span>            :         case E1000_DEV_ID_I350_SGMII:
<span class="lineNum">     555 </span>            :         case E1000_DEV_ID_I350_DA4:
<span class="lineNum">     556 </span>            :         case E1000_DEV_ID_I354_BACKPLANE_1GBPS:
<span class="lineNum">     557 </span>            :         case E1000_DEV_ID_I354_SGMII:
<span class="lineNum">     558 </span>            :         case E1000_DEV_ID_I354_BACKPLANE_2_5GBPS:
<span class="lineNum">     559 </span><span class="lineNoCov">          0 :                 hw-&gt;mac_type = em_i350;</span>
<span class="lineNum">     560 </span><span class="lineNoCov">          0 :                 hw-&gt;initialize_hw_bits_disable = 1;</span>
<span class="lineNum">     561 </span><span class="lineNoCov">          0 :                 hw-&gt;eee_enable = 1;</span>
<span class="lineNum">     562 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     563 </span>            :         case E1000_DEV_ID_80003ES2LAN_COPPER_SPT:
<span class="lineNum">     564 </span>            :         case E1000_DEV_ID_80003ES2LAN_SERDES_SPT:
<span class="lineNum">     565 </span>            :         case E1000_DEV_ID_80003ES2LAN_COPPER_DPT:
<span class="lineNum">     566 </span>            :         case E1000_DEV_ID_80003ES2LAN_SERDES_DPT:
<span class="lineNum">     567 </span><span class="lineNoCov">          0 :                 hw-&gt;mac_type = em_80003es2lan;</span>
<span class="lineNum">     568 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     569 </span>            :         case E1000_DEV_ID_ICH8_IFE:
<span class="lineNum">     570 </span>            :         case E1000_DEV_ID_ICH8_IFE_G:
<span class="lineNum">     571 </span>            :         case E1000_DEV_ID_ICH8_IFE_GT:
<span class="lineNum">     572 </span>            :         case E1000_DEV_ID_ICH8_IGP_AMT:
<span class="lineNum">     573 </span>            :         case E1000_DEV_ID_ICH8_IGP_C:
<span class="lineNum">     574 </span>            :         case E1000_DEV_ID_ICH8_IGP_M:
<span class="lineNum">     575 </span>            :         case E1000_DEV_ID_ICH8_IGP_M_AMT:
<span class="lineNum">     576 </span>            :         case E1000_DEV_ID_ICH8_82567V_3:
<span class="lineNum">     577 </span><span class="lineNoCov">          0 :                 hw-&gt;mac_type = em_ich8lan;</span>
<span class="lineNum">     578 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     579 </span>            :         case E1000_DEV_ID_ICH9_BM:
<span class="lineNum">     580 </span>            :         case E1000_DEV_ID_ICH9_IFE:
<span class="lineNum">     581 </span>            :         case E1000_DEV_ID_ICH9_IFE_G:
<span class="lineNum">     582 </span>            :         case E1000_DEV_ID_ICH9_IFE_GT:
<span class="lineNum">     583 </span>            :         case E1000_DEV_ID_ICH9_IGP_AMT:
<span class="lineNum">     584 </span>            :         case E1000_DEV_ID_ICH9_IGP_C:
<span class="lineNum">     585 </span>            :         case E1000_DEV_ID_ICH9_IGP_M:
<span class="lineNum">     586 </span>            :         case E1000_DEV_ID_ICH9_IGP_M_AMT:
<span class="lineNum">     587 </span>            :         case E1000_DEV_ID_ICH9_IGP_M_V:
<span class="lineNum">     588 </span>            :         case E1000_DEV_ID_ICH10_R_BM_LF:
<span class="lineNum">     589 </span>            :         case E1000_DEV_ID_ICH10_R_BM_LM:
<span class="lineNum">     590 </span>            :         case E1000_DEV_ID_ICH10_R_BM_V:
<span class="lineNum">     591 </span><span class="lineNoCov">          0 :                 hw-&gt;mac_type = em_ich9lan;</span>
<span class="lineNum">     592 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     593 </span>            :         case E1000_DEV_ID_ICH10_D_BM_LF:
<span class="lineNum">     594 </span>            :         case E1000_DEV_ID_ICH10_D_BM_LM:
<span class="lineNum">     595 </span>            :         case E1000_DEV_ID_ICH10_D_BM_V:
<span class="lineNum">     596 </span><span class="lineNoCov">          0 :                 hw-&gt;mac_type = em_ich10lan;</span>
<span class="lineNum">     597 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     598 </span>            :         case E1000_DEV_ID_PCH_M_HV_LC:
<span class="lineNum">     599 </span>            :         case E1000_DEV_ID_PCH_M_HV_LM:
<span class="lineNum">     600 </span>            :         case E1000_DEV_ID_PCH_D_HV_DC:
<span class="lineNum">     601 </span>            :         case E1000_DEV_ID_PCH_D_HV_DM:
<span class="lineNum">     602 </span><span class="lineNoCov">          0 :                 hw-&gt;mac_type = em_pchlan;</span>
<span class="lineNum">     603 </span><span class="lineNoCov">          0 :                 hw-&gt;eee_enable = 1;</span>
<span class="lineNum">     604 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     605 </span>            :         case E1000_DEV_ID_PCH2_LV_LM:
<span class="lineNum">     606 </span>            :         case E1000_DEV_ID_PCH2_LV_V:
<span class="lineNum">     607 </span><span class="lineNoCov">          0 :                 hw-&gt;mac_type = em_pch2lan;</span>
<span class="lineNum">     608 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     609 </span>            :         case E1000_DEV_ID_PCH_LPT_I217_LM:
<span class="lineNum">     610 </span>            :         case E1000_DEV_ID_PCH_LPT_I217_V:
<span class="lineNum">     611 </span>            :         case E1000_DEV_ID_PCH_LPTLP_I218_LM:
<span class="lineNum">     612 </span>            :         case E1000_DEV_ID_PCH_LPTLP_I218_V:
<span class="lineNum">     613 </span>            :         case E1000_DEV_ID_PCH_I218_LM2:
<span class="lineNum">     614 </span>            :         case E1000_DEV_ID_PCH_I218_V2:
<span class="lineNum">     615 </span>            :         case E1000_DEV_ID_PCH_I218_LM3:
<span class="lineNum">     616 </span>            :         case E1000_DEV_ID_PCH_I218_V3:
<span class="lineNum">     617 </span><span class="lineNoCov">          0 :                 hw-&gt;mac_type = em_pch_lpt;</span>
<span class="lineNum">     618 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     619 </span>            :         case E1000_DEV_ID_PCH_SPT_I219_LM:
<span class="lineNum">     620 </span>            :         case E1000_DEV_ID_PCH_SPT_I219_V:
<span class="lineNum">     621 </span>            :         case E1000_DEV_ID_PCH_SPT_I219_LM2:
<span class="lineNum">     622 </span>            :         case E1000_DEV_ID_PCH_SPT_I219_V2:
<span class="lineNum">     623 </span>            :         case E1000_DEV_ID_PCH_LBG_I219_LM3:
<span class="lineNum">     624 </span>            :         case E1000_DEV_ID_PCH_SPT_I219_LM4:
<span class="lineNum">     625 </span>            :         case E1000_DEV_ID_PCH_SPT_I219_V4:
<span class="lineNum">     626 </span>            :         case E1000_DEV_ID_PCH_SPT_I219_LM5:
<span class="lineNum">     627 </span>            :         case E1000_DEV_ID_PCH_SPT_I219_V5:
<span class="lineNum">     628 </span><span class="lineNoCov">          0 :                 hw-&gt;mac_type = em_pch_spt;</span>
<span class="lineNum">     629 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     630 </span>            :         case E1000_DEV_ID_PCH_CNP_I219_LM6:
<span class="lineNum">     631 </span>            :         case E1000_DEV_ID_PCH_CNP_I219_V6:
<span class="lineNum">     632 </span>            :         case E1000_DEV_ID_PCH_CNP_I219_LM7:
<span class="lineNum">     633 </span>            :         case E1000_DEV_ID_PCH_CNP_I219_V7:
<span class="lineNum">     634 </span>            :         case E1000_DEV_ID_PCH_ICP_I219_LM8:
<span class="lineNum">     635 </span>            :         case E1000_DEV_ID_PCH_ICP_I219_V8:
<span class="lineNum">     636 </span>            :         case E1000_DEV_ID_PCH_ICP_I219_LM9:
<span class="lineNum">     637 </span>            :         case E1000_DEV_ID_PCH_ICP_I219_V9:
<span class="lineNum">     638 </span><span class="lineNoCov">          0 :                 hw-&gt;mac_type = em_pch_cnp;</span>
<span class="lineNum">     639 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     640 </span>            :         case E1000_DEV_ID_EP80579_LAN_1:
<span class="lineNum">     641 </span><span class="lineNoCov">          0 :                 hw-&gt;mac_type = em_icp_xxxx;</span>
<span class="lineNum">     642 </span><span class="lineNoCov">          0 :                 hw-&gt;icp_xxxx_port_num = 0;</span>
<span class="lineNum">     643 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     644 </span>            :         case E1000_DEV_ID_EP80579_LAN_2:
<span class="lineNum">     645 </span>            :         case E1000_DEV_ID_EP80579_LAN_4:
<span class="lineNum">     646 </span><span class="lineNoCov">          0 :                 hw-&gt;mac_type = em_icp_xxxx;</span>
<span class="lineNum">     647 </span><span class="lineNoCov">          0 :                 hw-&gt;icp_xxxx_port_num = 1;</span>
<span class="lineNum">     648 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     649 </span>            :         case E1000_DEV_ID_EP80579_LAN_3:
<span class="lineNum">     650 </span>            :         case E1000_DEV_ID_EP80579_LAN_5:
<span class="lineNum">     651 </span><span class="lineNoCov">          0 :                 hw-&gt;mac_type = em_icp_xxxx;</span>
<span class="lineNum">     652 </span><span class="lineNoCov">          0 :                 hw-&gt;icp_xxxx_port_num = 2;</span>
<span class="lineNum">     653 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     654 </span>            :         case E1000_DEV_ID_EP80579_LAN_6:
<span class="lineNum">     655 </span><span class="lineNoCov">          0 :                 hw-&gt;mac_type = em_icp_xxxx;</span>
<span class="lineNum">     656 </span><span class="lineNoCov">          0 :                 hw-&gt;icp_xxxx_port_num = 3;</span>
<span class="lineNum">     657 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     658 </span>            :         default:
<span class="lineNum">     659 </span>            :                 /* Should never have loaded on this device */
<span class="lineNum">     660 </span><span class="lineNoCov">          0 :                 return -E1000_ERR_MAC_TYPE;</span>
<span class="lineNum">     661 </span>            :         }
<span class="lineNum">     662 </span>            : 
<span class="lineNum">     663 </span><span class="lineNoCov">          0 :         switch (hw-&gt;mac_type) {</span>
<span class="lineNum">     664 </span>            :         case em_ich8lan:
<span class="lineNum">     665 </span>            :         case em_ich9lan:
<span class="lineNum">     666 </span>            :         case em_ich10lan:
<span class="lineNum">     667 </span>            :         case em_pchlan:
<span class="lineNum">     668 </span>            :         case em_pch2lan:
<span class="lineNum">     669 </span>            :         case em_pch_lpt:
<span class="lineNum">     670 </span>            :         case em_pch_spt:
<span class="lineNum">     671 </span>            :         case em_pch_cnp:
<span class="lineNum">     672 </span><span class="lineNoCov">          0 :                 hw-&gt;swfwhw_semaphore_present = TRUE;</span>
<span class="lineNum">     673 </span><span class="lineNoCov">          0 :                 hw-&gt;asf_firmware_present = TRUE;</span>
<span class="lineNum">     674 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     675 </span>            :         case em_80003es2lan:
<span class="lineNum">     676 </span>            :         case em_82575:
<span class="lineNum">     677 </span>            :         case em_82580:
<span class="lineNum">     678 </span>            :         case em_i210:
<span class="lineNum">     679 </span>            :         case em_i350:
<span class="lineNum">     680 </span><span class="lineNoCov">          0 :                 hw-&gt;swfw_sync_present = TRUE;</span>
<span class="lineNum">     681 </span>            :                 /* FALLTHROUGH */
<span class="lineNum">     682 </span>            :         case em_82571:
<span class="lineNum">     683 </span>            :         case em_82572:
<span class="lineNum">     684 </span>            :         case em_82573:
<span class="lineNum">     685 </span>            :         case em_82574:
<span class="lineNum">     686 </span><span class="lineNoCov">          0 :                 hw-&gt;eeprom_semaphore_present = TRUE;</span>
<span class="lineNum">     687 </span>            :                 /* FALLTHROUGH */
<span class="lineNum">     688 </span>            :         case em_82541:
<span class="lineNum">     689 </span>            :         case em_82547:
<span class="lineNum">     690 </span>            :         case em_82541_rev_2:
<span class="lineNum">     691 </span>            :         case em_82547_rev_2:
<span class="lineNum">     692 </span><span class="lineNoCov">          0 :                 hw-&gt;asf_firmware_present = TRUE;</span>
<span class="lineNum">     693 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     694 </span>            :         default:
<span class="lineNum">     695 </span>            :                 break;
<span class="lineNum">     696 </span>            :         }
<span class="lineNum">     697 </span>            : 
<span class="lineNum">     698 </span><span class="lineNoCov">          0 :         return E1000_SUCCESS;</span>
<span class="lineNum">     699 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     700 </span>            : /*****************************************************************************
<span class="lineNum">     701 </span>            :  * Set media type and TBI compatibility.
<span class="lineNum">     702 </span>            :  *
<span class="lineNum">     703 </span>            :  * hw - Struct containing variables accessed by shared code
<a name="704"><span class="lineNum">     704 </span>            :  * **************************************************************************/</a>
<span class="lineNum">     705 </span>            : void
<span class="lineNum">     706 </span><span class="lineNoCov">          0 : em_set_media_type(struct em_hw *hw)</span>
<span class="lineNum">     707 </span>            : {
<span class="lineNum">     708 </span>            :         uint32_t status, ctrl_ext;
<span class="lineNum">     709 </span>            :         DEBUGFUNC(&quot;em_set_media_type&quot;);
<span class="lineNum">     710 </span>            : 
<span class="lineNum">     711 </span><span class="lineNoCov">          0 :         if (hw-&gt;mac_type != em_82543) {</span>
<span class="lineNum">     712 </span>            :                 /* tbi_compatibility is only valid on 82543 */
<span class="lineNum">     713 </span><span class="lineNoCov">          0 :                 hw-&gt;tbi_compatibility_en = FALSE;</span>
<span class="lineNum">     714 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     715 </span>            : 
<span class="lineNum">     716 </span><span class="lineNoCov">          0 :         if (hw-&gt;mac_type == em_82575 || hw-&gt;mac_type == em_82580 ||</span>
<span class="lineNum">     717 </span><span class="lineNoCov">          0 :             hw-&gt;mac_type == em_i210 || hw-&gt;mac_type == em_i350) {</span>
<span class="lineNum">     718 </span><span class="lineNoCov">          0 :                 hw-&gt;media_type = em_media_type_copper;</span>
<span class="lineNum">     719 </span>            :         
<span class="lineNum">     720 </span><span class="lineNoCov">          0 :                 ctrl_ext = E1000_READ_REG(hw, CTRL_EXT);</span>
<span class="lineNum">     721 </span><span class="lineNoCov">          0 :                 switch (ctrl_ext &amp; E1000_CTRL_EXT_LINK_MODE_MASK) {</span>
<span class="lineNum">     722 </span>            :                 case E1000_CTRL_EXT_LINK_MODE_SGMII:
<span class="lineNum">     723 </span><span class="lineNoCov">          0 :                         ctrl_ext |= E1000_CTRL_I2C_ENA;</span>
<span class="lineNum">     724 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     725 </span>            :                 case E1000_CTRL_EXT_LINK_MODE_1000BASE_KX:
<span class="lineNum">     726 </span>            :                 case E1000_CTRL_EXT_LINK_MODE_PCIE_SERDES:
<span class="lineNum">     727 </span><span class="lineNoCov">          0 :                         hw-&gt;media_type = em_media_type_internal_serdes;</span>
<span class="lineNum">     728 </span><span class="lineNoCov">          0 :                         ctrl_ext |= E1000_CTRL_I2C_ENA;</span>
<span class="lineNum">     729 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     730 </span>            :                 default:
<span class="lineNum">     731 </span><span class="lineNoCov">          0 :                         ctrl_ext &amp;= ~E1000_CTRL_I2C_ENA;</span>
<span class="lineNum">     732 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     733 </span>            :                 }
<span class="lineNum">     734 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG(hw, CTRL_EXT, ctrl_ext);</span>
<span class="lineNum">     735 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     736 </span>            :         }
<span class="lineNum">     737 </span>            : 
<span class="lineNum">     738 </span><span class="lineNoCov">          0 :         switch (hw-&gt;device_id) {</span>
<span class="lineNum">     739 </span>            :         case E1000_DEV_ID_82545GM_SERDES:
<span class="lineNum">     740 </span>            :         case E1000_DEV_ID_82546GB_SERDES:
<span class="lineNum">     741 </span>            :         case E1000_DEV_ID_82571EB_SERDES:
<span class="lineNum">     742 </span>            :         case E1000_DEV_ID_82571EB_SERDES_DUAL:
<span class="lineNum">     743 </span>            :         case E1000_DEV_ID_82571EB_SERDES_QUAD:
<span class="lineNum">     744 </span>            :         case E1000_DEV_ID_82572EI_SERDES:
<span class="lineNum">     745 </span>            :         case E1000_DEV_ID_80003ES2LAN_SERDES_DPT:
<span class="lineNum">     746 </span><span class="lineNoCov">          0 :                 hw-&gt;media_type = em_media_type_internal_serdes;</span>
<span class="lineNum">     747 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     748 </span>            :         case E1000_DEV_ID_EP80579_LAN_1:
<span class="lineNum">     749 </span>            :         case E1000_DEV_ID_EP80579_LAN_2:
<span class="lineNum">     750 </span>            :         case E1000_DEV_ID_EP80579_LAN_3:
<span class="lineNum">     751 </span>            :         case E1000_DEV_ID_EP80579_LAN_4:
<span class="lineNum">     752 </span>            :         case E1000_DEV_ID_EP80579_LAN_5:
<span class="lineNum">     753 </span>            :         case E1000_DEV_ID_EP80579_LAN_6:
<span class="lineNum">     754 </span><span class="lineNoCov">          0 :                 hw-&gt;media_type = em_media_type_copper;</span>
<span class="lineNum">     755 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     756 </span>            :         default:
<span class="lineNum">     757 </span><span class="lineNoCov">          0 :                 switch (hw-&gt;mac_type) {</span>
<span class="lineNum">     758 </span>            :                 case em_82542_rev2_0:
<span class="lineNum">     759 </span>            :                 case em_82542_rev2_1:
<span class="lineNum">     760 </span><span class="lineNoCov">          0 :                         hw-&gt;media_type = em_media_type_fiber;</span>
<span class="lineNum">     761 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     762 </span>            :                 case em_ich8lan:
<span class="lineNum">     763 </span>            :                 case em_ich9lan:
<span class="lineNum">     764 </span>            :                 case em_ich10lan:
<span class="lineNum">     765 </span>            :                 case em_pchlan:
<span class="lineNum">     766 </span>            :                 case em_pch2lan:
<span class="lineNum">     767 </span>            :                 case em_pch_lpt:
<span class="lineNum">     768 </span>            :                 case em_pch_spt:
<span class="lineNum">     769 </span>            :                 case em_pch_cnp:
<span class="lineNum">     770 </span>            :                 case em_82573:
<span class="lineNum">     771 </span>            :                 case em_82574:
<span class="lineNum">     772 </span>            :                         /*
<span class="lineNum">     773 </span>            :                          * The STATUS_TBIMODE bit is reserved or reused for
<span class="lineNum">     774 </span>            :                          * the this device.
<span class="lineNum">     775 </span>            :                          */
<span class="lineNum">     776 </span><span class="lineNoCov">          0 :                         hw-&gt;media_type = em_media_type_copper;</span>
<span class="lineNum">     777 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     778 </span>            :                 default:
<span class="lineNum">     779 </span><span class="lineNoCov">          0 :                         status = E1000_READ_REG(hw, STATUS);</span>
<span class="lineNum">     780 </span><span class="lineNoCov">          0 :                         if (status &amp; E1000_STATUS_TBIMODE) {</span>
<span class="lineNum">     781 </span><span class="lineNoCov">          0 :                                 hw-&gt;media_type = em_media_type_fiber;</span>
<span class="lineNum">     782 </span>            :                                 /* tbi_compatibility not valid on fiber */
<span class="lineNum">     783 </span><span class="lineNoCov">          0 :                                 hw-&gt;tbi_compatibility_en = FALSE;</span>
<span class="lineNum">     784 </span><span class="lineNoCov">          0 :                         } else {</span>
<span class="lineNum">     785 </span><span class="lineNoCov">          0 :                                 hw-&gt;media_type = em_media_type_copper;</span>
<span class="lineNum">     786 </span>            :                         }
<span class="lineNum">     787 </span>            :                         break;
<span class="lineNum">     788 </span>            :                 }
<span class="lineNum">     789 </span>            :         }
<span class="lineNum">     790 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     791 </span>            : /******************************************************************************
<span class="lineNum">     792 </span>            :  * Reset the transmit and receive units; mask and clear all interrupts.
<span class="lineNum">     793 </span>            :  *
<span class="lineNum">     794 </span>            :  * hw - Struct containing variables accessed by shared code
<a name="795"><span class="lineNum">     795 </span>            :  *****************************************************************************/</a>
<span class="lineNum">     796 </span>            : int32_t
<span class="lineNum">     797 </span><span class="lineNoCov">          0 : em_reset_hw(struct em_hw *hw)</span>
<span class="lineNum">     798 </span>            : {
<span class="lineNum">     799 </span>            :         uint32_t ctrl;
<span class="lineNum">     800 </span>            :         uint32_t ctrl_ext;
<span class="lineNum">     801 </span>            :         uint32_t icr;
<span class="lineNum">     802 </span>            :         uint32_t manc;
<span class="lineNum">     803 </span>            :         uint32_t led_ctrl;
<span class="lineNum">     804 </span>            :         uint32_t timeout;
<span class="lineNum">     805 </span>            :         uint32_t extcnf_ctrl;
<span class="lineNum">     806 </span>            :         int32_t  ret_val;
<span class="lineNum">     807 </span>            :         DEBUGFUNC(&quot;em_reset_hw&quot;);
<span class="lineNum">     808 </span>            : 
<span class="lineNum">     809 </span>            :         /* For 82542 (rev 2.0), disable MWI before issuing a device reset */
<span class="lineNum">     810 </span><span class="lineNoCov">          0 :         if (hw-&gt;mac_type == em_82542_rev2_0) {</span>
<span class="lineNum">     811 </span>            :                 DEBUGOUT(&quot;Disabling MWI on 82542 rev 2.0\n&quot;);
<span class="lineNum">     812 </span><span class="lineNoCov">          0 :                 em_pci_clear_mwi(hw);</span>
<span class="lineNum">     813 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     814 </span><span class="lineNoCov">          0 :         if (hw-&gt;bus_type == em_bus_type_pci_express) {</span>
<span class="lineNum">     815 </span>            :                 /*
<span class="lineNum">     816 </span>            :                  * Prevent the PCI-E bus from sticking if there is no TLP
<span class="lineNum">     817 </span>            :                  * connection on the last TLP read/write transaction when MAC
<span class="lineNum">     818 </span>            :                  * is reset.
<span class="lineNum">     819 </span>            :                  */
<span class="lineNum">     820 </span><span class="lineNoCov">          0 :                 if (em_disable_pciex_master(hw) != E1000_SUCCESS) {</span>
<span class="lineNum">     821 </span>            :                         DEBUGOUT(&quot;PCI-E Master disable polling has failed.\n&quot;);
<span class="lineNum">     822 </span>            :                 }
<span class="lineNum">     823 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     824 </span>            : 
<span class="lineNum">     825 </span>            :         /* Set the completion timeout for 82575 chips */
<span class="lineNum">     826 </span><span class="lineNoCov">          0 :         if (hw-&gt;mac_type == em_82575 || hw-&gt;mac_type == em_82580 ||</span>
<span class="lineNum">     827 </span><span class="lineNoCov">          0 :             hw-&gt;mac_type == em_i210 || hw-&gt;mac_type == em_i350) {</span>
<span class="lineNum">     828 </span><span class="lineNoCov">          0 :                 ret_val = em_set_pciex_completion_timeout(hw);</span>
<span class="lineNum">     829 </span>            :                 if (ret_val) {              
<span class="lineNum">     830 </span>            :                         DEBUGOUT(&quot;PCI-E Set completion timeout has failed.\n&quot;);
<span class="lineNum">     831 </span>            :                 }
<span class="lineNum">     832 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     833 </span>            : 
<span class="lineNum">     834 </span>            :         /* Clear interrupt mask to stop board from generating interrupts */
<span class="lineNum">     835 </span>            :         DEBUGOUT(&quot;Masking off all interrupts\n&quot;);
<span class="lineNum">     836 </span><span class="lineNoCov">          0 :         E1000_WRITE_REG(hw, IMC, 0xffffffff);</span>
<span class="lineNum">     837 </span>            :         /*
<span class="lineNum">     838 </span>            :          * Disable the Transmit and Receive units.  Then delay to allow any
<span class="lineNum">     839 </span>            :          * pending transactions to complete before we hit the MAC with the
<span class="lineNum">     840 </span>            :          * global reset.
<span class="lineNum">     841 </span>            :          */
<span class="lineNum">     842 </span><span class="lineNoCov">          0 :         E1000_WRITE_REG(hw, RCTL, 0);</span>
<span class="lineNum">     843 </span><span class="lineNoCov">          0 :         E1000_WRITE_REG(hw, TCTL, E1000_TCTL_PSP);</span>
<span class="lineNum">     844 </span><span class="lineNoCov">          0 :         E1000_WRITE_FLUSH(hw);</span>
<span class="lineNum">     845 </span>            :         /*
<span class="lineNum">     846 </span>            :          * The tbi_compatibility_on Flag must be cleared when Rctl is
<span class="lineNum">     847 </span>            :          * cleared.
<span class="lineNum">     848 </span>            :          */
<span class="lineNum">     849 </span><span class="lineNoCov">          0 :         hw-&gt;tbi_compatibility_on = FALSE;</span>
<span class="lineNum">     850 </span>            :         /*
<span class="lineNum">     851 </span>            :          * Delay to allow any outstanding PCI transactions to complete before
<span class="lineNum">     852 </span>            :          * resetting the device
<span class="lineNum">     853 </span>            :          */
<span class="lineNum">     854 </span><span class="lineNoCov">          0 :         msec_delay(10);</span>
<span class="lineNum">     855 </span>            : 
<span class="lineNum">     856 </span><span class="lineNoCov">          0 :         ctrl = E1000_READ_REG(hw, CTRL);</span>
<span class="lineNum">     857 </span>            : 
<span class="lineNum">     858 </span>            :         /* Must reset the PHY before resetting the MAC */
<span class="lineNum">     859 </span><span class="lineNoCov">          0 :         if ((hw-&gt;mac_type == em_82541) || (hw-&gt;mac_type == em_82547)) {</span>
<span class="lineNum">     860 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG(hw, CTRL, (ctrl | E1000_CTRL_PHY_RST));</span>
<span class="lineNum">     861 </span><span class="lineNoCov">          0 :                 msec_delay(5);</span>
<span class="lineNum">     862 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     863 </span>            :         /*
<span class="lineNum">     864 </span>            :          * Must acquire the MDIO ownership before MAC reset. Ownership
<span class="lineNum">     865 </span>            :          * defaults to firmware after a reset.
<span class="lineNum">     866 </span>            :          */
<span class="lineNum">     867 </span><span class="lineNoCov">          0 :         if ((hw-&gt;mac_type == em_82573) || (hw-&gt;mac_type == em_82574)) {</span>
<span class="lineNum">     868 </span>            :                 timeout = 10;
<span class="lineNum">     869 </span>            : 
<span class="lineNum">     870 </span><span class="lineNoCov">          0 :                 extcnf_ctrl = E1000_READ_REG(hw, EXTCNF_CTRL);</span>
<span class="lineNum">     871 </span><span class="lineNoCov">          0 :                 extcnf_ctrl |= E1000_EXTCNF_CTRL_MDIO_SW_OWNERSHIP;</span>
<span class="lineNum">     872 </span>            : 
<span class="lineNum">     873 </span><span class="lineNoCov">          0 :                 do {</span>
<span class="lineNum">     874 </span><span class="lineNoCov">          0 :                         E1000_WRITE_REG(hw, EXTCNF_CTRL, extcnf_ctrl);</span>
<span class="lineNum">     875 </span><span class="lineNoCov">          0 :                         extcnf_ctrl = E1000_READ_REG(hw, EXTCNF_CTRL);</span>
<span class="lineNum">     876 </span>            : 
<span class="lineNum">     877 </span><span class="lineNoCov">          0 :                         if (extcnf_ctrl &amp; E1000_EXTCNF_CTRL_MDIO_SW_OWNERSHIP)</span>
<span class="lineNum">     878 </span>            :                                 break;
<span class="lineNum">     879 </span>            :                         else
<span class="lineNum">     880 </span><span class="lineNoCov">          0 :                                 extcnf_ctrl |= </span>
<span class="lineNum">     881 </span>            :                                     E1000_EXTCNF_CTRL_MDIO_SW_OWNERSHIP;
<span class="lineNum">     882 </span>            : 
<span class="lineNum">     883 </span><span class="lineNoCov">          0 :                         msec_delay(2);</span>
<span class="lineNum">     884 </span><span class="lineNoCov">          0 :                         timeout--;</span>
<span class="lineNum">     885 </span><span class="lineNoCov">          0 :                 } while (timeout);</span>
<span class="lineNum">     886 </span>            :         }
<span class="lineNum">     887 </span>            :         /* Workaround for ICH8 bit corruption issue in FIFO memory */
<span class="lineNum">     888 </span><span class="lineNoCov">          0 :         if (hw-&gt;mac_type == em_ich8lan) {</span>
<span class="lineNum">     889 </span>            :                 /* Set Tx and Rx buffer allocation to 8k apiece. */
<span class="lineNum">     890 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG(hw, PBA, E1000_PBA_8K);</span>
<span class="lineNum">     891 </span>            :                 /* Set Packet Buffer Size to 16k. */
<span class="lineNum">     892 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG(hw, PBS, E1000_PBS_16K);</span>
<span class="lineNum">     893 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     894 </span>            :         /*
<span class="lineNum">     895 </span>            :          * Issue a global reset to the MAC.  This will reset the chip's
<span class="lineNum">     896 </span>            :          * transmit, receive, DMA, and link units.  It will not effect the
<span class="lineNum">     897 </span>            :          * current PCI configuration.  The global reset bit is self-
<span class="lineNum">     898 </span>            :          * clearing, and should clear within a microsecond.
<span class="lineNum">     899 </span>            :          */
<span class="lineNum">     900 </span>            :         DEBUGOUT(&quot;Issuing a global reset to MAC\n&quot;);
<span class="lineNum">     901 </span>            : 
<span class="lineNum">     902 </span><span class="lineNoCov">          0 :         switch (hw-&gt;mac_type) {</span>
<span class="lineNum">     903 </span>            :         case em_82544:
<span class="lineNum">     904 </span>            :         case em_82540:
<span class="lineNum">     905 </span>            :         case em_82545:
<span class="lineNum">     906 </span>            :         case em_82546:
<span class="lineNum">     907 </span>            :         case em_82541:
<span class="lineNum">     908 </span>            :         case em_82541_rev_2:
<span class="lineNum">     909 </span>            :                 /*
<span class="lineNum">     910 </span>            :                  * These controllers can't ack the 64-bit write when issuing
<span class="lineNum">     911 </span>            :                  * the reset, so use IO-mapping as a workaround to issue the
<span class="lineNum">     912 </span>            :                  * reset
<span class="lineNum">     913 </span>            :                  */
<span class="lineNum">     914 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG_IO(hw, CTRL, (ctrl | E1000_CTRL_RST));</span>
<span class="lineNum">     915 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     916 </span>            :         case em_82545_rev_3:
<span class="lineNum">     917 </span>            :         case em_82546_rev_3:
<span class="lineNum">     918 </span>            :                 /* Reset is performed on a shadow of the control register */
<span class="lineNum">     919 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG(hw, CTRL_DUP, (ctrl | E1000_CTRL_RST));</span>
<span class="lineNum">     920 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     921 </span>            :         case em_ich8lan:
<span class="lineNum">     922 </span>            :         case em_ich9lan:
<span class="lineNum">     923 </span>            :         case em_ich10lan:
<span class="lineNum">     924 </span>            :         case em_pchlan:
<span class="lineNum">     925 </span>            :         case em_pch2lan:
<span class="lineNum">     926 </span>            :         case em_pch_lpt:
<span class="lineNum">     927 </span>            :         case em_pch_spt:
<span class="lineNum">     928 </span>            :         case em_pch_cnp:
<span class="lineNum">     929 </span><span class="lineNoCov">          0 :                 if (!hw-&gt;phy_reset_disable &amp;&amp;</span>
<span class="lineNum">     930 </span><span class="lineNoCov">          0 :                     em_check_phy_reset_block(hw) == E1000_SUCCESS) {</span>
<span class="lineNum">     931 </span>            :                         /*
<span class="lineNum">     932 </span>            :                          * PHY HW reset requires MAC CORE reset at the same
<span class="lineNum">     933 </span>            :                          * time to make sure the interface between MAC and
<span class="lineNum">     934 </span>            :                          * the external PHY is reset.
<span class="lineNum">     935 </span>            :                          */
<span class="lineNum">     936 </span><span class="lineNoCov">          0 :                         ctrl |= E1000_CTRL_PHY_RST;</span>
<span class="lineNum">     937 </span>            :                         /*
<span class="lineNum">     938 </span>            :                          * Gate automatic PHY configuration by hardware on
<span class="lineNum">     939 </span>            :                          * non-managed 82579
<span class="lineNum">     940 </span>            :                          */
<span class="lineNum">     941 </span><span class="lineNoCov">          0 :                         if ((hw-&gt;mac_type == em_pch2lan) &amp;&amp;</span>
<span class="lineNum">     942 </span><span class="lineNoCov">          0 :                                 !(E1000_READ_REG(hw, FWSM) &amp; E1000_FWSM_FW_VALID)) {</span>
<span class="lineNum">     943 </span><span class="lineNoCov">          0 :                                 em_gate_hw_phy_config_ich8lan(hw, TRUE);</span>
<span class="lineNum">     944 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">     945 </span>            :                 }
<span class="lineNum">     946 </span><span class="lineNoCov">          0 :                 em_get_software_flag(hw);</span>
<span class="lineNum">     947 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG(hw, CTRL, (ctrl | E1000_CTRL_RST));</span>
<span class="lineNum">     948 </span>            :                 /* HW reset releases software_flag */
<span class="lineNum">     949 </span><span class="lineNoCov">          0 :                 hw-&gt;sw_flag = 0;</span>
<span class="lineNum">     950 </span><span class="lineNoCov">          0 :                 msec_delay(20);</span>
<span class="lineNum">     951 </span>            : 
<span class="lineNum">     952 </span>            :                 /* Ungate automatic PHY configuration on non-managed 82579 */
<span class="lineNum">     953 </span><span class="lineNoCov">          0 :                 if (hw-&gt;mac_type == em_pch2lan &amp;&amp; !hw-&gt;phy_reset_disable &amp;&amp;</span>
<span class="lineNum">     954 </span><span class="lineNoCov">          0 :                     !(E1000_READ_REG(hw, FWSM) &amp; E1000_FWSM_FW_VALID)) {</span>
<span class="lineNum">     955 </span><span class="lineNoCov">          0 :                         msec_delay(10);</span>
<span class="lineNum">     956 </span><span class="lineNoCov">          0 :                         em_gate_hw_phy_config_ich8lan(hw, FALSE);</span>
<span class="lineNum">     957 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     958 </span>            :                 break;
<span class="lineNum">     959 </span>            :         default:
<span class="lineNum">     960 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG(hw, CTRL, (ctrl | E1000_CTRL_RST));</span>
<span class="lineNum">     961 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     962 </span>            :         }
<span class="lineNum">     963 </span>            : 
<span class="lineNum">     964 </span><span class="lineNoCov">          0 :         if (em_check_phy_reset_block(hw) == E1000_SUCCESS) {</span>
<span class="lineNum">     965 </span><span class="lineNoCov">          0 :                 if (hw-&gt;mac_type == em_pchlan) {</span>
<span class="lineNum">     966 </span><span class="lineNoCov">          0 :                         ret_val = em_hv_phy_workarounds_ich8lan(hw);</span>
<span class="lineNum">     967 </span><span class="lineNoCov">          0 :                         if (ret_val)</span>
<span class="lineNum">     968 </span><span class="lineNoCov">          0 :                                 return ret_val;</span>
<span class="lineNum">     969 </span>            :                 }
<span class="lineNum">     970 </span><span class="lineNoCov">          0 :                 else if (hw-&gt;mac_type == em_pch2lan) {</span>
<span class="lineNum">     971 </span><span class="lineNoCov">          0 :                         ret_val = em_lv_phy_workarounds_ich8lan(hw);</span>
<span class="lineNum">     972 </span><span class="lineNoCov">          0 :                         if (ret_val)</span>
<span class="lineNum">     973 </span><span class="lineNoCov">          0 :                                 return ret_val;</span>
<span class="lineNum">     974 </span>            :                 }
<span class="lineNum">     975 </span>            :         }
<span class="lineNum">     976 </span>            : 
<span class="lineNum">     977 </span>            :         /*
<span class="lineNum">     978 </span>            :          * After MAC reset, force reload of EEPROM to restore power-on
<span class="lineNum">     979 </span>            :          * settings to device.  Later controllers reload the EEPROM
<span class="lineNum">     980 </span>            :          * automatically, so just wait for reload to complete.
<span class="lineNum">     981 </span>            :          */
<span class="lineNum">     982 </span><span class="lineNoCov">          0 :         switch (hw-&gt;mac_type) {</span>
<span class="lineNum">     983 </span>            :         case em_82542_rev2_0:
<span class="lineNum">     984 </span>            :         case em_82542_rev2_1:
<span class="lineNum">     985 </span>            :         case em_82543:
<span class="lineNum">     986 </span>            :         case em_82544:
<span class="lineNum">     987 </span>            :                 /* Wait for reset to complete */
<span class="lineNum">     988 </span><span class="lineNoCov">          0 :                 usec_delay(10);</span>
<span class="lineNum">     989 </span><span class="lineNoCov">          0 :                 ctrl_ext = E1000_READ_REG(hw, CTRL_EXT);</span>
<span class="lineNum">     990 </span><span class="lineNoCov">          0 :                 ctrl_ext |= E1000_CTRL_EXT_EE_RST;</span>
<span class="lineNum">     991 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG(hw, CTRL_EXT, ctrl_ext);</span>
<span class="lineNum">     992 </span><span class="lineNoCov">          0 :                 E1000_WRITE_FLUSH(hw);</span>
<span class="lineNum">     993 </span>            :                 /* Wait for EEPROM reload */
<span class="lineNum">     994 </span><span class="lineNoCov">          0 :                 msec_delay(2);</span>
<span class="lineNum">     995 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     996 </span>            :         case em_82541:
<span class="lineNum">     997 </span>            :         case em_82541_rev_2:
<span class="lineNum">     998 </span>            :         case em_82547:
<span class="lineNum">     999 </span>            :         case em_82547_rev_2:
<span class="lineNum">    1000 </span>            :                 /* Wait for EEPROM reload */
<span class="lineNum">    1001 </span><span class="lineNoCov">          0 :                 msec_delay(20);</span>
<span class="lineNum">    1002 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1003 </span>            :         case em_82573:
<span class="lineNum">    1004 </span>            :         case em_82574:
<span class="lineNum">    1005 </span><span class="lineNoCov">          0 :                 if (em_is_onboard_nvm_eeprom(hw) == FALSE) {</span>
<span class="lineNum">    1006 </span><span class="lineNoCov">          0 :                         usec_delay(10);</span>
<span class="lineNum">    1007 </span><span class="lineNoCov">          0 :                         ctrl_ext = E1000_READ_REG(hw, CTRL_EXT);</span>
<span class="lineNum">    1008 </span><span class="lineNoCov">          0 :                         ctrl_ext |= E1000_CTRL_EXT_EE_RST;</span>
<span class="lineNum">    1009 </span><span class="lineNoCov">          0 :                         E1000_WRITE_REG(hw, CTRL_EXT, ctrl_ext);</span>
<span class="lineNum">    1010 </span><span class="lineNoCov">          0 :                         E1000_WRITE_FLUSH(hw);</span>
<span class="lineNum">    1011 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    1012 </span>            :                 /* FALLTHROUGH */
<span class="lineNum">    1013 </span>            : 
<span class="lineNum">    1014 </span>            :                 /* Auto read done will delay 5ms or poll based on mac type */
<span class="lineNum">    1015 </span><span class="lineNoCov">          0 :                 ret_val = em_get_auto_rd_done(hw);</span>
<span class="lineNum">    1016 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    1017 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    1018 </span>            :                 break;
<span class="lineNum">    1019 </span>            :         default:
<span class="lineNum">    1020 </span>            :                 /* Wait for EEPROM reload (it happens automatically) */
<span class="lineNum">    1021 </span><span class="lineNoCov">          0 :                 msec_delay(5);</span>
<span class="lineNum">    1022 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1023 </span>            :         }
<span class="lineNum">    1024 </span>            : 
<span class="lineNum">    1025 </span>            :         /* Disable HW ARPs on ASF enabled adapters */
<span class="lineNum">    1026 </span><span class="lineNoCov">          0 :         if (hw-&gt;mac_type &gt;= em_82540 &amp;&amp; hw-&gt;mac_type &lt;= em_82547_rev_2 &amp;&amp;</span>
<span class="lineNum">    1027 </span><span class="lineNoCov">          0 :             hw-&gt;mac_type != em_icp_xxxx) {</span>
<span class="lineNum">    1028 </span><span class="lineNoCov">          0 :                 manc = E1000_READ_REG(hw, MANC);</span>
<span class="lineNum">    1029 </span><span class="lineNoCov">          0 :                 manc &amp;= ~(E1000_MANC_ARP_EN);</span>
<span class="lineNum">    1030 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG(hw, MANC, manc);</span>
<span class="lineNum">    1031 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1032 </span><span class="lineNoCov">          0 :         if ((hw-&gt;mac_type == em_82541) || (hw-&gt;mac_type == em_82547)) {</span>
<span class="lineNum">    1033 </span><span class="lineNoCov">          0 :                 em_phy_init_script(hw);</span>
<span class="lineNum">    1034 </span>            : 
<span class="lineNum">    1035 </span>            :                 /* Configure activity LED after PHY reset */
<span class="lineNum">    1036 </span><span class="lineNoCov">          0 :                 led_ctrl = E1000_READ_REG(hw, LEDCTL);</span>
<span class="lineNum">    1037 </span><span class="lineNoCov">          0 :                 led_ctrl &amp;= IGP_ACTIVITY_LED_MASK;</span>
<span class="lineNum">    1038 </span><span class="lineNoCov">          0 :                 led_ctrl |= (IGP_ACTIVITY_LED_ENABLE | IGP_LED3_MODE);</span>
<span class="lineNum">    1039 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG(hw, LEDCTL, led_ctrl);</span>
<span class="lineNum">    1040 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1041 </span>            : 
<span class="lineNum">    1042 </span>            :         /*
<span class="lineNum">    1043 </span>            :          * For PCH, this write will make sure that any noise
<span class="lineNum">    1044 </span>            :          * will be detected as a CRC error and be dropped rather than show up
<span class="lineNum">    1045 </span>            :          * as a bad packet to the DMA engine.
<span class="lineNum">    1046 </span>            :          */
<span class="lineNum">    1047 </span><span class="lineNoCov">          0 :         if (hw-&gt;mac_type == em_pchlan)</span>
<span class="lineNum">    1048 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG(hw, CRC_OFFSET, 0x65656565);</span>
<span class="lineNum">    1049 </span>            :         
<span class="lineNum">    1050 </span>            :         /* Clear interrupt mask to stop board from generating interrupts */
<span class="lineNum">    1051 </span>            :         DEBUGOUT(&quot;Masking off all interrupts\n&quot;);
<span class="lineNum">    1052 </span><span class="lineNoCov">          0 :         E1000_WRITE_REG(hw, IMC, 0xffffffff);</span>
<span class="lineNum">    1053 </span>            : 
<span class="lineNum">    1054 </span>            :         /* Clear any pending interrupt events. */
<span class="lineNum">    1055 </span><span class="lineNoCov">          0 :         icr = E1000_READ_REG(hw, ICR);</span>
<span class="lineNum">    1056 </span>            : 
<span class="lineNum">    1057 </span>            :         /* If MWI was previously enabled, reenable it. */
<span class="lineNum">    1058 </span><span class="lineNoCov">          0 :         if (hw-&gt;mac_type == em_82542_rev2_0) {</span>
<span class="lineNum">    1059 </span><span class="lineNoCov">          0 :                 if (hw-&gt;pci_cmd_word &amp; CMD_MEM_WRT_INVALIDATE)</span>
<span class="lineNum">    1060 </span><span class="lineNoCov">          0 :                         em_pci_set_mwi(hw);</span>
<span class="lineNum">    1061 </span>            :         }
<span class="lineNum">    1062 </span><span class="lineNoCov">          0 :         if (IS_ICH8(hw-&gt;mac_type)) {</span>
<span class="lineNum">    1063 </span><span class="lineNoCov">          0 :                 uint32_t kab = E1000_READ_REG(hw, KABGTXD);</span>
<span class="lineNum">    1064 </span><span class="lineNoCov">          0 :                 kab |= E1000_KABGTXD_BGSQLBIAS;</span>
<span class="lineNum">    1065 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG(hw, KABGTXD, kab);</span>
<span class="lineNum">    1066 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1067 </span>            : 
<span class="lineNum">    1068 </span><span class="lineNoCov">          0 :         if (hw-&gt;mac_type == em_82580 || hw-&gt;mac_type == em_i350) {</span>
<span class="lineNum">    1069 </span>            :                 uint32_t mdicnfg;
<span class="lineNum">    1070 </span><span class="lineNoCov">          0 :                 uint16_t nvm_data;</span>
<span class="lineNum">    1071 </span>            : 
<span class="lineNum">    1072 </span>            :                 /* clear global device reset status bit */
<span class="lineNum">    1073 </span><span class="lineNoCov">          0 :                 EM_WRITE_REG(hw, E1000_STATUS, E1000_STATUS_DEV_RST_SET);</span>
<span class="lineNum">    1074 </span>            : 
<span class="lineNum">    1075 </span><span class="lineNoCov">          0 :                 em_read_eeprom(hw, EEPROM_INIT_CONTROL3_PORT_A +</span>
<span class="lineNum">    1076 </span><span class="lineNoCov">          0 :                     NVM_82580_LAN_FUNC_OFFSET(hw-&gt;bus_func), 1,</span>
<span class="lineNum">    1077 </span>            :                     &amp;nvm_data);
<span class="lineNum">    1078 </span>            : 
<span class="lineNum">    1079 </span><span class="lineNoCov">          0 :                 mdicnfg = EM_READ_REG(hw, E1000_MDICNFG);</span>
<span class="lineNum">    1080 </span><span class="lineNoCov">          0 :                 if (nvm_data &amp; NVM_WORD24_EXT_MDIO)</span>
<span class="lineNum">    1081 </span><span class="lineNoCov">          0 :                         mdicnfg |= E1000_MDICNFG_EXT_MDIO;</span>
<span class="lineNum">    1082 </span><span class="lineNoCov">          0 :                 if (nvm_data &amp; NVM_WORD24_COM_MDIO)</span>
<span class="lineNum">    1083 </span><span class="lineNoCov">          0 :                         mdicnfg |= E1000_MDICNFG_COM_MDIO;</span>
<span class="lineNum">    1084 </span><span class="lineNoCov">          0 :                 EM_WRITE_REG(hw, E1000_MDICNFG, mdicnfg);</span>
<span class="lineNum">    1085 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1086 </span>            : 
<span class="lineNum">    1087 </span><span class="lineNoCov">          0 :         if (hw-&gt;mac_type == em_i210 || hw-&gt;mac_type == em_i350)</span>
<span class="lineNum">    1088 </span><span class="lineNoCov">          0 :                 em_set_eee_i350(hw);</span>
<span class="lineNum">    1089 </span>            : 
<span class="lineNum">    1090 </span><span class="lineNoCov">          0 :         return E1000_SUCCESS;</span>
<span class="lineNum">    1091 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1092 </span>            : 
<span class="lineNum">    1093 </span>            : /******************************************************************************
<span class="lineNum">    1094 </span>            :  *
<span class="lineNum">    1095 </span>            :  * Initialize a number of hardware-dependent bits
<span class="lineNum">    1096 </span>            :  *
<span class="lineNum">    1097 </span>            :  * hw: Struct containing variables accessed by shared code
<span class="lineNum">    1098 </span>            :  *
<a name="1099"><span class="lineNum">    1099 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    1100 </span>            : STATIC void
<span class="lineNum">    1101 </span><span class="lineNoCov">          0 : em_initialize_hardware_bits(struct em_hw *hw)</span>
<span class="lineNum">    1102 </span>            : {
<span class="lineNum">    1103 </span>            :         DEBUGFUNC(&quot;em_initialize_hardware_bits&quot;);
<span class="lineNum">    1104 </span>            : 
<span class="lineNum">    1105 </span><span class="lineNoCov">          0 :         if ((hw-&gt;mac_type &gt;= em_82571) &amp;&amp; (!hw-&gt;initialize_hw_bits_disable)) {</span>
<span class="lineNum">    1106 </span>            :                 /* Settings common to all silicon */
<span class="lineNum">    1107 </span>            :                 uint32_t reg_ctrl, reg_ctrl_ext;
<span class="lineNum">    1108 </span>            :                 uint32_t reg_tarc0, reg_tarc1;
<span class="lineNum">    1109 </span>            :                 uint32_t reg_tctl;
<span class="lineNum">    1110 </span>            :                 uint32_t reg_txdctl, reg_txdctl1;
<span class="lineNum">    1111 </span><span class="lineNoCov">          0 :                 reg_tarc0 = E1000_READ_REG(hw, TARC0);</span>
<span class="lineNum">    1112 </span><span class="lineNoCov">          0 :                 reg_tarc0 &amp;= ~0x78000000;   /* Clear bits 30, 29, 28, and</span>
<span class="lineNum">    1113 </span>            :                                                  * 27 */
<span class="lineNum">    1114 </span>            : 
<span class="lineNum">    1115 </span><span class="lineNoCov">          0 :                 reg_txdctl = E1000_READ_REG(hw, TXDCTL);</span>
<span class="lineNum">    1116 </span><span class="lineNoCov">          0 :                 reg_txdctl |= E1000_TXDCTL_COUNT_DESC;  /* Set bit 22 */</span>
<span class="lineNum">    1117 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG(hw, TXDCTL, reg_txdctl);</span>
<span class="lineNum">    1118 </span>            : 
<span class="lineNum">    1119 </span><span class="lineNoCov">          0 :                 reg_txdctl1 = E1000_READ_REG(hw, TXDCTL1);</span>
<span class="lineNum">    1120 </span><span class="lineNoCov">          0 :                 reg_txdctl1 |= E1000_TXDCTL_COUNT_DESC; /* Set bit 22 */</span>
<span class="lineNum">    1121 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG(hw, TXDCTL1, reg_txdctl1);</span>
<span class="lineNum">    1122 </span>            : 
<span class="lineNum">    1123 </span><span class="lineNoCov">          0 :                 switch (hw-&gt;mac_type) {</span>
<span class="lineNum">    1124 </span>            :                 case em_82571:
<span class="lineNum">    1125 </span>            :                 case em_82572:
<span class="lineNum">    1126 </span><span class="lineNoCov">          0 :                         reg_tarc1 = E1000_READ_REG(hw, TARC1);</span>
<span class="lineNum">    1127 </span><span class="lineNoCov">          0 :                         reg_tctl = E1000_READ_REG(hw, TCTL);</span>
<span class="lineNum">    1128 </span>            : 
<span class="lineNum">    1129 </span>            :                         /* Set the phy Tx compatible mode bits */
<span class="lineNum">    1130 </span><span class="lineNoCov">          0 :                         reg_tarc1 &amp;= ~0x60000000; /* Clear bits 30 and 29 */</span>
<span class="lineNum">    1131 </span>            : 
<span class="lineNum">    1132 </span><span class="lineNoCov">          0 :                         reg_tarc0 |= 0x07800000; /* Set TARC0 bits 23-26 */</span>
<span class="lineNum">    1133 </span><span class="lineNoCov">          0 :                         reg_tarc1 |= 0x07000000; /* Set TARC1 bits 24-26 */</span>
<span class="lineNum">    1134 </span>            : 
<span class="lineNum">    1135 </span><span class="lineNoCov">          0 :                         if (reg_tctl &amp; E1000_TCTL_MULR)</span>
<span class="lineNum">    1136 </span>            :                                 /* Clear bit 28 if MULR is 1b */ 
<span class="lineNum">    1137 </span><span class="lineNoCov">          0 :                                 reg_tarc1 &amp;= ~0x10000000;</span>
<span class="lineNum">    1138 </span>            :                         else
<span class="lineNum">    1139 </span>            :                                 /* Set bit 28 if MULR is 0b */
<span class="lineNum">    1140 </span><span class="lineNoCov">          0 :                                 reg_tarc1 |= 0x10000000;</span>
<span class="lineNum">    1141 </span>            : 
<span class="lineNum">    1142 </span><span class="lineNoCov">          0 :                         E1000_WRITE_REG(hw, TARC1, reg_tarc1);</span>
<span class="lineNum">    1143 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1144 </span>            :                 case em_82573:
<span class="lineNum">    1145 </span>            :                 case em_82574:
<span class="lineNum">    1146 </span><span class="lineNoCov">          0 :                         reg_ctrl_ext = E1000_READ_REG(hw, CTRL_EXT);</span>
<span class="lineNum">    1147 </span><span class="lineNoCov">          0 :                         reg_ctrl = E1000_READ_REG(hw, CTRL);</span>
<span class="lineNum">    1148 </span>            : 
<span class="lineNum">    1149 </span><span class="lineNoCov">          0 :                         reg_ctrl_ext &amp;= ~0x00800000;        /* Clear bit 23 */</span>
<span class="lineNum">    1150 </span><span class="lineNoCov">          0 :                         reg_ctrl_ext |= 0x00400000;     /* Set bit 22 */</span>
<span class="lineNum">    1151 </span><span class="lineNoCov">          0 :                         reg_ctrl &amp;= ~0x20000000;    /* Clear bit 29 */</span>
<span class="lineNum">    1152 </span>            : 
<span class="lineNum">    1153 </span><span class="lineNoCov">          0 :                         E1000_WRITE_REG(hw, CTRL_EXT, reg_ctrl_ext);</span>
<span class="lineNum">    1154 </span><span class="lineNoCov">          0 :                         E1000_WRITE_REG(hw, CTRL, reg_ctrl);</span>
<span class="lineNum">    1155 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1156 </span>            :                 case em_80003es2lan:
<span class="lineNum">    1157 </span><span class="lineNoCov">          0 :                         if ((hw-&gt;media_type == em_media_type_fiber) ||</span>
<span class="lineNum">    1158 </span><span class="lineNoCov">          0 :                         (hw-&gt;media_type == em_media_type_internal_serdes)) {</span>
<span class="lineNum">    1159 </span>            :                                 /* Clear bit 20 */
<span class="lineNum">    1160 </span><span class="lineNoCov">          0 :                                 reg_tarc0 &amp;= ~0x00100000;</span>
<span class="lineNum">    1161 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">    1162 </span><span class="lineNoCov">          0 :                         reg_tctl = E1000_READ_REG(hw, TCTL);</span>
<span class="lineNum">    1163 </span><span class="lineNoCov">          0 :                         reg_tarc1 = E1000_READ_REG(hw, TARC1);</span>
<span class="lineNum">    1164 </span><span class="lineNoCov">          0 :                         if (reg_tctl &amp; E1000_TCTL_MULR)</span>
<span class="lineNum">    1165 </span>            :                                 /* Clear bit 28 if MULR is 1b */
<span class="lineNum">    1166 </span><span class="lineNoCov">          0 :                                 reg_tarc1 &amp;= ~0x10000000;</span>
<span class="lineNum">    1167 </span>            :                         else
<span class="lineNum">    1168 </span>            :                                 /* Set bit 28 if MULR is 0b */
<span class="lineNum">    1169 </span><span class="lineNoCov">          0 :                                 reg_tarc1 |= 0x10000000;</span>
<span class="lineNum">    1170 </span>            : 
<span class="lineNum">    1171 </span><span class="lineNoCov">          0 :                         E1000_WRITE_REG(hw, TARC1, reg_tarc1);</span>
<span class="lineNum">    1172 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1173 </span>            :                 case em_ich8lan:
<span class="lineNum">    1174 </span>            :                 case em_ich9lan:
<span class="lineNum">    1175 </span>            :                 case em_ich10lan:
<span class="lineNum">    1176 </span>            :                 case em_pchlan:
<span class="lineNum">    1177 </span>            :                 case em_pch2lan:
<span class="lineNum">    1178 </span>            :                 case em_pch_lpt:
<span class="lineNum">    1179 </span>            :                 case em_pch_spt:
<span class="lineNum">    1180 </span>            :                 case em_pch_cnp:
<span class="lineNum">    1181 </span><span class="lineNoCov">          0 :                         if (hw-&gt;mac_type == em_ich8lan)</span>
<span class="lineNum">    1182 </span>            :                                 /* Set TARC0 bits 29 and 28 */
<span class="lineNum">    1183 </span><span class="lineNoCov">          0 :                                 reg_tarc0 |= 0x30000000;</span>
<span class="lineNum">    1184 </span>            : 
<span class="lineNum">    1185 </span><span class="lineNoCov">          0 :                         reg_ctrl_ext = E1000_READ_REG(hw, CTRL_EXT);</span>
<span class="lineNum">    1186 </span><span class="lineNoCov">          0 :                         reg_ctrl_ext |= 0x00400000;     /* Set bit 22 */</span>
<span class="lineNum">    1187 </span>            :                         /* Enable PHY low-power state when MAC is at D3 w/o WoL */
<span class="lineNum">    1188 </span><span class="lineNoCov">          0 :                         if (hw-&gt;mac_type &gt;= em_pchlan)</span>
<span class="lineNum">    1189 </span><span class="lineNoCov">          0 :                                 reg_ctrl_ext |= E1000_CTRL_EXT_PHYPDEN;</span>
<span class="lineNum">    1190 </span><span class="lineNoCov">          0 :                         E1000_WRITE_REG(hw, CTRL_EXT, reg_ctrl_ext);</span>
<span class="lineNum">    1191 </span>            : 
<span class="lineNum">    1192 </span><span class="lineNoCov">          0 :                         reg_tarc0 |= 0x0d800000;        /* Set TARC0 bits 23,</span>
<span class="lineNum">    1193 </span>            :                                                          * 24, 26, 27 */
<span class="lineNum">    1194 </span>            : 
<span class="lineNum">    1195 </span><span class="lineNoCov">          0 :                         reg_tarc1 = E1000_READ_REG(hw, TARC1);</span>
<span class="lineNum">    1196 </span><span class="lineNoCov">          0 :                         reg_tctl = E1000_READ_REG(hw, TCTL);</span>
<span class="lineNum">    1197 </span>            : 
<span class="lineNum">    1198 </span><span class="lineNoCov">          0 :                         if (reg_tctl &amp; E1000_TCTL_MULR)</span>
<span class="lineNum">    1199 </span>            :                                 /* Clear bit 28 if MULR is 1b */
<span class="lineNum">    1200 </span><span class="lineNoCov">          0 :                                 reg_tarc1 &amp;= ~0x10000000;</span>
<span class="lineNum">    1201 </span>            :                         else
<span class="lineNum">    1202 </span>            :                                 /* Set bit 28 if MULR is 0b */
<span class="lineNum">    1203 </span><span class="lineNoCov">          0 :                                 reg_tarc1 |= 0x10000000;</span>
<span class="lineNum">    1204 </span>            : 
<span class="lineNum">    1205 </span><span class="lineNoCov">          0 :                         reg_tarc1 |= 0x45000000;        /* Set bit 24, 26 and </span>
<span class="lineNum">    1206 </span>            :                                                          * 30 */
<span class="lineNum">    1207 </span>            : 
<span class="lineNum">    1208 </span><span class="lineNoCov">          0 :                         E1000_WRITE_REG(hw, TARC1, reg_tarc1);</span>
<span class="lineNum">    1209 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1210 </span>            :                 default:
<span class="lineNum">    1211 </span>            :                         break;
<span class="lineNum">    1212 </span>            :                 }
<span class="lineNum">    1213 </span>            : 
<span class="lineNum">    1214 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG(hw, TARC0, reg_tarc0);</span>
<span class="lineNum">    1215 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1216 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1217 </span>            : 
<span class="lineNum">    1218 </span>            : /**
<span class="lineNum">    1219 </span>            :  *  e1000_toggle_lanphypc_pch_lpt - toggle the LANPHYPC pin value
<span class="lineNum">    1220 </span>            :  *  @hw: pointer to the HW structure
<span class="lineNum">    1221 </span>            :  *
<span class="lineNum">    1222 </span>            :  *  Toggling the LANPHYPC pin value fully power-cycles the PHY and is
<span class="lineNum">    1223 </span>            :  *  used to reset the PHY to a quiescent state when necessary.
<a name="1224"><span class="lineNum">    1224 </span>            :  **/</a>
<span class="lineNum">    1225 </span>            : static void
<span class="lineNum">    1226 </span><span class="lineNoCov">          0 : em_toggle_lanphypc_pch_lpt(struct em_hw *hw)</span>
<span class="lineNum">    1227 </span>            : {
<span class="lineNum">    1228 </span>            :         uint32_t mac_reg;
<span class="lineNum">    1229 </span>            : 
<span class="lineNum">    1230 </span>            :         DEBUGFUNC(&quot;e1000_toggle_lanphypc_pch_lpt&quot;);
<span class="lineNum">    1231 </span>            : 
<span class="lineNum">    1232 </span>            :         /* Set Phy Config Counter to 50msec */
<span class="lineNum">    1233 </span><span class="lineNoCov">          0 :         mac_reg = E1000_READ_REG(hw, FEXTNVM3);</span>
<span class="lineNum">    1234 </span><span class="lineNoCov">          0 :         mac_reg &amp;= ~E1000_FEXTNVM3_PHY_CFG_COUNTER_MASK;</span>
<span class="lineNum">    1235 </span><span class="lineNoCov">          0 :         mac_reg |= E1000_FEXTNVM3_PHY_CFG_COUNTER_50MSEC;</span>
<span class="lineNum">    1236 </span><span class="lineNoCov">          0 :         E1000_WRITE_REG(hw, FEXTNVM3, mac_reg);</span>
<span class="lineNum">    1237 </span>            : 
<span class="lineNum">    1238 </span>            :         /* Toggle LANPHYPC Value bit */
<span class="lineNum">    1239 </span><span class="lineNoCov">          0 :         mac_reg = E1000_READ_REG(hw, CTRL);</span>
<span class="lineNum">    1240 </span><span class="lineNoCov">          0 :         mac_reg |= E1000_CTRL_LANPHYPC_OVERRIDE;</span>
<span class="lineNum">    1241 </span><span class="lineNoCov">          0 :         mac_reg &amp;= ~E1000_CTRL_LANPHYPC_VALUE;</span>
<span class="lineNum">    1242 </span><span class="lineNoCov">          0 :         E1000_WRITE_REG(hw, CTRL, mac_reg);</span>
<span class="lineNum">    1243 </span><span class="lineNoCov">          0 :         E1000_WRITE_FLUSH(hw);</span>
<span class="lineNum">    1244 </span><span class="lineNoCov">          0 :         msec_delay(1);</span>
<span class="lineNum">    1245 </span><span class="lineNoCov">          0 :         mac_reg &amp;= ~E1000_CTRL_LANPHYPC_OVERRIDE;</span>
<span class="lineNum">    1246 </span><span class="lineNoCov">          0 :         E1000_WRITE_REG(hw, CTRL, mac_reg);</span>
<span class="lineNum">    1247 </span><span class="lineNoCov">          0 :         E1000_WRITE_FLUSH(hw);</span>
<span class="lineNum">    1248 </span>            : 
<span class="lineNum">    1249 </span><span class="lineNoCov">          0 :         if (hw-&gt;mac_type &lt; em_pch_lpt) {</span>
<span class="lineNum">    1250 </span><span class="lineNoCov">          0 :                 msec_delay(50);</span>
<span class="lineNum">    1251 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    1252 </span>            :                 uint16_t count = 20;
<span class="lineNum">    1253 </span>            : 
<span class="lineNum">    1254 </span><span class="lineNoCov">          0 :                 do {</span>
<span class="lineNum">    1255 </span><span class="lineNoCov">          0 :                         msec_delay(5);</span>
<span class="lineNum">    1256 </span><span class="lineNoCov">          0 :                 } while (!(E1000_READ_REG(hw, CTRL_EXT) &amp;</span>
<span class="lineNum">    1257 </span><span class="lineNoCov">          0 :                     E1000_CTRL_EXT_LPCD) &amp;&amp; count--);</span>
<span class="lineNum">    1258 </span>            : 
<span class="lineNum">    1259 </span><span class="lineNoCov">          0 :                 msec_delay(30);</span>
<span class="lineNum">    1260 </span>            :         }
<span class="lineNum">    1261 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1262 </span>            : 
<span class="lineNum">    1263 </span>            : /**
<span class="lineNum">    1264 </span>            :  *  em_disable_ulp_lpt_lp - unconfigure Ultra Low Power mode for LynxPoint-LP
<span class="lineNum">    1265 </span>            :  *  @hw: pointer to the HW structure
<span class="lineNum">    1266 </span>            :  *  @force: boolean indicating whether or not to force disabling ULP
<span class="lineNum">    1267 </span>            :  *
<span class="lineNum">    1268 </span>            :  *  Un-configure ULP mode when link is up, the system is transitioned from
<span class="lineNum">    1269 </span>            :  *  Sx or the driver is unloaded.  If on a Manageability Engine (ME) enabled
<span class="lineNum">    1270 </span>            :  *  system, poll for an indication from ME that ULP has been un-configured.
<span class="lineNum">    1271 </span>            :  *  If not on an ME enabled system, un-configure the ULP mode by software.
<span class="lineNum">    1272 </span>            :  *
<span class="lineNum">    1273 </span>            :  *  During nominal operation, this function is called when link is acquired
<span class="lineNum">    1274 </span>            :  *  to disable ULP mode (force=FALSE); otherwise, for example when unloading
<span class="lineNum">    1275 </span>            :  *  the driver or during Sx-&gt;S0 transitions, this is called with force=TRUE
<span class="lineNum">    1276 </span>            :  *  to forcibly disable ULP.
<a name="1277"><span class="lineNum">    1277 </span>            :  */</a>
<span class="lineNum">    1278 </span>            : static int
<span class="lineNum">    1279 </span><span class="lineNoCov">          0 : em_disable_ulp_lpt_lp(struct em_hw *hw, bool force)</span>
<span class="lineNum">    1280 </span>            : {
<span class="lineNum">    1281 </span>            :         int ret_val = E1000_SUCCESS;
<span class="lineNum">    1282 </span>            :         uint32_t mac_reg;
<span class="lineNum">    1283 </span><span class="lineNoCov">          0 :         uint16_t phy_reg;</span>
<span class="lineNum">    1284 </span>            :         int i = 0;
<span class="lineNum">    1285 </span>            : 
<span class="lineNum">    1286 </span><span class="lineNoCov">          0 :         if ((hw-&gt;mac_type &lt; em_pch_lpt) ||</span>
<span class="lineNum">    1287 </span><span class="lineNoCov">          0 :             (hw-&gt;device_id == E1000_DEV_ID_PCH_LPT_I217_LM) ||</span>
<span class="lineNum">    1288 </span><span class="lineNoCov">          0 :             (hw-&gt;device_id == E1000_DEV_ID_PCH_LPT_I217_V) ||</span>
<span class="lineNum">    1289 </span><span class="lineNoCov">          0 :             (hw-&gt;device_id == E1000_DEV_ID_PCH_I218_LM2) ||</span>
<span class="lineNum">    1290 </span><span class="lineNoCov">          0 :             (hw-&gt;device_id == E1000_DEV_ID_PCH_I218_V2))</span>
<span class="lineNum">    1291 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    1292 </span>            : 
<span class="lineNum">    1293 </span><span class="lineNoCov">          0 :         if (E1000_READ_REG(hw, FWSM) &amp; E1000_FWSM_FW_VALID) {</span>
<span class="lineNum">    1294 </span><span class="lineNoCov">          0 :                 if (force) {</span>
<span class="lineNum">    1295 </span>            :                         /* Request ME un-configure ULP mode in the PHY */
<span class="lineNum">    1296 </span><span class="lineNoCov">          0 :                         mac_reg = E1000_READ_REG(hw, H2ME);</span>
<span class="lineNum">    1297 </span><span class="lineNoCov">          0 :                         mac_reg &amp;= ~E1000_H2ME_ULP;</span>
<span class="lineNum">    1298 </span><span class="lineNoCov">          0 :                         mac_reg |= E1000_H2ME_ENFORCE_SETTINGS;</span>
<span class="lineNum">    1299 </span><span class="lineNoCov">          0 :                         E1000_WRITE_REG(hw, H2ME, mac_reg);</span>
<span class="lineNum">    1300 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    1301 </span>            : 
<span class="lineNum">    1302 </span>            :                 /* Poll up to 300msec for ME to clear ULP_CFG_DONE. */
<span class="lineNum">    1303 </span><span class="lineNoCov">          0 :                 while (E1000_READ_REG(hw, FWSM) &amp; E1000_FWSM_ULP_CFG_DONE) {</span>
<span class="lineNum">    1304 </span><span class="lineNoCov">          0 :                         if (i++ == 30) {</span>
<span class="lineNum">    1305 </span>            :                                 ret_val = -E1000_ERR_PHY;
<span class="lineNum">    1306 </span><span class="lineNoCov">          0 :                                 goto out;</span>
<span class="lineNum">    1307 </span>            :                         }
<span class="lineNum">    1308 </span>            : 
<span class="lineNum">    1309 </span><span class="lineNoCov">          0 :                         msec_delay(10);</span>
<span class="lineNum">    1310 </span>            :                 }
<span class="lineNum">    1311 </span>            :                 DEBUGOUT1(&quot;ULP_CONFIG_DONE cleared after %dmsec\n&quot;, i * 10);
<span class="lineNum">    1312 </span>            : 
<span class="lineNum">    1313 </span><span class="lineNoCov">          0 :                 if (force) {</span>
<span class="lineNum">    1314 </span>            :                         mac_reg = E1000_READ_REG(hw, H2ME);
<span class="lineNum">    1315 </span><span class="lineNoCov">          0 :                         mac_reg &amp;= ~E1000_H2ME_ENFORCE_SETTINGS;</span>
<span class="lineNum">    1316 </span><span class="lineNoCov">          0 :                         E1000_WRITE_REG(hw, H2ME, mac_reg);</span>
<span class="lineNum">    1317 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    1318 </span>            :                         /* Clear H2ME.ULP after ME ULP configuration */
<span class="lineNum">    1319 </span>            :                         mac_reg = E1000_READ_REG(hw, H2ME);
<span class="lineNum">    1320 </span><span class="lineNoCov">          0 :                         mac_reg &amp;= ~E1000_H2ME_ULP;</span>
<span class="lineNum">    1321 </span><span class="lineNoCov">          0 :                         E1000_WRITE_REG(hw, H2ME, mac_reg);</span>
<span class="lineNum">    1322 </span>            :                 }
<span class="lineNum">    1323 </span>            : 
<span class="lineNum">    1324 </span>            :                 goto out;
<span class="lineNum">    1325 </span>            :         }
<span class="lineNum">    1326 </span>            : 
<span class="lineNum">    1327 </span><span class="lineNoCov">          0 :         ret_val = em_get_software_flag(hw);</span>
<span class="lineNum">    1328 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">    1329 </span>            :                 goto out;
<span class="lineNum">    1330 </span>            : 
<span class="lineNum">    1331 </span><span class="lineNoCov">          0 :         if (force)</span>
<span class="lineNum">    1332 </span>            :                 /* Toggle LANPHYPC Value bit */
<span class="lineNum">    1333 </span><span class="lineNoCov">          0 :                 em_toggle_lanphypc_pch_lpt(hw);</span>
<span class="lineNum">    1334 </span>            : 
<span class="lineNum">    1335 </span>            :         /* Unforce SMBus mode in PHY */
<span class="lineNum">    1336 </span><span class="lineNoCov">          0 :         ret_val = em_read_phy_reg(hw, CV_SMB_CTRL, &amp;phy_reg);</span>
<span class="lineNum">    1337 </span><span class="lineNoCov">          0 :         if (ret_val) {</span>
<span class="lineNum">    1338 </span>            :                 /* The MAC might be in PCIe mode, so temporarily force to
<span class="lineNum">    1339 </span>            :                  * SMBus mode in order to access the PHY.
<span class="lineNum">    1340 </span>            :                  */
<span class="lineNum">    1341 </span><span class="lineNoCov">          0 :                 mac_reg = E1000_READ_REG(hw, CTRL_EXT);</span>
<span class="lineNum">    1342 </span><span class="lineNoCov">          0 :                 mac_reg |= E1000_CTRL_EXT_FORCE_SMBUS;</span>
<span class="lineNum">    1343 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG(hw, CTRL_EXT, mac_reg);</span>
<span class="lineNum">    1344 </span>            : 
<span class="lineNum">    1345 </span><span class="lineNoCov">          0 :                 msec_delay(50);</span>
<span class="lineNum">    1346 </span>            : 
<span class="lineNum">    1347 </span><span class="lineNoCov">          0 :                 ret_val = em_read_phy_reg(hw, CV_SMB_CTRL, &amp;phy_reg);</span>
<span class="lineNum">    1348 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    1349 </span>            :                         goto release;
<span class="lineNum">    1350 </span>            :         }
<span class="lineNum">    1351 </span><span class="lineNoCov">          0 :         phy_reg &amp;= ~CV_SMB_CTRL_FORCE_SMBUS;</span>
<span class="lineNum">    1352 </span><span class="lineNoCov">          0 :         em_write_phy_reg(hw, CV_SMB_CTRL, phy_reg);</span>
<span class="lineNum">    1353 </span>            : 
<span class="lineNum">    1354 </span>            :         /* Unforce SMBus mode in MAC */
<span class="lineNum">    1355 </span><span class="lineNoCov">          0 :         mac_reg = E1000_READ_REG(hw, CTRL_EXT);</span>
<span class="lineNum">    1356 </span><span class="lineNoCov">          0 :         mac_reg &amp;= ~E1000_CTRL_EXT_FORCE_SMBUS;</span>
<span class="lineNum">    1357 </span><span class="lineNoCov">          0 :         E1000_WRITE_REG(hw, CTRL_EXT, mac_reg);</span>
<span class="lineNum">    1358 </span>            : 
<span class="lineNum">    1359 </span>            :         /* When ULP mode was previously entered, K1 was disabled by the
<span class="lineNum">    1360 </span>            :          * hardware.  Re-Enable K1 in the PHY when exiting ULP.
<span class="lineNum">    1361 </span>            :          */
<span class="lineNum">    1362 </span><span class="lineNoCov">          0 :         ret_val = em_read_phy_reg(hw, HV_PM_CTRL, &amp;phy_reg);</span>
<span class="lineNum">    1363 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">    1364 </span>            :                 goto release;
<span class="lineNum">    1365 </span><span class="lineNoCov">          0 :         phy_reg |= HV_PM_CTRL_K1_ENABLE;</span>
<span class="lineNum">    1366 </span><span class="lineNoCov">          0 :         em_write_phy_reg(hw, HV_PM_CTRL, phy_reg);</span>
<span class="lineNum">    1367 </span>            : 
<span class="lineNum">    1368 </span>            :         /* Clear ULP enabled configuration */
<span class="lineNum">    1369 </span><span class="lineNoCov">          0 :         ret_val = em_read_phy_reg(hw, I218_ULP_CONFIG1, &amp;phy_reg);</span>
<span class="lineNum">    1370 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">    1371 </span>            :                 goto release;
<span class="lineNum">    1372 </span><span class="lineNoCov">          0 :         phy_reg &amp;= ~(I218_ULP_CONFIG1_IND |</span>
<span class="lineNum">    1373 </span>            :                      I218_ULP_CONFIG1_STICKY_ULP |
<span class="lineNum">    1374 </span>            :                      I218_ULP_CONFIG1_RESET_TO_SMBUS |
<span class="lineNum">    1375 </span>            :                      I218_ULP_CONFIG1_WOL_HOST |
<span class="lineNum">    1376 </span>            :                      I218_ULP_CONFIG1_INBAND_EXIT |
<span class="lineNum">    1377 </span>            :                      I218_ULP_CONFIG1_EN_ULP_LANPHYPC |
<span class="lineNum">    1378 </span>            :                      I218_ULP_CONFIG1_DIS_CLR_STICKY_ON_PERST |
<span class="lineNum">    1379 </span>            :                      I218_ULP_CONFIG1_DISABLE_SMB_PERST);
<span class="lineNum">    1380 </span><span class="lineNoCov">          0 :         em_write_phy_reg(hw, I218_ULP_CONFIG1, phy_reg);</span>
<span class="lineNum">    1381 </span>            : 
<span class="lineNum">    1382 </span>            :         /* Commit ULP changes by starting auto ULP configuration */
<span class="lineNum">    1383 </span><span class="lineNoCov">          0 :         phy_reg |= I218_ULP_CONFIG1_START;</span>
<span class="lineNum">    1384 </span><span class="lineNoCov">          0 :         em_write_phy_reg(hw, I218_ULP_CONFIG1, phy_reg);</span>
<span class="lineNum">    1385 </span>            : 
<span class="lineNum">    1386 </span>            :         /* Clear Disable SMBus Release on PERST# in MAC */
<span class="lineNum">    1387 </span><span class="lineNoCov">          0 :         mac_reg = E1000_READ_REG(hw, FEXTNVM7);</span>
<span class="lineNum">    1388 </span><span class="lineNoCov">          0 :         mac_reg &amp;= ~E1000_FEXTNVM7_DISABLE_SMB_PERST;</span>
<span class="lineNum">    1389 </span><span class="lineNoCov">          0 :         E1000_WRITE_REG(hw, FEXTNVM7, mac_reg);</span>
<span class="lineNum">    1390 </span>            : 
<span class="lineNum">    1391 </span>            : release:
<span class="lineNum">    1392 </span><span class="lineNoCov">          0 :         em_release_software_flag(hw);</span>
<span class="lineNum">    1393 </span><span class="lineNoCov">          0 :         if (force) {</span>
<span class="lineNum">    1394 </span><span class="lineNoCov">          0 :                 em_phy_reset(hw);</span>
<span class="lineNum">    1395 </span><span class="lineNoCov">          0 :                 msec_delay(50);</span>
<span class="lineNum">    1396 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1397 </span>            : out:
<span class="lineNum">    1398 </span>            :         if (ret_val)
<span class="lineNum">    1399 </span>            :                 DEBUGOUT1(&quot;Error in ULP disable flow: %d\n&quot;, ret_val);
<span class="lineNum">    1400 </span>            : 
<span class="lineNum">    1401 </span><span class="lineNoCov">          0 :         return ret_val;</span>
<span class="lineNum">    1402 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1403 </span>            : 
<span class="lineNum">    1404 </span>            : /******************************************************************************
<span class="lineNum">    1405 </span>            :  * Performs basic configuration of the adapter.
<span class="lineNum">    1406 </span>            :  *
<span class="lineNum">    1407 </span>            :  * hw - Struct containing variables accessed by shared code
<span class="lineNum">    1408 </span>            :  *
<span class="lineNum">    1409 </span>            :  * Assumes that the controller has previously been reset and is in a
<span class="lineNum">    1410 </span>            :  * post-reset uninitialized state. Initializes the receive address registers,
<span class="lineNum">    1411 </span>            :  * multicast table, and VLAN filter table. Calls routines to setup link
<span class="lineNum">    1412 </span>            :  * configuration and flow control settings. Clears all on-chip counters. Leaves
<span class="lineNum">    1413 </span>            :  * the transmit and receive units disabled and uninitialized.
<a name="1414"><span class="lineNum">    1414 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    1415 </span>            : int32_t
<span class="lineNum">    1416 </span><span class="lineNoCov">          0 : em_init_hw(struct em_hw *hw)</span>
<span class="lineNum">    1417 </span>            : {
<span class="lineNum">    1418 </span>            :         uint32_t ctrl;
<span class="lineNum">    1419 </span>            :         uint32_t i;
<span class="lineNum">    1420 </span>            :         int32_t  ret_val;
<span class="lineNum">    1421 </span><span class="lineNoCov">          0 :         uint16_t pcix_cmd_word;</span>
<span class="lineNum">    1422 </span><span class="lineNoCov">          0 :         uint16_t pcix_stat_hi_word;</span>
<span class="lineNum">    1423 </span>            :         uint16_t cmd_mmrbc;
<span class="lineNum">    1424 </span>            :         uint16_t stat_mmrbc;
<span class="lineNum">    1425 </span>            :         uint32_t mta_size;
<span class="lineNum">    1426 </span><span class="lineNoCov">          0 :         uint32_t reg_data;</span>
<span class="lineNum">    1427 </span>            :         uint32_t ctrl_ext;
<span class="lineNum">    1428 </span>            :         uint32_t snoop;
<span class="lineNum">    1429 </span>            :         uint32_t fwsm;
<span class="lineNum">    1430 </span>            :         DEBUGFUNC(&quot;em_init_hw&quot;);
<span class="lineNum">    1431 </span>            : 
<span class="lineNum">    1432 </span>            :         /* force full DMA clock frequency for ICH8 */
<span class="lineNum">    1433 </span><span class="lineNoCov">          0 :         if (hw-&gt;mac_type == em_ich8lan) {</span>
<span class="lineNum">    1434 </span><span class="lineNoCov">          0 :                 reg_data = E1000_READ_REG(hw, STATUS);</span>
<span class="lineNum">    1435 </span><span class="lineNoCov">          0 :                 reg_data &amp;= ~0x80000000;</span>
<span class="lineNum">    1436 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG(hw, STATUS, reg_data);</span>
<span class="lineNum">    1437 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1438 </span>            : 
<span class="lineNum">    1439 </span><span class="lineNoCov">          0 :         if (hw-&gt;mac_type == em_pchlan ||</span>
<span class="lineNum">    1440 </span><span class="lineNoCov">          0 :                 hw-&gt;mac_type == em_pch2lan ||</span>
<span class="lineNum">    1441 </span><span class="lineNoCov">          0 :                 hw-&gt;mac_type == em_pch_lpt ||</span>
<span class="lineNum">    1442 </span><span class="lineNoCov">          0 :                 hw-&gt;mac_type == em_pch_spt ||</span>
<span class="lineNum">    1443 </span><span class="lineNoCov">          0 :                 hw-&gt;mac_type == em_pch_cnp) {</span>
<span class="lineNum">    1444 </span>            :                 /*
<span class="lineNum">    1445 </span>            :                  * The MAC-PHY interconnect may still be in SMBus mode
<span class="lineNum">    1446 </span>            :                  * after Sx-&gt;S0.  Toggle the LANPHYPC Value bit to force
<span class="lineNum">    1447 </span>            :                  * the interconnect to PCIe mode, but only if there is no
<span class="lineNum">    1448 </span>            :                  * firmware present otherwise firmware will have done it.
<span class="lineNum">    1449 </span>            :                  */
<span class="lineNum">    1450 </span><span class="lineNoCov">          0 :                 fwsm = E1000_READ_REG(hw, FWSM);</span>
<span class="lineNum">    1451 </span><span class="lineNoCov">          0 :                 if ((fwsm &amp; E1000_FWSM_FW_VALID) == 0) {</span>
<span class="lineNum">    1452 </span><span class="lineNoCov">          0 :                         ctrl = E1000_READ_REG(hw, CTRL);</span>
<span class="lineNum">    1453 </span><span class="lineNoCov">          0 :                         ctrl |=  E1000_CTRL_LANPHYPC_OVERRIDE;</span>
<span class="lineNum">    1454 </span><span class="lineNoCov">          0 :                         ctrl &amp;= ~E1000_CTRL_LANPHYPC_VALUE;</span>
<span class="lineNum">    1455 </span><span class="lineNoCov">          0 :                         E1000_WRITE_REG(hw, CTRL, ctrl);</span>
<span class="lineNum">    1456 </span><span class="lineNoCov">          0 :                         usec_delay(10);</span>
<span class="lineNum">    1457 </span><span class="lineNoCov">          0 :                         ctrl &amp;= ~E1000_CTRL_LANPHYPC_OVERRIDE;</span>
<span class="lineNum">    1458 </span><span class="lineNoCov">          0 :                         E1000_WRITE_REG(hw, CTRL, ctrl);</span>
<span class="lineNum">    1459 </span><span class="lineNoCov">          0 :                         msec_delay(50);</span>
<span class="lineNum">    1460 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    1461 </span>            : 
<span class="lineNum">    1462 </span>            :                 /* Gate automatic PHY configuration on non-managed 82579 */
<span class="lineNum">    1463 </span><span class="lineNoCov">          0 :                 if (hw-&gt;mac_type == em_pch2lan)</span>
<span class="lineNum">    1464 </span><span class="lineNoCov">          0 :                         em_gate_hw_phy_config_ich8lan(hw, TRUE);</span>
<span class="lineNum">    1465 </span>            : 
<span class="lineNum">    1466 </span><span class="lineNoCov">          0 :                 em_disable_ulp_lpt_lp(hw, TRUE);</span>
<span class="lineNum">    1467 </span>            :                 /*
<span class="lineNum">    1468 </span>            :                  * Reset the PHY before any acccess to it.  Doing so,
<span class="lineNum">    1469 </span>            :                  * ensures that the PHY is in a known good state before
<span class="lineNum">    1470 </span>            :                  * we read/write PHY registers.  The generic reset is
<span class="lineNum">    1471 </span>            :                  * sufficient here, because we haven't determined
<span class="lineNum">    1472 </span>            :                  * the PHY type yet.
<span class="lineNum">    1473 </span>            :                  */
<span class="lineNum">    1474 </span><span class="lineNoCov">          0 :                 em_phy_reset(hw);</span>
<span class="lineNum">    1475 </span>            : 
<span class="lineNum">    1476 </span>            :                 /* Ungate automatic PHY configuration on non-managed 82579 */
<span class="lineNum">    1477 </span><span class="lineNoCov">          0 :                 if (hw-&gt;mac_type == em_pch2lan &amp;&amp;</span>
<span class="lineNum">    1478 </span>            :                         (fwsm &amp; E1000_FWSM_FW_VALID) == 0)
<span class="lineNum">    1479 </span><span class="lineNoCov">          0 :                         em_gate_hw_phy_config_ich8lan(hw, FALSE);</span>
<span class="lineNum">    1480 </span>            : 
<span class="lineNum">    1481 </span>            :                 /* Set MDIO slow mode before any other MDIO access */
<span class="lineNum">    1482 </span><span class="lineNoCov">          0 :                 ret_val = em_set_mdio_slow_mode_hv(hw);</span>
<span class="lineNum">    1483 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    1484 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    1485 </span>            :         }
<span class="lineNum">    1486 </span>            : 
<span class="lineNum">    1487 </span>            :         /* Initialize Identification LED */
<span class="lineNum">    1488 </span><span class="lineNoCov">          0 :         ret_val = em_id_led_init(hw);</span>
<span class="lineNum">    1489 </span><span class="lineNoCov">          0 :         if (ret_val) {</span>
<span class="lineNum">    1490 </span>            :                 DEBUGOUT(&quot;Error Initializing Identification LED\n&quot;);
<span class="lineNum">    1491 </span><span class="lineNoCov">          0 :                 return ret_val;</span>
<span class="lineNum">    1492 </span>            :         }
<span class="lineNum">    1493 </span>            :         /* Set the media type and TBI compatibility */
<span class="lineNum">    1494 </span><span class="lineNoCov">          0 :         em_set_media_type(hw);</span>
<span class="lineNum">    1495 </span>            : 
<span class="lineNum">    1496 </span>            :         /* Magic delay that improves problems with i219LM on HP Elitebook */
<span class="lineNum">    1497 </span><span class="lineNoCov">          0 :         msec_delay(1);</span>
<span class="lineNum">    1498 </span>            :         /* Must be called after em_set_media_type because media_type is used */
<span class="lineNum">    1499 </span><span class="lineNoCov">          0 :         em_initialize_hardware_bits(hw);</span>
<span class="lineNum">    1500 </span>            : 
<span class="lineNum">    1501 </span>            :         /* Disabling VLAN filtering. */
<span class="lineNum">    1502 </span>            :         DEBUGOUT(&quot;Initializing the IEEE VLAN\n&quot;);
<span class="lineNum">    1503 </span>            :         /* VET hardcoded to standard value and VFTA removed in ICH8/ICH9 LAN */
<span class="lineNum">    1504 </span><span class="lineNoCov">          0 :         if (!IS_ICH8(hw-&gt;mac_type)) {</span>
<span class="lineNum">    1505 </span><span class="lineNoCov">          0 :                 if (hw-&gt;mac_type &lt; em_82545_rev_3)</span>
<span class="lineNum">    1506 </span><span class="lineNoCov">          0 :                         E1000_WRITE_REG(hw, VET, 0);</span>
<span class="lineNum">    1507 </span><span class="lineNoCov">          0 :                 if (hw-&gt;mac_type == em_i350)</span>
<span class="lineNum">    1508 </span><span class="lineNoCov">          0 :                         em_clear_vfta_i350(hw);</span>
<span class="lineNum">    1509 </span>            :                 else
<span class="lineNum">    1510 </span><span class="lineNoCov">          0 :                         em_clear_vfta(hw);</span>
<span class="lineNum">    1511 </span>            :         }
<span class="lineNum">    1512 </span>            :         /* For 82542 (rev 2.0), disable MWI and put the receiver into reset */
<span class="lineNum">    1513 </span><span class="lineNoCov">          0 :         if (hw-&gt;mac_type == em_82542_rev2_0) {</span>
<span class="lineNum">    1514 </span>            :                 DEBUGOUT(&quot;Disabling MWI on 82542 rev 2.0\n&quot;);
<span class="lineNum">    1515 </span><span class="lineNoCov">          0 :                 em_pci_clear_mwi(hw);</span>
<span class="lineNum">    1516 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG(hw, RCTL, E1000_RCTL_RST);</span>
<span class="lineNum">    1517 </span><span class="lineNoCov">          0 :                 E1000_WRITE_FLUSH(hw);</span>
<span class="lineNum">    1518 </span><span class="lineNoCov">          0 :                 msec_delay(5);</span>
<span class="lineNum">    1519 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1520 </span>            :         /*
<span class="lineNum">    1521 </span>            :          * Setup the receive address. This involves initializing all of the
<span class="lineNum">    1522 </span>            :          * Receive Address Registers (RARs 0 - 15).
<span class="lineNum">    1523 </span>            :          */
<span class="lineNum">    1524 </span><span class="lineNoCov">          0 :         em_init_rx_addrs(hw);</span>
<span class="lineNum">    1525 </span>            : 
<span class="lineNum">    1526 </span>            :         /* For 82542 (rev 2.0), take the receiver out of reset and enable MWI*/
<span class="lineNum">    1527 </span><span class="lineNoCov">          0 :         if (hw-&gt;mac_type == em_82542_rev2_0) {</span>
<span class="lineNum">    1528 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG(hw, RCTL, 0);</span>
<span class="lineNum">    1529 </span><span class="lineNoCov">          0 :                 E1000_WRITE_FLUSH(hw);</span>
<span class="lineNum">    1530 </span><span class="lineNoCov">          0 :                 msec_delay(1);</span>
<span class="lineNum">    1531 </span><span class="lineNoCov">          0 :                 if (hw-&gt;pci_cmd_word &amp; CMD_MEM_WRT_INVALIDATE)</span>
<span class="lineNum">    1532 </span><span class="lineNoCov">          0 :                         em_pci_set_mwi(hw);</span>
<span class="lineNum">    1533 </span>            :         }
<span class="lineNum">    1534 </span>            :         /* Zero out the Multicast HASH table */
<span class="lineNum">    1535 </span>            :         DEBUGOUT(&quot;Zeroing the MTA\n&quot;);
<span class="lineNum">    1536 </span>            :         mta_size = E1000_MC_TBL_SIZE;
<span class="lineNum">    1537 </span><span class="lineNoCov">          0 :         if (IS_ICH8(hw-&gt;mac_type))</span>
<span class="lineNum">    1538 </span><span class="lineNoCov">          0 :                 mta_size = E1000_MC_TBL_SIZE_ICH8LAN;</span>
<span class="lineNum">    1539 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; mta_size; i++) {</span>
<span class="lineNum">    1540 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG_ARRAY(hw, MTA, i, 0);</span>
<span class="lineNum">    1541 </span>            :                 /*
<span class="lineNum">    1542 </span>            :                  * use write flush to prevent Memory Write Block (MWB) from
<span class="lineNum">    1543 </span>            :                  * occuring when accessing our register space
<span class="lineNum">    1544 </span>            :                  */
<span class="lineNum">    1545 </span><span class="lineNoCov">          0 :                 E1000_WRITE_FLUSH(hw);</span>
<span class="lineNum">    1546 </span>            :         }
<span class="lineNum">    1547 </span>            :         /*
<span class="lineNum">    1548 </span>            :          * Set the PCI priority bit correctly in the CTRL register.  This
<span class="lineNum">    1549 </span>            :          * determines if the adapter gives priority to receives, or if it
<span class="lineNum">    1550 </span>            :          * gives equal priority to transmits and receives.  Valid only on
<span class="lineNum">    1551 </span>            :          * 82542 and 82543 silicon.
<span class="lineNum">    1552 </span>            :          */
<span class="lineNum">    1553 </span><span class="lineNoCov">          0 :         if (hw-&gt;dma_fairness &amp;&amp; hw-&gt;mac_type &lt;= em_82543) {</span>
<span class="lineNum">    1554 </span><span class="lineNoCov">          0 :                 ctrl = E1000_READ_REG(hw, CTRL);</span>
<span class="lineNum">    1555 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG(hw, CTRL, ctrl | E1000_CTRL_PRIOR);</span>
<span class="lineNum">    1556 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1557 </span><span class="lineNoCov">          0 :         switch (hw-&gt;mac_type) {</span>
<span class="lineNum">    1558 </span>            :         case em_82545_rev_3:
<span class="lineNum">    1559 </span>            :         case em_82546_rev_3:
<span class="lineNum">    1560 </span>            :                 break;
<span class="lineNum">    1561 </span>            :         default:
<span class="lineNum">    1562 </span>            :                 /*
<span class="lineNum">    1563 </span>            :                  * Workaround for PCI-X problem when BIOS sets MMRBC
<span class="lineNum">    1564 </span>            :                  * incorrectly.
<span class="lineNum">    1565 </span>            :                  */
<span class="lineNum">    1566 </span><span class="lineNoCov">          0 :                 if (hw-&gt;bus_type == em_bus_type_pcix) {</span>
<span class="lineNum">    1567 </span><span class="lineNoCov">          0 :                         em_read_pci_cfg(hw, PCIX_COMMAND_REGISTER, </span>
<span class="lineNum">    1568 </span>            :                             &amp;pcix_cmd_word);
<span class="lineNum">    1569 </span><span class="lineNoCov">          0 :                         em_read_pci_cfg(hw, PCIX_STATUS_REGISTER_HI,</span>
<span class="lineNum">    1570 </span>            :                             &amp;pcix_stat_hi_word);
<span class="lineNum">    1571 </span><span class="lineNoCov">          0 :                         cmd_mmrbc = (pcix_cmd_word &amp; PCIX_COMMAND_MMRBC_MASK) </span>
<span class="lineNum">    1572 </span><span class="lineNoCov">          0 :                             &gt;&gt; PCIX_COMMAND_MMRBC_SHIFT;</span>
<span class="lineNum">    1573 </span><span class="lineNoCov">          0 :                         stat_mmrbc = (pcix_stat_hi_word &amp; </span>
<span class="lineNum">    1574 </span><span class="lineNoCov">          0 :                             PCIX_STATUS_HI_MMRBC_MASK) &gt;&gt; </span>
<span class="lineNum">    1575 </span>            :                             PCIX_STATUS_HI_MMRBC_SHIFT;
<span class="lineNum">    1576 </span>            : 
<span class="lineNum">    1577 </span><span class="lineNoCov">          0 :                         if (stat_mmrbc == PCIX_STATUS_HI_MMRBC_4K)</span>
<span class="lineNum">    1578 </span>            :                                 stat_mmrbc = PCIX_STATUS_HI_MMRBC_2K;
<span class="lineNum">    1579 </span><span class="lineNoCov">          0 :                         if (cmd_mmrbc &gt; stat_mmrbc) {</span>
<span class="lineNum">    1580 </span><span class="lineNoCov">          0 :                                 pcix_cmd_word &amp;= ~PCIX_COMMAND_MMRBC_MASK;</span>
<span class="lineNum">    1581 </span><span class="lineNoCov">          0 :                                 pcix_cmd_word |= stat_mmrbc &lt;&lt; </span>
<span class="lineNum">    1582 </span>            :                                     PCIX_COMMAND_MMRBC_SHIFT;
<span class="lineNum">    1583 </span><span class="lineNoCov">          0 :                                 em_write_pci_cfg(hw, PCIX_COMMAND_REGISTER,</span>
<span class="lineNum">    1584 </span>            :                                     &amp;pcix_cmd_word);
<span class="lineNum">    1585 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">    1586 </span>            :                 }
<span class="lineNum">    1587 </span>            :                 break;
<span class="lineNum">    1588 </span>            :         }
<span class="lineNum">    1589 </span>            : 
<span class="lineNum">    1590 </span>            :         /* More time needed for PHY to initialize */
<span class="lineNum">    1591 </span><span class="lineNoCov">          0 :         if (IS_ICH8(hw-&gt;mac_type))</span>
<span class="lineNum">    1592 </span><span class="lineNoCov">          0 :                 msec_delay(15);</span>
<span class="lineNum">    1593 </span>            : 
<span class="lineNum">    1594 </span>            :         /*
<span class="lineNum">    1595 </span>            :          * The 82578 Rx buffer will stall if wakeup is enabled in host and
<span class="lineNum">    1596 </span>            :          * the ME.  Reading the BM_WUC register will clear the host wakeup bit.
<span class="lineNum">    1597 </span>            :          * Reset the phy after disabling host wakeup to reset the Rx buffer.
<span class="lineNum">    1598 </span>            :          */
<span class="lineNum">    1599 </span><span class="lineNoCov">          0 :         if (hw-&gt;phy_type == em_phy_82578) {</span>
<span class="lineNum">    1600 </span><span class="lineNoCov">          0 :                 em_read_phy_reg(hw, PHY_REG(BM_WUC_PAGE, 1),</span>
<span class="lineNum">    1601 </span><span class="lineNoCov">          0 :                     (uint16_t *)&amp;reg_data);</span>
<span class="lineNum">    1602 </span><span class="lineNoCov">          0 :                 ret_val = em_phy_reset(hw);</span>
<span class="lineNum">    1603 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    1604 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    1605 </span>            :         }
<span class="lineNum">    1606 </span>            : 
<span class="lineNum">    1607 </span>            :         /* Call a subroutine to configure the link and setup flow control. */
<span class="lineNum">    1608 </span><span class="lineNoCov">          0 :         ret_val = em_setup_link(hw);</span>
<span class="lineNum">    1609 </span>            : 
<span class="lineNum">    1610 </span>            :         /* Set the transmit descriptor write-back policy */
<span class="lineNum">    1611 </span><span class="lineNoCov">          0 :         if (hw-&gt;mac_type &gt; em_82544) {</span>
<span class="lineNum">    1612 </span><span class="lineNoCov">          0 :                 ctrl = E1000_READ_REG(hw, TXDCTL);</span>
<span class="lineNum">    1613 </span><span class="lineNoCov">          0 :                 ctrl = (ctrl &amp; ~E1000_TXDCTL_WTHRESH) | </span>
<span class="lineNum">    1614 </span>            :                     E1000_TXDCTL_FULL_TX_DESC_WB;
<span class="lineNum">    1615 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG(hw, TXDCTL, ctrl);</span>
<span class="lineNum">    1616 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1617 </span><span class="lineNoCov">          0 :         if ((hw-&gt;mac_type == em_82573) || (hw-&gt;mac_type == em_82574)) {</span>
<span class="lineNum">    1618 </span><span class="lineNoCov">          0 :                 em_enable_tx_pkt_filtering(hw);</span>
<span class="lineNum">    1619 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1620 </span><span class="lineNoCov">          0 :         switch (hw-&gt;mac_type) {</span>
<span class="lineNum">    1621 </span>            :         default:
<span class="lineNum">    1622 </span>            :                 break;
<span class="lineNum">    1623 </span>            :         case em_80003es2lan:
<span class="lineNum">    1624 </span>            :                 /* Enable retransmit on late collisions */
<span class="lineNum">    1625 </span><span class="lineNoCov">          0 :                 reg_data = E1000_READ_REG(hw, TCTL);</span>
<span class="lineNum">    1626 </span><span class="lineNoCov">          0 :                 reg_data |= E1000_TCTL_RTLC;</span>
<span class="lineNum">    1627 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG(hw, TCTL, reg_data);</span>
<span class="lineNum">    1628 </span>            : 
<span class="lineNum">    1629 </span>            :                 /* Configure Gigabit Carry Extend Padding */
<span class="lineNum">    1630 </span><span class="lineNoCov">          0 :                 reg_data = E1000_READ_REG(hw, TCTL_EXT);</span>
<span class="lineNum">    1631 </span><span class="lineNoCov">          0 :                 reg_data &amp;= ~E1000_TCTL_EXT_GCEX_MASK;</span>
<span class="lineNum">    1632 </span><span class="lineNoCov">          0 :                 reg_data |= DEFAULT_80003ES2LAN_TCTL_EXT_GCEX;</span>
<span class="lineNum">    1633 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG(hw, TCTL_EXT, reg_data);</span>
<span class="lineNum">    1634 </span>            : 
<span class="lineNum">    1635 </span>            :                 /* Configure Transmit Inter-Packet Gap */
<span class="lineNum">    1636 </span><span class="lineNoCov">          0 :                 reg_data = E1000_READ_REG(hw, TIPG);</span>
<span class="lineNum">    1637 </span><span class="lineNoCov">          0 :                 reg_data &amp;= ~E1000_TIPG_IPGT_MASK;</span>
<span class="lineNum">    1638 </span><span class="lineNoCov">          0 :                 reg_data |= DEFAULT_80003ES2LAN_TIPG_IPGT_1000;</span>
<span class="lineNum">    1639 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG(hw, TIPG, reg_data);</span>
<span class="lineNum">    1640 </span>            : 
<span class="lineNum">    1641 </span><span class="lineNoCov">          0 :                 reg_data = E1000_READ_REG_ARRAY(hw, FFLT, 0x0001);</span>
<span class="lineNum">    1642 </span><span class="lineNoCov">          0 :                 reg_data &amp;= ~0x00100000;</span>
<span class="lineNum">    1643 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG_ARRAY(hw, FFLT, 0x0001, reg_data);</span>
<span class="lineNum">    1644 </span>            :                 /* FALLTHROUGH */
<span class="lineNum">    1645 </span>            :         case em_82571:
<span class="lineNum">    1646 </span>            :         case em_82572:
<span class="lineNum">    1647 </span>            :         case em_82575:
<span class="lineNum">    1648 </span>            :         case em_82580:
<span class="lineNum">    1649 </span>            :         case em_i210:
<span class="lineNum">    1650 </span>            :         case em_i350:
<span class="lineNum">    1651 </span>            :         case em_ich8lan:
<span class="lineNum">    1652 </span>            :         case em_ich9lan:
<span class="lineNum">    1653 </span>            :         case em_ich10lan:
<span class="lineNum">    1654 </span>            :         case em_pchlan:
<span class="lineNum">    1655 </span>            :         case em_pch2lan:
<span class="lineNum">    1656 </span>            :         case em_pch_lpt:
<span class="lineNum">    1657 </span>            :         case em_pch_spt:
<span class="lineNum">    1658 </span>            :         case em_pch_cnp:
<span class="lineNum">    1659 </span><span class="lineNoCov">          0 :                 ctrl = E1000_READ_REG(hw, TXDCTL1);</span>
<span class="lineNum">    1660 </span><span class="lineNoCov">          0 :                 ctrl = (ctrl &amp; ~E1000_TXDCTL_WTHRESH) | </span>
<span class="lineNum">    1661 </span>            :                     E1000_TXDCTL_FULL_TX_DESC_WB;
<span class="lineNum">    1662 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG(hw, TXDCTL1, ctrl);</span>
<span class="lineNum">    1663 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1664 </span>            :         }
<span class="lineNum">    1665 </span>            : 
<span class="lineNum">    1666 </span><span class="lineNoCov">          0 :         if ((hw-&gt;mac_type == em_82573) || (hw-&gt;mac_type == em_82574)) {</span>
<span class="lineNum">    1667 </span><span class="lineNoCov">          0 :                 uint32_t gcr = E1000_READ_REG(hw, GCR);</span>
<span class="lineNum">    1668 </span><span class="lineNoCov">          0 :                 gcr |= E1000_GCR_L1_ACT_WITHOUT_L0S_RX;</span>
<span class="lineNum">    1669 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG(hw, GCR, gcr);</span>
<span class="lineNum">    1670 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1671 </span>            :         /*
<span class="lineNum">    1672 </span>            :          * Clear all of the statistics registers (clear on read).  It is
<span class="lineNum">    1673 </span>            :          * important that we do this after we have tried to establish link
<span class="lineNum">    1674 </span>            :          * because the symbol error count will increment wildly if there is
<span class="lineNum">    1675 </span>            :          * no link.
<span class="lineNum">    1676 </span>            :          */
<span class="lineNum">    1677 </span><span class="lineNoCov">          0 :         em_clear_hw_cntrs(hw);</span>
<span class="lineNum">    1678 </span>            :         /*
<span class="lineNum">    1679 </span>            :          * ICH8 No-snoop bits are opposite polarity. Set to snoop by default
<span class="lineNum">    1680 </span>            :          * after reset.
<span class="lineNum">    1681 </span>            :          */
<span class="lineNum">    1682 </span><span class="lineNoCov">          0 :         if (IS_ICH8(hw-&gt;mac_type)) {</span>
<span class="lineNum">    1683 </span><span class="lineNoCov">          0 :                 if (hw-&gt;mac_type == em_ich8lan)</span>
<span class="lineNum">    1684 </span><span class="lineNoCov">          0 :                         snoop = PCI_EX_82566_SNOOP_ALL;</span>
<span class="lineNum">    1685 </span>            :                 else
<span class="lineNum">    1686 </span>            :                         snoop = (u_int32_t) ~ (PCI_EX_NO_SNOOP_ALL);
<span class="lineNum">    1687 </span>            :                         
<span class="lineNum">    1688 </span><span class="lineNoCov">          0 :                 em_set_pci_ex_no_snoop(hw, snoop);</span>
<span class="lineNum">    1689 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1690 </span>            : 
<span class="lineNum">    1691 </span><span class="lineNoCov">          0 :         if (hw-&gt;device_id == E1000_DEV_ID_82546GB_QUAD_COPPER ||</span>
<span class="lineNum">    1692 </span><span class="lineNoCov">          0 :             hw-&gt;device_id == E1000_DEV_ID_82546GB_QUAD_COPPER_KSP3) {</span>
<span class="lineNum">    1693 </span><span class="lineNoCov">          0 :                 ctrl_ext = E1000_READ_REG(hw, CTRL_EXT);</span>
<span class="lineNum">    1694 </span>            :                 /*
<span class="lineNum">    1695 </span>            :                  * Relaxed ordering must be disabled to avoid a parity error
<span class="lineNum">    1696 </span>            :                  * crash in a PCI slot.
<span class="lineNum">    1697 </span>            :                  */
<span class="lineNum">    1698 </span><span class="lineNoCov">          0 :                 ctrl_ext |= E1000_CTRL_EXT_RO_DIS;</span>
<span class="lineNum">    1699 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG(hw, CTRL_EXT, ctrl_ext);</span>
<span class="lineNum">    1700 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1701 </span><span class="lineNoCov">          0 :         return ret_val;</span>
<span class="lineNum">    1702 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1703 </span>            : 
<span class="lineNum">    1704 </span>            : /******************************************************************************
<span class="lineNum">    1705 </span>            :  * Adjust SERDES output amplitude based on EEPROM setting.
<span class="lineNum">    1706 </span>            :  *
<span class="lineNum">    1707 </span>            :  * hw - Struct containing variables accessed by shared code.
<a name="1708"><span class="lineNum">    1708 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    1709 </span>            : static int32_t
<span class="lineNum">    1710 </span><span class="lineNoCov">          0 : em_adjust_serdes_amplitude(struct em_hw *hw)</span>
<span class="lineNum">    1711 </span>            : {
<span class="lineNum">    1712 </span><span class="lineNoCov">          0 :         uint16_t eeprom_data;</span>
<span class="lineNum">    1713 </span>            :         int32_t  ret_val;
<span class="lineNum">    1714 </span>            :         DEBUGFUNC(&quot;em_adjust_serdes_amplitude&quot;);
<span class="lineNum">    1715 </span>            : 
<span class="lineNum">    1716 </span><span class="lineNoCov">          0 :         if (hw-&gt;media_type != em_media_type_internal_serdes ||</span>
<span class="lineNum">    1717 </span><span class="lineNoCov">          0 :             hw-&gt;mac_type &gt;= em_82575)</span>
<span class="lineNum">    1718 </span><span class="lineNoCov">          0 :                 return E1000_SUCCESS;</span>
<span class="lineNum">    1719 </span>            : 
<span class="lineNum">    1720 </span><span class="lineNoCov">          0 :         switch (hw-&gt;mac_type) {</span>
<span class="lineNum">    1721 </span>            :         case em_82545_rev_3:
<span class="lineNum">    1722 </span>            :         case em_82546_rev_3:
<span class="lineNum">    1723 </span>            :                 break;
<span class="lineNum">    1724 </span>            :         default:
<span class="lineNum">    1725 </span><span class="lineNoCov">          0 :                 return E1000_SUCCESS;</span>
<span class="lineNum">    1726 </span>            :         }
<span class="lineNum">    1727 </span>            : 
<span class="lineNum">    1728 </span><span class="lineNoCov">          0 :         ret_val = em_read_eeprom(hw, EEPROM_SERDES_AMPLITUDE, 1, &amp;eeprom_data);</span>
<span class="lineNum">    1729 </span><span class="lineNoCov">          0 :         if (ret_val) {</span>
<span class="lineNum">    1730 </span><span class="lineNoCov">          0 :                 return ret_val;</span>
<span class="lineNum">    1731 </span>            :         }
<span class="lineNum">    1732 </span><span class="lineNoCov">          0 :         if (eeprom_data != EEPROM_RESERVED_WORD) {</span>
<span class="lineNum">    1733 </span>            :                 /* Adjust SERDES output amplitude only. */
<span class="lineNum">    1734 </span><span class="lineNoCov">          0 :                 eeprom_data &amp;= EEPROM_SERDES_AMPLITUDE_MASK;</span>
<span class="lineNum">    1735 </span><span class="lineNoCov">          0 :                 ret_val = em_write_phy_reg(hw, M88E1000_PHY_EXT_CTRL, </span>
<span class="lineNum">    1736 </span>            :                     eeprom_data);
<span class="lineNum">    1737 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    1738 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    1739 </span>            :         }
<span class="lineNum">    1740 </span><span class="lineNoCov">          0 :         return E1000_SUCCESS;</span>
<span class="lineNum">    1741 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1742 </span>            : 
<span class="lineNum">    1743 </span>            : /******************************************************************************
<span class="lineNum">    1744 </span>            :  * Configures flow control and link settings.
<span class="lineNum">    1745 </span>            :  *
<span class="lineNum">    1746 </span>            :  * hw - Struct containing variables accessed by shared code
<span class="lineNum">    1747 </span>            :  *
<span class="lineNum">    1748 </span>            :  * Determines which flow control settings to use. Calls the appropriate media-
<span class="lineNum">    1749 </span>            :  * specific link configuration function. Configures the flow control settings.
<span class="lineNum">    1750 </span>            :  * Assuming the adapter has a valid link partner, a valid link should be
<span class="lineNum">    1751 </span>            :  * established. Assumes the hardware has previously been reset and the
<span class="lineNum">    1752 </span>            :  * transmitter and receiver are not enabled.
<a name="1753"><span class="lineNum">    1753 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    1754 </span>            : int32_t
<span class="lineNum">    1755 </span><span class="lineNoCov">          0 : em_setup_link(struct em_hw *hw)</span>
<span class="lineNum">    1756 </span>            : {
<span class="lineNum">    1757 </span>            :         uint32_t ctrl_ext;
<span class="lineNum">    1758 </span>            :         int32_t  ret_val;
<span class="lineNum">    1759 </span><span class="lineNoCov">          0 :         uint16_t eeprom_data;</span>
<span class="lineNum">    1760 </span>            :         uint16_t eeprom_control2_reg_offset;
<span class="lineNum">    1761 </span>            :         DEBUGFUNC(&quot;em_setup_link&quot;);
<span class="lineNum">    1762 </span>            : 
<span class="lineNum">    1763 </span>            :         eeprom_control2_reg_offset =
<span class="lineNum">    1764 </span><span class="lineNoCov">          0 :             (hw-&gt;mac_type != em_icp_xxxx)</span>
<span class="lineNum">    1765 </span>            :             ? EEPROM_INIT_CONTROL2_REG
<span class="lineNum">    1766 </span><span class="lineNoCov">          0 :             : EEPROM_INIT_CONTROL3_ICP_xxxx(hw-&gt;icp_xxxx_port_num);</span>
<span class="lineNum">    1767 </span>            :         /*
<span class="lineNum">    1768 </span>            :          * In the case of the phy reset being blocked, we already have a
<span class="lineNum">    1769 </span>            :          * link. We do not have to set it up again.
<span class="lineNum">    1770 </span>            :          */
<span class="lineNum">    1771 </span><span class="lineNoCov">          0 :         if (em_check_phy_reset_block(hw))</span>
<span class="lineNum">    1772 </span><span class="lineNoCov">          0 :                 return E1000_SUCCESS;</span>
<span class="lineNum">    1773 </span>            :         /*
<span class="lineNum">    1774 </span>            :          * Read and store word 0x0F of the EEPROM. This word contains bits
<span class="lineNum">    1775 </span>            :          * that determine the hardware's default PAUSE (flow control) mode, a
<span class="lineNum">    1776 </span>            :          * bit that determines whether the HW defaults to enabling or
<span class="lineNum">    1777 </span>            :          * disabling auto-negotiation, and the direction of the SW defined
<span class="lineNum">    1778 </span>            :          * pins. If there is no SW over-ride of the flow control setting,
<span class="lineNum">    1779 </span>            :          * then the variable hw-&gt;fc will be initialized based on a value in
<span class="lineNum">    1780 </span>            :          * the EEPROM.
<span class="lineNum">    1781 </span>            :          */
<span class="lineNum">    1782 </span><span class="lineNoCov">          0 :         if (hw-&gt;fc == E1000_FC_DEFAULT) {</span>
<span class="lineNum">    1783 </span><span class="lineNoCov">          0 :                 switch (hw-&gt;mac_type) {</span>
<span class="lineNum">    1784 </span>            :                 case em_ich8lan:
<span class="lineNum">    1785 </span>            :                 case em_ich9lan:
<span class="lineNum">    1786 </span>            :                 case em_ich10lan:
<span class="lineNum">    1787 </span>            :                 case em_pchlan:
<span class="lineNum">    1788 </span>            :                 case em_pch2lan:
<span class="lineNum">    1789 </span>            :                 case em_pch_lpt:
<span class="lineNum">    1790 </span>            :                 case em_pch_spt:
<span class="lineNum">    1791 </span>            :                 case em_pch_cnp:
<span class="lineNum">    1792 </span>            :                 case em_82573:
<span class="lineNum">    1793 </span>            :                 case em_82574:
<span class="lineNum">    1794 </span><span class="lineNoCov">          0 :                         hw-&gt;fc = E1000_FC_FULL;</span>
<span class="lineNum">    1795 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1796 </span>            :                 default:
<span class="lineNum">    1797 </span><span class="lineNoCov">          0 :                         ret_val = em_read_eeprom(hw, </span>
<span class="lineNum">    1798 </span>            :                             eeprom_control2_reg_offset, 1, &amp;eeprom_data);
<span class="lineNum">    1799 </span><span class="lineNoCov">          0 :                         if (ret_val) {</span>
<span class="lineNum">    1800 </span>            :                                 DEBUGOUT(&quot;EEPROM Read Error\n&quot;);
<span class="lineNum">    1801 </span><span class="lineNoCov">          0 :                                 return -E1000_ERR_EEPROM;</span>
<span class="lineNum">    1802 </span>            :                         }
<span class="lineNum">    1803 </span><span class="lineNoCov">          0 :                         if ((eeprom_data &amp; EEPROM_WORD0F_PAUSE_MASK) == 0)</span>
<span class="lineNum">    1804 </span><span class="lineNoCov">          0 :                                 hw-&gt;fc = E1000_FC_NONE;</span>
<span class="lineNum">    1805 </span><span class="lineNoCov">          0 :                         else if ((eeprom_data &amp; EEPROM_WORD0F_PAUSE_MASK) ==</span>
<span class="lineNum">    1806 </span>            :                             EEPROM_WORD0F_ASM_DIR)
<span class="lineNum">    1807 </span><span class="lineNoCov">          0 :                                 hw-&gt;fc = E1000_FC_TX_PAUSE;</span>
<span class="lineNum">    1808 </span>            :                         else
<span class="lineNum">    1809 </span><span class="lineNoCov">          0 :                                 hw-&gt;fc = E1000_FC_FULL;</span>
<span class="lineNum">    1810 </span>            :                         break;
<span class="lineNum">    1811 </span>            :                 }
<span class="lineNum">    1812 </span>            :         }
<span class="lineNum">    1813 </span>            :         /*
<span class="lineNum">    1814 </span>            :          * We want to save off the original Flow Control configuration just
<span class="lineNum">    1815 </span>            :          * in case we get disconnected and then reconnected into a different
<span class="lineNum">    1816 </span>            :          * hub or switch with different Flow Control capabilities.
<span class="lineNum">    1817 </span>            :          */
<span class="lineNum">    1818 </span><span class="lineNoCov">          0 :         if (hw-&gt;mac_type == em_82542_rev2_0)</span>
<span class="lineNum">    1819 </span><span class="lineNoCov">          0 :                 hw-&gt;fc &amp;= (~E1000_FC_TX_PAUSE);</span>
<span class="lineNum">    1820 </span>            : 
<span class="lineNum">    1821 </span><span class="lineNoCov">          0 :         if ((hw-&gt;mac_type &lt; em_82543) &amp;&amp; (hw-&gt;report_tx_early == 1))</span>
<span class="lineNum">    1822 </span><span class="lineNoCov">          0 :                 hw-&gt;fc &amp;= (~E1000_FC_RX_PAUSE);</span>
<span class="lineNum">    1823 </span>            : 
<span class="lineNum">    1824 </span><span class="lineNoCov">          0 :         hw-&gt;original_fc = hw-&gt;fc;</span>
<span class="lineNum">    1825 </span>            : 
<span class="lineNum">    1826 </span>            :         DEBUGOUT1(&quot;After fix-ups FlowControl is now = %x\n&quot;, hw-&gt;fc);
<span class="lineNum">    1827 </span>            :         /*
<span class="lineNum">    1828 </span>            :          * Take the 4 bits from EEPROM word 0x0F that determine the initial
<span class="lineNum">    1829 </span>            :          * polarity value for the SW controlled pins, and setup the Extended
<span class="lineNum">    1830 </span>            :          * Device Control reg with that info. This is needed because one of
<span class="lineNum">    1831 </span>            :          * the SW controlled pins is used for signal detection.  So this
<span class="lineNum">    1832 </span>            :          * should be done before em_setup_pcs_link() or em_phy_setup() is
<span class="lineNum">    1833 </span>            :          * called.
<span class="lineNum">    1834 </span>            :          */
<span class="lineNum">    1835 </span><span class="lineNoCov">          0 :         if (hw-&gt;mac_type == em_82543) {</span>
<span class="lineNum">    1836 </span><span class="lineNoCov">          0 :                 ret_val = em_read_eeprom(hw, EEPROM_INIT_CONTROL2_REG,</span>
<span class="lineNum">    1837 </span>            :                     1, &amp;eeprom_data);
<span class="lineNum">    1838 </span><span class="lineNoCov">          0 :                 if (ret_val) {</span>
<span class="lineNum">    1839 </span>            :                         DEBUGOUT(&quot;EEPROM Read Error\n&quot;);
<span class="lineNum">    1840 </span><span class="lineNoCov">          0 :                         return -E1000_ERR_EEPROM;</span>
<span class="lineNum">    1841 </span>            :                 }
<span class="lineNum">    1842 </span><span class="lineNoCov">          0 :                 ctrl_ext = ((eeprom_data &amp; EEPROM_WORD0F_SWPDIO_EXT) &lt;&lt;</span>
<span class="lineNum">    1843 </span>            :                     SWDPIO__EXT_SHIFT);
<span class="lineNum">    1844 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG(hw, CTRL_EXT, ctrl_ext);</span>
<span class="lineNum">    1845 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1846 </span>            :         /* Make sure we have a valid PHY */
<span class="lineNum">    1847 </span><span class="lineNoCov">          0 :         ret_val = em_detect_gig_phy(hw);</span>
<span class="lineNum">    1848 </span><span class="lineNoCov">          0 :         if (ret_val) {</span>
<span class="lineNum">    1849 </span>            :                 DEBUGOUT(&quot;Error, did not detect valid phy.\n&quot;);
<span class="lineNum">    1850 </span><span class="lineNoCov">          0 :                 if (hw-&gt;mac_type == em_icp_xxxx)</span>
<span class="lineNum">    1851 </span><span class="lineNoCov">          0 :                         return E1000_DEFER_INIT;</span>
<span class="lineNum">    1852 </span>            :                 else
<span class="lineNum">    1853 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    1854 </span>            :         }
<span class="lineNum">    1855 </span>            :         DEBUGOUT1(&quot;Phy ID = %x \n&quot;, hw-&gt;phy_id);
<span class="lineNum">    1856 </span>            : 
<span class="lineNum">    1857 </span>            :         /* Call the necessary subroutine to configure the link. */
<span class="lineNum">    1858 </span><span class="lineNoCov">          0 :         switch (hw-&gt;media_type) {</span>
<span class="lineNum">    1859 </span>            :         case em_media_type_copper:
<span class="lineNum">    1860 </span>            :         case em_media_type_oem:
<span class="lineNum">    1861 </span><span class="lineNoCov">          0 :                 ret_val = em_setup_copper_link(hw);</span>
<span class="lineNum">    1862 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1863 </span>            :         default:
<span class="lineNum">    1864 </span><span class="lineNoCov">          0 :                 ret_val = em_setup_fiber_serdes_link(hw);</span>
<span class="lineNum">    1865 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1866 </span>            :         }
<span class="lineNum">    1867 </span>            :         /*
<span class="lineNum">    1868 </span>            :          * Initialize the flow control address, type, and PAUSE timer
<span class="lineNum">    1869 </span>            :          * registers to their default values.  This is done even if flow
<span class="lineNum">    1870 </span>            :          * control is disabled, because it does not hurt anything to
<span class="lineNum">    1871 </span>            :          * initialize these registers.
<span class="lineNum">    1872 </span>            :          */
<span class="lineNum">    1873 </span>            :         DEBUGOUT(&quot;Initializing the Flow Control address, type and timer regs\n&quot;
<span class="lineNum">    1874 </span>            :             );
<span class="lineNum">    1875 </span>            : 
<span class="lineNum">    1876 </span>            :         /*
<span class="lineNum">    1877 </span>            :          * FCAL/H and FCT are hardcoded to standard values in
<span class="lineNum">    1878 </span>            :          * em_ich8lan / em_ich9lan / em_ich10lan.
<span class="lineNum">    1879 </span>            :          */
<span class="lineNum">    1880 </span><span class="lineNoCov">          0 :         if (!IS_ICH8(hw-&gt;mac_type)) {</span>
<span class="lineNum">    1881 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG(hw, FCT, FLOW_CONTROL_TYPE);</span>
<span class="lineNum">    1882 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG(hw, FCAH, FLOW_CONTROL_ADDRESS_HIGH);</span>
<span class="lineNum">    1883 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG(hw, FCAL, FLOW_CONTROL_ADDRESS_LOW);</span>
<span class="lineNum">    1884 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1885 </span><span class="lineNoCov">          0 :         E1000_WRITE_REG(hw, FCTTV, hw-&gt;fc_pause_time);</span>
<span class="lineNum">    1886 </span>            : 
<span class="lineNum">    1887 </span><span class="lineNoCov">          0 :         if (hw-&gt;phy_type == em_phy_82577 ||</span>
<span class="lineNum">    1888 </span><span class="lineNoCov">          0 :             hw-&gt;phy_type == em_phy_82578 ||</span>
<span class="lineNum">    1889 </span><span class="lineNoCov">          0 :             hw-&gt;phy_type == em_phy_82579 ||</span>
<span class="lineNum">    1890 </span><span class="lineNoCov">          0 :             hw-&gt;phy_type == em_phy_i217) {</span>
<span class="lineNum">    1891 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG(hw, FCRTV_PCH, 0x1000);</span>
<span class="lineNum">    1892 </span><span class="lineNoCov">          0 :                 em_write_phy_reg(hw, PHY_REG(BM_PORT_CTRL_PAGE, 27),</span>
<span class="lineNum">    1893 </span><span class="lineNoCov">          0 :                     hw-&gt;fc_pause_time);</span>
<span class="lineNum">    1894 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1895 </span>            : 
<span class="lineNum">    1896 </span>            :         /*
<span class="lineNum">    1897 </span>            :          * Set the flow control receive threshold registers.  Normally, these
<span class="lineNum">    1898 </span>            :          * registers will be set to a default threshold that may be adjusted
<span class="lineNum">    1899 </span>            :          * later by the driver's runtime code.  However, if the ability to
<span class="lineNum">    1900 </span>            :          * transmit pause frames in not enabled, then these registers will be
<span class="lineNum">    1901 </span>            :          * set to 0.
<span class="lineNum">    1902 </span>            :          */
<span class="lineNum">    1903 </span><span class="lineNoCov">          0 :         if (!(hw-&gt;fc &amp; E1000_FC_TX_PAUSE)) {</span>
<span class="lineNum">    1904 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG(hw, FCRTL, 0);</span>
<span class="lineNum">    1905 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG(hw, FCRTH, 0);</span>
<span class="lineNum">    1906 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    1907 </span>            :                 /*
<span class="lineNum">    1908 </span>            :                  * We need to set up the Receive Threshold high and low water
<span class="lineNum">    1909 </span>            :                  * marks as well as (optionally) enabling the transmission of
<span class="lineNum">    1910 </span>            :                  * XON frames.
<span class="lineNum">    1911 </span>            :                  */
<span class="lineNum">    1912 </span><span class="lineNoCov">          0 :                 if (hw-&gt;fc_send_xon) {</span>
<span class="lineNum">    1913 </span><span class="lineNoCov">          0 :                         E1000_WRITE_REG(hw, FCRTL, (hw-&gt;fc_low_water </span>
<span class="lineNum">    1914 </span>            :                             | E1000_FCRTL_XONE));
<span class="lineNum">    1915 </span><span class="lineNoCov">          0 :                         E1000_WRITE_REG(hw, FCRTH, hw-&gt;fc_high_water);</span>
<span class="lineNum">    1916 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    1917 </span><span class="lineNoCov">          0 :                         E1000_WRITE_REG(hw, FCRTL, hw-&gt;fc_low_water);</span>
<span class="lineNum">    1918 </span><span class="lineNoCov">          0 :                         E1000_WRITE_REG(hw, FCRTH, hw-&gt;fc_high_water);</span>
<span class="lineNum">    1919 </span>            :                 }
<span class="lineNum">    1920 </span>            :         }
<span class="lineNum">    1921 </span><span class="lineNoCov">          0 :         return ret_val;</span>
<span class="lineNum">    1922 </span><span class="lineNoCov">          0 : }</span>
<a name="1923"><span class="lineNum">    1923 </span>            : </a>
<span class="lineNum">    1924 </span>            : void
<span class="lineNum">    1925 </span><span class="lineNoCov">          0 : em_power_up_serdes_link_82575(struct em_hw *hw)</span>
<span class="lineNum">    1926 </span>            : {
<span class="lineNum">    1927 </span>            :         uint32_t reg;
<span class="lineNum">    1928 </span>            : 
<span class="lineNum">    1929 </span>            :         /* Enable PCS to turn on link */
<span class="lineNum">    1930 </span><span class="lineNoCov">          0 :         reg = E1000_READ_REG(hw, PCS_CFG0);</span>
<span class="lineNum">    1931 </span><span class="lineNoCov">          0 :         reg |= E1000_PCS_CFG_PCS_EN;</span>
<span class="lineNum">    1932 </span><span class="lineNoCov">          0 :         E1000_WRITE_REG(hw, PCS_CFG0, reg);</span>
<span class="lineNum">    1933 </span>            : 
<span class="lineNum">    1934 </span>            :         /* Power up the laser */
<span class="lineNum">    1935 </span><span class="lineNoCov">          0 :         reg = E1000_READ_REG(hw, CTRL_EXT);</span>
<span class="lineNum">    1936 </span><span class="lineNoCov">          0 :         reg &amp;= ~E1000_CTRL_EXT_SDP3_DATA;</span>
<span class="lineNum">    1937 </span><span class="lineNoCov">          0 :         E1000_WRITE_REG(hw, CTRL_EXT, reg);</span>
<span class="lineNum">    1938 </span>            : 
<span class="lineNum">    1939 </span>            :         /* flush the write to verify completion */
<span class="lineNum">    1940 </span><span class="lineNoCov">          0 :         E1000_WRITE_FLUSH(hw);</span>
<span class="lineNum">    1941 </span><span class="lineNoCov">          0 :         delay(5);</span>
<span class="lineNum">    1942 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1943 </span>            : 
<span class="lineNum">    1944 </span>            : /******************************************************************************
<span class="lineNum">    1945 </span>            :  * Sets up link for a fiber based or serdes based adapter
<span class="lineNum">    1946 </span>            :  *
<span class="lineNum">    1947 </span>            :  * hw - Struct containing variables accessed by shared code
<span class="lineNum">    1948 </span>            :  *
<span class="lineNum">    1949 </span>            :  * Manipulates Physical Coding Sublayer functions in order to configure
<span class="lineNum">    1950 </span>            :  * link. Assumes the hardware has been previously reset and the transmitter
<span class="lineNum">    1951 </span>            :  * and receiver are not enabled.
<a name="1952"><span class="lineNum">    1952 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    1953 </span>            : static int32_t
<span class="lineNum">    1954 </span><span class="lineNoCov">          0 : em_setup_fiber_serdes_link(struct em_hw *hw)</span>
<span class="lineNum">    1955 </span>            : {
<span class="lineNum">    1956 </span>            :         uint32_t ctrl, ctrl_ext, reg;
<span class="lineNum">    1957 </span>            :         uint32_t status;
<span class="lineNum">    1958 </span>            :         uint32_t txcw = 0;
<span class="lineNum">    1959 </span>            :         uint32_t i;
<span class="lineNum">    1960 </span>            :         uint32_t signal = 0;
<span class="lineNum">    1961 </span>            :         int32_t  ret_val;
<span class="lineNum">    1962 </span>            :         DEBUGFUNC(&quot;em_setup_fiber_serdes_link&quot;);
<span class="lineNum">    1963 </span>            :         /*
<span class="lineNum">    1964 </span>            :          * On 82571 and 82572 Fiber connections, SerDes loopback mode
<span class="lineNum">    1965 </span>            :          * persists until explicitly turned off or a power cycle is
<span class="lineNum">    1966 </span>            :          * performed.  A read to the register does not indicate its status.
<span class="lineNum">    1967 </span>            :          * Therefore, we ensure loopback mode is disabled during
<span class="lineNum">    1968 </span>            :          * initialization.
<span class="lineNum">    1969 </span>            :          */
<span class="lineNum">    1970 </span><span class="lineNoCov">          0 :         if (hw-&gt;mac_type == em_82571 || hw-&gt;mac_type == em_82572 ||</span>
<span class="lineNum">    1971 </span><span class="lineNoCov">          0 :             hw-&gt;mac_type &gt;= em_82575)</span>
<span class="lineNum">    1972 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG(hw, SCTL, E1000_DISABLE_SERDES_LOOPBACK);</span>
<span class="lineNum">    1973 </span>            : 
<span class="lineNum">    1974 </span><span class="lineNoCov">          0 :         if (hw-&gt;mac_type &gt;= em_82575)</span>
<span class="lineNum">    1975 </span><span class="lineNoCov">          0 :                 em_power_up_serdes_link_82575(hw);</span>
<span class="lineNum">    1976 </span>            :                 
<span class="lineNum">    1977 </span>            :         /*
<span class="lineNum">    1978 </span>            :          * On adapters with a MAC newer than 82544, SWDP 1 will be set when
<span class="lineNum">    1979 </span>            :          * the optics detect a signal. On older adapters, it will be cleared
<span class="lineNum">    1980 </span>            :          * when there is a signal.  This applies to fiber media only. If
<span class="lineNum">    1981 </span>            :          * we're on serdes media, adjust the output amplitude to value set in
<span class="lineNum">    1982 </span>            :          * the EEPROM.
<span class="lineNum">    1983 </span>            :          */
<span class="lineNum">    1984 </span><span class="lineNoCov">          0 :         ctrl = E1000_READ_REG(hw, CTRL);</span>
<span class="lineNum">    1985 </span><span class="lineNoCov">          0 :         if (hw-&gt;media_type == em_media_type_fiber)</span>
<span class="lineNum">    1986 </span><span class="lineNoCov">          0 :                 signal = (hw-&gt;mac_type &gt; em_82544) ? E1000_CTRL_SWDPIN1 : 0;</span>
<span class="lineNum">    1987 </span>            : 
<span class="lineNum">    1988 </span><span class="lineNoCov">          0 :         ret_val = em_adjust_serdes_amplitude(hw);</span>
<span class="lineNum">    1989 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">    1990 </span><span class="lineNoCov">          0 :                 return ret_val;</span>
<span class="lineNum">    1991 </span>            : 
<span class="lineNum">    1992 </span>            :         /* Take the link out of reset */
<span class="lineNum">    1993 </span><span class="lineNoCov">          0 :         ctrl &amp;= ~(E1000_CTRL_LRST);</span>
<span class="lineNum">    1994 </span>            : 
<span class="lineNum">    1995 </span><span class="lineNoCov">          0 :         if (hw-&gt;mac_type &gt;= em_82575) {</span>
<span class="lineNum">    1996 </span>            :                 /* set both sw defined pins on 82575/82576*/
<span class="lineNum">    1997 </span><span class="lineNoCov">          0 :                 ctrl |= E1000_CTRL_SWDPIN0 | E1000_CTRL_SWDPIN1;</span>
<span class="lineNum">    1998 </span>            : 
<span class="lineNum">    1999 </span><span class="lineNoCov">          0 :                 ctrl_ext = E1000_READ_REG(hw, CTRL_EXT);</span>
<span class="lineNum">    2000 </span><span class="lineNoCov">          0 :                 switch (ctrl_ext &amp; E1000_CTRL_EXT_LINK_MODE_MASK) {</span>
<span class="lineNum">    2001 </span>            :                 case E1000_CTRL_EXT_LINK_MODE_1000BASE_KX:
<span class="lineNum">    2002 </span>            :                 case E1000_CTRL_EXT_LINK_MODE_PCIE_SERDES:
<span class="lineNum">    2003 </span>            :                         /* the backplane is always connected */
<span class="lineNum">    2004 </span><span class="lineNoCov">          0 :                         reg = E1000_READ_REG(hw, PCS_LCTL);</span>
<span class="lineNum">    2005 </span><span class="lineNoCov">          0 :                         reg |= E1000_PCS_LCTL_FORCE_FCTRL;</span>
<span class="lineNum">    2006 </span><span class="lineNoCov">          0 :                         reg |= E1000_PCS_LCTL_FSV_1000 | E1000_PCS_LCTL_FDV_FULL;</span>
<span class="lineNum">    2007 </span><span class="lineNoCov">          0 :                         reg |= E1000_PCS_LCTL_FSD;        /* Force Speed */</span>
<span class="lineNum">    2008 </span>            :                         DEBUGOUT(&quot;Configuring Forced Link\n&quot;);
<span class="lineNum">    2009 </span><span class="lineNoCov">          0 :                         E1000_WRITE_REG(hw, PCS_LCTL, reg);</span>
<span class="lineNum">    2010 </span><span class="lineNoCov">          0 :                         em_force_mac_fc(hw);</span>
<span class="lineNum">    2011 </span><span class="lineNoCov">          0 :                         hw-&gt;autoneg_failed = 0;</span>
<span class="lineNum">    2012 </span><span class="lineNoCov">          0 :                         return E1000_SUCCESS;</span>
<span class="lineNum">    2013 </span>            :                         break;
<span class="lineNum">    2014 </span>            :                 default:
<span class="lineNum">    2015 </span>            :                         /* Set switch control to serdes energy detect */
<span class="lineNum">    2016 </span><span class="lineNoCov">          0 :                         reg = E1000_READ_REG(hw, CONNSW);</span>
<span class="lineNum">    2017 </span><span class="lineNoCov">          0 :                         reg |= E1000_CONNSW_ENRGSRC;</span>
<span class="lineNum">    2018 </span><span class="lineNoCov">          0 :                         E1000_WRITE_REG(hw, CONNSW, reg);</span>
<span class="lineNum">    2019 </span>            :                         break;
<span class="lineNum">    2020 </span>            :                 }
<span class="lineNum">    2021 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2022 </span>            : 
<span class="lineNum">    2023 </span>            :         /* Adjust VCO speed to improve BER performance */
<span class="lineNum">    2024 </span><span class="lineNoCov">          0 :         ret_val = em_set_vco_speed(hw);</span>
<span class="lineNum">    2025 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">    2026 </span><span class="lineNoCov">          0 :                 return ret_val;</span>
<span class="lineNum">    2027 </span>            : 
<span class="lineNum">    2028 </span><span class="lineNoCov">          0 :         em_config_collision_dist(hw);</span>
<span class="lineNum">    2029 </span>            :         /*
<span class="lineNum">    2030 </span>            :          * Check for a software override of the flow control settings, and
<span class="lineNum">    2031 </span>            :          * setup the device accordingly.  If auto-negotiation is enabled,
<span class="lineNum">    2032 </span>            :          * then software will have to set the &quot;PAUSE&quot; bits to the correct
<span class="lineNum">    2033 </span>            :          * value in the Tranmsit Config Word Register (TXCW) and re-start
<span class="lineNum">    2034 </span>            :          * auto-negotiation.  However, if auto-negotiation is disabled, then
<span class="lineNum">    2035 </span>            :          * software will have to manually configure the two flow control
<span class="lineNum">    2036 </span>            :          * enable bits in the CTRL register.
<span class="lineNum">    2037 </span>            :          *
<span class="lineNum">    2038 </span>            :          * The possible values of the &quot;fc&quot; parameter are: 0:  Flow control is
<span class="lineNum">    2039 </span>            :          * completely disabled 1:  Rx flow control is enabled (we can receive
<span class="lineNum">    2040 </span>            :          * pause frames, but not send pause frames). 2:  Tx flow control is
<span class="lineNum">    2041 </span>            :          * enabled (we can send pause frames but we do not support receiving
<span class="lineNum">    2042 </span>            :          * pause frames). 3:  Both Rx and TX flow control (symmetric) are
<span class="lineNum">    2043 </span>            :          * enabled.
<span class="lineNum">    2044 </span>            :          */
<span class="lineNum">    2045 </span><span class="lineNoCov">          0 :         switch (hw-&gt;fc) {</span>
<span class="lineNum">    2046 </span>            :         case E1000_FC_NONE:
<span class="lineNum">    2047 </span>            :                 /*
<span class="lineNum">    2048 </span>            :                  * Flow control is completely disabled by a software
<span class="lineNum">    2049 </span>            :                  * over-ride.
<span class="lineNum">    2050 </span>            :                  */
<span class="lineNum">    2051 </span>            :                 txcw = (E1000_TXCW_ANE | E1000_TXCW_FD);
<span class="lineNum">    2052 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2053 </span>            :         case E1000_FC_RX_PAUSE:
<span class="lineNum">    2054 </span>            :                 /*
<span class="lineNum">    2055 </span>            :                  * RX Flow control is enabled and TX Flow control is disabled
<span class="lineNum">    2056 </span>            :                  * by a software over-ride. Since there really isn't a way to
<span class="lineNum">    2057 </span>            :                  * advertise that we are capable of RX Pause ONLY, we will
<span class="lineNum">    2058 </span>            :                  * advertise that we support both symmetric and asymmetric RX
<span class="lineNum">    2059 </span>            :                  * PAUSE. Later, we will disable the adapter's ability to
<span class="lineNum">    2060 </span>            :                  * send PAUSE frames.
<span class="lineNum">    2061 </span>            :                  */
<span class="lineNum">    2062 </span>            :                 txcw = (E1000_TXCW_ANE | E1000_TXCW_FD | 
<span class="lineNum">    2063 </span>            :                     E1000_TXCW_PAUSE_MASK);
<span class="lineNum">    2064 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2065 </span>            :         case E1000_FC_TX_PAUSE:
<span class="lineNum">    2066 </span>            :                 /*
<span class="lineNum">    2067 </span>            :                  * TX Flow control is enabled, and RX Flow control is
<span class="lineNum">    2068 </span>            :                  * disabled, by a software over-ride.
<span class="lineNum">    2069 </span>            :                  */
<span class="lineNum">    2070 </span>            :                 txcw = (E1000_TXCW_ANE | E1000_TXCW_FD | E1000_TXCW_ASM_DIR);
<span class="lineNum">    2071 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2072 </span>            :         case E1000_FC_FULL:
<span class="lineNum">    2073 </span>            :                 /*
<span class="lineNum">    2074 </span>            :                  * Flow control (both RX and TX) is enabled by a software
<span class="lineNum">    2075 </span>            :                  * over-ride.
<span class="lineNum">    2076 </span>            :                  */
<span class="lineNum">    2077 </span>            :                 txcw = (E1000_TXCW_ANE | E1000_TXCW_FD | 
<span class="lineNum">    2078 </span>            :                     E1000_TXCW_PAUSE_MASK);
<span class="lineNum">    2079 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2080 </span>            :         default:
<span class="lineNum">    2081 </span>            :                 DEBUGOUT(&quot;Flow control param set incorrectly\n&quot;);
<span class="lineNum">    2082 </span><span class="lineNoCov">          0 :                 return -E1000_ERR_CONFIG;</span>
<span class="lineNum">    2083 </span>            :                 break;
<span class="lineNum">    2084 </span>            :         }
<span class="lineNum">    2085 </span>            :         /*
<span class="lineNum">    2086 </span>            :          * Since auto-negotiation is enabled, take the link out of reset (the
<span class="lineNum">    2087 </span>            :          * link will be in reset, because we previously reset the chip). This
<span class="lineNum">    2088 </span>            :          * will restart auto-negotiation.  If auto-neogtiation is successful
<span class="lineNum">    2089 </span>            :          * then the link-up status bit will be set and the flow control
<span class="lineNum">    2090 </span>            :          * enable bits (RFCE and TFCE) will be set according to their
<span class="lineNum">    2091 </span>            :          * negotiated value.
<span class="lineNum">    2092 </span>            :          */
<span class="lineNum">    2093 </span>            :         DEBUGOUT(&quot;Auto-negotiation enabled\n&quot;);
<span class="lineNum">    2094 </span>            : 
<span class="lineNum">    2095 </span><span class="lineNoCov">          0 :         E1000_WRITE_REG(hw, TXCW, txcw);</span>
<span class="lineNum">    2096 </span><span class="lineNoCov">          0 :         E1000_WRITE_REG(hw, CTRL, ctrl);</span>
<span class="lineNum">    2097 </span><span class="lineNoCov">          0 :         E1000_WRITE_FLUSH(hw);</span>
<span class="lineNum">    2098 </span>            : 
<span class="lineNum">    2099 </span><span class="lineNoCov">          0 :         hw-&gt;txcw = txcw;</span>
<span class="lineNum">    2100 </span><span class="lineNoCov">          0 :         msec_delay(1);</span>
<span class="lineNum">    2101 </span>            :         /*
<span class="lineNum">    2102 </span>            :          * If we have a signal (the cable is plugged in) then poll for a
<span class="lineNum">    2103 </span>            :          * &quot;Link-Up&quot; indication in the Device Status Register.  Time-out if a
<span class="lineNum">    2104 </span>            :          * link isn't seen in 500 milliseconds seconds (Auto-negotiation
<span class="lineNum">    2105 </span>            :          * should complete in less than 500 milliseconds even if the other
<span class="lineNum">    2106 </span>            :          * end is doing it in SW). For internal serdes, we just assume a
<span class="lineNum">    2107 </span>            :          * signal is present, then poll.
<span class="lineNum">    2108 </span>            :          */
<span class="lineNum">    2109 </span><span class="lineNoCov">          0 :         if (hw-&gt;media_type == em_media_type_internal_serdes ||</span>
<span class="lineNum">    2110 </span><span class="lineNoCov">          0 :             (E1000_READ_REG(hw, CTRL) &amp; E1000_CTRL_SWDPIN1) == signal) {</span>
<span class="lineNum">    2111 </span>            :                 DEBUGOUT(&quot;Looking for Link\n&quot;);
<span class="lineNum">    2112 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; (LINK_UP_TIMEOUT / 10); i++) {</span>
<span class="lineNum">    2113 </span><span class="lineNoCov">          0 :                         msec_delay(10);</span>
<span class="lineNum">    2114 </span><span class="lineNoCov">          0 :                         status = E1000_READ_REG(hw, STATUS);</span>
<span class="lineNum">    2115 </span><span class="lineNoCov">          0 :                         if (status &amp; E1000_STATUS_LU)</span>
<span class="lineNum">    2116 </span>            :                                 break;
<span class="lineNum">    2117 </span>            :                 }
<span class="lineNum">    2118 </span><span class="lineNoCov">          0 :                 if (i == (LINK_UP_TIMEOUT / 10)) {</span>
<span class="lineNum">    2119 </span>            :                         DEBUGOUT(&quot;Never got a valid link from auto-neg!!!\n&quot;);
<span class="lineNum">    2120 </span><span class="lineNoCov">          0 :                         hw-&gt;autoneg_failed = 1;</span>
<span class="lineNum">    2121 </span>            :                         /*
<span class="lineNum">    2122 </span>            :                          * AutoNeg failed to achieve a link, so we'll call
<span class="lineNum">    2123 </span>            :                          * em_check_for_link. This routine will force the
<span class="lineNum">    2124 </span>            :                          * link up if we detect a signal. This will allow us
<span class="lineNum">    2125 </span>            :                          * to communicate with non-autonegotiating link
<span class="lineNum">    2126 </span>            :                          * partners.
<span class="lineNum">    2127 </span>            :                          */
<span class="lineNum">    2128 </span><span class="lineNoCov">          0 :                         ret_val = em_check_for_link(hw);</span>
<span class="lineNum">    2129 </span><span class="lineNoCov">          0 :                         if (ret_val) {</span>
<span class="lineNum">    2130 </span>            :                                 DEBUGOUT(&quot;Error while checking for link\n&quot;);
<span class="lineNum">    2131 </span><span class="lineNoCov">          0 :                                 return ret_val;</span>
<span class="lineNum">    2132 </span>            :                         }
<span class="lineNum">    2133 </span><span class="lineNoCov">          0 :                         hw-&gt;autoneg_failed = 0;</span>
<span class="lineNum">    2134 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    2135 </span><span class="lineNoCov">          0 :                         hw-&gt;autoneg_failed = 0;</span>
<span class="lineNum">    2136 </span>            :                         DEBUGOUT(&quot;Valid Link Found\n&quot;);
<span class="lineNum">    2137 </span>            :                 }
<span class="lineNum">    2138 </span>            :         } else {
<span class="lineNum">    2139 </span>            :                 DEBUGOUT(&quot;No Signal Detected\n&quot;);
<span class="lineNum">    2140 </span>            :         }
<span class="lineNum">    2141 </span><span class="lineNoCov">          0 :         return E1000_SUCCESS;</span>
<span class="lineNum">    2142 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2143 </span>            : 
<span class="lineNum">    2144 </span>            : /******************************************************************************
<span class="lineNum">    2145 </span>            :  * Make sure we have a valid PHY and change PHY mode before link setup.
<span class="lineNum">    2146 </span>            :  *
<span class="lineNum">    2147 </span>            :  * hw - Struct containing variables accessed by shared code
<a name="2148"><span class="lineNum">    2148 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    2149 </span>            : static int32_t
<span class="lineNum">    2150 </span><span class="lineNoCov">          0 : em_copper_link_preconfig(struct em_hw *hw)</span>
<span class="lineNum">    2151 </span>            : {
<span class="lineNum">    2152 </span>            :         uint32_t ctrl;
<span class="lineNum">    2153 </span>            :         int32_t  ret_val;
<span class="lineNum">    2154 </span><span class="lineNoCov">          0 :         uint16_t phy_data;</span>
<span class="lineNum">    2155 </span>            :         DEBUGFUNC(&quot;em_copper_link_preconfig&quot;);
<span class="lineNum">    2156 </span>            : 
<span class="lineNum">    2157 </span><span class="lineNoCov">          0 :         ctrl = E1000_READ_REG(hw, CTRL);</span>
<span class="lineNum">    2158 </span>            :         /*
<span class="lineNum">    2159 </span>            :          * With 82543, we need to force speed and duplex on the MAC equal to
<span class="lineNum">    2160 </span>            :          * what the PHY speed and duplex configuration is. In addition, we
<span class="lineNum">    2161 </span>            :          * need to perform a hardware reset on the PHY to take it out of
<span class="lineNum">    2162 </span>            :          * reset.
<span class="lineNum">    2163 </span>            :          */
<span class="lineNum">    2164 </span><span class="lineNoCov">          0 :         if (hw-&gt;mac_type &gt; em_82543) {</span>
<span class="lineNum">    2165 </span><span class="lineNoCov">          0 :                 ctrl |= E1000_CTRL_SLU;</span>
<span class="lineNum">    2166 </span><span class="lineNoCov">          0 :                 ctrl &amp;= ~(E1000_CTRL_FRCSPD | E1000_CTRL_FRCDPX);</span>
<span class="lineNum">    2167 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG(hw, CTRL, ctrl);</span>
<span class="lineNum">    2168 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    2169 </span><span class="lineNoCov">          0 :                 ctrl |= (E1000_CTRL_FRCSPD | E1000_CTRL_FRCDPX | </span>
<span class="lineNum">    2170 </span>            :                     E1000_CTRL_SLU);
<span class="lineNum">    2171 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG(hw, CTRL, ctrl);</span>
<span class="lineNum">    2172 </span><span class="lineNoCov">          0 :                 ret_val = em_phy_hw_reset(hw);</span>
<span class="lineNum">    2173 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    2174 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    2175 </span>            :         }
<span class="lineNum">    2176 </span>            : 
<span class="lineNum">    2177 </span>            :         /* Set PHY to class A mode (if necessary) */
<span class="lineNum">    2178 </span><span class="lineNoCov">          0 :         ret_val = em_set_phy_mode(hw);</span>
<span class="lineNum">    2179 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">    2180 </span><span class="lineNoCov">          0 :                 return ret_val;</span>
<span class="lineNum">    2181 </span>            : 
<span class="lineNum">    2182 </span><span class="lineNoCov">          0 :         if ((hw-&gt;mac_type == em_82545_rev_3) ||</span>
<span class="lineNum">    2183 </span><span class="lineNoCov">          0 :             (hw-&gt;mac_type == em_82546_rev_3)) {</span>
<span class="lineNum">    2184 </span><span class="lineNoCov">          0 :                 ret_val = em_read_phy_reg(hw, M88E1000_PHY_SPEC_CTRL, </span>
<span class="lineNum">    2185 </span>            :                     &amp;phy_data);
<span class="lineNum">    2186 </span><span class="lineNoCov">          0 :                 phy_data |= 0x00000008;</span>
<span class="lineNum">    2187 </span><span class="lineNoCov">          0 :                 ret_val = em_write_phy_reg(hw, M88E1000_PHY_SPEC_CTRL, </span>
<span class="lineNum">    2188 </span>            :                     phy_data);
<span class="lineNum">    2189 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2190 </span><span class="lineNoCov">          0 :         if (hw-&gt;mac_type &lt;= em_82543 ||</span>
<span class="lineNum">    2191 </span><span class="lineNoCov">          0 :             hw-&gt;mac_type == em_82541 || hw-&gt;mac_type == em_82547 ||</span>
<span class="lineNum">    2192 </span><span class="lineNoCov">          0 :             hw-&gt;mac_type == em_82541_rev_2 || hw-&gt;mac_type == em_82547_rev_2)</span>
<span class="lineNum">    2193 </span><span class="lineNoCov">          0 :                 hw-&gt;phy_reset_disable = FALSE;</span>
<span class="lineNum">    2194 </span>            : 
<span class="lineNum">    2195 </span><span class="lineNoCov">          0 :         return E1000_SUCCESS;</span>
<span class="lineNum">    2196 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2197 </span>            : 
<span class="lineNum">    2198 </span>            : /******************************************************************************
<span class="lineNum">    2199 </span>            :  * Copper link setup for em_phy_igp series.
<span class="lineNum">    2200 </span>            :  *
<span class="lineNum">    2201 </span>            :  * hw - Struct containing variables accessed by shared code
<a name="2202"><span class="lineNum">    2202 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    2203 </span>            : static int32_t
<span class="lineNum">    2204 </span><span class="lineNoCov">          0 : em_copper_link_igp_setup(struct em_hw *hw)</span>
<span class="lineNum">    2205 </span>            : {
<span class="lineNum">    2206 </span>            :         uint32_t led_ctrl;
<span class="lineNum">    2207 </span>            :         int32_t  ret_val;
<span class="lineNum">    2208 </span><span class="lineNoCov">          0 :         uint16_t phy_data;</span>
<span class="lineNum">    2209 </span>            :         DEBUGFUNC(&quot;em_copper_link_igp_setup&quot;);
<span class="lineNum">    2210 </span>            : 
<span class="lineNum">    2211 </span><span class="lineNoCov">          0 :         if (hw-&gt;phy_reset_disable)</span>
<span class="lineNum">    2212 </span><span class="lineNoCov">          0 :                 return E1000_SUCCESS;</span>
<span class="lineNum">    2213 </span>            : 
<span class="lineNum">    2214 </span><span class="lineNoCov">          0 :         ret_val = em_phy_reset(hw);</span>
<span class="lineNum">    2215 </span><span class="lineNoCov">          0 :         if (ret_val) {</span>
<span class="lineNum">    2216 </span>            :                 DEBUGOUT(&quot;Error Resetting the PHY\n&quot;);
<span class="lineNum">    2217 </span><span class="lineNoCov">          0 :                 return ret_val;</span>
<span class="lineNum">    2218 </span>            :         }
<span class="lineNum">    2219 </span>            :         /* Wait 15ms for MAC to configure PHY from eeprom settings */
<span class="lineNum">    2220 </span><span class="lineNoCov">          0 :         msec_delay(15);</span>
<span class="lineNum">    2221 </span><span class="lineNoCov">          0 :         if (hw-&gt;mac_type != em_ich8lan &amp;&amp;</span>
<span class="lineNum">    2222 </span><span class="lineNoCov">          0 :             hw-&gt;mac_type != em_ich9lan &amp;&amp;</span>
<span class="lineNum">    2223 </span><span class="lineNoCov">          0 :             hw-&gt;mac_type != em_ich10lan) {</span>
<span class="lineNum">    2224 </span>            :                 /* Configure activity LED after PHY reset */
<span class="lineNum">    2225 </span><span class="lineNoCov">          0 :                 led_ctrl = E1000_READ_REG(hw, LEDCTL);</span>
<span class="lineNum">    2226 </span><span class="lineNoCov">          0 :                 led_ctrl &amp;= IGP_ACTIVITY_LED_MASK;</span>
<span class="lineNum">    2227 </span><span class="lineNoCov">          0 :                 led_ctrl |= (IGP_ACTIVITY_LED_ENABLE | IGP_LED3_MODE);</span>
<span class="lineNum">    2228 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG(hw, LEDCTL, led_ctrl);</span>
<span class="lineNum">    2229 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2230 </span>            :         /* The NVM settings will configure LPLU in D3 for IGP2 and IGP3 PHYs */
<span class="lineNum">    2231 </span><span class="lineNoCov">          0 :         if (hw-&gt;phy_type == em_phy_igp) {</span>
<span class="lineNum">    2232 </span>            :                 /* disable lplu d3 during driver init */
<span class="lineNum">    2233 </span><span class="lineNoCov">          0 :                 ret_val = em_set_d3_lplu_state(hw, FALSE);</span>
<span class="lineNum">    2234 </span><span class="lineNoCov">          0 :                 if (ret_val) {</span>
<span class="lineNum">    2235 </span>            :                         DEBUGOUT(&quot;Error Disabling LPLU D3\n&quot;);
<span class="lineNum">    2236 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    2237 </span>            :                 }
<span class="lineNum">    2238 </span>            :         }
<span class="lineNum">    2239 </span>            :         /* disable lplu d0 during driver init */
<span class="lineNum">    2240 </span><span class="lineNoCov">          0 :         if (hw-&gt;mac_type == em_pchlan ||</span>
<span class="lineNum">    2241 </span><span class="lineNoCov">          0 :                 hw-&gt;mac_type == em_pch2lan ||</span>
<span class="lineNum">    2242 </span><span class="lineNoCov">          0 :                 hw-&gt;mac_type == em_pch_lpt ||</span>
<span class="lineNum">    2243 </span><span class="lineNoCov">          0 :                 hw-&gt;mac_type == em_pch_spt ||</span>
<span class="lineNum">    2244 </span><span class="lineNoCov">          0 :                 hw-&gt;mac_type == em_pch_cnp)</span>
<span class="lineNum">    2245 </span><span class="lineNoCov">          0 :                 ret_val = em_set_lplu_state_pchlan(hw, FALSE);</span>
<span class="lineNum">    2246 </span>            :         else
<span class="lineNum">    2247 </span><span class="lineNoCov">          0 :                 ret_val = em_set_d0_lplu_state(hw, FALSE);</span>
<span class="lineNum">    2248 </span><span class="lineNoCov">          0 :         if (ret_val) {</span>
<span class="lineNum">    2249 </span>            :                 DEBUGOUT(&quot;Error Disabling LPLU D0\n&quot;);
<span class="lineNum">    2250 </span><span class="lineNoCov">          0 :                 return ret_val;</span>
<span class="lineNum">    2251 </span>            :         }
<span class="lineNum">    2252 </span>            :         /* Configure mdi-mdix settings */
<span class="lineNum">    2253 </span><span class="lineNoCov">          0 :         ret_val = em_read_phy_reg(hw, IGP01E1000_PHY_PORT_CTRL, &amp;phy_data);</span>
<span class="lineNum">    2254 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">    2255 </span><span class="lineNoCov">          0 :                 return ret_val;</span>
<span class="lineNum">    2256 </span>            : 
<span class="lineNum">    2257 </span><span class="lineNoCov">          0 :         if ((hw-&gt;mac_type == em_82541) || (hw-&gt;mac_type == em_82547)) {</span>
<span class="lineNum">    2258 </span><span class="lineNoCov">          0 :                 hw-&gt;dsp_config_state = em_dsp_config_disabled;</span>
<span class="lineNum">    2259 </span>            :                 /* Force MDI for earlier revs of the IGP PHY */
<span class="lineNum">    2260 </span><span class="lineNoCov">          0 :                 phy_data &amp;= ~(IGP01E1000_PSCR_AUTO_MDIX | </span>
<span class="lineNum">    2261 </span>            :                     IGP01E1000_PSCR_FORCE_MDI_MDIX);
<span class="lineNum">    2262 </span><span class="lineNoCov">          0 :                 hw-&gt;mdix = 1;</span>
<span class="lineNum">    2263 </span>            : 
<span class="lineNum">    2264 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    2265 </span><span class="lineNoCov">          0 :                 hw-&gt;dsp_config_state = em_dsp_config_enabled;</span>
<span class="lineNum">    2266 </span><span class="lineNoCov">          0 :                 phy_data &amp;= ~IGP01E1000_PSCR_AUTO_MDIX;</span>
<span class="lineNum">    2267 </span>            : 
<span class="lineNum">    2268 </span><span class="lineNoCov">          0 :                 switch (hw-&gt;mdix) {</span>
<span class="lineNum">    2269 </span>            :                 case 1:
<span class="lineNum">    2270 </span><span class="lineNoCov">          0 :                         phy_data &amp;= ~IGP01E1000_PSCR_FORCE_MDI_MDIX;</span>
<span class="lineNum">    2271 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    2272 </span>            :                 case 2:
<span class="lineNum">    2273 </span><span class="lineNoCov">          0 :                         phy_data |= IGP01E1000_PSCR_FORCE_MDI_MDIX;</span>
<span class="lineNum">    2274 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    2275 </span>            :                 case 0:
<span class="lineNum">    2276 </span>            :                 default:
<span class="lineNum">    2277 </span><span class="lineNoCov">          0 :                         phy_data |= IGP01E1000_PSCR_AUTO_MDIX;</span>
<span class="lineNum">    2278 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    2279 </span>            :                 }
<span class="lineNum">    2280 </span>            :         }
<span class="lineNum">    2281 </span><span class="lineNoCov">          0 :         ret_val = em_write_phy_reg(hw, IGP01E1000_PHY_PORT_CTRL, phy_data);</span>
<span class="lineNum">    2282 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">    2283 </span><span class="lineNoCov">          0 :                 return ret_val;</span>
<span class="lineNum">    2284 </span>            : 
<span class="lineNum">    2285 </span>            :         /* set auto-master slave resolution settings */
<span class="lineNum">    2286 </span><span class="lineNoCov">          0 :         if (hw-&gt;autoneg) {</span>
<span class="lineNum">    2287 </span><span class="lineNoCov">          0 :                 em_ms_type phy_ms_setting = hw-&gt;master_slave;</span>
<span class="lineNum">    2288 </span><span class="lineNoCov">          0 :                 if (hw-&gt;ffe_config_state == em_ffe_config_active)</span>
<span class="lineNum">    2289 </span><span class="lineNoCov">          0 :                         hw-&gt;ffe_config_state = em_ffe_config_enabled;</span>
<span class="lineNum">    2290 </span>            : 
<span class="lineNum">    2291 </span><span class="lineNoCov">          0 :                 if (hw-&gt;dsp_config_state == em_dsp_config_activated)</span>
<span class="lineNum">    2292 </span><span class="lineNoCov">          0 :                         hw-&gt;dsp_config_state = em_dsp_config_enabled;</span>
<span class="lineNum">    2293 </span>            :                 /*
<span class="lineNum">    2294 </span>            :                  * when autonegotiation advertisement is only 1000Mbps then
<span class="lineNum">    2295 </span>            :                  * we should disable SmartSpeed and enable Auto MasterSlave
<span class="lineNum">    2296 </span>            :                  * resolution as hardware default.
<span class="lineNum">    2297 </span>            :                  */
<span class="lineNum">    2298 </span><span class="lineNoCov">          0 :                 if (hw-&gt;autoneg_advertised == ADVERTISE_1000_FULL) {</span>
<span class="lineNum">    2299 </span>            :                         /* Disable SmartSpeed */
<span class="lineNum">    2300 </span><span class="lineNoCov">          0 :                         ret_val = em_read_phy_reg(hw, </span>
<span class="lineNum">    2301 </span>            :                             IGP01E1000_PHY_PORT_CONFIG, &amp;phy_data);
<span class="lineNum">    2302 </span><span class="lineNoCov">          0 :                         if (ret_val)</span>
<span class="lineNum">    2303 </span><span class="lineNoCov">          0 :                                 return ret_val;</span>
<span class="lineNum">    2304 </span>            : 
<span class="lineNum">    2305 </span><span class="lineNoCov">          0 :                         phy_data &amp;= ~IGP01E1000_PSCFR_SMART_SPEED;</span>
<span class="lineNum">    2306 </span><span class="lineNoCov">          0 :                         ret_val = em_write_phy_reg(hw, </span>
<span class="lineNum">    2307 </span>            :                             IGP01E1000_PHY_PORT_CONFIG, phy_data);
<span class="lineNum">    2308 </span><span class="lineNoCov">          0 :                         if (ret_val)</span>
<span class="lineNum">    2309 </span><span class="lineNoCov">          0 :                                 return ret_val;</span>
<span class="lineNum">    2310 </span>            :                         /* Set auto Master/Slave resolution process */
<span class="lineNum">    2311 </span><span class="lineNoCov">          0 :                         ret_val = em_read_phy_reg(hw, PHY_1000T_CTRL, </span>
<span class="lineNum">    2312 </span>            :                             &amp;phy_data);
<span class="lineNum">    2313 </span><span class="lineNoCov">          0 :                         if (ret_val)</span>
<span class="lineNum">    2314 </span><span class="lineNoCov">          0 :                                 return ret_val;</span>
<span class="lineNum">    2315 </span>            : 
<span class="lineNum">    2316 </span><span class="lineNoCov">          0 :                         phy_data &amp;= ~CR_1000T_MS_ENABLE;</span>
<span class="lineNum">    2317 </span><span class="lineNoCov">          0 :                         ret_val = em_write_phy_reg(hw, PHY_1000T_CTRL, </span>
<span class="lineNum">    2318 </span>            :                             phy_data);
<span class="lineNum">    2319 </span><span class="lineNoCov">          0 :                         if (ret_val)</span>
<span class="lineNum">    2320 </span><span class="lineNoCov">          0 :                                 return ret_val;</span>
<span class="lineNum">    2321 </span>            :                 }
<span class="lineNum">    2322 </span><span class="lineNoCov">          0 :                 ret_val = em_read_phy_reg(hw, PHY_1000T_CTRL, &amp;phy_data);</span>
<span class="lineNum">    2323 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    2324 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    2325 </span>            : 
<span class="lineNum">    2326 </span>            :                 /* load defaults for future use */
<span class="lineNum">    2327 </span><span class="lineNoCov">          0 :                 hw-&gt;original_master_slave = (phy_data &amp; CR_1000T_MS_ENABLE) ?</span>
<span class="lineNum">    2328 </span><span class="lineNoCov">          0 :                     ((phy_data &amp; CR_1000T_MS_VALUE) ? em_ms_force_master : </span>
<span class="lineNum">    2329 </span>            :                     em_ms_force_slave) : em_ms_auto;
<span class="lineNum">    2330 </span>            : 
<span class="lineNum">    2331 </span><span class="lineNoCov">          0 :                 switch (phy_ms_setting) {</span>
<span class="lineNum">    2332 </span>            :                 case em_ms_force_master:
<span class="lineNum">    2333 </span><span class="lineNoCov">          0 :                         phy_data |= (CR_1000T_MS_ENABLE | CR_1000T_MS_VALUE);</span>
<span class="lineNum">    2334 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    2335 </span>            :                 case em_ms_force_slave:
<span class="lineNum">    2336 </span><span class="lineNoCov">          0 :                         phy_data |= CR_1000T_MS_ENABLE;</span>
<span class="lineNum">    2337 </span><span class="lineNoCov">          0 :                         phy_data &amp;= ~(CR_1000T_MS_VALUE);</span>
<span class="lineNum">    2338 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    2339 </span>            :                 case em_ms_auto:
<span class="lineNum">    2340 </span><span class="lineNoCov">          0 :                         phy_data &amp;= ~CR_1000T_MS_ENABLE;</span>
<span class="lineNum">    2341 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    2342 </span>            :                 default:
<span class="lineNum">    2343 </span>            :                         break;
<span class="lineNum">    2344 </span>            :                 }
<span class="lineNum">    2345 </span><span class="lineNoCov">          0 :                 ret_val = em_write_phy_reg(hw, PHY_1000T_CTRL, phy_data);</span>
<span class="lineNum">    2346 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    2347 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    2348 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2349 </span><span class="lineNoCov">          0 :         return E1000_SUCCESS;</span>
<span class="lineNum">    2350 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2351 </span>            : 
<span class="lineNum">    2352 </span>            : /******************************************************************************
<span class="lineNum">    2353 </span>            :  * Copper link setup for em_phy_gg82563 series.
<span class="lineNum">    2354 </span>            :  *
<span class="lineNum">    2355 </span>            :  * hw - Struct containing variables accessed by shared code
<a name="2356"><span class="lineNum">    2356 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    2357 </span>            : static int32_t
<span class="lineNum">    2358 </span><span class="lineNoCov">          0 : em_copper_link_ggp_setup(struct em_hw *hw)</span>
<span class="lineNum">    2359 </span>            : {
<span class="lineNum">    2360 </span>            :         int32_t  ret_val;
<span class="lineNum">    2361 </span><span class="lineNoCov">          0 :         uint16_t phy_data;</span>
<span class="lineNum">    2362 </span>            :         uint32_t reg_data;
<span class="lineNum">    2363 </span>            :         DEBUGFUNC(&quot;em_copper_link_ggp_setup&quot;);
<span class="lineNum">    2364 </span>            : 
<span class="lineNum">    2365 </span><span class="lineNoCov">          0 :         if (!hw-&gt;phy_reset_disable) {</span>
<span class="lineNum">    2366 </span>            : 
<span class="lineNum">    2367 </span>            :                 /* Enable CRS on TX for half-duplex operation. */
<span class="lineNum">    2368 </span><span class="lineNoCov">          0 :                 ret_val = em_read_phy_reg(hw, GG82563_PHY_MAC_SPEC_CTRL,</span>
<span class="lineNum">    2369 </span>            :                     &amp;phy_data);
<span class="lineNum">    2370 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    2371 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    2372 </span>            : 
<span class="lineNum">    2373 </span><span class="lineNoCov">          0 :                 phy_data |= GG82563_MSCR_ASSERT_CRS_ON_TX;</span>
<span class="lineNum">    2374 </span>            :                 /* Use 25MHz for both link down and 1000BASE-T for Tx clock */
<span class="lineNum">    2375 </span><span class="lineNoCov">          0 :                 phy_data |= GG82563_MSCR_TX_CLK_1000MBPS_25MHZ;</span>
<span class="lineNum">    2376 </span>            : 
<span class="lineNum">    2377 </span><span class="lineNoCov">          0 :                 ret_val = em_write_phy_reg(hw, GG82563_PHY_MAC_SPEC_CTRL,</span>
<span class="lineNum">    2378 </span>            :                     phy_data);
<span class="lineNum">    2379 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    2380 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    2381 </span>            :                 /*
<span class="lineNum">    2382 </span>            :                  * Options: MDI/MDI-X = 0 (default) 0 - Auto for all speeds 1
<span class="lineNum">    2383 </span>            :                  * - MDI mode 2 - MDI-X mode 3 - Auto for 1000Base-T only
<span class="lineNum">    2384 </span>            :                  * (MDI-X for 10/100Base-T modes)
<span class="lineNum">    2385 </span>            :                  */
<span class="lineNum">    2386 </span><span class="lineNoCov">          0 :                 ret_val = em_read_phy_reg(hw, GG82563_PHY_SPEC_CTRL,</span>
<span class="lineNum">    2387 </span>            :                     &amp;phy_data);
<span class="lineNum">    2388 </span>            : 
<span class="lineNum">    2389 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    2390 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    2391 </span>            : 
<span class="lineNum">    2392 </span><span class="lineNoCov">          0 :                 phy_data &amp;= ~GG82563_PSCR_CROSSOVER_MODE_MASK;</span>
<span class="lineNum">    2393 </span>            : 
<span class="lineNum">    2394 </span><span class="lineNoCov">          0 :                 switch (hw-&gt;mdix) {</span>
<span class="lineNum">    2395 </span>            :                 case 1:
<span class="lineNum">    2396 </span><span class="lineNoCov">          0 :                         phy_data |= GG82563_PSCR_CROSSOVER_MODE_MDI;</span>
<span class="lineNum">    2397 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    2398 </span>            :                 case 2:
<span class="lineNum">    2399 </span><span class="lineNoCov">          0 :                         phy_data |= GG82563_PSCR_CROSSOVER_MODE_MDIX;</span>
<span class="lineNum">    2400 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    2401 </span>            :                 case 0:
<span class="lineNum">    2402 </span>            :                 default:
<span class="lineNum">    2403 </span><span class="lineNoCov">          0 :                         phy_data |= GG82563_PSCR_CROSSOVER_MODE_AUTO;</span>
<span class="lineNum">    2404 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    2405 </span>            :                 }
<span class="lineNum">    2406 </span>            :                 /*
<span class="lineNum">    2407 </span>            :                  * Options: disable_polarity_correction = 0 (default)
<span class="lineNum">    2408 </span>            :                  * Automatic Correction for Reversed Cable Polarity 0 -
<span class="lineNum">    2409 </span>            :                  * Disabled 1 - Enabled
<span class="lineNum">    2410 </span>            :                  */
<span class="lineNum">    2411 </span><span class="lineNoCov">          0 :                 phy_data &amp;= ~GG82563_PSCR_POLARITY_REVERSAL_DISABLE;</span>
<span class="lineNum">    2412 </span><span class="lineNoCov">          0 :                 if (hw-&gt;disable_polarity_correction == 1)</span>
<span class="lineNum">    2413 </span><span class="lineNoCov">          0 :                         phy_data |= GG82563_PSCR_POLARITY_REVERSAL_DISABLE;</span>
<span class="lineNum">    2414 </span><span class="lineNoCov">          0 :                 ret_val = em_write_phy_reg(hw, GG82563_PHY_SPEC_CTRL,</span>
<span class="lineNum">    2415 </span><span class="lineNoCov">          0 :                     phy_data);</span>
<span class="lineNum">    2416 </span>            : 
<span class="lineNum">    2417 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    2418 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    2419 </span>            : 
<span class="lineNum">    2420 </span>            :                 /* SW Reset the PHY so all changes take effect */
<span class="lineNum">    2421 </span><span class="lineNoCov">          0 :                 ret_val = em_phy_reset(hw);</span>
<span class="lineNum">    2422 </span><span class="lineNoCov">          0 :                 if (ret_val) {</span>
<span class="lineNum">    2423 </span>            :                         DEBUGOUT(&quot;Error Resetting the PHY\n&quot;);
<span class="lineNum">    2424 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    2425 </span>            :                 }
<span class="lineNum">    2426 </span>            :         }                       /* phy_reset_disable */
<span class="lineNum">    2427 </span><span class="lineNoCov">          0 :         if (hw-&gt;mac_type == em_80003es2lan) {</span>
<span class="lineNum">    2428 </span>            :                 /* Bypass RX and TX FIFO's */
<span class="lineNum">    2429 </span><span class="lineNoCov">          0 :                 ret_val = em_write_kmrn_reg(hw, </span>
<span class="lineNum">    2430 </span>            :                     E1000_KUMCTRLSTA_OFFSET_FIFO_CTRL,
<span class="lineNum">    2431 </span>            :                     E1000_KUMCTRLSTA_FIFO_CTRL_RX_BYPASS |
<span class="lineNum">    2432 </span>            :                     E1000_KUMCTRLSTA_FIFO_CTRL_TX_BYPASS);
<span class="lineNum">    2433 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    2434 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    2435 </span>            : 
<span class="lineNum">    2436 </span><span class="lineNoCov">          0 :                 ret_val = em_read_phy_reg(hw, GG82563_PHY_SPEC_CTRL_2, </span>
<span class="lineNum">    2437 </span>            :                     &amp;phy_data);
<span class="lineNum">    2438 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    2439 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    2440 </span>            : 
<span class="lineNum">    2441 </span><span class="lineNoCov">          0 :                 phy_data &amp;= ~GG82563_PSCR2_REVERSE_AUTO_NEG;</span>
<span class="lineNum">    2442 </span><span class="lineNoCov">          0 :                 ret_val = em_write_phy_reg(hw, GG82563_PHY_SPEC_CTRL_2, </span>
<span class="lineNum">    2443 </span>            :                     phy_data);
<span class="lineNum">    2444 </span>            : 
<span class="lineNum">    2445 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    2446 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    2447 </span>            : 
<span class="lineNum">    2448 </span><span class="lineNoCov">          0 :                 reg_data = E1000_READ_REG(hw, CTRL_EXT);</span>
<span class="lineNum">    2449 </span><span class="lineNoCov">          0 :                 reg_data &amp;= ~(E1000_CTRL_EXT_LINK_MODE_MASK);</span>
<span class="lineNum">    2450 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG(hw, CTRL_EXT, reg_data);</span>
<span class="lineNum">    2451 </span>            : 
<span class="lineNum">    2452 </span><span class="lineNoCov">          0 :                 ret_val = em_read_phy_reg(hw, GG82563_PHY_PWR_MGMT_CTRL,</span>
<span class="lineNum">    2453 </span>            :                     &amp;phy_data);
<span class="lineNum">    2454 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    2455 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    2456 </span>            :                 /*
<span class="lineNum">    2457 </span>            :                  * Do not init these registers when the HW is in IAMT mode,
<span class="lineNum">    2458 </span>            :                  * since the firmware will have already initialized them. We
<span class="lineNum">    2459 </span>            :                  * only initialize them if the HW is not in IAMT mode.
<span class="lineNum">    2460 </span>            :                  */
<span class="lineNum">    2461 </span><span class="lineNoCov">          0 :                 if (em_check_mng_mode(hw) == FALSE) {</span>
<span class="lineNum">    2462 </span>            :                         /* Enable Electrical Idle on the PHY */
<span class="lineNum">    2463 </span><span class="lineNoCov">          0 :                         phy_data |= GG82563_PMCR_ENABLE_ELECTRICAL_IDLE;</span>
<span class="lineNum">    2464 </span><span class="lineNoCov">          0 :                         ret_val = em_write_phy_reg(hw, </span>
<span class="lineNum">    2465 </span>            :                             GG82563_PHY_PWR_MGMT_CTRL, phy_data);
<span class="lineNum">    2466 </span><span class="lineNoCov">          0 :                         if (ret_val)</span>
<span class="lineNum">    2467 </span><span class="lineNoCov">          0 :                                 return ret_val;</span>
<span class="lineNum">    2468 </span>            : 
<span class="lineNum">    2469 </span><span class="lineNoCov">          0 :                         ret_val = em_read_phy_reg(hw, </span>
<span class="lineNum">    2470 </span>            :                             GG82563_PHY_KMRN_MODE_CTRL, &amp;phy_data);
<span class="lineNum">    2471 </span><span class="lineNoCov">          0 :                         if (ret_val)</span>
<span class="lineNum">    2472 </span><span class="lineNoCov">          0 :                                 return ret_val;</span>
<span class="lineNum">    2473 </span>            : 
<span class="lineNum">    2474 </span><span class="lineNoCov">          0 :                         phy_data &amp;= ~GG82563_KMCR_PASS_FALSE_CARRIER;</span>
<span class="lineNum">    2475 </span><span class="lineNoCov">          0 :                         ret_val = em_write_phy_reg(hw, </span>
<span class="lineNum">    2476 </span>            :                             GG82563_PHY_KMRN_MODE_CTRL, phy_data);
<span class="lineNum">    2477 </span>            : 
<span class="lineNum">    2478 </span><span class="lineNoCov">          0 :                         if (ret_val)</span>
<span class="lineNum">    2479 </span><span class="lineNoCov">          0 :                                 return ret_val;</span>
<span class="lineNum">    2480 </span>            :                 }
<span class="lineNum">    2481 </span>            :                 /*
<span class="lineNum">    2482 </span>            :                  * Workaround: Disable padding in Kumeran interface in the
<span class="lineNum">    2483 </span>            :                  * MAC and in the PHY to avoid CRC errors.
<span class="lineNum">    2484 </span>            :                  */
<span class="lineNum">    2485 </span><span class="lineNoCov">          0 :                 ret_val = em_read_phy_reg(hw, GG82563_PHY_INBAND_CTRL,</span>
<span class="lineNum">    2486 </span>            :                     &amp;phy_data);
<span class="lineNum">    2487 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    2488 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    2489 </span><span class="lineNoCov">          0 :                 phy_data |= GG82563_ICR_DIS_PADDING;</span>
<span class="lineNum">    2490 </span><span class="lineNoCov">          0 :                 ret_val = em_write_phy_reg(hw, GG82563_PHY_INBAND_CTRL, </span>
<span class="lineNum">    2491 </span>            :                     phy_data);
<span class="lineNum">    2492 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    2493 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    2494 </span>            :         }
<span class="lineNum">    2495 </span><span class="lineNoCov">          0 :         return E1000_SUCCESS;</span>
<span class="lineNum">    2496 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2497 </span>            : 
<span class="lineNum">    2498 </span>            : /******************************************************************************
<span class="lineNum">    2499 </span>            :  * Copper link setup for em_phy_m88 series.
<span class="lineNum">    2500 </span>            :  *
<span class="lineNum">    2501 </span>            :  * hw - Struct containing variables accessed by shared code
<a name="2502"><span class="lineNum">    2502 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    2503 </span>            : static int32_t
<span class="lineNum">    2504 </span><span class="lineNoCov">          0 : em_copper_link_mgp_setup(struct em_hw *hw)</span>
<span class="lineNum">    2505 </span>            : {
<span class="lineNum">    2506 </span>            :         int32_t  ret_val;
<span class="lineNum">    2507 </span><span class="lineNoCov">          0 :         uint16_t phy_data;</span>
<span class="lineNum">    2508 </span>            :         DEBUGFUNC(&quot;em_copper_link_mgp_setup&quot;);
<span class="lineNum">    2509 </span>            : 
<span class="lineNum">    2510 </span><span class="lineNoCov">          0 :         if (hw-&gt;phy_reset_disable)</span>
<span class="lineNum">    2511 </span><span class="lineNoCov">          0 :                 return E1000_SUCCESS;</span>
<span class="lineNum">    2512 </span>            : 
<span class="lineNum">    2513 </span>            :         /* disable lplu d0 during driver init */
<span class="lineNum">    2514 </span><span class="lineNoCov">          0 :         if (hw-&gt;mac_type == em_pchlan ||</span>
<span class="lineNum">    2515 </span><span class="lineNoCov">          0 :                 hw-&gt;mac_type == em_pch2lan ||</span>
<span class="lineNum">    2516 </span><span class="lineNoCov">          0 :                 hw-&gt;mac_type == em_pch_lpt ||</span>
<span class="lineNum">    2517 </span><span class="lineNoCov">          0 :                 hw-&gt;mac_type == em_pch_spt ||</span>
<span class="lineNum">    2518 </span><span class="lineNoCov">          0 :                 hw-&gt;mac_type == em_pch_cnp)</span>
<span class="lineNum">    2519 </span><span class="lineNoCov">          0 :                 ret_val = em_set_lplu_state_pchlan(hw, FALSE);</span>
<span class="lineNum">    2520 </span>            : 
<span class="lineNum">    2521 </span>            :         /* Enable CRS on TX. This must be set for half-duplex operation. */
<span class="lineNum">    2522 </span><span class="lineNoCov">          0 :         ret_val = em_read_phy_reg(hw, M88E1000_PHY_SPEC_CTRL, &amp;phy_data);</span>
<span class="lineNum">    2523 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">    2524 </span><span class="lineNoCov">          0 :                 return ret_val;</span>
<span class="lineNum">    2525 </span>            : 
<span class="lineNum">    2526 </span><span class="lineNoCov">          0 :         if (hw-&gt;phy_id == M88E1141_E_PHY_ID) {</span>
<span class="lineNum">    2527 </span><span class="lineNoCov">          0 :                 phy_data |= 0x00000008;</span>
<span class="lineNum">    2528 </span><span class="lineNoCov">          0 :                 ret_val = em_write_phy_reg(hw, M88E1000_PHY_SPEC_CTRL, </span>
<span class="lineNum">    2529 </span>            :                     phy_data);
<span class="lineNum">    2530 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    2531 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    2532 </span>            : 
<span class="lineNum">    2533 </span><span class="lineNoCov">          0 :                 ret_val = em_read_phy_reg(hw, M88E1000_PHY_SPEC_CTRL, </span>
<span class="lineNum">    2534 </span>            :                     &amp;phy_data);
<span class="lineNum">    2535 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    2536 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    2537 </span>            : 
<span class="lineNum">    2538 </span><span class="lineNoCov">          0 :                 phy_data &amp;= ~M88E1000_PSCR_ASSERT_CRS_ON_TX;</span>
<span class="lineNum">    2539 </span>            : 
<span class="lineNum">    2540 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2541 </span>            :         /* For BM PHY this bit is downshift enable */
<span class="lineNum">    2542 </span><span class="lineNoCov">          0 :         else if (hw-&gt;phy_type != em_phy_bm)</span>
<span class="lineNum">    2543 </span><span class="lineNoCov">          0 :                 phy_data |= M88E1000_PSCR_ASSERT_CRS_ON_TX;</span>
<span class="lineNum">    2544 </span>            :         /*
<span class="lineNum">    2545 </span>            :          * Options: MDI/MDI-X = 0 (default) 0 - Auto for all speeds 1 - MDI
<span class="lineNum">    2546 </span>            :          * mode 2 - MDI-X mode 3 - Auto for 1000Base-T only (MDI-X for
<span class="lineNum">    2547 </span>            :          * 10/100Base-T modes)
<span class="lineNum">    2548 </span>            :          */
<span class="lineNum">    2549 </span><span class="lineNoCov">          0 :         phy_data &amp;= ~M88E1000_PSCR_AUTO_X_MODE;</span>
<span class="lineNum">    2550 </span>            : 
<span class="lineNum">    2551 </span><span class="lineNoCov">          0 :         switch (hw-&gt;mdix) {</span>
<span class="lineNum">    2552 </span>            :         case 1:
<span class="lineNum">    2553 </span><span class="lineNoCov">          0 :                 phy_data |= M88E1000_PSCR_MDI_MANUAL_MODE;</span>
<span class="lineNum">    2554 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2555 </span>            :         case 2:
<span class="lineNum">    2556 </span><span class="lineNoCov">          0 :                 phy_data |= M88E1000_PSCR_MDIX_MANUAL_MODE;</span>
<span class="lineNum">    2557 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2558 </span>            :         case 3:
<span class="lineNum">    2559 </span><span class="lineNoCov">          0 :                 phy_data |= M88E1000_PSCR_AUTO_X_1000T;</span>
<span class="lineNum">    2560 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2561 </span>            :         case 0:
<span class="lineNum">    2562 </span>            :         default:
<span class="lineNum">    2563 </span><span class="lineNoCov">          0 :                 phy_data |= M88E1000_PSCR_AUTO_X_MODE;</span>
<span class="lineNum">    2564 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2565 </span>            :         }
<span class="lineNum">    2566 </span>            :         /*
<span class="lineNum">    2567 </span>            :          * Options: disable_polarity_correction = 0 (default) Automatic
<span class="lineNum">    2568 </span>            :          * Correction for Reversed Cable Polarity 0 - Disabled 1 - Enabled
<span class="lineNum">    2569 </span>            :          */
<span class="lineNum">    2570 </span><span class="lineNoCov">          0 :         phy_data &amp;= ~M88E1000_PSCR_POLARITY_REVERSAL;</span>
<span class="lineNum">    2571 </span><span class="lineNoCov">          0 :         if (hw-&gt;disable_polarity_correction == 1)</span>
<span class="lineNum">    2572 </span><span class="lineNoCov">          0 :                 phy_data |= M88E1000_PSCR_POLARITY_REVERSAL;</span>
<span class="lineNum">    2573 </span>            : 
<span class="lineNum">    2574 </span>            :         /* Enable downshift on BM (disabled by default) */
<span class="lineNum">    2575 </span><span class="lineNoCov">          0 :         if (hw-&gt;phy_type == em_phy_bm)</span>
<span class="lineNum">    2576 </span><span class="lineNoCov">          0 :                 phy_data |= BME1000_PSCR_ENABLE_DOWNSHIFT;</span>
<span class="lineNum">    2577 </span>            : 
<span class="lineNum">    2578 </span><span class="lineNoCov">          0 :         ret_val = em_write_phy_reg(hw, M88E1000_PHY_SPEC_CTRL, phy_data);</span>
<span class="lineNum">    2579 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">    2580 </span><span class="lineNoCov">          0 :                 return ret_val;</span>
<span class="lineNum">    2581 </span>            : 
<span class="lineNum">    2582 </span><span class="lineNoCov">          0 :         if (((hw-&gt;phy_type == em_phy_m88) &amp;&amp;</span>
<span class="lineNum">    2583 </span><span class="lineNoCov">          0 :             (hw-&gt;phy_revision &lt; M88E1011_I_REV_4) &amp;&amp;</span>
<span class="lineNum">    2584 </span><span class="lineNoCov">          0 :             (hw-&gt;phy_id != BME1000_E_PHY_ID)) ||</span>
<span class="lineNum">    2585 </span><span class="lineNoCov">          0 :             (hw-&gt;phy_type == em_phy_oem)) {</span>
<span class="lineNum">    2586 </span>            :                 /*
<span class="lineNum">    2587 </span>            :                  * Force TX_CLK in the Extended PHY Specific Control Register
<span class="lineNum">    2588 </span>            :                  * to 25MHz clock.
<span class="lineNum">    2589 </span>            :                  */
<span class="lineNum">    2590 </span><span class="lineNoCov">          0 :                 ret_val = em_read_phy_reg(hw, M88E1000_EXT_PHY_SPEC_CTRL,</span>
<span class="lineNum">    2591 </span>            :                     &amp;phy_data);
<span class="lineNum">    2592 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    2593 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    2594 </span>            : 
<span class="lineNum">    2595 </span><span class="lineNoCov">          0 :                 if (hw-&gt;phy_type == em_phy_oem) {</span>
<span class="lineNum">    2596 </span><span class="lineNoCov">          0 :                         phy_data |= M88E1000_EPSCR_TX_TIME_CTRL;</span>
<span class="lineNum">    2597 </span><span class="lineNoCov">          0 :                         phy_data |= M88E1000_EPSCR_RX_TIME_CTRL;</span>
<span class="lineNum">    2598 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    2599 </span><span class="lineNoCov">          0 :                 phy_data |= M88E1000_EPSCR_TX_CLK_25;</span>
<span class="lineNum">    2600 </span>            : 
<span class="lineNum">    2601 </span><span class="lineNoCov">          0 :                 if ((hw-&gt;phy_revision == E1000_REVISION_2) &amp;&amp;</span>
<span class="lineNum">    2602 </span><span class="lineNoCov">          0 :                     (hw-&gt;phy_id == M88E1111_I_PHY_ID)) {</span>
<span class="lineNum">    2603 </span>            :                         /* Vidalia Phy, set the downshift counter to 5x */
<span class="lineNum">    2604 </span><span class="lineNoCov">          0 :                         phy_data &amp;= ~(M88EC018_EPSCR_DOWNSHIFT_COUNTER_MASK);</span>
<span class="lineNum">    2605 </span><span class="lineNoCov">          0 :                         phy_data |= M88EC018_EPSCR_DOWNSHIFT_COUNTER_5X;</span>
<span class="lineNum">    2606 </span><span class="lineNoCov">          0 :                         ret_val = em_write_phy_reg(hw,</span>
<span class="lineNum">    2607 </span>            :                             M88E1000_EXT_PHY_SPEC_CTRL, phy_data);
<span class="lineNum">    2608 </span><span class="lineNoCov">          0 :                         if (ret_val)</span>
<span class="lineNum">    2609 </span><span class="lineNoCov">          0 :                                 return ret_val;</span>
<span class="lineNum">    2610 </span>            :                 } else {
<span class="lineNum">    2611 </span>            :                         /* Configure Master and Slave downshift values */
<span class="lineNum">    2612 </span><span class="lineNoCov">          0 :                         phy_data &amp;= ~(M88E1000_EPSCR_MASTER_DOWNSHIFT_MASK |</span>
<span class="lineNum">    2613 </span>            :                             M88E1000_EPSCR_SLAVE_DOWNSHIFT_MASK);
<span class="lineNum">    2614 </span><span class="lineNoCov">          0 :                         phy_data |= (M88E1000_EPSCR_MASTER_DOWNSHIFT_1X |</span>
<span class="lineNum">    2615 </span>            :                             M88E1000_EPSCR_SLAVE_DOWNSHIFT_1X);
<span class="lineNum">    2616 </span><span class="lineNoCov">          0 :                         ret_val = em_write_phy_reg(hw,</span>
<span class="lineNum">    2617 </span>            :                             M88E1000_EXT_PHY_SPEC_CTRL, phy_data);
<span class="lineNum">    2618 </span><span class="lineNoCov">          0 :                         if (ret_val)</span>
<span class="lineNum">    2619 </span><span class="lineNoCov">          0 :                                 return ret_val;</span>
<span class="lineNum">    2620 </span>            :                 }
<span class="lineNum">    2621 </span>            :         }
<span class="lineNum">    2622 </span><span class="lineNoCov">          0 :         if ((hw-&gt;phy_type == em_phy_bm) &amp;&amp; (hw-&gt;phy_revision == 1)) {</span>
<span class="lineNum">    2623 </span>            :                 /*
<span class="lineNum">    2624 </span>            :                  * Set PHY page 0, register 29 to 0x0003
<span class="lineNum">    2625 </span>            :                  * The next two writes are supposed to lower BER for gig
<span class="lineNum">    2626 </span>            :                  * conection
<span class="lineNum">    2627 </span>            :                  */
<span class="lineNum">    2628 </span><span class="lineNoCov">          0 :                 ret_val = em_write_phy_reg(hw, BM_REG_BIAS1, 0x0003);</span>
<span class="lineNum">    2629 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    2630 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    2631 </span>            : 
<span class="lineNum">    2632 </span>            :                 /* Set PHY page 0, register 30 to 0x0000 */
<span class="lineNum">    2633 </span><span class="lineNoCov">          0 :                 ret_val = em_write_phy_reg(hw, BM_REG_BIAS2, 0x0000);</span>
<span class="lineNum">    2634 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    2635 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    2636 </span>            :         }
<span class="lineNum">    2637 </span><span class="lineNoCov">          0 :         if (hw-&gt;phy_type == em_phy_82578) {</span>
<span class="lineNum">    2638 </span><span class="lineNoCov">          0 :                 ret_val = em_read_phy_reg(hw, M88E1000_EXT_PHY_SPEC_CTRL,</span>
<span class="lineNum">    2639 </span>            :                     &amp;phy_data);
<span class="lineNum">    2640 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    2641 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    2642 </span>            : 
<span class="lineNum">    2643 </span>            :                 /* 82578 PHY - set the downshift count to 1x. */
<span class="lineNum">    2644 </span><span class="lineNoCov">          0 :                 phy_data |= I82578_EPSCR_DOWNSHIFT_ENABLE;</span>
<span class="lineNum">    2645 </span><span class="lineNoCov">          0 :                 phy_data &amp;= ~I82578_EPSCR_DOWNSHIFT_COUNTER_MASK;</span>
<span class="lineNum">    2646 </span><span class="lineNoCov">          0 :                 ret_val = em_write_phy_reg(hw, M88E1000_EXT_PHY_SPEC_CTRL,</span>
<span class="lineNum">    2647 </span>            :                     phy_data);
<span class="lineNum">    2648 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    2649 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    2650 </span>            :         }
<span class="lineNum">    2651 </span>            :         /* SW Reset the PHY so all changes take effect */
<span class="lineNum">    2652 </span><span class="lineNoCov">          0 :         ret_val = em_phy_reset(hw);</span>
<span class="lineNum">    2653 </span><span class="lineNoCov">          0 :         if (ret_val) {</span>
<span class="lineNum">    2654 </span>            :                 DEBUGOUT(&quot;Error Resetting the PHY\n&quot;);
<span class="lineNum">    2655 </span><span class="lineNoCov">          0 :                 return ret_val;</span>
<span class="lineNum">    2656 </span>            :         }
<span class="lineNum">    2657 </span><span class="lineNoCov">          0 :         return E1000_SUCCESS;</span>
<span class="lineNum">    2658 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2659 </span>            : 
<span class="lineNum">    2660 </span>            : /******************************************************************************
<span class="lineNum">    2661 </span>            :  * Copper link setup for em_phy_82577 series.
<span class="lineNum">    2662 </span>            :  *
<span class="lineNum">    2663 </span>            :  * hw - Struct containing variables accessed by shared code
<a name="2664"><span class="lineNum">    2664 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    2665 </span>            : static int32_t
<span class="lineNum">    2666 </span><span class="lineNoCov">          0 : em_copper_link_82577_setup(struct em_hw *hw)</span>
<span class="lineNum">    2667 </span>            : {
<span class="lineNum">    2668 </span>            :         int32_t  ret_val;
<span class="lineNum">    2669 </span><span class="lineNoCov">          0 :         uint16_t phy_data;</span>
<span class="lineNum">    2670 </span>            :         uint32_t led_ctl;
<span class="lineNum">    2671 </span>            :         DEBUGFUNC(&quot;em_copper_link_82577_setup&quot;);
<span class="lineNum">    2672 </span>            : 
<span class="lineNum">    2673 </span><span class="lineNoCov">          0 :         if (hw-&gt;phy_reset_disable)</span>
<span class="lineNum">    2674 </span><span class="lineNoCov">          0 :                 return E1000_SUCCESS;</span>
<span class="lineNum">    2675 </span>            : 
<span class="lineNum">    2676 </span>            :         /* Enable CRS on TX for half-duplex operation. */
<span class="lineNum">    2677 </span><span class="lineNoCov">          0 :         ret_val = em_read_phy_reg(hw, I82577_PHY_CFG_REG, &amp;phy_data);</span>
<span class="lineNum">    2678 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">    2679 </span><span class="lineNoCov">          0 :                 return ret_val;</span>
<span class="lineNum">    2680 </span>            : 
<span class="lineNum">    2681 </span><span class="lineNoCov">          0 :         phy_data |= I82577_PHY_CFG_ENABLE_CRS_ON_TX |</span>
<span class="lineNum">    2682 </span>            :             I82577_PHY_CFG_ENABLE_DOWNSHIFT;
<span class="lineNum">    2683 </span>            : 
<span class="lineNum">    2684 </span><span class="lineNoCov">          0 :         ret_val = em_write_phy_reg(hw, I82577_PHY_CFG_REG, phy_data);</span>
<span class="lineNum">    2685 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">    2686 </span><span class="lineNoCov">          0 :                 return ret_val;</span>
<span class="lineNum">    2687 </span>            : 
<span class="lineNum">    2688 </span>            :         /* Wait 15ms for MAC to configure PHY from eeprom settings */
<span class="lineNum">    2689 </span><span class="lineNoCov">          0 :         msec_delay(15);</span>
<span class="lineNum">    2690 </span><span class="lineNoCov">          0 :         led_ctl = hw-&gt;ledctl_mode1;</span>
<span class="lineNum">    2691 </span>            : 
<span class="lineNum">    2692 </span>            :         /* disable lplu d0 during driver init */
<span class="lineNum">    2693 </span><span class="lineNoCov">          0 :         ret_val = em_set_lplu_state_pchlan(hw, FALSE);</span>
<span class="lineNum">    2694 </span><span class="lineNoCov">          0 :         if (ret_val) {</span>
<span class="lineNum">    2695 </span>            :                 DEBUGOUT(&quot;Error Disabling LPLU D0\n&quot;);
<span class="lineNum">    2696 </span><span class="lineNoCov">          0 :                 return ret_val;</span>
<span class="lineNum">    2697 </span>            :         }
<span class="lineNum">    2698 </span>            : 
<span class="lineNum">    2699 </span><span class="lineNoCov">          0 :         E1000_WRITE_REG(hw, LEDCTL, led_ctl);</span>
<span class="lineNum">    2700 </span>            : 
<span class="lineNum">    2701 </span><span class="lineNoCov">          0 :         return E1000_SUCCESS;</span>
<span class="lineNum">    2702 </span><span class="lineNoCov">          0 : }</span>
<a name="2703"><span class="lineNum">    2703 </span>            : </a>
<span class="lineNum">    2704 </span>            : static int32_t
<span class="lineNum">    2705 </span><span class="lineNoCov">          0 : em_copper_link_82580_setup(struct em_hw *hw)</span>
<span class="lineNum">    2706 </span>            : {
<span class="lineNum">    2707 </span>            :         int32_t ret_val;
<span class="lineNum">    2708 </span><span class="lineNoCov">          0 :         uint16_t phy_data;</span>
<span class="lineNum">    2709 </span>            : 
<span class="lineNum">    2710 </span><span class="lineNoCov">          0 :         if (hw-&gt;phy_reset_disable)</span>
<span class="lineNum">    2711 </span><span class="lineNoCov">          0 :                 return E1000_SUCCESS;</span>
<span class="lineNum">    2712 </span>            : 
<span class="lineNum">    2713 </span><span class="lineNoCov">          0 :         ret_val = em_phy_reset(hw);</span>
<span class="lineNum">    2714 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">    2715 </span>            :                 goto out;
<span class="lineNum">    2716 </span>            : 
<span class="lineNum">    2717 </span>            :         /* Enable CRS on TX. This must be set for half-duplex operation. */
<span class="lineNum">    2718 </span><span class="lineNoCov">          0 :         ret_val = em_read_phy_reg(hw, I82580_CFG_REG, &amp;phy_data);</span>
<span class="lineNum">    2719 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">    2720 </span>            :                 goto out;
<span class="lineNum">    2721 </span>            : 
<span class="lineNum">    2722 </span><span class="lineNoCov">          0 :         phy_data |= I82580_CFG_ASSERT_CRS_ON_TX |</span>
<span class="lineNum">    2723 </span>            :             I82580_CFG_ENABLE_DOWNSHIFT;
<span class="lineNum">    2724 </span>            : 
<span class="lineNum">    2725 </span><span class="lineNoCov">          0 :         ret_val = em_write_phy_reg(hw, I82580_CFG_REG, phy_data);</span>
<span class="lineNum">    2726 </span>            : 
<span class="lineNum">    2727 </span>            : out:
<span class="lineNum">    2728 </span><span class="lineNoCov">          0 :         return ret_val;</span>
<span class="lineNum">    2729 </span><span class="lineNoCov">          0 : }</span>
<a name="2730"><span class="lineNum">    2730 </span>            : </a>
<span class="lineNum">    2731 </span>            : static int32_t
<span class="lineNum">    2732 </span><span class="lineNoCov">          0 : em_copper_link_rtl8211_setup(struct em_hw *hw)</span>
<span class="lineNum">    2733 </span>            : {
<span class="lineNum">    2734 </span>            :         int32_t ret_val;
<span class="lineNum">    2735 </span><span class="lineNoCov">          0 :         uint16_t phy_data;</span>
<span class="lineNum">    2736 </span>            : 
<span class="lineNum">    2737 </span>            :         DEBUGFUNC(&quot;em_copper_link_rtl8211_setup: begin&quot;);
<span class="lineNum">    2738 </span>            : 
<span class="lineNum">    2739 </span><span class="lineNoCov">          0 :         if (!hw) {</span>
<span class="lineNum">    2740 </span><span class="lineNoCov">          0 :                 return -1;</span>
<span class="lineNum">    2741 </span>            :         }
<span class="lineNum">    2742 </span>            :         /* SW Reset the PHY so all changes take effect */
<span class="lineNum">    2743 </span><span class="lineNoCov">          0 :         em_phy_hw_reset(hw);</span>
<span class="lineNum">    2744 </span>            : 
<span class="lineNum">    2745 </span>            :         /* Enable CRS on TX. This must be set for half-duplex operation. */
<span class="lineNum">    2746 </span><span class="lineNoCov">          0 :         phy_data = 0;</span>
<span class="lineNum">    2747 </span>            : 
<span class="lineNum">    2748 </span><span class="lineNoCov">          0 :         ret_val = em_read_phy_reg_ex(hw, RGEPHY_CR, &amp;phy_data);</span>
<span class="lineNum">    2749 </span><span class="lineNoCov">          0 :         if (ret_val) {</span>
<span class="lineNum">    2750 </span><span class="lineNoCov">          0 :                 printf(&quot;Unable to read RGEPHY_CR register\n&quot;);</span>
<span class="lineNum">    2751 </span><span class="lineNoCov">          0 :                 return ret_val;</span>
<span class="lineNum">    2752 </span>            :         }
<span class="lineNum">    2753 </span>            :         DEBUGOUT3(&quot;RTL8211: Rx phy_id=%X addr=%X SPEC_CTRL=%X\n&quot;, hw-&gt;phy_id,
<span class="lineNum">    2754 </span>            :             hw-&gt;phy_addr, phy_data);
<span class="lineNum">    2755 </span><span class="lineNoCov">          0 :         phy_data |= RGEPHY_CR_ASSERT_CRS;</span>
<span class="lineNum">    2756 </span>            : 
<span class="lineNum">    2757 </span><span class="lineNoCov">          0 :         ret_val = em_write_phy_reg_ex(hw, RGEPHY_CR, phy_data);</span>
<span class="lineNum">    2758 </span><span class="lineNoCov">          0 :         if (ret_val) {</span>
<span class="lineNum">    2759 </span><span class="lineNoCov">          0 :                 printf(&quot;Unable to write RGEPHY_CR register\n&quot;);</span>
<span class="lineNum">    2760 </span><span class="lineNoCov">          0 :                 return ret_val;</span>
<span class="lineNum">    2761 </span>            :         }
<span class="lineNum">    2762 </span>            : 
<span class="lineNum">    2763 </span><span class="lineNoCov">          0 :         phy_data = 0; /* LED Control Register 0x18 */</span>
<span class="lineNum">    2764 </span><span class="lineNoCov">          0 :         ret_val = em_read_phy_reg_ex(hw, RGEPHY_LC, &amp;phy_data);</span>
<span class="lineNum">    2765 </span><span class="lineNoCov">          0 :         if (ret_val) {</span>
<span class="lineNum">    2766 </span><span class="lineNoCov">          0 :                 printf(&quot;Unable to read RGEPHY_LC register\n&quot;);</span>
<span class="lineNum">    2767 </span><span class="lineNoCov">          0 :                 return ret_val;</span>
<span class="lineNum">    2768 </span>            :         }
<span class="lineNum">    2769 </span>            : 
<span class="lineNum">    2770 </span><span class="lineNoCov">          0 :         phy_data &amp;= 0x80FF; /* bit-15=0 disable, clear bit 8-10 */</span>
<span class="lineNum">    2771 </span><span class="lineNoCov">          0 :         ret_val = em_write_phy_reg_ex(hw, RGEPHY_LC, phy_data);</span>
<span class="lineNum">    2772 </span><span class="lineNoCov">          0 :         if (ret_val) {</span>
<span class="lineNum">    2773 </span><span class="lineNoCov">          0 :                 printf(&quot;Unable to write RGEPHY_LC register\n&quot;);</span>
<span class="lineNum">    2774 </span><span class="lineNoCov">          0 :                 return ret_val;</span>
<span class="lineNum">    2775 </span>            :         }
<span class="lineNum">    2776 </span>            :         /* LED Control and Definition Register 0x11, PHY spec status reg */
<span class="lineNum">    2777 </span><span class="lineNoCov">          0 :         phy_data = 0;</span>
<span class="lineNum">    2778 </span><span class="lineNoCov">          0 :         ret_val = em_read_phy_reg_ex(hw, RGEPHY_SR, &amp;phy_data);</span>
<span class="lineNum">    2779 </span><span class="lineNoCov">          0 :         if (ret_val) {</span>
<span class="lineNum">    2780 </span><span class="lineNoCov">          0 :                 printf(&quot;Unable to read RGEPHY_SR register\n&quot;);</span>
<span class="lineNum">    2781 </span><span class="lineNoCov">          0 :                 return ret_val;</span>
<span class="lineNum">    2782 </span>            :         }
<span class="lineNum">    2783 </span>            : 
<span class="lineNum">    2784 </span><span class="lineNoCov">          0 :         phy_data |= 0x0010; /* LED active Low */</span>
<span class="lineNum">    2785 </span><span class="lineNoCov">          0 :         ret_val = em_write_phy_reg_ex(hw, RGEPHY_SR, phy_data);</span>
<span class="lineNum">    2786 </span><span class="lineNoCov">          0 :         if (ret_val) {</span>
<span class="lineNum">    2787 </span><span class="lineNoCov">          0 :                 printf(&quot;Unable to write RGEPHY_SR register\n&quot;);</span>
<span class="lineNum">    2788 </span><span class="lineNoCov">          0 :                 return ret_val;</span>
<span class="lineNum">    2789 </span>            :         }
<span class="lineNum">    2790 </span>            : 
<span class="lineNum">    2791 </span><span class="lineNoCov">          0 :         phy_data = 0;</span>
<span class="lineNum">    2792 </span><span class="lineNoCov">          0 :         ret_val = em_read_phy_reg_ex(hw, RGEPHY_SR, &amp;phy_data);</span>
<span class="lineNum">    2793 </span><span class="lineNoCov">          0 :         if (ret_val) {</span>
<span class="lineNum">    2794 </span><span class="lineNoCov">          0 :                 printf(&quot;Unable to read RGEPHY_SR register\n&quot;);</span>
<span class="lineNum">    2795 </span><span class="lineNoCov">          0 :                 return ret_val;</span>
<span class="lineNum">    2796 </span>            :         }
<span class="lineNum">    2797 </span>            : 
<span class="lineNum">    2798 </span>            :         /* Switch to Page2 */
<span class="lineNum">    2799 </span><span class="lineNoCov">          0 :         phy_data = RGEPHY_PS_PAGE_2;</span>
<span class="lineNum">    2800 </span><span class="lineNoCov">          0 :         ret_val = em_write_phy_reg_ex(hw, RGEPHY_PS, phy_data);</span>
<span class="lineNum">    2801 </span><span class="lineNoCov">          0 :         if (ret_val) {</span>
<span class="lineNum">    2802 </span><span class="lineNoCov">          0 :                 printf(&quot;Unable to write PHY RGEPHY_PS register\n&quot;);</span>
<span class="lineNum">    2803 </span><span class="lineNoCov">          0 :                 return ret_val;</span>
<span class="lineNum">    2804 </span>            :         }
<span class="lineNum">    2805 </span>            : 
<span class="lineNum">    2806 </span><span class="lineNoCov">          0 :         phy_data = 0x0000;</span>
<span class="lineNum">    2807 </span><span class="lineNoCov">          0 :         ret_val = em_write_phy_reg_ex(hw, RGEPHY_LC_P2, phy_data);</span>
<span class="lineNum">    2808 </span><span class="lineNoCov">          0 :         if (ret_val) {</span>
<span class="lineNum">    2809 </span><span class="lineNoCov">          0 :                 printf(&quot;Unable to write RGEPHY_LC_P2 register\n&quot;);</span>
<span class="lineNum">    2810 </span><span class="lineNoCov">          0 :                 return ret_val;</span>
<span class="lineNum">    2811 </span>            :         }
<span class="lineNum">    2812 </span><span class="lineNoCov">          0 :         usec_delay(5);</span>
<span class="lineNum">    2813 </span>            : 
<span class="lineNum">    2814 </span>            : 
<span class="lineNum">    2815 </span>            :         /* LED Configuration Control Reg for setting for 0x1A Register */
<span class="lineNum">    2816 </span><span class="lineNoCov">          0 :         phy_data = 0;</span>
<span class="lineNum">    2817 </span><span class="lineNoCov">          0 :         ret_val = em_read_phy_reg_ex(hw, RGEPHY_LC_P2, &amp;phy_data);</span>
<span class="lineNum">    2818 </span><span class="lineNoCov">          0 :         if (ret_val) {</span>
<span class="lineNum">    2819 </span><span class="lineNoCov">          0 :                 printf(&quot;Unable to read RGEPHY_LC_P2 register\n&quot;);</span>
<span class="lineNum">    2820 </span><span class="lineNoCov">          0 :                 return ret_val;</span>
<span class="lineNum">    2821 </span>            :         }
<span class="lineNum">    2822 </span>            : 
<span class="lineNum">    2823 </span><span class="lineNoCov">          0 :         phy_data &amp;= 0xF000;</span>
<span class="lineNum">    2824 </span><span class="lineNoCov">          0 :         phy_data |= 0x0F24;</span>
<span class="lineNum">    2825 </span><span class="lineNoCov">          0 :         ret_val = em_write_phy_reg_ex(hw, RGEPHY_LC_P2, phy_data);</span>
<span class="lineNum">    2826 </span><span class="lineNoCov">          0 :         if (ret_val) {</span>
<span class="lineNum">    2827 </span><span class="lineNoCov">          0 :                 printf(&quot;Unable to write RGEPHY_LC_P2 register\n&quot;);</span>
<span class="lineNum">    2828 </span><span class="lineNoCov">          0 :                 return ret_val;</span>
<span class="lineNum">    2829 </span>            :         }
<span class="lineNum">    2830 </span><span class="lineNoCov">          0 :         phy_data = 0;</span>
<span class="lineNum">    2831 </span><span class="lineNoCov">          0 :         ret_val= em_read_phy_reg_ex(hw, RGEPHY_LC_P2, &amp;phy_data);</span>
<span class="lineNum">    2832 </span><span class="lineNoCov">          0 :         if (ret_val) {</span>
<span class="lineNum">    2833 </span><span class="lineNoCov">          0 :                 printf(&quot;Unable to read RGEPHY_LC_P2 register\n&quot;);</span>
<span class="lineNum">    2834 </span><span class="lineNoCov">          0 :                 return ret_val;</span>
<span class="lineNum">    2835 </span>            :         }
<span class="lineNum">    2836 </span>            :         DEBUGOUT1(&quot;RTL8211:ReadBack for check, LED_CFG-&gt;data=%X\n&quot;, phy_data);
<span class="lineNum">    2837 </span>            : 
<span class="lineNum">    2838 </span>            : 
<span class="lineNum">    2839 </span>            :         /* After setting Page2, go back to Page 0 */
<span class="lineNum">    2840 </span><span class="lineNoCov">          0 :         phy_data = 0;</span>
<span class="lineNum">    2841 </span><span class="lineNoCov">          0 :         ret_val = em_write_phy_reg_ex(hw, RGEPHY_PS, phy_data);</span>
<span class="lineNum">    2842 </span><span class="lineNoCov">          0 :         if (ret_val) {</span>
<span class="lineNum">    2843 </span><span class="lineNoCov">          0 :                 printf(&quot;Unable to write PHY RGEPHY_PS register\n&quot;);</span>
<span class="lineNum">    2844 </span><span class="lineNoCov">          0 :                 return ret_val;</span>
<span class="lineNum">    2845 </span>            :         }
<span class="lineNum">    2846 </span>            : 
<span class="lineNum">    2847 </span>            :         /* pulse streching= 42-84ms, blink rate=84mm */
<span class="lineNum">    2848 </span><span class="lineNoCov">          0 :         phy_data = 0x140 | RGEPHY_LC_PULSE_42MS | RGEPHY_LC_LINK | </span>
<span class="lineNum">    2849 </span>            :             RGEPHY_LC_DUPLEX | RGEPHY_LC_RX;
<span class="lineNum">    2850 </span>            : 
<span class="lineNum">    2851 </span><span class="lineNoCov">          0 :         ret_val = em_write_phy_reg_ex(hw, RGEPHY_LC, phy_data);</span>
<span class="lineNum">    2852 </span><span class="lineNoCov">          0 :         if (ret_val) {</span>
<span class="lineNum">    2853 </span><span class="lineNoCov">          0 :                 printf(&quot;Unable to write RGEPHY_LC register\n&quot;);</span>
<span class="lineNum">    2854 </span><span class="lineNoCov">          0 :                 return ret_val;</span>
<span class="lineNum">    2855 </span>            :         }
<span class="lineNum">    2856 </span><span class="lineNoCov">          0 :         return E1000_SUCCESS;</span>
<span class="lineNum">    2857 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2858 </span>            : 
<span class="lineNum">    2859 </span>            : /******************************************************************************
<span class="lineNum">    2860 </span>            :  * Setup auto-negotiation and flow control advertisements,
<span class="lineNum">    2861 </span>            :  * and then perform auto-negotiation.
<span class="lineNum">    2862 </span>            :  *
<span class="lineNum">    2863 </span>            :  * hw - Struct containing variables accessed by shared code
<a name="2864"><span class="lineNum">    2864 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    2865 </span>            : int32_t
<span class="lineNum">    2866 </span><span class="lineNoCov">          0 : em_copper_link_autoneg(struct em_hw *hw)</span>
<span class="lineNum">    2867 </span>            : {
<span class="lineNum">    2868 </span>            :         int32_t  ret_val;
<span class="lineNum">    2869 </span><span class="lineNoCov">          0 :         uint16_t phy_data;</span>
<span class="lineNum">    2870 </span>            :         DEBUGFUNC(&quot;em_copper_link_autoneg&quot;);
<span class="lineNum">    2871 </span>            :         /*
<span class="lineNum">    2872 </span>            :          * Perform some bounds checking on the hw-&gt;autoneg_advertised
<span class="lineNum">    2873 </span>            :          * parameter.  If this variable is zero, then set it to the default.
<span class="lineNum">    2874 </span>            :          */
<span class="lineNum">    2875 </span><span class="lineNoCov">          0 :         hw-&gt;autoneg_advertised &amp;= AUTONEG_ADVERTISE_SPEED_DEFAULT;</span>
<span class="lineNum">    2876 </span>            :         /*
<span class="lineNum">    2877 </span>            :          * If autoneg_advertised is zero, we assume it was not defaulted by
<span class="lineNum">    2878 </span>            :          * the calling code so we set to advertise full capability.
<span class="lineNum">    2879 </span>            :          */
<span class="lineNum">    2880 </span><span class="lineNoCov">          0 :         if (hw-&gt;autoneg_advertised == 0)</span>
<span class="lineNum">    2881 </span><span class="lineNoCov">          0 :                 hw-&gt;autoneg_advertised = AUTONEG_ADVERTISE_SPEED_DEFAULT;</span>
<span class="lineNum">    2882 </span>            : 
<span class="lineNum">    2883 </span>            :         /* IFE phy only supports 10/100 */
<span class="lineNum">    2884 </span><span class="lineNoCov">          0 :         if (hw-&gt;phy_type == em_phy_ife)</span>
<span class="lineNum">    2885 </span><span class="lineNoCov">          0 :                 hw-&gt;autoneg_advertised &amp;= AUTONEG_ADVERTISE_10_100_ALL;</span>
<span class="lineNum">    2886 </span>            : 
<span class="lineNum">    2887 </span>            :         DEBUGOUT(&quot;Reconfiguring auto-neg advertisement params\n&quot;);
<span class="lineNum">    2888 </span><span class="lineNoCov">          0 :         ret_val = em_phy_setup_autoneg(hw);</span>
<span class="lineNum">    2889 </span><span class="lineNoCov">          0 :         if (ret_val) {</span>
<span class="lineNum">    2890 </span>            :                 DEBUGOUT(&quot;Error Setting up Auto-Negotiation\n&quot;);
<span class="lineNum">    2891 </span><span class="lineNoCov">          0 :                 return ret_val;</span>
<span class="lineNum">    2892 </span>            :         }
<span class="lineNum">    2893 </span>            :         DEBUGOUT(&quot;Restarting Auto-Neg\n&quot;);
<span class="lineNum">    2894 </span>            :         /*
<span class="lineNum">    2895 </span>            :          * Restart auto-negotiation by setting the Auto Neg Enable bit and
<span class="lineNum">    2896 </span>            :          * the Auto Neg Restart bit in the PHY control register.
<span class="lineNum">    2897 </span>            :          */
<span class="lineNum">    2898 </span><span class="lineNoCov">          0 :         ret_val = em_read_phy_reg(hw, PHY_CTRL, &amp;phy_data);</span>
<span class="lineNum">    2899 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">    2900 </span><span class="lineNoCov">          0 :                 return ret_val;</span>
<span class="lineNum">    2901 </span>            : 
<span class="lineNum">    2902 </span><span class="lineNoCov">          0 :         phy_data |= (MII_CR_AUTO_NEG_EN | MII_CR_RESTART_AUTO_NEG);</span>
<span class="lineNum">    2903 </span><span class="lineNoCov">          0 :         ret_val = em_write_phy_reg(hw, PHY_CTRL, phy_data);</span>
<span class="lineNum">    2904 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">    2905 </span><span class="lineNoCov">          0 :                 return ret_val;</span>
<span class="lineNum">    2906 </span>            :         /*
<span class="lineNum">    2907 </span>            :          * Does the user want to wait for Auto-Neg to complete here, or check
<span class="lineNum">    2908 </span>            :          * at a later time (for example, callback routine).
<span class="lineNum">    2909 </span>            :          */
<span class="lineNum">    2910 </span><span class="lineNoCov">          0 :         if (hw-&gt;wait_autoneg_complete) {</span>
<span class="lineNum">    2911 </span><span class="lineNoCov">          0 :                 ret_val = em_wait_autoneg(hw);</span>
<span class="lineNum">    2912 </span><span class="lineNoCov">          0 :                 if (ret_val) {</span>
<span class="lineNum">    2913 </span>            :                         DEBUGOUT(&quot;Error while waiting for autoneg to complete\n&quot;
<span class="lineNum">    2914 </span>            :                             );
<span class="lineNum">    2915 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    2916 </span>            :                 }
<span class="lineNum">    2917 </span>            :         }
<span class="lineNum">    2918 </span><span class="lineNoCov">          0 :         hw-&gt;get_link_status = TRUE;</span>
<span class="lineNum">    2919 </span>            : 
<span class="lineNum">    2920 </span><span class="lineNoCov">          0 :         return E1000_SUCCESS;</span>
<span class="lineNum">    2921 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2922 </span>            : 
<span class="lineNum">    2923 </span>            : /******************************************************************************
<span class="lineNum">    2924 </span>            :  * Config the MAC and the PHY after link is up.
<span class="lineNum">    2925 </span>            :  *   1) Set up the MAC to the current PHY speed/duplex
<span class="lineNum">    2926 </span>            :  *      if we are on 82543.  If we
<span class="lineNum">    2927 </span>            :  *      are on newer silicon, we only need to configure
<span class="lineNum">    2928 </span>            :  *      collision distance in the Transmit Control Register.
<span class="lineNum">    2929 </span>            :  *   2) Set up flow control on the MAC to that established with
<span class="lineNum">    2930 </span>            :  *      the link partner.
<span class="lineNum">    2931 </span>            :  *   3) Config DSP to improve Gigabit link quality for some PHY revisions.
<span class="lineNum">    2932 </span>            :  *
<span class="lineNum">    2933 </span>            :  * hw - Struct containing variables accessed by shared code
<a name="2934"><span class="lineNum">    2934 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    2935 </span>            : int32_t
<span class="lineNum">    2936 </span><span class="lineNoCov">          0 : em_copper_link_postconfig(struct em_hw *hw)</span>
<span class="lineNum">    2937 </span>            : {
<span class="lineNum">    2938 </span>            :         int32_t ret_val;
<span class="lineNum">    2939 </span>            :         DEBUGFUNC(&quot;em_copper_link_postconfig&quot;);
<span class="lineNum">    2940 </span>            : 
<span class="lineNum">    2941 </span><span class="lineNoCov">          0 :         if (hw-&gt;mac_type &gt;= em_82544 &amp;&amp;</span>
<span class="lineNum">    2942 </span><span class="lineNoCov">          0 :             hw-&gt;mac_type != em_icp_xxxx) {</span>
<span class="lineNum">    2943 </span><span class="lineNoCov">          0 :                 em_config_collision_dist(hw);</span>
<span class="lineNum">    2944 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    2945 </span><span class="lineNoCov">          0 :                 ret_val = em_config_mac_to_phy(hw);</span>
<span class="lineNum">    2946 </span><span class="lineNoCov">          0 :                 if (ret_val) {</span>
<span class="lineNum">    2947 </span>            :                         DEBUGOUT(&quot;Error configuring MAC to PHY settings\n&quot;);
<span class="lineNum">    2948 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    2949 </span>            :                 }
<span class="lineNum">    2950 </span>            :         }
<span class="lineNum">    2951 </span><span class="lineNoCov">          0 :         ret_val = em_config_fc_after_link_up(hw);</span>
<span class="lineNum">    2952 </span><span class="lineNoCov">          0 :         if (ret_val) {</span>
<span class="lineNum">    2953 </span>            :                 DEBUGOUT(&quot;Error Configuring Flow Control\n&quot;);
<span class="lineNum">    2954 </span><span class="lineNoCov">          0 :                 return ret_val;</span>
<span class="lineNum">    2955 </span>            :         }
<span class="lineNum">    2956 </span>            :         /* Config DSP to improve Giga link quality */
<span class="lineNum">    2957 </span><span class="lineNoCov">          0 :         if (hw-&gt;phy_type == em_phy_igp) {</span>
<span class="lineNum">    2958 </span><span class="lineNoCov">          0 :                 ret_val = em_config_dsp_after_link_change(hw, TRUE);</span>
<span class="lineNum">    2959 </span><span class="lineNoCov">          0 :                 if (ret_val) {</span>
<span class="lineNum">    2960 </span>            :                         DEBUGOUT(&quot;Error Configuring DSP after link up\n&quot;);
<span class="lineNum">    2961 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    2962 </span>            :                 }
<span class="lineNum">    2963 </span>            :         }
<span class="lineNum">    2964 </span><span class="lineNoCov">          0 :         return E1000_SUCCESS;</span>
<span class="lineNum">    2965 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2966 </span>            : 
<span class="lineNum">    2967 </span>            : /******************************************************************************
<span class="lineNum">    2968 </span>            :  * Detects which PHY is present and setup the speed and duplex
<span class="lineNum">    2969 </span>            :  *
<span class="lineNum">    2970 </span>            :  * hw - Struct containing variables accessed by shared code
<a name="2971"><span class="lineNum">    2971 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    2972 </span>            : static int32_t
<span class="lineNum">    2973 </span><span class="lineNoCov">          0 : em_setup_copper_link(struct em_hw *hw)</span>
<span class="lineNum">    2974 </span>            : {
<span class="lineNum">    2975 </span>            :         int32_t         ret_val;
<span class="lineNum">    2976 </span>            :         uint16_t        i;
<span class="lineNum">    2977 </span><span class="lineNoCov">          0 :         uint16_t        phy_data;</span>
<span class="lineNum">    2978 </span><span class="lineNoCov">          0 :         uint16_t        reg_data;</span>
<span class="lineNum">    2979 </span>            :         DEBUGFUNC(&quot;em_setup_copper_link&quot;);
<span class="lineNum">    2980 </span>            : 
<span class="lineNum">    2981 </span><span class="lineNoCov">          0 :         switch (hw-&gt;mac_type) {</span>
<span class="lineNum">    2982 </span>            :         case em_80003es2lan:
<span class="lineNum">    2983 </span>            :         case em_ich8lan:
<span class="lineNum">    2984 </span>            :         case em_ich9lan:
<span class="lineNum">    2985 </span>            :         case em_ich10lan:
<span class="lineNum">    2986 </span>            :         case em_pchlan:
<span class="lineNum">    2987 </span>            :         case em_pch2lan:
<span class="lineNum">    2988 </span>            :         case em_pch_lpt:
<span class="lineNum">    2989 </span>            :         case em_pch_spt:
<span class="lineNum">    2990 </span>            :         case em_pch_cnp:
<span class="lineNum">    2991 </span>            :                 /*
<span class="lineNum">    2992 </span>            :                  * Set the mac to wait the maximum time between each
<span class="lineNum">    2993 </span>            :                  * iteration and increase the max iterations when polling the
<span class="lineNum">    2994 </span>            :                  * phy; this fixes erroneous timeouts at 10Mbps.
<span class="lineNum">    2995 </span>            :                  */
<span class="lineNum">    2996 </span><span class="lineNoCov">          0 :                 ret_val = em_write_kmrn_reg(hw, GG82563_REG(0x34, 4), 0xFFFF);</span>
<span class="lineNum">    2997 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    2998 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    2999 </span><span class="lineNoCov">          0 :                 ret_val = em_read_kmrn_reg(hw, GG82563_REG(0x34, 9), </span>
<span class="lineNum">    3000 </span>            :                     &amp;reg_data);
<span class="lineNum">    3001 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    3002 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    3003 </span><span class="lineNoCov">          0 :                 reg_data |= 0x3F;</span>
<span class="lineNum">    3004 </span><span class="lineNoCov">          0 :                 ret_val = em_write_kmrn_reg(hw, GG82563_REG(0x34, 9), </span>
<span class="lineNum">    3005 </span>            :                     reg_data);
<span class="lineNum">    3006 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    3007 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    3008 </span>            :         default:
<span class="lineNum">    3009 </span>            :                 break;
<span class="lineNum">    3010 </span>            :         }
<span class="lineNum">    3011 </span>            : 
<span class="lineNum">    3012 </span>            :         /* Check if it is a valid PHY and set PHY mode if necessary. */
<span class="lineNum">    3013 </span><span class="lineNoCov">          0 :         ret_val = em_copper_link_preconfig(hw);</span>
<span class="lineNum">    3014 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">    3015 </span><span class="lineNoCov">          0 :                 return ret_val;</span>
<span class="lineNum">    3016 </span>            : 
<span class="lineNum">    3017 </span><span class="lineNoCov">          0 :         switch (hw-&gt;mac_type) {</span>
<span class="lineNum">    3018 </span>            :         case em_80003es2lan:
<span class="lineNum">    3019 </span>            :                 /* Kumeran registers are written-only */
<span class="lineNum">    3020 </span>            :                 reg_data = 
<span class="lineNum">    3021 </span>            :                     E1000_KUMCTRLSTA_INB_CTRL_LINK_STATUS_TX_TIMEOUT_DEFAULT;
<span class="lineNum">    3022 </span><span class="lineNoCov">          0 :                 reg_data |= E1000_KUMCTRLSTA_INB_CTRL_DIS_PADDING;</span>
<span class="lineNum">    3023 </span><span class="lineNoCov">          0 :                 ret_val = em_write_kmrn_reg(hw, </span>
<span class="lineNum">    3024 </span>            :                     E1000_KUMCTRLSTA_OFFSET_INB_CTRL, reg_data);
<span class="lineNum">    3025 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    3026 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    3027 </span>            :                 break;
<span class="lineNum">    3028 </span>            :         default:
<span class="lineNum">    3029 </span>            :                 break;
<span class="lineNum">    3030 </span>            :         }
<span class="lineNum">    3031 </span>            : 
<span class="lineNum">    3032 </span><span class="lineNoCov">          0 :         if (hw-&gt;phy_type == em_phy_igp ||</span>
<span class="lineNum">    3033 </span><span class="lineNoCov">          0 :             hw-&gt;phy_type == em_phy_igp_3 ||</span>
<span class="lineNum">    3034 </span><span class="lineNoCov">          0 :             hw-&gt;phy_type == em_phy_igp_2) {</span>
<span class="lineNum">    3035 </span><span class="lineNoCov">          0 :                 ret_val = em_copper_link_igp_setup(hw);</span>
<span class="lineNum">    3036 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    3037 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    3038 </span><span class="lineNoCov">          0 :         } else if (hw-&gt;phy_type == em_phy_m88 ||</span>
<span class="lineNum">    3039 </span><span class="lineNoCov">          0 :             hw-&gt;phy_type == em_phy_bm ||</span>
<span class="lineNum">    3040 </span><span class="lineNoCov">          0 :             hw-&gt;phy_type == em_phy_oem ||</span>
<span class="lineNum">    3041 </span><span class="lineNoCov">          0 :             hw-&gt;phy_type == em_phy_82578) {</span>
<span class="lineNum">    3042 </span><span class="lineNoCov">          0 :                 ret_val = em_copper_link_mgp_setup(hw);</span>
<span class="lineNum">    3043 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    3044 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    3045 </span><span class="lineNoCov">          0 :         } else if (hw-&gt;phy_type == em_phy_gg82563) {</span>
<span class="lineNum">    3046 </span><span class="lineNoCov">          0 :                 ret_val = em_copper_link_ggp_setup(hw);</span>
<span class="lineNum">    3047 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    3048 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    3049 </span><span class="lineNoCov">          0 :         } else if (hw-&gt;phy_type == em_phy_82577 ||</span>
<span class="lineNum">    3050 </span><span class="lineNoCov">          0 :                 hw-&gt;phy_type == em_phy_82579 ||</span>
<span class="lineNum">    3051 </span><span class="lineNoCov">          0 :                 hw-&gt;phy_type == em_phy_i217) {</span>
<span class="lineNum">    3052 </span><span class="lineNoCov">          0 :                 ret_val = em_copper_link_82577_setup(hw);</span>
<span class="lineNum">    3053 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    3054 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    3055 </span><span class="lineNoCov">          0 :         } else if (hw-&gt;phy_type == em_phy_82580) {</span>
<span class="lineNum">    3056 </span><span class="lineNoCov">          0 :                 ret_val = em_copper_link_82580_setup(hw);</span>
<span class="lineNum">    3057 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    3058 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    3059 </span><span class="lineNoCov">          0 :         } else if (hw-&gt;phy_type == em_phy_rtl8211) {</span>
<span class="lineNum">    3060 </span><span class="lineNoCov">          0 :                 ret_val = em_copper_link_rtl8211_setup(hw);</span>
<span class="lineNum">    3061 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    3062 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    3063 </span>            :         }
<span class="lineNum">    3064 </span><span class="lineNoCov">          0 :         if (hw-&gt;autoneg) {</span>
<span class="lineNum">    3065 </span>            :                 /*
<span class="lineNum">    3066 </span>            :                  * Setup autoneg and flow control advertisement and perform
<span class="lineNum">    3067 </span>            :                  * autonegotiation
<span class="lineNum">    3068 </span>            :                  */
<span class="lineNum">    3069 </span><span class="lineNoCov">          0 :                 ret_val = em_copper_link_autoneg(hw);</span>
<span class="lineNum">    3070 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    3071 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    3072 </span>            :         } else {
<span class="lineNum">    3073 </span>            :                 /*
<span class="lineNum">    3074 </span>            :                  * PHY will be set to 10H, 10F, 100H,or 100F depending on
<span class="lineNum">    3075 </span>            :                  * value from forced_speed_duplex.
<span class="lineNum">    3076 </span>            :                  */
<span class="lineNum">    3077 </span>            :                 DEBUGOUT(&quot;Forcing speed and duplex\n&quot;);
<span class="lineNum">    3078 </span><span class="lineNoCov">          0 :                 ret_val = em_phy_force_speed_duplex(hw);</span>
<span class="lineNum">    3079 </span><span class="lineNoCov">          0 :                 if (ret_val) {</span>
<span class="lineNum">    3080 </span>            :                         DEBUGOUT(&quot;Error Forcing Speed and Duplex\n&quot;);
<span class="lineNum">    3081 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    3082 </span>            :                 }
<span class="lineNum">    3083 </span>            :         }
<span class="lineNum">    3084 </span>            :         /*
<span class="lineNum">    3085 </span>            :          * Check link status. Wait up to 100 microseconds for link to become
<span class="lineNum">    3086 </span>            :          * valid.
<span class="lineNum">    3087 </span>            :          */
<span class="lineNum">    3088 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; 10; i++) {</span>
<span class="lineNum">    3089 </span><span class="lineNoCov">          0 :                 ret_val = em_read_phy_reg(hw, PHY_STATUS, &amp;phy_data);</span>
<span class="lineNum">    3090 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    3091 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    3092 </span><span class="lineNoCov">          0 :                 ret_val = em_read_phy_reg(hw, PHY_STATUS, &amp;phy_data);</span>
<span class="lineNum">    3093 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    3094 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    3095 </span>            : 
<span class="lineNum">    3096 </span><span class="lineNoCov">          0 :                 hw-&gt;icp_xxxx_is_link_up = (phy_data &amp; MII_SR_LINK_STATUS) != 0;</span>
<span class="lineNum">    3097 </span>            : 
<span class="lineNum">    3098 </span><span class="lineNoCov">          0 :                 if (phy_data &amp; MII_SR_LINK_STATUS) {</span>
<span class="lineNum">    3099 </span>            :                         /* Config the MAC and PHY after link is up */
<span class="lineNum">    3100 </span><span class="lineNoCov">          0 :                         ret_val = em_copper_link_postconfig(hw);</span>
<span class="lineNum">    3101 </span><span class="lineNoCov">          0 :                         if (ret_val)</span>
<span class="lineNum">    3102 </span><span class="lineNoCov">          0 :                                 return ret_val;</span>
<span class="lineNum">    3103 </span>            : 
<span class="lineNum">    3104 </span>            :                         DEBUGOUT(&quot;Valid link established!!!\n&quot;);
<span class="lineNum">    3105 </span><span class="lineNoCov">          0 :                         return E1000_SUCCESS;</span>
<span class="lineNum">    3106 </span>            :                 }
<span class="lineNum">    3107 </span><span class="lineNoCov">          0 :                 usec_delay(10);</span>
<span class="lineNum">    3108 </span>            :         }
<span class="lineNum">    3109 </span>            : 
<span class="lineNum">    3110 </span>            :         DEBUGOUT(&quot;Unable to establish link!!!\n&quot;);
<span class="lineNum">    3111 </span><span class="lineNoCov">          0 :         return E1000_SUCCESS;</span>
<span class="lineNum">    3112 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    3113 </span>            : 
<span class="lineNum">    3114 </span>            : /******************************************************************************
<span class="lineNum">    3115 </span>            :  * Configure the MAC-to-PHY interface for 10/100Mbps
<span class="lineNum">    3116 </span>            :  *
<span class="lineNum">    3117 </span>            :  * hw - Struct containing variables accessed by shared code
<a name="3118"><span class="lineNum">    3118 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    3119 </span>            : static int32_t
<span class="lineNum">    3120 </span><span class="lineNoCov">          0 : em_configure_kmrn_for_10_100(struct em_hw *hw, uint16_t duplex)</span>
<span class="lineNum">    3121 </span>            : {
<span class="lineNum">    3122 </span>            :         int32_t  ret_val = E1000_SUCCESS;
<span class="lineNum">    3123 </span>            :         uint32_t tipg;
<span class="lineNum">    3124 </span><span class="lineNoCov">          0 :         uint16_t reg_data;</span>
<span class="lineNum">    3125 </span>            :         DEBUGFUNC(&quot;em_configure_kmrn_for_10_100&quot;);
<span class="lineNum">    3126 </span>            : 
<span class="lineNum">    3127 </span><span class="lineNoCov">          0 :         reg_data = E1000_KUMCTRLSTA_HD_CTRL_10_100_DEFAULT;</span>
<span class="lineNum">    3128 </span><span class="lineNoCov">          0 :         ret_val = em_write_kmrn_reg(hw, E1000_KUMCTRLSTA_OFFSET_HD_CTRL,</span>
<span class="lineNum">    3129 </span>            :             reg_data);
<span class="lineNum">    3130 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">    3131 </span><span class="lineNoCov">          0 :                 return ret_val;</span>
<span class="lineNum">    3132 </span>            : 
<span class="lineNum">    3133 </span>            :         /* Configure Transmit Inter-Packet Gap */
<span class="lineNum">    3134 </span><span class="lineNoCov">          0 :         tipg = E1000_READ_REG(hw, TIPG);</span>
<span class="lineNum">    3135 </span><span class="lineNoCov">          0 :         tipg &amp;= ~E1000_TIPG_IPGT_MASK;</span>
<span class="lineNum">    3136 </span><span class="lineNoCov">          0 :         tipg |= DEFAULT_80003ES2LAN_TIPG_IPGT_10_100;</span>
<span class="lineNum">    3137 </span><span class="lineNoCov">          0 :         E1000_WRITE_REG(hw, TIPG, tipg);</span>
<span class="lineNum">    3138 </span>            : 
<span class="lineNum">    3139 </span><span class="lineNoCov">          0 :         ret_val = em_read_phy_reg(hw, GG82563_PHY_KMRN_MODE_CTRL, &amp;reg_data);</span>
<span class="lineNum">    3140 </span>            : 
<span class="lineNum">    3141 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">    3142 </span><span class="lineNoCov">          0 :                 return ret_val;</span>
<span class="lineNum">    3143 </span>            : 
<span class="lineNum">    3144 </span><span class="lineNoCov">          0 :         if (duplex == HALF_DUPLEX)</span>
<span class="lineNum">    3145 </span><span class="lineNoCov">          0 :                 reg_data |= GG82563_KMCR_PASS_FALSE_CARRIER;</span>
<span class="lineNum">    3146 </span>            :         else
<span class="lineNum">    3147 </span><span class="lineNoCov">          0 :                 reg_data &amp;= ~GG82563_KMCR_PASS_FALSE_CARRIER;</span>
<span class="lineNum">    3148 </span>            : 
<span class="lineNum">    3149 </span><span class="lineNoCov">          0 :         ret_val = em_write_phy_reg(hw, GG82563_PHY_KMRN_MODE_CTRL, reg_data);</span>
<span class="lineNum">    3150 </span>            : 
<span class="lineNum">    3151 </span><span class="lineNoCov">          0 :         return ret_val;</span>
<span class="lineNum">    3152 </span><span class="lineNoCov">          0 : }</span>
<a name="3153"><span class="lineNum">    3153 </span>            : </a>
<span class="lineNum">    3154 </span>            : static int32_t
<span class="lineNum">    3155 </span><span class="lineNoCov">          0 : em_configure_kmrn_for_1000(struct em_hw *hw)</span>
<span class="lineNum">    3156 </span>            : {
<span class="lineNum">    3157 </span>            :         int32_t  ret_val = E1000_SUCCESS;
<span class="lineNum">    3158 </span><span class="lineNoCov">          0 :         uint16_t reg_data;</span>
<span class="lineNum">    3159 </span>            :         uint32_t tipg;
<span class="lineNum">    3160 </span>            :         DEBUGFUNC(&quot;em_configure_kmrn_for_1000&quot;);
<span class="lineNum">    3161 </span>            : 
<span class="lineNum">    3162 </span><span class="lineNoCov">          0 :         reg_data = E1000_KUMCTRLSTA_HD_CTRL_1000_DEFAULT;</span>
<span class="lineNum">    3163 </span><span class="lineNoCov">          0 :         ret_val = em_write_kmrn_reg(hw, E1000_KUMCTRLSTA_OFFSET_HD_CTRL,</span>
<span class="lineNum">    3164 </span>            :             reg_data);
<span class="lineNum">    3165 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">    3166 </span><span class="lineNoCov">          0 :                 return ret_val;</span>
<span class="lineNum">    3167 </span>            : 
<span class="lineNum">    3168 </span>            :         /* Configure Transmit Inter-Packet Gap */
<span class="lineNum">    3169 </span><span class="lineNoCov">          0 :         tipg = E1000_READ_REG(hw, TIPG);</span>
<span class="lineNum">    3170 </span><span class="lineNoCov">          0 :         tipg &amp;= ~E1000_TIPG_IPGT_MASK;</span>
<span class="lineNum">    3171 </span><span class="lineNoCov">          0 :         tipg |= DEFAULT_80003ES2LAN_TIPG_IPGT_1000;</span>
<span class="lineNum">    3172 </span><span class="lineNoCov">          0 :         E1000_WRITE_REG(hw, TIPG, tipg);</span>
<span class="lineNum">    3173 </span>            : 
<span class="lineNum">    3174 </span><span class="lineNoCov">          0 :         ret_val = em_read_phy_reg(hw, GG82563_PHY_KMRN_MODE_CTRL, &amp;reg_data);</span>
<span class="lineNum">    3175 </span>            : 
<span class="lineNum">    3176 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">    3177 </span><span class="lineNoCov">          0 :                 return ret_val;</span>
<span class="lineNum">    3178 </span>            : 
<span class="lineNum">    3179 </span><span class="lineNoCov">          0 :         reg_data &amp;= ~GG82563_KMCR_PASS_FALSE_CARRIER;</span>
<span class="lineNum">    3180 </span><span class="lineNoCov">          0 :         ret_val = em_write_phy_reg(hw, GG82563_PHY_KMRN_MODE_CTRL, reg_data);</span>
<span class="lineNum">    3181 </span>            : 
<span class="lineNum">    3182 </span><span class="lineNoCov">          0 :         return ret_val;</span>
<span class="lineNum">    3183 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    3184 </span>            : 
<span class="lineNum">    3185 </span>            : /******************************************************************************
<span class="lineNum">    3186 </span>            :  * Configures PHY autoneg and flow control advertisement settings
<span class="lineNum">    3187 </span>            :  *
<span class="lineNum">    3188 </span>            :  * hw - Struct containing variables accessed by shared code
<a name="3189"><span class="lineNum">    3189 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    3190 </span>            : int32_t
<span class="lineNum">    3191 </span><span class="lineNoCov">          0 : em_phy_setup_autoneg(struct em_hw *hw)</span>
<span class="lineNum">    3192 </span>            : {
<span class="lineNum">    3193 </span>            :         int32_t  ret_val;
<span class="lineNum">    3194 </span><span class="lineNoCov">          0 :         uint16_t mii_autoneg_adv_reg;</span>
<span class="lineNum">    3195 </span><span class="lineNoCov">          0 :         uint16_t mii_1000t_ctrl_reg;</span>
<span class="lineNum">    3196 </span>            :         DEBUGFUNC(&quot;em_phy_setup_autoneg&quot;);
<span class="lineNum">    3197 </span>            : 
<span class="lineNum">    3198 </span>            :         /* Read the MII Auto-Neg Advertisement Register (Address 4). */
<span class="lineNum">    3199 </span><span class="lineNoCov">          0 :         ret_val = em_read_phy_reg(hw, PHY_AUTONEG_ADV, &amp;mii_autoneg_adv_reg);</span>
<span class="lineNum">    3200 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">    3201 </span><span class="lineNoCov">          0 :                 return ret_val;</span>
<span class="lineNum">    3202 </span>            : 
<span class="lineNum">    3203 </span><span class="lineNoCov">          0 :         if (hw-&gt;phy_type != em_phy_ife) {</span>
<span class="lineNum">    3204 </span>            :                 /* Read the MII 1000Base-T Control Register (Address 9). */
<span class="lineNum">    3205 </span><span class="lineNoCov">          0 :                 ret_val = em_read_phy_reg(hw, PHY_1000T_CTRL, </span>
<span class="lineNum">    3206 </span>            :                     &amp;mii_1000t_ctrl_reg);
<span class="lineNum">    3207 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    3208 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    3209 </span>            :         } else
<span class="lineNum">    3210 </span><span class="lineNoCov">          0 :                 mii_1000t_ctrl_reg = 0;</span>
<span class="lineNum">    3211 </span>            :         /*
<span class="lineNum">    3212 </span>            :          * Need to parse both autoneg_advertised and fc and set up the
<span class="lineNum">    3213 </span>            :          * appropriate PHY registers.  First we will parse for
<span class="lineNum">    3214 </span>            :          * autoneg_advertised software override.  Since we can advertise a
<span class="lineNum">    3215 </span>            :          * plethora of combinations, we need to check each bit individually.
<span class="lineNum">    3216 </span>            :          */
<span class="lineNum">    3217 </span>            :         /*
<span class="lineNum">    3218 </span>            :          * First we clear all the 10/100 mb speed bits in the Auto-Neg
<span class="lineNum">    3219 </span>            :          * Advertisement Register (Address 4) and the 1000 mb speed bits in
<span class="lineNum">    3220 </span>            :          * the  1000Base-T Control Register (Address 9).
<span class="lineNum">    3221 </span>            :          */
<span class="lineNum">    3222 </span><span class="lineNoCov">          0 :         mii_autoneg_adv_reg &amp;= ~REG4_SPEED_MASK;</span>
<span class="lineNum">    3223 </span><span class="lineNoCov">          0 :         mii_1000t_ctrl_reg &amp;= ~REG9_SPEED_MASK;</span>
<span class="lineNum">    3224 </span>            : 
<span class="lineNum">    3225 </span>            :         DEBUGOUT1(&quot;autoneg_advertised %x\n&quot;, hw-&gt;autoneg_advertised);
<span class="lineNum">    3226 </span>            : 
<span class="lineNum">    3227 </span>            :         /* Do we want to advertise 10 Mb Half Duplex? */
<span class="lineNum">    3228 </span><span class="lineNoCov">          0 :         if (hw-&gt;autoneg_advertised &amp; ADVERTISE_10_HALF) {</span>
<span class="lineNum">    3229 </span>            :                 DEBUGOUT(&quot;Advertise 10mb Half duplex\n&quot;);
<span class="lineNum">    3230 </span><span class="lineNoCov">          0 :                 mii_autoneg_adv_reg |= NWAY_AR_10T_HD_CAPS;</span>
<span class="lineNum">    3231 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    3232 </span>            :         /* Do we want to advertise 10 Mb Full Duplex? */
<span class="lineNum">    3233 </span><span class="lineNoCov">          0 :         if (hw-&gt;autoneg_advertised &amp; ADVERTISE_10_FULL) {</span>
<span class="lineNum">    3234 </span>            :                 DEBUGOUT(&quot;Advertise 10mb Full duplex\n&quot;);
<span class="lineNum">    3235 </span><span class="lineNoCov">          0 :                 mii_autoneg_adv_reg |= NWAY_AR_10T_FD_CAPS;</span>
<span class="lineNum">    3236 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    3237 </span>            :         /* Do we want to advertise 100 Mb Half Duplex? */
<span class="lineNum">    3238 </span><span class="lineNoCov">          0 :         if (hw-&gt;autoneg_advertised &amp; ADVERTISE_100_HALF) {</span>
<span class="lineNum">    3239 </span>            :                 DEBUGOUT(&quot;Advertise 100mb Half duplex\n&quot;);
<span class="lineNum">    3240 </span><span class="lineNoCov">          0 :                 mii_autoneg_adv_reg |= NWAY_AR_100TX_HD_CAPS;</span>
<span class="lineNum">    3241 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    3242 </span>            :         /* Do we want to advertise 100 Mb Full Duplex? */
<span class="lineNum">    3243 </span><span class="lineNoCov">          0 :         if (hw-&gt;autoneg_advertised &amp; ADVERTISE_100_FULL) {</span>
<span class="lineNum">    3244 </span>            :                 DEBUGOUT(&quot;Advertise 100mb Full duplex\n&quot;);
<span class="lineNum">    3245 </span><span class="lineNoCov">          0 :                 mii_autoneg_adv_reg |= NWAY_AR_100TX_FD_CAPS;</span>
<span class="lineNum">    3246 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    3247 </span>            :         /* We do not allow the Phy to advertise 1000 Mb Half Duplex */
<span class="lineNum">    3248 </span><span class="lineNoCov">          0 :         if (hw-&gt;autoneg_advertised &amp; ADVERTISE_1000_HALF) {</span>
<span class="lineNum">    3249 </span>            :                 DEBUGOUT(&quot;Advertise 1000mb Half duplex requested, request&quot;
<span class="lineNum">    3250 </span>            :                     &quot; denied!\n&quot;);
<span class="lineNum">    3251 </span>            :         }
<span class="lineNum">    3252 </span>            :         /* Do we want to advertise 1000 Mb Full Duplex? */
<span class="lineNum">    3253 </span><span class="lineNoCov">          0 :         if (hw-&gt;autoneg_advertised &amp; ADVERTISE_1000_FULL) {</span>
<span class="lineNum">    3254 </span>            :                 DEBUGOUT(&quot;Advertise 1000mb Full duplex\n&quot;);
<span class="lineNum">    3255 </span><span class="lineNoCov">          0 :                 mii_1000t_ctrl_reg |= CR_1000T_FD_CAPS;</span>
<span class="lineNum">    3256 </span><span class="lineNoCov">          0 :                 if (hw-&gt;phy_type == em_phy_ife) {</span>
<span class="lineNum">    3257 </span>            :                         DEBUGOUT(&quot;em_phy_ife is a 10/100 PHY. Gigabit speed is&quot;
<span class="lineNum">    3258 </span>            :                             &quot; not supported.\n&quot;);
<span class="lineNum">    3259 </span>            :                 }
<span class="lineNum">    3260 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    3261 </span>            :         /*
<span class="lineNum">    3262 </span>            :          * Check for a software override of the flow control settings, and
<span class="lineNum">    3263 </span>            :          * setup the PHY advertisement registers accordingly.  If
<span class="lineNum">    3264 </span>            :          * auto-negotiation is enabled, then software will have to set the
<span class="lineNum">    3265 </span>            :          * &quot;PAUSE&quot; bits to the correct value in the Auto-Negotiation
<span class="lineNum">    3266 </span>            :          * Advertisement Register (PHY_AUTONEG_ADV) and re-start
<span class="lineNum">    3267 </span>            :          * auto-negotiation.
<span class="lineNum">    3268 </span>            :          *
<span class="lineNum">    3269 </span>            :          * The possible values of the &quot;fc&quot; parameter are: 0:  Flow control is
<span class="lineNum">    3270 </span>            :          * completely disabled 1:  Rx flow control is enabled (we can receive
<span class="lineNum">    3271 </span>            :          * pause frames but not send pause frames). 2:  Tx flow control is
<span class="lineNum">    3272 </span>            :          * enabled (we can send pause frames but we do not support receiving
<span class="lineNum">    3273 </span>            :          * pause frames). 3:  Both Rx and TX flow control (symmetric) are
<span class="lineNum">    3274 </span>            :          * enabled. other:  No software override.  The flow control
<span class="lineNum">    3275 </span>            :          * configuration in the EEPROM is used.
<span class="lineNum">    3276 </span>            :          */
<span class="lineNum">    3277 </span><span class="lineNoCov">          0 :         switch (hw-&gt;fc) {</span>
<span class="lineNum">    3278 </span>            :         case E1000_FC_NONE:     /* 0 */
<span class="lineNum">    3279 </span>            :                 /*
<span class="lineNum">    3280 </span>            :                  * Flow control (RX &amp; TX) is completely disabled by a
<span class="lineNum">    3281 </span>            :                  * software over-ride.
<span class="lineNum">    3282 </span>            :                  */
<span class="lineNum">    3283 </span><span class="lineNoCov">          0 :                 mii_autoneg_adv_reg &amp;= ~(NWAY_AR_ASM_DIR | NWAY_AR_PAUSE);</span>
<span class="lineNum">    3284 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    3285 </span>            :         case E1000_FC_RX_PAUSE:/* 1 */
<span class="lineNum">    3286 </span>            :                 /*
<span class="lineNum">    3287 </span>            :                  * RX Flow control is enabled, and TX Flow control is
<span class="lineNum">    3288 </span>            :                  * disabled, by a software over-ride.
<span class="lineNum">    3289 </span>            :                  */
<span class="lineNum">    3290 </span>            :                 /*
<span class="lineNum">    3291 </span>            :                  * Since there really isn't a way to advertise that we are
<span class="lineNum">    3292 </span>            :                  * capable of RX Pause ONLY, we will advertise that we
<span class="lineNum">    3293 </span>            :                  * support both symmetric and asymmetric RX PAUSE.  Later (in
<span class="lineNum">    3294 </span>            :                  * em_config_fc_after_link_up) we will disable the hw's
<span class="lineNum">    3295 </span>            :                  * ability to send PAUSE frames.
<span class="lineNum">    3296 </span>            :                  */
<span class="lineNum">    3297 </span><span class="lineNoCov">          0 :                 mii_autoneg_adv_reg |= (NWAY_AR_ASM_DIR | NWAY_AR_PAUSE);</span>
<span class="lineNum">    3298 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    3299 </span>            :         case E1000_FC_TX_PAUSE:/* 2 */
<span class="lineNum">    3300 </span>            :                 /*
<span class="lineNum">    3301 </span>            :                  * TX Flow control is enabled, and RX Flow control is
<span class="lineNum">    3302 </span>            :                  * disabled, by a software over-ride.
<span class="lineNum">    3303 </span>            :                  */
<span class="lineNum">    3304 </span><span class="lineNoCov">          0 :                 mii_autoneg_adv_reg |= NWAY_AR_ASM_DIR;</span>
<span class="lineNum">    3305 </span><span class="lineNoCov">          0 :                 mii_autoneg_adv_reg &amp;= ~NWAY_AR_PAUSE;</span>
<span class="lineNum">    3306 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    3307 </span>            :         case E1000_FC_FULL:     /* 3 */
<span class="lineNum">    3308 </span>            :                 /*
<span class="lineNum">    3309 </span>            :                  * Flow control (both RX and TX) is enabled by a software
<span class="lineNum">    3310 </span>            :                  * over-ride.
<span class="lineNum">    3311 </span>            :                  */
<span class="lineNum">    3312 </span><span class="lineNoCov">          0 :                 mii_autoneg_adv_reg |= (NWAY_AR_ASM_DIR | NWAY_AR_PAUSE);</span>
<span class="lineNum">    3313 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    3314 </span>            :         default:
<span class="lineNum">    3315 </span>            :                 DEBUGOUT(&quot;Flow control param set incorrectly\n&quot;);
<span class="lineNum">    3316 </span><span class="lineNoCov">          0 :                 return -E1000_ERR_CONFIG;</span>
<span class="lineNum">    3317 </span>            :         }
<span class="lineNum">    3318 </span>            : 
<span class="lineNum">    3319 </span><span class="lineNoCov">          0 :         ret_val = em_write_phy_reg(hw, PHY_AUTONEG_ADV, mii_autoneg_adv_reg);</span>
<span class="lineNum">    3320 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">    3321 </span><span class="lineNoCov">          0 :                 return ret_val;</span>
<span class="lineNum">    3322 </span>            : 
<span class="lineNum">    3323 </span>            :         DEBUGOUT1(&quot;Auto-Neg Advertising %x\n&quot;, mii_autoneg_adv_reg);
<span class="lineNum">    3324 </span>            : 
<span class="lineNum">    3325 </span><span class="lineNoCov">          0 :         if (hw-&gt;phy_type != em_phy_ife) {</span>
<span class="lineNum">    3326 </span><span class="lineNoCov">          0 :                 ret_val = em_write_phy_reg(hw, PHY_1000T_CTRL,</span>
<span class="lineNum">    3327 </span><span class="lineNoCov">          0 :                     mii_1000t_ctrl_reg);</span>
<span class="lineNum">    3328 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    3329 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    3330 </span>            :         }
<span class="lineNum">    3331 </span><span class="lineNoCov">          0 :         return E1000_SUCCESS;</span>
<span class="lineNum">    3332 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    3333 </span>            : /******************************************************************************
<span class="lineNum">    3334 </span>            :  * Force PHY speed and duplex settings to hw-&gt;forced_speed_duplex
<span class="lineNum">    3335 </span>            :  *
<span class="lineNum">    3336 </span>            :  * hw - Struct containing variables accessed by shared code
<a name="3337"><span class="lineNum">    3337 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    3338 </span>            : static int32_t
<span class="lineNum">    3339 </span><span class="lineNoCov">          0 : em_phy_force_speed_duplex(struct em_hw *hw)</span>
<span class="lineNum">    3340 </span>            : {
<span class="lineNum">    3341 </span>            :         uint32_t ctrl;
<span class="lineNum">    3342 </span>            :         int32_t  ret_val;
<span class="lineNum">    3343 </span><span class="lineNoCov">          0 :         uint16_t mii_ctrl_reg;</span>
<span class="lineNum">    3344 </span><span class="lineNoCov">          0 :         uint16_t mii_status_reg;</span>
<span class="lineNum">    3345 </span><span class="lineNoCov">          0 :         uint16_t phy_data;</span>
<span class="lineNum">    3346 </span>            :         uint16_t i;
<span class="lineNum">    3347 </span>            :         DEBUGFUNC(&quot;em_phy_force_speed_duplex&quot;);
<span class="lineNum">    3348 </span>            : 
<span class="lineNum">    3349 </span>            :         /* Turn off Flow control if we are forcing speed and duplex. */
<span class="lineNum">    3350 </span><span class="lineNoCov">          0 :         hw-&gt;fc = E1000_FC_NONE;</span>
<span class="lineNum">    3351 </span>            : 
<span class="lineNum">    3352 </span>            :         DEBUGOUT1(&quot;hw-&gt;fc = %d\n&quot;, hw-&gt;fc);
<span class="lineNum">    3353 </span>            : 
<span class="lineNum">    3354 </span>            :         /* Read the Device Control Register. */
<span class="lineNum">    3355 </span><span class="lineNoCov">          0 :         ctrl = E1000_READ_REG(hw, CTRL);</span>
<span class="lineNum">    3356 </span>            : 
<span class="lineNum">    3357 </span>            :         /* Set the bits to Force Speed and Duplex in the Device Ctrl Reg. */
<span class="lineNum">    3358 </span><span class="lineNoCov">          0 :         ctrl |= (E1000_CTRL_FRCSPD | E1000_CTRL_FRCDPX);</span>
<span class="lineNum">    3359 </span><span class="lineNoCov">          0 :         ctrl &amp;= ~(DEVICE_SPEED_MASK);</span>
<span class="lineNum">    3360 </span>            : 
<span class="lineNum">    3361 </span>            :         /* Clear the Auto Speed Detect Enable bit. */
<span class="lineNum">    3362 </span><span class="lineNoCov">          0 :         ctrl &amp;= ~E1000_CTRL_ASDE;</span>
<span class="lineNum">    3363 </span>            : 
<span class="lineNum">    3364 </span>            :         /* Read the MII Control Register. */
<span class="lineNum">    3365 </span><span class="lineNoCov">          0 :         ret_val = em_read_phy_reg(hw, PHY_CTRL, &amp;mii_ctrl_reg);</span>
<span class="lineNum">    3366 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">    3367 </span><span class="lineNoCov">          0 :                 return ret_val;</span>
<span class="lineNum">    3368 </span>            : 
<span class="lineNum">    3369 </span>            :         /* We need to disable autoneg in order to force link and duplex. */
<span class="lineNum">    3370 </span>            : 
<span class="lineNum">    3371 </span><span class="lineNoCov">          0 :         mii_ctrl_reg &amp;= ~MII_CR_AUTO_NEG_EN;</span>
<span class="lineNum">    3372 </span>            : 
<span class="lineNum">    3373 </span>            :         /* Are we forcing Full or Half Duplex? */
<span class="lineNum">    3374 </span><span class="lineNoCov">          0 :         if (hw-&gt;forced_speed_duplex == em_100_full ||</span>
<span class="lineNum">    3375 </span><span class="lineNoCov">          0 :             hw-&gt;forced_speed_duplex == em_10_full) {</span>
<span class="lineNum">    3376 </span>            :                 /*
<span class="lineNum">    3377 </span>            :                  * We want to force full duplex so we SET the full duplex
<span class="lineNum">    3378 </span>            :                  * bits in the Device and MII Control Registers.
<span class="lineNum">    3379 </span>            :                  */
<span class="lineNum">    3380 </span><span class="lineNoCov">          0 :                 ctrl |= E1000_CTRL_FD;</span>
<span class="lineNum">    3381 </span><span class="lineNoCov">          0 :                 mii_ctrl_reg |= MII_CR_FULL_DUPLEX;</span>
<span class="lineNum">    3382 </span>            :                 DEBUGOUT(&quot;Full Duplex\n&quot;);
<span class="lineNum">    3383 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    3384 </span>            :                 /*
<span class="lineNum">    3385 </span>            :                  * We want to force half duplex so we CLEAR the full duplex
<span class="lineNum">    3386 </span>            :                  * bits in the Device and MII Control Registers.
<span class="lineNum">    3387 </span>            :                  */
<span class="lineNum">    3388 </span><span class="lineNoCov">          0 :                 ctrl &amp;= ~E1000_CTRL_FD;</span>
<span class="lineNum">    3389 </span><span class="lineNoCov">          0 :                 mii_ctrl_reg &amp;= ~MII_CR_FULL_DUPLEX;</span>
<span class="lineNum">    3390 </span>            :                 DEBUGOUT(&quot;Half Duplex\n&quot;);
<span class="lineNum">    3391 </span>            :         }
<span class="lineNum">    3392 </span>            : 
<span class="lineNum">    3393 </span>            :         /* Are we forcing 100Mbps??? */
<span class="lineNum">    3394 </span><span class="lineNoCov">          0 :         if (hw-&gt;forced_speed_duplex == em_100_full ||</span>
<span class="lineNum">    3395 </span><span class="lineNoCov">          0 :             hw-&gt;forced_speed_duplex == em_100_half) {</span>
<span class="lineNum">    3396 </span>            :                 /* Set the 100Mb bit and turn off the 1000Mb and 10Mb bits. */
<span class="lineNum">    3397 </span><span class="lineNoCov">          0 :                 ctrl |= E1000_CTRL_SPD_100;</span>
<span class="lineNum">    3398 </span><span class="lineNoCov">          0 :                 mii_ctrl_reg |= MII_CR_SPEED_100;</span>
<span class="lineNum">    3399 </span><span class="lineNoCov">          0 :                 mii_ctrl_reg &amp;= ~(MII_CR_SPEED_1000 | MII_CR_SPEED_10);</span>
<span class="lineNum">    3400 </span>            :                 DEBUGOUT(&quot;Forcing 100mb &quot;);
<span class="lineNum">    3401 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    3402 </span>            :                 /* Set the 10Mb bit and turn off the 1000Mb and 100Mb bits. */
<span class="lineNum">    3403 </span><span class="lineNoCov">          0 :                 ctrl &amp;= ~(E1000_CTRL_SPD_1000 | E1000_CTRL_SPD_100);</span>
<span class="lineNum">    3404 </span><span class="lineNoCov">          0 :                 mii_ctrl_reg |= MII_CR_SPEED_10;</span>
<span class="lineNum">    3405 </span><span class="lineNoCov">          0 :                 mii_ctrl_reg &amp;= ~(MII_CR_SPEED_1000 | MII_CR_SPEED_100);</span>
<span class="lineNum">    3406 </span>            :                 DEBUGOUT(&quot;Forcing 10mb &quot;);
<span class="lineNum">    3407 </span>            :         }
<span class="lineNum">    3408 </span>            : 
<span class="lineNum">    3409 </span><span class="lineNoCov">          0 :         em_config_collision_dist(hw);</span>
<span class="lineNum">    3410 </span>            : 
<span class="lineNum">    3411 </span>            :         /* Write the configured values back to the Device Control Reg. */
<span class="lineNum">    3412 </span><span class="lineNoCov">          0 :         E1000_WRITE_REG(hw, CTRL, ctrl);</span>
<span class="lineNum">    3413 </span>            : 
<span class="lineNum">    3414 </span><span class="lineNoCov">          0 :         if ((hw-&gt;phy_type == em_phy_m88) ||</span>
<span class="lineNum">    3415 </span><span class="lineNoCov">          0 :             (hw-&gt;phy_type == em_phy_gg82563) ||</span>
<span class="lineNum">    3416 </span><span class="lineNoCov">          0 :             (hw-&gt;phy_type == em_phy_bm) ||</span>
<span class="lineNum">    3417 </span><span class="lineNoCov">          0 :             (hw-&gt;phy_type == em_phy_oem ||</span>
<span class="lineNum">    3418 </span><span class="lineNoCov">          0 :             (hw-&gt;phy_type == em_phy_82578))) {</span>
<span class="lineNum">    3419 </span><span class="lineNoCov">          0 :                 ret_val = em_read_phy_reg(hw, M88E1000_PHY_SPEC_CTRL,</span>
<span class="lineNum">    3420 </span>            :                     &amp;phy_data);
<span class="lineNum">    3421 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    3422 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    3423 </span>            :                 /*
<span class="lineNum">    3424 </span>            :                  * Clear Auto-Crossover to force MDI manually. M88E1000
<span class="lineNum">    3425 </span>            :                  * requires MDI forced whenever speed are duplex are forced.
<span class="lineNum">    3426 </span>            :                  */
<span class="lineNum">    3427 </span><span class="lineNoCov">          0 :                 phy_data &amp;= ~M88E1000_PSCR_AUTO_X_MODE;</span>
<span class="lineNum">    3428 </span><span class="lineNoCov">          0 :                 ret_val = em_write_phy_reg(hw, M88E1000_PHY_SPEC_CTRL,</span>
<span class="lineNum">    3429 </span>            :                     phy_data);
<span class="lineNum">    3430 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    3431 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    3432 </span>            : 
<span class="lineNum">    3433 </span>            :                 DEBUGOUT1(&quot;M88E1000 PSCR: %x \n&quot;, phy_data);
<span class="lineNum">    3434 </span>            : 
<span class="lineNum">    3435 </span>            :                 /* Need to reset the PHY or these changes will be ignored */
<span class="lineNum">    3436 </span><span class="lineNoCov">          0 :                 mii_ctrl_reg |= MII_CR_RESET;</span>
<span class="lineNum">    3437 </span>            : 
<span class="lineNum">    3438 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    3439 </span><span class="lineNoCov">          0 :         else if (hw-&gt;phy_type == em_phy_rtl8211) {</span>
<span class="lineNum">    3440 </span><span class="lineNoCov">          0 :                 ret_val = em_read_phy_reg_ex(hw, RGEPHY_CR, &amp;phy_data);</span>
<span class="lineNum">    3441 </span><span class="lineNoCov">          0 :                 if(ret_val) {</span>
<span class="lineNum">    3442 </span><span class="lineNoCov">          0 :                         printf(&quot;Unable to read RGEPHY_CR register\n&quot;</span>
<span class="lineNum">    3443 </span>            :                             );
<span class="lineNum">    3444 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    3445 </span>            :                 }
<span class="lineNum">    3446 </span>            : 
<span class="lineNum">    3447 </span>            :                 /*
<span class="lineNum">    3448 </span>            :                  * Clear Auto-Crossover to force MDI manually. RTL8211 requires
<span class="lineNum">    3449 </span>            :                  * MDI forced whenever speed are duplex are forced.
<span class="lineNum">    3450 </span>            :                  */
<span class="lineNum">    3451 </span>            : 
<span class="lineNum">    3452 </span><span class="lineNoCov">          0 :                 phy_data |= RGEPHY_CR_MDI_MASK;  // enable MDIX</span>
<span class="lineNum">    3453 </span><span class="lineNoCov">          0 :                 ret_val = em_write_phy_reg_ex(hw, RGEPHY_CR, phy_data);</span>
<span class="lineNum">    3454 </span><span class="lineNoCov">          0 :                 if(ret_val) {</span>
<span class="lineNum">    3455 </span><span class="lineNoCov">          0 :                         printf(&quot;Unable to write RGEPHY_CR register\n&quot;);</span>
<span class="lineNum">    3456 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    3457 </span>            :                 }
<span class="lineNum">    3458 </span><span class="lineNoCov">          0 :                 mii_ctrl_reg |= MII_CR_RESET;</span>
<span class="lineNum">    3459 </span>            : 
<span class="lineNum">    3460 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    3461 </span>            :         /* Disable MDI-X support for 10/100 */
<span class="lineNum">    3462 </span><span class="lineNoCov">          0 :         else if (hw-&gt;phy_type == em_phy_ife) {</span>
<span class="lineNum">    3463 </span><span class="lineNoCov">          0 :                 ret_val = em_read_phy_reg(hw, IFE_PHY_MDIX_CONTROL, &amp;phy_data);</span>
<span class="lineNum">    3464 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    3465 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    3466 </span>            : 
<span class="lineNum">    3467 </span><span class="lineNoCov">          0 :                 phy_data &amp;= ~IFE_PMC_AUTO_MDIX;</span>
<span class="lineNum">    3468 </span><span class="lineNoCov">          0 :                 phy_data &amp;= ~IFE_PMC_FORCE_MDIX;</span>
<span class="lineNum">    3469 </span>            : 
<span class="lineNum">    3470 </span><span class="lineNoCov">          0 :                 ret_val = em_write_phy_reg(hw, IFE_PHY_MDIX_CONTROL, phy_data);</span>
<span class="lineNum">    3471 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    3472 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    3473 </span>            :         } else {
<span class="lineNum">    3474 </span>            :                 /*
<span class="lineNum">    3475 </span>            :                  * Clear Auto-Crossover to force MDI manually.  IGP requires
<span class="lineNum">    3476 </span>            :                  * MDI forced whenever speed or duplex are forced.
<span class="lineNum">    3477 </span>            :                  */
<span class="lineNum">    3478 </span><span class="lineNoCov">          0 :                 ret_val = em_read_phy_reg(hw, IGP01E1000_PHY_PORT_CTRL,</span>
<span class="lineNum">    3479 </span>            :                     &amp;phy_data);
<span class="lineNum">    3480 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    3481 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    3482 </span>            : 
<span class="lineNum">    3483 </span><span class="lineNoCov">          0 :                 phy_data &amp;= ~IGP01E1000_PSCR_AUTO_MDIX;</span>
<span class="lineNum">    3484 </span><span class="lineNoCov">          0 :                 phy_data &amp;= ~IGP01E1000_PSCR_FORCE_MDI_MDIX;</span>
<span class="lineNum">    3485 </span>            : 
<span class="lineNum">    3486 </span><span class="lineNoCov">          0 :                 ret_val = em_write_phy_reg(hw, IGP01E1000_PHY_PORT_CTRL,</span>
<span class="lineNum">    3487 </span>            :                     phy_data);
<span class="lineNum">    3488 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    3489 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    3490 </span>            :         }
<span class="lineNum">    3491 </span>            : 
<span class="lineNum">    3492 </span>            :         /* Write back the modified PHY MII control register. */
<span class="lineNum">    3493 </span><span class="lineNoCov">          0 :         ret_val = em_write_phy_reg(hw, PHY_CTRL, mii_ctrl_reg);</span>
<span class="lineNum">    3494 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">    3495 </span><span class="lineNoCov">          0 :                 return ret_val;</span>
<span class="lineNum">    3496 </span>            : 
<span class="lineNum">    3497 </span><span class="lineNoCov">          0 :         usec_delay(1);</span>
<span class="lineNum">    3498 </span>            :         /*
<span class="lineNum">    3499 </span>            :          * The wait_autoneg_complete flag may be a little misleading here.
<span class="lineNum">    3500 </span>            :          * Since we are forcing speed and duplex, Auto-Neg is not enabled.
<span class="lineNum">    3501 </span>            :          * But we do want to delay for a period while forcing only so we
<span class="lineNum">    3502 </span>            :          * don't generate false No Link messages.  So we will wait here only
<span class="lineNum">    3503 </span>            :          * if the user has set wait_autoneg_complete to 1, which is the
<span class="lineNum">    3504 </span>            :          * default.
<span class="lineNum">    3505 </span>            :          */
<span class="lineNum">    3506 </span><span class="lineNoCov">          0 :         if (hw-&gt;wait_autoneg_complete) {</span>
<span class="lineNum">    3507 </span>            :                 /* We will wait for autoneg to complete. */
<span class="lineNum">    3508 </span>            :                 DEBUGOUT(&quot;Waiting for forced speed/duplex link.\n&quot;);
<span class="lineNum">    3509 </span><span class="lineNoCov">          0 :                 mii_status_reg = 0;</span>
<span class="lineNum">    3510 </span>            :                 /*
<span class="lineNum">    3511 </span>            :                  * We will wait for autoneg to complete or 4.5 seconds to
<span class="lineNum">    3512 </span>            :                  * expire.
<span class="lineNum">    3513 </span>            :                  */
<span class="lineNum">    3514 </span><span class="lineNoCov">          0 :                 for (i = PHY_FORCE_TIME; i &gt; 0; i--) {</span>
<span class="lineNum">    3515 </span>            :                         /*
<span class="lineNum">    3516 </span>            :                          * Read the MII Status Register and wait for Auto-Neg
<span class="lineNum">    3517 </span>            :                          * Complete bit to be set.
<span class="lineNum">    3518 </span>            :                          */
<span class="lineNum">    3519 </span><span class="lineNoCov">          0 :                         ret_val = em_read_phy_reg(hw, PHY_STATUS,</span>
<span class="lineNum">    3520 </span>            :                             &amp;mii_status_reg);
<span class="lineNum">    3521 </span><span class="lineNoCov">          0 :                         if (ret_val)</span>
<span class="lineNum">    3522 </span><span class="lineNoCov">          0 :                                 return ret_val;</span>
<span class="lineNum">    3523 </span>            : 
<span class="lineNum">    3524 </span><span class="lineNoCov">          0 :                         ret_val = em_read_phy_reg(hw, PHY_STATUS,</span>
<span class="lineNum">    3525 </span>            :                             &amp;mii_status_reg);
<span class="lineNum">    3526 </span><span class="lineNoCov">          0 :                         if (ret_val)</span>
<span class="lineNum">    3527 </span><span class="lineNoCov">          0 :                                 return ret_val;</span>
<span class="lineNum">    3528 </span>            : 
<span class="lineNum">    3529 </span><span class="lineNoCov">          0 :                         if (mii_status_reg &amp; MII_SR_LINK_STATUS)</span>
<span class="lineNum">    3530 </span>            :                                 break;
<span class="lineNum">    3531 </span><span class="lineNoCov">          0 :                         msec_delay(100);</span>
<span class="lineNum">    3532 </span>            :                 }
<span class="lineNum">    3533 </span><span class="lineNoCov">          0 :                 if ((i == 0) &amp;&amp;</span>
<span class="lineNum">    3534 </span><span class="lineNoCov">          0 :                     ((hw-&gt;phy_type == em_phy_m88) ||</span>
<span class="lineNum">    3535 </span><span class="lineNoCov">          0 :                     (hw-&gt;phy_type == em_phy_gg82563) ||</span>
<span class="lineNum">    3536 </span><span class="lineNoCov">          0 :                     (hw-&gt;phy_type == em_phy_bm))) {</span>
<span class="lineNum">    3537 </span>            :                         /*
<span class="lineNum">    3538 </span>            :                          * We didn't get link.  Reset the DSP and wait again
<span class="lineNum">    3539 </span>            :                          * for link.
<span class="lineNum">    3540 </span>            :                          */
<span class="lineNum">    3541 </span><span class="lineNoCov">          0 :                         ret_val = em_phy_reset_dsp(hw);</span>
<span class="lineNum">    3542 </span><span class="lineNoCov">          0 :                         if (ret_val) {</span>
<span class="lineNum">    3543 </span>            :                                 DEBUGOUT(&quot;Error Resetting PHY DSP\n&quot;);
<span class="lineNum">    3544 </span><span class="lineNoCov">          0 :                                 return ret_val;</span>
<span class="lineNum">    3545 </span>            :                         }
<span class="lineNum">    3546 </span>            :                 }
<span class="lineNum">    3547 </span>            :                 /*
<span class="lineNum">    3548 </span>            :                  * This loop will early-out if the link condition has been
<span class="lineNum">    3549 </span>            :                  * met.
<span class="lineNum">    3550 </span>            :                  */
<span class="lineNum">    3551 </span><span class="lineNoCov">          0 :                 for (i = PHY_FORCE_TIME; i &gt; 0; i--) {</span>
<span class="lineNum">    3552 </span><span class="lineNoCov">          0 :                         if (mii_status_reg &amp; MII_SR_LINK_STATUS)</span>
<span class="lineNum">    3553 </span>            :                                 break;
<span class="lineNum">    3554 </span><span class="lineNoCov">          0 :                         msec_delay(100);</span>
<span class="lineNum">    3555 </span>            :                         /*
<span class="lineNum">    3556 </span>            :                          * Read the MII Status Register and wait for Auto-Neg
<span class="lineNum">    3557 </span>            :                          * Complete bit to be set.
<span class="lineNum">    3558 </span>            :                          */
<span class="lineNum">    3559 </span><span class="lineNoCov">          0 :                         ret_val = em_read_phy_reg(hw, PHY_STATUS,</span>
<span class="lineNum">    3560 </span>            :                             &amp;mii_status_reg);
<span class="lineNum">    3561 </span><span class="lineNoCov">          0 :                         if (ret_val)</span>
<span class="lineNum">    3562 </span><span class="lineNoCov">          0 :                                 return ret_val;</span>
<span class="lineNum">    3563 </span>            : 
<span class="lineNum">    3564 </span><span class="lineNoCov">          0 :                         ret_val = em_read_phy_reg(hw, PHY_STATUS,</span>
<span class="lineNum">    3565 </span>            :                             &amp;mii_status_reg);
<span class="lineNum">    3566 </span><span class="lineNoCov">          0 :                         if (ret_val)</span>
<span class="lineNum">    3567 </span><span class="lineNoCov">          0 :                                 return ret_val;</span>
<span class="lineNum">    3568 </span>            :                 }
<span class="lineNum">    3569 </span>            :         }
<span class="lineNum">    3570 </span><span class="lineNoCov">          0 :         if (hw-&gt;phy_type == em_phy_m88 ||</span>
<span class="lineNum">    3571 </span><span class="lineNoCov">          0 :             hw-&gt;phy_type == em_phy_bm ||</span>
<span class="lineNum">    3572 </span><span class="lineNoCov">          0 :             hw-&gt;phy_type == em_phy_oem) {</span>
<span class="lineNum">    3573 </span>            :                 /*
<span class="lineNum">    3574 </span>            :                  * Because we reset the PHY above, we need to re-force TX_CLK
<span class="lineNum">    3575 </span>            :                  * in the Extended PHY Specific Control Register to 25MHz
<span class="lineNum">    3576 </span>            :                  * clock.  This value defaults back to a 2.5MHz clock when
<span class="lineNum">    3577 </span>            :                  * the PHY is reset.
<span class="lineNum">    3578 </span>            :                  */
<span class="lineNum">    3579 </span><span class="lineNoCov">          0 :                 ret_val = em_read_phy_reg(hw, M88E1000_EXT_PHY_SPEC_CTRL,</span>
<span class="lineNum">    3580 </span>            :                     &amp;phy_data);
<span class="lineNum">    3581 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    3582 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    3583 </span>            : 
<span class="lineNum">    3584 </span><span class="lineNoCov">          0 :                 phy_data |= M88E1000_EPSCR_TX_CLK_25;</span>
<span class="lineNum">    3585 </span><span class="lineNoCov">          0 :                 ret_val = em_write_phy_reg(hw, M88E1000_EXT_PHY_SPEC_CTRL,</span>
<span class="lineNum">    3586 </span>            :                     phy_data);
<span class="lineNum">    3587 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    3588 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    3589 </span>            :                 /*
<span class="lineNum">    3590 </span>            :                  * In addition, because of the s/w reset above, we need to
<span class="lineNum">    3591 </span>            :                  * enable CRS on TX.  This must be set for both full and half
<span class="lineNum">    3592 </span>            :                  * duplex operation.
<span class="lineNum">    3593 </span>            :                  */
<span class="lineNum">    3594 </span><span class="lineNoCov">          0 :                 ret_val = em_read_phy_reg(hw, M88E1000_PHY_SPEC_CTRL,</span>
<span class="lineNum">    3595 </span>            :                     &amp;phy_data);
<span class="lineNum">    3596 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    3597 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    3598 </span>            : 
<span class="lineNum">    3599 </span><span class="lineNoCov">          0 :                 if (hw-&gt;phy_id == M88E1141_E_PHY_ID)</span>
<span class="lineNum">    3600 </span><span class="lineNoCov">          0 :                         phy_data &amp;= ~M88E1000_PSCR_ASSERT_CRS_ON_TX;</span>
<span class="lineNum">    3601 </span>            :                 else
<span class="lineNum">    3602 </span><span class="lineNoCov">          0 :                         phy_data |= M88E1000_PSCR_ASSERT_CRS_ON_TX;</span>
<span class="lineNum">    3603 </span>            : 
<span class="lineNum">    3604 </span><span class="lineNoCov">          0 :                 ret_val = em_write_phy_reg(hw, M88E1000_PHY_SPEC_CTRL,</span>
<span class="lineNum">    3605 </span><span class="lineNoCov">          0 :                     phy_data);</span>
<span class="lineNum">    3606 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    3607 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    3608 </span>            : 
<span class="lineNum">    3609 </span><span class="lineNoCov">          0 :                 if ((hw-&gt;mac_type == em_82544 || hw-&gt;mac_type == em_82543) &amp;&amp;</span>
<span class="lineNum">    3610 </span><span class="lineNoCov">          0 :                     (!hw-&gt;autoneg) &amp;&amp; (hw-&gt;forced_speed_duplex == em_10_full ||</span>
<span class="lineNum">    3611 </span><span class="lineNoCov">          0 :                     hw-&gt;forced_speed_duplex == em_10_half)) {</span>
<span class="lineNum">    3612 </span><span class="lineNoCov">          0 :                         ret_val = em_polarity_reversal_workaround(hw);</span>
<span class="lineNum">    3613 </span><span class="lineNoCov">          0 :                         if (ret_val)</span>
<span class="lineNum">    3614 </span><span class="lineNoCov">          0 :                                 return ret_val;</span>
<span class="lineNum">    3615 </span>            :                 }
<span class="lineNum">    3616 </span><span class="lineNoCov">          0 :         } else if (hw-&gt;phy_type == em_phy_rtl8211) {</span>
<span class="lineNum">    3617 </span>            :                 /*
<span class="lineNum">    3618 </span>            :                 * In addition, because of the s/w reset above, we need to enable
<span class="lineNum">    3619 </span>            :                 * CRX on TX.  This must be set for both full and half duplex
<span class="lineNum">    3620 </span>            :                 * operation.
<span class="lineNum">    3621 </span>            :                 */
<span class="lineNum">    3622 </span>            : 
<span class="lineNum">    3623 </span><span class="lineNoCov">          0 :                 ret_val = em_read_phy_reg_ex(hw, RGEPHY_CR, &amp;phy_data);</span>
<span class="lineNum">    3624 </span><span class="lineNoCov">          0 :                 if(ret_val) {</span>
<span class="lineNum">    3625 </span><span class="lineNoCov">          0 :                         printf(&quot;Unable to read RGEPHY_CR register\n&quot;);</span>
<span class="lineNum">    3626 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    3627 </span>            :                 }
<span class="lineNum">    3628 </span>            : 
<span class="lineNum">    3629 </span><span class="lineNoCov">          0 :                 phy_data &amp;= ~RGEPHY_CR_ASSERT_CRS;</span>
<span class="lineNum">    3630 </span><span class="lineNoCov">          0 :                 ret_val = em_write_phy_reg_ex(hw, RGEPHY_CR, phy_data);</span>
<span class="lineNum">    3631 </span><span class="lineNoCov">          0 :                 if(ret_val) {</span>
<span class="lineNum">    3632 </span><span class="lineNoCov">          0 :                         printf(&quot;Unable to write RGEPHY_CR register\n&quot;);</span>
<span class="lineNum">    3633 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    3634 </span>            :                 }
<span class="lineNum">    3635 </span><span class="lineNoCov">          0 :         } else if (hw-&gt;phy_type == em_phy_gg82563) {</span>
<span class="lineNum">    3636 </span>            :                 /*
<span class="lineNum">    3637 </span>            :                  * The TX_CLK of the Extended PHY Specific Control Register
<span class="lineNum">    3638 </span>            :                  * defaults to 2.5MHz on a reset.  We need to re-force it
<span class="lineNum">    3639 </span>            :                  * back to 25MHz, if we're not in a forced 10/duplex
<span class="lineNum">    3640 </span>            :                  * configuration.
<span class="lineNum">    3641 </span>            :                  */
<span class="lineNum">    3642 </span><span class="lineNoCov">          0 :                 ret_val = em_read_phy_reg(hw, GG82563_PHY_MAC_SPEC_CTRL,</span>
<span class="lineNum">    3643 </span>            :                     &amp;phy_data);
<span class="lineNum">    3644 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    3645 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    3646 </span>            : 
<span class="lineNum">    3647 </span><span class="lineNoCov">          0 :                 phy_data &amp;= ~GG82563_MSCR_TX_CLK_MASK;</span>
<span class="lineNum">    3648 </span><span class="lineNoCov">          0 :                 if ((hw-&gt;forced_speed_duplex == em_10_full) ||</span>
<span class="lineNum">    3649 </span><span class="lineNoCov">          0 :                     (hw-&gt;forced_speed_duplex == em_10_half))</span>
<span class="lineNum">    3650 </span><span class="lineNoCov">          0 :                         phy_data |= GG82563_MSCR_TX_CLK_10MBPS_2_5MHZ;</span>
<span class="lineNum">    3651 </span>            :                 else
<span class="lineNum">    3652 </span><span class="lineNoCov">          0 :                         phy_data |= GG82563_MSCR_TX_CLK_100MBPS_25MHZ;</span>
<span class="lineNum">    3653 </span>            : 
<span class="lineNum">    3654 </span>            :                 /* Also due to the reset, we need to enable CRS on Tx. */
<span class="lineNum">    3655 </span><span class="lineNoCov">          0 :                 phy_data |= GG82563_MSCR_ASSERT_CRS_ON_TX;</span>
<span class="lineNum">    3656 </span>            : 
<span class="lineNum">    3657 </span><span class="lineNoCov">          0 :                 ret_val = em_write_phy_reg(hw, GG82563_PHY_MAC_SPEC_CTRL,</span>
<span class="lineNum">    3658 </span>            :                     phy_data);
<span class="lineNum">    3659 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    3660 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    3661 </span>            :         }
<span class="lineNum">    3662 </span><span class="lineNoCov">          0 :         return E1000_SUCCESS;</span>
<span class="lineNum">    3663 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    3664 </span>            : 
<span class="lineNum">    3665 </span>            : /******************************************************************************
<span class="lineNum">    3666 </span>            :  * Sets the collision distance in the Transmit Control register
<span class="lineNum">    3667 </span>            :  *
<span class="lineNum">    3668 </span>            :  * hw - Struct containing variables accessed by shared code
<span class="lineNum">    3669 </span>            :  *
<span class="lineNum">    3670 </span>            :  * Link should have been established previously. Reads the speed and duplex
<span class="lineNum">    3671 </span>            :  * information from the Device Status register.
<a name="3672"><span class="lineNum">    3672 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    3673 </span>            : void
<span class="lineNum">    3674 </span><span class="lineNoCov">          0 : em_config_collision_dist(struct em_hw *hw)</span>
<span class="lineNum">    3675 </span>            : {
<span class="lineNum">    3676 </span>            :         uint32_t tctl, coll_dist;
<span class="lineNum">    3677 </span>            :         DEBUGFUNC(&quot;em_config_collision_dist&quot;);
<span class="lineNum">    3678 </span>            : 
<span class="lineNum">    3679 </span><span class="lineNoCov">          0 :         if (hw-&gt;mac_type &lt; em_82543)</span>
<span class="lineNum">    3680 </span><span class="lineNoCov">          0 :                 coll_dist = E1000_COLLISION_DISTANCE_82542;</span>
<span class="lineNum">    3681 </span>            :         else
<span class="lineNum">    3682 </span>            :                 coll_dist = E1000_COLLISION_DISTANCE;
<span class="lineNum">    3683 </span>            : 
<span class="lineNum">    3684 </span><span class="lineNoCov">          0 :         tctl = E1000_READ_REG(hw, TCTL);</span>
<span class="lineNum">    3685 </span>            : 
<span class="lineNum">    3686 </span><span class="lineNoCov">          0 :         tctl &amp;= ~E1000_TCTL_COLD;</span>
<span class="lineNum">    3687 </span><span class="lineNoCov">          0 :         tctl |= coll_dist &lt;&lt; E1000_COLD_SHIFT;</span>
<span class="lineNum">    3688 </span>            : 
<span class="lineNum">    3689 </span><span class="lineNoCov">          0 :         E1000_WRITE_REG(hw, TCTL, tctl);</span>
<span class="lineNum">    3690 </span><span class="lineNoCov">          0 :         E1000_WRITE_FLUSH(hw);</span>
<span class="lineNum">    3691 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    3692 </span>            : 
<span class="lineNum">    3693 </span>            : /******************************************************************************
<span class="lineNum">    3694 </span>            :  * Sets MAC speed and duplex settings to reflect the those in the PHY
<span class="lineNum">    3695 </span>            :  *
<span class="lineNum">    3696 </span>            :  * hw - Struct containing variables accessed by shared code
<span class="lineNum">    3697 </span>            :  * mii_reg - data to write to the MII control register
<span class="lineNum">    3698 </span>            :  *
<span class="lineNum">    3699 </span>            :  * The contents of the PHY register containing the needed information need to
<span class="lineNum">    3700 </span>            :  * be passed in.
<a name="3701"><span class="lineNum">    3701 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    3702 </span>            : static int32_t
<span class="lineNum">    3703 </span><span class="lineNoCov">          0 : em_config_mac_to_phy(struct em_hw *hw)</span>
<span class="lineNum">    3704 </span>            : {
<span class="lineNum">    3705 </span>            :         uint32_t ctrl;
<span class="lineNum">    3706 </span>            :         int32_t  ret_val;
<span class="lineNum">    3707 </span><span class="lineNoCov">          0 :         uint16_t phy_data;</span>
<span class="lineNum">    3708 </span>            :         DEBUGFUNC(&quot;em_config_mac_to_phy&quot;);
<span class="lineNum">    3709 </span>            :         /*
<span class="lineNum">    3710 </span>            :          * 82544 or newer MAC, Auto Speed Detection takes care of MAC
<span class="lineNum">    3711 </span>            :          * speed/duplex configuration.
<span class="lineNum">    3712 </span>            :          */
<span class="lineNum">    3713 </span><span class="lineNoCov">          0 :         if (hw-&gt;mac_type &gt;= em_82544</span>
<span class="lineNum">    3714 </span><span class="lineNoCov">          0 :             &amp;&amp; hw-&gt;mac_type != em_icp_xxxx)</span>
<span class="lineNum">    3715 </span><span class="lineNoCov">          0 :                 return E1000_SUCCESS;</span>
<span class="lineNum">    3716 </span>            :         /*
<span class="lineNum">    3717 </span>            :          * Read the Device Control Register and set the bits to Force Speed
<span class="lineNum">    3718 </span>            :          * and Duplex.
<span class="lineNum">    3719 </span>            :          */
<span class="lineNum">    3720 </span><span class="lineNoCov">          0 :         ctrl = E1000_READ_REG(hw, CTRL);</span>
<span class="lineNum">    3721 </span><span class="lineNoCov">          0 :         ctrl |= (E1000_CTRL_FRCSPD | E1000_CTRL_FRCDPX);</span>
<span class="lineNum">    3722 </span><span class="lineNoCov">          0 :         ctrl &amp;= ~(E1000_CTRL_SPD_SEL | E1000_CTRL_ILOS);</span>
<span class="lineNum">    3723 </span>            :         /*
<span class="lineNum">    3724 </span>            :          * Set up duplex in the Device Control and Transmit Control registers
<span class="lineNum">    3725 </span>            :          * depending on negotiated values.
<span class="lineNum">    3726 </span>            :          */
<span class="lineNum">    3727 </span><span class="lineNoCov">          0 :         ret_val = em_read_phy_reg(hw, M88E1000_PHY_SPEC_STATUS, &amp;phy_data);</span>
<span class="lineNum">    3728 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">    3729 </span><span class="lineNoCov">          0 :                 return ret_val;</span>
<span class="lineNum">    3730 </span>            : 
<span class="lineNum">    3731 </span><span class="lineNoCov">          0 :         if (phy_data &amp; M88E1000_PSSR_DPLX)</span>
<span class="lineNum">    3732 </span><span class="lineNoCov">          0 :                 ctrl |= E1000_CTRL_FD;</span>
<span class="lineNum">    3733 </span>            :         else
<span class="lineNum">    3734 </span><span class="lineNoCov">          0 :                 ctrl &amp;= ~E1000_CTRL_FD;</span>
<span class="lineNum">    3735 </span>            : 
<span class="lineNum">    3736 </span><span class="lineNoCov">          0 :         em_config_collision_dist(hw);</span>
<span class="lineNum">    3737 </span>            :         /*
<span class="lineNum">    3738 </span>            :          * Set up speed in the Device Control register depending on
<span class="lineNum">    3739 </span>            :          * negotiated values.
<span class="lineNum">    3740 </span>            :          */
<span class="lineNum">    3741 </span><span class="lineNoCov">          0 :         if ((phy_data &amp; M88E1000_PSSR_SPEED) == M88E1000_PSSR_1000MBS)</span>
<span class="lineNum">    3742 </span><span class="lineNoCov">          0 :                 ctrl |= E1000_CTRL_SPD_1000;</span>
<span class="lineNum">    3743 </span><span class="lineNoCov">          0 :         else if ((phy_data &amp; M88E1000_PSSR_SPEED) == M88E1000_PSSR_100MBS)</span>
<span class="lineNum">    3744 </span><span class="lineNoCov">          0 :                 ctrl |= E1000_CTRL_SPD_100;</span>
<span class="lineNum">    3745 </span>            : 
<span class="lineNum">    3746 </span>            :         /* Write the configured values back to the Device Control Reg. */
<span class="lineNum">    3747 </span><span class="lineNoCov">          0 :         E1000_WRITE_REG(hw, CTRL, ctrl);</span>
<span class="lineNum">    3748 </span><span class="lineNoCov">          0 :         return E1000_SUCCESS;</span>
<span class="lineNum">    3749 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    3750 </span>            : 
<span class="lineNum">    3751 </span>            : /******************************************************************************
<span class="lineNum">    3752 </span>            :  * Forces the MAC's flow control settings.
<span class="lineNum">    3753 </span>            :  *
<span class="lineNum">    3754 </span>            :  * hw - Struct containing variables accessed by shared code
<span class="lineNum">    3755 </span>            :  *
<span class="lineNum">    3756 </span>            :  * Sets the TFCE and RFCE bits in the device control register to reflect
<span class="lineNum">    3757 </span>            :  * the adapter settings. TFCE and RFCE need to be explicitly set by
<span class="lineNum">    3758 </span>            :  * software when a Copper PHY is used because autonegotiation is managed
<span class="lineNum">    3759 </span>            :  * by the PHY rather than the MAC. Software must also configure these
<span class="lineNum">    3760 </span>            :  * bits when link is forced on a fiber connection.
<a name="3761"><span class="lineNum">    3761 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    3762 </span>            : int32_t
<span class="lineNum">    3763 </span><span class="lineNoCov">          0 : em_force_mac_fc(struct em_hw *hw)</span>
<span class="lineNum">    3764 </span>            : {
<span class="lineNum">    3765 </span>            :         uint32_t ctrl;
<span class="lineNum">    3766 </span>            :         DEBUGFUNC(&quot;em_force_mac_fc&quot;);
<span class="lineNum">    3767 </span>            : 
<span class="lineNum">    3768 </span>            :         /* Get the current configuration of the Device Control Register */
<span class="lineNum">    3769 </span><span class="lineNoCov">          0 :         ctrl = E1000_READ_REG(hw, CTRL);</span>
<span class="lineNum">    3770 </span>            :         /*
<span class="lineNum">    3771 </span>            :          * Because we didn't get link via the internal auto-negotiation
<span class="lineNum">    3772 </span>            :          * mechanism (we either forced link or we got link via PHY auto-neg),
<span class="lineNum">    3773 </span>            :          * we have to manually enable/disable transmit an receive flow
<span class="lineNum">    3774 </span>            :          * control.
<span class="lineNum">    3775 </span>            :          *
<span class="lineNum">    3776 </span>            :          * The &quot;Case&quot; statement below enables/disable flow control according to
<span class="lineNum">    3777 </span>            :          * the &quot;hw-&gt;fc&quot; parameter.
<span class="lineNum">    3778 </span>            :          *
<span class="lineNum">    3779 </span>            :          * The possible values of the &quot;fc&quot; parameter are: 0:  Flow control is
<span class="lineNum">    3780 </span>            :          * completely disabled 1:  Rx flow control is enabled (we can receive
<span class="lineNum">    3781 </span>            :          * pause frames but not send pause frames). 2:  Tx flow control is
<span class="lineNum">    3782 </span>            :          * enabled (we can send pause frames frames but we do not receive
<span class="lineNum">    3783 </span>            :          * pause frames). 3:  Both Rx and TX flow control (symmetric) is
<span class="lineNum">    3784 </span>            :          * enabled. other:  No other values should be possible at this point.
<span class="lineNum">    3785 </span>            :          */
<span class="lineNum">    3786 </span>            : 
<span class="lineNum">    3787 </span><span class="lineNoCov">          0 :         switch (hw-&gt;fc) {</span>
<span class="lineNum">    3788 </span>            :         case E1000_FC_NONE:
<span class="lineNum">    3789 </span><span class="lineNoCov">          0 :                 ctrl &amp;= (~(E1000_CTRL_TFCE | E1000_CTRL_RFCE));</span>
<span class="lineNum">    3790 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    3791 </span>            :         case E1000_FC_RX_PAUSE:
<span class="lineNum">    3792 </span><span class="lineNoCov">          0 :                 ctrl &amp;= (~E1000_CTRL_TFCE);</span>
<span class="lineNum">    3793 </span><span class="lineNoCov">          0 :                 ctrl |= E1000_CTRL_RFCE;</span>
<span class="lineNum">    3794 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    3795 </span>            :         case E1000_FC_TX_PAUSE:
<span class="lineNum">    3796 </span><span class="lineNoCov">          0 :                 ctrl &amp;= (~E1000_CTRL_RFCE);</span>
<span class="lineNum">    3797 </span><span class="lineNoCov">          0 :                 ctrl |= E1000_CTRL_TFCE;</span>
<span class="lineNum">    3798 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    3799 </span>            :         case E1000_FC_FULL:
<span class="lineNum">    3800 </span><span class="lineNoCov">          0 :                 ctrl |= (E1000_CTRL_TFCE | E1000_CTRL_RFCE);</span>
<span class="lineNum">    3801 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    3802 </span>            :         default:
<span class="lineNum">    3803 </span>            :                 DEBUGOUT(&quot;Flow control param set incorrectly\n&quot;);
<span class="lineNum">    3804 </span><span class="lineNoCov">          0 :                 return -E1000_ERR_CONFIG;</span>
<span class="lineNum">    3805 </span>            :         }
<span class="lineNum">    3806 </span>            : 
<span class="lineNum">    3807 </span>            :         /* Disable TX Flow Control for 82542 (rev 2.0) */
<span class="lineNum">    3808 </span><span class="lineNoCov">          0 :         if (hw-&gt;mac_type == em_82542_rev2_0)</span>
<span class="lineNum">    3809 </span><span class="lineNoCov">          0 :                 ctrl &amp;= (~E1000_CTRL_TFCE);</span>
<span class="lineNum">    3810 </span>            : 
<span class="lineNum">    3811 </span><span class="lineNoCov">          0 :         E1000_WRITE_REG(hw, CTRL, ctrl);</span>
<span class="lineNum">    3812 </span><span class="lineNoCov">          0 :         return E1000_SUCCESS;</span>
<span class="lineNum">    3813 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    3814 </span>            : /******************************************************************************
<span class="lineNum">    3815 </span>            :  * Configures flow control settings after link is established
<span class="lineNum">    3816 </span>            :  *
<span class="lineNum">    3817 </span>            :  * hw - Struct containing variables accessed by shared code
<span class="lineNum">    3818 </span>            :  *
<span class="lineNum">    3819 </span>            :  * Should be called immediately after a valid link has been established.
<span class="lineNum">    3820 </span>            :  * Forces MAC flow control settings if link was forced. When in MII/GMII mode
<span class="lineNum">    3821 </span>            :  * and autonegotiation is enabled, the MAC flow control settings will be set
<span class="lineNum">    3822 </span>            :  * based on the flow control negotiated by the PHY. In TBI mode, the TFCE
<span class="lineNum">    3823 </span>            :  * and RFCE bits will be automaticaly set to the negotiated flow control mode.
<a name="3824"><span class="lineNum">    3824 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    3825 </span>            : STATIC int32_t
<span class="lineNum">    3826 </span><span class="lineNoCov">          0 : em_config_fc_after_link_up(struct em_hw *hw)</span>
<span class="lineNum">    3827 </span>            : {
<span class="lineNum">    3828 </span>            :         int32_t  ret_val;
<span class="lineNum">    3829 </span><span class="lineNoCov">          0 :         uint16_t mii_status_reg;</span>
<span class="lineNum">    3830 </span><span class="lineNoCov">          0 :         uint16_t mii_nway_adv_reg;</span>
<span class="lineNum">    3831 </span><span class="lineNoCov">          0 :         uint16_t mii_nway_lp_ability_reg;</span>
<span class="lineNum">    3832 </span><span class="lineNoCov">          0 :         uint16_t speed;</span>
<span class="lineNum">    3833 </span><span class="lineNoCov">          0 :         uint16_t duplex;</span>
<span class="lineNum">    3834 </span>            :         DEBUGFUNC(&quot;em_config_fc_after_link_up&quot;);
<span class="lineNum">    3835 </span>            :         /*
<span class="lineNum">    3836 </span>            :          * Check for the case where we have fiber media and auto-neg failed
<span class="lineNum">    3837 </span>            :          * so we had to force link.  In this case, we need to force the
<span class="lineNum">    3838 </span>            :          * configuration of the MAC to match the &quot;fc&quot; parameter.
<span class="lineNum">    3839 </span>            :          */
<span class="lineNum">    3840 </span><span class="lineNoCov">          0 :         if (((hw-&gt;media_type == em_media_type_fiber) &amp;&amp; (hw-&gt;autoneg_failed))</span>
<span class="lineNum">    3841 </span><span class="lineNoCov">          0 :             || ((hw-&gt;media_type == em_media_type_internal_serdes) &amp;&amp;</span>
<span class="lineNum">    3842 </span><span class="lineNoCov">          0 :             (hw-&gt;autoneg_failed)) ||</span>
<span class="lineNum">    3843 </span><span class="lineNoCov">          0 :             ((hw-&gt;media_type == em_media_type_copper) &amp;&amp; (!hw-&gt;autoneg)) ||</span>
<span class="lineNum">    3844 </span><span class="lineNoCov">          0 :             ((hw-&gt;media_type == em_media_type_oem) &amp;&amp; (!hw-&gt;autoneg))) {</span>
<span class="lineNum">    3845 </span><span class="lineNoCov">          0 :                 ret_val = em_force_mac_fc(hw);</span>
<span class="lineNum">    3846 </span><span class="lineNoCov">          0 :                 if (ret_val) {</span>
<span class="lineNum">    3847 </span>            :                         DEBUGOUT(&quot;Error forcing flow control settings\n&quot;);
<span class="lineNum">    3848 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    3849 </span>            :                 }
<span class="lineNum">    3850 </span>            :         }
<span class="lineNum">    3851 </span>            :         /*
<span class="lineNum">    3852 </span>            :          * Check for the case where we have copper media and auto-neg is
<span class="lineNum">    3853 </span>            :          * enabled.  In this case, we need to check and see if Auto-Neg has
<span class="lineNum">    3854 </span>            :          * completed, and if so, how the PHY and link partner has flow
<span class="lineNum">    3855 </span>            :          * control configured.
<span class="lineNum">    3856 </span>            :          */
<span class="lineNum">    3857 </span><span class="lineNoCov">          0 :         if ((hw-&gt;media_type == em_media_type_copper ||</span>
<span class="lineNum">    3858 </span><span class="lineNoCov">          0 :             (hw-&gt;media_type == em_media_type_oem)) &amp;&amp;</span>
<span class="lineNum">    3859 </span><span class="lineNoCov">          0 :             hw-&gt;autoneg) {</span>
<span class="lineNum">    3860 </span>            :                 /*
<span class="lineNum">    3861 </span>            :                  * Read the MII Status Register and check to see if AutoNeg
<span class="lineNum">    3862 </span>            :                  * has completed.  We read this twice because this reg has
<span class="lineNum">    3863 </span>            :                  * some &quot;sticky&quot; (latched) bits.
<span class="lineNum">    3864 </span>            :                  */
<span class="lineNum">    3865 </span><span class="lineNoCov">          0 :                 ret_val = em_read_phy_reg(hw, PHY_STATUS, &amp;mii_status_reg);</span>
<span class="lineNum">    3866 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    3867 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    3868 </span><span class="lineNoCov">          0 :                 ret_val = em_read_phy_reg(hw, PHY_STATUS, &amp;mii_status_reg);</span>
<span class="lineNum">    3869 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    3870 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    3871 </span>            : 
<span class="lineNum">    3872 </span><span class="lineNoCov">          0 :                 if (mii_status_reg &amp; MII_SR_AUTONEG_COMPLETE) {</span>
<span class="lineNum">    3873 </span>            :                         /*
<span class="lineNum">    3874 </span>            :                          * The AutoNeg process has completed, so we now need
<span class="lineNum">    3875 </span>            :                          * to read both the Auto Negotiation Advertisement
<span class="lineNum">    3876 </span>            :                          * Register (Address 4) and the Auto_Negotiation Base
<span class="lineNum">    3877 </span>            :                          * Page Ability Register (Address 5) to determine how
<span class="lineNum">    3878 </span>            :                          * flow control was negotiated.
<span class="lineNum">    3879 </span>            :                          */
<span class="lineNum">    3880 </span><span class="lineNoCov">          0 :                         ret_val = em_read_phy_reg(hw, PHY_AUTONEG_ADV,</span>
<span class="lineNum">    3881 </span>            :                             &amp;mii_nway_adv_reg);
<span class="lineNum">    3882 </span><span class="lineNoCov">          0 :                         if (ret_val)</span>
<span class="lineNum">    3883 </span><span class="lineNoCov">          0 :                                 return ret_val;</span>
<span class="lineNum">    3884 </span><span class="lineNoCov">          0 :                         ret_val = em_read_phy_reg(hw, PHY_LP_ABILITY,</span>
<span class="lineNum">    3885 </span>            :                             &amp;mii_nway_lp_ability_reg);
<span class="lineNum">    3886 </span><span class="lineNoCov">          0 :                         if (ret_val)</span>
<span class="lineNum">    3887 </span><span class="lineNoCov">          0 :                                 return ret_val;</span>
<span class="lineNum">    3888 </span>            :                         /*
<span class="lineNum">    3889 </span>            :                          * Two bits in the Auto Negotiation Advertisement
<span class="lineNum">    3890 </span>            :                          * Register (Address 4) and two bits in the Auto
<span class="lineNum">    3891 </span>            :                          * Negotiation Base Page Ability Register (Address 5)
<span class="lineNum">    3892 </span>            :                          * determine flow control for both the PHY and the
<span class="lineNum">    3893 </span>            :                          * link partner.  The following table, taken out of
<span class="lineNum">    3894 </span>            :                          * the IEEE 802.3ab/D6.0 dated March 25, 1999,
<span class="lineNum">    3895 </span>            :                          * describes these PAUSE resolution bits and how flow
<span class="lineNum">    3896 </span>            :                          * control is determined based upon these settings.
<span class="lineNum">    3897 </span>            :                          * NOTE:  DC = Don't Care
<span class="lineNum">    3898 </span>            :                          *
<span class="lineNum">    3899 </span>            :                          *   LOCAL DEVICE   |   LINK PARTNER  |
<span class="lineNum">    3900 </span>            :                          *  PAUSE | ASM_DIR | PAUSE | ASM_DIR | NIC Resolution
<span class="lineNum">    3901 </span>            :                          * -------|---------|-------|---------|---------------
<span class="lineNum">    3902 </span>            :                          *    0   |    0    |  DC   |   DC    | em_fc_none
<span class="lineNum">    3903 </span>            :                          *    0   |    1    |   0   |   DC    | em_fc_none
<span class="lineNum">    3904 </span>            :                          *    0   |    1    |   1   |    0    | em_fc_none
<span class="lineNum">    3905 </span>            :                          *    0   |    1    |   1   |    1    | em_fc_tx_pause
<span class="lineNum">    3906 </span>            :                          *    1   |    0    |   0   |   DC    | em_fc_none
<span class="lineNum">    3907 </span>            :                          *    1   |   DC    |   1   |   DC    | em_fc_full
<span class="lineNum">    3908 </span>            :                          *    1   |    1    |   0   |    0    | em_fc_none
<span class="lineNum">    3909 </span>            :                          *    1   |    1    |   0   |    1    | em_fc_rx_pause
<span class="lineNum">    3910 </span>            :                          *
<span class="lineNum">    3911 </span>            :                          */
<span class="lineNum">    3912 </span>            :                         /*
<span class="lineNum">    3913 </span>            :                          * Are both PAUSE bits set to 1?  If so, this implies
<span class="lineNum">    3914 </span>            :                          * Symmetric Flow Control is enabled at both ends.
<span class="lineNum">    3915 </span>            :                          * The ASM_DIR bits are irrelevant per the spec.
<span class="lineNum">    3916 </span>            :                          *
<span class="lineNum">    3917 </span>            :                          * For Symmetric Flow Control:
<span class="lineNum">    3918 </span>            :                          *
<span class="lineNum">    3919 </span>            :                          *   LOCAL DEVICE  |   LINK PARTNER
<span class="lineNum">    3920 </span>            :                          * PAUSE | ASM_DIR | PAUSE | ASM_DIR | Result
<span class="lineNum">    3921 </span>            :                          * -------|---------|-------|---------|---------------
<span class="lineNum">    3922 </span>            :                          *    1   |   DC    |   1   |   DC    | em_fc_full
<span class="lineNum">    3923 </span>            :                          *
<span class="lineNum">    3924 </span>            :                          */
<span class="lineNum">    3925 </span><span class="lineNoCov">          0 :                         if ((mii_nway_adv_reg &amp; NWAY_AR_PAUSE) &amp;&amp;</span>
<span class="lineNum">    3926 </span><span class="lineNoCov">          0 :                             (mii_nway_lp_ability_reg &amp; NWAY_LPAR_PAUSE)) {</span>
<span class="lineNum">    3927 </span>            :                                 /*
<span class="lineNum">    3928 </span>            :                                  * Now we need to check if the user selected
<span class="lineNum">    3929 </span>            :                                  * RX ONLY of pause frames.  In this case, we
<span class="lineNum">    3930 </span>            :                                  * had to advertise FULL flow control because
<span class="lineNum">    3931 </span>            :                                  * we could not advertise RX ONLY. Hence, we
<span class="lineNum">    3932 </span>            :                                  * must now check to see if we need to turn
<span class="lineNum">    3933 </span>            :                                  * OFF  the TRANSMISSION of PAUSE frames.
<span class="lineNum">    3934 </span>            :                                  */
<span class="lineNum">    3935 </span><span class="lineNoCov">          0 :                                 if (hw-&gt;original_fc == E1000_FC_FULL) {</span>
<span class="lineNum">    3936 </span><span class="lineNoCov">          0 :                                         hw-&gt;fc = E1000_FC_FULL;</span>
<span class="lineNum">    3937 </span>            :                                         DEBUGOUT(&quot;Flow Control = FULL.\n&quot;);
<span class="lineNum">    3938 </span><span class="lineNoCov">          0 :                                 } else {</span>
<span class="lineNum">    3939 </span><span class="lineNoCov">          0 :                                         hw-&gt;fc = E1000_FC_RX_PAUSE;</span>
<span class="lineNum">    3940 </span>            :                                         DEBUGOUT(&quot;Flow Control = RX PAUSE&quot;
<span class="lineNum">    3941 </span>            :                                             &quot; frames only.\n&quot;);
<span class="lineNum">    3942 </span>            :                                 }
<span class="lineNum">    3943 </span>            :                         }
<span class="lineNum">    3944 </span>            :                         /*
<span class="lineNum">    3945 </span>            :                          * For receiving PAUSE frames ONLY.
<span class="lineNum">    3946 </span>            :                          *
<span class="lineNum">    3947 </span>            :                          * LOCAL DEVICE  |   LINK PARTNER PAUSE | ASM_DIR |
<span class="lineNum">    3948 </span>            :                          * PAUSE | ASM_DIR | Result
<span class="lineNum">    3949 </span>            :                          * -------|---------|-------|---------|---------------
<span class="lineNum">    3950 </span>            :                          * ----- 0   |    1    |   1   |    1    |
<span class="lineNum">    3951 </span>            :                          * em_fc_tx_pause
<span class="lineNum">    3952 </span>            :                          *
<span class="lineNum">    3953 </span>            :                          */
<span class="lineNum">    3954 </span><span class="lineNoCov">          0 :                         else if (!(mii_nway_adv_reg &amp; NWAY_AR_PAUSE) &amp;&amp;</span>
<span class="lineNum">    3955 </span><span class="lineNoCov">          0 :                             (mii_nway_adv_reg &amp; NWAY_AR_ASM_DIR) &amp;&amp;</span>
<span class="lineNum">    3956 </span><span class="lineNoCov">          0 :                             (mii_nway_lp_ability_reg &amp; NWAY_LPAR_PAUSE) &amp;&amp;</span>
<span class="lineNum">    3957 </span><span class="lineNoCov">          0 :                             (mii_nway_lp_ability_reg &amp; NWAY_LPAR_ASM_DIR)) {</span>
<span class="lineNum">    3958 </span><span class="lineNoCov">          0 :                                 hw-&gt;fc = E1000_FC_TX_PAUSE;</span>
<span class="lineNum">    3959 </span>            :                                 DEBUGOUT(&quot;Flow Control = TX PAUSE frames only.&quot;
<span class="lineNum">    3960 </span>            :                                     &quot;\n&quot;);
<span class="lineNum">    3961 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">    3962 </span>            :                         /*
<span class="lineNum">    3963 </span>            :                          * For transmitting PAUSE frames ONLY.
<span class="lineNum">    3964 </span>            :                          *
<span class="lineNum">    3965 </span>            :                          *    LOCAL DEVICE  |   LINK PARTNER
<span class="lineNum">    3966 </span>            :                          *  PAUSE | ASM_DIR | PAUSE | ASM_DIR | Result
<span class="lineNum">    3967 </span>            :                          * -------|---------|-------|---------|---------------
<span class="lineNum">    3968 </span>            :                          *    1   |    1    |   0   |    1    | em_fc_rx_pause
<span class="lineNum">    3969 </span>            :                          *
<span class="lineNum">    3970 </span>            :                          */
<span class="lineNum">    3971 </span><span class="lineNoCov">          0 :                         else if ((mii_nway_adv_reg &amp; NWAY_AR_PAUSE) &amp;&amp;</span>
<span class="lineNum">    3972 </span><span class="lineNoCov">          0 :                             (mii_nway_adv_reg &amp; NWAY_AR_ASM_DIR) &amp;&amp;</span>
<span class="lineNum">    3973 </span><span class="lineNoCov">          0 :                             !(mii_nway_lp_ability_reg &amp; NWAY_LPAR_PAUSE) &amp;&amp;</span>
<span class="lineNum">    3974 </span><span class="lineNoCov">          0 :                             (mii_nway_lp_ability_reg &amp; NWAY_LPAR_ASM_DIR)) {</span>
<span class="lineNum">    3975 </span><span class="lineNoCov">          0 :                                 hw-&gt;fc = E1000_FC_RX_PAUSE;</span>
<span class="lineNum">    3976 </span>            :                                 DEBUGOUT(&quot;Flow Control = RX PAUSE frames only.&quot;
<span class="lineNum">    3977 </span>            :                                     &quot;\n&quot;);
<span class="lineNum">    3978 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">    3979 </span>            :                         /*
<span class="lineNum">    3980 </span>            :                          * Per the IEEE spec, at this point flow control
<span class="lineNum">    3981 </span>            :                          * should be disabled.  However, we want to consider
<span class="lineNum">    3982 </span>            :                          * that we could be connected to a legacy switch that
<span class="lineNum">    3983 </span>            :                          * doesn't advertise desired flow control, but can be
<span class="lineNum">    3984 </span>            :                          * forced on the link partner.  So if we advertised
<span class="lineNum">    3985 </span>            :                          * no flow control, that is what we will resolve to.
<span class="lineNum">    3986 </span>            :                          * If we advertised some kind of receive capability
<span class="lineNum">    3987 </span>            :                          * (Rx Pause Only or Full Flow Control) and the link
<span class="lineNum">    3988 </span>            :                          * partner advertised none, we will configure
<span class="lineNum">    3989 </span>            :                          * ourselves to enable Rx Flow Control only.  We can
<span class="lineNum">    3990 </span>            :                          * do this safely for two reasons:  If the link
<span class="lineNum">    3991 </span>            :                          * partner really didn't want flow control enabled,
<span class="lineNum">    3992 </span>            :                          * and we enable Rx, no harm done since we won't be
<span class="lineNum">    3993 </span>            :                          * receiving any PAUSE frames anyway.  If the intent
<span class="lineNum">    3994 </span>            :                          * on the link partner was to have flow control
<span class="lineNum">    3995 </span>            :                          * enabled, then by us enabling RX only, we can at
<span class="lineNum">    3996 </span>            :                          * least receive pause frames and process them. This
<span class="lineNum">    3997 </span>            :                          * is a good idea because in most cases, since we are
<span class="lineNum">    3998 </span>            :                          * predominantly a server NIC, more times than not we
<span class="lineNum">    3999 </span>            :                          * will be asked to delay transmission of packets
<span class="lineNum">    4000 </span>            :                          * than asking our link partner to pause transmission
<span class="lineNum">    4001 </span>            :                          * of frames.
<span class="lineNum">    4002 </span>            :                          */
<span class="lineNum">    4003 </span><span class="lineNoCov">          0 :                         else if ((hw-&gt;original_fc == E1000_FC_NONE ||</span>
<span class="lineNum">    4004 </span><span class="lineNoCov">          0 :                             hw-&gt;original_fc == E1000_FC_TX_PAUSE) ||</span>
<span class="lineNum">    4005 </span><span class="lineNoCov">          0 :                             hw-&gt;fc_strict_ieee) {</span>
<span class="lineNum">    4006 </span><span class="lineNoCov">          0 :                                 hw-&gt;fc = E1000_FC_NONE;</span>
<span class="lineNum">    4007 </span>            :                                 DEBUGOUT(&quot;Flow Control = NONE.\n&quot;);
<span class="lineNum">    4008 </span><span class="lineNoCov">          0 :                         } else {</span>
<span class="lineNum">    4009 </span><span class="lineNoCov">          0 :                                 hw-&gt;fc = E1000_FC_RX_PAUSE;</span>
<span class="lineNum">    4010 </span>            :                                 DEBUGOUT(&quot;Flow Control = RX PAUSE frames only.&quot;
<span class="lineNum">    4011 </span>            :                                     &quot;\n&quot;);
<span class="lineNum">    4012 </span>            :                         }
<span class="lineNum">    4013 </span>            :                         /*
<span class="lineNum">    4014 </span>            :                          * Now we need to do one last check...  If we auto-
<span class="lineNum">    4015 </span>            :                          * negotiated to HALF DUPLEX, flow control should not
<span class="lineNum">    4016 </span>            :                          * be enabled per IEEE 802.3 spec.
<span class="lineNum">    4017 </span>            :                          */
<span class="lineNum">    4018 </span><span class="lineNoCov">          0 :                         ret_val = em_get_speed_and_duplex(hw, &amp;speed, &amp;duplex);</span>
<span class="lineNum">    4019 </span><span class="lineNoCov">          0 :                         if (ret_val) {</span>
<span class="lineNum">    4020 </span>            :                                 DEBUGOUT(&quot;Error getting link speed and duplex&quot;
<span class="lineNum">    4021 </span>            :                                     &quot;\n&quot;);
<span class="lineNum">    4022 </span><span class="lineNoCov">          0 :                                 return ret_val;</span>
<span class="lineNum">    4023 </span>            :                         }
<span class="lineNum">    4024 </span><span class="lineNoCov">          0 :                         if (duplex == HALF_DUPLEX)</span>
<span class="lineNum">    4025 </span><span class="lineNoCov">          0 :                                 hw-&gt;fc = E1000_FC_NONE;</span>
<span class="lineNum">    4026 </span>            :                         /*
<span class="lineNum">    4027 </span>            :                          * Now we call a subroutine to actually force the MAC
<span class="lineNum">    4028 </span>            :                          * controller to use the correct flow control
<span class="lineNum">    4029 </span>            :                          * settings.
<span class="lineNum">    4030 </span>            :                          */
<span class="lineNum">    4031 </span><span class="lineNoCov">          0 :                         ret_val = em_force_mac_fc(hw);</span>
<span class="lineNum">    4032 </span><span class="lineNoCov">          0 :                         if (ret_val) {</span>
<span class="lineNum">    4033 </span>            :                                 DEBUGOUT(&quot;Error forcing flow control settings&quot;
<span class="lineNum">    4034 </span>            :                                     &quot;\n&quot;);
<span class="lineNum">    4035 </span><span class="lineNoCov">          0 :                                 return ret_val;</span>
<span class="lineNum">    4036 </span>            :                         }
<span class="lineNum">    4037 </span>            :                 } else {
<span class="lineNum">    4038 </span>            :                         DEBUGOUT(&quot;Copper PHY and Auto Neg has not completed.&quot;
<span class="lineNum">    4039 </span>            :                             &quot;\n&quot;);
<span class="lineNum">    4040 </span>            :                 }
<span class="lineNum">    4041 </span>            :         }
<span class="lineNum">    4042 </span><span class="lineNoCov">          0 :         return E1000_SUCCESS;</span>
<span class="lineNum">    4043 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    4044 </span>            : /******************************************************************************
<span class="lineNum">    4045 </span>            :  * Checks to see if the link status of the hardware has changed.
<span class="lineNum">    4046 </span>            :  *
<span class="lineNum">    4047 </span>            :  * hw - Struct containing variables accessed by shared code
<span class="lineNum">    4048 </span>            :  *
<span class="lineNum">    4049 </span>            :  * Called by any function that needs to check the link status of the adapter.
<a name="4050"><span class="lineNum">    4050 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    4051 </span>            : int32_t
<span class="lineNum">    4052 </span><span class="lineNoCov">          0 : em_check_for_link(struct em_hw *hw)</span>
<span class="lineNum">    4053 </span>            : {
<span class="lineNum">    4054 </span>            :         uint32_t rxcw = 0;
<span class="lineNum">    4055 </span>            :         uint32_t ctrl;
<span class="lineNum">    4056 </span>            :         uint32_t status;
<span class="lineNum">    4057 </span>            :         uint32_t rctl;
<span class="lineNum">    4058 </span>            :         uint32_t icr;
<span class="lineNum">    4059 </span>            :         uint32_t signal = 0;
<span class="lineNum">    4060 </span>            :         int32_t  ret_val;
<span class="lineNum">    4061 </span><span class="lineNoCov">          0 :         uint16_t phy_data;</span>
<span class="lineNum">    4062 </span>            :         DEBUGFUNC(&quot;em_check_for_link&quot;);
<span class="lineNum">    4063 </span><span class="lineNoCov">          0 :         uint16_t speed, duplex;</span>
<span class="lineNum">    4064 </span>            : 
<span class="lineNum">    4065 </span><span class="lineNoCov">          0 :         if (hw-&gt;mac_type &gt;= em_82575 &amp;&amp;</span>
<span class="lineNum">    4066 </span><span class="lineNoCov">          0 :             hw-&gt;media_type != em_media_type_copper) {</span>
<span class="lineNum">    4067 </span><span class="lineNoCov">          0 :                 ret_val = em_get_pcs_speed_and_duplex_82575(hw, &amp;speed,</span>
<span class="lineNum">    4068 </span>            :                     &amp;duplex);
<span class="lineNum">    4069 </span><span class="lineNoCov">          0 :                 hw-&gt;get_link_status = hw-&gt;serdes_link_down;</span>
<span class="lineNum">    4070 </span>            : 
<span class="lineNum">    4071 </span><span class="lineNoCov">          0 :                 return (ret_val);</span>
<span class="lineNum">    4072 </span>            :         }
<span class="lineNum">    4073 </span>            : 
<span class="lineNum">    4074 </span><span class="lineNoCov">          0 :         ctrl = E1000_READ_REG(hw, CTRL);</span>
<span class="lineNum">    4075 </span><span class="lineNoCov">          0 :         status = E1000_READ_REG(hw, STATUS);</span>
<span class="lineNum">    4076 </span>            :         /*
<span class="lineNum">    4077 </span>            :          * On adapters with a MAC newer than 82544, SW Defineable pin 1 will
<span class="lineNum">    4078 </span>            :          * be set when the optics detect a signal. On older adapters, it will
<span class="lineNum">    4079 </span>            :          * be cleared when there is a signal.  This applies to fiber media
<span class="lineNum">    4080 </span>            :          * only.
<span class="lineNum">    4081 </span>            :          */
<span class="lineNum">    4082 </span><span class="lineNoCov">          0 :         if ((hw-&gt;media_type == em_media_type_fiber) ||</span>
<span class="lineNum">    4083 </span><span class="lineNoCov">          0 :             (hw-&gt;media_type == em_media_type_internal_serdes)) {</span>
<span class="lineNum">    4084 </span><span class="lineNoCov">          0 :                 rxcw = E1000_READ_REG(hw, RXCW);</span>
<span class="lineNum">    4085 </span>            : 
<span class="lineNum">    4086 </span><span class="lineNoCov">          0 :                 if (hw-&gt;media_type == em_media_type_fiber) {</span>
<span class="lineNum">    4087 </span><span class="lineNoCov">          0 :                         signal = (hw-&gt;mac_type &gt; em_82544) ? </span>
<span class="lineNum">    4088 </span>            :                             E1000_CTRL_SWDPIN1 : 0;
<span class="lineNum">    4089 </span><span class="lineNoCov">          0 :                         if (status &amp; E1000_STATUS_LU)</span>
<span class="lineNum">    4090 </span><span class="lineNoCov">          0 :                                 hw-&gt;get_link_status = FALSE;</span>
<span class="lineNum">    4091 </span>            :                 }
<span class="lineNum">    4092 </span>            :         }
<span class="lineNum">    4093 </span>            :         /*
<span class="lineNum">    4094 </span>            :          * If we have a copper PHY then we only want to go out to the PHY
<span class="lineNum">    4095 </span>            :          * registers to see if Auto-Neg has completed and/or if our link
<span class="lineNum">    4096 </span>            :          * status has changed.  The get_link_status flag will be set if we
<span class="lineNum">    4097 </span>            :          * receive a Link Status Change interrupt or we have Rx Sequence
<span class="lineNum">    4098 </span>            :          * Errors.
<span class="lineNum">    4099 </span>            :          */
<span class="lineNum">    4100 </span><span class="lineNoCov">          0 :         if ((hw-&gt;media_type == em_media_type_copper ||</span>
<span class="lineNum">    4101 </span><span class="lineNoCov">          0 :             (hw-&gt;media_type == em_media_type_oem)) &amp;&amp;</span>
<span class="lineNum">    4102 </span><span class="lineNoCov">          0 :             hw-&gt;get_link_status) {</span>
<span class="lineNum">    4103 </span>            :                 /*
<span class="lineNum">    4104 </span>            :                  * First we want to see if the MII Status Register reports
<span class="lineNum">    4105 </span>            :                  * link.  If so, then we want to get the current speed/duplex
<span class="lineNum">    4106 </span>            :                  * of the PHY. Read the register twice since the link bit is
<span class="lineNum">    4107 </span>            :                  * sticky.
<span class="lineNum">    4108 </span>            :                  */
<span class="lineNum">    4109 </span><span class="lineNoCov">          0 :                 ret_val = em_read_phy_reg(hw, PHY_STATUS, &amp;phy_data);</span>
<span class="lineNum">    4110 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    4111 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    4112 </span><span class="lineNoCov">          0 :                 ret_val = em_read_phy_reg(hw, PHY_STATUS, &amp;phy_data);</span>
<span class="lineNum">    4113 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    4114 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    4115 </span>            : 
<span class="lineNum">    4116 </span><span class="lineNoCov">          0 :                 hw-&gt;icp_xxxx_is_link_up = (phy_data &amp; MII_SR_LINK_STATUS) != 0;</span>
<span class="lineNum">    4117 </span>            : 
<span class="lineNum">    4118 </span><span class="lineNoCov">          0 :                 if (hw-&gt;mac_type == em_pchlan) {</span>
<span class="lineNum">    4119 </span><span class="lineNoCov">          0 :                         ret_val = em_k1_gig_workaround_hv(hw,</span>
<span class="lineNum">    4120 </span>            :                             hw-&gt;icp_xxxx_is_link_up);
<span class="lineNum">    4121 </span><span class="lineNoCov">          0 :                         if (ret_val)</span>
<span class="lineNum">    4122 </span><span class="lineNoCov">          0 :                                 return ret_val;</span>
<span class="lineNum">    4123 </span>            :                 }
<span class="lineNum">    4124 </span>            : 
<span class="lineNum">    4125 </span><span class="lineNoCov">          0 :                 if (phy_data &amp; MII_SR_LINK_STATUS) {</span>
<span class="lineNum">    4126 </span><span class="lineNoCov">          0 :                         hw-&gt;get_link_status = FALSE;</span>
<span class="lineNum">    4127 </span>            : 
<span class="lineNum">    4128 </span><span class="lineNoCov">          0 :                         if (hw-&gt;phy_type == em_phy_82578) {</span>
<span class="lineNum">    4129 </span><span class="lineNoCov">          0 :                                 ret_val = em_link_stall_workaround_hv(hw);</span>
<span class="lineNum">    4130 </span><span class="lineNoCov">          0 :                                 if (ret_val)</span>
<span class="lineNum">    4131 </span><span class="lineNoCov">          0 :                                         return ret_val;</span>
<span class="lineNum">    4132 </span>            :                         }
<span class="lineNum">    4133 </span>            : 
<span class="lineNum">    4134 </span><span class="lineNoCov">          0 :                         if (hw-&gt;mac_type == em_pch2lan) {</span>
<span class="lineNum">    4135 </span><span class="lineNoCov">          0 :                                 ret_val = em_k1_workaround_lv(hw);</span>
<span class="lineNum">    4136 </span><span class="lineNoCov">          0 :                                 if (ret_val)</span>
<span class="lineNum">    4137 </span><span class="lineNoCov">          0 :                                         return ret_val;</span>
<span class="lineNum">    4138 </span>            :                         }
<span class="lineNum">    4139 </span>            :                         /* Work-around I218 hang issue */
<span class="lineNum">    4140 </span><span class="lineNoCov">          0 :                         if ((hw-&gt;device_id == E1000_DEV_ID_PCH_LPTLP_I218_LM) ||</span>
<span class="lineNum">    4141 </span><span class="lineNoCov">          0 :                             (hw-&gt;device_id == E1000_DEV_ID_PCH_LPTLP_I218_V) ||</span>
<span class="lineNum">    4142 </span><span class="lineNoCov">          0 :                             (hw-&gt;device_id == E1000_DEV_ID_PCH_I218_LM3) ||</span>
<span class="lineNum">    4143 </span><span class="lineNoCov">          0 :                             (hw-&gt;device_id == E1000_DEV_ID_PCH_I218_V3)) {</span>
<span class="lineNum">    4144 </span><span class="lineNoCov">          0 :                                 ret_val = em_k1_workaround_lpt_lp(hw,</span>
<span class="lineNum">    4145 </span><span class="lineNoCov">          0 :                                     hw-&gt;icp_xxxx_is_link_up);</span>
<span class="lineNum">    4146 </span><span class="lineNoCov">          0 :                                 if (ret_val)</span>
<span class="lineNum">    4147 </span><span class="lineNoCov">          0 :                                         return ret_val;</span>
<span class="lineNum">    4148 </span>            :                         }
<span class="lineNum">    4149 </span>            : 
<span class="lineNum">    4150 </span>            :                         /*
<span class="lineNum">    4151 </span>            :                          * Check if there was DownShift, must be checked
<span class="lineNum">    4152 </span>            :                          * immediately after link-up
<span class="lineNum">    4153 </span>            :                          */
<span class="lineNum">    4154 </span><span class="lineNoCov">          0 :                         em_check_downshift(hw);</span>
<span class="lineNum">    4155 </span>            : 
<span class="lineNum">    4156 </span>            :                         /* Enable/Disable EEE after link up */
<span class="lineNum">    4157 </span><span class="lineNoCov">          0 :                         if (hw-&gt;mac_type == em_pch2lan ||</span>
<span class="lineNum">    4158 </span><span class="lineNoCov">          0 :                             hw-&gt;mac_type == em_pch_lpt ||</span>
<span class="lineNum">    4159 </span><span class="lineNoCov">          0 :                             hw-&gt;mac_type == em_pch_spt ||</span>
<span class="lineNum">    4160 </span><span class="lineNoCov">          0 :                             hw-&gt;mac_type == em_pch_cnp) {</span>
<span class="lineNum">    4161 </span><span class="lineNoCov">          0 :                                 ret_val = em_set_eee_pchlan(hw);</span>
<span class="lineNum">    4162 </span><span class="lineNoCov">          0 :                                 if (ret_val)</span>
<span class="lineNum">    4163 </span><span class="lineNoCov">          0 :                                         return ret_val;</span>
<span class="lineNum">    4164 </span>            :                         }
<span class="lineNum">    4165 </span>            : 
<span class="lineNum">    4166 </span>            :                         /*
<span class="lineNum">    4167 </span>            :                          * If we are on 82544 or 82543 silicon and
<span class="lineNum">    4168 </span>            :                          * speed/duplex are forced to 10H or 10F, then we
<span class="lineNum">    4169 </span>            :                          * will implement the polarity reversal workaround.
<span class="lineNum">    4170 </span>            :                          * We disable interrupts first, and upon returning,
<span class="lineNum">    4171 </span>            :                          * place the devices interrupt state to its previous
<span class="lineNum">    4172 </span>            :                          * value except for the link status change interrupt
<span class="lineNum">    4173 </span>            :                          * which will happen due to the execution of this
<span class="lineNum">    4174 </span>            :                          * workaround.
<span class="lineNum">    4175 </span>            :                          */
<span class="lineNum">    4176 </span><span class="lineNoCov">          0 :                         if ((hw-&gt;mac_type == em_82544 ||</span>
<span class="lineNum">    4177 </span><span class="lineNoCov">          0 :                             hw-&gt;mac_type == em_82543) &amp;&amp; (!hw-&gt;autoneg) &amp;&amp;</span>
<span class="lineNum">    4178 </span><span class="lineNoCov">          0 :                             (hw-&gt;forced_speed_duplex == em_10_full ||</span>
<span class="lineNum">    4179 </span><span class="lineNoCov">          0 :                             hw-&gt;forced_speed_duplex == em_10_half)) {</span>
<span class="lineNum">    4180 </span><span class="lineNoCov">          0 :                                 E1000_WRITE_REG(hw, IMC, 0xffffffff);</span>
<span class="lineNum">    4181 </span><span class="lineNoCov">          0 :                                 ret_val = em_polarity_reversal_workaround(hw);</span>
<span class="lineNum">    4182 </span><span class="lineNoCov">          0 :                                 icr = E1000_READ_REG(hw, ICR);</span>
<span class="lineNum">    4183 </span><span class="lineNoCov">          0 :                                 E1000_WRITE_REG(hw, ICS, </span>
<span class="lineNum">    4184 </span>            :                                     (icr &amp; ~E1000_ICS_LSC));
<span class="lineNum">    4185 </span><span class="lineNoCov">          0 :                                 E1000_WRITE_REG(hw, IMS, IMS_ENABLE_MASK);</span>
<span class="lineNum">    4186 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">    4187 </span>            :                 } else {
<span class="lineNum">    4188 </span>            :                         /* No link detected */
<span class="lineNum">    4189 </span><span class="lineNoCov">          0 :                         em_config_dsp_after_link_change(hw, FALSE);</span>
<span class="lineNum">    4190 </span><span class="lineNoCov">          0 :                         return 0;</span>
<span class="lineNum">    4191 </span>            :                 }
<span class="lineNum">    4192 </span>            :                 /*
<span class="lineNum">    4193 </span>            :                  * If we are forcing speed/duplex, then we simply return
<span class="lineNum">    4194 </span>            :                  * since we have already determined whether we have link or
<span class="lineNum">    4195 </span>            :                  * not.
<span class="lineNum">    4196 </span>            :                  */
<span class="lineNum">    4197 </span><span class="lineNoCov">          0 :                 if (!hw-&gt;autoneg)</span>
<span class="lineNum">    4198 </span><span class="lineNoCov">          0 :                         return -E1000_ERR_CONFIG;</span>
<span class="lineNum">    4199 </span>            : 
<span class="lineNum">    4200 </span>            :                 /* optimize the dsp settings for the igp phy */
<span class="lineNum">    4201 </span><span class="lineNoCov">          0 :                 em_config_dsp_after_link_change(hw, TRUE);</span>
<span class="lineNum">    4202 </span>            :                 /*
<span class="lineNum">    4203 </span>            :                  * We have a M88E1000 PHY and Auto-Neg is enabled.  If we
<span class="lineNum">    4204 </span>            :                  * have Si on board that is 82544 or newer, Auto Speed
<span class="lineNum">    4205 </span>            :                  * Detection takes care of MAC speed/duplex configuration.
<span class="lineNum">    4206 </span>            :                  * So we only need to configure Collision Distance in the
<span class="lineNum">    4207 </span>            :                  * MAC.  Otherwise, we need to force speed/duplex on the MAC
<span class="lineNum">    4208 </span>            :                  * to the current PHY speed/duplex settings.
<span class="lineNum">    4209 </span>            :                  */
<span class="lineNum">    4210 </span><span class="lineNoCov">          0 :                 if (hw-&gt;mac_type &gt;= em_82544 &amp;&amp; hw-&gt;mac_type != em_icp_xxxx) {</span>
<span class="lineNum">    4211 </span><span class="lineNoCov">          0 :                         em_config_collision_dist(hw);</span>
<span class="lineNum">    4212 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    4213 </span><span class="lineNoCov">          0 :                         ret_val = em_config_mac_to_phy(hw);</span>
<span class="lineNum">    4214 </span><span class="lineNoCov">          0 :                         if (ret_val) {</span>
<span class="lineNum">    4215 </span>            :                                 DEBUGOUT(&quot;Error configuring MAC to PHY&quot;
<span class="lineNum">    4216 </span>            :                                     &quot; settings\n&quot;);
<span class="lineNum">    4217 </span><span class="lineNoCov">          0 :                                 return ret_val;</span>
<span class="lineNum">    4218 </span>            :                         }
<span class="lineNum">    4219 </span>            :                 }
<span class="lineNum">    4220 </span>            :                 /*
<span class="lineNum">    4221 </span>            :                  * Configure Flow Control now that Auto-Neg has completed.
<span class="lineNum">    4222 </span>            :                  * First, we need to restore the desired flow control
<span class="lineNum">    4223 </span>            :                  * settings because we may have had to re-autoneg with a
<span class="lineNum">    4224 </span>            :                  * different link partner.
<span class="lineNum">    4225 </span>            :                  */
<span class="lineNum">    4226 </span><span class="lineNoCov">          0 :                 ret_val = em_config_fc_after_link_up(hw);</span>
<span class="lineNum">    4227 </span><span class="lineNoCov">          0 :                 if (ret_val) {</span>
<span class="lineNum">    4228 </span>            :                         DEBUGOUT(&quot;Error configuring flow control\n&quot;);
<span class="lineNum">    4229 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    4230 </span>            :                 }
<span class="lineNum">    4231 </span>            :                 /*
<span class="lineNum">    4232 </span>            :                  * At this point we know that we are on copper and we have
<span class="lineNum">    4233 </span>            :                  * auto-negotiated link.  These are conditions for checking
<span class="lineNum">    4234 </span>            :                  * the link partner capability register.  We use the link
<span class="lineNum">    4235 </span>            :                  * speed to determine if TBI compatibility needs to be turned
<span class="lineNum">    4236 </span>            :                  * on or off.  If the link is not at gigabit speed, then TBI
<span class="lineNum">    4237 </span>            :                  * compatibility is not needed.  If we are at gigabit speed,
<span class="lineNum">    4238 </span>            :                  * we turn on TBI compatibility.
<span class="lineNum">    4239 </span>            :                  */
<span class="lineNum">    4240 </span><span class="lineNoCov">          0 :                 if (hw-&gt;tbi_compatibility_en) {</span>
<span class="lineNum">    4241 </span><span class="lineNoCov">          0 :                         uint16_t speed, duplex;</span>
<span class="lineNum">    4242 </span><span class="lineNoCov">          0 :                         ret_val = em_get_speed_and_duplex(hw, &amp;speed, &amp;duplex);</span>
<span class="lineNum">    4243 </span><span class="lineNoCov">          0 :                         if (ret_val) {</span>
<span class="lineNum">    4244 </span>            :                                 DEBUGOUT(&quot;Error getting link speed and duplex&quot;
<span class="lineNum">    4245 </span>            :                                     &quot;\n&quot;);
<span class="lineNum">    4246 </span><span class="lineNoCov">          0 :                                 return ret_val;</span>
<span class="lineNum">    4247 </span>            :                         }
<span class="lineNum">    4248 </span><span class="lineNoCov">          0 :                         if (speed != SPEED_1000) {</span>
<span class="lineNum">    4249 </span>            :                                 /*
<span class="lineNum">    4250 </span>            :                                  * If link speed is not set to gigabit speed,
<span class="lineNum">    4251 </span>            :                                  * we do not need to enable TBI
<span class="lineNum">    4252 </span>            :                                  * compatibility.
<span class="lineNum">    4253 </span>            :                                  */
<span class="lineNum">    4254 </span><span class="lineNoCov">          0 :                                 if (hw-&gt;tbi_compatibility_on) {</span>
<span class="lineNum">    4255 </span>            :                                         /*
<span class="lineNum">    4256 </span>            :                                          * If we previously were in the mode,
<span class="lineNum">    4257 </span>            :                                          * turn it off.
<span class="lineNum">    4258 </span>            :                                          */
<span class="lineNum">    4259 </span><span class="lineNoCov">          0 :                                         rctl = E1000_READ_REG(hw, RCTL);</span>
<span class="lineNum">    4260 </span><span class="lineNoCov">          0 :                                         rctl &amp;= ~E1000_RCTL_SBP;</span>
<span class="lineNum">    4261 </span><span class="lineNoCov">          0 :                                         E1000_WRITE_REG(hw, RCTL, rctl);</span>
<span class="lineNum">    4262 </span><span class="lineNoCov">          0 :                                         hw-&gt;tbi_compatibility_on = FALSE;</span>
<span class="lineNum">    4263 </span><span class="lineNoCov">          0 :                                 }</span>
<span class="lineNum">    4264 </span>            :                         } else {
<span class="lineNum">    4265 </span>            :                                 /*
<span class="lineNum">    4266 </span>            :                                  * If TBI compatibility is was previously
<span class="lineNum">    4267 </span>            :                                  * off, turn it on. For compatibility with a
<span class="lineNum">    4268 </span>            :                                  * TBI link partner, we will store bad
<span class="lineNum">    4269 </span>            :                                  * packets. Some frames have an additional
<span class="lineNum">    4270 </span>            :                                  * byte on the end and will look like CRC
<span class="lineNum">    4271 </span>            :                                  * errors to to the hardware.
<span class="lineNum">    4272 </span>            :                                  */
<span class="lineNum">    4273 </span><span class="lineNoCov">          0 :                                 if (!hw-&gt;tbi_compatibility_on) {</span>
<span class="lineNum">    4274 </span><span class="lineNoCov">          0 :                                         hw-&gt;tbi_compatibility_on = TRUE;</span>
<span class="lineNum">    4275 </span><span class="lineNoCov">          0 :                                         rctl = E1000_READ_REG(hw, RCTL);</span>
<span class="lineNum">    4276 </span><span class="lineNoCov">          0 :                                         rctl |= E1000_RCTL_SBP;</span>
<span class="lineNum">    4277 </span><span class="lineNoCov">          0 :                                         E1000_WRITE_REG(hw, RCTL, rctl);</span>
<span class="lineNum">    4278 </span><span class="lineNoCov">          0 :                                 }</span>
<span class="lineNum">    4279 </span>            :                         }
<span class="lineNum">    4280 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    4281 </span>            :         }
<span class="lineNum">    4282 </span>            :         /*
<span class="lineNum">    4283 </span>            :          * If we don't have link (auto-negotiation failed or link partner
<span class="lineNum">    4284 </span>            :          * cannot auto-negotiate), the cable is plugged in (we have signal),
<span class="lineNum">    4285 </span>            :          * and our link partner is not trying to auto-negotiate with us (we
<span class="lineNum">    4286 </span>            :          * are receiving idles or data), we need to force link up. We also
<span class="lineNum">    4287 </span>            :          * need to give auto-negotiation time to complete, in case the cable
<span class="lineNum">    4288 </span>            :          * was just plugged in. The autoneg_failed flag does this.
<span class="lineNum">    4289 </span>            :          */
<span class="lineNum">    4290 </span><span class="lineNoCov">          0 :         else if ((((hw-&gt;media_type == em_media_type_fiber) &amp;&amp;</span>
<span class="lineNum">    4291 </span><span class="lineNoCov">          0 :             ((ctrl &amp; E1000_CTRL_SWDPIN1) == signal)) ||</span>
<span class="lineNum">    4292 </span><span class="lineNoCov">          0 :             (hw-&gt;media_type == em_media_type_internal_serdes)) &amp;&amp;</span>
<span class="lineNum">    4293 </span><span class="lineNoCov">          0 :             (!(status &amp; E1000_STATUS_LU)) &amp;&amp; (!(rxcw &amp; E1000_RXCW_C))) {</span>
<span class="lineNum">    4294 </span><span class="lineNoCov">          0 :                 if (hw-&gt;autoneg_failed == 0) {</span>
<span class="lineNum">    4295 </span><span class="lineNoCov">          0 :                         hw-&gt;autoneg_failed = 1;</span>
<span class="lineNum">    4296 </span><span class="lineNoCov">          0 :                         return 0;</span>
<span class="lineNum">    4297 </span>            :                 }
<span class="lineNum">    4298 </span>            :                 DEBUGOUT(&quot;NOT RXing /C/, disable AutoNeg and force link.\n&quot;);
<span class="lineNum">    4299 </span>            : 
<span class="lineNum">    4300 </span>            :                 /* Disable auto-negotiation in the TXCW register */
<span class="lineNum">    4301 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG(hw, TXCW, (hw-&gt;txcw &amp; ~E1000_TXCW_ANE));</span>
<span class="lineNum">    4302 </span>            : 
<span class="lineNum">    4303 </span>            :                 /* Force link-up and also force full-duplex. */
<span class="lineNum">    4304 </span><span class="lineNoCov">          0 :                 ctrl = E1000_READ_REG(hw, CTRL);</span>
<span class="lineNum">    4305 </span><span class="lineNoCov">          0 :                 ctrl |= (E1000_CTRL_SLU | E1000_CTRL_FD);</span>
<span class="lineNum">    4306 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG(hw, CTRL, ctrl);</span>
<span class="lineNum">    4307 </span>            : 
<span class="lineNum">    4308 </span>            :                 /* Configure Flow Control after forcing link up. */
<span class="lineNum">    4309 </span><span class="lineNoCov">          0 :                 ret_val = em_config_fc_after_link_up(hw);</span>
<span class="lineNum">    4310 </span><span class="lineNoCov">          0 :                 if (ret_val) {</span>
<span class="lineNum">    4311 </span>            :                         DEBUGOUT(&quot;Error configuring flow control\n&quot;);
<span class="lineNum">    4312 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    4313 </span>            :                 }
<span class="lineNum">    4314 </span>            :         }
<span class="lineNum">    4315 </span>            :         /*
<span class="lineNum">    4316 </span>            :          * If we are forcing link and we are receiving /C/ ordered sets,
<span class="lineNum">    4317 </span>            :          * re-enable auto-negotiation in the TXCW register and disable forced
<span class="lineNum">    4318 </span>            :          * link in the Device Control register in an attempt to
<span class="lineNum">    4319 </span>            :          * auto-negotiate with our link partner.
<span class="lineNum">    4320 </span>            :          */
<span class="lineNum">    4321 </span><span class="lineNoCov">          0 :         else if (((hw-&gt;media_type == em_media_type_fiber) ||</span>
<span class="lineNum">    4322 </span><span class="lineNoCov">          0 :             (hw-&gt;media_type == em_media_type_internal_serdes)) &amp;&amp;</span>
<span class="lineNum">    4323 </span><span class="lineNoCov">          0 :             (ctrl &amp; E1000_CTRL_SLU) &amp;&amp; (rxcw &amp; E1000_RXCW_C)) {</span>
<span class="lineNum">    4324 </span>            :                 DEBUGOUT(&quot;RXing /C/, enable AutoNeg and stop forcing link.\n&quot;);
<span class="lineNum">    4325 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG(hw, TXCW, hw-&gt;txcw);</span>
<span class="lineNum">    4326 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG(hw, CTRL, (ctrl &amp; ~E1000_CTRL_SLU));</span>
<span class="lineNum">    4327 </span>            : 
<span class="lineNum">    4328 </span><span class="lineNoCov">          0 :                 hw-&gt;serdes_link_down = FALSE;</span>
<span class="lineNum">    4329 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4330 </span>            :         /*
<span class="lineNum">    4331 </span>            :          * If we force link for non-auto-negotiation switch, check link
<span class="lineNum">    4332 </span>            :          * status based on MAC synchronization for internal serdes media
<span class="lineNum">    4333 </span>            :          * type.
<span class="lineNum">    4334 </span>            :          */
<span class="lineNum">    4335 </span><span class="lineNoCov">          0 :         else if ((hw-&gt;media_type == em_media_type_internal_serdes) &amp;&amp;</span>
<span class="lineNum">    4336 </span><span class="lineNoCov">          0 :             !(E1000_TXCW_ANE &amp; E1000_READ_REG(hw, TXCW))) {</span>
<span class="lineNum">    4337 </span>            :                 /* SYNCH bit and IV bit are sticky. */
<span class="lineNum">    4338 </span><span class="lineNoCov">          0 :                 usec_delay(10);</span>
<span class="lineNum">    4339 </span><span class="lineNoCov">          0 :                 if (E1000_RXCW_SYNCH &amp; E1000_READ_REG(hw, RXCW)) {</span>
<span class="lineNum">    4340 </span><span class="lineNoCov">          0 :                         if (!(rxcw &amp; E1000_RXCW_IV)) {</span>
<span class="lineNum">    4341 </span><span class="lineNoCov">          0 :                                 hw-&gt;serdes_link_down = FALSE;</span>
<span class="lineNum">    4342 </span>            :                                 DEBUGOUT(&quot;SERDES: Link is up.\n&quot;);
<span class="lineNum">    4343 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">    4344 </span>            :                 } else {
<span class="lineNum">    4345 </span><span class="lineNoCov">          0 :                         hw-&gt;serdes_link_down = TRUE;</span>
<span class="lineNum">    4346 </span>            :                         DEBUGOUT(&quot;SERDES: Link is down.\n&quot;);
<span class="lineNum">    4347 </span>            :                 }
<span class="lineNum">    4348 </span>            :         }
<span class="lineNum">    4349 </span><span class="lineNoCov">          0 :         if ((hw-&gt;media_type == em_media_type_internal_serdes) &amp;&amp;</span>
<span class="lineNum">    4350 </span><span class="lineNoCov">          0 :             (E1000_TXCW_ANE &amp; E1000_READ_REG(hw, TXCW))) {</span>
<span class="lineNum">    4351 </span><span class="lineNoCov">          0 :                 hw-&gt;serdes_link_down = !(E1000_STATUS_LU &amp; </span>
<span class="lineNum">    4352 </span><span class="lineNoCov">          0 :                     E1000_READ_REG(hw, STATUS));</span>
<span class="lineNum">    4353 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4354 </span><span class="lineNoCov">          0 :         return E1000_SUCCESS;</span>
<span class="lineNum">    4355 </span><span class="lineNoCov">          0 : }</span>
<a name="4356"><span class="lineNum">    4356 </span>            : </a>
<span class="lineNum">    4357 </span>            : int32_t
<span class="lineNum">    4358 </span><span class="lineNoCov">          0 : em_get_pcs_speed_and_duplex_82575(struct em_hw *hw, uint16_t *speed,</span>
<span class="lineNum">    4359 </span>            :     uint16_t *duplex)
<span class="lineNum">    4360 </span>            : {
<span class="lineNum">    4361 </span>            :         uint32_t pcs;
<span class="lineNum">    4362 </span>            : 
<span class="lineNum">    4363 </span><span class="lineNoCov">          0 :         hw-&gt;serdes_link_down = TRUE;</span>
<span class="lineNum">    4364 </span><span class="lineNoCov">          0 :         *speed = 0;</span>
<span class="lineNum">    4365 </span><span class="lineNoCov">          0 :         *duplex = 0;</span>
<span class="lineNum">    4366 </span>            : 
<span class="lineNum">    4367 </span>            :         /*
<span class="lineNum">    4368 </span>            :          * Read the PCS Status register for link state. For non-copper mode,
<span class="lineNum">    4369 </span>            :          * the status register is not accurate. The PCS status register is
<span class="lineNum">    4370 </span>            :          * used instead.
<span class="lineNum">    4371 </span>            :          */
<span class="lineNum">    4372 </span><span class="lineNoCov">          0 :         pcs = E1000_READ_REG(hw, PCS_LSTAT);</span>
<span class="lineNum">    4373 </span>            : 
<span class="lineNum">    4374 </span>            :         /*
<span class="lineNum">    4375 </span>            :          * The link up bit determines when link is up on autoneg. The sync ok
<span class="lineNum">    4376 </span>            :          * gets set once both sides sync up and agree upon link. Stable link
<span class="lineNum">    4377 </span>            :          * can be determined by checking for both link up and link sync ok
<span class="lineNum">    4378 </span>            :          */
<span class="lineNum">    4379 </span><span class="lineNoCov">          0 :         if ((pcs &amp; E1000_PCS_LSTS_LINK_OK) &amp;&amp; (pcs &amp; E1000_PCS_LSTS_SYNK_OK)) {</span>
<span class="lineNum">    4380 </span><span class="lineNoCov">          0 :                 hw-&gt;serdes_link_down = FALSE;</span>
<span class="lineNum">    4381 </span>            :         
<span class="lineNum">    4382 </span>            :                 /* Detect and store PCS speed */
<span class="lineNum">    4383 </span><span class="lineNoCov">          0 :                 if (pcs &amp; E1000_PCS_LSTS_SPEED_1000) {</span>
<span class="lineNum">    4384 </span><span class="lineNoCov">          0 :                         *speed = SPEED_1000;</span>
<span class="lineNum">    4385 </span><span class="lineNoCov">          0 :                 } else if (pcs &amp; E1000_PCS_LSTS_SPEED_100) {</span>
<span class="lineNum">    4386 </span><span class="lineNoCov">          0 :                         *speed = SPEED_100;</span>
<span class="lineNum">    4387 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    4388 </span><span class="lineNoCov">          0 :                         *speed = SPEED_10;</span>
<span class="lineNum">    4389 </span>            :                 }
<span class="lineNum">    4390 </span>            : 
<span class="lineNum">    4391 </span>            :                 /* Detect and store PCS duplex */
<span class="lineNum">    4392 </span><span class="lineNoCov">          0 :                 if (pcs &amp; E1000_PCS_LSTS_DUPLEX_FULL) {</span>
<span class="lineNum">    4393 </span><span class="lineNoCov">          0 :                         *duplex = FULL_DUPLEX;</span>
<span class="lineNum">    4394 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    4395 </span><span class="lineNoCov">          0 :                         *duplex = HALF_DUPLEX;</span>
<span class="lineNum">    4396 </span>            :                 }
<span class="lineNum">    4397 </span>            :         }
<span class="lineNum">    4398 </span>            : 
<span class="lineNum">    4399 </span><span class="lineNoCov">          0 :         return (0);</span>
<span class="lineNum">    4400 </span>            : }
<span class="lineNum">    4401 </span>            : 
<span class="lineNum">    4402 </span>            : 
<span class="lineNum">    4403 </span>            : /******************************************************************************
<span class="lineNum">    4404 </span>            :  * Detects the current speed and duplex settings of the hardware.
<span class="lineNum">    4405 </span>            :  *
<span class="lineNum">    4406 </span>            :  * hw - Struct containing variables accessed by shared code
<span class="lineNum">    4407 </span>            :  * speed - Speed of the connection
<span class="lineNum">    4408 </span>            :  * duplex - Duplex setting of the connection
<a name="4409"><span class="lineNum">    4409 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    4410 </span>            : int32_t
<span class="lineNum">    4411 </span><span class="lineNoCov">          0 : em_get_speed_and_duplex(struct em_hw *hw, uint16_t *speed, uint16_t *duplex)</span>
<span class="lineNum">    4412 </span>            : {
<span class="lineNum">    4413 </span>            :         uint32_t status;
<span class="lineNum">    4414 </span>            :         int32_t  ret_val;
<span class="lineNum">    4415 </span><span class="lineNoCov">          0 :         uint16_t phy_data;</span>
<span class="lineNum">    4416 </span>            :         DEBUGFUNC(&quot;em_get_speed_and_duplex&quot;);
<span class="lineNum">    4417 </span>            : 
<span class="lineNum">    4418 </span><span class="lineNoCov">          0 :         if (hw-&gt;mac_type &gt;= em_82575 &amp;&amp; hw-&gt;media_type != em_media_type_copper)</span>
<span class="lineNum">    4419 </span><span class="lineNoCov">          0 :                 return em_get_pcs_speed_and_duplex_82575(hw, speed, duplex);</span>
<span class="lineNum">    4420 </span>            : 
<span class="lineNum">    4421 </span><span class="lineNoCov">          0 :         if (hw-&gt;mac_type &gt;= em_82543) {</span>
<span class="lineNum">    4422 </span><span class="lineNoCov">          0 :                 status = E1000_READ_REG(hw, STATUS);</span>
<span class="lineNum">    4423 </span><span class="lineNoCov">          0 :                 if (status &amp; E1000_STATUS_SPEED_1000) {</span>
<span class="lineNum">    4424 </span><span class="lineNoCov">          0 :                         *speed = SPEED_1000;</span>
<span class="lineNum">    4425 </span>            :                         DEBUGOUT(&quot;1000 Mbs, &quot;);
<span class="lineNum">    4426 </span><span class="lineNoCov">          0 :                 } else if (status &amp; E1000_STATUS_SPEED_100) {</span>
<span class="lineNum">    4427 </span><span class="lineNoCov">          0 :                         *speed = SPEED_100;</span>
<span class="lineNum">    4428 </span>            :                         DEBUGOUT(&quot;100 Mbs, &quot;);
<span class="lineNum">    4429 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    4430 </span><span class="lineNoCov">          0 :                         *speed = SPEED_10;</span>
<span class="lineNum">    4431 </span>            :                         DEBUGOUT(&quot;10 Mbs, &quot;);
<span class="lineNum">    4432 </span>            :                 }
<span class="lineNum">    4433 </span>            : 
<span class="lineNum">    4434 </span><span class="lineNoCov">          0 :                 if (status &amp; E1000_STATUS_FD) {</span>
<span class="lineNum">    4435 </span><span class="lineNoCov">          0 :                         *duplex = FULL_DUPLEX;</span>
<span class="lineNum">    4436 </span>            :                         DEBUGOUT(&quot;Full Duplex\n&quot;);
<span class="lineNum">    4437 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    4438 </span><span class="lineNoCov">          0 :                         *duplex = HALF_DUPLEX;</span>
<span class="lineNum">    4439 </span>            :                         DEBUGOUT(&quot; Half Duplex\n&quot;);
<span class="lineNum">    4440 </span>            :                 }
<span class="lineNum">    4441 </span>            :         } else {
<span class="lineNum">    4442 </span>            :                 DEBUGOUT(&quot;1000 Mbs, Full Duplex\n&quot;);
<span class="lineNum">    4443 </span><span class="lineNoCov">          0 :                 *speed = SPEED_1000;</span>
<span class="lineNum">    4444 </span><span class="lineNoCov">          0 :                 *duplex = FULL_DUPLEX;</span>
<span class="lineNum">    4445 </span>            :         }
<span class="lineNum">    4446 </span>            :         /*
<span class="lineNum">    4447 </span>            :          * IGP01 PHY may advertise full duplex operation after speed
<span class="lineNum">    4448 </span>            :          * downgrade even if it is operating at half duplex.  Here we set the
<span class="lineNum">    4449 </span>            :          * duplex settings to match the duplex in the link partner's
<span class="lineNum">    4450 </span>            :          * capabilities.
<span class="lineNum">    4451 </span>            :          */
<span class="lineNum">    4452 </span><span class="lineNoCov">          0 :         if (hw-&gt;phy_type == em_phy_igp &amp;&amp; hw-&gt;speed_downgraded) {</span>
<span class="lineNum">    4453 </span><span class="lineNoCov">          0 :                 ret_val = em_read_phy_reg(hw, PHY_AUTONEG_EXP, &amp;phy_data);</span>
<span class="lineNum">    4454 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    4455 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    4456 </span>            : 
<span class="lineNum">    4457 </span><span class="lineNoCov">          0 :                 if (!(phy_data &amp; NWAY_ER_LP_NWAY_CAPS))</span>
<span class="lineNum">    4458 </span><span class="lineNoCov">          0 :                         *duplex = HALF_DUPLEX;</span>
<span class="lineNum">    4459 </span>            :                 else {
<span class="lineNum">    4460 </span><span class="lineNoCov">          0 :                         ret_val = em_read_phy_reg(hw, PHY_LP_ABILITY,</span>
<span class="lineNum">    4461 </span>            :                             &amp;phy_data);
<span class="lineNum">    4462 </span><span class="lineNoCov">          0 :                         if (ret_val)</span>
<span class="lineNum">    4463 </span><span class="lineNoCov">          0 :                                 return ret_val;</span>
<span class="lineNum">    4464 </span><span class="lineNoCov">          0 :                         if ((*speed == SPEED_100 &amp;&amp; </span>
<span class="lineNum">    4465 </span><span class="lineNoCov">          0 :                             !(phy_data &amp; NWAY_LPAR_100TX_FD_CAPS)) ||</span>
<span class="lineNum">    4466 </span><span class="lineNoCov">          0 :                             (*speed == SPEED_10 &amp;&amp; </span>
<span class="lineNum">    4467 </span><span class="lineNoCov">          0 :                             !(phy_data &amp; NWAY_LPAR_10T_FD_CAPS)))</span>
<span class="lineNum">    4468 </span><span class="lineNoCov">          0 :                                 *duplex = HALF_DUPLEX;</span>
<span class="lineNum">    4469 </span>            :                 }
<span class="lineNum">    4470 </span>            :         }
<span class="lineNum">    4471 </span><span class="lineNoCov">          0 :         if ((hw-&gt;mac_type == em_80003es2lan) &amp;&amp;</span>
<span class="lineNum">    4472 </span><span class="lineNoCov">          0 :             (hw-&gt;media_type == em_media_type_copper)) {</span>
<span class="lineNum">    4473 </span><span class="lineNoCov">          0 :                 if (*speed == SPEED_1000)</span>
<span class="lineNum">    4474 </span><span class="lineNoCov">          0 :                         ret_val = em_configure_kmrn_for_1000(hw);</span>
<span class="lineNum">    4475 </span>            :                 else
<span class="lineNum">    4476 </span><span class="lineNoCov">          0 :                         ret_val = em_configure_kmrn_for_10_100(hw, *duplex);</span>
<span class="lineNum">    4477 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    4478 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    4479 </span>            :         }
<span class="lineNum">    4480 </span><span class="lineNoCov">          0 :         if ((hw-&gt;mac_type == em_ich8lan) &amp;&amp;</span>
<span class="lineNum">    4481 </span><span class="lineNoCov">          0 :             (hw-&gt;phy_type == em_phy_igp_3) &amp;&amp;</span>
<span class="lineNum">    4482 </span><span class="lineNoCov">          0 :             (*speed == SPEED_1000)) {</span>
<span class="lineNum">    4483 </span><span class="lineNoCov">          0 :                 ret_val = em_kumeran_lock_loss_workaround(hw);</span>
<span class="lineNum">    4484 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    4485 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    4486 </span>            :         }
<span class="lineNum">    4487 </span><span class="lineNoCov">          0 :         return E1000_SUCCESS;</span>
<span class="lineNum">    4488 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    4489 </span>            : 
<span class="lineNum">    4490 </span>            : /******************************************************************************
<span class="lineNum">    4491 </span>            :  * Blocks until autoneg completes or times out (~4.5 seconds)
<span class="lineNum">    4492 </span>            :  *
<span class="lineNum">    4493 </span>            :  * hw - Struct containing variables accessed by shared code
<a name="4494"><span class="lineNum">    4494 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    4495 </span>            : STATIC int32_t
<span class="lineNum">    4496 </span><span class="lineNoCov">          0 : em_wait_autoneg(struct em_hw *hw)</span>
<span class="lineNum">    4497 </span>            : {
<span class="lineNum">    4498 </span>            :         int32_t  ret_val;
<span class="lineNum">    4499 </span>            :         uint16_t i;
<span class="lineNum">    4500 </span><span class="lineNoCov">          0 :         uint16_t phy_data;</span>
<span class="lineNum">    4501 </span>            :         DEBUGFUNC(&quot;em_wait_autoneg&quot;);
<span class="lineNum">    4502 </span>            :         DEBUGOUT(&quot;Waiting for Auto-Neg to complete.\n&quot;);
<span class="lineNum">    4503 </span>            : 
<span class="lineNum">    4504 </span>            :         /* We will wait for autoneg to complete or 4.5 seconds to expire. */
<span class="lineNum">    4505 </span><span class="lineNoCov">          0 :         for (i = PHY_AUTO_NEG_TIME; i &gt; 0; i--) {</span>
<span class="lineNum">    4506 </span>            :                 /*
<span class="lineNum">    4507 </span>            :                  * Read the MII Status Register and wait for Auto-Neg
<span class="lineNum">    4508 </span>            :                  * Complete bit to be set.
<span class="lineNum">    4509 </span>            :                  */
<span class="lineNum">    4510 </span><span class="lineNoCov">          0 :                 ret_val = em_read_phy_reg(hw, PHY_STATUS, &amp;phy_data);</span>
<span class="lineNum">    4511 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    4512 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    4513 </span><span class="lineNoCov">          0 :                 ret_val = em_read_phy_reg(hw, PHY_STATUS, &amp;phy_data);</span>
<span class="lineNum">    4514 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    4515 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    4516 </span><span class="lineNoCov">          0 :                 if (phy_data &amp; MII_SR_AUTONEG_COMPLETE) {</span>
<span class="lineNum">    4517 </span><span class="lineNoCov">          0 :                         return E1000_SUCCESS;</span>
<span class="lineNum">    4518 </span>            :                 }
<span class="lineNum">    4519 </span><span class="lineNoCov">          0 :                 msec_delay(100);</span>
<span class="lineNum">    4520 </span>            :         }
<span class="lineNum">    4521 </span><span class="lineNoCov">          0 :         return E1000_SUCCESS;</span>
<span class="lineNum">    4522 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    4523 </span>            : 
<span class="lineNum">    4524 </span>            : /******************************************************************************
<span class="lineNum">    4525 </span>            :  * Raises the Management Data Clock
<span class="lineNum">    4526 </span>            :  *
<span class="lineNum">    4527 </span>            :  * hw - Struct containing variables accessed by shared code
<span class="lineNum">    4528 </span>            :  * ctrl - Device control register's current value
<a name="4529"><span class="lineNum">    4529 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    4530 </span>            : static void
<span class="lineNum">    4531 </span><span class="lineNoCov">          0 : em_raise_mdi_clk(struct em_hw *hw, uint32_t *ctrl)</span>
<span class="lineNum">    4532 </span>            : {
<span class="lineNum">    4533 </span>            :         /*
<span class="lineNum">    4534 </span>            :          * Raise the clock input to the Management Data Clock (by setting the
<span class="lineNum">    4535 </span>            :          * MDC bit), and then delay 10 microseconds.
<span class="lineNum">    4536 </span>            :          */
<span class="lineNum">    4537 </span><span class="lineNoCov">          0 :         E1000_WRITE_REG(hw, CTRL, (*ctrl | E1000_CTRL_MDC));</span>
<span class="lineNum">    4538 </span><span class="lineNoCov">          0 :         E1000_WRITE_FLUSH(hw);</span>
<span class="lineNum">    4539 </span><span class="lineNoCov">          0 :         usec_delay(10);</span>
<span class="lineNum">    4540 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    4541 </span>            : 
<span class="lineNum">    4542 </span>            : /******************************************************************************
<span class="lineNum">    4543 </span>            :  * Lowers the Management Data Clock
<span class="lineNum">    4544 </span>            :  *
<span class="lineNum">    4545 </span>            :  * hw - Struct containing variables accessed by shared code
<span class="lineNum">    4546 </span>            :  * ctrl - Device control register's current value
<a name="4547"><span class="lineNum">    4547 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    4548 </span>            : static void
<span class="lineNum">    4549 </span><span class="lineNoCov">          0 : em_lower_mdi_clk(struct em_hw *hw, uint32_t *ctrl)</span>
<span class="lineNum">    4550 </span>            : {
<span class="lineNum">    4551 </span>            :         /*
<span class="lineNum">    4552 </span>            :          * Lower the clock input to the Management Data Clock (by clearing
<span class="lineNum">    4553 </span>            :          * the MDC bit), and then delay 10 microseconds.
<span class="lineNum">    4554 </span>            :          */
<span class="lineNum">    4555 </span><span class="lineNoCov">          0 :         E1000_WRITE_REG(hw, CTRL, (*ctrl &amp; ~E1000_CTRL_MDC));</span>
<span class="lineNum">    4556 </span><span class="lineNoCov">          0 :         E1000_WRITE_FLUSH(hw);</span>
<span class="lineNum">    4557 </span><span class="lineNoCov">          0 :         usec_delay(10);</span>
<span class="lineNum">    4558 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    4559 </span>            : 
<span class="lineNum">    4560 </span>            : /******************************************************************************
<span class="lineNum">    4561 </span>            :  * Shifts data bits out to the PHY
<span class="lineNum">    4562 </span>            :  *
<span class="lineNum">    4563 </span>            :  * hw - Struct containing variables accessed by shared code
<span class="lineNum">    4564 </span>            :  * data - Data to send out to the PHY
<span class="lineNum">    4565 </span>            :  * count - Number of bits to shift out
<span class="lineNum">    4566 </span>            :  *
<span class="lineNum">    4567 </span>            :  * Bits are shifted out in MSB to LSB order.
<a name="4568"><span class="lineNum">    4568 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    4569 </span>            : static void
<span class="lineNum">    4570 </span><span class="lineNoCov">          0 : em_shift_out_mdi_bits(struct em_hw *hw, uint32_t data, uint16_t count)</span>
<span class="lineNum">    4571 </span>            : {
<span class="lineNum">    4572 </span><span class="lineNoCov">          0 :         uint32_t ctrl;</span>
<span class="lineNum">    4573 </span>            :         uint32_t mask;
<span class="lineNum">    4574 </span>            :         /*
<span class="lineNum">    4575 </span>            :          * We need to shift &quot;count&quot; number of bits out to the PHY. So, the
<span class="lineNum">    4576 </span>            :          * value in the &quot;data&quot; parameter will be shifted out to the PHY one
<span class="lineNum">    4577 </span>            :          * bit at a time. In order to do this, &quot;data&quot; must be broken down
<span class="lineNum">    4578 </span>            :          * into bits.
<span class="lineNum">    4579 </span>            :          */
<span class="lineNum">    4580 </span>            :         mask = 0x01;
<span class="lineNum">    4581 </span><span class="lineNoCov">          0 :         mask &lt;&lt;= (count - 1);</span>
<span class="lineNum">    4582 </span>            : 
<span class="lineNum">    4583 </span><span class="lineNoCov">          0 :         ctrl = E1000_READ_REG(hw, CTRL);</span>
<span class="lineNum">    4584 </span>            : 
<span class="lineNum">    4585 </span>            :         /* Set MDIO_DIR and MDC_DIR direction bits to be used as output 
<span class="lineNum">    4586 </span>            :          * pins. 
<span class="lineNum">    4587 </span>            :          */
<span class="lineNum">    4588 </span><span class="lineNoCov">          0 :         ctrl |= (E1000_CTRL_MDIO_DIR | E1000_CTRL_MDC_DIR);</span>
<span class="lineNum">    4589 </span>            : 
<span class="lineNum">    4590 </span><span class="lineNoCov">          0 :         while (mask) {</span>
<span class="lineNum">    4591 </span>            :                 /*
<span class="lineNum">    4592 </span>            :                  * A &quot;1&quot; is shifted out to the PHY by setting the MDIO bit to
<span class="lineNum">    4593 </span>            :                  * &quot;1&quot; and then raising and lowering the Management Data
<span class="lineNum">    4594 </span>            :                  * Clock. A &quot;0&quot; is shifted out to the PHY by setting the MDIO
<span class="lineNum">    4595 </span>            :                  * bit to &quot;0&quot; and then raising and lowering the clock.
<span class="lineNum">    4596 </span>            :                  */
<span class="lineNum">    4597 </span><span class="lineNoCov">          0 :                 if (data &amp; mask)</span>
<span class="lineNum">    4598 </span><span class="lineNoCov">          0 :                         ctrl |= E1000_CTRL_MDIO;</span>
<span class="lineNum">    4599 </span>            :                 else
<span class="lineNum">    4600 </span><span class="lineNoCov">          0 :                         ctrl &amp;= ~E1000_CTRL_MDIO;</span>
<span class="lineNum">    4601 </span>            : 
<span class="lineNum">    4602 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG(hw, CTRL, ctrl);</span>
<span class="lineNum">    4603 </span><span class="lineNoCov">          0 :                 E1000_WRITE_FLUSH(hw);</span>
<span class="lineNum">    4604 </span>            : 
<span class="lineNum">    4605 </span><span class="lineNoCov">          0 :                 usec_delay(10);</span>
<span class="lineNum">    4606 </span>            : 
<span class="lineNum">    4607 </span><span class="lineNoCov">          0 :                 em_raise_mdi_clk(hw, &amp;ctrl);</span>
<span class="lineNum">    4608 </span><span class="lineNoCov">          0 :                 em_lower_mdi_clk(hw, &amp;ctrl);</span>
<span class="lineNum">    4609 </span>            : 
<span class="lineNum">    4610 </span><span class="lineNoCov">          0 :                 mask = mask &gt;&gt; 1;</span>
<span class="lineNum">    4611 </span>            :         }
<span class="lineNum">    4612 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    4613 </span>            : 
<span class="lineNum">    4614 </span>            : /******************************************************************************
<span class="lineNum">    4615 </span>            :  * Shifts data bits in from the PHY
<span class="lineNum">    4616 </span>            :  *
<span class="lineNum">    4617 </span>            :  * hw - Struct containing variables accessed by shared code
<span class="lineNum">    4618 </span>            :  *
<span class="lineNum">    4619 </span>            :  * Bits are shifted in in MSB to LSB order.
<a name="4620"><span class="lineNum">    4620 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    4621 </span>            : static uint16_t
<span class="lineNum">    4622 </span><span class="lineNoCov">          0 : em_shift_in_mdi_bits(struct em_hw *hw)</span>
<span class="lineNum">    4623 </span>            : {
<span class="lineNum">    4624 </span><span class="lineNoCov">          0 :         uint32_t ctrl;</span>
<span class="lineNum">    4625 </span>            :         uint16_t data = 0;
<span class="lineNum">    4626 </span>            :         uint8_t  i;
<span class="lineNum">    4627 </span>            :         /*
<span class="lineNum">    4628 </span>            :          * In order to read a register from the PHY, we need to shift in a
<span class="lineNum">    4629 </span>            :          * total of 18 bits from the PHY. The first two bit (turnaround)
<span class="lineNum">    4630 </span>            :          * times are used to avoid contention on the MDIO pin when a read
<span class="lineNum">    4631 </span>            :          * operation is performed. These two bits are ignored by us and
<span class="lineNum">    4632 </span>            :          * thrown away. Bits are &quot;shifted in&quot; by raising the input to the
<span class="lineNum">    4633 </span>            :          * Management Data Clock (setting the MDC bit), and then reading the
<span class="lineNum">    4634 </span>            :          * value of the MDIO bit.
<span class="lineNum">    4635 </span>            :          */
<span class="lineNum">    4636 </span><span class="lineNoCov">          0 :         ctrl = E1000_READ_REG(hw, CTRL);</span>
<span class="lineNum">    4637 </span>            :         /*
<span class="lineNum">    4638 </span>            :          * Clear MDIO_DIR (SWDPIO1) to indicate this bit is to be used as
<span class="lineNum">    4639 </span>            :          * input.
<span class="lineNum">    4640 </span>            :          */
<span class="lineNum">    4641 </span><span class="lineNoCov">          0 :         ctrl &amp;= ~E1000_CTRL_MDIO_DIR;</span>
<span class="lineNum">    4642 </span><span class="lineNoCov">          0 :         ctrl &amp;= ~E1000_CTRL_MDIO;</span>
<span class="lineNum">    4643 </span>            : 
<span class="lineNum">    4644 </span><span class="lineNoCov">          0 :         E1000_WRITE_REG(hw, CTRL, ctrl);</span>
<span class="lineNum">    4645 </span><span class="lineNoCov">          0 :         E1000_WRITE_FLUSH(hw);</span>
<span class="lineNum">    4646 </span>            :         /*
<span class="lineNum">    4647 </span>            :          * Raise and Lower the clock before reading in the data. This
<span class="lineNum">    4648 </span>            :          * accounts for the turnaround bits. The first clock occurred when we
<span class="lineNum">    4649 </span>            :          * clocked out the last bit of the Register Address.
<span class="lineNum">    4650 </span>            :          */
<span class="lineNum">    4651 </span><span class="lineNoCov">          0 :         em_raise_mdi_clk(hw, &amp;ctrl);</span>
<span class="lineNum">    4652 </span><span class="lineNoCov">          0 :         em_lower_mdi_clk(hw, &amp;ctrl);</span>
<span class="lineNum">    4653 </span>            : 
<span class="lineNum">    4654 </span><span class="lineNoCov">          0 :         for (data = 0, i = 0; i &lt; 16; i++) {</span>
<span class="lineNum">    4655 </span><span class="lineNoCov">          0 :                 data = data &lt;&lt; 1;</span>
<span class="lineNum">    4656 </span><span class="lineNoCov">          0 :                 em_raise_mdi_clk(hw, &amp;ctrl);</span>
<span class="lineNum">    4657 </span><span class="lineNoCov">          0 :                 ctrl = E1000_READ_REG(hw, CTRL);</span>
<span class="lineNum">    4658 </span>            :                 /* Check to see if we shifted in a &quot;1&quot;. */
<span class="lineNum">    4659 </span><span class="lineNoCov">          0 :                 if (ctrl &amp; E1000_CTRL_MDIO)</span>
<span class="lineNum">    4660 </span><span class="lineNoCov">          0 :                         data |= 1;</span>
<span class="lineNum">    4661 </span><span class="lineNoCov">          0 :                 em_lower_mdi_clk(hw, &amp;ctrl);</span>
<span class="lineNum">    4662 </span>            :         }
<span class="lineNum">    4663 </span>            : 
<span class="lineNum">    4664 </span><span class="lineNoCov">          0 :         em_raise_mdi_clk(hw, &amp;ctrl);</span>
<span class="lineNum">    4665 </span><span class="lineNoCov">          0 :         em_lower_mdi_clk(hw, &amp;ctrl);</span>
<span class="lineNum">    4666 </span>            : 
<span class="lineNum">    4667 </span><span class="lineNoCov">          0 :         return data;</span>
<span class="lineNum">    4668 </span><span class="lineNoCov">          0 : }</span>
<a name="4669"><span class="lineNum">    4669 </span>            : </a>
<span class="lineNum">    4670 </span>            : STATIC int32_t
<span class="lineNum">    4671 </span><span class="lineNoCov">          0 : em_swfw_sync_acquire(struct em_hw *hw, uint16_t mask)</span>
<span class="lineNum">    4672 </span>            : {
<span class="lineNum">    4673 </span>            :         uint32_t swfw_sync = 0;
<span class="lineNum">    4674 </span><span class="lineNoCov">          0 :         uint32_t swmask = mask;</span>
<span class="lineNum">    4675 </span><span class="lineNoCov">          0 :         uint32_t fwmask = mask &lt;&lt; 16;</span>
<span class="lineNum">    4676 </span>            :         int32_t  timeout = 200;
<span class="lineNum">    4677 </span>            :         DEBUGFUNC(&quot;em_swfw_sync_acquire&quot;);
<span class="lineNum">    4678 </span>            : 
<span class="lineNum">    4679 </span><span class="lineNoCov">          0 :         if (hw-&gt;swfwhw_semaphore_present)</span>
<span class="lineNum">    4680 </span><span class="lineNoCov">          0 :                 return em_get_software_flag(hw);</span>
<span class="lineNum">    4681 </span>            : 
<span class="lineNum">    4682 </span><span class="lineNoCov">          0 :         if (!hw-&gt;swfw_sync_present)</span>
<span class="lineNum">    4683 </span><span class="lineNoCov">          0 :                 return em_get_hw_eeprom_semaphore(hw);</span>
<span class="lineNum">    4684 </span>            : 
<span class="lineNum">    4685 </span><span class="lineNoCov">          0 :         while (timeout) {</span>
<span class="lineNum">    4686 </span><span class="lineNoCov">          0 :                 if (em_get_hw_eeprom_semaphore(hw))</span>
<span class="lineNum">    4687 </span><span class="lineNoCov">          0 :                         return -E1000_ERR_SWFW_SYNC;</span>
<span class="lineNum">    4688 </span>            : 
<span class="lineNum">    4689 </span><span class="lineNoCov">          0 :                 swfw_sync = E1000_READ_REG(hw, SW_FW_SYNC);</span>
<span class="lineNum">    4690 </span><span class="lineNoCov">          0 :                 if (!(swfw_sync &amp; (fwmask | swmask))) {</span>
<span class="lineNum">    4691 </span>            :                         break;
<span class="lineNum">    4692 </span>            :                 }
<span class="lineNum">    4693 </span>            :                 /* 
<span class="lineNum">    4694 </span>            :                  * firmware currently using resource (fwmask)
<span class="lineNum">    4695 </span>            :                  * or other software thread currently using resource (swmask)
<span class="lineNum">    4696 </span>            :                  */
<span class="lineNum">    4697 </span><span class="lineNoCov">          0 :                 em_put_hw_eeprom_semaphore(hw);</span>
<span class="lineNum">    4698 </span><span class="lineNoCov">          0 :                 msec_delay_irq(5);</span>
<span class="lineNum">    4699 </span><span class="lineNoCov">          0 :                 timeout--;</span>
<span class="lineNum">    4700 </span>            :         }
<span class="lineNum">    4701 </span>            : 
<span class="lineNum">    4702 </span><span class="lineNoCov">          0 :         if (!timeout) {</span>
<span class="lineNum">    4703 </span>            :                 DEBUGOUT(&quot;Driver can't access resource, SW_FW_SYNC timeout.&quot;
<span class="lineNum">    4704 </span>            :                     &quot;\n&quot;);
<span class="lineNum">    4705 </span><span class="lineNoCov">          0 :                 return -E1000_ERR_SWFW_SYNC;</span>
<span class="lineNum">    4706 </span>            :         }
<span class="lineNum">    4707 </span><span class="lineNoCov">          0 :         swfw_sync |= swmask;</span>
<span class="lineNum">    4708 </span><span class="lineNoCov">          0 :         E1000_WRITE_REG(hw, SW_FW_SYNC, swfw_sync);</span>
<span class="lineNum">    4709 </span>            : 
<span class="lineNum">    4710 </span><span class="lineNoCov">          0 :         em_put_hw_eeprom_semaphore(hw);</span>
<span class="lineNum">    4711 </span><span class="lineNoCov">          0 :         return E1000_SUCCESS;</span>
<span class="lineNum">    4712 </span><span class="lineNoCov">          0 : }</span>
<a name="4713"><span class="lineNum">    4713 </span>            : </a>
<span class="lineNum">    4714 </span>            : STATIC void
<span class="lineNum">    4715 </span><span class="lineNoCov">          0 : em_swfw_sync_release(struct em_hw *hw, uint16_t mask)</span>
<span class="lineNum">    4716 </span>            : {
<span class="lineNum">    4717 </span>            :         uint32_t swfw_sync;
<span class="lineNum">    4718 </span><span class="lineNoCov">          0 :         uint32_t swmask = mask;</span>
<span class="lineNum">    4719 </span>            :         DEBUGFUNC(&quot;em_swfw_sync_release&quot;);
<span class="lineNum">    4720 </span>            : 
<span class="lineNum">    4721 </span><span class="lineNoCov">          0 :         if (hw-&gt;swfwhw_semaphore_present) {</span>
<span class="lineNum">    4722 </span><span class="lineNoCov">          0 :                 em_release_software_flag(hw);</span>
<span class="lineNum">    4723 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    4724 </span>            :         }
<span class="lineNum">    4725 </span><span class="lineNoCov">          0 :         if (!hw-&gt;swfw_sync_present) {</span>
<span class="lineNum">    4726 </span><span class="lineNoCov">          0 :                 em_put_hw_eeprom_semaphore(hw);</span>
<span class="lineNum">    4727 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    4728 </span>            :         }
<span class="lineNum">    4729 </span>            :         /*
<span class="lineNum">    4730 </span>            :          * if (em_get_hw_eeprom_semaphore(hw)) return -E1000_ERR_SWFW_SYNC;
<span class="lineNum">    4731 </span>            :          */
<span class="lineNum">    4732 </span><span class="lineNoCov">          0 :         while (em_get_hw_eeprom_semaphore(hw) != E1000_SUCCESS);</span>
<span class="lineNum">    4733 </span>            :         /* empty */
<span class="lineNum">    4734 </span>            : 
<span class="lineNum">    4735 </span><span class="lineNoCov">          0 :         swfw_sync = E1000_READ_REG(hw, SW_FW_SYNC);</span>
<span class="lineNum">    4736 </span><span class="lineNoCov">          0 :         swfw_sync &amp;= ~swmask;</span>
<span class="lineNum">    4737 </span><span class="lineNoCov">          0 :         E1000_WRITE_REG(hw, SW_FW_SYNC, swfw_sync);</span>
<span class="lineNum">    4738 </span>            : 
<span class="lineNum">    4739 </span><span class="lineNoCov">          0 :         em_put_hw_eeprom_semaphore(hw);</span>
<span class="lineNum">    4740 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    4741 </span>            : 
<span class="lineNum">    4742 </span>            : /****************************************************************************
<span class="lineNum">    4743 </span>            :  *  Read BM PHY wakeup register.  It works as such:
<span class="lineNum">    4744 </span>            :  *  1) Set page 769, register 17, bit 2 = 1
<span class="lineNum">    4745 </span>            :  *  2) Set page to 800 for host (801 if we were manageability)
<span class="lineNum">    4746 </span>            :  *  3) Write the address using the address opcode (0x11)
<span class="lineNum">    4747 </span>            :  *  4) Read or write the data using the data opcode (0x12)
<span class="lineNum">    4748 </span>            :  *  5) Restore 769_17.2 to its original value
<a name="4749"><span class="lineNum">    4749 </span>            :  ****************************************************************************/</a>
<span class="lineNum">    4750 </span>            : int32_t
<span class="lineNum">    4751 </span><span class="lineNoCov">          0 : em_access_phy_wakeup_reg_bm(struct em_hw *hw, uint32_t reg_addr,</span>
<span class="lineNum">    4752 </span>            :     uint16_t *phy_data, boolean_t read)
<span class="lineNum">    4753 </span>            : {
<span class="lineNum">    4754 </span>            :         int32_t ret_val;
<span class="lineNum">    4755 </span><span class="lineNoCov">          0 :         uint16_t reg = BM_PHY_REG_NUM(reg_addr);</span>
<span class="lineNum">    4756 </span><span class="lineNoCov">          0 :         uint16_t phy_reg = 0;</span>
<span class="lineNum">    4757 </span>            : 
<span class="lineNum">    4758 </span>            :         /* All operations in this function are phy address 1 */
<span class="lineNum">    4759 </span><span class="lineNoCov">          0 :         hw-&gt;phy_addr = 1;</span>
<span class="lineNum">    4760 </span>            : 
<span class="lineNum">    4761 </span>            :         /* Set page 769 */
<span class="lineNum">    4762 </span><span class="lineNoCov">          0 :         em_write_phy_reg_ex(hw, IGP01E1000_PHY_PAGE_SELECT,</span>
<span class="lineNum">    4763 </span>            :             (BM_WUC_ENABLE_PAGE &lt;&lt; PHY_PAGE_SHIFT));
<span class="lineNum">    4764 </span>            : 
<span class="lineNum">    4765 </span><span class="lineNoCov">          0 :         ret_val = em_read_phy_reg_ex(hw, BM_WUC_ENABLE_REG, &amp;phy_reg);</span>
<span class="lineNum">    4766 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">    4767 </span>            :                 goto out;
<span class="lineNum">    4768 </span>            : 
<span class="lineNum">    4769 </span>            :         /* First clear bit 4 to avoid a power state change */
<span class="lineNum">    4770 </span><span class="lineNoCov">          0 :         phy_reg &amp;= ~(BM_WUC_HOST_WU_BIT);</span>
<span class="lineNum">    4771 </span><span class="lineNoCov">          0 :         ret_val = em_write_phy_reg_ex(hw, BM_WUC_ENABLE_REG, phy_reg);</span>
<span class="lineNum">    4772 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">    4773 </span>            :                 goto out;
<span class="lineNum">    4774 </span>            : 
<span class="lineNum">    4775 </span>            :         /* Write bit 2 = 1, and clear bit 4 to 769_17 */
<span class="lineNum">    4776 </span><span class="lineNoCov">          0 :         ret_val = em_write_phy_reg_ex(hw, BM_WUC_ENABLE_REG,</span>
<span class="lineNum">    4777 </span><span class="lineNoCov">          0 :             phy_reg | BM_WUC_ENABLE_BIT);</span>
<span class="lineNum">    4778 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">    4779 </span>            :                 goto out;
<span class="lineNum">    4780 </span>            : 
<span class="lineNum">    4781 </span>            :         /* Select page 800 */
<span class="lineNum">    4782 </span><span class="lineNoCov">          0 :         ret_val = em_write_phy_reg_ex(hw, IGP01E1000_PHY_PAGE_SELECT,</span>
<span class="lineNum">    4783 </span>            :             (BM_WUC_PAGE &lt;&lt; PHY_PAGE_SHIFT));
<span class="lineNum">    4784 </span>            : 
<span class="lineNum">    4785 </span>            :         /* Write the page 800 offset value using opcode 0x11 */
<span class="lineNum">    4786 </span><span class="lineNoCov">          0 :         ret_val = em_write_phy_reg_ex(hw, BM_WUC_ADDRESS_OPCODE, reg);</span>
<span class="lineNum">    4787 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">    4788 </span>            :                 goto out;
<span class="lineNum">    4789 </span>            : 
<span class="lineNum">    4790 </span><span class="lineNoCov">          0 :         if (read)</span>
<span class="lineNum">    4791 </span>            :                 /* Read the page 800 value using opcode 0x12 */
<span class="lineNum">    4792 </span><span class="lineNoCov">          0 :                 ret_val = em_read_phy_reg_ex(hw, BM_WUC_DATA_OPCODE,</span>
<span class="lineNum">    4793 </span>            :                     phy_data);
<span class="lineNum">    4794 </span>            :         else
<span class="lineNum">    4795 </span>            :                 /* Write the page 800 value using opcode 0x12 */
<span class="lineNum">    4796 </span><span class="lineNoCov">          0 :                 ret_val = em_write_phy_reg_ex(hw, BM_WUC_DATA_OPCODE,</span>
<span class="lineNum">    4797 </span><span class="lineNoCov">          0 :                     *phy_data);</span>
<span class="lineNum">    4798 </span>            : 
<span class="lineNum">    4799 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">    4800 </span>            :                 goto out;
<span class="lineNum">    4801 </span>            : 
<span class="lineNum">    4802 </span>            :         /*
<span class="lineNum">    4803 </span>            :          * Restore 769_17.2 to its original value
<span class="lineNum">    4804 </span>            :          * Set page 769
<span class="lineNum">    4805 </span>            :          */
<span class="lineNum">    4806 </span><span class="lineNoCov">          0 :         em_write_phy_reg_ex(hw, IGP01E1000_PHY_PAGE_SELECT,</span>
<span class="lineNum">    4807 </span>            :             (BM_WUC_ENABLE_PAGE &lt;&lt; PHY_PAGE_SHIFT));
<span class="lineNum">    4808 </span>            : 
<span class="lineNum">    4809 </span>            :         /* Clear 769_17.2 */
<span class="lineNum">    4810 </span><span class="lineNoCov">          0 :         ret_val = em_write_phy_reg_ex(hw, BM_WUC_ENABLE_REG, phy_reg);</span>
<span class="lineNum">    4811 </span>            :         if (ret_val)
<span class="lineNum">    4812 </span><span class="lineNoCov">          0 :                 goto out;</span>
<span class="lineNum">    4813 </span>            : 
<span class="lineNum">    4814 </span>            : out:
<span class="lineNum">    4815 </span><span class="lineNoCov">          0 :         return ret_val;</span>
<span class="lineNum">    4816 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    4817 </span>            : 
<span class="lineNum">    4818 </span>            : /***************************************************************************
<span class="lineNum">    4819 </span>            :  *  Read HV PHY vendor specific high registers
<a name="4820"><span class="lineNum">    4820 </span>            :  ***************************************************************************/</a>
<span class="lineNum">    4821 </span>            : int32_t
<span class="lineNum">    4822 </span><span class="lineNoCov">          0 : em_access_phy_debug_regs_hv(struct em_hw *hw, uint32_t reg_addr,</span>
<span class="lineNum">    4823 </span>            :     uint16_t *phy_data, boolean_t read)
<span class="lineNum">    4824 </span>            : {
<span class="lineNum">    4825 </span>            :         int32_t ret_val;
<span class="lineNum">    4826 </span>            :         uint32_t addr_reg = 0;
<span class="lineNum">    4827 </span>            :         uint32_t data_reg = 0;
<span class="lineNum">    4828 </span>            : 
<span class="lineNum">    4829 </span>            :         /* This takes care of the difference with desktop vs mobile phy */
<span class="lineNum">    4830 </span><span class="lineNoCov">          0 :         addr_reg = (hw-&gt;phy_type == em_phy_82578) ?</span>
<span class="lineNum">    4831 </span>            :                    I82578_PHY_ADDR_REG : I82577_PHY_ADDR_REG;
<span class="lineNum">    4832 </span><span class="lineNoCov">          0 :         data_reg = addr_reg + 1;</span>
<span class="lineNum">    4833 </span>            : 
<span class="lineNum">    4834 </span>            :         /* All operations in this function are phy address 2 */
<span class="lineNum">    4835 </span><span class="lineNoCov">          0 :         hw-&gt;phy_addr = 2;</span>
<span class="lineNum">    4836 </span>            : 
<span class="lineNum">    4837 </span>            :         /* masking with 0x3F to remove the page from offset */
<span class="lineNum">    4838 </span><span class="lineNoCov">          0 :         ret_val = em_write_phy_reg_ex(hw, addr_reg, (uint16_t)reg_addr &amp; 0x3F);</span>
<span class="lineNum">    4839 </span><span class="lineNoCov">          0 :         if (ret_val) {</span>
<span class="lineNum">    4840 </span><span class="lineNoCov">          0 :                 printf(&quot;Could not write PHY the HV address register\n&quot;);</span>
<span class="lineNum">    4841 </span><span class="lineNoCov">          0 :                 goto out;</span>
<span class="lineNum">    4842 </span>            :         }
<span class="lineNum">    4843 </span>            : 
<span class="lineNum">    4844 </span>            :         /* Read or write the data value next */
<span class="lineNum">    4845 </span><span class="lineNoCov">          0 :         if (read)</span>
<span class="lineNum">    4846 </span><span class="lineNoCov">          0 :                 ret_val = em_read_phy_reg_ex(hw, data_reg, phy_data);</span>
<span class="lineNum">    4847 </span>            :         else
<span class="lineNum">    4848 </span><span class="lineNoCov">          0 :                 ret_val = em_write_phy_reg_ex(hw, data_reg, *phy_data);</span>
<span class="lineNum">    4849 </span>            : 
<span class="lineNum">    4850 </span><span class="lineNoCov">          0 :         if (ret_val) {</span>
<span class="lineNum">    4851 </span><span class="lineNoCov">          0 :                 printf(&quot;Could not read data value from HV data register\n&quot;);</span>
<span class="lineNum">    4852 </span><span class="lineNoCov">          0 :                 goto out;</span>
<span class="lineNum">    4853 </span>            :         }
<span class="lineNum">    4854 </span>            : 
<span class="lineNum">    4855 </span>            : out:
<span class="lineNum">    4856 </span><span class="lineNoCov">          0 :         return ret_val;</span>
<span class="lineNum">    4857 </span>            : }
<span class="lineNum">    4858 </span>            : 
<span class="lineNum">    4859 </span>            : /******************************************************************************
<span class="lineNum">    4860 </span>            :  * Reads or writes the value from a PHY register, if the value is on a specific
<span class="lineNum">    4861 </span>            :  * non zero page, sets the page first.
<span class="lineNum">    4862 </span>            :  * hw - Struct containing variables accessed by shared code
<span class="lineNum">    4863 </span>            :  * reg_addr - address of the PHY register to read
<a name="4864"><span class="lineNum">    4864 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    4865 </span>            : int32_t
<span class="lineNum">    4866 </span><span class="lineNoCov">          0 : em_access_phy_reg_hv(struct em_hw *hw, uint32_t reg_addr, uint16_t *phy_data,</span>
<span class="lineNum">    4867 </span>            :     boolean_t read)
<span class="lineNum">    4868 </span>            : {
<span class="lineNum">    4869 </span>            :         uint32_t ret_val;
<span class="lineNum">    4870 </span>            :         uint16_t swfw;
<span class="lineNum">    4871 </span><span class="lineNoCov">          0 :         uint16_t page = BM_PHY_REG_PAGE(reg_addr);</span>
<span class="lineNum">    4872 </span><span class="lineNoCov">          0 :         uint16_t reg = BM_PHY_REG_NUM(reg_addr);</span>
<span class="lineNum">    4873 </span>            : 
<span class="lineNum">    4874 </span>            :         DEBUGFUNC(&quot;em_access_phy_reg_hv&quot;);
<span class="lineNum">    4875 </span>            : 
<span class="lineNum">    4876 </span>            :         swfw = E1000_SWFW_PHY0_SM;
<span class="lineNum">    4877 </span>            : 
<span class="lineNum">    4878 </span><span class="lineNoCov">          0 :         if (em_swfw_sync_acquire(hw, swfw))</span>
<span class="lineNum">    4879 </span><span class="lineNoCov">          0 :                 return -E1000_ERR_SWFW_SYNC;</span>
<span class="lineNum">    4880 </span>            : 
<span class="lineNum">    4881 </span><span class="lineNoCov">          0 :         if (page == BM_WUC_PAGE) {</span>
<span class="lineNum">    4882 </span><span class="lineNoCov">          0 :                 ret_val = em_access_phy_wakeup_reg_bm(hw, reg_addr,</span>
<span class="lineNum">    4883 </span>            :                     phy_data, read);
<span class="lineNum">    4884 </span><span class="lineNoCov">          0 :                 goto release;</span>
<span class="lineNum">    4885 </span>            :         }
<span class="lineNum">    4886 </span>            : 
<span class="lineNum">    4887 </span><span class="lineNoCov">          0 :         if (page &gt;= HV_INTC_FC_PAGE_START)</span>
<span class="lineNum">    4888 </span><span class="lineNoCov">          0 :                 hw-&gt;phy_addr = 1;</span>
<span class="lineNum">    4889 </span>            :         else
<span class="lineNum">    4890 </span><span class="lineNoCov">          0 :                 hw-&gt;phy_addr = 2;</span>
<span class="lineNum">    4891 </span>            : 
<span class="lineNum">    4892 </span><span class="lineNoCov">          0 :         if (page == HV_INTC_FC_PAGE_START)</span>
<span class="lineNum">    4893 </span><span class="lineNoCov">          0 :                 page = 0;</span>
<span class="lineNum">    4894 </span>            : 
<span class="lineNum">    4895 </span>            :         /*
<span class="lineNum">    4896 </span>            :          * Workaround MDIO accesses being disabled after entering IEEE Power
<span class="lineNum">    4897 </span>            :          * Down (whenever bit 11 of the PHY Control register is set)
<span class="lineNum">    4898 </span>            :          */
<span class="lineNum">    4899 </span><span class="lineNoCov">          0 :         if (!read &amp;&amp;</span>
<span class="lineNum">    4900 </span><span class="lineNoCov">          0 :             (hw-&gt;phy_type == em_phy_82578) &amp;&amp;</span>
<span class="lineNum">    4901 </span><span class="lineNoCov">          0 :             (hw-&gt;phy_revision &gt;= 1) &amp;&amp;</span>
<span class="lineNum">    4902 </span><span class="lineNoCov">          0 :             (hw-&gt;phy_addr == 2) &amp;&amp;</span>
<span class="lineNum">    4903 </span><span class="lineNoCov">          0 :             ((MAX_PHY_REG_ADDRESS &amp; reg) == 0) &amp;&amp;</span>
<span class="lineNum">    4904 </span><span class="lineNoCov">          0 :             (*phy_data &amp; (1 &lt;&lt; 11))) {</span>
<span class="lineNum">    4905 </span><span class="lineNoCov">          0 :                 uint16_t data2 = 0x7EFF;</span>
<span class="lineNum">    4906 </span>            : 
<span class="lineNum">    4907 </span><span class="lineNoCov">          0 :                 ret_val = em_access_phy_debug_regs_hv(hw, (1 &lt;&lt; 6) | 0x3,</span>
<span class="lineNum">    4908 </span>            :                     &amp;data2, FALSE);
<span class="lineNum">    4909 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    4910 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    4911 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4912 </span>            : 
<span class="lineNum">    4913 </span><span class="lineNoCov">          0 :         if (reg_addr &gt; MAX_PHY_MULTI_PAGE_REG) {</span>
<span class="lineNum">    4914 </span><span class="lineNoCov">          0 :                 ret_val = em_write_phy_reg_ex(hw, IGP01E1000_PHY_PAGE_SELECT,</span>
<span class="lineNum">    4915 </span><span class="lineNoCov">          0 :                     (page &lt;&lt; PHY_PAGE_SHIFT));</span>
<span class="lineNum">    4916 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    4917 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    4918 </span>            :         }
<span class="lineNum">    4919 </span><span class="lineNoCov">          0 :         if (read)</span>
<span class="lineNum">    4920 </span><span class="lineNoCov">          0 :                 ret_val = em_read_phy_reg_ex(hw, MAX_PHY_REG_ADDRESS &amp; reg,</span>
<span class="lineNum">    4921 </span>            :                     phy_data);
<span class="lineNum">    4922 </span>            :         else
<span class="lineNum">    4923 </span><span class="lineNoCov">          0 :                 ret_val = em_write_phy_reg_ex(hw, MAX_PHY_REG_ADDRESS &amp; reg,</span>
<span class="lineNum">    4924 </span><span class="lineNoCov">          0 :                     *phy_data);</span>
<span class="lineNum">    4925 </span>            : release:
<span class="lineNum">    4926 </span><span class="lineNoCov">          0 :         em_swfw_sync_release(hw, swfw);</span>
<span class="lineNum">    4927 </span><span class="lineNoCov">          0 :         return ret_val;</span>
<span class="lineNum">    4928 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    4929 </span>            : 
<span class="lineNum">    4930 </span>            : /******************************************************************************
<span class="lineNum">    4931 </span>            :  * Reads the value from a PHY register, if the value is on a specific non zero
<span class="lineNum">    4932 </span>            :  * page, sets the page first.
<span class="lineNum">    4933 </span>            :  * hw - Struct containing variables accessed by shared code
<span class="lineNum">    4934 </span>            :  * reg_addr - address of the PHY register to read
<a name="4935"><span class="lineNum">    4935 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    4936 </span>            : int32_t
<span class="lineNum">    4937 </span><span class="lineNoCov">          0 : em_read_phy_reg(struct em_hw *hw, uint32_t reg_addr, uint16_t *phy_data)</span>
<span class="lineNum">    4938 </span>            : {
<span class="lineNum">    4939 </span>            :         uint32_t ret_val;
<span class="lineNum">    4940 </span>            :         uint16_t swfw;
<span class="lineNum">    4941 </span>            :         DEBUGFUNC(&quot;em_read_phy_reg&quot;);
<span class="lineNum">    4942 </span>            : 
<span class="lineNum">    4943 </span><span class="lineNoCov">          0 :         if (hw-&gt;mac_type == em_pchlan ||</span>
<span class="lineNum">    4944 </span><span class="lineNoCov">          0 :                 hw-&gt;mac_type == em_pch2lan ||</span>
<span class="lineNum">    4945 </span><span class="lineNoCov">          0 :                 hw-&gt;mac_type == em_pch_lpt ||</span>
<span class="lineNum">    4946 </span><span class="lineNoCov">          0 :                 hw-&gt;mac_type == em_pch_spt ||</span>
<span class="lineNum">    4947 </span><span class="lineNoCov">          0 :                 hw-&gt;mac_type == em_pch_cnp)</span>
<span class="lineNum">    4948 </span><span class="lineNoCov">          0 :                 return (em_access_phy_reg_hv(hw, reg_addr, phy_data, TRUE));</span>
<span class="lineNum">    4949 </span>            : 
<span class="lineNum">    4950 </span><span class="lineNoCov">          0 :         if (((hw-&gt;mac_type == em_80003es2lan) || (hw-&gt;mac_type == em_82575)) &amp;&amp;</span>
<span class="lineNum">    4951 </span><span class="lineNoCov">          0 :             (E1000_READ_REG(hw, STATUS) &amp; E1000_STATUS_FUNC_1)) {</span>
<span class="lineNum">    4952 </span>            :                 swfw = E1000_SWFW_PHY1_SM;
<span class="lineNum">    4953 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    4954 </span>            :                 swfw = E1000_SWFW_PHY0_SM;
<span class="lineNum">    4955 </span>            :         }
<span class="lineNum">    4956 </span><span class="lineNoCov">          0 :         if (em_swfw_sync_acquire(hw, swfw))</span>
<span class="lineNum">    4957 </span><span class="lineNoCov">          0 :                 return -E1000_ERR_SWFW_SYNC;</span>
<span class="lineNum">    4958 </span>            : 
<span class="lineNum">    4959 </span><span class="lineNoCov">          0 :         if ((hw-&gt;phy_type == em_phy_igp ||</span>
<span class="lineNum">    4960 </span><span class="lineNoCov">          0 :             hw-&gt;phy_type == em_phy_igp_3 ||</span>
<span class="lineNum">    4961 </span><span class="lineNoCov">          0 :             hw-&gt;phy_type == em_phy_igp_2) &amp;&amp;</span>
<span class="lineNum">    4962 </span><span class="lineNoCov">          0 :             (reg_addr &gt; MAX_PHY_MULTI_PAGE_REG)) {</span>
<span class="lineNum">    4963 </span><span class="lineNoCov">          0 :                 ret_val = em_write_phy_reg_ex(hw, IGP01E1000_PHY_PAGE_SELECT,</span>
<span class="lineNum">    4964 </span><span class="lineNoCov">          0 :                     (uint16_t) reg_addr);</span>
<span class="lineNum">    4965 </span><span class="lineNoCov">          0 :                 if (ret_val) {</span>
<span class="lineNum">    4966 </span><span class="lineNoCov">          0 :                         em_swfw_sync_release(hw, swfw);</span>
<span class="lineNum">    4967 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    4968 </span>            :                 }
<span class="lineNum">    4969 </span><span class="lineNoCov">          0 :         } else if (hw-&gt;phy_type == em_phy_gg82563) {</span>
<span class="lineNum">    4970 </span><span class="lineNoCov">          0 :                 if (((reg_addr &amp; MAX_PHY_REG_ADDRESS) &gt; MAX_PHY_MULTI_PAGE_REG) ||</span>
<span class="lineNum">    4971 </span><span class="lineNoCov">          0 :                     (hw-&gt;mac_type == em_80003es2lan)) {</span>
<span class="lineNum">    4972 </span>            :                         /* Select Configuration Page */
<span class="lineNum">    4973 </span><span class="lineNoCov">          0 :                         if ((reg_addr &amp; MAX_PHY_REG_ADDRESS) &lt;</span>
<span class="lineNum">    4974 </span>            :                             GG82563_MIN_ALT_REG) {
<span class="lineNum">    4975 </span><span class="lineNoCov">          0 :                                 ret_val = em_write_phy_reg_ex(hw,</span>
<span class="lineNum">    4976 </span>            :                                     GG82563_PHY_PAGE_SELECT, 
<span class="lineNum">    4977 </span>            :                                     (uint16_t) ((uint16_t) reg_addr &gt;&gt; 
<span class="lineNum">    4978 </span>            :                                     GG82563_PAGE_SHIFT));
<span class="lineNum">    4979 </span><span class="lineNoCov">          0 :                         } else {</span>
<span class="lineNum">    4980 </span>            :                                 /*
<span class="lineNum">    4981 </span>            :                                  * Use Alternative Page Select register to
<span class="lineNum">    4982 </span>            :                                  * access registers 30 and 31
<span class="lineNum">    4983 </span>            :                                  */
<span class="lineNum">    4984 </span><span class="lineNoCov">          0 :                                 ret_val = em_write_phy_reg_ex(hw,</span>
<span class="lineNum">    4985 </span>            :                                     GG82563_PHY_PAGE_SELECT_ALT,
<span class="lineNum">    4986 </span>            :                                     (uint16_t) ((uint16_t) reg_addr &gt;&gt; 
<span class="lineNum">    4987 </span>            :                                     GG82563_PAGE_SHIFT));
<span class="lineNum">    4988 </span>            :                         }
<span class="lineNum">    4989 </span>            : 
<span class="lineNum">    4990 </span><span class="lineNoCov">          0 :                         if (ret_val) {</span>
<span class="lineNum">    4991 </span><span class="lineNoCov">          0 :                                 em_swfw_sync_release(hw, swfw);</span>
<span class="lineNum">    4992 </span><span class="lineNoCov">          0 :                                 return ret_val;</span>
<span class="lineNum">    4993 </span>            :                         }
<span class="lineNum">    4994 </span>            :                 }
<span class="lineNum">    4995 </span><span class="lineNoCov">          0 :         } else if ((hw-&gt;phy_type == em_phy_bm) &amp;&amp; (hw-&gt;phy_revision == 1)) {</span>
<span class="lineNum">    4996 </span><span class="lineNoCov">          0 :                 if (reg_addr &gt; MAX_PHY_MULTI_PAGE_REG) {</span>
<span class="lineNum">    4997 </span><span class="lineNoCov">          0 :                         ret_val = em_write_phy_reg_ex(hw, BM_PHY_PAGE_SELECT,</span>
<span class="lineNum">    4998 </span><span class="lineNoCov">          0 :                             (uint16_t) ((uint16_t) reg_addr &gt;&gt; </span>
<span class="lineNum">    4999 </span>            :                             PHY_PAGE_SHIFT));
<span class="lineNum">    5000 </span><span class="lineNoCov">          0 :                         if (ret_val)</span>
<span class="lineNum">    5001 </span><span class="lineNoCov">          0 :                                 return ret_val;</span>
<span class="lineNum">    5002 </span>            :                 }
<span class="lineNum">    5003 </span>            :         }
<span class="lineNum">    5004 </span><span class="lineNoCov">          0 :         ret_val = em_read_phy_reg_ex(hw, MAX_PHY_REG_ADDRESS &amp; reg_addr,</span>
<span class="lineNum">    5005 </span>            :             phy_data);
<span class="lineNum">    5006 </span>            : 
<span class="lineNum">    5007 </span><span class="lineNoCov">          0 :         em_swfw_sync_release(hw, swfw);</span>
<span class="lineNum">    5008 </span><span class="lineNoCov">          0 :         return ret_val;</span>
<span class="lineNum">    5009 </span><span class="lineNoCov">          0 : }</span>
<a name="5010"><span class="lineNum">    5010 </span>            : </a>
<span class="lineNum">    5011 </span>            : STATIC int32_t
<span class="lineNum">    5012 </span><span class="lineNoCov">          0 : em_read_phy_reg_ex(struct em_hw *hw, uint32_t reg_addr, uint16_t *phy_data)</span>
<span class="lineNum">    5013 </span>            : {
<span class="lineNum">    5014 </span>            :         uint32_t i;
<span class="lineNum">    5015 </span>            :         uint32_t mdic = 0;
<span class="lineNum">    5016 </span>            :         DEBUGFUNC(&quot;em_read_phy_reg_ex&quot;);
<span class="lineNum">    5017 </span>            : 
<span class="lineNum">    5018 </span><span class="lineNoCov">          0 :         if (reg_addr &gt; MAX_PHY_REG_ADDRESS) {</span>
<span class="lineNum">    5019 </span>            :                 DEBUGOUT1(&quot;PHY Address %d is out of range\n&quot;, reg_addr);
<span class="lineNum">    5020 </span><span class="lineNoCov">          0 :                 return -E1000_ERR_PARAM;</span>
<span class="lineNum">    5021 </span>            :         }
<span class="lineNum">    5022 </span><span class="lineNoCov">          0 :         if (hw-&gt;mac_type == em_icp_xxxx) {</span>
<span class="lineNum">    5023 </span><span class="lineNoCov">          0 :                 *phy_data = gcu_miibus_readreg(hw, hw-&gt;icp_xxxx_port_num,</span>
<span class="lineNum">    5024 </span>            :                     reg_addr);
<span class="lineNum">    5025 </span><span class="lineNoCov">          0 :                 return E1000_SUCCESS;</span>
<span class="lineNum">    5026 </span>            :         }
<span class="lineNum">    5027 </span><span class="lineNoCov">          0 :         if (hw-&gt;mac_type &gt; em_82543) {</span>
<span class="lineNum">    5028 </span>            :                 /*
<span class="lineNum">    5029 </span>            :                  * Set up Op-code, Phy Address, and register address in the
<span class="lineNum">    5030 </span>            :                  * MDI Control register.  The MAC will take care of
<span class="lineNum">    5031 </span>            :                  * interfacing with the PHY to retrieve the desired data.
<span class="lineNum">    5032 </span>            :                  */
<span class="lineNum">    5033 </span><span class="lineNoCov">          0 :                 mdic = ((reg_addr &lt;&lt; E1000_MDIC_REG_SHIFT) |</span>
<span class="lineNum">    5034 </span><span class="lineNoCov">          0 :                     (hw-&gt;phy_addr &lt;&lt; E1000_MDIC_PHY_SHIFT) |</span>
<span class="lineNum">    5035 </span>            :                     (E1000_MDIC_OP_READ));
<span class="lineNum">    5036 </span>            : 
<span class="lineNum">    5037 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG(hw, MDIC, mdic);</span>
<span class="lineNum">    5038 </span>            : 
<span class="lineNum">    5039 </span>            :                 /*
<span class="lineNum">    5040 </span>            :                  * Poll the ready bit to see if the MDI read completed
<span class="lineNum">    5041 </span>            :                  * Increasing the time out as testing showed failures with
<span class="lineNum">    5042 </span>            :                  * the lower time out (from FreeBSD driver)
<span class="lineNum">    5043 </span>            :                  */
<span class="lineNum">    5044 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; 1960; i++) {</span>
<span class="lineNum">    5045 </span><span class="lineNoCov">          0 :                         usec_delay(50);</span>
<span class="lineNum">    5046 </span><span class="lineNoCov">          0 :                         mdic = E1000_READ_REG(hw, MDIC);</span>
<span class="lineNum">    5047 </span><span class="lineNoCov">          0 :                         if (mdic &amp; E1000_MDIC_READY)</span>
<span class="lineNum">    5048 </span>            :                                 break;
<span class="lineNum">    5049 </span>            :                 }
<span class="lineNum">    5050 </span><span class="lineNoCov">          0 :                 if (!(mdic &amp; E1000_MDIC_READY)) {</span>
<span class="lineNum">    5051 </span>            :                         DEBUGOUT(&quot;MDI Read did not complete\n&quot;);
<span class="lineNum">    5052 </span><span class="lineNoCov">          0 :                         return -E1000_ERR_PHY;</span>
<span class="lineNum">    5053 </span>            :                 }
<span class="lineNum">    5054 </span><span class="lineNoCov">          0 :                 if (mdic &amp; E1000_MDIC_ERROR) {</span>
<span class="lineNum">    5055 </span>            :                         DEBUGOUT(&quot;MDI Error\n&quot;);
<span class="lineNum">    5056 </span><span class="lineNoCov">          0 :                         return -E1000_ERR_PHY;</span>
<span class="lineNum">    5057 </span>            :                 }
<span class="lineNum">    5058 </span><span class="lineNoCov">          0 :                 *phy_data = (uint16_t) mdic;</span>
<span class="lineNum">    5059 </span>            : 
<span class="lineNum">    5060 </span><span class="lineNoCov">          0 :                 if (hw-&gt;mac_type == em_pch2lan || hw-&gt;mac_type == em_pch_lpt ||</span>
<span class="lineNum">    5061 </span><span class="lineNoCov">          0 :                     hw-&gt;mac_type == em_pch_spt || hw-&gt;mac_type == em_pch_cnp)</span>
<span class="lineNum">    5062 </span><span class="lineNoCov">          0 :                         usec_delay(100);</span>
<span class="lineNum">    5063 </span>            :         } else {
<span class="lineNum">    5064 </span>            :                 /*
<span class="lineNum">    5065 </span>            :                  * We must first send a preamble through the MDIO pin to
<span class="lineNum">    5066 </span>            :                  * signal the beginning of an MII instruction.  This is done
<span class="lineNum">    5067 </span>            :                  * by sending 32 consecutive &quot;1&quot; bits.
<span class="lineNum">    5068 </span>            :                  */
<span class="lineNum">    5069 </span><span class="lineNoCov">          0 :                 em_shift_out_mdi_bits(hw, PHY_PREAMBLE, PHY_PREAMBLE_SIZE);</span>
<span class="lineNum">    5070 </span>            :                 /*
<span class="lineNum">    5071 </span>            :                  * Now combine the next few fields that are required for a
<span class="lineNum">    5072 </span>            :                  * read operation.  We use this method instead of calling the
<span class="lineNum">    5073 </span>            :                  * em_shift_out_mdi_bits routine five different times. The
<span class="lineNum">    5074 </span>            :                  * format of a MII read instruction consists of a shift out
<span class="lineNum">    5075 </span>            :                  * of 14 bits and is defined as follows: &lt;Preamble&gt;&lt;SOF&gt;&lt;Op
<span class="lineNum">    5076 </span>            :                  * Code&gt;&lt;Phy Addr&gt;&lt;Reg Addr&gt; followed by a shift in of 18
<span class="lineNum">    5077 </span>            :                  * bits.  This first two bits shifted in are TurnAround bits
<span class="lineNum">    5078 </span>            :                  * used to avoid contention on the MDIO pin when a READ
<span class="lineNum">    5079 </span>            :                  * operation is performed.  These two bits are thrown away
<span class="lineNum">    5080 </span>            :                  * followed by a shift in of 16 bits which contains the
<span class="lineNum">    5081 </span>            :                  * desired data.
<span class="lineNum">    5082 </span>            :                  */
<span class="lineNum">    5083 </span><span class="lineNoCov">          0 :                 mdic = ((reg_addr) | (hw-&gt;phy_addr &lt;&lt; 5) |</span>
<span class="lineNum">    5084 </span><span class="lineNoCov">          0 :                     (PHY_OP_READ &lt;&lt; 10) | (PHY_SOF &lt;&lt; 12));</span>
<span class="lineNum">    5085 </span>            : 
<span class="lineNum">    5086 </span><span class="lineNoCov">          0 :                 em_shift_out_mdi_bits(hw, mdic, 14);</span>
<span class="lineNum">    5087 </span>            :                 /*
<span class="lineNum">    5088 </span>            :                  * Now that we've shifted out the read command to the MII, we
<span class="lineNum">    5089 </span>            :                  * need to &quot;shift in&quot; the 16-bit value (18 total bits) of the
<span class="lineNum">    5090 </span>            :                  * requested PHY register address.
<span class="lineNum">    5091 </span>            :                  */
<span class="lineNum">    5092 </span><span class="lineNoCov">          0 :                 *phy_data = em_shift_in_mdi_bits(hw);</span>
<span class="lineNum">    5093 </span>            :         }
<span class="lineNum">    5094 </span><span class="lineNoCov">          0 :         return E1000_SUCCESS;</span>
<span class="lineNum">    5095 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    5096 </span>            : 
<span class="lineNum">    5097 </span>            : /******************************************************************************
<span class="lineNum">    5098 </span>            :  * Writes a value to a PHY register
<span class="lineNum">    5099 </span>            :  *
<span class="lineNum">    5100 </span>            :  * hw - Struct containing variables accessed by shared code
<span class="lineNum">    5101 </span>            :  * reg_addr - address of the PHY register to write
<span class="lineNum">    5102 </span>            :  * data - data to write to the PHY
<a name="5103"><span class="lineNum">    5103 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    5104 </span>            : int32_t
<span class="lineNum">    5105 </span><span class="lineNoCov">          0 : em_write_phy_reg(struct em_hw *hw, uint32_t reg_addr, uint16_t phy_data)</span>
<span class="lineNum">    5106 </span>            : {
<span class="lineNum">    5107 </span>            :         uint32_t ret_val;
<span class="lineNum">    5108 </span>            :         DEBUGFUNC(&quot;em_write_phy_reg&quot;);
<span class="lineNum">    5109 </span>            : 
<span class="lineNum">    5110 </span><span class="lineNoCov">          0 :         if (hw-&gt;mac_type == em_pchlan ||</span>
<span class="lineNum">    5111 </span><span class="lineNoCov">          0 :                 hw-&gt;mac_type == em_pch2lan ||</span>
<span class="lineNum">    5112 </span><span class="lineNoCov">          0 :                 hw-&gt;mac_type == em_pch_lpt ||</span>
<span class="lineNum">    5113 </span><span class="lineNoCov">          0 :                 hw-&gt;mac_type == em_pch_spt ||</span>
<span class="lineNum">    5114 </span><span class="lineNoCov">          0 :                 hw-&gt;mac_type == em_pch_cnp)</span>
<span class="lineNum">    5115 </span><span class="lineNoCov">          0 :                 return (em_access_phy_reg_hv(hw, reg_addr, &amp;phy_data, FALSE));</span>
<span class="lineNum">    5116 </span>            : 
<span class="lineNum">    5117 </span><span class="lineNoCov">          0 :         if (em_swfw_sync_acquire(hw, hw-&gt;swfw))</span>
<span class="lineNum">    5118 </span><span class="lineNoCov">          0 :                 return -E1000_ERR_SWFW_SYNC;</span>
<span class="lineNum">    5119 </span>            : 
<span class="lineNum">    5120 </span><span class="lineNoCov">          0 :         if ((hw-&gt;phy_type == em_phy_igp ||</span>
<span class="lineNum">    5121 </span><span class="lineNoCov">          0 :             hw-&gt;phy_type == em_phy_igp_3 ||</span>
<span class="lineNum">    5122 </span><span class="lineNoCov">          0 :             hw-&gt;phy_type == em_phy_igp_2) &amp;&amp;</span>
<span class="lineNum">    5123 </span><span class="lineNoCov">          0 :             (reg_addr &gt; MAX_PHY_MULTI_PAGE_REG)) {</span>
<span class="lineNum">    5124 </span><span class="lineNoCov">          0 :                 ret_val = em_write_phy_reg_ex(hw, IGP01E1000_PHY_PAGE_SELECT,</span>
<span class="lineNum">    5125 </span><span class="lineNoCov">          0 :                     (uint16_t) reg_addr);</span>
<span class="lineNum">    5126 </span><span class="lineNoCov">          0 :                 if (ret_val) {</span>
<span class="lineNum">    5127 </span><span class="lineNoCov">          0 :                         em_swfw_sync_release(hw, hw-&gt;swfw);</span>
<span class="lineNum">    5128 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    5129 </span>            :                 }
<span class="lineNum">    5130 </span><span class="lineNoCov">          0 :         } else if (hw-&gt;phy_type == em_phy_gg82563) {</span>
<span class="lineNum">    5131 </span><span class="lineNoCov">          0 :                 if (((reg_addr &amp; MAX_PHY_REG_ADDRESS) &gt; MAX_PHY_MULTI_PAGE_REG) ||</span>
<span class="lineNum">    5132 </span><span class="lineNoCov">          0 :                     (hw-&gt;mac_type == em_80003es2lan)) {</span>
<span class="lineNum">    5133 </span>            :                         /* Select Configuration Page */
<span class="lineNum">    5134 </span><span class="lineNoCov">          0 :                         if ((reg_addr &amp; MAX_PHY_REG_ADDRESS) &lt; </span>
<span class="lineNum">    5135 </span>            :                             GG82563_MIN_ALT_REG) {
<span class="lineNum">    5136 </span><span class="lineNoCov">          0 :                                 ret_val = em_write_phy_reg_ex(hw, </span>
<span class="lineNum">    5137 </span>            :                                     GG82563_PHY_PAGE_SELECT,
<span class="lineNum">    5138 </span>            :                                     (uint16_t) ((uint16_t) reg_addr &gt;&gt; 
<span class="lineNum">    5139 </span>            :                                     GG82563_PAGE_SHIFT));
<span class="lineNum">    5140 </span><span class="lineNoCov">          0 :                         } else {</span>
<span class="lineNum">    5141 </span>            :                                 /*
<span class="lineNum">    5142 </span>            :                                  * Use Alternative Page Select register to
<span class="lineNum">    5143 </span>            :                                  * access registers 30 and 31
<span class="lineNum">    5144 </span>            :                                  */
<span class="lineNum">    5145 </span><span class="lineNoCov">          0 :                                 ret_val = em_write_phy_reg_ex(hw,</span>
<span class="lineNum">    5146 </span>            :                                     GG82563_PHY_PAGE_SELECT_ALT,
<span class="lineNum">    5147 </span>            :                                     (uint16_t) ((uint16_t) reg_addr &gt;&gt; 
<span class="lineNum">    5148 </span>            :                                     GG82563_PAGE_SHIFT));
<span class="lineNum">    5149 </span>            :                         }
<span class="lineNum">    5150 </span>            : 
<span class="lineNum">    5151 </span><span class="lineNoCov">          0 :                         if (ret_val) {</span>
<span class="lineNum">    5152 </span><span class="lineNoCov">          0 :                                 em_swfw_sync_release(hw, hw-&gt;swfw);</span>
<span class="lineNum">    5153 </span><span class="lineNoCov">          0 :                                 return ret_val;</span>
<span class="lineNum">    5154 </span>            :                         }
<span class="lineNum">    5155 </span>            :                 }
<span class="lineNum">    5156 </span><span class="lineNoCov">          0 :         } else if ((hw-&gt;phy_type == em_phy_bm) &amp;&amp; (hw-&gt;phy_revision == 1)) {</span>
<span class="lineNum">    5157 </span><span class="lineNoCov">          0 :                 if (reg_addr &gt; MAX_PHY_MULTI_PAGE_REG) {</span>
<span class="lineNum">    5158 </span><span class="lineNoCov">          0 :                         ret_val = em_write_phy_reg_ex(hw, BM_PHY_PAGE_SELECT,</span>
<span class="lineNum">    5159 </span><span class="lineNoCov">          0 :                             (uint16_t) ((uint16_t) reg_addr &gt;&gt; </span>
<span class="lineNum">    5160 </span>            :                             PHY_PAGE_SHIFT));
<span class="lineNum">    5161 </span><span class="lineNoCov">          0 :                         if (ret_val)</span>
<span class="lineNum">    5162 </span><span class="lineNoCov">          0 :                                 return ret_val;</span>
<span class="lineNum">    5163 </span>            :                 }
<span class="lineNum">    5164 </span>            :         }
<span class="lineNum">    5165 </span><span class="lineNoCov">          0 :         ret_val = em_write_phy_reg_ex(hw, MAX_PHY_REG_ADDRESS &amp; reg_addr,</span>
<span class="lineNum">    5166 </span><span class="lineNoCov">          0 :             phy_data);</span>
<span class="lineNum">    5167 </span>            : 
<span class="lineNum">    5168 </span><span class="lineNoCov">          0 :         em_swfw_sync_release(hw, hw-&gt;swfw);</span>
<span class="lineNum">    5169 </span><span class="lineNoCov">          0 :         return ret_val;</span>
<span class="lineNum">    5170 </span><span class="lineNoCov">          0 : }</span>
<a name="5171"><span class="lineNum">    5171 </span>            : </a>
<span class="lineNum">    5172 </span>            : STATIC int32_t
<span class="lineNum">    5173 </span><span class="lineNoCov">          0 : em_write_phy_reg_ex(struct em_hw *hw, uint32_t reg_addr, uint16_t phy_data)</span>
<span class="lineNum">    5174 </span>            : {
<span class="lineNum">    5175 </span>            :         uint32_t i;
<span class="lineNum">    5176 </span>            :         uint32_t mdic = 0;
<span class="lineNum">    5177 </span>            :         DEBUGFUNC(&quot;em_write_phy_reg_ex&quot;);
<span class="lineNum">    5178 </span>            : 
<span class="lineNum">    5179 </span><span class="lineNoCov">          0 :         if (reg_addr &gt; MAX_PHY_REG_ADDRESS) {</span>
<span class="lineNum">    5180 </span>            :                 DEBUGOUT1(&quot;PHY Address %d is out of range\n&quot;, reg_addr);
<span class="lineNum">    5181 </span><span class="lineNoCov">          0 :                 return -E1000_ERR_PARAM;</span>
<span class="lineNum">    5182 </span>            :         }
<span class="lineNum">    5183 </span><span class="lineNoCov">          0 :         if (hw-&gt;mac_type == em_icp_xxxx) {</span>
<span class="lineNum">    5184 </span><span class="lineNoCov">          0 :                 gcu_miibus_writereg(hw, hw-&gt;icp_xxxx_port_num,</span>
<span class="lineNum">    5185 </span><span class="lineNoCov">          0 :                     reg_addr, phy_data);</span>
<span class="lineNum">    5186 </span><span class="lineNoCov">          0 :                 return E1000_SUCCESS;</span>
<span class="lineNum">    5187 </span>            :         }
<span class="lineNum">    5188 </span><span class="lineNoCov">          0 :         if (hw-&gt;mac_type &gt; em_82543) {</span>
<span class="lineNum">    5189 </span>            :                 /*
<span class="lineNum">    5190 </span>            :                  * Set up Op-code, Phy Address, register address, and data
<span class="lineNum">    5191 </span>            :                  * intended for the PHY register in the MDI Control register.
<span class="lineNum">    5192 </span>            :                  * The MAC will take care of interfacing with the PHY to send
<span class="lineNum">    5193 </span>            :                  * the desired data.
<span class="lineNum">    5194 </span>            :                  */
<span class="lineNum">    5195 </span><span class="lineNoCov">          0 :                 mdic = (((uint32_t) phy_data) |</span>
<span class="lineNum">    5196 </span><span class="lineNoCov">          0 :                         (reg_addr &lt;&lt; E1000_MDIC_REG_SHIFT) |</span>
<span class="lineNum">    5197 </span><span class="lineNoCov">          0 :                         (hw-&gt;phy_addr &lt;&lt; E1000_MDIC_PHY_SHIFT) |</span>
<span class="lineNum">    5198 </span>            :                         (E1000_MDIC_OP_WRITE));
<span class="lineNum">    5199 </span>            : 
<span class="lineNum">    5200 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG(hw, MDIC, mdic);</span>
<span class="lineNum">    5201 </span>            : 
<span class="lineNum">    5202 </span>            :                 /* Poll the ready bit to see if the MDI read completed */
<span class="lineNum">    5203 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; 641; i++) {</span>
<span class="lineNum">    5204 </span><span class="lineNoCov">          0 :                         usec_delay(5);</span>
<span class="lineNum">    5205 </span><span class="lineNoCov">          0 :                         mdic = E1000_READ_REG(hw, MDIC);</span>
<span class="lineNum">    5206 </span><span class="lineNoCov">          0 :                         if (mdic &amp; E1000_MDIC_READY)</span>
<span class="lineNum">    5207 </span>            :                                 break;
<span class="lineNum">    5208 </span>            :                 }
<span class="lineNum">    5209 </span><span class="lineNoCov">          0 :                 if (!(mdic &amp; E1000_MDIC_READY)) {</span>
<span class="lineNum">    5210 </span>            :                         DEBUGOUT(&quot;MDI Write did not complete\n&quot;);
<span class="lineNum">    5211 </span><span class="lineNoCov">          0 :                         return -E1000_ERR_PHY;</span>
<span class="lineNum">    5212 </span>            :                 }
<span class="lineNum">    5213 </span>            : 
<span class="lineNum">    5214 </span><span class="lineNoCov">          0 :                 if (hw-&gt;mac_type == em_pch2lan || hw-&gt;mac_type == em_pch_lpt ||</span>
<span class="lineNum">    5215 </span><span class="lineNoCov">          0 :                     hw-&gt;mac_type == em_pch_spt || hw-&gt;mac_type == em_pch_cnp)</span>
<span class="lineNum">    5216 </span><span class="lineNoCov">          0 :                         usec_delay(100);</span>
<span class="lineNum">    5217 </span>            :         } else {
<span class="lineNum">    5218 </span>            :                 /*
<span class="lineNum">    5219 </span>            :                  * We'll need to use the SW defined pins to shift the write
<span class="lineNum">    5220 </span>            :                  * command out to the PHY. We first send a preamble to the
<span class="lineNum">    5221 </span>            :                  * PHY to signal the beginning of the MII instruction.  This
<span class="lineNum">    5222 </span>            :                  * is done by sending 32 consecutive &quot;1&quot; bits.
<span class="lineNum">    5223 </span>            :                  */
<span class="lineNum">    5224 </span><span class="lineNoCov">          0 :                 em_shift_out_mdi_bits(hw, PHY_PREAMBLE, PHY_PREAMBLE_SIZE);</span>
<span class="lineNum">    5225 </span>            :                 /*
<span class="lineNum">    5226 </span>            :                  * Now combine the remaining required fields that will
<span class="lineNum">    5227 </span>            :                  * indicate a write operation. We use this method instead of
<span class="lineNum">    5228 </span>            :                  * calling the em_shift_out_mdi_bits routine for each field
<span class="lineNum">    5229 </span>            :                  * in the command. The format of a MII write instruction is
<span class="lineNum">    5230 </span>            :                  * as follows: &lt;Preamble&gt;&lt;SOF&gt;&lt;Op Code&gt;&lt;Phy Addr&gt;&lt;Reg
<span class="lineNum">    5231 </span>            :                  * Addr&gt;&lt;Turnaround&gt;&lt;Data&gt;.
<span class="lineNum">    5232 </span>            :                  */
<span class="lineNum">    5233 </span><span class="lineNoCov">          0 :                 mdic = ((PHY_TURNAROUND) | (reg_addr &lt;&lt; 2) | </span>
<span class="lineNum">    5234 </span><span class="lineNoCov">          0 :                     (hw-&gt;phy_addr &lt;&lt; 7) | (PHY_OP_WRITE &lt;&lt; 12) | </span>
<span class="lineNum">    5235 </span>            :                     (PHY_SOF &lt;&lt; 14));
<span class="lineNum">    5236 </span><span class="lineNoCov">          0 :                 mdic &lt;&lt;= 16;</span>
<span class="lineNum">    5237 </span><span class="lineNoCov">          0 :                 mdic |= (uint32_t) phy_data;</span>
<span class="lineNum">    5238 </span>            : 
<span class="lineNum">    5239 </span><span class="lineNoCov">          0 :                 em_shift_out_mdi_bits(hw, mdic, 32);</span>
<span class="lineNum">    5240 </span>            :         }
<span class="lineNum">    5241 </span>            : 
<span class="lineNum">    5242 </span><span class="lineNoCov">          0 :         return E1000_SUCCESS;</span>
<span class="lineNum">    5243 </span><span class="lineNoCov">          0 : }</span>
<a name="5244"><span class="lineNum">    5244 </span>            : </a>
<span class="lineNum">    5245 </span>            : STATIC int32_t
<span class="lineNum">    5246 </span><span class="lineNoCov">          0 : em_read_kmrn_reg(struct em_hw *hw, uint32_t reg_addr, uint16_t *data)</span>
<span class="lineNum">    5247 </span>            : {
<span class="lineNum">    5248 </span>            :         uint32_t reg_val;
<span class="lineNum">    5249 </span>            :         DEBUGFUNC(&quot;em_read_kmrn_reg&quot;);
<span class="lineNum">    5250 </span>            : 
<span class="lineNum">    5251 </span><span class="lineNoCov">          0 :         if (em_swfw_sync_acquire(hw, hw-&gt;swfw))</span>
<span class="lineNum">    5252 </span><span class="lineNoCov">          0 :                 return -E1000_ERR_SWFW_SYNC;</span>
<span class="lineNum">    5253 </span>            : 
<span class="lineNum">    5254 </span>            :         /* Write register address */
<span class="lineNum">    5255 </span><span class="lineNoCov">          0 :         reg_val = ((reg_addr &lt;&lt; E1000_KUMCTRLSTA_OFFSET_SHIFT) &amp;</span>
<span class="lineNum">    5256 </span><span class="lineNoCov">          0 :             E1000_KUMCTRLSTA_OFFSET) |</span>
<span class="lineNum">    5257 </span>            :             E1000_KUMCTRLSTA_REN;
<span class="lineNum">    5258 </span>            : 
<span class="lineNum">    5259 </span><span class="lineNoCov">          0 :         E1000_WRITE_REG(hw, KUMCTRLSTA, reg_val);</span>
<span class="lineNum">    5260 </span><span class="lineNoCov">          0 :         usec_delay(2);</span>
<span class="lineNum">    5261 </span>            : 
<span class="lineNum">    5262 </span>            :         /* Read the data returned */
<span class="lineNum">    5263 </span><span class="lineNoCov">          0 :         reg_val = E1000_READ_REG(hw, KUMCTRLSTA);</span>
<span class="lineNum">    5264 </span><span class="lineNoCov">          0 :         *data = (uint16_t) reg_val;</span>
<span class="lineNum">    5265 </span>            : 
<span class="lineNum">    5266 </span><span class="lineNoCov">          0 :         em_swfw_sync_release(hw, hw-&gt;swfw);</span>
<span class="lineNum">    5267 </span><span class="lineNoCov">          0 :         return E1000_SUCCESS;</span>
<span class="lineNum">    5268 </span><span class="lineNoCov">          0 : }</span>
<a name="5269"><span class="lineNum">    5269 </span>            : </a>
<span class="lineNum">    5270 </span>            : STATIC int32_t
<span class="lineNum">    5271 </span><span class="lineNoCov">          0 : em_write_kmrn_reg(struct em_hw *hw, uint32_t reg_addr, uint16_t data)</span>
<span class="lineNum">    5272 </span>            : {
<span class="lineNum">    5273 </span>            :         uint32_t reg_val;
<span class="lineNum">    5274 </span>            :         DEBUGFUNC(&quot;em_write_kmrn_reg&quot;);
<span class="lineNum">    5275 </span>            : 
<span class="lineNum">    5276 </span><span class="lineNoCov">          0 :         if (em_swfw_sync_acquire(hw, hw-&gt;swfw))</span>
<span class="lineNum">    5277 </span><span class="lineNoCov">          0 :                 return -E1000_ERR_SWFW_SYNC;</span>
<span class="lineNum">    5278 </span>            : 
<span class="lineNum">    5279 </span><span class="lineNoCov">          0 :         reg_val = ((reg_addr &lt;&lt; E1000_KUMCTRLSTA_OFFSET_SHIFT) &amp;</span>
<span class="lineNum">    5280 </span><span class="lineNoCov">          0 :             E1000_KUMCTRLSTA_OFFSET) | data;</span>
<span class="lineNum">    5281 </span>            : 
<span class="lineNum">    5282 </span><span class="lineNoCov">          0 :         E1000_WRITE_REG(hw, KUMCTRLSTA, reg_val);</span>
<span class="lineNum">    5283 </span><span class="lineNoCov">          0 :         usec_delay(2);</span>
<span class="lineNum">    5284 </span>            : 
<span class="lineNum">    5285 </span><span class="lineNoCov">          0 :         em_swfw_sync_release(hw, hw-&gt;swfw);</span>
<span class="lineNum">    5286 </span><span class="lineNoCov">          0 :         return E1000_SUCCESS;</span>
<span class="lineNum">    5287 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    5288 </span>            : 
<span class="lineNum">    5289 </span>            : /******************************************************************************
<span class="lineNum">    5290 </span>            :  * Returns the PHY to the power-on reset state
<span class="lineNum">    5291 </span>            :  *
<span class="lineNum">    5292 </span>            :  * hw - Struct containing variables accessed by shared code
<a name="5293"><span class="lineNum">    5293 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    5294 </span>            : int32_t
<span class="lineNum">    5295 </span><span class="lineNoCov">          0 : em_phy_hw_reset(struct em_hw *hw)</span>
<span class="lineNum">    5296 </span>            : {
<span class="lineNum">    5297 </span>            :         uint32_t ctrl, ctrl_ext;
<span class="lineNum">    5298 </span>            :         uint32_t led_ctrl;
<span class="lineNum">    5299 </span>            :         int32_t  ret_val;
<span class="lineNum">    5300 </span>            :         DEBUGFUNC(&quot;em_phy_hw_reset&quot;);
<span class="lineNum">    5301 </span>            :         /*
<span class="lineNum">    5302 </span>            :          * In the case of the phy reset being blocked, it's not an error, we
<span class="lineNum">    5303 </span>            :          * simply return success without performing the reset.
<span class="lineNum">    5304 </span>            :          */
<span class="lineNum">    5305 </span><span class="lineNoCov">          0 :         ret_val = em_check_phy_reset_block(hw);</span>
<span class="lineNum">    5306 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">    5307 </span><span class="lineNoCov">          0 :                 return E1000_SUCCESS;</span>
<span class="lineNum">    5308 </span>            : 
<span class="lineNum">    5309 </span>            :         DEBUGOUT(&quot;Resetting Phy...\n&quot;);
<span class="lineNum">    5310 </span>            : 
<span class="lineNum">    5311 </span><span class="lineNoCov">          0 :         if (hw-&gt;mac_type &gt; em_82543 &amp;&amp; hw-&gt;mac_type != em_icp_xxxx) {</span>
<span class="lineNum">    5312 </span><span class="lineNoCov">          0 :                 if (em_swfw_sync_acquire(hw, hw-&gt;swfw)) {</span>
<span class="lineNum">    5313 </span>            :                         DEBUGOUT(&quot;Unable to acquire swfw sync\n&quot;);
<span class="lineNum">    5314 </span><span class="lineNoCov">          0 :                         return -E1000_ERR_SWFW_SYNC;</span>
<span class="lineNum">    5315 </span>            :                 }
<span class="lineNum">    5316 </span>            :                 /*
<span class="lineNum">    5317 </span>            :                  * Read the device control register and assert the
<span class="lineNum">    5318 </span>            :                  * E1000_CTRL_PHY_RST bit. Then, take it out of reset. For
<span class="lineNum">    5319 </span>            :                  * pre-em_82571 hardware, we delay for 10ms between the
<span class="lineNum">    5320 </span>            :                  * assert and deassert.  For em_82571 hardware and later, we
<span class="lineNum">    5321 </span>            :                  * instead delay for 50us between and 10ms after the
<span class="lineNum">    5322 </span>            :                  * deassertion.
<span class="lineNum">    5323 </span>            :                  */
<span class="lineNum">    5324 </span><span class="lineNoCov">          0 :                 ctrl = E1000_READ_REG(hw, CTRL);</span>
<span class="lineNum">    5325 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG(hw, CTRL, ctrl | E1000_CTRL_PHY_RST);</span>
<span class="lineNum">    5326 </span><span class="lineNoCov">          0 :                 E1000_WRITE_FLUSH(hw);</span>
<span class="lineNum">    5327 </span>            : 
<span class="lineNum">    5328 </span><span class="lineNoCov">          0 :                 if (hw-&gt;mac_type &lt; em_82571)</span>
<span class="lineNum">    5329 </span><span class="lineNoCov">          0 :                         msec_delay(10);</span>
<span class="lineNum">    5330 </span>            :                 else
<span class="lineNum">    5331 </span><span class="lineNoCov">          0 :                         usec_delay(100);</span>
<span class="lineNum">    5332 </span>            : 
<span class="lineNum">    5333 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG(hw, CTRL, ctrl);</span>
<span class="lineNum">    5334 </span><span class="lineNoCov">          0 :                 E1000_WRITE_FLUSH(hw);</span>
<span class="lineNum">    5335 </span>            : 
<span class="lineNum">    5336 </span><span class="lineNoCov">          0 :                 if (hw-&gt;mac_type &gt;= em_82571)</span>
<span class="lineNum">    5337 </span><span class="lineNoCov">          0 :                         msec_delay_irq(10);</span>
<span class="lineNum">    5338 </span><span class="lineNoCov">          0 :                 em_swfw_sync_release(hw, hw-&gt;swfw);</span>
<span class="lineNum">    5339 </span>            :                 /*
<span class="lineNum">    5340 </span>            :                  * the M88E1141_E_PHY_ID might need reset here, but nothing
<span class="lineNum">    5341 </span>            :                  * proves it
<span class="lineNum">    5342 </span>            :                  */
<span class="lineNum">    5343 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    5344 </span>            :                 /*
<span class="lineNum">    5345 </span>            :                  * Read the Extended Device Control Register, assert the
<span class="lineNum">    5346 </span>            :                  * PHY_RESET_DIR bit to put the PHY into reset. Then, take it
<span class="lineNum">    5347 </span>            :                  * out of reset.
<span class="lineNum">    5348 </span>            :                  */
<span class="lineNum">    5349 </span><span class="lineNoCov">          0 :                 ctrl_ext = E1000_READ_REG(hw, CTRL_EXT);</span>
<span class="lineNum">    5350 </span><span class="lineNoCov">          0 :                 ctrl_ext |= E1000_CTRL_EXT_SDP4_DIR;</span>
<span class="lineNum">    5351 </span><span class="lineNoCov">          0 :                 ctrl_ext &amp;= ~E1000_CTRL_EXT_SDP4_DATA;</span>
<span class="lineNum">    5352 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG(hw, CTRL_EXT, ctrl_ext);</span>
<span class="lineNum">    5353 </span><span class="lineNoCov">          0 :                 E1000_WRITE_FLUSH(hw);</span>
<span class="lineNum">    5354 </span><span class="lineNoCov">          0 :                 msec_delay(10);</span>
<span class="lineNum">    5355 </span><span class="lineNoCov">          0 :                 ctrl_ext |= E1000_CTRL_EXT_SDP4_DATA;</span>
<span class="lineNum">    5356 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG(hw, CTRL_EXT, ctrl_ext);</span>
<span class="lineNum">    5357 </span><span class="lineNoCov">          0 :                 E1000_WRITE_FLUSH(hw);</span>
<span class="lineNum">    5358 </span>            :         }
<span class="lineNum">    5359 </span><span class="lineNoCov">          0 :         usec_delay(150);</span>
<span class="lineNum">    5360 </span>            : 
<span class="lineNum">    5361 </span><span class="lineNoCov">          0 :         if ((hw-&gt;mac_type == em_82541) || (hw-&gt;mac_type == em_82547)) {</span>
<span class="lineNum">    5362 </span>            :                 /* Configure activity LED after PHY reset */
<span class="lineNum">    5363 </span><span class="lineNoCov">          0 :                 led_ctrl = E1000_READ_REG(hw, LEDCTL);</span>
<span class="lineNum">    5364 </span><span class="lineNoCov">          0 :                 led_ctrl &amp;= IGP_ACTIVITY_LED_MASK;</span>
<span class="lineNum">    5365 </span><span class="lineNoCov">          0 :                 led_ctrl |= (IGP_ACTIVITY_LED_ENABLE | IGP_LED3_MODE);</span>
<span class="lineNum">    5366 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG(hw, LEDCTL, led_ctrl);</span>
<span class="lineNum">    5367 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    5368 </span>            :         /* Wait for FW to finish PHY configuration. */
<span class="lineNum">    5369 </span><span class="lineNoCov">          0 :         ret_val = em_get_phy_cfg_done(hw);</span>
<span class="lineNum">    5370 </span><span class="lineNoCov">          0 :         if (ret_val != E1000_SUCCESS)</span>
<span class="lineNum">    5371 </span><span class="lineNoCov">          0 :                 return ret_val;</span>
<span class="lineNum">    5372 </span><span class="lineNoCov">          0 :         em_release_software_semaphore(hw);</span>
<span class="lineNum">    5373 </span>            : 
<span class="lineNum">    5374 </span><span class="lineNoCov">          0 :         if ((hw-&gt;mac_type == em_ich8lan) &amp;&amp; (hw-&gt;phy_type == em_phy_igp_3))</span>
<span class="lineNum">    5375 </span><span class="lineNoCov">          0 :                 ret_val = em_init_lcd_from_nvm(hw);</span>
<span class="lineNum">    5376 </span>            : 
<span class="lineNum">    5377 </span><span class="lineNoCov">          0 :         return ret_val;</span>
<span class="lineNum">    5378 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    5379 </span>            : 
<span class="lineNum">    5380 </span>            : /*****************************************************************************
<span class="lineNum">    5381 </span>            :  *  SW-based LCD Configuration.
<span class="lineNum">    5382 </span>            :  *  SW will configure Gbe Disable and LPLU based on the NVM. The four bits are
<span class="lineNum">    5383 </span>            :  *  collectively called OEM bits.  The OEM Write Enable bit and SW Config bit
<span class="lineNum">    5384 </span>            :  *  in NVM determines whether HW should configure LPLU and Gbe Disable.
<a name="5385"><span class="lineNum">    5385 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    5386 </span>            : int32_t
<span class="lineNum">    5387 </span><span class="lineNoCov">          0 : em_oem_bits_config_pchlan(struct em_hw *hw, boolean_t d0_state)</span>
<span class="lineNum">    5388 </span>            : {
<span class="lineNum">    5389 </span>            :         int32_t  ret_val = E1000_SUCCESS;
<span class="lineNum">    5390 </span>            :         uint32_t mac_reg;
<span class="lineNum">    5391 </span><span class="lineNoCov">          0 :         uint16_t oem_reg;</span>
<span class="lineNum">    5392 </span>            :         uint16_t swfw = E1000_SWFW_PHY0_SM;
<span class="lineNum">    5393 </span>            : 
<span class="lineNum">    5394 </span><span class="lineNoCov">          0 :         if (hw-&gt;mac_type &lt; em_pchlan)</span>
<span class="lineNum">    5395 </span><span class="lineNoCov">          0 :                 return ret_val;</span>
<span class="lineNum">    5396 </span>            : 
<span class="lineNum">    5397 </span><span class="lineNoCov">          0 :         ret_val = em_swfw_sync_acquire(hw, swfw);</span>
<span class="lineNum">    5398 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">    5399 </span><span class="lineNoCov">          0 :                 return ret_val;</span>
<span class="lineNum">    5400 </span>            : 
<span class="lineNum">    5401 </span><span class="lineNoCov">          0 :         if (hw-&gt;mac_type == em_pchlan) {</span>
<span class="lineNum">    5402 </span><span class="lineNoCov">          0 :                 mac_reg = E1000_READ_REG(hw, EXTCNF_CTRL);</span>
<span class="lineNum">    5403 </span><span class="lineNoCov">          0 :                 if (mac_reg &amp; E1000_EXTCNF_CTRL_OEM_WRITE_ENABLE)</span>
<span class="lineNum">    5404 </span>            :                         goto out;
<span class="lineNum">    5405 </span>            :         }
<span class="lineNum">    5406 </span>            : 
<span class="lineNum">    5407 </span><span class="lineNoCov">          0 :         mac_reg = E1000_READ_REG(hw, FEXTNVM);</span>
<span class="lineNum">    5408 </span><span class="lineNoCov">          0 :         if (!(mac_reg &amp; FEXTNVM_SW_CONFIG_ICH8M))</span>
<span class="lineNum">    5409 </span>            :                 goto out;
<span class="lineNum">    5410 </span>            : 
<span class="lineNum">    5411 </span><span class="lineNoCov">          0 :         mac_reg = E1000_READ_REG(hw, PHY_CTRL);</span>
<span class="lineNum">    5412 </span>            : 
<span class="lineNum">    5413 </span><span class="lineNoCov">          0 :         ret_val = em_read_phy_reg(hw, HV_OEM_BITS, &amp;oem_reg);</span>
<span class="lineNum">    5414 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">    5415 </span>            :                 goto out;
<span class="lineNum">    5416 </span>            : 
<span class="lineNum">    5417 </span><span class="lineNoCov">          0 :         oem_reg &amp;= ~(HV_OEM_BITS_GBE_DIS | HV_OEM_BITS_LPLU);</span>
<span class="lineNum">    5418 </span>            : 
<span class="lineNum">    5419 </span><span class="lineNoCov">          0 :         if (d0_state) {</span>
<span class="lineNum">    5420 </span><span class="lineNoCov">          0 :                 if (mac_reg &amp; E1000_PHY_CTRL_GBE_DISABLE)</span>
<span class="lineNum">    5421 </span><span class="lineNoCov">          0 :                         oem_reg |= HV_OEM_BITS_GBE_DIS;</span>
<span class="lineNum">    5422 </span>            : 
<span class="lineNum">    5423 </span><span class="lineNoCov">          0 :                 if (mac_reg &amp; E1000_PHY_CTRL_D0A_LPLU)</span>
<span class="lineNum">    5424 </span><span class="lineNoCov">          0 :                         oem_reg |= HV_OEM_BITS_LPLU;</span>
<span class="lineNum">    5425 </span>            :                 /* Restart auto-neg to activate the bits */
<span class="lineNum">    5426 </span><span class="lineNoCov">          0 :                 if (!em_check_phy_reset_block(hw))</span>
<span class="lineNum">    5427 </span><span class="lineNoCov">          0 :                         oem_reg |= HV_OEM_BITS_RESTART_AN;</span>
<span class="lineNum">    5428 </span>            : 
<span class="lineNum">    5429 </span>            :         } else {
<span class="lineNum">    5430 </span><span class="lineNoCov">          0 :                 if (mac_reg &amp; (E1000_PHY_CTRL_GBE_DISABLE |</span>
<span class="lineNum">    5431 </span>            :                     E1000_PHY_CTRL_NOND0A_GBE_DISABLE))
<span class="lineNum">    5432 </span><span class="lineNoCov">          0 :                         oem_reg |= HV_OEM_BITS_GBE_DIS;</span>
<span class="lineNum">    5433 </span>            : 
<span class="lineNum">    5434 </span><span class="lineNoCov">          0 :                 if (mac_reg &amp; (E1000_PHY_CTRL_D0A_LPLU |</span>
<span class="lineNum">    5435 </span>            :                     E1000_PHY_CTRL_NOND0A_LPLU))
<span class="lineNum">    5436 </span><span class="lineNoCov">          0 :                         oem_reg |= HV_OEM_BITS_LPLU;</span>
<span class="lineNum">    5437 </span>            :         }
<span class="lineNum">    5438 </span>            : 
<span class="lineNum">    5439 </span><span class="lineNoCov">          0 :         ret_val = em_write_phy_reg(hw, HV_OEM_BITS, oem_reg);</span>
<span class="lineNum">    5440 </span>            : 
<span class="lineNum">    5441 </span>            : out:
<span class="lineNum">    5442 </span><span class="lineNoCov">          0 :         em_swfw_sync_release(hw, swfw);</span>
<span class="lineNum">    5443 </span>            : 
<span class="lineNum">    5444 </span><span class="lineNoCov">          0 :         return ret_val;</span>
<span class="lineNum">    5445 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    5446 </span>            : 
<span class="lineNum">    5447 </span>            : 
<span class="lineNum">    5448 </span>            : /******************************************************************************
<span class="lineNum">    5449 </span>            :  * Resets the PHY
<span class="lineNum">    5450 </span>            :  *
<span class="lineNum">    5451 </span>            :  * hw - Struct containing variables accessed by shared code
<span class="lineNum">    5452 </span>            :  *
<span class="lineNum">    5453 </span>            :  * Sets bit 15 of the MII Control regiser
<a name="5454"><span class="lineNum">    5454 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    5455 </span>            : int32_t
<span class="lineNum">    5456 </span><span class="lineNoCov">          0 : em_phy_reset(struct em_hw *hw)</span>
<span class="lineNum">    5457 </span>            : {
<span class="lineNum">    5458 </span>            :         int32_t  ret_val;
<span class="lineNum">    5459 </span><span class="lineNoCov">          0 :         uint16_t phy_data;</span>
<span class="lineNum">    5460 </span>            :         DEBUGFUNC(&quot;em_phy_reset&quot;);
<span class="lineNum">    5461 </span>            :         /*
<span class="lineNum">    5462 </span>            :          * In the case of the phy reset being blocked, it's not an error, we
<span class="lineNum">    5463 </span>            :          * simply return success without performing the reset.
<span class="lineNum">    5464 </span>            :          */
<span class="lineNum">    5465 </span><span class="lineNoCov">          0 :         ret_val = em_check_phy_reset_block(hw);</span>
<span class="lineNum">    5466 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">    5467 </span><span class="lineNoCov">          0 :                 return E1000_SUCCESS;</span>
<span class="lineNum">    5468 </span>            : 
<span class="lineNum">    5469 </span><span class="lineNoCov">          0 :         switch (hw-&gt;phy_type) {</span>
<span class="lineNum">    5470 </span>            :         case em_phy_igp:
<span class="lineNum">    5471 </span>            :         case em_phy_igp_2:
<span class="lineNum">    5472 </span>            :         case em_phy_igp_3:
<span class="lineNum">    5473 </span>            :         case em_phy_ife:
<span class="lineNum">    5474 </span><span class="lineNoCov">          0 :                 ret_val = em_phy_hw_reset(hw);</span>
<span class="lineNum">    5475 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    5476 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    5477 </span>            :                 break;
<span class="lineNum">    5478 </span>            :         default:
<span class="lineNum">    5479 </span><span class="lineNoCov">          0 :                 ret_val = em_read_phy_reg(hw, PHY_CTRL, &amp;phy_data);</span>
<span class="lineNum">    5480 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    5481 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    5482 </span>            : 
<span class="lineNum">    5483 </span><span class="lineNoCov">          0 :                 phy_data |= MII_CR_RESET;</span>
<span class="lineNum">    5484 </span><span class="lineNoCov">          0 :                 ret_val = em_write_phy_reg(hw, PHY_CTRL, phy_data);</span>
<span class="lineNum">    5485 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    5486 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    5487 </span>            : 
<span class="lineNum">    5488 </span><span class="lineNoCov">          0 :                 usec_delay(1);</span>
<span class="lineNum">    5489 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    5490 </span>            :         }
<span class="lineNum">    5491 </span>            : 
<span class="lineNum">    5492 </span>            :         /* Allow time for h/w to get to a quiescent state after reset */
<span class="lineNum">    5493 </span><span class="lineNoCov">          0 :         msec_delay(10);</span>
<span class="lineNum">    5494 </span>            : 
<span class="lineNum">    5495 </span><span class="lineNoCov">          0 :         if (hw-&gt;phy_type == em_phy_igp || hw-&gt;phy_type == em_phy_igp_2)</span>
<span class="lineNum">    5496 </span><span class="lineNoCov">          0 :                 em_phy_init_script(hw);</span>
<span class="lineNum">    5497 </span>            : 
<span class="lineNum">    5498 </span><span class="lineNoCov">          0 :         if (hw-&gt;mac_type == em_pchlan) {</span>
<span class="lineNum">    5499 </span><span class="lineNoCov">          0 :                 ret_val = em_hv_phy_workarounds_ich8lan(hw);</span>
<span class="lineNum">    5500 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    5501 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    5502 </span><span class="lineNoCov">          0 :         } else if (hw-&gt;mac_type == em_pch2lan) {</span>
<span class="lineNum">    5503 </span><span class="lineNoCov">          0 :                 ret_val = em_lv_phy_workarounds_ich8lan(hw);</span>
<span class="lineNum">    5504 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    5505 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    5506 </span>            :         }
<span class="lineNum">    5507 </span>            :         
<span class="lineNum">    5508 </span><span class="lineNoCov">          0 :         if (hw-&gt;mac_type &gt;= em_pchlan) {</span>
<span class="lineNum">    5509 </span><span class="lineNoCov">          0 :                 ret_val = em_oem_bits_config_pchlan(hw, TRUE);</span>
<span class="lineNum">    5510 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    5511 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    5512 </span>            :         }
<span class="lineNum">    5513 </span>            : 
<span class="lineNum">    5514 </span>            :         /* Ungate automatic PHY configuration on non-managed 82579 */
<span class="lineNum">    5515 </span><span class="lineNoCov">          0 :         if ((hw-&gt;mac_type == em_pch2lan) &amp;&amp;</span>
<span class="lineNum">    5516 </span><span class="lineNoCov">          0 :             !(E1000_READ_REG(hw, FWSM) &amp; E1000_FWSM_FW_VALID)) {</span>
<span class="lineNum">    5517 </span><span class="lineNoCov">          0 :                 msec_delay(10);</span>
<span class="lineNum">    5518 </span><span class="lineNoCov">          0 :                 em_gate_hw_phy_config_ich8lan(hw, FALSE);</span>
<span class="lineNum">    5519 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    5520 </span>            : 
<span class="lineNum">    5521 </span><span class="lineNoCov">          0 :         if (hw-&gt;phy_id == M88E1512_E_PHY_ID) {</span>
<span class="lineNum">    5522 </span><span class="lineNoCov">          0 :                 ret_val = em_initialize_M88E1512_phy(hw);</span>
<span class="lineNum">    5523 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    5524 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    5525 </span>            :         }
<span class="lineNum">    5526 </span>            : 
<span class="lineNum">    5527 </span><span class="lineNoCov">          0 :         return E1000_SUCCESS;</span>
<span class="lineNum">    5528 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    5529 </span>            : 
<span class="lineNum">    5530 </span>            : /******************************************************************************
<span class="lineNum">    5531 </span>            :  * Work-around for 82566 Kumeran PCS lock loss:
<span class="lineNum">    5532 </span>            :  * On link status change (i.e. PCI reset, speed change) and link is up and
<span class="lineNum">    5533 </span>            :  * speed is gigabit-
<span class="lineNum">    5534 </span>            :  * 0) if workaround is optionally disabled do nothing
<span class="lineNum">    5535 </span>            :  * 1) wait 1ms for Kumeran link to come up
<span class="lineNum">    5536 </span>            :  * 2) check Kumeran Diagnostic register PCS lock loss bit
<span class="lineNum">    5537 </span>            :  * 3) if not set the link is locked (all is good), otherwise...
<span class="lineNum">    5538 </span>            :  * 4) reset the PHY
<span class="lineNum">    5539 </span>            :  * 5) repeat up to 10 times
<span class="lineNum">    5540 </span>            :  * Note: this is only called for IGP3 copper when speed is 1gb.
<span class="lineNum">    5541 </span>            :  *
<span class="lineNum">    5542 </span>            :  * hw - struct containing variables accessed by shared code
<a name="5543"><span class="lineNum">    5543 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    5544 </span>            : STATIC int32_t
<span class="lineNum">    5545 </span><span class="lineNoCov">          0 : em_kumeran_lock_loss_workaround(struct em_hw *hw)</span>
<span class="lineNum">    5546 </span>            : {
<span class="lineNum">    5547 </span>            :         int32_t  ret_val;
<span class="lineNum">    5548 </span>            :         int32_t  reg;
<span class="lineNum">    5549 </span>            :         int32_t  cnt;
<span class="lineNum">    5550 </span><span class="lineNoCov">          0 :         uint16_t phy_data;</span>
<span class="lineNum">    5551 </span><span class="lineNoCov">          0 :         if (hw-&gt;kmrn_lock_loss_workaround_disabled)</span>
<span class="lineNum">    5552 </span><span class="lineNoCov">          0 :                 return E1000_SUCCESS;</span>
<span class="lineNum">    5553 </span>            :         /*
<span class="lineNum">    5554 </span>            :          * Make sure link is up before proceeding.  If not just return.
<span class="lineNum">    5555 </span>            :          * Attempting this while link is negotiating fouled up link stability
<span class="lineNum">    5556 </span>            :          */
<span class="lineNum">    5557 </span><span class="lineNoCov">          0 :         ret_val = em_read_phy_reg(hw, PHY_STATUS, &amp;phy_data);</span>
<span class="lineNum">    5558 </span><span class="lineNoCov">          0 :         ret_val = em_read_phy_reg(hw, PHY_STATUS, &amp;phy_data);</span>
<span class="lineNum">    5559 </span>            : 
<span class="lineNum">    5560 </span><span class="lineNoCov">          0 :         if (phy_data &amp; MII_SR_LINK_STATUS) {</span>
<span class="lineNum">    5561 </span><span class="lineNoCov">          0 :                 for (cnt = 0; cnt &lt; 10; cnt++) {</span>
<span class="lineNum">    5562 </span>            :                         /* read once to clear */
<span class="lineNum">    5563 </span><span class="lineNoCov">          0 :                         ret_val = em_read_phy_reg(hw, IGP3_KMRN_DIAG,</span>
<span class="lineNum">    5564 </span>            :                             &amp;phy_data);
<span class="lineNum">    5565 </span><span class="lineNoCov">          0 :                         if (ret_val)</span>
<span class="lineNum">    5566 </span><span class="lineNoCov">          0 :                                 return ret_val;</span>
<span class="lineNum">    5567 </span>            :                         /* and again to get new status */
<span class="lineNum">    5568 </span><span class="lineNoCov">          0 :                         ret_val = em_read_phy_reg(hw, IGP3_KMRN_DIAG, &amp;phy_data);</span>
<span class="lineNum">    5569 </span><span class="lineNoCov">          0 :                         if (ret_val)</span>
<span class="lineNum">    5570 </span><span class="lineNoCov">          0 :                                 return ret_val;</span>
<span class="lineNum">    5571 </span>            : 
<span class="lineNum">    5572 </span>            :                         /* check for PCS lock */
<span class="lineNum">    5573 </span><span class="lineNoCov">          0 :                         if (!(phy_data &amp; IGP3_KMRN_DIAG_PCS_LOCK_LOSS))</span>
<span class="lineNum">    5574 </span><span class="lineNoCov">          0 :                                 return E1000_SUCCESS;</span>
<span class="lineNum">    5575 </span>            : 
<span class="lineNum">    5576 </span>            :                         /* Issue PHY reset */
<span class="lineNum">    5577 </span><span class="lineNoCov">          0 :                         em_phy_hw_reset(hw);</span>
<span class="lineNum">    5578 </span><span class="lineNoCov">          0 :                         msec_delay_irq(5);</span>
<span class="lineNum">    5579 </span>            :                 }
<span class="lineNum">    5580 </span>            :                 /* Disable GigE link negotiation */
<span class="lineNum">    5581 </span><span class="lineNoCov">          0 :                 reg = E1000_READ_REG(hw, PHY_CTRL);</span>
<span class="lineNum">    5582 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG(hw, PHY_CTRL, reg | E1000_PHY_CTRL_GBE_DISABLE</span>
<span class="lineNum">    5583 </span>            :                     | E1000_PHY_CTRL_NOND0A_GBE_DISABLE);
<span class="lineNum">    5584 </span>            : 
<span class="lineNum">    5585 </span>            :                 /* unable to acquire PCS lock */
<span class="lineNum">    5586 </span><span class="lineNoCov">          0 :                 return E1000_ERR_PHY;</span>
<span class="lineNum">    5587 </span>            :         }
<span class="lineNum">    5588 </span><span class="lineNoCov">          0 :         return E1000_SUCCESS;</span>
<span class="lineNum">    5589 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    5590 </span>            : 
<span class="lineNum">    5591 </span>            : /******************************************************************************
<span class="lineNum">    5592 </span>            :  * Reads and matches the expected PHY address for known PHY IDs
<span class="lineNum">    5593 </span>            :  *
<span class="lineNum">    5594 </span>            :  * hw - Struct containing variables accessed by shared code
<a name="5595"><span class="lineNum">    5595 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    5596 </span>            : STATIC int32_t
<span class="lineNum">    5597 </span><span class="lineNoCov">          0 : em_match_gig_phy(struct em_hw *hw)</span>
<span class="lineNum">    5598 </span>            : {
<span class="lineNum">    5599 </span>            :         int32_t   phy_init_status, ret_val;
<span class="lineNum">    5600 </span><span class="lineNoCov">          0 :         uint16_t  phy_id_high, phy_id_low;</span>
<span class="lineNum">    5601 </span>            :         boolean_t match = FALSE;
<span class="lineNum">    5602 </span>            :         DEBUGFUNC(&quot;em_match_gig_phy&quot;);
<span class="lineNum">    5603 </span>            : 
<span class="lineNum">    5604 </span><span class="lineNoCov">          0 :         ret_val = em_read_phy_reg(hw, PHY_ID1, &amp;phy_id_high);</span>
<span class="lineNum">    5605 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">    5606 </span><span class="lineNoCov">          0 :                 return ret_val;</span>
<span class="lineNum">    5607 </span>            : 
<span class="lineNum">    5608 </span><span class="lineNoCov">          0 :         hw-&gt;phy_id = (uint32_t) (phy_id_high &lt;&lt; 16);</span>
<span class="lineNum">    5609 </span><span class="lineNoCov">          0 :         usec_delay(20);</span>
<span class="lineNum">    5610 </span><span class="lineNoCov">          0 :         ret_val = em_read_phy_reg(hw, PHY_ID2, &amp;phy_id_low);</span>
<span class="lineNum">    5611 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">    5612 </span><span class="lineNoCov">          0 :                 return ret_val;</span>
<span class="lineNum">    5613 </span>            : 
<span class="lineNum">    5614 </span><span class="lineNoCov">          0 :         hw-&gt;phy_id |= (uint32_t) (phy_id_low &amp; PHY_REVISION_MASK);</span>
<span class="lineNum">    5615 </span><span class="lineNoCov">          0 :         hw-&gt;phy_revision = (uint32_t) phy_id_low &amp; ~PHY_REVISION_MASK;</span>
<span class="lineNum">    5616 </span>            : 
<span class="lineNum">    5617 </span><span class="lineNoCov">          0 :         switch (hw-&gt;mac_type) {</span>
<span class="lineNum">    5618 </span>            :         case em_82543:
<span class="lineNum">    5619 </span><span class="lineNoCov">          0 :                 if (hw-&gt;phy_id == M88E1000_E_PHY_ID)</span>
<span class="lineNum">    5620 </span><span class="lineNoCov">          0 :                         match = TRUE;</span>
<span class="lineNum">    5621 </span>            :                 break;
<span class="lineNum">    5622 </span>            :         case em_82544:
<span class="lineNum">    5623 </span><span class="lineNoCov">          0 :                 if (hw-&gt;phy_id == M88E1000_I_PHY_ID)</span>
<span class="lineNum">    5624 </span><span class="lineNoCov">          0 :                         match = TRUE;</span>
<span class="lineNum">    5625 </span>            :                 break;
<span class="lineNum">    5626 </span>            :         case em_82540:
<span class="lineNum">    5627 </span>            :         case em_82545:
<span class="lineNum">    5628 </span>            :         case em_82545_rev_3:
<span class="lineNum">    5629 </span>            :         case em_82546:
<span class="lineNum">    5630 </span>            :         case em_82546_rev_3:
<span class="lineNum">    5631 </span><span class="lineNoCov">          0 :                 if (hw-&gt;phy_id == M88E1011_I_PHY_ID)</span>
<span class="lineNum">    5632 </span><span class="lineNoCov">          0 :                         match = TRUE;</span>
<span class="lineNum">    5633 </span>            :                 break;
<span class="lineNum">    5634 </span>            :         case em_82541:
<span class="lineNum">    5635 </span>            :         case em_82541_rev_2:
<span class="lineNum">    5636 </span>            :         case em_82547:
<span class="lineNum">    5637 </span>            :         case em_82547_rev_2:
<span class="lineNum">    5638 </span><span class="lineNoCov">          0 :                 if (hw-&gt;phy_id == IGP01E1000_I_PHY_ID)</span>
<span class="lineNum">    5639 </span><span class="lineNoCov">          0 :                         match = TRUE;</span>
<span class="lineNum">    5640 </span>            :                 break;
<span class="lineNum">    5641 </span>            :         case em_82573:
<span class="lineNum">    5642 </span><span class="lineNoCov">          0 :                 if (hw-&gt;phy_id == M88E1111_I_PHY_ID)</span>
<span class="lineNum">    5643 </span><span class="lineNoCov">          0 :                         match = TRUE;</span>
<span class="lineNum">    5644 </span>            :                 break;
<span class="lineNum">    5645 </span>            :         case em_82574:
<span class="lineNum">    5646 </span><span class="lineNoCov">          0 :                 if (hw-&gt;phy_id == BME1000_E_PHY_ID)</span>
<span class="lineNum">    5647 </span><span class="lineNoCov">          0 :                         match = TRUE;</span>
<span class="lineNum">    5648 </span>            :                 break;
<span class="lineNum">    5649 </span>            :         case em_82575:
<span class="lineNum">    5650 </span><span class="lineNoCov">          0 :                 if (hw-&gt;phy_id == M88E1000_E_PHY_ID)</span>
<span class="lineNum">    5651 </span><span class="lineNoCov">          0 :                         match = TRUE;</span>
<span class="lineNum">    5652 </span><span class="lineNoCov">          0 :                 if (hw-&gt;phy_id == IGP01E1000_I_PHY_ID)</span>
<span class="lineNum">    5653 </span><span class="lineNoCov">          0 :                         match = TRUE;</span>
<span class="lineNum">    5654 </span><span class="lineNoCov">          0 :                 if (hw-&gt;phy_id == IGP03E1000_E_PHY_ID)</span>
<span class="lineNum">    5655 </span><span class="lineNoCov">          0 :                         match = TRUE;</span>
<span class="lineNum">    5656 </span>            :                 break;
<span class="lineNum">    5657 </span>            :         case em_82580:
<span class="lineNum">    5658 </span>            :         case em_i210:
<span class="lineNum">    5659 </span>            :         case em_i350:
<span class="lineNum">    5660 </span><span class="lineNoCov">          0 :                 if (hw-&gt;phy_id == I82580_I_PHY_ID ||</span>
<span class="lineNum">    5661 </span><span class="lineNoCov">          0 :                     hw-&gt;phy_id == I210_I_PHY_ID ||</span>
<span class="lineNum">    5662 </span><span class="lineNoCov">          0 :                     hw-&gt;phy_id == I347AT4_E_PHY_ID ||</span>
<span class="lineNum">    5663 </span><span class="lineNoCov">          0 :                     hw-&gt;phy_id == I350_I_PHY_ID ||</span>
<span class="lineNum">    5664 </span><span class="lineNoCov">          0 :                     hw-&gt;phy_id == M88E1112_E_PHY_ID ||</span>
<span class="lineNum">    5665 </span><span class="lineNoCov">          0 :                     hw-&gt;phy_id == M88E1543_E_PHY_ID ||</span>
<span class="lineNum">    5666 </span><span class="lineNoCov">          0 :                     hw-&gt;phy_id == M88E1512_E_PHY_ID) {</span>
<span class="lineNum">    5667 </span>            :                         uint32_t mdic;
<span class="lineNum">    5668 </span>            : 
<span class="lineNum">    5669 </span><span class="lineNoCov">          0 :                         mdic = EM_READ_REG(hw, E1000_MDICNFG);</span>
<span class="lineNum">    5670 </span><span class="lineNoCov">          0 :                         mdic &amp;= E1000_MDICNFG_PHY_MASK;</span>
<span class="lineNum">    5671 </span><span class="lineNoCov">          0 :                         hw-&gt;phy_addr = mdic &gt;&gt; E1000_MDICNFG_PHY_SHIFT;</span>
<span class="lineNum">    5672 </span>            :                         DEBUGOUT1(&quot;MDICNFG PHY ADDR %d&quot;,
<span class="lineNum">    5673 </span>            :                             mdic &gt;&gt; E1000_MDICNFG_PHY_SHIFT);
<span class="lineNum">    5674 </span>            :                         match = TRUE;
<span class="lineNum">    5675 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    5676 </span>            :                 break;
<span class="lineNum">    5677 </span>            :         case em_80003es2lan:
<span class="lineNum">    5678 </span><span class="lineNoCov">          0 :                 if (hw-&gt;phy_id == GG82563_E_PHY_ID)</span>
<span class="lineNum">    5679 </span><span class="lineNoCov">          0 :                         match = TRUE;</span>
<span class="lineNum">    5680 </span>            :                 break;
<span class="lineNum">    5681 </span>            :         case em_ich8lan:
<span class="lineNum">    5682 </span>            :         case em_ich9lan:
<span class="lineNum">    5683 </span>            :         case em_ich10lan:
<span class="lineNum">    5684 </span>            :         case em_pchlan:
<span class="lineNum">    5685 </span>            :         case em_pch2lan:
<span class="lineNum">    5686 </span><span class="lineNoCov">          0 :                 if (hw-&gt;phy_id == IGP03E1000_E_PHY_ID)</span>
<span class="lineNum">    5687 </span><span class="lineNoCov">          0 :                         match = TRUE;</span>
<span class="lineNum">    5688 </span><span class="lineNoCov">          0 :                 if (hw-&gt;phy_id == IFE_E_PHY_ID)</span>
<span class="lineNum">    5689 </span><span class="lineNoCov">          0 :                         match = TRUE;</span>
<span class="lineNum">    5690 </span><span class="lineNoCov">          0 :                 if (hw-&gt;phy_id == IFE_PLUS_E_PHY_ID)</span>
<span class="lineNum">    5691 </span><span class="lineNoCov">          0 :                         match = TRUE;</span>
<span class="lineNum">    5692 </span><span class="lineNoCov">          0 :                 if (hw-&gt;phy_id == IFE_C_E_PHY_ID)</span>
<span class="lineNum">    5693 </span><span class="lineNoCov">          0 :                         match = TRUE;</span>
<span class="lineNum">    5694 </span><span class="lineNoCov">          0 :                 if (hw-&gt;phy_id == BME1000_E_PHY_ID)</span>
<span class="lineNum">    5695 </span><span class="lineNoCov">          0 :                         match = TRUE;</span>
<span class="lineNum">    5696 </span><span class="lineNoCov">          0 :                 if (hw-&gt;phy_id == I82577_E_PHY_ID)</span>
<span class="lineNum">    5697 </span><span class="lineNoCov">          0 :                         match = TRUE;</span>
<span class="lineNum">    5698 </span><span class="lineNoCov">          0 :                 if (hw-&gt;phy_id == I82578_E_PHY_ID)</span>
<span class="lineNum">    5699 </span><span class="lineNoCov">          0 :                         match = TRUE;</span>
<span class="lineNum">    5700 </span><span class="lineNoCov">          0 :                 if (hw-&gt;phy_id == I82579_E_PHY_ID)</span>
<span class="lineNum">    5701 </span><span class="lineNoCov">          0 :                         match = TRUE;</span>
<span class="lineNum">    5702 </span>            :                 break;
<span class="lineNum">    5703 </span>            :         case em_pch_lpt:
<span class="lineNum">    5704 </span>            :         case em_pch_spt:
<span class="lineNum">    5705 </span>            :         case em_pch_cnp:
<span class="lineNum">    5706 </span><span class="lineNoCov">          0 :                 if (hw-&gt;phy_id == I217_E_PHY_ID)</span>
<span class="lineNum">    5707 </span><span class="lineNoCov">          0 :                         match = TRUE;</span>
<span class="lineNum">    5708 </span>            :                 break;
<span class="lineNum">    5709 </span>            :         case em_icp_xxxx:
<span class="lineNum">    5710 </span><span class="lineNoCov">          0 :                 if (hw-&gt;phy_id == M88E1141_E_PHY_ID)</span>
<span class="lineNum">    5711 </span><span class="lineNoCov">          0 :                         match = TRUE;</span>
<span class="lineNum">    5712 </span><span class="lineNoCov">          0 :                 if (hw-&gt;phy_id == RTL8211_E_PHY_ID)</span>
<span class="lineNum">    5713 </span><span class="lineNoCov">          0 :                         match = TRUE;</span>
<span class="lineNum">    5714 </span>            :                 break;
<span class="lineNum">    5715 </span>            :         default:
<span class="lineNum">    5716 </span>            :                 DEBUGOUT1(&quot;Invalid MAC type %d\n&quot;, hw-&gt;mac_type);
<span class="lineNum">    5717 </span><span class="lineNoCov">          0 :                 return -E1000_ERR_CONFIG;</span>
<span class="lineNum">    5718 </span>            :         }
<span class="lineNum">    5719 </span><span class="lineNoCov">          0 :         phy_init_status = em_set_phy_type(hw);</span>
<span class="lineNum">    5720 </span>            : 
<span class="lineNum">    5721 </span><span class="lineNoCov">          0 :         if ((match) &amp;&amp; (phy_init_status == E1000_SUCCESS)) {</span>
<span class="lineNum">    5722 </span>            :                 DEBUGOUT1(&quot;PHY ID 0x%X detected\n&quot;, hw-&gt;phy_id);
<span class="lineNum">    5723 </span><span class="lineNoCov">          0 :                 return E1000_SUCCESS;</span>
<span class="lineNum">    5724 </span>            :         }
<span class="lineNum">    5725 </span>            :         DEBUGOUT1(&quot;Invalid PHY ID 0x%X\n&quot;, hw-&gt;phy_id);
<span class="lineNum">    5726 </span><span class="lineNoCov">          0 :         return -E1000_ERR_PHY;</span>
<span class="lineNum">    5727 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    5728 </span>            : 
<span class="lineNum">    5729 </span>            : /******************************************************************************
<span class="lineNum">    5730 </span>            :  * Probes the expected PHY address for known PHY IDs
<span class="lineNum">    5731 </span>            :  *
<span class="lineNum">    5732 </span>            :  * hw - Struct containing variables accessed by shared code
<a name="5733"><span class="lineNum">    5733 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    5734 </span>            : STATIC int32_t
<span class="lineNum">    5735 </span><span class="lineNoCov">          0 : em_detect_gig_phy(struct em_hw *hw)</span>
<span class="lineNum">    5736 </span>            : {
<span class="lineNum">    5737 </span>            :         int32_t ret_val;
<span class="lineNum">    5738 </span>            :         DEBUGFUNC(&quot;em_detect_gig_phy&quot;);
<span class="lineNum">    5739 </span>            : 
<span class="lineNum">    5740 </span><span class="lineNoCov">          0 :         if (hw-&gt;phy_id != 0)</span>
<span class="lineNum">    5741 </span><span class="lineNoCov">          0 :                 return E1000_SUCCESS;</span>
<span class="lineNum">    5742 </span>            : 
<span class="lineNum">    5743 </span>            :         /* default phy address, most phys reside here, but not all (ICH10) */
<span class="lineNum">    5744 </span><span class="lineNoCov">          0 :         if (hw-&gt;mac_type != em_icp_xxxx)</span>
<span class="lineNum">    5745 </span><span class="lineNoCov">          0 :                 hw-&gt;phy_addr = 1;</span>
<span class="lineNum">    5746 </span>            :         else
<span class="lineNum">    5747 </span><span class="lineNoCov">          0 :                 hw-&gt;phy_addr = 0; /* There is a phy at phy_addr 0 on EP80579 */</span>
<span class="lineNum">    5748 </span>            : 
<span class="lineNum">    5749 </span>            :         /*
<span class="lineNum">    5750 </span>            :          * The 82571 firmware may still be configuring the PHY.  In this
<span class="lineNum">    5751 </span>            :          * case, we cannot access the PHY until the configuration is done.
<span class="lineNum">    5752 </span>            :          * So we explicitly set the PHY values.
<span class="lineNum">    5753 </span>            :          */
<span class="lineNum">    5754 </span><span class="lineNoCov">          0 :         if (hw-&gt;mac_type == em_82571 ||</span>
<span class="lineNum">    5755 </span><span class="lineNoCov">          0 :             hw-&gt;mac_type == em_82572) {</span>
<span class="lineNum">    5756 </span><span class="lineNoCov">          0 :                 hw-&gt;phy_id = IGP01E1000_I_PHY_ID;</span>
<span class="lineNum">    5757 </span><span class="lineNoCov">          0 :                 hw-&gt;phy_type = em_phy_igp_2;</span>
<span class="lineNum">    5758 </span><span class="lineNoCov">          0 :                 return E1000_SUCCESS;</span>
<span class="lineNum">    5759 </span>            :         }
<span class="lineNum">    5760 </span>            : 
<span class="lineNum">    5761 </span>            :         /*
<span class="lineNum">    5762 </span>            :          * Some of the fiber cards dont have a phy, so we must exit cleanly
<span class="lineNum">    5763 </span>            :          * here
<span class="lineNum">    5764 </span>            :          */
<span class="lineNum">    5765 </span><span class="lineNoCov">          0 :         if ((hw-&gt;media_type == em_media_type_fiber) &amp;&amp;</span>
<span class="lineNum">    5766 </span><span class="lineNoCov">          0 :             (hw-&gt;mac_type == em_82542_rev2_0 ||</span>
<span class="lineNum">    5767 </span><span class="lineNoCov">          0 :             hw-&gt;mac_type == em_82542_rev2_1 ||</span>
<span class="lineNum">    5768 </span><span class="lineNoCov">          0 :             hw-&gt;mac_type == em_82543 ||</span>
<span class="lineNum">    5769 </span><span class="lineNoCov">          0 :             hw-&gt;mac_type == em_82573 ||</span>
<span class="lineNum">    5770 </span><span class="lineNoCov">          0 :             hw-&gt;mac_type == em_82574 ||</span>
<span class="lineNum">    5771 </span><span class="lineNoCov">          0 :             hw-&gt;mac_type == em_80003es2lan)) {</span>
<span class="lineNum">    5772 </span><span class="lineNoCov">          0 :                 hw-&gt;phy_type = em_phy_undefined;</span>
<span class="lineNum">    5773 </span><span class="lineNoCov">          0 :                 return E1000_SUCCESS;</span>
<span class="lineNum">    5774 </span>            :         }
<span class="lineNum">    5775 </span>            : 
<span class="lineNum">    5776 </span><span class="lineNoCov">          0 :         if ((hw-&gt;media_type == em_media_type_internal_serdes ||</span>
<span class="lineNum">    5777 </span><span class="lineNoCov">          0 :             hw-&gt;media_type == em_media_type_fiber) &amp;&amp;</span>
<span class="lineNum">    5778 </span><span class="lineNoCov">          0 :             hw-&gt;mac_type &gt;= em_82575) {</span>
<span class="lineNum">    5779 </span><span class="lineNoCov">          0 :                 hw-&gt;phy_type = em_phy_undefined;</span>
<span class="lineNum">    5780 </span><span class="lineNoCov">          0 :                 return E1000_SUCCESS;</span>
<span class="lineNum">    5781 </span>            :         }
<span class="lineNum">    5782 </span>            : 
<span class="lineNum">    5783 </span>            :         /*
<span class="lineNum">    5784 </span>            :          * Up to 82543 (incl), we need reset the phy, or it might not get
<span class="lineNum">    5785 </span>            :          * detected
<span class="lineNum">    5786 </span>            :          */
<span class="lineNum">    5787 </span><span class="lineNoCov">          0 :         if (hw-&gt;mac_type &lt;= em_82543) {</span>
<span class="lineNum">    5788 </span><span class="lineNoCov">          0 :                 ret_val = em_phy_hw_reset(hw);</span>
<span class="lineNum">    5789 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    5790 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    5791 </span>            :         }
<span class="lineNum">    5792 </span>            :         /*
<span class="lineNum">    5793 </span>            :          * ESB-2 PHY reads require em_phy_gg82563 to be set because of a
<span class="lineNum">    5794 </span>            :          * work- around that forces PHY page 0 to be set or the reads fail.
<span class="lineNum">    5795 </span>            :          * The rest of the code in this routine uses em_read_phy_reg to read
<span class="lineNum">    5796 </span>            :          * the PHY ID. So for ESB-2 we need to have this set so our reads
<span class="lineNum">    5797 </span>            :          * won't fail.  If the attached PHY is not a em_phy_gg82563, the
<span class="lineNum">    5798 </span>            :          * routines below will figure this out as well.
<span class="lineNum">    5799 </span>            :          */
<span class="lineNum">    5800 </span><span class="lineNoCov">          0 :         if (hw-&gt;mac_type == em_80003es2lan)</span>
<span class="lineNum">    5801 </span><span class="lineNoCov">          0 :                 hw-&gt;phy_type = em_phy_gg82563;</span>
<span class="lineNum">    5802 </span>            : 
<span class="lineNum">    5803 </span>            :         /* Power on SGMII phy if it is disabled */
<span class="lineNum">    5804 </span><span class="lineNoCov">          0 :         if (hw-&gt;mac_type == em_82580 || hw-&gt;mac_type == em_i210 ||</span>
<span class="lineNum">    5805 </span><span class="lineNoCov">          0 :             hw-&gt;mac_type == em_i350) {</span>
<span class="lineNum">    5806 </span><span class="lineNoCov">          0 :                 uint32_t ctrl_ext = EM_READ_REG(hw, E1000_CTRL_EXT);</span>
<span class="lineNum">    5807 </span><span class="lineNoCov">          0 :                 EM_WRITE_REG(hw, E1000_CTRL_EXT,</span>
<span class="lineNum">    5808 </span>            :                     ctrl_ext &amp; ~E1000_CTRL_EXT_SDP3_DATA);
<span class="lineNum">    5809 </span><span class="lineNoCov">          0 :                 delay(300);</span>
<span class="lineNum">    5810 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    5811 </span>            : 
<span class="lineNum">    5812 </span>            :         /* Read the PHY ID Registers to identify which PHY is onboard. */
<span class="lineNum">    5813 </span><span class="lineNoCov">          0 :         for (hw-&gt;phy_addr = 1; (hw-&gt;phy_addr &lt; 4); hw-&gt;phy_addr++) {</span>
<span class="lineNum">    5814 </span><span class="lineNoCov">          0 :                 ret_val = em_match_gig_phy(hw);</span>
<span class="lineNum">    5815 </span><span class="lineNoCov">          0 :                 if (ret_val == E1000_SUCCESS)</span>
<span class="lineNum">    5816 </span><span class="lineNoCov">          0 :                         return E1000_SUCCESS;</span>
<span class="lineNum">    5817 </span>            :         }
<span class="lineNum">    5818 </span><span class="lineNoCov">          0 :         return -E1000_ERR_PHY;</span>
<span class="lineNum">    5819 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    5820 </span>            : 
<span class="lineNum">    5821 </span>            : /******************************************************************************
<span class="lineNum">    5822 </span>            :  * Resets the PHY's DSP
<span class="lineNum">    5823 </span>            :  *
<span class="lineNum">    5824 </span>            :  * hw - Struct containing variables accessed by shared code
<a name="5825"><span class="lineNum">    5825 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    5826 </span>            : static int32_t
<span class="lineNum">    5827 </span><span class="lineNoCov">          0 : em_phy_reset_dsp(struct em_hw *hw)</span>
<span class="lineNum">    5828 </span>            : {
<span class="lineNum">    5829 </span>            :         int32_t ret_val;
<span class="lineNum">    5830 </span>            :         DEBUGFUNC(&quot;em_phy_reset_dsp&quot;);
<span class="lineNum">    5831 </span>            : 
<span class="lineNum">    5832 </span>            :         do {
<span class="lineNum">    5833 </span><span class="lineNoCov">          0 :                 if (hw-&gt;phy_type != em_phy_gg82563) {</span>
<span class="lineNum">    5834 </span><span class="lineNoCov">          0 :                         ret_val = em_write_phy_reg(hw, 29, 0x001d);</span>
<span class="lineNum">    5835 </span><span class="lineNoCov">          0 :                         if (ret_val)</span>
<span class="lineNum">    5836 </span>            :                                 break;
<span class="lineNum">    5837 </span>            :                 }
<span class="lineNum">    5838 </span><span class="lineNoCov">          0 :                 ret_val = em_write_phy_reg(hw, 30, 0x00c1);</span>
<span class="lineNum">    5839 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    5840 </span>            :                         break;
<span class="lineNum">    5841 </span><span class="lineNoCov">          0 :                 ret_val = em_write_phy_reg(hw, 30, 0x0000);</span>
<span class="lineNum">    5842 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    5843 </span>            :                         break;
<span class="lineNum">    5844 </span>            :                 ret_val = E1000_SUCCESS;
<span class="lineNum">    5845 </span>            :         } while (0);
<span class="lineNum">    5846 </span>            : 
<span class="lineNum">    5847 </span><span class="lineNoCov">          0 :         return ret_val;</span>
<span class="lineNum">    5848 </span>            : }
<span class="lineNum">    5849 </span>            : 
<span class="lineNum">    5850 </span>            : /******************************************************************************
<span class="lineNum">    5851 </span>            :  * Sets up eeprom variables in the hw struct.  Must be called after mac_type
<span class="lineNum">    5852 </span>            :  * is configured.  Additionally, if this is ICH8, the flash controller GbE
<span class="lineNum">    5853 </span>            :  * registers must be mapped, or this will crash.
<span class="lineNum">    5854 </span>            :  *
<span class="lineNum">    5855 </span>            :  * hw - Struct containing variables accessed by shared code
<a name="5856"><span class="lineNum">    5856 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    5857 </span>            : int32_t
<span class="lineNum">    5858 </span><span class="lineNoCov">          0 : em_init_eeprom_params(struct em_hw *hw)</span>
<span class="lineNum">    5859 </span>            : {
<span class="lineNum">    5860 </span><span class="lineNoCov">          0 :         struct em_eeprom_info *eeprom = &amp;hw-&gt;eeprom;</span>
<span class="lineNum">    5861 </span><span class="lineNoCov">          0 :         uint32_t eecd = E1000_READ_REG(hw, EECD);</span>
<span class="lineNum">    5862 </span>            :         int32_t  ret_val = E1000_SUCCESS;
<span class="lineNum">    5863 </span><span class="lineNoCov">          0 :         uint16_t eeprom_size;</span>
<span class="lineNum">    5864 </span>            :         DEBUGFUNC(&quot;em_init_eeprom_params&quot;);
<span class="lineNum">    5865 </span>            : 
<span class="lineNum">    5866 </span><span class="lineNoCov">          0 :         switch (hw-&gt;mac_type) {</span>
<span class="lineNum">    5867 </span>            :         case em_82542_rev2_0:
<span class="lineNum">    5868 </span>            :         case em_82542_rev2_1:
<span class="lineNum">    5869 </span>            :         case em_82543:
<span class="lineNum">    5870 </span>            :         case em_82544:
<span class="lineNum">    5871 </span><span class="lineNoCov">          0 :                 eeprom-&gt;type = em_eeprom_microwire;</span>
<span class="lineNum">    5872 </span><span class="lineNoCov">          0 :                 eeprom-&gt;word_size = 64;</span>
<span class="lineNum">    5873 </span><span class="lineNoCov">          0 :                 eeprom-&gt;opcode_bits = 3;</span>
<span class="lineNum">    5874 </span><span class="lineNoCov">          0 :                 eeprom-&gt;address_bits = 6;</span>
<span class="lineNum">    5875 </span><span class="lineNoCov">          0 :                 eeprom-&gt;delay_usec = 50;</span>
<span class="lineNum">    5876 </span><span class="lineNoCov">          0 :                 eeprom-&gt;use_eerd = FALSE;</span>
<span class="lineNum">    5877 </span><span class="lineNoCov">          0 :                 eeprom-&gt;use_eewr = FALSE;</span>
<span class="lineNum">    5878 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    5879 </span>            :         case em_82540:
<span class="lineNum">    5880 </span>            :         case em_82545:
<span class="lineNum">    5881 </span>            :         case em_82545_rev_3:
<span class="lineNum">    5882 </span>            :         case em_icp_xxxx:
<span class="lineNum">    5883 </span>            :         case em_82546:
<span class="lineNum">    5884 </span>            :         case em_82546_rev_3:
<span class="lineNum">    5885 </span><span class="lineNoCov">          0 :                 eeprom-&gt;type = em_eeprom_microwire;</span>
<span class="lineNum">    5886 </span><span class="lineNoCov">          0 :                 eeprom-&gt;opcode_bits = 3;</span>
<span class="lineNum">    5887 </span><span class="lineNoCov">          0 :                 eeprom-&gt;delay_usec = 50;</span>
<span class="lineNum">    5888 </span><span class="lineNoCov">          0 :                 if (eecd &amp; E1000_EECD_SIZE) {</span>
<span class="lineNum">    5889 </span><span class="lineNoCov">          0 :                         eeprom-&gt;word_size = 256;</span>
<span class="lineNum">    5890 </span><span class="lineNoCov">          0 :                         eeprom-&gt;address_bits = 8;</span>
<span class="lineNum">    5891 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    5892 </span><span class="lineNoCov">          0 :                         eeprom-&gt;word_size = 64;</span>
<span class="lineNum">    5893 </span><span class="lineNoCov">          0 :                         eeprom-&gt;address_bits = 6;</span>
<span class="lineNum">    5894 </span>            :                 }
<span class="lineNum">    5895 </span><span class="lineNoCov">          0 :                 eeprom-&gt;use_eerd = FALSE;</span>
<span class="lineNum">    5896 </span><span class="lineNoCov">          0 :                 eeprom-&gt;use_eewr = FALSE;</span>
<span class="lineNum">    5897 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    5898 </span>            :         case em_82541:
<span class="lineNum">    5899 </span>            :         case em_82541_rev_2:
<span class="lineNum">    5900 </span>            :         case em_82547:
<span class="lineNum">    5901 </span>            :         case em_82547_rev_2:
<span class="lineNum">    5902 </span><span class="lineNoCov">          0 :                 if (eecd &amp; E1000_EECD_TYPE) {</span>
<span class="lineNum">    5903 </span><span class="lineNoCov">          0 :                         eeprom-&gt;type = em_eeprom_spi;</span>
<span class="lineNum">    5904 </span><span class="lineNoCov">          0 :                         eeprom-&gt;opcode_bits = 8;</span>
<span class="lineNum">    5905 </span><span class="lineNoCov">          0 :                         eeprom-&gt;delay_usec = 1;</span>
<span class="lineNum">    5906 </span><span class="lineNoCov">          0 :                         if (eecd &amp; E1000_EECD_ADDR_BITS) {</span>
<span class="lineNum">    5907 </span><span class="lineNoCov">          0 :                                 eeprom-&gt;page_size = 32;</span>
<span class="lineNum">    5908 </span><span class="lineNoCov">          0 :                                 eeprom-&gt;address_bits = 16;</span>
<span class="lineNum">    5909 </span><span class="lineNoCov">          0 :                         } else {</span>
<span class="lineNum">    5910 </span><span class="lineNoCov">          0 :                                 eeprom-&gt;page_size = 8;</span>
<span class="lineNum">    5911 </span><span class="lineNoCov">          0 :                                 eeprom-&gt;address_bits = 8;</span>
<span class="lineNum">    5912 </span>            :                         }
<span class="lineNum">    5913 </span>            :                 } else {
<span class="lineNum">    5914 </span><span class="lineNoCov">          0 :                         eeprom-&gt;type = em_eeprom_microwire;</span>
<span class="lineNum">    5915 </span><span class="lineNoCov">          0 :                         eeprom-&gt;opcode_bits = 3;</span>
<span class="lineNum">    5916 </span><span class="lineNoCov">          0 :                         eeprom-&gt;delay_usec = 50;</span>
<span class="lineNum">    5917 </span><span class="lineNoCov">          0 :                         if (eecd &amp; E1000_EECD_ADDR_BITS) {</span>
<span class="lineNum">    5918 </span><span class="lineNoCov">          0 :                                 eeprom-&gt;word_size = 256;</span>
<span class="lineNum">    5919 </span><span class="lineNoCov">          0 :                                 eeprom-&gt;address_bits = 8;</span>
<span class="lineNum">    5920 </span><span class="lineNoCov">          0 :                         } else {</span>
<span class="lineNum">    5921 </span><span class="lineNoCov">          0 :                                 eeprom-&gt;word_size = 64;</span>
<span class="lineNum">    5922 </span><span class="lineNoCov">          0 :                                 eeprom-&gt;address_bits = 6;</span>
<span class="lineNum">    5923 </span>            :                         }
<span class="lineNum">    5924 </span>            :                 }
<span class="lineNum">    5925 </span><span class="lineNoCov">          0 :                 eeprom-&gt;use_eerd = FALSE;</span>
<span class="lineNum">    5926 </span><span class="lineNoCov">          0 :                 eeprom-&gt;use_eewr = FALSE;</span>
<span class="lineNum">    5927 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    5928 </span>            :         case em_82571:
<span class="lineNum">    5929 </span>            :         case em_82572:
<span class="lineNum">    5930 </span><span class="lineNoCov">          0 :                 eeprom-&gt;type = em_eeprom_spi;</span>
<span class="lineNum">    5931 </span><span class="lineNoCov">          0 :                 eeprom-&gt;opcode_bits = 8;</span>
<span class="lineNum">    5932 </span><span class="lineNoCov">          0 :                 eeprom-&gt;delay_usec = 1;</span>
<span class="lineNum">    5933 </span><span class="lineNoCov">          0 :                 if (eecd &amp; E1000_EECD_ADDR_BITS) {</span>
<span class="lineNum">    5934 </span><span class="lineNoCov">          0 :                         eeprom-&gt;page_size = 32;</span>
<span class="lineNum">    5935 </span><span class="lineNoCov">          0 :                         eeprom-&gt;address_bits = 16;</span>
<span class="lineNum">    5936 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    5937 </span><span class="lineNoCov">          0 :                         eeprom-&gt;page_size = 8;</span>
<span class="lineNum">    5938 </span><span class="lineNoCov">          0 :                         eeprom-&gt;address_bits = 8;</span>
<span class="lineNum">    5939 </span>            :                 }
<span class="lineNum">    5940 </span><span class="lineNoCov">          0 :                 eeprom-&gt;use_eerd = FALSE;</span>
<span class="lineNum">    5941 </span><span class="lineNoCov">          0 :                 eeprom-&gt;use_eewr = FALSE;</span>
<span class="lineNum">    5942 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    5943 </span>            :         case em_82573:
<span class="lineNum">    5944 </span>            :         case em_82574:
<span class="lineNum">    5945 </span>            :         case em_82575:
<span class="lineNum">    5946 </span>            :         case em_82580:
<span class="lineNum">    5947 </span>            :         case em_i210:
<span class="lineNum">    5948 </span>            :         case em_i350:
<span class="lineNum">    5949 </span><span class="lineNoCov">          0 :                 eeprom-&gt;type = em_eeprom_spi;</span>
<span class="lineNum">    5950 </span><span class="lineNoCov">          0 :                 eeprom-&gt;opcode_bits = 8;</span>
<span class="lineNum">    5951 </span><span class="lineNoCov">          0 :                 eeprom-&gt;delay_usec = 1;</span>
<span class="lineNum">    5952 </span><span class="lineNoCov">          0 :                 if (eecd &amp; E1000_EECD_ADDR_BITS) {</span>
<span class="lineNum">    5953 </span><span class="lineNoCov">          0 :                         eeprom-&gt;page_size = 32;</span>
<span class="lineNum">    5954 </span><span class="lineNoCov">          0 :                         eeprom-&gt;address_bits = 16;</span>
<span class="lineNum">    5955 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    5956 </span><span class="lineNoCov">          0 :                         eeprom-&gt;page_size = 8;</span>
<span class="lineNum">    5957 </span><span class="lineNoCov">          0 :                         eeprom-&gt;address_bits = 8;</span>
<span class="lineNum">    5958 </span>            :                 }
<span class="lineNum">    5959 </span><span class="lineNoCov">          0 :                 eeprom-&gt;use_eerd = TRUE;</span>
<span class="lineNum">    5960 </span><span class="lineNoCov">          0 :                 eeprom-&gt;use_eewr = TRUE;</span>
<span class="lineNum">    5961 </span><span class="lineNoCov">          0 :                 if (em_is_onboard_nvm_eeprom(hw) == FALSE) {</span>
<span class="lineNum">    5962 </span><span class="lineNoCov">          0 :                         eeprom-&gt;type = em_eeprom_flash;</span>
<span class="lineNum">    5963 </span><span class="lineNoCov">          0 :                         eeprom-&gt;word_size = 2048;</span>
<span class="lineNum">    5964 </span>            :                         /*
<span class="lineNum">    5965 </span>            :                          * Ensure that the Autonomous FLASH update bit is
<span class="lineNum">    5966 </span>            :                          * cleared due to Flash update issue on parts which
<span class="lineNum">    5967 </span>            :                          * use a FLASH for NVM.
<span class="lineNum">    5968 </span>            :                          */
<span class="lineNum">    5969 </span><span class="lineNoCov">          0 :                         eecd &amp;= ~E1000_EECD_AUPDEN;</span>
<span class="lineNum">    5970 </span><span class="lineNoCov">          0 :                         E1000_WRITE_REG(hw, EECD, eecd);</span>
<span class="lineNum">    5971 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    5972 </span><span class="lineNoCov">          0 :                 if (em_get_flash_presence_i210(hw) == FALSE) {</span>
<span class="lineNum">    5973 </span><span class="lineNoCov">          0 :                         eeprom-&gt;type = em_eeprom_invm;</span>
<span class="lineNum">    5974 </span><span class="lineNoCov">          0 :                         eeprom-&gt;word_size = INVM_SIZE;</span>
<span class="lineNum">    5975 </span><span class="lineNoCov">          0 :                         eeprom-&gt;use_eerd = FALSE;</span>
<span class="lineNum">    5976 </span><span class="lineNoCov">          0 :                         eeprom-&gt;use_eewr = FALSE;</span>
<span class="lineNum">    5977 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    5978 </span>            :                 break;
<span class="lineNum">    5979 </span>            :         case em_80003es2lan:
<span class="lineNum">    5980 </span><span class="lineNoCov">          0 :                 eeprom-&gt;type = em_eeprom_spi;</span>
<span class="lineNum">    5981 </span><span class="lineNoCov">          0 :                 eeprom-&gt;opcode_bits = 8;</span>
<span class="lineNum">    5982 </span><span class="lineNoCov">          0 :                 eeprom-&gt;delay_usec = 1;</span>
<span class="lineNum">    5983 </span><span class="lineNoCov">          0 :                 if (eecd &amp; E1000_EECD_ADDR_BITS) {</span>
<span class="lineNum">    5984 </span><span class="lineNoCov">          0 :                         eeprom-&gt;page_size = 32;</span>
<span class="lineNum">    5985 </span><span class="lineNoCov">          0 :                         eeprom-&gt;address_bits = 16;</span>
<span class="lineNum">    5986 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    5987 </span><span class="lineNoCov">          0 :                         eeprom-&gt;page_size = 8;</span>
<span class="lineNum">    5988 </span><span class="lineNoCov">          0 :                         eeprom-&gt;address_bits = 8;</span>
<span class="lineNum">    5989 </span>            :                 }
<span class="lineNum">    5990 </span><span class="lineNoCov">          0 :                 eeprom-&gt;use_eerd = TRUE;</span>
<span class="lineNum">    5991 </span><span class="lineNoCov">          0 :                 eeprom-&gt;use_eewr = FALSE;</span>
<span class="lineNum">    5992 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    5993 </span>            :         case em_ich8lan:
<span class="lineNum">    5994 </span>            :         case em_ich9lan:
<span class="lineNum">    5995 </span>            :         case em_ich10lan:
<span class="lineNum">    5996 </span>            :         case em_pchlan:
<span class="lineNum">    5997 </span>            :         case em_pch2lan:
<span class="lineNum">    5998 </span>            :         case em_pch_lpt:
<span class="lineNum">    5999 </span>            :                 {
<span class="lineNum">    6000 </span>            :                 int32_t         i = 0;
<span class="lineNum">    6001 </span>            :                 uint32_t        flash_size = 
<span class="lineNum">    6002 </span><span class="lineNoCov">          0 :                     E1000_READ_ICH_FLASH_REG(hw, ICH_FLASH_GFPREG);</span>
<span class="lineNum">    6003 </span><span class="lineNoCov">          0 :                         eeprom-&gt;type = em_eeprom_ich8;</span>
<span class="lineNum">    6004 </span><span class="lineNoCov">          0 :                         eeprom-&gt;use_eerd = FALSE;</span>
<span class="lineNum">    6005 </span><span class="lineNoCov">          0 :                         eeprom-&gt;use_eewr = FALSE;</span>
<span class="lineNum">    6006 </span><span class="lineNoCov">          0 :                         eeprom-&gt;word_size = E1000_SHADOW_RAM_WORDS;</span>
<span class="lineNum">    6007 </span>            :                         /*
<span class="lineNum">    6008 </span>            :                          * Zero the shadow RAM structure. But don't load it
<span class="lineNum">    6009 </span>            :                          * from NVM so as to save time for driver init
<span class="lineNum">    6010 </span>            :                          */
<span class="lineNum">    6011 </span><span class="lineNoCov">          0 :                         if (hw-&gt;eeprom_shadow_ram != NULL) {</span>
<span class="lineNum">    6012 </span><span class="lineNoCov">          0 :                                 for (i = 0; i &lt; E1000_SHADOW_RAM_WORDS; i++) {</span>
<span class="lineNum">    6013 </span><span class="lineNoCov">          0 :                                         hw-&gt;eeprom_shadow_ram[i].modified = </span>
<span class="lineNum">    6014 </span>            :                                             FALSE;
<span class="lineNum">    6015 </span><span class="lineNoCov">          0 :                                         hw-&gt;eeprom_shadow_ram[i].eeprom_word = </span>
<span class="lineNum">    6016 </span>            :                                             0xFFFF;
<span class="lineNum">    6017 </span>            :                                 }
<span class="lineNum">    6018 </span>            :                         }
<span class="lineNum">    6019 </span><span class="lineNoCov">          0 :                         hw-&gt;flash_base_addr = (flash_size &amp; </span>
<span class="lineNum">    6020 </span><span class="lineNoCov">          0 :                             ICH_GFPREG_BASE_MASK) * ICH_FLASH_SECTOR_SIZE;</span>
<span class="lineNum">    6021 </span>            : 
<span class="lineNum">    6022 </span><span class="lineNoCov">          0 :                         hw-&gt;flash_bank_size = ((flash_size &gt;&gt; 16) &amp; </span>
<span class="lineNum">    6023 </span><span class="lineNoCov">          0 :                             ICH_GFPREG_BASE_MASK) + 1;</span>
<span class="lineNum">    6024 </span><span class="lineNoCov">          0 :                         hw-&gt;flash_bank_size -= (flash_size &amp;</span>
<span class="lineNum">    6025 </span>            :                             ICH_GFPREG_BASE_MASK);
<span class="lineNum">    6026 </span>            : 
<span class="lineNum">    6027 </span><span class="lineNoCov">          0 :                         hw-&gt;flash_bank_size *= ICH_FLASH_SECTOR_SIZE;</span>
<span class="lineNum">    6028 </span>            : 
<span class="lineNum">    6029 </span><span class="lineNoCov">          0 :                         hw-&gt;flash_bank_size /= 2 * sizeof(uint16_t);</span>
<span class="lineNum">    6030 </span>            : 
<span class="lineNum">    6031 </span>            :                         break;
<span class="lineNum">    6032 </span>            :                 }
<span class="lineNum">    6033 </span>            :         case em_pch_spt:
<span class="lineNum">    6034 </span>            :         case em_pch_cnp:
<span class="lineNum">    6035 </span>            :                 {
<span class="lineNum">    6036 </span>            :                         int32_t         i = 0;
<span class="lineNum">    6037 </span><span class="lineNoCov">          0 :                         uint32_t        flash_size = EM_READ_REG(hw, 0xc /* STRAP */);</span>
<span class="lineNum">    6038 </span>            : 
<span class="lineNum">    6039 </span><span class="lineNoCov">          0 :                         eeprom-&gt;type = em_eeprom_ich8;</span>
<span class="lineNum">    6040 </span><span class="lineNoCov">          0 :                         eeprom-&gt;use_eerd = FALSE;</span>
<span class="lineNum">    6041 </span><span class="lineNoCov">          0 :                         eeprom-&gt;use_eewr = FALSE;</span>
<span class="lineNum">    6042 </span><span class="lineNoCov">          0 :                         eeprom-&gt;word_size = E1000_SHADOW_RAM_WORDS;</span>
<span class="lineNum">    6043 </span>            :                         /*
<span class="lineNum">    6044 </span>            :                          * Zero the shadow RAM structure. But don't load it
<span class="lineNum">    6045 </span>            :                          * from NVM so as to save time for driver init
<span class="lineNum">    6046 </span>            :                          */
<span class="lineNum">    6047 </span><span class="lineNoCov">          0 :                         if (hw-&gt;eeprom_shadow_ram != NULL) {</span>
<span class="lineNum">    6048 </span><span class="lineNoCov">          0 :                                 for (i = 0; i &lt; E1000_SHADOW_RAM_WORDS; i++) {</span>
<span class="lineNum">    6049 </span><span class="lineNoCov">          0 :                                         hw-&gt;eeprom_shadow_ram[i].modified = </span>
<span class="lineNum">    6050 </span>            :                                             FALSE;
<span class="lineNum">    6051 </span><span class="lineNoCov">          0 :                                         hw-&gt;eeprom_shadow_ram[i].eeprom_word = </span>
<span class="lineNum">    6052 </span>            :                                             0xFFFF;
<span class="lineNum">    6053 </span>            :                                 }
<span class="lineNum">    6054 </span>            :                         }
<span class="lineNum">    6055 </span><span class="lineNoCov">          0 :                         hw-&gt;flash_base_addr = 0;</span>
<span class="lineNum">    6056 </span><span class="lineNoCov">          0 :                         flash_size = ((flash_size &gt;&gt; 1) &amp; 0x1f) + 1;</span>
<span class="lineNum">    6057 </span><span class="lineNoCov">          0 :                         flash_size *= 4096;</span>
<span class="lineNum">    6058 </span><span class="lineNoCov">          0 :                         hw-&gt;flash_bank_size = flash_size / 4;</span>
<span class="lineNum">    6059 </span>            :                 }
<span class="lineNum">    6060 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    6061 </span>            :         default:
<span class="lineNum">    6062 </span>            :                 break;
<span class="lineNum">    6063 </span>            :         }
<span class="lineNum">    6064 </span>            : 
<span class="lineNum">    6065 </span><span class="lineNoCov">          0 :         if (eeprom-&gt;type == em_eeprom_spi) {</span>
<span class="lineNum">    6066 </span>            :                 /*
<span class="lineNum">    6067 </span>            :                  * eeprom_size will be an enum [0..8] that maps to eeprom
<span class="lineNum">    6068 </span>            :                  * sizes 128B to 32KB (incremented by powers of 2).
<span class="lineNum">    6069 </span>            :                  */
<span class="lineNum">    6070 </span><span class="lineNoCov">          0 :                 if (hw-&gt;mac_type &lt;= em_82547_rev_2) {</span>
<span class="lineNum">    6071 </span>            :                         /* Set to default value for initial eeprom read. */
<span class="lineNum">    6072 </span><span class="lineNoCov">          0 :                         eeprom-&gt;word_size = 64;</span>
<span class="lineNum">    6073 </span><span class="lineNoCov">          0 :                         ret_val = em_read_eeprom(hw, EEPROM_CFG, 1,</span>
<span class="lineNum">    6074 </span>            :                             &amp;eeprom_size);
<span class="lineNum">    6075 </span><span class="lineNoCov">          0 :                         if (ret_val)</span>
<span class="lineNum">    6076 </span><span class="lineNoCov">          0 :                                 return ret_val;</span>
<span class="lineNum">    6077 </span><span class="lineNoCov">          0 :                         eeprom_size = (eeprom_size &amp; EEPROM_SIZE_MASK) &gt;&gt; </span>
<span class="lineNum">    6078 </span>            :                             EEPROM_SIZE_SHIFT;
<span class="lineNum">    6079 </span>            :                         /*
<span class="lineNum">    6080 </span>            :                          * 256B eeprom size was not supported in earlier
<span class="lineNum">    6081 </span>            :                          * hardware, so we bump eeprom_size up one to ensure
<span class="lineNum">    6082 </span>            :                          * that &quot;1&quot; (which maps to 256B) is never the result
<span class="lineNum">    6083 </span>            :                          * used in the shifting logic below.
<span class="lineNum">    6084 </span>            :                          */
<span class="lineNum">    6085 </span><span class="lineNoCov">          0 :                         if (eeprom_size)</span>
<span class="lineNum">    6086 </span><span class="lineNoCov">          0 :                                 eeprom_size++;</span>
<span class="lineNum">    6087 </span>            :                 } else {
<span class="lineNum">    6088 </span><span class="lineNoCov">          0 :                         eeprom_size = (uint16_t) (</span>
<span class="lineNum">    6089 </span><span class="lineNoCov">          0 :                             (eecd &amp; E1000_EECD_SIZE_EX_MASK) &gt;&gt;</span>
<span class="lineNum">    6090 </span>            :                             E1000_EECD_SIZE_EX_SHIFT);
<span class="lineNum">    6091 </span>            :                 }
<span class="lineNum">    6092 </span>            : 
<span class="lineNum">    6093 </span>            :                 /* EEPROM access above 16k is unsupported */
<span class="lineNum">    6094 </span><span class="lineNoCov">          0 :                 if (eeprom_size + EEPROM_WORD_SIZE_SHIFT &gt;</span>
<span class="lineNum">    6095 </span>            :                     EEPROM_WORD_SIZE_SHIFT_MAX) {
<span class="lineNum">    6096 </span><span class="lineNoCov">          0 :                         eeprom-&gt;word_size = 1 &lt;&lt; EEPROM_WORD_SIZE_SHIFT_MAX;</span>
<span class="lineNum">    6097 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    6098 </span><span class="lineNoCov">          0 :                         eeprom-&gt;word_size = 1 &lt;&lt; </span>
<span class="lineNum">    6099 </span>            :                             (eeprom_size + EEPROM_WORD_SIZE_SHIFT);
<span class="lineNum">    6100 </span>            :                 }
<span class="lineNum">    6101 </span>            :         }
<span class="lineNum">    6102 </span><span class="lineNoCov">          0 :         return ret_val;</span>
<span class="lineNum">    6103 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    6104 </span>            : 
<span class="lineNum">    6105 </span>            : /******************************************************************************
<span class="lineNum">    6106 </span>            :  * Raises the EEPROM's clock input.
<span class="lineNum">    6107 </span>            :  *
<span class="lineNum">    6108 </span>            :  * hw - Struct containing variables accessed by shared code
<span class="lineNum">    6109 </span>            :  * eecd - EECD's current value
<a name="6110"><span class="lineNum">    6110 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    6111 </span>            : static void
<span class="lineNum">    6112 </span><span class="lineNoCov">          0 : em_raise_ee_clk(struct em_hw *hw, uint32_t *eecd)</span>
<span class="lineNum">    6113 </span>            : {
<span class="lineNum">    6114 </span>            :         /*
<span class="lineNum">    6115 </span>            :          * Raise the clock input to the EEPROM (by setting the SK bit), and
<span class="lineNum">    6116 </span>            :          * then wait &lt;delay&gt; microseconds.
<span class="lineNum">    6117 </span>            :          */
<span class="lineNum">    6118 </span><span class="lineNoCov">          0 :         *eecd = *eecd | E1000_EECD_SK;</span>
<span class="lineNum">    6119 </span><span class="lineNoCov">          0 :         E1000_WRITE_REG(hw, EECD, *eecd);</span>
<span class="lineNum">    6120 </span><span class="lineNoCov">          0 :         E1000_WRITE_FLUSH(hw);</span>
<span class="lineNum">    6121 </span><span class="lineNoCov">          0 :         usec_delay(hw-&gt;eeprom.delay_usec);</span>
<span class="lineNum">    6122 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    6123 </span>            : 
<span class="lineNum">    6124 </span>            : /******************************************************************************
<span class="lineNum">    6125 </span>            :  * Lowers the EEPROM's clock input.
<span class="lineNum">    6126 </span>            :  *
<span class="lineNum">    6127 </span>            :  * hw - Struct containing variables accessed by shared code
<span class="lineNum">    6128 </span>            :  * eecd - EECD's current value
<a name="6129"><span class="lineNum">    6129 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    6130 </span>            : static void
<span class="lineNum">    6131 </span><span class="lineNoCov">          0 : em_lower_ee_clk(struct em_hw *hw, uint32_t *eecd)</span>
<span class="lineNum">    6132 </span>            : {
<span class="lineNum">    6133 </span>            :         /*
<span class="lineNum">    6134 </span>            :          * Lower the clock input to the EEPROM (by clearing the SK bit), and
<span class="lineNum">    6135 </span>            :          * then wait 50 microseconds.
<span class="lineNum">    6136 </span>            :          */
<span class="lineNum">    6137 </span><span class="lineNoCov">          0 :         *eecd = *eecd &amp; ~E1000_EECD_SK;</span>
<span class="lineNum">    6138 </span><span class="lineNoCov">          0 :         E1000_WRITE_REG(hw, EECD, *eecd);</span>
<span class="lineNum">    6139 </span><span class="lineNoCov">          0 :         E1000_WRITE_FLUSH(hw);</span>
<span class="lineNum">    6140 </span><span class="lineNoCov">          0 :         usec_delay(hw-&gt;eeprom.delay_usec);</span>
<span class="lineNum">    6141 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    6142 </span>            : 
<span class="lineNum">    6143 </span>            : /******************************************************************************
<span class="lineNum">    6144 </span>            :  * Shift data bits out to the EEPROM.
<span class="lineNum">    6145 </span>            :  *
<span class="lineNum">    6146 </span>            :  * hw - Struct containing variables accessed by shared code
<span class="lineNum">    6147 </span>            :  * data - data to send to the EEPROM
<span class="lineNum">    6148 </span>            :  * count - number of bits to shift out
<a name="6149"><span class="lineNum">    6149 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    6150 </span>            : static void
<span class="lineNum">    6151 </span><span class="lineNoCov">          0 : em_shift_out_ee_bits(struct em_hw *hw, uint16_t data, uint16_t count)</span>
<span class="lineNum">    6152 </span>            : {
<span class="lineNum">    6153 </span><span class="lineNoCov">          0 :         struct em_eeprom_info *eeprom = &amp;hw-&gt;eeprom;</span>
<span class="lineNum">    6154 </span><span class="lineNoCov">          0 :         uint32_t eecd;</span>
<span class="lineNum">    6155 </span>            :         uint32_t mask;
<span class="lineNum">    6156 </span>            :         /*
<span class="lineNum">    6157 </span>            :          * We need to shift &quot;count&quot; bits out to the EEPROM. So, value in the
<span class="lineNum">    6158 </span>            :          * &quot;data&quot; parameter will be shifted out to the EEPROM one bit at a
<span class="lineNum">    6159 </span>            :          * time. In order to do this, &quot;data&quot; must be broken down into bits.
<span class="lineNum">    6160 </span>            :          */
<span class="lineNum">    6161 </span><span class="lineNoCov">          0 :         mask = 0x01 &lt;&lt; (count - 1);</span>
<span class="lineNum">    6162 </span><span class="lineNoCov">          0 :         eecd = E1000_READ_REG(hw, EECD);</span>
<span class="lineNum">    6163 </span><span class="lineNoCov">          0 :         if (eeprom-&gt;type == em_eeprom_microwire) {</span>
<span class="lineNum">    6164 </span><span class="lineNoCov">          0 :                 eecd &amp;= ~E1000_EECD_DO;</span>
<span class="lineNum">    6165 </span><span class="lineNoCov">          0 :         } else if (eeprom-&gt;type == em_eeprom_spi) {</span>
<span class="lineNum">    6166 </span><span class="lineNoCov">          0 :                 eecd |= E1000_EECD_DO;</span>
<span class="lineNum">    6167 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    6168 </span><span class="lineNoCov">          0 :         do {</span>
<span class="lineNum">    6169 </span>            :                 /*
<span class="lineNum">    6170 </span>            :                  * A &quot;1&quot; is shifted out to the EEPROM by setting bit &quot;DI&quot; to
<span class="lineNum">    6171 </span>            :                  * a &quot;1&quot;, and then raising and then lowering the clock (the
<span class="lineNum">    6172 </span>            :                  * SK bit controls the clock input to the EEPROM).  A &quot;0&quot; is
<span class="lineNum">    6173 </span>            :                  * shifted out to the EEPROM by setting &quot;DI&quot; to &quot;0&quot; and then
<span class="lineNum">    6174 </span>            :                  * raising and then lowering the clock.
<span class="lineNum">    6175 </span>            :                  */
<span class="lineNum">    6176 </span><span class="lineNoCov">          0 :                 eecd &amp;= ~E1000_EECD_DI;</span>
<span class="lineNum">    6177 </span>            : 
<span class="lineNum">    6178 </span><span class="lineNoCov">          0 :                 if (data &amp; mask)</span>
<span class="lineNum">    6179 </span><span class="lineNoCov">          0 :                         eecd |= E1000_EECD_DI;</span>
<span class="lineNum">    6180 </span>            : 
<span class="lineNum">    6181 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG(hw, EECD, eecd);</span>
<span class="lineNum">    6182 </span><span class="lineNoCov">          0 :                 E1000_WRITE_FLUSH(hw);</span>
<span class="lineNum">    6183 </span>            : 
<span class="lineNum">    6184 </span><span class="lineNoCov">          0 :                 usec_delay(eeprom-&gt;delay_usec);</span>
<span class="lineNum">    6185 </span>            : 
<span class="lineNum">    6186 </span><span class="lineNoCov">          0 :                 em_raise_ee_clk(hw, &amp;eecd);</span>
<span class="lineNum">    6187 </span><span class="lineNoCov">          0 :                 em_lower_ee_clk(hw, &amp;eecd);</span>
<span class="lineNum">    6188 </span>            : 
<span class="lineNum">    6189 </span><span class="lineNoCov">          0 :                 mask = mask &gt;&gt; 1;</span>
<span class="lineNum">    6190 </span>            : 
<span class="lineNum">    6191 </span><span class="lineNoCov">          0 :         } while (mask);</span>
<span class="lineNum">    6192 </span>            : 
<span class="lineNum">    6193 </span>            :         /* We leave the &quot;DI&quot; bit set to &quot;0&quot; when we leave this routine. */
<span class="lineNum">    6194 </span><span class="lineNoCov">          0 :         eecd &amp;= ~E1000_EECD_DI;</span>
<span class="lineNum">    6195 </span><span class="lineNoCov">          0 :         E1000_WRITE_REG(hw, EECD, eecd);</span>
<span class="lineNum">    6196 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    6197 </span>            : 
<span class="lineNum">    6198 </span>            : /******************************************************************************
<span class="lineNum">    6199 </span>            :  * Shift data bits in from the EEPROM
<span class="lineNum">    6200 </span>            :  *
<span class="lineNum">    6201 </span>            :  * hw - Struct containing variables accessed by shared code
<a name="6202"><span class="lineNum">    6202 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    6203 </span>            : static uint16_t
<span class="lineNum">    6204 </span><span class="lineNoCov">          0 : em_shift_in_ee_bits(struct em_hw *hw, uint16_t count)</span>
<span class="lineNum">    6205 </span>            : {
<span class="lineNum">    6206 </span><span class="lineNoCov">          0 :         uint32_t eecd;</span>
<span class="lineNum">    6207 </span>            :         uint32_t i;
<span class="lineNum">    6208 </span>            :         uint16_t data;
<span class="lineNum">    6209 </span>            :         /*
<span class="lineNum">    6210 </span>            :          * In order to read a register from the EEPROM, we need to shift
<span class="lineNum">    6211 </span>            :          * 'count' bits in from the EEPROM. Bits are &quot;shifted in&quot; by raising
<span class="lineNum">    6212 </span>            :          * the clock input to the EEPROM (setting the SK bit), and then
<span class="lineNum">    6213 </span>            :          * reading the value of the &quot;DO&quot; bit.  During this &quot;shifting in&quot;
<span class="lineNum">    6214 </span>            :          * process the &quot;DI&quot; bit should always be clear.
<span class="lineNum">    6215 </span>            :          */
<span class="lineNum">    6216 </span>            : 
<span class="lineNum">    6217 </span><span class="lineNoCov">          0 :         eecd = E1000_READ_REG(hw, EECD);</span>
<span class="lineNum">    6218 </span>            : 
<span class="lineNum">    6219 </span><span class="lineNoCov">          0 :         eecd &amp;= ~(E1000_EECD_DO | E1000_EECD_DI);</span>
<span class="lineNum">    6220 </span>            :         data = 0;
<span class="lineNum">    6221 </span>            : 
<span class="lineNum">    6222 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; count; i++) {</span>
<span class="lineNum">    6223 </span><span class="lineNoCov">          0 :                 data = data &lt;&lt; 1;</span>
<span class="lineNum">    6224 </span><span class="lineNoCov">          0 :                 em_raise_ee_clk(hw, &amp;eecd);</span>
<span class="lineNum">    6225 </span>            : 
<span class="lineNum">    6226 </span><span class="lineNoCov">          0 :                 eecd = E1000_READ_REG(hw, EECD);</span>
<span class="lineNum">    6227 </span>            : 
<span class="lineNum">    6228 </span><span class="lineNoCov">          0 :                 eecd &amp;= ~(E1000_EECD_DI);</span>
<span class="lineNum">    6229 </span><span class="lineNoCov">          0 :                 if (eecd &amp; E1000_EECD_DO)</span>
<span class="lineNum">    6230 </span><span class="lineNoCov">          0 :                         data |= 1;</span>
<span class="lineNum">    6231 </span>            : 
<span class="lineNum">    6232 </span><span class="lineNoCov">          0 :                 em_lower_ee_clk(hw, &amp;eecd);</span>
<span class="lineNum">    6233 </span>            :         }
<span class="lineNum">    6234 </span>            : 
<span class="lineNum">    6235 </span><span class="lineNoCov">          0 :         return data;</span>
<span class="lineNum">    6236 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    6237 </span>            : /******************************************************************************
<span class="lineNum">    6238 </span>            :  * Prepares EEPROM for access
<span class="lineNum">    6239 </span>            :  *
<span class="lineNum">    6240 </span>            :  * hw - Struct containing variables accessed by shared code
<span class="lineNum">    6241 </span>            :  *
<span class="lineNum">    6242 </span>            :  * Lowers EEPROM clock. Clears input pin. Sets the chip select pin. This
<span class="lineNum">    6243 </span>            :  * function should be called before issuing a command to the EEPROM.
<a name="6244"><span class="lineNum">    6244 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    6245 </span>            : static int32_t
<span class="lineNum">    6246 </span><span class="lineNoCov">          0 : em_acquire_eeprom(struct em_hw *hw)</span>
<span class="lineNum">    6247 </span>            : {
<span class="lineNum">    6248 </span><span class="lineNoCov">          0 :         struct em_eeprom_info *eeprom = &amp;hw-&gt;eeprom;</span>
<span class="lineNum">    6249 </span>            :         uint32_t eecd, i = 0;
<span class="lineNum">    6250 </span>            :         DEBUGFUNC(&quot;em_acquire_eeprom&quot;);
<span class="lineNum">    6251 </span>            : 
<span class="lineNum">    6252 </span><span class="lineNoCov">          0 :         if (em_swfw_sync_acquire(hw, E1000_SWFW_EEP_SM))</span>
<span class="lineNum">    6253 </span><span class="lineNoCov">          0 :                 return -E1000_ERR_SWFW_SYNC;</span>
<span class="lineNum">    6254 </span><span class="lineNoCov">          0 :         eecd = E1000_READ_REG(hw, EECD);</span>
<span class="lineNum">    6255 </span>            : 
<span class="lineNum">    6256 </span><span class="lineNoCov">          0 :         if ((hw-&gt;mac_type != em_82573) &amp;&amp; (hw-&gt;mac_type != em_82574)) {</span>
<span class="lineNum">    6257 </span>            :                 /* Request EEPROM Access */
<span class="lineNum">    6258 </span><span class="lineNoCov">          0 :                 if (hw-&gt;mac_type &gt; em_82544) {</span>
<span class="lineNum">    6259 </span><span class="lineNoCov">          0 :                         eecd |= E1000_EECD_REQ;</span>
<span class="lineNum">    6260 </span><span class="lineNoCov">          0 :                         E1000_WRITE_REG(hw, EECD, eecd);</span>
<span class="lineNum">    6261 </span><span class="lineNoCov">          0 :                         eecd = E1000_READ_REG(hw, EECD);</span>
<span class="lineNum">    6262 </span><span class="lineNoCov">          0 :                         while ((!(eecd &amp; E1000_EECD_GNT)) &amp;&amp;</span>
<span class="lineNum">    6263 </span><span class="lineNoCov">          0 :                             (i &lt; E1000_EEPROM_GRANT_ATTEMPTS)) {</span>
<span class="lineNum">    6264 </span><span class="lineNoCov">          0 :                                 i++;</span>
<span class="lineNum">    6265 </span><span class="lineNoCov">          0 :                                 usec_delay(5);</span>
<span class="lineNum">    6266 </span><span class="lineNoCov">          0 :                                 eecd = E1000_READ_REG(hw, EECD);</span>
<span class="lineNum">    6267 </span>            :                         }
<span class="lineNum">    6268 </span><span class="lineNoCov">          0 :                         if (!(eecd &amp; E1000_EECD_GNT)) {</span>
<span class="lineNum">    6269 </span><span class="lineNoCov">          0 :                                 eecd &amp;= ~E1000_EECD_REQ;</span>
<span class="lineNum">    6270 </span><span class="lineNoCov">          0 :                                 E1000_WRITE_REG(hw, EECD, eecd);</span>
<span class="lineNum">    6271 </span>            :                                 DEBUGOUT(&quot;Could not acquire EEPROM grant\n&quot;);
<span class="lineNum">    6272 </span><span class="lineNoCov">          0 :                                 em_swfw_sync_release(hw, E1000_SWFW_EEP_SM);</span>
<span class="lineNum">    6273 </span><span class="lineNoCov">          0 :                                 return -E1000_ERR_EEPROM;</span>
<span class="lineNum">    6274 </span>            :                         }
<span class="lineNum">    6275 </span>            :                 }
<span class="lineNum">    6276 </span>            :         }
<span class="lineNum">    6277 </span>            : 
<span class="lineNum">    6278 </span>            :         /* Setup EEPROM for Read/Write */
<span class="lineNum">    6279 </span><span class="lineNoCov">          0 :         if (eeprom-&gt;type == em_eeprom_microwire) {</span>
<span class="lineNum">    6280 </span>            :                 /* Clear SK and DI */
<span class="lineNum">    6281 </span><span class="lineNoCov">          0 :                 eecd &amp;= ~(E1000_EECD_DI | E1000_EECD_SK);</span>
<span class="lineNum">    6282 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG(hw, EECD, eecd);</span>
<span class="lineNum">    6283 </span>            : 
<span class="lineNum">    6284 </span>            :                 /* Set CS */
<span class="lineNum">    6285 </span><span class="lineNoCov">          0 :                 eecd |= E1000_EECD_CS;</span>
<span class="lineNum">    6286 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG(hw, EECD, eecd);</span>
<span class="lineNum">    6287 </span><span class="lineNoCov">          0 :         } else if (eeprom-&gt;type == em_eeprom_spi) {</span>
<span class="lineNum">    6288 </span>            :                 /* Clear SK and CS */
<span class="lineNum">    6289 </span><span class="lineNoCov">          0 :                 eecd &amp;= ~(E1000_EECD_CS | E1000_EECD_SK);</span>
<span class="lineNum">    6290 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG(hw, EECD, eecd);</span>
<span class="lineNum">    6291 </span><span class="lineNoCov">          0 :                 usec_delay(1);</span>
<span class="lineNum">    6292 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    6293 </span><span class="lineNoCov">          0 :         return E1000_SUCCESS;</span>
<span class="lineNum">    6294 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    6295 </span>            : 
<span class="lineNum">    6296 </span>            : /******************************************************************************
<span class="lineNum">    6297 </span>            :  * Returns EEPROM to a &quot;standby&quot; state
<span class="lineNum">    6298 </span>            :  *
<span class="lineNum">    6299 </span>            :  * hw - Struct containing variables accessed by shared code
<a name="6300"><span class="lineNum">    6300 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    6301 </span>            : static void
<span class="lineNum">    6302 </span><span class="lineNoCov">          0 : em_standby_eeprom(struct em_hw *hw)</span>
<span class="lineNum">    6303 </span>            : {
<span class="lineNum">    6304 </span><span class="lineNoCov">          0 :         struct em_eeprom_info *eeprom = &amp;hw-&gt;eeprom;</span>
<span class="lineNum">    6305 </span>            :         uint32_t eecd;
<span class="lineNum">    6306 </span><span class="lineNoCov">          0 :         eecd = E1000_READ_REG(hw, EECD);</span>
<span class="lineNum">    6307 </span>            : 
<span class="lineNum">    6308 </span><span class="lineNoCov">          0 :         if (eeprom-&gt;type == em_eeprom_microwire) {</span>
<span class="lineNum">    6309 </span><span class="lineNoCov">          0 :                 eecd &amp;= ~(E1000_EECD_CS | E1000_EECD_SK);</span>
<span class="lineNum">    6310 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG(hw, EECD, eecd);</span>
<span class="lineNum">    6311 </span><span class="lineNoCov">          0 :                 E1000_WRITE_FLUSH(hw);</span>
<span class="lineNum">    6312 </span><span class="lineNoCov">          0 :                 usec_delay(eeprom-&gt;delay_usec);</span>
<span class="lineNum">    6313 </span>            : 
<span class="lineNum">    6314 </span>            :                 /* Clock high */
<span class="lineNum">    6315 </span><span class="lineNoCov">          0 :                 eecd |= E1000_EECD_SK;</span>
<span class="lineNum">    6316 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG(hw, EECD, eecd);</span>
<span class="lineNum">    6317 </span><span class="lineNoCov">          0 :                 E1000_WRITE_FLUSH(hw);</span>
<span class="lineNum">    6318 </span><span class="lineNoCov">          0 :                 usec_delay(eeprom-&gt;delay_usec);</span>
<span class="lineNum">    6319 </span>            : 
<span class="lineNum">    6320 </span>            :                 /* Select EEPROM */
<span class="lineNum">    6321 </span><span class="lineNoCov">          0 :                 eecd |= E1000_EECD_CS;</span>
<span class="lineNum">    6322 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG(hw, EECD, eecd);</span>
<span class="lineNum">    6323 </span><span class="lineNoCov">          0 :                 E1000_WRITE_FLUSH(hw);</span>
<span class="lineNum">    6324 </span><span class="lineNoCov">          0 :                 usec_delay(eeprom-&gt;delay_usec);</span>
<span class="lineNum">    6325 </span>            : 
<span class="lineNum">    6326 </span>            :                 /* Clock low */
<span class="lineNum">    6327 </span><span class="lineNoCov">          0 :                 eecd &amp;= ~E1000_EECD_SK;</span>
<span class="lineNum">    6328 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG(hw, EECD, eecd);</span>
<span class="lineNum">    6329 </span><span class="lineNoCov">          0 :                 E1000_WRITE_FLUSH(hw);</span>
<span class="lineNum">    6330 </span><span class="lineNoCov">          0 :                 usec_delay(eeprom-&gt;delay_usec);</span>
<span class="lineNum">    6331 </span><span class="lineNoCov">          0 :         } else if (eeprom-&gt;type == em_eeprom_spi) {</span>
<span class="lineNum">    6332 </span>            :                 /* Toggle CS to flush commands */
<span class="lineNum">    6333 </span><span class="lineNoCov">          0 :                 eecd |= E1000_EECD_CS;</span>
<span class="lineNum">    6334 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG(hw, EECD, eecd);</span>
<span class="lineNum">    6335 </span><span class="lineNoCov">          0 :                 E1000_WRITE_FLUSH(hw);</span>
<span class="lineNum">    6336 </span><span class="lineNoCov">          0 :                 usec_delay(eeprom-&gt;delay_usec);</span>
<span class="lineNum">    6337 </span><span class="lineNoCov">          0 :                 eecd &amp;= ~E1000_EECD_CS;</span>
<span class="lineNum">    6338 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG(hw, EECD, eecd);</span>
<span class="lineNum">    6339 </span><span class="lineNoCov">          0 :                 E1000_WRITE_FLUSH(hw);</span>
<span class="lineNum">    6340 </span><span class="lineNoCov">          0 :                 usec_delay(eeprom-&gt;delay_usec);</span>
<span class="lineNum">    6341 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    6342 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    6343 </span>            : 
<span class="lineNum">    6344 </span>            : /******************************************************************************
<span class="lineNum">    6345 </span>            :  * Terminates a command by inverting the EEPROM's chip select pin
<span class="lineNum">    6346 </span>            :  *
<span class="lineNum">    6347 </span>            :  * hw - Struct containing variables accessed by shared code
<a name="6348"><span class="lineNum">    6348 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    6349 </span>            : static void
<span class="lineNum">    6350 </span><span class="lineNoCov">          0 : em_release_eeprom(struct em_hw *hw)</span>
<span class="lineNum">    6351 </span>            : {
<span class="lineNum">    6352 </span>            :         uint32_t eecd;
<span class="lineNum">    6353 </span>            :         DEBUGFUNC(&quot;em_release_eeprom&quot;);
<span class="lineNum">    6354 </span>            : 
<span class="lineNum">    6355 </span><span class="lineNoCov">          0 :         eecd = E1000_READ_REG(hw, EECD);</span>
<span class="lineNum">    6356 </span>            : 
<span class="lineNum">    6357 </span><span class="lineNoCov">          0 :         if (hw-&gt;eeprom.type == em_eeprom_spi) {</span>
<span class="lineNum">    6358 </span><span class="lineNoCov">          0 :                 eecd |= E1000_EECD_CS;  /* Pull CS high */</span>
<span class="lineNum">    6359 </span><span class="lineNoCov">          0 :                 eecd &amp;= ~E1000_EECD_SK;     /* Lower SCK */</span>
<span class="lineNum">    6360 </span>            : 
<span class="lineNum">    6361 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG(hw, EECD, eecd);</span>
<span class="lineNum">    6362 </span>            : 
<span class="lineNum">    6363 </span><span class="lineNoCov">          0 :                 usec_delay(hw-&gt;eeprom.delay_usec);</span>
<span class="lineNum">    6364 </span><span class="lineNoCov">          0 :         } else if (hw-&gt;eeprom.type == em_eeprom_microwire) {</span>
<span class="lineNum">    6365 </span>            :                 /* cleanup eeprom */
<span class="lineNum">    6366 </span>            : 
<span class="lineNum">    6367 </span>            :                 /* CS on Microwire is active-high */
<span class="lineNum">    6368 </span><span class="lineNoCov">          0 :                 eecd &amp;= ~(E1000_EECD_CS | E1000_EECD_DI);</span>
<span class="lineNum">    6369 </span>            : 
<span class="lineNum">    6370 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG(hw, EECD, eecd);</span>
<span class="lineNum">    6371 </span>            : 
<span class="lineNum">    6372 </span>            :                 /* Rising edge of clock */
<span class="lineNum">    6373 </span><span class="lineNoCov">          0 :                 eecd |= E1000_EECD_SK;</span>
<span class="lineNum">    6374 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG(hw, EECD, eecd);</span>
<span class="lineNum">    6375 </span><span class="lineNoCov">          0 :                 E1000_WRITE_FLUSH(hw);</span>
<span class="lineNum">    6376 </span><span class="lineNoCov">          0 :                 usec_delay(hw-&gt;eeprom.delay_usec);</span>
<span class="lineNum">    6377 </span>            : 
<span class="lineNum">    6378 </span>            :                 /* Falling edge of clock */
<span class="lineNum">    6379 </span><span class="lineNoCov">          0 :                 eecd &amp;= ~E1000_EECD_SK;</span>
<span class="lineNum">    6380 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG(hw, EECD, eecd);</span>
<span class="lineNum">    6381 </span><span class="lineNoCov">          0 :                 E1000_WRITE_FLUSH(hw);</span>
<span class="lineNum">    6382 </span><span class="lineNoCov">          0 :                 usec_delay(hw-&gt;eeprom.delay_usec);</span>
<span class="lineNum">    6383 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    6384 </span>            :         /* Stop requesting EEPROM access */
<span class="lineNum">    6385 </span><span class="lineNoCov">          0 :         if (hw-&gt;mac_type &gt; em_82544) {</span>
<span class="lineNum">    6386 </span><span class="lineNoCov">          0 :                 eecd &amp;= ~E1000_EECD_REQ;</span>
<span class="lineNum">    6387 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG(hw, EECD, eecd);</span>
<span class="lineNum">    6388 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    6389 </span><span class="lineNoCov">          0 :         em_swfw_sync_release(hw, E1000_SWFW_EEP_SM);</span>
<span class="lineNum">    6390 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    6391 </span>            : 
<span class="lineNum">    6392 </span>            : /******************************************************************************
<span class="lineNum">    6393 </span>            :  * Reads a 16 bit word from the EEPROM.
<span class="lineNum">    6394 </span>            :  *
<span class="lineNum">    6395 </span>            :  * hw - Struct containing variables accessed by shared code
<a name="6396"><span class="lineNum">    6396 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    6397 </span>            : STATIC int32_t
<span class="lineNum">    6398 </span><span class="lineNoCov">          0 : em_spi_eeprom_ready(struct em_hw *hw)</span>
<span class="lineNum">    6399 </span>            : {
<span class="lineNum">    6400 </span>            :         uint16_t retry_count = 0;
<span class="lineNum">    6401 </span>            :         uint8_t  spi_stat_reg;
<span class="lineNum">    6402 </span>            :         DEBUGFUNC(&quot;em_spi_eeprom_ready&quot;);
<span class="lineNum">    6403 </span>            :         /*
<span class="lineNum">    6404 </span>            :          * Read &quot;Status Register&quot; repeatedly until the LSB is cleared.  The
<span class="lineNum">    6405 </span>            :          * EEPROM will signal that the command has been completed by clearing
<span class="lineNum">    6406 </span>            :          * bit 0 of the internal status register.  If it's not cleared within
<span class="lineNum">    6407 </span>            :          * 5 milliseconds, then error out.
<span class="lineNum">    6408 </span>            :          */
<span class="lineNum">    6409 </span>            :         retry_count = 0;
<span class="lineNum">    6410 </span><span class="lineNoCov">          0 :         do {</span>
<span class="lineNum">    6411 </span><span class="lineNoCov">          0 :                 em_shift_out_ee_bits(hw, EEPROM_RDSR_OPCODE_SPI,</span>
<span class="lineNum">    6412 </span><span class="lineNoCov">          0 :                     hw-&gt;eeprom.opcode_bits);</span>
<span class="lineNum">    6413 </span><span class="lineNoCov">          0 :                 spi_stat_reg = (uint8_t) em_shift_in_ee_bits(hw, 8);</span>
<span class="lineNum">    6414 </span><span class="lineNoCov">          0 :                 if (!(spi_stat_reg &amp; EEPROM_STATUS_RDY_SPI))</span>
<span class="lineNum">    6415 </span>            :                         break;
<span class="lineNum">    6416 </span>            : 
<span class="lineNum">    6417 </span><span class="lineNoCov">          0 :                 usec_delay(5);</span>
<span class="lineNum">    6418 </span><span class="lineNoCov">          0 :                 retry_count += 5;</span>
<span class="lineNum">    6419 </span>            : 
<span class="lineNum">    6420 </span><span class="lineNoCov">          0 :                 em_standby_eeprom(hw);</span>
<span class="lineNum">    6421 </span><span class="lineNoCov">          0 :         } while (retry_count &lt; EEPROM_MAX_RETRY_SPI);</span>
<span class="lineNum">    6422 </span>            :         /*
<span class="lineNum">    6423 </span>            :          * ATMEL SPI write time could vary from 0-20mSec on 3.3V devices (and
<span class="lineNum">    6424 </span>            :          * only 0-5mSec on 5V devices)
<span class="lineNum">    6425 </span>            :          */
<span class="lineNum">    6426 </span><span class="lineNoCov">          0 :         if (retry_count &gt;= EEPROM_MAX_RETRY_SPI) {</span>
<span class="lineNum">    6427 </span>            :                 DEBUGOUT(&quot;SPI EEPROM Status error\n&quot;);
<span class="lineNum">    6428 </span><span class="lineNoCov">          0 :                 return -E1000_ERR_EEPROM;</span>
<span class="lineNum">    6429 </span>            :         }
<span class="lineNum">    6430 </span><span class="lineNoCov">          0 :         return E1000_SUCCESS;</span>
<span class="lineNum">    6431 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    6432 </span>            : 
<span class="lineNum">    6433 </span>            : /******************************************************************************
<span class="lineNum">    6434 </span>            :  * Reads a 16 bit word from the EEPROM.
<span class="lineNum">    6435 </span>            :  *
<span class="lineNum">    6436 </span>            :  * hw - Struct containing variables accessed by shared code
<span class="lineNum">    6437 </span>            :  * offset - offset of  word in the EEPROM to read
<span class="lineNum">    6438 </span>            :  * data - word read from the EEPROM
<span class="lineNum">    6439 </span>            :  * words - number of words to read
<a name="6440"><span class="lineNum">    6440 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    6441 </span>            : int32_t
<span class="lineNum">    6442 </span><span class="lineNoCov">          0 : em_read_eeprom(struct em_hw *hw, uint16_t offset, uint16_t words,</span>
<span class="lineNum">    6443 </span>            :     uint16_t *data)
<span class="lineNum">    6444 </span>            : {
<span class="lineNum">    6445 </span><span class="lineNoCov">          0 :         struct em_eeprom_info *eeprom = &amp;hw-&gt;eeprom;</span>
<span class="lineNum">    6446 </span>            :         uint32_t i = 0;
<span class="lineNum">    6447 </span>            :         DEBUGFUNC(&quot;em_read_eeprom&quot;);
<span class="lineNum">    6448 </span>            : 
<span class="lineNum">    6449 </span>            :         /* If eeprom is not yet detected, do so now */
<span class="lineNum">    6450 </span><span class="lineNoCov">          0 :         if (eeprom-&gt;word_size == 0)</span>
<span class="lineNum">    6451 </span><span class="lineNoCov">          0 :                 em_init_eeprom_params(hw);</span>
<span class="lineNum">    6452 </span>            :         /*
<span class="lineNum">    6453 </span>            :          * A check for invalid values:  offset too large, too many words, and
<span class="lineNum">    6454 </span>            :          * not enough words.
<span class="lineNum">    6455 </span>            :          */
<span class="lineNum">    6456 </span><span class="lineNoCov">          0 :         if ((offset &gt;= eeprom-&gt;word_size) || </span>
<span class="lineNum">    6457 </span><span class="lineNoCov">          0 :             (words &gt; eeprom-&gt;word_size - offset) ||</span>
<span class="lineNum">    6458 </span><span class="lineNoCov">          0 :             (words == 0)) {</span>
<span class="lineNum">    6459 </span>            :                 DEBUGOUT2(&quot;\&quot;words\&quot; parameter out of bounds. Words = %d,&quot;
<span class="lineNum">    6460 </span>            :                     &quot; size = %d\n&quot;, offset, eeprom-&gt;word_size);
<span class="lineNum">    6461 </span><span class="lineNoCov">          0 :                 return -E1000_ERR_EEPROM;</span>
<span class="lineNum">    6462 </span>            :         }
<span class="lineNum">    6463 </span>            :         /*
<span class="lineNum">    6464 </span>            :          * EEPROM's that don't use EERD to read require us to bit-bang the
<span class="lineNum">    6465 </span>            :          * SPI directly. In this case, we need to acquire the EEPROM so that
<span class="lineNum">    6466 </span>            :          * FW or other port software does not interrupt.
<span class="lineNum">    6467 </span>            :          */
<span class="lineNum">    6468 </span><span class="lineNoCov">          0 :         if (em_is_onboard_nvm_eeprom(hw) == TRUE &amp;&amp;</span>
<span class="lineNum">    6469 </span><span class="lineNoCov">          0 :             em_get_flash_presence_i210(hw) == TRUE &amp;&amp;</span>
<span class="lineNum">    6470 </span><span class="lineNoCov">          0 :             hw-&gt;eeprom.use_eerd == FALSE) {</span>
<span class="lineNum">    6471 </span>            :                 /* Prepare the EEPROM for bit-bang reading */
<span class="lineNum">    6472 </span><span class="lineNoCov">          0 :                 if (em_acquire_eeprom(hw) != E1000_SUCCESS)</span>
<span class="lineNum">    6473 </span><span class="lineNoCov">          0 :                         return -E1000_ERR_EEPROM;</span>
<span class="lineNum">    6474 </span>            :         }
<span class="lineNum">    6475 </span>            :         /* Eerd register EEPROM access requires no eeprom aquire/release */
<span class="lineNum">    6476 </span><span class="lineNoCov">          0 :         if (eeprom-&gt;use_eerd == TRUE)</span>
<span class="lineNum">    6477 </span><span class="lineNoCov">          0 :                 return em_read_eeprom_eerd(hw, offset, words, data);</span>
<span class="lineNum">    6478 </span>            : 
<span class="lineNum">    6479 </span>            :         /* ICH EEPROM access is done via the ICH flash controller */
<span class="lineNum">    6480 </span><span class="lineNoCov">          0 :         if (eeprom-&gt;type == em_eeprom_ich8)</span>
<span class="lineNum">    6481 </span><span class="lineNoCov">          0 :                 return em_read_eeprom_ich8(hw, offset, words, data);</span>
<span class="lineNum">    6482 </span>            : 
<span class="lineNum">    6483 </span>            :         /* Some i210/i211 have a special OTP chip */
<span class="lineNum">    6484 </span><span class="lineNoCov">          0 :         if (eeprom-&gt;type == em_eeprom_invm)</span>
<span class="lineNum">    6485 </span><span class="lineNoCov">          0 :                 return em_read_invm_i210(hw, offset, words, data);</span>
<span class="lineNum">    6486 </span>            : 
<span class="lineNum">    6487 </span>            :         /*
<span class="lineNum">    6488 </span>            :          * Set up the SPI or Microwire EEPROM for bit-bang reading.  We have
<span class="lineNum">    6489 </span>            :          * acquired the EEPROM at this point, so any returns should relase it
<span class="lineNum">    6490 </span>            :          */
<span class="lineNum">    6491 </span><span class="lineNoCov">          0 :         if (eeprom-&gt;type == em_eeprom_spi) {</span>
<span class="lineNum">    6492 </span>            :                 uint16_t word_in;
<span class="lineNum">    6493 </span>            :                 uint8_t  read_opcode = EEPROM_READ_OPCODE_SPI;
<span class="lineNum">    6494 </span><span class="lineNoCov">          0 :                 if (em_spi_eeprom_ready(hw)) {</span>
<span class="lineNum">    6495 </span><span class="lineNoCov">          0 :                         em_release_eeprom(hw);</span>
<span class="lineNum">    6496 </span><span class="lineNoCov">          0 :                         return -E1000_ERR_EEPROM;</span>
<span class="lineNum">    6497 </span>            :                 }
<span class="lineNum">    6498 </span><span class="lineNoCov">          0 :                 em_standby_eeprom(hw);</span>
<span class="lineNum">    6499 </span>            :                 /*
<span class="lineNum">    6500 </span>            :                  * Some SPI eeproms use the 8th address bit embedded in the
<span class="lineNum">    6501 </span>            :                  * opcode
<span class="lineNum">    6502 </span>            :                  */
<span class="lineNum">    6503 </span><span class="lineNoCov">          0 :                 if ((eeprom-&gt;address_bits == 8) &amp;&amp; (offset &gt;= 128))</span>
<span class="lineNum">    6504 </span><span class="lineNoCov">          0 :                         read_opcode |= EEPROM_A8_OPCODE_SPI;</span>
<span class="lineNum">    6505 </span>            : 
<span class="lineNum">    6506 </span>            :                 /* Send the READ command (opcode + addr)  */
<span class="lineNum">    6507 </span><span class="lineNoCov">          0 :                 em_shift_out_ee_bits(hw, read_opcode, eeprom-&gt;opcode_bits);</span>
<span class="lineNum">    6508 </span><span class="lineNoCov">          0 :                 em_shift_out_ee_bits(hw, (uint16_t) (offset * 2), </span>
<span class="lineNum">    6509 </span><span class="lineNoCov">          0 :                     eeprom-&gt;address_bits);</span>
<span class="lineNum">    6510 </span>            :                 /*
<span class="lineNum">    6511 </span>            :                  * Read the data.  The address of the eeprom internally
<span class="lineNum">    6512 </span>            :                  * increments with each byte (spi) being read, saving on the
<span class="lineNum">    6513 </span>            :                  * overhead of eeprom setup and tear-down.  The address
<span class="lineNum">    6514 </span>            :                  * counter will roll over if reading beyond the size of the
<span class="lineNum">    6515 </span>            :                  * eeprom, thus allowing the entire memory to be read
<span class="lineNum">    6516 </span>            :                  * starting from any offset.
<span class="lineNum">    6517 </span>            :                  */
<span class="lineNum">    6518 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; words; i++) {</span>
<span class="lineNum">    6519 </span><span class="lineNoCov">          0 :                         word_in = em_shift_in_ee_bits(hw, 16);</span>
<span class="lineNum">    6520 </span><span class="lineNoCov">          0 :                         data[i] = (word_in &gt;&gt; 8) | (word_in &lt;&lt; 8);</span>
<span class="lineNum">    6521 </span>            :                 }
<span class="lineNum">    6522 </span><span class="lineNoCov">          0 :         } else if (eeprom-&gt;type == em_eeprom_microwire) {</span>
<span class="lineNum">    6523 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; words; i++) {</span>
<span class="lineNum">    6524 </span>            :                         /* Send the READ command (opcode + addr)  */
<span class="lineNum">    6525 </span><span class="lineNoCov">          0 :                         em_shift_out_ee_bits(hw, EEPROM_READ_OPCODE_MICROWIRE,</span>
<span class="lineNum">    6526 </span><span class="lineNoCov">          0 :                             eeprom-&gt;opcode_bits);</span>
<span class="lineNum">    6527 </span><span class="lineNoCov">          0 :                         em_shift_out_ee_bits(hw, (uint16_t) (offset + i),</span>
<span class="lineNum">    6528 </span><span class="lineNoCov">          0 :                             eeprom-&gt;address_bits);</span>
<span class="lineNum">    6529 </span>            :                         /*
<span class="lineNum">    6530 </span>            :                          * Read the data.  For microwire, each word requires
<span class="lineNum">    6531 </span>            :                          * the overhead of eeprom setup and tear-down.
<span class="lineNum">    6532 </span>            :                          */
<span class="lineNum">    6533 </span><span class="lineNoCov">          0 :                         data[i] = em_shift_in_ee_bits(hw, 16);</span>
<span class="lineNum">    6534 </span><span class="lineNoCov">          0 :                         em_standby_eeprom(hw);</span>
<span class="lineNum">    6535 </span>            :                 }
<span class="lineNum">    6536 </span>            :         }
<span class="lineNum">    6537 </span>            :         /* End this read operation */
<span class="lineNum">    6538 </span><span class="lineNoCov">          0 :         em_release_eeprom(hw);</span>
<span class="lineNum">    6539 </span>            : 
<span class="lineNum">    6540 </span><span class="lineNoCov">          0 :         return E1000_SUCCESS;</span>
<span class="lineNum">    6541 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    6542 </span>            : 
<span class="lineNum">    6543 </span>            : /******************************************************************************
<span class="lineNum">    6544 </span>            :  * Reads a 16 bit word from the EEPROM using the EERD register.
<span class="lineNum">    6545 </span>            :  *
<span class="lineNum">    6546 </span>            :  * hw - Struct containing variables accessed by shared code
<span class="lineNum">    6547 </span>            :  * offset - offset of  word in the EEPROM to read
<span class="lineNum">    6548 </span>            :  * data - word read from the EEPROM
<span class="lineNum">    6549 </span>            :  * words - number of words to read
<a name="6550"><span class="lineNum">    6550 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    6551 </span>            : STATIC int32_t
<span class="lineNum">    6552 </span><span class="lineNoCov">          0 : em_read_eeprom_eerd(struct em_hw *hw, uint16_t offset, uint16_t words,</span>
<span class="lineNum">    6553 </span>            :     uint16_t *data)
<span class="lineNum">    6554 </span>            : {
<span class="lineNum">    6555 </span>            :         uint32_t i, eerd = 0;
<span class="lineNum">    6556 </span>            :         int32_t  error = 0;
<span class="lineNum">    6557 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; words; i++) {</span>
<span class="lineNum">    6558 </span><span class="lineNoCov">          0 :                 eerd = ((offset + i) &lt;&lt; E1000_EEPROM_RW_ADDR_SHIFT) +</span>
<span class="lineNum">    6559 </span>            :                     E1000_EEPROM_RW_REG_START;
<span class="lineNum">    6560 </span>            : 
<span class="lineNum">    6561 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG(hw, EERD, eerd);</span>
<span class="lineNum">    6562 </span><span class="lineNoCov">          0 :                 error = em_poll_eerd_eewr_done(hw, E1000_EEPROM_POLL_READ);</span>
<span class="lineNum">    6563 </span>            : 
<span class="lineNum">    6564 </span><span class="lineNoCov">          0 :                 if (error) {</span>
<span class="lineNum">    6565 </span>            :                         break;
<span class="lineNum">    6566 </span>            :                 }
<span class="lineNum">    6567 </span><span class="lineNoCov">          0 :                 data[i] = (E1000_READ_REG(hw, EERD) &gt;&gt; </span>
<span class="lineNum">    6568 </span>            :                     E1000_EEPROM_RW_REG_DATA);
<span class="lineNum">    6569 </span>            : 
<span class="lineNum">    6570 </span>            :         }
<span class="lineNum">    6571 </span>            : 
<span class="lineNum">    6572 </span><span class="lineNoCov">          0 :         return error;</span>
<span class="lineNum">    6573 </span>            : }
<span class="lineNum">    6574 </span>            : 
<span class="lineNum">    6575 </span>            : /******************************************************************************
<span class="lineNum">    6576 </span>            :  * Writes a 16 bit word from the EEPROM using the EEWR register.
<span class="lineNum">    6577 </span>            :  *
<span class="lineNum">    6578 </span>            :  * hw - Struct containing variables accessed by shared code
<span class="lineNum">    6579 </span>            :  * offset - offset of  word in the EEPROM to read
<span class="lineNum">    6580 </span>            :  * data - word read from the EEPROM
<span class="lineNum">    6581 </span>            :  * words - number of words to read
<a name="6582"><span class="lineNum">    6582 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    6583 </span>            : STATIC int32_t
<span class="lineNum">    6584 </span><span class="lineNoCov">          0 : em_write_eeprom_eewr(struct em_hw *hw, uint16_t offset, uint16_t words,</span>
<span class="lineNum">    6585 </span>            :     uint16_t *data)
<span class="lineNum">    6586 </span>            : {
<span class="lineNum">    6587 </span>            :         uint32_t register_value = 0;
<span class="lineNum">    6588 </span>            :         uint32_t i = 0;
<span class="lineNum">    6589 </span>            :         int32_t  error = 0;
<span class="lineNum">    6590 </span><span class="lineNoCov">          0 :         if (em_swfw_sync_acquire(hw, E1000_SWFW_EEP_SM))</span>
<span class="lineNum">    6591 </span><span class="lineNoCov">          0 :                 return -E1000_ERR_SWFW_SYNC;</span>
<span class="lineNum">    6592 </span>            : 
<span class="lineNum">    6593 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; words; i++) {</span>
<span class="lineNum">    6594 </span><span class="lineNoCov">          0 :                 register_value = (data[i] &lt;&lt; E1000_EEPROM_RW_REG_DATA) |</span>
<span class="lineNum">    6595 </span><span class="lineNoCov">          0 :                     ((offset + i) &lt;&lt; E1000_EEPROM_RW_ADDR_SHIFT) |</span>
<span class="lineNum">    6596 </span>            :                     E1000_EEPROM_RW_REG_START;
<span class="lineNum">    6597 </span>            : 
<span class="lineNum">    6598 </span><span class="lineNoCov">          0 :                 error = em_poll_eerd_eewr_done(hw, E1000_EEPROM_POLL_WRITE);</span>
<span class="lineNum">    6599 </span><span class="lineNoCov">          0 :                 if (error) {</span>
<span class="lineNum">    6600 </span>            :                         break;
<span class="lineNum">    6601 </span>            :                 }
<span class="lineNum">    6602 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG(hw, EEWR, register_value);</span>
<span class="lineNum">    6603 </span>            : 
<span class="lineNum">    6604 </span><span class="lineNoCov">          0 :                 error = em_poll_eerd_eewr_done(hw, E1000_EEPROM_POLL_WRITE);</span>
<span class="lineNum">    6605 </span>            : 
<span class="lineNum">    6606 </span><span class="lineNoCov">          0 :                 if (error) {</span>
<span class="lineNum">    6607 </span>            :                         break;
<span class="lineNum">    6608 </span>            :                 }
<span class="lineNum">    6609 </span>            :         }
<span class="lineNum">    6610 </span>            : 
<span class="lineNum">    6611 </span><span class="lineNoCov">          0 :         em_swfw_sync_release(hw, E1000_SWFW_EEP_SM);</span>
<span class="lineNum">    6612 </span><span class="lineNoCov">          0 :         return error;</span>
<span class="lineNum">    6613 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    6614 </span>            : 
<span class="lineNum">    6615 </span>            : /******************************************************************************
<span class="lineNum">    6616 </span>            :  * Polls the status bit (bit 1) of the EERD to determine when the read is done.
<span class="lineNum">    6617 </span>            :  *
<span class="lineNum">    6618 </span>            :  * hw - Struct containing variables accessed by shared code
<a name="6619"><span class="lineNum">    6619 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    6620 </span>            : STATIC int32_t
<span class="lineNum">    6621 </span><span class="lineNoCov">          0 : em_poll_eerd_eewr_done(struct em_hw *hw, int eerd)</span>
<span class="lineNum">    6622 </span>            : {
<span class="lineNum">    6623 </span>            :         uint32_t attempts = 100000;
<span class="lineNum">    6624 </span>            :         uint32_t i, reg = 0;
<span class="lineNum">    6625 </span>            :         int32_t  done = E1000_ERR_EEPROM;
<span class="lineNum">    6626 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; attempts; i++) {</span>
<span class="lineNum">    6627 </span><span class="lineNoCov">          0 :                 if (eerd == E1000_EEPROM_POLL_READ)</span>
<span class="lineNum">    6628 </span><span class="lineNoCov">          0 :                         reg = E1000_READ_REG(hw, EERD);</span>
<span class="lineNum">    6629 </span>            :                 else
<span class="lineNum">    6630 </span><span class="lineNoCov">          0 :                         reg = E1000_READ_REG(hw, EEWR);</span>
<span class="lineNum">    6631 </span>            : 
<span class="lineNum">    6632 </span><span class="lineNoCov">          0 :                 if (reg &amp; E1000_EEPROM_RW_REG_DONE) {</span>
<span class="lineNum">    6633 </span>            :                         done = E1000_SUCCESS;
<span class="lineNum">    6634 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    6635 </span>            :                 }
<span class="lineNum">    6636 </span><span class="lineNoCov">          0 :                 usec_delay(5);</span>
<span class="lineNum">    6637 </span>            :         }
<span class="lineNum">    6638 </span>            : 
<span class="lineNum">    6639 </span><span class="lineNoCov">          0 :         return done;</span>
<span class="lineNum">    6640 </span>            : }
<span class="lineNum">    6641 </span>            : 
<span class="lineNum">    6642 </span>            : /******************************************************************************
<span class="lineNum">    6643 </span>            :  * Description:     Determines if the onboard NVM is FLASH or EEPROM.
<span class="lineNum">    6644 </span>            :  *
<span class="lineNum">    6645 </span>            :  * hw - Struct containing variables accessed by shared code
<a name="6646"><span class="lineNum">    6646 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    6647 </span>            : STATIC boolean_t
<span class="lineNum">    6648 </span><span class="lineNoCov">          0 : em_is_onboard_nvm_eeprom(struct em_hw *hw)</span>
<span class="lineNum">    6649 </span>            : {
<span class="lineNum">    6650 </span>            :         uint32_t eecd = 0;
<span class="lineNum">    6651 </span>            :         DEBUGFUNC(&quot;em_is_onboard_nvm_eeprom&quot;);
<span class="lineNum">    6652 </span>            : 
<span class="lineNum">    6653 </span><span class="lineNoCov">          0 :         if (IS_ICH8(hw-&gt;mac_type))</span>
<span class="lineNum">    6654 </span><span class="lineNoCov">          0 :                 return FALSE;</span>
<span class="lineNum">    6655 </span>            : 
<span class="lineNum">    6656 </span><span class="lineNoCov">          0 :         if ((hw-&gt;mac_type == em_82573) || (hw-&gt;mac_type == em_82574)) {</span>
<span class="lineNum">    6657 </span><span class="lineNoCov">          0 :                 eecd = E1000_READ_REG(hw, EECD);</span>
<span class="lineNum">    6658 </span>            : 
<span class="lineNum">    6659 </span>            :                 /* Isolate bits 15 &amp; 16 */
<span class="lineNum">    6660 </span><span class="lineNoCov">          0 :                 eecd = ((eecd &gt;&gt; 15) &amp; 0x03);</span>
<span class="lineNum">    6661 </span>            : 
<span class="lineNum">    6662 </span>            :                 /* If both bits are set, device is Flash type */
<span class="lineNum">    6663 </span><span class="lineNoCov">          0 :                 if (eecd == 0x03) {</span>
<span class="lineNum">    6664 </span><span class="lineNoCov">          0 :                         return FALSE;</span>
<span class="lineNum">    6665 </span>            :                 }
<span class="lineNum">    6666 </span>            :         }
<span class="lineNum">    6667 </span><span class="lineNoCov">          0 :         return TRUE;</span>
<span class="lineNum">    6668 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    6669 </span>            : 
<span class="lineNum">    6670 </span>            : /******************************************************************************
<span class="lineNum">    6671 </span>            :  * Check if flash device is detected.
<span class="lineNum">    6672 </span>            :  *
<span class="lineNum">    6673 </span>            :  * hw - Struct containing variables accessed by shared code
<a name="6674"><span class="lineNum">    6674 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    6675 </span>            : boolean_t
<span class="lineNum">    6676 </span><span class="lineNoCov">          0 : em_get_flash_presence_i210(struct em_hw *hw)</span>
<span class="lineNum">    6677 </span>            : {
<span class="lineNum">    6678 </span>            :         uint32_t eecd;
<span class="lineNum">    6679 </span>            :         DEBUGFUNC(&quot;em_get_flash_presence_i210&quot;);
<span class="lineNum">    6680 </span>            : 
<span class="lineNum">    6681 </span><span class="lineNoCov">          0 :         if (hw-&gt;mac_type != em_i210)</span>
<span class="lineNum">    6682 </span><span class="lineNoCov">          0 :                 return TRUE;</span>
<span class="lineNum">    6683 </span>            : 
<span class="lineNum">    6684 </span><span class="lineNoCov">          0 :         eecd = E1000_READ_REG(hw, EECD);</span>
<span class="lineNum">    6685 </span>            : 
<span class="lineNum">    6686 </span><span class="lineNoCov">          0 :         if (eecd &amp; E1000_EECD_FLUPD)</span>
<span class="lineNum">    6687 </span><span class="lineNoCov">          0 :                 return TRUE;</span>
<span class="lineNum">    6688 </span>            : 
<span class="lineNum">    6689 </span><span class="lineNoCov">          0 :         return FALSE;</span>
<span class="lineNum">    6690 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    6691 </span>            : 
<span class="lineNum">    6692 </span>            : /******************************************************************************
<span class="lineNum">    6693 </span>            :  * Verifies that the EEPROM has a valid checksum
<span class="lineNum">    6694 </span>            :  *
<span class="lineNum">    6695 </span>            :  * hw - Struct containing variables accessed by shared code
<span class="lineNum">    6696 </span>            :  *
<span class="lineNum">    6697 </span>            :  * Reads the first 64 16 bit words of the EEPROM and sums the values read.
<span class="lineNum">    6698 </span>            :  * If the sum of the 64 16 bit words is 0xBABA, the EEPROM's checksum is
<span class="lineNum">    6699 </span>            :  * valid.
<a name="6700"><span class="lineNum">    6700 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    6701 </span>            : int32_t
<span class="lineNum">    6702 </span><span class="lineNoCov">          0 : em_validate_eeprom_checksum(struct em_hw *hw)</span>
<span class="lineNum">    6703 </span>            : {
<span class="lineNum">    6704 </span>            :         uint16_t checksum = 0;
<span class="lineNum">    6705 </span><span class="lineNoCov">          0 :         uint16_t i, eeprom_data;</span>
<span class="lineNum">    6706 </span>            :         uint16_t checksum_reg;
<span class="lineNum">    6707 </span>            :         DEBUGFUNC(&quot;em_validate_eeprom_checksum&quot;);
<span class="lineNum">    6708 </span>            : 
<span class="lineNum">    6709 </span><span class="lineNoCov">          0 :         checksum_reg = hw-&gt;mac_type != em_icp_xxxx ? </span>
<span class="lineNum">    6710 </span>            :             EEPROM_CHECKSUM_REG : 
<span class="lineNum">    6711 </span>            :             EEPROM_CHECKSUM_REG_ICP_xxxx;
<span class="lineNum">    6712 </span>            : 
<span class="lineNum">    6713 </span><span class="lineNoCov">          0 :         if (((hw-&gt;mac_type == em_82573) || (hw-&gt;mac_type == em_82574)) &amp;&amp;</span>
<span class="lineNum">    6714 </span><span class="lineNoCov">          0 :             (em_is_onboard_nvm_eeprom(hw) == FALSE)) {</span>
<span class="lineNum">    6715 </span>            :                 /*
<span class="lineNum">    6716 </span>            :                  * Check bit 4 of word 10h.  If it is 0, firmware is done
<span class="lineNum">    6717 </span>            :                  * updating 10h-12h.  Checksum may need to be fixed.
<span class="lineNum">    6718 </span>            :                  */
<span class="lineNum">    6719 </span><span class="lineNoCov">          0 :                 em_read_eeprom(hw, 0x10, 1, &amp;eeprom_data);</span>
<span class="lineNum">    6720 </span><span class="lineNoCov">          0 :                 if ((eeprom_data &amp; 0x10) == 0) {</span>
<span class="lineNum">    6721 </span>            :                         /*
<span class="lineNum">    6722 </span>            :                          * Read 0x23 and check bit 15.  This bit is a 1 when
<span class="lineNum">    6723 </span>            :                          * the checksum has already been fixed.  If the
<span class="lineNum">    6724 </span>            :                          * checksum is still wrong and this bit is a 1, we
<span class="lineNum">    6725 </span>            :                          * need to return bad checksum.  Otherwise, we need
<span class="lineNum">    6726 </span>            :                          * to set this bit to a 1 and update the checksum.
<span class="lineNum">    6727 </span>            :                          */
<span class="lineNum">    6728 </span><span class="lineNoCov">          0 :                         em_read_eeprom(hw, 0x23, 1, &amp;eeprom_data);</span>
<span class="lineNum">    6729 </span><span class="lineNoCov">          0 :                         if ((eeprom_data &amp; 0x8000) == 0) {</span>
<span class="lineNum">    6730 </span><span class="lineNoCov">          0 :                                 eeprom_data |= 0x8000;</span>
<span class="lineNum">    6731 </span><span class="lineNoCov">          0 :                                 em_write_eeprom(hw, 0x23, 1, &amp;eeprom_data);</span>
<span class="lineNum">    6732 </span><span class="lineNoCov">          0 :                                 em_update_eeprom_checksum(hw);</span>
<span class="lineNum">    6733 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">    6734 </span>            :                 }
<span class="lineNum">    6735 </span>            :         }
<span class="lineNum">    6736 </span><span class="lineNoCov">          0 :         if (IS_ICH8(hw-&gt;mac_type)) {</span>
<span class="lineNum">    6737 </span>            :                 uint16_t word;
<span class="lineNum">    6738 </span>            :                 uint16_t valid_csum_mask;
<span class="lineNum">    6739 </span>            :                 
<span class="lineNum">    6740 </span>            :                 /*
<span class="lineNum">    6741 </span>            :                  * Drivers must allocate the shadow ram structure for the
<span class="lineNum">    6742 </span>            :                  * EEPROM checksum to be updated.  Otherwise, this bit as
<span class="lineNum">    6743 </span>            :                  * well as the checksum must both be set correctly for this
<span class="lineNum">    6744 </span>            :                  * validation to pass.
<span class="lineNum">    6745 </span>            :                  */
<span class="lineNum">    6746 </span><span class="lineNoCov">          0 :                 switch (hw-&gt;mac_type) {</span>
<span class="lineNum">    6747 </span>            :                 case em_pch_lpt:
<span class="lineNum">    6748 </span>            :                 case em_pch_spt:
<span class="lineNum">    6749 </span>            :                 case em_pch_cnp:
<span class="lineNum">    6750 </span>            :                         word = EEPROM_COMPAT;
<span class="lineNum">    6751 </span>            :                         valid_csum_mask = EEPROM_COMPAT_VALID_CSUM;
<span class="lineNum">    6752 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    6753 </span>            :                 default:
<span class="lineNum">    6754 </span>            :                         word = EEPROM_FUTURE_INIT_WORD1;
<span class="lineNum">    6755 </span>            :                         valid_csum_mask = EEPROM_FUTURE_INIT_WORD1_VALID_CSUM;
<span class="lineNum">    6756 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    6757 </span>            :                 }
<span class="lineNum">    6758 </span><span class="lineNoCov">          0 :                 em_read_eeprom(hw, word, 1, &amp;eeprom_data);</span>
<span class="lineNum">    6759 </span><span class="lineNoCov">          0 :                 if ((eeprom_data &amp; valid_csum_mask) == 0) {</span>
<span class="lineNum">    6760 </span><span class="lineNoCov">          0 :                         eeprom_data |= valid_csum_mask;</span>
<span class="lineNum">    6761 </span><span class="lineNoCov">          0 :                         em_write_eeprom(hw, word, 1, &amp;eeprom_data);</span>
<span class="lineNum">    6762 </span><span class="lineNoCov">          0 :                         em_update_eeprom_checksum(hw);</span>
<span class="lineNum">    6763 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    6764 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    6765 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; (checksum_reg + 1); i++) {</span>
<span class="lineNum">    6766 </span><span class="lineNoCov">          0 :                 if (em_read_eeprom(hw, i, 1, &amp;eeprom_data) &lt; 0) {</span>
<span class="lineNum">    6767 </span>            :                         DEBUGOUT(&quot;EEPROM Read Error\n&quot;);
<span class="lineNum">    6768 </span><span class="lineNoCov">          0 :                         return -E1000_ERR_EEPROM;</span>
<span class="lineNum">    6769 </span>            :                 }
<span class="lineNum">    6770 </span><span class="lineNoCov">          0 :                 checksum += eeprom_data;</span>
<span class="lineNum">    6771 </span>            :         }
<span class="lineNum">    6772 </span>            : 
<span class="lineNum">    6773 </span><span class="lineNoCov">          0 :         if (checksum == (uint16_t) EEPROM_SUM)</span>
<span class="lineNum">    6774 </span><span class="lineNoCov">          0 :                 return E1000_SUCCESS;</span>
<span class="lineNum">    6775 </span>            :         else {
<span class="lineNum">    6776 </span>            :                 DEBUGOUT(&quot;EEPROM Checksum Invalid\n&quot;);
<span class="lineNum">    6777 </span><span class="lineNoCov">          0 :                 return -E1000_ERR_EEPROM;</span>
<span class="lineNum">    6778 </span>            :         }
<span class="lineNum">    6779 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    6780 </span>            : 
<span class="lineNum">    6781 </span>            : /******************************************************************************
<span class="lineNum">    6782 </span>            :  * Calculates the EEPROM checksum and writes it to the EEPROM
<span class="lineNum">    6783 </span>            :  *
<span class="lineNum">    6784 </span>            :  * hw - Struct containing variables accessed by shared code
<span class="lineNum">    6785 </span>            :  *
<span class="lineNum">    6786 </span>            :  * Sums the first 63 16 bit words of the EEPROM. Subtracts the sum from 0xBABA.
<span class="lineNum">    6787 </span>            :  * Writes the difference to word offset 63 of the EEPROM.
<a name="6788"><span class="lineNum">    6788 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    6789 </span>            : int32_t
<span class="lineNum">    6790 </span><span class="lineNoCov">          0 : em_update_eeprom_checksum(struct em_hw *hw)</span>
<span class="lineNum">    6791 </span>            : {
<span class="lineNum">    6792 </span>            :         uint32_t ctrl_ext;
<span class="lineNum">    6793 </span><span class="lineNoCov">          0 :         uint16_t checksum = 0;</span>
<span class="lineNum">    6794 </span><span class="lineNoCov">          0 :         uint16_t i, eeprom_data;</span>
<span class="lineNum">    6795 </span>            :         DEBUGFUNC(&quot;em_update_eeprom_checksum&quot;);
<span class="lineNum">    6796 </span>            : 
<span class="lineNum">    6797 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; EEPROM_CHECKSUM_REG; i++) {</span>
<span class="lineNum">    6798 </span><span class="lineNoCov">          0 :                 if (em_read_eeprom(hw, i, 1, &amp;eeprom_data) &lt; 0) {</span>
<span class="lineNum">    6799 </span>            :                         DEBUGOUT(&quot;EEPROM Read Error\n&quot;);
<span class="lineNum">    6800 </span><span class="lineNoCov">          0 :                         return -E1000_ERR_EEPROM;</span>
<span class="lineNum">    6801 </span>            :                 }
<span class="lineNum">    6802 </span><span class="lineNoCov">          0 :                 checksum += eeprom_data;</span>
<span class="lineNum">    6803 </span>            :         }
<span class="lineNum">    6804 </span><span class="lineNoCov">          0 :         checksum = (uint16_t) EEPROM_SUM - checksum;</span>
<span class="lineNum">    6805 </span><span class="lineNoCov">          0 :         if (em_write_eeprom(hw, EEPROM_CHECKSUM_REG, 1, &amp;checksum) &lt; 0) {</span>
<span class="lineNum">    6806 </span>            :                 DEBUGOUT(&quot;EEPROM Write Error\n&quot;);
<span class="lineNum">    6807 </span><span class="lineNoCov">          0 :                 return -E1000_ERR_EEPROM;</span>
<span class="lineNum">    6808 </span><span class="lineNoCov">          0 :         } else if (hw-&gt;eeprom.type == em_eeprom_flash) {</span>
<span class="lineNum">    6809 </span><span class="lineNoCov">          0 :                 em_commit_shadow_ram(hw);</span>
<span class="lineNum">    6810 </span><span class="lineNoCov">          0 :         } else if (hw-&gt;eeprom.type == em_eeprom_ich8) {</span>
<span class="lineNum">    6811 </span><span class="lineNoCov">          0 :                 em_commit_shadow_ram(hw);</span>
<span class="lineNum">    6812 </span>            :                 /*
<span class="lineNum">    6813 </span>            :                  * Reload the EEPROM, or else modifications will not appear
<span class="lineNum">    6814 </span>            :                  * until after next adapter reset.
<span class="lineNum">    6815 </span>            :                  */
<span class="lineNum">    6816 </span><span class="lineNoCov">          0 :                 ctrl_ext = E1000_READ_REG(hw, CTRL_EXT);</span>
<span class="lineNum">    6817 </span><span class="lineNoCov">          0 :                 ctrl_ext |= E1000_CTRL_EXT_EE_RST;</span>
<span class="lineNum">    6818 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG(hw, CTRL_EXT, ctrl_ext);</span>
<span class="lineNum">    6819 </span><span class="lineNoCov">          0 :                 msec_delay(10);</span>
<span class="lineNum">    6820 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    6821 </span><span class="lineNoCov">          0 :         return E1000_SUCCESS;</span>
<span class="lineNum">    6822 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    6823 </span>            : 
<span class="lineNum">    6824 </span>            : /******************************************************************************
<span class="lineNum">    6825 </span>            :  * Parent function for writing words to the different EEPROM types.
<span class="lineNum">    6826 </span>            :  *
<span class="lineNum">    6827 </span>            :  * hw - Struct containing variables accessed by shared code
<span class="lineNum">    6828 </span>            :  * offset - offset within the EEPROM to be written to
<span class="lineNum">    6829 </span>            :  * words - number of words to write
<span class="lineNum">    6830 </span>            :  * data - 16 bit word to be written to the EEPROM
<span class="lineNum">    6831 </span>            :  *
<span class="lineNum">    6832 </span>            :  * If em_update_eeprom_checksum is not called after this function, the
<span class="lineNum">    6833 </span>            :  * EEPROM will most likely contain an invalid checksum.
<a name="6834"><span class="lineNum">    6834 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    6835 </span>            : int32_t
<span class="lineNum">    6836 </span><span class="lineNoCov">          0 : em_write_eeprom(struct em_hw *hw, uint16_t offset, uint16_t words,</span>
<span class="lineNum">    6837 </span>            :     uint16_t *data)
<span class="lineNum">    6838 </span>            : {
<span class="lineNum">    6839 </span><span class="lineNoCov">          0 :         struct em_eeprom_info *eeprom = &amp;hw-&gt;eeprom;</span>
<span class="lineNum">    6840 </span>            :         int32_t status = 0;
<span class="lineNum">    6841 </span>            :         DEBUGFUNC(&quot;em_write_eeprom&quot;);
<span class="lineNum">    6842 </span>            : 
<span class="lineNum">    6843 </span>            :         /* If eeprom is not yet detected, do so now */
<span class="lineNum">    6844 </span><span class="lineNoCov">          0 :         if (eeprom-&gt;word_size == 0)</span>
<span class="lineNum">    6845 </span><span class="lineNoCov">          0 :                 em_init_eeprom_params(hw);</span>
<span class="lineNum">    6846 </span>            :         /*
<span class="lineNum">    6847 </span>            :          * A check for invalid values:  offset too large, too many words, and
<span class="lineNum">    6848 </span>            :          * not enough words.
<span class="lineNum">    6849 </span>            :          */
<span class="lineNum">    6850 </span><span class="lineNoCov">          0 :         if ((offset &gt;= eeprom-&gt;word_size) ||</span>
<span class="lineNum">    6851 </span><span class="lineNoCov">          0 :             (words &gt; eeprom-&gt;word_size - offset) ||</span>
<span class="lineNum">    6852 </span><span class="lineNoCov">          0 :             (words == 0)) {</span>
<span class="lineNum">    6853 </span>            :                 DEBUGOUT(&quot;\&quot;words\&quot; parameter out of bounds\n&quot;);
<span class="lineNum">    6854 </span><span class="lineNoCov">          0 :                 return -E1000_ERR_EEPROM;</span>
<span class="lineNum">    6855 </span>            :         }
<span class="lineNum">    6856 </span>            :         /* 82573/4 writes only through eewr */
<span class="lineNum">    6857 </span><span class="lineNoCov">          0 :         if (eeprom-&gt;use_eewr == TRUE)</span>
<span class="lineNum">    6858 </span><span class="lineNoCov">          0 :                 return em_write_eeprom_eewr(hw, offset, words, data);</span>
<span class="lineNum">    6859 </span>            : 
<span class="lineNum">    6860 </span><span class="lineNoCov">          0 :         if (eeprom-&gt;type == em_eeprom_ich8)</span>
<span class="lineNum">    6861 </span><span class="lineNoCov">          0 :                 return em_write_eeprom_ich8(hw, offset, words, data);</span>
<span class="lineNum">    6862 </span>            : 
<span class="lineNum">    6863 </span>            :         /* Prepare the EEPROM for writing  */
<span class="lineNum">    6864 </span><span class="lineNoCov">          0 :         if (em_acquire_eeprom(hw) != E1000_SUCCESS)</span>
<span class="lineNum">    6865 </span><span class="lineNoCov">          0 :                 return -E1000_ERR_EEPROM;</span>
<span class="lineNum">    6866 </span>            : 
<span class="lineNum">    6867 </span><span class="lineNoCov">          0 :         if (eeprom-&gt;type == em_eeprom_microwire) {</span>
<span class="lineNum">    6868 </span><span class="lineNoCov">          0 :                 status = em_write_eeprom_microwire(hw, offset, words, data);</span>
<span class="lineNum">    6869 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    6870 </span><span class="lineNoCov">          0 :                 status = em_write_eeprom_spi(hw, offset, words, data);</span>
<span class="lineNum">    6871 </span><span class="lineNoCov">          0 :                 msec_delay(10);</span>
<span class="lineNum">    6872 </span>            :         }
<span class="lineNum">    6873 </span>            : 
<span class="lineNum">    6874 </span>            :         /* Done with writing */
<span class="lineNum">    6875 </span><span class="lineNoCov">          0 :         em_release_eeprom(hw);</span>
<span class="lineNum">    6876 </span>            : 
<span class="lineNum">    6877 </span><span class="lineNoCov">          0 :         return status;</span>
<span class="lineNum">    6878 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    6879 </span>            : 
<span class="lineNum">    6880 </span>            : /******************************************************************************
<span class="lineNum">    6881 </span>            :  * Writes a 16 bit word to a given offset in an SPI EEPROM.
<span class="lineNum">    6882 </span>            :  *
<span class="lineNum">    6883 </span>            :  * hw - Struct containing variables accessed by shared code
<span class="lineNum">    6884 </span>            :  * offset - offset within the EEPROM to be written to
<span class="lineNum">    6885 </span>            :  * words - number of words to write
<span class="lineNum">    6886 </span>            :  * data - pointer to array of 8 bit words to be written to the EEPROM
<span class="lineNum">    6887 </span>            :  *
<a name="6888"><span class="lineNum">    6888 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    6889 </span>            : STATIC int32_t
<span class="lineNum">    6890 </span><span class="lineNoCov">          0 : em_write_eeprom_spi(struct em_hw *hw, uint16_t offset, uint16_t words,</span>
<span class="lineNum">    6891 </span>            :     uint16_t *data)
<span class="lineNum">    6892 </span>            : {
<span class="lineNum">    6893 </span><span class="lineNoCov">          0 :         struct em_eeprom_info *eeprom = &amp;hw-&gt;eeprom;</span>
<span class="lineNum">    6894 </span>            :         uint16_t widx = 0;
<span class="lineNum">    6895 </span>            :         DEBUGFUNC(&quot;em_write_eeprom_spi&quot;);
<span class="lineNum">    6896 </span>            : 
<span class="lineNum">    6897 </span><span class="lineNoCov">          0 :         while (widx &lt; words) {</span>
<span class="lineNum">    6898 </span>            :                 uint8_t write_opcode = EEPROM_WRITE_OPCODE_SPI;
<span class="lineNum">    6899 </span><span class="lineNoCov">          0 :                 if (em_spi_eeprom_ready(hw))</span>
<span class="lineNum">    6900 </span><span class="lineNoCov">          0 :                         return -E1000_ERR_EEPROM;</span>
<span class="lineNum">    6901 </span>            : 
<span class="lineNum">    6902 </span><span class="lineNoCov">          0 :                 em_standby_eeprom(hw);</span>
<span class="lineNum">    6903 </span>            : 
<span class="lineNum">    6904 </span>            :                 /* Send the WRITE ENABLE command (8 bit opcode )  */
<span class="lineNum">    6905 </span><span class="lineNoCov">          0 :                 em_shift_out_ee_bits(hw, EEPROM_WREN_OPCODE_SPI,</span>
<span class="lineNum">    6906 </span><span class="lineNoCov">          0 :                     eeprom-&gt;opcode_bits);</span>
<span class="lineNum">    6907 </span>            : 
<span class="lineNum">    6908 </span><span class="lineNoCov">          0 :                 em_standby_eeprom(hw);</span>
<span class="lineNum">    6909 </span>            :                 /*
<span class="lineNum">    6910 </span>            :                  * Some SPI eeproms use the 8th address bit embedded in the
<span class="lineNum">    6911 </span>            :                  * opcode
<span class="lineNum">    6912 </span>            :                  */
<span class="lineNum">    6913 </span><span class="lineNoCov">          0 :                 if ((eeprom-&gt;address_bits == 8) &amp;&amp; (offset &gt;= 128))</span>
<span class="lineNum">    6914 </span><span class="lineNoCov">          0 :                         write_opcode |= EEPROM_A8_OPCODE_SPI;</span>
<span class="lineNum">    6915 </span>            : 
<span class="lineNum">    6916 </span>            :                 /* Send the Write command (8-bit opcode + addr) */
<span class="lineNum">    6917 </span><span class="lineNoCov">          0 :                 em_shift_out_ee_bits(hw, write_opcode, eeprom-&gt;opcode_bits);</span>
<span class="lineNum">    6918 </span>            : 
<span class="lineNum">    6919 </span><span class="lineNoCov">          0 :                 em_shift_out_ee_bits(hw, (uint16_t) ((offset + widx) * 2),</span>
<span class="lineNum">    6920 </span><span class="lineNoCov">          0 :                     eeprom-&gt;address_bits);</span>
<span class="lineNum">    6921 </span>            : 
<span class="lineNum">    6922 </span>            :                 /* Send the data */
<span class="lineNum">    6923 </span>            :                 /*
<span class="lineNum">    6924 </span>            :                  * Loop to allow for up to whole page write (32 bytes) of
<span class="lineNum">    6925 </span>            :                  * eeprom
<span class="lineNum">    6926 </span>            :                  */
<span class="lineNum">    6927 </span><span class="lineNoCov">          0 :                 while (widx &lt; words) {</span>
<span class="lineNum">    6928 </span><span class="lineNoCov">          0 :                         uint16_t word_out = data[widx];</span>
<span class="lineNum">    6929 </span><span class="lineNoCov">          0 :                         word_out = (word_out &gt;&gt; 8) | (word_out &lt;&lt; 8);</span>
<span class="lineNum">    6930 </span><span class="lineNoCov">          0 :                         em_shift_out_ee_bits(hw, word_out, 16);</span>
<span class="lineNum">    6931 </span><span class="lineNoCov">          0 :                         widx++;</span>
<span class="lineNum">    6932 </span>            :                         /*
<span class="lineNum">    6933 </span>            :                          * Some larger eeprom sizes are capable of a 32-byte
<span class="lineNum">    6934 </span>            :                          * PAGE WRITE operation, while the smaller eeproms
<span class="lineNum">    6935 </span>            :                          * are capable of an 8-byte PAGE WRITE operation.
<span class="lineNum">    6936 </span>            :                          * Break the inner loop to pass new address
<span class="lineNum">    6937 </span>            :                          */
<span class="lineNum">    6938 </span><span class="lineNoCov">          0 :                         if ((((offset + widx) * 2) % eeprom-&gt;page_size) == 0) {</span>
<span class="lineNum">    6939 </span><span class="lineNoCov">          0 :                                 em_standby_eeprom(hw);</span>
<span class="lineNum">    6940 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    6941 </span>            :                         }
<span class="lineNum">    6942 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    6943 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    6944 </span>            : 
<span class="lineNum">    6945 </span><span class="lineNoCov">          0 :         return E1000_SUCCESS;</span>
<span class="lineNum">    6946 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    6947 </span>            : 
<span class="lineNum">    6948 </span>            : /******************************************************************************
<span class="lineNum">    6949 </span>            :  * Writes a 16 bit word to a given offset in a Microwire EEPROM.
<span class="lineNum">    6950 </span>            :  *
<span class="lineNum">    6951 </span>            :  * hw - Struct containing variables accessed by shared code
<span class="lineNum">    6952 </span>            :  * offset - offset within the EEPROM to be written to
<span class="lineNum">    6953 </span>            :  * words - number of words to write
<span class="lineNum">    6954 </span>            :  * data - pointer to array of 16 bit words to be written to the EEPROM
<span class="lineNum">    6955 </span>            :  *
<a name="6956"><span class="lineNum">    6956 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    6957 </span>            : STATIC int32_t
<span class="lineNum">    6958 </span><span class="lineNoCov">          0 : em_write_eeprom_microwire(struct em_hw *hw, uint16_t offset, uint16_t words,</span>
<span class="lineNum">    6959 </span>            :     uint16_t *data)
<span class="lineNum">    6960 </span>            : {
<span class="lineNum">    6961 </span><span class="lineNoCov">          0 :         struct em_eeprom_info *eeprom = &amp;hw-&gt;eeprom;</span>
<span class="lineNum">    6962 </span>            :         uint32_t eecd;
<span class="lineNum">    6963 </span>            :         uint16_t words_written = 0;
<span class="lineNum">    6964 </span>            :         uint16_t i = 0;
<span class="lineNum">    6965 </span>            :         DEBUGFUNC(&quot;em_write_eeprom_microwire&quot;);
<span class="lineNum">    6966 </span>            :         /*
<span class="lineNum">    6967 </span>            :          * Send the write enable command to the EEPROM (3-bit opcode plus
<span class="lineNum">    6968 </span>            :          * 6/8-bit dummy address beginning with 11).  It's less work to
<span class="lineNum">    6969 </span>            :          * include the 11 of the dummy address as part of the opcode than it
<span class="lineNum">    6970 </span>            :          * is to shift it over the correct number of bits for the address.
<span class="lineNum">    6971 </span>            :          * This puts the EEPROM into write/erase mode.
<span class="lineNum">    6972 </span>            :          */
<span class="lineNum">    6973 </span><span class="lineNoCov">          0 :         em_shift_out_ee_bits(hw, EEPROM_EWEN_OPCODE_MICROWIRE,</span>
<span class="lineNum">    6974 </span><span class="lineNoCov">          0 :             (uint16_t) (eeprom-&gt;opcode_bits + 2));</span>
<span class="lineNum">    6975 </span>            : 
<span class="lineNum">    6976 </span><span class="lineNoCov">          0 :         em_shift_out_ee_bits(hw, 0, (uint16_t) (eeprom-&gt;address_bits - 2));</span>
<span class="lineNum">    6977 </span>            : 
<span class="lineNum">    6978 </span>            :         /* Prepare the EEPROM */
<span class="lineNum">    6979 </span><span class="lineNoCov">          0 :         em_standby_eeprom(hw);</span>
<span class="lineNum">    6980 </span>            : 
<span class="lineNum">    6981 </span><span class="lineNoCov">          0 :         while (words_written &lt; words) {</span>
<span class="lineNum">    6982 </span>            :                 /* Send the Write command (3-bit opcode + addr) */
<span class="lineNum">    6983 </span><span class="lineNoCov">          0 :                 em_shift_out_ee_bits(hw, EEPROM_WRITE_OPCODE_MICROWIRE,</span>
<span class="lineNum">    6984 </span>            :                     eeprom-&gt;opcode_bits);
<span class="lineNum">    6985 </span>            : 
<span class="lineNum">    6986 </span><span class="lineNoCov">          0 :                 em_shift_out_ee_bits(hw, (uint16_t) (offset + words_written),</span>
<span class="lineNum">    6987 </span><span class="lineNoCov">          0 :                     eeprom-&gt;address_bits);</span>
<span class="lineNum">    6988 </span>            : 
<span class="lineNum">    6989 </span>            :                 /* Send the data */
<span class="lineNum">    6990 </span><span class="lineNoCov">          0 :                 em_shift_out_ee_bits(hw, data[words_written], 16);</span>
<span class="lineNum">    6991 </span>            :                 /*
<span class="lineNum">    6992 </span>            :                  * Toggle the CS line.  This in effect tells the EEPROM to
<span class="lineNum">    6993 </span>            :                  * execute the previous command.
<span class="lineNum">    6994 </span>            :                  */
<span class="lineNum">    6995 </span><span class="lineNoCov">          0 :                 em_standby_eeprom(hw);</span>
<span class="lineNum">    6996 </span>            :                 /*
<span class="lineNum">    6997 </span>            :                  * Read DO repeatedly until it is high (equal to '1').  The
<span class="lineNum">    6998 </span>            :                  * EEPROM will signal that the command has been completed by
<span class="lineNum">    6999 </span>            :                  * raising the DO signal. If DO does not go high in 10
<span class="lineNum">    7000 </span>            :                  * milliseconds, then error out.
<span class="lineNum">    7001 </span>            :                  */
<span class="lineNum">    7002 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; 200; i++) {</span>
<span class="lineNum">    7003 </span><span class="lineNoCov">          0 :                         eecd = E1000_READ_REG(hw, EECD);</span>
<span class="lineNum">    7004 </span><span class="lineNoCov">          0 :                         if (eecd &amp; E1000_EECD_DO)</span>
<span class="lineNum">    7005 </span>            :                                 break;
<span class="lineNum">    7006 </span><span class="lineNoCov">          0 :                         usec_delay(50);</span>
<span class="lineNum">    7007 </span>            :                 }
<span class="lineNum">    7008 </span><span class="lineNoCov">          0 :                 if (i == 200) {</span>
<span class="lineNum">    7009 </span>            :                         DEBUGOUT(&quot;EEPROM Write did not complete\n&quot;);
<span class="lineNum">    7010 </span><span class="lineNoCov">          0 :                         return -E1000_ERR_EEPROM;</span>
<span class="lineNum">    7011 </span>            :                 }
<span class="lineNum">    7012 </span>            :                 /* Recover from write */
<span class="lineNum">    7013 </span><span class="lineNoCov">          0 :                 em_standby_eeprom(hw);</span>
<span class="lineNum">    7014 </span>            : 
<span class="lineNum">    7015 </span><span class="lineNoCov">          0 :                 words_written++;</span>
<span class="lineNum">    7016 </span>            :         }
<span class="lineNum">    7017 </span>            :         /*
<span class="lineNum">    7018 </span>            :          * Send the write disable command to the EEPROM (3-bit opcode plus
<span class="lineNum">    7019 </span>            :          * 6/8-bit dummy address beginning with 10).  It's less work to
<span class="lineNum">    7020 </span>            :          * include the 10 of the dummy address as part of the opcode than it
<span class="lineNum">    7021 </span>            :          * is to shift it over the correct number of bits for the address.
<span class="lineNum">    7022 </span>            :          * This takes the EEPROM out of write/erase mode.
<span class="lineNum">    7023 </span>            :          */
<span class="lineNum">    7024 </span><span class="lineNoCov">          0 :         em_shift_out_ee_bits(hw, EEPROM_EWDS_OPCODE_MICROWIRE,</span>
<span class="lineNum">    7025 </span><span class="lineNoCov">          0 :             (uint16_t) (eeprom-&gt;opcode_bits + 2));</span>
<span class="lineNum">    7026 </span>            : 
<span class="lineNum">    7027 </span><span class="lineNoCov">          0 :         em_shift_out_ee_bits(hw, 0, (uint16_t) (eeprom-&gt;address_bits - 2));</span>
<span class="lineNum">    7028 </span>            : 
<span class="lineNum">    7029 </span><span class="lineNoCov">          0 :         return E1000_SUCCESS;</span>
<span class="lineNum">    7030 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    7031 </span>            : 
<span class="lineNum">    7032 </span>            : /******************************************************************************
<span class="lineNum">    7033 </span>            :  * Flushes the cached eeprom to NVM. This is done by saving the modified values
<span class="lineNum">    7034 </span>            :  * in the eeprom cache and the non modified values in the currently active bank
<span class="lineNum">    7035 </span>            :  * to the new bank.
<span class="lineNum">    7036 </span>            :  *
<span class="lineNum">    7037 </span>            :  * hw - Struct containing variables accessed by shared code
<span class="lineNum">    7038 </span>            :  * offset - offset of  word in the EEPROM to read
<span class="lineNum">    7039 </span>            :  * data - word read from the EEPROM
<span class="lineNum">    7040 </span>            :  * words - number of words to read
<a name="7041"><span class="lineNum">    7041 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    7042 </span>            : STATIC int32_t
<span class="lineNum">    7043 </span><span class="lineNoCov">          0 : em_commit_shadow_ram(struct em_hw *hw)</span>
<span class="lineNum">    7044 </span>            : {
<span class="lineNum">    7045 </span>            :         uint32_t  attempts = 100000;
<span class="lineNum">    7046 </span>            :         uint32_t  eecd = 0;
<span class="lineNum">    7047 </span>            :         uint32_t  flop = 0;
<span class="lineNum">    7048 </span>            :         uint32_t  i = 0;
<span class="lineNum">    7049 </span>            :         int32_t   error = E1000_SUCCESS;
<span class="lineNum">    7050 </span>            :         uint32_t  old_bank_offset = 0;
<span class="lineNum">    7051 </span>            :         uint32_t  new_bank_offset = 0;
<span class="lineNum">    7052 </span><span class="lineNoCov">          0 :         uint8_t   low_byte = 0;</span>
<span class="lineNum">    7053 </span><span class="lineNoCov">          0 :         uint8_t   high_byte = 0;</span>
<span class="lineNum">    7054 </span>            :         boolean_t sector_write_failed = FALSE;
<span class="lineNum">    7055 </span><span class="lineNoCov">          0 :         if ((hw-&gt;mac_type == em_82573) || (hw-&gt;mac_type == em_82574)) {</span>
<span class="lineNum">    7056 </span>            :                 /*
<span class="lineNum">    7057 </span>            :                  * The flop register will be used to determine if flash type
<span class="lineNum">    7058 </span>            :                  * is STM
<span class="lineNum">    7059 </span>            :                  */
<span class="lineNum">    7060 </span><span class="lineNoCov">          0 :                 flop = E1000_READ_REG(hw, FLOP);</span>
<span class="lineNum">    7061 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; attempts; i++) {</span>
<span class="lineNum">    7062 </span><span class="lineNoCov">          0 :                         eecd = E1000_READ_REG(hw, EECD);</span>
<span class="lineNum">    7063 </span><span class="lineNoCov">          0 :                         if ((eecd &amp; E1000_EECD_FLUPD) == 0) {</span>
<span class="lineNum">    7064 </span>            :                                 break;
<span class="lineNum">    7065 </span>            :                         }
<span class="lineNum">    7066 </span><span class="lineNoCov">          0 :                         usec_delay(5);</span>
<span class="lineNum">    7067 </span>            :                 }
<span class="lineNum">    7068 </span>            : 
<span class="lineNum">    7069 </span><span class="lineNoCov">          0 :                 if (i == attempts) {</span>
<span class="lineNum">    7070 </span><span class="lineNoCov">          0 :                         return -E1000_ERR_EEPROM;</span>
<span class="lineNum">    7071 </span>            :                 }
<span class="lineNum">    7072 </span>            :                 /* 
<span class="lineNum">    7073 </span>            :                  * If STM opcode located in bits 15:8 of flop, reset firmware
<span class="lineNum">    7074 </span>            :                  */
<span class="lineNum">    7075 </span><span class="lineNoCov">          0 :                 if ((flop &amp; 0xFF00) == E1000_STM_OPCODE) {</span>
<span class="lineNum">    7076 </span><span class="lineNoCov">          0 :                         E1000_WRITE_REG(hw, HICR, E1000_HICR_FW_RESET);</span>
<span class="lineNum">    7077 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    7078 </span>            :                 /* Perform the flash update */
<span class="lineNum">    7079 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG(hw, EECD, eecd | E1000_EECD_FLUPD);</span>
<span class="lineNum">    7080 </span>            : 
<span class="lineNum">    7081 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; attempts; i++) {</span>
<span class="lineNum">    7082 </span><span class="lineNoCov">          0 :                         eecd = E1000_READ_REG(hw, EECD);</span>
<span class="lineNum">    7083 </span><span class="lineNoCov">          0 :                         if ((eecd &amp; E1000_EECD_FLUPD) == 0) {</span>
<span class="lineNum">    7084 </span>            :                                 break;
<span class="lineNum">    7085 </span>            :                         }
<span class="lineNum">    7086 </span><span class="lineNoCov">          0 :                         usec_delay(5);</span>
<span class="lineNum">    7087 </span>            :                 }
<span class="lineNum">    7088 </span>            : 
<span class="lineNum">    7089 </span><span class="lineNoCov">          0 :                 if (i == attempts) {</span>
<span class="lineNum">    7090 </span><span class="lineNoCov">          0 :                         return -E1000_ERR_EEPROM;</span>
<span class="lineNum">    7091 </span>            :                 }
<span class="lineNum">    7092 </span>            :         }
<span class="lineNum">    7093 </span><span class="lineNoCov">          0 :         if ((hw-&gt;mac_type == em_ich8lan || hw-&gt;mac_type == em_ich9lan) &amp;&amp;</span>
<span class="lineNum">    7094 </span><span class="lineNoCov">          0 :             hw-&gt;eeprom_shadow_ram != NULL) {</span>
<span class="lineNum">    7095 </span>            :                 /*
<span class="lineNum">    7096 </span>            :                  * We're writing to the opposite bank so if we're on bank 1,
<span class="lineNum">    7097 </span>            :                  * write to bank 0 etc.  We also need to erase the segment
<span class="lineNum">    7098 </span>            :                  * that is going to be written
<span class="lineNum">    7099 </span>            :                  */
<span class="lineNum">    7100 </span><span class="lineNoCov">          0 :                 if (!(E1000_READ_REG(hw, EECD) &amp; E1000_EECD_SEC1VAL)) {</span>
<span class="lineNum">    7101 </span>            :                         new_bank_offset = hw-&gt;flash_bank_size * 2;
<span class="lineNum">    7102 </span>            :                         old_bank_offset = 0;
<span class="lineNum">    7103 </span><span class="lineNoCov">          0 :                         em_erase_ich8_4k_segment(hw, 1);</span>
<span class="lineNum">    7104 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    7105 </span>            :                         old_bank_offset = hw-&gt;flash_bank_size * 2;
<span class="lineNum">    7106 </span>            :                         new_bank_offset = 0;
<span class="lineNum">    7107 </span><span class="lineNoCov">          0 :                         em_erase_ich8_4k_segment(hw, 0);</span>
<span class="lineNum">    7108 </span>            :                 }
<span class="lineNum">    7109 </span>            : 
<span class="lineNum">    7110 </span>            :                 sector_write_failed = FALSE;
<span class="lineNum">    7111 </span>            :                 /*
<span class="lineNum">    7112 </span>            :                  * Loop for every byte in the shadow RAM, which is in units
<span class="lineNum">    7113 </span>            :                  * of words.
<span class="lineNum">    7114 </span>            :                  */
<span class="lineNum">    7115 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; E1000_SHADOW_RAM_WORDS; i++) {</span>
<span class="lineNum">    7116 </span>            :                         /*
<span class="lineNum">    7117 </span>            :                          * Determine whether to write the value stored in the
<span class="lineNum">    7118 </span>            :                          * other NVM bank or a modified value stored in the
<span class="lineNum">    7119 </span>            :                          * shadow RAM
<span class="lineNum">    7120 </span>            :                          */
<span class="lineNum">    7121 </span><span class="lineNoCov">          0 :                         if (hw-&gt;eeprom_shadow_ram[i].modified == TRUE) {</span>
<span class="lineNum">    7122 </span><span class="lineNoCov">          0 :                                 low_byte = (uint8_t) </span>
<span class="lineNum">    7123 </span><span class="lineNoCov">          0 :                                     hw-&gt;eeprom_shadow_ram[i].eeprom_word;</span>
<span class="lineNum">    7124 </span><span class="lineNoCov">          0 :                                 usec_delay(100);</span>
<span class="lineNum">    7125 </span><span class="lineNoCov">          0 :                                 error = em_verify_write_ich8_byte(hw,</span>
<span class="lineNum">    7126 </span><span class="lineNoCov">          0 :                                     (i &lt;&lt; 1) + new_bank_offset, low_byte);</span>
<span class="lineNum">    7127 </span>            : 
<span class="lineNum">    7128 </span><span class="lineNoCov">          0 :                                 if (error != E1000_SUCCESS)</span>
<span class="lineNum">    7129 </span><span class="lineNoCov">          0 :                                         sector_write_failed = TRUE;</span>
<span class="lineNum">    7130 </span>            :                                 else {
<span class="lineNum">    7131 </span><span class="lineNoCov">          0 :                                         high_byte = (uint8_t)</span>
<span class="lineNum">    7132 </span><span class="lineNoCov">          0 :                                             (hw-&gt;eeprom_shadow_ram</span>
<span class="lineNum">    7133 </span><span class="lineNoCov">          0 :                                             [i].eeprom_word &gt;&gt; 8);</span>
<span class="lineNum">    7134 </span><span class="lineNoCov">          0 :                                         usec_delay(100);</span>
<span class="lineNum">    7135 </span>            :                                 }
<span class="lineNum">    7136 </span>            :                         } else {
<span class="lineNum">    7137 </span><span class="lineNoCov">          0 :                                 em_read_ich8_byte(hw, (i &lt;&lt; 1) + </span>
<span class="lineNum">    7138 </span>            :                                     old_bank_offset, &amp;low_byte);
<span class="lineNum">    7139 </span><span class="lineNoCov">          0 :                                 usec_delay(100);</span>
<span class="lineNum">    7140 </span><span class="lineNoCov">          0 :                                 error = em_verify_write_ich8_byte(hw,</span>
<span class="lineNum">    7141 </span><span class="lineNoCov">          0 :                                       (i &lt;&lt; 1) + new_bank_offset, low_byte);</span>
<span class="lineNum">    7142 </span>            : 
<span class="lineNum">    7143 </span><span class="lineNoCov">          0 :                                 if (error != E1000_SUCCESS)</span>
<span class="lineNum">    7144 </span><span class="lineNoCov">          0 :                                         sector_write_failed = TRUE;</span>
<span class="lineNum">    7145 </span>            :                                 else {
<span class="lineNum">    7146 </span><span class="lineNoCov">          0 :                                         em_read_ich8_byte(hw, (i &lt;&lt; 1) +</span>
<span class="lineNum">    7147 </span><span class="lineNoCov">          0 :                                             old_bank_offset + 1, &amp;high_byte);</span>
<span class="lineNum">    7148 </span><span class="lineNoCov">          0 :                                         usec_delay(100);</span>
<span class="lineNum">    7149 </span>            :                                 }
<span class="lineNum">    7150 </span>            :                         }
<span class="lineNum">    7151 </span>            :                         /*
<span class="lineNum">    7152 </span>            :                          * If the write of the low byte was successful, go
<span class="lineNum">    7153 </span>            :                          * ahread and write the high byte while checking to
<span class="lineNum">    7154 </span>            :                          * make sure that if it is the signature byte, then
<span class="lineNum">    7155 </span>            :                          * it is handled properly
<span class="lineNum">    7156 </span>            :                          */
<span class="lineNum">    7157 </span><span class="lineNoCov">          0 :                         if (sector_write_failed == FALSE) {</span>
<span class="lineNum">    7158 </span>            :                                 /*
<span class="lineNum">    7159 </span>            :                                  * If the word is 0x13, then make sure the
<span class="lineNum">    7160 </span>            :                                  * signature bits (15:14) are 11b until the
<span class="lineNum">    7161 </span>            :                                  * commit has completed. This will allow us
<span class="lineNum">    7162 </span>            :                                  * to write 10b which indicates the signature
<span class="lineNum">    7163 </span>            :                                  * is valid.  We want to do this after the
<span class="lineNum">    7164 </span>            :                                  * write has completed so that we don't mark
<span class="lineNum">    7165 </span>            :                                  * the segment valid while the write is still
<span class="lineNum">    7166 </span>            :                                  * in progress
<span class="lineNum">    7167 </span>            :                                  */
<span class="lineNum">    7168 </span><span class="lineNoCov">          0 :                                 if (i == E1000_ICH_NVM_SIG_WORD)</span>
<span class="lineNum">    7169 </span><span class="lineNoCov">          0 :                                         high_byte = E1000_ICH_NVM_VALID_SIG_MASK |</span>
<span class="lineNum">    7170 </span><span class="lineNoCov">          0 :                                             high_byte;</span>
<span class="lineNum">    7171 </span>            : 
<span class="lineNum">    7172 </span><span class="lineNoCov">          0 :                                 error = em_verify_write_ich8_byte(hw, (i &lt;&lt; 1)</span>
<span class="lineNum">    7173 </span><span class="lineNoCov">          0 :                                     + new_bank_offset + 1, high_byte);</span>
<span class="lineNum">    7174 </span><span class="lineNoCov">          0 :                                 if (error != E1000_SUCCESS)</span>
<span class="lineNum">    7175 </span><span class="lineNoCov">          0 :                                         sector_write_failed = TRUE;</span>
<span class="lineNum">    7176 </span>            : 
<span class="lineNum">    7177 </span>            :                         } else {
<span class="lineNum">    7178 </span>            :                                 /*
<span class="lineNum">    7179 </span>            :                                  * If the write failed then break from the
<span class="lineNum">    7180 </span>            :                                  * loop and return an error
<span class="lineNum">    7181 </span>            :                                  */
<span class="lineNum">    7182 </span>            :                                 break;
<span class="lineNum">    7183 </span>            :                         }
<span class="lineNum">    7184 </span>            :                 }
<span class="lineNum">    7185 </span>            :                 /*
<span class="lineNum">    7186 </span>            :                  * Don't bother writing the segment valid bits if sector
<span class="lineNum">    7187 </span>            :                  * programming failed.
<span class="lineNum">    7188 </span>            :                  */
<span class="lineNum">    7189 </span><span class="lineNoCov">          0 :                 if (sector_write_failed == FALSE) {</span>
<span class="lineNum">    7190 </span>            :                         /*
<span class="lineNum">    7191 </span>            :                          * Finally validate the new segment by setting bit
<span class="lineNum">    7192 </span>            :                          * 15:14 to 10b in word 0x13 , this can be done
<span class="lineNum">    7193 </span>            :                          * without an erase as well since these bits are 11
<span class="lineNum">    7194 </span>            :                          * to start with and we need to change bit 14 to 0b
<span class="lineNum">    7195 </span>            :                          */
<span class="lineNum">    7196 </span><span class="lineNoCov">          0 :                         em_read_ich8_byte(hw, E1000_ICH_NVM_SIG_WORD * 2 + 1 +</span>
<span class="lineNum">    7197 </span>            :                             new_bank_offset, &amp;high_byte);
<span class="lineNum">    7198 </span><span class="lineNoCov">          0 :                         high_byte &amp;= 0xBF;</span>
<span class="lineNum">    7199 </span><span class="lineNoCov">          0 :                         error = em_verify_write_ich8_byte(hw,</span>
<span class="lineNum">    7200 </span>            :                             E1000_ICH_NVM_SIG_WORD * 2 + 1 + new_bank_offset,
<span class="lineNum">    7201 </span>            :                             high_byte);
<span class="lineNum">    7202 </span>            :                         /*
<span class="lineNum">    7203 </span>            :                          * And invalidate the previously valid segment by
<span class="lineNum">    7204 </span>            :                          * setting its signature word (0x13) high_byte to 0b.
<span class="lineNum">    7205 </span>            :                          * This can be done without an erase because flash
<span class="lineNum">    7206 </span>            :                          * erase sets all bits to 1's. We can write 1's to
<span class="lineNum">    7207 </span>            :                          * 0's without an erase
<span class="lineNum">    7208 </span>            :                          */
<span class="lineNum">    7209 </span><span class="lineNoCov">          0 :                         if (error == E1000_SUCCESS) {</span>
<span class="lineNum">    7210 </span><span class="lineNoCov">          0 :                                 error = em_verify_write_ich8_byte(hw,</span>
<span class="lineNum">    7211 </span><span class="lineNoCov">          0 :                                     E1000_ICH_NVM_SIG_WORD * 2 + 1 +</span>
<span class="lineNum">    7212 </span>            :                                     old_bank_offset, 0);
<span class="lineNum">    7213 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">    7214 </span>            :                         /* Clear the now not used entry in the cache */
<span class="lineNum">    7215 </span><span class="lineNoCov">          0 :                         for (i = 0; i &lt; E1000_SHADOW_RAM_WORDS; i++) {</span>
<span class="lineNum">    7216 </span><span class="lineNoCov">          0 :                                 hw-&gt;eeprom_shadow_ram[i].modified = FALSE;</span>
<span class="lineNum">    7217 </span><span class="lineNoCov">          0 :                                 hw-&gt;eeprom_shadow_ram[i].eeprom_word = 0xFFFF;</span>
<span class="lineNum">    7218 </span>            :                         }
<span class="lineNum">    7219 </span>            :                 }
<span class="lineNum">    7220 </span>            :         }
<span class="lineNum">    7221 </span><span class="lineNoCov">          0 :         return error;</span>
<span class="lineNum">    7222 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    7223 </span>            : 
<span class="lineNum">    7224 </span>            : /******************************************************************************
<span class="lineNum">    7225 </span>            :  * Reads the adapter's part number from the EEPROM
<span class="lineNum">    7226 </span>            :  *
<span class="lineNum">    7227 </span>            :  * hw - Struct containing variables accessed by shared code
<span class="lineNum">    7228 </span>            :  * part_num - Adapter's part number
<a name="7229"><span class="lineNum">    7229 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    7230 </span>            : int32_t
<span class="lineNum">    7231 </span><span class="lineNoCov">          0 : em_read_part_num(struct em_hw *hw, uint32_t *part_num)</span>
<span class="lineNum">    7232 </span>            : {
<span class="lineNum">    7233 </span>            :         uint16_t offset = EEPROM_PBA_BYTE_1;
<span class="lineNum">    7234 </span><span class="lineNoCov">          0 :         uint16_t eeprom_data;</span>
<span class="lineNum">    7235 </span>            :         DEBUGFUNC(&quot;em_read_part_num&quot;);
<span class="lineNum">    7236 </span>            : 
<span class="lineNum">    7237 </span>            :         /* Get word 0 from EEPROM */
<span class="lineNum">    7238 </span><span class="lineNoCov">          0 :         if (em_read_eeprom(hw, offset, 1, &amp;eeprom_data) &lt; 0) {</span>
<span class="lineNum">    7239 </span>            :                 DEBUGOUT(&quot;EEPROM Read Error\n&quot;);
<span class="lineNum">    7240 </span><span class="lineNoCov">          0 :                 return -E1000_ERR_EEPROM;</span>
<span class="lineNum">    7241 </span>            :         }
<span class="lineNum">    7242 </span>            :         /* Save word 0 in upper half of part_num */
<span class="lineNum">    7243 </span><span class="lineNoCov">          0 :         *part_num = (uint32_t) (eeprom_data &lt;&lt; 16);</span>
<span class="lineNum">    7244 </span>            : 
<span class="lineNum">    7245 </span>            :         /* Get word 1 from EEPROM */
<span class="lineNum">    7246 </span><span class="lineNoCov">          0 :         if (em_read_eeprom(hw, ++offset, 1, &amp;eeprom_data) &lt; 0) {</span>
<span class="lineNum">    7247 </span>            :                 DEBUGOUT(&quot;EEPROM Read Error\n&quot;);
<span class="lineNum">    7248 </span><span class="lineNoCov">          0 :                 return -E1000_ERR_EEPROM;</span>
<span class="lineNum">    7249 </span>            :         }
<span class="lineNum">    7250 </span>            :         /* Save word 1 in lower half of part_num */
<span class="lineNum">    7251 </span><span class="lineNoCov">          0 :         *part_num |= eeprom_data;</span>
<span class="lineNum">    7252 </span>            : 
<span class="lineNum">    7253 </span><span class="lineNoCov">          0 :         return E1000_SUCCESS;</span>
<span class="lineNum">    7254 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    7255 </span>            : 
<span class="lineNum">    7256 </span>            : /******************************************************************************
<span class="lineNum">    7257 </span>            :  * Reads the adapter's MAC address from the EEPROM and inverts the LSB for the
<span class="lineNum">    7258 </span>            :  * second function of dual function devices
<span class="lineNum">    7259 </span>            :  *
<span class="lineNum">    7260 </span>            :  * hw - Struct containing variables accessed by shared code
<a name="7261"><span class="lineNum">    7261 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    7262 </span>            : int32_t
<span class="lineNum">    7263 </span><span class="lineNoCov">          0 : em_read_mac_addr(struct em_hw *hw)</span>
<span class="lineNum">    7264 </span>            : {
<span class="lineNum">    7265 </span>            :         uint16_t offset;
<span class="lineNum">    7266 </span><span class="lineNoCov">          0 :         uint16_t eeprom_data, i;</span>
<span class="lineNum">    7267 </span>            :         uint16_t ia_base_addr = 0;
<span class="lineNum">    7268 </span>            :         DEBUGFUNC(&quot;em_read_mac_addr&quot;);
<span class="lineNum">    7269 </span>            : 
<span class="lineNum">    7270 </span><span class="lineNoCov">          0 :         if (hw-&gt;mac_type == em_icp_xxxx) {</span>
<span class="lineNum">    7271 </span><span class="lineNoCov">          0 :                 ia_base_addr = (uint16_t)</span>
<span class="lineNum">    7272 </span><span class="lineNoCov">          0 :                 EEPROM_IA_START_ICP_xxxx(hw-&gt;icp_xxxx_port_num);</span>
<span class="lineNum">    7273 </span><span class="lineNoCov">          0 :         } else if (hw-&gt;mac_type == em_82580 || hw-&gt;mac_type == em_i350) {</span>
<span class="lineNum">    7274 </span><span class="lineNoCov">          0 :                 ia_base_addr = NVM_82580_LAN_FUNC_OFFSET(hw-&gt;bus_func);</span>
<span class="lineNum">    7275 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    7276 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; NODE_ADDRESS_SIZE; i += 2) {</span>
<span class="lineNum">    7277 </span><span class="lineNoCov">          0 :                 offset = i &gt;&gt; 1;</span>
<span class="lineNum">    7278 </span><span class="lineNoCov">          0 :                 if (em_read_eeprom(hw, offset + ia_base_addr, 1, &amp;eeprom_data)</span>
<span class="lineNum">    7279 </span><span class="lineNoCov">          0 :                     &lt; 0) {</span>
<span class="lineNum">    7280 </span>            :                         DEBUGOUT(&quot;EEPROM Read Error\n&quot;);
<span class="lineNum">    7281 </span><span class="lineNoCov">          0 :                         return -E1000_ERR_EEPROM;</span>
<span class="lineNum">    7282 </span>            :                 }
<span class="lineNum">    7283 </span><span class="lineNoCov">          0 :                 hw-&gt;perm_mac_addr[i] = (uint8_t) (eeprom_data &amp; 0x00FF);</span>
<span class="lineNum">    7284 </span><span class="lineNoCov">          0 :                 hw-&gt;perm_mac_addr[i + 1] = (uint8_t) (eeprom_data &gt;&gt; 8);</span>
<span class="lineNum">    7285 </span>            :         }
<span class="lineNum">    7286 </span>            : 
<span class="lineNum">    7287 </span><span class="lineNoCov">          0 :         switch (hw-&gt;mac_type) {</span>
<span class="lineNum">    7288 </span>            :         default:
<span class="lineNum">    7289 </span>            :                 break;
<span class="lineNum">    7290 </span>            :         case em_82546:
<span class="lineNum">    7291 </span>            :         case em_82546_rev_3:
<span class="lineNum">    7292 </span>            :         case em_82571:
<span class="lineNum">    7293 </span>            :         case em_82575:
<span class="lineNum">    7294 </span>            :         case em_80003es2lan:
<span class="lineNum">    7295 </span><span class="lineNoCov">          0 :                 if (E1000_READ_REG(hw, STATUS) &amp; E1000_STATUS_FUNC_1)</span>
<span class="lineNum">    7296 </span><span class="lineNoCov">          0 :                         hw-&gt;perm_mac_addr[5] ^= 0x01;</span>
<span class="lineNum">    7297 </span>            :                 break;
<span class="lineNum">    7298 </span>            :         }
<span class="lineNum">    7299 </span>            : 
<span class="lineNum">    7300 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; NODE_ADDRESS_SIZE; i++)</span>
<span class="lineNum">    7301 </span><span class="lineNoCov">          0 :                 hw-&gt;mac_addr[i] = hw-&gt;perm_mac_addr[i];</span>
<span class="lineNum">    7302 </span><span class="lineNoCov">          0 :         return E1000_SUCCESS;</span>
<span class="lineNum">    7303 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    7304 </span>            : 
<span class="lineNum">    7305 </span>            : /******************************************************************************
<span class="lineNum">    7306 </span>            :  * Explicitly disables jumbo frames and resets some PHY registers back to hw-
<span class="lineNum">    7307 </span>            :  * defaults. This is necessary in case the ethernet cable was inserted AFTER
<span class="lineNum">    7308 </span>            :  * the firmware initialized the PHY. Otherwise it is left in a state where
<span class="lineNum">    7309 </span>            :  * it is possible to transmit but not receive packets. Observed on I217-LM and
<span class="lineNum">    7310 </span>            :  * fixed in FreeBSD's sys/dev/e1000/e1000_ich8lan.c.
<span class="lineNum">    7311 </span>            :  *
<span class="lineNum">    7312 </span>            :  * hw - Struct containing variables accessed by shared code
<a name="7313"><span class="lineNum">    7313 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    7314 </span>            : STATIC int32_t
<span class="lineNum">    7315 </span><span class="lineNoCov">          0 : em_phy_no_cable_workaround(struct em_hw *hw) {</span>
<span class="lineNum">    7316 </span>            :         int32_t ret_val, dft_ret_val;
<span class="lineNum">    7317 </span>            :         uint32_t mac_reg;
<span class="lineNum">    7318 </span><span class="lineNoCov">          0 :         uint16_t data, phy_reg;</span>
<span class="lineNum">    7319 </span>            : 
<span class="lineNum">    7320 </span>            :         /* disable Rx path while enabling workaround */
<span class="lineNum">    7321 </span><span class="lineNoCov">          0 :         em_read_phy_reg(hw, I2_DFT_CTRL, &amp;phy_reg);</span>
<span class="lineNum">    7322 </span><span class="lineNoCov">          0 :         ret_val = em_write_phy_reg(hw, I2_DFT_CTRL, phy_reg | (1 &lt;&lt; 14));</span>
<span class="lineNum">    7323 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">    7324 </span><span class="lineNoCov">          0 :                 return ret_val;</span>
<span class="lineNum">    7325 </span>            : 
<span class="lineNum">    7326 </span>            :         /* Write MAC register values back to h/w defaults */
<span class="lineNum">    7327 </span><span class="lineNoCov">          0 :         mac_reg = E1000_READ_REG(hw, FFLT_DBG);</span>
<span class="lineNum">    7328 </span><span class="lineNoCov">          0 :         mac_reg &amp;= ~(0xF &lt;&lt; 14);</span>
<span class="lineNum">    7329 </span><span class="lineNoCov">          0 :         E1000_WRITE_REG(hw, FFLT_DBG, mac_reg);</span>
<span class="lineNum">    7330 </span>            : 
<span class="lineNum">    7331 </span><span class="lineNoCov">          0 :         mac_reg = E1000_READ_REG(hw, RCTL);</span>
<span class="lineNum">    7332 </span><span class="lineNoCov">          0 :         mac_reg &amp;= ~E1000_RCTL_SECRC;</span>
<span class="lineNum">    7333 </span><span class="lineNoCov">          0 :         E1000_WRITE_REG(hw, RCTL, mac_reg);</span>
<span class="lineNum">    7334 </span>            : 
<span class="lineNum">    7335 </span><span class="lineNoCov">          0 :         ret_val = em_read_kmrn_reg(hw, E1000_KUMCTRLSTA_OFFSET_CTRL, &amp;data);</span>
<span class="lineNum">    7336 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">    7337 </span>            :                 goto out;
<span class="lineNum">    7338 </span><span class="lineNoCov">          0 :         ret_val = em_write_kmrn_reg(hw, E1000_KUMCTRLSTA_OFFSET_CTRL,</span>
<span class="lineNum">    7339 </span><span class="lineNoCov">          0 :             data &amp; ~(1 &lt;&lt; 0));</span>
<span class="lineNum">    7340 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">    7341 </span>            :                 goto out;
<span class="lineNum">    7342 </span>            : 
<span class="lineNum">    7343 </span><span class="lineNoCov">          0 :         ret_val = em_read_kmrn_reg(hw, E1000_KUMCTRLSTA_OFFSET_HD_CTRL, &amp;data);</span>
<span class="lineNum">    7344 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">    7345 </span>            :                 goto out;
<span class="lineNum">    7346 </span>            : 
<span class="lineNum">    7347 </span><span class="lineNoCov">          0 :         data &amp;= ~(0xF &lt;&lt; 8);</span>
<span class="lineNum">    7348 </span><span class="lineNoCov">          0 :         data |= (0xB &lt;&lt; 8);</span>
<span class="lineNum">    7349 </span><span class="lineNoCov">          0 :         ret_val = em_write_kmrn_reg(hw, E1000_KUMCTRLSTA_OFFSET_HD_CTRL, data);</span>
<span class="lineNum">    7350 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">    7351 </span>            :                 goto out;
<span class="lineNum">    7352 </span>            : 
<span class="lineNum">    7353 </span>            :         /* Write PHY register values back to h/w defaults */
<span class="lineNum">    7354 </span><span class="lineNoCov">          0 :         em_read_phy_reg(hw, I2_SMBUS_CTRL, &amp;data);</span>
<span class="lineNum">    7355 </span><span class="lineNoCov">          0 :         data &amp;= ~(0x7F &lt;&lt; 5);</span>
<span class="lineNum">    7356 </span><span class="lineNoCov">          0 :         ret_val = em_write_phy_reg(hw, I2_SMBUS_CTRL, data);</span>
<span class="lineNum">    7357 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">    7358 </span>            :                 goto out;
<span class="lineNum">    7359 </span>            : 
<span class="lineNum">    7360 </span><span class="lineNoCov">          0 :         em_read_phy_reg(hw, I2_MODE_CTRL, &amp;data);</span>
<span class="lineNum">    7361 </span><span class="lineNoCov">          0 :         data |= (1 &lt;&lt; 13);</span>
<span class="lineNum">    7362 </span><span class="lineNoCov">          0 :         ret_val = em_write_phy_reg(hw, I2_MODE_CTRL, data);</span>
<span class="lineNum">    7363 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">    7364 </span>            :                 goto out;
<span class="lineNum">    7365 </span>            : 
<span class="lineNum">    7366 </span>            :         /*
<span class="lineNum">    7367 </span>            :          * 776.20 and 776.23 are not documented in
<span class="lineNum">    7368 </span>            :          * i217-ethernet-controller-datasheet.pdf...
<span class="lineNum">    7369 </span>            :          */
<span class="lineNum">    7370 </span><span class="lineNoCov">          0 :         em_read_phy_reg(hw, PHY_REG(776, 20), &amp;data);</span>
<span class="lineNum">    7371 </span><span class="lineNoCov">          0 :         data &amp;= ~(0x3FF &lt;&lt; 2);</span>
<span class="lineNum">    7372 </span><span class="lineNoCov">          0 :         data |= (0x8 &lt;&lt; 2);</span>
<span class="lineNum">    7373 </span><span class="lineNoCov">          0 :         ret_val = em_write_phy_reg(hw, PHY_REG(776, 20), data);</span>
<span class="lineNum">    7374 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">    7375 </span>            :                 goto out;
<span class="lineNum">    7376 </span>            : 
<span class="lineNum">    7377 </span><span class="lineNoCov">          0 :         ret_val = em_write_phy_reg(hw, PHY_REG(776, 23), 0x7E00);</span>
<span class="lineNum">    7378 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">    7379 </span>            :                 goto out;
<span class="lineNum">    7380 </span>            : 
<span class="lineNum">    7381 </span><span class="lineNoCov">          0 :         em_read_phy_reg(hw, I2_PCIE_POWER_CTRL, &amp;data);</span>
<span class="lineNum">    7382 </span><span class="lineNoCov">          0 :         ret_val = em_write_phy_reg(hw, I2_PCIE_POWER_CTRL, data &amp; ~(1 &lt;&lt; 10));</span>
<span class="lineNum">    7383 </span>            :         if (ret_val)
<span class="lineNum">    7384 </span><span class="lineNoCov">          0 :                 goto out;</span>
<span class="lineNum">    7385 </span>            : 
<span class="lineNum">    7386 </span>            : out:
<span class="lineNum">    7387 </span>            :         /* re-enable Rx path after enabling workaround */
<span class="lineNum">    7388 </span><span class="lineNoCov">          0 :         dft_ret_val = em_write_phy_reg(hw, I2_DFT_CTRL, phy_reg &amp; ~(1 &lt;&lt; 14));</span>
<span class="lineNum">    7389 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">    7390 </span><span class="lineNoCov">          0 :                 return ret_val;</span>
<span class="lineNum">    7391 </span>            :         else
<span class="lineNum">    7392 </span><span class="lineNoCov">          0 :                 return dft_ret_val;</span>
<span class="lineNum">    7393 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    7394 </span>            : 
<span class="lineNum">    7395 </span>            : /******************************************************************************
<span class="lineNum">    7396 </span>            :  * Initializes receive address filters.
<span class="lineNum">    7397 </span>            :  *
<span class="lineNum">    7398 </span>            :  * hw - Struct containing variables accessed by shared code
<span class="lineNum">    7399 </span>            :  *
<span class="lineNum">    7400 </span>            :  * Places the MAC address in receive address register 0 and clears the rest
<span class="lineNum">    7401 </span>            :  * of the receive addresss registers. Clears the multicast table. Assumes
<span class="lineNum">    7402 </span>            :  * the receiver is in reset when the routine is called.
<a name="7403"><span class="lineNum">    7403 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    7404 </span>            : STATIC void
<span class="lineNum">    7405 </span><span class="lineNoCov">          0 : em_init_rx_addrs(struct em_hw *hw)</span>
<span class="lineNum">    7406 </span>            : {
<span class="lineNum">    7407 </span>            :         uint32_t i;
<span class="lineNum">    7408 </span>            :         uint32_t rar_num;
<span class="lineNum">    7409 </span>            :         DEBUGFUNC(&quot;em_init_rx_addrs&quot;);
<span class="lineNum">    7410 </span>            : 
<span class="lineNum">    7411 </span><span class="lineNoCov">          0 :         if (hw-&gt;mac_type == em_pch_lpt || hw-&gt;mac_type == em_pch_spt ||</span>
<span class="lineNum">    7412 </span><span class="lineNoCov">          0 :             hw-&gt;mac_type == em_pch_cnp || hw-&gt;mac_type == em_pch2lan)</span>
<span class="lineNum">    7413 </span><span class="lineNoCov">          0 :                 if (em_phy_no_cable_workaround(hw))</span>
<span class="lineNum">    7414 </span><span class="lineNoCov">          0 :                         printf(&quot; ...failed to apply em_phy_no_cable_&quot;</span>
<span class="lineNum">    7415 </span>            :                             &quot;workaround.\n&quot;);
<span class="lineNum">    7416 </span>            : 
<span class="lineNum">    7417 </span>            :         /* Setup the receive address. */
<span class="lineNum">    7418 </span>            :         DEBUGOUT(&quot;Programming MAC Address into RAR[0]\n&quot;);
<span class="lineNum">    7419 </span>            : 
<span class="lineNum">    7420 </span><span class="lineNoCov">          0 :         em_rar_set(hw, hw-&gt;mac_addr, 0);</span>
<span class="lineNum">    7421 </span>            : 
<span class="lineNum">    7422 </span>            :         rar_num = E1000_RAR_ENTRIES;
<span class="lineNum">    7423 </span>            :         /*
<span class="lineNum">    7424 </span>            :          * Reserve a spot for the Locally Administered Address to work around
<span class="lineNum">    7425 </span>            :          * an 82571 issue in which a reset on one port will reload the MAC on
<span class="lineNum">    7426 </span>            :          * the other port.
<span class="lineNum">    7427 </span>            :          */
<span class="lineNum">    7428 </span><span class="lineNoCov">          0 :         if ((hw-&gt;mac_type == em_82571) &amp;&amp; (hw-&gt;laa_is_present == TRUE))</span>
<span class="lineNum">    7429 </span><span class="lineNoCov">          0 :                 rar_num -= 1;</span>
<span class="lineNum">    7430 </span><span class="lineNoCov">          0 :         if (IS_ICH8(hw-&gt;mac_type))</span>
<span class="lineNum">    7431 </span><span class="lineNoCov">          0 :                 rar_num = E1000_RAR_ENTRIES_ICH8LAN;</span>
<span class="lineNum">    7432 </span><span class="lineNoCov">          0 :         if (hw-&gt;mac_type == em_ich8lan)</span>
<span class="lineNum">    7433 </span><span class="lineNoCov">          0 :                 rar_num -= 1;</span>
<span class="lineNum">    7434 </span><span class="lineNoCov">          0 :         if (hw-&gt;mac_type == em_82580)</span>
<span class="lineNum">    7435 </span><span class="lineNoCov">          0 :                 rar_num = E1000_RAR_ENTRIES_82580;</span>
<span class="lineNum">    7436 </span><span class="lineNoCov">          0 :         if (hw-&gt;mac_type == em_i210)</span>
<span class="lineNum">    7437 </span><span class="lineNoCov">          0 :                 rar_num = E1000_RAR_ENTRIES_82575;</span>
<span class="lineNum">    7438 </span><span class="lineNoCov">          0 :         if (hw-&gt;mac_type == em_i350)</span>
<span class="lineNum">    7439 </span><span class="lineNoCov">          0 :                 rar_num = E1000_RAR_ENTRIES_I350;</span>
<span class="lineNum">    7440 </span>            : 
<span class="lineNum">    7441 </span>            :         /* Zero out the other 15 receive addresses. */
<span class="lineNum">    7442 </span>            :         DEBUGOUT(&quot;Clearing RAR[1-15]\n&quot;);
<span class="lineNum">    7443 </span><span class="lineNoCov">          0 :         for (i = 1; i &lt; rar_num; i++) {</span>
<span class="lineNum">    7444 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG_ARRAY(hw, RA, (i &lt;&lt; 1), 0);</span>
<span class="lineNum">    7445 </span><span class="lineNoCov">          0 :                 E1000_WRITE_FLUSH(hw);</span>
<span class="lineNum">    7446 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG_ARRAY(hw, RA, ((i &lt;&lt; 1) + 1), 0);</span>
<span class="lineNum">    7447 </span><span class="lineNoCov">          0 :                 E1000_WRITE_FLUSH(hw);</span>
<span class="lineNum">    7448 </span>            :         }
<span class="lineNum">    7449 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    7450 </span>            : 
<span class="lineNum">    7451 </span>            : /******************************************************************************
<span class="lineNum">    7452 </span>            :  * Updates the MAC's list of multicast addresses.
<span class="lineNum">    7453 </span>            :  *
<span class="lineNum">    7454 </span>            :  * hw - Struct containing variables accessed by shared code
<span class="lineNum">    7455 </span>            :  * mc_addr_list - the list of new multicast addresses
<span class="lineNum">    7456 </span>            :  * mc_addr_count - number of addresses
<span class="lineNum">    7457 </span>            :  * pad - number of bytes between addresses in the list
<span class="lineNum">    7458 </span>            :  * rar_used_count - offset where to start adding mc addresses into the RAR's
<span class="lineNum">    7459 </span>            :  *
<span class="lineNum">    7460 </span>            :  * The given list replaces any existing list. Clears the last 15 receive
<span class="lineNum">    7461 </span>            :  * address registers and the multicast table. Uses receive address registers
<span class="lineNum">    7462 </span>            :  * for the first 15 multicast addresses, and hashes the rest into the
<span class="lineNum">    7463 </span>            :  * multicast table.
<a name="7464"><span class="lineNum">    7464 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    7465 </span>            : void
<span class="lineNum">    7466 </span><span class="lineNoCov">          0 : em_mc_addr_list_update(struct em_hw *hw, uint8_t *mc_addr_list,</span>
<span class="lineNum">    7467 </span>            :     uint32_t mc_addr_count, uint32_t pad, uint32_t rar_used_count)
<span class="lineNum">    7468 </span>            : {
<span class="lineNum">    7469 </span>            :         uint32_t hash_value;
<span class="lineNum">    7470 </span>            :         uint32_t i;
<span class="lineNum">    7471 </span>            :         uint32_t num_rar_entry;
<span class="lineNum">    7472 </span>            :         uint32_t num_mta_entry;
<span class="lineNum">    7473 </span>            :         DEBUGFUNC(&quot;em_mc_addr_list_update&quot;);
<span class="lineNum">    7474 </span>            :         /*
<span class="lineNum">    7475 </span>            :          * Set the new number of MC addresses that we are being requested to
<span class="lineNum">    7476 </span>            :          * use.
<span class="lineNum">    7477 </span>            :          */
<span class="lineNum">    7478 </span><span class="lineNoCov">          0 :         hw-&gt;num_mc_addrs = mc_addr_count;</span>
<span class="lineNum">    7479 </span>            : 
<span class="lineNum">    7480 </span>            :         /* Clear RAR[1-15] */
<span class="lineNum">    7481 </span>            :         DEBUGOUT(&quot; Clearing RAR[1-15]\n&quot;);
<span class="lineNum">    7482 </span>            :         num_rar_entry = E1000_RAR_ENTRIES;
<span class="lineNum">    7483 </span><span class="lineNoCov">          0 :         if (IS_ICH8(hw-&gt;mac_type))</span>
<span class="lineNum">    7484 </span><span class="lineNoCov">          0 :                 num_rar_entry = E1000_RAR_ENTRIES_ICH8LAN;</span>
<span class="lineNum">    7485 </span><span class="lineNoCov">          0 :         if (hw-&gt;mac_type == em_ich8lan)</span>
<span class="lineNum">    7486 </span><span class="lineNoCov">          0 :                 num_rar_entry -= 1;</span>
<span class="lineNum">    7487 </span>            :         /*
<span class="lineNum">    7488 </span>            :          * Reserve a spot for the Locally Administered Address to work around
<span class="lineNum">    7489 </span>            :          * an 82571 issue in which a reset on one port will reload the MAC on
<span class="lineNum">    7490 </span>            :          * the other port.
<span class="lineNum">    7491 </span>            :          */
<span class="lineNum">    7492 </span><span class="lineNoCov">          0 :         if ((hw-&gt;mac_type == em_82571) &amp;&amp; (hw-&gt;laa_is_present == TRUE))</span>
<span class="lineNum">    7493 </span><span class="lineNoCov">          0 :                 num_rar_entry -= 1;</span>
<span class="lineNum">    7494 </span>            : 
<span class="lineNum">    7495 </span><span class="lineNoCov">          0 :         for (i = rar_used_count; i &lt; num_rar_entry; i++) {</span>
<span class="lineNum">    7496 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG_ARRAY(hw, RA, (i &lt;&lt; 1), 0);</span>
<span class="lineNum">    7497 </span><span class="lineNoCov">          0 :                 E1000_WRITE_FLUSH(hw);</span>
<span class="lineNum">    7498 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG_ARRAY(hw, RA, ((i &lt;&lt; 1) + 1), 0);</span>
<span class="lineNum">    7499 </span><span class="lineNoCov">          0 :                 E1000_WRITE_FLUSH(hw);</span>
<span class="lineNum">    7500 </span>            :         }
<span class="lineNum">    7501 </span>            : 
<span class="lineNum">    7502 </span>            :         /* Clear the MTA */
<span class="lineNum">    7503 </span>            :         DEBUGOUT(&quot; Clearing MTA\n&quot;);
<span class="lineNum">    7504 </span>            :         num_mta_entry = E1000_NUM_MTA_REGISTERS;
<span class="lineNum">    7505 </span><span class="lineNoCov">          0 :         if (IS_ICH8(hw-&gt;mac_type))</span>
<span class="lineNum">    7506 </span><span class="lineNoCov">          0 :                 num_mta_entry = E1000_NUM_MTA_REGISTERS_ICH8LAN;</span>
<span class="lineNum">    7507 </span>            : 
<span class="lineNum">    7508 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; num_mta_entry; i++) {</span>
<span class="lineNum">    7509 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG_ARRAY(hw, MTA, i, 0);</span>
<span class="lineNum">    7510 </span><span class="lineNoCov">          0 :                 E1000_WRITE_FLUSH(hw);</span>
<span class="lineNum">    7511 </span>            :         }
<span class="lineNum">    7512 </span>            : 
<span class="lineNum">    7513 </span>            :         /* Add the new addresses */
<span class="lineNum">    7514 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; mc_addr_count; i++) {</span>
<span class="lineNum">    7515 </span>            :                 DEBUGOUT(&quot; Adding the multicast addresses:\n&quot;);
<span class="lineNum">    7516 </span>            :                 DEBUGOUT7(&quot; MC Addr #%d =%.2X %.2X %.2X %.2X %.2X %.2X\n&quot;, i,
<span class="lineNum">    7517 </span>            :                     mc_addr_list[i * (ETH_LENGTH_OF_ADDRESS + pad)],
<span class="lineNum">    7518 </span>            :                     mc_addr_list[i * (ETH_LENGTH_OF_ADDRESS + pad) + 1],
<span class="lineNum">    7519 </span>            :                     mc_addr_list[i * (ETH_LENGTH_OF_ADDRESS + pad) + 2],
<span class="lineNum">    7520 </span>            :                     mc_addr_list[i * (ETH_LENGTH_OF_ADDRESS + pad) + 3],
<span class="lineNum">    7521 </span>            :                     mc_addr_list[i * (ETH_LENGTH_OF_ADDRESS + pad) + 4],
<span class="lineNum">    7522 </span>            :                     mc_addr_list[i * (ETH_LENGTH_OF_ADDRESS + pad) + 5]);
<span class="lineNum">    7523 </span>            : 
<span class="lineNum">    7524 </span><span class="lineNoCov">          0 :                 hash_value = em_hash_mc_addr(hw, mc_addr_list +</span>
<span class="lineNum">    7525 </span><span class="lineNoCov">          0 :                     (i * (ETH_LENGTH_OF_ADDRESS + pad)));</span>
<span class="lineNum">    7526 </span>            : 
<span class="lineNum">    7527 </span>            :                 DEBUGOUT1(&quot; Hash value = 0x%03X\n&quot;, hash_value);
<span class="lineNum">    7528 </span>            :                 /*
<span class="lineNum">    7529 </span>            :                  * Place this multicast address in the RAR if there is room, *
<span class="lineNum">    7530 </span>            :                  * else put it in the MTA
<span class="lineNum">    7531 </span>            :                  */
<span class="lineNum">    7532 </span><span class="lineNoCov">          0 :                 if (rar_used_count &lt; num_rar_entry) {</span>
<span class="lineNum">    7533 </span><span class="lineNoCov">          0 :                         em_rar_set(hw, mc_addr_list + </span>
<span class="lineNum">    7534 </span>            :                             (i * (ETH_LENGTH_OF_ADDRESS + pad)),
<span class="lineNum">    7535 </span>            :                             rar_used_count);
<span class="lineNum">    7536 </span><span class="lineNoCov">          0 :                         rar_used_count++;</span>
<span class="lineNum">    7537 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    7538 </span><span class="lineNoCov">          0 :                         em_mta_set(hw, hash_value);</span>
<span class="lineNum">    7539 </span>            :                 }
<span class="lineNum">    7540 </span>            :         }
<span class="lineNum">    7541 </span>            :         DEBUGOUT(&quot;MC Update Complete\n&quot;);
<span class="lineNum">    7542 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    7543 </span>            : 
<span class="lineNum">    7544 </span>            : /******************************************************************************
<span class="lineNum">    7545 </span>            :  * Hashes an address to determine its location in the multicast table
<span class="lineNum">    7546 </span>            :  *
<span class="lineNum">    7547 </span>            :  * hw - Struct containing variables accessed by shared code
<span class="lineNum">    7548 </span>            :  * mc_addr - the multicast address to hash
<a name="7549"><span class="lineNum">    7549 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    7550 </span>            : uint32_t
<span class="lineNum">    7551 </span><span class="lineNoCov">          0 : em_hash_mc_addr(struct em_hw *hw, uint8_t *mc_addr)</span>
<span class="lineNum">    7552 </span>            : {
<span class="lineNum">    7553 </span>            :         uint32_t hash_value = 0;
<span class="lineNum">    7554 </span>            :         /*
<span class="lineNum">    7555 </span>            :          * The portion of the address that is used for the hash table is
<span class="lineNum">    7556 </span>            :          * determined by the mc_filter_type setting.
<span class="lineNum">    7557 </span>            :          */
<span class="lineNum">    7558 </span><span class="lineNoCov">          0 :         switch (hw-&gt;mc_filter_type) {</span>
<span class="lineNum">    7559 </span>            :                 /*
<span class="lineNum">    7560 </span>            :                  * [0] [1] [2] [3] [4] [5] 01  AA  00  12  34  56 LSB
<span class="lineNum">    7561 </span>            :                  * MSB
<span class="lineNum">    7562 </span>            :                  */
<span class="lineNum">    7563 </span>            :         case 0:
<span class="lineNum">    7564 </span><span class="lineNoCov">          0 :                 if (IS_ICH8(hw-&gt;mac_type)) {</span>
<span class="lineNum">    7565 </span>            :                         /* [47:38] i.e. 0x158 for above example address */
<span class="lineNum">    7566 </span><span class="lineNoCov">          0 :                         hash_value = ((mc_addr[4] &gt;&gt; 6) | </span>
<span class="lineNum">    7567 </span><span class="lineNoCov">          0 :                             (((uint16_t) mc_addr[5]) &lt;&lt; 2));</span>
<span class="lineNum">    7568 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    7569 </span>            :                         /* [47:36] i.e. 0x563 for above example address */
<span class="lineNum">    7570 </span><span class="lineNoCov">          0 :                         hash_value = ((mc_addr[4] &gt;&gt; 4) | </span>
<span class="lineNum">    7571 </span><span class="lineNoCov">          0 :                             (((uint16_t) mc_addr[5]) &lt;&lt; 4));</span>
<span class="lineNum">    7572 </span>            :                 }
<span class="lineNum">    7573 </span>            :                 break;
<span class="lineNum">    7574 </span>            :         case 1:
<span class="lineNum">    7575 </span><span class="lineNoCov">          0 :                 if (IS_ICH8(hw-&gt;mac_type)) {</span>
<span class="lineNum">    7576 </span>            :                         /* [46:37] i.e. 0x2B1 for above example address */
<span class="lineNum">    7577 </span><span class="lineNoCov">          0 :                         hash_value = ((mc_addr[4] &gt;&gt; 5) |</span>
<span class="lineNum">    7578 </span><span class="lineNoCov">          0 :                             (((uint16_t) mc_addr[5]) &lt;&lt; 3));</span>
<span class="lineNum">    7579 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    7580 </span>            :                         /* [46:35] i.e. 0xAC6 for above example address */
<span class="lineNum">    7581 </span><span class="lineNoCov">          0 :                         hash_value = ((mc_addr[4] &gt;&gt; 3) |</span>
<span class="lineNum">    7582 </span><span class="lineNoCov">          0 :                             (((uint16_t) mc_addr[5]) &lt;&lt; 5));</span>
<span class="lineNum">    7583 </span>            :                 }
<span class="lineNum">    7584 </span>            :                 break;
<span class="lineNum">    7585 </span>            :         case 2:
<span class="lineNum">    7586 </span><span class="lineNoCov">          0 :                 if (IS_ICH8(hw-&gt;mac_type)) {</span>
<span class="lineNum">    7587 </span>            :                         /* [45:36] i.e. 0x163 for above example address */
<span class="lineNum">    7588 </span><span class="lineNoCov">          0 :                         hash_value = ((mc_addr[4] &gt;&gt; 4) |</span>
<span class="lineNum">    7589 </span><span class="lineNoCov">          0 :                             (((uint16_t) mc_addr[5]) &lt;&lt; 4));</span>
<span class="lineNum">    7590 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    7591 </span>            :                         /* [45:34] i.e. 0x5D8 for above example address */
<span class="lineNum">    7592 </span><span class="lineNoCov">          0 :                         hash_value = ((mc_addr[4] &gt;&gt; 2) |</span>
<span class="lineNum">    7593 </span><span class="lineNoCov">          0 :                             (((uint16_t) mc_addr[5]) &lt;&lt; 6));</span>
<span class="lineNum">    7594 </span>            :                 }
<span class="lineNum">    7595 </span>            :                 break;
<span class="lineNum">    7596 </span>            :         case 3:
<span class="lineNum">    7597 </span><span class="lineNoCov">          0 :                 if (IS_ICH8(hw-&gt;mac_type)) {</span>
<span class="lineNum">    7598 </span>            :                         /* [43:34] i.e. 0x18D for above example address */
<span class="lineNum">    7599 </span><span class="lineNoCov">          0 :                         hash_value = ((mc_addr[4] &gt;&gt; 2) |</span>
<span class="lineNum">    7600 </span><span class="lineNoCov">          0 :                             (((uint16_t) mc_addr[5]) &lt;&lt; 6));</span>
<span class="lineNum">    7601 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    7602 </span>            :                         /* [43:32] i.e. 0x634 for above example address */
<span class="lineNum">    7603 </span><span class="lineNoCov">          0 :                         hash_value = ((mc_addr[4]) |</span>
<span class="lineNum">    7604 </span><span class="lineNoCov">          0 :                             (((uint16_t) mc_addr[5]) &lt;&lt; 8));</span>
<span class="lineNum">    7605 </span>            :                 }
<span class="lineNum">    7606 </span>            :                 break;
<span class="lineNum">    7607 </span>            :         }
<span class="lineNum">    7608 </span>            : 
<span class="lineNum">    7609 </span><span class="lineNoCov">          0 :         hash_value &amp;= 0xFFF;</span>
<span class="lineNum">    7610 </span><span class="lineNoCov">          0 :         if (IS_ICH8(hw-&gt;mac_type))</span>
<span class="lineNum">    7611 </span><span class="lineNoCov">          0 :                 hash_value &amp;= 0x3FF;</span>
<span class="lineNum">    7612 </span>            : 
<span class="lineNum">    7613 </span><span class="lineNoCov">          0 :         return hash_value;</span>
<span class="lineNum">    7614 </span>            : }
<span class="lineNum">    7615 </span>            : 
<span class="lineNum">    7616 </span>            : /******************************************************************************
<span class="lineNum">    7617 </span>            :  * Sets the bit in the multicast table corresponding to the hash value.
<span class="lineNum">    7618 </span>            :  *
<span class="lineNum">    7619 </span>            :  * hw - Struct containing variables accessed by shared code
<span class="lineNum">    7620 </span>            :  * hash_value - Multicast address hash value
<a name="7621"><span class="lineNum">    7621 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    7622 </span>            : void
<span class="lineNum">    7623 </span><span class="lineNoCov">          0 : em_mta_set(struct em_hw *hw, uint32_t hash_value)</span>
<span class="lineNum">    7624 </span>            : {
<span class="lineNum">    7625 </span>            :         uint32_t hash_bit, hash_reg;
<span class="lineNum">    7626 </span>            :         uint32_t mta;
<span class="lineNum">    7627 </span>            :         uint32_t temp;
<span class="lineNum">    7628 </span>            :         /*
<span class="lineNum">    7629 </span>            :          * The MTA is a register array of 128 32-bit registers. It is treated
<span class="lineNum">    7630 </span>            :          * like an array of 4096 bits.  We want to set bit
<span class="lineNum">    7631 </span>            :          * BitArray[hash_value]. So we figure out what register the bit is
<span class="lineNum">    7632 </span>            :          * in, read it, OR in the new bit, then write back the new value.
<span class="lineNum">    7633 </span>            :          * The register is determined by the upper 7 bits of the hash value
<span class="lineNum">    7634 </span>            :          * and the bit within that register are determined by the lower 5
<span class="lineNum">    7635 </span>            :          * bits of the value.
<span class="lineNum">    7636 </span>            :          */
<span class="lineNum">    7637 </span><span class="lineNoCov">          0 :         hash_reg = (hash_value &gt;&gt; 5) &amp; 0x7F;</span>
<span class="lineNum">    7638 </span><span class="lineNoCov">          0 :         if (IS_ICH8(hw-&gt;mac_type))</span>
<span class="lineNum">    7639 </span><span class="lineNoCov">          0 :                 hash_reg &amp;= 0x1F;</span>
<span class="lineNum">    7640 </span>            : 
<span class="lineNum">    7641 </span><span class="lineNoCov">          0 :         hash_bit = hash_value &amp; 0x1F;</span>
<span class="lineNum">    7642 </span>            : 
<span class="lineNum">    7643 </span><span class="lineNoCov">          0 :         mta = E1000_READ_REG_ARRAY(hw, MTA, hash_reg);</span>
<span class="lineNum">    7644 </span>            : 
<span class="lineNum">    7645 </span><span class="lineNoCov">          0 :         mta |= (1 &lt;&lt; hash_bit);</span>
<span class="lineNum">    7646 </span>            :         /*
<span class="lineNum">    7647 </span>            :          * If we are on an 82544 and we are trying to write an odd offset in
<span class="lineNum">    7648 </span>            :          * the MTA, save off the previous entry before writing and restore
<span class="lineNum">    7649 </span>            :          * the old value after writing.
<span class="lineNum">    7650 </span>            :          */
<span class="lineNum">    7651 </span><span class="lineNoCov">          0 :         if ((hw-&gt;mac_type == em_82544) &amp;&amp; ((hash_reg &amp; 0x1) == 1)) {</span>
<span class="lineNum">    7652 </span><span class="lineNoCov">          0 :                 temp = E1000_READ_REG_ARRAY(hw, MTA, (hash_reg - 1));</span>
<span class="lineNum">    7653 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG_ARRAY(hw, MTA, hash_reg, mta);</span>
<span class="lineNum">    7654 </span><span class="lineNoCov">          0 :                 E1000_WRITE_FLUSH(hw);</span>
<span class="lineNum">    7655 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG_ARRAY(hw, MTA, (hash_reg - 1), temp);</span>
<span class="lineNum">    7656 </span><span class="lineNoCov">          0 :                 E1000_WRITE_FLUSH(hw);</span>
<span class="lineNum">    7657 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    7658 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG_ARRAY(hw, MTA, hash_reg, mta);</span>
<span class="lineNum">    7659 </span><span class="lineNoCov">          0 :                 E1000_WRITE_FLUSH(hw);</span>
<span class="lineNum">    7660 </span>            :         }
<span class="lineNum">    7661 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    7662 </span>            : 
<span class="lineNum">    7663 </span>            : /******************************************************************************
<span class="lineNum">    7664 </span>            :  * Puts an ethernet address into a receive address register.
<span class="lineNum">    7665 </span>            :  *
<span class="lineNum">    7666 </span>            :  * hw - Struct containing variables accessed by shared code
<span class="lineNum">    7667 </span>            :  * addr - Address to put into receive address register
<span class="lineNum">    7668 </span>            :  * index - Receive address register to write
<a name="7669"><span class="lineNum">    7669 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    7670 </span>            : void
<span class="lineNum">    7671 </span><span class="lineNoCov">          0 : em_rar_set(struct em_hw *hw, uint8_t *addr, uint32_t index)</span>
<span class="lineNum">    7672 </span>            : {
<span class="lineNum">    7673 </span>            :         uint32_t rar_low, rar_high;
<span class="lineNum">    7674 </span>            :         /*
<span class="lineNum">    7675 </span>            :          * HW expects these in little endian so we reverse the byte order
<span class="lineNum">    7676 </span>            :          * from network order (big endian) to little endian
<span class="lineNum">    7677 </span>            :          */
<span class="lineNum">    7678 </span><span class="lineNoCov">          0 :         rar_low = ((uint32_t) addr[0] | ((uint32_t) addr[1] &lt;&lt; 8) |</span>
<span class="lineNum">    7679 </span><span class="lineNoCov">          0 :             ((uint32_t) addr[2] &lt;&lt; 16) | ((uint32_t) addr[3] &lt;&lt; 24));</span>
<span class="lineNum">    7680 </span><span class="lineNoCov">          0 :         rar_high = ((uint32_t) addr[4] | ((uint32_t) addr[5] &lt;&lt; 8));</span>
<span class="lineNum">    7681 </span>            :         /*
<span class="lineNum">    7682 </span>            :          * Disable Rx and flush all Rx frames before enabling RSS to avoid Rx
<span class="lineNum">    7683 </span>            :          * unit hang.
<span class="lineNum">    7684 </span>            :          *
<span class="lineNum">    7685 </span>            :          * Description: If there are any Rx frames queued up or otherwise
<span class="lineNum">    7686 </span>            :          * present in the HW before RSS is enabled, and then we enable RSS,
<span class="lineNum">    7687 </span>            :          * the HW Rx unit will hang.  To work around this issue, we have to
<span class="lineNum">    7688 </span>            :          * disable receives and flush out all Rx frames before we enable RSS.
<span class="lineNum">    7689 </span>            :          * To do so, we modify we redirect all Rx traffic to manageability
<span class="lineNum">    7690 </span>            :          * and then reset the HW. This flushes away Rx frames, and (since the
<span class="lineNum">    7691 </span>            :          * redirections to manageability persists across resets) keeps new
<span class="lineNum">    7692 </span>            :          * ones from coming in while we work.  Then, we clear the Address
<span class="lineNum">    7693 </span>            :          * Valid AV bit for all MAC addresses and undo the re-direction to
<span class="lineNum">    7694 </span>            :          * manageability. Now, frames are coming in again, but the MAC won't
<span class="lineNum">    7695 </span>            :          * accept them, so far so good.  We now proceed to initialize RSS (if
<span class="lineNum">    7696 </span>            :          * necessary) and configure the Rx unit.  Last, we re-enable the AV
<span class="lineNum">    7697 </span>            :          * bits and continue on our merry way.
<span class="lineNum">    7698 </span>            :          */
<span class="lineNum">    7699 </span><span class="lineNoCov">          0 :         switch (hw-&gt;mac_type) {</span>
<span class="lineNum">    7700 </span>            :         case em_82571:
<span class="lineNum">    7701 </span>            :         case em_82572:
<span class="lineNum">    7702 </span>            :         case em_80003es2lan:
<span class="lineNum">    7703 </span><span class="lineNoCov">          0 :                 if (hw-&gt;leave_av_bit_off == TRUE)</span>
<span class="lineNum">    7704 </span>            :                         break;
<span class="lineNum">    7705 </span>            :         default:
<span class="lineNum">    7706 </span>            :                 /* Indicate to hardware the Address is Valid. */
<span class="lineNum">    7707 </span><span class="lineNoCov">          0 :                 rar_high |= E1000_RAH_AV;</span>
<span class="lineNum">    7708 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    7709 </span>            :         }
<span class="lineNum">    7710 </span>            : 
<span class="lineNum">    7711 </span><span class="lineNoCov">          0 :         E1000_WRITE_REG_ARRAY(hw, RA, (index &lt;&lt; 1), rar_low);</span>
<span class="lineNum">    7712 </span><span class="lineNoCov">          0 :         E1000_WRITE_FLUSH(hw);</span>
<span class="lineNum">    7713 </span><span class="lineNoCov">          0 :         E1000_WRITE_REG_ARRAY(hw, RA, ((index &lt;&lt; 1) + 1), rar_high);</span>
<span class="lineNum">    7714 </span><span class="lineNoCov">          0 :         E1000_WRITE_FLUSH(hw);</span>
<span class="lineNum">    7715 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    7716 </span>            : 
<span class="lineNum">    7717 </span>            : /******************************************************************************
<span class="lineNum">    7718 </span>            :  * Clears the VLAN filer table
<span class="lineNum">    7719 </span>            :  *
<span class="lineNum">    7720 </span>            :  * hw - Struct containing variables accessed by shared code
<a name="7721"><span class="lineNum">    7721 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    7722 </span>            : STATIC void
<span class="lineNum">    7723 </span><span class="lineNoCov">          0 : em_clear_vfta(struct em_hw *hw)</span>
<span class="lineNum">    7724 </span>            : {
<span class="lineNum">    7725 </span>            :         uint32_t offset;
<span class="lineNum">    7726 </span>            :         uint32_t vfta_value = 0;
<span class="lineNum">    7727 </span>            :         uint32_t vfta_offset = 0;
<span class="lineNum">    7728 </span>            :         uint32_t vfta_bit_in_reg = 0;
<span class="lineNum">    7729 </span><span class="lineNoCov">          0 :         if (IS_ICH8(hw-&gt;mac_type))</span>
<span class="lineNum">    7730 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    7731 </span>            : 
<span class="lineNum">    7732 </span><span class="lineNoCov">          0 :         if ((hw-&gt;mac_type == em_82573) || (hw-&gt;mac_type == em_82574)) {</span>
<span class="lineNum">    7733 </span><span class="lineNoCov">          0 :                 if (hw-&gt;mng_cookie.vlan_id != 0) {</span>
<span class="lineNum">    7734 </span>            :                         /*
<span class="lineNum">    7735 </span>            :                          * The VFTA is a 4096b bit-field, each identifying a
<span class="lineNum">    7736 </span>            :                          * single VLAN ID.  The following operations
<span class="lineNum">    7737 </span>            :                          * determine which 32b entry (i.e. offset) into the
<span class="lineNum">    7738 </span>            :                          * array we want to set the VLAN ID (i.e. bit) of the
<span class="lineNum">    7739 </span>            :                          * manageability unit.
<span class="lineNum">    7740 </span>            :                          */
<span class="lineNum">    7741 </span><span class="lineNoCov">          0 :                         vfta_offset = (hw-&gt;mng_cookie.vlan_id &gt;&gt;</span>
<span class="lineNum">    7742 </span><span class="lineNoCov">          0 :                             E1000_VFTA_ENTRY_SHIFT) &amp; E1000_VFTA_ENTRY_MASK;</span>
<span class="lineNum">    7743 </span>            : 
<span class="lineNum">    7744 </span><span class="lineNoCov">          0 :                         vfta_bit_in_reg = 1 &lt;&lt; (hw-&gt;mng_cookie.vlan_id &amp;</span>
<span class="lineNum">    7745 </span>            :                             E1000_VFTA_ENTRY_BIT_SHIFT_MASK);
<span class="lineNum">    7746 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    7747 </span>            :         }
<span class="lineNum">    7748 </span><span class="lineNoCov">          0 :         for (offset = 0; offset &lt; E1000_VLAN_FILTER_TBL_SIZE; offset++) {</span>
<span class="lineNum">    7749 </span>            :                 /*
<span class="lineNum">    7750 </span>            :                  * If the offset we want to clear is the same offset of the
<span class="lineNum">    7751 </span>            :                  * manageability VLAN ID, then clear all bits except that of
<span class="lineNum">    7752 </span>            :                  * the manageability unit
<span class="lineNum">    7753 </span>            :                  */
<span class="lineNum">    7754 </span><span class="lineNoCov">          0 :                 vfta_value = (offset == vfta_offset) ? vfta_bit_in_reg : 0;</span>
<span class="lineNum">    7755 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG_ARRAY(hw, VFTA, offset, vfta_value);</span>
<span class="lineNum">    7756 </span><span class="lineNoCov">          0 :                 E1000_WRITE_FLUSH(hw);</span>
<span class="lineNum">    7757 </span>            :         }
<span class="lineNum">    7758 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    7759 </span>            : 
<span class="lineNum">    7760 </span>            : /*
<span class="lineNum">    7761 </span>            :  * Due to hw errata, if the host tries to configure the VFTA register
<span class="lineNum">    7762 </span>            :  * while performing queries from the BMC or DMA, then the VFTA in some
<span class="lineNum">    7763 </span>            :  * cases won't be written.
<a name="7764"><span class="lineNum">    7764 </span>            :  */</a>
<span class="lineNum">    7765 </span>            : void
<span class="lineNum">    7766 </span><span class="lineNoCov">          0 : em_clear_vfta_i350(struct em_hw *hw)</span>
<span class="lineNum">    7767 </span>            : {
<span class="lineNum">    7768 </span>            :         uint32_t offset;
<span class="lineNum">    7769 </span>            :         int i;
<span class="lineNum">    7770 </span>            :         
<span class="lineNum">    7771 </span><span class="lineNoCov">          0 :         for (offset = 0; offset &lt; E1000_VLAN_FILTER_TBL_SIZE; offset++) {</span>
<span class="lineNum">    7772 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; 10; i++)</span>
<span class="lineNum">    7773 </span><span class="lineNoCov">          0 :                         E1000_WRITE_REG_ARRAY(hw, VFTA, offset, 0);</span>
<span class="lineNum">    7774 </span><span class="lineNoCov">          0 :                 E1000_WRITE_FLUSH(hw);</span>
<span class="lineNum">    7775 </span>            :         }
<span class="lineNum">    7776 </span><span class="lineNoCov">          0 : }</span>
<a name="7777"><span class="lineNum">    7777 </span>            : </a>
<span class="lineNum">    7778 </span>            : STATIC int32_t
<span class="lineNum">    7779 </span><span class="lineNoCov">          0 : em_id_led_init(struct em_hw *hw)</span>
<span class="lineNum">    7780 </span>            : {
<span class="lineNum">    7781 </span>            :         uint32_t       ledctl;
<span class="lineNum">    7782 </span>            :         const uint32_t ledctl_mask = 0x000000FF;
<span class="lineNum">    7783 </span>            :         const uint32_t ledctl_on = E1000_LEDCTL_MODE_LED_ON;
<span class="lineNum">    7784 </span>            :         const uint32_t ledctl_off = E1000_LEDCTL_MODE_LED_OFF;
<span class="lineNum">    7785 </span><span class="lineNoCov">          0 :         uint16_t       eeprom_data, i, temp;</span>
<span class="lineNum">    7786 </span>            :         const uint16_t led_mask = 0x0F;
<span class="lineNum">    7787 </span>            :         DEBUGFUNC(&quot;em_id_led_init&quot;);
<span class="lineNum">    7788 </span>            : 
<span class="lineNum">    7789 </span><span class="lineNoCov">          0 :         if (hw-&gt;mac_type &lt; em_82540 || hw-&gt;mac_type == em_icp_xxxx) {</span>
<span class="lineNum">    7790 </span>            :                 /* Nothing to do */
<span class="lineNum">    7791 </span><span class="lineNoCov">          0 :                 return E1000_SUCCESS;</span>
<span class="lineNum">    7792 </span>            :         }
<span class="lineNum">    7793 </span><span class="lineNoCov">          0 :         ledctl = E1000_READ_REG(hw, LEDCTL);</span>
<span class="lineNum">    7794 </span><span class="lineNoCov">          0 :         hw-&gt;ledctl_default = ledctl;</span>
<span class="lineNum">    7795 </span><span class="lineNoCov">          0 :         hw-&gt;ledctl_mode1 = hw-&gt;ledctl_default;</span>
<span class="lineNum">    7796 </span><span class="lineNoCov">          0 :         hw-&gt;ledctl_mode2 = hw-&gt;ledctl_default;</span>
<span class="lineNum">    7797 </span>            : 
<span class="lineNum">    7798 </span><span class="lineNoCov">          0 :         if (em_read_eeprom(hw, EEPROM_ID_LED_SETTINGS, 1, &amp;eeprom_data) &lt; 0) {</span>
<span class="lineNum">    7799 </span>            :                 DEBUGOUT(&quot;EEPROM Read Error\n&quot;);
<span class="lineNum">    7800 </span><span class="lineNoCov">          0 :                 return -E1000_ERR_EEPROM;</span>
<span class="lineNum">    7801 </span>            :         }
<span class="lineNum">    7802 </span><span class="lineNoCov">          0 :         if ((hw-&gt;mac_type == em_82573) &amp;&amp;</span>
<span class="lineNum">    7803 </span><span class="lineNoCov">          0 :             (eeprom_data == ID_LED_RESERVED_82573))</span>
<span class="lineNum">    7804 </span><span class="lineNoCov">          0 :                 eeprom_data = ID_LED_DEFAULT_82573;</span>
<span class="lineNum">    7805 </span><span class="lineNoCov">          0 :         else if ((eeprom_data == ID_LED_RESERVED_0000) ||</span>
<span class="lineNum">    7806 </span><span class="lineNoCov">          0 :             (eeprom_data == ID_LED_RESERVED_FFFF)) {</span>
<span class="lineNum">    7807 </span><span class="lineNoCov">          0 :                 if (hw-&gt;mac_type == em_ich8lan ||</span>
<span class="lineNum">    7808 </span><span class="lineNoCov">          0 :                     hw-&gt;mac_type == em_ich9lan ||</span>
<span class="lineNum">    7809 </span><span class="lineNoCov">          0 :                     hw-&gt;mac_type == em_ich10lan) // XXX</span>
<span class="lineNum">    7810 </span><span class="lineNoCov">          0 :                         eeprom_data = ID_LED_DEFAULT_ICH8LAN;</span>
<span class="lineNum">    7811 </span>            :                 else
<span class="lineNum">    7812 </span><span class="lineNoCov">          0 :                         eeprom_data = ID_LED_DEFAULT;</span>
<span class="lineNum">    7813 </span>            :         }
<span class="lineNum">    7814 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; 4; i++) {</span>
<span class="lineNum">    7815 </span><span class="lineNoCov">          0 :                 temp = (eeprom_data &gt;&gt; (i &lt;&lt; 2)) &amp; led_mask;</span>
<span class="lineNum">    7816 </span><span class="lineNoCov">          0 :                 switch (temp) {</span>
<span class="lineNum">    7817 </span>            :                 case ID_LED_ON1_DEF2:
<span class="lineNum">    7818 </span>            :                 case ID_LED_ON1_ON2:
<span class="lineNum">    7819 </span>            :                 case ID_LED_ON1_OFF2:
<span class="lineNum">    7820 </span><span class="lineNoCov">          0 :                         hw-&gt;ledctl_mode1 &amp;= ~(ledctl_mask &lt;&lt; (i &lt;&lt; 3));</span>
<span class="lineNum">    7821 </span><span class="lineNoCov">          0 :                         hw-&gt;ledctl_mode1 |= ledctl_on &lt;&lt; (i &lt;&lt; 3);</span>
<span class="lineNum">    7822 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    7823 </span>            :                 case ID_LED_OFF1_DEF2:
<span class="lineNum">    7824 </span>            :                 case ID_LED_OFF1_ON2:
<span class="lineNum">    7825 </span>            :                 case ID_LED_OFF1_OFF2:
<span class="lineNum">    7826 </span><span class="lineNoCov">          0 :                         hw-&gt;ledctl_mode1 &amp;= ~(ledctl_mask &lt;&lt; (i &lt;&lt; 3));</span>
<span class="lineNum">    7827 </span><span class="lineNoCov">          0 :                         hw-&gt;ledctl_mode1 |= ledctl_off &lt;&lt; (i &lt;&lt; 3);</span>
<span class="lineNum">    7828 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    7829 </span>            :                 default:
<span class="lineNum">    7830 </span>            :                         /* Do nothing */
<span class="lineNum">    7831 </span>            :                         break;
<span class="lineNum">    7832 </span>            :                 }
<span class="lineNum">    7833 </span><span class="lineNoCov">          0 :                 switch (temp) {</span>
<span class="lineNum">    7834 </span>            :                 case ID_LED_DEF1_ON2:
<span class="lineNum">    7835 </span>            :                 case ID_LED_ON1_ON2:
<span class="lineNum">    7836 </span>            :                 case ID_LED_OFF1_ON2:
<span class="lineNum">    7837 </span><span class="lineNoCov">          0 :                         hw-&gt;ledctl_mode2 &amp;= ~(ledctl_mask &lt;&lt; (i &lt;&lt; 3));</span>
<span class="lineNum">    7838 </span><span class="lineNoCov">          0 :                         hw-&gt;ledctl_mode2 |= ledctl_on &lt;&lt; (i &lt;&lt; 3);</span>
<span class="lineNum">    7839 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    7840 </span>            :                 case ID_LED_DEF1_OFF2:
<span class="lineNum">    7841 </span>            :                 case ID_LED_ON1_OFF2:
<span class="lineNum">    7842 </span>            :                 case ID_LED_OFF1_OFF2:
<span class="lineNum">    7843 </span><span class="lineNoCov">          0 :                         hw-&gt;ledctl_mode2 &amp;= ~(ledctl_mask &lt;&lt; (i &lt;&lt; 3));</span>
<span class="lineNum">    7844 </span><span class="lineNoCov">          0 :                         hw-&gt;ledctl_mode2 |= ledctl_off &lt;&lt; (i &lt;&lt; 3);</span>
<span class="lineNum">    7845 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    7846 </span>            :                 default:
<span class="lineNum">    7847 </span>            :                         /* Do nothing */
<span class="lineNum">    7848 </span>            :                         break;
<span class="lineNum">    7849 </span>            :                 }
<span class="lineNum">    7850 </span>            :         }
<span class="lineNum">    7851 </span><span class="lineNoCov">          0 :         return E1000_SUCCESS;</span>
<span class="lineNum">    7852 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    7853 </span>            : 
<span class="lineNum">    7854 </span>            : /******************************************************************************
<span class="lineNum">    7855 </span>            :  * Clears all hardware statistics counters.
<span class="lineNum">    7856 </span>            :  *
<span class="lineNum">    7857 </span>            :  * hw - Struct containing variables accessed by shared code
<a name="7858"><span class="lineNum">    7858 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    7859 </span>            : void
<span class="lineNum">    7860 </span><span class="lineNoCov">          0 : em_clear_hw_cntrs(struct em_hw *hw)</span>
<span class="lineNum">    7861 </span>            : {
<span class="lineNum">    7862 </span><span class="lineNoCov">          0 :         volatile uint32_t temp;</span>
<span class="lineNum">    7863 </span><span class="lineNoCov">          0 :         temp = E1000_READ_REG(hw, CRCERRS);</span>
<span class="lineNum">    7864 </span><span class="lineNoCov">          0 :         temp = E1000_READ_REG(hw, SYMERRS);</span>
<span class="lineNum">    7865 </span><span class="lineNoCov">          0 :         temp = E1000_READ_REG(hw, MPC);</span>
<span class="lineNum">    7866 </span><span class="lineNoCov">          0 :         temp = E1000_READ_REG(hw, SCC);</span>
<span class="lineNum">    7867 </span><span class="lineNoCov">          0 :         temp = E1000_READ_REG(hw, ECOL);</span>
<span class="lineNum">    7868 </span><span class="lineNoCov">          0 :         temp = E1000_READ_REG(hw, MCC);</span>
<span class="lineNum">    7869 </span><span class="lineNoCov">          0 :         temp = E1000_READ_REG(hw, LATECOL);</span>
<span class="lineNum">    7870 </span><span class="lineNoCov">          0 :         temp = E1000_READ_REG(hw, COLC);</span>
<span class="lineNum">    7871 </span><span class="lineNoCov">          0 :         temp = E1000_READ_REG(hw, DC);</span>
<span class="lineNum">    7872 </span><span class="lineNoCov">          0 :         temp = E1000_READ_REG(hw, SEC);</span>
<span class="lineNum">    7873 </span><span class="lineNoCov">          0 :         temp = E1000_READ_REG(hw, RLEC);</span>
<span class="lineNum">    7874 </span><span class="lineNoCov">          0 :         temp = E1000_READ_REG(hw, XONRXC);</span>
<span class="lineNum">    7875 </span><span class="lineNoCov">          0 :         temp = E1000_READ_REG(hw, XONTXC);</span>
<span class="lineNum">    7876 </span><span class="lineNoCov">          0 :         temp = E1000_READ_REG(hw, XOFFRXC);</span>
<span class="lineNum">    7877 </span><span class="lineNoCov">          0 :         temp = E1000_READ_REG(hw, XOFFTXC);</span>
<span class="lineNum">    7878 </span><span class="lineNoCov">          0 :         temp = E1000_READ_REG(hw, FCRUC);</span>
<span class="lineNum">    7879 </span>            : 
<span class="lineNum">    7880 </span><span class="lineNoCov">          0 :         if (!IS_ICH8(hw-&gt;mac_type)) {</span>
<span class="lineNum">    7881 </span><span class="lineNoCov">          0 :                 temp = E1000_READ_REG(hw, PRC64);</span>
<span class="lineNum">    7882 </span><span class="lineNoCov">          0 :                 temp = E1000_READ_REG(hw, PRC127);</span>
<span class="lineNum">    7883 </span><span class="lineNoCov">          0 :                 temp = E1000_READ_REG(hw, PRC255);</span>
<span class="lineNum">    7884 </span><span class="lineNoCov">          0 :                 temp = E1000_READ_REG(hw, PRC511);</span>
<span class="lineNum">    7885 </span><span class="lineNoCov">          0 :                 temp = E1000_READ_REG(hw, PRC1023);</span>
<span class="lineNum">    7886 </span><span class="lineNoCov">          0 :                 temp = E1000_READ_REG(hw, PRC1522);</span>
<span class="lineNum">    7887 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    7888 </span><span class="lineNoCov">          0 :         temp = E1000_READ_REG(hw, GPRC);</span>
<span class="lineNum">    7889 </span><span class="lineNoCov">          0 :         temp = E1000_READ_REG(hw, BPRC);</span>
<span class="lineNum">    7890 </span><span class="lineNoCov">          0 :         temp = E1000_READ_REG(hw, MPRC);</span>
<span class="lineNum">    7891 </span><span class="lineNoCov">          0 :         temp = E1000_READ_REG(hw, GPTC);</span>
<span class="lineNum">    7892 </span><span class="lineNoCov">          0 :         temp = E1000_READ_REG(hw, GORCL);</span>
<span class="lineNum">    7893 </span><span class="lineNoCov">          0 :         temp = E1000_READ_REG(hw, GORCH);</span>
<span class="lineNum">    7894 </span><span class="lineNoCov">          0 :         temp = E1000_READ_REG(hw, GOTCL);</span>
<span class="lineNum">    7895 </span><span class="lineNoCov">          0 :         temp = E1000_READ_REG(hw, GOTCH);</span>
<span class="lineNum">    7896 </span><span class="lineNoCov">          0 :         temp = E1000_READ_REG(hw, RNBC);</span>
<span class="lineNum">    7897 </span><span class="lineNoCov">          0 :         temp = E1000_READ_REG(hw, RUC);</span>
<span class="lineNum">    7898 </span><span class="lineNoCov">          0 :         temp = E1000_READ_REG(hw, RFC);</span>
<span class="lineNum">    7899 </span><span class="lineNoCov">          0 :         temp = E1000_READ_REG(hw, ROC);</span>
<span class="lineNum">    7900 </span><span class="lineNoCov">          0 :         temp = E1000_READ_REG(hw, RJC);</span>
<span class="lineNum">    7901 </span><span class="lineNoCov">          0 :         temp = E1000_READ_REG(hw, TORL);</span>
<span class="lineNum">    7902 </span><span class="lineNoCov">          0 :         temp = E1000_READ_REG(hw, TORH);</span>
<span class="lineNum">    7903 </span><span class="lineNoCov">          0 :         temp = E1000_READ_REG(hw, TOTL);</span>
<span class="lineNum">    7904 </span><span class="lineNoCov">          0 :         temp = E1000_READ_REG(hw, TOTH);</span>
<span class="lineNum">    7905 </span><span class="lineNoCov">          0 :         temp = E1000_READ_REG(hw, TPR);</span>
<span class="lineNum">    7906 </span><span class="lineNoCov">          0 :         temp = E1000_READ_REG(hw, TPT);</span>
<span class="lineNum">    7907 </span>            : 
<span class="lineNum">    7908 </span><span class="lineNoCov">          0 :         if (!IS_ICH8(hw-&gt;mac_type)) {</span>
<span class="lineNum">    7909 </span><span class="lineNoCov">          0 :                 temp = E1000_READ_REG(hw, PTC64);</span>
<span class="lineNum">    7910 </span><span class="lineNoCov">          0 :                 temp = E1000_READ_REG(hw, PTC127);</span>
<span class="lineNum">    7911 </span><span class="lineNoCov">          0 :                 temp = E1000_READ_REG(hw, PTC255);</span>
<span class="lineNum">    7912 </span><span class="lineNoCov">          0 :                 temp = E1000_READ_REG(hw, PTC511);</span>
<span class="lineNum">    7913 </span><span class="lineNoCov">          0 :                 temp = E1000_READ_REG(hw, PTC1023);</span>
<span class="lineNum">    7914 </span><span class="lineNoCov">          0 :                 temp = E1000_READ_REG(hw, PTC1522);</span>
<span class="lineNum">    7915 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    7916 </span><span class="lineNoCov">          0 :         temp = E1000_READ_REG(hw, MPTC);</span>
<span class="lineNum">    7917 </span><span class="lineNoCov">          0 :         temp = E1000_READ_REG(hw, BPTC);</span>
<span class="lineNum">    7918 </span>            : 
<span class="lineNum">    7919 </span><span class="lineNoCov">          0 :         if (hw-&gt;mac_type &lt; em_82543)</span>
<span class="lineNum">    7920 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    7921 </span>            : 
<span class="lineNum">    7922 </span><span class="lineNoCov">          0 :         temp = E1000_READ_REG(hw, ALGNERRC);</span>
<span class="lineNum">    7923 </span><span class="lineNoCov">          0 :         temp = E1000_READ_REG(hw, RXERRC);</span>
<span class="lineNum">    7924 </span><span class="lineNoCov">          0 :         temp = E1000_READ_REG(hw, TNCRS);</span>
<span class="lineNum">    7925 </span><span class="lineNoCov">          0 :         temp = E1000_READ_REG(hw, CEXTERR);</span>
<span class="lineNum">    7926 </span><span class="lineNoCov">          0 :         temp = E1000_READ_REG(hw, TSCTC);</span>
<span class="lineNum">    7927 </span><span class="lineNoCov">          0 :         temp = E1000_READ_REG(hw, TSCTFC);</span>
<span class="lineNum">    7928 </span>            : 
<span class="lineNum">    7929 </span><span class="lineNoCov">          0 :         if (hw-&gt;mac_type &lt;= em_82544</span>
<span class="lineNum">    7930 </span><span class="lineNoCov">          0 :             || hw-&gt;mac_type == em_icp_xxxx)</span>
<span class="lineNum">    7931 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    7932 </span>            : 
<span class="lineNum">    7933 </span><span class="lineNoCov">          0 :         temp = E1000_READ_REG(hw, MGTPRC);</span>
<span class="lineNum">    7934 </span><span class="lineNoCov">          0 :         temp = E1000_READ_REG(hw, MGTPDC);</span>
<span class="lineNum">    7935 </span><span class="lineNoCov">          0 :         temp = E1000_READ_REG(hw, MGTPTC);</span>
<span class="lineNum">    7936 </span>            : 
<span class="lineNum">    7937 </span><span class="lineNoCov">          0 :         if (hw-&gt;mac_type &lt;= em_82547_rev_2)</span>
<span class="lineNum">    7938 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    7939 </span>            : 
<span class="lineNum">    7940 </span><span class="lineNoCov">          0 :         temp = E1000_READ_REG(hw, IAC);</span>
<span class="lineNum">    7941 </span><span class="lineNoCov">          0 :         temp = E1000_READ_REG(hw, ICRXOC);</span>
<span class="lineNum">    7942 </span>            : 
<span class="lineNum">    7943 </span><span class="lineNoCov">          0 :         if (hw-&gt;phy_type == em_phy_82577 ||</span>
<span class="lineNum">    7944 </span><span class="lineNoCov">          0 :             hw-&gt;phy_type == em_phy_82578 ||</span>
<span class="lineNum">    7945 </span><span class="lineNoCov">          0 :             hw-&gt;phy_type == em_phy_82579 ||</span>
<span class="lineNum">    7946 </span><span class="lineNoCov">          0 :             hw-&gt;phy_type == em_phy_i217) {</span>
<span class="lineNum">    7947 </span><span class="lineNoCov">          0 :                 uint16_t phy_data;</span>
<span class="lineNum">    7948 </span>            : 
<span class="lineNum">    7949 </span><span class="lineNoCov">          0 :                 em_read_phy_reg(hw, HV_SCC_UPPER, &amp;phy_data);</span>
<span class="lineNum">    7950 </span><span class="lineNoCov">          0 :                 em_read_phy_reg(hw, HV_SCC_LOWER, &amp;phy_data);</span>
<span class="lineNum">    7951 </span><span class="lineNoCov">          0 :                 em_read_phy_reg(hw, HV_ECOL_UPPER, &amp;phy_data);</span>
<span class="lineNum">    7952 </span><span class="lineNoCov">          0 :                 em_read_phy_reg(hw, HV_ECOL_LOWER, &amp;phy_data);</span>
<span class="lineNum">    7953 </span><span class="lineNoCov">          0 :                 em_read_phy_reg(hw, HV_MCC_UPPER, &amp;phy_data);</span>
<span class="lineNum">    7954 </span><span class="lineNoCov">          0 :                 em_read_phy_reg(hw, HV_MCC_LOWER, &amp;phy_data);</span>
<span class="lineNum">    7955 </span><span class="lineNoCov">          0 :                 em_read_phy_reg(hw, HV_LATECOL_UPPER, &amp;phy_data);</span>
<span class="lineNum">    7956 </span><span class="lineNoCov">          0 :                 em_read_phy_reg(hw, HV_LATECOL_LOWER, &amp;phy_data);</span>
<span class="lineNum">    7957 </span><span class="lineNoCov">          0 :                 em_read_phy_reg(hw, HV_COLC_UPPER, &amp;phy_data);</span>
<span class="lineNum">    7958 </span><span class="lineNoCov">          0 :                 em_read_phy_reg(hw, HV_COLC_LOWER, &amp;phy_data);</span>
<span class="lineNum">    7959 </span><span class="lineNoCov">          0 :                 em_read_phy_reg(hw, HV_DC_UPPER, &amp;phy_data);</span>
<span class="lineNum">    7960 </span><span class="lineNoCov">          0 :                 em_read_phy_reg(hw, HV_DC_LOWER, &amp;phy_data);</span>
<span class="lineNum">    7961 </span><span class="lineNoCov">          0 :                 em_read_phy_reg(hw, HV_TNCRS_UPPER, &amp;phy_data);</span>
<span class="lineNum">    7962 </span><span class="lineNoCov">          0 :                 em_read_phy_reg(hw, HV_TNCRS_LOWER, &amp;phy_data);</span>
<span class="lineNum">    7963 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    7964 </span>            : 
<span class="lineNum">    7965 </span><span class="lineNoCov">          0 :         if (hw-&gt;mac_type == em_ich8lan ||</span>
<span class="lineNum">    7966 </span><span class="lineNoCov">          0 :             hw-&gt;mac_type == em_ich9lan ||</span>
<span class="lineNum">    7967 </span><span class="lineNoCov">          0 :             hw-&gt;mac_type == em_ich10lan ||</span>
<span class="lineNum">    7968 </span><span class="lineNoCov">          0 :             hw-&gt;mac_type == em_pchlan ||</span>
<span class="lineNum">    7969 </span><span class="lineNoCov">          0 :             (hw-&gt;mac_type != em_pch2lan &amp;&amp; hw-&gt;mac_type != em_pch_lpt &amp;&amp;</span>
<span class="lineNum">    7970 </span><span class="lineNoCov">          0 :              hw-&gt;mac_type != em_pch_spt &amp;&amp; hw-&gt;mac_type != em_pch_cnp))</span>
<span class="lineNum">    7971 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    7972 </span>            : 
<span class="lineNum">    7973 </span><span class="lineNoCov">          0 :         temp = E1000_READ_REG(hw, ICRXPTC);</span>
<span class="lineNum">    7974 </span><span class="lineNoCov">          0 :         temp = E1000_READ_REG(hw, ICRXATC);</span>
<span class="lineNum">    7975 </span><span class="lineNoCov">          0 :         temp = E1000_READ_REG(hw, ICTXPTC);</span>
<span class="lineNum">    7976 </span><span class="lineNoCov">          0 :         temp = E1000_READ_REG(hw, ICTXATC);</span>
<span class="lineNum">    7977 </span><span class="lineNoCov">          0 :         temp = E1000_READ_REG(hw, ICTXQEC);</span>
<span class="lineNum">    7978 </span><span class="lineNoCov">          0 :         temp = E1000_READ_REG(hw, ICTXQMTC);</span>
<span class="lineNum">    7979 </span><span class="lineNoCov">          0 :         temp = E1000_READ_REG(hw, ICRXDMTC);</span>
<span class="lineNum">    7980 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    7981 </span>            : 
<span class="lineNum">    7982 </span>            : #ifndef SMALL_KERNEL
<span class="lineNum">    7983 </span>            : /******************************************************************************
<span class="lineNum">    7984 </span>            :  * Adjusts the statistic counters when a frame is accepted by TBI_ACCEPT
<span class="lineNum">    7985 </span>            :  *
<span class="lineNum">    7986 </span>            :  * hw - Struct containing variables accessed by shared code
<span class="lineNum">    7987 </span>            :  * frame_len - The length of the frame in question
<span class="lineNum">    7988 </span>            :  * mac_addr - The Ethernet destination address of the frame in question
<a name="7989"><span class="lineNum">    7989 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    7990 </span>            : void
<span class="lineNum">    7991 </span><span class="lineNoCov">          0 : em_tbi_adjust_stats(struct em_hw *hw, struct em_hw_stats *stats,</span>
<span class="lineNum">    7992 </span>            :     uint32_t frame_len, uint8_t *mac_addr)
<span class="lineNum">    7993 </span>            : {
<span class="lineNum">    7994 </span>            :         uint64_t carry_bit;
<span class="lineNum">    7995 </span>            :         /* First adjust the frame length. */
<span class="lineNum">    7996 </span><span class="lineNoCov">          0 :         frame_len--;</span>
<span class="lineNum">    7997 </span>            :         /*
<span class="lineNum">    7998 </span>            :          * We need to adjust the statistics counters, since the hardware
<span class="lineNum">    7999 </span>            :          * counters overcount this packet as a CRC error and undercount the
<span class="lineNum">    8000 </span>            :          * packet as a good packet
<span class="lineNum">    8001 </span>            :          */
<span class="lineNum">    8002 </span>            :         /* This packet should not be counted as a CRC error.    */
<span class="lineNum">    8003 </span><span class="lineNoCov">          0 :         stats-&gt;crcerrs--;</span>
<span class="lineNum">    8004 </span>            :         /* This packet does count as a Good Packet Received.    */
<span class="lineNum">    8005 </span><span class="lineNoCov">          0 :         stats-&gt;gprc++;</span>
<span class="lineNum">    8006 </span>            : 
<span class="lineNum">    8007 </span>            :         /* Adjust the Good Octets received counters             */
<span class="lineNum">    8008 </span><span class="lineNoCov">          0 :         carry_bit = 0x80000000 &amp; stats-&gt;gorcl;</span>
<span class="lineNum">    8009 </span><span class="lineNoCov">          0 :         stats-&gt;gorcl += frame_len;</span>
<span class="lineNum">    8010 </span>            :         /*
<span class="lineNum">    8011 </span>            :          * If the high bit of Gorcl (the low 32 bits of the Good Octets
<span class="lineNum">    8012 </span>            :          * Received Count) was one before the addition, AND it is zero after,
<span class="lineNum">    8013 </span>            :          * then we lost the carry out, need to add one to Gorch (Good Octets
<span class="lineNum">    8014 </span>            :          * Received Count High). This could be simplified if all environments
<span class="lineNum">    8015 </span>            :          * supported 64-bit integers.
<span class="lineNum">    8016 </span>            :          */
<span class="lineNum">    8017 </span><span class="lineNoCov">          0 :         if (carry_bit &amp;&amp; ((stats-&gt;gorcl &amp; 0x80000000) == 0))</span>
<span class="lineNum">    8018 </span><span class="lineNoCov">          0 :                 stats-&gt;gorch++;</span>
<span class="lineNum">    8019 </span>            :         /*
<span class="lineNum">    8020 </span>            :          * Is this a broadcast or multicast?  Check broadcast first, since
<span class="lineNum">    8021 </span>            :          * the test for a multicast frame will test positive on a broadcast
<span class="lineNum">    8022 </span>            :          * frame.
<span class="lineNum">    8023 </span>            :          */
<span class="lineNum">    8024 </span><span class="lineNoCov">          0 :         if ((mac_addr[0] == (uint8_t) 0xff) &amp;&amp; (mac_addr[1] == (uint8_t) 0xff))</span>
<span class="lineNum">    8025 </span>            :                 /* Broadcast packet */
<span class="lineNum">    8026 </span><span class="lineNoCov">          0 :                 stats-&gt;bprc++;</span>
<span class="lineNum">    8027 </span><span class="lineNoCov">          0 :         else if (*mac_addr &amp; 0x01)</span>
<span class="lineNum">    8028 </span>            :                 /* Multicast packet */
<span class="lineNum">    8029 </span><span class="lineNoCov">          0 :                 stats-&gt;mprc++;</span>
<span class="lineNum">    8030 </span>            : 
<span class="lineNum">    8031 </span><span class="lineNoCov">          0 :         if (frame_len == hw-&gt;max_frame_size) {</span>
<span class="lineNum">    8032 </span>            :                 /*
<span class="lineNum">    8033 </span>            :                  * In this case, the hardware has overcounted the number of
<span class="lineNum">    8034 </span>            :                  * oversize frames.
<span class="lineNum">    8035 </span>            :                  */
<span class="lineNum">    8036 </span><span class="lineNoCov">          0 :                 if (stats-&gt;roc &gt; 0)</span>
<span class="lineNum">    8037 </span><span class="lineNoCov">          0 :                         stats-&gt;roc--;</span>
<span class="lineNum">    8038 </span>            :         }
<span class="lineNum">    8039 </span>            :         /*
<span class="lineNum">    8040 </span>            :          * Adjust the bin counters when the extra byte put the frame in the
<span class="lineNum">    8041 </span>            :          * wrong bin. Remember that the frame_len was adjusted above.
<span class="lineNum">    8042 </span>            :          */
<span class="lineNum">    8043 </span><span class="lineNoCov">          0 :         if (frame_len == 64) {</span>
<span class="lineNum">    8044 </span><span class="lineNoCov">          0 :                 stats-&gt;prc64++;</span>
<span class="lineNum">    8045 </span><span class="lineNoCov">          0 :                 stats-&gt;prc127--;</span>
<span class="lineNum">    8046 </span><span class="lineNoCov">          0 :         } else if (frame_len == 127) {</span>
<span class="lineNum">    8047 </span><span class="lineNoCov">          0 :                 stats-&gt;prc127++;</span>
<span class="lineNum">    8048 </span><span class="lineNoCov">          0 :                 stats-&gt;prc255--;</span>
<span class="lineNum">    8049 </span><span class="lineNoCov">          0 :         } else if (frame_len == 255) {</span>
<span class="lineNum">    8050 </span><span class="lineNoCov">          0 :                 stats-&gt;prc255++;</span>
<span class="lineNum">    8051 </span><span class="lineNoCov">          0 :                 stats-&gt;prc511--;</span>
<span class="lineNum">    8052 </span><span class="lineNoCov">          0 :         } else if (frame_len == 511) {</span>
<span class="lineNum">    8053 </span><span class="lineNoCov">          0 :                 stats-&gt;prc511++;</span>
<span class="lineNum">    8054 </span><span class="lineNoCov">          0 :                 stats-&gt;prc1023--;</span>
<span class="lineNum">    8055 </span><span class="lineNoCov">          0 :         } else if (frame_len == 1023) {</span>
<span class="lineNum">    8056 </span><span class="lineNoCov">          0 :                 stats-&gt;prc1023++;</span>
<span class="lineNum">    8057 </span><span class="lineNoCov">          0 :                 stats-&gt;prc1522--;</span>
<span class="lineNum">    8058 </span><span class="lineNoCov">          0 :         } else if (frame_len == 1522) {</span>
<span class="lineNum">    8059 </span><span class="lineNoCov">          0 :                 stats-&gt;prc1522++;</span>
<span class="lineNum">    8060 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    8061 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    8062 </span>            : #endif  /* !SMALL_KERNEL */
<span class="lineNum">    8063 </span>            : 
<span class="lineNum">    8064 </span>            : /******************************************************************************
<span class="lineNum">    8065 </span>            :  * Gets the current PCI bus type, speed, and width of the hardware
<span class="lineNum">    8066 </span>            :  *
<span class="lineNum">    8067 </span>            :  * hw - Struct containing variables accessed by shared code
<a name="8068"><span class="lineNum">    8068 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    8069 </span>            : void
<span class="lineNum">    8070 </span><span class="lineNoCov">          0 : em_get_bus_info(struct em_hw *hw)</span>
<span class="lineNum">    8071 </span>            : {
<span class="lineNum">    8072 </span>            :         int32_t  ret_val;
<span class="lineNum">    8073 </span><span class="lineNoCov">          0 :         uint16_t pci_ex_link_status;</span>
<span class="lineNum">    8074 </span>            :         uint32_t status;
<span class="lineNum">    8075 </span><span class="lineNoCov">          0 :         switch (hw-&gt;mac_type) {</span>
<span class="lineNum">    8076 </span>            :         case em_82542_rev2_0:
<span class="lineNum">    8077 </span>            :         case em_82542_rev2_1:
<span class="lineNum">    8078 </span><span class="lineNoCov">          0 :                 hw-&gt;bus_type = em_bus_type_unknown;</span>
<span class="lineNum">    8079 </span><span class="lineNoCov">          0 :                 hw-&gt;bus_speed = em_bus_speed_unknown;</span>
<span class="lineNum">    8080 </span><span class="lineNoCov">          0 :                 hw-&gt;bus_width = em_bus_width_unknown;</span>
<span class="lineNum">    8081 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    8082 </span>            :         case em_icp_xxxx:
<span class="lineNum">    8083 </span><span class="lineNoCov">          0 :                 hw-&gt;bus_type = em_bus_type_cpp;</span>
<span class="lineNum">    8084 </span><span class="lineNoCov">          0 :                 hw-&gt;bus_speed = em_bus_speed_unknown;</span>
<span class="lineNum">    8085 </span><span class="lineNoCov">          0 :                 hw-&gt;bus_width = em_bus_width_unknown;</span>
<span class="lineNum">    8086 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    8087 </span>            :         case em_82571:
<span class="lineNum">    8088 </span>            :         case em_82572:
<span class="lineNum">    8089 </span>            :         case em_82573:
<span class="lineNum">    8090 </span>            :         case em_82574:
<span class="lineNum">    8091 </span>            :         case em_82575:
<span class="lineNum">    8092 </span>            :         case em_82580:
<span class="lineNum">    8093 </span>            :         case em_80003es2lan:
<span class="lineNum">    8094 </span>            :         case em_i210:
<span class="lineNum">    8095 </span>            :         case em_i350:
<span class="lineNum">    8096 </span><span class="lineNoCov">          0 :                 hw-&gt;bus_type = em_bus_type_pci_express;</span>
<span class="lineNum">    8097 </span><span class="lineNoCov">          0 :                 hw-&gt;bus_speed = em_bus_speed_2500;</span>
<span class="lineNum">    8098 </span><span class="lineNoCov">          0 :                 ret_val = em_read_pcie_cap_reg(hw, PCI_EX_LINK_STATUS,</span>
<span class="lineNum">    8099 </span>            :                     &amp;pci_ex_link_status);
<span class="lineNum">    8100 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    8101 </span><span class="lineNoCov">          0 :                         hw-&gt;bus_width = em_bus_width_unknown;</span>
<span class="lineNum">    8102 </span>            :                 else
<span class="lineNum">    8103 </span><span class="lineNoCov">          0 :                         hw-&gt;bus_width = (pci_ex_link_status &amp; </span>
<span class="lineNum">    8104 </span><span class="lineNoCov">          0 :                             PCI_EX_LINK_WIDTH_MASK) &gt;&gt; PCI_EX_LINK_WIDTH_SHIFT;</span>
<span class="lineNum">    8105 </span>            :                 break;
<span class="lineNum">    8106 </span>            :         case em_ich8lan:
<span class="lineNum">    8107 </span>            :         case em_ich9lan:
<span class="lineNum">    8108 </span>            :         case em_ich10lan:
<span class="lineNum">    8109 </span>            :         case em_pchlan:
<span class="lineNum">    8110 </span>            :         case em_pch2lan:
<span class="lineNum">    8111 </span>            :         case em_pch_lpt:
<span class="lineNum">    8112 </span>            :         case em_pch_spt:
<span class="lineNum">    8113 </span>            :         case em_pch_cnp:
<span class="lineNum">    8114 </span><span class="lineNoCov">          0 :                 hw-&gt;bus_type = em_bus_type_pci_express;</span>
<span class="lineNum">    8115 </span><span class="lineNoCov">          0 :                 hw-&gt;bus_speed = em_bus_speed_2500;</span>
<span class="lineNum">    8116 </span><span class="lineNoCov">          0 :                 hw-&gt;bus_width = em_bus_width_pciex_1;</span>
<span class="lineNum">    8117 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    8118 </span>            :         default:
<span class="lineNum">    8119 </span><span class="lineNoCov">          0 :                 status = E1000_READ_REG(hw, STATUS);</span>
<span class="lineNum">    8120 </span><span class="lineNoCov">          0 :                 hw-&gt;bus_type = (status &amp; E1000_STATUS_PCIX_MODE) ?</span>
<span class="lineNum">    8121 </span>            :                     em_bus_type_pcix : em_bus_type_pci;
<span class="lineNum">    8122 </span>            : 
<span class="lineNum">    8123 </span><span class="lineNoCov">          0 :                 if (hw-&gt;device_id == E1000_DEV_ID_82546EB_QUAD_COPPER) {</span>
<span class="lineNum">    8124 </span><span class="lineNoCov">          0 :                         hw-&gt;bus_speed = (hw-&gt;bus_type == em_bus_type_pci) ?</span>
<span class="lineNum">    8125 </span>            :                             em_bus_speed_66 : em_bus_speed_120;
<span class="lineNum">    8126 </span><span class="lineNoCov">          0 :                 } else if (hw-&gt;bus_type == em_bus_type_pci) {</span>
<span class="lineNum">    8127 </span><span class="lineNoCov">          0 :                         hw-&gt;bus_speed = (status &amp; E1000_STATUS_PCI66) ?</span>
<span class="lineNum">    8128 </span>            :                             em_bus_speed_66 : em_bus_speed_33;
<span class="lineNum">    8129 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    8130 </span><span class="lineNoCov">          0 :                         switch (status &amp; E1000_STATUS_PCIX_SPEED) {</span>
<span class="lineNum">    8131 </span>            :                         case E1000_STATUS_PCIX_SPEED_66:
<span class="lineNum">    8132 </span><span class="lineNoCov">          0 :                                 hw-&gt;bus_speed = em_bus_speed_66;</span>
<span class="lineNum">    8133 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    8134 </span>            :                         case E1000_STATUS_PCIX_SPEED_100:
<span class="lineNum">    8135 </span><span class="lineNoCov">          0 :                                 hw-&gt;bus_speed = em_bus_speed_100;</span>
<span class="lineNum">    8136 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    8137 </span>            :                         case E1000_STATUS_PCIX_SPEED_133:
<span class="lineNum">    8138 </span><span class="lineNoCov">          0 :                                 hw-&gt;bus_speed = em_bus_speed_133;</span>
<span class="lineNum">    8139 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    8140 </span>            :                         default:
<span class="lineNum">    8141 </span><span class="lineNoCov">          0 :                                 hw-&gt;bus_speed = em_bus_speed_reserved;</span>
<span class="lineNum">    8142 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    8143 </span>            :                         }
<span class="lineNum">    8144 </span>            :                 }
<span class="lineNum">    8145 </span><span class="lineNoCov">          0 :                 hw-&gt;bus_width = (status &amp; E1000_STATUS_BUS64) ?</span>
<span class="lineNum">    8146 </span>            :                     em_bus_width_64 : em_bus_width_32;
<span class="lineNum">    8147 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    8148 </span>            :         }
<span class="lineNum">    8149 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    8150 </span>            : 
<span class="lineNum">    8151 </span>            : /******************************************************************************
<span class="lineNum">    8152 </span>            :  * Writes a value to one of the devices registers using port I/O (as opposed to
<span class="lineNum">    8153 </span>            :  * memory mapped I/O). Only 82544 and newer devices support port I/O.
<span class="lineNum">    8154 </span>            :  *
<span class="lineNum">    8155 </span>            :  * hw - Struct containing variables accessed by shared code
<span class="lineNum">    8156 </span>            :  * offset - offset to write to
<span class="lineNum">    8157 </span>            :  * value - value to write
<a name="8158"><span class="lineNum">    8158 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    8159 </span>            : STATIC void
<span class="lineNum">    8160 </span><span class="lineNoCov">          0 : em_write_reg_io(struct em_hw *hw, uint32_t offset, uint32_t value)</span>
<span class="lineNum">    8161 </span>            : {
<span class="lineNum">    8162 </span><span class="lineNoCov">          0 :         unsigned long io_addr = hw-&gt;io_base;</span>
<span class="lineNum">    8163 </span><span class="lineNoCov">          0 :         unsigned long io_data = hw-&gt;io_base + 4;</span>
<span class="lineNum">    8164 </span><span class="lineNoCov">          0 :         em_io_write(hw, io_addr, offset);</span>
<span class="lineNum">    8165 </span><span class="lineNoCov">          0 :         em_io_write(hw, io_data, value);</span>
<span class="lineNum">    8166 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    8167 </span>            : 
<span class="lineNum">    8168 </span>            : /******************************************************************************
<span class="lineNum">    8169 </span>            :  * Estimates the cable length.
<span class="lineNum">    8170 </span>            :  *
<span class="lineNum">    8171 </span>            :  * hw - Struct containing variables accessed by shared code
<span class="lineNum">    8172 </span>            :  * min_length - The estimated minimum length
<span class="lineNum">    8173 </span>            :  * max_length - The estimated maximum length
<span class="lineNum">    8174 </span>            :  *
<span class="lineNum">    8175 </span>            :  * returns: - E1000_ERR_XXX
<span class="lineNum">    8176 </span>            :  *            E1000_SUCCESS
<span class="lineNum">    8177 </span>            :  *
<span class="lineNum">    8178 </span>            :  * This function always returns a ranged length (minimum &amp; maximum).
<span class="lineNum">    8179 </span>            :  * So for M88 phy's, this function interprets the one value returned from the
<span class="lineNum">    8180 </span>            :  * register to the minimum and maximum range.
<span class="lineNum">    8181 </span>            :  * For IGP phy's, the function calculates the range by the AGC registers.
<a name="8182"><span class="lineNum">    8182 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    8183 </span>            : STATIC int32_t
<span class="lineNum">    8184 </span><span class="lineNoCov">          0 : em_get_cable_length(struct em_hw *hw, uint16_t *min_length,</span>
<span class="lineNum">    8185 </span>            :     uint16_t *max_length)
<span class="lineNum">    8186 </span>            : {
<span class="lineNum">    8187 </span>            :         int32_t  ret_val;
<span class="lineNum">    8188 </span>            :         uint16_t agc_value = 0;
<span class="lineNum">    8189 </span><span class="lineNoCov">          0 :         uint16_t i, phy_data;</span>
<span class="lineNum">    8190 </span>            :         uint16_t cable_length;
<span class="lineNum">    8191 </span>            :         DEBUGFUNC(&quot;em_get_cable_length&quot;);
<span class="lineNum">    8192 </span>            : 
<span class="lineNum">    8193 </span><span class="lineNoCov">          0 :         *min_length = *max_length = 0;</span>
<span class="lineNum">    8194 </span>            : 
<span class="lineNum">    8195 </span>            :         /* Use old method for Phy older than IGP */
<span class="lineNum">    8196 </span><span class="lineNoCov">          0 :         if (hw-&gt;phy_type == em_phy_m88 ||</span>
<span class="lineNum">    8197 </span><span class="lineNoCov">          0 :             hw-&gt;phy_type == em_phy_oem ||</span>
<span class="lineNum">    8198 </span><span class="lineNoCov">          0 :             hw-&gt;phy_type == em_phy_82578) {</span>
<span class="lineNum">    8199 </span>            : 
<span class="lineNum">    8200 </span><span class="lineNoCov">          0 :                 ret_val = em_read_phy_reg(hw, M88E1000_PHY_SPEC_STATUS,</span>
<span class="lineNum">    8201 </span>            :                     &amp;phy_data);
<span class="lineNum">    8202 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    8203 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    8204 </span><span class="lineNoCov">          0 :                 cable_length = (phy_data &amp; M88E1000_PSSR_CABLE_LENGTH) &gt;&gt;</span>
<span class="lineNum">    8205 </span>            :                     M88E1000_PSSR_CABLE_LENGTH_SHIFT;
<span class="lineNum">    8206 </span>            : 
<span class="lineNum">    8207 </span>            :                 /* Convert the enum value to ranged values */
<span class="lineNum">    8208 </span><span class="lineNoCov">          0 :                 switch (cable_length) {</span>
<span class="lineNum">    8209 </span>            :                 case em_cable_length_50:
<span class="lineNum">    8210 </span><span class="lineNoCov">          0 :                         *min_length = 0;</span>
<span class="lineNum">    8211 </span><span class="lineNoCov">          0 :                         *max_length = em_igp_cable_length_50;</span>
<span class="lineNum">    8212 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    8213 </span>            :                 case em_cable_length_50_80:
<span class="lineNum">    8214 </span><span class="lineNoCov">          0 :                         *min_length = em_igp_cable_length_50;</span>
<span class="lineNum">    8215 </span><span class="lineNoCov">          0 :                         *max_length = em_igp_cable_length_80;</span>
<span class="lineNum">    8216 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    8217 </span>            :                 case em_cable_length_80_110:
<span class="lineNum">    8218 </span><span class="lineNoCov">          0 :                         *min_length = em_igp_cable_length_80;</span>
<span class="lineNum">    8219 </span><span class="lineNoCov">          0 :                         *max_length = em_igp_cable_length_110;</span>
<span class="lineNum">    8220 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    8221 </span>            :                 case em_cable_length_110_140:
<span class="lineNum">    8222 </span><span class="lineNoCov">          0 :                         *min_length = em_igp_cable_length_110;</span>
<span class="lineNum">    8223 </span><span class="lineNoCov">          0 :                         *max_length = em_igp_cable_length_140;</span>
<span class="lineNum">    8224 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    8225 </span>            :                 case em_cable_length_140:
<span class="lineNum">    8226 </span><span class="lineNoCov">          0 :                         *min_length = em_igp_cable_length_140;</span>
<span class="lineNum">    8227 </span><span class="lineNoCov">          0 :                         *max_length = em_igp_cable_length_170;</span>
<span class="lineNum">    8228 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    8229 </span>            :                 default:
<span class="lineNum">    8230 </span><span class="lineNoCov">          0 :                         return -E1000_ERR_PHY;</span>
<span class="lineNum">    8231 </span>            :                         break;
<span class="lineNum">    8232 </span>            :                 }
<span class="lineNum">    8233 </span><span class="lineNoCov">          0 :         } else if (hw-&gt;phy_type == em_phy_rtl8211) {</span>
<span class="lineNum">    8234 </span>            :                 /* no cable length info on RTL8211, fake */
<span class="lineNum">    8235 </span><span class="lineNoCov">          0 :                 *min_length = 0;</span>
<span class="lineNum">    8236 </span><span class="lineNoCov">          0 :                 *max_length = em_igp_cable_length_50;</span>
<span class="lineNum">    8237 </span><span class="lineNoCov">          0 :         } else if (hw-&gt;phy_type == em_phy_gg82563) {</span>
<span class="lineNum">    8238 </span><span class="lineNoCov">          0 :                 ret_val = em_read_phy_reg(hw, GG82563_PHY_DSP_DISTANCE,</span>
<span class="lineNum">    8239 </span>            :                     &amp;phy_data);
<span class="lineNum">    8240 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    8241 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    8242 </span><span class="lineNoCov">          0 :                 cable_length = phy_data &amp; GG82563_DSPD_CABLE_LENGTH;</span>
<span class="lineNum">    8243 </span>            : 
<span class="lineNum">    8244 </span><span class="lineNoCov">          0 :                 switch (cable_length) {</span>
<span class="lineNum">    8245 </span>            :                 case em_gg_cable_length_60:
<span class="lineNum">    8246 </span><span class="lineNoCov">          0 :                         *min_length = 0;</span>
<span class="lineNum">    8247 </span><span class="lineNoCov">          0 :                         *max_length = em_igp_cable_length_60;</span>
<span class="lineNum">    8248 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    8249 </span>            :                 case em_gg_cable_length_60_115:
<span class="lineNum">    8250 </span><span class="lineNoCov">          0 :                         *min_length = em_igp_cable_length_60;</span>
<span class="lineNum">    8251 </span><span class="lineNoCov">          0 :                         *max_length = em_igp_cable_length_115;</span>
<span class="lineNum">    8252 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    8253 </span>            :                 case em_gg_cable_length_115_150:
<span class="lineNum">    8254 </span><span class="lineNoCov">          0 :                         *min_length = em_igp_cable_length_115;</span>
<span class="lineNum">    8255 </span><span class="lineNoCov">          0 :                         *max_length = em_igp_cable_length_150;</span>
<span class="lineNum">    8256 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    8257 </span>            :                 case em_gg_cable_length_150:
<span class="lineNum">    8258 </span><span class="lineNoCov">          0 :                         *min_length = em_igp_cable_length_150;</span>
<span class="lineNum">    8259 </span><span class="lineNoCov">          0 :                         *max_length = em_igp_cable_length_180;</span>
<span class="lineNum">    8260 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    8261 </span>            :                 default:
<span class="lineNum">    8262 </span><span class="lineNoCov">          0 :                         return -E1000_ERR_PHY;</span>
<span class="lineNum">    8263 </span>            :                         break;
<span class="lineNum">    8264 </span>            :                 }
<span class="lineNum">    8265 </span><span class="lineNoCov">          0 :         } else if (hw-&gt;phy_type == em_phy_igp) {     /* For IGP PHY */</span>
<span class="lineNum">    8266 </span>            :                 uint16_t        cur_agc_value;
<span class="lineNum">    8267 </span>            :                 uint16_t        min_agc_value = 
<span class="lineNum">    8268 </span>            :                     IGP01E1000_AGC_LENGTH_TABLE_SIZE;
<span class="lineNum">    8269 </span><span class="lineNoCov">          0 :                 uint16_t        agc_reg_array[IGP01E1000_PHY_CHANNEL_NUM] =</span>
<span class="lineNum">    8270 </span>            :                     {IGP01E1000_PHY_AGC_A, IGP01E1000_PHY_AGC_B,
<span class="lineNum">    8271 </span>            :                     IGP01E1000_PHY_AGC_C, IGP01E1000_PHY_AGC_D};
<span class="lineNum">    8272 </span>            : 
<span class="lineNum">    8273 </span>            :                 /* Read the AGC registers for all channels */
<span class="lineNum">    8274 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; IGP01E1000_PHY_CHANNEL_NUM; i++) {</span>
<span class="lineNum">    8275 </span><span class="lineNoCov">          0 :                         ret_val = em_read_phy_reg(hw, agc_reg_array[i], </span>
<span class="lineNum">    8276 </span>            :                             &amp;phy_data);
<span class="lineNum">    8277 </span><span class="lineNoCov">          0 :                         if (ret_val)</span>
<span class="lineNum">    8278 </span><span class="lineNoCov">          0 :                                 return ret_val;</span>
<span class="lineNum">    8279 </span>            : 
<span class="lineNum">    8280 </span><span class="lineNoCov">          0 :                         cur_agc_value = phy_data &gt;&gt;</span>
<span class="lineNum">    8281 </span>            :                             IGP01E1000_AGC_LENGTH_SHIFT;
<span class="lineNum">    8282 </span>            : 
<span class="lineNum">    8283 </span>            :                         /* Value bound check. */
<span class="lineNum">    8284 </span><span class="lineNoCov">          0 :                         if ((cur_agc_value &gt;= </span>
<span class="lineNum">    8285 </span><span class="lineNoCov">          0 :                             IGP01E1000_AGC_LENGTH_TABLE_SIZE - 1) ||</span>
<span class="lineNum">    8286 </span><span class="lineNoCov">          0 :                             (cur_agc_value == 0))</span>
<span class="lineNum">    8287 </span><span class="lineNoCov">          0 :                                 return -E1000_ERR_PHY;</span>
<span class="lineNum">    8288 </span>            : 
<span class="lineNum">    8289 </span><span class="lineNoCov">          0 :                         agc_value += cur_agc_value;</span>
<span class="lineNum">    8290 </span>            : 
<span class="lineNum">    8291 </span>            :                         /* Update minimal AGC value. */
<span class="lineNum">    8292 </span><span class="lineNoCov">          0 :                         if (min_agc_value &gt; cur_agc_value)</span>
<span class="lineNum">    8293 </span><span class="lineNoCov">          0 :                                 min_agc_value = cur_agc_value;</span>
<span class="lineNum">    8294 </span>            :                 }
<span class="lineNum">    8295 </span>            : 
<span class="lineNum">    8296 </span>            :                 /* Remove the minimal AGC result for length &lt; 50m */
<span class="lineNum">    8297 </span><span class="lineNoCov">          0 :                 if (agc_value &lt; IGP01E1000_PHY_CHANNEL_NUM * </span>
<span class="lineNum">    8298 </span>            :                     em_igp_cable_length_50) {
<span class="lineNum">    8299 </span><span class="lineNoCov">          0 :                         agc_value -= min_agc_value;</span>
<span class="lineNum">    8300 </span>            : 
<span class="lineNum">    8301 </span>            :                         /*
<span class="lineNum">    8302 </span>            :                          * Get the average length of the remaining 3 channels
<span class="lineNum">    8303 </span>            :                          */
<span class="lineNum">    8304 </span><span class="lineNoCov">          0 :                         agc_value /= (IGP01E1000_PHY_CHANNEL_NUM - 1);</span>
<span class="lineNum">    8305 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    8306 </span>            :                         /* Get the average length of all the 4 channels. */
<span class="lineNum">    8307 </span><span class="lineNoCov">          0 :                         agc_value /= IGP01E1000_PHY_CHANNEL_NUM;</span>
<span class="lineNum">    8308 </span>            :                 }
<span class="lineNum">    8309 </span>            : 
<span class="lineNum">    8310 </span>            :                 /* Set the range of the calculated length. */
<span class="lineNum">    8311 </span><span class="lineNoCov">          0 :                 *min_length = ((em_igp_cable_length_table[agc_value] -</span>
<span class="lineNum">    8312 </span><span class="lineNoCov">          0 :                     IGP01E1000_AGC_RANGE) &gt; 0) ?</span>
<span class="lineNum">    8313 </span>            :                     (em_igp_cable_length_table[agc_value] -
<span class="lineNum">    8314 </span>            :                     IGP01E1000_AGC_RANGE) : 0;
<span class="lineNum">    8315 </span><span class="lineNoCov">          0 :                 *max_length = em_igp_cable_length_table[agc_value] +</span>
<span class="lineNum">    8316 </span>            :                     IGP01E1000_AGC_RANGE;
<span class="lineNum">    8317 </span><span class="lineNoCov">          0 :         } else if (hw-&gt;phy_type == em_phy_igp_2 ||</span>
<span class="lineNum">    8318 </span><span class="lineNoCov">          0 :             hw-&gt;phy_type == em_phy_igp_3) {</span>
<span class="lineNum">    8319 </span>            :                 uint16_t cur_agc_index, max_agc_index = 0;
<span class="lineNum">    8320 </span>            :                 uint16_t min_agc_index = IGP02E1000_AGC_LENGTH_TABLE_SIZE - 1;
<span class="lineNum">    8321 </span><span class="lineNoCov">          0 :                 uint16_t agc_reg_array[IGP02E1000_PHY_CHANNEL_NUM] =</span>
<span class="lineNum">    8322 </span>            :                     {IGP02E1000_PHY_AGC_A, IGP02E1000_PHY_AGC_B,
<span class="lineNum">    8323 </span>            :                     IGP02E1000_PHY_AGC_C, IGP02E1000_PHY_AGC_D};
<span class="lineNum">    8324 </span>            :                 /* Read the AGC registers for all channels */
<span class="lineNum">    8325 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; IGP02E1000_PHY_CHANNEL_NUM; i++) {</span>
<span class="lineNum">    8326 </span><span class="lineNoCov">          0 :                         ret_val = em_read_phy_reg(hw, agc_reg_array[i],</span>
<span class="lineNum">    8327 </span>            :                             &amp;phy_data);
<span class="lineNum">    8328 </span><span class="lineNoCov">          0 :                         if (ret_val)</span>
<span class="lineNum">    8329 </span><span class="lineNoCov">          0 :                                 return ret_val;</span>
<span class="lineNum">    8330 </span>            :                         /*
<span class="lineNum">    8331 </span>            :                          * Getting bits 15:9, which represent the combination
<span class="lineNum">    8332 </span>            :                          * of course and fine gain values.  The result is a
<span class="lineNum">    8333 </span>            :                          * number that can be put into the lookup table to
<span class="lineNum">    8334 </span>            :                          * obtain the approximate cable length.
<span class="lineNum">    8335 </span>            :                          */
<span class="lineNum">    8336 </span><span class="lineNoCov">          0 :                         cur_agc_index = (phy_data &gt;&gt;</span>
<span class="lineNum">    8337 </span><span class="lineNoCov">          0 :                             IGP02E1000_AGC_LENGTH_SHIFT) &amp;</span>
<span class="lineNum">    8338 </span>            :                             IGP02E1000_AGC_LENGTH_MASK;
<span class="lineNum">    8339 </span>            : 
<span class="lineNum">    8340 </span>            :                         /* Array index bound check. */
<span class="lineNum">    8341 </span><span class="lineNoCov">          0 :                         if ((cur_agc_index &gt;= IGP02E1000_AGC_LENGTH_TABLE_SIZE)</span>
<span class="lineNum">    8342 </span><span class="lineNoCov">          0 :                             || (cur_agc_index == 0))</span>
<span class="lineNum">    8343 </span><span class="lineNoCov">          0 :                                 return -E1000_ERR_PHY;</span>
<span class="lineNum">    8344 </span>            : 
<span class="lineNum">    8345 </span>            :                         /* Remove min &amp; max AGC values from calculation. */
<span class="lineNum">    8346 </span><span class="lineNoCov">          0 :                         if (em_igp_2_cable_length_table[min_agc_index] &gt;</span>
<span class="lineNum">    8347 </span><span class="lineNoCov">          0 :                             em_igp_2_cable_length_table[cur_agc_index])</span>
<span class="lineNum">    8348 </span><span class="lineNoCov">          0 :                                 min_agc_index = cur_agc_index;</span>
<span class="lineNum">    8349 </span><span class="lineNoCov">          0 :                         if (em_igp_2_cable_length_table[max_agc_index] &lt;</span>
<span class="lineNum">    8350 </span><span class="lineNoCov">          0 :                             em_igp_2_cable_length_table[cur_agc_index])</span>
<span class="lineNum">    8351 </span><span class="lineNoCov">          0 :                                 max_agc_index = cur_agc_index;</span>
<span class="lineNum">    8352 </span>            : 
<span class="lineNum">    8353 </span><span class="lineNoCov">          0 :                         agc_value += em_igp_2_cable_length_table</span>
<span class="lineNum">    8354 </span>            :                             [cur_agc_index];
<span class="lineNum">    8355 </span>            :                 }
<span class="lineNum">    8356 </span>            : 
<span class="lineNum">    8357 </span><span class="lineNoCov">          0 :                 agc_value -= (em_igp_2_cable_length_table[min_agc_index] +</span>
<span class="lineNum">    8358 </span><span class="lineNoCov">          0 :                     em_igp_2_cable_length_table[max_agc_index]);</span>
<span class="lineNum">    8359 </span><span class="lineNoCov">          0 :                 agc_value /= (IGP02E1000_PHY_CHANNEL_NUM - 2);</span>
<span class="lineNum">    8360 </span>            :                 /*
<span class="lineNum">    8361 </span>            :                  * Calculate cable length with the error range of +/- 10
<span class="lineNum">    8362 </span>            :                  * meters.
<span class="lineNum">    8363 </span>            :                  */
<span class="lineNum">    8364 </span><span class="lineNoCov">          0 :                 *min_length = ((agc_value - IGP02E1000_AGC_RANGE) &gt; 0) ?</span>
<span class="lineNum">    8365 </span>            :                     (agc_value - IGP02E1000_AGC_RANGE) : 0;
<span class="lineNum">    8366 </span><span class="lineNoCov">          0 :                 *max_length = agc_value + IGP02E1000_AGC_RANGE;</span>
<span class="lineNum">    8367 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    8368 </span><span class="lineNoCov">          0 :         return E1000_SUCCESS;</span>
<span class="lineNum">    8369 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    8370 </span>            : 
<span class="lineNum">    8371 </span>            : /******************************************************************************
<span class="lineNum">    8372 </span>            :  * Check if Downshift occured
<span class="lineNum">    8373 </span>            :  *
<span class="lineNum">    8374 </span>            :  * hw - Struct containing variables accessed by shared code
<span class="lineNum">    8375 </span>            :  * downshift - output parameter : 0 - No Downshift ocured.
<span class="lineNum">    8376 </span>            :  *                                1 - Downshift ocured.
<span class="lineNum">    8377 </span>            :  *
<span class="lineNum">    8378 </span>            :  * returns: - E1000_ERR_XXX
<span class="lineNum">    8379 </span>            :  *            E1000_SUCCESS
<span class="lineNum">    8380 </span>            :  *
<span class="lineNum">    8381 </span>            :  * For phy's older then IGP, this function reads the Downshift bit in the Phy
<span class="lineNum">    8382 </span>            :  * Specific Status register.  For IGP phy's, it reads the Downgrade bit in the
<span class="lineNum">    8383 </span>            :  * Link Health register.  In IGP this bit is latched high, so the driver must
<span class="lineNum">    8384 </span>            :  * read it immediately after link is established.
<a name="8385"><span class="lineNum">    8385 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    8386 </span>            : STATIC int32_t
<span class="lineNum">    8387 </span><span class="lineNoCov">          0 : em_check_downshift(struct em_hw *hw)</span>
<span class="lineNum">    8388 </span>            : {
<span class="lineNum">    8389 </span>            :         int32_t  ret_val;
<span class="lineNum">    8390 </span><span class="lineNoCov">          0 :         uint16_t phy_data;</span>
<span class="lineNum">    8391 </span>            :         DEBUGFUNC(&quot;em_check_downshift&quot;);
<span class="lineNum">    8392 </span>            : 
<span class="lineNum">    8393 </span><span class="lineNoCov">          0 :         if (hw-&gt;phy_type == em_phy_igp ||</span>
<span class="lineNum">    8394 </span><span class="lineNoCov">          0 :             hw-&gt;phy_type == em_phy_igp_3 ||</span>
<span class="lineNum">    8395 </span><span class="lineNoCov">          0 :             hw-&gt;phy_type == em_phy_igp_2) {</span>
<span class="lineNum">    8396 </span><span class="lineNoCov">          0 :                 ret_val = em_read_phy_reg(hw, IGP01E1000_PHY_LINK_HEALTH,</span>
<span class="lineNum">    8397 </span>            :                     &amp;phy_data);
<span class="lineNum">    8398 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    8399 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    8400 </span>            : 
<span class="lineNum">    8401 </span><span class="lineNoCov">          0 :                 hw-&gt;speed_downgraded = (phy_data &amp;</span>
<span class="lineNum">    8402 </span>            :                     IGP01E1000_PLHR_SS_DOWNGRADE) ? 1 : 0;
<span class="lineNum">    8403 </span><span class="lineNoCov">          0 :         } else if ((hw-&gt;phy_type == em_phy_m88) ||</span>
<span class="lineNum">    8404 </span><span class="lineNoCov">          0 :             (hw-&gt;phy_type == em_phy_gg82563) ||</span>
<span class="lineNum">    8405 </span><span class="lineNoCov">          0 :             (hw-&gt;phy_type == em_phy_oem) ||</span>
<span class="lineNum">    8406 </span><span class="lineNoCov">          0 :             (hw-&gt;phy_type == em_phy_82578)) {</span>
<span class="lineNum">    8407 </span><span class="lineNoCov">          0 :                 ret_val = em_read_phy_reg(hw, M88E1000_PHY_SPEC_STATUS,</span>
<span class="lineNum">    8408 </span>            :                     &amp;phy_data);
<span class="lineNum">    8409 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    8410 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    8411 </span>            : 
<span class="lineNum">    8412 </span><span class="lineNoCov">          0 :                 hw-&gt;speed_downgraded = (phy_data &amp; M88E1000_PSSR_DOWNSHIFT) &gt;&gt;</span>
<span class="lineNum">    8413 </span>            :                     M88E1000_PSSR_DOWNSHIFT_SHIFT;
<span class="lineNum">    8414 </span><span class="lineNoCov">          0 :         } else if (hw-&gt;phy_type == em_phy_ife) {</span>
<span class="lineNum">    8415 </span>            :                 /* em_phy_ife supports 10/100 speed only */
<span class="lineNum">    8416 </span><span class="lineNoCov">          0 :                 hw-&gt;speed_downgraded = FALSE;</span>
<span class="lineNum">    8417 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    8418 </span><span class="lineNoCov">          0 :         return E1000_SUCCESS;</span>
<span class="lineNum">    8419 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    8420 </span>            : 
<span class="lineNum">    8421 </span>            : /*****************************************************************************
<span class="lineNum">    8422 </span>            :  *
<span class="lineNum">    8423 </span>            :  * 82541_rev_2 &amp; 82547_rev_2 have the capability to configure the DSP when a
<span class="lineNum">    8424 </span>            :  * gigabit link is achieved to improve link quality.
<span class="lineNum">    8425 </span>            :  *
<span class="lineNum">    8426 </span>            :  * hw: Struct containing variables accessed by shared code
<span class="lineNum">    8427 </span>            :  *
<span class="lineNum">    8428 </span>            :  * returns: - E1000_ERR_PHY if fail to read/write the PHY
<span class="lineNum">    8429 </span>            :  *            E1000_SUCCESS at any other case.
<span class="lineNum">    8430 </span>            :  *
<a name="8431"><span class="lineNum">    8431 </span>            :  ****************************************************************************/</a>
<span class="lineNum">    8432 </span>            : STATIC int32_t
<span class="lineNum">    8433 </span><span class="lineNoCov">          0 : em_config_dsp_after_link_change(struct em_hw *hw, boolean_t link_up)</span>
<span class="lineNum">    8434 </span>            : {
<span class="lineNum">    8435 </span>            :         int32_t  ret_val;
<span class="lineNum">    8436 </span><span class="lineNoCov">          0 :         uint16_t phy_data, phy_saved_data, speed, duplex, i;</span>
<span class="lineNum">    8437 </span><span class="lineNoCov">          0 :         uint16_t dsp_reg_array[IGP01E1000_PHY_CHANNEL_NUM] =</span>
<span class="lineNum">    8438 </span>            :             {IGP01E1000_PHY_AGC_PARAM_A, IGP01E1000_PHY_AGC_PARAM_B,
<span class="lineNum">    8439 </span>            :             IGP01E1000_PHY_AGC_PARAM_C, IGP01E1000_PHY_AGC_PARAM_D};
<span class="lineNum">    8440 </span><span class="lineNoCov">          0 :         uint16_t min_length, max_length;</span>
<span class="lineNum">    8441 </span>            :         DEBUGFUNC(&quot;em_config_dsp_after_link_change&quot;);
<span class="lineNum">    8442 </span>            : 
<span class="lineNum">    8443 </span><span class="lineNoCov">          0 :         if (hw-&gt;phy_type != em_phy_igp)</span>
<span class="lineNum">    8444 </span><span class="lineNoCov">          0 :                 return E1000_SUCCESS;</span>
<span class="lineNum">    8445 </span>            : 
<span class="lineNum">    8446 </span><span class="lineNoCov">          0 :         if (link_up) {</span>
<span class="lineNum">    8447 </span><span class="lineNoCov">          0 :                 ret_val = em_get_speed_and_duplex(hw, &amp;speed, &amp;duplex);</span>
<span class="lineNum">    8448 </span><span class="lineNoCov">          0 :                 if (ret_val) {</span>
<span class="lineNum">    8449 </span>            :                         DEBUGOUT(&quot;Error getting link speed and duplex\n&quot;);
<span class="lineNum">    8450 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    8451 </span>            :                 }
<span class="lineNum">    8452 </span><span class="lineNoCov">          0 :                 if (speed == SPEED_1000) {</span>
<span class="lineNum">    8453 </span>            : 
<span class="lineNum">    8454 </span><span class="lineNoCov">          0 :                         ret_val = em_get_cable_length(hw, &amp;min_length, &amp;max_length);</span>
<span class="lineNum">    8455 </span><span class="lineNoCov">          0 :                         if (ret_val)</span>
<span class="lineNum">    8456 </span><span class="lineNoCov">          0 :                                 return ret_val;</span>
<span class="lineNum">    8457 </span>            : 
<span class="lineNum">    8458 </span><span class="lineNoCov">          0 :                         if ((hw-&gt;dsp_config_state == em_dsp_config_enabled) &amp;&amp;</span>
<span class="lineNum">    8459 </span><span class="lineNoCov">          0 :                             min_length &gt;= em_igp_cable_length_50) {</span>
<span class="lineNum">    8460 </span>            : 
<span class="lineNum">    8461 </span><span class="lineNoCov">          0 :                                 for (i = 0; i &lt; IGP01E1000_PHY_CHANNEL_NUM;</span>
<span class="lineNum">    8462 </span><span class="lineNoCov">          0 :                                     i++) {</span>
<span class="lineNum">    8463 </span><span class="lineNoCov">          0 :                                         ret_val = em_read_phy_reg(hw,</span>
<span class="lineNum">    8464 </span><span class="lineNoCov">          0 :                                             dsp_reg_array[i], &amp;phy_data);</span>
<span class="lineNum">    8465 </span><span class="lineNoCov">          0 :                                         if (ret_val)</span>
<span class="lineNum">    8466 </span><span class="lineNoCov">          0 :                                                 return ret_val;</span>
<span class="lineNum">    8467 </span>            : 
<span class="lineNum">    8468 </span><span class="lineNoCov">          0 :                                         phy_data &amp;=</span>
<span class="lineNum">    8469 </span>            :                                             ~IGP01E1000_PHY_EDAC_MU_INDEX;
<span class="lineNum">    8470 </span>            : 
<span class="lineNum">    8471 </span><span class="lineNoCov">          0 :                                         ret_val = em_write_phy_reg(hw,</span>
<span class="lineNum">    8472 </span><span class="lineNoCov">          0 :                                             dsp_reg_array[i], phy_data);</span>
<span class="lineNum">    8473 </span><span class="lineNoCov">          0 :                                         if (ret_val)</span>
<span class="lineNum">    8474 </span><span class="lineNoCov">          0 :                                                 return ret_val;</span>
<span class="lineNum">    8475 </span>            :                                 }
<span class="lineNum">    8476 </span><span class="lineNoCov">          0 :                                 hw-&gt;dsp_config_state = em_dsp_config_activated;</span>
<span class="lineNum">    8477 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">    8478 </span><span class="lineNoCov">          0 :                         if ((hw-&gt;ffe_config_state == em_ffe_config_enabled) &amp;&amp;</span>
<span class="lineNum">    8479 </span><span class="lineNoCov">          0 :                             (min_length &lt; em_igp_cable_length_50)) {</span>
<span class="lineNum">    8480 </span>            : 
<span class="lineNum">    8481 </span>            :                                 uint16_t ffe_idle_err_timeout =
<span class="lineNum">    8482 </span>            :                                     FFE_IDLE_ERR_COUNT_TIMEOUT_20;
<span class="lineNum">    8483 </span>            :                                 uint32_t idle_errs = 0;
<span class="lineNum">    8484 </span>            :                                 /* clear previous idle error counts */
<span class="lineNum">    8485 </span><span class="lineNoCov">          0 :                                 ret_val = em_read_phy_reg(hw, PHY_1000T_STATUS,</span>
<span class="lineNum">    8486 </span>            :                                     &amp;phy_data);
<span class="lineNum">    8487 </span><span class="lineNoCov">          0 :                                 if (ret_val)</span>
<span class="lineNum">    8488 </span><span class="lineNoCov">          0 :                                         return ret_val;</span>
<span class="lineNum">    8489 </span>            : 
<span class="lineNum">    8490 </span><span class="lineNoCov">          0 :                                 for (i = 0; i &lt; ffe_idle_err_timeout; i++) {</span>
<span class="lineNum">    8491 </span><span class="lineNoCov">          0 :                                         usec_delay(1000);</span>
<span class="lineNum">    8492 </span><span class="lineNoCov">          0 :                                         ret_val = em_read_phy_reg(hw,</span>
<span class="lineNum">    8493 </span>            :                                             PHY_1000T_STATUS, &amp;phy_data);
<span class="lineNum">    8494 </span><span class="lineNoCov">          0 :                                         if (ret_val)</span>
<span class="lineNum">    8495 </span><span class="lineNoCov">          0 :                                                 return ret_val;</span>
<span class="lineNum">    8496 </span>            : 
<span class="lineNum">    8497 </span><span class="lineNoCov">          0 :                                         idle_errs += (phy_data &amp;</span>
<span class="lineNum">    8498 </span>            :                                             SR_1000T_IDLE_ERROR_CNT);
<span class="lineNum">    8499 </span><span class="lineNoCov">          0 :                                         if (idle_errs &gt;</span>
<span class="lineNum">    8500 </span>            :                                             SR_1000T_PHY_EXCESSIVE_IDLE_ERR_COUNT) {
<span class="lineNum">    8501 </span><span class="lineNoCov">          0 :                                                 hw-&gt;ffe_config_state =</span>
<span class="lineNum">    8502 </span>            :                                                     em_ffe_config_active;
<span class="lineNum">    8503 </span>            : 
<span class="lineNum">    8504 </span><span class="lineNoCov">          0 :                                                 ret_val = em_write_phy_reg(hw,</span>
<span class="lineNum">    8505 </span>            :                                                     IGP01E1000_PHY_DSP_FFE,
<span class="lineNum">    8506 </span>            :                                                     IGP01E1000_PHY_DSP_FFE_CM_CP);
<span class="lineNum">    8507 </span><span class="lineNoCov">          0 :                                                 if (ret_val)</span>
<span class="lineNum">    8508 </span><span class="lineNoCov">          0 :                                                         return ret_val;</span>
<span class="lineNum">    8509 </span>            :                                                 break;
<span class="lineNum">    8510 </span>            :                                         }
<span class="lineNum">    8511 </span><span class="lineNoCov">          0 :                                         if (idle_errs)</span>
<span class="lineNum">    8512 </span><span class="lineNoCov">          0 :                                                 ffe_idle_err_timeout =</span>
<span class="lineNum">    8513 </span>            :                                                     FFE_IDLE_ERR_COUNT_TIMEOUT_100;
<span class="lineNum">    8514 </span>            :                                 }
<span class="lineNum">    8515 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">    8516 </span>            :                 }
<span class="lineNum">    8517 </span>            :         } else {
<span class="lineNum">    8518 </span><span class="lineNoCov">          0 :                 if (hw-&gt;dsp_config_state == em_dsp_config_activated) {</span>
<span class="lineNum">    8519 </span>            :                         /*
<span class="lineNum">    8520 </span>            :                          * Save off the current value of register 0x2F5B to
<span class="lineNum">    8521 </span>            :                          * be restored at the end of the routines.
<span class="lineNum">    8522 </span>            :                          */
<span class="lineNum">    8523 </span><span class="lineNoCov">          0 :                         ret_val = em_read_phy_reg(hw, 0x2F5B, &amp;phy_saved_data);</span>
<span class="lineNum">    8524 </span>            : 
<span class="lineNum">    8525 </span><span class="lineNoCov">          0 :                         if (ret_val)</span>
<span class="lineNum">    8526 </span><span class="lineNoCov">          0 :                                 return ret_val;</span>
<span class="lineNum">    8527 </span>            : 
<span class="lineNum">    8528 </span>            :                         /* Disable the PHY transmitter */
<span class="lineNum">    8529 </span><span class="lineNoCov">          0 :                         ret_val = em_write_phy_reg(hw, 0x2F5B, 0x0003);</span>
<span class="lineNum">    8530 </span>            : 
<span class="lineNum">    8531 </span><span class="lineNoCov">          0 :                         if (ret_val)</span>
<span class="lineNum">    8532 </span><span class="lineNoCov">          0 :                                 return ret_val;</span>
<span class="lineNum">    8533 </span>            : 
<span class="lineNum">    8534 </span><span class="lineNoCov">          0 :                         msec_delay_irq(20);</span>
<span class="lineNum">    8535 </span>            : 
<span class="lineNum">    8536 </span><span class="lineNoCov">          0 :                         ret_val = em_write_phy_reg(hw, 0x0000,</span>
<span class="lineNum">    8537 </span>            :                             IGP01E1000_IEEE_FORCE_GIGA);
<span class="lineNum">    8538 </span><span class="lineNoCov">          0 :                         if (ret_val)</span>
<span class="lineNum">    8539 </span><span class="lineNoCov">          0 :                                 return ret_val;</span>
<span class="lineNum">    8540 </span><span class="lineNoCov">          0 :                         for (i = 0; i &lt; IGP01E1000_PHY_CHANNEL_NUM; i++) {</span>
<span class="lineNum">    8541 </span><span class="lineNoCov">          0 :                                 ret_val = em_read_phy_reg(hw, dsp_reg_array[i],</span>
<span class="lineNum">    8542 </span>            :                                     &amp;phy_data);
<span class="lineNum">    8543 </span><span class="lineNoCov">          0 :                                 if (ret_val)</span>
<span class="lineNum">    8544 </span><span class="lineNoCov">          0 :                                         return ret_val;</span>
<span class="lineNum">    8545 </span>            : 
<span class="lineNum">    8546 </span><span class="lineNoCov">          0 :                                 phy_data &amp;= ~IGP01E1000_PHY_EDAC_MU_INDEX;</span>
<span class="lineNum">    8547 </span><span class="lineNoCov">          0 :                                 phy_data |=</span>
<span class="lineNum">    8548 </span>            :                                     IGP01E1000_PHY_EDAC_SIGN_EXT_9_BITS;
<span class="lineNum">    8549 </span>            : 
<span class="lineNum">    8550 </span><span class="lineNoCov">          0 :                                 ret_val = em_write_phy_reg(hw,</span>
<span class="lineNum">    8551 </span><span class="lineNoCov">          0 :                                     dsp_reg_array[i], phy_data);</span>
<span class="lineNum">    8552 </span><span class="lineNoCov">          0 :                                 if (ret_val)</span>
<span class="lineNum">    8553 </span><span class="lineNoCov">          0 :                                         return ret_val;</span>
<span class="lineNum">    8554 </span>            :                         }
<span class="lineNum">    8555 </span>            : 
<span class="lineNum">    8556 </span><span class="lineNoCov">          0 :                         ret_val = em_write_phy_reg(hw, 0x0000,</span>
<span class="lineNum">    8557 </span>            :                             IGP01E1000_IEEE_RESTART_AUTONEG);
<span class="lineNum">    8558 </span><span class="lineNoCov">          0 :                         if (ret_val)</span>
<span class="lineNum">    8559 </span><span class="lineNoCov">          0 :                                 return ret_val;</span>
<span class="lineNum">    8560 </span>            : 
<span class="lineNum">    8561 </span><span class="lineNoCov">          0 :                         msec_delay_irq(20);</span>
<span class="lineNum">    8562 </span>            : 
<span class="lineNum">    8563 </span>            :                         /* Now enable the transmitter */
<span class="lineNum">    8564 </span><span class="lineNoCov">          0 :                         ret_val = em_write_phy_reg(hw, 0x2F5B, phy_saved_data);</span>
<span class="lineNum">    8565 </span>            : 
<span class="lineNum">    8566 </span><span class="lineNoCov">          0 :                         if (ret_val)</span>
<span class="lineNum">    8567 </span><span class="lineNoCov">          0 :                                 return ret_val;</span>
<span class="lineNum">    8568 </span>            : 
<span class="lineNum">    8569 </span><span class="lineNoCov">          0 :                         hw-&gt;dsp_config_state = em_dsp_config_enabled;</span>
<span class="lineNum">    8570 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    8571 </span><span class="lineNoCov">          0 :                 if (hw-&gt;ffe_config_state == em_ffe_config_active) {</span>
<span class="lineNum">    8572 </span>            :                         /*
<span class="lineNum">    8573 </span>            :                          * Save off the current value of register 0x2F5B to
<span class="lineNum">    8574 </span>            :                          * be restored at the end of the routines.
<span class="lineNum">    8575 </span>            :                          */
<span class="lineNum">    8576 </span><span class="lineNoCov">          0 :                         ret_val = em_read_phy_reg(hw, 0x2F5B, &amp;phy_saved_data);</span>
<span class="lineNum">    8577 </span>            : 
<span class="lineNum">    8578 </span><span class="lineNoCov">          0 :                         if (ret_val)</span>
<span class="lineNum">    8579 </span><span class="lineNoCov">          0 :                                 return ret_val;</span>
<span class="lineNum">    8580 </span>            : 
<span class="lineNum">    8581 </span>            :                         /* Disable the PHY transmitter */
<span class="lineNum">    8582 </span><span class="lineNoCov">          0 :                         ret_val = em_write_phy_reg(hw, 0x2F5B, 0x0003);</span>
<span class="lineNum">    8583 </span>            : 
<span class="lineNum">    8584 </span><span class="lineNoCov">          0 :                         if (ret_val)</span>
<span class="lineNum">    8585 </span><span class="lineNoCov">          0 :                                 return ret_val;</span>
<span class="lineNum">    8586 </span>            : 
<span class="lineNum">    8587 </span><span class="lineNoCov">          0 :                         msec_delay_irq(20);</span>
<span class="lineNum">    8588 </span>            : 
<span class="lineNum">    8589 </span><span class="lineNoCov">          0 :                         ret_val = em_write_phy_reg(hw, 0x0000,</span>
<span class="lineNum">    8590 </span>            :                             IGP01E1000_IEEE_FORCE_GIGA);
<span class="lineNum">    8591 </span><span class="lineNoCov">          0 :                         if (ret_val)</span>
<span class="lineNum">    8592 </span><span class="lineNoCov">          0 :                                 return ret_val;</span>
<span class="lineNum">    8593 </span><span class="lineNoCov">          0 :                         ret_val = em_write_phy_reg(hw, IGP01E1000_PHY_DSP_FFE,</span>
<span class="lineNum">    8594 </span>            :                             IGP01E1000_PHY_DSP_FFE_DEFAULT);
<span class="lineNum">    8595 </span><span class="lineNoCov">          0 :                         if (ret_val)</span>
<span class="lineNum">    8596 </span><span class="lineNoCov">          0 :                                 return ret_val;</span>
<span class="lineNum">    8597 </span>            : 
<span class="lineNum">    8598 </span><span class="lineNoCov">          0 :                         ret_val = em_write_phy_reg(hw, 0x0000,</span>
<span class="lineNum">    8599 </span>            :                             IGP01E1000_IEEE_RESTART_AUTONEG);
<span class="lineNum">    8600 </span><span class="lineNoCov">          0 :                         if (ret_val)</span>
<span class="lineNum">    8601 </span><span class="lineNoCov">          0 :                                 return ret_val;</span>
<span class="lineNum">    8602 </span>            : 
<span class="lineNum">    8603 </span><span class="lineNoCov">          0 :                         msec_delay_irq(20);</span>
<span class="lineNum">    8604 </span>            : 
<span class="lineNum">    8605 </span>            :                         /* Now enable the transmitter */
<span class="lineNum">    8606 </span><span class="lineNoCov">          0 :                         ret_val = em_write_phy_reg(hw, 0x2F5B, phy_saved_data);</span>
<span class="lineNum">    8607 </span>            : 
<span class="lineNum">    8608 </span><span class="lineNoCov">          0 :                         if (ret_val)</span>
<span class="lineNum">    8609 </span><span class="lineNoCov">          0 :                                 return ret_val;</span>
<span class="lineNum">    8610 </span>            : 
<span class="lineNum">    8611 </span><span class="lineNoCov">          0 :                         hw-&gt;ffe_config_state = em_ffe_config_enabled;</span>
<span class="lineNum">    8612 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    8613 </span>            :         }
<span class="lineNum">    8614 </span><span class="lineNoCov">          0 :         return E1000_SUCCESS;</span>
<span class="lineNum">    8615 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    8616 </span>            : 
<span class="lineNum">    8617 </span>            : /*****************************************************************************
<span class="lineNum">    8618 </span>            :  * Set PHY to class A mode
<span class="lineNum">    8619 </span>            :  * Assumes the following operations will follow to enable the new class mode.
<span class="lineNum">    8620 </span>            :  *  1. Do a PHY soft reset
<span class="lineNum">    8621 </span>            :  *  2. Restart auto-negotiation or force link.
<span class="lineNum">    8622 </span>            :  *
<span class="lineNum">    8623 </span>            :  * hw - Struct containing variables accessed by shared code
<a name="8624"><span class="lineNum">    8624 </span>            :  ****************************************************************************/</a>
<span class="lineNum">    8625 </span>            : static int32_t
<span class="lineNum">    8626 </span><span class="lineNoCov">          0 : em_set_phy_mode(struct em_hw *hw)</span>
<span class="lineNum">    8627 </span>            : {
<span class="lineNum">    8628 </span>            :         int32_t  ret_val;
<span class="lineNum">    8629 </span><span class="lineNoCov">          0 :         uint16_t eeprom_data;</span>
<span class="lineNum">    8630 </span>            :         DEBUGFUNC(&quot;em_set_phy_mode&quot;);
<span class="lineNum">    8631 </span>            : 
<span class="lineNum">    8632 </span><span class="lineNoCov">          0 :         if ((hw-&gt;mac_type == em_82545_rev_3) &amp;&amp;</span>
<span class="lineNum">    8633 </span><span class="lineNoCov">          0 :             (hw-&gt;media_type == em_media_type_copper)) {</span>
<span class="lineNum">    8634 </span><span class="lineNoCov">          0 :                 ret_val = em_read_eeprom(hw, EEPROM_PHY_CLASS_WORD, 1,</span>
<span class="lineNum">    8635 </span>            :                     &amp;eeprom_data);
<span class="lineNum">    8636 </span><span class="lineNoCov">          0 :                 if (ret_val) {</span>
<span class="lineNum">    8637 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    8638 </span>            :                 }
<span class="lineNum">    8639 </span><span class="lineNoCov">          0 :                 if ((eeprom_data != EEPROM_RESERVED_WORD) &amp;&amp;</span>
<span class="lineNum">    8640 </span><span class="lineNoCov">          0 :                     (eeprom_data &amp; EEPROM_PHY_CLASS_A)) {</span>
<span class="lineNum">    8641 </span><span class="lineNoCov">          0 :                         ret_val = em_write_phy_reg(hw,</span>
<span class="lineNum">    8642 </span>            :                             M88E1000_PHY_PAGE_SELECT, 0x000B);
<span class="lineNum">    8643 </span><span class="lineNoCov">          0 :                         if (ret_val)</span>
<span class="lineNum">    8644 </span><span class="lineNoCov">          0 :                                 return ret_val;</span>
<span class="lineNum">    8645 </span><span class="lineNoCov">          0 :                         ret_val = em_write_phy_reg(hw,</span>
<span class="lineNum">    8646 </span>            :                             M88E1000_PHY_GEN_CONTROL, 0x8104);
<span class="lineNum">    8647 </span><span class="lineNoCov">          0 :                         if (ret_val)</span>
<span class="lineNum">    8648 </span><span class="lineNoCov">          0 :                                 return ret_val;</span>
<span class="lineNum">    8649 </span>            : 
<span class="lineNum">    8650 </span><span class="lineNoCov">          0 :                         hw-&gt;phy_reset_disable = FALSE;</span>
<span class="lineNum">    8651 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    8652 </span>            :         }
<span class="lineNum">    8653 </span><span class="lineNoCov">          0 :         return E1000_SUCCESS;</span>
<span class="lineNum">    8654 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    8655 </span>            : 
<span class="lineNum">    8656 </span>            : /*****************************************************************************
<span class="lineNum">    8657 </span>            :  *
<span class="lineNum">    8658 </span>            :  * This function sets the lplu state according to the active flag.  When
<span class="lineNum">    8659 </span>            :  * activating lplu this function also disables smart speed and vise versa.
<span class="lineNum">    8660 </span>            :  * lplu will not be activated unless the device autonegotiation advertisement
<span class="lineNum">    8661 </span>            :  * meets standards of either 10 or 10/100 or 10/100/1000 at all duplexes.
<span class="lineNum">    8662 </span>            :  * hw: Struct containing variables accessed by shared code
<span class="lineNum">    8663 </span>            :  * active - true to enable lplu false to disable lplu.
<span class="lineNum">    8664 </span>            :  *
<span class="lineNum">    8665 </span>            :  * returns: - E1000_ERR_PHY if fail to read/write the PHY
<span class="lineNum">    8666 </span>            :  *            E1000_SUCCESS at any other case.
<span class="lineNum">    8667 </span>            :  *
<a name="8668"><span class="lineNum">    8668 </span>            :  ****************************************************************************/</a>
<span class="lineNum">    8669 </span>            : STATIC int32_t
<span class="lineNum">    8670 </span><span class="lineNoCov">          0 : em_set_d3_lplu_state(struct em_hw *hw, boolean_t active)</span>
<span class="lineNum">    8671 </span>            : {
<span class="lineNum">    8672 </span>            :         uint32_t phy_ctrl = 0;
<span class="lineNum">    8673 </span>            :         int32_t  ret_val;
<span class="lineNum">    8674 </span><span class="lineNoCov">          0 :         uint16_t phy_data;</span>
<span class="lineNum">    8675 </span>            :         DEBUGFUNC(&quot;em_set_d3_lplu_state&quot;);
<span class="lineNum">    8676 </span>            : 
<span class="lineNum">    8677 </span><span class="lineNoCov">          0 :         if (hw-&gt;phy_type != em_phy_igp &amp;&amp; hw-&gt;phy_type != em_phy_igp_2</span>
<span class="lineNum">    8678 </span><span class="lineNoCov">          0 :             &amp;&amp; hw-&gt;phy_type != em_phy_igp_3)</span>
<span class="lineNum">    8679 </span><span class="lineNoCov">          0 :                 return E1000_SUCCESS;</span>
<span class="lineNum">    8680 </span>            :         /*
<span class="lineNum">    8681 </span>            :          * During driver activity LPLU should not be used or it will attain
<span class="lineNum">    8682 </span>            :          * link from the lowest speeds starting from 10Mbps. The capability
<span class="lineNum">    8683 </span>            :          * is used for Dx transitions and states
<span class="lineNum">    8684 </span>            :          */
<span class="lineNum">    8685 </span><span class="lineNoCov">          0 :         if (hw-&gt;mac_type == em_82541_rev_2 || hw-&gt;mac_type == em_82547_rev_2) {</span>
<span class="lineNum">    8686 </span><span class="lineNoCov">          0 :                 ret_val = em_read_phy_reg(hw, IGP01E1000_GMII_FIFO, &amp;phy_data);</span>
<span class="lineNum">    8687 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    8688 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    8689 </span><span class="lineNoCov">          0 :         } else if (IS_ICH8(hw-&gt;mac_type)) {</span>
<span class="lineNum">    8690 </span>            :                 /*
<span class="lineNum">    8691 </span>            :                  * MAC writes into PHY register based on the state transition
<span class="lineNum">    8692 </span>            :                  * and start auto-negotiation. SW driver can overwrite the
<span class="lineNum">    8693 </span>            :                  * settings in CSR PHY power control E1000_PHY_CTRL register.
<span class="lineNum">    8694 </span>            :                  */
<span class="lineNum">    8695 </span><span class="lineNoCov">          0 :                 phy_ctrl = E1000_READ_REG(hw, PHY_CTRL);</span>
<span class="lineNum">    8696 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    8697 </span><span class="lineNoCov">          0 :                 ret_val = em_read_phy_reg(hw, IGP02E1000_PHY_POWER_MGMT,</span>
<span class="lineNum">    8698 </span>            :                     &amp;phy_data);
<span class="lineNum">    8699 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    8700 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    8701 </span>            :         }
<span class="lineNum">    8702 </span>            : 
<span class="lineNum">    8703 </span><span class="lineNoCov">          0 :         if (!active) {</span>
<span class="lineNum">    8704 </span><span class="lineNoCov">          0 :                 if (hw-&gt;mac_type == em_82541_rev_2 ||</span>
<span class="lineNum">    8705 </span><span class="lineNoCov">          0 :                     hw-&gt;mac_type == em_82547_rev_2) {</span>
<span class="lineNum">    8706 </span><span class="lineNoCov">          0 :                         phy_data &amp;= ~IGP01E1000_GMII_FLEX_SPD;</span>
<span class="lineNum">    8707 </span><span class="lineNoCov">          0 :                         ret_val = em_write_phy_reg(hw, IGP01E1000_GMII_FIFO,</span>
<span class="lineNum">    8708 </span>            :                             phy_data);
<span class="lineNum">    8709 </span><span class="lineNoCov">          0 :                         if (ret_val)</span>
<span class="lineNum">    8710 </span><span class="lineNoCov">          0 :                                 return ret_val;</span>
<span class="lineNum">    8711 </span>            :                 } else {
<span class="lineNum">    8712 </span><span class="lineNoCov">          0 :                         if (IS_ICH8(hw-&gt;mac_type)) {</span>
<span class="lineNum">    8713 </span><span class="lineNoCov">          0 :                                 phy_ctrl &amp;= ~E1000_PHY_CTRL_NOND0A_LPLU;</span>
<span class="lineNum">    8714 </span><span class="lineNoCov">          0 :                                 E1000_WRITE_REG(hw, PHY_CTRL, phy_ctrl);</span>
<span class="lineNum">    8715 </span><span class="lineNoCov">          0 :                         } else {</span>
<span class="lineNum">    8716 </span><span class="lineNoCov">          0 :                                 phy_data &amp;= ~IGP02E1000_PM_D3_LPLU;</span>
<span class="lineNum">    8717 </span><span class="lineNoCov">          0 :                                 ret_val = em_write_phy_reg(hw,</span>
<span class="lineNum">    8718 </span>            :                                     IGP02E1000_PHY_POWER_MGMT, phy_data);
<span class="lineNum">    8719 </span><span class="lineNoCov">          0 :                                 if (ret_val)</span>
<span class="lineNum">    8720 </span><span class="lineNoCov">          0 :                                         return ret_val;</span>
<span class="lineNum">    8721 </span>            :                         }
<span class="lineNum">    8722 </span>            :                 }
<span class="lineNum">    8723 </span>            :                 /*
<span class="lineNum">    8724 </span>            :                  * LPLU and SmartSpeed are mutually exclusive.  LPLU is used
<span class="lineNum">    8725 </span>            :                  * during Dx states where the power conservation is most
<span class="lineNum">    8726 </span>            :                  * important.  During driver activity we should enable
<span class="lineNum">    8727 </span>            :                  * SmartSpeed, so performance is maintained.
<span class="lineNum">    8728 </span>            :                  */
<span class="lineNum">    8729 </span><span class="lineNoCov">          0 :                 if (hw-&gt;smart_speed == em_smart_speed_on) {</span>
<span class="lineNum">    8730 </span><span class="lineNoCov">          0 :                         ret_val = em_read_phy_reg(hw,</span>
<span class="lineNum">    8731 </span>            :                             IGP01E1000_PHY_PORT_CONFIG, &amp;phy_data);
<span class="lineNum">    8732 </span><span class="lineNoCov">          0 :                         if (ret_val)</span>
<span class="lineNum">    8733 </span><span class="lineNoCov">          0 :                                 return ret_val;</span>
<span class="lineNum">    8734 </span>            : 
<span class="lineNum">    8735 </span><span class="lineNoCov">          0 :                         phy_data |= IGP01E1000_PSCFR_SMART_SPEED;</span>
<span class="lineNum">    8736 </span><span class="lineNoCov">          0 :                         ret_val = em_write_phy_reg(hw,</span>
<span class="lineNum">    8737 </span>            :                             IGP01E1000_PHY_PORT_CONFIG, phy_data);
<span class="lineNum">    8738 </span><span class="lineNoCov">          0 :                         if (ret_val)</span>
<span class="lineNum">    8739 </span><span class="lineNoCov">          0 :                                 return ret_val;</span>
<span class="lineNum">    8740 </span><span class="lineNoCov">          0 :                 } else if (hw-&gt;smart_speed == em_smart_speed_off) {</span>
<span class="lineNum">    8741 </span><span class="lineNoCov">          0 :                         ret_val = em_read_phy_reg(hw,</span>
<span class="lineNum">    8742 </span>            :                             IGP01E1000_PHY_PORT_CONFIG, &amp;phy_data);
<span class="lineNum">    8743 </span><span class="lineNoCov">          0 :                         if (ret_val)</span>
<span class="lineNum">    8744 </span><span class="lineNoCov">          0 :                                 return ret_val;</span>
<span class="lineNum">    8745 </span>            : 
<span class="lineNum">    8746 </span><span class="lineNoCov">          0 :                         phy_data &amp;= ~IGP01E1000_PSCFR_SMART_SPEED;</span>
<span class="lineNum">    8747 </span><span class="lineNoCov">          0 :                         ret_val = em_write_phy_reg(hw,</span>
<span class="lineNum">    8748 </span>            :                             IGP01E1000_PHY_PORT_CONFIG, phy_data);
<span class="lineNum">    8749 </span><span class="lineNoCov">          0 :                         if (ret_val)</span>
<span class="lineNum">    8750 </span><span class="lineNoCov">          0 :                                 return ret_val;</span>
<span class="lineNum">    8751 </span>            :                 }
<span class="lineNum">    8752 </span><span class="lineNoCov">          0 :         } else if ((hw-&gt;autoneg_advertised == AUTONEG_ADVERTISE_SPEED_DEFAULT)</span>
<span class="lineNum">    8753 </span><span class="lineNoCov">          0 :             || (hw-&gt;autoneg_advertised == AUTONEG_ADVERTISE_10_ALL) ||</span>
<span class="lineNum">    8754 </span><span class="lineNoCov">          0 :             (hw-&gt;autoneg_advertised == AUTONEG_ADVERTISE_10_100_ALL)) {</span>
<span class="lineNum">    8755 </span>            : 
<span class="lineNum">    8756 </span><span class="lineNoCov">          0 :                 if (hw-&gt;mac_type == em_82541_rev_2 ||</span>
<span class="lineNum">    8757 </span><span class="lineNoCov">          0 :                     hw-&gt;mac_type == em_82547_rev_2) {</span>
<span class="lineNum">    8758 </span><span class="lineNoCov">          0 :                         phy_data |= IGP01E1000_GMII_FLEX_SPD;</span>
<span class="lineNum">    8759 </span><span class="lineNoCov">          0 :                         ret_val = em_write_phy_reg(hw, IGP01E1000_GMII_FIFO,</span>
<span class="lineNum">    8760 </span>            :                             phy_data);
<span class="lineNum">    8761 </span><span class="lineNoCov">          0 :                         if (ret_val)</span>
<span class="lineNum">    8762 </span><span class="lineNoCov">          0 :                                 return ret_val;</span>
<span class="lineNum">    8763 </span>            :                 } else {
<span class="lineNum">    8764 </span><span class="lineNoCov">          0 :                         if (IS_ICH8(hw-&gt;mac_type)) {</span>
<span class="lineNum">    8765 </span><span class="lineNoCov">          0 :                                 phy_ctrl |= E1000_PHY_CTRL_NOND0A_LPLU;</span>
<span class="lineNum">    8766 </span><span class="lineNoCov">          0 :                                 E1000_WRITE_REG(hw, PHY_CTRL, phy_ctrl);</span>
<span class="lineNum">    8767 </span><span class="lineNoCov">          0 :                         } else {</span>
<span class="lineNum">    8768 </span><span class="lineNoCov">          0 :                                 phy_data |= IGP02E1000_PM_D3_LPLU;</span>
<span class="lineNum">    8769 </span><span class="lineNoCov">          0 :                                 ret_val = em_write_phy_reg(hw,</span>
<span class="lineNum">    8770 </span>            :                                     IGP02E1000_PHY_POWER_MGMT, phy_data);
<span class="lineNum">    8771 </span><span class="lineNoCov">          0 :                                 if (ret_val)</span>
<span class="lineNum">    8772 </span><span class="lineNoCov">          0 :                                         return ret_val;</span>
<span class="lineNum">    8773 </span>            :                         }
<span class="lineNum">    8774 </span>            :                 }
<span class="lineNum">    8775 </span>            : 
<span class="lineNum">    8776 </span>            :                 /* When LPLU is enabled we should disable SmartSpeed */
<span class="lineNum">    8777 </span><span class="lineNoCov">          0 :                 ret_val = em_read_phy_reg(hw, IGP01E1000_PHY_PORT_CONFIG,</span>
<span class="lineNum">    8778 </span>            :                     &amp;phy_data);
<span class="lineNum">    8779 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    8780 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    8781 </span>            : 
<span class="lineNum">    8782 </span><span class="lineNoCov">          0 :                 phy_data &amp;= ~IGP01E1000_PSCFR_SMART_SPEED;</span>
<span class="lineNum">    8783 </span><span class="lineNoCov">          0 :                 ret_val = em_write_phy_reg(hw, IGP01E1000_PHY_PORT_CONFIG,</span>
<span class="lineNum">    8784 </span>            :                     phy_data);
<span class="lineNum">    8785 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    8786 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    8787 </span>            : 
<span class="lineNum">    8788 </span>            :         }
<span class="lineNum">    8789 </span><span class="lineNoCov">          0 :         return E1000_SUCCESS;</span>
<span class="lineNum">    8790 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    8791 </span>            : 
<span class="lineNum">    8792 </span>            : /*****************************************************************************
<span class="lineNum">    8793 </span>            :  *
<span class="lineNum">    8794 </span>            :  * This function sets the lplu d0 state according to the active flag.  When
<span class="lineNum">    8795 </span>            :  * activating lplu this function also disables smart speed and vise versa.
<span class="lineNum">    8796 </span>            :  * lplu will not be activated unless the device autonegotiation advertisement
<span class="lineNum">    8797 </span>            :  * meets standards of either 10 or 10/100 or 10/100/1000 at all duplexes.
<span class="lineNum">    8798 </span>            :  * hw: Struct containing variables accessed by shared code
<span class="lineNum">    8799 </span>            :  * active - true to enable lplu false to disable lplu.
<span class="lineNum">    8800 </span>            :  *
<span class="lineNum">    8801 </span>            :  * returns: - E1000_ERR_PHY if fail to read/write the PHY
<span class="lineNum">    8802 </span>            :  *            E1000_SUCCESS at any other case.
<span class="lineNum">    8803 </span>            :  *
<a name="8804"><span class="lineNum">    8804 </span>            :  ****************************************************************************/</a>
<span class="lineNum">    8805 </span>            : STATIC int32_t
<span class="lineNum">    8806 </span><span class="lineNoCov">          0 : em_set_d0_lplu_state(struct em_hw *hw, boolean_t active)</span>
<span class="lineNum">    8807 </span>            : {
<span class="lineNum">    8808 </span>            :         uint32_t phy_ctrl = 0;
<span class="lineNum">    8809 </span>            :         int32_t  ret_val;
<span class="lineNum">    8810 </span><span class="lineNoCov">          0 :         uint16_t phy_data;</span>
<span class="lineNum">    8811 </span>            :         DEBUGFUNC(&quot;em_set_d0_lplu_state&quot;);
<span class="lineNum">    8812 </span>            : 
<span class="lineNum">    8813 </span><span class="lineNoCov">          0 :         if (hw-&gt;mac_type &lt;= em_82547_rev_2)</span>
<span class="lineNum">    8814 </span><span class="lineNoCov">          0 :                 return E1000_SUCCESS;</span>
<span class="lineNum">    8815 </span>            : 
<span class="lineNum">    8816 </span><span class="lineNoCov">          0 :         if (IS_ICH8(hw-&gt;mac_type)) {</span>
<span class="lineNum">    8817 </span><span class="lineNoCov">          0 :                 phy_ctrl = E1000_READ_REG(hw, PHY_CTRL);</span>
<span class="lineNum">    8818 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    8819 </span><span class="lineNoCov">          0 :                 ret_val = em_read_phy_reg(hw, IGP02E1000_PHY_POWER_MGMT,</span>
<span class="lineNum">    8820 </span>            :                     &amp;phy_data);
<span class="lineNum">    8821 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    8822 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    8823 </span>            :         }
<span class="lineNum">    8824 </span>            : 
<span class="lineNum">    8825 </span><span class="lineNoCov">          0 :         if (!active) {</span>
<span class="lineNum">    8826 </span><span class="lineNoCov">          0 :                 if (IS_ICH8(hw-&gt;mac_type)) {</span>
<span class="lineNum">    8827 </span><span class="lineNoCov">          0 :                         phy_ctrl &amp;= ~E1000_PHY_CTRL_D0A_LPLU;</span>
<span class="lineNum">    8828 </span><span class="lineNoCov">          0 :                         E1000_WRITE_REG(hw, PHY_CTRL, phy_ctrl);</span>
<span class="lineNum">    8829 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    8830 </span><span class="lineNoCov">          0 :                         phy_data &amp;= ~IGP02E1000_PM_D0_LPLU;</span>
<span class="lineNum">    8831 </span><span class="lineNoCov">          0 :                         ret_val = em_write_phy_reg(hw,</span>
<span class="lineNum">    8832 </span>            :                             IGP02E1000_PHY_POWER_MGMT, phy_data);
<span class="lineNum">    8833 </span><span class="lineNoCov">          0 :                         if (ret_val)</span>
<span class="lineNum">    8834 </span><span class="lineNoCov">          0 :                                 return ret_val;</span>
<span class="lineNum">    8835 </span>            :                 }
<span class="lineNum">    8836 </span>            :                 /*
<span class="lineNum">    8837 </span>            :                  * LPLU and SmartSpeed are mutually exclusive.  LPLU is used
<span class="lineNum">    8838 </span>            :                  * during Dx states where the power conservation is most
<span class="lineNum">    8839 </span>            :                  * important.  During driver activity we should enable
<span class="lineNum">    8840 </span>            :                  * SmartSpeed, so performance is maintained.
<span class="lineNum">    8841 </span>            :                  */
<span class="lineNum">    8842 </span><span class="lineNoCov">          0 :                 if (hw-&gt;smart_speed == em_smart_speed_on) {</span>
<span class="lineNum">    8843 </span><span class="lineNoCov">          0 :                         ret_val = em_read_phy_reg(hw,</span>
<span class="lineNum">    8844 </span>            :                             IGP01E1000_PHY_PORT_CONFIG, &amp;phy_data);
<span class="lineNum">    8845 </span><span class="lineNoCov">          0 :                         if (ret_val)</span>
<span class="lineNum">    8846 </span><span class="lineNoCov">          0 :                                 return ret_val;</span>
<span class="lineNum">    8847 </span>            : 
<span class="lineNum">    8848 </span><span class="lineNoCov">          0 :                         phy_data |= IGP01E1000_PSCFR_SMART_SPEED;</span>
<span class="lineNum">    8849 </span><span class="lineNoCov">          0 :                         ret_val = em_write_phy_reg(hw,</span>
<span class="lineNum">    8850 </span>            :                             IGP01E1000_PHY_PORT_CONFIG, phy_data);
<span class="lineNum">    8851 </span><span class="lineNoCov">          0 :                         if (ret_val)</span>
<span class="lineNum">    8852 </span><span class="lineNoCov">          0 :                                 return ret_val;</span>
<span class="lineNum">    8853 </span><span class="lineNoCov">          0 :                 } else if (hw-&gt;smart_speed == em_smart_speed_off) {</span>
<span class="lineNum">    8854 </span><span class="lineNoCov">          0 :                         ret_val = em_read_phy_reg(hw,</span>
<span class="lineNum">    8855 </span>            :                             IGP01E1000_PHY_PORT_CONFIG, &amp;phy_data);
<span class="lineNum">    8856 </span><span class="lineNoCov">          0 :                         if (ret_val)</span>
<span class="lineNum">    8857 </span><span class="lineNoCov">          0 :                                 return ret_val;</span>
<span class="lineNum">    8858 </span>            : 
<span class="lineNum">    8859 </span><span class="lineNoCov">          0 :                         phy_data &amp;= ~IGP01E1000_PSCFR_SMART_SPEED;</span>
<span class="lineNum">    8860 </span><span class="lineNoCov">          0 :                         ret_val = em_write_phy_reg(hw,</span>
<span class="lineNum">    8861 </span>            :                             IGP01E1000_PHY_PORT_CONFIG, phy_data);
<span class="lineNum">    8862 </span><span class="lineNoCov">          0 :                         if (ret_val)</span>
<span class="lineNum">    8863 </span><span class="lineNoCov">          0 :                                 return ret_val;</span>
<span class="lineNum">    8864 </span>            :                 }
<span class="lineNum">    8865 </span>            :         } else {
<span class="lineNum">    8866 </span><span class="lineNoCov">          0 :                 if (IS_ICH8(hw-&gt;mac_type)) {</span>
<span class="lineNum">    8867 </span><span class="lineNoCov">          0 :                         phy_ctrl |= E1000_PHY_CTRL_D0A_LPLU;</span>
<span class="lineNum">    8868 </span><span class="lineNoCov">          0 :                         E1000_WRITE_REG(hw, PHY_CTRL, phy_ctrl);</span>
<span class="lineNum">    8869 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    8870 </span><span class="lineNoCov">          0 :                         phy_data |= IGP02E1000_PM_D0_LPLU;</span>
<span class="lineNum">    8871 </span><span class="lineNoCov">          0 :                         ret_val = em_write_phy_reg(hw,</span>
<span class="lineNum">    8872 </span>            :                             IGP02E1000_PHY_POWER_MGMT, phy_data);
<span class="lineNum">    8873 </span><span class="lineNoCov">          0 :                         if (ret_val)</span>
<span class="lineNum">    8874 </span><span class="lineNoCov">          0 :                                 return ret_val;</span>
<span class="lineNum">    8875 </span>            :                 }
<span class="lineNum">    8876 </span>            : 
<span class="lineNum">    8877 </span>            :                 /* When LPLU is enabled we should disable SmartSpeed */
<span class="lineNum">    8878 </span><span class="lineNoCov">          0 :                 ret_val = em_read_phy_reg(hw, IGP01E1000_PHY_PORT_CONFIG,</span>
<span class="lineNum">    8879 </span>            :                     &amp;phy_data);
<span class="lineNum">    8880 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    8881 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    8882 </span>            : 
<span class="lineNum">    8883 </span><span class="lineNoCov">          0 :                 phy_data &amp;= ~IGP01E1000_PSCFR_SMART_SPEED;</span>
<span class="lineNum">    8884 </span><span class="lineNoCov">          0 :                 ret_val = em_write_phy_reg(hw, IGP01E1000_PHY_PORT_CONFIG,</span>
<span class="lineNum">    8885 </span>            :                     phy_data);
<span class="lineNum">    8886 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    8887 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    8888 </span>            : 
<span class="lineNum">    8889 </span>            :         }
<span class="lineNum">    8890 </span><span class="lineNoCov">          0 :         return E1000_SUCCESS;</span>
<span class="lineNum">    8891 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    8892 </span>            : 
<span class="lineNum">    8893 </span>            : /***************************************************************************
<span class="lineNum">    8894 </span>            :  *  Set Low Power Link Up state
<span class="lineNum">    8895 </span>            :  *
<span class="lineNum">    8896 </span>            :  *  Sets the LPLU state according to the active flag.  For PCH, if OEM write
<span class="lineNum">    8897 </span>            :  *  bit are disabled in the NVM, writing the LPLU bits in the MAC will not set
<span class="lineNum">    8898 </span>            :  *  the phy speed. This function will manually set the LPLU bit and restart
<span class="lineNum">    8899 </span>            :  *  auto-neg as hw would do. D3 and D0 LPLU will call the same function
<span class="lineNum">    8900 </span>            :  *  since it configures the same bit.
<a name="8901"><span class="lineNum">    8901 </span>            :  ***************************************************************************/</a>
<span class="lineNum">    8902 </span>            : int32_t
<span class="lineNum">    8903 </span><span class="lineNoCov">          0 : em_set_lplu_state_pchlan(struct em_hw *hw, boolean_t active)</span>
<span class="lineNum">    8904 </span>            : {
<span class="lineNum">    8905 </span>            :         int32_t ret_val = E1000_SUCCESS;
<span class="lineNum">    8906 </span><span class="lineNoCov">          0 :         uint16_t oem_reg;</span>
<span class="lineNum">    8907 </span>            : 
<span class="lineNum">    8908 </span>            :         DEBUGFUNC(&quot;e1000_set_lplu_state_pchlan&quot;);
<span class="lineNum">    8909 </span>            : 
<span class="lineNum">    8910 </span><span class="lineNoCov">          0 :         ret_val = em_read_phy_reg(hw, HV_OEM_BITS, &amp;oem_reg);</span>
<span class="lineNum">    8911 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">    8912 </span>            :                 goto out;
<span class="lineNum">    8913 </span>            : 
<span class="lineNum">    8914 </span><span class="lineNoCov">          0 :         if (active)</span>
<span class="lineNum">    8915 </span><span class="lineNoCov">          0 :                 oem_reg |= HV_OEM_BITS_LPLU;</span>
<span class="lineNum">    8916 </span>            :         else
<span class="lineNum">    8917 </span><span class="lineNoCov">          0 :                 oem_reg &amp;= ~HV_OEM_BITS_LPLU;</span>
<span class="lineNum">    8918 </span>            : 
<span class="lineNum">    8919 </span><span class="lineNoCov">          0 :         oem_reg |= HV_OEM_BITS_RESTART_AN;</span>
<span class="lineNum">    8920 </span><span class="lineNoCov">          0 :         ret_val = em_write_phy_reg(hw, HV_OEM_BITS, oem_reg);</span>
<span class="lineNum">    8921 </span>            : 
<span class="lineNum">    8922 </span>            : out:
<span class="lineNum">    8923 </span><span class="lineNoCov">          0 :         return ret_val;</span>
<span class="lineNum">    8924 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    8925 </span>            : 
<span class="lineNum">    8926 </span>            : /******************************************************************************
<span class="lineNum">    8927 </span>            :  * Change VCO speed register to improve Bit Error Rate performance of SERDES.
<span class="lineNum">    8928 </span>            :  *
<span class="lineNum">    8929 </span>            :  * hw - Struct containing variables accessed by shared code
<a name="8930"><span class="lineNum">    8930 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    8931 </span>            : static int32_t
<span class="lineNum">    8932 </span><span class="lineNoCov">          0 : em_set_vco_speed(struct em_hw *hw)</span>
<span class="lineNum">    8933 </span>            : {
<span class="lineNum">    8934 </span>            :         int32_t  ret_val;
<span class="lineNum">    8935 </span><span class="lineNoCov">          0 :         uint16_t default_page = 0;</span>
<span class="lineNum">    8936 </span><span class="lineNoCov">          0 :         uint16_t phy_data;</span>
<span class="lineNum">    8937 </span>            :         DEBUGFUNC(&quot;em_set_vco_speed&quot;);
<span class="lineNum">    8938 </span>            : 
<span class="lineNum">    8939 </span><span class="lineNoCov">          0 :         switch (hw-&gt;mac_type) {</span>
<span class="lineNum">    8940 </span>            :         case em_82545_rev_3:
<span class="lineNum">    8941 </span>            :         case em_82546_rev_3:
<span class="lineNum">    8942 </span>            :                 break;
<span class="lineNum">    8943 </span>            :         default:
<span class="lineNum">    8944 </span><span class="lineNoCov">          0 :                 return E1000_SUCCESS;</span>
<span class="lineNum">    8945 </span>            :         }
<span class="lineNum">    8946 </span>            : 
<span class="lineNum">    8947 </span>            :         /* Set PHY register 30, page 5, bit 8 to 0 */
<span class="lineNum">    8948 </span>            : 
<span class="lineNum">    8949 </span><span class="lineNoCov">          0 :         ret_val = em_read_phy_reg(hw, M88E1000_PHY_PAGE_SELECT, &amp;default_page);</span>
<span class="lineNum">    8950 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">    8951 </span><span class="lineNoCov">          0 :                 return ret_val;</span>
<span class="lineNum">    8952 </span>            : 
<span class="lineNum">    8953 </span><span class="lineNoCov">          0 :         ret_val = em_write_phy_reg(hw, M88E1000_PHY_PAGE_SELECT, 0x0005);</span>
<span class="lineNum">    8954 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">    8955 </span><span class="lineNoCov">          0 :                 return ret_val;</span>
<span class="lineNum">    8956 </span>            : 
<span class="lineNum">    8957 </span><span class="lineNoCov">          0 :         ret_val = em_read_phy_reg(hw, M88E1000_PHY_GEN_CONTROL, &amp;phy_data);</span>
<span class="lineNum">    8958 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">    8959 </span><span class="lineNoCov">          0 :                 return ret_val;</span>
<span class="lineNum">    8960 </span>            : 
<span class="lineNum">    8961 </span><span class="lineNoCov">          0 :         phy_data &amp;= ~M88E1000_PHY_VCO_REG_BIT8;</span>
<span class="lineNum">    8962 </span><span class="lineNoCov">          0 :         ret_val = em_write_phy_reg(hw, M88E1000_PHY_GEN_CONTROL, phy_data);</span>
<span class="lineNum">    8963 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">    8964 </span><span class="lineNoCov">          0 :                 return ret_val;</span>
<span class="lineNum">    8965 </span>            : 
<span class="lineNum">    8966 </span>            :         /* Set PHY register 30, page 4, bit 11 to 1 */
<span class="lineNum">    8967 </span>            : 
<span class="lineNum">    8968 </span><span class="lineNoCov">          0 :         ret_val = em_write_phy_reg(hw, M88E1000_PHY_PAGE_SELECT, 0x0004);</span>
<span class="lineNum">    8969 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">    8970 </span><span class="lineNoCov">          0 :                 return ret_val;</span>
<span class="lineNum">    8971 </span>            : 
<span class="lineNum">    8972 </span><span class="lineNoCov">          0 :         ret_val = em_read_phy_reg(hw, M88E1000_PHY_GEN_CONTROL, &amp;phy_data);</span>
<span class="lineNum">    8973 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">    8974 </span><span class="lineNoCov">          0 :                 return ret_val;</span>
<span class="lineNum">    8975 </span>            : 
<span class="lineNum">    8976 </span><span class="lineNoCov">          0 :         phy_data |= M88E1000_PHY_VCO_REG_BIT11;</span>
<span class="lineNum">    8977 </span><span class="lineNoCov">          0 :         ret_val = em_write_phy_reg(hw, M88E1000_PHY_GEN_CONTROL, phy_data);</span>
<span class="lineNum">    8978 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">    8979 </span><span class="lineNoCov">          0 :                 return ret_val;</span>
<span class="lineNum">    8980 </span>            : 
<span class="lineNum">    8981 </span><span class="lineNoCov">          0 :         ret_val = em_write_phy_reg(hw, M88E1000_PHY_PAGE_SELECT, default_page);</span>
<span class="lineNum">    8982 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">    8983 </span><span class="lineNoCov">          0 :                 return ret_val;</span>
<span class="lineNum">    8984 </span>            : 
<span class="lineNum">    8985 </span><span class="lineNoCov">          0 :         return E1000_SUCCESS;</span>
<span class="lineNum">    8986 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    8987 </span>            : 
<span class="lineNum">    8988 </span>            : /*****************************************************************************
<span class="lineNum">    8989 </span>            :  * This function reads the cookie from ARC ram.
<span class="lineNum">    8990 </span>            :  *
<span class="lineNum">    8991 </span>            :  * returns: - E1000_SUCCESS .
<a name="8992"><span class="lineNum">    8992 </span>            :  ****************************************************************************/</a>
<span class="lineNum">    8993 </span>            : STATIC int32_t
<span class="lineNum">    8994 </span><span class="lineNoCov">          0 : em_host_if_read_cookie(struct em_hw *hw, uint8_t *buffer)</span>
<span class="lineNum">    8995 </span>            : {
<span class="lineNum">    8996 </span>            :         uint8_t  i;
<span class="lineNum">    8997 </span>            :         uint32_t offset = E1000_MNG_DHCP_COOKIE_OFFSET;
<span class="lineNum">    8998 </span>            :         uint8_t  length = E1000_MNG_DHCP_COOKIE_LENGTH;
<span class="lineNum">    8999 </span>            :         length = (length &gt;&gt; 2);
<span class="lineNum">    9000 </span>            :         offset = (offset &gt;&gt; 2);
<span class="lineNum">    9001 </span>            : 
<span class="lineNum">    9002 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; length; i++) {</span>
<span class="lineNum">    9003 </span><span class="lineNoCov">          0 :                 *((uint32_t *) buffer + i) =</span>
<span class="lineNum">    9004 </span><span class="lineNoCov">          0 :                     E1000_READ_REG_ARRAY_DWORD(hw, HOST_IF, offset + i);</span>
<span class="lineNum">    9005 </span>            :         }
<span class="lineNum">    9006 </span><span class="lineNoCov">          0 :         return E1000_SUCCESS;</span>
<span class="lineNum">    9007 </span>            : }
<span class="lineNum">    9008 </span>            : 
<span class="lineNum">    9009 </span>            : /*****************************************************************************
<span class="lineNum">    9010 </span>            :  * This function checks whether the HOST IF is enabled for command operaton
<span class="lineNum">    9011 </span>            :  * and also checks whether the previous command is completed.
<span class="lineNum">    9012 </span>            :  * It busy waits in case of previous command is not completed.
<span class="lineNum">    9013 </span>            :  *
<span class="lineNum">    9014 </span>            :  * returns: - E1000_ERR_HOST_INTERFACE_COMMAND in case if is not ready or
<span class="lineNum">    9015 </span>            :  *            timeout
<span class="lineNum">    9016 </span>            :  *          - E1000_SUCCESS for success.
<a name="9017"><span class="lineNum">    9017 </span>            :  ****************************************************************************/</a>
<span class="lineNum">    9018 </span>            : STATIC int32_t
<span class="lineNum">    9019 </span><span class="lineNoCov">          0 : em_mng_enable_host_if(struct em_hw *hw)</span>
<span class="lineNum">    9020 </span>            : {
<span class="lineNum">    9021 </span>            :         uint32_t hicr;
<span class="lineNum">    9022 </span>            :         uint8_t  i;
<span class="lineNum">    9023 </span>            :         /* Check that the host interface is enabled. */
<span class="lineNum">    9024 </span><span class="lineNoCov">          0 :         hicr = E1000_READ_REG(hw, HICR);</span>
<span class="lineNum">    9025 </span><span class="lineNoCov">          0 :         if ((hicr &amp; E1000_HICR_EN) == 0) {</span>
<span class="lineNum">    9026 </span>            :                 DEBUGOUT(&quot;E1000_HOST_EN bit disabled.\n&quot;);
<span class="lineNum">    9027 </span><span class="lineNoCov">          0 :                 return -E1000_ERR_HOST_INTERFACE_COMMAND;</span>
<span class="lineNum">    9028 </span>            :         }
<span class="lineNum">    9029 </span>            :         /* check the previous command is completed */
<span class="lineNum">    9030 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; E1000_MNG_DHCP_COMMAND_TIMEOUT; i++) {</span>
<span class="lineNum">    9031 </span><span class="lineNoCov">          0 :                 hicr = E1000_READ_REG(hw, HICR);</span>
<span class="lineNum">    9032 </span><span class="lineNoCov">          0 :                 if (!(hicr &amp; E1000_HICR_C))</span>
<span class="lineNum">    9033 </span>            :                         break;
<span class="lineNum">    9034 </span><span class="lineNoCov">          0 :                 msec_delay_irq(1);</span>
<span class="lineNum">    9035 </span>            :         }
<span class="lineNum">    9036 </span>            : 
<span class="lineNum">    9037 </span><span class="lineNoCov">          0 :         if (i == E1000_MNG_DHCP_COMMAND_TIMEOUT) {</span>
<span class="lineNum">    9038 </span>            :                 DEBUGOUT(&quot;Previous command timeout failed .\n&quot;);
<span class="lineNum">    9039 </span><span class="lineNoCov">          0 :                 return -E1000_ERR_HOST_INTERFACE_COMMAND;</span>
<span class="lineNum">    9040 </span>            :         }
<span class="lineNum">    9041 </span><span class="lineNoCov">          0 :         return E1000_SUCCESS;</span>
<span class="lineNum">    9042 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    9043 </span>            : 
<span class="lineNum">    9044 </span>            : /*****************************************************************************
<span class="lineNum">    9045 </span>            :  * This function checks the mode of the firmware.
<span class="lineNum">    9046 </span>            :  *
<span class="lineNum">    9047 </span>            :  * returns  - TRUE when the mode is IAMT or FALSE.
<a name="9048"><span class="lineNum">    9048 </span>            :  ****************************************************************************/</a>
<span class="lineNum">    9049 </span>            : boolean_t
<span class="lineNum">    9050 </span><span class="lineNoCov">          0 : em_check_mng_mode(struct em_hw *hw)</span>
<span class="lineNum">    9051 </span>            : {
<span class="lineNum">    9052 </span>            :         uint32_t fwsm;
<span class="lineNum">    9053 </span><span class="lineNoCov">          0 :         fwsm = E1000_READ_REG(hw, FWSM);</span>
<span class="lineNum">    9054 </span>            : 
<span class="lineNum">    9055 </span><span class="lineNoCov">          0 :         if (IS_ICH8(hw-&gt;mac_type)) {</span>
<span class="lineNum">    9056 </span><span class="lineNoCov">          0 :                 if ((fwsm &amp; E1000_FWSM_MODE_MASK) ==</span>
<span class="lineNum">    9057 </span>            :                     (E1000_MNG_ICH_IAMT_MODE &lt;&lt; E1000_FWSM_MODE_SHIFT))
<span class="lineNum">    9058 </span><span class="lineNoCov">          0 :                         return TRUE;</span>
<span class="lineNum">    9059 </span><span class="lineNoCov">          0 :         } else if ((fwsm &amp; E1000_FWSM_MODE_MASK) ==</span>
<span class="lineNum">    9060 </span>            :             (E1000_MNG_IAMT_MODE &lt;&lt; E1000_FWSM_MODE_SHIFT))
<span class="lineNum">    9061 </span><span class="lineNoCov">          0 :                 return TRUE;</span>
<span class="lineNum">    9062 </span>            : 
<span class="lineNum">    9063 </span><span class="lineNoCov">          0 :         return FALSE;</span>
<span class="lineNum">    9064 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    9065 </span>            : 
<span class="lineNum">    9066 </span>            : /*****************************************************************************
<span class="lineNum">    9067 </span>            :  * This function calculates the checksum.
<span class="lineNum">    9068 </span>            :  *
<span class="lineNum">    9069 </span>            :  * returns  - checksum of buffer contents.
<a name="9070"><span class="lineNum">    9070 </span>            :  ****************************************************************************/</a>
<span class="lineNum">    9071 </span>            : STATIC uint8_t
<span class="lineNum">    9072 </span><span class="lineNoCov">          0 : em_calculate_mng_checksum(char *buffer, uint32_t length)</span>
<span class="lineNum">    9073 </span>            : {
<span class="lineNum">    9074 </span>            :         uint8_t  sum = 0;
<span class="lineNum">    9075 </span>            :         uint32_t i;
<span class="lineNum">    9076 </span><span class="lineNoCov">          0 :         if (!buffer)</span>
<span class="lineNum">    9077 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    9078 </span>            : 
<span class="lineNum">    9079 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; length; i++)</span>
<span class="lineNum">    9080 </span><span class="lineNoCov">          0 :                 sum += buffer[i];</span>
<span class="lineNum">    9081 </span>            : 
<span class="lineNum">    9082 </span><span class="lineNoCov">          0 :         return (uint8_t) (0 - sum);</span>
<span class="lineNum">    9083 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    9084 </span>            : 
<span class="lineNum">    9085 </span>            : /*****************************************************************************
<span class="lineNum">    9086 </span>            :  * This function checks whether tx pkt filtering needs to be enabled or not.
<span class="lineNum">    9087 </span>            :  *
<span class="lineNum">    9088 </span>            :  * returns  - TRUE for packet filtering or FALSE.
<a name="9089"><span class="lineNum">    9089 </span>            :  ****************************************************************************/</a>
<span class="lineNum">    9090 </span>            : boolean_t
<span class="lineNum">    9091 </span><span class="lineNoCov">          0 : em_enable_tx_pkt_filtering(struct em_hw *hw)</span>
<span class="lineNum">    9092 </span>            : {
<span class="lineNum">    9093 </span>            :         /* called in init as well as watchdog timer functions */
<span class="lineNum">    9094 </span>            :         int32_t   ret_val, checksum;
<span class="lineNum">    9095 </span>            :         boolean_t tx_filter = FALSE;
<span class="lineNum">    9096 </span><span class="lineNoCov">          0 :         struct em_host_mng_dhcp_cookie *hdr = &amp;(hw-&gt;mng_cookie);</span>
<span class="lineNum">    9097 </span><span class="lineNoCov">          0 :         uint8_t   *buffer = (uint8_t *) &amp; (hw-&gt;mng_cookie);</span>
<span class="lineNum">    9098 </span><span class="lineNoCov">          0 :         if (em_check_mng_mode(hw)) {</span>
<span class="lineNum">    9099 </span><span class="lineNoCov">          0 :                 ret_val = em_mng_enable_host_if(hw);</span>
<span class="lineNum">    9100 </span><span class="lineNoCov">          0 :                 if (ret_val == E1000_SUCCESS) {</span>
<span class="lineNum">    9101 </span><span class="lineNoCov">          0 :                         ret_val = em_host_if_read_cookie(hw, buffer);</span>
<span class="lineNum">    9102 </span><span class="lineNoCov">          0 :                         if (ret_val == E1000_SUCCESS) {</span>
<span class="lineNum">    9103 </span><span class="lineNoCov">          0 :                                 checksum = hdr-&gt;checksum;</span>
<span class="lineNum">    9104 </span><span class="lineNoCov">          0 :                                 hdr-&gt;checksum = 0;</span>
<span class="lineNum">    9105 </span><span class="lineNoCov">          0 :                                 if ((hdr-&gt;signature == E1000_IAMT_SIGNATURE) &amp;&amp;</span>
<span class="lineNum">    9106 </span><span class="lineNoCov">          0 :                                     checksum == em_calculate_mng_checksum(</span>
<span class="lineNum">    9107 </span>            :                                     (char *) buffer, 
<span class="lineNum">    9108 </span>            :                                     E1000_MNG_DHCP_COOKIE_LENGTH)) {
<span class="lineNum">    9109 </span><span class="lineNoCov">          0 :                                         if (hdr-&gt;status &amp;</span>
<span class="lineNum">    9110 </span>            :                                             E1000_MNG_DHCP_COOKIE_STATUS_PARSING_SUPPORT)
<span class="lineNum">    9111 </span><span class="lineNoCov">          0 :                                                 tx_filter = TRUE;</span>
<span class="lineNum">    9112 </span>            :                                 } else
<span class="lineNum">    9113 </span>            :                                         tx_filter = TRUE;
<span class="lineNum">    9114 </span>            :                         } else
<span class="lineNum">    9115 </span>            :                                 tx_filter = TRUE;
<span class="lineNum">    9116 </span>            :                 }
<span class="lineNum">    9117 </span>            :         }
<span class="lineNum">    9118 </span><span class="lineNoCov">          0 :         hw-&gt;tx_pkt_filtering = tx_filter;</span>
<span class="lineNum">    9119 </span><span class="lineNoCov">          0 :         return tx_filter;</span>
<span class="lineNum">    9120 </span>            : }
<a name="9121"><span class="lineNum">    9121 </span>            : </a>
<span class="lineNum">    9122 </span>            : static int32_t
<span class="lineNum">    9123 </span><span class="lineNoCov">          0 : em_polarity_reversal_workaround(struct em_hw *hw)</span>
<span class="lineNum">    9124 </span>            : {
<span class="lineNum">    9125 </span>            :         int32_t  ret_val;
<span class="lineNum">    9126 </span><span class="lineNoCov">          0 :         uint16_t mii_status_reg;</span>
<span class="lineNum">    9127 </span>            :         uint16_t i;
<span class="lineNum">    9128 </span>            :         /* Polarity reversal workaround for forced 10F/10H links. */
<span class="lineNum">    9129 </span>            : 
<span class="lineNum">    9130 </span>            :         /* Disable the transmitter on the PHY */
<span class="lineNum">    9131 </span><span class="lineNoCov">          0 :         ret_val = em_write_phy_reg(hw, M88E1000_PHY_PAGE_SELECT, 0x0019);</span>
<span class="lineNum">    9132 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">    9133 </span><span class="lineNoCov">          0 :                 return ret_val;</span>
<span class="lineNum">    9134 </span><span class="lineNoCov">          0 :         ret_val = em_write_phy_reg(hw, M88E1000_PHY_GEN_CONTROL, 0xFFFF);</span>
<span class="lineNum">    9135 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">    9136 </span><span class="lineNoCov">          0 :                 return ret_val;</span>
<span class="lineNum">    9137 </span>            : 
<span class="lineNum">    9138 </span><span class="lineNoCov">          0 :         ret_val = em_write_phy_reg(hw, M88E1000_PHY_PAGE_SELECT, 0x0000);</span>
<span class="lineNum">    9139 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">    9140 </span><span class="lineNoCov">          0 :                 return ret_val;</span>
<span class="lineNum">    9141 </span>            : 
<span class="lineNum">    9142 </span>            :         /* This loop will early-out if the NO link condition has been met. */
<span class="lineNum">    9143 </span><span class="lineNoCov">          0 :         for (i = PHY_FORCE_TIME; i &gt; 0; i--) {</span>
<span class="lineNum">    9144 </span>            :                 /*
<span class="lineNum">    9145 </span>            :                  * Read the MII Status Register and wait for Link Status bit
<span class="lineNum">    9146 </span>            :                  * to be clear.
<span class="lineNum">    9147 </span>            :                  */
<span class="lineNum">    9148 </span>            : 
<span class="lineNum">    9149 </span><span class="lineNoCov">          0 :                 ret_val = em_read_phy_reg(hw, PHY_STATUS, &amp;mii_status_reg);</span>
<span class="lineNum">    9150 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    9151 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    9152 </span>            : 
<span class="lineNum">    9153 </span><span class="lineNoCov">          0 :                 ret_val = em_read_phy_reg(hw, PHY_STATUS, &amp;mii_status_reg);</span>
<span class="lineNum">    9154 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    9155 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    9156 </span>            : 
<span class="lineNum">    9157 </span><span class="lineNoCov">          0 :                 if ((mii_status_reg &amp; ~MII_SR_LINK_STATUS) == 0)</span>
<span class="lineNum">    9158 </span>            :                         break;
<span class="lineNum">    9159 </span><span class="lineNoCov">          0 :                 msec_delay_irq(100);</span>
<span class="lineNum">    9160 </span>            :         }
<span class="lineNum">    9161 </span>            : 
<span class="lineNum">    9162 </span>            :         /* Recommended delay time after link has been lost */
<span class="lineNum">    9163 </span><span class="lineNoCov">          0 :         msec_delay_irq(1000);</span>
<span class="lineNum">    9164 </span>            : 
<span class="lineNum">    9165 </span>            :         /* Now we will re-enable the transmitter on the PHY */
<span class="lineNum">    9166 </span>            : 
<span class="lineNum">    9167 </span><span class="lineNoCov">          0 :         ret_val = em_write_phy_reg(hw, M88E1000_PHY_PAGE_SELECT, 0x0019);</span>
<span class="lineNum">    9168 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">    9169 </span><span class="lineNoCov">          0 :                 return ret_val;</span>
<span class="lineNum">    9170 </span><span class="lineNoCov">          0 :         msec_delay_irq(50);</span>
<span class="lineNum">    9171 </span><span class="lineNoCov">          0 :         ret_val = em_write_phy_reg(hw, M88E1000_PHY_GEN_CONTROL, 0xFFF0);</span>
<span class="lineNum">    9172 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">    9173 </span><span class="lineNoCov">          0 :                 return ret_val;</span>
<span class="lineNum">    9174 </span><span class="lineNoCov">          0 :         msec_delay_irq(50);</span>
<span class="lineNum">    9175 </span><span class="lineNoCov">          0 :         ret_val = em_write_phy_reg(hw, M88E1000_PHY_GEN_CONTROL, 0xFF00);</span>
<span class="lineNum">    9176 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">    9177 </span><span class="lineNoCov">          0 :                 return ret_val;</span>
<span class="lineNum">    9178 </span><span class="lineNoCov">          0 :         msec_delay_irq(50);</span>
<span class="lineNum">    9179 </span><span class="lineNoCov">          0 :         ret_val = em_write_phy_reg(hw, M88E1000_PHY_GEN_CONTROL, 0x0000);</span>
<span class="lineNum">    9180 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">    9181 </span><span class="lineNoCov">          0 :                 return ret_val;</span>
<span class="lineNum">    9182 </span>            : 
<span class="lineNum">    9183 </span><span class="lineNoCov">          0 :         ret_val = em_write_phy_reg(hw, M88E1000_PHY_PAGE_SELECT, 0x0000);</span>
<span class="lineNum">    9184 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">    9185 </span><span class="lineNoCov">          0 :                 return ret_val;</span>
<span class="lineNum">    9186 </span>            : 
<span class="lineNum">    9187 </span>            :         /* This loop will early-out if the link condition has been met. */
<span class="lineNum">    9188 </span><span class="lineNoCov">          0 :         for (i = PHY_FORCE_TIME; i &gt; 0; i--) {</span>
<span class="lineNum">    9189 </span>            :                 /*
<span class="lineNum">    9190 </span>            :                  * Read the MII Status Register and wait for Link Status bit
<span class="lineNum">    9191 </span>            :                  * to be set.
<span class="lineNum">    9192 </span>            :                  */
<span class="lineNum">    9193 </span>            : 
<span class="lineNum">    9194 </span><span class="lineNoCov">          0 :                 ret_val = em_read_phy_reg(hw, PHY_STATUS, &amp;mii_status_reg);</span>
<span class="lineNum">    9195 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    9196 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    9197 </span>            : 
<span class="lineNum">    9198 </span><span class="lineNoCov">          0 :                 ret_val = em_read_phy_reg(hw, PHY_STATUS, &amp;mii_status_reg);</span>
<span class="lineNum">    9199 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    9200 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    9201 </span>            : 
<span class="lineNum">    9202 </span><span class="lineNoCov">          0 :                 if (mii_status_reg &amp; MII_SR_LINK_STATUS)</span>
<span class="lineNum">    9203 </span>            :                         break;
<span class="lineNum">    9204 </span><span class="lineNoCov">          0 :                 msec_delay_irq(100);</span>
<span class="lineNum">    9205 </span>            :         }
<span class="lineNum">    9206 </span><span class="lineNoCov">          0 :         return E1000_SUCCESS;</span>
<span class="lineNum">    9207 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    9208 </span>            : 
<span class="lineNum">    9209 </span>            : /******************************************************************************
<span class="lineNum">    9210 </span>            :  *
<span class="lineNum">    9211 </span>            :  * Disables PCI-Express master access.
<span class="lineNum">    9212 </span>            :  *
<span class="lineNum">    9213 </span>            :  * hw: Struct containing variables accessed by shared code
<span class="lineNum">    9214 </span>            :  *
<span class="lineNum">    9215 </span>            :  * returns: - none.
<span class="lineNum">    9216 </span>            :  *
<a name="9217"><span class="lineNum">    9217 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    9218 </span>            : STATIC void
<span class="lineNum">    9219 </span><span class="lineNoCov">          0 : em_set_pci_express_master_disable(struct em_hw *hw)</span>
<span class="lineNum">    9220 </span>            : {
<span class="lineNum">    9221 </span>            :         uint32_t ctrl;
<span class="lineNum">    9222 </span>            :         DEBUGFUNC(&quot;em_set_pci_express_master_disable&quot;);
<span class="lineNum">    9223 </span>            : 
<span class="lineNum">    9224 </span><span class="lineNoCov">          0 :         if (hw-&gt;bus_type != em_bus_type_pci_express)</span>
<span class="lineNum">    9225 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    9226 </span>            : 
<span class="lineNum">    9227 </span><span class="lineNoCov">          0 :         ctrl = E1000_READ_REG(hw, CTRL);</span>
<span class="lineNum">    9228 </span><span class="lineNoCov">          0 :         ctrl |= E1000_CTRL_GIO_MASTER_DISABLE;</span>
<span class="lineNum">    9229 </span><span class="lineNoCov">          0 :         E1000_WRITE_REG(hw, CTRL, ctrl);</span>
<span class="lineNum">    9230 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    9231 </span>            : 
<span class="lineNum">    9232 </span>            : /******************************************************************************
<span class="lineNum">    9233 </span>            :  *
<span class="lineNum">    9234 </span>            :  * Disables PCI-Express master access and verifies there are no pending 
<span class="lineNum">    9235 </span>            :  * requests
<span class="lineNum">    9236 </span>            :  *
<span class="lineNum">    9237 </span>            :  * hw: Struct containing variables accessed by shared code
<span class="lineNum">    9238 </span>            :  *
<span class="lineNum">    9239 </span>            :  * returns: - E1000_ERR_MASTER_REQUESTS_PENDING if master disable bit hasn't
<span class="lineNum">    9240 </span>            :  *            caused the master requests to be disabled.
<span class="lineNum">    9241 </span>            :  *            E1000_SUCCESS master requests disabled.
<span class="lineNum">    9242 </span>            :  *
<a name="9243"><span class="lineNum">    9243 </span>            :  ******************************************************************************/</a>
<span class="lineNum">    9244 </span>            : int32_t
<span class="lineNum">    9245 </span><span class="lineNoCov">          0 : em_disable_pciex_master(struct em_hw *hw)</span>
<span class="lineNum">    9246 </span>            : {
<span class="lineNum">    9247 </span>            :         int32_t timeout = MASTER_DISABLE_TIMEOUT;       /* 80ms */
<span class="lineNum">    9248 </span>            :         DEBUGFUNC(&quot;em_disable_pciex_master&quot;);
<span class="lineNum">    9249 </span>            : 
<span class="lineNum">    9250 </span><span class="lineNoCov">          0 :         if (hw-&gt;bus_type != em_bus_type_pci_express)</span>
<span class="lineNum">    9251 </span><span class="lineNoCov">          0 :                 return E1000_SUCCESS;</span>
<span class="lineNum">    9252 </span>            : 
<span class="lineNum">    9253 </span><span class="lineNoCov">          0 :         em_set_pci_express_master_disable(hw);</span>
<span class="lineNum">    9254 </span>            : 
<span class="lineNum">    9255 </span><span class="lineNoCov">          0 :         while (timeout) {</span>
<span class="lineNum">    9256 </span><span class="lineNoCov">          0 :                 if (!(E1000_READ_REG(hw, STATUS) &amp; </span>
<span class="lineNum">    9257 </span>            :                     E1000_STATUS_GIO_MASTER_ENABLE))
<span class="lineNum">    9258 </span>            :                         break;
<span class="lineNum">    9259 </span>            :                 else
<span class="lineNum">    9260 </span><span class="lineNoCov">          0 :                         usec_delay(100);</span>
<span class="lineNum">    9261 </span><span class="lineNoCov">          0 :                 timeout--;</span>
<span class="lineNum">    9262 </span>            :         }
<span class="lineNum">    9263 </span>            : 
<span class="lineNum">    9264 </span><span class="lineNoCov">          0 :         if (!timeout) {</span>
<span class="lineNum">    9265 </span>            :                 DEBUGOUT(&quot;Master requests are pending.\n&quot;);
<span class="lineNum">    9266 </span><span class="lineNoCov">          0 :                 return -E1000_ERR_MASTER_REQUESTS_PENDING;</span>
<span class="lineNum">    9267 </span>            :         }
<span class="lineNum">    9268 </span><span class="lineNoCov">          0 :         return E1000_SUCCESS;</span>
<span class="lineNum">    9269 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    9270 </span>            : 
<span class="lineNum">    9271 </span>            : /******************************************************************************
<span class="lineNum">    9272 </span>            :  *
<span class="lineNum">    9273 </span>            :  * Check for EEPROM Auto Read bit done.
<span class="lineNum">    9274 </span>            :  *
<span class="lineNum">    9275 </span>            :  * hw: Struct containing variables accessed by shared code
<span class="lineNum">    9276 </span>            :  *
<span class="lineNum">    9277 </span>            :  * returns: - E1000_ERR_RESET if fail to reset MAC
<span class="lineNum">    9278 </span>            :  *            E1000_SUCCESS at any other case.
<span class="lineNum">    9279 </span>            :  *
<a name="9280"><span class="lineNum">    9280 </span>            :  ******************************************************************************/</a>
<span class="lineNum">    9281 </span>            : STATIC int32_t
<span class="lineNum">    9282 </span><span class="lineNoCov">          0 : em_get_auto_rd_done(struct em_hw *hw)</span>
<span class="lineNum">    9283 </span>            : {
<span class="lineNum">    9284 </span>            :         int32_t timeout = AUTO_READ_DONE_TIMEOUT;
<span class="lineNum">    9285 </span>            :         DEBUGFUNC(&quot;em_get_auto_rd_done&quot;);
<span class="lineNum">    9286 </span>            : 
<span class="lineNum">    9287 </span><span class="lineNoCov">          0 :         switch (hw-&gt;mac_type) {</span>
<span class="lineNum">    9288 </span>            :         default:
<span class="lineNum">    9289 </span><span class="lineNoCov">          0 :                 msec_delay(5);</span>
<span class="lineNum">    9290 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    9291 </span>            :         case em_82571:
<span class="lineNum">    9292 </span>            :         case em_82572:
<span class="lineNum">    9293 </span>            :         case em_82573:
<span class="lineNum">    9294 </span>            :         case em_82574:
<span class="lineNum">    9295 </span>            :         case em_82575:
<span class="lineNum">    9296 </span>            :         case em_82580:
<span class="lineNum">    9297 </span>            :         case em_80003es2lan:
<span class="lineNum">    9298 </span>            :         case em_i210:
<span class="lineNum">    9299 </span>            :         case em_i350:
<span class="lineNum">    9300 </span>            :         case em_ich8lan:
<span class="lineNum">    9301 </span>            :         case em_ich9lan:
<span class="lineNum">    9302 </span>            :         case em_ich10lan:
<span class="lineNum">    9303 </span>            :         case em_pchlan:
<span class="lineNum">    9304 </span>            :         case em_pch2lan:
<span class="lineNum">    9305 </span>            :         case em_pch_lpt:
<span class="lineNum">    9306 </span>            :         case em_pch_spt:
<span class="lineNum">    9307 </span>            :         case em_pch_cnp:
<span class="lineNum">    9308 </span><span class="lineNoCov">          0 :                 while (timeout) {</span>
<span class="lineNum">    9309 </span><span class="lineNoCov">          0 :                         if (E1000_READ_REG(hw, EECD) &amp; E1000_EECD_AUTO_RD)</span>
<span class="lineNum">    9310 </span>            :                                 break;
<span class="lineNum">    9311 </span>            :                         else
<span class="lineNum">    9312 </span><span class="lineNoCov">          0 :                                 msec_delay(1);</span>
<span class="lineNum">    9313 </span><span class="lineNoCov">          0 :                         timeout--;</span>
<span class="lineNum">    9314 </span>            :                 }
<span class="lineNum">    9315 </span>            : 
<span class="lineNum">    9316 </span><span class="lineNoCov">          0 :                 if (!timeout) {</span>
<span class="lineNum">    9317 </span>            :                         DEBUGOUT(&quot;Auto read by HW from EEPROM has not&quot;
<span class="lineNum">    9318 </span>            :                             &quot; completed.\n&quot;);
<span class="lineNum">    9319 </span><span class="lineNoCov">          0 :                         return -E1000_ERR_RESET;</span>
<span class="lineNum">    9320 </span>            :                 }
<span class="lineNum">    9321 </span>            :                 break;
<span class="lineNum">    9322 </span>            :         }
<span class="lineNum">    9323 </span>            :         /*
<span class="lineNum">    9324 </span>            :          * PHY configuration from NVM just starts after EECD_AUTO_RD sets to
<span class="lineNum">    9325 </span>            :          * high. Need to wait for PHY configuration completion before
<span class="lineNum">    9326 </span>            :          * accessing NVM and PHY.
<span class="lineNum">    9327 </span>            :          */
<span class="lineNum">    9328 </span><span class="lineNoCov">          0 :         if ((hw-&gt;mac_type == em_82573) || (hw-&gt;mac_type == em_82574))</span>
<span class="lineNum">    9329 </span><span class="lineNoCov">          0 :                 msec_delay(25);</span>
<span class="lineNum">    9330 </span>            : 
<span class="lineNum">    9331 </span><span class="lineNoCov">          0 :         return E1000_SUCCESS;</span>
<span class="lineNum">    9332 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    9333 </span>            : 
<span class="lineNum">    9334 </span>            : /***************************************************************************
<span class="lineNum">    9335 </span>            :  * Checks if the PHY configuration is done
<span class="lineNum">    9336 </span>            :  *
<span class="lineNum">    9337 </span>            :  * hw: Struct containing variables accessed by shared code
<span class="lineNum">    9338 </span>            :  *
<span class="lineNum">    9339 </span>            :  * returns: - E1000_ERR_RESET if fail to reset MAC
<span class="lineNum">    9340 </span>            :  *            E1000_SUCCESS at any other case.
<span class="lineNum">    9341 </span>            :  *
<a name="9342"><span class="lineNum">    9342 </span>            :  ***************************************************************************/</a>
<span class="lineNum">    9343 </span>            : STATIC int32_t
<span class="lineNum">    9344 </span><span class="lineNoCov">          0 : em_get_phy_cfg_done(struct em_hw *hw)</span>
<span class="lineNum">    9345 </span>            : {
<span class="lineNum">    9346 </span>            :         int32_t  timeout = PHY_CFG_TIMEOUT;
<span class="lineNum">    9347 </span>            :         uint32_t cfg_mask = E1000_NVM_CFG_DONE_PORT_0;
<span class="lineNum">    9348 </span>            :         DEBUGFUNC(&quot;em_get_phy_cfg_done&quot;);
<span class="lineNum">    9349 </span>            : 
<span class="lineNum">    9350 </span><span class="lineNoCov">          0 :         switch (hw-&gt;mac_type) {</span>
<span class="lineNum">    9351 </span>            :         default:
<span class="lineNum">    9352 </span><span class="lineNoCov">          0 :                 msec_delay_irq(10);</span>
<span class="lineNum">    9353 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    9354 </span>            :         case em_80003es2lan:
<span class="lineNum">    9355 </span>            :         case em_82575:
<span class="lineNum">    9356 </span>            :         case em_82580:
<span class="lineNum">    9357 </span>            :         case em_i350:
<span class="lineNum">    9358 </span><span class="lineNoCov">          0 :                 switch (hw-&gt;bus_func) {</span>
<span class="lineNum">    9359 </span>            :                 case 1:
<span class="lineNum">    9360 </span>            :                         cfg_mask = E1000_NVM_CFG_DONE_PORT_1;
<span class="lineNum">    9361 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    9362 </span>            :                 case 2:
<span class="lineNum">    9363 </span>            :                         cfg_mask = E1000_NVM_CFG_DONE_PORT_2;
<span class="lineNum">    9364 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    9365 </span>            :                 case 3:
<span class="lineNum">    9366 </span>            :                         cfg_mask = E1000_NVM_CFG_DONE_PORT_3;
<span class="lineNum">    9367 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    9368 </span>            :                 }
<span class="lineNum">    9369 </span>            :                 /* FALLTHROUGH */
<span class="lineNum">    9370 </span>            :         case em_82571:
<span class="lineNum">    9371 </span>            :         case em_82572:
<span class="lineNum">    9372 </span><span class="lineNoCov">          0 :                 while (timeout) {</span>
<span class="lineNum">    9373 </span><span class="lineNoCov">          0 :                         if (E1000_READ_REG(hw, EEMNGCTL) &amp; cfg_mask)</span>
<span class="lineNum">    9374 </span>            :                                 break;
<span class="lineNum">    9375 </span>            :                         else
<span class="lineNum">    9376 </span><span class="lineNoCov">          0 :                                 msec_delay(1);</span>
<span class="lineNum">    9377 </span><span class="lineNoCov">          0 :                         timeout--;</span>
<span class="lineNum">    9378 </span>            :                 }
<span class="lineNum">    9379 </span>            :                 if (!timeout) {
<span class="lineNum">    9380 </span>            :                         DEBUGOUT(&quot;MNG configuration cycle has not completed.&quot;
<span class="lineNum">    9381 </span>            :                             &quot;\n&quot;);
<span class="lineNum">    9382 </span>            :                 }
<span class="lineNum">    9383 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    9384 </span>            :         }
<span class="lineNum">    9385 </span>            : 
<span class="lineNum">    9386 </span><span class="lineNoCov">          0 :         return E1000_SUCCESS;</span>
<span class="lineNum">    9387 </span>            : }
<span class="lineNum">    9388 </span>            : 
<span class="lineNum">    9389 </span>            : /***************************************************************************
<span class="lineNum">    9390 </span>            :  *
<span class="lineNum">    9391 </span>            :  * Using the combination of SMBI and SWESMBI semaphore bits when resetting
<span class="lineNum">    9392 </span>            :  * adapter or Eeprom access.
<span class="lineNum">    9393 </span>            :  *
<span class="lineNum">    9394 </span>            :  * hw: Struct containing variables accessed by shared code
<span class="lineNum">    9395 </span>            :  *
<span class="lineNum">    9396 </span>            :  * returns: - E1000_ERR_EEPROM if fail to access EEPROM.
<span class="lineNum">    9397 </span>            :  *            E1000_SUCCESS at any other case.
<span class="lineNum">    9398 </span>            :  *
<a name="9399"><span class="lineNum">    9399 </span>            :  ***************************************************************************/</a>
<span class="lineNum">    9400 </span>            : STATIC int32_t
<span class="lineNum">    9401 </span><span class="lineNoCov">          0 : em_get_hw_eeprom_semaphore(struct em_hw *hw)</span>
<span class="lineNum">    9402 </span>            : {
<span class="lineNum">    9403 </span>            :         int32_t  timeout;
<span class="lineNum">    9404 </span>            :         uint32_t swsm;
<span class="lineNum">    9405 </span>            :         DEBUGFUNC(&quot;em_get_hw_eeprom_semaphore&quot;);
<span class="lineNum">    9406 </span>            : 
<span class="lineNum">    9407 </span><span class="lineNoCov">          0 :         if (!hw-&gt;eeprom_semaphore_present)</span>
<span class="lineNum">    9408 </span><span class="lineNoCov">          0 :                 return E1000_SUCCESS;</span>
<span class="lineNum">    9409 </span>            : 
<span class="lineNum">    9410 </span><span class="lineNoCov">          0 :         if (hw-&gt;mac_type == em_80003es2lan) {</span>
<span class="lineNum">    9411 </span>            :                 /* Get the SW semaphore. */
<span class="lineNum">    9412 </span><span class="lineNoCov">          0 :                 if (em_get_software_semaphore(hw) != E1000_SUCCESS)</span>
<span class="lineNum">    9413 </span><span class="lineNoCov">          0 :                         return -E1000_ERR_EEPROM;</span>
<span class="lineNum">    9414 </span>            :         }
<span class="lineNum">    9415 </span>            :         /* Get the FW semaphore. */
<span class="lineNum">    9416 </span><span class="lineNoCov">          0 :         timeout = hw-&gt;eeprom.word_size + 1;</span>
<span class="lineNum">    9417 </span><span class="lineNoCov">          0 :         while (timeout) {</span>
<span class="lineNum">    9418 </span><span class="lineNoCov">          0 :                 swsm = E1000_READ_REG(hw, SWSM);</span>
<span class="lineNum">    9419 </span><span class="lineNoCov">          0 :                 swsm |= E1000_SWSM_SWESMBI;</span>
<span class="lineNum">    9420 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG(hw, SWSM, swsm);</span>
<span class="lineNum">    9421 </span>            :                 /* if we managed to set the bit we got the semaphore. */
<span class="lineNum">    9422 </span><span class="lineNoCov">          0 :                 swsm = E1000_READ_REG(hw, SWSM);</span>
<span class="lineNum">    9423 </span><span class="lineNoCov">          0 :                 if (swsm &amp; E1000_SWSM_SWESMBI)</span>
<span class="lineNum">    9424 </span>            :                         break;
<span class="lineNum">    9425 </span>            : 
<span class="lineNum">    9426 </span><span class="lineNoCov">          0 :                 usec_delay(50);</span>
<span class="lineNum">    9427 </span><span class="lineNoCov">          0 :                 timeout--;</span>
<span class="lineNum">    9428 </span>            :         }
<span class="lineNum">    9429 </span>            : 
<span class="lineNum">    9430 </span><span class="lineNoCov">          0 :         if (!timeout) {</span>
<span class="lineNum">    9431 </span>            :                 /* Release semaphores */
<span class="lineNum">    9432 </span><span class="lineNoCov">          0 :                 em_put_hw_eeprom_semaphore(hw);</span>
<span class="lineNum">    9433 </span>            :                 DEBUGOUT(&quot;Driver can't access the Eeprom - SWESMBI bit is set.&quot;
<span class="lineNum">    9434 </span>            :                     &quot;\n&quot;);
<span class="lineNum">    9435 </span><span class="lineNoCov">          0 :                 return -E1000_ERR_EEPROM;</span>
<span class="lineNum">    9436 </span>            :         }
<span class="lineNum">    9437 </span><span class="lineNoCov">          0 :         return E1000_SUCCESS;</span>
<span class="lineNum">    9438 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    9439 </span>            : 
<span class="lineNum">    9440 </span>            : /***************************************************************************
<span class="lineNum">    9441 </span>            :  * This function clears HW semaphore bits.
<span class="lineNum">    9442 </span>            :  *
<span class="lineNum">    9443 </span>            :  * hw: Struct containing variables accessed by shared code
<span class="lineNum">    9444 </span>            :  *
<span class="lineNum">    9445 </span>            :  * returns: - None.
<span class="lineNum">    9446 </span>            :  *
<a name="9447"><span class="lineNum">    9447 </span>            :  ***************************************************************************/</a>
<span class="lineNum">    9448 </span>            : STATIC void
<span class="lineNum">    9449 </span><span class="lineNoCov">          0 : em_put_hw_eeprom_semaphore(struct em_hw *hw)</span>
<span class="lineNum">    9450 </span>            : {
<span class="lineNum">    9451 </span>            :         uint32_t swsm;
<span class="lineNum">    9452 </span>            :         DEBUGFUNC(&quot;em_put_hw_eeprom_semaphore&quot;);
<span class="lineNum">    9453 </span>            : 
<span class="lineNum">    9454 </span><span class="lineNoCov">          0 :         if (!hw-&gt;eeprom_semaphore_present)</span>
<span class="lineNum">    9455 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    9456 </span>            : 
<span class="lineNum">    9457 </span><span class="lineNoCov">          0 :         swsm = E1000_READ_REG(hw, SWSM);</span>
<span class="lineNum">    9458 </span><span class="lineNoCov">          0 :         if (hw-&gt;mac_type == em_80003es2lan) {</span>
<span class="lineNum">    9459 </span>            :                 /* Release both semaphores. */
<span class="lineNum">    9460 </span><span class="lineNoCov">          0 :                 swsm &amp;= ~(E1000_SWSM_SMBI | E1000_SWSM_SWESMBI);</span>
<span class="lineNum">    9461 </span><span class="lineNoCov">          0 :         } else</span>
<span class="lineNum">    9462 </span><span class="lineNoCov">          0 :                 swsm &amp;= ~(E1000_SWSM_SWESMBI);</span>
<span class="lineNum">    9463 </span><span class="lineNoCov">          0 :         E1000_WRITE_REG(hw, SWSM, swsm);</span>
<span class="lineNum">    9464 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    9465 </span>            : 
<span class="lineNum">    9466 </span>            : /***************************************************************************
<span class="lineNum">    9467 </span>            :  *
<span class="lineNum">    9468 </span>            :  * Obtaining software semaphore bit (SMBI) before resetting PHY.
<span class="lineNum">    9469 </span>            :  *
<span class="lineNum">    9470 </span>            :  * hw: Struct containing variables accessed by shared code
<span class="lineNum">    9471 </span>            :  *
<span class="lineNum">    9472 </span>            :  * returns: - E1000_ERR_RESET if fail to obtain semaphore.
<span class="lineNum">    9473 </span>            :  *            E1000_SUCCESS at any other case.
<span class="lineNum">    9474 </span>            :  *
<a name="9475"><span class="lineNum">    9475 </span>            :  ***************************************************************************/</a>
<span class="lineNum">    9476 </span>            : STATIC int32_t
<span class="lineNum">    9477 </span><span class="lineNoCov">          0 : em_get_software_semaphore(struct em_hw *hw)</span>
<span class="lineNum">    9478 </span>            : {
<span class="lineNum">    9479 </span><span class="lineNoCov">          0 :         int32_t  timeout = hw-&gt;eeprom.word_size + 1;</span>
<span class="lineNum">    9480 </span>            :         uint32_t swsm;
<span class="lineNum">    9481 </span>            :         DEBUGFUNC(&quot;em_get_software_semaphore&quot;);
<span class="lineNum">    9482 </span>            : 
<span class="lineNum">    9483 </span><span class="lineNoCov">          0 :         if (hw-&gt;mac_type != em_80003es2lan)</span>
<span class="lineNum">    9484 </span><span class="lineNoCov">          0 :                 return E1000_SUCCESS;</span>
<span class="lineNum">    9485 </span>            : 
<span class="lineNum">    9486 </span><span class="lineNoCov">          0 :         while (timeout) {</span>
<span class="lineNum">    9487 </span><span class="lineNoCov">          0 :                 swsm = E1000_READ_REG(hw, SWSM);</span>
<span class="lineNum">    9488 </span>            :                 /*
<span class="lineNum">    9489 </span>            :                  * If SMBI bit cleared, it is now set and we hold the
<span class="lineNum">    9490 </span>            :                  * semaphore
<span class="lineNum">    9491 </span>            :                  */
<span class="lineNum">    9492 </span><span class="lineNoCov">          0 :                 if (!(swsm &amp; E1000_SWSM_SMBI))</span>
<span class="lineNum">    9493 </span>            :                         break;
<span class="lineNum">    9494 </span><span class="lineNoCov">          0 :                 msec_delay_irq(1);</span>
<span class="lineNum">    9495 </span><span class="lineNoCov">          0 :                 timeout--;</span>
<span class="lineNum">    9496 </span>            :         }
<span class="lineNum">    9497 </span>            : 
<span class="lineNum">    9498 </span><span class="lineNoCov">          0 :         if (!timeout) {</span>
<span class="lineNum">    9499 </span>            :                 DEBUGOUT(&quot;Driver can't access device - SMBI bit is set.\n&quot;);
<span class="lineNum">    9500 </span><span class="lineNoCov">          0 :                 return -E1000_ERR_RESET;</span>
<span class="lineNum">    9501 </span>            :         }
<span class="lineNum">    9502 </span><span class="lineNoCov">          0 :         return E1000_SUCCESS;</span>
<span class="lineNum">    9503 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    9504 </span>            : 
<span class="lineNum">    9505 </span>            : /***************************************************************************
<span class="lineNum">    9506 </span>            :  *
<span class="lineNum">    9507 </span>            :  * Release semaphore bit (SMBI).
<span class="lineNum">    9508 </span>            :  *
<span class="lineNum">    9509 </span>            :  * hw: Struct containing variables accessed by shared code
<span class="lineNum">    9510 </span>            :  *
<a name="9511"><span class="lineNum">    9511 </span>            :  ***************************************************************************/</a>
<span class="lineNum">    9512 </span>            : STATIC void
<span class="lineNum">    9513 </span><span class="lineNoCov">          0 : em_release_software_semaphore(struct em_hw *hw)</span>
<span class="lineNum">    9514 </span>            : {
<span class="lineNum">    9515 </span>            :         uint32_t swsm;
<span class="lineNum">    9516 </span>            :         DEBUGFUNC(&quot;em_release_software_semaphore&quot;);
<span class="lineNum">    9517 </span>            : 
<span class="lineNum">    9518 </span><span class="lineNoCov">          0 :         if (hw-&gt;mac_type != em_80003es2lan)</span>
<span class="lineNum">    9519 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    9520 </span>            : 
<span class="lineNum">    9521 </span><span class="lineNoCov">          0 :         swsm = E1000_READ_REG(hw, SWSM);</span>
<span class="lineNum">    9522 </span>            :         /* Release the SW semaphores. */
<span class="lineNum">    9523 </span><span class="lineNoCov">          0 :         swsm &amp;= ~E1000_SWSM_SMBI;</span>
<span class="lineNum">    9524 </span><span class="lineNoCov">          0 :         E1000_WRITE_REG(hw, SWSM, swsm);</span>
<span class="lineNum">    9525 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    9526 </span>            : 
<span class="lineNum">    9527 </span>            : /******************************************************************************
<span class="lineNum">    9528 </span>            :  * Checks if PHY reset is blocked due to SOL/IDER session, for example.
<span class="lineNum">    9529 </span>            :  * Returning E1000_BLK_PHY_RESET isn't necessarily an error.  But it's up to
<span class="lineNum">    9530 </span>            :  * the caller to figure out how to deal with it.
<span class="lineNum">    9531 </span>            :  *
<span class="lineNum">    9532 </span>            :  * hw - Struct containing variables accessed by shared code
<span class="lineNum">    9533 </span>            :  *
<span class="lineNum">    9534 </span>            :  * returns: - E1000_BLK_PHY_RESET
<span class="lineNum">    9535 </span>            :  *            E1000_SUCCESS
<span class="lineNum">    9536 </span>            :  *
<a name="9537"><span class="lineNum">    9537 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    9538 </span>            : int32_t
<span class="lineNum">    9539 </span><span class="lineNoCov">          0 : em_check_phy_reset_block(struct em_hw *hw)</span>
<span class="lineNum">    9540 </span>            : {
<span class="lineNum">    9541 </span>            :         uint32_t manc = 0;
<span class="lineNum">    9542 </span>            :         uint32_t fwsm = 0;
<span class="lineNum">    9543 </span>            :         DEBUGFUNC(&quot;em_check_phy_reset_block\n&quot;);
<span class="lineNum">    9544 </span>            : 
<span class="lineNum">    9545 </span><span class="lineNoCov">          0 :         if (IS_ICH8(hw-&gt;mac_type)) {</span>
<span class="lineNum">    9546 </span>            :                 int i = 0;
<span class="lineNum">    9547 </span>            :                 int blocked = 0;
<span class="lineNum">    9548 </span><span class="lineNoCov">          0 :                 do {</span>
<span class="lineNum">    9549 </span><span class="lineNoCov">          0 :                         fwsm = E1000_READ_REG(hw, FWSM);</span>
<span class="lineNum">    9550 </span><span class="lineNoCov">          0 :                         if (!(fwsm &amp; E1000_FWSM_RSPCIPHY)) {</span>
<span class="lineNum">    9551 </span>            :                                 blocked = 1;
<span class="lineNum">    9552 </span><span class="lineNoCov">          0 :                                 msec_delay(10);</span>
<span class="lineNum">    9553 </span><span class="lineNoCov">          0 :                                 continue;</span>
<span class="lineNum">    9554 </span>            :                         }
<span class="lineNum">    9555 </span>            :                         blocked = 0;
<span class="lineNum">    9556 </span><span class="lineNoCov">          0 :                 } while (blocked &amp;&amp; (i++ &lt; 30));</span>
<span class="lineNum">    9557 </span><span class="lineNoCov">          0 :                 return blocked ? E1000_BLK_PHY_RESET : E1000_SUCCESS;</span>
<span class="lineNum">    9558 </span>            :         }
<span class="lineNum">    9559 </span><span class="lineNoCov">          0 :         if (hw-&gt;mac_type &gt; em_82547_rev_2)</span>
<span class="lineNum">    9560 </span><span class="lineNoCov">          0 :                 manc = E1000_READ_REG(hw, MANC);</span>
<span class="lineNum">    9561 </span><span class="lineNoCov">          0 :         return (manc &amp; E1000_MANC_BLK_PHY_RST_ON_IDE) ?</span>
<span class="lineNum">    9562 </span>            :             E1000_BLK_PHY_RESET : E1000_SUCCESS;
<span class="lineNum">    9563 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    9564 </span>            : 
<span class="lineNum">    9565 </span>            : /******************************************************************************
<span class="lineNum">    9566 </span>            :  * Configure PCI-Ex no-snoop
<span class="lineNum">    9567 </span>            :  *
<span class="lineNum">    9568 </span>            :  * hw - Struct containing variables accessed by shared code.
<span class="lineNum">    9569 </span>            :  * no_snoop - Bitmap of no-snoop events.
<span class="lineNum">    9570 </span>            :  *
<span class="lineNum">    9571 </span>            :  * returns: E1000_SUCCESS
<span class="lineNum">    9572 </span>            :  *
<a name="9573"><span class="lineNum">    9573 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    9574 </span>            : STATIC int32_t
<span class="lineNum">    9575 </span><span class="lineNoCov">          0 : em_set_pci_ex_no_snoop(struct em_hw *hw, uint32_t no_snoop)</span>
<span class="lineNum">    9576 </span>            : {
<span class="lineNum">    9577 </span>            :         uint32_t gcr_reg = 0;
<span class="lineNum">    9578 </span>            :         DEBUGFUNC(&quot;em_set_pci_ex_no_snoop&quot;);
<span class="lineNum">    9579 </span>            : 
<span class="lineNum">    9580 </span><span class="lineNoCov">          0 :         if (hw-&gt;bus_type == em_bus_type_unknown)</span>
<span class="lineNum">    9581 </span><span class="lineNoCov">          0 :                 em_get_bus_info(hw);</span>
<span class="lineNum">    9582 </span>            : 
<span class="lineNum">    9583 </span><span class="lineNoCov">          0 :         if (hw-&gt;bus_type != em_bus_type_pci_express)</span>
<span class="lineNum">    9584 </span><span class="lineNoCov">          0 :                 return E1000_SUCCESS;</span>
<span class="lineNum">    9585 </span>            : 
<span class="lineNum">    9586 </span><span class="lineNoCov">          0 :         if (no_snoop) {</span>
<span class="lineNum">    9587 </span><span class="lineNoCov">          0 :                 gcr_reg = E1000_READ_REG(hw, GCR);</span>
<span class="lineNum">    9588 </span><span class="lineNoCov">          0 :                 gcr_reg &amp;= ~(PCI_EX_NO_SNOOP_ALL);</span>
<span class="lineNum">    9589 </span><span class="lineNoCov">          0 :                 gcr_reg |= no_snoop;</span>
<span class="lineNum">    9590 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG(hw, GCR, gcr_reg);</span>
<span class="lineNum">    9591 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    9592 </span><span class="lineNoCov">          0 :         if (IS_ICH8(hw-&gt;mac_type)) {</span>
<span class="lineNum">    9593 </span>            :                 uint32_t ctrl_ext;
<span class="lineNum">    9594 </span><span class="lineNoCov">          0 :                 ctrl_ext = E1000_READ_REG(hw, CTRL_EXT);</span>
<span class="lineNum">    9595 </span><span class="lineNoCov">          0 :                 ctrl_ext |= E1000_CTRL_EXT_RO_DIS;</span>
<span class="lineNum">    9596 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG(hw, CTRL_EXT, ctrl_ext);</span>
<span class="lineNum">    9597 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    9598 </span><span class="lineNoCov">          0 :         return E1000_SUCCESS;</span>
<span class="lineNum">    9599 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    9600 </span>            : 
<span class="lineNum">    9601 </span>            : /***************************************************************************
<span class="lineNum">    9602 </span>            :  *
<span class="lineNum">    9603 </span>            :  * Get software semaphore FLAG bit (SWFLAG).
<span class="lineNum">    9604 </span>            :  * SWFLAG is used to synchronize the access to all shared resource between
<span class="lineNum">    9605 </span>            :  * SW, FW and HW.
<span class="lineNum">    9606 </span>            :  *
<span class="lineNum">    9607 </span>            :  * hw: Struct containing variables accessed by shared code
<span class="lineNum">    9608 </span>            :  *
<a name="9609"><span class="lineNum">    9609 </span>            :  ***************************************************************************/</a>
<span class="lineNum">    9610 </span>            : STATIC int32_t
<span class="lineNum">    9611 </span><span class="lineNoCov">          0 : em_get_software_flag(struct em_hw *hw)</span>
<span class="lineNum">    9612 </span>            : {
<span class="lineNum">    9613 </span>            :         int32_t  timeout = PHY_CFG_TIMEOUT;
<span class="lineNum">    9614 </span>            :         uint32_t extcnf_ctrl;
<span class="lineNum">    9615 </span>            :         DEBUGFUNC(&quot;em_get_software_flag&quot;);
<span class="lineNum">    9616 </span>            : 
<span class="lineNum">    9617 </span><span class="lineNoCov">          0 :         if (IS_ICH8(hw-&gt;mac_type)) {</span>
<span class="lineNum">    9618 </span><span class="lineNoCov">          0 :                 if (hw-&gt;sw_flag) {</span>
<span class="lineNum">    9619 </span><span class="lineNoCov">          0 :                         hw-&gt;sw_flag++;</span>
<span class="lineNum">    9620 </span><span class="lineNoCov">          0 :                         return E1000_SUCCESS;</span>
<span class="lineNum">    9621 </span>            :                 }
<span class="lineNum">    9622 </span><span class="lineNoCov">          0 :                 while (timeout) {</span>
<span class="lineNum">    9623 </span><span class="lineNoCov">          0 :                         extcnf_ctrl = E1000_READ_REG(hw, EXTCNF_CTRL);</span>
<span class="lineNum">    9624 </span><span class="lineNoCov">          0 :                         if (!(extcnf_ctrl &amp; E1000_EXTCNF_CTRL_SWFLAG))</span>
<span class="lineNum">    9625 </span>            :                                 break;
<span class="lineNum">    9626 </span><span class="lineNoCov">          0 :                         msec_delay_irq(1);</span>
<span class="lineNum">    9627 </span><span class="lineNoCov">          0 :                         timeout--;</span>
<span class="lineNum">    9628 </span>            :                 }
<span class="lineNum">    9629 </span><span class="lineNoCov">          0 :                 if (!timeout) {</span>
<span class="lineNum">    9630 </span><span class="lineNoCov">          0 :                         printf(&quot;%s: SW has already locked the resource?\n&quot;,</span>
<span class="lineNum">    9631 </span>            :                             __func__);
<span class="lineNum">    9632 </span><span class="lineNoCov">          0 :                         return -E1000_ERR_CONFIG;</span>
<span class="lineNum">    9633 </span>            :                 }
<span class="lineNum">    9634 </span>            :                 timeout = SW_FLAG_TIMEOUT;
<span class="lineNum">    9635 </span><span class="lineNoCov">          0 :                 extcnf_ctrl |= E1000_EXTCNF_CTRL_SWFLAG;</span>
<span class="lineNum">    9636 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG(hw, EXTCNF_CTRL, extcnf_ctrl);</span>
<span class="lineNum">    9637 </span>            : 
<span class="lineNum">    9638 </span><span class="lineNoCov">          0 :                 while (timeout) {</span>
<span class="lineNum">    9639 </span><span class="lineNoCov">          0 :                         extcnf_ctrl = E1000_READ_REG(hw, EXTCNF_CTRL);</span>
<span class="lineNum">    9640 </span><span class="lineNoCov">          0 :                         if (extcnf_ctrl &amp; E1000_EXTCNF_CTRL_SWFLAG)</span>
<span class="lineNum">    9641 </span>            :                                 break;
<span class="lineNum">    9642 </span><span class="lineNoCov">          0 :                         msec_delay_irq(1);</span>
<span class="lineNum">    9643 </span><span class="lineNoCov">          0 :                         timeout--;</span>
<span class="lineNum">    9644 </span>            :                 }
<span class="lineNum">    9645 </span>            : 
<span class="lineNum">    9646 </span><span class="lineNoCov">          0 :                 if (!timeout) {</span>
<span class="lineNum">    9647 </span><span class="lineNoCov">          0 :                         printf(&quot;Failed to acquire the semaphore, FW or HW &quot;</span>
<span class="lineNum">    9648 </span>            :                             &quot;has it: FWSM=0x%8.8x EXTCNF_CTRL=0x%8.8x)\n&quot;,
<span class="lineNum">    9649 </span><span class="lineNoCov">          0 :                             E1000_READ_REG(hw, FWSM), extcnf_ctrl);</span>
<span class="lineNum">    9650 </span><span class="lineNoCov">          0 :                         extcnf_ctrl &amp;= ~E1000_EXTCNF_CTRL_SWFLAG;</span>
<span class="lineNum">    9651 </span><span class="lineNoCov">          0 :                         E1000_WRITE_REG(hw, EXTCNF_CTRL, extcnf_ctrl);</span>
<span class="lineNum">    9652 </span><span class="lineNoCov">          0 :                         return -E1000_ERR_CONFIG;</span>
<span class="lineNum">    9653 </span>            :                 }
<span class="lineNum">    9654 </span>            :         }
<span class="lineNum">    9655 </span><span class="lineNoCov">          0 :         hw-&gt;sw_flag++;</span>
<span class="lineNum">    9656 </span><span class="lineNoCov">          0 :         return E1000_SUCCESS;</span>
<span class="lineNum">    9657 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    9658 </span>            : 
<span class="lineNum">    9659 </span>            : /***************************************************************************
<span class="lineNum">    9660 </span>            :  *
<span class="lineNum">    9661 </span>            :  * Release software semaphore FLAG bit (SWFLAG).
<span class="lineNum">    9662 </span>            :  * SWFLAG is used to synchronize the access to all shared resource between
<span class="lineNum">    9663 </span>            :  * SW, FW and HW.
<span class="lineNum">    9664 </span>            :  *
<span class="lineNum">    9665 </span>            :  * hw: Struct containing variables accessed by shared code
<span class="lineNum">    9666 </span>            :  *
<a name="9667"><span class="lineNum">    9667 </span>            :  ***************************************************************************/</a>
<span class="lineNum">    9668 </span>            : STATIC void
<span class="lineNum">    9669 </span><span class="lineNoCov">          0 : em_release_software_flag(struct em_hw *hw)</span>
<span class="lineNum">    9670 </span>            : {
<span class="lineNum">    9671 </span>            :         uint32_t extcnf_ctrl;
<span class="lineNum">    9672 </span>            :         DEBUGFUNC(&quot;em_release_software_flag&quot;);
<span class="lineNum">    9673 </span>            : 
<span class="lineNum">    9674 </span><span class="lineNoCov">          0 :         if (IS_ICH8(hw-&gt;mac_type)) {</span>
<span class="lineNum">    9675 </span><span class="lineNoCov">          0 :                 KASSERT(hw-&gt;sw_flag &gt; 0);</span>
<span class="lineNum">    9676 </span><span class="lineNoCov">          0 :                 if (--hw-&gt;sw_flag &gt; 0)</span>
<span class="lineNum">    9677 </span><span class="lineNoCov">          0 :                         return;</span>
<span class="lineNum">    9678 </span><span class="lineNoCov">          0 :                 extcnf_ctrl = E1000_READ_REG(hw, EXTCNF_CTRL);</span>
<span class="lineNum">    9679 </span><span class="lineNoCov">          0 :                 extcnf_ctrl &amp;= ~E1000_EXTCNF_CTRL_SWFLAG;</span>
<span class="lineNum">    9680 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG(hw, EXTCNF_CTRL, extcnf_ctrl);</span>
<span class="lineNum">    9681 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    9682 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    9683 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    9684 </span>            : 
<span class="lineNum">    9685 </span>            : /**
<span class="lineNum">    9686 </span>            :  *  em_valid_nvm_bank_detect_ich8lan - finds out the valid bank 0 or 1
<span class="lineNum">    9687 </span>            :  *  @hw: pointer to the HW structure
<span class="lineNum">    9688 </span>            :  *  @bank:  pointer to the variable that returns the active bank
<span class="lineNum">    9689 </span>            :  *
<span class="lineNum">    9690 </span>            :  *  Reads signature byte from the NVM using the flash access registers.
<span class="lineNum">    9691 </span>            :  *  Word 0x13 bits 15:14 = 10b indicate a valid signature for that bank.
<a name="9692"><span class="lineNum">    9692 </span>            :  **/</a>
<span class="lineNum">    9693 </span>            : int32_t
<span class="lineNum">    9694 </span><span class="lineNoCov">          0 : em_valid_nvm_bank_detect_ich8lan(struct em_hw *hw, uint32_t *bank)</span>
<span class="lineNum">    9695 </span>            : {
<span class="lineNum">    9696 </span>            :         uint32_t eecd;
<span class="lineNum">    9697 </span><span class="lineNoCov">          0 :         uint32_t bank1_offset = hw-&gt;flash_bank_size * sizeof(uint16_t);</span>
<span class="lineNum">    9698 </span>            :         uint32_t act_offset = E1000_ICH_NVM_SIG_WORD * 2 + 1;
<span class="lineNum">    9699 </span><span class="lineNoCov">          0 :         uint32_t nvm_dword = 0;</span>
<span class="lineNum">    9700 </span><span class="lineNoCov">          0 :         uint8_t sig_byte = 0;</span>
<span class="lineNum">    9701 </span>            :         int32_t ret_val;
<span class="lineNum">    9702 </span>            : 
<span class="lineNum">    9703 </span>            :         DEBUGFUNC(&quot;em_valid_nvm_bank_detect_ich8lan&quot;);
<span class="lineNum">    9704 </span>            : 
<span class="lineNum">    9705 </span><span class="lineNoCov">          0 :         switch (hw-&gt;mac_type) {</span>
<span class="lineNum">    9706 </span>            :         case em_pch_spt:
<span class="lineNum">    9707 </span>            :         case em_pch_cnp:
<span class="lineNum">    9708 </span><span class="lineNoCov">          0 :                 bank1_offset = hw-&gt;flash_bank_size * 2;</span>
<span class="lineNum">    9709 </span>            :                 act_offset = E1000_ICH_NVM_SIG_WORD * 2;
<span class="lineNum">    9710 </span>            : 
<span class="lineNum">    9711 </span>            :                 /* set bank to 0 in case flash read fails. */
<span class="lineNum">    9712 </span><span class="lineNoCov">          0 :                 *bank = 0;</span>
<span class="lineNum">    9713 </span>            : 
<span class="lineNum">    9714 </span>            :                 /* Check bank 0 */
<span class="lineNum">    9715 </span><span class="lineNoCov">          0 :                 ret_val = em_read_ich8_dword(hw, act_offset, &amp;nvm_dword);</span>
<span class="lineNum">    9716 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    9717 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    9718 </span><span class="lineNoCov">          0 :                 sig_byte = (uint8_t)((nvm_dword &amp; 0xFF00) &gt;&gt; 8);</span>
<span class="lineNum">    9719 </span><span class="lineNoCov">          0 :                 if ((sig_byte &amp; E1000_ICH_NVM_VALID_SIG_MASK) ==</span>
<span class="lineNum">    9720 </span>            :                     E1000_ICH_NVM_SIG_VALUE) {
<span class="lineNum">    9721 </span><span class="lineNoCov">          0 :                         *bank = 0;</span>
<span class="lineNum">    9722 </span><span class="lineNoCov">          0 :                         return 0;</span>
<span class="lineNum">    9723 </span>            :                 }
<span class="lineNum">    9724 </span>            : 
<span class="lineNum">    9725 </span>            :                 /* Check bank 1 */
<span class="lineNum">    9726 </span><span class="lineNoCov">          0 :                 ret_val = em_read_ich8_dword(hw, act_offset + bank1_offset,</span>
<span class="lineNum">    9727 </span>            :                     &amp;nvm_dword);
<span class="lineNum">    9728 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    9729 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    9730 </span><span class="lineNoCov">          0 :                 sig_byte = (uint8_t)((nvm_dword &amp; 0xFF00) &gt;&gt; 8);</span>
<span class="lineNum">    9731 </span><span class="lineNoCov">          0 :                 if ((sig_byte &amp; E1000_ICH_NVM_VALID_SIG_MASK) ==</span>
<span class="lineNum">    9732 </span>            :                     E1000_ICH_NVM_SIG_VALUE) {
<span class="lineNum">    9733 </span><span class="lineNoCov">          0 :                         *bank = 1;</span>
<span class="lineNum">    9734 </span><span class="lineNoCov">          0 :                         return 0;</span>
<span class="lineNum">    9735 </span>            :                 }
<span class="lineNum">    9736 </span>            : 
<span class="lineNum">    9737 </span>            :                 DEBUGOUT(&quot;ERROR: No valid NVM bank present\n&quot;);
<span class="lineNum">    9738 </span><span class="lineNoCov">          0 :                 return -1;</span>
<span class="lineNum">    9739 </span>            :         case em_ich8lan:
<span class="lineNum">    9740 </span>            :         case em_ich9lan:
<span class="lineNum">    9741 </span><span class="lineNoCov">          0 :                 eecd = E1000_READ_REG(hw, EECD);</span>
<span class="lineNum">    9742 </span><span class="lineNoCov">          0 :                 if ((eecd &amp; E1000_EECD_SEC1VAL_VALID_MASK) ==</span>
<span class="lineNum">    9743 </span>            :                     E1000_EECD_SEC1VAL_VALID_MASK) {
<span class="lineNum">    9744 </span><span class="lineNoCov">          0 :                         if (eecd &amp; E1000_EECD_SEC1VAL)</span>
<span class="lineNum">    9745 </span><span class="lineNoCov">          0 :                                 *bank = 1;</span>
<span class="lineNum">    9746 </span>            :                         else
<span class="lineNum">    9747 </span><span class="lineNoCov">          0 :                                 *bank = 0;</span>
<span class="lineNum">    9748 </span>            : 
<span class="lineNum">    9749 </span><span class="lineNoCov">          0 :                         return E1000_SUCCESS;</span>
<span class="lineNum">    9750 </span>            :                 }
<span class="lineNum">    9751 </span>            :                 DEBUGOUT(&quot;Unable to determine valid NVM bank via EEC - reading flash signature\n&quot;);
<span class="lineNum">    9752 </span>            :                 /* fall-thru */
<span class="lineNum">    9753 </span>            :         default:
<span class="lineNum">    9754 </span>            :                 /* set bank to 0 in case flash read fails */
<span class="lineNum">    9755 </span><span class="lineNoCov">          0 :                 *bank = 0;</span>
<span class="lineNum">    9756 </span>            : 
<span class="lineNum">    9757 </span>            :                 /* Check bank 0 */
<span class="lineNum">    9758 </span><span class="lineNoCov">          0 :                 ret_val = em_read_ich8_byte(hw, act_offset,</span>
<span class="lineNum">    9759 </span>            :                                                         &amp;sig_byte);
<span class="lineNum">    9760 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    9761 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    9762 </span><span class="lineNoCov">          0 :                 if ((sig_byte &amp; E1000_ICH_NVM_VALID_SIG_MASK) ==</span>
<span class="lineNum">    9763 </span>            :                     E1000_ICH_NVM_SIG_VALUE) {
<span class="lineNum">    9764 </span><span class="lineNoCov">          0 :                         *bank = 0;</span>
<span class="lineNum">    9765 </span><span class="lineNoCov">          0 :                         return E1000_SUCCESS;</span>
<span class="lineNum">    9766 </span>            :                 }
<span class="lineNum">    9767 </span>            : 
<span class="lineNum">    9768 </span>            :                 /* Check bank 1 */
<span class="lineNum">    9769 </span><span class="lineNoCov">          0 :                 ret_val = em_read_ich8_byte(hw, act_offset +</span>
<span class="lineNum">    9770 </span>            :                                                         bank1_offset,
<span class="lineNum">    9771 </span>            :                                                         &amp;sig_byte);
<span class="lineNum">    9772 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">    9773 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">    9774 </span><span class="lineNoCov">          0 :                 if ((sig_byte &amp; E1000_ICH_NVM_VALID_SIG_MASK) ==</span>
<span class="lineNum">    9775 </span>            :                     E1000_ICH_NVM_SIG_VALUE) {
<span class="lineNum">    9776 </span><span class="lineNoCov">          0 :                         *bank = 1;</span>
<span class="lineNum">    9777 </span><span class="lineNoCov">          0 :                         return E1000_SUCCESS;</span>
<span class="lineNum">    9778 </span>            :                 }
<span class="lineNum">    9779 </span>            : 
<span class="lineNum">    9780 </span>            :                 DEBUGOUT(&quot;ERROR: No valid NVM bank present\n&quot;);
<span class="lineNum">    9781 </span><span class="lineNoCov">          0 :                 return -1;</span>
<span class="lineNum">    9782 </span>            :         }
<span class="lineNum">    9783 </span><span class="lineNoCov">          0 : }</span>
<a name="9784"><span class="lineNum">    9784 </span>            : </a>
<span class="lineNum">    9785 </span>            : STATIC int32_t
<span class="lineNum">    9786 </span><span class="lineNoCov">          0 : em_read_eeprom_spt(struct em_hw *hw, uint16_t offset, uint16_t words,</span>
<span class="lineNum">    9787 </span>            :     uint16_t *data)
<span class="lineNum">    9788 </span>            : {
<span class="lineNum">    9789 </span>            :         int32_t  error = E1000_SUCCESS;
<span class="lineNum">    9790 </span><span class="lineNoCov">          0 :         uint32_t flash_bank = 0;</span>
<span class="lineNum">    9791 </span>            :         uint32_t act_offset = 0;
<span class="lineNum">    9792 </span>            :         uint32_t bank_offset = 0;
<span class="lineNum">    9793 </span><span class="lineNoCov">          0 :         uint32_t dword = 0;</span>
<span class="lineNum">    9794 </span>            :         uint16_t i = 0, add;
<span class="lineNum">    9795 </span>            : 
<span class="lineNum">    9796 </span>            :         /*
<span class="lineNum">    9797 </span>            :          * We need to know which is the valid flash bank.  In the event that
<span class="lineNum">    9798 </span>            :          * we didn't allocate eeprom_shadow_ram, we may not be managing
<span class="lineNum">    9799 </span>            :          * flash_bank.  So it cannot be trusted and needs to be updated with
<span class="lineNum">    9800 </span>            :          * each read.
<span class="lineNum">    9801 </span>            :          */
<span class="lineNum">    9802 </span>            : 
<span class="lineNum">    9803 </span><span class="lineNoCov">          0 :         if (hw-&gt;mac_type &lt; em_pch_spt)</span>
<span class="lineNum">    9804 </span><span class="lineNoCov">          0 :                 return -E1000_ERR_EEPROM;</span>
<span class="lineNum">    9805 </span>            : 
<span class="lineNum">    9806 </span><span class="lineNoCov">          0 :         error = em_get_software_flag(hw);</span>
<span class="lineNum">    9807 </span><span class="lineNoCov">          0 :         if (error != E1000_SUCCESS)</span>
<span class="lineNum">    9808 </span><span class="lineNoCov">          0 :                 return error;</span>
<span class="lineNum">    9809 </span>            : 
<span class="lineNum">    9810 </span><span class="lineNoCov">          0 :         error = em_valid_nvm_bank_detect_ich8lan(hw, &amp;flash_bank);</span>
<span class="lineNum">    9811 </span><span class="lineNoCov">          0 :         if (error != E1000_SUCCESS) {</span>
<span class="lineNum">    9812 </span>            :                 DEBUGOUT(&quot;Could not detect valid bank, assuming bank 0\n&quot;);
<span class="lineNum">    9813 </span><span class="lineNoCov">          0 :                 flash_bank = 0;</span>
<span class="lineNum">    9814 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    9815 </span>            : 
<span class="lineNum">    9816 </span>            :         /*
<span class="lineNum">    9817 </span>            :          * Adjust offset appropriately if we're on bank 1 - adjust for word
<span class="lineNum">    9818 </span>            :          * size
<span class="lineNum">    9819 </span>            :          */
<span class="lineNum">    9820 </span><span class="lineNoCov">          0 :         bank_offset = flash_bank * (hw-&gt;flash_bank_size * 2);</span>
<span class="lineNum">    9821 </span>            : 
<span class="lineNum">    9822 </span><span class="lineNoCov">          0 :         for (i = add = 0; i &lt; words; i += add) {</span>
<span class="lineNum">    9823 </span><span class="lineNoCov">          0 :                 if ((offset + i) % 2) {</span>
<span class="lineNum">    9824 </span>            :                         add = 1;
<span class="lineNum">    9825 </span><span class="lineNoCov">          0 :                         if (hw-&gt;eeprom_shadow_ram != NULL</span>
<span class="lineNum">    9826 </span><span class="lineNoCov">          0 :                             &amp;&amp; hw-&gt;eeprom_shadow_ram[offset + i].modified) {</span>
<span class="lineNum">    9827 </span><span class="lineNoCov">          0 :                                 data[i] =</span>
<span class="lineNum">    9828 </span><span class="lineNoCov">          0 :                                     hw-&gt;eeprom_shadow_ram[offset+i].eeprom_word;</span>
<span class="lineNum">    9829 </span><span class="lineNoCov">          0 :                                 continue;</span>
<span class="lineNum">    9830 </span>            :                         }
<span class="lineNum">    9831 </span><span class="lineNoCov">          0 :                         act_offset = bank_offset + (offset + i - 1) * 2;</span>
<span class="lineNum">    9832 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    9833 </span>            :                         add = 2;
<span class="lineNum">    9834 </span><span class="lineNoCov">          0 :                         if (hw-&gt;eeprom_shadow_ram != NULL</span>
<span class="lineNum">    9835 </span><span class="lineNoCov">          0 :                             &amp;&amp; hw-&gt;eeprom_shadow_ram[offset+i].modified</span>
<span class="lineNum">    9836 </span><span class="lineNoCov">          0 :                             &amp;&amp; hw-&gt;eeprom_shadow_ram[offset+i+1].modified) {</span>
<span class="lineNum">    9837 </span><span class="lineNoCov">          0 :                                 data[i] = hw-&gt;eeprom_shadow_ram[offset+i].eeprom_word;</span>
<span class="lineNum">    9838 </span><span class="lineNoCov">          0 :                                 data[i+1] = hw-&gt;eeprom_shadow_ram[offset+i+1].eeprom_word;</span>
<span class="lineNum">    9839 </span><span class="lineNoCov">          0 :                                 continue;</span>
<span class="lineNum">    9840 </span>            :                         }
<span class="lineNum">    9841 </span><span class="lineNoCov">          0 :                         act_offset = bank_offset + (offset + i) * 2;</span>
<span class="lineNum">    9842 </span>            :                 }
<span class="lineNum">    9843 </span><span class="lineNoCov">          0 :                 error = em_read_ich8_dword(hw, act_offset, &amp;dword);</span>
<span class="lineNum">    9844 </span><span class="lineNoCov">          0 :                 if (error != E1000_SUCCESS)</span>
<span class="lineNum">    9845 </span>            :                         break;
<span class="lineNum">    9846 </span><span class="lineNoCov">          0 :                 if (hw-&gt;eeprom_shadow_ram != NULL</span>
<span class="lineNum">    9847 </span><span class="lineNoCov">          0 :                     &amp;&amp; hw-&gt;eeprom_shadow_ram[offset+i].modified) {</span>
<span class="lineNum">    9848 </span><span class="lineNoCov">          0 :                         data[i] = hw-&gt;eeprom_shadow_ram[offset+i].eeprom_word;</span>
<span class="lineNum">    9849 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    9850 </span><span class="lineNoCov">          0 :                         if (add == 1)</span>
<span class="lineNum">    9851 </span><span class="lineNoCov">          0 :                                 data[i] = dword &gt;&gt; 16;</span>
<span class="lineNum">    9852 </span>            :                         else
<span class="lineNum">    9853 </span><span class="lineNoCov">          0 :                                 data[i] = dword &amp; 0xFFFFUL;</span>
<span class="lineNum">    9854 </span>            :                 }
<span class="lineNum">    9855 </span><span class="lineNoCov">          0 :                 if (add == 1 || words-i == 1)</span>
<span class="lineNum">    9856 </span>            :                         continue;
<span class="lineNum">    9857 </span><span class="lineNoCov">          0 :                 if (hw-&gt;eeprom_shadow_ram != NULL</span>
<span class="lineNum">    9858 </span><span class="lineNoCov">          0 :                     &amp;&amp; hw-&gt;eeprom_shadow_ram[offset+i+1].modified) {</span>
<span class="lineNum">    9859 </span><span class="lineNoCov">          0 :                         data[i+1] =</span>
<span class="lineNum">    9860 </span><span class="lineNoCov">          0 :                             hw-&gt;eeprom_shadow_ram[offset+i+1].eeprom_word;</span>
<span class="lineNum">    9861 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    9862 </span><span class="lineNoCov">          0 :                         data[i+1] = dword &gt;&gt; 16;</span>
<span class="lineNum">    9863 </span>            :                 }
<span class="lineNum">    9864 </span>            :         }
<span class="lineNum">    9865 </span>            : 
<span class="lineNum">    9866 </span><span class="lineNoCov">          0 :         em_release_software_flag(hw);</span>
<span class="lineNum">    9867 </span>            : 
<span class="lineNum">    9868 </span><span class="lineNoCov">          0 :         return error;</span>
<span class="lineNum">    9869 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    9870 </span>            : 
<span class="lineNum">    9871 </span>            : /******************************************************************************
<span class="lineNum">    9872 </span>            :  * Reads a 16 bit word or words from the EEPROM using the ICH8's flash access
<span class="lineNum">    9873 </span>            :  * register.
<span class="lineNum">    9874 </span>            :  *
<span class="lineNum">    9875 </span>            :  * hw - Struct containing variables accessed by shared code
<span class="lineNum">    9876 </span>            :  * offset - offset of word in the EEPROM to read
<span class="lineNum">    9877 </span>            :  * data - word read from the EEPROM
<span class="lineNum">    9878 </span>            :  * words - number of words to read
<a name="9879"><span class="lineNum">    9879 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    9880 </span>            : STATIC int32_t
<span class="lineNum">    9881 </span><span class="lineNoCov">          0 : em_read_eeprom_ich8(struct em_hw *hw, uint16_t offset, uint16_t words,</span>
<span class="lineNum">    9882 </span>            :     uint16_t *data)
<span class="lineNum">    9883 </span>            : {
<span class="lineNum">    9884 </span>            :         int32_t  error = E1000_SUCCESS;
<span class="lineNum">    9885 </span><span class="lineNoCov">          0 :         uint32_t flash_bank = 0;</span>
<span class="lineNum">    9886 </span>            :         uint32_t act_offset = 0;
<span class="lineNum">    9887 </span>            :         uint32_t bank_offset = 0;
<span class="lineNum">    9888 </span><span class="lineNoCov">          0 :         uint16_t word = 0;</span>
<span class="lineNum">    9889 </span>            :         uint16_t i = 0;
<span class="lineNum">    9890 </span>            :         /*
<span class="lineNum">    9891 </span>            :          * We need to know which is the valid flash bank.  In the event that
<span class="lineNum">    9892 </span>            :          * we didn't allocate eeprom_shadow_ram, we may not be managing
<span class="lineNum">    9893 </span>            :          * flash_bank.  So it cannot be trusted and needs to be updated with
<span class="lineNum">    9894 </span>            :          * each read.
<span class="lineNum">    9895 </span>            :          */
<span class="lineNum">    9896 </span>            : 
<span class="lineNum">    9897 </span><span class="lineNoCov">          0 :         if (hw-&gt;mac_type &gt;= em_pch_spt)</span>
<span class="lineNum">    9898 </span><span class="lineNoCov">          0 :                 return em_read_eeprom_spt(hw, offset, words, data);</span>
<span class="lineNum">    9899 </span>            : 
<span class="lineNum">    9900 </span><span class="lineNoCov">          0 :         error = em_get_software_flag(hw);</span>
<span class="lineNum">    9901 </span><span class="lineNoCov">          0 :         if (error != E1000_SUCCESS)</span>
<span class="lineNum">    9902 </span><span class="lineNoCov">          0 :                 return error;</span>
<span class="lineNum">    9903 </span>            : 
<span class="lineNum">    9904 </span><span class="lineNoCov">          0 :         error = em_valid_nvm_bank_detect_ich8lan(hw, &amp;flash_bank);</span>
<span class="lineNum">    9905 </span><span class="lineNoCov">          0 :         if (error != E1000_SUCCESS) {</span>
<span class="lineNum">    9906 </span>            :                 DEBUGOUT(&quot;Could not detect valid bank, assuming bank 0\n&quot;);
<span class="lineNum">    9907 </span><span class="lineNoCov">          0 :                 flash_bank = 0;</span>
<span class="lineNum">    9908 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    9909 </span>            : 
<span class="lineNum">    9910 </span>            :         /*
<span class="lineNum">    9911 </span>            :          * Adjust offset appropriately if we're on bank 1 - adjust for word
<span class="lineNum">    9912 </span>            :          * size
<span class="lineNum">    9913 </span>            :          */
<span class="lineNum">    9914 </span><span class="lineNoCov">          0 :         bank_offset = flash_bank * (hw-&gt;flash_bank_size * 2);</span>
<span class="lineNum">    9915 </span>            : 
<span class="lineNum">    9916 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; words; i++) {</span>
<span class="lineNum">    9917 </span><span class="lineNoCov">          0 :                 if (hw-&gt;eeprom_shadow_ram != NULL &amp;&amp;</span>
<span class="lineNum">    9918 </span><span class="lineNoCov">          0 :                     hw-&gt;eeprom_shadow_ram[offset + i].modified == TRUE) {</span>
<span class="lineNum">    9919 </span><span class="lineNoCov">          0 :                         data[i] =</span>
<span class="lineNum">    9920 </span><span class="lineNoCov">          0 :                             hw-&gt;eeprom_shadow_ram[offset + i].eeprom_word;</span>
<span class="lineNum">    9921 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    9922 </span>            :                         /* The NVM part needs a byte offset, hence * 2 */
<span class="lineNum">    9923 </span><span class="lineNoCov">          0 :                         act_offset = bank_offset + ((offset + i) * 2);</span>
<span class="lineNum">    9924 </span><span class="lineNoCov">          0 :                         error = em_read_ich8_word(hw, act_offset, &amp;word);</span>
<span class="lineNum">    9925 </span><span class="lineNoCov">          0 :                         if (error != E1000_SUCCESS)</span>
<span class="lineNum">    9926 </span>            :                                 break;
<span class="lineNum">    9927 </span><span class="lineNoCov">          0 :                         data[i] = word;</span>
<span class="lineNum">    9928 </span>            :                 }
<span class="lineNum">    9929 </span>            :         }
<span class="lineNum">    9930 </span>            : 
<span class="lineNum">    9931 </span><span class="lineNoCov">          0 :         em_release_software_flag(hw);</span>
<span class="lineNum">    9932 </span>            : 
<span class="lineNum">    9933 </span><span class="lineNoCov">          0 :         return error;</span>
<span class="lineNum">    9934 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    9935 </span>            : 
<span class="lineNum">    9936 </span>            : /******************************************************************************
<span class="lineNum">    9937 </span>            :  * Writes a 16 bit word or words to the EEPROM using the ICH8's flash access
<span class="lineNum">    9938 </span>            :  * register.  Actually, writes are written to the shadow ram cache in the hw
<span class="lineNum">    9939 </span>            :  * structure hw-&gt;em_shadow_ram.  em_commit_shadow_ram flushes this to
<span class="lineNum">    9940 </span>            :  * the NVM, which occurs when the NVM checksum is updated.
<span class="lineNum">    9941 </span>            :  *
<span class="lineNum">    9942 </span>            :  * hw - Struct containing variables accessed by shared code
<span class="lineNum">    9943 </span>            :  * offset - offset of word in the EEPROM to write
<span class="lineNum">    9944 </span>            :  * words - number of words to write
<span class="lineNum">    9945 </span>            :  * data - words to write to the EEPROM
<a name="9946"><span class="lineNum">    9946 </span>            :  *****************************************************************************/</a>
<span class="lineNum">    9947 </span>            : STATIC int32_t
<span class="lineNum">    9948 </span><span class="lineNoCov">          0 : em_write_eeprom_ich8(struct em_hw *hw, uint16_t offset, uint16_t words,</span>
<span class="lineNum">    9949 </span>            :     uint16_t *data)
<span class="lineNum">    9950 </span>            : {
<span class="lineNum">    9951 </span>            :         uint32_t i = 0;
<span class="lineNum">    9952 </span>            :         int32_t  error = E1000_SUCCESS;
<span class="lineNum">    9953 </span><span class="lineNoCov">          0 :         error = em_get_software_flag(hw);</span>
<span class="lineNum">    9954 </span><span class="lineNoCov">          0 :         if (error != E1000_SUCCESS)</span>
<span class="lineNum">    9955 </span><span class="lineNoCov">          0 :                 return error;</span>
<span class="lineNum">    9956 </span>            :         /*
<span class="lineNum">    9957 </span>            :          * A driver can write to the NVM only if it has eeprom_shadow_ram
<span class="lineNum">    9958 </span>            :          * allocated.  Subsequent reads to the modified words are read from
<span class="lineNum">    9959 </span>            :          * this cached structure as well.  Writes will only go into this
<span class="lineNum">    9960 </span>            :          * cached structure unless it's followed by a call to
<span class="lineNum">    9961 </span>            :          * em_update_eeprom_checksum() where it will commit the changes and
<span class="lineNum">    9962 </span>            :          * clear the &quot;modified&quot; field.
<span class="lineNum">    9963 </span>            :          */
<span class="lineNum">    9964 </span><span class="lineNoCov">          0 :         if (hw-&gt;eeprom_shadow_ram != NULL) {</span>
<span class="lineNum">    9965 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; words; i++) {</span>
<span class="lineNum">    9966 </span><span class="lineNoCov">          0 :                         if ((offset + i) &lt; E1000_SHADOW_RAM_WORDS) {</span>
<span class="lineNum">    9967 </span><span class="lineNoCov">          0 :                                 hw-&gt;eeprom_shadow_ram[offset + i].modified =</span>
<span class="lineNum">    9968 </span>            :                                     TRUE;
<span class="lineNum">    9969 </span><span class="lineNoCov">          0 :                                 hw-&gt;eeprom_shadow_ram[offset + i].eeprom_word =</span>
<span class="lineNum">    9970 </span><span class="lineNoCov">          0 :                                     data[i];</span>
<span class="lineNum">    9971 </span>            :                         } else {
<span class="lineNum">    9972 </span>            :                                 error = -E1000_ERR_EEPROM;
<span class="lineNum">    9973 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    9974 </span>            :                         }
<span class="lineNum">    9975 </span>            :                 }
<span class="lineNum">    9976 </span>            :         } else {
<span class="lineNum">    9977 </span>            :                 /*
<span class="lineNum">    9978 </span>            :                  * Drivers have the option to not allocate eeprom_shadow_ram
<span class="lineNum">    9979 </span>            :                  * as long as they don't perform any NVM writes.  An attempt
<span class="lineNum">    9980 </span>            :                  * in doing so will result in this error.
<span class="lineNum">    9981 </span>            :                  */
<span class="lineNum">    9982 </span>            :                 error = -E1000_ERR_EEPROM;
<span class="lineNum">    9983 </span>            :         }
<span class="lineNum">    9984 </span>            : 
<span class="lineNum">    9985 </span><span class="lineNoCov">          0 :         em_release_software_flag(hw);</span>
<span class="lineNum">    9986 </span>            : 
<span class="lineNum">    9987 </span><span class="lineNoCov">          0 :         return error;</span>
<span class="lineNum">    9988 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    9989 </span>            : 
<span class="lineNum">    9990 </span>            : /******************************************************************************
<span class="lineNum">    9991 </span>            :  * This function does initial flash setup so that a new read/write/erase cycle
<span class="lineNum">    9992 </span>            :  * can be started.
<span class="lineNum">    9993 </span>            :  *
<span class="lineNum">    9994 </span>            :  * hw - The pointer to the hw structure
<a name="9995"><span class="lineNum">    9995 </span>            :  ****************************************************************************/</a>
<span class="lineNum">    9996 </span>            : STATIC int32_t
<span class="lineNum">    9997 </span><span class="lineNoCov">          0 : em_ich8_cycle_init(struct em_hw *hw)</span>
<span class="lineNum">    9998 </span>            : {
<span class="lineNum">    9999 </span>            :         union ich8_hws_flash_status hsfsts;
<span class="lineNum">   10000 </span>            :         int32_t error = E1000_ERR_EEPROM;
<span class="lineNum">   10001 </span>            :         int32_t i = 0;
<span class="lineNum">   10002 </span>            :         DEBUGFUNC(&quot;em_ich8_cycle_init&quot;);
<span class="lineNum">   10003 </span>            : 
<span class="lineNum">   10004 </span><span class="lineNoCov">          0 :         if (hw-&gt;mac_type &gt;= em_pch_spt)</span>
<span class="lineNum">   10005 </span><span class="lineNoCov">          0 :                 hsfsts.regval = E1000_READ_ICH_FLASH_REG32(hw,</span>
<span class="lineNum">   10006 </span><span class="lineNoCov">          0 :                     ICH_FLASH_HSFSTS) &amp; 0xFFFFUL;</span>
<span class="lineNum">   10007 </span>            :         else
<span class="lineNum">   10008 </span><span class="lineNoCov">          0 :                 hsfsts.regval = E1000_READ_ICH_FLASH_REG16(hw,</span>
<span class="lineNum">   10009 </span>            :                     ICH_FLASH_HSFSTS);
<span class="lineNum">   10010 </span>            : 
<span class="lineNum">   10011 </span>            :         /* May be check the Flash Des Valid bit in Hw status */
<span class="lineNum">   10012 </span><span class="lineNoCov">          0 :         if (hsfsts.hsf_status.fldesvalid == 0) {</span>
<span class="lineNum">   10013 </span>            :                 DEBUGOUT(&quot;Flash descriptor invalid.  SW Sequencing must be&quot;
<span class="lineNum">   10014 </span>            :                     &quot; used.&quot;);
<span class="lineNum">   10015 </span><span class="lineNoCov">          0 :                 return error;</span>
<span class="lineNum">   10016 </span>            :         }
<span class="lineNum">   10017 </span>            :         /* Clear FCERR in Hw status by writing 1 */
<span class="lineNum">   10018 </span>            :         /* Clear DAEL in Hw status by writing a 1 */
<span class="lineNum">   10019 </span><span class="lineNoCov">          0 :         hsfsts.hsf_status.flcerr = 1;</span>
<span class="lineNum">   10020 </span><span class="lineNoCov">          0 :         hsfsts.hsf_status.dael = 1;</span>
<span class="lineNum">   10021 </span><span class="lineNoCov">          0 :         if (hw-&gt;mac_type &gt;= em_pch_spt)</span>
<span class="lineNum">   10022 </span><span class="lineNoCov">          0 :                 E1000_WRITE_ICH_FLASH_REG32(hw, ICH_FLASH_HSFSTS,</span>
<span class="lineNum">   10023 </span>            :                     hsfsts.regval &amp; 0xFFFFUL);
<span class="lineNum">   10024 </span>            :         else
<span class="lineNum">   10025 </span><span class="lineNoCov">          0 :                 E1000_WRITE_ICH_FLASH_REG16(hw, ICH_FLASH_HSFSTS,</span>
<span class="lineNum">   10026 </span>            :                     hsfsts.regval);
<span class="lineNum">   10027 </span>            :         /*
<span class="lineNum">   10028 </span>            :          * Either we should have a hardware SPI cycle in progress bit to
<span class="lineNum">   10029 </span>            :          * check against, in order to start a new cycle or FDONE bit should
<span class="lineNum">   10030 </span>            :          * be changed in the hardware so that it is 1 after hardware reset,
<span class="lineNum">   10031 </span>            :          * which can then be used as an indication whether a cycle is in
<span class="lineNum">   10032 </span>            :          * progress or has been completed .. we should also have some
<span class="lineNum">   10033 </span>            :          * software semaphore mechanism to guard FDONE or the cycle in
<span class="lineNum">   10034 </span>            :          * progress bit so that two threads access to those bits can be
<span class="lineNum">   10035 </span>            :          * sequentiallized or a way so that 2 threads dont start the cycle at
<span class="lineNum">   10036 </span>            :          * the same time
<span class="lineNum">   10037 </span>            :          */
<span class="lineNum">   10038 </span>            : 
<span class="lineNum">   10039 </span><span class="lineNoCov">          0 :         if (hsfsts.hsf_status.flcinprog == 0) {</span>
<span class="lineNum">   10040 </span>            :                 /*
<span class="lineNum">   10041 </span>            :                  * There is no cycle running at present, so we can start a
<span class="lineNum">   10042 </span>            :                  * cycle
<span class="lineNum">   10043 </span>            :                  */
<span class="lineNum">   10044 </span>            :                 /* Begin by setting Flash Cycle Done. */
<span class="lineNum">   10045 </span><span class="lineNoCov">          0 :                 hsfsts.hsf_status.flcdone = 1;</span>
<span class="lineNum">   10046 </span><span class="lineNoCov">          0 :                 if (hw-&gt;mac_type &gt;= em_pch_spt)</span>
<span class="lineNum">   10047 </span><span class="lineNoCov">          0 :                         E1000_WRITE_ICH_FLASH_REG32(hw, ICH_FLASH_HSFSTS,</span>
<span class="lineNum">   10048 </span>            :                             hsfsts.regval &amp; 0xFFFFUL);
<span class="lineNum">   10049 </span>            :                 else
<span class="lineNum">   10050 </span><span class="lineNoCov">          0 :                         E1000_WRITE_ICH_FLASH_REG16(hw, ICH_FLASH_HSFSTS,</span>
<span class="lineNum">   10051 </span>            :                             hsfsts.regval);
<span class="lineNum">   10052 </span>            :                 error = E1000_SUCCESS;
<span class="lineNum">   10053 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">   10054 </span>            :                 /*
<span class="lineNum">   10055 </span>            :                  * otherwise poll for sometime so the current cycle has a
<span class="lineNum">   10056 </span>            :                  * chance to end before giving up.
<span class="lineNum">   10057 </span>            :                  */
<span class="lineNum">   10058 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; ICH_FLASH_COMMAND_TIMEOUT; i++) {</span>
<span class="lineNum">   10059 </span><span class="lineNoCov">          0 :                         if (hw-&gt;mac_type &gt;= em_pch_spt)</span>
<span class="lineNum">   10060 </span><span class="lineNoCov">          0 :                                 hsfsts.regval = E1000_READ_ICH_FLASH_REG32(</span>
<span class="lineNum">   10061 </span><span class="lineNoCov">          0 :                                     hw, ICH_FLASH_HSFSTS) &amp; 0xFFFFUL;</span>
<span class="lineNum">   10062 </span>            :                         else
<span class="lineNum">   10063 </span><span class="lineNoCov">          0 :                                 hsfsts.regval = E1000_READ_ICH_FLASH_REG16(</span>
<span class="lineNum">   10064 </span>            :                                     hw, ICH_FLASH_HSFSTS);
<span class="lineNum">   10065 </span><span class="lineNoCov">          0 :                         if (hsfsts.hsf_status.flcinprog == 0) {</span>
<span class="lineNum">   10066 </span>            :                                 error = E1000_SUCCESS;
<span class="lineNum">   10067 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">   10068 </span>            :                         }
<span class="lineNum">   10069 </span><span class="lineNoCov">          0 :                         usec_delay(1);</span>
<span class="lineNum">   10070 </span>            :                 }
<span class="lineNum">   10071 </span><span class="lineNoCov">          0 :                 if (error == E1000_SUCCESS) {</span>
<span class="lineNum">   10072 </span>            :                         /*
<span class="lineNum">   10073 </span>            :                          * Successful in waiting for previous cycle to
<span class="lineNum">   10074 </span>            :                          * timeout, now set the Flash Cycle Done.
<span class="lineNum">   10075 </span>            :                          */
<span class="lineNum">   10076 </span><span class="lineNoCov">          0 :                         hsfsts.hsf_status.flcdone = 1;</span>
<span class="lineNum">   10077 </span><span class="lineNoCov">          0 :                         if (hw-&gt;mac_type &gt;= em_pch_spt)</span>
<span class="lineNum">   10078 </span><span class="lineNoCov">          0 :                                 E1000_WRITE_ICH_FLASH_REG32(hw,</span>
<span class="lineNum">   10079 </span>            :                                     ICH_FLASH_HSFSTS, hsfsts.regval &amp; 0xFFFFUL);
<span class="lineNum">   10080 </span>            :                         else
<span class="lineNum">   10081 </span><span class="lineNoCov">          0 :                                 E1000_WRITE_ICH_FLASH_REG16(hw,</span>
<span class="lineNum">   10082 </span>            :                                     ICH_FLASH_HSFSTS, hsfsts.regval);
<span class="lineNum">   10083 </span>            :                 } else {
<span class="lineNum">   10084 </span>            :                         DEBUGOUT(&quot;Flash controller busy, cannot get access&quot;);
<span class="lineNum">   10085 </span>            :                 }
<span class="lineNum">   10086 </span>            :         }
<span class="lineNum">   10087 </span><span class="lineNoCov">          0 :         return error;</span>
<span class="lineNum">   10088 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">   10089 </span>            : 
<span class="lineNum">   10090 </span>            : /******************************************************************************
<span class="lineNum">   10091 </span>            :  * This function starts a flash cycle and waits for its completion
<span class="lineNum">   10092 </span>            :  *
<span class="lineNum">   10093 </span>            :  * hw - The pointer to the hw structure
<a name="10094"><span class="lineNum">   10094 </span>            :  *****************************************************************************/</a>
<span class="lineNum">   10095 </span>            : STATIC int32_t
<span class="lineNum">   10096 </span><span class="lineNoCov">          0 : em_ich8_flash_cycle(struct em_hw *hw, uint32_t timeout)</span>
<span class="lineNum">   10097 </span>            : {
<span class="lineNum">   10098 </span>            :         union ich8_hws_flash_ctrl hsflctl;
<span class="lineNum">   10099 </span>            :         union ich8_hws_flash_status hsfsts;
<span class="lineNum">   10100 </span>            :         int32_t  error = E1000_ERR_EEPROM;
<span class="lineNum">   10101 </span>            :         uint32_t i = 0;
<span class="lineNum">   10102 </span>            : 
<span class="lineNum">   10103 </span>            :         /* Start a cycle by writing 1 in Flash Cycle Go in Hw Flash Control */
<span class="lineNum">   10104 </span><span class="lineNoCov">          0 :         if (hw-&gt;mac_type &gt;= em_pch_spt)</span>
<span class="lineNum">   10105 </span><span class="lineNoCov">          0 :                 hsflctl.regval = E1000_READ_ICH_FLASH_REG32(hw,</span>
<span class="lineNum">   10106 </span><span class="lineNoCov">          0 :                     ICH_FLASH_HSFSTS) &gt;&gt; 16;</span>
<span class="lineNum">   10107 </span>            :         else
<span class="lineNum">   10108 </span><span class="lineNoCov">          0 :                 hsflctl.regval = E1000_READ_ICH_FLASH_REG16(hw,</span>
<span class="lineNum">   10109 </span>            :                     ICH_FLASH_HSFCTL);
<span class="lineNum">   10110 </span><span class="lineNoCov">          0 :         hsflctl.hsf_ctrl.flcgo = 1;</span>
<span class="lineNum">   10111 </span>            : 
<span class="lineNum">   10112 </span><span class="lineNoCov">          0 :         if (hw-&gt;mac_type &gt;= em_pch_spt)</span>
<span class="lineNum">   10113 </span><span class="lineNoCov">          0 :                 E1000_WRITE_ICH_FLASH_REG32(hw, ICH_FLASH_HSFSTS,</span>
<span class="lineNum">   10114 </span>            :                     (uint32_t)hsflctl.regval &lt;&lt; 16);
<span class="lineNum">   10115 </span>            :         else
<span class="lineNum">   10116 </span><span class="lineNoCov">          0 :                 E1000_WRITE_ICH_FLASH_REG16(hw, ICH_FLASH_HSFCTL,</span>
<span class="lineNum">   10117 </span>            :                     hsflctl.regval);
<span class="lineNum">   10118 </span>            : 
<span class="lineNum">   10119 </span>            :         /* wait till FDONE bit is set to 1 */
<span class="lineNum">   10120 </span><span class="lineNoCov">          0 :         do {</span>
<span class="lineNum">   10121 </span><span class="lineNoCov">          0 :                 if (hw-&gt;mac_type &gt;= em_pch_spt)</span>
<span class="lineNum">   10122 </span><span class="lineNoCov">          0 :                         hsfsts.regval = E1000_READ_ICH_FLASH_REG32(hw,</span>
<span class="lineNum">   10123 </span><span class="lineNoCov">          0 :                             ICH_FLASH_HSFSTS) &amp; 0xFFFFUL;</span>
<span class="lineNum">   10124 </span>            :                 else
<span class="lineNum">   10125 </span><span class="lineNoCov">          0 :                         hsfsts.regval = E1000_READ_ICH_FLASH_REG16(hw,</span>
<span class="lineNum">   10126 </span>            :                             ICH_FLASH_HSFSTS);
<span class="lineNum">   10127 </span><span class="lineNoCov">          0 :                 if (hsfsts.hsf_status.flcdone == 1)</span>
<span class="lineNum">   10128 </span>            :                         break;
<span class="lineNum">   10129 </span><span class="lineNoCov">          0 :                 usec_delay(1);</span>
<span class="lineNum">   10130 </span><span class="lineNoCov">          0 :                 i++;</span>
<span class="lineNum">   10131 </span><span class="lineNoCov">          0 :         } while (i &lt; timeout);</span>
<span class="lineNum">   10132 </span><span class="lineNoCov">          0 :         if (hsfsts.hsf_status.flcdone == 1 &amp;&amp; hsfsts.hsf_status.flcerr == 0) {</span>
<span class="lineNum">   10133 </span>            :                 error = E1000_SUCCESS;
<span class="lineNum">   10134 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">   10135 </span><span class="lineNoCov">          0 :         return error;</span>
<span class="lineNum">   10136 </span>            : }
<span class="lineNum">   10137 </span>            : 
<span class="lineNum">   10138 </span>            : /******************************************************************************
<span class="lineNum">   10139 </span>            :  * Reads a byte or word from the NVM using the ICH8 flash access registers.
<span class="lineNum">   10140 </span>            :  *
<span class="lineNum">   10141 </span>            :  * hw - The pointer to the hw structure
<span class="lineNum">   10142 </span>            :  * index - The index of the byte or word to read.
<span class="lineNum">   10143 </span>            :  * size - Size of data to read, 1=byte 2=word
<span class="lineNum">   10144 </span>            :  * data - Pointer to the word to store the value read.
<a name="10145"><span class="lineNum">   10145 </span>            :  *****************************************************************************/</a>
<span class="lineNum">   10146 </span>            : STATIC int32_t
<span class="lineNum">   10147 </span><span class="lineNoCov">          0 : em_read_ich8_data(struct em_hw *hw, uint32_t index, uint32_t size,</span>
<span class="lineNum">   10148 </span>            :     uint16_t *data)
<span class="lineNum">   10149 </span>            : {
<span class="lineNum">   10150 </span>            :         union ich8_hws_flash_status hsfsts;
<span class="lineNum">   10151 </span>            :         union ich8_hws_flash_ctrl hsflctl;
<span class="lineNum">   10152 </span>            :         uint32_t flash_linear_address;
<span class="lineNum">   10153 </span>            :         uint32_t flash_data = 0;
<span class="lineNum">   10154 </span>            :         int32_t  error = -E1000_ERR_EEPROM;
<span class="lineNum">   10155 </span>            :         int32_t  count = 0;
<span class="lineNum">   10156 </span>            :         DEBUGFUNC(&quot;em_read_ich8_data&quot;);
<span class="lineNum">   10157 </span>            : 
<span class="lineNum">   10158 </span><span class="lineNoCov">          0 :         if (size &lt; 1 || size &gt; 2 || data == 0x0 ||</span>
<span class="lineNum">   10159 </span><span class="lineNoCov">          0 :             index &gt; ICH_FLASH_LINEAR_ADDR_MASK)</span>
<span class="lineNum">   10160 </span><span class="lineNoCov">          0 :                 return error;</span>
<span class="lineNum">   10161 </span>            : 
<span class="lineNum">   10162 </span><span class="lineNoCov">          0 :         flash_linear_address = (ICH_FLASH_LINEAR_ADDR_MASK &amp; index) +</span>
<span class="lineNum">   10163 </span><span class="lineNoCov">          0 :             hw-&gt;flash_base_addr;</span>
<span class="lineNum">   10164 </span>            : 
<span class="lineNum">   10165 </span><span class="lineNoCov">          0 :         do {</span>
<span class="lineNum">   10166 </span><span class="lineNoCov">          0 :                 usec_delay(1);</span>
<span class="lineNum">   10167 </span>            :                 /* Steps */
<span class="lineNum">   10168 </span><span class="lineNoCov">          0 :                 error = em_ich8_cycle_init(hw);</span>
<span class="lineNum">   10169 </span><span class="lineNoCov">          0 :                 if (error != E1000_SUCCESS)</span>
<span class="lineNum">   10170 </span>            :                         break;
<span class="lineNum">   10171 </span>            : 
<span class="lineNum">   10172 </span><span class="lineNoCov">          0 :                 hsflctl.regval = E1000_READ_ICH_FLASH_REG16(hw,</span>
<span class="lineNum">   10173 </span>            :                     ICH_FLASH_HSFCTL);
<span class="lineNum">   10174 </span>            :                 /* 0b/1b corresponds to 1 or 2 byte size, respectively. */
<span class="lineNum">   10175 </span><span class="lineNoCov">          0 :                 hsflctl.hsf_ctrl.fldbcount = size - 1;</span>
<span class="lineNum">   10176 </span><span class="lineNoCov">          0 :                 hsflctl.hsf_ctrl.flcycle = ICH_CYCLE_READ;</span>
<span class="lineNum">   10177 </span><span class="lineNoCov">          0 :                 E1000_WRITE_ICH_FLASH_REG16(hw, ICH_FLASH_HSFCTL,</span>
<span class="lineNum">   10178 </span>            :                     hsflctl.regval);
<span class="lineNum">   10179 </span>            :                 /*
<span class="lineNum">   10180 </span>            :                  * Write the last 24 bits of index into Flash Linear address
<span class="lineNum">   10181 </span>            :                  * field in Flash Address
<span class="lineNum">   10182 </span>            :                  */
<span class="lineNum">   10183 </span>            :                 /* TODO: TBD maybe check the index against the size of flash */
<span class="lineNum">   10184 </span>            : 
<span class="lineNum">   10185 </span><span class="lineNoCov">          0 :                 E1000_WRITE_ICH_FLASH_REG32(hw, ICH_FLASH_FADDR,</span>
<span class="lineNum">   10186 </span>            :                     flash_linear_address);
<span class="lineNum">   10187 </span>            : 
<span class="lineNum">   10188 </span><span class="lineNoCov">          0 :                 error = em_ich8_flash_cycle(hw, ICH_FLASH_COMMAND_TIMEOUT);</span>
<span class="lineNum">   10189 </span>            :                 /*
<span class="lineNum">   10190 </span>            :                  * Check if FCERR is set to 1, if set to 1, clear it and try
<span class="lineNum">   10191 </span>            :                  * the whole sequence a few more times, else read in (shift
<span class="lineNum">   10192 </span>            :                  * in) the Flash Data0, the order is least significant byte
<span class="lineNum">   10193 </span>            :                  * first msb to lsb
<span class="lineNum">   10194 </span>            :                  */
<span class="lineNum">   10195 </span><span class="lineNoCov">          0 :                 if (error == E1000_SUCCESS) {</span>
<span class="lineNum">   10196 </span><span class="lineNoCov">          0 :                         flash_data = E1000_READ_ICH_FLASH_REG(hw,</span>
<span class="lineNum">   10197 </span>            :                             ICH_FLASH_FDATA0);
<span class="lineNum">   10198 </span><span class="lineNoCov">          0 :                         if (size == 1) {</span>
<span class="lineNum">   10199 </span><span class="lineNoCov">          0 :                                 *data = (uint8_t) (flash_data &amp; 0x000000FF);</span>
<span class="lineNum">   10200 </span><span class="lineNoCov">          0 :                         } else if (size == 2) {</span>
<span class="lineNum">   10201 </span><span class="lineNoCov">          0 :                                 *data = (uint16_t) (flash_data &amp; 0x0000FFFF);</span>
<span class="lineNum">   10202 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">   10203 </span>            :                         break;
<span class="lineNum">   10204 </span>            :                 } else {
<span class="lineNum">   10205 </span>            :                         /*
<span class="lineNum">   10206 </span>            :                          * If we've gotten here, then things are probably
<span class="lineNum">   10207 </span>            :                          * completely hosed, but if the error condition is
<span class="lineNum">   10208 </span>            :                          * detected, it won't hurt to give it another
<span class="lineNum">   10209 </span>            :                          * try...ICH_FLASH_CYCLE_REPEAT_COUNT times.
<span class="lineNum">   10210 </span>            :                          */
<span class="lineNum">   10211 </span><span class="lineNoCov">          0 :                         hsfsts.regval = E1000_READ_ICH_FLASH_REG16(hw,</span>
<span class="lineNum">   10212 </span>            :                             ICH_FLASH_HSFSTS);
<span class="lineNum">   10213 </span><span class="lineNoCov">          0 :                         if (hsfsts.hsf_status.flcerr == 1) {</span>
<span class="lineNum">   10214 </span>            :                                 /* Repeat for some time before giving up. */
<span class="lineNum">   10215 </span>            :                                 continue;
<span class="lineNum">   10216 </span><span class="lineNoCov">          0 :                         } else if (hsfsts.hsf_status.flcdone == 0) {</span>
<span class="lineNum">   10217 </span>            :                                 DEBUGOUT(&quot;Timeout error - flash cycle did not&quot;
<span class="lineNum">   10218 </span>            :                                     &quot; complete.&quot;);
<span class="lineNum">   10219 </span>            :                                 break;
<span class="lineNum">   10220 </span>            :                         }
<span class="lineNum">   10221 </span>            :                 }
<span class="lineNum">   10222 </span><span class="lineNoCov">          0 :         } while (count++ &lt; ICH_FLASH_CYCLE_REPEAT_COUNT);</span>
<span class="lineNum">   10223 </span>            : 
<span class="lineNum">   10224 </span><span class="lineNoCov">          0 :         return error;</span>
<span class="lineNum">   10225 </span><span class="lineNoCov">          0 : }</span>
<a name="10226"><span class="lineNum">   10226 </span>            : </a>
<span class="lineNum">   10227 </span>            : STATIC int32_t
<span class="lineNum">   10228 </span><span class="lineNoCov">          0 : em_read_ich8_data32(struct em_hw *hw, uint32_t offset, uint32_t *data)</span>
<span class="lineNum">   10229 </span>            : {
<span class="lineNum">   10230 </span>            :         union ich8_hws_flash_status hsfsts;
<span class="lineNum">   10231 </span>            :         union ich8_hws_flash_ctrl hsflctl;
<span class="lineNum">   10232 </span>            :         uint32_t flash_linear_address;
<span class="lineNum">   10233 </span>            :         int32_t  error = -E1000_ERR_EEPROM;
<span class="lineNum">   10234 </span>            :         uint32_t  count = 0;
<span class="lineNum">   10235 </span>            :         DEBUGFUNC(&quot;em_read_ich8_data32&quot;);
<span class="lineNum">   10236 </span>            : 
<span class="lineNum">   10237 </span><span class="lineNoCov">          0 :         if (hw-&gt;mac_type &lt; em_pch_spt)</span>
<span class="lineNum">   10238 </span><span class="lineNoCov">          0 :                 return error;</span>
<span class="lineNum">   10239 </span><span class="lineNoCov">          0 :         if (offset &gt; ICH_FLASH_LINEAR_ADDR_MASK)</span>
<span class="lineNum">   10240 </span><span class="lineNoCov">          0 :                 return error;</span>
<span class="lineNum">   10241 </span><span class="lineNoCov">          0 :         flash_linear_address = (ICH_FLASH_LINEAR_ADDR_MASK &amp; offset) +</span>
<span class="lineNum">   10242 </span><span class="lineNoCov">          0 :             hw-&gt;flash_base_addr;</span>
<span class="lineNum">   10243 </span>            : 
<span class="lineNum">   10244 </span><span class="lineNoCov">          0 :         do {</span>
<span class="lineNum">   10245 </span><span class="lineNoCov">          0 :                 usec_delay(1);</span>
<span class="lineNum">   10246 </span>            :                 /* Steps */
<span class="lineNum">   10247 </span><span class="lineNoCov">          0 :                 error = em_ich8_cycle_init(hw);</span>
<span class="lineNum">   10248 </span><span class="lineNoCov">          0 :                 if (error != E1000_SUCCESS)</span>
<span class="lineNum">   10249 </span>            :                         break;
<span class="lineNum">   10250 </span>            : 
<span class="lineNum">   10251 </span>            :                 /* 32 bit accesses in SPT. */
<span class="lineNum">   10252 </span><span class="lineNoCov">          0 :                 hsflctl.regval = E1000_READ_ICH_FLASH_REG32(hw,</span>
<span class="lineNum">   10253 </span><span class="lineNoCov">          0 :                     ICH_FLASH_HSFSTS) &gt;&gt; 16;</span>
<span class="lineNum">   10254 </span>            : 
<span class="lineNum">   10255 </span><span class="lineNoCov">          0 :                 hsflctl.hsf_ctrl.fldbcount = sizeof(uint32_t) - 1;</span>
<span class="lineNum">   10256 </span><span class="lineNoCov">          0 :                 hsflctl.hsf_ctrl.flcycle = ICH_CYCLE_READ;</span>
<span class="lineNum">   10257 </span>            : 
<span class="lineNum">   10258 </span><span class="lineNoCov">          0 :                 E1000_WRITE_ICH_FLASH_REG32(hw, ICH_FLASH_HSFSTS,</span>
<span class="lineNum">   10259 </span>            :                     (uint32_t)hsflctl.regval &lt;&lt; 16);
<span class="lineNum">   10260 </span>            :                 /*
<span class="lineNum">   10261 </span>            :                  * Write the last 24 bits of offset into Flash Linear address
<span class="lineNum">   10262 </span>            :                  * field in Flash Address
<span class="lineNum">   10263 </span>            :                  */
<span class="lineNum">   10264 </span>            :                 /* TODO: TBD maybe check the offset against the size of flash */
<span class="lineNum">   10265 </span>            : 
<span class="lineNum">   10266 </span><span class="lineNoCov">          0 :                 E1000_WRITE_ICH_FLASH_REG32(hw, ICH_FLASH_FADDR,</span>
<span class="lineNum">   10267 </span>            :                     flash_linear_address);
<span class="lineNum">   10268 </span>            : 
<span class="lineNum">   10269 </span><span class="lineNoCov">          0 :                 error = em_ich8_flash_cycle(hw, ICH_FLASH_COMMAND_TIMEOUT);</span>
<span class="lineNum">   10270 </span>            :                 /*
<span class="lineNum">   10271 </span>            :                  * Check if FCERR is set to 1, if set to 1, clear it and try
<span class="lineNum">   10272 </span>            :                  * the whole sequence a few more times, else read in (shift
<span class="lineNum">   10273 </span>            :                  * in) the Flash Data0, the order is least significant byte
<span class="lineNum">   10274 </span>            :                  * first msb to lsb
<span class="lineNum">   10275 </span>            :                  */
<span class="lineNum">   10276 </span><span class="lineNoCov">          0 :                 if (error == E1000_SUCCESS) {</span>
<span class="lineNum">   10277 </span><span class="lineNoCov">          0 :                         (*data) = (uint32_t)E1000_READ_ICH_FLASH_REG32(hw,</span>
<span class="lineNum">   10278 </span>            :                             ICH_FLASH_FDATA0);
<span class="lineNum">   10279 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">   10280 </span>            :                 } else {
<span class="lineNum">   10281 </span>            :                         /*
<span class="lineNum">   10282 </span>            :                          * If we've gotten here, then things are probably
<span class="lineNum">   10283 </span>            :                          * completely hosed, but if the error condition is
<span class="lineNum">   10284 </span>            :                          * detected, it won't hurt to give it another
<span class="lineNum">   10285 </span>            :                          * try...ICH_FLASH_CYCLE_REPEAT_COUNT times.
<span class="lineNum">   10286 </span>            :                          */
<span class="lineNum">   10287 </span><span class="lineNoCov">          0 :                         hsfsts.regval = E1000_READ_ICH_FLASH_REG16(hw,</span>
<span class="lineNum">   10288 </span>            :                             ICH_FLASH_HSFSTS);
<span class="lineNum">   10289 </span><span class="lineNoCov">          0 :                         if (hsfsts.hsf_status.flcerr == 1) {</span>
<span class="lineNum">   10290 </span>            :                                 /* Repeat for some time before giving up. */
<span class="lineNum">   10291 </span>            :                                 continue;
<span class="lineNum">   10292 </span><span class="lineNoCov">          0 :                         } else if (hsfsts.hsf_status.flcdone == 0) {</span>
<span class="lineNum">   10293 </span>            :                                 DEBUGOUT(&quot;Timeout error - flash cycle did not&quot;
<span class="lineNum">   10294 </span>            :                                     &quot; complete.&quot;);
<span class="lineNum">   10295 </span>            :                                 break;
<span class="lineNum">   10296 </span>            :                         }
<span class="lineNum">   10297 </span>            :                 }
<span class="lineNum">   10298 </span><span class="lineNoCov">          0 :         } while (count++ &lt; ICH_FLASH_CYCLE_REPEAT_COUNT);</span>
<span class="lineNum">   10299 </span>            : 
<span class="lineNum">   10300 </span><span class="lineNoCov">          0 :         return error;</span>
<span class="lineNum">   10301 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">   10302 </span>            : 
<span class="lineNum">   10303 </span>            : 
<span class="lineNum">   10304 </span>            : /******************************************************************************
<span class="lineNum">   10305 </span>            :  * Writes One /two bytes to the NVM using the ICH8 flash access registers.
<span class="lineNum">   10306 </span>            :  *
<span class="lineNum">   10307 </span>            :  * hw - The pointer to the hw structure
<span class="lineNum">   10308 </span>            :  * index - The index of the byte/word to write.
<span class="lineNum">   10309 </span>            :  * size - Size of data to read, 1=byte 2=word
<span class="lineNum">   10310 </span>            :  * data - The byte(s) to write to the NVM.
<a name="10311"><span class="lineNum">   10311 </span>            :  *****************************************************************************/</a>
<span class="lineNum">   10312 </span>            : STATIC int32_t
<span class="lineNum">   10313 </span><span class="lineNoCov">          0 : em_write_ich8_data(struct em_hw *hw, uint32_t index, uint32_t size,</span>
<span class="lineNum">   10314 </span>            :     uint16_t data)
<span class="lineNum">   10315 </span>            : {
<span class="lineNum">   10316 </span>            :         union ich8_hws_flash_status hsfsts;
<span class="lineNum">   10317 </span>            :         union ich8_hws_flash_ctrl hsflctl;
<span class="lineNum">   10318 </span>            :         uint32_t flash_linear_address;
<span class="lineNum">   10319 </span>            :         uint32_t flash_data = 0;
<span class="lineNum">   10320 </span>            :         int32_t  error = -E1000_ERR_EEPROM;
<span class="lineNum">   10321 </span>            :         int32_t  count = 0;
<span class="lineNum">   10322 </span>            :         DEBUGFUNC(&quot;em_write_ich8_data&quot;);
<span class="lineNum">   10323 </span>            : 
<span class="lineNum">   10324 </span><span class="lineNoCov">          0 :         if (hw-&gt;mac_type &gt;= em_pch_spt)</span>
<span class="lineNum">   10325 </span><span class="lineNoCov">          0 :                 return -E1000_ERR_EEPROM;</span>
<span class="lineNum">   10326 </span><span class="lineNoCov">          0 :         if (size &lt; 1 || size &gt; 2 || data &gt; size * 0xff ||</span>
<span class="lineNum">   10327 </span><span class="lineNoCov">          0 :             index &gt; ICH_FLASH_LINEAR_ADDR_MASK)</span>
<span class="lineNum">   10328 </span><span class="lineNoCov">          0 :                 return error;</span>
<span class="lineNum">   10329 </span>            : 
<span class="lineNum">   10330 </span><span class="lineNoCov">          0 :         flash_linear_address = (ICH_FLASH_LINEAR_ADDR_MASK &amp; index) +</span>
<span class="lineNum">   10331 </span><span class="lineNoCov">          0 :             hw-&gt;flash_base_addr;</span>
<span class="lineNum">   10332 </span>            : 
<span class="lineNum">   10333 </span><span class="lineNoCov">          0 :         do {</span>
<span class="lineNum">   10334 </span><span class="lineNoCov">          0 :                 usec_delay(1);</span>
<span class="lineNum">   10335 </span>            :                 /* Steps */
<span class="lineNum">   10336 </span><span class="lineNoCov">          0 :                 error = em_ich8_cycle_init(hw);</span>
<span class="lineNum">   10337 </span><span class="lineNoCov">          0 :                 if (error != E1000_SUCCESS)</span>
<span class="lineNum">   10338 </span>            :                         break;
<span class="lineNum">   10339 </span>            : 
<span class="lineNum">   10340 </span><span class="lineNoCov">          0 :                 hsflctl.regval = E1000_READ_ICH_FLASH_REG16(hw,</span>
<span class="lineNum">   10341 </span>            :                     ICH_FLASH_HSFCTL);
<span class="lineNum">   10342 </span>            :                 /* 0b/1b corresponds to 1 or 2 byte size, respectively. */
<span class="lineNum">   10343 </span><span class="lineNoCov">          0 :                 hsflctl.hsf_ctrl.fldbcount = size - 1;</span>
<span class="lineNum">   10344 </span><span class="lineNoCov">          0 :                 hsflctl.hsf_ctrl.flcycle = ICH_CYCLE_WRITE;</span>
<span class="lineNum">   10345 </span><span class="lineNoCov">          0 :                 E1000_WRITE_ICH_FLASH_REG16(hw, ICH_FLASH_HSFCTL,</span>
<span class="lineNum">   10346 </span>            :                     hsflctl.regval);
<span class="lineNum">   10347 </span>            :                 /*
<span class="lineNum">   10348 </span>            :                  * Write the last 24 bits of index into Flash Linear address
<span class="lineNum">   10349 </span>            :                  * field in Flash Address
<span class="lineNum">   10350 </span>            :                  */
<span class="lineNum">   10351 </span><span class="lineNoCov">          0 :                 E1000_WRITE_ICH_FLASH_REG32(hw, ICH_FLASH_FADDR,</span>
<span class="lineNum">   10352 </span>            :                     flash_linear_address);
<span class="lineNum">   10353 </span>            : 
<span class="lineNum">   10354 </span><span class="lineNoCov">          0 :                 if (size == 1)</span>
<span class="lineNum">   10355 </span><span class="lineNoCov">          0 :                         flash_data = (uint32_t) data &amp; 0x00FF;</span>
<span class="lineNum">   10356 </span>            :                 else
<span class="lineNum">   10357 </span>            :                         flash_data = (uint32_t) data;
<span class="lineNum">   10358 </span>            : 
<span class="lineNum">   10359 </span><span class="lineNoCov">          0 :                 E1000_WRITE_ICH_FLASH_REG32(hw, ICH_FLASH_FDATA0, flash_data);</span>
<span class="lineNum">   10360 </span>            :                 /*
<span class="lineNum">   10361 </span>            :                  * check if FCERR is set to 1 , if set to 1, clear it and try
<span class="lineNum">   10362 </span>            :                  * the whole sequence a few more times else done
<span class="lineNum">   10363 </span>            :                  */
<span class="lineNum">   10364 </span><span class="lineNoCov">          0 :                 error = em_ich8_flash_cycle(hw, ICH_FLASH_COMMAND_TIMEOUT);</span>
<span class="lineNum">   10365 </span><span class="lineNoCov">          0 :                 if (error == E1000_SUCCESS) {</span>
<span class="lineNum">   10366 </span>            :                         break;
<span class="lineNum">   10367 </span>            :                 } else {
<span class="lineNum">   10368 </span>            :                         /*
<span class="lineNum">   10369 </span>            :                          * If we're here, then things are most likely
<span class="lineNum">   10370 </span>            :                          * completely hosed, but if the error condition is
<span class="lineNum">   10371 </span>            :                          * detected, it won't hurt to give it another
<span class="lineNum">   10372 </span>            :                          * try...ICH_FLASH_CYCLE_REPEAT_COUNT times.
<span class="lineNum">   10373 </span>            :                          */
<span class="lineNum">   10374 </span><span class="lineNoCov">          0 :                         hsfsts.regval = E1000_READ_ICH_FLASH_REG16(hw,</span>
<span class="lineNum">   10375 </span>            :                             ICH_FLASH_HSFSTS);
<span class="lineNum">   10376 </span><span class="lineNoCov">          0 :                         if (hsfsts.hsf_status.flcerr == 1) {</span>
<span class="lineNum">   10377 </span>            :                                 /* Repeat for some time before giving up. */
<span class="lineNum">   10378 </span>            :                                 continue;
<span class="lineNum">   10379 </span><span class="lineNoCov">          0 :                         } else if (hsfsts.hsf_status.flcdone == 0) {</span>
<span class="lineNum">   10380 </span>            :                                 DEBUGOUT(&quot;Timeout error - flash cycle did not&quot;
<span class="lineNum">   10381 </span>            :                                     &quot; complete.&quot;);
<span class="lineNum">   10382 </span>            :                                 break;
<span class="lineNum">   10383 </span>            :                         }
<span class="lineNum">   10384 </span>            :                 }
<span class="lineNum">   10385 </span><span class="lineNoCov">          0 :         } while (count++ &lt; ICH_FLASH_CYCLE_REPEAT_COUNT);</span>
<span class="lineNum">   10386 </span>            : 
<span class="lineNum">   10387 </span><span class="lineNoCov">          0 :         return error;</span>
<span class="lineNum">   10388 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">   10389 </span>            : 
<span class="lineNum">   10390 </span>            : /******************************************************************************
<span class="lineNum">   10391 </span>            :  * Reads a single byte from the NVM using the ICH8 flash access registers.
<span class="lineNum">   10392 </span>            :  *
<span class="lineNum">   10393 </span>            :  * hw - pointer to em_hw structure
<span class="lineNum">   10394 </span>            :  * index - The index of the byte to read.
<span class="lineNum">   10395 </span>            :  * data - Pointer to a byte to store the value read.
<a name="10396"><span class="lineNum">   10396 </span>            :  *****************************************************************************/</a>
<span class="lineNum">   10397 </span>            : STATIC int32_t
<span class="lineNum">   10398 </span><span class="lineNoCov">          0 : em_read_ich8_byte(struct em_hw *hw, uint32_t index, uint8_t *data)</span>
<span class="lineNum">   10399 </span>            : {
<span class="lineNum">   10400 </span>            :         int32_t  status = E1000_SUCCESS;
<span class="lineNum">   10401 </span><span class="lineNoCov">          0 :         uint16_t word = 0;</span>
<span class="lineNum">   10402 </span>            : 
<span class="lineNum">   10403 </span><span class="lineNoCov">          0 :         if (hw-&gt;mac_type &gt;= em_pch_spt)</span>
<span class="lineNum">   10404 </span><span class="lineNoCov">          0 :                 return -E1000_ERR_EEPROM;</span>
<span class="lineNum">   10405 </span>            :         else
<span class="lineNum">   10406 </span><span class="lineNoCov">          0 :                 status = em_read_ich8_data(hw, index, 1, &amp;word);</span>
<span class="lineNum">   10407 </span><span class="lineNoCov">          0 :         if (status == E1000_SUCCESS) {</span>
<span class="lineNum">   10408 </span><span class="lineNoCov">          0 :                 *data = (uint8_t) word;</span>
<span class="lineNum">   10409 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">   10410 </span><span class="lineNoCov">          0 :         return status;</span>
<span class="lineNum">   10411 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">   10412 </span>            : 
<span class="lineNum">   10413 </span>            : /******************************************************************************
<span class="lineNum">   10414 </span>            :  * Writes a single byte to the NVM using the ICH8 flash access registers.
<span class="lineNum">   10415 </span>            :  * Performs verification by reading back the value and then going through
<span class="lineNum">   10416 </span>            :  * a retry algorithm before giving up.
<span class="lineNum">   10417 </span>            :  *
<span class="lineNum">   10418 </span>            :  * hw - pointer to em_hw structure
<span class="lineNum">   10419 </span>            :  * index - The index of the byte to write.
<span class="lineNum">   10420 </span>            :  * byte - The byte to write to the NVM.
<a name="10421"><span class="lineNum">   10421 </span>            :  *****************************************************************************/</a>
<span class="lineNum">   10422 </span>            : STATIC int32_t
<span class="lineNum">   10423 </span><span class="lineNoCov">          0 : em_verify_write_ich8_byte(struct em_hw *hw, uint32_t index, uint8_t byte)</span>
<span class="lineNum">   10424 </span>            : {
<span class="lineNum">   10425 </span>            :         int32_t error = E1000_SUCCESS;
<span class="lineNum">   10426 </span>            :         int32_t program_retries = 0;
<span class="lineNum">   10427 </span>            :         DEBUGOUT2(&quot;Byte := %2.2X Offset := %d\n&quot;, byte, index);
<span class="lineNum">   10428 </span>            : 
<span class="lineNum">   10429 </span><span class="lineNoCov">          0 :         error = em_write_ich8_byte(hw, index, byte);</span>
<span class="lineNum">   10430 </span>            : 
<span class="lineNum">   10431 </span><span class="lineNoCov">          0 :         if (error != E1000_SUCCESS) {</span>
<span class="lineNum">   10432 </span><span class="lineNoCov">          0 :                 for (program_retries = 0; program_retries &lt; 100;</span>
<span class="lineNum">   10433 </span><span class="lineNoCov">          0 :                     program_retries++) {</span>
<span class="lineNum">   10434 </span>            :                         DEBUGOUT2(&quot;Retrying \t Byte := %2.2X Offset := %d\n&quot;,
<span class="lineNum">   10435 </span>            :                             byte, index);
<span class="lineNum">   10436 </span><span class="lineNoCov">          0 :                         error = em_write_ich8_byte(hw, index, byte);</span>
<span class="lineNum">   10437 </span><span class="lineNoCov">          0 :                         usec_delay(100);</span>
<span class="lineNum">   10438 </span><span class="lineNoCov">          0 :                         if (error == E1000_SUCCESS)</span>
<span class="lineNum">   10439 </span>            :                                 break;
<span class="lineNum">   10440 </span>            :                 }
<span class="lineNum">   10441 </span>            :         }
<span class="lineNum">   10442 </span><span class="lineNoCov">          0 :         if (program_retries == 100)</span>
<span class="lineNum">   10443 </span><span class="lineNoCov">          0 :                 error = E1000_ERR_EEPROM;</span>
<span class="lineNum">   10444 </span>            : 
<span class="lineNum">   10445 </span><span class="lineNoCov">          0 :         return error;</span>
<span class="lineNum">   10446 </span>            : }
<span class="lineNum">   10447 </span>            : 
<span class="lineNum">   10448 </span>            : /******************************************************************************
<span class="lineNum">   10449 </span>            :  * Writes a single byte to the NVM using the ICH8 flash access registers.
<span class="lineNum">   10450 </span>            :  *
<span class="lineNum">   10451 </span>            :  * hw - pointer to em_hw structure
<span class="lineNum">   10452 </span>            :  * index - The index of the byte to read.
<span class="lineNum">   10453 </span>            :  * data - The byte to write to the NVM.
<a name="10454"><span class="lineNum">   10454 </span>            :  *****************************************************************************/</a>
<span class="lineNum">   10455 </span>            : STATIC int32_t
<span class="lineNum">   10456 </span><span class="lineNoCov">          0 : em_write_ich8_byte(struct em_hw *hw, uint32_t index, uint8_t data)</span>
<span class="lineNum">   10457 </span>            : {
<span class="lineNum">   10458 </span>            :         int32_t  status = E1000_SUCCESS;
<span class="lineNum">   10459 </span><span class="lineNoCov">          0 :         uint16_t word = (uint16_t) data;</span>
<span class="lineNum">   10460 </span><span class="lineNoCov">          0 :         status = em_write_ich8_data(hw, index, 1, word);</span>
<span class="lineNum">   10461 </span>            : 
<span class="lineNum">   10462 </span><span class="lineNoCov">          0 :         return status;</span>
<span class="lineNum">   10463 </span>            : }
<span class="lineNum">   10464 </span>            : 
<span class="lineNum">   10465 </span>            : /******************************************************************************
<span class="lineNum">   10466 </span>            :  * Reads a dword from the NVM using the ICH8 flash access registers.
<span class="lineNum">   10467 </span>            :  *
<span class="lineNum">   10468 </span>            :  * hw - pointer to em_hw structure
<span class="lineNum">   10469 </span>            :  * index - The starting BYTE index of the word to read.
<span class="lineNum">   10470 </span>            :  * data - Pointer to a word to store the value read.
<a name="10471"><span class="lineNum">   10471 </span>            :  *****************************************************************************/</a>
<span class="lineNum">   10472 </span>            : STATIC int32_t
<span class="lineNum">   10473 </span><span class="lineNoCov">          0 : em_read_ich8_dword(struct em_hw *hw, uint32_t index, uint32_t *data)</span>
<span class="lineNum">   10474 </span>            : {
<span class="lineNum">   10475 </span>            :         int32_t status = E1000_SUCCESS;
<span class="lineNum">   10476 </span><span class="lineNoCov">          0 :         status = em_read_ich8_data32(hw, index, data);</span>
<span class="lineNum">   10477 </span><span class="lineNoCov">          0 :         return status;</span>
<span class="lineNum">   10478 </span>            : }
<span class="lineNum">   10479 </span>            : 
<span class="lineNum">   10480 </span>            : /******************************************************************************
<span class="lineNum">   10481 </span>            :  * Reads a word from the NVM using the ICH8 flash access registers.
<span class="lineNum">   10482 </span>            :  *
<span class="lineNum">   10483 </span>            :  * hw - pointer to em_hw structure
<span class="lineNum">   10484 </span>            :  * index - The starting byte index of the word to read.
<span class="lineNum">   10485 </span>            :  * data - Pointer to a word to store the value read.
<a name="10486"><span class="lineNum">   10486 </span>            :  *****************************************************************************/</a>
<span class="lineNum">   10487 </span>            : STATIC int32_t
<span class="lineNum">   10488 </span><span class="lineNoCov">          0 : em_read_ich8_word(struct em_hw *hw, uint32_t index, uint16_t *data)</span>
<span class="lineNum">   10489 </span>            : {
<span class="lineNum">   10490 </span>            :         int32_t status = E1000_SUCCESS;
<span class="lineNum">   10491 </span><span class="lineNoCov">          0 :         status = em_read_ich8_data(hw, index, 2, data);</span>
<span class="lineNum">   10492 </span><span class="lineNoCov">          0 :         return status;</span>
<span class="lineNum">   10493 </span>            : }
<span class="lineNum">   10494 </span>            : 
<span class="lineNum">   10495 </span>            : /******************************************************************************
<span class="lineNum">   10496 </span>            :  * Erases the bank specified. Each bank may be a 4, 8 or 64k block. Banks are 0
<span class="lineNum">   10497 </span>            :  * based.
<span class="lineNum">   10498 </span>            :  *
<span class="lineNum">   10499 </span>            :  * hw - pointer to em_hw structure
<span class="lineNum">   10500 </span>            :  * bank - 0 for first bank, 1 for second bank
<span class="lineNum">   10501 </span>            :  *
<span class="lineNum">   10502 </span>            :  * Note that this function may actually erase as much as 8 or 64 KBytes.  The
<span class="lineNum">   10503 </span>            :  * amount of NVM used in each bank is a *minimum* of 4 KBytes, but in fact the
<span class="lineNum">   10504 </span>            :  * bank size may be 4, 8 or 64 KBytes
<a name="10505"><span class="lineNum">   10505 </span>            :  *****************************************************************************/</a>
<span class="lineNum">   10506 </span>            : int32_t
<span class="lineNum">   10507 </span><span class="lineNoCov">          0 : em_erase_ich8_4k_segment(struct em_hw *hw, uint32_t bank)</span>
<span class="lineNum">   10508 </span>            : {
<span class="lineNum">   10509 </span>            :         union ich8_hws_flash_status hsfsts;
<span class="lineNum">   10510 </span>            :         union ich8_hws_flash_ctrl hsflctl;
<span class="lineNum">   10511 </span>            :         uint32_t flash_linear_address;
<span class="lineNum">   10512 </span>            :         int32_t  count = 0;
<span class="lineNum">   10513 </span>            :         int32_t  error = E1000_ERR_EEPROM;
<span class="lineNum">   10514 </span>            :         int32_t  iteration;
<span class="lineNum">   10515 </span>            :         int32_t  sub_sector_size = 0;
<span class="lineNum">   10516 </span>            :         int32_t  bank_size;
<span class="lineNum">   10517 </span>            :         int32_t  j = 0;
<span class="lineNum">   10518 </span>            :         int32_t  error_flag = 0;
<span class="lineNum">   10519 </span><span class="lineNoCov">          0 :         hsfsts.regval = E1000_READ_ICH_FLASH_REG16(hw, ICH_FLASH_HSFSTS);</span>
<span class="lineNum">   10520 </span>            :         /*
<span class="lineNum">   10521 </span>            :          * Determine HW Sector size: Read BERASE bits of Hw flash Status
<span class="lineNum">   10522 </span>            :          * register
<span class="lineNum">   10523 </span>            :          */
<span class="lineNum">   10524 </span>            :         /*
<span class="lineNum">   10525 </span>            :          * 00: The Hw sector is 256 bytes, hence we need to erase 16
<span class="lineNum">   10526 </span>            :          * consecutive sectors.  The start index for the nth Hw sector can be
<span class="lineNum">   10527 </span>            :          * calculated as bank * 4096 + n * 256 01: The Hw sector is 4K bytes,
<span class="lineNum">   10528 </span>            :          * hence we need to erase 1 sector. The start index for the nth Hw
<span class="lineNum">   10529 </span>            :          * sector can be calculated as bank * 4096 10: The HW sector is 8K
<span class="lineNum">   10530 </span>            :          * bytes 11: The Hw sector size is 64K bytes
<span class="lineNum">   10531 </span>            :          */
<span class="lineNum">   10532 </span><span class="lineNoCov">          0 :         if (hsfsts.hsf_status.berasesz == 0x0) {</span>
<span class="lineNum">   10533 </span>            :                 /* Hw sector size 256 */
<span class="lineNum">   10534 </span>            :                 sub_sector_size = ICH_FLASH_SEG_SIZE_256;
<span class="lineNum">   10535 </span>            :                 bank_size = ICH_FLASH_SECTOR_SIZE;
<span class="lineNum">   10536 </span>            :                 iteration = ICH_FLASH_SECTOR_SIZE / ICH_FLASH_SEG_SIZE_256;
<span class="lineNum">   10537 </span><span class="lineNoCov">          0 :         } else if (hsfsts.hsf_status.berasesz == 0x1) {</span>
<span class="lineNum">   10538 </span>            :                 bank_size = ICH_FLASH_SEG_SIZE_4K;
<span class="lineNum">   10539 </span>            :                 iteration = 1;
<span class="lineNum">   10540 </span><span class="lineNoCov">          0 :         } else if (hsfsts.hsf_status.berasesz == 0x2) {</span>
<span class="lineNum">   10541 </span><span class="lineNoCov">          0 :                 if (hw-&gt;mac_type == em_ich9lan) {</span>
<span class="lineNum">   10542 </span>            :                         uint32_t gfpreg, sector_base_addr, sector_end_addr;
<span class="lineNum">   10543 </span><span class="lineNoCov">          0 :                         gfpreg = E1000_READ_ICH_FLASH_REG(hw,</span>
<span class="lineNum">   10544 </span>            :                             ICH_FLASH_GFPREG);
<span class="lineNum">   10545 </span>            :                         /*
<span class="lineNum">   10546 </span>            :                          * sector_X_addr is a &quot;sector&quot;-aligned address (4096 bytes)
<span class="lineNum">   10547 </span>            :                          * Add 1 to sector_end_addr since this sector is included in
<span class="lineNum">   10548 </span>            :                          * the overall size.
<span class="lineNum">   10549 </span>            :                          */
<span class="lineNum">   10550 </span><span class="lineNoCov">          0 :                         sector_base_addr = gfpreg &amp; ICH_GFPREG_BASE_MASK;</span>
<span class="lineNum">   10551 </span>            :                         sector_end_addr = 
<span class="lineNum">   10552 </span><span class="lineNoCov">          0 :                             ((gfpreg &gt;&gt; 16) &amp; ICH_GFPREG_BASE_MASK) + 1;</span>
<span class="lineNum">   10553 </span>            : 
<span class="lineNum">   10554 </span>            :                         /*
<span class="lineNum">   10555 </span>            :                          * find total size of the NVM, then cut in half since the total
<span class="lineNum">   10556 </span>            :                          * size represents two separate NVM banks.
<span class="lineNum">   10557 </span>            :                          */
<span class="lineNum">   10558 </span><span class="lineNoCov">          0 :                         bank_size = (sector_end_addr - sector_base_addr)</span>
<span class="lineNum">   10559 </span><span class="lineNoCov">          0 :                             &lt;&lt; ICH_FLASH_SECT_ADDR_SHIFT;</span>
<span class="lineNum">   10560 </span><span class="lineNoCov">          0 :                         bank_size /= 2;</span>
<span class="lineNum">   10561 </span>            :                         /* Word align */
<span class="lineNum">   10562 </span>            :                         bank_size = 
<span class="lineNum">   10563 </span><span class="lineNoCov">          0 :                             (bank_size / sizeof(uint16_t)) * sizeof(uint16_t);</span>
<span class="lineNum">   10564 </span>            : 
<span class="lineNum">   10565 </span>            :                         sub_sector_size = ICH_FLASH_SEG_SIZE_8K;
<span class="lineNum">   10566 </span><span class="lineNoCov">          0 :                         iteration = bank_size / ICH_FLASH_SEG_SIZE_8K;</span>
<span class="lineNum">   10567 </span>            :                 } else {
<span class="lineNum">   10568 </span><span class="lineNoCov">          0 :                         return error;</span>
<span class="lineNum">   10569 </span>            :                 }
<span class="lineNum">   10570 </span><span class="lineNoCov">          0 :         } else if (hsfsts.hsf_status.berasesz == 0x3) {</span>
<span class="lineNum">   10571 </span>            :                 bank_size = ICH_FLASH_SEG_SIZE_64K;
<span class="lineNum">   10572 </span>            :                 iteration = 1;
<span class="lineNum">   10573 </span>            :         } else {
<span class="lineNum">   10574 </span><span class="lineNoCov">          0 :                 return error;</span>
<span class="lineNum">   10575 </span>            :         }
<span class="lineNum">   10576 </span>            : 
<span class="lineNum">   10577 </span><span class="lineNoCov">          0 :         for (j = 0; j &lt; iteration; j++) {</span>
<span class="lineNum">   10578 </span><span class="lineNoCov">          0 :                 do {</span>
<span class="lineNum">   10579 </span><span class="lineNoCov">          0 :                         count++;</span>
<span class="lineNum">   10580 </span>            :                         /* Steps */
<span class="lineNum">   10581 </span><span class="lineNoCov">          0 :                         error = em_ich8_cycle_init(hw);</span>
<span class="lineNum">   10582 </span><span class="lineNoCov">          0 :                         if (error != E1000_SUCCESS) {</span>
<span class="lineNum">   10583 </span>            :                                 error_flag = 1;
<span class="lineNum">   10584 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">   10585 </span>            :                         }
<span class="lineNum">   10586 </span>            :                         /*
<span class="lineNum">   10587 </span>            :                          * Write a value 11 (block Erase) in Flash Cycle
<span class="lineNum">   10588 </span>            :                          * field in Hw flash Control
<span class="lineNum">   10589 </span>            :                          */
<span class="lineNum">   10590 </span><span class="lineNoCov">          0 :                         hsflctl.regval = E1000_READ_ICH_FLASH_REG16(hw,</span>
<span class="lineNum">   10591 </span>            :                             ICH_FLASH_HSFCTL);
<span class="lineNum">   10592 </span><span class="lineNoCov">          0 :                         hsflctl.hsf_ctrl.flcycle = ICH_CYCLE_ERASE;</span>
<span class="lineNum">   10593 </span><span class="lineNoCov">          0 :                         E1000_WRITE_ICH_FLASH_REG16(hw, ICH_FLASH_HSFCTL,</span>
<span class="lineNum">   10594 </span>            :                             hsflctl.regval);
<span class="lineNum">   10595 </span>            :                         /*
<span class="lineNum">   10596 </span>            :                          * Write the last 24 bits of an index within the
<span class="lineNum">   10597 </span>            :                          * block into Flash Linear address field in Flash
<span class="lineNum">   10598 </span>            :                          * Address.  This probably needs to be calculated
<span class="lineNum">   10599 </span>            :                          * here based off the on-chip erase sector size and
<span class="lineNum">   10600 </span>            :                          * the software bank size (4, 8 or 64 KBytes)
<span class="lineNum">   10601 </span>            :                          */
<span class="lineNum">   10602 </span>            :                         flash_linear_address = 
<span class="lineNum">   10603 </span><span class="lineNoCov">          0 :                             bank * bank_size + j * sub_sector_size;</span>
<span class="lineNum">   10604 </span><span class="lineNoCov">          0 :                         flash_linear_address += hw-&gt;flash_base_addr;</span>
<span class="lineNum">   10605 </span><span class="lineNoCov">          0 :                         flash_linear_address &amp;= ICH_FLASH_LINEAR_ADDR_MASK;</span>
<span class="lineNum">   10606 </span>            : 
<span class="lineNum">   10607 </span><span class="lineNoCov">          0 :                         E1000_WRITE_ICH_FLASH_REG32(hw, ICH_FLASH_FADDR,</span>
<span class="lineNum">   10608 </span>            :                             flash_linear_address);
<span class="lineNum">   10609 </span>            : 
<span class="lineNum">   10610 </span>            :                         error =
<span class="lineNum">   10611 </span><span class="lineNoCov">          0 :                             em_ich8_flash_cycle(hw, ICH_FLASH_ERASE_TIMEOUT);</span>
<span class="lineNum">   10612 </span>            :                         /*
<span class="lineNum">   10613 </span>            :                          * Check if FCERR is set to 1.  If 1, clear it and
<span class="lineNum">   10614 </span>            :                          * try the whole sequence a few more times else Done
<span class="lineNum">   10615 </span>            :                          */
<span class="lineNum">   10616 </span><span class="lineNoCov">          0 :                         if (error == E1000_SUCCESS) {</span>
<span class="lineNum">   10617 </span>            :                                 break;
<span class="lineNum">   10618 </span>            :                         } else {
<span class="lineNum">   10619 </span><span class="lineNoCov">          0 :                                 hsfsts.regval = E1000_READ_ICH_FLASH_REG16(hw,</span>
<span class="lineNum">   10620 </span>            :                                     ICH_FLASH_HSFSTS);
<span class="lineNum">   10621 </span><span class="lineNoCov">          0 :                                 if (hsfsts.hsf_status.flcerr == 1) {</span>
<span class="lineNum">   10622 </span>            :                                         /*
<span class="lineNum">   10623 </span>            :                                          * repeat for some time before giving
<span class="lineNum">   10624 </span>            :                                          * up
<span class="lineNum">   10625 </span>            :                                          */
<span class="lineNum">   10626 </span>            :                                         continue;
<span class="lineNum">   10627 </span><span class="lineNoCov">          0 :                                 } else if (hsfsts.hsf_status.flcdone == 0) {</span>
<span class="lineNum">   10628 </span>            :                                         error_flag = 1;
<span class="lineNum">   10629 </span><span class="lineNoCov">          0 :                                         break;</span>
<span class="lineNum">   10630 </span>            :                                 }
<span class="lineNum">   10631 </span>            :                         }
<span class="lineNum">   10632 </span><span class="lineNoCov">          0 :                 } while ((count &lt; ICH_FLASH_CYCLE_REPEAT_COUNT) &amp;&amp; !error_flag);</span>
<span class="lineNum">   10633 </span><span class="lineNoCov">          0 :                 if (error_flag == 1)</span>
<span class="lineNum">   10634 </span>            :                         break;
<span class="lineNum">   10635 </span>            :         }
<span class="lineNum">   10636 </span><span class="lineNoCov">          0 :         if (error_flag != 1)</span>
<span class="lineNum">   10637 </span><span class="lineNoCov">          0 :                 error = E1000_SUCCESS;</span>
<span class="lineNum">   10638 </span><span class="lineNoCov">          0 :         return error;</span>
<span class="lineNum">   10639 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">   10640 </span>            : 
<span class="lineNum">   10641 </span>            : /******************************************************************************
<span class="lineNum">   10642 </span>            :  * Reads 16-bit words from the OTP. Return error when the word is not
<span class="lineNum">   10643 </span>            :  * stored in OTP.
<span class="lineNum">   10644 </span>            :  *
<span class="lineNum">   10645 </span>            :  * hw - Struct containing variables accessed by shared code
<span class="lineNum">   10646 </span>            :  * offset - offset of word in the OTP to read
<span class="lineNum">   10647 </span>            :  * data - word read from the OTP
<span class="lineNum">   10648 </span>            :  * words - number of words to read
<a name="10649"><span class="lineNum">   10649 </span>            :  *****************************************************************************/</a>
<span class="lineNum">   10650 </span>            : STATIC int32_t
<span class="lineNum">   10651 </span><span class="lineNoCov">          0 : em_read_invm_i210(struct em_hw *hw, uint16_t offset, uint16_t words,</span>
<span class="lineNum">   10652 </span>            :     uint16_t *data)
<span class="lineNum">   10653 </span>            : {
<span class="lineNum">   10654 </span>            :         int32_t  ret_val = E1000_SUCCESS;
<span class="lineNum">   10655 </span>            : 
<span class="lineNum">   10656 </span><span class="lineNoCov">          0 :         switch (offset)</span>
<span class="lineNum">   10657 </span>            :         {
<span class="lineNum">   10658 </span>            :         case EEPROM_MAC_ADDR_WORD0:
<span class="lineNum">   10659 </span>            :         case EEPROM_MAC_ADDR_WORD1:
<span class="lineNum">   10660 </span>            :         case EEPROM_MAC_ADDR_WORD2:
<span class="lineNum">   10661 </span>            :                 /* Generate random MAC address if there's none. */
<span class="lineNum">   10662 </span><span class="lineNoCov">          0 :                 ret_val = em_read_invm_word_i210(hw, offset, data);</span>
<span class="lineNum">   10663 </span><span class="lineNoCov">          0 :                 if (ret_val != E1000_SUCCESS) {</span>
<span class="lineNum">   10664 </span>            :                         DEBUGOUT(&quot;MAC Addr not found in iNVM\n&quot;);
<span class="lineNum">   10665 </span><span class="lineNoCov">          0 :                         *data = 0xFFFF;</span>
<span class="lineNum">   10666 </span>            :                         ret_val = E1000_SUCCESS;
<span class="lineNum">   10667 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">   10668 </span>            :                 break;
<span class="lineNum">   10669 </span>            :         case EEPROM_INIT_CONTROL2_REG:
<span class="lineNum">   10670 </span><span class="lineNoCov">          0 :                 ret_val = em_read_invm_word_i210(hw, offset, data);</span>
<span class="lineNum">   10671 </span><span class="lineNoCov">          0 :                 if (ret_val != E1000_SUCCESS) {</span>
<span class="lineNum">   10672 </span><span class="lineNoCov">          0 :                         *data = NVM_INIT_CTRL_2_DEFAULT_I211;</span>
<span class="lineNum">   10673 </span>            :                         ret_val = E1000_SUCCESS;
<span class="lineNum">   10674 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">   10675 </span>            :                 break;
<span class="lineNum">   10676 </span>            :         case EEPROM_INIT_CONTROL4_REG:
<span class="lineNum">   10677 </span><span class="lineNoCov">          0 :                 ret_val = em_read_invm_word_i210(hw, offset, data);</span>
<span class="lineNum">   10678 </span><span class="lineNoCov">          0 :                 if (ret_val != E1000_SUCCESS) {</span>
<span class="lineNum">   10679 </span><span class="lineNoCov">          0 :                         *data = NVM_INIT_CTRL_4_DEFAULT_I211;</span>
<span class="lineNum">   10680 </span>            :                         ret_val = E1000_SUCCESS;
<span class="lineNum">   10681 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">   10682 </span>            :                 break;
<span class="lineNum">   10683 </span>            :         case EEPROM_LED_1_CFG:
<span class="lineNum">   10684 </span><span class="lineNoCov">          0 :                 ret_val = em_read_invm_word_i210(hw, offset, data);</span>
<span class="lineNum">   10685 </span><span class="lineNoCov">          0 :                 if (ret_val != E1000_SUCCESS) {</span>
<span class="lineNum">   10686 </span><span class="lineNoCov">          0 :                         *data = NVM_LED_1_CFG_DEFAULT_I211;</span>
<span class="lineNum">   10687 </span>            :                         ret_val = E1000_SUCCESS;
<span class="lineNum">   10688 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">   10689 </span>            :                 break;
<span class="lineNum">   10690 </span>            :         case EEPROM_LED_0_2_CFG:
<span class="lineNum">   10691 </span><span class="lineNoCov">          0 :                 ret_val = em_read_invm_word_i210(hw, offset, data);</span>
<span class="lineNum">   10692 </span><span class="lineNoCov">          0 :                 if (ret_val != E1000_SUCCESS) {</span>
<span class="lineNum">   10693 </span><span class="lineNoCov">          0 :                         *data = NVM_LED_0_2_CFG_DEFAULT_I211;</span>
<span class="lineNum">   10694 </span>            :                         ret_val = E1000_SUCCESS;
<span class="lineNum">   10695 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">   10696 </span>            :                 break;
<span class="lineNum">   10697 </span>            :         case EEPROM_ID_LED_SETTINGS:
<span class="lineNum">   10698 </span><span class="lineNoCov">          0 :                 ret_val = em_read_invm_word_i210(hw, offset, data);</span>
<span class="lineNum">   10699 </span><span class="lineNoCov">          0 :                 if (ret_val != E1000_SUCCESS) {</span>
<span class="lineNum">   10700 </span><span class="lineNoCov">          0 :                         *data = ID_LED_RESERVED_FFFF;</span>
<span class="lineNum">   10701 </span>            :                         ret_val = E1000_SUCCESS;
<span class="lineNum">   10702 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">   10703 </span>            :                 break;
<span class="lineNum">   10704 </span>            :         default:
<span class="lineNum">   10705 </span>            :                 DEBUGOUT1(&quot;NVM word 0x%02x is not mapped.\n&quot;, offset);
<span class="lineNum">   10706 </span><span class="lineNoCov">          0 :                 *data = NVM_RESERVED_WORD;</span>
<span class="lineNum">   10707 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">   10708 </span>            :         }
<span class="lineNum">   10709 </span>            : 
<span class="lineNum">   10710 </span><span class="lineNoCov">          0 :         return ret_val;</span>
<span class="lineNum">   10711 </span>            : }
<span class="lineNum">   10712 </span>            : 
<span class="lineNum">   10713 </span>            : /******************************************************************************
<span class="lineNum">   10714 </span>            :  * Reads 16-bit words from the OTP. Return error when the word is not
<span class="lineNum">   10715 </span>            :  * stored in OTP.
<span class="lineNum">   10716 </span>            :  *
<span class="lineNum">   10717 </span>            :  * hw - Struct containing variables accessed by shared code
<span class="lineNum">   10718 </span>            :  * offset - offset of word in the OTP to read
<span class="lineNum">   10719 </span>            :  * data - word read from the OTP
<a name="10720"><span class="lineNum">   10720 </span>            :  *****************************************************************************/</a>
<span class="lineNum">   10721 </span>            : STATIC int32_t
<span class="lineNum">   10722 </span><span class="lineNoCov">          0 : em_read_invm_word_i210(struct em_hw *hw, uint16_t address, uint16_t *data)</span>
<span class="lineNum">   10723 </span>            : {
<span class="lineNum">   10724 </span>            :         int32_t  error = -E1000_NOT_IMPLEMENTED;
<span class="lineNum">   10725 </span>            :         uint32_t invm_dword;
<span class="lineNum">   10726 </span>            :         uint16_t i;
<span class="lineNum">   10727 </span>            :         uint8_t record_type, word_address;
<span class="lineNum">   10728 </span>            : 
<span class="lineNum">   10729 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; INVM_SIZE; i++) {</span>
<span class="lineNum">   10730 </span><span class="lineNoCov">          0 :                 invm_dword = EM_READ_REG(hw, E1000_INVM_DATA_REG(i));</span>
<span class="lineNum">   10731 </span>            :                 /* Get record type */
<span class="lineNum">   10732 </span><span class="lineNoCov">          0 :                 record_type = INVM_DWORD_TO_RECORD_TYPE(invm_dword);</span>
<span class="lineNum">   10733 </span><span class="lineNoCov">          0 :                 if (record_type == INVM_UNINITIALIZED_STRUCTURE)</span>
<span class="lineNum">   10734 </span>            :                         break;
<span class="lineNum">   10735 </span><span class="lineNoCov">          0 :                 if (record_type == INVM_CSR_AUTOLOAD_STRUCTURE)</span>
<span class="lineNum">   10736 </span><span class="lineNoCov">          0 :                         i += INVM_CSR_AUTOLOAD_DATA_SIZE_IN_DWORDS;</span>
<span class="lineNum">   10737 </span><span class="lineNoCov">          0 :                 if (record_type == INVM_RSA_KEY_SHA256_STRUCTURE)</span>
<span class="lineNum">   10738 </span><span class="lineNoCov">          0 :                         i += INVM_RSA_KEY_SHA256_DATA_SIZE_IN_DWORDS;</span>
<span class="lineNum">   10739 </span><span class="lineNoCov">          0 :                 if (record_type == INVM_WORD_AUTOLOAD_STRUCTURE) {</span>
<span class="lineNum">   10740 </span><span class="lineNoCov">          0 :                         word_address = INVM_DWORD_TO_WORD_ADDRESS(invm_dword);</span>
<span class="lineNum">   10741 </span><span class="lineNoCov">          0 :                         if (word_address == address) {</span>
<span class="lineNum">   10742 </span><span class="lineNoCov">          0 :                                 *data = INVM_DWORD_TO_WORD_DATA(invm_dword);</span>
<span class="lineNum">   10743 </span>            :                                 error = E1000_SUCCESS;
<span class="lineNum">   10744 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">   10745 </span>            :                         }
<span class="lineNum">   10746 </span>            :                 }
<span class="lineNum">   10747 </span>            :         }
<span class="lineNum">   10748 </span>            : 
<span class="lineNum">   10749 </span><span class="lineNoCov">          0 :         return error;</span>
<span class="lineNum">   10750 </span>            : }
<a name="10751"><span class="lineNum">   10751 </span>            : </a>
<span class="lineNum">   10752 </span>            : STATIC int32_t
<span class="lineNum">   10753 </span><span class="lineNoCov">          0 : em_init_lcd_from_nvm_config_region(struct em_hw *hw, uint32_t cnf_base_addr,</span>
<span class="lineNum">   10754 </span>            :     uint32_t cnf_size)
<span class="lineNum">   10755 </span>            : {
<span class="lineNum">   10756 </span>            :         uint32_t ret_val = E1000_SUCCESS;
<span class="lineNum">   10757 </span><span class="lineNoCov">          0 :         uint16_t word_addr, reg_data, reg_addr;</span>
<span class="lineNum">   10758 </span>            :         uint16_t i;
<span class="lineNum">   10759 </span>            :         /* cnf_base_addr is in DWORD */
<span class="lineNum">   10760 </span><span class="lineNoCov">          0 :         word_addr = (uint16_t) (cnf_base_addr &lt;&lt; 1);</span>
<span class="lineNum">   10761 </span>            : 
<span class="lineNum">   10762 </span>            :         /* cnf_size is returned in size of dwords */
<span class="lineNum">   10763 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; cnf_size; i++) {</span>
<span class="lineNum">   10764 </span>            :                 ret_val =
<span class="lineNum">   10765 </span><span class="lineNoCov">          0 :                     em_read_eeprom(hw, (word_addr + i * 2), 1, &amp;reg_data);</span>
<span class="lineNum">   10766 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">   10767 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">   10768 </span>            : 
<span class="lineNum">   10769 </span>            :                 ret_val =
<span class="lineNum">   10770 </span><span class="lineNoCov">          0 :                     em_read_eeprom(hw, (word_addr + i * 2 + 1), 1, &amp;reg_addr);</span>
<span class="lineNum">   10771 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">   10772 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">   10773 </span>            : 
<span class="lineNum">   10774 </span><span class="lineNoCov">          0 :                 ret_val = em_get_software_flag(hw);</span>
<span class="lineNum">   10775 </span><span class="lineNoCov">          0 :                 if (ret_val != E1000_SUCCESS)</span>
<span class="lineNum">   10776 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">   10777 </span>            : 
<span class="lineNum">   10778 </span>            :                 ret_val =
<span class="lineNum">   10779 </span><span class="lineNoCov">          0 :                     em_write_phy_reg_ex(hw, (uint32_t) reg_addr, reg_data);</span>
<span class="lineNum">   10780 </span>            : 
<span class="lineNum">   10781 </span><span class="lineNoCov">          0 :                 em_release_software_flag(hw);</span>
<span class="lineNum">   10782 </span>            :         }
<span class="lineNum">   10783 </span>            : 
<span class="lineNum">   10784 </span><span class="lineNoCov">          0 :         return ret_val;</span>
<span class="lineNum">   10785 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">   10786 </span>            : 
<span class="lineNum">   10787 </span>            : /******************************************************************************
<span class="lineNum">   10788 </span>            :  * This function initializes the PHY from the NVM on ICH8 platforms. This
<span class="lineNum">   10789 </span>            :  * is needed due to an issue where the NVM configuration is not properly
<span class="lineNum">   10790 </span>            :  * autoloaded after power transitions. Therefore, after each PHY reset, we
<span class="lineNum">   10791 </span>            :  * will load the configuration data out of the NVM manually.
<span class="lineNum">   10792 </span>            :  *
<span class="lineNum">   10793 </span>            :  * hw: Struct containing variables accessed by shared code
<a name="10794"><span class="lineNum">   10794 </span>            :  *****************************************************************************/</a>
<span class="lineNum">   10795 </span>            : STATIC int32_t
<span class="lineNum">   10796 </span><span class="lineNoCov">          0 : em_init_lcd_from_nvm(struct em_hw *hw)</span>
<span class="lineNum">   10797 </span>            : {
<span class="lineNum">   10798 </span>            :         uint32_t reg_data, cnf_base_addr, cnf_size, ret_val, loop, sw_cfg_mask;
<span class="lineNum">   10799 </span><span class="lineNoCov">          0 :         if (hw-&gt;phy_type != em_phy_igp_3)</span>
<span class="lineNum">   10800 </span><span class="lineNoCov">          0 :                 return E1000_SUCCESS;</span>
<span class="lineNum">   10801 </span>            : 
<span class="lineNum">   10802 </span>            :         /* Check if SW needs configure the PHY */
<span class="lineNum">   10803 </span><span class="lineNoCov">          0 :         if (hw-&gt;device_id == E1000_DEV_ID_ICH8_IGP_M_AMT ||</span>
<span class="lineNum">   10804 </span><span class="lineNoCov">          0 :             hw-&gt;device_id == E1000_DEV_ID_ICH8_IGP_M ||</span>
<span class="lineNum">   10805 </span><span class="lineNoCov">          0 :             hw-&gt;mac_type == em_pchlan ||</span>
<span class="lineNum">   10806 </span><span class="lineNoCov">          0 :             hw-&gt;mac_type == em_pch2lan ||</span>
<span class="lineNum">   10807 </span><span class="lineNoCov">          0 :             hw-&gt;mac_type == em_pch_lpt ||</span>
<span class="lineNum">   10808 </span><span class="lineNoCov">          0 :             hw-&gt;mac_type == em_pch_spt ||</span>
<span class="lineNum">   10809 </span><span class="lineNoCov">          0 :             hw-&gt;mac_type == em_pch_cnp)</span>
<span class="lineNum">   10810 </span><span class="lineNoCov">          0 :                 sw_cfg_mask = FEXTNVM_SW_CONFIG_ICH8M;</span>
<span class="lineNum">   10811 </span>            :         else
<span class="lineNum">   10812 </span>            :                 sw_cfg_mask = FEXTNVM_SW_CONFIG;
<span class="lineNum">   10813 </span>            : 
<span class="lineNum">   10814 </span><span class="lineNoCov">          0 :         reg_data = E1000_READ_REG(hw, FEXTNVM);</span>
<span class="lineNum">   10815 </span><span class="lineNoCov">          0 :         if (!(reg_data &amp; sw_cfg_mask))</span>
<span class="lineNum">   10816 </span><span class="lineNoCov">          0 :                 return E1000_SUCCESS;</span>
<span class="lineNum">   10817 </span>            : 
<span class="lineNum">   10818 </span>            :         /* Wait for basic configuration completes before proceeding */
<span class="lineNum">   10819 </span>            :         loop = 0;
<span class="lineNum">   10820 </span><span class="lineNoCov">          0 :         do {</span>
<span class="lineNum">   10821 </span>            :                 reg_data =
<span class="lineNum">   10822 </span><span class="lineNoCov">          0 :                     E1000_READ_REG(hw, STATUS) &amp; E1000_STATUS_LAN_INIT_DONE;</span>
<span class="lineNum">   10823 </span><span class="lineNoCov">          0 :                 usec_delay(100);</span>
<span class="lineNum">   10824 </span><span class="lineNoCov">          0 :                 loop++;</span>
<span class="lineNum">   10825 </span><span class="lineNoCov">          0 :         } while ((!reg_data) &amp;&amp; (loop &lt; 50));</span>
<span class="lineNum">   10826 </span>            : 
<span class="lineNum">   10827 </span>            :         /* Clear the Init Done bit for the next init event */
<span class="lineNum">   10828 </span><span class="lineNoCov">          0 :         reg_data = E1000_READ_REG(hw, STATUS);</span>
<span class="lineNum">   10829 </span><span class="lineNoCov">          0 :         reg_data &amp;= ~E1000_STATUS_LAN_INIT_DONE;</span>
<span class="lineNum">   10830 </span><span class="lineNoCov">          0 :         E1000_WRITE_REG(hw, STATUS, reg_data);</span>
<span class="lineNum">   10831 </span>            :         /*
<span class="lineNum">   10832 </span>            :          * Make sure HW does not configure LCD from PHY extended
<span class="lineNum">   10833 </span>            :          * configuration before SW configuration
<span class="lineNum">   10834 </span>            :          */
<span class="lineNum">   10835 </span><span class="lineNoCov">          0 :         reg_data = E1000_READ_REG(hw, EXTCNF_CTRL);</span>
<span class="lineNum">   10836 </span><span class="lineNoCov">          0 :         if ((reg_data &amp; E1000_EXTCNF_CTRL_LCD_WRITE_ENABLE) == 0x0000) {</span>
<span class="lineNum">   10837 </span><span class="lineNoCov">          0 :                 reg_data = E1000_READ_REG(hw, EXTCNF_SIZE);</span>
<span class="lineNum">   10838 </span><span class="lineNoCov">          0 :                 cnf_size = reg_data &amp; E1000_EXTCNF_SIZE_EXT_PCIE_LENGTH;</span>
<span class="lineNum">   10839 </span><span class="lineNoCov">          0 :                 cnf_size &gt;&gt;= 16;</span>
<span class="lineNum">   10840 </span><span class="lineNoCov">          0 :                 if (cnf_size) {</span>
<span class="lineNum">   10841 </span><span class="lineNoCov">          0 :                         reg_data = E1000_READ_REG(hw, EXTCNF_CTRL);</span>
<span class="lineNum">   10842 </span><span class="lineNoCov">          0 :                         cnf_base_addr = reg_data &amp; E1000_EXTCNF_CTRL_EXT_CNF_POINTER;</span>
<span class="lineNum">   10843 </span>            :                         /* cnf_base_addr is in DWORD */
<span class="lineNum">   10844 </span><span class="lineNoCov">          0 :                         cnf_base_addr &gt;&gt;= 16;</span>
<span class="lineNum">   10845 </span>            : 
<span class="lineNum">   10846 </span>            :                         /* Configure LCD from extended configuration region. */
<span class="lineNum">   10847 </span><span class="lineNoCov">          0 :                         ret_val = em_init_lcd_from_nvm_config_region(hw,</span>
<span class="lineNum">   10848 </span>            :                             cnf_base_addr, cnf_size);
<span class="lineNum">   10849 </span><span class="lineNoCov">          0 :                         if (ret_val)</span>
<span class="lineNum">   10850 </span><span class="lineNoCov">          0 :                                 return ret_val;</span>
<span class="lineNum">   10851 </span>            :                 }
<span class="lineNum">   10852 </span>            :         }
<span class="lineNum">   10853 </span><span class="lineNoCov">          0 :         return E1000_SUCCESS;</span>
<span class="lineNum">   10854 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">   10855 </span>            : 
<span class="lineNum">   10856 </span>            : /******************************************************************************
<span class="lineNum">   10857 </span>            :  *  em_set_pciex_completion_timeout - set pci-e completion timeout
<span class="lineNum">   10858 </span>            :  *
<span class="lineNum">   10859 </span>            :  *  The defaults for 82575 and 82576 should be in the range of 50us to 50ms,
<span class="lineNum">   10860 </span>            :  *  however the hardware default for these parts is 500us to 1ms which is less
<span class="lineNum">   10861 </span>            :  *  than the 10ms recommended by the pci-e spec.  To address this we need to
<span class="lineNum">   10862 </span>            :  *  increase the value to either 10ms to 200ms for capability version 1 config,
<span class="lineNum">   10863 </span>            :  *  or 16ms to 55ms for version 2.
<span class="lineNum">   10864 </span>            :  *
<span class="lineNum">   10865 </span>            :  *  * hw - pointer to em_hw structure
<a name="10866"><span class="lineNum">   10866 </span>            :  *****************************************************************************/</a>
<span class="lineNum">   10867 </span>            : int32_t
<span class="lineNum">   10868 </span><span class="lineNoCov">          0 : em_set_pciex_completion_timeout(struct em_hw *hw)</span>
<span class="lineNum">   10869 </span>            : {
<span class="lineNum">   10870 </span><span class="lineNoCov">          0 :         uint32_t gcr = E1000_READ_REG(hw, GCR);</span>
<span class="lineNum">   10871 </span>            :         int32_t ret_val = E1000_SUCCESS;
<span class="lineNum">   10872 </span>            : 
<span class="lineNum">   10873 </span>            :         /* Only take action if timeout value is not set by system BIOS */
<span class="lineNum">   10874 </span><span class="lineNoCov">          0 :         if (gcr &amp; E1000_GCR_CMPL_TMOUT_MASK)</span>
<span class="lineNum">   10875 </span>            :                 goto out;
<span class="lineNum">   10876 </span>            : 
<span class="lineNum">   10877 </span>            :         DEBUGOUT(&quot;PCIe completion timeout not set by system BIOS.&quot;);
<span class="lineNum">   10878 </span>            : 
<span class="lineNum">   10879 </span>            :         /*
<span class="lineNum">   10880 </span>            :          * If capababilities version is type 1 we can write the
<span class="lineNum">   10881 </span>            :          * timeout of 10ms to 200ms through the GCR register
<span class="lineNum">   10882 </span>            :          */
<span class="lineNum">   10883 </span>            : 
<span class="lineNum">   10884 </span><span class="lineNoCov">          0 :         if (!(gcr &amp; E1000_GCR_CAP_VER2)) {</span>
<span class="lineNum">   10885 </span><span class="lineNoCov">          0 :                 gcr |= E1000_GCR_CMPL_TMOUT_10ms;</span>
<span class="lineNum">   10886 </span>            :                 DEBUGOUT(&quot;PCIe capability version 1 detected, setting \
<span class="lineNum">   10887 </span>            :                     completion timeout to 10ms.&quot;);
<span class="lineNum">   10888 </span><span class="lineNoCov">          0 :                 goto out;</span>
<span class="lineNum">   10889 </span>            :         }
<span class="lineNum">   10890 </span>            : 
<span class="lineNum">   10891 </span>            :         /*
<span class="lineNum">   10892 </span>            :          * For version 2 capabilities we need to write the config space
<span class="lineNum">   10893 </span>            :          * directly in order to set the completion timeout value for
<span class="lineNum">   10894 </span>            :          * 16ms to 55ms
<span class="lineNum">   10895 </span>            :          *
<span class="lineNum">   10896 </span>            :          * XXX: Implement em_*_pcie_cap_reg() first.
<span class="lineNum">   10897 </span>            :          */
<span class="lineNum">   10898 </span>            : #if 0
<span class="lineNum">   10899 </span>            :         ret_val = em_read_pcie_cap_reg(hw, PCIE_DEVICE_CONTROL2,
<span class="lineNum">   10900 </span>            :             &amp;pciex_devctl2);
<span class="lineNum">   10901 </span>            : 
<span class="lineNum">   10902 </span>            :         if (ret_val)
<span class="lineNum">   10903 </span>            :                 goto out;
<span class="lineNum">   10904 </span>            : 
<span class="lineNum">   10905 </span>            :         pciex_devctl2 |= PCIE_DEVICE_CONTROL2_16ms;
<span class="lineNum">   10906 </span>            : 
<span class="lineNum">   10907 </span>            :         ret_val = em_write_pcie_cap_reg(hw, PCIE_DEVICE_CONTROL2,
<span class="lineNum">   10908 </span>            :             &amp;pciex_devctl2); 
<span class="lineNum">   10909 </span>            : #endif
<span class="lineNum">   10910 </span>            : 
<span class="lineNum">   10911 </span>            : out:
<span class="lineNum">   10912 </span>            : 
<span class="lineNum">   10913 </span>            :         /* Disable completion timeout resend */
<span class="lineNum">   10914 </span><span class="lineNoCov">          0 :         gcr &amp;= ~E1000_GCR_CMPL_TMOUT_RESEND;</span>
<span class="lineNum">   10915 </span>            : 
<span class="lineNum">   10916 </span>            :         DEBUGOUT(&quot;PCIe completion timeout resend disabled.&quot;);
<span class="lineNum">   10917 </span>            : 
<span class="lineNum">   10918 </span><span class="lineNoCov">          0 :         E1000_WRITE_REG(hw, GCR, gcr);</span>
<span class="lineNum">   10919 </span><span class="lineNoCov">          0 :         return ret_val;</span>
<span class="lineNum">   10920 </span>            : }
<span class="lineNum">   10921 </span>            : 
<span class="lineNum">   10922 </span>            : /***************************************************************************
<span class="lineNum">   10923 </span>            :  *  Set slow MDIO access mode
<a name="10924"><span class="lineNum">   10924 </span>            :  ***************************************************************************/</a>
<span class="lineNum">   10925 </span>            : static int32_t
<span class="lineNum">   10926 </span><span class="lineNoCov">          0 : em_set_mdio_slow_mode_hv(struct em_hw *hw)</span>
<span class="lineNum">   10927 </span>            : {
<span class="lineNum">   10928 </span>            :         int32_t ret_val;
<span class="lineNum">   10929 </span><span class="lineNoCov">          0 :         uint16_t data;</span>
<span class="lineNum">   10930 </span>            :         DEBUGFUNC(&quot;em_set_mdio_slow_mode_hv&quot;);
<span class="lineNum">   10931 </span>            : 
<span class="lineNum">   10932 </span><span class="lineNoCov">          0 :         ret_val = em_read_phy_reg(hw, HV_KMRN_MODE_CTRL, &amp;data);</span>
<span class="lineNum">   10933 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">   10934 </span><span class="lineNoCov">          0 :                 return ret_val;</span>
<span class="lineNum">   10935 </span>            : 
<span class="lineNum">   10936 </span><span class="lineNoCov">          0 :         data |= HV_KMRN_MDIO_SLOW;</span>
<span class="lineNum">   10937 </span>            : 
<span class="lineNum">   10938 </span><span class="lineNoCov">          0 :         ret_val = em_write_phy_reg(hw, HV_KMRN_MODE_CTRL, data);</span>
<span class="lineNum">   10939 </span>            : 
<span class="lineNum">   10940 </span><span class="lineNoCov">          0 :         return ret_val;</span>
<span class="lineNum">   10941 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">   10942 </span>            : 
<span class="lineNum">   10943 </span>            : /***************************************************************************
<span class="lineNum">   10944 </span>            :  *  A series of Phy workarounds to be done after every PHY reset.
<a name="10945"><span class="lineNum">   10945 </span>            :  ***************************************************************************/</a>
<span class="lineNum">   10946 </span>            : int32_t
<span class="lineNum">   10947 </span><span class="lineNoCov">          0 : em_hv_phy_workarounds_ich8lan(struct em_hw *hw)</span>
<span class="lineNum">   10948 </span>            : {
<span class="lineNum">   10949 </span>            :         int32_t ret_val = E1000_SUCCESS;
<span class="lineNum">   10950 </span><span class="lineNoCov">          0 :         uint16_t phy_data;</span>
<span class="lineNum">   10951 </span>            :         uint16_t swfw;
<span class="lineNum">   10952 </span>            :         DEBUGFUNC(&quot;em_hv_phy_workarounds_ich8lan&quot;);
<span class="lineNum">   10953 </span>            : 
<span class="lineNum">   10954 </span><span class="lineNoCov">          0 :         if (hw-&gt;mac_type != em_pchlan)</span>
<span class="lineNum">   10955 </span>            :                 goto out;
<span class="lineNum">   10956 </span>            : 
<span class="lineNum">   10957 </span>            :         swfw = E1000_SWFW_PHY0_SM;
<span class="lineNum">   10958 </span>            : 
<span class="lineNum">   10959 </span>            :         /* Set MDIO slow mode before any other MDIO access */
<span class="lineNum">   10960 </span><span class="lineNoCov">          0 :         if (hw-&gt;phy_type == em_phy_82577 ||</span>
<span class="lineNum">   10961 </span><span class="lineNoCov">          0 :             hw-&gt;phy_type == em_phy_82578) {</span>
<span class="lineNum">   10962 </span><span class="lineNoCov">          0 :                 ret_val = em_set_mdio_slow_mode_hv(hw);</span>
<span class="lineNum">   10963 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">   10964 </span>            :                         goto out;
<span class="lineNum">   10965 </span>            :         }
<span class="lineNum">   10966 </span>            : 
<span class="lineNum">   10967 </span>            :         /* Hanksville M Phy init for IEEE. */
<span class="lineNum">   10968 </span><span class="lineNoCov">          0 :         if ((hw-&gt;revision_id == 2) &amp;&amp;</span>
<span class="lineNum">   10969 </span><span class="lineNoCov">          0 :             (hw-&gt;phy_type == em_phy_82577) &amp;&amp;</span>
<span class="lineNum">   10970 </span><span class="lineNoCov">          0 :             ((hw-&gt;phy_revision == 2) || (hw-&gt;phy_revision == 3))) {</span>
<span class="lineNum">   10971 </span><span class="lineNoCov">          0 :                 em_write_phy_reg(hw, 0x10, 0x8823);</span>
<span class="lineNum">   10972 </span><span class="lineNoCov">          0 :                 em_write_phy_reg(hw, 0x11, 0x0018);</span>
<span class="lineNum">   10973 </span><span class="lineNoCov">          0 :                 em_write_phy_reg(hw, 0x10, 0x8824);</span>
<span class="lineNum">   10974 </span><span class="lineNoCov">          0 :                 em_write_phy_reg(hw, 0x11, 0x0016);</span>
<span class="lineNum">   10975 </span><span class="lineNoCov">          0 :                 em_write_phy_reg(hw, 0x10, 0x8825);</span>
<span class="lineNum">   10976 </span><span class="lineNoCov">          0 :                 em_write_phy_reg(hw, 0x11, 0x001A);</span>
<span class="lineNum">   10977 </span><span class="lineNoCov">          0 :                 em_write_phy_reg(hw, 0x10, 0x888C);</span>
<span class="lineNum">   10978 </span><span class="lineNoCov">          0 :                 em_write_phy_reg(hw, 0x11, 0x0007);</span>
<span class="lineNum">   10979 </span><span class="lineNoCov">          0 :                 em_write_phy_reg(hw, 0x10, 0x888D);</span>
<span class="lineNum">   10980 </span><span class="lineNoCov">          0 :                 em_write_phy_reg(hw, 0x11, 0x0007);</span>
<span class="lineNum">   10981 </span><span class="lineNoCov">          0 :                 em_write_phy_reg(hw, 0x10, 0x888E);</span>
<span class="lineNum">   10982 </span><span class="lineNoCov">          0 :                 em_write_phy_reg(hw, 0x11, 0x0007);</span>
<span class="lineNum">   10983 </span><span class="lineNoCov">          0 :                 em_write_phy_reg(hw, 0x10, 0x8827);</span>
<span class="lineNum">   10984 </span><span class="lineNoCov">          0 :                 em_write_phy_reg(hw, 0x11, 0x0001);</span>
<span class="lineNum">   10985 </span><span class="lineNoCov">          0 :                 em_write_phy_reg(hw, 0x10, 0x8835);</span>
<span class="lineNum">   10986 </span><span class="lineNoCov">          0 :                 em_write_phy_reg(hw, 0x11, 0x0001);</span>
<span class="lineNum">   10987 </span><span class="lineNoCov">          0 :                 em_write_phy_reg(hw, 0x10, 0x8834);</span>
<span class="lineNum">   10988 </span><span class="lineNoCov">          0 :                 em_write_phy_reg(hw, 0x11, 0x0001);</span>
<span class="lineNum">   10989 </span><span class="lineNoCov">          0 :                 em_write_phy_reg(hw, 0x10, 0x8833);</span>
<span class="lineNum">   10990 </span><span class="lineNoCov">          0 :                 em_write_phy_reg(hw, 0x11, 0x0002);</span>
<span class="lineNum">   10991 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">   10992 </span>            : 
<span class="lineNum">   10993 </span><span class="lineNoCov">          0 :         if (((hw-&gt;phy_type == em_phy_82577) &amp;&amp;</span>
<span class="lineNum">   10994 </span><span class="lineNoCov">          0 :              ((hw-&gt;phy_revision == 1) || (hw-&gt;phy_revision == 2))) ||</span>
<span class="lineNum">   10995 </span><span class="lineNoCov">          0 :             ((hw-&gt;phy_type == em_phy_82578) &amp;&amp; (hw-&gt;phy_revision == 1))) {</span>
<span class="lineNum">   10996 </span>            :                 /* Disable generation of early preamble */
<span class="lineNum">   10997 </span><span class="lineNoCov">          0 :                 ret_val = em_write_phy_reg(hw, PHY_REG(769, 25), 0x4431);</span>
<span class="lineNum">   10998 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">   10999 </span>            :                         goto out;
<span class="lineNum">   11000 </span>            : 
<span class="lineNum">   11001 </span>            :                 /* Preamble tuning for SSC */
<span class="lineNum">   11002 </span><span class="lineNoCov">          0 :                 ret_val = em_write_phy_reg(hw, PHY_REG(770, 16), 0xA204);</span>
<span class="lineNum">   11003 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">   11004 </span>            :                         goto out;
<span class="lineNum">   11005 </span>            :         }
<span class="lineNum">   11006 </span>            : 
<span class="lineNum">   11007 </span><span class="lineNoCov">          0 :         if (hw-&gt;phy_type == em_phy_82578) {</span>
<span class="lineNum">   11008 </span>            :                 /*
<span class="lineNum">   11009 </span>            :                  * Return registers to default by doing a soft reset then
<span class="lineNum">   11010 </span>            :                  * writing 0x3140 to the control register.
<span class="lineNum">   11011 </span>            :                  */
<span class="lineNum">   11012 </span><span class="lineNoCov">          0 :                 if (hw-&gt;phy_revision &lt; 2) {</span>
<span class="lineNum">   11013 </span><span class="lineNoCov">          0 :                         em_phy_reset(hw);</span>
<span class="lineNum">   11014 </span><span class="lineNoCov">          0 :                         ret_val = em_write_phy_reg(hw, PHY_CTRL, 0x3140);</span>
<span class="lineNum">   11015 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">   11016 </span>            :         }
<span class="lineNum">   11017 </span>            : 
<span class="lineNum">   11018 </span><span class="lineNoCov">          0 :         if ((hw-&gt;revision_id == 2) &amp;&amp;</span>
<span class="lineNum">   11019 </span><span class="lineNoCov">          0 :             (hw-&gt;phy_type == em_phy_82577) &amp;&amp;</span>
<span class="lineNum">   11020 </span><span class="lineNoCov">          0 :             ((hw-&gt;phy_revision == 2) || (hw-&gt;phy_revision == 3))) {</span>
<span class="lineNum">   11021 </span>            :                 /*
<span class="lineNum">   11022 </span>            :                  * Workaround for OEM (GbE) not operating after reset -
<span class="lineNum">   11023 </span>            :                  * restart AN (twice)
<span class="lineNum">   11024 </span>            :                  */
<span class="lineNum">   11025 </span><span class="lineNoCov">          0 :                 ret_val = em_write_phy_reg(hw, PHY_REG(0, 25), 0x0400);</span>
<span class="lineNum">   11026 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">   11027 </span>            :                         goto out;
<span class="lineNum">   11028 </span><span class="lineNoCov">          0 :                 ret_val = em_write_phy_reg(hw, PHY_REG(0, 25), 0x0400);</span>
<span class="lineNum">   11029 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">   11030 </span>            :                         goto out;
<span class="lineNum">   11031 </span>            :         }
<span class="lineNum">   11032 </span>            : 
<span class="lineNum">   11033 </span>            :         /* Select page 0 */
<span class="lineNum">   11034 </span><span class="lineNoCov">          0 :         ret_val = em_swfw_sync_acquire(hw, swfw);</span>
<span class="lineNum">   11035 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">   11036 </span>            :                 goto out;
<span class="lineNum">   11037 </span>            : 
<span class="lineNum">   11038 </span><span class="lineNoCov">          0 :         hw-&gt;phy_addr = 1;</span>
<span class="lineNum">   11039 </span><span class="lineNoCov">          0 :         ret_val = em_write_phy_reg(hw, IGP01E1000_PHY_PAGE_SELECT, 0);</span>
<span class="lineNum">   11040 </span><span class="lineNoCov">          0 :         em_swfw_sync_release(hw, swfw);</span>
<span class="lineNum">   11041 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">   11042 </span>            :                 goto out;
<span class="lineNum">   11043 </span>            : 
<span class="lineNum">   11044 </span>            :         /* Workaround for link disconnects on a busy hub in half duplex */
<span class="lineNum">   11045 </span><span class="lineNoCov">          0 :         ret_val = em_read_phy_reg(hw,</span>
<span class="lineNum">   11046 </span>            :                                               PHY_REG(BM_PORT_CTRL_PAGE, 17),
<span class="lineNum">   11047 </span>            :                                               &amp;phy_data);
<span class="lineNum">   11048 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">   11049 </span>            :                 goto release;
<span class="lineNum">   11050 </span><span class="lineNoCov">          0 :         ret_val = em_write_phy_reg(hw,</span>
<span class="lineNum">   11051 </span>            :                                                PHY_REG(BM_PORT_CTRL_PAGE, 17),
<span class="lineNum">   11052 </span><span class="lineNoCov">          0 :                                                phy_data &amp; 0x00FF);</span>
<span class="lineNum">   11053 </span>            : release:
<span class="lineNum">   11054 </span>            : out:
<span class="lineNum">   11055 </span><span class="lineNoCov">          0 :         return ret_val;</span>
<span class="lineNum">   11056 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">   11057 </span>            : 
<span class="lineNum">   11058 </span>            : 
<span class="lineNum">   11059 </span>            : /***************************************************************************
<span class="lineNum">   11060 </span>            :  *  Si workaround
<span class="lineNum">   11061 </span>            :  *
<span class="lineNum">   11062 </span>            :  *  This function works around a Si bug where the link partner can get
<span class="lineNum">   11063 </span>            :  *  a link up indication before the PHY does.  If small packets are sent
<span class="lineNum">   11064 </span>            :  *  by the link partner they can be placed in the packet buffer without
<span class="lineNum">   11065 </span>            :  *  being properly accounted for by the PHY and will stall preventing
<span class="lineNum">   11066 </span>            :  *  further packets from being received.  The workaround is to clear the
<span class="lineNum">   11067 </span>            :  *  packet buffer after the PHY detects link up.
<a name="11068"><span class="lineNum">   11068 </span>            :  ***************************************************************************/</a>
<span class="lineNum">   11069 </span>            : int32_t
<span class="lineNum">   11070 </span><span class="lineNoCov">          0 : em_link_stall_workaround_hv(struct em_hw *hw)</span>
<span class="lineNum">   11071 </span>            : {
<span class="lineNum">   11072 </span>            :         int32_t ret_val = E1000_SUCCESS;
<span class="lineNum">   11073 </span><span class="lineNoCov">          0 :         uint16_t phy_data;</span>
<span class="lineNum">   11074 </span>            : 
<span class="lineNum">   11075 </span><span class="lineNoCov">          0 :         if (hw-&gt;phy_type != em_phy_82578)</span>
<span class="lineNum">   11076 </span>            :                 goto out;
<span class="lineNum">   11077 </span>            : 
<span class="lineNum">   11078 </span>            :         /* Do not apply workaround if in PHY loopback bit 14 set */
<span class="lineNum">   11079 </span><span class="lineNoCov">          0 :         em_read_phy_reg(hw, PHY_CTRL, &amp;phy_data);</span>
<span class="lineNum">   11080 </span><span class="lineNoCov">          0 :         if (phy_data &amp; E1000_PHY_CTRL_LOOPBACK)</span>
<span class="lineNum">   11081 </span>            :                 goto out;
<span class="lineNum">   11082 </span>            : 
<span class="lineNum">   11083 </span>            :         /* check if link is up and at 1Gbps */
<span class="lineNum">   11084 </span><span class="lineNoCov">          0 :         ret_val = em_read_phy_reg(hw, BM_CS_STATUS, &amp;phy_data);</span>
<span class="lineNum">   11085 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">   11086 </span>            :                 goto out;
<span class="lineNum">   11087 </span>            : 
<span class="lineNum">   11088 </span><span class="lineNoCov">          0 :         phy_data &amp;= BM_CS_STATUS_LINK_UP |</span>
<span class="lineNum">   11089 </span>            :                     BM_CS_STATUS_RESOLVED |
<span class="lineNum">   11090 </span>            :                     BM_CS_STATUS_SPEED_MASK;
<span class="lineNum">   11091 </span>            : 
<span class="lineNum">   11092 </span><span class="lineNoCov">          0 :         if (phy_data != (BM_CS_STATUS_LINK_UP |</span>
<span class="lineNum">   11093 </span>            :                          BM_CS_STATUS_RESOLVED |
<span class="lineNum">   11094 </span>            :                          BM_CS_STATUS_SPEED_1000))
<span class="lineNum">   11095 </span>            :                 goto out;
<span class="lineNum">   11096 </span>            : 
<span class="lineNum">   11097 </span><span class="lineNoCov">          0 :         msec_delay(200);</span>
<span class="lineNum">   11098 </span>            : 
<span class="lineNum">   11099 </span>            :         /* flush the packets in the fifo buffer */
<span class="lineNum">   11100 </span><span class="lineNoCov">          0 :         ret_val = em_write_phy_reg(hw, HV_MUX_DATA_CTRL,</span>
<span class="lineNum">   11101 </span>            :             HV_MUX_DATA_CTRL_GEN_TO_MAC | HV_MUX_DATA_CTRL_FORCE_SPEED);
<span class="lineNum">   11102 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">   11103 </span>            :                 goto out;
<span class="lineNum">   11104 </span>            : 
<span class="lineNum">   11105 </span><span class="lineNoCov">          0 :         ret_val = em_write_phy_reg(hw, HV_MUX_DATA_CTRL,</span>
<span class="lineNum">   11106 </span>            :             HV_MUX_DATA_CTRL_GEN_TO_MAC);
<span class="lineNum">   11107 </span>            : 
<span class="lineNum">   11108 </span>            : out:
<span class="lineNum">   11109 </span><span class="lineNoCov">          0 :         return ret_val;</span>
<span class="lineNum">   11110 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">   11111 </span>            : 
<span class="lineNum">   11112 </span>            : /****************************************************************************
<span class="lineNum">   11113 </span>            :  *  K1 Si workaround
<span class="lineNum">   11114 </span>            :  *
<span class="lineNum">   11115 </span>            :  *  If K1 is enabled for 1Gbps, the MAC might stall when transitioning
<span class="lineNum">   11116 </span>            :  *  from a lower speed.  This workaround disables K1 whenever link is at 1Gig.
<span class="lineNum">   11117 </span>            :  *  If link is down, the function will restore the default K1 setting located
<span class="lineNum">   11118 </span>            :  *  in the NVM.
<a name="11119"><span class="lineNum">   11119 </span>            :  ****************************************************************************/</a>
<span class="lineNum">   11120 </span>            : int32_t
<span class="lineNum">   11121 </span><span class="lineNoCov">          0 : em_k1_gig_workaround_hv(struct em_hw *hw, boolean_t link)</span>
<span class="lineNum">   11122 </span>            : {
<span class="lineNum">   11123 </span>            :         int32_t ret_val;
<span class="lineNum">   11124 </span><span class="lineNoCov">          0 :         uint16_t phy_data;</span>
<span class="lineNum">   11125 </span>            :         boolean_t k1_enable;
<span class="lineNum">   11126 </span>            : 
<span class="lineNum">   11127 </span>            :         DEBUGFUNC(&quot;em_k1_gig_workaround_hv&quot;);
<span class="lineNum">   11128 </span>            : 
<span class="lineNum">   11129 </span><span class="lineNoCov">          0 :         if (hw-&gt;mac_type != em_pchlan)</span>
<span class="lineNum">   11130 </span><span class="lineNoCov">          0 :                 return E1000_SUCCESS;</span>
<span class="lineNum">   11131 </span>            : 
<span class="lineNum">   11132 </span><span class="lineNoCov">          0 :         ret_val = em_read_eeprom_ich8(hw, E1000_NVM_K1_CONFIG, 1, &amp;phy_data);</span>
<span class="lineNum">   11133 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">   11134 </span><span class="lineNoCov">          0 :                 return ret_val;</span>
<span class="lineNum">   11135 </span>            : 
<span class="lineNum">   11136 </span><span class="lineNoCov">          0 :         k1_enable = phy_data &amp; E1000_NVM_K1_ENABLE ? TRUE : FALSE;</span>
<span class="lineNum">   11137 </span>            : 
<span class="lineNum">   11138 </span>            :         /* Disable K1 when link is 1Gbps, otherwise use the NVM setting */
<span class="lineNum">   11139 </span><span class="lineNoCov">          0 :         if (link) {</span>
<span class="lineNum">   11140 </span><span class="lineNoCov">          0 :                 if (hw-&gt;phy_type == em_phy_82578) {</span>
<span class="lineNum">   11141 </span><span class="lineNoCov">          0 :                         ret_val = em_read_phy_reg(hw, BM_CS_STATUS,</span>
<span class="lineNum">   11142 </span>            :                             &amp;phy_data);
<span class="lineNum">   11143 </span><span class="lineNoCov">          0 :                         if (ret_val)</span>
<span class="lineNum">   11144 </span><span class="lineNoCov">          0 :                                 return ret_val;</span>
<span class="lineNum">   11145 </span>            : 
<span class="lineNum">   11146 </span><span class="lineNoCov">          0 :                         phy_data &amp;= BM_CS_STATUS_LINK_UP |</span>
<span class="lineNum">   11147 </span>            :                                     BM_CS_STATUS_RESOLVED |
<span class="lineNum">   11148 </span>            :                                     BM_CS_STATUS_SPEED_MASK;
<span class="lineNum">   11149 </span>            : 
<span class="lineNum">   11150 </span><span class="lineNoCov">          0 :                         if (phy_data == (BM_CS_STATUS_LINK_UP |</span>
<span class="lineNum">   11151 </span>            :                                          BM_CS_STATUS_RESOLVED |
<span class="lineNum">   11152 </span>            :                                          BM_CS_STATUS_SPEED_1000))
<span class="lineNum">   11153 </span><span class="lineNoCov">          0 :                                 k1_enable = FALSE;</span>
<span class="lineNum">   11154 </span>            :                 }
<span class="lineNum">   11155 </span>            : 
<span class="lineNum">   11156 </span><span class="lineNoCov">          0 :                 if (hw-&gt;phy_type == em_phy_82577) {</span>
<span class="lineNum">   11157 </span><span class="lineNoCov">          0 :                         ret_val = em_read_phy_reg(hw, HV_M_STATUS,</span>
<span class="lineNum">   11158 </span>            :                             &amp;phy_data);
<span class="lineNum">   11159 </span><span class="lineNoCov">          0 :                         if (ret_val)</span>
<span class="lineNum">   11160 </span><span class="lineNoCov">          0 :                                 return ret_val;</span>
<span class="lineNum">   11161 </span>            : 
<span class="lineNum">   11162 </span><span class="lineNoCov">          0 :                         phy_data &amp;= HV_M_STATUS_LINK_UP |</span>
<span class="lineNum">   11163 </span>            :                                     HV_M_STATUS_AUTONEG_COMPLETE |
<span class="lineNum">   11164 </span>            :                                     HV_M_STATUS_SPEED_MASK;
<span class="lineNum">   11165 </span>            : 
<span class="lineNum">   11166 </span><span class="lineNoCov">          0 :                         if (phy_data == (HV_M_STATUS_LINK_UP |</span>
<span class="lineNum">   11167 </span>            :                                          HV_M_STATUS_AUTONEG_COMPLETE |
<span class="lineNum">   11168 </span>            :                                          HV_M_STATUS_SPEED_1000))
<span class="lineNum">   11169 </span><span class="lineNoCov">          0 :                                 k1_enable = FALSE;</span>
<span class="lineNum">   11170 </span>            :                 }
<span class="lineNum">   11171 </span>            : 
<span class="lineNum">   11172 </span>            :                 /* Link stall fix for link up */
<span class="lineNum">   11173 </span><span class="lineNoCov">          0 :                 ret_val = em_write_phy_reg(hw, PHY_REG(770, 19),</span>
<span class="lineNum">   11174 </span>            :                     0x0100);
<span class="lineNum">   11175 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">   11176 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">   11177 </span>            : 
<span class="lineNum">   11178 </span>            :         } else {
<span class="lineNum">   11179 </span>            :                 /* Link stall fix for link down */
<span class="lineNum">   11180 </span><span class="lineNoCov">          0 :                 ret_val = em_write_phy_reg(hw, PHY_REG(770, 19),</span>
<span class="lineNum">   11181 </span>            :                     0x4100);
<span class="lineNum">   11182 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">   11183 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">   11184 </span>            :         }
<span class="lineNum">   11185 </span>            : 
<span class="lineNum">   11186 </span><span class="lineNoCov">          0 :         ret_val = em_configure_k1_ich8lan(hw, k1_enable);</span>
<span class="lineNum">   11187 </span>            : 
<span class="lineNum">   11188 </span><span class="lineNoCov">          0 :         return ret_val;</span>
<span class="lineNum">   11189 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">   11190 </span>            : 
<a name="11191"><span class="lineNum">   11191 </span>            : /* Workaround to set the K1 beacon duration for 82579 parts */</a>
<span class="lineNum">   11192 </span>            : int32_t
<span class="lineNum">   11193 </span><span class="lineNoCov">          0 : em_k1_workaround_lv(struct em_hw *hw)</span>
<span class="lineNum">   11194 </span>            : {
<span class="lineNum">   11195 </span>            :         int32_t ret_val;
<span class="lineNum">   11196 </span><span class="lineNoCov">          0 :         uint16_t phy_data;</span>
<span class="lineNum">   11197 </span>            :         uint32_t mac_reg;
<span class="lineNum">   11198 </span>            : 
<span class="lineNum">   11199 </span><span class="lineNoCov">          0 :         ret_val = em_read_phy_reg(hw, BM_CS_STATUS, &amp;phy_data);</span>
<span class="lineNum">   11200 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">   11201 </span><span class="lineNoCov">          0 :                 return ret_val;</span>
<span class="lineNum">   11202 </span>            : 
<span class="lineNum">   11203 </span><span class="lineNoCov">          0 :         if ((phy_data &amp; (HV_M_STATUS_LINK_UP | HV_M_STATUS_AUTONEG_COMPLETE))</span>
<span class="lineNum">   11204 </span><span class="lineNoCov">          0 :             == (HV_M_STATUS_LINK_UP | HV_M_STATUS_AUTONEG_COMPLETE)) {</span>
<span class="lineNum">   11205 </span><span class="lineNoCov">          0 :                 mac_reg = E1000_READ_REG(hw, FEXTNVM4);</span>
<span class="lineNum">   11206 </span><span class="lineNoCov">          0 :                 mac_reg &amp;= ~E1000_FEXTNVM4_BEACON_DURATION_MASK;</span>
<span class="lineNum">   11207 </span>            : 
<span class="lineNum">   11208 </span><span class="lineNoCov">          0 :                 if (phy_data &amp; HV_M_STATUS_SPEED_1000)</span>
<span class="lineNum">   11209 </span><span class="lineNoCov">          0 :                         mac_reg |= E1000_FEXTNVM4_BEACON_DURATION_8USEC;</span>
<span class="lineNum">   11210 </span>            :                 else
<span class="lineNum">   11211 </span><span class="lineNoCov">          0 :                         mac_reg |= E1000_FEXTNVM4_BEACON_DURATION_16USEC;</span>
<span class="lineNum">   11212 </span>            : 
<span class="lineNum">   11213 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG(hw, FEXTNVM4, mac_reg);</span>
<span class="lineNum">   11214 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">   11215 </span>            :         
<span class="lineNum">   11216 </span><span class="lineNoCov">          0 :         return E1000_SUCCESS;</span>
<span class="lineNum">   11217 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">   11218 </span>            : 
<span class="lineNum">   11219 </span>            : /**
<span class="lineNum">   11220 </span>            :  *  em_k1_workaround_lpt_lp - K1 workaround on Lynxpoint-LP
<span class="lineNum">   11221 </span>            :  *
<span class="lineNum">   11222 </span>            :  *  When K1 is enabled for 1Gbps, the MAC can miss 2 DMA completion indications
<span class="lineNum">   11223 </span>            :  *  preventing further DMA write requests.  Workaround the issue by disabling
<span class="lineNum">   11224 </span>            :  *  the de-assertion of the clock request when in 1Gbps mode.
<span class="lineNum">   11225 </span>            :  *  Also, set appropriate Tx re-transmission timeouts for 10 and 100Half link
<span class="lineNum">   11226 </span>            :  *  speeds in order to avoid Tx hangs.
<a name="11227"><span class="lineNum">   11227 </span>            :  **/</a>
<span class="lineNum">   11228 </span>            : int32_t
<span class="lineNum">   11229 </span><span class="lineNoCov">          0 : em_k1_workaround_lpt_lp(struct em_hw *hw, boolean_t link)</span>
<span class="lineNum">   11230 </span>            : {
<span class="lineNum">   11231 </span><span class="lineNoCov">          0 :         uint32_t fextnvm6 = E1000_READ_REG(hw, FEXTNVM6);</span>
<span class="lineNum">   11232 </span><span class="lineNoCov">          0 :         uint32_t status = E1000_READ_REG(hw, STATUS);</span>
<span class="lineNum">   11233 </span>            :         int32_t ret_val = E1000_SUCCESS;
<span class="lineNum">   11234 </span><span class="lineNoCov">          0 :         uint16_t reg;</span>
<span class="lineNum">   11235 </span>            : 
<span class="lineNum">   11236 </span><span class="lineNoCov">          0 :         if (link &amp;&amp; (status &amp; E1000_STATUS_SPEED_1000)) {</span>
<span class="lineNum">   11237 </span><span class="lineNoCov">          0 :                 ret_val = em_read_kmrn_reg(hw, E1000_KMRNCTRLSTA_K1_CONFIG,</span>
<span class="lineNum">   11238 </span>            :                     &amp;reg);
<span class="lineNum">   11239 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">   11240 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">   11241 </span>            : 
<span class="lineNum">   11242 </span><span class="lineNoCov">          0 :                 ret_val = em_write_kmrn_reg(hw, E1000_KMRNCTRLSTA_K1_CONFIG,</span>
<span class="lineNum">   11243 </span><span class="lineNoCov">          0 :                     reg &amp; ~E1000_KMRNCTRLSTA_K1_ENABLE);</span>
<span class="lineNum">   11244 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">   11245 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">   11246 </span>            : 
<span class="lineNum">   11247 </span><span class="lineNoCov">          0 :                 usec_delay(10);</span>
<span class="lineNum">   11248 </span>            : 
<span class="lineNum">   11249 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG(hw, FEXTNVM6,</span>
<span class="lineNum">   11250 </span>            :                                 fextnvm6 | E1000_FEXTNVM6_REQ_PLL_CLK);
<span class="lineNum">   11251 </span>            : 
<span class="lineNum">   11252 </span><span class="lineNoCov">          0 :                 ret_val = em_write_kmrn_reg(hw, E1000_KMRNCTRLSTA_K1_CONFIG,</span>
<span class="lineNum">   11253 </span><span class="lineNoCov">          0 :                     reg);</span>
<span class="lineNum">   11254 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">   11255 </span>            :                 /* clear FEXTNVM6 bit 8 on link down or 10/100 */
<span class="lineNum">   11256 </span><span class="lineNoCov">          0 :                 fextnvm6 &amp;= ~E1000_FEXTNVM6_REQ_PLL_CLK;</span>
<span class="lineNum">   11257 </span>            : 
<span class="lineNum">   11258 </span><span class="lineNoCov">          0 :                 if (!link || ((status &amp; E1000_STATUS_SPEED_100) &amp;&amp;</span>
<span class="lineNum">   11259 </span><span class="lineNoCov">          0 :                               (status &amp; E1000_STATUS_FD)))</span>
<span class="lineNum">   11260 </span>            :                         goto update_fextnvm6;
<span class="lineNum">   11261 </span>            : 
<span class="lineNum">   11262 </span><span class="lineNoCov">          0 :                 ret_val = em_read_phy_reg(hw, I217_INBAND_CTRL, &amp;reg);</span>
<span class="lineNum">   11263 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">   11264 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">   11265 </span>            : 
<span class="lineNum">   11266 </span>            :                 /* Clear link status transmit timeout */
<span class="lineNum">   11267 </span><span class="lineNoCov">          0 :                 reg &amp;= ~I217_INBAND_CTRL_LINK_STAT_TX_TIMEOUT_MASK;</span>
<span class="lineNum">   11268 </span>            : 
<span class="lineNum">   11269 </span><span class="lineNoCov">          0 :                 if (status &amp; E1000_STATUS_SPEED_100) {</span>
<span class="lineNum">   11270 </span>            :                         /* Set inband Tx timeout to 5x10us for 100Half */
<span class="lineNum">   11271 </span><span class="lineNoCov">          0 :                         reg |= 5 &lt;&lt; I217_INBAND_CTRL_LINK_STAT_TX_TIMEOUT_SHIFT;</span>
<span class="lineNum">   11272 </span>            : 
<span class="lineNum">   11273 </span>            :                         /* Do not extend the K1 entry latency for 100Half */
<span class="lineNum">   11274 </span><span class="lineNoCov">          0 :                         fextnvm6 &amp;= ~E1000_FEXTNVM6_ENABLE_K1_ENTRY_CONDITION;</span>
<span class="lineNum">   11275 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">   11276 </span>            :                         /* Set inband Tx timeout to 50x10us for 10Full/Half */
<span class="lineNum">   11277 </span><span class="lineNoCov">          0 :                         reg |= 50 &lt;&lt;</span>
<span class="lineNum">   11278 </span>            :                                I217_INBAND_CTRL_LINK_STAT_TX_TIMEOUT_SHIFT;
<span class="lineNum">   11279 </span>            : 
<span class="lineNum">   11280 </span>            :                         /* Extend the K1 entry latency for 10 Mbps */
<span class="lineNum">   11281 </span><span class="lineNoCov">          0 :                         fextnvm6 |= E1000_FEXTNVM6_ENABLE_K1_ENTRY_CONDITION;</span>
<span class="lineNum">   11282 </span>            :                 }
<span class="lineNum">   11283 </span>            : 
<span class="lineNum">   11284 </span><span class="lineNoCov">          0 :                 ret_val = em_write_phy_reg(hw, I217_INBAND_CTRL, reg);</span>
<span class="lineNum">   11285 </span><span class="lineNoCov">          0 :                 if (ret_val)</span>
<span class="lineNum">   11286 </span><span class="lineNoCov">          0 :                         return ret_val;</span>
<span class="lineNum">   11287 </span>            : 
<span class="lineNum">   11288 </span>            : update_fextnvm6:
<span class="lineNum">   11289 </span><span class="lineNoCov">          0 :                 E1000_WRITE_REG(hw, FEXTNVM6, fextnvm6);</span>
<span class="lineNum">   11290 </span>            :         }
<span class="lineNum">   11291 </span>            : 
<span class="lineNum">   11292 </span><span class="lineNoCov">          0 :         return ret_val;</span>
<span class="lineNum">   11293 </span>            : 
<span class="lineNum">   11294 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">   11295 </span>            : 
<span class="lineNum">   11296 </span>            : 
<span class="lineNum">   11297 </span>            : /***************************************************************************
<span class="lineNum">   11298 </span>            :  *  e1000_gate_hw_phy_config_ich8lan - disable PHY config via hardware
<span class="lineNum">   11299 </span>            :  *  @hw:   pointer to the HW structure
<span class="lineNum">   11300 </span>            :  *  @gate: boolean set to TRUE to gate, FALSE to ungate
<span class="lineNum">   11301 </span>            :  *
<span class="lineNum">   11302 </span>            :  *  Gate/ungate the automatic PHY configuration via hardware; perform
<span class="lineNum">   11303 </span>            :  *  the configuration via software instead.
<a name="11304"><span class="lineNum">   11304 </span>            :  ***************************************************************************/</a>
<span class="lineNum">   11305 </span>            : void
<span class="lineNum">   11306 </span><span class="lineNoCov">          0 : em_gate_hw_phy_config_ich8lan(struct em_hw *hw, boolean_t gate)</span>
<span class="lineNum">   11307 </span>            : {
<span class="lineNum">   11308 </span>            :        uint32_t extcnf_ctrl;
<span class="lineNum">   11309 </span>            : 
<span class="lineNum">   11310 </span>            :        DEBUGFUNC(&quot;em_gate_hw_phy_config_ich8lan&quot;);
<span class="lineNum">   11311 </span>            : 
<span class="lineNum">   11312 </span><span class="lineNoCov">          0 :        if (hw-&gt;mac_type != em_pch2lan)</span>
<span class="lineNum">   11313 </span><span class="lineNoCov">          0 :                return;</span>
<span class="lineNum">   11314 </span>            : 
<span class="lineNum">   11315 </span><span class="lineNoCov">          0 :        extcnf_ctrl = E1000_READ_REG(hw, EXTCNF_CTRL);</span>
<span class="lineNum">   11316 </span>            : 
<span class="lineNum">   11317 </span><span class="lineNoCov">          0 :        if (gate)</span>
<span class="lineNum">   11318 </span><span class="lineNoCov">          0 :                extcnf_ctrl |= E1000_EXTCNF_CTRL_GATE_PHY_CFG;</span>
<span class="lineNum">   11319 </span>            :        else
<span class="lineNum">   11320 </span><span class="lineNoCov">          0 :                extcnf_ctrl &amp;= ~E1000_EXTCNF_CTRL_GATE_PHY_CFG;</span>
<span class="lineNum">   11321 </span>            : 
<span class="lineNum">   11322 </span><span class="lineNoCov">          0 :        E1000_WRITE_REG(hw, EXTCNF_CTRL, extcnf_ctrl);</span>
<span class="lineNum">   11323 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">   11324 </span>            : 
<span class="lineNum">   11325 </span>            : /***************************************************************************
<span class="lineNum">   11326 </span>            :  *  Configure K1 power state
<span class="lineNum">   11327 </span>            :  *
<span class="lineNum">   11328 </span>            :  *  Configure the K1 power state based on the provided parameter.
<span class="lineNum">   11329 </span>            :  *  Assumes semaphore already acquired.
<span class="lineNum">   11330 </span>            :  *
<span class="lineNum">   11331 </span>            :  *  Success returns 0, Failure returns -E1000_ERR_PHY (-2)
<a name="11332"><span class="lineNum">   11332 </span>            :  ***************************************************************************/</a>
<span class="lineNum">   11333 </span>            : int32_t
<span class="lineNum">   11334 </span><span class="lineNoCov">          0 : em_configure_k1_ich8lan(struct em_hw *hw, boolean_t k1_enable)</span>
<span class="lineNum">   11335 </span>            : {
<span class="lineNum">   11336 </span>            :         int32_t ret_val = E1000_SUCCESS;
<span class="lineNum">   11337 </span>            :         uint32_t ctrl_reg = 0;
<span class="lineNum">   11338 </span>            :         uint32_t ctrl_ext = 0;
<span class="lineNum">   11339 </span>            :         uint32_t reg = 0;
<span class="lineNum">   11340 </span><span class="lineNoCov">          0 :         uint16_t kmrn_reg = 0;</span>
<span class="lineNum">   11341 </span>            : 
<span class="lineNum">   11342 </span><span class="lineNoCov">          0 :         ret_val = em_read_kmrn_reg(hw, E1000_KMRNCTRLSTA_K1_CONFIG,</span>
<span class="lineNum">   11343 </span>            :             &amp;kmrn_reg);
<span class="lineNum">   11344 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">   11345 </span>            :                 goto out;
<span class="lineNum">   11346 </span>            : 
<span class="lineNum">   11347 </span><span class="lineNoCov">          0 :         if (k1_enable)</span>
<span class="lineNum">   11348 </span><span class="lineNoCov">          0 :                 kmrn_reg |= E1000_KMRNCTRLSTA_K1_ENABLE;</span>
<span class="lineNum">   11349 </span>            :         else
<span class="lineNum">   11350 </span><span class="lineNoCov">          0 :                 kmrn_reg &amp;= ~E1000_KMRNCTRLSTA_K1_ENABLE;</span>
<span class="lineNum">   11351 </span>            : 
<span class="lineNum">   11352 </span><span class="lineNoCov">          0 :         ret_val = em_write_kmrn_reg(hw, E1000_KMRNCTRLSTA_K1_CONFIG,</span>
<span class="lineNum">   11353 </span><span class="lineNoCov">          0 :             kmrn_reg);</span>
<span class="lineNum">   11354 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">   11355 </span>            :                 goto out;
<span class="lineNum">   11356 </span>            : 
<span class="lineNum">   11357 </span><span class="lineNoCov">          0 :         usec_delay(20);</span>
<span class="lineNum">   11358 </span><span class="lineNoCov">          0 :         ctrl_ext = E1000_READ_REG(hw, CTRL_EXT);</span>
<span class="lineNum">   11359 </span><span class="lineNoCov">          0 :         ctrl_reg = E1000_READ_REG(hw, CTRL);</span>
<span class="lineNum">   11360 </span>            : 
<span class="lineNum">   11361 </span><span class="lineNoCov">          0 :         reg = ctrl_reg &amp; ~(E1000_CTRL_SPD_1000 | E1000_CTRL_SPD_100);</span>
<span class="lineNum">   11362 </span><span class="lineNoCov">          0 :         reg |= E1000_CTRL_FRCSPD;</span>
<span class="lineNum">   11363 </span><span class="lineNoCov">          0 :         E1000_WRITE_REG(hw, CTRL, reg);</span>
<span class="lineNum">   11364 </span>            : 
<span class="lineNum">   11365 </span><span class="lineNoCov">          0 :         E1000_WRITE_REG(hw, CTRL_EXT, ctrl_ext | E1000_CTRL_EXT_SPD_BYPS);</span>
<span class="lineNum">   11366 </span><span class="lineNoCov">          0 :         usec_delay(20);</span>
<span class="lineNum">   11367 </span><span class="lineNoCov">          0 :         E1000_WRITE_REG(hw, CTRL, ctrl_reg);</span>
<span class="lineNum">   11368 </span><span class="lineNoCov">          0 :         E1000_WRITE_REG(hw, CTRL_EXT, ctrl_ext);</span>
<span class="lineNum">   11369 </span><span class="lineNoCov">          0 :         usec_delay(20);</span>
<span class="lineNum">   11370 </span>            : 
<span class="lineNum">   11371 </span>            : out:
<span class="lineNum">   11372 </span><span class="lineNoCov">          0 :         return ret_val;</span>
<span class="lineNum">   11373 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">   11374 </span>            : 
<span class="lineNum">   11375 </span>            : /***************************************************************************
<span class="lineNum">   11376 </span>            :  *  em_lv_phy_workarounds_ich8lan - A series of Phy workarounds to be
<span class="lineNum">   11377 </span>            :  *  done after every PHY reset.
<a name="11378"><span class="lineNum">   11378 </span>            :  ***************************************************************************/</a>
<span class="lineNum">   11379 </span>            : int32_t
<span class="lineNum">   11380 </span><span class="lineNoCov">          0 : em_lv_phy_workarounds_ich8lan(struct em_hw *hw)</span>
<span class="lineNum">   11381 </span>            : {
<span class="lineNum">   11382 </span>            :        int32_t ret_val = E1000_SUCCESS;
<span class="lineNum">   11383 </span>            :        uint16_t swfw;
<span class="lineNum">   11384 </span>            : 
<span class="lineNum">   11385 </span>            :        DEBUGFUNC(&quot;e1000_lv_phy_workarounds_ich8lan&quot;);
<span class="lineNum">   11386 </span>            : 
<span class="lineNum">   11387 </span><span class="lineNoCov">          0 :        if (hw-&gt;mac_type != em_pch2lan)</span>
<span class="lineNum">   11388 </span>            :                goto out;
<span class="lineNum">   11389 </span>            : 
<span class="lineNum">   11390 </span>            :        /* Set MDIO slow mode before any other MDIO access */
<span class="lineNum">   11391 </span><span class="lineNoCov">          0 :        ret_val = em_set_mdio_slow_mode_hv(hw);</span>
<span class="lineNum">   11392 </span>            : 
<span class="lineNum">   11393 </span>            :        swfw = E1000_SWFW_PHY0_SM;
<span class="lineNum">   11394 </span><span class="lineNoCov">          0 :        ret_val = em_swfw_sync_acquire(hw, swfw);</span>
<span class="lineNum">   11395 </span><span class="lineNoCov">          0 :        if (ret_val)</span>
<span class="lineNum">   11396 </span>            :                goto out;
<span class="lineNum">   11397 </span><span class="lineNoCov">          0 :        ret_val = em_write_phy_reg(hw, I82579_EMI_ADDR,</span>
<span class="lineNum">   11398 </span>            :                                               I82579_MSE_THRESHOLD);
<span class="lineNum">   11399 </span><span class="lineNoCov">          0 :        if (ret_val)</span>
<span class="lineNum">   11400 </span>            :                goto release;
<span class="lineNum">   11401 </span>            :        /* set MSE higher to enable link to stay up when noise is high */
<span class="lineNum">   11402 </span><span class="lineNoCov">          0 :        ret_val = em_write_phy_reg(hw, I82579_EMI_DATA,</span>
<span class="lineNum">   11403 </span>            :                                               0x0034);
<span class="lineNum">   11404 </span><span class="lineNoCov">          0 :        if (ret_val)</span>
<span class="lineNum">   11405 </span>            :                goto release;
<span class="lineNum">   11406 </span><span class="lineNoCov">          0 :        ret_val = em_write_phy_reg(hw, I82579_EMI_ADDR,</span>
<span class="lineNum">   11407 </span>            :                                               I82579_MSE_LINK_DOWN);
<span class="lineNum">   11408 </span><span class="lineNoCov">          0 :        if (ret_val)</span>
<span class="lineNum">   11409 </span>            :                goto release;
<span class="lineNum">   11410 </span>            :        /* drop link after 5 times MSE threshold was reached */
<span class="lineNum">   11411 </span><span class="lineNoCov">          0 :        ret_val = em_write_phy_reg(hw, I82579_EMI_DATA,</span>
<span class="lineNum">   11412 </span>            :                                               0x0005);
<span class="lineNum">   11413 </span>            : release:
<span class="lineNum">   11414 </span><span class="lineNoCov">          0 :        em_swfw_sync_release(hw, swfw);</span>
<span class="lineNum">   11415 </span>            : 
<span class="lineNum">   11416 </span>            : out:
<span class="lineNum">   11417 </span><span class="lineNoCov">          0 :        return ret_val;</span>
<span class="lineNum">   11418 </span>            : }
<a name="11419"><span class="lineNum">   11419 </span>            : </a>
<span class="lineNum">   11420 </span>            : int32_t
<span class="lineNum">   11421 </span><span class="lineNoCov">          0 : em_set_eee_i350(struct em_hw *hw) </span>
<span class="lineNum">   11422 </span>            : {
<span class="lineNum">   11423 </span>            :         int32_t ret_val = E1000_SUCCESS;
<span class="lineNum">   11424 </span>            :         uint32_t ipcnfg, eeer;
<span class="lineNum">   11425 </span>            : 
<span class="lineNum">   11426 </span><span class="lineNoCov">          0 :         if ((hw-&gt;mac_type &lt; em_i350) ||</span>
<span class="lineNum">   11427 </span><span class="lineNoCov">          0 :             (hw-&gt;media_type != em_media_type_copper))</span>
<span class="lineNum">   11428 </span>            :                 goto out;
<span class="lineNum">   11429 </span><span class="lineNoCov">          0 :         ipcnfg = EM_READ_REG(hw, E1000_IPCNFG);</span>
<span class="lineNum">   11430 </span><span class="lineNoCov">          0 :         eeer = EM_READ_REG(hw, E1000_EEER);</span>
<span class="lineNum">   11431 </span>            : 
<span class="lineNum">   11432 </span><span class="lineNoCov">          0 :         if (hw-&gt;eee_enable) {</span>
<span class="lineNum">   11433 </span><span class="lineNoCov">          0 :                 ipcnfg |= (E1000_IPCNFG_EEE_1G_AN | E1000_IPCNFG_EEE_100M_AN);</span>
<span class="lineNum">   11434 </span><span class="lineNoCov">          0 :                 eeer |= (E1000_EEER_TX_LPI_EN | E1000_EEER_RX_LPI_EN |</span>
<span class="lineNum">   11435 </span>            :                     E1000_EEER_LPI_FC);
<span class="lineNum">   11436 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">   11437 </span><span class="lineNoCov">          0 :                 ipcnfg &amp;= ~(E1000_IPCNFG_EEE_1G_AN | E1000_IPCNFG_EEE_100M_AN);</span>
<span class="lineNum">   11438 </span><span class="lineNoCov">          0 :                 eeer &amp;= ~(E1000_EEER_TX_LPI_EN | E1000_EEER_RX_LPI_EN |</span>
<span class="lineNum">   11439 </span>            :                     E1000_EEER_LPI_FC);
<span class="lineNum">   11440 </span>            :         }
<span class="lineNum">   11441 </span><span class="lineNoCov">          0 :         EM_WRITE_REG(hw, E1000_IPCNFG, ipcnfg);</span>
<span class="lineNum">   11442 </span><span class="lineNoCov">          0 :         EM_WRITE_REG(hw, E1000_EEER, eeer);</span>
<span class="lineNum">   11443 </span><span class="lineNoCov">          0 :         EM_READ_REG(hw, E1000_IPCNFG);</span>
<span class="lineNum">   11444 </span><span class="lineNoCov">          0 :         EM_READ_REG(hw, E1000_EEER);</span>
<span class="lineNum">   11445 </span>            : out:
<span class="lineNum">   11446 </span><span class="lineNoCov">          0 :         return ret_val;</span>
<span class="lineNum">   11447 </span>            : }
<span class="lineNum">   11448 </span>            : 
<span class="lineNum">   11449 </span>            : /***************************************************************************
<span class="lineNum">   11450 </span>            :  *  em_set_eee_pchlan - Enable/disable EEE support
<span class="lineNum">   11451 </span>            :  *  @hw: pointer to the HW structure
<span class="lineNum">   11452 </span>            :  *
<span class="lineNum">   11453 </span>            :  *  Enable/disable EEE based on setting in dev_spec structure.  The bits in
<span class="lineNum">   11454 </span>            :  *  the LPI Control register will remain set only if/when link is up.
<a name="11455"><span class="lineNum">   11455 </span>            :  ***************************************************************************/</a>
<span class="lineNum">   11456 </span>            : int32_t
<span class="lineNum">   11457 </span><span class="lineNoCov">          0 : em_set_eee_pchlan(struct em_hw *hw)</span>
<span class="lineNum">   11458 </span>            : {
<span class="lineNum">   11459 </span>            :        int32_t ret_val = E1000_SUCCESS;
<span class="lineNum">   11460 </span><span class="lineNoCov">          0 :        uint16_t phy_reg;</span>
<span class="lineNum">   11461 </span>            : 
<span class="lineNum">   11462 </span>            :        DEBUGFUNC(&quot;em_set_eee_pchlan&quot;);
<span class="lineNum">   11463 </span>            : 
<span class="lineNum">   11464 </span><span class="lineNoCov">          0 :        if (hw-&gt;phy_type != em_phy_82579 &amp;&amp;</span>
<span class="lineNum">   11465 </span><span class="lineNoCov">          0 :            hw-&gt;phy_type != em_phy_i217)</span>
<span class="lineNum">   11466 </span>            :                goto out;
<span class="lineNum">   11467 </span>            : 
<span class="lineNum">   11468 </span><span class="lineNoCov">          0 :        ret_val = em_read_phy_reg(hw, I82579_LPI_CTRL, &amp;phy_reg);</span>
<span class="lineNum">   11469 </span><span class="lineNoCov">          0 :        if (ret_val)</span>
<span class="lineNum">   11470 </span>            :                goto out;
<span class="lineNum">   11471 </span>            : 
<span class="lineNum">   11472 </span><span class="lineNoCov">          0 :        if (hw-&gt;eee_enable)</span>
<span class="lineNum">   11473 </span><span class="lineNoCov">          0 :                phy_reg &amp;= ~I82579_LPI_CTRL_ENABLE_MASK;</span>
<span class="lineNum">   11474 </span>            :        else
<span class="lineNum">   11475 </span><span class="lineNoCov">          0 :                phy_reg |= I82579_LPI_CTRL_ENABLE_MASK;</span>
<span class="lineNum">   11476 </span>            : 
<span class="lineNum">   11477 </span><span class="lineNoCov">          0 :        ret_val = em_write_phy_reg(hw, I82579_LPI_CTRL, phy_reg);</span>
<span class="lineNum">   11478 </span>            : out:
<span class="lineNum">   11479 </span><span class="lineNoCov">          0 :        return ret_val;</span>
<span class="lineNum">   11480 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">   11481 </span>            : 
<span class="lineNum">   11482 </span>            : /**
<span class="lineNum">   11483 </span>            :  *  em_initialize_M88E1512_phy - Initialize M88E1512 PHY
<span class="lineNum">   11484 </span>            :  *  @hw: pointer to the HW structure
<span class="lineNum">   11485 </span>            :  *
<span class="lineNum">   11486 </span>            :  *  Initialize Marvell 1512 to work correctly with Avoton.
<a name="11487"><span class="lineNum">   11487 </span>            :  **/</a>
<span class="lineNum">   11488 </span>            : int32_t
<span class="lineNum">   11489 </span><span class="lineNoCov">          0 : em_initialize_M88E1512_phy(struct em_hw *hw)</span>
<span class="lineNum">   11490 </span>            : {
<span class="lineNum">   11491 </span>            :         int32_t ret_val = E1000_SUCCESS;
<span class="lineNum">   11492 </span>            : 
<span class="lineNum">   11493 </span>            :         DEBUGFUNC(&quot;e1000_initialize_M88E1512_phy&quot;);
<span class="lineNum">   11494 </span>            : 
<span class="lineNum">   11495 </span>            :         /* Check if this is correct PHY. */
<span class="lineNum">   11496 </span><span class="lineNoCov">          0 :         if (hw-&gt;phy_id != M88E1512_E_PHY_ID)</span>
<span class="lineNum">   11497 </span>            :                 goto out;
<span class="lineNum">   11498 </span>            : 
<span class="lineNum">   11499 </span>            :         /* Switch to PHY page 0xFF. */
<span class="lineNum">   11500 </span><span class="lineNoCov">          0 :         ret_val = em_write_phy_reg(hw, M88E1543_PAGE_ADDR, 0x00FF);</span>
<span class="lineNum">   11501 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">   11502 </span>            :                 goto out;
<span class="lineNum">   11503 </span>            : 
<span class="lineNum">   11504 </span><span class="lineNoCov">          0 :         ret_val = em_write_phy_reg(hw, M88E1512_CFG_REG_2, 0x214B);</span>
<span class="lineNum">   11505 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">   11506 </span>            :                 goto out;
<span class="lineNum">   11507 </span>            : 
<span class="lineNum">   11508 </span><span class="lineNoCov">          0 :         ret_val = em_write_phy_reg(hw, M88E1512_CFG_REG_1, 0x2144);</span>
<span class="lineNum">   11509 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">   11510 </span>            :                 goto out;
<span class="lineNum">   11511 </span>            : 
<span class="lineNum">   11512 </span><span class="lineNoCov">          0 :         ret_val = em_write_phy_reg(hw, M88E1512_CFG_REG_2, 0x0C28);</span>
<span class="lineNum">   11513 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">   11514 </span>            :                 goto out;
<span class="lineNum">   11515 </span>            : 
<span class="lineNum">   11516 </span><span class="lineNoCov">          0 :         ret_val = em_write_phy_reg(hw, M88E1512_CFG_REG_1, 0x2146);</span>
<span class="lineNum">   11517 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">   11518 </span>            :                 goto out;
<span class="lineNum">   11519 </span>            : 
<span class="lineNum">   11520 </span><span class="lineNoCov">          0 :         ret_val = em_write_phy_reg(hw, M88E1512_CFG_REG_2, 0xB233);</span>
<span class="lineNum">   11521 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">   11522 </span>            :                 goto out;
<span class="lineNum">   11523 </span>            : 
<span class="lineNum">   11524 </span><span class="lineNoCov">          0 :         ret_val = em_write_phy_reg(hw, M88E1512_CFG_REG_1, 0x214D);</span>
<span class="lineNum">   11525 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">   11526 </span>            :                 goto out;
<span class="lineNum">   11527 </span>            : 
<span class="lineNum">   11528 </span><span class="lineNoCov">          0 :         ret_val = em_write_phy_reg(hw, M88E1512_CFG_REG_2, 0xCC0C);</span>
<span class="lineNum">   11529 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">   11530 </span>            :                 goto out;
<span class="lineNum">   11531 </span>            : 
<span class="lineNum">   11532 </span><span class="lineNoCov">          0 :         ret_val = em_write_phy_reg(hw, M88E1512_CFG_REG_1, 0x2159);</span>
<span class="lineNum">   11533 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">   11534 </span>            :                 goto out;
<span class="lineNum">   11535 </span>            : 
<span class="lineNum">   11536 </span>            :         /* Switch to PHY page 0xFB. */
<span class="lineNum">   11537 </span><span class="lineNoCov">          0 :         ret_val = em_write_phy_reg(hw, M88E1543_PAGE_ADDR, 0x00FB);</span>
<span class="lineNum">   11538 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">   11539 </span>            :                 goto out;
<span class="lineNum">   11540 </span>            : 
<span class="lineNum">   11541 </span><span class="lineNoCov">          0 :         ret_val = em_write_phy_reg(hw, M88E1512_CFG_REG_3, 0x000D);</span>
<span class="lineNum">   11542 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">   11543 </span>            :                 goto out;
<span class="lineNum">   11544 </span>            : 
<span class="lineNum">   11545 </span>            :         /* Switch to PHY page 0x12. */
<span class="lineNum">   11546 </span><span class="lineNoCov">          0 :         ret_val = em_write_phy_reg(hw, M88E1543_PAGE_ADDR, 0x12);</span>
<span class="lineNum">   11547 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">   11548 </span>            :                 goto out;
<span class="lineNum">   11549 </span>            : 
<span class="lineNum">   11550 </span>            :         /* Change mode to SGMII-to-Copper */
<span class="lineNum">   11551 </span><span class="lineNoCov">          0 :         ret_val = em_write_phy_reg(hw, M88E1512_MODE, 0x8001);</span>
<span class="lineNum">   11552 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">   11553 </span>            :                 goto out;
<span class="lineNum">   11554 </span>            : 
<span class="lineNum">   11555 </span>            :         /* Return the PHY to page 0. */
<span class="lineNum">   11556 </span><span class="lineNoCov">          0 :         ret_val = em_write_phy_reg(hw, M88E1543_PAGE_ADDR, 0);</span>
<span class="lineNum">   11557 </span><span class="lineNoCov">          0 :         if (ret_val)</span>
<span class="lineNum">   11558 </span>            :                 goto out;
<span class="lineNum">   11559 </span>            : 
<span class="lineNum">   11560 </span><span class="lineNoCov">          0 :         ret_val = em_phy_hw_reset(hw);</span>
<span class="lineNum">   11561 </span><span class="lineNoCov">          0 :         if (ret_val) {</span>
<span class="lineNum">   11562 </span>            :                 DEBUGOUT(&quot;Error committing the PHY changes\n&quot;);
<span class="lineNum">   11563 </span><span class="lineNoCov">          0 :                 return ret_val;</span>
<span class="lineNum">   11564 </span>            :         }
<span class="lineNum">   11565 </span>            : 
<span class="lineNum">   11566 </span><span class="lineNoCov">          0 :         msec_delay(1000);</span>
<span class="lineNum">   11567 </span>            : out:
<span class="lineNum">   11568 </span><span class="lineNoCov">          0 :         return ret_val;</span>
<span class="lineNum">   11569 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">   11570 </span>            : 
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.13</a></td></tr>
  </table>
  <br>

</body>
</html>
