[01/06 11:53:48      0s] 
[01/06 11:53:48      0s] Cadence Innovus(TM) Implementation System.
[01/06 11:53:48      0s] Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
[01/06 11:53:48      0s] 
[01/06 11:53:48      0s] Version:	v17.11-s080_1, built Fri Aug 4 11:13:11 PDT 2017
[01/06 11:53:48      0s] Options:	
[01/06 11:53:48      0s] Date:		Thu Jan  6 11:53:48 2022
[01/06 11:53:48      0s] Host:		localhost.localdomain (x86_64 w/Linux 3.10.0-862.el7.x86_64) (1core*1cpu*Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz 8192KB)
[01/06 11:53:48      0s] OS:		CentOS Linux release 7.5.1804 (Core) 
[01/06 11:53:48      0s] 
[01/06 11:53:48      0s] License:
[01/06 11:53:49      1s] 		invs	Innovus Implementation System	17.1	checkout succeeded
[01/06 11:54:03     14s] @(#)CDS: Innovus v17.11-s080_1 (64bit) 08/04/2017 11:13 (Linux 2.6.18-194.el5)
[01/06 11:54:03     14s] @(#)CDS: NanoRoute 17.11-s080_1 NR170721-2155/17_11-UB (database version 2.30, 390.7.1) {superthreading v1.44}
[01/06 11:54:03     14s] @(#)CDS: AAE 17.11-s034 (64bit) 08/04/2017 (Linux 2.6.18-194.el5)
[01/06 11:54:03     14s] @(#)CDS: CTE 17.11-s053_1 () Aug  1 2017 23:31:41 ( )
[01/06 11:54:03     14s] @(#)CDS: SYNTECH 17.11-s012_1 () Jul 21 2017 02:29:12 ( )
[01/06 11:54:03     14s] @(#)CDS: CPE v17.11-s095
[01/06 11:54:03     14s] @(#)CDS: IQRC/TQRC 16.1.1-s215 (64bit) Thu Jul  6 20:18:10 PDT 2017 (Linux 2.6.18-194.el5)
[01/06 11:54:03     14s] @(#)CDS: OA 22.50-p063 Fri Feb  3 19:45:13 2017
[01/06 11:54:03     14s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[01/06 11:54:03     14s] @(#)CDS: RCDB 11.10
[01/06 11:54:03     14s] --- Running on localhost.localdomain (x86_64 w/Linux 3.10.0-862.el7.x86_64) (1core*1cpu*Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz 8192KB) ---
[01/06 11:54:03     14s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_22636_localhost.localdomain_abdelhay_ali_MwDCcT.

[01/06 11:54:03     14s] The soft stacksize limit is either up to the hard limit or larger than 0.2%RAM. No change is needed.
[01/06 11:54:04     14s] <CMD> getVersion
[01/06 11:54:04     14s] Sourcing startup file /home/abdelhay_ali/.cadence/innovus/gui.color.tcl
[01/06 11:54:04     14s] <CMD> setLayerPreference screen -isVisible 1 -isSelectable 1 -color #ffcbcf -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/06 11:54:04     14s] <CMD> setLayerPreference areaIo -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference blackBox -isVisible 1 -isSelectable 1 -color #626565 -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference block -isVisible 1 -isSelectable 1 -color #888b8c -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[01/06 11:54:04     14s] <CMD> setLayerPreference pinblock -isVisible 0 -isSelectable 0 -color {} -stippleData 0 0 {}
[01/06 11:54:04     14s] <CMD> setLayerPreference obsblock -isVisible 0 -isSelectable 0 -color {} -stippleData 0 0 {}
[01/06 11:54:04     14s] <CMD> setLayerPreference bumpBack -isVisible 1 -isSelectable 1 -color {DodgerBlue3 red orange #c88686} -stipple grid
[01/06 11:54:04     14s] <CMD> setLayerPreference bump -isVisible 1 -isSelectable 1 -color {DodgerBlue3 red orange #c88686} -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference busguide -isVisible 1 -isSelectable 1 -color {pink #ffc0ff #00ff00 #0000ff #ffff00 #ff00ff #00ffff #ff8a00 #00ff8e #8e00ff #8eff00 #ff008e #008aff #ff8a8e #8eff8e #8e8aff #ffff8e #ff8aff #8effff #ff5500 #00ff59 #5900ff #59ff00 #ff0055 #0055ff #bebebe #808080 #a0a0a0 #ff80ff #ff0000} -stippleData 8 8 {0x00 0x00 0x00 0x08 0x10 0x00 0x00 0x00}
[01/06 11:54:04     14s] <CMD> setLayerPreference clock -isVisible 0 -isSelectable 1 -color white -stipple none
[01/06 11:54:04     14s] <CMD> setLayerPreference coverCell -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference cover -isVisible 1 -isSelectable 1 -color #ffaa00 -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference drcRegion -isVisible 1 -isSelectable 1 -color magenta -stippleData 8 4 {0x20 0x04 0x20 0x04}
[01/06 11:54:04     14s] <CMD> setLayerPreference datapath -isVisible 1 -isSelectable 1 -color LightBlue -stippleData 8 4 {0x00 0x00 0xff 0x00}
[01/06 11:54:04     14s] <CMD> setLayerPreference fence -isVisible 1 -isSelectable 1 -color #ff9966 -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[01/06 11:54:04     14s] <CMD> setLayerPreference fillBlk -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 4 {0x20 0x04 0x20 0x04}
[01/06 11:54:04     14s] <CMD> setLayerPreference fixed -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference pgGround -isVisible 0 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
[01/06 11:54:04     14s] <CMD> setLayerPreference guide -isVisible 1 -isSelectable 1 -color #f3b2e3 -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[01/06 11:54:04     14s] <CMD> setLayerPreference io -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference pinio -isVisible 0 -isSelectable 0 -color {} -stippleData 0 0 {}
[01/06 11:54:04     14s] <CMD> setLayerPreference obsio -isVisible 0 -isSelectable 0 -color {} -stippleData 0 0 {}
[01/06 11:54:04     14s] <CMD> setLayerPreference ioSlot -isVisible 1 -isSelectable 1 -color #009900 -stippleData 8 8 {0x02 0x02 0x02 0x02 0x02 0xff 0x02 0x02}
[01/06 11:54:04     14s] <CMD> setLayerPreference piniopin -isVisible 0 -isSelectable 0 -color {} -stippleData 0 0 {}
[01/06 11:54:04     14s] <CMD> setLayerPreference ioRow -isVisible 1 -isSelectable 1 -color #4b4b4b -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[01/06 11:54:04     14s] <CMD> setLayerPreference powerNet -isVisible 1 -isSelectable 1 -color {#004e72 #a2cd5a #caff70 #eedd82 #ffff00 #ffd700 #ffa500 #ff7f50 #ff0000 green #8cf600 #aef600 #d2f600 yellow gold orange DarkOrange red #f2f2f6f6f8f8 white} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[01/06 11:54:04     14s] <CMD> setLayerPreference inst -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference isolation -isVisible 1 -isSelectable 1 -color #00ff00 -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference macroOnly -isVisible 1 -isSelectable 1 -color green -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/06 11:54:04     14s] <CMD> setLayerPreference congTag -isVisible 1 -isSelectable 1 -color {red orange green} -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference metalFill -isVisible 1 -isSelectable 1 -color brown -stipple none
[01/06 11:54:04     14s] <CMD> setLayerPreference hinst -isVisible 1 -isSelectable 1 -color #f3b2e3 -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[01/06 11:54:04     14s] <CMD> setLayerPreference obstruct -isVisible 1 -isSelectable 1 -color #582720 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/06 11:54:04     14s] <CMD> setLayerPreference funcother -isVisible 1 -isSelectable 1 -color #c1cadd -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference pinother -isVisible 0 -isSelectable 0 -color {} -stippleData 0 0 {}
[01/06 11:54:04     14s] <CMD> setLayerPreference obsother -isVisible 0 -isSelectable 0 -color {} -stippleData 0 0 {}
[01/06 11:54:04     14s] <CMD> setLayerPreference obsoverlap -isVisible 1 -isSelectable 1 -color {} -stippleData 0 0 {}
[01/06 11:54:04     14s] <CMD> setLayerPreference partition -isVisible 1 -isSelectable 1 -color #cf7d5f -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[01/06 11:54:04     14s] <CMD> setLayerPreference ptnFeed -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
[01/06 11:54:04     14s] <CMD> setLayerPreference ptnPinBlk -isVisible 1 -isSelectable 1 -color red -stippleData 8 4 {0x20 0x04 0x20 0x04}
[01/06 11:54:04     14s] <CMD> setLayerPreference phyCell -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference routeGuide -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
[01/06 11:54:04     14s] <CMD> setLayerPreference place -isVisible 1 -isSelectable 1 -color #c1cadd -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference pgPower -isVisible 0 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
[01/06 11:54:04     14s] <CMD> setLayerPreference pwrdm -isVisible 1 -isSelectable 1 -color {#de0000 gold #9F8050 cyan red green blue yellow magenta orange purple brown pink skyblue navy sandybrown DodgerBlue3 #d0d0d0 #e0e0e0 #d8d8d8 #e8e8e8 #666666 #368229 #293682 #a8a8a8 #b8b8b8 #903390 #d19090 #c023d0 #c84598 #45c898 #98c545} -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[01/06 11:54:04     14s] <CMD> setLayerPreference netRect -isVisible 0 -isSelectable 0 -color #004ed2 -stippleData 8 4 {0x12 0x55 0x12 0x55}
[01/06 11:54:04     14s] <CMD> setLayerPreference pwrswt -isVisible 1 -isSelectable 1 -color #ff55ff -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference region -isVisible 1 -isSelectable 1 -color #f3b283 -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[01/06 11:54:04     14s] <CMD> setLayerPreference layerBlk -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 4 {0x20 0x04 0x20 0x04}
[01/06 11:54:04     14s] <CMD> setLayerPreference flop -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference shift -isVisible 1 -isSelectable 1 -color #ff0000 -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference net -isVisible 0 -isSelectable 1 -color blue -stipple none
[01/06 11:54:04     14s] <CMD> setLayerPreference sizeBlkg -isVisible 1 -isSelectable 1 -color magenta -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference softfix -isVisible 1 -isSelectable 1 -color #ff55ff -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference power -isVisible 0 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
[01/06 11:54:04     14s] <CMD> setLayerPreference stdRow -isVisible 1 -isSelectable 0 -color #4b4b4b -stipple none
[01/06 11:54:04     14s] <CMD> setLayerPreference stdCell -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference pinstdCell -isVisible 0 -isSelectable 0 -color {} -stippleData 0 0 {}
[01/06 11:54:04     14s] <CMD> setLayerPreference obsstdCell -isVisible 0 -isSelectable 0 -color {} -stippleData 0 0 {}
[01/06 11:54:04     14s] <CMD> setLayerPreference term -isVisible 1 -isSelectable 1 -color #f0d218 -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[01/06 11:54:04     14s] <CMD> setLayerPreference trimBlk -isVisible 1 -isSelectable 1 -color lightblue -stippleData 8 4 {0x20 0x04 0x20 0x04}
[01/06 11:54:04     14s] <CMD> setLayerPreference unplace -isVisible 1 -isSelectable 1 -color #aa5500 -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference violation -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference VirtualShape -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference whatIfShape -isVisible 1 -isSelectable 1 -color white -stipple none
[01/06 11:54:04     14s] <CMD> setLayerPreference aggress -isVisible 1 -isSelectable 0 -color white -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference blockHalo -isVisible 1 -isSelectable 0 -color #d26c6c -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference pGrid -isVisible 0 -isSelectable 0 -color gray -stipple none
[01/06 11:54:04     14s] <CMD> setLayerPreference blkLink -isVisible 1 -isSelectable 0 -color green -stippleData 0 0 {}
[01/06 11:54:04     14s] <CMD> setLayerPreference bumpConnect -isVisible 1 -isSelectable 0 -color yellow -stipple none
[01/06 11:54:04     14s] <CMD> setLayerPreference layoutObj -isVisible 0 -isSelectable 0 -color blue -stipple none
[01/06 11:54:04     14s] <CMD> setLayerPreference channel -isVisible 1 -isSelectable 1 -color red -stipple none
[01/06 11:54:04     14s] <CMD> setLayerPreference congChan -isVisible 1 -isSelectable 0 -color red -stipple none
[01/06 11:54:04     14s] <CMD> setLayerPreference congestObj -isVisible 1 -isSelectable 1 -color white -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference congest -isVisible 1 -isSelectable 1 -color red -stippleData 8 4 {0x12 0x48 0x21 0x84}
[01/06 11:54:04     14s] <CMD> setLayerPreference densityMap -isVisible 0 -isSelectable 1 -color {} -stippleData 0 0 {}
[01/06 11:54:04     14s] <CMD> setLayerPreference unknowState -isVisible 1 -isSelectable 0 -color white -stipple none
[01/06 11:54:04     14s] <CMD> setLayerPreference effectRes -isVisible 1 -isSelectable 1 -color { #8cf600 #aef600 #d2f600 yellow gold orange DarkOrange red white blue} -stipple none
[01/06 11:54:04     14s] <CMD> setLayerPreference fGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
[01/06 11:54:04     14s] <CMD> setLayerPreference fiGrid -isVisible 0 -isSelectable 0 -color gray -stipple none
[01/06 11:54:04     14s] <CMD> setLayerPreference fmGrid -isVisible 0 -isSelectable 0 -color gray -stipple none
[01/06 11:54:04     14s] <CMD> setLayerPreference fpGrid -isVisible 0 -isSelectable 0 -color gray -stipple none
[01/06 11:54:04     14s] <CMD> setLayerPreference flightLine -isVisible 1 -isSelectable 0 -color blue -stipple none
[01/06 11:54:04     14s] <CMD> setLayerPreference gcell -isVisible 0 -isSelectable 0 -color yellow -stipple none
[01/06 11:54:04     14s] <CMD> setLayerPreference gcellOvflow -isVisible 0 -isSelectable 1 -color white -stipple none
[01/06 11:54:04     14s] <CMD> setLayerPreference goObj -isVisible 1 -isSelectable 1 -color yellow -stipple none
[01/06 11:54:04     14s] <CMD> setLayerPreference gridRes -isVisible 1 -isSelectable 1 -color red -stipple none
[01/06 11:54:04     14s] <CMD> setLayerPreference iGrid -isVisible 0 -isSelectable 0 -color gray -stipple none
[01/06 11:54:04     14s] <CMD> setLayerPreference lithoHalo -isVisible 1 -isSelectable 0 -color purple -stipple brick
[01/06 11:54:04     14s] <CMD> setLayerPreference macroSitePattern -isVisible 0 -isSelectable 0 -color #58d0ca -stipple none
[01/06 11:54:04     14s] <CMD> setLayerPreference mGrid -isVisible 0 -isSelectable 0 -color white -stipple none
[01/06 11:54:04     14s] <CMD> setLayerPreference metalDensityMap -isVisible 0 -isSelectable 1 -color {} -stippleData 0 0 {}
[01/06 11:54:04     14s] <CMD> setLayerPreference nonPrefTrackObj -isVisible 0 -isSelectable 0 -color white -stipple none
[01/06 11:54:04     14s] <CMD> setLayerPreference overlapBlk -isVisible 0 -isSelectable 0 -color green -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference overlapGuide -isVisible 0 -isSelectable 0 -color blue -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference overlapMacro -isVisible 0 -isSelectable 0 -color white -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference pgViaGridObj -isVisible 0 -isSelectable 0 -color white -stipple none
[01/06 11:54:04     14s] <CMD> setLayerPreference gdsii -isVisible 0 -isSelectable 0 -color {} -stippleData 0 0 {}
[01/06 11:54:04     14s] <CMD> setLayerPreference pinDensityMap -isVisible 0 -isSelectable 1 -color {} -stippleData 0 0 {}
[01/06 11:54:04     14s] <CMD> setLayerPreference pinText -isVisible 1 -isSelectable 0 -color white -stipple none
[01/06 11:54:04     14s] <CMD> setLayerPreference portNum -isVisible 0 -isSelectable 0 -color white -stipple none
[01/06 11:54:04     14s] <CMD> setLayerPreference powerDensity -isVisible 0 -isSelectable 0 -color {} -stippleData 0 0 {}
[01/06 11:54:04     14s] <CMD> setLayerPreference trackObj -isVisible 0 -isSelectable 0 -color white -stipple none
[01/06 11:54:04     14s] <CMD> setLayerPreference reduced -isVisible 1 -isSelectable 1 -color #58d0ca -stipple none
[01/06 11:54:04     14s] <CMD> setLayerPreference relFPlan -isVisible 1 -isSelectable 0 -color yellow -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference resizeFPLine2 -isVisible 1 -isSelectable 0 -color green -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference resizeFPLine1 -isVisible 1 -isSelectable 0 -color yellow -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference routeCongest -isVisible 0 -isSelectable 0 -color {} -stippleData 0 0 {}
[01/06 11:54:04     14s] <CMD> setLayerPreference routingHalo -isVisible 1 -isSelectable 0 -color brown -stipple brick
[01/06 11:54:04     14s] <CMD> setLayerPreference sitePattern -isVisible 0 -isSelectable 0 -color #4b4b4b -stipple none
[01/06 11:54:04     14s] <CMD> setLayerPreference ruler -isVisible 1 -isSelectable 1 -color yellow -stipple none
[01/06 11:54:04     14s] <CMD> setLayerPreference rulerText -isVisible 1 -isSelectable 1 -color yellow -stipple none
[01/06 11:54:04     14s] <CMD> setLayerPreference select -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference shield -isVisible 1 -isSelectable 0 -color white -stipple none
[01/06 11:54:04     14s] <CMD> setLayerPreference text -isVisible 1 -isSelectable 0 -color white -stipple none
[01/06 11:54:04     14s] <CMD> setLayerPreference timingMap -isVisible 0 -isSelectable 1 -color {} -stippleData 0 0 {}
[01/06 11:54:04     14s] <CMD> setLayerPreference slack -isVisible 1 -isSelectable 1 -color {} -stippleData 0 0 {}
[01/06 11:54:04     14s] <CMD> setLayerPreference trialTrack -isVisible 0 -isSelectable 1 -color white -stipple none
[01/06 11:54:04     14s] <CMD> setLayerPreference trimGridObj -isVisible 0 -isSelectable 0 -color white -stipple none
[01/06 11:54:04     14s] <CMD> setLayerPreference trim -isVisible 1 -isSelectable 0 -color white -stipple none
[01/06 11:54:04     14s] <CMD> setLayerPreference userGrid -isVisible 0 -isSelectable 0 -color gray -stipple none
[01/06 11:54:04     14s] <CMD> setLayerPreference ctdObj -isVisible 1 -isSelectable 1 -color {red green blue yellow magenta cyan orange purple white} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[01/06 11:54:04     14s] <CMD> setLayerPreference clkTree -isVisible 1 -isSelectable 1 -color {#004e72 #004ea8 #004ed2 #004ef2 #00acf2 #00caf2 #00f2f2 #00f2d2 #00f2aa green #8cf600 #aef600 #d2f600 yellow #fed600 #feb800 #fe9800 red #f2f2f6f6f8f8 white} -stipple none
[01/06 11:54:04     14s] <CMD> setLayerPreference dpt -isVisible 1 -isSelectable 0 -color {gray red green yellow} -stipple none
[01/06 11:54:04     14s] <CMD> setLayerPreference fpConn -isVisible 1 -isSelectable 1 -color {red green blue yellow magenta cyan orange purple white} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[01/06 11:54:04     14s] <CMD> setLayerPreference flColors -isVisible 0 -isSelectable 1 -color {red orange yellow green blue white white white white white} -stippleData 0 0 {}
[01/06 11:54:04     14s] <CMD> setLayerPreference gtdObj -isVisible 1 -isSelectable 1 -color {#ffffff #ff0000 #ffc0cb #ffa500 #ffd700 #00ff00 #006400 #1dd8e6 #00008b} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[01/06 11:54:04     14s] <CMD> setLayerPreference congestH -isVisible 0 -isSelectable 1 -color {white white white red yellow green cyan blue black black} -stipple none
[01/06 11:54:04     14s] <CMD> setLayerPreference checkFPlanSpace -isVisible 1 -isSelectable 1 -color {red orange white} -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference substrateNoise -isVisible 0 -isSelectable 0 -color {#0055ff #00c9ff #00ff77 #45ff00 #8bff00 #cbff00 #fff700 #ff9d00 #ff2f00 #c30000} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[01/06 11:54:04     14s] <CMD> setLayerPreference thermal -isVisible 0 -isSelectable 1 -color {#0055ff #00c9ff #00ff77 #45ff00 #8bff00 #cbff00 #fff700 #ff9d00 #ff2f00 #c30000} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[01/06 11:54:04     14s] <CMD> setLayerPreference congestV -isVisible 0 -isSelectable 1 -color {white white white red yellow green cyan blue black black} -stipple none
[01/06 11:54:04     14s] <CMD> setLayerPreference world -isVisible 1 -isSelectable 1 -color {yellow green blue} -stipple none
[01/06 11:54:04     14s] <CMD> setLayerPreference M0 -isVisible 1 -isSelectable 1 -color sandybrown -stipple slash2
[01/06 11:54:04     14s] <CMD> setLayerPreference M0Hi -isVisible 1 -isSelectable 1 -color white -stipple slash2
[01/06 11:54:04     14s] <CMD> setLayerPreference M0Cont -isVisible 1 -isSelectable 1 -color plum -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference M0Track -isVisible 1 -isSelectable 1 -color sandybrown -stipple cross
[01/06 11:54:04     14s] <CMD> setLayerPreference M0Pin -isVisible 1 -isSelectable 1 -color sandybrown -stipple cross
[01/06 11:54:04     14s] <CMD> setLayerPreference M0ContPin -isVisible 1 -isSelectable 1 -color sandybrown -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference M0RB -isVisible 1 -isSelectable 1 -color sandybrown -stipple brick
[01/06 11:54:04     14s] <CMD> setLayerPreference M0ContRB -isVisible 1 -isSelectable 1 -color sandybrown -stipple dot8_2
[01/06 11:54:04     14s] <CMD> setLayerPreference M0Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference M0ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference M0Text -isVisible 1 -isSelectable 1 -color sandybrown -stippleData 0 0 {}
[01/06 11:54:04     14s] <CMD> setLayerPreference M0Patch -isVisible 1 -isSelectable 1 -color sandybrown -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/06 11:54:04     14s] <CMD> setLayerPreference M1 -isVisible 1 -isSelectable 1 -color blue -stipple backslash2
[01/06 11:54:04     14s] <CMD> setLayerPreference M1Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash2
[01/06 11:54:04     14s] <CMD> setLayerPreference M1Cont -isVisible 1 -isSelectable 1 -color blue -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference M1Track -isVisible 1 -isSelectable 1 -color blue -stipple cross
[01/06 11:54:04     14s] <CMD> setLayerPreference M1Pin -isVisible 1 -isSelectable 1 -color blue -stipple cross
[01/06 11:54:04     14s] <CMD> setLayerPreference M1ContPin -isVisible 1 -isSelectable 1 -color blue -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference M1RB -isVisible 1 -isSelectable 1 -color blue -stipple brick
[01/06 11:54:04     14s] <CMD> setLayerPreference M1ContRB -isVisible 1 -isSelectable 1 -color blue -stipple dot8_1
[01/06 11:54:04     14s] <CMD> setLayerPreference M1Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference M1ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference M1Text -isVisible 1 -isSelectable 0 -color blue -stippleData 0 0 {}
[01/06 11:54:04     14s] <CMD> setLayerPreference M1Patch -isVisible 1 -isSelectable 1 -color blue -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/06 11:54:04     14s] <CMD> setLayerPreference M2 -isVisible 1 -isSelectable 1 -color red -stipple slash2
[01/06 11:54:04     14s] <CMD> setLayerPreference M2Hi -isVisible 1 -isSelectable 1 -color white -stipple slash2
[01/06 11:54:04     14s] <CMD> setLayerPreference M2Cont -isVisible 1 -isSelectable 1 -color red -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference M2Track -isVisible 1 -isSelectable 1 -color red -stipple cross
[01/06 11:54:04     14s] <CMD> setLayerPreference M2Pin -isVisible 1 -isSelectable 1 -color red -stipple cross
[01/06 11:54:04     14s] <CMD> setLayerPreference M2ContPin -isVisible 1 -isSelectable 1 -color red -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference M2RB -isVisible 1 -isSelectable 1 -color red -stipple brick
[01/06 11:54:04     14s] <CMD> setLayerPreference M2ContRB -isVisible 1 -isSelectable 1 -color red -stipple dot8_2
[01/06 11:54:04     14s] <CMD> setLayerPreference M2Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference M2ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference M2Text -isVisible 1 -isSelectable 0 -color red -stippleData 0 0 {}
[01/06 11:54:04     14s] <CMD> setLayerPreference M2Patch -isVisible 1 -isSelectable 1 -color red -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/06 11:54:04     14s] <CMD> setLayerPreference M3 -isVisible 1 -isSelectable 1 -color #00d000 -stipple backslash
[01/06 11:54:04     14s] <CMD> setLayerPreference M3Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[01/06 11:54:04     14s] <CMD> setLayerPreference M3Cont -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference M3Track -isVisible 1 -isSelectable 1 -color #00d000 -stipple cross
[01/06 11:54:04     14s] <CMD> setLayerPreference M3Pin -isVisible 1 -isSelectable 1 -color #00d000 -stipple cross
[01/06 11:54:04     14s] <CMD> setLayerPreference M3ContPin -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference M3RB -isVisible 1 -isSelectable 1 -color #00d000 -stipple brick
[01/06 11:54:04     14s] <CMD> setLayerPreference M3ContRB -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot8_1
[01/06 11:54:04     14s] <CMD> setLayerPreference M3Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference M3ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference M3Text -isVisible 1 -isSelectable 0 -color #00d000 -stippleData 0 0 {}
[01/06 11:54:04     14s] <CMD> setLayerPreference M3Patch -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/06 11:54:04     14s] <CMD> setLayerPreference M4 -isVisible 1 -isSelectable 1 -color #d0d000 -stipple slash
[01/06 11:54:04     14s] <CMD> setLayerPreference M4Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/06 11:54:04     14s] <CMD> setLayerPreference M4Cont -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference M4Track -isVisible 1 -isSelectable 1 -color #d0d000 -stipple cross
[01/06 11:54:04     14s] <CMD> setLayerPreference M4Pin -isVisible 1 -isSelectable 1 -color #d0d000 -stipple cross
[01/06 11:54:04     14s] <CMD> setLayerPreference M4ContPin -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference M4RB -isVisible 1 -isSelectable 1 -color #d0d000 -stipple brick
[01/06 11:54:04     14s] <CMD> setLayerPreference M4ContRB -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot8_2
[01/06 11:54:04     14s] <CMD> setLayerPreference M4Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference M4ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference M4Text -isVisible 1 -isSelectable 0 -color #d0d000 -stippleData 0 0 {}
[01/06 11:54:04     14s] <CMD> setLayerPreference M4Patch -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/06 11:54:04     14s] <CMD> setLayerPreference M5 -isVisible 1 -isSelectable 1 -color brown -stipple backslash
[01/06 11:54:04     14s] <CMD> setLayerPreference M5Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[01/06 11:54:04     14s] <CMD> setLayerPreference M5Cont -isVisible 1 -isSelectable 1 -color brown -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference M5Track -isVisible 1 -isSelectable 1 -color brown -stipple cross
[01/06 11:54:04     14s] <CMD> setLayerPreference M5Pin -isVisible 1 -isSelectable 1 -color brown -stipple cross
[01/06 11:54:04     14s] <CMD> setLayerPreference M5ContPin -isVisible 1 -isSelectable 1 -color brown -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference M5RB -isVisible 1 -isSelectable 1 -color brown -stipple brick
[01/06 11:54:04     14s] <CMD> setLayerPreference M5ContRB -isVisible 1 -isSelectable 1 -color brown -stipple dot8_1
[01/06 11:54:04     14s] <CMD> setLayerPreference M5Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference M5ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference M5Text -isVisible 1 -isSelectable 0 -color brown -stippleData 0 0 {}
[01/06 11:54:04     14s] <CMD> setLayerPreference M5Patch -isVisible 1 -isSelectable 1 -color brown -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/06 11:54:04     14s] <CMD> setLayerPreference M6 -isVisible 1 -isSelectable 1 -color orange -stipple slash
[01/06 11:54:04     14s] <CMD> setLayerPreference M6Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/06 11:54:04     14s] <CMD> setLayerPreference M6Cont -isVisible 1 -isSelectable 1 -color orange -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference M6Track -isVisible 1 -isSelectable 1 -color orange -stipple cross
[01/06 11:54:04     14s] <CMD> setLayerPreference M6Pin -isVisible 1 -isSelectable 1 -color orange -stipple cross
[01/06 11:54:04     14s] <CMD> setLayerPreference M6ContPin -isVisible 1 -isSelectable 1 -color orange -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference M6RB -isVisible 1 -isSelectable 1 -color orange -stipple brick
[01/06 11:54:04     14s] <CMD> setLayerPreference M6ContRB -isVisible 1 -isSelectable 1 -color orange -stipple dot8_2
[01/06 11:54:04     14s] <CMD> setLayerPreference M6Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference M6ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference M6Text -isVisible 1 -isSelectable 0 -color orange -stippleData 0 0 {}
[01/06 11:54:04     14s] <CMD> setLayerPreference M6Patch -isVisible 1 -isSelectable 1 -color orange -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/06 11:54:04     14s] <CMD> setLayerPreference M7 -isVisible 1 -isSelectable 1 -color #d000d0 -stipple backslash
[01/06 11:54:04     14s] <CMD> setLayerPreference M7Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[01/06 11:54:04     14s] <CMD> setLayerPreference M7Cont -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference M7Track -isVisible 1 -isSelectable 1 -color #d000d0 -stipple cross
[01/06 11:54:04     14s] <CMD> setLayerPreference M7Pin -isVisible 1 -isSelectable 1 -color #d000d0 -stipple cross
[01/06 11:54:04     14s] <CMD> setLayerPreference M7ContPin -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference M7RB -isVisible 1 -isSelectable 1 -color #d000d0 -stipple brick
[01/06 11:54:04     14s] <CMD> setLayerPreference M7ContRB -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot8_1
[01/06 11:54:04     14s] <CMD> setLayerPreference M7Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference M7ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference M7Text -isVisible 1 -isSelectable 0 -color #d000d0 -stippleData 0 0 {}
[01/06 11:54:04     14s] <CMD> setLayerPreference M7Patch -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/06 11:54:04     14s] <CMD> setLayerPreference M8 -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple slash
[01/06 11:54:04     14s] <CMD> setLayerPreference M8Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/06 11:54:04     14s] <CMD> setLayerPreference M8Cont -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference M8Track -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple cross
[01/06 11:54:04     14s] <CMD> setLayerPreference M8Pin -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple cross
[01/06 11:54:04     14s] <CMD> setLayerPreference M8ContPin -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference M8RB -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple brick
[01/06 11:54:04     14s] <CMD> setLayerPreference M8ContRB -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot8_2
[01/06 11:54:04     14s] <CMD> setLayerPreference M8Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference M8ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference M8Text -isVisible 1 -isSelectable 0 -color #00d0d0 -stippleData 0 0 {}
[01/06 11:54:04     14s] <CMD> setLayerPreference M8Patch -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/06 11:54:04     14s] <CMD> setLayerPreference M9 -isVisible 1 -isSelectable 1 -color brown -stipple backslash
[01/06 11:54:04     14s] <CMD> setLayerPreference M9Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[01/06 11:54:04     14s] <CMD> setLayerPreference M9Cont -isVisible 1 -isSelectable 1 -color brown -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference M9Track -isVisible 1 -isSelectable 1 -color brown -stipple cross
[01/06 11:54:04     14s] <CMD> setLayerPreference M9Pin -isVisible 1 -isSelectable 1 -color brown -stipple cross
[01/06 11:54:04     14s] <CMD> setLayerPreference M9ContPin -isVisible 1 -isSelectable 1 -color brown -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference M9RB -isVisible 1 -isSelectable 1 -color brown -stipple brick
[01/06 11:54:04     14s] <CMD> setLayerPreference M9ContRB -isVisible 1 -isSelectable 1 -color brown -stipple dot8_1
[01/06 11:54:04     14s] <CMD> setLayerPreference M9Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference M9ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference M9Text -isVisible 1 -isSelectable 0 -color brown -stippleData 0 0 {}
[01/06 11:54:04     14s] <CMD> setLayerPreference M9Patch -isVisible 1 -isSelectable 1 -color brown -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/06 11:54:04     14s] <CMD> setLayerPreference M10 -isVisible 1 -isSelectable 1 -color yellow -stipple slash
[01/06 11:54:04     14s] <CMD> setLayerPreference M10Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/06 11:54:04     14s] <CMD> setLayerPreference M10Cont -isVisible 1 -isSelectable 1 -color yellow -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference M10Track -isVisible 1 -isSelectable 1 -color yellow -stipple cross
[01/06 11:54:04     14s] <CMD> setLayerPreference M10Pin -isVisible 1 -isSelectable 1 -color yellow -stipple cross
[01/06 11:54:04     14s] <CMD> setLayerPreference M10ContPin -isVisible 1 -isSelectable 1 -color yellow -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference M10RB -isVisible 1 -isSelectable 1 -color yellow -stipple brick
[01/06 11:54:04     14s] <CMD> setLayerPreference M10ContRB -isVisible 1 -isSelectable 1 -color yellow -stipple dot8_2
[01/06 11:54:04     14s] <CMD> setLayerPreference M10Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference M10ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference M10Text -isVisible 1 -isSelectable 0 -color yellow -stippleData 0 0 {}
[01/06 11:54:04     14s] <CMD> setLayerPreference M10Patch -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/06 11:54:04     14s] <CMD> setLayerPreference M11 -isVisible 1 -isSelectable 1 -color green -stipple backslash
[01/06 11:54:04     14s] <CMD> setLayerPreference M11Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[01/06 11:54:04     14s] <CMD> setLayerPreference M11Cont -isVisible 1 -isSelectable 1 -color green -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference M11Track -isVisible 1 -isSelectable 1 -color green -stipple cross
[01/06 11:54:04     14s] <CMD> setLayerPreference M11Pin -isVisible 1 -isSelectable 1 -color green -stipple cross
[01/06 11:54:04     14s] <CMD> setLayerPreference M11ContPin -isVisible 1 -isSelectable 1 -color green -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference M11RB -isVisible 1 -isSelectable 1 -color green -stipple brick
[01/06 11:54:04     14s] <CMD> setLayerPreference M11ContRB -isVisible 1 -isSelectable 1 -color green -stipple dot8_2
[01/06 11:54:04     14s] <CMD> setLayerPreference M11Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference M11ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference M11Text -isVisible 1 -isSelectable 0 -color green -stippleData 0 0 {}
[01/06 11:54:04     14s] <CMD> setLayerPreference M11Patch -isVisible 1 -isSelectable 1 -color green -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/06 11:54:04     14s] <CMD> setLayerPreference M12 -isVisible 1 -isSelectable 1 -color magenta -stipple slash
[01/06 11:54:04     14s] <CMD> setLayerPreference M12Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/06 11:54:04     14s] <CMD> setLayerPreference M12Cont -isVisible 1 -isSelectable 1 -color magenta -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference M12Track -isVisible 1 -isSelectable 1 -color magenta -stipple cross
[01/06 11:54:04     14s] <CMD> setLayerPreference M12Pin -isVisible 1 -isSelectable 1 -color magenta -stipple cross
[01/06 11:54:04     14s] <CMD> setLayerPreference M12ContPin -isVisible 1 -isSelectable 1 -color magenta -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference M12RB -isVisible 1 -isSelectable 1 -color magenta -stipple brick
[01/06 11:54:04     14s] <CMD> setLayerPreference M12ContRB -isVisible 1 -isSelectable 1 -color magenta -stipple dot8_2
[01/06 11:54:04     14s] <CMD> setLayerPreference M12Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference M12ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference M12Text -isVisible 1 -isSelectable 0 -color magenta -stippleData 0 0 {}
[01/06 11:54:04     14s] <CMD> setLayerPreference M12Patch -isVisible 1 -isSelectable 1 -color magenta -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/06 11:54:04     14s] <CMD> setLayerPreference M13 -isVisible 1 -isSelectable 1 -color pink -stipple slash
[01/06 11:54:04     14s] <CMD> setLayerPreference M13Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/06 11:54:04     14s] <CMD> setLayerPreference M13Cont -isVisible 1 -isSelectable 1 -color pink -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference M13Track -isVisible 1 -isSelectable 1 -color pink -stipple cross
[01/06 11:54:04     14s] <CMD> setLayerPreference M13Pin -isVisible 1 -isSelectable 1 -color pink -stipple cross
[01/06 11:54:04     14s] <CMD> setLayerPreference M13ContPin -isVisible 1 -isSelectable 1 -color pink -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference M13RB -isVisible 1 -isSelectable 1 -color pink -stipple brick
[01/06 11:54:04     14s] <CMD> setLayerPreference M13ContRB -isVisible 1 -isSelectable 1 -color pink -stipple dot8_2
[01/06 11:54:04     14s] <CMD> setLayerPreference M13Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference M13ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference M13Text -isVisible 1 -isSelectable 0 -color pink -stippleData 0 0 {}
[01/06 11:54:04     14s] <CMD> setLayerPreference M13Patch -isVisible 1 -isSelectable 1 -color pink -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/06 11:54:04     14s] <CMD> setLayerPreference M14 -isVisible 1 -isSelectable 1 -color cyan -stipple slash
[01/06 11:54:04     14s] <CMD> setLayerPreference M14Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/06 11:54:04     14s] <CMD> setLayerPreference M14Cont -isVisible 1 -isSelectable 1 -color cyan -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference M14Track -isVisible 1 -isSelectable 1 -color cyan -stipple cross
[01/06 11:54:04     14s] <CMD> setLayerPreference M14Pin -isVisible 1 -isSelectable 1 -color cyan -stipple cross
[01/06 11:54:04     14s] <CMD> setLayerPreference M14ContPin -isVisible 1 -isSelectable 1 -color cyan -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference M14RB -isVisible 1 -isSelectable 1 -color cyan -stipple brick
[01/06 11:54:04     14s] <CMD> setLayerPreference M14ContRB -isVisible 1 -isSelectable 1 -color cyan -stipple dot8_2
[01/06 11:54:04     14s] <CMD> setLayerPreference M14Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference M14ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference M14Text -isVisible 1 -isSelectable 0 -color cyan -stippleData 0 0 {}
[01/06 11:54:04     14s] <CMD> setLayerPreference M14Patch -isVisible 1 -isSelectable 1 -color cyan -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/06 11:54:04     14s] <CMD> setLayerPreference M15 -isVisible 1 -isSelectable 1 -color purple -stipple slash
[01/06 11:54:04     14s] <CMD> setLayerPreference M15Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/06 11:54:04     14s] <CMD> setLayerPreference M15Cont -isVisible 1 -isSelectable 1 -color purple -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference M15Track -isVisible 1 -isSelectable 1 -color purple -stipple cross
[01/06 11:54:04     14s] <CMD> setLayerPreference M15Pin -isVisible 1 -isSelectable 1 -color purple -stipple cross
[01/06 11:54:04     14s] <CMD> setLayerPreference M15ContPin -isVisible 1 -isSelectable 1 -color purple -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference M15RB -isVisible 1 -isSelectable 1 -color purple -stipple brick
[01/06 11:54:04     14s] <CMD> setLayerPreference M15ContRB -isVisible 1 -isSelectable 1 -color purple -stipple dot8_2
[01/06 11:54:04     14s] <CMD> setLayerPreference M15Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference M15ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference M15Text -isVisible 1 -isSelectable 0 -color purple -stippleData 0 0 {}
[01/06 11:54:04     14s] <CMD> setLayerPreference M15Patch -isVisible 1 -isSelectable 1 -color purple -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/06 11:54:04     14s] <CMD> setLayerPreference M16 -isVisible 1 -isSelectable 1 -color olive -stipple slash
[01/06 11:54:04     14s] <CMD> setLayerPreference M16Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/06 11:54:04     14s] <CMD> setLayerPreference M16Cont -isVisible 1 -isSelectable 1 -color olive -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference M16Track -isVisible 1 -isSelectable 1 -color olive -stipple cross
[01/06 11:54:04     14s] <CMD> setLayerPreference M16Pin -isVisible 1 -isSelectable 1 -color olive -stipple cross
[01/06 11:54:04     14s] <CMD> setLayerPreference M16ContPin -isVisible 1 -isSelectable 1 -color olive -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference M16RB -isVisible 1 -isSelectable 1 -color olive -stipple brick
[01/06 11:54:04     14s] <CMD> setLayerPreference M16ContRB -isVisible 1 -isSelectable 1 -color olive -stipple dot8_2
[01/06 11:54:04     14s] <CMD> setLayerPreference M16Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference M16ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference M16Text -isVisible 1 -isSelectable 0 -color olive -stippleData 0 0 {}
[01/06 11:54:04     14s] <CMD> setLayerPreference M16Patch -isVisible 1 -isSelectable 1 -color olive -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/06 11:54:04     14s] <CMD> setLayerPreference M17 -isVisible 1 -isSelectable 1 -color chocolate -stipple slash
[01/06 11:54:04     14s] <CMD> setLayerPreference M17Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/06 11:54:04     14s] <CMD> setLayerPreference M17Cont -isVisible 1 -isSelectable 1 -color chocolate -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference M17Track -isVisible 1 -isSelectable 1 -color chocolate -stipple cross
[01/06 11:54:04     14s] <CMD> setLayerPreference M17Pin -isVisible 1 -isSelectable 1 -color chocolate -stipple cross
[01/06 11:54:04     14s] <CMD> setLayerPreference M17ContPin -isVisible 1 -isSelectable 1 -color chocolate -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference M17RB -isVisible 1 -isSelectable 1 -color chocolate -stipple brick
[01/06 11:54:04     14s] <CMD> setLayerPreference M17ContRB -isVisible 1 -isSelectable 1 -color chocolate -stipple dot8_2
[01/06 11:54:04     14s] <CMD> setLayerPreference M17Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference M17ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference M17Text -isVisible 1 -isSelectable 0 -color chocolate -stippleData 0 0 {}
[01/06 11:54:04     14s] <CMD> setLayerPreference M17Patch -isVisible 1 -isSelectable 1 -color chocolate -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/06 11:54:04     14s] <CMD> setLayerPreference M18 -isVisible 1 -isSelectable 1 -color deepskyblue -stipple slash
[01/06 11:54:04     14s] <CMD> setLayerPreference M18Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/06 11:54:04     14s] <CMD> setLayerPreference M18Cont -isVisible 1 -isSelectable 1 -color deepskyblue -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference M18Track -isVisible 1 -isSelectable 1 -color deepskyblue -stipple cross
[01/06 11:54:04     14s] <CMD> setLayerPreference M18Pin -isVisible 1 -isSelectable 1 -color deepskyblue -stipple cross
[01/06 11:54:04     14s] <CMD> setLayerPreference M18ContPin -isVisible 1 -isSelectable 1 -color deepskyblue -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference M18RB -isVisible 1 -isSelectable 1 -color deepskyblue -stipple brick
[01/06 11:54:04     14s] <CMD> setLayerPreference M18ContRB -isVisible 1 -isSelectable 1 -color deepskyblue -stipple dot8_2
[01/06 11:54:04     14s] <CMD> setLayerPreference M18Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference M18ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference M18Text -isVisible 1 -isSelectable 0 -color deepskyblue -stippleData 0 0 {}
[01/06 11:54:04     14s] <CMD> setLayerPreference M18Patch -isVisible 1 -isSelectable 1 -color deepskyblue -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/06 11:54:04     14s] <CMD> setLayerPreference M19 -isVisible 1 -isSelectable 1 -color maroon -stipple slash
[01/06 11:54:04     14s] <CMD> setLayerPreference M19Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/06 11:54:04     14s] <CMD> setLayerPreference M19Cont -isVisible 1 -isSelectable 1 -color maroon -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference M19Track -isVisible 1 -isSelectable 1 -color maroon -stipple cross
[01/06 11:54:04     14s] <CMD> setLayerPreference M19Pin -isVisible 1 -isSelectable 1 -color maroon -stipple cross
[01/06 11:54:04     14s] <CMD> setLayerPreference M19ContPin -isVisible 1 -isSelectable 1 -color maroon -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference M19RB -isVisible 1 -isSelectable 1 -color maroon -stipple brick
[01/06 11:54:04     14s] <CMD> setLayerPreference M19ContRB -isVisible 1 -isSelectable 1 -color maroon -stipple dot8_2
[01/06 11:54:04     14s] <CMD> setLayerPreference M19Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference M19ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference M19Text -isVisible 1 -isSelectable 0 -color maroon -stippleData 0 0 {}
[01/06 11:54:04     14s] <CMD> setLayerPreference M19Patch -isVisible 1 -isSelectable 1 -color maroon -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/06 11:54:04     14s] <CMD> setLayerPreference M20 -isVisible 1 -isSelectable 1 -color salmon -stipple slash
[01/06 11:54:04     14s] <CMD> setLayerPreference M20Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/06 11:54:04     14s] <CMD> setLayerPreference M20Cont -isVisible 1 -isSelectable 1 -color salmon -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference M20Track -isVisible 1 -isSelectable 1 -color salmon -stipple cross
[01/06 11:54:04     14s] <CMD> setLayerPreference M20Pin -isVisible 1 -isSelectable 1 -color salmon -stipple cross
[01/06 11:54:04     14s] <CMD> setLayerPreference M20ContPin -isVisible 1 -isSelectable 1 -color salmon -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference M20RB -isVisible 1 -isSelectable 1 -color salmon -stipple brick
[01/06 11:54:04     14s] <CMD> setLayerPreference M20ContRB -isVisible 1 -isSelectable 1 -color salmon -stipple dot8_2
[01/06 11:54:04     14s] <CMD> setLayerPreference M20Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference M20ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference M20Text -isVisible 1 -isSelectable 0 -color salmon -stippleData 0 0 {}
[01/06 11:54:04     14s] <CMD> setLayerPreference M20Patch -isVisible 1 -isSelectable 1 -color salmon -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/06 11:54:04     14s] <CMD> setLayerPreference M21 -isVisible 1 -isSelectable 1 -color violet -stipple slash
[01/06 11:54:04     14s] <CMD> setLayerPreference M21Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/06 11:54:04     14s] <CMD> setLayerPreference M21Cont -isVisible 1 -isSelectable 1 -color violet -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference M21Track -isVisible 1 -isSelectable 1 -color violet -stipple cross
[01/06 11:54:04     14s] <CMD> setLayerPreference M21Pin -isVisible 1 -isSelectable 1 -color violet -stipple cross
[01/06 11:54:04     14s] <CMD> setLayerPreference M21ContPin -isVisible 1 -isSelectable 1 -color violet -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference M21RB -isVisible 1 -isSelectable 1 -color violet -stipple brick
[01/06 11:54:04     14s] <CMD> setLayerPreference M21ContRB -isVisible 1 -isSelectable 1 -color violet -stipple dot8_2
[01/06 11:54:04     14s] <CMD> setLayerPreference M21Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference M21ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference M21Text -isVisible 1 -isSelectable 0 -color violet -stippleData 0 0 {}
[01/06 11:54:04     14s] <CMD> setLayerPreference M21Patch -isVisible 1 -isSelectable 1 -color violet -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/06 11:54:04     14s] <CMD> setLayerPreference M22 -isVisible 1 -isSelectable 1 -color royalblue -stipple slash
[01/06 11:54:04     14s] <CMD> setLayerPreference M22Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/06 11:54:04     14s] <CMD> setLayerPreference M22Cont -isVisible 1 -isSelectable 1 -color royalblue -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference M22Track -isVisible 1 -isSelectable 1 -color royalblue -stipple cross
[01/06 11:54:04     14s] <CMD> setLayerPreference M22Pin -isVisible 1 -isSelectable 1 -color royalblue -stipple cross
[01/06 11:54:04     14s] <CMD> setLayerPreference M22ContPin -isVisible 1 -isSelectable 1 -color royalblue -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference M22RB -isVisible 1 -isSelectable 1 -color royalblue -stipple brick
[01/06 11:54:04     14s] <CMD> setLayerPreference M22ContRB -isVisible 1 -isSelectable 1 -color royalblue -stipple dot8_2
[01/06 11:54:04     14s] <CMD> setLayerPreference M22Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference M22ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference M22Text -isVisible 1 -isSelectable 0 -color royalblue -stippleData 0 0 {}
[01/06 11:54:04     14s] <CMD> setLayerPreference M22Patch -isVisible 1 -isSelectable 1 -color royalblue -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/06 11:54:04     14s] <CMD> setLayerPreference M23 -isVisible 1 -isSelectable 1 -color darkgreen -stipple slash
[01/06 11:54:04     14s] <CMD> setLayerPreference M23Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/06 11:54:04     14s] <CMD> setLayerPreference M23Cont -isVisible 1 -isSelectable 1 -color darkgreen -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference M23Track -isVisible 1 -isSelectable 1 -color darkgreen -stipple cross
[01/06 11:54:04     14s] <CMD> setLayerPreference M23Pin -isVisible 1 -isSelectable 1 -color darkgreen -stipple cross
[01/06 11:54:04     14s] <CMD> setLayerPreference M23ContPin -isVisible 1 -isSelectable 1 -color darkgreen -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference M23RB -isVisible 1 -isSelectable 1 -color darkgreen -stipple brick
[01/06 11:54:04     14s] <CMD> setLayerPreference M23ContRB -isVisible 1 -isSelectable 1 -color darkgreen -stipple dot8_2
[01/06 11:54:04     14s] <CMD> setLayerPreference M23Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference M23ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference M23Text -isVisible 1 -isSelectable 0 -color darkgreen -stippleData 0 0 {}
[01/06 11:54:04     14s] <CMD> setLayerPreference M23Patch -isVisible 1 -isSelectable 1 -color darkgreen -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/06 11:54:04     14s] <CMD> setLayerPreference M24 -isVisible 1 -isSelectable 1 -color tomato -stipple slash
[01/06 11:54:04     14s] <CMD> setLayerPreference M24Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/06 11:54:04     14s] <CMD> setLayerPreference M24Cont -isVisible 1 -isSelectable 1 -color tomato -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference M24Track -isVisible 1 -isSelectable 1 -color tomato -stipple cross
[01/06 11:54:04     14s] <CMD> setLayerPreference M24Pin -isVisible 1 -isSelectable 1 -color tomato -stipple cross
[01/06 11:54:04     14s] <CMD> setLayerPreference M24ContPin -isVisible 1 -isSelectable 1 -color tomato -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference M24RB -isVisible 1 -isSelectable 1 -color tomato -stipple brick
[01/06 11:54:04     14s] <CMD> setLayerPreference M24ContRB -isVisible 1 -isSelectable 1 -color tomato -stipple dot8_2
[01/06 11:54:04     14s] <CMD> setLayerPreference M24Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference M24ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference M24Text -isVisible 1 -isSelectable 0 -color tomato -stippleData 0 0 {}
[01/06 11:54:04     14s] <CMD> setLayerPreference M24Patch -isVisible 1 -isSelectable 1 -color tomato -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/06 11:54:04     14s] <CMD> setLayerPreference M25 -isVisible 1 -isSelectable 1 -color chartreuse -stipple slash
[01/06 11:54:04     14s] <CMD> setLayerPreference M25Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/06 11:54:04     14s] <CMD> setLayerPreference M25Cont -isVisible 1 -isSelectable 1 -color chartreuse -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference M25Track -isVisible 1 -isSelectable 1 -color chartreuse -stipple cross
[01/06 11:54:04     14s] <CMD> setLayerPreference M25Pin -isVisible 1 -isSelectable 1 -color chartreuse -stipple cross
[01/06 11:54:04     14s] <CMD> setLayerPreference M25ContPin -isVisible 1 -isSelectable 1 -color chartreuse -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference M25RB -isVisible 1 -isSelectable 1 -color chartreuse -stipple brick
[01/06 11:54:04     14s] <CMD> setLayerPreference M25ContRB -isVisible 1 -isSelectable 1 -color chartreuse -stipple dot8_2
[01/06 11:54:04     14s] <CMD> setLayerPreference M25Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference M25ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference M25Text -isVisible 1 -isSelectable 0 -color chartreuse -stippleData 0 0 {}
[01/06 11:54:04     14s] <CMD> setLayerPreference M25Patch -isVisible 1 -isSelectable 1 -color chartreuse -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/06 11:54:04     14s] <CMD> setLayerPreference M26 -isVisible 1 -isSelectable 1 -color wheat -stipple slash
[01/06 11:54:04     14s] <CMD> setLayerPreference M26Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/06 11:54:04     14s] <CMD> setLayerPreference M26Cont -isVisible 1 -isSelectable 1 -color wheat -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference M26Track -isVisible 1 -isSelectable 1 -color wheat -stipple cross
[01/06 11:54:04     14s] <CMD> setLayerPreference M26Pin -isVisible 1 -isSelectable 1 -color wheat -stipple cross
[01/06 11:54:04     14s] <CMD> setLayerPreference M26ContPin -isVisible 1 -isSelectable 1 -color wheat -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference M26RB -isVisible 1 -isSelectable 1 -color wheat -stipple brick
[01/06 11:54:04     14s] <CMD> setLayerPreference M26ContRB -isVisible 1 -isSelectable 1 -color wheat -stipple dot8_2
[01/06 11:54:04     14s] <CMD> setLayerPreference M26Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference M26ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference M26Text -isVisible 1 -isSelectable 0 -color wheat -stippleData 0 0 {}
[01/06 11:54:04     14s] <CMD> setLayerPreference M26Patch -isVisible 1 -isSelectable 1 -color wheat -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/06 11:54:04     14s] <CMD> setLayerPreference M27 -isVisible 1 -isSelectable 1 -color darkred -stipple slash
[01/06 11:54:04     14s] <CMD> setLayerPreference M27Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/06 11:54:04     14s] <CMD> setLayerPreference M27Cont -isVisible 1 -isSelectable 1 -color darkred -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference M27Track -isVisible 1 -isSelectable 1 -color darkred -stipple cross
[01/06 11:54:04     14s] <CMD> setLayerPreference M27Pin -isVisible 1 -isSelectable 1 -color darkred -stipple cross
[01/06 11:54:04     14s] <CMD> setLayerPreference M27ContPin -isVisible 1 -isSelectable 1 -color darkred -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference M27RB -isVisible 1 -isSelectable 1 -color darkred -stipple brick
[01/06 11:54:04     14s] <CMD> setLayerPreference M27ContRB -isVisible 1 -isSelectable 1 -color darkred -stipple dot8_2
[01/06 11:54:04     14s] <CMD> setLayerPreference M27Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference M27ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference M27Text -isVisible 1 -isSelectable 0 -color darkred -stippleData 0 0 {}
[01/06 11:54:04     14s] <CMD> setLayerPreference M27Patch -isVisible 1 -isSelectable 1 -color darkred -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/06 11:54:04     14s] <CMD> setLayerPreference M28 -isVisible 1 -isSelectable 1 -color plum -stipple slash
[01/06 11:54:04     14s] <CMD> setLayerPreference M28Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/06 11:54:04     14s] <CMD> setLayerPreference M28Cont -isVisible 1 -isSelectable 1 -color plum -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference M28Track -isVisible 1 -isSelectable 1 -color plum -stipple cross
[01/06 11:54:04     14s] <CMD> setLayerPreference M28Pin -isVisible 1 -isSelectable 1 -color plum -stipple cross
[01/06 11:54:04     14s] <CMD> setLayerPreference M28ContPin -isVisible 1 -isSelectable 1 -color plum -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference M28RB -isVisible 1 -isSelectable 1 -color plum -stipple brick
[01/06 11:54:04     14s] <CMD> setLayerPreference M28ContRB -isVisible 1 -isSelectable 1 -color plum -stipple dot8_2
[01/06 11:54:04     14s] <CMD> setLayerPreference M28Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference M28ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference M28Text -isVisible 1 -isSelectable 0 -color plum -stippleData 0 0 {}
[01/06 11:54:04     14s] <CMD> setLayerPreference M28Patch -isVisible 1 -isSelectable 1 -color plum -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/06 11:54:04     14s] <CMD> setLayerPreference M29 -isVisible 1 -isSelectable 1 -color teal -stipple slash
[01/06 11:54:04     14s] <CMD> setLayerPreference M29Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/06 11:54:04     14s] <CMD> setLayerPreference M29Cont -isVisible 1 -isSelectable 1 -color teal -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference M29Track -isVisible 1 -isSelectable 1 -color teal -stipple cross
[01/06 11:54:04     14s] <CMD> setLayerPreference M29Pin -isVisible 1 -isSelectable 1 -color teal -stipple cross
[01/06 11:54:04     14s] <CMD> setLayerPreference M29ContPin -isVisible 1 -isSelectable 1 -color teal -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference M29RB -isVisible 1 -isSelectable 1 -color teal -stipple brick
[01/06 11:54:04     14s] <CMD> setLayerPreference M29ContRB -isVisible 1 -isSelectable 1 -color teal -stipple dot8_2
[01/06 11:54:04     14s] <CMD> setLayerPreference M29Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference M29ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference M29Text -isVisible 1 -isSelectable 0 -color teal -stippleData 0 0 {}
[01/06 11:54:04     14s] <CMD> setLayerPreference M29Patch -isVisible 1 -isSelectable 1 -color teal -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/06 11:54:04     14s] <CMD> setLayerPreference M30 -isVisible 1 -isSelectable 1 -color lime -stipple slash
[01/06 11:54:04     14s] <CMD> setLayerPreference M30Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/06 11:54:04     14s] <CMD> setLayerPreference M30Cont -isVisible 1 -isSelectable 1 -color lime -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference M30Track -isVisible 1 -isSelectable 1 -color lime -stipple cross
[01/06 11:54:04     14s] <CMD> setLayerPreference M30Pin -isVisible 1 -isSelectable 1 -color lime -stipple cross
[01/06 11:54:04     14s] <CMD> setLayerPreference M30ContPin -isVisible 1 -isSelectable 1 -color lime -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference M30RB -isVisible 1 -isSelectable 1 -color lime -stipple brick
[01/06 11:54:04     14s] <CMD> setLayerPreference M30ContRB -isVisible 1 -isSelectable 1 -color lime -stipple dot8_2
[01/06 11:54:04     14s] <CMD> setLayerPreference M30Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference M30ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference M30Text -isVisible 1 -isSelectable 0 -color lime -stippleData 0 0 {}
[01/06 11:54:04     14s] <CMD> setLayerPreference M30Patch -isVisible 1 -isSelectable 1 -color lime -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/06 11:54:04     14s] <CMD> setLayerPreference M31 -isVisible 1 -isSelectable 1 -color navy -stipple slash
[01/06 11:54:04     14s] <CMD> setLayerPreference M31Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/06 11:54:04     14s] <CMD> setLayerPreference M31Cont -isVisible 1 -isSelectable 1 -color navy -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference M31Track -isVisible 1 -isSelectable 1 -color navy -stipple cross
[01/06 11:54:04     14s] <CMD> setLayerPreference M31Pin -isVisible 1 -isSelectable 1 -color navy -stipple cross
[01/06 11:54:04     14s] <CMD> setLayerPreference M31ContPin -isVisible 1 -isSelectable 1 -color navy -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference M31RB -isVisible 1 -isSelectable 1 -color navy -stipple brick
[01/06 11:54:04     14s] <CMD> setLayerPreference M31ContRB -isVisible 1 -isSelectable 1 -color navy -stipple dot8_2
[01/06 11:54:04     14s] <CMD> setLayerPreference M31Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference M31ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference M31Text -isVisible 1 -isSelectable 0 -color navy -stippleData 0 0 {}
[01/06 11:54:04     14s] <CMD> setLayerPreference M31Patch -isVisible 1 -isSelectable 1 -color navy -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/06 11:54:04     14s] <CMD> setLayerPreference MB4 -isVisible 1 -isSelectable 1 -color #00d000 -stipple backslash
[01/06 11:54:04     14s] <CMD> setLayerPreference MB4Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[01/06 11:54:04     14s] <CMD> setLayerPreference MB4Cont -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference MB4Pin -isVisible 1 -isSelectable 0 -color #00d000 -stipple cross
[01/06 11:54:04     14s] <CMD> setLayerPreference MB4ContPin -isVisible 1 -isSelectable 0 -color #d0d000 -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference MB4RB -isVisible 1 -isSelectable 0 -color #00d000 -stipple brick
[01/06 11:54:04     14s] <CMD> setLayerPreference MB4ContRB -isVisible 1 -isSelectable 0 -color #d0d000 -stipple dot8_1
[01/06 11:54:04     14s] <CMD> setLayerPreference MB4Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference MB4ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference MB4Text -isVisible 1 -isSelectable 0 -color #00d000 -stippleData 0 0 {}
[01/06 11:54:04     14s] <CMD> setLayerPreference MB3 -isVisible 1 -isSelectable 1 -color #d0d000 -stipple slash
[01/06 11:54:04     14s] <CMD> setLayerPreference MB3Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/06 11:54:04     14s] <CMD> setLayerPreference MB3Cont -isVisible 1 -isSelectable 1 -color brown -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference MB3Pin -isVisible 1 -isSelectable 0 -color #d0d000 -stipple cross
[01/06 11:54:04     14s] <CMD> setLayerPreference MB3ContPin -isVisible 1 -isSelectable 0 -color brown -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference MB3RB -isVisible 1 -isSelectable 0 -color #d0d000 -stipple brick
[01/06 11:54:04     14s] <CMD> setLayerPreference MB3ContRB -isVisible 1 -isSelectable 0 -color brown -stipple dot8_2
[01/06 11:54:04     14s] <CMD> setLayerPreference MB3Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference MB3ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference MB3Text -isVisible 1 -isSelectable 0 -color #d0d000 -stippleData 0 0 {}
[01/06 11:54:04     14s] <CMD> setLayerPreference MB2 -isVisible 1 -isSelectable 1 -color brown -stipple backslash
[01/06 11:54:04     14s] <CMD> setLayerPreference MB2Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[01/06 11:54:04     14s] <CMD> setLayerPreference MB2Cont -isVisible 1 -isSelectable 1 -color orange -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference MB2Pin -isVisible 1 -isSelectable 0 -color brown -stipple cross
[01/06 11:54:04     14s] <CMD> setLayerPreference MB2ContPin -isVisible 1 -isSelectable 0 -color orange -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference MB2RB -isVisible 1 -isSelectable 0 -color brown -stipple brick
[01/06 11:54:04     14s] <CMD> setLayerPreference MB2ContRB -isVisible 1 -isSelectable 0 -color orange -stipple dot8_1
[01/06 11:54:04     14s] <CMD> setLayerPreference MB2Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference MB2ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference MB2Text -isVisible 1 -isSelectable 0 -color orange -stippleData 0 0 {}
[01/06 11:54:04     14s] <CMD> setLayerPreference MB1 -isVisible 1 -isSelectable 1 -color orange -stipple slash
[01/06 11:54:04     14s] <CMD> setLayerPreference MB1Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/06 11:54:04     14s] <CMD> setLayerPreference MB1Cont -isVisible 1 -isSelectable 1 -color blue -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference MB1Pin -isVisible 1 -isSelectable 0 -color orange -stipple cross
[01/06 11:54:04     14s] <CMD> setLayerPreference MB1ContPin -isVisible 1 -isSelectable 0 -color blue -stipple dot4
[01/06 11:54:04     14s] <CMD> setLayerPreference MB1RB -isVisible 1 -isSelectable 0 -color orange -stipple brick
[01/06 11:54:04     14s] <CMD> setLayerPreference MB1ContRB -isVisible 1 -isSelectable 0 -color blue -stipple dot8_2
[01/06 11:54:04     14s] <CMD> setLayerPreference MB1Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference MB1ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/06 11:54:04     14s] <CMD> setLayerPreference MB2Text -isVisible 1 -isSelectable 0 -color orange -stippleData 0 0 {}
[01/06 11:54:04     14s] <CMD> setLayerPreference S64 -isVisible 0 -isSelectable 0 -color sandybrown -stippleData 8 8 {0x01 0x02 0x00 0x00 0x00 0x00 0x00 0x00}
[01/06 11:54:04     14s] 
[01/06 11:54:04     14s] **INFO:  MMMC transition support version v31-84 
[01/06 11:54:04     14s] 
[01/06 11:54:04     14s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[01/06 11:54:04     14s] <CMD> suppressMessage ENCEXT-2799
[01/06 11:54:04     14s] <CMD> getVersion
[01/06 11:54:04     14s] <CMD> getDrawView
[01/06 11:54:04     14s] <CMD> loadWorkspace -name Physical
[01/06 11:54:04     14s] <CMD> win
[01/06 11:54:51     18s] <CMD> set init_gnd_net GND
[01/06 11:54:51     18s] <CMD> set init_lef_file {../UMC130nm/lef/StdCells/header8m2t_V55.lef ../UMC130nm/lef/StdCells/fsc0h_d_generic_core.lef ../UMC130nm/lef/StdCells/FSC0H_D_GENERIC_CORE_ANT_V55.8m2t.lef}
[01/06 11:54:51     18s] <CMD> set init_verilog ../syn/output/FFT.v
[01/06 11:54:51     18s] <CMD> set init_mmmc_file MMMC.tcl
[01/06 11:54:51     18s] <CMD> set init_top_cell FFT
[01/06 11:54:51     18s] <CMD> set init_pwr_net VCC
[01/06 11:54:51     18s] <CMD> init_design
[01/06 11:54:51     18s] #% Begin Load MMMC data ... (date=01/06 11:54:51, mem=440.2M)
[01/06 11:54:51     18s] #% End Load MMMC data ... (date=01/06 11:54:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=440.2M, current mem=439.9M)
[01/06 11:54:51     18s] 
[01/06 11:54:51     18s] Loading LEF file ../UMC130nm/lef/StdCells/header8m2t_V55.lef ...
[01/06 11:54:51     18s] 
[01/06 11:54:51     18s] Loading LEF file ../UMC130nm/lef/StdCells/fsc0h_d_generic_core.lef ...
[01/06 11:54:51     18s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[01/06 11:54:51     18s] The LEF parser will ignore this statement.
[01/06 11:54:51     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../UMC130nm/lef/StdCells/fsc0h_d_generic_core.lef at line 1.
[01/06 11:54:51     18s] Set DBUPerIGU to M2 pitch 400.
[01/06 11:54:52     18s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file ../UMC130nm/lef/StdCells/fsc0h_d_generic_core.lef at line 41658.
[01/06 11:54:52     18s] 
[01/06 11:54:52     18s] Loading LEF file ../UMC130nm/lef/StdCells/FSC0H_D_GENERIC_CORE_ANT_V55.8m2t.lef ...
[01/06 11:54:52     18s] **WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
[01/06 11:54:52     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/06 11:54:52     18s] Type 'man IMPLF-119' for more detail.
[01/06 11:54:52     18s] **WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
[01/06 11:54:52     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/06 11:54:52     18s] Type 'man IMPLF-119' for more detail.
[01/06 11:54:52     18s] **WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
[01/06 11:54:52     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/06 11:54:52     18s] Type 'man IMPLF-119' for more detail.
[01/06 11:54:52     18s] **WARN: (IMPLF-119):	LAYER 'metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
[01/06 11:54:52     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/06 11:54:52     18s] Type 'man IMPLF-119' for more detail.
[01/06 11:54:52     18s] **WARN: (IMPLF-119):	LAYER 'metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
[01/06 11:54:52     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/06 11:54:52     18s] Type 'man IMPLF-119' for more detail.
[01/06 11:54:52     18s] **WARN: (IMPLF-119):	LAYER 'metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
[01/06 11:54:52     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/06 11:54:52     18s] Type 'man IMPLF-119' for more detail.
[01/06 11:54:52     18s] **WARN: (IMPLF-119):	LAYER 'metal7' has been found in the database. Its content except ANTENNA* data will be ignored.
[01/06 11:54:52     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/06 11:54:52     18s] Type 'man IMPLF-119' for more detail.
[01/06 11:54:52     18s] **WARN: (IMPLF-119):	LAYER 'metal8' has been found in the database. Its content except ANTENNA* data will be ignored.
[01/06 11:54:52     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/06 11:54:52     18s] Type 'man IMPLF-119' for more detail.
[01/06 11:54:52     18s] **WARN: (IMPLF-58):	MACRO 'AN2B1CHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[01/06 11:54:52     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/06 11:54:52     18s] Type 'man IMPLF-58' for more detail.
[01/06 11:54:52     18s] **WARN: (IMPLF-58):	MACRO 'AN2B1EHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[01/06 11:54:52     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/06 11:54:52     18s] Type 'man IMPLF-58' for more detail.
[01/06 11:54:52     18s] **WARN: (IMPLF-58):	MACRO 'AN2B1HHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[01/06 11:54:52     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/06 11:54:52     18s] Type 'man IMPLF-58' for more detail.
[01/06 11:54:52     18s] **WARN: (IMPLF-58):	MACRO 'AN2B1KHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[01/06 11:54:52     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/06 11:54:52     18s] Type 'man IMPLF-58' for more detail.
[01/06 11:54:52     18s] **WARN: (IMPLF-58):	MACRO 'AN2CHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[01/06 11:54:52     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/06 11:54:52     18s] Type 'man IMPLF-58' for more detail.
[01/06 11:54:52     18s] **WARN: (IMPLF-58):	MACRO 'AN2EHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[01/06 11:54:52     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/06 11:54:52     18s] Type 'man IMPLF-58' for more detail.
[01/06 11:54:52     18s] **WARN: (IMPLF-58):	MACRO 'AN2HHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[01/06 11:54:52     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/06 11:54:52     18s] Type 'man IMPLF-58' for more detail.
[01/06 11:54:52     18s] **WARN: (IMPLF-58):	MACRO 'AN2KHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[01/06 11:54:52     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/06 11:54:52     18s] Type 'man IMPLF-58' for more detail.
[01/06 11:54:52     18s] **WARN: (IMPLF-58):	MACRO 'AN3B1CHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[01/06 11:54:52     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/06 11:54:52     18s] Type 'man IMPLF-58' for more detail.
[01/06 11:54:52     18s] **WARN: (IMPLF-58):	MACRO 'AN3B1EHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[01/06 11:54:52     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/06 11:54:52     18s] Type 'man IMPLF-58' for more detail.
[01/06 11:54:52     18s] **WARN: (IMPLF-58):	MACRO 'AN3B1HHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[01/06 11:54:52     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/06 11:54:52     18s] Type 'man IMPLF-58' for more detail.
[01/06 11:54:52     18s] **WARN: (IMPLF-58):	MACRO 'AN3B2BHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[01/06 11:54:52     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/06 11:54:52     18s] Type 'man IMPLF-58' for more detail.
[01/06 11:54:52     18s] **WARN: (IMPLF-58):	MACRO 'AN3B2EHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[01/06 11:54:52     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/06 11:54:52     18s] Type 'man IMPLF-58' for more detail.
[01/06 11:54:52     18s] **WARN: (IMPLF-58):	MACRO 'AN3B2HHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[01/06 11:54:52     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/06 11:54:52     18s] Type 'man IMPLF-58' for more detail.
[01/06 11:54:52     18s] **WARN: (IMPLF-58):	MACRO 'AN3CHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[01/06 11:54:52     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/06 11:54:52     18s] Type 'man IMPLF-58' for more detail.
[01/06 11:54:52     18s] **WARN: (IMPLF-58):	MACRO 'AN3EHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[01/06 11:54:52     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/06 11:54:52     18s] Type 'man IMPLF-58' for more detail.
[01/06 11:54:52     18s] **WARN: (IMPLF-58):	MACRO 'AN3HHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[01/06 11:54:52     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/06 11:54:52     18s] Type 'man IMPLF-58' for more detail.
[01/06 11:54:52     18s] **WARN: (IMPLF-58):	MACRO 'AN4B1BHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[01/06 11:54:52     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/06 11:54:52     18s] Type 'man IMPLF-58' for more detail.
[01/06 11:54:52     18s] **WARN: (IMPLF-58):	MACRO 'AN4B1EHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[01/06 11:54:52     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/06 11:54:52     18s] Type 'man IMPLF-58' for more detail.
[01/06 11:54:52     18s] **WARN: (IMPLF-58):	MACRO 'AN4B1HHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[01/06 11:54:52     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/06 11:54:52     18s] Type 'man IMPLF-58' for more detail.
[01/06 11:54:52     18s] **WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
[01/06 11:54:52     18s] To increase the message display limit, refer to the product command reference manual.
[01/06 11:54:52     18s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[01/06 11:54:52     18s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[01/06 11:54:52     18s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file ../UMC130nm/lef/StdCells/FSC0H_D_GENERIC_CORE_ANT_V55.8m2t.lef at line 17900.
[01/06 11:54:52     18s] WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
[01/06 11:54:52     18s] Without DIVIDECHAR defined, the LEF file is technically incorrect.
[01/06 11:54:52     18s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file ../UMC130nm/lef/StdCells/FSC0H_D_GENERIC_CORE_ANT_V55.8m2t.lef at line 17900.
[01/06 11:54:52     18s] **WARN: (IMPLF-61):	407 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data have been ignored.
[01/06 11:54:52     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/06 11:54:52     18s] Type 'man IMPLF-61' for more detail.
[01/06 11:54:52     18s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTHD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/06 11:54:52     18s] Type 'man IMPLF-200' for more detail.
[01/06 11:54:52     18s] 
[01/06 11:54:52     18s] viaInitial starts at Thu Jan  6 11:54:52 2022
viaInitial ends at Thu Jan  6 11:54:52 2022
Loading view definition file from MMMC.tcl
[01/06 11:54:52     18s] Reading SS timing library '/home/abdelhay_ali/Desktop/Abdelazeem/FFT_Processor/UMC130nm/lib/StdCell/fsc0h_d_generic_core_ss1p08v125c.lib' ...
[01/06 11:54:54     20s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTHD'. The cell will only be used for analysis. (File /home/abdelhay_ali/Desktop/Abdelazeem/FFT_Processor/UMC130nm/lib/StdCell/fsc0h_d_generic_core_ss1p08v125c.lib)
[01/06 11:54:54     20s] Read 407 cells in library 'fsc0h_d_generic_core_ss1p08v125c' 
[01/06 11:54:54     20s] Reading SS timing library '/home/abdelhay_ali/Desktop/Abdelazeem/FFT_Processor/UMC130nm/lib/IO/foc0h_a33_t33_generic_io_ss1p08v125c.lib' ...
[01/06 11:54:54     20s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'O' of cell 'YA28SHA' is not defined in the library. (File /home/abdelhay_ali/Desktop/Abdelazeem/FFT_Processor/UMC130nm/lib/IO/foc0h_a33_t33_generic_io_ss1p08v125c.lib)
[01/06 11:54:54     20s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'O' of cell 'YA28SHB' is not defined in the library. (File /home/abdelhay_ali/Desktop/Abdelazeem/FFT_Processor/UMC130nm/lib/IO/foc0h_a33_t33_generic_io_ss1p08v125c.lib)
[01/06 11:54:54     20s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'O' of cell 'YA4GSHA' is not defined in the library. (File /home/abdelhay_ali/Desktop/Abdelazeem/FFT_Processor/UMC130nm/lib/IO/foc0h_a33_t33_generic_io_ss1p08v125c.lib)
[01/06 11:54:54     20s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'O' of cell 'YA4GSHB' is not defined in the library. (File /home/abdelhay_ali/Desktop/Abdelazeem/FFT_Processor/UMC130nm/lib/IO/foc0h_a33_t33_generic_io_ss1p08v125c.lib)
[01/06 11:54:54     20s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'IO' of cell 'ZMA28SHA' is not defined in the library. (File /home/abdelhay_ali/Desktop/Abdelazeem/FFT_Processor/UMC130nm/lib/IO/foc0h_a33_t33_generic_io_ss1p08v125c.lib)
[01/06 11:54:54     20s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'IO' of cell 'ZMA28SHB' is not defined in the library. (File /home/abdelhay_ali/Desktop/Abdelazeem/FFT_Processor/UMC130nm/lib/IO/foc0h_a33_t33_generic_io_ss1p08v125c.lib)
[01/06 11:54:54     20s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'IO' of cell 'ZMA4GSHA' is not defined in the library. (File /home/abdelhay_ali/Desktop/Abdelazeem/FFT_Processor/UMC130nm/lib/IO/foc0h_a33_t33_generic_io_ss1p08v125c.lib)
[01/06 11:54:54     20s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'IO' of cell 'ZMA4GSHB' is not defined in the library. (File /home/abdelhay_ali/Desktop/Abdelazeem/FFT_Processor/UMC130nm/lib/IO/foc0h_a33_t33_generic_io_ss1p08v125c.lib)
[01/06 11:54:54     20s] Read 10 cells in library 'foc0h_a33_t33_generic_io_ss1p08v125c' 
[01/06 11:54:54     20s] Reading FF timing library '/home/abdelhay_ali/Desktop/Abdelazeem/FFT_Processor/UMC130nm/lib/StdCell/fsc0h_d_generic_core_ff1p32vm40c.lib' ...
[01/06 11:54:56     22s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTHD'. The cell will only be used for analysis. (File /home/abdelhay_ali/Desktop/Abdelazeem/FFT_Processor/UMC130nm/lib/StdCell/fsc0h_d_generic_core_ff1p32vm40c.lib)
[01/06 11:54:56     22s] Read 407 cells in library 'fsc0h_d_generic_core_ff1p32vm40c' 
[01/06 11:54:56     22s] Reading FF timing library '/home/abdelhay_ali/Desktop/Abdelazeem/FFT_Processor/UMC130nm/lib/IO/foc0h_a33_t33_generic_io_ff1p32vm40c.lib' ...
[01/06 11:54:56     22s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'O' of cell 'YA28SHA' is not defined in the library. (File /home/abdelhay_ali/Desktop/Abdelazeem/FFT_Processor/UMC130nm/lib/IO/foc0h_a33_t33_generic_io_ff1p32vm40c.lib)
[01/06 11:54:56     22s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'O' of cell 'YA28SHB' is not defined in the library. (File /home/abdelhay_ali/Desktop/Abdelazeem/FFT_Processor/UMC130nm/lib/IO/foc0h_a33_t33_generic_io_ff1p32vm40c.lib)
[01/06 11:54:56     22s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'O' of cell 'YA4GSHA' is not defined in the library. (File /home/abdelhay_ali/Desktop/Abdelazeem/FFT_Processor/UMC130nm/lib/IO/foc0h_a33_t33_generic_io_ff1p32vm40c.lib)
[01/06 11:54:56     22s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'O' of cell 'YA4GSHB' is not defined in the library. (File /home/abdelhay_ali/Desktop/Abdelazeem/FFT_Processor/UMC130nm/lib/IO/foc0h_a33_t33_generic_io_ff1p32vm40c.lib)
[01/06 11:54:56     22s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'IO' of cell 'ZMA28SHA' is not defined in the library. (File /home/abdelhay_ali/Desktop/Abdelazeem/FFT_Processor/UMC130nm/lib/IO/foc0h_a33_t33_generic_io_ff1p32vm40c.lib)
[01/06 11:54:56     22s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'IO' of cell 'ZMA28SHB' is not defined in the library. (File /home/abdelhay_ali/Desktop/Abdelazeem/FFT_Processor/UMC130nm/lib/IO/foc0h_a33_t33_generic_io_ff1p32vm40c.lib)
[01/06 11:54:56     22s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'IO' of cell 'ZMA4GSHA' is not defined in the library. (File /home/abdelhay_ali/Desktop/Abdelazeem/FFT_Processor/UMC130nm/lib/IO/foc0h_a33_t33_generic_io_ff1p32vm40c.lib)
[01/06 11:54:56     22s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'IO' of cell 'ZMA4GSHB' is not defined in the library. (File /home/abdelhay_ali/Desktop/Abdelazeem/FFT_Processor/UMC130nm/lib/IO/foc0h_a33_t33_generic_io_ff1p32vm40c.lib)
[01/06 11:54:56     22s] Read 10 cells in library 'foc0h_a33_t33_generic_io_ff1p32vm40c' 
[01/06 11:54:56     22s] *** End library_loading (cpu=0.06min, real=0.07min, mem=27.5M, fe_cpu=0.38min, fe_real=1.13min, fe_mem=564.4M) ***
[01/06 11:54:56     22s] #% Begin Load netlist data ... (date=01/06 11:54:56, mem=575.7M)
[01/06 11:54:56     22s] *** Begin netlist parsing (mem=564.4M) ***
[01/06 11:54:56     22s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4EHD' is defined in LEF but not in the timing library.
[01/06 11:54:56     22s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4EHD' is defined in LEF but not in the timing library.
[01/06 11:54:56     22s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3EHD' is defined in LEF but not in the timing library.
[01/06 11:54:56     22s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3EHD' is defined in LEF but not in the timing library.
[01/06 11:54:56     22s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3CHD' is defined in LEF but not in the timing library.
[01/06 11:54:56     22s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3CHD' is defined in LEF but not in the timing library.
[01/06 11:54:56     22s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2KHD' is defined in LEF but not in the timing library.
[01/06 11:54:56     22s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2KHD' is defined in LEF but not in the timing library.
[01/06 11:54:56     22s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2HHD' is defined in LEF but not in the timing library.
[01/06 11:54:56     22s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2HHD' is defined in LEF but not in the timing library.
[01/06 11:54:56     22s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2EHD' is defined in LEF but not in the timing library.
[01/06 11:54:56     22s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2EHD' is defined in LEF but not in the timing library.
[01/06 11:54:56     22s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2CHD' is defined in LEF but not in the timing library.
[01/06 11:54:56     22s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2CHD' is defined in LEF but not in the timing library.
[01/06 11:54:56     22s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XNR4EHD' is defined in LEF but not in the timing library.
[01/06 11:54:56     22s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XNR4EHD' is defined in LEF but not in the timing library.
[01/06 11:54:56     22s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XNR3EHD' is defined in LEF but not in the timing library.
[01/06 11:54:56     22s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XNR3EHD' is defined in LEF but not in the timing library.
[01/06 11:54:56     22s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XNR3CHD' is defined in LEF but not in the timing library.
[01/06 11:54:56     22s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XNR3CHD' is defined in LEF but not in the timing library.
[01/06 11:54:56     22s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[01/06 11:54:56     22s] To increase the message display limit, refer to the product command reference manual.
[01/06 11:54:56     22s] Created 417 new cells from 4 timing libraries.
[01/06 11:54:56     22s] Reading netlist ...
[01/06 11:54:56     22s] Backslashed names will retain backslash and a trailing blank character.
[01/06 11:54:56     22s] Reading verilog netlist '../syn/output/FFT.v'
[01/06 11:54:56     22s] 
[01/06 11:54:56     22s] *** Memory Usage v#1 (Current mem = 564.402M, initial mem = 179.453M) ***
[01/06 11:54:56     22s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=564.4M) ***
[01/06 11:54:56     22s] #% End Load netlist data ... (date=01/06 11:54:56, total cpu=0:00:00.2, real=0:00:00.0, peak res=575.7M, current mem=483.0M)
[01/06 11:54:56     22s] Set top cell to FFT.
[01/06 11:54:57     23s] Hooked 834 DB cells to tlib cells.
[01/06 11:54:57     23s] ** Removed 10 unused lib cells.
[01/06 11:54:57     23s] Starting recursive module instantiation check.
[01/06 11:54:57     23s] No recursion found.
[01/06 11:54:57     23s] Building hierarchical netlist for Cell FFT ...
[01/06 11:54:57     23s] *** Netlist is unique.
[01/06 11:54:57     23s] ** info: there are 829 modules.
[01/06 11:54:57     23s] ** info: there are 12793 stdCell insts.
[01/06 11:54:57     23s] 
[01/06 11:54:57     23s] *** Memory Usage v#1 (Current mem = 605.566M, initial mem = 179.453M) ***
[01/06 11:54:57     23s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/06 11:54:57     23s] Type 'man IMPFP-3961' for more detail.
[01/06 11:54:57     23s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/06 11:54:57     23s] Type 'man IMPFP-3961' for more detail.
[01/06 11:54:57     23s] **WARN: (IMPFP-3961):	The techSite 'corner_ab' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/06 11:54:57     23s] Type 'man IMPFP-3961' for more detail.
[01/06 11:54:57     23s] **WARN: (IMPFP-3961):	The techSite 'corner_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/06 11:54:57     23s] Type 'man IMPFP-3961' for more detail.
[01/06 11:54:57     23s] **WARN: (IMPFP-3961):	The techSite 'corner_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/06 11:54:57     23s] Type 'man IMPFP-3961' for more detail.
[01/06 11:54:57     23s] **WARN: (IMPFP-3961):	The techSite 'iocore_o' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/06 11:54:57     23s] Type 'man IMPFP-3961' for more detail.
[01/06 11:54:57     23s] **WARN: (IMPFP-3961):	The techSite 'iocore_n' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/06 11:54:57     23s] Type 'man IMPFP-3961' for more detail.
[01/06 11:54:57     23s] **WARN: (IMPFP-3961):	The techSite 'iocore_k' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/06 11:54:57     23s] Type 'man IMPFP-3961' for more detail.
[01/06 11:54:57     23s] **WARN: (IMPFP-3961):	The techSite 'iocore_bs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/06 11:54:57     23s] Type 'man IMPFP-3961' for more detail.
[01/06 11:54:57     23s] **WARN: (IMPFP-3961):	The techSite 'iocore_as' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/06 11:54:57     23s] Type 'man IMPFP-3961' for more detail.
[01/06 11:54:57     23s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/06 11:54:57     23s] Type 'man IMPFP-3961' for more detail.
[01/06 11:54:57     23s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/06 11:54:57     23s] Type 'man IMPFP-3961' for more detail.
[01/06 11:54:57     23s] **WARN: (IMPFP-3961):	The techSite 'corega_3200' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/06 11:54:57     23s] Type 'man IMPFP-3961' for more detail.
[01/06 11:54:57     23s] **WARN: (IMPFP-3961):	The techSite 'core_2800' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/06 11:54:57     23s] Type 'man IMPFP-3961' for more detail.
[01/06 11:54:57     23s] **WARN: (IMPFP-3961):	The techSite 'core_3200' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/06 11:54:57     23s] Type 'man IMPFP-3961' for more detail.
[01/06 11:54:57     23s] Set Default Net Delay as 1000 ps.
[01/06 11:54:57     23s] Set Default Net Load as 0.5 pF. 
[01/06 11:54:57     23s] Set Default Input Pin Transition as 0.1 ps.
[01/06 11:54:57     23s] Extraction setup Delayed 
[01/06 11:54:58     23s] *Info: initialize multi-corner CTS.
[01/06 11:54:58     23s] Reading timing constraints file '../syn/output/FFT.sdc' ...
[01/06 11:54:58     23s] Current (total cpu=0:00:23.9, real=0:01:10, peak res=650.2M, current mem=650.2M)
[01/06 11:54:58     23s] **WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../syn/output/FFT.sdc, Line 12).
[01/06 11:54:58     23s] 
[01/06 11:54:58     23s] **ERROR: (TCLCMD-290):	Could not find technology library 'fsc0h_d_generic_core_ss1p08v125c' (File ../syn/output/FFT.sdc, Line 13).

Number of path exceptions in the constraint file = 2
[01/06 11:54:58     23s] Number of paths exceptions after getting compressed = 2
[01/06 11:54:58     23s] INFO (CTE): Reading of timing constraints file ../syn/output/FFT.sdc completed, with 1 Warnings and 1 Errors.
[01/06 11:54:58     23s] WARNING (CTE-25): Line: 14 of File ../syn/output/FFT.sdc : Skipped unsupported command: set_max_area
[01/06 11:54:58     23s] 
[01/06 11:54:58     23s] 
[01/06 11:54:58     23s] WARNING (CTE-25): Line: 8 of File ../syn/output/FFT.sdc : Skipped unsupported command: set_units
[01/06 11:54:58     23s] 
[01/06 11:54:58     23s] 
[01/06 11:54:58     23s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=665.1M, current mem=665.1M)
[01/06 11:54:58     24s] Current (total cpu=0:00:24.0, real=0:01:10, peak res=665.1M, current mem=664.0M)
[01/06 11:54:58     24s] **WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
[01/06 11:54:58     24s] Creating Cell Server ...(0, 1, 1, 1)
[01/06 11:54:58     24s] Summary for sequential cells identification: 
[01/06 11:54:58     24s]   Identified SBFF number: 88
[01/06 11:54:58     24s]   Identified MBFF number: 0
[01/06 11:54:58     24s]   Identified SB Latch number: 0
[01/06 11:54:58     24s]   Identified MB Latch number: 0
[01/06 11:54:58     24s]   Not identified SBFF number: 4
[01/06 11:54:58     24s]   Not identified MBFF number: 0
[01/06 11:54:58     24s]   Not identified SB Latch number: 0
[01/06 11:54:58     24s]   Not identified MB Latch number: 0
[01/06 11:54:58     24s]   Number of sequential cells which are not FFs: 26
[01/06 11:54:58     24s] Total number of combinational cells: 276
[01/06 11:54:58     24s] Total number of sequential cells: 118
[01/06 11:54:58     24s] Total number of tristate cells: 13
[01/06 11:54:58     24s] Total number of level shifter cells: 0
[01/06 11:54:58     24s] Total number of power gating cells: 0
[01/06 11:54:58     24s] Total number of isolation cells: 0
[01/06 11:54:58     24s] Total number of power switch cells: 0
[01/06 11:54:58     24s] Total number of pulse generator cells: 0
[01/06 11:54:58     24s] Total number of always on buffers: 0
[01/06 11:54:58     24s] Total number of retention cells: 0
[01/06 11:54:58     24s] List of usable buffers: BUFCKEHD BUFCHD BUFCKHHD BUFCKGHD BUFCKIHD BUFCKJHD BUFCKLHD BUFCKKHD BUFCKMHD BUFCKNHD BUFCKQHD BUFEHD BUFDHD BUFHHD BUFGHD BUFIHD BUFJHD BUFKHD BUFLHD BUFMHD BUFNHD BUFQHD
[01/06 11:54:58     24s] Total number of usable buffers: 22
[01/06 11:54:58     24s] List of unusable buffers:
[01/06 11:54:58     24s] Total number of unusable buffers: 0
[01/06 11:54:58     24s] List of usable inverters: INVCKDHD INVCHD INVCKGHD INVCKHHD INVCKIHD INVCKJHD INVCKKHD INVCKLHD INVCKMHD INVCKNHD INVCKQHD INVDHD INVGHD INVHHD INVJHD INVIHD INVKHD INVLHD INVMHD INVNHD INVQHD
[01/06 11:54:58     24s] Total number of usable inverters: 21
[01/06 11:54:58     24s] List of unusable inverters:
[01/06 11:54:58     24s] Total number of unusable inverters: 0
[01/06 11:54:58     24s] List of identified usable delay cells: DELAKHD DELBKHD DELDKHD DELCKHD
[01/06 11:54:58     24s] Total number of identified usable delay cells: 4
[01/06 11:54:58     24s] List of identified unusable delay cells:
[01/06 11:54:58     24s] Total number of identified unusable delay cells: 0
[01/06 11:54:58     24s] Creating Cell Server, finished. 
[01/06 11:54:58     24s] 
[01/06 11:54:58     24s] Deleting Cell Server ...
[01/06 11:54:58     24s] Patterns Extraction called explicitly through PreRoutePatternsIfNeeded call 
[01/06 11:54:58     24s] Extraction setup Started 
[01/06 11:54:58     24s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[01/06 11:54:58     24s] **WARN: (IMPEXT-2773):	The via resistance between layers POLY and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[01/06 11:54:58     24s] Type 'man IMPEXT-2773' for more detail.
[01/06 11:54:58     24s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 1.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[01/06 11:54:58     24s] Type 'man IMPEXT-2776' for more detail.
[01/06 11:54:58     24s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 1.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[01/06 11:54:58     24s] Type 'man IMPEXT-2776' for more detail.
[01/06 11:54:58     24s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 1.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[01/06 11:54:58     24s] Type 'man IMPEXT-2776' for more detail.
[01/06 11:54:58     24s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 1.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[01/06 11:54:58     24s] Type 'man IMPEXT-2776' for more detail.
[01/06 11:54:58     24s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 1.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[01/06 11:54:58     24s] Type 'man IMPEXT-2776' for more detail.
[01/06 11:54:58     24s] **WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 0.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[01/06 11:54:58     24s] Type 'man IMPEXT-2776' for more detail.
[01/06 11:54:58     24s] **WARN: (IMPEXT-2776):	The via resistance between layers M7 and M8 is not defined in the capacitance table file. The via resistance of 0.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[01/06 11:54:58     24s] Type 'man IMPEXT-2776' for more detail.
[01/06 11:54:58     24s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.07 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[01/06 11:54:58     24s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.07 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[01/06 11:54:58     24s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.07 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[01/06 11:54:58     24s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.07 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[01/06 11:54:58     24s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.07 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[01/06 11:54:58     24s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.07 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[01/06 11:54:58     24s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.027 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[01/06 11:54:58     24s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.027 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[01/06 11:54:58     24s] **WARN: (IMPEXT-2773):	The via resistance between layers POLY and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[01/06 11:54:58     24s] Type 'man IMPEXT-2773' for more detail.
[01/06 11:54:58     24s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 1.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[01/06 11:54:58     24s] Type 'man IMPEXT-2776' for more detail.
[01/06 11:54:58     24s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 1.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[01/06 11:54:58     24s] Type 'man IMPEXT-2776' for more detail.
[01/06 11:54:58     24s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 1.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[01/06 11:54:58     24s] Type 'man IMPEXT-2776' for more detail.
[01/06 11:54:58     24s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 1.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[01/06 11:54:58     24s] Type 'man IMPEXT-2776' for more detail.
[01/06 11:54:58     24s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 1.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[01/06 11:54:58     24s] Type 'man IMPEXT-2776' for more detail.
[01/06 11:54:58     24s] **WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 0.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[01/06 11:54:58     24s] Type 'man IMPEXT-2776' for more detail.
[01/06 11:54:58     24s] **WARN: (IMPEXT-2776):	The via resistance between layers M7 and M8 is not defined in the capacitance table file. The via resistance of 0.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[01/06 11:54:58     24s] Type 'man IMPEXT-2776' for more detail.
[01/06 11:54:58     24s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.07 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[01/06 11:54:58     24s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.07 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[01/06 11:54:58     24s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.07 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[01/06 11:54:58     24s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.07 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[01/06 11:54:58     24s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.07 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[01/06 11:54:58     24s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.07 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[01/06 11:54:58     24s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.027 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[01/06 11:54:58     24s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.027 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[01/06 11:54:58     24s] Summary of Active RC-Corners : 
[01/06 11:54:58     24s]  
[01/06 11:54:58     24s]  Analysis View: SS
[01/06 11:54:58     24s]     RC-Corner Name        : SS
[01/06 11:54:58     24s]     RC-Corner Index       : 0
[01/06 11:54:58     24s]     RC-Corner Temperature : 125 Celsius
[01/06 11:54:58     24s]     RC-Corner Cap Table   : ''
[01/06 11:54:58     24s]     RC-Corner PreRoute Res Factor         : 1
[01/06 11:54:58     24s]     RC-Corner PreRoute Cap Factor         : 1
[01/06 11:54:58     24s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[01/06 11:54:58     24s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[01/06 11:54:58     24s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[01/06 11:54:58     24s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[01/06 11:54:58     24s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[01/06 11:54:58     24s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[01/06 11:54:58     24s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[01/06 11:54:58     24s]  
[01/06 11:54:58     24s]  Analysis View: FF
[01/06 11:54:58     24s]     RC-Corner Name        : FF
[01/06 11:54:58     24s]     RC-Corner Index       : 1
[01/06 11:54:58     24s]     RC-Corner Temperature : -40 Celsius
[01/06 11:54:58     24s]     RC-Corner Cap Table   : ''
[01/06 11:54:58     24s]     RC-Corner PreRoute Res Factor         : 1
[01/06 11:54:58     24s]     RC-Corner PreRoute Cap Factor         : 1
[01/06 11:54:58     24s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[01/06 11:54:58     24s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[01/06 11:54:58     24s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[01/06 11:54:58     24s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[01/06 11:54:58     24s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[01/06 11:54:58     24s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[01/06 11:54:58     24s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[01/06 11:54:58     24s] 
[01/06 11:54:58     24s] *** Summary of all messages that are not suppressed in this session:
[01/06 11:54:58     24s] Severity  ID               Count  Summary                                  
[01/06 11:54:58     24s] WARNING   IMPLF-58           407  MACRO '%s' has been found in the databas...
[01/06 11:54:58     24s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[01/06 11:54:58     24s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[01/06 11:54:58     24s] WARNING   IMPLF-119            8  LAYER '%s' has been found in the databas...
[01/06 11:54:58     24s] WARNING   IMPFP-3961          15  The techSite '%s' has no related standar...
[01/06 11:54:58     24s] WARNING   IMPEXT-2766         16  The sheet resistance for layer %s is not...
[01/06 11:54:58     24s] WARNING   IMPEXT-2773          2  The via resistance between layers %s and...
[01/06 11:54:58     24s] WARNING   IMPEXT-2776         14  The via resistance between layers %s and...
[01/06 11:54:58     24s] WARNING   IMPVL-159          814  Pin '%s' of cell '%s' is defined in LEF ...
[01/06 11:54:58     24s] WARNING   TA-976               1  Path groups asserted by the group_path c...
[01/06 11:54:58     24s] ERROR     TCLCMD-290           1  Could not find technology library '%s'   
[01/06 11:54:58     24s] WARNING   TCLCMD-1014          1  The SDC set_operating_conditions asserti...
[01/06 11:54:58     24s] WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
[01/06 11:54:58     24s] WARNING   TECHLIB-436         16  Attribute '%s' on '%s' pin '%s' of cell ...
[01/06 11:54:58     24s] *** Message Summary: 1298 warning(s), 1 error(s)
[01/06 11:54:58     24s] 
[01/06 11:55:03     24s] <CMD> gui_select -rect {381.625 57.745 362.002 38.122}
[01/06 11:55:28     25s] <CMD> clearGlobalNets
[01/06 11:55:28     25s] <CMD> globalNetConnect VCC -type pgpin -pin VCC -inst *
[01/06 11:55:28     26s] <CMD> globalNetConnect VCC -type tiehi -pin VCC -inst *
[01/06 11:55:28     26s] <CMD> globalNetConnect GND -type pgpin -pin GND -inst *
[01/06 11:55:28     26s] <CMD> globalNetConnect GND -type tielo -pin GND -inst *
[01/06 11:55:44     27s] <CMD> floorPlan -r 1 0.7 20.0 20.0 20.0 20.0
[01/06 11:56:04     28s] <CMD> set sprCreateIeRingOffset 1.0
[01/06 11:56:04     28s] <CMD> set sprCreateIeRingThreshold 1.0
[01/06 11:56:04     28s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/06 11:56:04     28s] <CMD> set sprCreateIeRingLayers {}
[01/06 11:56:04     28s] <CMD> set sprCreateIeRingOffset 1.0
[01/06 11:56:04     28s] <CMD> set sprCreateIeRingThreshold 1.0
[01/06 11:56:04     28s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/06 11:56:04     28s] <CMD> set sprCreateIeRingLayers {}
[01/06 11:56:04     28s] <CMD> set sprCreateIeStripeWidth 10.0
[01/06 11:56:04     28s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/06 11:56:04     28s] <CMD> set sprCreateIeStripeWidth 10.0
[01/06 11:56:04     28s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/06 11:56:04     28s] <CMD> set sprCreateIeRingOffset 1.0
[01/06 11:56:04     28s] <CMD> set sprCreateIeRingThreshold 1.0
[01/06 11:56:04     28s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/06 11:56:04     28s] <CMD> set sprCreateIeRingLayers {}
[01/06 11:56:05     28s] <CMD> set sprCreateIeStripeWidth 10.0
[01/06 11:56:05     28s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/06 11:56:28     30s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal8 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/06 11:56:28     30s] The ring targets are set to core/block ring wires.
[01/06 11:56:28     30s] addRing command will consider rows while creating rings.
[01/06 11:56:28     30s] addRing command will disallow rings to go over rows.
[01/06 11:56:28     30s] addRing command will ignore shorts while creating rings.
[01/06 11:56:28     30s] <CMD> addRing -nets {GND VCC} -type core_rings -follow core -layer {top metal3 bottom metal3 left metal4 right metal4} -width {top 4 bottom 4 left 4 right 4} -spacing {top 2 bottom 2 left 2 right 2} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/06 11:56:28     30s] 
[01/06 11:56:28     30s] Ring generation is complete.
[01/06 11:56:28     30s] vias are now being generated.
[01/06 11:56:28     30s] addRing created 8 wires.
[01/06 11:56:28     30s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[01/06 11:56:28     30s] +--------+----------------+----------------+
[01/06 11:56:28     30s] |  Layer |     Created    |     Deleted    |
[01/06 11:56:28     30s] +--------+----------------+----------------+
[01/06 11:56:28     30s] | metal3 |        4       |       NA       |
[01/06 11:56:28     30s] |  via3  |        8       |        0       |
[01/06 11:56:28     30s] | metal4 |        4       |       NA       |
[01/06 11:56:28     30s] +--------+----------------+----------------+
[01/06 11:56:29     30s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal8 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/06 11:56:29     30s] The ring targets are set to core/block ring wires.
[01/06 11:56:29     30s] addRing command will consider rows while creating rings.
[01/06 11:56:29     30s] addRing command will disallow rings to go over rows.
[01/06 11:56:29     30s] addRing command will ignore shorts while creating rings.
[01/06 11:56:29     30s] <CMD> addRing -nets {GND VCC} -type core_rings -follow core -layer {top metal3 bottom metal3 left metal4 right metal4} -width {top 4 bottom 4 left 4 right 4} -spacing {top 2 bottom 2 left 2 right 2} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/06 11:56:29     30s] 
[01/06 11:56:29     30s] Ring generation is complete.
[01/06 11:56:34     30s] <CMD> set sprCreateIeRingOffset 1.0
[01/06 11:56:34     30s] <CMD> set sprCreateIeRingThreshold 1.0
[01/06 11:56:34     30s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/06 11:56:34     30s] <CMD> set sprCreateIeRingLayers {}
[01/06 11:56:34     30s] <CMD> set sprCreateIeRingOffset 1.0
[01/06 11:56:34     30s] <CMD> set sprCreateIeRingThreshold 1.0
[01/06 11:56:34     30s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/06 11:56:34     30s] <CMD> set sprCreateIeRingLayers {}
[01/06 11:56:34     30s] <CMD> set sprCreateIeStripeWidth 10.0
[01/06 11:56:34     30s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/06 11:56:34     30s] <CMD> set sprCreateIeStripeWidth 10.0
[01/06 11:56:34     30s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/06 11:56:34     30s] <CMD> set sprCreateIeRingOffset 1.0
[01/06 11:56:34     30s] <CMD> set sprCreateIeRingThreshold 1.0
[01/06 11:56:34     30s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/06 11:56:34     30s] <CMD> set sprCreateIeRingLayers {}
[01/06 11:56:34     30s] <CMD> set sprCreateIeStripeWidth 10.0
[01/06 11:56:34     30s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/06 11:56:50     31s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length 0 -stacked_via_top_layer metal8 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring }
[01/06 11:56:50     31s] addStripe will allow jog to connect padcore ring and block ring.
[01/06 11:56:50     31s] Stripes will stop at the boundary of the specified area.
[01/06 11:56:50     31s] When breaking rings, the power planner will consider the existence of blocks.
[01/06 11:56:50     31s] Stripes will not extend to closest target.
[01/06 11:56:50     31s] The power planner will set stripe antenna targets to none (no trimming allowed).
[01/06 11:56:50     31s] Stripes will not be created over regions without power planning wires.
[01/06 11:56:50     31s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[01/06 11:56:50     31s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[01/06 11:56:50     31s] AddStripe segment minimum length set to 1
[01/06 11:56:50     31s] Offset for stripe breaking is set to 0.
[01/06 11:56:50     31s] <CMD> addStripe -nets {GND VCC} -layer metal4 -direction vertical -width 4 -spacing 2 -set_to_set_distance 100 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal8 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal8 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/06 11:56:50     31s] 
[01/06 11:56:50     31s] Starting stripe generation ...
[01/06 11:56:50     31s] Non-Default Mode Option Settings :
[01/06 11:56:50     31s]   NONE
[01/06 11:56:50     31s] Stripe generation is complete.
[01/06 11:56:50     31s] vias are now being generated.
[01/06 11:56:50     31s] addStripe created 12 wires.
[01/06 11:56:50     31s] ViaGen created 24 vias, deleted 0 via to avoid violation.
[01/06 11:56:50     31s] +--------+----------------+----------------+
[01/06 11:56:50     31s] |  Layer |     Created    |     Deleted    |
[01/06 11:56:50     31s] +--------+----------------+----------------+
[01/06 11:56:50     31s] |  via3  |       24       |        0       |
[01/06 11:56:50     31s] | metal4 |       12       |       NA       |
[01/06 11:56:50     31s] +--------+----------------+----------------+
[01/06 11:56:57     32s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length 0 -stacked_via_top_layer metal8 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring }
[01/06 11:56:57     32s] addStripe will allow jog to connect padcore ring and block ring.
[01/06 11:56:57     32s] Stripes will stop at the boundary of the specified area.
[01/06 11:56:57     32s] When breaking rings, the power planner will consider the existence of blocks.
[01/06 11:56:57     32s] Stripes will not extend to closest target.
[01/06 11:56:57     32s] The power planner will set stripe antenna targets to none (no trimming allowed).
[01/06 11:56:57     32s] Stripes will not be created over regions without power planning wires.
[01/06 11:56:57     32s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[01/06 11:56:57     32s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[01/06 11:56:57     32s] AddStripe segment minimum length set to 1
[01/06 11:56:57     32s] Offset for stripe breaking is set to 0.
[01/06 11:56:57     32s] <CMD> addStripe -nets {GND VCC} -layer metal3 -direction horizontal -width 4 -spacing 2 -set_to_set_distance 100 -start_from bottom -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal8 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal8 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/06 11:56:57     32s] 
[01/06 11:56:57     32s] Starting stripe generation ...
[01/06 11:56:57     32s] Non-Default Mode Option Settings :
[01/06 11:56:57     32s]   NONE
[01/06 11:56:57     32s] Stripe generation is complete.
[01/06 11:56:57     32s] vias are now being generated.
[01/06 11:56:57     32s] addStripe created 12 wires.
[01/06 11:56:57     32s] ViaGen created 96 vias, deleted 0 via to avoid violation.
[01/06 11:56:57     32s] +--------+----------------+----------------+
[01/06 11:56:57     32s] |  Layer |     Created    |     Deleted    |
[01/06 11:56:57     32s] +--------+----------------+----------------+
[01/06 11:56:57     32s] | metal3 |       12       |       NA       |
[01/06 11:56:57     32s] |  via3  |       96       |        0       |
[01/06 11:56:57     32s] +--------+----------------+----------------+
[01/06 11:56:58     32s] <CMD> fit
[01/06 11:57:03     32s] <CMD> setDrawView ameba
[01/06 11:57:04     33s] <CMD> setDrawView fplan
[01/06 11:57:06     33s] <CMD> fit
[01/06 11:57:07     33s] <CMD> fit
[01/06 11:57:08     33s] <CMD> setLayerPreference trackObj -isVisible 1
[01/06 11:57:08     33s] <CMD> setLayerPreference nonPrefTrackObj -isVisible 1
[01/06 11:57:10     33s] <CMD> setLayerPreference trackObj -isVisible 0
[01/06 11:57:10     33s] <CMD> setLayerPreference nonPrefTrackObj -isVisible 0
[01/06 11:57:14     33s] <CMD> setLayerPreference netRect -isVisible 1
[01/06 11:57:14     33s] <CMD> setLayerPreference substrateNoise -isVisible 1
[01/06 11:57:14     33s] <CMD> setLayerPreference pwrdm -isVisible 0
[01/06 11:57:14     33s] <CMD> setLayerPreference netRect -isVisible 0
[01/06 11:57:14     33s] <CMD> setLayerPreference substrateNoise -isVisible 0
[01/06 11:57:14     33s] <CMD> setLayerPreference powerNet -isVisible 0
[01/06 11:57:15     33s] <CMD> setLayerPreference pwrdm -isVisible 1
[01/06 11:57:15     33s] <CMD> setLayerPreference netRect -isVisible 1
[01/06 11:57:15     33s] <CMD> setLayerPreference substrateNoise -isVisible 1
[01/06 11:57:15     33s] <CMD> setLayerPreference powerNet -isVisible 1
[01/06 11:58:46     39s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[01/06 11:59:59     43s] <CMD> setPinAssignMode -pinEditInBatch false
[01/06 12:00:01     43s] <CMD> setPlaceMode -placeIOPins 1
[01/06 12:00:03     43s] <CMD> placeDesign -noPrePlaceOpt
[01/06 12:00:03     43s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 2392, percentage of missing scan cell = 0.00% (0 / 2392)
[01/06 12:00:03     44s] *** Starting placeDesign default flow ***
[01/06 12:00:03     44s] **INFO: Enable pre-place timing setting for timing analysis
[01/06 12:00:03     44s] Set Using Default Delay Limit as 101.
[01/06 12:00:03     44s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[01/06 12:00:03     44s] Set Default Net Delay as 0 ps.
[01/06 12:00:03     44s] Set Default Net Load as 0 pF. 
[01/06 12:00:03     44s] **INFO: Analyzing IO path groups for slack adjustment
[01/06 12:00:04     45s] Effort level <high> specified for reg2reg_tmp.22636 path_group
[01/06 12:00:05     45s] #################################################################################
[01/06 12:00:05     45s] # Design Stage: PreRoute
[01/06 12:00:05     45s] # Design Name: FFT
[01/06 12:00:05     45s] # Design Mode: 90nm
[01/06 12:00:05     45s] # Analysis Mode: MMMC Non-OCV 
[01/06 12:00:05     45s] # Parasitics Mode: No SPEF/RCDB
[01/06 12:00:05     45s] # Signoff Settings: SI Off 
[01/06 12:00:05     45s] #################################################################################
[01/06 12:00:05     45s] Calculate delays in BcWc mode...
[01/06 12:00:05     45s] Topological Sorting (REAL = 0:00:00.0, MEM = 967.9M, InitMEM = 964.9M)
[01/06 12:00:05     45s] Start delay calculation (fullDC) (1 T). (MEM=967.855)
[01/06 12:00:06     45s] AAE DB initialization (MEM=1012.8 CPU=0:00:00.3 REAL=0:00:01.0) 
[01/06 12:00:06     45s] Start AAE Lib Loading. (MEM=1012.8)
[01/06 12:00:06     46s] End AAE Lib Loading. (MEM=1213.09 CPU=0:00:00.1 Real=0:00:00.0)
[01/06 12:00:06     46s] End AAE Lib Interpolated Model. (MEM=1213.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/06 12:00:06     46s] First Iteration Infinite Tw... 
[01/06 12:00:10     49s] Total number of fetched objects 16113
[01/06 12:00:11     49s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/06 12:00:11     49s] End delay calculation. (MEM=1271.27 CPU=0:00:02.4 REAL=0:00:03.0)
[01/06 12:00:11     49s] End delay calculation (fullDC). (MEM=1173.89 CPU=0:00:04.2 REAL=0:00:06.0)
[01/06 12:00:11     49s] *** CDM Built up (cpu=0:00:04.6  real=0:00:06.0  mem= 1173.9M) ***
[01/06 12:00:13     50s] **INFO: Disable pre-place timing setting for timing analysis
[01/06 12:00:13     50s] Set Using Default Delay Limit as 1000.
[01/06 12:00:13     50s] Set Default Net Delay as 1000 ps.
[01/06 12:00:13     50s] Set Default Net Load as 0.5 pF. 
[01/06 12:00:13     50s] Deleted 0 physical inst  (cell - / prefix -).
[01/06 12:00:13     50s] Extracting standard cell pins and blockage ...... 
[01/06 12:00:13     50s] Pin and blockage extraction finished
[01/06 12:00:13     50s] Extracting macro/IO cell pins and blockage ...... 
[01/06 12:00:13     50s] Pin and blockage extraction finished
[01/06 12:00:13     50s] *** Starting "NanoPlace(TM) placement v#10 (mem=1159.6M)" ...
[01/06 12:00:14     50s] Creating Cell Server ...(0, 0, 0, 0)
[01/06 12:00:14     50s] Summary for sequential cells identification: 
[01/06 12:00:14     50s]   Identified SBFF number: 88
[01/06 12:00:14     50s]   Identified MBFF number: 0
[01/06 12:00:14     50s]   Identified SB Latch number: 0
[01/06 12:00:14     50s]   Identified MB Latch number: 0
[01/06 12:00:14     50s]   Not identified SBFF number: 4
[01/06 12:00:14     50s]   Not identified MBFF number: 0
[01/06 12:00:14     50s]   Not identified SB Latch number: 0
[01/06 12:00:14     50s]   Not identified MB Latch number: 0
[01/06 12:00:14     50s]   Number of sequential cells which are not FFs: 26
[01/06 12:00:14     51s] Creating Cell Server, finished. 
[01/06 12:00:14     51s] 
[01/06 12:00:14     51s] total jobs 14210
[01/06 12:00:14     51s] multi thread init TemplateIndex for each ta. thread num 1
[01/06 12:00:14     51s] Wait...
[01/06 12:00:17     53s] *** Build Buffered Sizing Timing Model (Used Compact Buffer Set) ...(cpu=0:00:02.6 mem=1159.6M) ***
[01/06 12:00:17     53s] **WARN: (IMPTS-141):	Cell (BHD1HD) is marked as dont_touch, but is not marked as dont_use.
[01/06 12:00:17     53s] **WARN: (IMPTS-141):	Cell (CKLDHD) is marked as dont_touch, but is not marked as dont_use.
[01/06 12:00:18     54s] *** Build Virtual Sizing Timing Model
[01/06 12:00:18     54s] (cpu=0:00:03.3 mem=1184.6M) ***
[01/06 12:00:18     54s] No user setting net weight.
[01/06 12:00:18     54s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[01/06 12:00:18     54s] Scan chains were not defined.
[01/06 12:00:19     54s] #std cell=12793 (0 fixed + 12793 movable) #block=0 (0 floating + 0 preplaced)
[01/06 12:00:19     54s] #ioInst=0 #net=14115 #term=51165 #term/net=3.62, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=60
[01/06 12:00:19     54s] stdCell: 12793 single + 0 double + 0 multi
[01/06 12:00:19     54s] Total standard cell length = 63.1916 (mm), area = 0.2022 (mm^2)
[01/06 12:00:19     54s] Core basic site is core
[01/06 12:00:19     54s] Estimated cell power/ground rail width = 0.400 um
[01/06 12:00:19     54s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/06 12:00:19     54s] Apply auto density screen in pre-place stage.
[01/06 12:00:19     54s] Auto density screen increases utilization from 0.700 to 0.700
[01/06 12:00:19     54s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1193.6M
[01/06 12:00:19     54s] Average module density = 0.700.
[01/06 12:00:19     54s] Density for the design = 0.700.
[01/06 12:00:19     54s]        = stdcell_area 157979 sites (202213 um^2) / alloc_area 225784 sites (289004 um^2).
[01/06 12:00:19     54s] Pin Density = 0.2266.
[01/06 12:00:19     54s]             = total # of pins 51165 / total area 225784.
[01/06 12:00:19     54s] Initial padding reaches pin density 0.391 for top
[01/06 12:00:19     54s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 0.900
[01/06 12:00:19     54s] Initial padding increases density from 0.700 to 0.825 for top
[01/06 12:00:19     54s] Identified 1 spare or floating instance, with no clusters.
[01/06 12:00:19     54s] === lastAutoLevel = 9 
[01/06 12:00:19     54s] [adp] 0:1:0:1
[01/06 12:00:26     59s] Clock gating cells determined by native netlist tracing.
[01/06 12:00:27     60s] Effort level <high> specified for reg2reg path_group
[01/06 12:00:31     61s] Iteration  1: Total net bbox = 2.052e-08 (5.60e-09 1.49e-08)
[01/06 12:00:31     61s]               Est.  stn bbox = 2.203e-08 (6.09e-09 1.59e-08)
[01/06 12:00:31     61s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1252.4M
[01/06 12:00:31     61s] Iteration  2: Total net bbox = 2.052e-08 (5.60e-09 1.49e-08)
[01/06 12:00:31     61s]               Est.  stn bbox = 2.203e-08 (6.09e-09 1.59e-08)
[01/06 12:00:31     61s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1252.4M
[01/06 12:00:31     61s] exp_mt_sequential is set from setPlaceMode option to 1
[01/06 12:00:31     61s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[01/06 12:00:31     61s] place_exp_mt_interval set to default 32
[01/06 12:00:31     61s] place_exp_mt_interval_bias (first half) set to default 0.750000
[01/06 12:00:32     62s] Iteration  3: Total net bbox = 7.148e+02 (3.50e+02 3.65e+02)
[01/06 12:00:32     62s]               Est.  stn bbox = 9.305e+02 (4.54e+02 4.76e+02)
[01/06 12:00:32     62s]               cpu = 0:00:00.5 real = 0:00:01.0 mem = 1271.4M
[01/06 12:00:32     62s] Total number of setup views is 1.
[01/06 12:00:32     62s] Total number of active setup views is 1.
[01/06 12:00:32     62s] Active setup views:
[01/06 12:00:32     62s]     SS
[01/06 12:00:37     66s] Iteration  4: Total net bbox = 2.418e+05 (8.68e+04 1.55e+05)
[01/06 12:00:37     66s]               Est.  stn bbox = 3.093e+05 (1.12e+05 1.97e+05)
[01/06 12:00:37     66s]               cpu = 0:00:03.8 real = 0:00:05.0 mem = 1271.4M
[01/06 12:00:41     69s] Iteration  5: Total net bbox = 2.990e+05 (1.41e+05 1.58e+05)
[01/06 12:00:41     69s]               Est.  stn bbox = 3.959e+05 (1.84e+05 2.11e+05)
[01/06 12:00:41     69s]               cpu = 0:00:03.6 real = 0:00:04.0 mem = 1271.4M
[01/06 12:00:46     74s] Iteration  6: Total net bbox = 3.027e+05 (1.53e+05 1.49e+05)
[01/06 12:00:46     74s]               Est.  stn bbox = 4.056e+05 (2.05e+05 2.01e+05)
[01/06 12:00:46     74s]               cpu = 0:00:04.4 real = 0:00:05.0 mem = 1275.4M
[01/06 12:00:47     74s] Starting Early Global Route rough congestion estimation: mem = 1275.4M
[01/06 12:00:47     75s] (I)       Reading DB...
[01/06 12:00:48     75s] (I)       before initializing RouteDB syMemory usage = 1278.4 MB
[01/06 12:00:48     75s] (I)       congestionReportName   : 
[01/06 12:00:48     75s] (I)       layerRangeFor2DCongestion : 
[01/06 12:00:48     75s] (I)       buildTerm2TermWires    : 1
[01/06 12:00:48     75s] (I)       doTrackAssignment      : 1
[01/06 12:00:48     75s] (I)       dumpBookshelfFiles     : 0
[01/06 12:00:48     75s] (I)       numThreads             : 1
[01/06 12:00:48     75s] (I)       bufferingAwareRouting  : false
[01/06 12:00:48     75s] [NR-eGR] honorMsvRouteConstraint: false
[01/06 12:00:48     75s] (I)       honorPin               : false
[01/06 12:00:48     75s] (I)       honorPinGuide          : true
[01/06 12:00:48     75s] (I)       honorPartition         : false
[01/06 12:00:48     75s] (I)       allowPartitionCrossover: false
[01/06 12:00:48     75s] (I)       honorSingleEntry       : true
[01/06 12:00:48     75s] (I)       honorSingleEntryStrong : true
[01/06 12:00:48     75s] (I)       handleViaSpacingRule   : false
[01/06 12:00:48     75s] (I)       handleEolSpacingRule   : false
[01/06 12:00:48     75s] (I)       PDConstraint           : none
[01/06 12:00:48     75s] (I)       expBetterNDRHandling   : false
[01/06 12:00:48     75s] [NR-eGR] honorClockSpecNDR      : 0
[01/06 12:00:48     75s] (I)       routingEffortLevel     : 3
[01/06 12:00:48     75s] (I)       effortLevel            : standard
[01/06 12:00:48     75s] [NR-eGR] minRouteLayer          : 2
[01/06 12:00:48     75s] [NR-eGR] maxRouteLayer          : 127
[01/06 12:00:48     75s] (I)       relaxedTopLayerCeiling : 127
[01/06 12:00:48     75s] (I)       relaxedBottomLayerFloor: 2
[01/06 12:00:48     75s] (I)       numRowsPerGCell        : 11
[01/06 12:00:48     75s] (I)       speedUpLargeDesign     : 0
[01/06 12:00:48     75s] (I)       multiThreadingTA       : 1
[01/06 12:00:48     75s] (I)       blkAwareLayerSwitching : 1
[01/06 12:00:48     75s] (I)       optimizationMode       : false
[01/06 12:00:48     75s] (I)       routeSecondPG          : false
[01/06 12:00:48     75s] (I)       scenicRatioForLayerRelax: 0.00
[01/06 12:00:48     75s] (I)       detourLimitForLayerRelax: 0.00
[01/06 12:00:48     75s] (I)       punchThroughDistance   : 500.00
[01/06 12:00:48     75s] (I)       scenicBound            : 1.15
[01/06 12:00:48     75s] (I)       maxScenicToAvoidBlk    : 100.00
[01/06 12:00:48     75s] (I)       source-to-sink ratio   : 0.00
[01/06 12:00:48     75s] (I)       targetCongestionRatioH : 1.00
[01/06 12:00:48     75s] (I)       targetCongestionRatioV : 1.00
[01/06 12:00:48     75s] (I)       layerCongestionRatio   : 0.70
[01/06 12:00:48     75s] (I)       m1CongestionRatio      : 0.10
[01/06 12:00:48     75s] (I)       m2m3CongestionRatio    : 0.70
[01/06 12:00:48     75s] (I)       localRouteEffort       : 1.00
[01/06 12:00:48     75s] (I)       numSitesBlockedByOneVia: 8.00
[01/06 12:00:48     75s] (I)       supplyScaleFactorH     : 1.00
[01/06 12:00:48     75s] (I)       supplyScaleFactorV     : 1.00
[01/06 12:00:48     75s] (I)       highlight3DOverflowFactor: 0.00
[01/06 12:00:48     75s] (I)       doubleCutViaModelingRatio: 0.00
[01/06 12:00:48     75s] (I)       routeVias              : 
[01/06 12:00:48     75s] (I)       readTROption           : true
[01/06 12:00:48     75s] (I)       extraSpacingFactor     : 1.00
[01/06 12:00:48     75s] [NR-eGR] numTracksPerClockWire  : 0
[01/06 12:00:48     75s] (I)       routeSelectedNetsOnly  : false
[01/06 12:00:48     75s] (I)       clkNetUseMaxDemand     : false
[01/06 12:00:48     75s] (I)       extraDemandForClocks   : 0
[01/06 12:00:48     75s] (I)       steinerRemoveLayers    : false
[01/06 12:00:48     75s] (I)       demoteLayerScenicScale : 1.00
[01/06 12:00:48     75s] (I)       nonpreferLayerCostScale : 100.00
[01/06 12:00:48     75s] (I)       similarTopologyRoutingFast : false
[01/06 12:00:48     75s] (I)       spanningTreeRefinement : false
[01/06 12:00:48     75s] (I)       spanningTreeRefinementAlpha : 0.50
[01/06 12:00:48     75s] (I)       starting read tracks
[01/06 12:00:48     75s] (I)       build grid graph
[01/06 12:00:48     75s] (I)       build grid graph start
[01/06 12:00:48     75s] [NR-eGR] Layer1 has no routable track
[01/06 12:00:48     75s] [NR-eGR] Layer2 has single uniform track structure
[01/06 12:00:48     75s] [NR-eGR] Layer3 has single uniform track structure
[01/06 12:00:48     75s] [NR-eGR] Layer4 has single uniform track structure
[01/06 12:00:48     75s] [NR-eGR] Layer5 has single uniform track structure
[01/06 12:00:48     75s] [NR-eGR] Layer6 has single uniform track structure
[01/06 12:00:48     75s] [NR-eGR] Layer7 has single uniform track structure
[01/06 12:00:48     75s] [NR-eGR] Layer8 has single uniform track structure
[01/06 12:00:48     75s] (I)       build grid graph end
[01/06 12:00:48     75s] (I)       numViaLayers=8
[01/06 12:00:48     75s] (I)       Reading via VIA12_VV for layer: 0 
[01/06 12:00:48     75s] (I)       Reading via VIA23_VH for layer: 1 
[01/06 12:00:48     75s] (I)       Reading via VIA34_VH for layer: 2 
[01/06 12:00:48     75s] (I)       Reading via VIA45_VH for layer: 3 
[01/06 12:00:48     75s] (I)       Reading via VIA56_VH for layer: 4 
[01/06 12:00:48     75s] (I)       Reading via VIA67_Def for layer: 5 
[01/06 12:00:48     75s] (I)       Reading via VIA78_Def for layer: 6 
[01/06 12:00:48     75s] (I)       end build via table
[01/06 12:00:48     75s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=288 numBumpBlks=0 numBoundaryFakeBlks=0
[01/06 12:00:48     75s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[01/06 12:00:48     75s] (I)       readDataFromPlaceDB
[01/06 12:00:48     75s] (I)       Read net information..
[01/06 12:00:48     75s] [NR-eGR] Read numTotalNets=14058  numIgnoredNets=0
[01/06 12:00:48     75s] (I)       Read testcase time = 0.000 seconds
[01/06 12:00:48     75s] 
[01/06 12:00:48     75s] (I)       read default dcut vias
[01/06 12:00:48     75s] (I)       Reading via VIA12_DC_RIGHT for layer: 0 
[01/06 12:00:48     75s] (I)       Reading via VIA23_DC_RIGHT for layer: 1 
[01/06 12:00:48     75s] (I)       Reading via VIA34_DC_RIGHT for layer: 2 
[01/06 12:00:48     75s] (I)       Reading via VIA45_DC_RIGHT for layer: 3 
[01/06 12:00:48     75s] (I)       Reading via VIA56_DC_RIGHT for layer: 4 
[01/06 12:00:48     75s] (I)       Reading via VIA67_DC_RIGHT for layer: 5 
[01/06 12:00:48     75s] (I)       Reading via VIA78_DC_RIGHT for layer: 6 
[01/06 12:00:48     75s] (I)       build grid graph start
[01/06 12:00:48     75s] (I)       build grid graph end
[01/06 12:00:48     75s] (I)       Model blockage into capacity
[01/06 12:00:48     75s] (I)       Read numBlocks=288  numPreroutedWires=0  numCapScreens=0
[01/06 12:00:48     75s] (I)       blocked area on Layer1 : 0  (0.00%)
[01/06 12:00:48     75s] (I)       blocked area on Layer2 : 0  (0.00%)
[01/06 12:00:48     75s] (I)       blocked area on Layer3 : 44189440000  (13.25%)
[01/06 12:00:48     75s] (I)       blocked area on Layer4 : 43718400000  (13.10%)
[01/06 12:00:48     75s] (I)       blocked area on Layer5 : 0  (0.00%)
[01/06 12:00:48     75s] (I)       blocked area on Layer6 : 0  (0.00%)
[01/06 12:00:48     75s] (I)       blocked area on Layer7 : 0  (0.00%)
[01/06 12:00:48     75s] (I)       blocked area on Layer8 : 0  (0.00%)
[01/06 12:00:48     75s] (I)       Modeling time = 0.010 seconds
[01/06 12:00:48     75s] 
[01/06 12:00:48     75s] (I)       Number of ignored nets = 0
[01/06 12:00:48     75s] (I)       Number of fixed nets = 0.  Ignored: Yes
[01/06 12:00:48     75s] (I)       Number of clock nets = 1.  Ignored: No
[01/06 12:00:48     75s] (I)       Number of analog nets = 0.  Ignored: Yes
[01/06 12:00:48     75s] (I)       Number of special nets = 0.  Ignored: Yes
[01/06 12:00:48     75s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[01/06 12:00:48     75s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[01/06 12:00:48     75s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[01/06 12:00:48     75s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[01/06 12:00:48     75s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/06 12:00:48     75s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/06 12:00:48     75s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1278.4 MB
[01/06 12:00:48     75s] (I)       Ndr track 0 does not exist
[01/06 12:00:48     75s] (I)       Layer1  viaCost=300.00
[01/06 12:00:48     75s] (I)       Layer2  viaCost=100.00
[01/06 12:00:48     75s] (I)       Layer3  viaCost=100.00
[01/06 12:00:48     75s] (I)       Layer4  viaCost=100.00
[01/06 12:00:48     75s] (I)       Layer5  viaCost=100.00
[01/06 12:00:48     75s] (I)       Layer6  viaCost=200.00
[01/06 12:00:48     75s] (I)       Layer7  viaCost=100.00
[01/06 12:00:48     75s] (I)       ---------------------Grid Graph Info--------------------
[01/06 12:00:48     75s] (I)       routing area        :  (0, 0) - (580800, 574400)
[01/06 12:00:48     75s] (I)       core area           :  (20000, 20000) - (560800, 554400)
[01/06 12:00:48     75s] (I)       Site Width          :   400  (dbu)
[01/06 12:00:48     75s] (I)       Row Height          :  3200  (dbu)
[01/06 12:00:48     75s] (I)       GCell Width         : 35200  (dbu)
[01/06 12:00:48     75s] (I)       GCell Height        : 35200  (dbu)
[01/06 12:00:48     75s] (I)       grid                :    17    17     8
[01/06 12:00:48     75s] (I)       vertical capacity   :     0 35200     0 35200     0 35200     0 35200
[01/06 12:00:48     75s] (I)       horizontal capacity :     0     0 35200     0 35200     0 35200     0
[01/06 12:00:48     75s] (I)       Default wire width  :   160   200   200   200   200   200   400   400
[01/06 12:00:48     75s] (I)       Default wire space  :   160   200   200   200   200   200   400   400
[01/06 12:00:48     75s] (I)       Default pitch size  :   320   400   400   400   400   400   800   800
[01/06 12:00:48     75s] (I)       First Track Coord   :     0   200   200   200   200   200   400   400
[01/06 12:00:48     75s] (I)       Num tracks per GCell: 110.00 88.00 88.00 88.00 88.00 88.00 44.00 44.00
[01/06 12:00:48     75s] (I)       Total num of tracks :     0  1452  1436  1452  1436  1452   718   726
[01/06 12:00:48     75s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[01/06 12:00:48     75s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[01/06 12:00:48     75s] (I)       --------------------------------------------------------
[01/06 12:00:48     75s] 
[01/06 12:00:48     75s] [NR-eGR] ============ Routing rule table ============
[01/06 12:00:48     75s] [NR-eGR] Rule id 0. Nets 14058 
[01/06 12:00:48     75s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[01/06 12:00:48     75s] [NR-eGR] Pitch:  L1=320  L2=400  L3=400  L4=400  L5=400  L6=400  L7=800  L8=800
[01/06 12:00:48     75s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[01/06 12:00:48     75s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[01/06 12:00:48     75s] [NR-eGR] ========================================
[01/06 12:00:48     75s] [NR-eGR] 
[01/06 12:00:48     75s] (I)       After initializing earlyGlobalRoute syMemory usage = 1278.4 MB
[01/06 12:00:48     75s] (I)       Loading and dumping file time : 0.31 seconds
[01/06 12:00:48     75s] (I)       ============= Initialization =============
[01/06 12:00:48     75s] (I)       numLocalWires=56830  numGlobalNetBranches=16342  numLocalNetBranches=12114
[01/06 12:00:48     75s] (I)       totalPins=51048  totalGlobalPin=13628 (26.70%)
[01/06 12:00:48     75s] (I)       total 2D Cap : 141298 = (57944 H, 83354 V)
[01/06 12:00:48     75s] (I)       ============  Phase 1a Route ============
[01/06 12:00:48     75s] (I)       Phase 1a runs 0.00 seconds
[01/06 12:00:48     75s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[01/06 12:00:48     75s] (I)       Usage: 10729 = (5672 H, 5057 V) = (9.79% H, 6.07% V) = (1.997e+05um H, 1.780e+05um V)
[01/06 12:00:48     75s] (I)       
[01/06 12:00:48     75s] (I)       ============  Phase 1b Route ============
[01/06 12:00:48     75s] (I)       Usage: 10729 = (5672 H, 5057 V) = (9.79% H, 6.07% V) = (1.997e+05um H, 1.780e+05um V)
[01/06 12:00:48     75s] (I)       
[01/06 12:00:48     75s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[01/06 12:00:48     75s] 
[01/06 12:00:48     75s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[01/06 12:00:48     75s] Finished Early Global Route rough congestion estimation: mem = 1278.4M
[01/06 12:00:48     75s] earlyGlobalRoute rough estimation gcell size 11 row height
[01/06 12:00:48     75s] Congestion driven padding in post-place stage.
[01/06 12:00:48     75s] Congestion driven padding increases utilization from 0.825 to 0.826
[01/06 12:00:48     75s] Congestion driven padding runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1278.4M
[01/06 12:00:49     76s] Global placement CDP skipped at cutLevel 7.
[01/06 12:00:49     76s] Iteration  7: Total net bbox = 3.341e+05 (1.81e+05 1.53e+05)
[01/06 12:00:49     76s]               Est.  stn bbox = 4.376e+05 (2.33e+05 2.05e+05)
[01/06 12:00:49     76s]               cpu = 0:00:01.5 real = 0:00:02.0 mem = 1278.4M
[01/06 12:00:54     80s] nrCritNet: 0.00% ( 0 / 14115 ) cutoffSlk: 214748364.7ps stdDelay: 28.8ps
[01/06 12:00:58     83s] nrCritNet: 0.00% ( 0 / 14115 ) cutoffSlk: 214748364.7ps stdDelay: 28.8ps
[01/06 12:00:58     83s] Iteration  8: Total net bbox = 3.341e+05 (1.81e+05 1.53e+05)
[01/06 12:00:58     83s]               Est.  stn bbox = 4.376e+05 (2.33e+05 2.05e+05)
[01/06 12:00:58     83s]               cpu = 0:00:07.1 real = 0:00:09.0 mem = 1278.4M
[01/06 12:01:04     88s] Starting Early Global Route rough congestion estimation: mem = 1278.4M
[01/06 12:01:04     88s] (I)       Reading DB...
[01/06 12:01:04     88s] (I)       before initializing RouteDB syMemory usage = 1278.4 MB
[01/06 12:01:04     88s] (I)       congestionReportName   : 
[01/06 12:01:04     88s] (I)       layerRangeFor2DCongestion : 
[01/06 12:01:04     88s] (I)       buildTerm2TermWires    : 1
[01/06 12:01:04     88s] (I)       doTrackAssignment      : 1
[01/06 12:01:04     88s] (I)       dumpBookshelfFiles     : 0
[01/06 12:01:04     88s] (I)       numThreads             : 1
[01/06 12:01:04     88s] (I)       bufferingAwareRouting  : false
[01/06 12:01:04     88s] [NR-eGR] honorMsvRouteConstraint: false
[01/06 12:01:04     88s] (I)       honorPin               : false
[01/06 12:01:04     88s] (I)       honorPinGuide          : true
[01/06 12:01:04     88s] (I)       honorPartition         : false
[01/06 12:01:04     88s] (I)       allowPartitionCrossover: false
[01/06 12:01:04     88s] (I)       honorSingleEntry       : true
[01/06 12:01:04     88s] (I)       honorSingleEntryStrong : true
[01/06 12:01:04     88s] (I)       handleViaSpacingRule   : false
[01/06 12:01:04     88s] (I)       handleEolSpacingRule   : false
[01/06 12:01:04     88s] (I)       PDConstraint           : none
[01/06 12:01:04     88s] (I)       expBetterNDRHandling   : false
[01/06 12:01:04     88s] [NR-eGR] honorClockSpecNDR      : 0
[01/06 12:01:04     88s] (I)       routingEffortLevel     : 3
[01/06 12:01:04     88s] (I)       effortLevel            : standard
[01/06 12:01:04     88s] [NR-eGR] minRouteLayer          : 2
[01/06 12:01:04     88s] [NR-eGR] maxRouteLayer          : 127
[01/06 12:01:04     88s] (I)       relaxedTopLayerCeiling : 127
[01/06 12:01:04     88s] (I)       relaxedBottomLayerFloor: 2
[01/06 12:01:04     88s] (I)       numRowsPerGCell        : 6
[01/06 12:01:04     88s] (I)       speedUpLargeDesign     : 0
[01/06 12:01:04     88s] (I)       multiThreadingTA       : 1
[01/06 12:01:04     88s] (I)       blkAwareLayerSwitching : 1
[01/06 12:01:04     88s] (I)       optimizationMode       : false
[01/06 12:01:04     88s] (I)       routeSecondPG          : false
[01/06 12:01:04     88s] (I)       scenicRatioForLayerRelax: 0.00
[01/06 12:01:04     88s] (I)       detourLimitForLayerRelax: 0.00
[01/06 12:01:04     88s] (I)       punchThroughDistance   : 500.00
[01/06 12:01:04     88s] (I)       scenicBound            : 1.15
[01/06 12:01:04     88s] (I)       maxScenicToAvoidBlk    : 100.00
[01/06 12:01:04     88s] (I)       source-to-sink ratio   : 0.00
[01/06 12:01:04     88s] (I)       targetCongestionRatioH : 1.00
[01/06 12:01:04     88s] (I)       targetCongestionRatioV : 1.00
[01/06 12:01:04     88s] (I)       layerCongestionRatio   : 0.70
[01/06 12:01:04     88s] (I)       m1CongestionRatio      : 0.10
[01/06 12:01:04     88s] (I)       m2m3CongestionRatio    : 0.70
[01/06 12:01:04     88s] (I)       localRouteEffort       : 1.00
[01/06 12:01:04     88s] (I)       numSitesBlockedByOneVia: 8.00
[01/06 12:01:04     88s] (I)       supplyScaleFactorH     : 1.00
[01/06 12:01:04     88s] (I)       supplyScaleFactorV     : 1.00
[01/06 12:01:04     88s] (I)       highlight3DOverflowFactor: 0.00
[01/06 12:01:04     88s] (I)       doubleCutViaModelingRatio: 0.00
[01/06 12:01:04     88s] (I)       routeVias              : 
[01/06 12:01:04     88s] (I)       readTROption           : true
[01/06 12:01:04     88s] (I)       extraSpacingFactor     : 1.00
[01/06 12:01:04     88s] [NR-eGR] numTracksPerClockWire  : 0
[01/06 12:01:04     88s] (I)       routeSelectedNetsOnly  : false
[01/06 12:01:04     88s] (I)       clkNetUseMaxDemand     : false
[01/06 12:01:04     88s] (I)       extraDemandForClocks   : 0
[01/06 12:01:04     88s] (I)       steinerRemoveLayers    : false
[01/06 12:01:04     88s] (I)       demoteLayerScenicScale : 1.00
[01/06 12:01:04     88s] (I)       nonpreferLayerCostScale : 100.00
[01/06 12:01:04     88s] (I)       similarTopologyRoutingFast : false
[01/06 12:01:04     88s] (I)       spanningTreeRefinement : false
[01/06 12:01:04     88s] (I)       spanningTreeRefinementAlpha : 0.50
[01/06 12:01:04     88s] (I)       starting read tracks
[01/06 12:01:04     88s] (I)       build grid graph
[01/06 12:01:04     88s] (I)       build grid graph start
[01/06 12:01:04     88s] [NR-eGR] Layer1 has no routable track
[01/06 12:01:04     88s] [NR-eGR] Layer2 has single uniform track structure
[01/06 12:01:04     88s] [NR-eGR] Layer3 has single uniform track structure
[01/06 12:01:04     88s] [NR-eGR] Layer4 has single uniform track structure
[01/06 12:01:04     88s] [NR-eGR] Layer5 has single uniform track structure
[01/06 12:01:04     88s] [NR-eGR] Layer6 has single uniform track structure
[01/06 12:01:04     88s] [NR-eGR] Layer7 has single uniform track structure
[01/06 12:01:04     88s] [NR-eGR] Layer8 has single uniform track structure
[01/06 12:01:04     88s] (I)       build grid graph end
[01/06 12:01:04     88s] (I)       numViaLayers=8
[01/06 12:01:04     88s] (I)       Reading via VIA12_VV for layer: 0 
[01/06 12:01:04     88s] (I)       Reading via VIA23_VH for layer: 1 
[01/06 12:01:04     88s] (I)       Reading via VIA34_VH for layer: 2 
[01/06 12:01:04     88s] (I)       Reading via VIA45_VH for layer: 3 
[01/06 12:01:04     88s] (I)       Reading via VIA56_VH for layer: 4 
[01/06 12:01:04     88s] (I)       Reading via VIA67_Def for layer: 5 
[01/06 12:01:04     88s] (I)       Reading via VIA78_Def for layer: 6 
[01/06 12:01:04     88s] (I)       end build via table
[01/06 12:01:04     88s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=288 numBumpBlks=0 numBoundaryFakeBlks=0
[01/06 12:01:04     88s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[01/06 12:01:04     88s] (I)       readDataFromPlaceDB
[01/06 12:01:04     88s] (I)       Read net information..
[01/06 12:01:04     88s] [NR-eGR] Read numTotalNets=14115  numIgnoredNets=0
[01/06 12:01:04     88s] (I)       Read testcase time = 0.000 seconds
[01/06 12:01:04     88s] 
[01/06 12:01:04     88s] (I)       read default dcut vias
[01/06 12:01:04     88s] (I)       Reading via VIA12_DC_RIGHT for layer: 0 
[01/06 12:01:04     88s] (I)       Reading via VIA23_DC_RIGHT for layer: 1 
[01/06 12:01:04     88s] (I)       Reading via VIA34_DC_RIGHT for layer: 2 
[01/06 12:01:04     88s] (I)       Reading via VIA45_DC_RIGHT for layer: 3 
[01/06 12:01:04     88s] (I)       Reading via VIA56_DC_RIGHT for layer: 4 
[01/06 12:01:04     88s] (I)       Reading via VIA67_DC_RIGHT for layer: 5 
[01/06 12:01:04     88s] (I)       Reading via VIA78_DC_RIGHT for layer: 6 
[01/06 12:01:04     88s] (I)       build grid graph start
[01/06 12:01:04     88s] (I)       build grid graph end
[01/06 12:01:04     88s] (I)       Model blockage into capacity
[01/06 12:01:04     88s] (I)       Read numBlocks=288  numPreroutedWires=0  numCapScreens=0
[01/06 12:01:04     88s] (I)       blocked area on Layer1 : 0  (0.00%)
[01/06 12:01:04     88s] (I)       blocked area on Layer2 : 0  (0.00%)
[01/06 12:01:04     88s] (I)       blocked area on Layer3 : 44189440000  (13.25%)
[01/06 12:01:04     88s] (I)       blocked area on Layer4 : 43718400000  (13.10%)
[01/06 12:01:04     88s] (I)       blocked area on Layer5 : 0  (0.00%)
[01/06 12:01:04     88s] (I)       blocked area on Layer6 : 0  (0.00%)
[01/06 12:01:04     88s] (I)       blocked area on Layer7 : 0  (0.00%)
[01/06 12:01:04     88s] (I)       blocked area on Layer8 : 0  (0.00%)
[01/06 12:01:04     88s] (I)       Modeling time = 0.010 seconds
[01/06 12:01:04     88s] 
[01/06 12:01:04     88s] (I)       Number of ignored nets = 0
[01/06 12:01:04     88s] (I)       Number of fixed nets = 0.  Ignored: Yes
[01/06 12:01:04     88s] (I)       Number of clock nets = 1.  Ignored: No
[01/06 12:01:04     88s] (I)       Number of analog nets = 0.  Ignored: Yes
[01/06 12:01:04     88s] (I)       Number of special nets = 0.  Ignored: Yes
[01/06 12:01:04     88s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[01/06 12:01:04     88s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[01/06 12:01:04     88s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[01/06 12:01:04     88s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[01/06 12:01:04     88s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/06 12:01:04     88s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/06 12:01:04     88s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1280.6 MB
[01/06 12:01:04     88s] (I)       Ndr track 0 does not exist
[01/06 12:01:04     88s] (I)       Layer1  viaCost=300.00
[01/06 12:01:04     88s] (I)       Layer2  viaCost=100.00
[01/06 12:01:04     88s] (I)       Layer3  viaCost=100.00
[01/06 12:01:04     88s] (I)       Layer4  viaCost=100.00
[01/06 12:01:04     88s] (I)       Layer5  viaCost=100.00
[01/06 12:01:04     88s] (I)       Layer6  viaCost=200.00
[01/06 12:01:04     88s] (I)       Layer7  viaCost=100.00
[01/06 12:01:04     88s] (I)       ---------------------Grid Graph Info--------------------
[01/06 12:01:04     88s] (I)       routing area        :  (0, 0) - (580800, 574400)
[01/06 12:01:04     88s] (I)       core area           :  (20000, 20000) - (560800, 554400)
[01/06 12:01:04     88s] (I)       Site Width          :   400  (dbu)
[01/06 12:01:04     88s] (I)       Row Height          :  3200  (dbu)
[01/06 12:01:04     88s] (I)       GCell Width         : 19200  (dbu)
[01/06 12:01:04     88s] (I)       GCell Height        : 19200  (dbu)
[01/06 12:01:04     88s] (I)       grid                :    31    30     8
[01/06 12:01:04     88s] (I)       vertical capacity   :     0 19200     0 19200     0 19200     0 19200
[01/06 12:01:04     88s] (I)       horizontal capacity :     0     0 19200     0 19200     0 19200     0
[01/06 12:01:04     88s] (I)       Default wire width  :   160   200   200   200   200   200   400   400
[01/06 12:01:04     88s] (I)       Default wire space  :   160   200   200   200   200   200   400   400
[01/06 12:01:04     88s] (I)       Default pitch size  :   320   400   400   400   400   400   800   800
[01/06 12:01:04     88s] (I)       First Track Coord   :     0   200   200   200   200   200   400   400
[01/06 12:01:04     88s] (I)       Num tracks per GCell: 60.00 48.00 48.00 48.00 48.00 48.00 24.00 24.00
[01/06 12:01:04     88s] (I)       Total num of tracks :     0  1452  1436  1452  1436  1452   718   726
[01/06 12:01:04     88s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[01/06 12:01:04     88s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[01/06 12:01:04     88s] (I)       --------------------------------------------------------
[01/06 12:01:04     88s] 
[01/06 12:01:04     88s] [NR-eGR] ============ Routing rule table ============
[01/06 12:01:04     88s] [NR-eGR] Rule id 0. Nets 14115 
[01/06 12:01:04     88s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[01/06 12:01:04     88s] [NR-eGR] Pitch:  L1=320  L2=400  L3=400  L4=400  L5=400  L6=400  L7=800  L8=800
[01/06 12:01:04     88s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[01/06 12:01:04     88s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[01/06 12:01:04     88s] [NR-eGR] ========================================
[01/06 12:01:04     88s] [NR-eGR] 
[01/06 12:01:04     88s] (I)       After initializing earlyGlobalRoute syMemory usage = 1280.6 MB
[01/06 12:01:04     88s] (I)       Loading and dumping file time : 0.17 seconds
[01/06 12:01:04     88s] (I)       ============= Initialization =============
[01/06 12:01:04     88s] (I)       numLocalWires=45086  numGlobalNetBranches=13529  numLocalNetBranches=9035
[01/06 12:01:04     88s] (I)       totalPins=51163  totalGlobalPin=21773 (42.56%)
[01/06 12:01:04     88s] (I)       total 2D Cap : 252576 = (105681 H, 146895 V)
[01/06 12:01:04     88s] (I)       ============  Phase 1a Route ============
[01/06 12:01:04     88s] (I)       Phase 1a runs 0.01 seconds
[01/06 12:01:04     88s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[01/06 12:01:04     88s] (I)       Usage: 21331 = (11145 H, 10186 V) = (10.55% H, 6.93% V) = (2.140e+05um H, 1.956e+05um V)
[01/06 12:01:04     88s] (I)       
[01/06 12:01:04     88s] (I)       ============  Phase 1b Route ============
[01/06 12:01:04     88s] (I)       Usage: 21331 = (11145 H, 10186 V) = (10.55% H, 6.93% V) = (2.140e+05um H, 1.956e+05um V)
[01/06 12:01:04     88s] (I)       
[01/06 12:01:04     88s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[01/06 12:01:04     88s] 
[01/06 12:01:04     88s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[01/06 12:01:04     88s] Finished Early Global Route rough congestion estimation: mem = 1280.6M
[01/06 12:01:04     88s] earlyGlobalRoute rough estimation gcell size 6 row height
[01/06 12:01:04     88s] Congestion driven padding in post-place stage.
[01/06 12:01:04     88s] Congestion driven padding increases utilization from 0.826 to 0.827
[01/06 12:01:04     88s] Congestion driven padding runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1280.6M
[01/06 12:01:05     88s] Global placement CDP skipped at cutLevel 9.
[01/06 12:01:05     88s] Iteration  9: Total net bbox = 3.441e+05 (1.83e+05 1.61e+05)
[01/06 12:01:05     88s]               Est.  stn bbox = 4.534e+05 (2.38e+05 2.15e+05)
[01/06 12:01:05     88s]               cpu = 0:00:05.4 real = 0:00:07.0 mem = 1280.6M
[01/06 12:01:09     91s] nrCritNet: 0.00% ( 0 / 14115 ) cutoffSlk: 214748364.7ps stdDelay: 28.8ps
[01/06 12:01:11     94s] nrCritNet: 0.00% ( 0 / 14115 ) cutoffSlk: 214748364.7ps stdDelay: 28.8ps
[01/06 12:01:11     94s] Iteration 10: Total net bbox = 3.441e+05 (1.83e+05 1.61e+05)
[01/06 12:01:11     94s]               Est.  stn bbox = 4.534e+05 (2.38e+05 2.15e+05)
[01/06 12:01:11     94s]               cpu = 0:00:05.9 real = 0:00:06.0 mem = 1280.6M
[01/06 12:01:23    105s] Iteration 11: Total net bbox = 3.443e+05 (1.71e+05 1.73e+05)
[01/06 12:01:23    105s]               Est.  stn bbox = 4.524e+05 (2.25e+05 2.27e+05)
[01/06 12:01:23    105s]               cpu = 0:00:01.8 real = 0:00:02.0 mem = 1280.6M
[01/06 12:01:24    105s] Iteration 12: Total net bbox = 3.668e+05 (1.93e+05 1.74e+05)
[01/06 12:01:24    105s]               Est.  stn bbox = 4.755e+05 (2.48e+05 2.28e+05)
[01/06 12:01:24    105s]               cpu = 0:00:10.9 real = 0:00:13.0 mem = 1273.2M
[01/06 12:01:24    105s] Iteration 13: Total net bbox = 3.668e+05 (1.93e+05 1.74e+05)
[01/06 12:01:24    105s]               Est.  stn bbox = 4.755e+05 (2.48e+05 2.28e+05)
[01/06 12:01:24    105s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1273.2M
[01/06 12:01:24    105s] Iteration 14: Total net bbox = 3.668e+05 (1.93e+05 1.74e+05)
[01/06 12:01:24    105s]               Est.  stn bbox = 4.755e+05 (2.48e+05 2.28e+05)
[01/06 12:01:24    105s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1273.2M
[01/06 12:01:24    105s] *** cost = 3.668e+05 (1.93e+05 1.74e+05) (cpu for global=0:00:46.0) real=0:00:58.0***
[01/06 12:01:24    105s] Info: 0 clock gating cells identified, 0 (on average) moved
[01/06 12:01:24    105s] Solver runtime cpu: 0:00:26.6 real: 0:00:30.4
[01/06 12:01:24    105s] Core Placement runtime cpu: 0:00:29.2 real: 0:00:37.0
[01/06 12:01:24    105s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[01/06 12:01:24    105s] Type 'man IMPSP-9025' for more detail.
[01/06 12:01:24    105s] #spOpts: mergeVia=F 
[01/06 12:01:24    105s] Core basic site is core
[01/06 12:01:24    105s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/06 12:01:24    105s] *** Starting refinePlace (0:01:46 mem=1273.2M) ***
[01/06 12:01:24    105s] Total net bbox length = 3.669e+05 (1.930e+05 1.739e+05) (ext = 4.144e+03)
[01/06 12:01:24    105s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/06 12:01:24    105s] Starting refinePlace ...
[01/06 12:01:25    105s] default core: bins with density >  0.75 = 29.4 % ( 85 / 289 )
[01/06 12:01:25    105s] Density distribution unevenness ratio = 4.615%
[01/06 12:01:25    106s]   Spread Effort: high, standalone mode, useDDP on.
[01/06 12:01:25    106s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:01.0, mem=1273.2MB) @(0:01:46 - 0:01:46).
[01/06 12:01:25    106s] Move report: preRPlace moves 12793 insts, mean move: 0.96 um, max move: 7.04 um
[01/06 12:01:25    106s] 	Max move on inst (shift_16/clk_r_REG2192_S25): (532.25, 236.39) --> (527.20, 234.40)
[01/06 12:01:25    106s] 	Length: 28 sites, height: 1 rows, site name: core, cell type: DFERBCHD
[01/06 12:01:25    106s] wireLenOptFixPriorityInst 0 inst fixed
[01/06 12:01:25    106s] Placement tweakage begins.
[01/06 12:01:25    106s] wire length = 4.804e+05
[01/06 12:01:28    108s] wire length = 4.512e+05
[01/06 12:01:28    108s] Placement tweakage ends.
[01/06 12:01:28    108s] Move report: tweak moves 2136 insts, mean move: 6.12 um, max move: 48.40 um
[01/06 12:01:28    108s] 	Max move on inst (U4334): (454.00, 516.00) --> (405.60, 516.00)
[01/06 12:01:28    108s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.6, real=0:00:03.0, mem=1275.4MB) @(0:01:46 - 0:01:49).
[01/06 12:01:28    108s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/06 12:01:28    108s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1275.4MB) @(0:01:49 - 0:01:49).
[01/06 12:01:28    108s] Move report: Detail placement moves 12793 insts, mean move: 1.88 um, max move: 49.87 um
[01/06 12:01:28    108s] 	Max move on inst (U4334): (454.01, 517.46) --> (405.60, 516.00)
[01/06 12:01:28    108s] 	Runtime: CPU: 0:00:03.1 REAL: 0:00:04.0 MEM: 1275.4MB
[01/06 12:01:28    108s] Statistics of distance of Instance movement in refine placement:
[01/06 12:01:28    108s]   maximum (X+Y) =        49.87 um
[01/06 12:01:28    108s]   inst (U4334) with max move: (454.013, 517.458) -> (405.6, 516)
[01/06 12:01:28    108s]   mean    (X+Y) =         1.88 um
[01/06 12:01:28    108s] Total instances flipped for WireLenOpt: 597
[01/06 12:01:28    108s] Summary Report:
[01/06 12:01:28    108s] Instances move: 12793 (out of 12793 movable)
[01/06 12:01:28    108s] Instances flipped: 0
[01/06 12:01:28    108s] Mean displacement: 1.88 um
[01/06 12:01:28    108s] Max displacement: 49.87 um (Instance: U4334) (454.013, 517.458) -> (405.6, 516)
[01/06 12:01:28    108s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: BUFCHD
[01/06 12:01:28    108s] Total instances moved : 12793
[01/06 12:01:28    108s] Total net bbox length = 3.382e+05 (1.635e+05 1.746e+05) (ext = 3.928e+03)
[01/06 12:01:28    108s] Runtime: CPU: 0:00:03.2 REAL: 0:00:04.0 MEM: 1275.4MB
[01/06 12:01:28    108s] [CPU] RefinePlace/total (cpu=0:00:03.2, real=0:00:04.0, mem=1275.4MB) @(0:01:46 - 0:01:49).
[01/06 12:01:28    108s] *** Finished refinePlace (0:01:49 mem=1275.4M) ***
[01/06 12:01:28    109s] *** End of Placement (cpu=0:00:58.3, real=0:01:15, mem=1275.4M) ***
[01/06 12:01:28    109s] #spOpts: mergeVia=F 
[01/06 12:01:28    109s] Core basic site is core
[01/06 12:01:28    109s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/06 12:01:28    109s] default core: bins with density >  0.75 = 28.7 % ( 83 / 289 )
[01/06 12:01:28    109s] Density distribution unevenness ratio = 4.558%
[01/06 12:01:28    109s] *** Free Virtual Timing Model ...(mem=1275.4M)
[01/06 12:01:29    109s] Starting IO pin assignment...
[01/06 12:01:29    109s] The design is not routed. Using flight-line based method for pin assignment.
[01/06 12:01:30    109s] Completed IO pin assignment.
[01/06 12:01:30    110s] Starting congestion repair ...
[01/06 12:01:30    110s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[01/06 12:01:30    110s] Starting Early Global Route congestion estimation: mem = 1201.8M
[01/06 12:01:30    110s] (I)       Reading DB...
[01/06 12:01:30    110s] (I)       before initializing RouteDB syMemory usage = 1201.8 MB
[01/06 12:01:30    110s] (I)       congestionReportName   : 
[01/06 12:01:30    110s] (I)       layerRangeFor2DCongestion : 
[01/06 12:01:30    110s] (I)       buildTerm2TermWires    : 1
[01/06 12:01:30    110s] (I)       doTrackAssignment      : 1
[01/06 12:01:30    110s] (I)       dumpBookshelfFiles     : 0
[01/06 12:01:30    110s] (I)       numThreads             : 1
[01/06 12:01:30    110s] (I)       bufferingAwareRouting  : false
[01/06 12:01:30    110s] [NR-eGR] honorMsvRouteConstraint: false
[01/06 12:01:30    110s] (I)       honorPin               : false
[01/06 12:01:30    110s] (I)       honorPinGuide          : true
[01/06 12:01:30    110s] (I)       honorPartition         : false
[01/06 12:01:30    110s] (I)       allowPartitionCrossover: false
[01/06 12:01:30    110s] (I)       honorSingleEntry       : true
[01/06 12:01:30    110s] (I)       honorSingleEntryStrong : true
[01/06 12:01:30    110s] (I)       handleViaSpacingRule   : false
[01/06 12:01:30    110s] (I)       handleEolSpacingRule   : false
[01/06 12:01:30    110s] (I)       PDConstraint           : none
[01/06 12:01:30    110s] (I)       expBetterNDRHandling   : false
[01/06 12:01:30    110s] [NR-eGR] honorClockSpecNDR      : 0
[01/06 12:01:30    110s] (I)       routingEffortLevel     : 3
[01/06 12:01:30    110s] (I)       effortLevel            : standard
[01/06 12:01:30    110s] [NR-eGR] minRouteLayer          : 2
[01/06 12:01:30    110s] [NR-eGR] maxRouteLayer          : 127
[01/06 12:01:30    110s] (I)       relaxedTopLayerCeiling : 127
[01/06 12:01:30    110s] (I)       relaxedBottomLayerFloor: 2
[01/06 12:01:30    110s] (I)       numRowsPerGCell        : 1
[01/06 12:01:30    110s] (I)       speedUpLargeDesign     : 0
[01/06 12:01:30    110s] (I)       multiThreadingTA       : 1
[01/06 12:01:30    110s] (I)       blkAwareLayerSwitching : 1
[01/06 12:01:30    110s] (I)       optimizationMode       : false
[01/06 12:01:30    110s] (I)       routeSecondPG          : false
[01/06 12:01:30    110s] (I)       scenicRatioForLayerRelax: 0.00
[01/06 12:01:30    110s] (I)       detourLimitForLayerRelax: 0.00
[01/06 12:01:30    110s] (I)       punchThroughDistance   : 500.00
[01/06 12:01:30    110s] (I)       scenicBound            : 1.15
[01/06 12:01:30    110s] (I)       maxScenicToAvoidBlk    : 100.00
[01/06 12:01:30    110s] (I)       source-to-sink ratio   : 0.00
[01/06 12:01:30    110s] (I)       targetCongestionRatioH : 1.00
[01/06 12:01:30    110s] (I)       targetCongestionRatioV : 1.00
[01/06 12:01:30    110s] (I)       layerCongestionRatio   : 0.70
[01/06 12:01:30    110s] (I)       m1CongestionRatio      : 0.10
[01/06 12:01:30    110s] (I)       m2m3CongestionRatio    : 0.70
[01/06 12:01:30    110s] (I)       localRouteEffort       : 1.00
[01/06 12:01:30    110s] (I)       numSitesBlockedByOneVia: 8.00
[01/06 12:01:30    110s] (I)       supplyScaleFactorH     : 1.00
[01/06 12:01:30    110s] (I)       supplyScaleFactorV     : 1.00
[01/06 12:01:30    110s] (I)       highlight3DOverflowFactor: 0.00
[01/06 12:01:30    110s] (I)       doubleCutViaModelingRatio: 0.00
[01/06 12:01:30    110s] (I)       routeVias              : 
[01/06 12:01:30    110s] (I)       readTROption           : true
[01/06 12:01:30    110s] (I)       extraSpacingFactor     : 1.00
[01/06 12:01:30    110s] [NR-eGR] numTracksPerClockWire  : 0
[01/06 12:01:30    110s] (I)       routeSelectedNetsOnly  : false
[01/06 12:01:30    110s] (I)       clkNetUseMaxDemand     : false
[01/06 12:01:30    110s] (I)       extraDemandForClocks   : 0
[01/06 12:01:30    110s] (I)       steinerRemoveLayers    : false
[01/06 12:01:30    110s] (I)       demoteLayerScenicScale : 1.00
[01/06 12:01:30    110s] (I)       nonpreferLayerCostScale : 100.00
[01/06 12:01:30    110s] (I)       similarTopologyRoutingFast : false
[01/06 12:01:30    110s] (I)       spanningTreeRefinement : false
[01/06 12:01:30    110s] (I)       spanningTreeRefinementAlpha : 0.50
[01/06 12:01:30    110s] (I)       starting read tracks
[01/06 12:01:30    110s] (I)       build grid graph
[01/06 12:01:30    110s] (I)       build grid graph start
[01/06 12:01:30    110s] [NR-eGR] Layer1 has no routable track
[01/06 12:01:30    110s] [NR-eGR] Layer2 has single uniform track structure
[01/06 12:01:30    110s] [NR-eGR] Layer3 has single uniform track structure
[01/06 12:01:30    110s] [NR-eGR] Layer4 has single uniform track structure
[01/06 12:01:30    110s] [NR-eGR] Layer5 has single uniform track structure
[01/06 12:01:30    110s] [NR-eGR] Layer6 has single uniform track structure
[01/06 12:01:30    110s] [NR-eGR] Layer7 has single uniform track structure
[01/06 12:01:30    110s] [NR-eGR] Layer8 has single uniform track structure
[01/06 12:01:30    110s] (I)       build grid graph end
[01/06 12:01:30    110s] (I)       numViaLayers=8
[01/06 12:01:30    110s] (I)       Reading via VIA12_VV for layer: 0 
[01/06 12:01:30    110s] (I)       Reading via VIA23_VH for layer: 1 
[01/06 12:01:30    110s] (I)       Reading via VIA34_VH for layer: 2 
[01/06 12:01:30    110s] (I)       Reading via VIA45_VH for layer: 3 
[01/06 12:01:30    110s] (I)       Reading via VIA56_VH for layer: 4 
[01/06 12:01:30    110s] (I)       Reading via VIA67_Def for layer: 5 
[01/06 12:01:30    110s] (I)       Reading via VIA78_Def for layer: 6 
[01/06 12:01:30    110s] (I)       end build via table
[01/06 12:01:30    110s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=288 numBumpBlks=0 numBoundaryFakeBlks=0
[01/06 12:01:30    110s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[01/06 12:01:30    110s] (I)       readDataFromPlaceDB
[01/06 12:01:30    110s] (I)       Read net information..
[01/06 12:01:30    110s] [NR-eGR] Read numTotalNets=14115  numIgnoredNets=0
[01/06 12:01:30    110s] (I)       Read testcase time = 0.010 seconds
[01/06 12:01:30    110s] 
[01/06 12:01:30    110s] (I)       read default dcut vias
[01/06 12:01:30    110s] (I)       Reading via VIA12_DC_RIGHT for layer: 0 
[01/06 12:01:30    110s] (I)       Reading via VIA23_DC_RIGHT for layer: 1 
[01/06 12:01:30    110s] (I)       Reading via VIA34_DC_RIGHT for layer: 2 
[01/06 12:01:30    110s] (I)       Reading via VIA45_DC_RIGHT for layer: 3 
[01/06 12:01:30    110s] (I)       Reading via VIA56_DC_RIGHT for layer: 4 
[01/06 12:01:30    110s] (I)       Reading via VIA67_DC_RIGHT for layer: 5 
[01/06 12:01:30    110s] (I)       Reading via VIA78_DC_RIGHT for layer: 6 
[01/06 12:01:30    110s] (I)       build grid graph start
[01/06 12:01:30    110s] (I)       build grid graph end
[01/06 12:01:30    110s] (I)       Model blockage into capacity
[01/06 12:01:30    110s] (I)       Read numBlocks=288  numPreroutedWires=0  numCapScreens=0
[01/06 12:01:30    110s] (I)       blocked area on Layer1 : 0  (0.00%)
[01/06 12:01:30    110s] (I)       blocked area on Layer2 : 0  (0.00%)
[01/06 12:01:30    110s] (I)       blocked area on Layer3 : 44189440000  (13.25%)
[01/06 12:01:30    110s] (I)       blocked area on Layer4 : 43718400000  (13.10%)
[01/06 12:01:30    110s] (I)       blocked area on Layer5 : 0  (0.00%)
[01/06 12:01:30    110s] (I)       blocked area on Layer6 : 0  (0.00%)
[01/06 12:01:30    110s] (I)       blocked area on Layer7 : 0  (0.00%)
[01/06 12:01:30    110s] (I)       blocked area on Layer8 : 0  (0.00%)
[01/06 12:01:30    110s] (I)       Modeling time = 0.000 seconds
[01/06 12:01:30    110s] 
[01/06 12:01:30    110s] (I)       Number of ignored nets = 0
[01/06 12:01:30    110s] (I)       Number of fixed nets = 0.  Ignored: Yes
[01/06 12:01:30    110s] (I)       Number of clock nets = 1.  Ignored: No
[01/06 12:01:30    110s] (I)       Number of analog nets = 0.  Ignored: Yes
[01/06 12:01:30    110s] (I)       Number of special nets = 0.  Ignored: Yes
[01/06 12:01:30    110s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[01/06 12:01:30    110s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[01/06 12:01:30    110s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[01/06 12:01:30    110s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[01/06 12:01:30    110s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/06 12:01:30    110s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/06 12:01:30    110s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1201.8 MB
[01/06 12:01:30    110s] (I)       Ndr track 0 does not exist
[01/06 12:01:30    110s] (I)       Layer1  viaCost=300.00
[01/06 12:01:30    110s] (I)       Layer2  viaCost=100.00
[01/06 12:01:30    110s] (I)       Layer3  viaCost=100.00
[01/06 12:01:30    110s] (I)       Layer4  viaCost=100.00
[01/06 12:01:30    110s] (I)       Layer5  viaCost=100.00
[01/06 12:01:30    110s] (I)       Layer6  viaCost=200.00
[01/06 12:01:30    110s] (I)       Layer7  viaCost=100.00
[01/06 12:01:30    110s] (I)       ---------------------Grid Graph Info--------------------
[01/06 12:01:30    110s] (I)       routing area        :  (0, 0) - (580800, 574400)
[01/06 12:01:30    110s] (I)       core area           :  (20000, 20000) - (560800, 554400)
[01/06 12:01:30    110s] (I)       Site Width          :   400  (dbu)
[01/06 12:01:30    110s] (I)       Row Height          :  3200  (dbu)
[01/06 12:01:30    110s] (I)       GCell Width         :  3200  (dbu)
[01/06 12:01:30    110s] (I)       GCell Height        :  3200  (dbu)
[01/06 12:01:30    110s] (I)       grid                :   182   180     8
[01/06 12:01:30    110s] (I)       vertical capacity   :     0  3200     0  3200     0  3200     0  3200
[01/06 12:01:30    110s] (I)       horizontal capacity :     0     0  3200     0  3200     0  3200     0
[01/06 12:01:30    110s] (I)       Default wire width  :   160   200   200   200   200   200   400   400
[01/06 12:01:30    110s] (I)       Default wire space  :   160   200   200   200   200   200   400   400
[01/06 12:01:30    110s] (I)       Default pitch size  :   320   400   400   400   400   400   800   800
[01/06 12:01:30    110s] (I)       First Track Coord   :     0   200   200   200   200   200   400   400
[01/06 12:01:30    110s] (I)       Num tracks per GCell: 10.00  8.00  8.00  8.00  8.00  8.00  4.00  4.00
[01/06 12:01:30    110s] (I)       Total num of tracks :     0  1452  1436  1452  1436  1452   718   726
[01/06 12:01:30    110s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[01/06 12:01:30    110s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[01/06 12:01:30    110s] (I)       --------------------------------------------------------
[01/06 12:01:30    110s] 
[01/06 12:01:30    110s] [NR-eGR] ============ Routing rule table ============
[01/06 12:01:30    110s] [NR-eGR] Rule id 0. Nets 14115 
[01/06 12:01:30    110s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[01/06 12:01:30    110s] [NR-eGR] Pitch:  L1=320  L2=400  L3=400  L4=400  L5=400  L6=400  L7=800  L8=800
[01/06 12:01:30    110s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[01/06 12:01:30    110s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[01/06 12:01:30    110s] [NR-eGR] ========================================
[01/06 12:01:30    110s] [NR-eGR] 
[01/06 12:01:30    110s] (I)       After initializing earlyGlobalRoute syMemory usage = 1201.8 MB
[01/06 12:01:30    110s] (I)       Loading and dumping file time : 0.12 seconds
[01/06 12:01:31    110s] (I)       ============= Initialization =============
[01/06 12:01:31    110s] (I)       totalPins=51165  totalGlobalPin=50371 (98.45%)
[01/06 12:01:31    110s] (I)       total 2D Cap : 1501964 = (620104 H, 881860 V)
[01/06 12:01:31    110s] [NR-eGR] Layer group 1: route 14115 net(s) in layer range [2, 8]
[01/06 12:01:31    110s] (I)       ============  Phase 1a Route ============
[01/06 12:01:31    110s] (I)       Phase 1a runs 0.06 seconds
[01/06 12:01:31    110s] (I)       Usage: 135602 = (65618 H, 69984 V) = (10.58% H, 7.94% V) = (2.100e+05um H, 2.239e+05um V)
[01/06 12:01:31    110s] (I)       
[01/06 12:01:31    110s] (I)       ============  Phase 1b Route ============
[01/06 12:01:31    110s] (I)       Usage: 135602 = (65618 H, 69984 V) = (10.58% H, 7.94% V) = (2.100e+05um H, 2.239e+05um V)
[01/06 12:01:31    110s] (I)       
[01/06 12:01:31    110s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.339264e+05um
[01/06 12:01:31    110s] (I)       ============  Phase 1c Route ============
[01/06 12:01:31    110s] (I)       Usage: 135602 = (65618 H, 69984 V) = (10.58% H, 7.94% V) = (2.100e+05um H, 2.239e+05um V)
[01/06 12:01:31    110s] (I)       
[01/06 12:01:31    110s] (I)       ============  Phase 1d Route ============
[01/06 12:01:31    110s] (I)       Usage: 135602 = (65618 H, 69984 V) = (10.58% H, 7.94% V) = (2.100e+05um H, 2.239e+05um V)
[01/06 12:01:31    110s] (I)       
[01/06 12:01:31    110s] (I)       ============  Phase 1e Route ============
[01/06 12:01:31    110s] (I)       Phase 1e runs 0.00 seconds
[01/06 12:01:31    110s] (I)       Usage: 135602 = (65618 H, 69984 V) = (10.58% H, 7.94% V) = (2.100e+05um H, 2.239e+05um V)
[01/06 12:01:31    110s] (I)       
[01/06 12:01:31    110s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.339264e+05um
[01/06 12:01:31    110s] [NR-eGR] 
[01/06 12:01:31    110s] (I)       ============  Phase 1l Route ============
[01/06 12:01:31    110s] (I)       Phase 1l runs 0.08 seconds
[01/06 12:01:31    110s] (I)       
[01/06 12:01:31    110s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[01/06 12:01:31    110s] [NR-eGR]                OverCon         OverCon         OverCon            
[01/06 12:01:31    110s] [NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[01/06 12:01:31    110s] [NR-eGR] Layer            (1-2)           (3-4)           (5-5)    OverCon 
[01/06 12:01:31    110s] [NR-eGR] ------------------------------------------------------------------
[01/06 12:01:31    110s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[01/06 12:01:31    110s] [NR-eGR] Layer2       2( 0.01%)       0( 0.00%)       0( 0.00%)   ( 0.01%) 
[01/06 12:01:31    110s] [NR-eGR] Layer3     178( 0.57%)      10( 0.03%)       0( 0.00%)   ( 0.60%) 
[01/06 12:01:31    110s] [NR-eGR] Layer4      21( 0.07%)       0( 0.00%)       0( 0.00%)   ( 0.07%) 
[01/06 12:01:31    110s] [NR-eGR] Layer5       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[01/06 12:01:31    110s] [NR-eGR] Layer6       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[01/06 12:01:31    110s] [NR-eGR] Layer7       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[01/06 12:01:31    110s] [NR-eGR] Layer8       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[01/06 12:01:31    110s] [NR-eGR] ------------------------------------------------------------------
[01/06 12:01:31    110s] [NR-eGR] Total      201( 0.09%)      10( 0.00%)       0( 0.00%)   ( 0.09%) 
[01/06 12:01:31    110s] [NR-eGR] 
[01/06 12:01:31    110s] (I)       Total Global Routing Runtime: 0.22 seconds
[01/06 12:01:31    110s] (I)       total 2D Cap : 1501964 = (620104 H, 881860 V)
[01/06 12:01:31    110s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[01/06 12:01:31    110s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[01/06 12:01:31    110s] Early Global Route congestion estimation runtime: 0.35 seconds, mem = 1201.8M
[01/06 12:01:31    110s] [hotspot] +------------+---------------+---------------+
[01/06 12:01:31    110s] [hotspot] |            |   max hotspot | total hotspot |
[01/06 12:01:31    110s] [hotspot] +------------+---------------+---------------+
[01/06 12:01:31    110s] [hotspot] | normalized |          0.00 |          0.00 |
[01/06 12:01:31    110s] [hotspot] +------------+---------------+---------------+
[01/06 12:01:31    110s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/06 12:01:31    110s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/06 12:01:31    110s] Skipped repairing congestion.
[01/06 12:01:31    110s] Starting Early Global Route wiring: mem = 1217.8M
[01/06 12:01:31    110s] (I)       ============= track Assignment ============
[01/06 12:01:31    110s] (I)       extract Global 3D Wires
[01/06 12:01:31    110s] (I)       Extract Global WL : time=0.01
[01/06 12:01:31    110s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[01/06 12:01:31    110s] (I)       Initialization real time=0.00 seconds
[01/06 12:01:31    110s] (I)       Run Multi-thread track assignment
[01/06 12:01:31    110s] (I)       merging nets...
[01/06 12:01:31    110s] (I)       merging nets done
[01/06 12:01:31    110s] (I)       Kernel real time=0.43 seconds
[01/06 12:01:31    110s] (I)       End Greedy Track Assignment
[01/06 12:01:32    111s] [NR-eGR] --------------------------------------------------------------------------
[01/06 12:01:32    111s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 51105
[01/06 12:01:32    111s] [NR-eGR] Layer2(metal2)(V) length: 1.723461e+05um, number of vias: 73971
[01/06 12:01:32    111s] [NR-eGR] Layer3(metal3)(H) length: 1.769096e+05um, number of vias: 7074
[01/06 12:01:32    111s] [NR-eGR] Layer4(metal4)(V) length: 5.528643e+04um, number of vias: 4699
[01/06 12:01:32    111s] [NR-eGR] Layer5(metal5)(H) length: 3.716017e+04um, number of vias: 851
[01/06 12:01:32    111s] [NR-eGR] Layer6(metal6)(V) length: 6.387193e+03um, number of vias: 239
[01/06 12:01:32    111s] [NR-eGR] Layer7(metal7)(H) length: 8.338000e+02um, number of vias: 184
[01/06 12:01:32    111s] [NR-eGR] Layer8(metal8)(V) length: 5.928000e+02um, number of vias: 0
[01/06 12:01:32    111s] [NR-eGR] Total length: 4.495161e+05um, number of vias: 138123
[01/06 12:01:32    111s] [NR-eGR] --------------------------------------------------------------------------
[01/06 12:01:32    111s] [NR-eGR] Total clock nets wire length: 1.808459e+04um 
[01/06 12:01:32    111s] [NR-eGR] --------------------------------------------------------------------------
[01/06 12:01:32    111s] Early Global Route wiring runtime: 0.38 seconds, mem = 1217.8M
[01/06 12:01:32    111s] End of congRepair (cpu=0:00:00.8, real=0:00:02.0)
[01/06 12:01:32    111s] *** Finishing placeDesign default flow ***
[01/06 12:01:32    111s] **placeDesign ... cpu = 0: 1: 7, real = 0: 1:29, mem = 1203.2M **
[01/06 12:01:32    111s] 
[01/06 12:01:32    111s] *** Summary of all messages that are not suppressed in this session:
[01/06 12:01:32    111s] Severity  ID               Count  Summary                                  
[01/06 12:01:32    111s] WARNING   IMPTS-141            2  Cell (%s) is marked as dont_touch, but i...
[01/06 12:01:32    111s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[01/06 12:01:32    111s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[01/06 12:01:32    111s] *** Message Summary: 4 warning(s), 0 error(s)
[01/06 12:01:32    111s] 
[01/06 12:02:03    113s] <CMD> setDrawView place
[01/06 12:02:06    113s] <CMD> setDrawView ameba
[01/06 12:02:08    113s] <CMD> setDrawView place
[01/06 12:02:17    114s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[01/06 12:02:17    114s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { metal1(1) metal8(8) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal8(8) } -nets { GND VCC } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { metal1(1) metal8(8) }
[01/06 12:02:17    114s] *** Begin SPECIAL ROUTE on Thu Jan  6 12:02:17 2022 ***
[01/06 12:02:17    114s] SPECIAL ROUTE ran on directory: /home/abdelhay_ali/Desktop/Abdelazeem/FFT_Processor/pnr
[01/06 12:02:17    114s] SPECIAL ROUTE ran on machine: localhost.localdomain (Linux 3.10.0-862.el7.x86_64 x86_64 1.99Ghz)
[01/06 12:02:17    114s] 
[01/06 12:02:17    114s] Begin option processing ...
[01/06 12:02:17    114s] srouteConnectPowerBump set to false
[01/06 12:02:17    114s] routeSelectNet set to "GND VCC"
[01/06 12:02:17    114s] routeSpecial set to true
[01/06 12:02:17    114s] srouteBlockPin set to "useLef"
[01/06 12:02:17    114s] srouteBottomLayerLimit set to 1
[01/06 12:02:17    114s] srouteBottomTargetLayerLimit set to 1
[01/06 12:02:17    114s] srouteConnectConverterPin set to false
[01/06 12:02:17    114s] srouteCrossoverViaBottomLayer set to 1
[01/06 12:02:17    114s] srouteCrossoverViaTopLayer set to 8
[01/06 12:02:17    114s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[01/06 12:02:17    114s] srouteFollowCorePinEnd set to 3
[01/06 12:02:17    114s] srouteJogControl set to "preferWithChanges differentLayer"
[01/06 12:02:17    114s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[01/06 12:02:17    114s] sroutePadPinAllPorts set to true
[01/06 12:02:17    114s] sroutePreserveExistingRoutes set to true
[01/06 12:02:17    114s] srouteRoutePowerBarPortOnBothDir set to true
[01/06 12:02:17    114s] srouteStopBlockPin set to "nearestTarget"
[01/06 12:02:17    114s] srouteTopLayerLimit set to 8
[01/06 12:02:17    114s] srouteTopTargetLayerLimit set to 8
[01/06 12:02:17    114s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2235.00 megs.
[01/06 12:02:17    114s] 
[01/06 12:02:17    114s] Reading DB technology information...
[01/06 12:02:17    114s] Finished reading DB technology information.
[01/06 12:02:17    114s] Reading floorplan and netlist information...
[01/06 12:02:17    114s] Finished reading floorplan and netlist information.
[01/06 12:02:17    114s] Read in 16 layers, 8 routing layers, 1 overlap layer
[01/06 12:02:17    114s] Read in 822 macros, 131 used
[01/06 12:02:17    114s] Read in 12793 components
[01/06 12:02:17    114s]   12793 core components: 0 unplaced, 12793 placed, 0 fixed
[01/06 12:02:17    114s] Read in 60 physical pins
[01/06 12:02:17    114s]   60 physical pins: 0 unplaced, 60 placed, 0 fixed
[01/06 12:02:17    114s] Read in 60 nets
[01/06 12:02:17    114s] Read in 2 special nets, 2 routed
[01/06 12:02:17    114s] Read in 25646 terminals
[01/06 12:02:17    114s] 2 nets selected.
[01/06 12:02:17    114s] 
[01/06 12:02:17    114s] Begin power routing ...
[01/06 12:02:18    114s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VCC. Check netlist, or change option to include the pin.
[01/06 12:02:18    114s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VCC. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[01/06 12:02:18    114s] Type 'man IMPSR-1256' for more detail.
[01/06 12:02:18    114s] Cannot find any AREAIO class pad pin of net VCC. Check net list, or change port class in the technology file, or change option to include pin in given range.
[01/06 12:02:18    114s] **WARN: (IMPSR-1254):	Cannot find any block pin of net GND. Check netlist, or change option to include the pin.
[01/06 12:02:18    114s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net GND. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[01/06 12:02:18    114s] Type 'man IMPSR-1256' for more detail.
[01/06 12:02:18    114s] Cannot find any AREAIO class pad pin of net GND. Check net list, or change port class in the technology file, or change option to include pin in given range.
[01/06 12:02:18    114s] CPU time for FollowPin 0 seconds
[01/06 12:02:18    114s] CPU time for FollowPin 0 seconds
[01/06 12:02:18    114s]   Number of IO ports routed: 0
[01/06 12:02:18    114s]   Number of Block ports routed: 0
[01/06 12:02:18    114s]   Number of Stripe ports routed: 0
[01/06 12:02:18    114s]   Number of Core ports routed: 336
[01/06 12:02:18    114s]   Number of Pad ports routed: 0
[01/06 12:02:18    114s]   Number of Power Bump ports routed: 0
[01/06 12:02:18    114s]   Number of Followpin connections: 168
[01/06 12:02:18    114s] End power routing: cpu: 0:00:00, real: 0:00:01, peak: 2241.00 megs.
[01/06 12:02:18    114s] 
[01/06 12:02:18    114s] 
[01/06 12:02:18    114s] 
[01/06 12:02:18    114s]  Begin updating DB with routing results ...
[01/06 12:02:18    114s]  Updating DB with 60 io pins ...
[01/06 12:02:18    115s]  Updating DB with 5 via definition ...
[01/06 12:02:18    115s] 
sroute post-processing starts at Thu Jan  6 12:02:18 2022
The viaGen is rebuilding shadow vias for net GND.
[01/06 12:02:18    115s] sroute post-processing ends at Thu Jan  6 12:02:18 2022

sroute post-processing starts at Thu Jan  6 12:02:18 2022
The viaGen is rebuilding shadow vias for net VCC.
[01/06 12:02:18    115s] sroute post-processing ends at Thu Jan  6 12:02:18 2022
sroute created 532 wires.
[01/06 12:02:18    115s] ViaGen created 994 vias, deleted 4 vias to avoid violation.
[01/06 12:02:18    115s] +--------+----------------+----------------+
[01/06 12:02:18    115s] |  Layer |     Created    |     Deleted    |
[01/06 12:02:18    115s] +--------+----------------+----------------+
[01/06 12:02:18    115s] | metal1 |       528      |       NA       |
[01/06 12:02:18    115s] |   via  |       336      |        0       |
[01/06 12:02:18    115s] | metal2 |        2       |       NA       |
[01/06 12:02:18    115s] |  via2  |       336      |        0       |
[01/06 12:02:18    115s] | metal3 |        2       |       NA       |
[01/06 12:02:18    115s] |  via3  |       322      |        4       |
[01/06 12:02:18    115s] +--------+----------------+----------------+
[01/06 12:02:53    117s] <CMD> setLayerPreference overlapMacro -isVisible 1
[01/06 12:02:53    117s] <CMD> setLayerPreference overlapGuide -isVisible 1
[01/06 12:02:53    117s] <CMD> setLayerPreference overlapBlk -isVisible 1
[01/06 12:02:53    117s] <CMD> setLayerPreference relFPlan -isVisible 0
[01/06 12:02:53    117s] <CMD> setLayerPreference sdpGroup -isVisible 0
[01/06 12:02:53    117s] <CMD> setLayerPreference sdpConnect -isVisible 0
[01/06 12:02:53    117s] <CMD> setLayerPreference sizeBlkg -isVisible 0
[01/06 12:02:53    117s] <CMD> setLayerPreference resizeFPLine1 -isVisible 0
[01/06 12:02:53    117s] <CMD> setLayerPreference resizeFPLine2 -isVisible 0
[01/06 12:02:53    117s] <CMD> setLayerPreference congTag -isVisible 0
[01/06 12:02:53    117s] <CMD> setLayerPreference ioSlot -isVisible 0
[01/06 12:02:53    117s] <CMD> setLayerPreference overlapMacro -isVisible 0
[01/06 12:02:53    117s] <CMD> setLayerPreference overlapGuide -isVisible 0
[01/06 12:02:53    117s] <CMD> setLayerPreference overlapBlk -isVisible 0
[01/06 12:02:53    117s] <CMD> setLayerPreference datapath -isVisible 0
[01/06 12:02:54    117s] <CMD> setLayerPreference relFPlan -isVisible 1
[01/06 12:02:54    117s] <CMD> setLayerPreference sdpGroup -isVisible 1
[01/06 12:02:54    117s] <CMD> setLayerPreference sdpConnect -isVisible 1
[01/06 12:02:54    117s] <CMD> setLayerPreference sizeBlkg -isVisible 1
[01/06 12:02:54    117s] <CMD> setLayerPreference resizeFPLine1 -isVisible 1
[01/06 12:02:54    117s] <CMD> setLayerPreference resizeFPLine2 -isVisible 1
[01/06 12:02:54    117s] <CMD> setLayerPreference congTag -isVisible 1
[01/06 12:02:54    117s] <CMD> setLayerPreference ioSlot -isVisible 1
[01/06 12:02:54    117s] <CMD> setLayerPreference overlapMacro -isVisible 1
[01/06 12:02:54    117s] <CMD> setLayerPreference overlapGuide -isVisible 1
[01/06 12:02:54    117s] <CMD> setLayerPreference overlapBlk -isVisible 1
[01/06 12:02:54    117s] <CMD> setLayerPreference datapath -isVisible 1
[01/06 12:03:00    117s] <CMD> setLayerPreference trackObj -isVisible 1
[01/06 12:03:00    117s] <CMD> setLayerPreference nonPrefTrackObj -isVisible 1
[01/06 12:03:05    117s] <CMD> setLayerPreference net -isVisible 1
[01/06 12:03:05    117s] <CMD> setLayerPreference power -isVisible 1
[01/06 12:03:05    117s] <CMD> setLayerPreference pgPower -isVisible 1
[01/06 12:03:05    117s] <CMD> setLayerPreference pgGround -isVisible 1
[01/06 12:03:05    117s] <CMD> setLayerPreference clock -isVisible 1
[01/06 12:03:07    117s] <CMD> setLayerPreference net -isVisible 0
[01/06 12:03:07    117s] <CMD> setLayerPreference power -isVisible 0
[01/06 12:03:07    117s] <CMD> setLayerPreference pgPower -isVisible 0
[01/06 12:03:07    117s] <CMD> setLayerPreference pgGround -isVisible 0
[01/06 12:03:07    117s] <CMD> setLayerPreference clock -isVisible 0
[01/06 12:03:08    117s] <CMD> setLayerPreference trackObj -isVisible 0
[01/06 12:03:08    117s] <CMD> setLayerPreference nonPrefTrackObj -isVisible 0
[01/06 12:03:12    118s] <CMD> setDrawView ameba
[01/06 12:03:13    118s] <CMD> setDrawView fplan
[01/06 12:03:13    118s] <CMD> setDrawView place
[01/06 12:03:24    119s] <CMD> setLayerPreference pgPower -isVisible 1
[01/06 12:03:26    119s] <CMD> setLayerPreference pgGround -isVisible 1
[01/06 12:03:29    119s] <CMD> setLayerPreference net -isVisible 1
[01/06 12:03:29    119s] <CMD> setLayerPreference power -isVisible 1
[01/06 12:03:29    119s] <CMD> setLayerPreference clock -isVisible 1
[01/06 12:03:32    119s] <CMD> setDrawView place
[01/06 12:03:35    119s] <CMD> setDrawView fplan
[01/06 12:04:22    122s] **ERROR: (IMPSYT-16272):	Cell name is empty.
[01/06 12:07:56    133s] <CMD> getFillerMode -quiet
[01/06 12:08:16    134s] <CMD> addFiller -cell FILLER4EHD -prefix FILLER
[01/06 12:08:16    134s] Core basic site is core
[01/06 12:08:16    134s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/06 12:08:16    134s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[01/06 12:08:16    134s] *INFO: Adding fillers to top-module.
[01/06 12:08:16    134s] *INFO:   Added 10462 filler insts (cell FILLER4EHD / prefix FILLER).
[01/06 12:08:16    134s] *INFO: Total 10462 filler insts added - prefix FILLER (CPU: 0:00:00.4).
[01/06 12:08:16    134s] For 10462 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[01/06 12:08:16    134s] *INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
[01/06 12:08:16    134s] *INFO: Second pass addFiller without DRC checking.
[01/06 12:08:16    134s] *INFO: Adding fillers to top-module.
[01/06 12:08:16    134s] *INFO:   Added 0 filler inst of any cell-type.
[01/06 12:08:55    137s] <CMD> report_timing -unconstrained -delay_limit 20 > reports/timing_report_postPlace.rpt
[01/06 12:08:55    137s] **ERROR: (TCLCMD-113):	Could not open file '/home/abdelhay_ali/Desktop/Abdelazeem/FFT_Processor/pnr/reports/timing_report_postPlace.rpt' to write

[01/06 12:09:20    138s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[01/06 12:09:20    138s] <CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix FFT_preCTS -outDir timingReports
[01/06 12:09:21    139s] Setting timing_disable_library_data_to_data_checks to 'true'.
[01/06 12:09:21    139s] Setting timing_disable_user_data_to_data_checks to 'true'.
[01/06 12:09:21    139s] Start to check current routing status for nets...
[01/06 12:09:21    139s] All nets will be re-routed.
[01/06 12:09:21    139s] End to check current routing status for nets (mem=1229.8M)
[01/06 12:09:21    139s] ### Creating LA Mngr. totSessionCpu=0:02:19 mem=1229.8M
[01/06 12:09:21    139s] Updating RC grid for preRoute extraction ...
[01/06 12:09:21    139s] Initializing multi-corner resistance tables ...
[01/06 12:09:21    139s] ### Creating LA Mngr, finished. totSessionCpu=0:02:19 mem=1229.8M
[01/06 12:09:21    139s] [NR-eGR] Started earlyGlobalRoute kernel
[01/06 12:09:21    139s] [NR-eGR] Initial Peak syMemory usage = 1229.8 MB
[01/06 12:09:21    139s] (I)       Reading DB...
[01/06 12:09:21    139s] (I)       before initializing RouteDB syMemory usage = 1240.3 MB
[01/06 12:09:21    139s] (I)       congestionReportName   : 
[01/06 12:09:21    139s] (I)       layerRangeFor2DCongestion : 
[01/06 12:09:21    139s] (I)       buildTerm2TermWires    : 1
[01/06 12:09:21    139s] (I)       doTrackAssignment      : 1
[01/06 12:09:21    139s] (I)       dumpBookshelfFiles     : 0
[01/06 12:09:21    139s] (I)       numThreads             : 1
[01/06 12:09:21    139s] (I)       bufferingAwareRouting  : false
[01/06 12:09:21    139s] [NR-eGR] honorMsvRouteConstraint: false
[01/06 12:09:21    139s] (I)       honorPin               : false
[01/06 12:09:21    139s] (I)       honorPinGuide          : true
[01/06 12:09:21    139s] (I)       honorPartition         : false
[01/06 12:09:21    139s] (I)       allowPartitionCrossover: false
[01/06 12:09:21    139s] (I)       honorSingleEntry       : true
[01/06 12:09:21    139s] (I)       honorSingleEntryStrong : true
[01/06 12:09:21    139s] (I)       handleViaSpacingRule   : false
[01/06 12:09:21    139s] (I)       handleEolSpacingRule   : false
[01/06 12:09:21    139s] (I)       PDConstraint           : none
[01/06 12:09:21    139s] (I)       expBetterNDRHandling   : false
[01/06 12:09:21    139s] [NR-eGR] honorClockSpecNDR      : 0
[01/06 12:09:21    139s] (I)       routingEffortLevel     : 3
[01/06 12:09:21    139s] (I)       effortLevel            : standard
[01/06 12:09:21    139s] [NR-eGR] minRouteLayer          : 2
[01/06 12:09:21    139s] [NR-eGR] maxRouteLayer          : 127
[01/06 12:09:21    139s] (I)       relaxedTopLayerCeiling : 127
[01/06 12:09:21    139s] (I)       relaxedBottomLayerFloor: 2
[01/06 12:09:21    139s] (I)       numRowsPerGCell        : 1
[01/06 12:09:21    139s] (I)       speedUpLargeDesign     : 0
[01/06 12:09:21    139s] (I)       multiThreadingTA       : 1
[01/06 12:09:21    139s] (I)       blkAwareLayerSwitching : 1
[01/06 12:09:21    139s] (I)       optimizationMode       : false
[01/06 12:09:21    139s] (I)       routeSecondPG          : false
[01/06 12:09:21    139s] (I)       scenicRatioForLayerRelax: 0.00
[01/06 12:09:21    139s] (I)       detourLimitForLayerRelax: 0.00
[01/06 12:09:21    139s] (I)       punchThroughDistance   : 500.00
[01/06 12:09:21    139s] (I)       scenicBound            : 1.15
[01/06 12:09:21    139s] (I)       maxScenicToAvoidBlk    : 100.00
[01/06 12:09:21    139s] (I)       source-to-sink ratio   : 0.00
[01/06 12:09:21    139s] (I)       targetCongestionRatioH : 1.00
[01/06 12:09:21    139s] (I)       targetCongestionRatioV : 1.00
[01/06 12:09:21    139s] (I)       layerCongestionRatio   : 0.70
[01/06 12:09:21    139s] (I)       m1CongestionRatio      : 0.10
[01/06 12:09:21    139s] (I)       m2m3CongestionRatio    : 0.70
[01/06 12:09:21    139s] (I)       localRouteEffort       : 1.00
[01/06 12:09:21    139s] (I)       numSitesBlockedByOneVia: 8.00
[01/06 12:09:21    139s] (I)       supplyScaleFactorH     : 1.00
[01/06 12:09:21    139s] (I)       supplyScaleFactorV     : 1.00
[01/06 12:09:21    139s] (I)       highlight3DOverflowFactor: 0.00
[01/06 12:09:21    139s] (I)       doubleCutViaModelingRatio: 0.00
[01/06 12:09:21    139s] (I)       routeVias              : 
[01/06 12:09:21    139s] (I)       readTROption           : true
[01/06 12:09:21    139s] (I)       extraSpacingFactor     : 1.00
[01/06 12:09:21    139s] [NR-eGR] numTracksPerClockWire  : 0
[01/06 12:09:21    139s] (I)       routeSelectedNetsOnly  : false
[01/06 12:09:21    139s] (I)       clkNetUseMaxDemand     : false
[01/06 12:09:21    139s] (I)       extraDemandForClocks   : 0
[01/06 12:09:21    139s] (I)       steinerRemoveLayers    : false
[01/06 12:09:21    139s] (I)       demoteLayerScenicScale : 1.00
[01/06 12:09:21    139s] (I)       nonpreferLayerCostScale : 100.00
[01/06 12:09:21    139s] (I)       similarTopologyRoutingFast : false
[01/06 12:09:21    139s] (I)       spanningTreeRefinement : false
[01/06 12:09:21    139s] (I)       spanningTreeRefinementAlpha : 0.50
[01/06 12:09:21    139s] (I)       starting read tracks
[01/06 12:09:21    139s] (I)       build grid graph
[01/06 12:09:21    139s] (I)       build grid graph start
[01/06 12:09:21    139s] [NR-eGR] Layer1 has no routable track
[01/06 12:09:21    139s] [NR-eGR] Layer2 has single uniform track structure
[01/06 12:09:21    139s] [NR-eGR] Layer3 has single uniform track structure
[01/06 12:09:21    139s] [NR-eGR] Layer4 has single uniform track structure
[01/06 12:09:21    139s] [NR-eGR] Layer5 has single uniform track structure
[01/06 12:09:21    139s] [NR-eGR] Layer6 has single uniform track structure
[01/06 12:09:21    139s] [NR-eGR] Layer7 has single uniform track structure
[01/06 12:09:21    139s] [NR-eGR] Layer8 has single uniform track structure
[01/06 12:09:21    139s] (I)       build grid graph end
[01/06 12:09:21    139s] (I)       numViaLayers=8
[01/06 12:09:21    139s] (I)       Reading via VIA12_VV for layer: 0 
[01/06 12:09:21    139s] (I)       Reading via VIA23_VH for layer: 1 
[01/06 12:09:21    139s] (I)       Reading via VIA34_VH for layer: 2 
[01/06 12:09:21    139s] (I)       Reading via VIA45_VH for layer: 3 
[01/06 12:09:21    139s] (I)       Reading via VIA56_VH for layer: 4 
[01/06 12:09:21    139s] (I)       Reading via VIA67_Def for layer: 5 
[01/06 12:09:21    139s] (I)       Reading via VIA78_Def for layer: 6 
[01/06 12:09:21    139s] (I)       end build via table
[01/06 12:09:21    139s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=1936 numBumpBlks=0 numBoundaryFakeBlks=0
[01/06 12:09:21    139s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[01/06 12:09:21    139s] (I)       readDataFromPlaceDB
[01/06 12:09:21    139s] (I)       Read net information..
[01/06 12:09:21    139s] [NR-eGR] Read numTotalNets=14115  numIgnoredNets=0
[01/06 12:09:21    139s] (I)       Read testcase time = 0.000 seconds
[01/06 12:09:21    139s] 
[01/06 12:09:21    139s] (I)       read default dcut vias
[01/06 12:09:21    139s] (I)       Reading via VIA12_DC_RIGHT for layer: 0 
[01/06 12:09:21    139s] (I)       Reading via VIA23_DC_RIGHT for layer: 1 
[01/06 12:09:21    139s] (I)       Reading via VIA34_DC_RIGHT for layer: 2 
[01/06 12:09:21    139s] (I)       Reading via VIA45_DC_RIGHT for layer: 3 
[01/06 12:09:21    139s] (I)       Reading via VIA56_DC_RIGHT for layer: 4 
[01/06 12:09:21    139s] (I)       Reading via VIA67_DC_RIGHT for layer: 5 
[01/06 12:09:21    139s] (I)       Reading via VIA78_DC_RIGHT for layer: 6 
[01/06 12:09:21    139s] (I)       build grid graph start
[01/06 12:09:21    139s] (I)       build grid graph end
[01/06 12:09:21    139s] (I)       Model blockage into capacity
[01/06 12:09:21    139s] (I)       Read numBlocks=1936  numPreroutedWires=0  numCapScreens=0
[01/06 12:09:22    139s] (I)       blocked area on Layer1 : 0  (0.00%)
[01/06 12:09:22    139s] (I)       blocked area on Layer2 : 2961302400  (0.89%)
[01/06 12:09:22    139s] (I)       blocked area on Layer3 : 47535539200  (14.25%)
[01/06 12:09:22    139s] (I)       blocked area on Layer4 : 45127840000  (13.53%)
[01/06 12:09:22    139s] (I)       blocked area on Layer5 : 0  (0.00%)
[01/06 12:09:22    139s] (I)       blocked area on Layer6 : 0  (0.00%)
[01/06 12:09:22    139s] (I)       blocked area on Layer7 : 0  (0.00%)
[01/06 12:09:22    139s] (I)       blocked area on Layer8 : 0  (0.00%)
[01/06 12:09:22    139s] (I)       Modeling time = 0.010 seconds
[01/06 12:09:22    139s] 
[01/06 12:09:22    139s] (I)       Number of ignored nets = 0
[01/06 12:09:22    139s] (I)       Number of fixed nets = 0.  Ignored: Yes
[01/06 12:09:22    139s] (I)       Number of clock nets = 1.  Ignored: No
[01/06 12:09:22    139s] (I)       Number of analog nets = 0.  Ignored: Yes
[01/06 12:09:22    139s] (I)       Number of special nets = 0.  Ignored: Yes
[01/06 12:09:22    139s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[01/06 12:09:22    139s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[01/06 12:09:22    139s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[01/06 12:09:22    139s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[01/06 12:09:22    139s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/06 12:09:22    139s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/06 12:09:22    139s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1240.3 MB
[01/06 12:09:22    139s] (I)       Ndr track 0 does not exist
[01/06 12:09:22    139s] (I)       Layer1  viaCost=300.00
[01/06 12:09:22    139s] (I)       Layer2  viaCost=100.00
[01/06 12:09:22    139s] (I)       Layer3  viaCost=100.00
[01/06 12:09:22    139s] (I)       Layer4  viaCost=100.00
[01/06 12:09:22    139s] (I)       Layer5  viaCost=100.00
[01/06 12:09:22    139s] (I)       Layer6  viaCost=200.00
[01/06 12:09:22    139s] (I)       Layer7  viaCost=100.00
[01/06 12:09:22    139s] (I)       ---------------------Grid Graph Info--------------------
[01/06 12:09:22    139s] (I)       routing area        :  (0, 0) - (580800, 574400)
[01/06 12:09:22    139s] (I)       core area           :  (20000, 20000) - (560800, 554400)
[01/06 12:09:22    139s] (I)       Site Width          :   400  (dbu)
[01/06 12:09:22    139s] (I)       Row Height          :  3200  (dbu)
[01/06 12:09:22    139s] (I)       GCell Width         :  3200  (dbu)
[01/06 12:09:22    139s] (I)       GCell Height        :  3200  (dbu)
[01/06 12:09:22    139s] (I)       grid                :   182   180     8
[01/06 12:09:22    139s] (I)       vertical capacity   :     0  3200     0  3200     0  3200     0  3200
[01/06 12:09:22    139s] (I)       horizontal capacity :     0     0  3200     0  3200     0  3200     0
[01/06 12:09:22    139s] (I)       Default wire width  :   160   200   200   200   200   200   400   400
[01/06 12:09:22    139s] (I)       Default wire space  :   160   200   200   200   200   200   400   400
[01/06 12:09:22    139s] (I)       Default pitch size  :   320   400   400   400   400   400   800   800
[01/06 12:09:22    139s] (I)       First Track Coord   :     0   200   200   200   200   200   400   400
[01/06 12:09:22    139s] (I)       Num tracks per GCell: 10.00  8.00  8.00  8.00  8.00  8.00  4.00  4.00
[01/06 12:09:22    139s] (I)       Total num of tracks :     0  1452  1436  1452  1436  1452   718   726
[01/06 12:09:22    139s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[01/06 12:09:22    139s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[01/06 12:09:22    139s] (I)       --------------------------------------------------------
[01/06 12:09:22    139s] 
[01/06 12:09:22    139s] [NR-eGR] ============ Routing rule table ============
[01/06 12:09:22    139s] [NR-eGR] Rule id 0. Nets 14115 
[01/06 12:09:22    139s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[01/06 12:09:22    139s] [NR-eGR] Pitch:  L1=320  L2=400  L3=400  L4=400  L5=400  L6=400  L7=800  L8=800
[01/06 12:09:22    139s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[01/06 12:09:22    139s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[01/06 12:09:22    139s] [NR-eGR] ========================================
[01/06 12:09:22    139s] [NR-eGR] 
[01/06 12:09:22    139s] (I)       After initializing earlyGlobalRoute syMemory usage = 1240.3 MB
[01/06 12:09:22    139s] (I)       Loading and dumping file time : 0.16 seconds
[01/06 12:09:22    139s] (I)       ============= Initialization =============
[01/06 12:09:22    139s] (I)       totalPins=51165  totalGlobalPin=50371 (98.45%)
[01/06 12:09:22    139s] (I)       total 2D Cap : 1497348 = (618832 H, 878516 V)
[01/06 12:09:22    139s] [NR-eGR] Layer group 1: route 14115 net(s) in layer range [2, 8]
[01/06 12:09:22    139s] (I)       ============  Phase 1a Route ============
[01/06 12:09:22    139s] (I)       Phase 1a runs 0.04 seconds
[01/06 12:09:22    139s] (I)       Usage: 135602 = (65618 H, 69984 V) = (10.60% H, 7.97% V) = (2.100e+05um H, 2.239e+05um V)
[01/06 12:09:22    139s] (I)       
[01/06 12:09:22    139s] (I)       ============  Phase 1b Route ============
[01/06 12:09:22    139s] (I)       Usage: 135602 = (65618 H, 69984 V) = (10.60% H, 7.97% V) = (2.100e+05um H, 2.239e+05um V)
[01/06 12:09:22    139s] (I)       
[01/06 12:09:22    139s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.339264e+05um
[01/06 12:09:22    139s] (I)       ============  Phase 1c Route ============
[01/06 12:09:22    139s] (I)       Usage: 135602 = (65618 H, 69984 V) = (10.60% H, 7.97% V) = (2.100e+05um H, 2.239e+05um V)
[01/06 12:09:22    139s] (I)       
[01/06 12:09:22    139s] (I)       ============  Phase 1d Route ============
[01/06 12:09:22    139s] (I)       Usage: 135602 = (65618 H, 69984 V) = (10.60% H, 7.97% V) = (2.100e+05um H, 2.239e+05um V)
[01/06 12:09:22    139s] (I)       
[01/06 12:09:22    139s] (I)       ============  Phase 1e Route ============
[01/06 12:09:22    139s] (I)       Phase 1e runs 0.00 seconds
[01/06 12:09:22    139s] (I)       Usage: 135602 = (65618 H, 69984 V) = (10.60% H, 7.97% V) = (2.100e+05um H, 2.239e+05um V)
[01/06 12:09:22    139s] (I)       
[01/06 12:09:22    139s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.339264e+05um
[01/06 12:09:22    139s] [NR-eGR] 
[01/06 12:09:22    139s] (I)       ============  Phase 1l Route ============
[01/06 12:09:22    139s] (I)       Phase 1l runs 0.04 seconds
[01/06 12:09:22    139s] (I)       
[01/06 12:09:22    139s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[01/06 12:09:22    139s] [NR-eGR]                OverCon         OverCon         OverCon            
[01/06 12:09:22    139s] [NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[01/06 12:09:22    139s] [NR-eGR] Layer            (1-2)           (3-4)           (5-5)    OverCon 
[01/06 12:09:22    139s] [NR-eGR] ------------------------------------------------------------------
[01/06 12:09:22    139s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[01/06 12:09:22    139s] [NR-eGR] Layer2       2( 0.01%)       0( 0.00%)       0( 0.00%)   ( 0.01%) 
[01/06 12:09:22    139s] [NR-eGR] Layer3     178( 0.57%)      10( 0.03%)       0( 0.00%)   ( 0.60%) 
[01/06 12:09:22    139s] [NR-eGR] Layer4      21( 0.07%)       0( 0.00%)       0( 0.00%)   ( 0.07%) 
[01/06 12:09:22    139s] [NR-eGR] Layer5       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[01/06 12:09:22    139s] [NR-eGR] Layer6       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[01/06 12:09:22    139s] [NR-eGR] Layer7       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[01/06 12:09:22    139s] [NR-eGR] Layer8       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[01/06 12:09:22    139s] [NR-eGR] ------------------------------------------------------------------
[01/06 12:09:22    139s] [NR-eGR] Total      201( 0.09%)      10( 0.00%)       0( 0.00%)   ( 0.09%) 
[01/06 12:09:22    139s] [NR-eGR] 
[01/06 12:09:22    139s] (I)       Total Global Routing Runtime: 0.17 seconds
[01/06 12:09:22    139s] (I)       total 2D Cap : 1497702 = (618832 H, 878870 V)
[01/06 12:09:22    139s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[01/06 12:09:22    139s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[01/06 12:09:22    139s] (I)       ============= track Assignment ============
[01/06 12:09:22    139s] (I)       extract Global 3D Wires
[01/06 12:09:22    139s] (I)       Extract Global WL : time=0.01
[01/06 12:09:22    139s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[01/06 12:09:22    139s] (I)       Initialization real time=0.00 seconds
[01/06 12:09:22    139s] (I)       Run Multi-thread track assignment
[01/06 12:09:22    139s] (I)       merging nets...
[01/06 12:09:22    139s] (I)       merging nets done
[01/06 12:09:22    140s] (I)       Kernel real time=0.26 seconds
[01/06 12:09:22    140s] (I)       End Greedy Track Assignment
[01/06 12:09:22    140s] [NR-eGR] --------------------------------------------------------------------------
[01/06 12:09:22    140s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 51105
[01/06 12:09:22    140s] [NR-eGR] Layer2(metal2)(V) length: 1.723461e+05um, number of vias: 73971
[01/06 12:09:22    140s] [NR-eGR] Layer3(metal3)(H) length: 1.769096e+05um, number of vias: 7074
[01/06 12:09:22    140s] [NR-eGR] Layer4(metal4)(V) length: 5.528643e+04um, number of vias: 4699
[01/06 12:09:22    140s] [NR-eGR] Layer5(metal5)(H) length: 3.716017e+04um, number of vias: 851
[01/06 12:09:22    140s] [NR-eGR] Layer6(metal6)(V) length: 6.387193e+03um, number of vias: 239
[01/06 12:09:22    140s] [NR-eGR] Layer7(metal7)(H) length: 8.338000e+02um, number of vias: 184
[01/06 12:09:22    140s] [NR-eGR] Layer8(metal8)(V) length: 5.928000e+02um, number of vias: 0
[01/06 12:09:22    140s] [NR-eGR] Total length: 4.495161e+05um, number of vias: 138123
[01/06 12:09:22    140s] [NR-eGR] --------------------------------------------------------------------------
[01/06 12:09:22    140s] [NR-eGR] Total clock nets wire length: 1.808459e+04um 
[01/06 12:09:22    140s] [NR-eGR] --------------------------------------------------------------------------
[01/06 12:09:22    140s] [NR-eGR] End Peak syMemory usage = 1240.3 MB
[01/06 12:09:22    140s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.64 seconds
[01/06 12:09:22    140s] Extraction called for design 'FFT' of instances=23255 and nets=14229 using extraction engine 'preRoute' .
[01/06 12:09:22    140s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/06 12:09:22    140s] Type 'man IMPEXT-3530' for more detail.
[01/06 12:09:22    140s] PreRoute RC Extraction called for design FFT.
[01/06 12:09:22    140s] RC Extraction called in multi-corner(2) mode.
[01/06 12:09:22    140s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[01/06 12:09:22    140s] Type 'man IMPEXT-6197' for more detail.
[01/06 12:09:22    140s] RCMode: PreRoute
[01/06 12:09:22    140s]       RC Corner Indexes            0       1   
[01/06 12:09:22    140s] Capacitance Scaling Factor   : 1.00000 1.00000 
[01/06 12:09:22    140s] Resistance Scaling Factor    : 1.00000 1.00000 
[01/06 12:09:22    140s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[01/06 12:09:22    140s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[01/06 12:09:22    140s] Shrink Factor                : 1.00000
[01/06 12:09:22    140s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/06 12:09:22    140s] Updating RC grid for preRoute extraction ...
[01/06 12:09:22    140s] Initializing multi-corner resistance tables ...
[01/06 12:09:22    140s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1229.777M)
[01/06 12:09:23    140s] Effort level <high> specified for reg2reg path_group
[01/06 12:09:23    141s] #################################################################################
[01/06 12:09:23    141s] # Design Stage: PreRoute
[01/06 12:09:23    141s] # Design Name: FFT
[01/06 12:09:23    141s] # Design Mode: 90nm
[01/06 12:09:23    141s] # Analysis Mode: MMMC Non-OCV 
[01/06 12:09:23    141s] # Parasitics Mode: No SPEF/RCDB
[01/06 12:09:23    141s] # Signoff Settings: SI Off 
[01/06 12:09:23    141s] #################################################################################
[01/06 12:09:24    141s] Calculate delays in BcWc mode...
[01/06 12:09:24    141s] Topological Sorting (REAL = 0:00:00.0, MEM = 1243.1M, InitMEM = 1243.1M)
[01/06 12:09:24    141s] Start delay calculation (fullDC) (1 T). (MEM=1243.09)
[01/06 12:09:24    141s] End AAE Lib Interpolated Model. (MEM=1259.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/06 12:09:27    144s] Total number of fetched objects 16113
[01/06 12:09:27    144s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/06 12:09:28    144s] End delay calculation. (MEM=1332.66 CPU=0:00:03.0 REAL=0:00:03.0)
[01/06 12:09:28    144s] End delay calculation (fullDC). (MEM=1332.66 CPU=0:00:03.3 REAL=0:00:04.0)
[01/06 12:09:28    144s] *** CDM Built up (cpu=0:00:03.4  real=0:00:05.0  mem= 1332.7M) ***
[01/06 12:09:28    145s] *** Done Building Timing Graph (cpu=0:00:04.0 real=0:00:05.0 totSessionCpu=0:02:25 mem=1332.7M)
[01/06 12:09:30    146s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 SS 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -2.599  | -0.426  | -2.599  |
|           TNS (ns):| -3112.8 | -67.018 | -3045.8 |
|    Violating Paths:|  2756   |   393   |  2363   |
|          All Paths:|  6932   |  4482   |  2450   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     48 (48)      |   -0.414   |     48 (48)      |
|   max_tran     |    37 (2752)     |   -1.413   |    37 (2752)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.969%
       (88.504% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
[01/06 12:09:30    146s] Total CPU time: 7.57 sec
[01/06 12:09:30    146s] Total Real time: 10.0 sec
[01/06 12:09:30    146s] Total Memory Usage: 1275.417969 Mbytes
[01/06 12:10:07    148s] <CMD> addEndCap -precap FILLER4EHD -postcap FILLER4EHD -prefix EndCap
[01/06 12:10:07    148s] **WARN: (IMPSP-5224):	Option '-preCap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -rightEdge cell_name'. 
[01/06 12:10:07    148s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[01/06 12:10:07    148s] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[01/06 12:10:07    148s] **WARN: (IMPSP-5224):	Option '-postcap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -leftEdge cell_name'. 
[01/06 12:10:07    148s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[01/06 12:10:07    148s] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[01/06 12:10:07    148s] #spOpts: VtWidth mergeVia=F 
[01/06 12:10:08    148s] Core basic site is core
[01/06 12:10:08    148s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/06 12:10:08    148s] Minimum row-size in sites for endcap insertion = 9.
[01/06 12:10:08    148s] Minimum number of sites for row blockage       = 1.
[01/06 12:10:08    148s] Inserted 167 pre-endcap <FILLER4EHD> cells (prefix EndCap).
[01/06 12:10:08    148s] Inserted 167 post-endcap <FILLER4EHD> cells (prefix EndCap).
[01/06 12:10:08    148s] For 334 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[01/06 12:10:31    149s] <CMD> timeDesign -prePlace -idealClock -drvReports -outDir ./reports/preplace_timing
[01/06 12:10:31    150s] Set Using Default Delay Limit as 101.
[01/06 12:10:31    150s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[01/06 12:10:32    150s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[01/06 12:10:32    150s] Set Default Net Delay as 0 ps.
[01/06 12:10:32    150s] Set Default Net Load as 0 pF. 
[01/06 12:10:32    150s] Effort level <high> specified for reg2reg path_group
[01/06 12:10:33    151s] #################################################################################
[01/06 12:10:33    151s] # Design Stage: PreRoute
[01/06 12:10:33    151s] # Design Name: FFT
[01/06 12:10:33    151s] # Design Mode: 90nm
[01/06 12:10:33    151s] # Analysis Mode: MMMC Non-OCV 
[01/06 12:10:33    151s] # Parasitics Mode: No SPEF/RCDB
[01/06 12:10:33    151s] # Signoff Settings: SI Off 
[01/06 12:10:33    151s] #################################################################################
[01/06 12:10:33    151s] AAE_INFO: 1 threads acquired from CTE.
[01/06 12:10:33    151s] Calculate delays in BcWc mode...
[01/06 12:10:33    151s] Topological Sorting (REAL = 0:00:00.0, MEM = 1260.3M, InitMEM = 1260.3M)
[01/06 12:10:33    151s] Start delay calculation (fullDC) (1 T). (MEM=1260.33)
[01/06 12:10:34    151s] End AAE Lib Interpolated Model. (MEM=1276.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/06 12:10:37    154s] Total number of fetched objects 16113
[01/06 12:10:37    154s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/06 12:10:37    154s] End delay calculation. (MEM=1333.9 CPU=0:00:02.4 REAL=0:00:03.0)
[01/06 12:10:37    154s] End delay calculation (fullDC). (MEM=1333.9 CPU=0:00:02.7 REAL=0:00:04.0)
[01/06 12:10:37    154s] *** CDM Built up (cpu=0:00:02.9  real=0:00:04.0  mem= 1333.9M) ***
[01/06 12:10:39    154s] *** Done Building Timing Graph (cpu=0:00:03.6 real=0:00:06.0 totSessionCpu=0:02:35 mem=1333.9M)
[01/06 12:10:39    155s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 SS 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.856  |  0.856  |  1.573  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6932   |  4482   |  2450   |
+--------------------+---------+---------+---------+

Density: 70.386%
       (89.030% with Fillers)
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
[01/06 12:10:39    155s] Resetting back High Fanout Nets as non-ideal
[01/06 12:10:39    155s] Set Default Net Delay as 1000 ps.
[01/06 12:10:39    155s] Set Default Net Load as 0.5 pF. 
[01/06 12:10:39    155s] Reported timing to dir ./reports/preplace_timing
[01/06 12:10:39    155s] Total CPU time: 5.27 sec
[01/06 12:10:39    155s] Total Real time: 8.0 sec
[01/06 12:10:39    155s] Total Memory Usage: 1256.304688 Mbytes
[01/06 12:10:40    155s] <CMD> timeDesign -prePlace -idealClock -hold -outDir ./reports/preplace_timing
[01/06 12:10:40    155s] Set Using Default Delay Limit as 101.
[01/06 12:10:40    155s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[01/06 12:10:40    155s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[01/06 12:10:40    155s] Set Default Net Delay as 0 ps.
[01/06 12:10:40    155s] Set Default Net Load as 0 pF. 
[01/06 12:10:40    155s] Effort level <high> specified for reg2reg path_group
[01/06 12:10:41    156s] #################################################################################
[01/06 12:10:41    156s] # Design Stage: PreRoute
[01/06 12:10:41    156s] # Design Name: FFT
[01/06 12:10:41    156s] # Design Mode: 90nm
[01/06 12:10:41    156s] # Analysis Mode: MMMC Non-OCV 
[01/06 12:10:41    156s] # Parasitics Mode: No SPEF/RCDB
[01/06 12:10:41    156s] # Signoff Settings: SI Off 
[01/06 12:10:41    156s] #################################################################################
[01/06 12:10:41    156s] AAE_INFO: 1 threads acquired from CTE.
[01/06 12:10:41    156s] Calculate delays in BcWc mode...
[01/06 12:10:41    156s] Topological Sorting (REAL = 0:00:00.0, MEM = 1260.3M, InitMEM = 1260.3M)
[01/06 12:10:41    156s] Start delay calculation (fullDC) (1 T). (MEM=1260.33)
[01/06 12:10:41    156s] *** Calculating scaling factor for FF libraries using the default operating condition of each library.
[01/06 12:10:41    156s] End AAE Lib Interpolated Model. (MEM=1276.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/06 12:10:46    159s] Total number of fetched objects 16113
[01/06 12:10:46    159s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/06 12:10:46    159s] End delay calculation. (MEM=1333.9 CPU=0:00:02.4 REAL=0:00:04.0)
[01/06 12:10:46    159s] End delay calculation (fullDC). (MEM=1333.9 CPU=0:00:03.2 REAL=0:00:05.0)
[01/06 12:10:46    159s] *** CDM Built up (cpu=0:00:03.3  real=0:00:05.0  mem= 1333.9M) ***
[01/06 12:10:47    160s] *** Done Building Timing Graph (cpu=0:00:03.9 real=0:00:06.0 totSessionCpu=0:02:40 mem=1333.9M)
[01/06 12:10:48    160s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 FF 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.009  |  0.009  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4482   |  4482   |    0    |
+--------------------+---------+---------+---------+

Density: 70.386%
       (89.030% with Fillers)
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
[01/06 12:10:48    160s] Resetting back High Fanout Nets as non-ideal
[01/06 12:10:48    160s] Set Default Net Delay as 1000 ps.
[01/06 12:10:48    160s] Set Default Net Load as 0.5 pF. 
[01/06 12:10:48    160s] Reported timing to dir ./reports/preplace_timing
[01/06 12:10:48    160s] Total CPU time: 5.41 sec
[01/06 12:10:48    160s] Total Real time: 8.0 sec
[01/06 12:10:48    160s] Total Memory Usage: 1254.304688 Mbytes
[01/06 12:10:52    161s] <CMD> timeDesign -preCTS -idealClock -drvReports -outDir ./reports/place_timing
[01/06 12:10:52    161s] Start to check current routing status for nets...
[01/06 12:10:52    161s] All nets are already routed correctly.
[01/06 12:10:52    161s] End to check current routing status for nets (mem=1254.3M)
[01/06 12:10:52    161s] Effort level <high> specified for reg2reg path_group
[01/06 12:10:54    162s] #################################################################################
[01/06 12:10:54    162s] # Design Stage: PreRoute
[01/06 12:10:54    162s] # Design Name: FFT
[01/06 12:10:54    162s] # Design Mode: 90nm
[01/06 12:10:54    162s] # Analysis Mode: MMMC Non-OCV 
[01/06 12:10:54    162s] # Parasitics Mode: No SPEF/RCDB
[01/06 12:10:54    162s] # Signoff Settings: SI Off 
[01/06 12:10:54    162s] #################################################################################
[01/06 12:10:54    162s] AAE_INFO: 1 threads acquired from CTE.
[01/06 12:10:54    162s] Calculate delays in BcWc mode...
[01/06 12:10:54    162s] Topological Sorting (REAL = 0:00:00.0, MEM = 1260.3M, InitMEM = 1260.3M)
[01/06 12:10:54    162s] Start delay calculation (fullDC) (1 T). (MEM=1260.33)
[01/06 12:10:54    162s] *** Calculating scaling factor for SS libraries using the default operating condition of each library.
[01/06 12:10:54    162s] End AAE Lib Interpolated Model. (MEM=1276.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/06 12:10:58    165s] Total number of fetched objects 16113
[01/06 12:10:58    165s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/06 12:10:58    165s] End delay calculation. (MEM=1333.9 CPU=0:00:02.8 REAL=0:00:04.0)
[01/06 12:10:58    165s] End delay calculation (fullDC). (MEM=1333.9 CPU=0:00:03.1 REAL=0:00:04.0)
[01/06 12:10:58    165s] *** CDM Built up (cpu=0:00:03.2  real=0:00:04.0  mem= 1333.9M) ***
[01/06 12:10:59    166s] *** Done Building Timing Graph (cpu=0:00:03.9 real=0:00:06.0 totSessionCpu=0:02:46 mem=1333.9M)
[01/06 12:11:00    167s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 SS 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -2.599  | -0.426  | -2.599  |
|           TNS (ns):| -3112.8 | -67.018 | -3045.8 |
|    Violating Paths:|  2756   |   393   |  2363   |
|          All Paths:|  6932   |  4482   |  2450   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     48 (48)      |   -0.414   |     48 (48)      |
|   max_tran     |    37 (2752)     |   -1.413   |    37 (2752)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.386%
       (89.030% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./reports/place_timing
[01/06 12:11:00    167s] Total CPU time: 6.03 sec
[01/06 12:11:00    167s] Total Real time: 8.0 sec
[01/06 12:11:00    167s] Total Memory Usage: 1276.660156 Mbytes
[01/06 12:11:07    167s] <CMD> timeDesign -preCTS -idealClock -hold -outDir ./reports/place_timing
[01/06 12:11:08    168s] Start to check current routing status for nets...
[01/06 12:11:08    168s] All nets are already routed correctly.
[01/06 12:11:08    168s] End to check current routing status for nets (mem=1256.3M)
[01/06 12:11:08    168s] Effort level <high> specified for reg2reg path_group
[01/06 12:11:09    168s] #################################################################################
[01/06 12:11:09    168s] # Design Stage: PreRoute
[01/06 12:11:09    168s] # Design Name: FFT
[01/06 12:11:09    168s] # Design Mode: 90nm
[01/06 12:11:09    168s] # Analysis Mode: MMMC Non-OCV 
[01/06 12:11:09    168s] # Parasitics Mode: No SPEF/RCDB
[01/06 12:11:09    168s] # Signoff Settings: SI Off 
[01/06 12:11:09    168s] #################################################################################
[01/06 12:11:09    168s] AAE_INFO: 1 threads acquired from CTE.
[01/06 12:11:09    168s] Calculate delays in BcWc mode...
[01/06 12:11:09    169s] Topological Sorting (REAL = 0:00:00.0, MEM = 1260.3M, InitMEM = 1260.3M)
[01/06 12:11:09    169s] Start delay calculation (fullDC) (1 T). (MEM=1260.33)
[01/06 12:11:09    169s] *** Calculating scaling factor for FF libraries using the default operating condition of each library.
[01/06 12:11:10    169s] End AAE Lib Interpolated Model. (MEM=1276.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/06 12:11:13    172s] Total number of fetched objects 16113
[01/06 12:11:13    172s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/06 12:11:13    172s] End delay calculation. (MEM=1333.9 CPU=0:00:03.0 REAL=0:00:03.0)
[01/06 12:11:13    172s] End delay calculation (fullDC). (MEM=1333.9 CPU=0:00:03.2 REAL=0:00:04.0)
[01/06 12:11:13    172s] *** CDM Built up (cpu=0:00:03.4  real=0:00:04.0  mem= 1333.9M) ***
[01/06 12:11:14    172s] *** Done Building Timing Graph (cpu=0:00:03.8 real=0:00:05.0 totSessionCpu=0:02:53 mem=1333.9M)
[01/06 12:11:14    173s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 FF 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.016  |  0.016  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4482   |  4482   |    0    |
+--------------------+---------+---------+---------+

Density: 70.386%
       (89.030% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./reports/place_timing
[01/06 12:11:15    173s] Total CPU time: 5.56 sec
[01/06 12:11:15    173s] Total Real time: 8.0 sec
[01/06 12:11:15    173s] Total Memory Usage: 1254.304688 Mbytes
[01/06 12:11:39    174s] <CMD> optDesign -preCTS
[01/06 12:11:39    174s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[01/06 12:11:39    174s] #spOpts: mergeVia=F 
[01/06 12:11:40    174s] Core basic site is core
[01/06 12:11:40    174s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/06 12:11:40    174s] #spOpts: mergeVia=F 
[01/06 12:11:40    174s] GigaOpt running with 1 threads.
[01/06 12:11:40    174s] Info: 1 threads available for lower-level modules during optimization.
[01/06 12:11:40    174s] #spOpts: mergeVia=F 
[01/06 12:11:40    175s] 
[01/06 12:11:40    175s] Creating Lib Analyzer ...
[01/06 12:11:40    175s] Total number of usable buffers from Lib Analyzer: 22 ( BUFEHD BUFDHD BUFCKEHD BUFCHD BUFHHD BUFGHD BUFIHD BUFCKHHD BUFCKGHD BUFJHD BUFCKIHD BUFKHD BUFCKJHD BUFLHD BUFMHD BUFCKLHD BUFCKKHD BUFNHD BUFCKMHD BUFCKNHD BUFQHD BUFCKQHD)
[01/06 12:11:40    175s] Total number of usable inverters from Lib Analyzer: 21 ( INVDHD INVCKDHD INVCHD INVGHD INVCKGHD INVHHD INVCKHHD INVJHD INVIHD INVCKIHD INVCKJHD INVKHD INVCKKHD INVLHD INVCKLHD INVMHD INVCKMHD INVNHD INVCKNHD INVCKQHD INVQHD)
[01/06 12:11:40    175s] Total number of usable delay cells from Lib Analyzer: 4 ( DELDKHD DELCKHD DELBKHD DELAKHD)
[01/06 12:11:40    175s] 
[01/06 12:11:44    178s] Creating Lib Analyzer, finished. 
[01/06 12:11:44    178s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[01/06 12:11:44    178s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[01/06 12:11:44    178s] 			Cell CKLDHD is dont_touch but not dont_use
[01/06 12:11:44    178s] 			Cell CKLDHD is dont_touch but not dont_use
[01/06 12:11:44    178s] 			Cell BHD1HD is dont_touch but not dont_use
[01/06 12:11:44    178s] 			Cell BHD1HD is dont_touch but not dont_use
[01/06 12:11:44    178s] 	...
[01/06 12:11:44    178s] 	Reporting only the 20 first cells found...
[01/06 12:11:44    178s] 
[01/06 12:11:44    178s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 729.9M, totSessionCpu=0:02:59 **
[01/06 12:11:44    178s] Added -handlePreroute to trialRouteMode
[01/06 12:11:44    178s] *** optDesign -preCTS ***
[01/06 12:11:44    178s] DRC Margin: user margin 0.0; extra margin 0.2
[01/06 12:11:44    178s] Setup Target Slack: user slack 0; extra slack 0.1
[01/06 12:11:44    178s] Hold Target Slack: user slack 0
[01/06 12:11:44    178s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[01/06 12:11:45    179s] Deleting Cell Server ...
[01/06 12:11:45    179s] Deleting Lib Analyzer.
[01/06 12:11:45    179s] Multi-VT timing optimization disabled based on library information.
[01/06 12:11:45    179s] Creating Cell Server ...(0, 0, 0, 0)
[01/06 12:11:45    179s] Summary for sequential cells identification: 
[01/06 12:11:45    179s]   Identified SBFF number: 88
[01/06 12:11:45    179s]   Identified MBFF number: 0
[01/06 12:11:45    179s]   Identified SB Latch number: 0
[01/06 12:11:45    179s]   Identified MB Latch number: 0
[01/06 12:11:45    179s]   Not identified SBFF number: 4
[01/06 12:11:45    179s]   Not identified MBFF number: 0
[01/06 12:11:45    179s]   Not identified SB Latch number: 0
[01/06 12:11:45    179s]   Not identified MB Latch number: 0
[01/06 12:11:45    179s]   Number of sequential cells which are not FFs: 26
[01/06 12:11:45    179s] Creating Cell Server, finished. 
[01/06 12:11:45    179s] 
[01/06 12:11:45    179s] 
[01/06 12:11:45    179s]  View SS  Weighted 0 StdDelay unweighted 28.80, weightedFactor 1.000 
[01/06 12:11:45    179s]   
[01/06 12:11:45    179s]  View FF  Weighted 0 StdDelay unweighted 12.60, weightedFactor 1.000 
[01/06 12:11:45    179s]   Deleting Cell Server ...
[01/06 12:11:45    179s] Start to check current routing status for nets...
[01/06 12:11:45    179s] All nets are already routed correctly.
[01/06 12:11:45    179s] End to check current routing status for nets (mem=1260.3M)
[01/06 12:11:45    179s] #################################################################################
[01/06 12:11:45    179s] # Design Stage: PreRoute
[01/06 12:11:45    179s] # Design Name: FFT
[01/06 12:11:45    179s] # Design Mode: 90nm
[01/06 12:11:45    179s] # Analysis Mode: MMMC Non-OCV 
[01/06 12:11:45    179s] # Parasitics Mode: No SPEF/RCDB
[01/06 12:11:45    179s] # Signoff Settings: SI Off 
[01/06 12:11:45    179s] #################################################################################
[01/06 12:11:46    179s] AAE_INFO: 1 threads acquired from CTE.
[01/06 12:11:46    179s] Calculate delays in BcWc mode...
[01/06 12:11:47    179s] Topological Sorting (REAL = 0:00:01.0, MEM = 1260.3M, InitMEM = 1260.3M)
[01/06 12:11:47    180s] Start delay calculation (fullDC) (1 T). (MEM=1260.33)
[01/06 12:11:47    180s] *** Calculating scaling factor for SS libraries using the default operating condition of each library.
[01/06 12:11:47    180s] End AAE Lib Interpolated Model. (MEM=1276.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/06 12:11:50    182s] Total number of fetched objects 16113
[01/06 12:11:50    183s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/06 12:11:50    183s] End delay calculation. (MEM=1334.89 CPU=0:00:02.8 REAL=0:00:03.0)
[01/06 12:11:50    183s] End delay calculation (fullDC). (MEM=1334.89 CPU=0:00:03.0 REAL=0:00:03.0)
[01/06 12:11:50    183s] *** CDM Built up (cpu=0:00:03.7  real=0:00:05.0  mem= 1334.9M) ***
[01/06 12:11:51    183s] *** Done Building Timing Graph (cpu=0:00:04.2 real=0:00:06.0 totSessionCpu=0:03:03 mem=1334.9M)
[01/06 12:11:52    183s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 SS 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.599  |
|           TNS (ns):| -3112.8 |
|    Violating Paths:|  2756   |
|          All Paths:|  6932   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     48 (48)      |   -0.414   |     48 (48)      |
|   max_tran     |    37 (2752)     |   -1.413   |    37 (2752)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.386%
       (89.030% with Fillers)
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:08, mem = 788.6M, totSessionCpu=0:03:04 **
[01/06 12:11:52    184s] ** INFO : this run is activating medium effort placeOptDesign flow
[01/06 12:11:52    184s] PhyDesignGrid: maxLocalDensity 0.98
[01/06 12:11:52    184s] ### Creating PhyDesignMc. totSessionCpu=0:03:04 mem=1277.7M
[01/06 12:11:52    184s] #spOpts: mergeVia=F 
[01/06 12:11:52    184s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:04 mem=1278.7M
[01/06 12:11:52    184s] PhyDesignGrid: maxLocalDensity 0.98
[01/06 12:11:52    184s] ### Creating PhyDesignMc. totSessionCpu=0:03:04 mem=1278.7M
[01/06 12:11:52    184s] #spOpts: mergeVia=F 
[01/06 12:11:52    184s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:04 mem=1278.7M
[01/06 12:11:52    184s] *** Starting optimizing excluded clock nets MEM= 1278.7M) ***
[01/06 12:11:52    184s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1279.7M) ***
[01/06 12:11:52    184s] Creating Cell Server ...(0, 0, 0, 0)
[01/06 12:11:53    184s] Summary for sequential cells identification: 
[01/06 12:11:53    184s]   Identified SBFF number: 88
[01/06 12:11:53    184s]   Identified MBFF number: 0
[01/06 12:11:53    184s]   Identified SB Latch number: 0
[01/06 12:11:53    184s]   Identified MB Latch number: 0
[01/06 12:11:53    184s]   Not identified SBFF number: 4
[01/06 12:11:53    184s]   Not identified MBFF number: 0
[01/06 12:11:53    184s]   Not identified SB Latch number: 0
[01/06 12:11:53    184s]   Not identified MB Latch number: 0
[01/06 12:11:53    184s]   Number of sequential cells which are not FFs: 26
[01/06 12:11:53    184s] Creating Cell Server, finished. 
[01/06 12:11:53    184s] 
[01/06 12:11:53    184s] 
[01/06 12:11:53    184s]  View SS  Weighted 0 StdDelay unweighted 28.80, weightedFactor 1.000 
[01/06 12:11:53    184s]   
[01/06 12:11:53    184s]  View FF  Weighted 0 StdDelay unweighted 12.60, weightedFactor 1.000 
[01/06 12:11:53    184s]   The useful skew maximum allowed delay is: 0.3
[01/06 12:11:54    185s] Info: 1 clock net  excluded from IPO operation.
[01/06 12:11:54    185s] ### Creating LA Mngr. totSessionCpu=0:03:05 mem=1281.7M
[01/06 12:11:58    189s] ### Creating LA Mngr, finished. totSessionCpu=0:03:09 mem=1283.7M
[01/06 12:11:58    189s] PhyDesignGrid: maxLocalDensity 0.98
[01/06 12:11:58    189s] ### Creating PhyDesignMc. totSessionCpu=0:03:09 mem=1291.7M
[01/06 12:11:58    189s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:09 mem=1291.7M
[01/06 12:11:58    189s] ### Creating LA Mngr. totSessionCpu=0:03:09 mem=1291.7M
[01/06 12:11:58    189s] ### Creating LA Mngr, finished. totSessionCpu=0:03:09 mem=1291.7M
[01/06 12:11:58    189s] 
[01/06 12:11:58    189s] Footprint cell infomation for calculating maxBufDist
[01/06 12:11:58    189s] *info: There are 20 candidate Buffer cells
[01/06 12:11:58    189s] *info: There are 20 candidate Inverter cells
[01/06 12:11:58    189s] 
[01/06 12:11:59    190s] 
[01/06 12:11:59    190s] Creating Lib Analyzer ...
[01/06 12:12:00    190s] Total number of usable buffers from Lib Analyzer: 20 ( BUFEHD BUFDHD BUFCKEHD BUFCHD BUFHHD BUFGHD BUFIHD BUFCKHHD BUFCKGHD BUFJHD BUFCKIHD BUFKHD BUFCKJHD BUFLHD BUFMHD BUFCKKHD BUFNHD BUFCKMHD BUFCKNHD BUFQHD)
[01/06 12:12:00    190s] Total number of usable inverters from Lib Analyzer: 20 ( INVDHD INVCKDHD INVCHD INVGHD INVCKGHD INVHHD INVCKHHD INVJHD INVCKIHD INVCKJHD INVKHD INVCKKHD INVLHD INVCKLHD INVMHD INVCKMHD INVNHD INVCKNHD INVCKQHD INVQHD)
[01/06 12:12:00    190s] Total number of usable delay cells from Lib Analyzer: 4 ( DELDKHD DELCKHD DELBKHD DELAKHD)
[01/06 12:12:00    190s] 
[01/06 12:12:03    193s] Creating Lib Analyzer, finished. 
[01/06 12:12:03    193s] 
[01/06 12:12:03    193s] #optDebug: {2, 1.000, 0.8500} {3, 0.833, 0.8500} {4, 0.667, 0.8500} {5, 0.500, 0.8500} {6, 0.167, 0.5814} {7, 0.167, 0.5814} {8, 0.083, 0.4869} 
[01/06 12:12:03    193s] ### Creating LA Mngr. totSessionCpu=0:03:14 mem=1415.1M
[01/06 12:12:03    193s] ### Creating LA Mngr, finished. totSessionCpu=0:03:14 mem=1415.1M
[01/06 12:12:04    194s] 
[01/06 12:12:04    194s] Netlist preparation processing... 
[01/06 12:12:05    194s] Removed 1 instance
[01/06 12:12:05    194s] *info: Marking 0 isolation instances dont touch
[01/06 12:12:05    194s] *info: Marking 0 level shifter instances dont touch
[01/06 12:12:05    194s] Deleting Lib Analyzer.
[01/06 12:12:05    195s] Info: 1 clock net  excluded from IPO operation.
[01/06 12:12:05    195s] ### Creating LA Mngr. totSessionCpu=0:03:15 mem=1353.8M
[01/06 12:12:05    195s] ### Creating LA Mngr, finished. totSessionCpu=0:03:15 mem=1353.8M
[01/06 12:12:05    195s] Begin: Area Reclaim Optimization
[01/06 12:12:05    195s] 
[01/06 12:12:05    195s] Creating Lib Analyzer ...
[01/06 12:12:06    195s] Total number of usable buffers from Lib Analyzer: 20 ( BUFEHD BUFDHD BUFCKEHD BUFCHD BUFHHD BUFGHD BUFIHD BUFCKHHD BUFCKGHD BUFJHD BUFCKIHD BUFKHD BUFCKJHD BUFLHD BUFMHD BUFCKKHD BUFNHD BUFCKMHD BUFCKNHD BUFQHD)
[01/06 12:12:06    195s] Total number of usable inverters from Lib Analyzer: 20 ( INVDHD INVCKDHD INVCHD INVGHD INVCKGHD INVHHD INVCKHHD INVJHD INVCKIHD INVCKJHD INVKHD INVCKKHD INVLHD INVCKLHD INVMHD INVCKMHD INVNHD INVCKNHD INVCKQHD INVQHD)
[01/06 12:12:06    195s] Total number of usable delay cells from Lib Analyzer: 4 ( DELDKHD DELCKHD DELBKHD DELAKHD)
[01/06 12:12:06    195s] 
[01/06 12:12:09    198s] Creating Lib Analyzer, finished. 
[01/06 12:12:09    198s] PhyDesignGrid: maxLocalDensity 0.98
[01/06 12:12:09    198s] ### Creating PhyDesignMc. totSessionCpu=0:03:18 mem=1503.3M
[01/06 12:12:09    198s] #spOpts: mergeVia=F 
[01/06 12:12:09    198s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:18 mem=1503.3M
[01/06 12:12:09    198s] 
[01/06 12:12:09    198s] #optDebug: {2, 1.000, 0.8500} {3, 0.833, 0.8500} {4, 0.667, 0.8500} {5, 0.500, 0.8500} {6, 0.167, 0.5814} {7, 0.167, 0.5814} {8, 0.083, 0.4869} 
[01/06 12:12:09    198s] ### Creating LA Mngr. totSessionCpu=0:03:19 mem=1503.3M
[01/06 12:12:09    198s] ### Creating LA Mngr, finished. totSessionCpu=0:03:19 mem=1503.3M
[01/06 12:12:10    199s] Reclaim Optimization WNS Slack -2.599  TNS Slack -3112.819 Density 89.03
[01/06 12:12:10    199s] +----------+---------+--------+---------+------------+--------+
[01/06 12:12:10    199s] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[01/06 12:12:10    199s] +----------+---------+--------+---------+------------+--------+
[01/06 12:12:10    199s] |    89.03%|        -|  -2.599|-3112.819|   0:00:00.0| 1504.3M|
[01/06 12:12:13    201s] |    89.02%|        4|  -2.599|-3112.607|   0:00:03.0| 1514.6M|
[01/06 12:12:14    202s] |    89.02%|        2|  -2.599|-3112.607|   0:00:01.0| 1514.6M|
[01/06 12:12:15    202s] |    89.02%|        1|  -2.599|-3112.607|   0:00:01.0| 1514.6M|
[01/06 12:12:15    202s] |    89.01%|        1|  -2.599|-3112.607|   0:00:00.0| 1514.6M|
[01/06 12:12:15    203s] |    89.01%|        1|  -2.599|-3112.607|   0:00:00.0| 1514.6M|
[01/06 12:12:15    203s] #optDebug: <stH: 3.2000 MiSeL: 35.6400>
[01/06 12:12:16    203s] |    89.01%|        1|  -2.599|-3112.607|   0:00:01.0| 1514.6M|
[01/06 12:12:16    203s] |    89.01%|        0|  -2.599|-3112.607|   0:00:00.0| 1514.6M|
[01/06 12:12:21    208s] |    88.68%|      169|  -2.598|-3106.417|   0:00:05.0| 1516.6M|
[01/06 12:12:22    208s] |    88.67%|        9|  -2.598|-3106.417|   0:00:01.0| 1516.6M|
[01/06 12:12:22    208s] |    88.67%|        1|  -2.598|-3106.417|   0:00:00.0| 1516.6M|
[01/06 12:12:22    208s] |    88.67%|        0|  -2.598|-3106.417|   0:00:00.0| 1516.6M|
[01/06 12:12:22    208s] +----------+---------+--------+---------+------------+--------+
[01/06 12:12:22    208s] Reclaim Optimization End WNS Slack -2.598  TNS Slack -3106.417 Density 88.67
[01/06 12:12:22    208s] 
[01/06 12:12:22    208s] ** Summary: Restruct = 9 Buffer Deletion = 1 Declone = 0 Resize = 171 **
[01/06 12:12:22    208s] --------------------------------------------------------------
[01/06 12:12:22    208s] |                                   | Total     | Sequential |
[01/06 12:12:22    208s] --------------------------------------------------------------
[01/06 12:12:22    208s] | Num insts resized                 |     162  |       2    |
[01/06 12:12:22    208s] | Num insts undone                  |       8  |       0    |
[01/06 12:12:22    208s] | Num insts Downsized               |     162  |       2    |
[01/06 12:12:22    208s] | Num insts Samesized               |       0  |       0    |
[01/06 12:12:22    208s] | Num insts Upsized                 |       0  |       0    |
[01/06 12:12:22    208s] | Num multiple commits+uncommits    |       9  |       -    |
[01/06 12:12:22    208s] --------------------------------------------------------------
[01/06 12:12:22    208s] **** Begin NDR-Layer Usage Statistics ****
[01/06 12:12:22    208s] 0 Ndr or Layer constraints added by optimization 
[01/06 12:12:22    208s] **** End NDR-Layer Usage Statistics ****
[01/06 12:12:22    208s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:13.3) (real = 0:00:17.0) **
[01/06 12:12:22    208s] Executing incremental physical updates
[01/06 12:12:22    208s] Executing incremental physical updates
[01/06 12:12:22    208s] *** Finished Area Reclaim Optimization (cpu=0:00:13, real=0:00:17, mem=1364.36M, totSessionCpu=0:03:29).
[01/06 12:12:22    208s] ### Creating LA Mngr. totSessionCpu=0:03:29 mem=1364.4M
[01/06 12:12:23    208s] ### Creating LA Mngr, finished. totSessionCpu=0:03:29 mem=1364.4M
[01/06 12:12:23    208s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[01/06 12:12:23    208s] [NR-eGR] Started earlyGlobalRoute kernel
[01/06 12:12:23    208s] [NR-eGR] Initial Peak syMemory usage = 1364.4 MB
[01/06 12:12:23    208s] (I)       Reading DB...
[01/06 12:12:23    208s] (I)       before initializing RouteDB syMemory usage = 1377.7 MB
[01/06 12:12:23    208s] (I)       congestionReportName   : 
[01/06 12:12:23    208s] (I)       layerRangeFor2DCongestion : 
[01/06 12:12:23    208s] (I)       buildTerm2TermWires    : 1
[01/06 12:12:23    208s] (I)       doTrackAssignment      : 1
[01/06 12:12:23    208s] (I)       dumpBookshelfFiles     : 0
[01/06 12:12:23    208s] (I)       numThreads             : 1
[01/06 12:12:23    208s] (I)       bufferingAwareRouting  : false
[01/06 12:12:23    208s] [NR-eGR] honorMsvRouteConstraint: false
[01/06 12:12:23    208s] (I)       honorPin               : false
[01/06 12:12:23    208s] (I)       honorPinGuide          : true
[01/06 12:12:23    208s] (I)       honorPartition         : false
[01/06 12:12:23    208s] (I)       allowPartitionCrossover: false
[01/06 12:12:23    208s] (I)       honorSingleEntry       : true
[01/06 12:12:23    208s] (I)       honorSingleEntryStrong : true
[01/06 12:12:23    208s] (I)       handleViaSpacingRule   : false
[01/06 12:12:23    208s] (I)       handleEolSpacingRule   : false
[01/06 12:12:23    208s] (I)       PDConstraint           : none
[01/06 12:12:23    208s] (I)       expBetterNDRHandling   : false
[01/06 12:12:23    208s] [NR-eGR] honorClockSpecNDR      : 0
[01/06 12:12:23    208s] (I)       routingEffortLevel     : 3
[01/06 12:12:23    208s] (I)       effortLevel            : standard
[01/06 12:12:23    208s] [NR-eGR] minRouteLayer          : 2
[01/06 12:12:23    208s] [NR-eGR] maxRouteLayer          : 127
[01/06 12:12:23    208s] (I)       relaxedTopLayerCeiling : 127
[01/06 12:12:23    208s] (I)       relaxedBottomLayerFloor: 2
[01/06 12:12:23    208s] (I)       numRowsPerGCell        : 1
[01/06 12:12:23    208s] (I)       speedUpLargeDesign     : 0
[01/06 12:12:23    208s] (I)       multiThreadingTA       : 1
[01/06 12:12:23    208s] (I)       blkAwareLayerSwitching : 1
[01/06 12:12:23    208s] (I)       optimizationMode       : false
[01/06 12:12:23    208s] (I)       routeSecondPG          : false
[01/06 12:12:23    208s] (I)       scenicRatioForLayerRelax: 0.00
[01/06 12:12:23    208s] (I)       detourLimitForLayerRelax: 0.00
[01/06 12:12:23    208s] (I)       punchThroughDistance   : 500.00
[01/06 12:12:23    208s] (I)       scenicBound            : 1.15
[01/06 12:12:23    208s] (I)       maxScenicToAvoidBlk    : 100.00
[01/06 12:12:23    208s] (I)       source-to-sink ratio   : 0.30
[01/06 12:12:23    208s] (I)       targetCongestionRatioH : 1.00
[01/06 12:12:23    208s] (I)       targetCongestionRatioV : 1.00
[01/06 12:12:23    208s] (I)       layerCongestionRatio   : 0.70
[01/06 12:12:23    208s] (I)       m1CongestionRatio      : 0.10
[01/06 12:12:23    208s] (I)       m2m3CongestionRatio    : 0.70
[01/06 12:12:23    208s] (I)       localRouteEffort       : 1.00
[01/06 12:12:23    208s] (I)       numSitesBlockedByOneVia: 8.00
[01/06 12:12:23    208s] (I)       supplyScaleFactorH     : 1.00
[01/06 12:12:23    208s] (I)       supplyScaleFactorV     : 1.00
[01/06 12:12:23    208s] (I)       highlight3DOverflowFactor: 0.00
[01/06 12:12:23    208s] (I)       doubleCutViaModelingRatio: 0.00
[01/06 12:12:23    208s] (I)       routeVias              : 
[01/06 12:12:23    208s] (I)       readTROption           : true
[01/06 12:12:23    208s] (I)       extraSpacingFactor     : 1.00
[01/06 12:12:23    208s] [NR-eGR] numTracksPerClockWire  : 0
[01/06 12:12:23    208s] (I)       routeSelectedNetsOnly  : false
[01/06 12:12:23    208s] (I)       clkNetUseMaxDemand     : false
[01/06 12:12:23    208s] (I)       extraDemandForClocks   : 0
[01/06 12:12:23    208s] (I)       steinerRemoveLayers    : false
[01/06 12:12:23    208s] (I)       demoteLayerScenicScale : 1.00
[01/06 12:12:23    208s] (I)       nonpreferLayerCostScale : 100.00
[01/06 12:12:23    208s] (I)       similarTopologyRoutingFast : false
[01/06 12:12:23    208s] (I)       spanningTreeRefinement : false
[01/06 12:12:23    208s] (I)       spanningTreeRefinementAlpha : 0.50
[01/06 12:12:23    208s] (I)       starting read tracks
[01/06 12:12:23    208s] (I)       build grid graph
[01/06 12:12:23    208s] (I)       build grid graph start
[01/06 12:12:23    208s] [NR-eGR] Layer1 has no routable track
[01/06 12:12:23    208s] [NR-eGR] Layer2 has single uniform track structure
[01/06 12:12:23    208s] [NR-eGR] Layer3 has single uniform track structure
[01/06 12:12:23    208s] [NR-eGR] Layer4 has single uniform track structure
[01/06 12:12:23    208s] [NR-eGR] Layer5 has single uniform track structure
[01/06 12:12:23    208s] [NR-eGR] Layer6 has single uniform track structure
[01/06 12:12:23    208s] [NR-eGR] Layer7 has single uniform track structure
[01/06 12:12:23    208s] [NR-eGR] Layer8 has single uniform track structure
[01/06 12:12:23    208s] (I)       build grid graph end
[01/06 12:12:23    208s] (I)       numViaLayers=8
[01/06 12:12:23    208s] (I)       Reading via VIA12_VV for layer: 0 
[01/06 12:12:23    208s] (I)       Reading via VIA23_VH for layer: 1 
[01/06 12:12:23    208s] (I)       Reading via VIA34_VH for layer: 2 
[01/06 12:12:23    208s] (I)       Reading via VIA45_VH for layer: 3 
[01/06 12:12:23    208s] (I)       Reading via VIA56_VH for layer: 4 
[01/06 12:12:23    208s] (I)       Reading via VIA67_Def for layer: 5 
[01/06 12:12:23    208s] (I)       Reading via VIA78_Def for layer: 6 
[01/06 12:12:23    208s] (I)       end build via table
[01/06 12:12:23    208s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=1936 numBumpBlks=0 numBoundaryFakeBlks=0
[01/06 12:12:23    208s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[01/06 12:12:23    208s] (I)       readDataFromPlaceDB
[01/06 12:12:23    208s] (I)       Read net information..
[01/06 12:12:23    208s] [NR-eGR] Read numTotalNets=14114  numIgnoredNets=0
[01/06 12:12:23    208s] (I)       Read testcase time = 0.000 seconds
[01/06 12:12:23    208s] 
[01/06 12:12:23    208s] (I)       read default dcut vias
[01/06 12:12:23    208s] (I)       Reading via VIA12_DC_RIGHT for layer: 0 
[01/06 12:12:23    208s] (I)       Reading via VIA23_DC_RIGHT for layer: 1 
[01/06 12:12:23    208s] (I)       Reading via VIA34_DC_RIGHT for layer: 2 
[01/06 12:12:23    208s] (I)       Reading via VIA45_DC_RIGHT for layer: 3 
[01/06 12:12:23    208s] (I)       Reading via VIA56_DC_RIGHT for layer: 4 
[01/06 12:12:23    208s] (I)       Reading via VIA67_DC_RIGHT for layer: 5 
[01/06 12:12:23    208s] (I)       Reading via VIA78_DC_RIGHT for layer: 6 
[01/06 12:12:23    208s] (I)       build grid graph start
[01/06 12:12:23    208s] (I)       build grid graph end
[01/06 12:12:23    208s] (I)       Model blockage into capacity
[01/06 12:12:23    208s] (I)       Read numBlocks=1936  numPreroutedWires=0  numCapScreens=0
[01/06 12:12:23    208s] (I)       blocked area on Layer1 : 0  (0.00%)
[01/06 12:12:23    208s] (I)       blocked area on Layer2 : 2961302400  (0.89%)
[01/06 12:12:23    208s] (I)       blocked area on Layer3 : 47535539200  (14.25%)
[01/06 12:12:23    208s] (I)       blocked area on Layer4 : 45127840000  (13.53%)
[01/06 12:12:23    208s] (I)       blocked area on Layer5 : 0  (0.00%)
[01/06 12:12:23    208s] (I)       blocked area on Layer6 : 0  (0.00%)
[01/06 12:12:23    208s] (I)       blocked area on Layer7 : 0  (0.00%)
[01/06 12:12:23    208s] (I)       blocked area on Layer8 : 0  (0.00%)
[01/06 12:12:23    208s] (I)       Modeling time = 0.030 seconds
[01/06 12:12:23    208s] 
[01/06 12:12:23    208s] (I)       Number of ignored nets = 0
[01/06 12:12:23    208s] (I)       Number of fixed nets = 0.  Ignored: Yes
[01/06 12:12:23    208s] (I)       Number of clock nets = 1.  Ignored: No
[01/06 12:12:23    208s] (I)       Number of analog nets = 0.  Ignored: Yes
[01/06 12:12:23    208s] (I)       Number of special nets = 0.  Ignored: Yes
[01/06 12:12:23    208s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[01/06 12:12:23    208s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[01/06 12:12:23    208s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[01/06 12:12:23    208s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[01/06 12:12:23    208s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/06 12:12:23    208s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/06 12:12:23    208s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1377.7 MB
[01/06 12:12:23    208s] (I)       Ndr track 0 does not exist
[01/06 12:12:23    208s] (I)       Layer1  viaCost=300.00
[01/06 12:12:23    208s] (I)       Layer2  viaCost=100.00
[01/06 12:12:23    208s] (I)       Layer3  viaCost=100.00
[01/06 12:12:23    208s] (I)       Layer4  viaCost=100.00
[01/06 12:12:23    208s] (I)       Layer5  viaCost=100.00
[01/06 12:12:23    208s] (I)       Layer6  viaCost=200.00
[01/06 12:12:23    208s] (I)       Layer7  viaCost=100.00
[01/06 12:12:23    208s] (I)       ---------------------Grid Graph Info--------------------
[01/06 12:12:23    208s] (I)       routing area        :  (0, 0) - (580800, 574400)
[01/06 12:12:23    208s] (I)       core area           :  (20000, 20000) - (560800, 554400)
[01/06 12:12:23    208s] (I)       Site Width          :   400  (dbu)
[01/06 12:12:23    208s] (I)       Row Height          :  3200  (dbu)
[01/06 12:12:23    208s] (I)       GCell Width         :  3200  (dbu)
[01/06 12:12:23    208s] (I)       GCell Height        :  3200  (dbu)
[01/06 12:12:23    208s] (I)       grid                :   182   180     8
[01/06 12:12:23    208s] (I)       vertical capacity   :     0  3200     0  3200     0  3200     0  3200
[01/06 12:12:23    208s] (I)       horizontal capacity :     0     0  3200     0  3200     0  3200     0
[01/06 12:12:23    208s] (I)       Default wire width  :   160   200   200   200   200   200   400   400
[01/06 12:12:23    208s] (I)       Default wire space  :   160   200   200   200   200   200   400   400
[01/06 12:12:23    208s] (I)       Default pitch size  :   320   400   400   400   400   400   800   800
[01/06 12:12:23    208s] (I)       First Track Coord   :     0   200   200   200   200   200   400   400
[01/06 12:12:23    208s] (I)       Num tracks per GCell: 10.00  8.00  8.00  8.00  8.00  8.00  4.00  4.00
[01/06 12:12:23    208s] (I)       Total num of tracks :     0  1452  1436  1452  1436  1452   718   726
[01/06 12:12:23    208s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[01/06 12:12:23    208s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[01/06 12:12:23    208s] (I)       --------------------------------------------------------
[01/06 12:12:23    208s] 
[01/06 12:12:23    208s] [NR-eGR] ============ Routing rule table ============
[01/06 12:12:23    208s] [NR-eGR] Rule id 0. Nets 14114 
[01/06 12:12:23    208s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[01/06 12:12:23    208s] [NR-eGR] Pitch:  L1=320  L2=400  L3=400  L4=400  L5=400  L6=400  L7=800  L8=800
[01/06 12:12:23    208s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[01/06 12:12:23    208s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[01/06 12:12:23    208s] [NR-eGR] ========================================
[01/06 12:12:23    208s] [NR-eGR] 
[01/06 12:12:23    208s] (I)       After initializing earlyGlobalRoute syMemory usage = 1379.0 MB
[01/06 12:12:23    208s] (I)       Loading and dumping file time : 0.18 seconds
[01/06 12:12:23    208s] (I)       ============= Initialization =============
[01/06 12:12:23    208s] (I)       totalPins=51145  totalGlobalPin=50375 (98.49%)
[01/06 12:12:23    208s] (I)       total 2D Cap : 1497348 = (618832 H, 878516 V)
[01/06 12:12:23    208s] (I)       numBigBoxes = 0
[01/06 12:12:23    208s] [NR-eGR] Layer group 1: route 14114 net(s) in layer range [2, 8]
[01/06 12:12:23    208s] (I)       ============  Phase 1a Route ============
[01/06 12:12:23    209s] (I)       Phase 1a runs 0.04 seconds
[01/06 12:12:23    209s] (I)       Usage: 138042 = (66932 H, 71110 V) = (10.82% H, 8.09% V) = (2.142e+05um H, 2.276e+05um V)
[01/06 12:12:23    209s] (I)       
[01/06 12:12:23    209s] (I)       ============  Phase 1b Route ============
[01/06 12:12:23    209s] (I)       Usage: 138042 = (66932 H, 71110 V) = (10.82% H, 8.09% V) = (2.142e+05um H, 2.276e+05um V)
[01/06 12:12:23    209s] (I)       
[01/06 12:12:23    209s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.417344e+05um
[01/06 12:12:23    209s] (I)       ============  Phase 1c Route ============
[01/06 12:12:23    209s] (I)       Usage: 138042 = (66932 H, 71110 V) = (10.82% H, 8.09% V) = (2.142e+05um H, 2.276e+05um V)
[01/06 12:12:23    209s] (I)       
[01/06 12:12:23    209s] (I)       ============  Phase 1d Route ============
[01/06 12:12:23    209s] (I)       Usage: 138042 = (66932 H, 71110 V) = (10.82% H, 8.09% V) = (2.142e+05um H, 2.276e+05um V)
[01/06 12:12:23    209s] (I)       
[01/06 12:12:23    209s] (I)       ============  Phase 1e Route ============
[01/06 12:12:23    209s] (I)       Phase 1e runs 0.00 seconds
[01/06 12:12:23    209s] (I)       Usage: 138042 = (66932 H, 71110 V) = (10.82% H, 8.09% V) = (2.142e+05um H, 2.276e+05um V)
[01/06 12:12:23    209s] (I)       
[01/06 12:12:23    209s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.417344e+05um
[01/06 12:12:23    209s] [NR-eGR] 
[01/06 12:12:23    209s] (I)       ============  Phase 1l Route ============
[01/06 12:12:23    209s] (I)       Phase 1l runs 0.05 seconds
[01/06 12:12:24    209s] (I)       
[01/06 12:12:24    209s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[01/06 12:12:24    209s] [NR-eGR]                OverCon         OverCon         OverCon            
[01/06 12:12:24    209s] [NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[01/06 12:12:24    209s] [NR-eGR] Layer            (1-2)           (3-4)           (5-5)    OverCon 
[01/06 12:12:24    209s] [NR-eGR] ------------------------------------------------------------------
[01/06 12:12:24    209s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[01/06 12:12:24    209s] [NR-eGR] Layer2       2( 0.01%)       0( 0.00%)       0( 0.00%)   ( 0.01%) 
[01/06 12:12:24    209s] [NR-eGR] Layer3     195( 0.63%)       9( 0.03%)       0( 0.00%)   ( 0.65%) 
[01/06 12:12:24    209s] [NR-eGR] Layer4      24( 0.08%)       0( 0.00%)       0( 0.00%)   ( 0.08%) 
[01/06 12:12:24    209s] [NR-eGR] Layer5       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[01/06 12:12:24    209s] [NR-eGR] Layer6       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[01/06 12:12:24    209s] [NR-eGR] Layer7       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[01/06 12:12:24    209s] [NR-eGR] Layer8       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[01/06 12:12:24    209s] [NR-eGR] ------------------------------------------------------------------
[01/06 12:12:24    209s] [NR-eGR] Total      221( 0.10%)       9( 0.00%)       0( 0.00%)   ( 0.10%) 
[01/06 12:12:24    209s] [NR-eGR] 
[01/06 12:12:24    209s] (I)       Total Global Routing Runtime: 0.18 seconds
[01/06 12:12:24    209s] (I)       total 2D Cap : 1497702 = (618832 H, 878870 V)
[01/06 12:12:24    209s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[01/06 12:12:24    209s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[01/06 12:12:24    209s] (I)       ============= track Assignment ============
[01/06 12:12:24    209s] (I)       extract Global 3D Wires
[01/06 12:12:24    209s] (I)       Extract Global WL : time=0.00
[01/06 12:12:24    209s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[01/06 12:12:24    209s] (I)       Initialization real time=0.00 seconds
[01/06 12:12:24    209s] (I)       Run Multi-thread track assignment
[01/06 12:12:24    209s] (I)       merging nets...
[01/06 12:12:24    209s] (I)       merging nets done
[01/06 12:12:24    209s] (I)       Kernel real time=0.37 seconds
[01/06 12:12:24    209s] (I)       End Greedy Track Assignment
[01/06 12:12:24    209s] [NR-eGR] --------------------------------------------------------------------------
[01/06 12:12:24    209s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 51085
[01/06 12:12:24    209s] [NR-eGR] Layer2(metal2)(V) length: 1.763683e+05um, number of vias: 74260
[01/06 12:12:24    209s] [NR-eGR] Layer3(metal3)(H) length: 1.811844e+05um, number of vias: 6797
[01/06 12:12:24    209s] [NR-eGR] Layer4(metal4)(V) length: 5.722126e+04um, number of vias: 4414
[01/06 12:12:24    209s] [NR-eGR] Layer5(metal5)(H) length: 3.751578e+04um, number of vias: 503
[01/06 12:12:24    209s] [NR-eGR] Layer6(metal6)(V) length: 4.864798e+03um, number of vias: 33
[01/06 12:12:24    209s] [NR-eGR] Layer7(metal7)(H) length: 2.940000e+02um, number of vias: 12
[01/06 12:12:24    209s] [NR-eGR] Layer8(metal8)(V) length: 4.880000e+01um, number of vias: 0
[01/06 12:12:24    209s] [NR-eGR] Total length: 4.574973e+05um, number of vias: 137104
[01/06 12:12:24    209s] [NR-eGR] --------------------------------------------------------------------------
[01/06 12:12:24    209s] [NR-eGR] Total clock nets wire length: 1.926900e+04um 
[01/06 12:12:24    209s] [NR-eGR] --------------------------------------------------------------------------
[01/06 12:12:24    209s] [NR-eGR] End Peak syMemory usage = 1364.7 MB
[01/06 12:12:24    209s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.86 seconds
[01/06 12:12:24    209s] Extraction called for design 'FFT' of instances=23587 and nets=14228 using extraction engine 'preRoute' .
[01/06 12:12:24    209s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/06 12:12:24    209s] Type 'man IMPEXT-3530' for more detail.
[01/06 12:12:24    209s] PreRoute RC Extraction called for design FFT.
[01/06 12:12:24    209s] RC Extraction called in multi-corner(2) mode.
[01/06 12:12:24    209s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[01/06 12:12:24    209s] Type 'man IMPEXT-6197' for more detail.
[01/06 12:12:24    209s] RCMode: PreRoute
[01/06 12:12:24    209s]       RC Corner Indexes            0       1   
[01/06 12:12:24    209s] Capacitance Scaling Factor   : 1.00000 1.00000 
[01/06 12:12:24    209s] Resistance Scaling Factor    : 1.00000 1.00000 
[01/06 12:12:24    209s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[01/06 12:12:24    209s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[01/06 12:12:24    209s] Shrink Factor                : 1.00000
[01/06 12:12:24    209s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/06 12:12:24    209s] Updating RC grid for preRoute extraction ...
[01/06 12:12:24    209s] Initializing multi-corner resistance tables ...
[01/06 12:12:25    209s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1364.711M)
[01/06 12:12:25    209s] #################################################################################
[01/06 12:12:25    209s] # Design Stage: PreRoute
[01/06 12:12:25    209s] # Design Name: FFT
[01/06 12:12:25    209s] # Design Mode: 90nm
[01/06 12:12:25    209s] # Analysis Mode: MMMC Non-OCV 
[01/06 12:12:25    209s] # Parasitics Mode: No SPEF/RCDB
[01/06 12:12:25    209s] # Signoff Settings: SI Off 
[01/06 12:12:25    209s] #################################################################################
[01/06 12:12:26    210s] AAE_INFO: 1 threads acquired from CTE.
[01/06 12:12:26    210s] Calculate delays in BcWc mode...
[01/06 12:12:26    210s] Topological Sorting (REAL = 0:00:00.0, MEM = 1360.7M, InitMEM = 1360.7M)
[01/06 12:12:26    210s] Start delay calculation (fullDC) (1 T). (MEM=1360.71)
[01/06 12:12:26    210s] End AAE Lib Interpolated Model. (MEM=1377.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/06 12:12:30    213s] Total number of fetched objects 16111
[01/06 12:12:30    214s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/06 12:12:30    214s] End delay calculation. (MEM=1434.28 CPU=0:00:03.1 REAL=0:00:04.0)
[01/06 12:12:30    214s] End delay calculation (fullDC). (MEM=1434.28 CPU=0:00:03.4 REAL=0:00:04.0)
[01/06 12:12:30    214s] *** CDM Built up (cpu=0:00:04.1  real=0:00:05.0  mem= 1434.3M) ***
[01/06 12:12:32    215s] Deleting Lib Analyzer.
[01/06 12:12:32    215s] Begin: GigaOpt high fanout net optimization
[01/06 12:12:32    215s] Info: 1 clock net  excluded from IPO operation.
[01/06 12:12:32    215s] PhyDesignGrid: maxLocalDensity 0.98
[01/06 12:12:32    215s] ### Creating PhyDesignMc. totSessionCpu=0:03:36 mem=1434.3M
[01/06 12:12:32    215s] #spOpts: mergeVia=F 
[01/06 12:12:32    215s] Core basic site is core
[01/06 12:12:32    215s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/06 12:12:33    215s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:36 mem=1434.3M
[01/06 12:12:33    216s] 
[01/06 12:12:33    216s] Creating Lib Analyzer ...
[01/06 12:12:33    216s] Total number of usable buffers from Lib Analyzer: 20 ( BUFEHD BUFDHD BUFCKEHD BUFCHD BUFHHD BUFGHD BUFIHD BUFCKHHD BUFCKGHD BUFJHD BUFCKIHD BUFKHD BUFCKJHD BUFLHD BUFMHD BUFCKKHD BUFNHD BUFCKMHD BUFCKNHD BUFQHD)
[01/06 12:12:33    216s] Total number of usable inverters from Lib Analyzer: 20 ( INVDHD INVCKDHD INVCHD INVGHD INVCKGHD INVHHD INVCKHHD INVJHD INVCKIHD INVCKJHD INVKHD INVCKKHD INVLHD INVCKLHD INVMHD INVCKMHD INVNHD INVCKNHD INVCKQHD INVQHD)
[01/06 12:12:33    216s] Total number of usable delay cells from Lib Analyzer: 4 ( DELDKHD DELCKHD DELBKHD DELAKHD)
[01/06 12:12:33    216s] 
[01/06 12:12:36    219s] Creating Lib Analyzer, finished. 
[01/06 12:12:36    219s] 
[01/06 12:12:36    219s] #optDebug: {2, 1.000, 0.8500} {3, 0.833, 0.8500} {4, 0.667, 0.8500} {5, 0.500, 0.8390} {6, 0.167, 0.4651} {7, 0.167, 0.4651} {8, 0.083, 0.3895} 
[01/06 12:12:36    219s] ### Creating LA Mngr. totSessionCpu=0:03:40 mem=1434.3M
[01/06 12:12:36    219s] ### Creating LA Mngr, finished. totSessionCpu=0:03:40 mem=1434.3M
[01/06 12:12:39    221s] +----------+---------+--------+---------+------------+--------+
[01/06 12:12:39    221s] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[01/06 12:12:39    221s] +----------+---------+--------+---------+------------+--------+
[01/06 12:12:39    221s] |    88.67%|        -|  -2.184|-2251.201|   0:00:00.0| 1510.6M|
[01/06 12:12:39    221s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/06 12:12:41    223s] Info: violation cost 1.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 1.000000, glitch 0.000000)
[01/06 12:12:41    223s] |    88.83%|       34|  -0.439|  -71.910|   0:00:02.0| 1510.6M|
[01/06 12:12:41    223s] +----------+---------+--------+---------+------------+--------+
[01/06 12:12:41    223s] 
[01/06 12:12:41    223s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:02.0 real=0:00:02.0 mem=1510.6M) ***
[01/06 12:12:41    223s] 
[01/06 12:12:41    223s] ###############################################################################
[01/06 12:12:41    223s] #
[01/06 12:12:41    223s] #  Large fanout net report:  
[01/06 12:12:41    223s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[01/06 12:12:41    223s] #     - current density: 88.83
[01/06 12:12:41    223s] #
[01/06 12:12:41    223s] #  List of high fanout nets:
[01/06 12:12:41    223s] #        Net(1):  shift_16/n2344: (fanouts = 177)
[01/06 12:12:41    223s] #
[01/06 12:12:41    223s] ###############################################################################
[01/06 12:12:41    223s] **** Begin NDR-Layer Usage Statistics ****
[01/06 12:12:41    223s] 0 Ndr or Layer constraints added by optimization 
[01/06 12:12:41    223s] **** End NDR-Layer Usage Statistics ****
[01/06 12:12:41    223s] 
[01/06 12:12:41    223s] 
[01/06 12:12:41    223s] =======================================================================
[01/06 12:12:41    223s]                 Reasons for remaining drv violations
[01/06 12:12:41    223s] =======================================================================
[01/06 12:12:41    223s] *info: Total 1 net(s) were new nets created by previous iteration of DRV buffering. More iteration of DRV fixing may or may not fix the violation.
[01/06 12:12:41    223s] 
[01/06 12:12:41    223s] End: GigaOpt high fanout net optimization
[01/06 12:12:41    223s] Begin: GigaOpt DRV Optimization
[01/06 12:12:42    223s] Info: 1 clock net  excluded from IPO operation.
[01/06 12:12:42    223s] PhyDesignGrid: maxLocalDensity 3.00
[01/06 12:12:42    223s] ### Creating PhyDesignMc. totSessionCpu=0:03:44 mem=1491.5M
[01/06 12:12:42    223s] #spOpts: mergeVia=F 
[01/06 12:12:42    223s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:44 mem=1491.5M
[01/06 12:12:42    224s] 
[01/06 12:12:42    224s] #optDebug: {2, 1.000, 0.8500} {3, 0.833, 0.8500} {4, 0.667, 0.8500} {5, 0.500, 0.8390} {6, 0.167, 0.4651} {7, 0.167, 0.4651} {8, 0.083, 0.3895} 
[01/06 12:12:42    224s] ### Creating LA Mngr. totSessionCpu=0:03:44 mem=1491.5M
[01/06 12:12:42    224s] ### Creating LA Mngr, finished. totSessionCpu=0:03:44 mem=1491.5M
[01/06 12:12:45    226s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/06 12:12:45    226s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[01/06 12:12:45    226s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/06 12:12:45    226s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[01/06 12:12:45    226s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/06 12:12:45    226s] Info: violation cost 1708.237427 (cap = 40.542423, tran = 1662.695190, len = 0.000000, fanout load = 0.000000, fanout count = 5.000000, glitch 0.000000)
[01/06 12:12:45    226s] |   119|  3987|    -2.01|   136|   136|    -0.56|     0|     0|     0|     0|    -0.44|   -71.91|       0|       0|       0|  88.83|          |         |
[01/06 12:12:50    230s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/06 12:12:51    230s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.44|   -73.43|      24|       0|     127|  88.91| 0:00:05.0|  1514.6M|
[01/06 12:12:51    230s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/06 12:12:51    230s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.44|   -73.43|       0|       0|       0|  88.91| 0:00:00.0|  1514.6M|
[01/06 12:12:51    230s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/06 12:12:51    230s] **** Begin NDR-Layer Usage Statistics ****
[01/06 12:12:51    230s] 0 Ndr or Layer constraints added by optimization 
[01/06 12:12:51    230s] **** End NDR-Layer Usage Statistics ****
[01/06 12:12:51    230s] 
[01/06 12:12:51    230s] *** Finish DRV Fixing (cpu=0:00:04.7 real=0:00:07.0 mem=1514.6M) ***
[01/06 12:12:51    230s] 
[01/06 12:12:51    230s] End: GigaOpt DRV Optimization
[01/06 12:12:51    230s] GigaOpt DRV: restore maxLocalDensity to 0.98
[01/06 12:12:51    230s] **optDesign ... cpu = 0:00:52, real = 0:01:07, mem = 812.2M, totSessionCpu=0:03:51 **
[01/06 12:12:51    230s] Deleting Lib Analyzer.
[01/06 12:12:51    230s] Begin: GigaOpt Global Optimization
[01/06 12:12:51    230s] *info: use new DP (enabled)
[01/06 12:12:51    230s] Info: 1 clock net  excluded from IPO operation.
[01/06 12:12:51    230s] PhyDesignGrid: maxLocalDensity 1.20
[01/06 12:12:51    230s] ### Creating PhyDesignMc. totSessionCpu=0:03:51 mem=1378.6M
[01/06 12:12:51    230s] #spOpts: mergeVia=F 
[01/06 12:12:51    230s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:51 mem=1378.6M
[01/06 12:12:51    231s] 
[01/06 12:12:51    231s] Creating Lib Analyzer ...
[01/06 12:12:52    231s] Total number of usable buffers from Lib Analyzer: 20 ( BUFEHD BUFDHD BUFCKEHD BUFCHD BUFHHD BUFGHD BUFIHD BUFCKHHD BUFCKGHD BUFJHD BUFCKIHD BUFKHD BUFCKJHD BUFLHD BUFMHD BUFCKKHD BUFNHD BUFCKMHD BUFCKNHD BUFQHD)
[01/06 12:12:52    231s] Total number of usable inverters from Lib Analyzer: 20 ( INVDHD INVCKDHD INVCHD INVGHD INVCKGHD INVHHD INVCKHHD INVJHD INVCKIHD INVCKJHD INVKHD INVCKKHD INVLHD INVCKLHD INVMHD INVCKMHD INVNHD INVCKNHD INVCKQHD INVQHD)
[01/06 12:12:52    231s] Total number of usable delay cells from Lib Analyzer: 4 ( DELDKHD DELCKHD DELBKHD DELAKHD)
[01/06 12:12:52    231s] 
[01/06 12:12:55    234s] Creating Lib Analyzer, finished. 
[01/06 12:12:55    234s] 
[01/06 12:12:55    234s] #optDebug: {2, 1.000, 0.8500} {3, 0.833, 0.8500} {4, 0.667, 0.8500} {5, 0.500, 0.8500} {6, 0.167, 0.5814} {7, 0.167, 0.5814} {8, 0.083, 0.4869} 
[01/06 12:12:55    234s] ### Creating LA Mngr. totSessionCpu=0:03:54 mem=1378.6M
[01/06 12:12:55    234s] ### Creating LA Mngr, finished. totSessionCpu=0:03:54 mem=1378.6M
[01/06 12:13:02    239s] *info: 1 clock net excluded
[01/06 12:13:02    239s] *info: 2 special nets excluded.
[01/06 12:13:02    239s] *info: 114 no-driver nets excluded.
[01/06 12:13:06    242s] ** GigaOpt Global Opt WNS Slack -0.435  TNS Slack -73.431 
[01/06 12:13:06    242s] +--------+--------+----------+------------+--------+----------+---------+--------------------------------+
[01/06 12:13:06    242s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|           End Point            |
[01/06 12:13:06    242s] +--------+--------+----------+------------+--------+----------+---------+--------------------------------+
[01/06 12:13:06    242s] |  -0.435| -73.431|    88.91%|   0:00:00.0| 1534.1M|        SS|  default| clk_r_REG393_S11/D             |
[01/06 12:13:10    244s] |  -0.165|  -9.248|    88.95%|   0:00:04.0| 1544.6M|        SS|  default| clk_r_REG26_S14/D              |
[01/06 12:13:10    244s] |  -0.107|  -4.477|    88.97%|   0:00:00.0| 1544.6M|        SS|  default| clk_r_REG26_S14/D              |
[01/06 12:13:10    244s] |  -0.107|  -4.477|    88.97%|   0:00:00.0| 1544.6M|        SS|  default| clk_r_REG26_S14/D              |
[01/06 12:13:10    245s] |   0.000|   0.000|    88.97%|   0:00:00.0| 1544.6M|        NA|       NA| NA                             |
[01/06 12:13:10    245s] +--------+--------+----------+------------+--------+----------+---------+--------------------------------+
[01/06 12:13:10    245s] 
[01/06 12:13:10    245s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:03.1 real=0:00:04.0 mem=1544.6M) ***
[01/06 12:13:10    245s] 
[01/06 12:13:10    245s] *** Finish pre-CTS Setup Fixing (cpu=0:00:03.1 real=0:00:04.0 mem=1544.6M) ***
[01/06 12:13:11    245s] **** Begin NDR-Layer Usage Statistics ****
[01/06 12:13:11    245s] 0 Ndr or Layer constraints added by optimization 
[01/06 12:13:11    245s] **** End NDR-Layer Usage Statistics ****
[01/06 12:13:11    245s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[01/06 12:13:11    245s] End: GigaOpt Global Optimization
[01/06 12:13:11    245s] 
[01/06 12:13:11    245s] Active setup views:
[01/06 12:13:11    245s]  SS
[01/06 12:13:11    245s]   Dominating endpoints: 0
[01/06 12:13:11    245s]   Dominating TNS: -0.000
[01/06 12:13:11    245s] 
[01/06 12:13:11    245s] *** Timing NOT met, worst failing slack is 0.000
[01/06 12:13:11    245s] *** Check timing (0:00:00.0)
[01/06 12:13:11    245s] Deleting Lib Analyzer.
[01/06 12:13:11    245s] Info: 1 clock net  excluded from IPO operation.
[01/06 12:13:11    245s] ### Creating LA Mngr. totSessionCpu=0:04:05 mem=1393.1M
[01/06 12:13:11    245s] ### Creating LA Mngr, finished. totSessionCpu=0:04:05 mem=1393.1M
[01/06 12:13:11    245s] **INFO: Flow update: Design is easy to close.
[01/06 12:13:11    245s] setup target slack: 0.1
[01/06 12:13:11    245s] extra slack: 0.1
[01/06 12:13:11    245s] std delay: 0.0288
[01/06 12:13:11    245s] real setup target slack: 0.0288
[01/06 12:13:11    245s] PhyDesignGrid: maxLocalDensity 0.98
[01/06 12:13:11    245s] ### Creating PhyDesignMc. totSessionCpu=0:04:06 mem=1391.1M
[01/06 12:13:12    245s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:06 mem=1391.1M
[01/06 12:13:12    246s] incrSKP preserve mode is on...
[01/06 12:13:12    246s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[01/06 12:13:12    246s] [NR-eGR] Started earlyGlobalRoute kernel
[01/06 12:13:12    246s] [NR-eGR] Initial Peak syMemory usage = 1391.1 MB
[01/06 12:13:12    246s] (I)       Reading DB...
[01/06 12:13:12    246s] (I)       before initializing RouteDB syMemory usage = 1401.6 MB
[01/06 12:13:12    246s] (I)       congestionReportName   : 
[01/06 12:13:12    246s] (I)       layerRangeFor2DCongestion : 
[01/06 12:13:12    246s] (I)       buildTerm2TermWires    : 0
[01/06 12:13:12    246s] (I)       doTrackAssignment      : 1
[01/06 12:13:12    246s] (I)       dumpBookshelfFiles     : 0
[01/06 12:13:12    246s] (I)       numThreads             : 1
[01/06 12:13:12    246s] (I)       bufferingAwareRouting  : false
[01/06 12:13:12    246s] [NR-eGR] honorMsvRouteConstraint: false
[01/06 12:13:12    246s] (I)       honorPin               : false
[01/06 12:13:12    246s] (I)       honorPinGuide          : true
[01/06 12:13:12    246s] (I)       honorPartition         : false
[01/06 12:13:12    246s] (I)       allowPartitionCrossover: false
[01/06 12:13:12    246s] (I)       honorSingleEntry       : true
[01/06 12:13:12    246s] (I)       honorSingleEntryStrong : true
[01/06 12:13:12    246s] (I)       handleViaSpacingRule   : false
[01/06 12:13:12    246s] (I)       handleEolSpacingRule   : false
[01/06 12:13:12    246s] (I)       PDConstraint           : none
[01/06 12:13:12    246s] (I)       expBetterNDRHandling   : false
[01/06 12:13:12    246s] [NR-eGR] honorClockSpecNDR      : 0
[01/06 12:13:12    246s] (I)       routingEffortLevel     : 3
[01/06 12:13:12    246s] (I)       effortLevel            : standard
[01/06 12:13:12    246s] [NR-eGR] minRouteLayer          : 2
[01/06 12:13:12    246s] [NR-eGR] maxRouteLayer          : 127
[01/06 12:13:12    246s] (I)       relaxedTopLayerCeiling : 127
[01/06 12:13:12    246s] (I)       relaxedBottomLayerFloor: 2
[01/06 12:13:12    246s] (I)       numRowsPerGCell        : 1
[01/06 12:13:12    246s] (I)       speedUpLargeDesign     : 0
[01/06 12:13:12    246s] (I)       multiThreadingTA       : 1
[01/06 12:13:12    246s] (I)       blkAwareLayerSwitching : 1
[01/06 12:13:12    246s] (I)       optimizationMode       : false
[01/06 12:13:12    246s] (I)       routeSecondPG          : false
[01/06 12:13:12    246s] (I)       scenicRatioForLayerRelax: 0.00
[01/06 12:13:12    246s] (I)       detourLimitForLayerRelax: 0.00
[01/06 12:13:12    246s] (I)       punchThroughDistance   : 500.00
[01/06 12:13:12    246s] (I)       scenicBound            : 1.15
[01/06 12:13:12    246s] (I)       maxScenicToAvoidBlk    : 100.00
[01/06 12:13:12    246s] (I)       source-to-sink ratio   : 0.00
[01/06 12:13:12    246s] (I)       targetCongestionRatioH : 1.00
[01/06 12:13:12    246s] (I)       targetCongestionRatioV : 1.00
[01/06 12:13:12    246s] (I)       layerCongestionRatio   : 0.70
[01/06 12:13:12    246s] (I)       m1CongestionRatio      : 0.10
[01/06 12:13:12    246s] (I)       m2m3CongestionRatio    : 0.70
[01/06 12:13:12    246s] (I)       localRouteEffort       : 1.00
[01/06 12:13:12    246s] (I)       numSitesBlockedByOneVia: 8.00
[01/06 12:13:12    246s] (I)       supplyScaleFactorH     : 1.00
[01/06 12:13:12    246s] (I)       supplyScaleFactorV     : 1.00
[01/06 12:13:12    246s] (I)       highlight3DOverflowFactor: 0.00
[01/06 12:13:12    246s] (I)       doubleCutViaModelingRatio: 0.00
[01/06 12:13:12    246s] (I)       routeVias              : 
[01/06 12:13:12    246s] (I)       readTROption           : true
[01/06 12:13:12    246s] (I)       extraSpacingFactor     : 1.00
[01/06 12:13:12    246s] [NR-eGR] numTracksPerClockWire  : 0
[01/06 12:13:12    246s] (I)       routeSelectedNetsOnly  : false
[01/06 12:13:12    246s] (I)       clkNetUseMaxDemand     : false
[01/06 12:13:12    246s] (I)       extraDemandForClocks   : 0
[01/06 12:13:12    246s] (I)       steinerRemoveLayers    : false
[01/06 12:13:12    246s] (I)       demoteLayerScenicScale : 1.00
[01/06 12:13:12    246s] (I)       nonpreferLayerCostScale : 100.00
[01/06 12:13:12    246s] (I)       similarTopologyRoutingFast : false
[01/06 12:13:12    246s] (I)       spanningTreeRefinement : false
[01/06 12:13:12    246s] (I)       spanningTreeRefinementAlpha : 0.50
[01/06 12:13:12    246s] (I)       starting read tracks
[01/06 12:13:12    246s] (I)       build grid graph
[01/06 12:13:12    246s] (I)       build grid graph start
[01/06 12:13:12    246s] [NR-eGR] Layer1 has no routable track
[01/06 12:13:12    246s] [NR-eGR] Layer2 has single uniform track structure
[01/06 12:13:12    246s] [NR-eGR] Layer3 has single uniform track structure
[01/06 12:13:12    246s] [NR-eGR] Layer4 has single uniform track structure
[01/06 12:13:12    246s] [NR-eGR] Layer5 has single uniform track structure
[01/06 12:13:12    246s] [NR-eGR] Layer6 has single uniform track structure
[01/06 12:13:12    246s] [NR-eGR] Layer7 has single uniform track structure
[01/06 12:13:12    246s] [NR-eGR] Layer8 has single uniform track structure
[01/06 12:13:12    246s] (I)       build grid graph end
[01/06 12:13:12    246s] (I)       numViaLayers=8
[01/06 12:13:12    246s] (I)       Reading via VIA12_VV for layer: 0 
[01/06 12:13:12    246s] (I)       Reading via VIA23_VH for layer: 1 
[01/06 12:13:12    246s] (I)       Reading via VIA34_VH for layer: 2 
[01/06 12:13:12    246s] (I)       Reading via VIA45_VH for layer: 3 
[01/06 12:13:12    246s] (I)       Reading via VIA56_VH for layer: 4 
[01/06 12:13:12    246s] (I)       Reading via VIA67_Def for layer: 5 
[01/06 12:13:12    246s] (I)       Reading via VIA78_Def for layer: 6 
[01/06 12:13:12    246s] (I)       end build via table
[01/06 12:13:12    246s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=1936 numBumpBlks=0 numBoundaryFakeBlks=0
[01/06 12:13:12    246s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[01/06 12:13:12    246s] (I)       readDataFromPlaceDB
[01/06 12:13:12    246s] (I)       Read net information..
[01/06 12:13:12    246s] [NR-eGR] Read numTotalNets=14178  numIgnoredNets=0
[01/06 12:13:12    246s] (I)       Read testcase time = 0.000 seconds
[01/06 12:13:12    246s] 
[01/06 12:13:12    246s] (I)       read default dcut vias
[01/06 12:13:12    246s] (I)       Reading via VIA12_DC_RIGHT for layer: 0 
[01/06 12:13:12    246s] (I)       Reading via VIA23_DC_RIGHT for layer: 1 
[01/06 12:13:12    246s] (I)       Reading via VIA34_DC_RIGHT for layer: 2 
[01/06 12:13:12    246s] (I)       Reading via VIA45_DC_RIGHT for layer: 3 
[01/06 12:13:12    246s] (I)       Reading via VIA56_DC_RIGHT for layer: 4 
[01/06 12:13:12    246s] (I)       Reading via VIA67_DC_RIGHT for layer: 5 
[01/06 12:13:12    246s] (I)       Reading via VIA78_DC_RIGHT for layer: 6 
[01/06 12:13:12    246s] (I)       build grid graph start
[01/06 12:13:12    246s] (I)       build grid graph end
[01/06 12:13:12    246s] (I)       Model blockage into capacity
[01/06 12:13:12    246s] (I)       Read numBlocks=1936  numPreroutedWires=0  numCapScreens=0
[01/06 12:13:12    246s] (I)       blocked area on Layer1 : 0  (0.00%)
[01/06 12:13:12    246s] (I)       blocked area on Layer2 : 2961302400  (0.89%)
[01/06 12:13:12    246s] (I)       blocked area on Layer3 : 47535539200  (14.25%)
[01/06 12:13:12    246s] (I)       blocked area on Layer4 : 45127840000  (13.53%)
[01/06 12:13:12    246s] (I)       blocked area on Layer5 : 0  (0.00%)
[01/06 12:13:12    246s] (I)       blocked area on Layer6 : 0  (0.00%)
[01/06 12:13:12    246s] (I)       blocked area on Layer7 : 0  (0.00%)
[01/06 12:13:12    246s] (I)       blocked area on Layer8 : 0  (0.00%)
[01/06 12:13:12    246s] (I)       Modeling time = 0.000 seconds
[01/06 12:13:12    246s] 
[01/06 12:13:12    246s] (I)       Number of ignored nets = 0
[01/06 12:13:12    246s] (I)       Number of fixed nets = 0.  Ignored: Yes
[01/06 12:13:12    246s] (I)       Number of clock nets = 1.  Ignored: No
[01/06 12:13:12    246s] (I)       Number of analog nets = 0.  Ignored: Yes
[01/06 12:13:12    246s] (I)       Number of special nets = 0.  Ignored: Yes
[01/06 12:13:12    246s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[01/06 12:13:12    246s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[01/06 12:13:12    246s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[01/06 12:13:12    246s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[01/06 12:13:12    246s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/06 12:13:12    246s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/06 12:13:12    246s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1403.8 MB
[01/06 12:13:12    246s] (I)       Ndr track 0 does not exist
[01/06 12:13:12    246s] (I)       Layer1  viaCost=300.00
[01/06 12:13:12    246s] (I)       Layer2  viaCost=100.00
[01/06 12:13:12    246s] (I)       Layer3  viaCost=100.00
[01/06 12:13:12    246s] (I)       Layer4  viaCost=100.00
[01/06 12:13:12    246s] (I)       Layer5  viaCost=100.00
[01/06 12:13:12    246s] (I)       Layer6  viaCost=200.00
[01/06 12:13:12    246s] (I)       Layer7  viaCost=100.00
[01/06 12:13:12    246s] (I)       ---------------------Grid Graph Info--------------------
[01/06 12:13:12    246s] (I)       routing area        :  (0, 0) - (580800, 574400)
[01/06 12:13:12    246s] (I)       core area           :  (20000, 20000) - (560800, 554400)
[01/06 12:13:12    246s] (I)       Site Width          :   400  (dbu)
[01/06 12:13:12    246s] (I)       Row Height          :  3200  (dbu)
[01/06 12:13:12    246s] (I)       GCell Width         :  3200  (dbu)
[01/06 12:13:12    246s] (I)       GCell Height        :  3200  (dbu)
[01/06 12:13:12    246s] (I)       grid                :   182   180     8
[01/06 12:13:12    246s] (I)       vertical capacity   :     0  3200     0  3200     0  3200     0  3200
[01/06 12:13:12    246s] (I)       horizontal capacity :     0     0  3200     0  3200     0  3200     0
[01/06 12:13:12    246s] (I)       Default wire width  :   160   200   200   200   200   200   400   400
[01/06 12:13:12    246s] (I)       Default wire space  :   160   200   200   200   200   200   400   400
[01/06 12:13:12    246s] (I)       Default pitch size  :   320   400   400   400   400   400   800   800
[01/06 12:13:12    246s] (I)       First Track Coord   :     0   200   200   200   200   200   400   400
[01/06 12:13:12    246s] (I)       Num tracks per GCell: 10.00  8.00  8.00  8.00  8.00  8.00  4.00  4.00
[01/06 12:13:12    246s] (I)       Total num of tracks :     0  1452  1436  1452  1436  1452   718   726
[01/06 12:13:12    246s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[01/06 12:13:12    246s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[01/06 12:13:12    246s] (I)       --------------------------------------------------------
[01/06 12:13:12    246s] 
[01/06 12:13:12    246s] [NR-eGR] ============ Routing rule table ============
[01/06 12:13:12    246s] [NR-eGR] Rule id 0. Nets 14178 
[01/06 12:13:12    246s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[01/06 12:13:12    246s] [NR-eGR] Pitch:  L1=320  L2=400  L3=400  L4=400  L5=400  L6=400  L7=800  L8=800
[01/06 12:13:12    246s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[01/06 12:13:12    246s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[01/06 12:13:12    246s] [NR-eGR] ========================================
[01/06 12:13:12    246s] [NR-eGR] 
[01/06 12:13:12    246s] (I)       After initializing earlyGlobalRoute syMemory usage = 1403.8 MB
[01/06 12:13:12    246s] (I)       Loading and dumping file time : 0.15 seconds
[01/06 12:13:13    246s] (I)       ============= Initialization =============
[01/06 12:13:13    246s] (I)       totalPins=51273  totalGlobalPin=50458 (98.41%)
[01/06 12:13:13    246s] (I)       total 2D Cap : 1497348 = (618832 H, 878516 V)
[01/06 12:13:13    246s] [NR-eGR] Layer group 1: route 14178 net(s) in layer range [2, 8]
[01/06 12:13:13    246s] (I)       ============  Phase 1a Route ============
[01/06 12:13:13    246s] (I)       Phase 1a runs 0.04 seconds
[01/06 12:13:13    246s] (I)       Usage: 136849 = (66275 H, 70574 V) = (10.71% H, 8.03% V) = (2.121e+05um H, 2.258e+05um V)
[01/06 12:13:13    246s] (I)       
[01/06 12:13:13    246s] (I)       ============  Phase 1b Route ============
[01/06 12:13:13    246s] (I)       Usage: 136849 = (66275 H, 70574 V) = (10.71% H, 8.03% V) = (2.121e+05um H, 2.258e+05um V)
[01/06 12:13:13    246s] (I)       
[01/06 12:13:13    246s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.379168e+05um
[01/06 12:13:13    246s] (I)       ============  Phase 1c Route ============
[01/06 12:13:13    246s] (I)       Usage: 136849 = (66275 H, 70574 V) = (10.71% H, 8.03% V) = (2.121e+05um H, 2.258e+05um V)
[01/06 12:13:13    246s] (I)       
[01/06 12:13:13    246s] (I)       ============  Phase 1d Route ============
[01/06 12:13:13    246s] (I)       Usage: 136849 = (66275 H, 70574 V) = (10.71% H, 8.03% V) = (2.121e+05um H, 2.258e+05um V)
[01/06 12:13:13    246s] (I)       
[01/06 12:13:13    246s] (I)       ============  Phase 1e Route ============
[01/06 12:13:13    246s] (I)       Phase 1e runs 0.00 seconds
[01/06 12:13:13    246s] (I)       Usage: 136849 = (66275 H, 70574 V) = (10.71% H, 8.03% V) = (2.121e+05um H, 2.258e+05um V)
[01/06 12:13:13    246s] (I)       
[01/06 12:13:13    246s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.379168e+05um
[01/06 12:13:13    246s] [NR-eGR] 
[01/06 12:13:13    246s] (I)       ============  Phase 1l Route ============
[01/06 12:13:13    246s] (I)       Phase 1l runs 0.06 seconds
[01/06 12:13:13    246s] (I)       
[01/06 12:13:13    246s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[01/06 12:13:13    246s] [NR-eGR]                OverCon         OverCon         OverCon            
[01/06 12:13:13    246s] [NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[01/06 12:13:13    246s] [NR-eGR] Layer            (1-2)           (3-4)           (5-5)    OverCon 
[01/06 12:13:13    246s] [NR-eGR] ------------------------------------------------------------------
[01/06 12:13:13    246s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[01/06 12:13:13    246s] [NR-eGR] Layer2       2( 0.01%)       0( 0.00%)       0( 0.00%)   ( 0.01%) 
[01/06 12:13:13    246s] [NR-eGR] Layer3     183( 0.59%)       8( 0.03%)       0( 0.00%)   ( 0.61%) 
[01/06 12:13:13    246s] [NR-eGR] Layer4      21( 0.07%)       0( 0.00%)       0( 0.00%)   ( 0.07%) 
[01/06 12:13:13    246s] [NR-eGR] Layer5       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[01/06 12:13:13    246s] [NR-eGR] Layer6       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[01/06 12:13:13    246s] [NR-eGR] Layer7       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[01/06 12:13:13    246s] [NR-eGR] Layer8       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[01/06 12:13:13    246s] [NR-eGR] ------------------------------------------------------------------
[01/06 12:13:13    246s] [NR-eGR] Total      206( 0.09%)       8( 0.00%)       0( 0.00%)   ( 0.10%) 
[01/06 12:13:13    246s] [NR-eGR] 
[01/06 12:13:13    246s] (I)       Total Global Routing Runtime: 0.19 seconds
[01/06 12:13:13    246s] (I)       total 2D Cap : 1497702 = (618832 H, 878870 V)
[01/06 12:13:13    246s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[01/06 12:13:13    246s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[01/06 12:13:13    246s] [NR-eGR] End Peak syMemory usage = 1403.8 MB
[01/06 12:13:13    246s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.38 seconds
[01/06 12:13:13    246s] [hotspot] +------------+---------------+---------------+
[01/06 12:13:13    246s] [hotspot] |            |   max hotspot | total hotspot |
[01/06 12:13:13    246s] [hotspot] +------------+---------------+---------------+
[01/06 12:13:13    246s] [hotspot] | normalized |          0.00 |          0.00 |
[01/06 12:13:13    246s] [hotspot] +------------+---------------+---------------+
[01/06 12:13:13    246s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/06 12:13:13    246s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/06 12:13:13    246s] Apply auto density screen in post-place stage.
[01/06 12:13:13    246s] Auto density screen increases utilization from 0.890 to 0.890
[01/06 12:13:13    246s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1403.8M
[01/06 12:13:13    246s] *** Starting refinePlace (0:04:07 mem=1403.8M) ***
[01/06 12:13:13    246s] Total net bbox length = 3.486e+05 (1.689e+05 1.796e+05) (ext = 3.866e+03)
[01/06 12:13:13    246s] default core: bins with density >  0.75 = 99.7 % ( 288 / 289 )
[01/06 12:13:13    246s] Density distribution unevenness ratio = 2.016%
[01/06 12:13:13    246s] RPlace IncrNP: Rollback Lev = -5
[01/06 12:13:13    246s] RPlace: Density =1.035000, incremental np is triggered.
[01/06 12:13:13    246s] incr SKP is on..., with optDC mode
[01/06 12:13:13    246s] total jobs 14210
[01/06 12:13:13    246s] multi thread init TemplateIndex for each ta. thread num 1
[01/06 12:13:16    249s] (cpu=0:00:02.3 mem=1411.8M) ***
[01/06 12:13:16    249s] total jobs 0 -> 14158
[01/06 12:13:16    249s] multi thread init TemplateIndex for each ta. thread num 1
[01/06 12:13:16    249s] finished multi-thread init
[01/06 12:13:17    249s] *** Build Virtual Sizing Timing Model
[01/06 12:13:17    249s] (cpu=0:00:03.2 mem=1444.8M) ***
[01/06 12:13:21    252s] Persistent padding is off here.
[01/06 12:13:21    252s] Congestion driven padding in post-place stage.
[01/06 12:13:21    252s] Congestion driven padding increases utilization from 1.010 to 1.000
[01/06 12:13:21    252s] Congestion driven padding runtime: cpu = 0:00:00.2 real = 0:00:00.0 mem = 1490.6M
[01/06 12:13:21    253s] limitMaxMove 0, priorityInstMaxMove -1
[01/06 12:13:21    253s] congRepair: freely movable inst 0, preplaced inst 0, priority inst 0, db fixed inst 0
[01/06 12:13:21    253s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[01/06 12:13:21    253s] No instances found in the vector
[01/06 12:13:21    253s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1501.9M, DRC: 0)
[01/06 12:13:21    253s] 0 (out of 0) MH cells were successfully legalized.
[01/06 12:13:30    259s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[01/06 12:13:30    259s] No instances found in the vector
[01/06 12:13:30    259s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1541.9M, DRC: 0)
[01/06 12:13:30    259s] 0 (out of 0) MH cells were successfully legalized.
[01/06 12:13:44    271s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[01/06 12:13:44    271s] No instances found in the vector
[01/06 12:13:44    271s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1541.9M, DRC: 0)
[01/06 12:13:44    271s] 0 (out of 0) MH cells were successfully legalized.
[01/06 12:14:04    291s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[01/06 12:14:04    291s] No instances found in the vector
[01/06 12:14:04    291s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1542.9M, DRC: 0)
[01/06 12:14:04    291s] 0 (out of 0) MH cells were successfully legalized.
[01/06 12:14:16    302s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[01/06 12:14:16    302s] No instances found in the vector
[01/06 12:14:16    302s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1545.0M, DRC: 0)
[01/06 12:14:16    302s] 0 (out of 0) MH cells were successfully legalized.
[01/06 12:14:22    307s] default core: bins with density >  0.75 = 98.6 % ( 285 / 289 )
[01/06 12:14:22    307s] Density distribution unevenness ratio = 2.464%
[01/06 12:14:22    307s] RPlace postIncrNP: Density = 1.035000 -> 1.053750.
[01/06 12:14:22    307s] RPlace postIncrNP Info: Density distribution changes:
[01/06 12:14:22    307s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[01/06 12:14:22    307s] [1.05 - 1.10] :	 0 (0.00%) -> 1 (0.35%)
[01/06 12:14:22    307s] [1.00 - 1.05] :	 4 (1.38%) -> 8 (2.77%)
[01/06 12:14:22    307s] [0.95 - 1.00] :	 28 (9.69%) -> 30 (10.38%)
[01/06 12:14:22    307s] [0.90 - 0.95] :	 86 (29.76%) -> 76 (26.30%)
[01/06 12:14:22    307s] [0.85 - 0.90] :	 112 (38.75%) -> 105 (36.33%)
[01/06 12:14:22    307s] [0.80 - 0.85] :	 51 (17.65%) -> 54 (18.69%)
[01/06 12:14:22    307s] [CPU] RefinePlace/IncrNP (cpu=0:01:01, real=0:01:09, mem=1516.0MB) @(0:04:07 - 0:05:08).
[01/06 12:14:22    307s] Move report: incrNP moves 23297 insts, mean move: 40.50 um, max move: 270.80 um
[01/06 12:14:22    307s] 	Max move on inst (FILLER_5169): (212.40, 285.60) --> (21.60, 205.60)
[01/06 12:14:22    307s] Move report: Timing Driven Placement moves 23297 insts, mean move: 40.50 um, max move: 270.80 um
[01/06 12:14:22    307s] 	Max move on inst (FILLER_5169): (212.40, 285.60) --> (21.60, 205.60)
[01/06 12:14:22    307s] 	Runtime: CPU: 0:01:01 REAL: 0:01:09 MEM: 1516.0MB
[01/06 12:14:22    307s] Starting refinePlace ...
[01/06 12:14:23    307s] default core: bins with density >  0.75 = 98.6 % ( 285 / 289 )
[01/06 12:14:23    307s] Density distribution unevenness ratio = 2.465%
[01/06 12:14:24    308s]   Spread Effort: high, pre-route mode, useDDP on.
[01/06 12:14:24    308s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.0, real=0:00:02.0, mem=1516.0MB) @(0:05:08 - 0:05:09).
[01/06 12:14:24    308s] Move report: preRPlace moves 10787 insts, mean move: 1.41 um, max move: 9.60 um
[01/06 12:14:24    308s] 	Max move on inst (shift_16/clk_r_REG2264_S49): (520.80, 308.00) --> (527.20, 311.20)
[01/06 12:14:24    308s] 	Length: 28 sites, height: 1 rows, site name: core, cell type: DFERBCHD
[01/06 12:14:24    308s] wireLenOptFixPriorityInst 0 inst fixed
[01/06 12:14:24    308s] Placement tweakage begins.
[01/06 12:14:24    308s] wire length = 4.445e+05
[01/06 12:14:28    311s] wire length = 4.128e+05
[01/06 12:14:28    311s] Placement tweakage ends.
[01/06 12:14:28    311s] Move report: tweak moves 3567 insts, mean move: 5.06 um, max move: 49.60 um
[01/06 12:14:28    311s] 	Max move on inst (FILLER_1862): (90.80, 96.80) --> (41.20, 96.80)
[01/06 12:14:28    311s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:03.2, real=0:00:04.0, mem=1516.0MB) @(0:05:09 - 0:05:12).
[01/06 12:14:29    312s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/06 12:14:29    312s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:01.0, mem=1516.0MB) @(0:05:12 - 0:05:12).
[01/06 12:14:29    312s] Move report: Detail placement moves 12117 insts, mean move: 2.47 um, max move: 49.20 um
[01/06 12:14:29    312s] 	Max move on inst (FILLER_1289): (153.60, 80.80) --> (104.40, 80.80)
[01/06 12:14:29    312s] 	Runtime: CPU: 0:00:04.8 REAL: 0:00:07.0 MEM: 1516.0MB
[01/06 12:14:29    312s] Statistics of distance of Instance movement in refine placement:
[01/06 12:14:29    312s]   maximum (X+Y) =       230.40 um
[01/06 12:14:29    312s]   inst (FE_OFC61_out_r_15) with max move: (122, 288.8) -> (163.6, 100)
[01/06 12:14:29    312s]   mean    (X+Y) =        21.92 um
[01/06 12:14:29    312s] Total instances flipped for WireLenOpt: 558
[01/06 12:14:29    312s] Total instances flipped, including legalization: 9
[01/06 12:14:29    312s] Summary Report:
[01/06 12:14:29    312s] Instances move: 12826 (out of 12855 movable)
[01/06 12:14:29    312s] Instances flipped: 9
[01/06 12:14:29    312s] Mean displacement: 21.92 um
[01/06 12:14:29    312s] Max displacement: 230.40 um (Instance: FE_OFC61_out_r_15) (122, 288.8) -> (163.6, 100)
[01/06 12:14:29    312s] 	Length: 8 sites, height: 1 rows, site name: core, cell type: INVKHD
[01/06 12:14:29    312s] Total instances moved : 12826
[01/06 12:14:29    312s] Total net bbox length = 3.146e+05 (1.512e+05 1.634e+05) (ext = 4.084e+03)
[01/06 12:14:29    312s] Runtime: CPU: 0:01:06 REAL: 0:01:16 MEM: 1516.0MB
[01/06 12:14:29    312s] [CPU] RefinePlace/total (cpu=0:01:06, real=0:01:16, mem=1516.0MB) @(0:04:07 - 0:05:13).
[01/06 12:14:29    312s] *** Finished refinePlace (0:05:13 mem=1516.0M) ***
[01/06 12:14:29    312s] default core: bins with density >  0.75 = 99.7 % ( 288 / 289 )
[01/06 12:14:29    312s] Density distribution unevenness ratio = 2.169%
[01/06 12:14:31    313s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[01/06 12:14:31    313s] Type 'man IMPSP-9025' for more detail.
[01/06 12:14:31    313s] Trial Route Overflow 0(H) 0(V)
[01/06 12:14:31    313s] Starting congestion repair ...
[01/06 12:14:31    313s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[01/06 12:14:31    313s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[01/06 12:14:32    313s] Starting Early Global Route congestion estimation: mem = 1516.0M
[01/06 12:14:32    313s] (I)       Reading DB...
[01/06 12:14:32    314s] (I)       before initializing RouteDB syMemory usage = 1516.0 MB
[01/06 12:14:32    314s] (I)       congestionReportName   : 
[01/06 12:14:32    314s] (I)       layerRangeFor2DCongestion : 
[01/06 12:14:32    314s] (I)       buildTerm2TermWires    : 1
[01/06 12:14:32    314s] (I)       doTrackAssignment      : 1
[01/06 12:14:32    314s] (I)       dumpBookshelfFiles     : 0
[01/06 12:14:32    314s] (I)       numThreads             : 1
[01/06 12:14:32    314s] (I)       bufferingAwareRouting  : false
[01/06 12:14:32    314s] [NR-eGR] honorMsvRouteConstraint: false
[01/06 12:14:32    314s] (I)       honorPin               : false
[01/06 12:14:32    314s] (I)       honorPinGuide          : true
[01/06 12:14:32    314s] (I)       honorPartition         : false
[01/06 12:14:32    314s] (I)       allowPartitionCrossover: false
[01/06 12:14:32    314s] (I)       honorSingleEntry       : true
[01/06 12:14:32    314s] (I)       honorSingleEntryStrong : true
[01/06 12:14:32    314s] (I)       handleViaSpacingRule   : false
[01/06 12:14:32    314s] (I)       handleEolSpacingRule   : false
[01/06 12:14:32    314s] (I)       PDConstraint           : none
[01/06 12:14:32    314s] (I)       expBetterNDRHandling   : false
[01/06 12:14:32    314s] [NR-eGR] honorClockSpecNDR      : 0
[01/06 12:14:32    314s] (I)       routingEffortLevel     : 3
[01/06 12:14:32    314s] (I)       effortLevel            : standard
[01/06 12:14:32    314s] [NR-eGR] minRouteLayer          : 2
[01/06 12:14:32    314s] [NR-eGR] maxRouteLayer          : 127
[01/06 12:14:32    314s] (I)       relaxedTopLayerCeiling : 127
[01/06 12:14:32    314s] (I)       relaxedBottomLayerFloor: 2
[01/06 12:14:32    314s] (I)       numRowsPerGCell        : 1
[01/06 12:14:32    314s] (I)       speedUpLargeDesign     : 0
[01/06 12:14:32    314s] (I)       multiThreadingTA       : 1
[01/06 12:14:32    314s] (I)       blkAwareLayerSwitching : 1
[01/06 12:14:32    314s] (I)       optimizationMode       : false
[01/06 12:14:32    314s] (I)       routeSecondPG          : false
[01/06 12:14:32    314s] (I)       scenicRatioForLayerRelax: 0.00
[01/06 12:14:32    314s] (I)       detourLimitForLayerRelax: 0.00
[01/06 12:14:32    314s] (I)       punchThroughDistance   : 500.00
[01/06 12:14:32    314s] (I)       scenicBound            : 1.15
[01/06 12:14:32    314s] (I)       maxScenicToAvoidBlk    : 100.00
[01/06 12:14:32    314s] (I)       source-to-sink ratio   : 0.00
[01/06 12:14:32    314s] (I)       targetCongestionRatioH : 1.00
[01/06 12:14:32    314s] (I)       targetCongestionRatioV : 1.00
[01/06 12:14:32    314s] (I)       layerCongestionRatio   : 0.70
[01/06 12:14:32    314s] (I)       m1CongestionRatio      : 0.10
[01/06 12:14:32    314s] (I)       m2m3CongestionRatio    : 0.70
[01/06 12:14:32    314s] (I)       localRouteEffort       : 1.00
[01/06 12:14:32    314s] (I)       numSitesBlockedByOneVia: 8.00
[01/06 12:14:32    314s] (I)       supplyScaleFactorH     : 1.00
[01/06 12:14:32    314s] (I)       supplyScaleFactorV     : 1.00
[01/06 12:14:32    314s] (I)       highlight3DOverflowFactor: 0.00
[01/06 12:14:32    314s] (I)       doubleCutViaModelingRatio: 0.00
[01/06 12:14:32    314s] (I)       routeVias              : 
[01/06 12:14:32    314s] (I)       readTROption           : true
[01/06 12:14:32    314s] (I)       extraSpacingFactor     : 1.00
[01/06 12:14:32    314s] [NR-eGR] numTracksPerClockWire  : 0
[01/06 12:14:32    314s] (I)       routeSelectedNetsOnly  : false
[01/06 12:14:32    314s] (I)       clkNetUseMaxDemand     : false
[01/06 12:14:32    314s] (I)       extraDemandForClocks   : 0
[01/06 12:14:32    314s] (I)       steinerRemoveLayers    : false
[01/06 12:14:32    314s] (I)       demoteLayerScenicScale : 1.00
[01/06 12:14:32    314s] (I)       nonpreferLayerCostScale : 100.00
[01/06 12:14:32    314s] (I)       similarTopologyRoutingFast : false
[01/06 12:14:32    314s] (I)       spanningTreeRefinement : false
[01/06 12:14:32    314s] (I)       spanningTreeRefinementAlpha : 0.50
[01/06 12:14:32    314s] (I)       starting read tracks
[01/06 12:14:32    314s] (I)       build grid graph
[01/06 12:14:32    314s] (I)       build grid graph start
[01/06 12:14:32    314s] [NR-eGR] Layer1 has no routable track
[01/06 12:14:32    314s] [NR-eGR] Layer2 has single uniform track structure
[01/06 12:14:32    314s] [NR-eGR] Layer3 has single uniform track structure
[01/06 12:14:32    314s] [NR-eGR] Layer4 has single uniform track structure
[01/06 12:14:32    314s] [NR-eGR] Layer5 has single uniform track structure
[01/06 12:14:32    314s] [NR-eGR] Layer6 has single uniform track structure
[01/06 12:14:32    314s] [NR-eGR] Layer7 has single uniform track structure
[01/06 12:14:32    314s] [NR-eGR] Layer8 has single uniform track structure
[01/06 12:14:32    314s] (I)       build grid graph end
[01/06 12:14:32    314s] (I)       numViaLayers=8
[01/06 12:14:32    314s] (I)       Reading via VIA12_VV for layer: 0 
[01/06 12:14:32    314s] (I)       Reading via VIA23_VH for layer: 1 
[01/06 12:14:32    314s] (I)       Reading via VIA34_VH for layer: 2 
[01/06 12:14:32    314s] (I)       Reading via VIA45_VH for layer: 3 
[01/06 12:14:32    314s] (I)       Reading via VIA56_VH for layer: 4 
[01/06 12:14:32    314s] (I)       Reading via VIA67_Def for layer: 5 
[01/06 12:14:32    314s] (I)       Reading via VIA78_Def for layer: 6 
[01/06 12:14:32    314s] (I)       end build via table
[01/06 12:14:32    314s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=1936 numBumpBlks=0 numBoundaryFakeBlks=0
[01/06 12:14:32    314s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[01/06 12:14:32    314s] (I)       readDataFromPlaceDB
[01/06 12:14:32    314s] (I)       Read net information..
[01/06 12:14:32    314s] [NR-eGR] Read numTotalNets=14178  numIgnoredNets=0
[01/06 12:14:32    314s] (I)       Read testcase time = 0.010 seconds
[01/06 12:14:32    314s] 
[01/06 12:14:32    314s] (I)       read default dcut vias
[01/06 12:14:32    314s] (I)       Reading via VIA12_DC_RIGHT for layer: 0 
[01/06 12:14:32    314s] (I)       Reading via VIA23_DC_RIGHT for layer: 1 
[01/06 12:14:32    314s] (I)       Reading via VIA34_DC_RIGHT for layer: 2 
[01/06 12:14:32    314s] (I)       Reading via VIA45_DC_RIGHT for layer: 3 
[01/06 12:14:32    314s] (I)       Reading via VIA56_DC_RIGHT for layer: 4 
[01/06 12:14:32    314s] (I)       Reading via VIA67_DC_RIGHT for layer: 5 
[01/06 12:14:32    314s] (I)       Reading via VIA78_DC_RIGHT for layer: 6 
[01/06 12:14:32    314s] (I)       build grid graph start
[01/06 12:14:32    314s] (I)       build grid graph end
[01/06 12:14:32    314s] (I)       Model blockage into capacity
[01/06 12:14:32    314s] (I)       Read numBlocks=1936  numPreroutedWires=0  numCapScreens=0
[01/06 12:14:32    314s] (I)       blocked area on Layer1 : 0  (0.00%)
[01/06 12:14:32    314s] (I)       blocked area on Layer2 : 2961302400  (0.89%)
[01/06 12:14:32    314s] (I)       blocked area on Layer3 : 47535539200  (14.25%)
[01/06 12:14:32    314s] (I)       blocked area on Layer4 : 45127840000  (13.53%)
[01/06 12:14:32    314s] (I)       blocked area on Layer5 : 0  (0.00%)
[01/06 12:14:32    314s] (I)       blocked area on Layer6 : 0  (0.00%)
[01/06 12:14:32    314s] (I)       blocked area on Layer7 : 0  (0.00%)
[01/06 12:14:32    314s] (I)       blocked area on Layer8 : 0  (0.00%)
[01/06 12:14:32    314s] (I)       Modeling time = 0.010 seconds
[01/06 12:14:32    314s] 
[01/06 12:14:32    314s] (I)       Number of ignored nets = 0
[01/06 12:14:32    314s] (I)       Number of fixed nets = 0.  Ignored: Yes
[01/06 12:14:32    314s] (I)       Number of clock nets = 1.  Ignored: No
[01/06 12:14:32    314s] (I)       Number of analog nets = 0.  Ignored: Yes
[01/06 12:14:32    314s] (I)       Number of special nets = 0.  Ignored: Yes
[01/06 12:14:32    314s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[01/06 12:14:32    314s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[01/06 12:14:32    314s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[01/06 12:14:32    314s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[01/06 12:14:32    314s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/06 12:14:32    314s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/06 12:14:32    314s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1516.0 MB
[01/06 12:14:32    314s] (I)       Ndr track 0 does not exist
[01/06 12:14:32    314s] (I)       Layer1  viaCost=300.00
[01/06 12:14:32    314s] (I)       Layer2  viaCost=100.00
[01/06 12:14:32    314s] (I)       Layer3  viaCost=100.00
[01/06 12:14:32    314s] (I)       Layer4  viaCost=100.00
[01/06 12:14:32    314s] (I)       Layer5  viaCost=100.00
[01/06 12:14:32    314s] (I)       Layer6  viaCost=200.00
[01/06 12:14:32    314s] (I)       Layer7  viaCost=100.00
[01/06 12:14:32    314s] (I)       ---------------------Grid Graph Info--------------------
[01/06 12:14:32    314s] (I)       routing area        :  (0, 0) - (580800, 574400)
[01/06 12:14:32    314s] (I)       core area           :  (20000, 20000) - (560800, 554400)
[01/06 12:14:32    314s] (I)       Site Width          :   400  (dbu)
[01/06 12:14:32    314s] (I)       Row Height          :  3200  (dbu)
[01/06 12:14:32    314s] (I)       GCell Width         :  3200  (dbu)
[01/06 12:14:32    314s] (I)       GCell Height        :  3200  (dbu)
[01/06 12:14:32    314s] (I)       grid                :   182   180     8
[01/06 12:14:32    314s] (I)       vertical capacity   :     0  3200     0  3200     0  3200     0  3200
[01/06 12:14:32    314s] (I)       horizontal capacity :     0     0  3200     0  3200     0  3200     0
[01/06 12:14:32    314s] (I)       Default wire width  :   160   200   200   200   200   200   400   400
[01/06 12:14:32    314s] (I)       Default wire space  :   160   200   200   200   200   200   400   400
[01/06 12:14:32    314s] (I)       Default pitch size  :   320   400   400   400   400   400   800   800
[01/06 12:14:32    314s] (I)       First Track Coord   :     0   200   200   200   200   200   400   400
[01/06 12:14:32    314s] (I)       Num tracks per GCell: 10.00  8.00  8.00  8.00  8.00  8.00  4.00  4.00
[01/06 12:14:32    314s] (I)       Total num of tracks :     0  1452  1436  1452  1436  1452   718   726
[01/06 12:14:32    314s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[01/06 12:14:32    314s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[01/06 12:14:32    314s] (I)       --------------------------------------------------------
[01/06 12:14:32    314s] 
[01/06 12:14:32    314s] [NR-eGR] ============ Routing rule table ============
[01/06 12:14:32    314s] [NR-eGR] Rule id 0. Nets 14178 
[01/06 12:14:32    314s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[01/06 12:14:32    314s] [NR-eGR] Pitch:  L1=320  L2=400  L3=400  L4=400  L5=400  L6=400  L7=800  L8=800
[01/06 12:14:32    314s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[01/06 12:14:32    314s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[01/06 12:14:32    314s] [NR-eGR] ========================================
[01/06 12:14:32    314s] [NR-eGR] 
[01/06 12:14:32    314s] (I)       After initializing earlyGlobalRoute syMemory usage = 1516.0 MB
[01/06 12:14:32    314s] (I)       Loading and dumping file time : 0.26 seconds
[01/06 12:14:32    314s] (I)       ============= Initialization =============
[01/06 12:14:32    314s] (I)       totalPins=51273  totalGlobalPin=49018 (95.60%)
[01/06 12:14:32    314s] (I)       total 2D Cap : 1497348 = (618832 H, 878516 V)
[01/06 12:14:32    314s] [NR-eGR] Layer group 1: route 14178 net(s) in layer range [2, 8]
[01/06 12:14:32    314s] (I)       ============  Phase 1a Route ============
[01/06 12:14:32    314s] (I)       Phase 1a runs 0.05 seconds
[01/06 12:14:32    314s] (I)       Usage: 123798 = (59290 H, 64508 V) = (9.58% H, 7.34% V) = (1.897e+05um H, 2.064e+05um V)
[01/06 12:14:32    314s] (I)       
[01/06 12:14:32    314s] (I)       ============  Phase 1b Route ============
[01/06 12:14:32    314s] (I)       Usage: 123798 = (59290 H, 64508 V) = (9.58% H, 7.34% V) = (1.897e+05um H, 2.064e+05um V)
[01/06 12:14:32    314s] (I)       
[01/06 12:14:32    314s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.961536e+05um
[01/06 12:14:32    314s] (I)       ============  Phase 1c Route ============
[01/06 12:14:32    314s] (I)       Usage: 123798 = (59290 H, 64508 V) = (9.58% H, 7.34% V) = (1.897e+05um H, 2.064e+05um V)
[01/06 12:14:32    314s] (I)       
[01/06 12:14:32    314s] (I)       ============  Phase 1d Route ============
[01/06 12:14:32    314s] (I)       Usage: 123798 = (59290 H, 64508 V) = (9.58% H, 7.34% V) = (1.897e+05um H, 2.064e+05um V)
[01/06 12:14:32    314s] (I)       
[01/06 12:14:32    314s] (I)       ============  Phase 1e Route ============
[01/06 12:14:32    314s] (I)       Phase 1e runs 0.00 seconds
[01/06 12:14:32    314s] (I)       Usage: 123798 = (59290 H, 64508 V) = (9.58% H, 7.34% V) = (1.897e+05um H, 2.064e+05um V)
[01/06 12:14:32    314s] (I)       
[01/06 12:14:32    314s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.961536e+05um
[01/06 12:14:32    314s] [NR-eGR] 
[01/06 12:14:32    314s] (I)       ============  Phase 1l Route ============
[01/06 12:14:33    314s] (I)       Phase 1l runs 0.05 seconds
[01/06 12:14:33    314s] (I)       
[01/06 12:14:33    314s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[01/06 12:14:33    314s] [NR-eGR]                OverCon         OverCon         OverCon            
[01/06 12:14:33    314s] [NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[01/06 12:14:33    314s] [NR-eGR] Layer            (1-2)           (3-4)           (5-5)    OverCon 
[01/06 12:14:33    314s] [NR-eGR] ------------------------------------------------------------------
[01/06 12:14:33    314s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[01/06 12:14:33    314s] [NR-eGR] Layer2      20( 0.06%)       1( 0.00%)       0( 0.00%)   ( 0.06%) 
[01/06 12:14:33    314s] [NR-eGR] Layer3     234( 0.75%)      15( 0.05%)       0( 0.00%)   ( 0.80%) 
[01/06 12:14:33    314s] [NR-eGR] Layer4      18( 0.06%)       3( 0.01%)       0( 0.00%)   ( 0.07%) 
[01/06 12:14:33    314s] [NR-eGR] Layer5       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[01/06 12:14:33    314s] [NR-eGR] Layer6       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[01/06 12:14:33    314s] [NR-eGR] Layer7       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[01/06 12:14:33    314s] [NR-eGR] Layer8       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[01/06 12:14:33    314s] [NR-eGR] ------------------------------------------------------------------
[01/06 12:14:33    314s] [NR-eGR] Total      272( 0.12%)      19( 0.01%)       0( 0.00%)   ( 0.13%) 
[01/06 12:14:33    314s] [NR-eGR] 
[01/06 12:14:33    314s] (I)       Total Global Routing Runtime: 0.23 seconds
[01/06 12:14:33    314s] (I)       total 2D Cap : 1497702 = (618832 H, 878870 V)
[01/06 12:14:33    314s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[01/06 12:14:33    314s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[01/06 12:14:33    314s] Early Global Route congestion estimation runtime: 0.53 seconds, mem = 1516.0M
[01/06 12:14:33    314s] [hotspot] +------------+---------------+---------------+
[01/06 12:14:33    314s] [hotspot] |            |   max hotspot | total hotspot |
[01/06 12:14:33    314s] [hotspot] +------------+---------------+---------------+
[01/06 12:14:33    314s] [hotspot] | normalized |          0.00 |          0.00 |
[01/06 12:14:33    314s] [hotspot] +------------+---------------+---------------+
[01/06 12:14:33    314s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/06 12:14:33    314s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/06 12:14:33    314s] Skipped repairing congestion.
[01/06 12:14:33    314s] Starting Early Global Route wiring: mem = 1516.0M
[01/06 12:14:33    314s] (I)       ============= track Assignment ============
[01/06 12:14:33    314s] (I)       extract Global 3D Wires
[01/06 12:14:33    314s] (I)       Extract Global WL : time=0.00
[01/06 12:14:33    314s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[01/06 12:14:33    314s] (I)       Initialization real time=0.00 seconds
[01/06 12:14:33    314s] (I)       Run Multi-thread track assignment
[01/06 12:14:33    314s] (I)       merging nets...
[01/06 12:14:33    314s] (I)       merging nets done
[01/06 12:14:33    314s] (I)       Kernel real time=0.38 seconds
[01/06 12:14:33    314s] (I)       End Greedy Track Assignment
[01/06 12:14:33    314s] [NR-eGR] --------------------------------------------------------------------------
[01/06 12:14:33    314s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 51213
[01/06 12:14:33    314s] [NR-eGR] Layer2(metal2)(V) length: 1.473552e+05um, number of vias: 71948
[01/06 12:14:33    314s] [NR-eGR] Layer3(metal3)(H) length: 1.578080e+05um, number of vias: 7864
[01/06 12:14:33    314s] [NR-eGR] Layer4(metal4)(V) length: 6.138032e+04um, number of vias: 4501
[01/06 12:14:33    314s] [NR-eGR] Layer5(metal5)(H) length: 3.568177e+04um, number of vias: 750
[01/06 12:14:33    314s] [NR-eGR] Layer6(metal6)(V) length: 8.662796e+03um, number of vias: 186
[01/06 12:14:33    314s] [NR-eGR] Layer7(metal7)(H) length: 1.424600e+03um, number of vias: 132
[01/06 12:14:33    314s] [NR-eGR] Layer8(metal8)(V) length: 3.704000e+02um, number of vias: 0
[01/06 12:14:33    314s] [NR-eGR] Total length: 4.126831e+05um, number of vias: 136594
[01/06 12:14:33    314s] [NR-eGR] --------------------------------------------------------------------------
[01/06 12:14:33    314s] [NR-eGR] Total clock nets wire length: 1.692019e+04um 
[01/06 12:14:33    314s] [NR-eGR] --------------------------------------------------------------------------
[01/06 12:14:34    315s] Early Global Route wiring runtime: 0.64 seconds, mem = 1501.7M
[01/06 12:14:34    315s] End of congRepair (cpu=0:00:01.5, real=0:00:03.0)
[01/06 12:14:34    315s] Start to check current routing status for nets...
[01/06 12:14:35    315s] All nets are already routed correctly.
[01/06 12:14:35    315s] End to check current routing status for nets (mem=1501.7M)
[01/06 12:14:35    315s] Extraction called for design 'FFT' of instances=23651 and nets=14292 using extraction engine 'preRoute' .
[01/06 12:14:35    315s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/06 12:14:35    315s] Type 'man IMPEXT-3530' for more detail.
[01/06 12:14:35    315s] PreRoute RC Extraction called for design FFT.
[01/06 12:14:35    315s] RC Extraction called in multi-corner(2) mode.
[01/06 12:14:35    315s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[01/06 12:14:35    315s] Type 'man IMPEXT-6197' for more detail.
[01/06 12:14:35    315s] RCMode: PreRoute
[01/06 12:14:35    315s]       RC Corner Indexes            0       1   
[01/06 12:14:35    315s] Capacitance Scaling Factor   : 1.00000 1.00000 
[01/06 12:14:35    315s] Resistance Scaling Factor    : 1.00000 1.00000 
[01/06 12:14:35    315s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[01/06 12:14:35    315s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[01/06 12:14:35    315s] Shrink Factor                : 1.00000
[01/06 12:14:35    315s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/06 12:14:35    315s] Updating RC grid for preRoute extraction ...
[01/06 12:14:35    315s] Initializing multi-corner resistance tables ...
[01/06 12:14:35    315s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1501.707M)
[01/06 12:14:37    316s] Compute RC Scale Done ...
[01/06 12:14:37    316s] **optDesign ... cpu = 0:02:18, real = 0:02:53, mem = 806.2M, totSessionCpu=0:05:17 **
[01/06 12:14:37    317s] #################################################################################
[01/06 12:14:37    317s] # Design Stage: PreRoute
[01/06 12:14:37    317s] # Design Name: FFT
[01/06 12:14:37    317s] # Design Mode: 90nm
[01/06 12:14:37    317s] # Analysis Mode: MMMC Non-OCV 
[01/06 12:14:37    317s] # Parasitics Mode: No SPEF/RCDB
[01/06 12:14:37    317s] # Signoff Settings: SI Off 
[01/06 12:14:37    317s] #################################################################################
[01/06 12:14:39    318s] AAE_INFO: 1 threads acquired from CTE.
[01/06 12:14:39    318s] Calculate delays in BcWc mode...
[01/06 12:14:39    318s] Topological Sorting (REAL = 0:00:00.0, MEM = 1433.8M, InitMEM = 1433.8M)
[01/06 12:14:39    318s] Start delay calculation (fullDC) (1 T). (MEM=1433.82)
[01/06 12:14:40    318s] End AAE Lib Interpolated Model. (MEM=1450.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/06 12:14:44    322s] Total number of fetched objects 16175
[01/06 12:14:44    322s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/06 12:14:44    322s] End delay calculation. (MEM=1507.39 CPU=0:00:04.0 REAL=0:00:04.0)
[01/06 12:14:44    322s] End delay calculation (fullDC). (MEM=1507.39 CPU=0:00:04.4 REAL=0:00:05.0)
[01/06 12:14:44    322s] *** CDM Built up (cpu=0:00:05.6  real=0:00:07.0  mem= 1507.4M) ***
[01/06 12:14:46    324s] *** Timing NOT met, worst failing slack is 0.090
[01/06 12:14:46    324s] *** Check timing (0:00:00.1)
[01/06 12:14:46    324s] **INFO: Flow update: Design timing is met.
[01/06 12:14:47    324s] *** Timing NOT met, worst failing slack is 0.090
[01/06 12:14:47    324s] *** Check timing (0:00:00.0)
[01/06 12:14:47    324s] **INFO: Flow update: Design timing is met.
[01/06 12:14:47    324s] Info: 1 clock net  excluded from IPO operation.
[01/06 12:14:47    324s] ### Creating LA Mngr. totSessionCpu=0:05:24 mem=1450.2M
[01/06 12:14:47    324s] ### Creating LA Mngr, finished. totSessionCpu=0:05:24 mem=1450.2M
[01/06 12:14:47    324s] Begin: Area Reclaim Optimization
[01/06 12:14:47    324s] 
[01/06 12:14:47    324s] Creating Lib Analyzer ...
[01/06 12:14:47    324s] Total number of usable buffers from Lib Analyzer: 20 ( BUFEHD BUFDHD BUFCKEHD BUFCHD BUFHHD BUFGHD BUFIHD BUFCKHHD BUFCKGHD BUFJHD BUFCKIHD BUFKHD BUFCKJHD BUFLHD BUFMHD BUFCKKHD BUFNHD BUFCKMHD BUFCKNHD BUFQHD)
[01/06 12:14:47    324s] Total number of usable inverters from Lib Analyzer: 20 ( INVDHD INVCKDHD INVCHD INVGHD INVCKGHD INVHHD INVCKHHD INVJHD INVCKIHD INVCKJHD INVKHD INVCKKHD INVLHD INVCKLHD INVMHD INVCKMHD INVNHD INVCKNHD INVCKQHD INVQHD)
[01/06 12:14:47    324s] Total number of usable delay cells from Lib Analyzer: 4 ( DELDKHD DELCKHD DELBKHD DELAKHD)
[01/06 12:14:47    324s] 
[01/06 12:14:51    327s] Creating Lib Analyzer, finished. 
[01/06 12:14:51    327s] PhyDesignGrid: maxLocalDensity 0.98
[01/06 12:14:51    327s] ### Creating PhyDesignMc. totSessionCpu=0:05:28 mem=1603.7M
[01/06 12:14:51    327s] Core basic site is core
[01/06 12:14:51    327s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/06 12:14:51    328s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:28 mem=1603.7M
[01/06 12:14:51    328s] 
[01/06 12:14:51    328s] #optDebug: {2, 1.000, 0.8500} {3, 0.833, 0.8500} {4, 0.667, 0.8500} {5, 0.500, 0.8500} {6, 0.167, 0.5814} {7, 0.167, 0.5814} {8, 0.083, 0.4869} 
[01/06 12:14:51    328s] ### Creating LA Mngr. totSessionCpu=0:05:28 mem=1603.7M
[01/06 12:14:51    328s] ### Creating LA Mngr, finished. totSessionCpu=0:05:28 mem=1603.7M
[01/06 12:14:52    328s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 88.97
[01/06 12:14:52    328s] +----------+---------+--------+--------+------------+--------+
[01/06 12:14:52    328s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/06 12:14:52    328s] +----------+---------+--------+--------+------------+--------+
[01/06 12:14:52    328s] |    88.97%|        -|   0.000|   0.000|   0:00:00.0| 1603.7M|
[01/06 12:14:52    328s] #optDebug: <stH: 3.2000 MiSeL: 35.6400>
[01/06 12:14:52    328s] |    88.97%|        0|   0.000|   0.000|   0:00:00.0| 1603.7M|
[01/06 12:14:54    329s] |    88.96%|        7|   0.000|   0.000|   0:00:02.0| 1603.7M|
[01/06 12:14:54    329s] |    88.96%|        0|   0.000|   0.000|   0:00:00.0| 1603.7M|
[01/06 12:15:04    337s] |    88.57%|      252|   0.000|   0.000|   0:00:10.0| 1605.7M|
[01/06 12:15:04    337s] |    88.57%|        4|   0.000|   0.000|   0:00:00.0| 1605.7M|
[01/06 12:15:04    337s] |    88.57%|        0|   0.000|   0.000|   0:00:00.0| 1605.7M|
[01/06 12:15:04    337s] #optDebug: <stH: 3.2000 MiSeL: 35.6400>
[01/06 12:15:04    337s] |    88.57%|        0|   0.000|   0.000|   0:00:00.0| 1605.7M|
[01/06 12:15:04    337s] +----------+---------+--------+--------+------------+--------+
[01/06 12:15:04    337s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 88.57
[01/06 12:15:04    337s] 
[01/06 12:15:04    337s] ** Summary: Restruct = 0 Buffer Deletion = 1 Declone = 6 Resize = 255 **
[01/06 12:15:04    337s] --------------------------------------------------------------
[01/06 12:15:04    337s] |                                   | Total     | Sequential |
[01/06 12:15:04    337s] --------------------------------------------------------------
[01/06 12:15:04    337s] | Num insts resized                 |     253  |      16    |
[01/06 12:15:04    337s] | Num insts undone                  |       1  |       0    |
[01/06 12:15:04    337s] | Num insts Downsized               |     253  |      16    |
[01/06 12:15:04    337s] | Num insts Samesized               |       0  |       0    |
[01/06 12:15:04    337s] | Num insts Upsized                 |       0  |       0    |
[01/06 12:15:04    337s] | Num multiple commits+uncommits    |       2  |       -    |
[01/06 12:15:04    337s] --------------------------------------------------------------
[01/06 12:15:04    337s] **** Begin NDR-Layer Usage Statistics ****
[01/06 12:15:04    337s] 0 Ndr or Layer constraints added by optimization 
[01/06 12:15:04    337s] **** End NDR-Layer Usage Statistics ****
[01/06 12:15:04    337s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:13.5) (real = 0:00:17.0) **
[01/06 12:15:05    338s] *** Starting refinePlace (0:05:38 mem=1605.7M) ***
[01/06 12:15:05    338s] Total net bbox length = 3.150e+05 (1.516e+05 1.634e+05) (ext = 4.082e+03)
[01/06 12:15:05    338s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/06 12:15:05    338s] Starting refinePlace ...
[01/06 12:15:05    338s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/06 12:15:05    338s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1605.7MB) @(0:05:38 - 0:05:38).
[01/06 12:15:05    338s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/06 12:15:05    338s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1605.7MB
[01/06 12:15:05    338s] Statistics of distance of Instance movement in refine placement:
[01/06 12:15:05    338s]   maximum (X+Y) =         0.00 um
[01/06 12:15:05    338s]   mean    (X+Y) =         0.00 um
[01/06 12:15:05    338s] Summary Report:
[01/06 12:15:05    338s] Instances move: 0 (out of 12848 movable)
[01/06 12:15:05    338s] Instances flipped: 0
[01/06 12:15:05    338s] Mean displacement: 0.00 um
[01/06 12:15:05    338s] Max displacement: 0.00 um 
[01/06 12:15:05    338s] Total instances moved : 0
[01/06 12:15:05    338s] Total net bbox length = 3.150e+05 (1.516e+05 1.634e+05) (ext = 4.082e+03)
[01/06 12:15:05    338s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1605.7MB
[01/06 12:15:05    338s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=1605.7MB) @(0:05:38 - 0:05:38).
[01/06 12:15:05    338s] *** Finished refinePlace (0:05:38 mem=1605.7M) ***
[01/06 12:15:06    338s] *** maximum move = 0.00 um ***
[01/06 12:15:06    338s] *** Finished re-routing un-routed nets (1605.7M) ***
[01/06 12:15:06    338s] 
[01/06 12:15:06    338s] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:02.0 mem=1605.7M) ***
[01/06 12:15:06    338s] *** Finished Area Reclaim Optimization (cpu=0:00:15, real=0:00:19, mem=1456.17M, totSessionCpu=0:05:39).
[01/06 12:15:07    339s] ### Creating LA Mngr. totSessionCpu=0:05:39 mem=1456.2M
[01/06 12:15:07    339s] ### Creating LA Mngr, finished. totSessionCpu=0:05:39 mem=1456.2M
[01/06 12:15:07    339s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[01/06 12:15:07    339s] [PSP]     Started earlyGlobalRoute kernel
[01/06 12:15:07    339s] [PSP]     Initial Peak syMemory usage = 1456.2 MB
[01/06 12:15:07    339s] (I)       Reading DB...
[01/06 12:15:07    339s] (I)       before initializing RouteDB syMemory usage = 1466.7 MB
[01/06 12:15:07    339s] (I)       congestionReportName   : 
[01/06 12:15:07    339s] (I)       layerRangeFor2DCongestion : 
[01/06 12:15:07    339s] (I)       buildTerm2TermWires    : 1
[01/06 12:15:07    339s] (I)       doTrackAssignment      : 1
[01/06 12:15:07    339s] (I)       dumpBookshelfFiles     : 0
[01/06 12:15:07    339s] (I)       numThreads             : 1
[01/06 12:15:07    339s] (I)       bufferingAwareRouting  : false
[01/06 12:15:07    339s] [NR-eGR] honorMsvRouteConstraint: false
[01/06 12:15:07    339s] (I)       honorPin               : false
[01/06 12:15:07    339s] (I)       honorPinGuide          : true
[01/06 12:15:07    339s] (I)       honorPartition         : false
[01/06 12:15:07    339s] (I)       allowPartitionCrossover: false
[01/06 12:15:07    339s] (I)       honorSingleEntry       : true
[01/06 12:15:07    339s] (I)       honorSingleEntryStrong : true
[01/06 12:15:07    339s] (I)       handleViaSpacingRule   : false
[01/06 12:15:07    339s] (I)       handleEolSpacingRule   : false
[01/06 12:15:07    339s] (I)       PDConstraint           : none
[01/06 12:15:07    339s] (I)       expBetterNDRHandling   : false
[01/06 12:15:07    339s] [NR-eGR] honorClockSpecNDR      : 0
[01/06 12:15:07    339s] (I)       routingEffortLevel     : 3
[01/06 12:15:07    339s] (I)       effortLevel            : standard
[01/06 12:15:07    339s] [NR-eGR] minRouteLayer          : 2
[01/06 12:15:07    339s] [NR-eGR] maxRouteLayer          : 127
[01/06 12:15:07    339s] (I)       relaxedTopLayerCeiling : 127
[01/06 12:15:07    339s] (I)       relaxedBottomLayerFloor: 2
[01/06 12:15:07    339s] (I)       numRowsPerGCell        : 1
[01/06 12:15:07    339s] (I)       speedUpLargeDesign     : 0
[01/06 12:15:07    339s] (I)       multiThreadingTA       : 1
[01/06 12:15:07    339s] (I)       blkAwareLayerSwitching : 1
[01/06 12:15:07    339s] (I)       optimizationMode       : false
[01/06 12:15:07    339s] (I)       routeSecondPG          : false
[01/06 12:15:07    339s] (I)       scenicRatioForLayerRelax: 0.00
[01/06 12:15:07    339s] (I)       detourLimitForLayerRelax: 0.00
[01/06 12:15:07    339s] (I)       punchThroughDistance   : 500.00
[01/06 12:15:07    339s] (I)       scenicBound            : 1.15
[01/06 12:15:07    339s] (I)       maxScenicToAvoidBlk    : 100.00
[01/06 12:15:07    339s] (I)       source-to-sink ratio   : 0.00
[01/06 12:15:07    339s] (I)       targetCongestionRatioH : 1.00
[01/06 12:15:07    339s] (I)       targetCongestionRatioV : 1.00
[01/06 12:15:07    339s] (I)       layerCongestionRatio   : 0.70
[01/06 12:15:07    339s] (I)       m1CongestionRatio      : 0.10
[01/06 12:15:07    339s] (I)       m2m3CongestionRatio    : 0.70
[01/06 12:15:07    339s] (I)       localRouteEffort       : 1.00
[01/06 12:15:07    339s] (I)       numSitesBlockedByOneVia: 8.00
[01/06 12:15:07    339s] (I)       supplyScaleFactorH     : 1.00
[01/06 12:15:07    339s] (I)       supplyScaleFactorV     : 1.00
[01/06 12:15:07    339s] (I)       highlight3DOverflowFactor: 0.00
[01/06 12:15:07    339s] (I)       doubleCutViaModelingRatio: 0.00
[01/06 12:15:07    339s] (I)       routeVias              : 
[01/06 12:15:07    339s] (I)       readTROption           : true
[01/06 12:15:07    339s] (I)       extraSpacingFactor     : 1.00
[01/06 12:15:07    339s] [NR-eGR] numTracksPerClockWire  : 0
[01/06 12:15:07    339s] (I)       routeSelectedNetsOnly  : false
[01/06 12:15:07    339s] (I)       clkNetUseMaxDemand     : false
[01/06 12:15:07    339s] (I)       extraDemandForClocks   : 0
[01/06 12:15:07    339s] (I)       steinerRemoveLayers    : false
[01/06 12:15:07    339s] (I)       demoteLayerScenicScale : 1.00
[01/06 12:15:07    339s] (I)       nonpreferLayerCostScale : 100.00
[01/06 12:15:07    339s] (I)       similarTopologyRoutingFast : false
[01/06 12:15:07    339s] (I)       spanningTreeRefinement : false
[01/06 12:15:07    339s] (I)       spanningTreeRefinementAlpha : 0.50
[01/06 12:15:07    339s] (I)       starting read tracks
[01/06 12:15:07    339s] (I)       build grid graph
[01/06 12:15:07    339s] (I)       build grid graph start
[01/06 12:15:07    339s] [NR-eGR] Layer1 has no routable track
[01/06 12:15:07    339s] [NR-eGR] Layer2 has single uniform track structure
[01/06 12:15:07    339s] [NR-eGR] Layer3 has single uniform track structure
[01/06 12:15:07    339s] [NR-eGR] Layer4 has single uniform track structure
[01/06 12:15:07    339s] [NR-eGR] Layer5 has single uniform track structure
[01/06 12:15:07    339s] [NR-eGR] Layer6 has single uniform track structure
[01/06 12:15:07    339s] [NR-eGR] Layer7 has single uniform track structure
[01/06 12:15:07    339s] [NR-eGR] Layer8 has single uniform track structure
[01/06 12:15:07    339s] (I)       build grid graph end
[01/06 12:15:07    339s] (I)       numViaLayers=8
[01/06 12:15:07    339s] (I)       Reading via VIA12_VV for layer: 0 
[01/06 12:15:07    339s] (I)       Reading via VIA23_VH for layer: 1 
[01/06 12:15:07    339s] (I)       Reading via VIA34_VH for layer: 2 
[01/06 12:15:07    339s] (I)       Reading via VIA45_VH for layer: 3 
[01/06 12:15:07    339s] (I)       Reading via VIA56_VH for layer: 4 
[01/06 12:15:07    339s] (I)       Reading via VIA67_Def for layer: 5 
[01/06 12:15:07    339s] (I)       Reading via VIA78_Def for layer: 6 
[01/06 12:15:07    339s] (I)       end build via table
[01/06 12:15:07    339s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=1936 numBumpBlks=0 numBoundaryFakeBlks=0
[01/06 12:15:07    339s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[01/06 12:15:07    339s] (I)       readDataFromPlaceDB
[01/06 12:15:07    339s] (I)       Read net information..
[01/06 12:15:07    339s] [NR-eGR] Read numTotalNets=14171  numIgnoredNets=0
[01/06 12:15:07    339s] (I)       Read testcase time = 0.010 seconds
[01/06 12:15:07    339s] 
[01/06 12:15:07    339s] (I)       read default dcut vias
[01/06 12:15:07    339s] (I)       Reading via VIA12_DC_RIGHT for layer: 0 
[01/06 12:15:07    339s] (I)       Reading via VIA23_DC_RIGHT for layer: 1 
[01/06 12:15:07    339s] (I)       Reading via VIA34_DC_RIGHT for layer: 2 
[01/06 12:15:07    339s] (I)       Reading via VIA45_DC_RIGHT for layer: 3 
[01/06 12:15:07    339s] (I)       Reading via VIA56_DC_RIGHT for layer: 4 
[01/06 12:15:07    339s] (I)       Reading via VIA67_DC_RIGHT for layer: 5 
[01/06 12:15:07    339s] (I)       Reading via VIA78_DC_RIGHT for layer: 6 
[01/06 12:15:07    339s] (I)       build grid graph start
[01/06 12:15:07    339s] (I)       build grid graph end
[01/06 12:15:07    339s] (I)       Model blockage into capacity
[01/06 12:15:07    339s] (I)       Read numBlocks=1936  numPreroutedWires=0  numCapScreens=0
[01/06 12:15:07    339s] (I)       blocked area on Layer1 : 0  (0.00%)
[01/06 12:15:07    339s] (I)       blocked area on Layer2 : 2961302400  (0.89%)
[01/06 12:15:07    339s] (I)       blocked area on Layer3 : 47535539200  (14.25%)
[01/06 12:15:07    339s] (I)       blocked area on Layer4 : 45127840000  (13.53%)
[01/06 12:15:07    339s] (I)       blocked area on Layer5 : 0  (0.00%)
[01/06 12:15:07    339s] (I)       blocked area on Layer6 : 0  (0.00%)
[01/06 12:15:07    339s] (I)       blocked area on Layer7 : 0  (0.00%)
[01/06 12:15:07    339s] (I)       blocked area on Layer8 : 0  (0.00%)
[01/06 12:15:07    339s] (I)       Modeling time = 0.020 seconds
[01/06 12:15:07    339s] 
[01/06 12:15:07    339s] (I)       Number of ignored nets = 0
[01/06 12:15:07    339s] (I)       Number of fixed nets = 0.  Ignored: Yes
[01/06 12:15:07    339s] (I)       Number of clock nets = 1.  Ignored: No
[01/06 12:15:07    339s] (I)       Number of analog nets = 0.  Ignored: Yes
[01/06 12:15:07    339s] (I)       Number of special nets = 0.  Ignored: Yes
[01/06 12:15:07    339s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[01/06 12:15:07    339s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[01/06 12:15:07    339s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[01/06 12:15:07    339s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[01/06 12:15:07    339s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/06 12:15:07    339s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/06 12:15:07    339s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1466.7 MB
[01/06 12:15:07    339s] (I)       Ndr track 0 does not exist
[01/06 12:15:07    339s] (I)       Layer1  viaCost=300.00
[01/06 12:15:07    339s] (I)       Layer2  viaCost=100.00
[01/06 12:15:07    339s] (I)       Layer3  viaCost=100.00
[01/06 12:15:07    339s] (I)       Layer4  viaCost=100.00
[01/06 12:15:07    339s] (I)       Layer5  viaCost=100.00
[01/06 12:15:07    339s] (I)       Layer6  viaCost=200.00
[01/06 12:15:07    339s] (I)       Layer7  viaCost=100.00
[01/06 12:15:07    339s] (I)       ---------------------Grid Graph Info--------------------
[01/06 12:15:07    339s] (I)       routing area        :  (0, 0) - (580800, 574400)
[01/06 12:15:07    339s] (I)       core area           :  (20000, 20000) - (560800, 554400)
[01/06 12:15:07    339s] (I)       Site Width          :   400  (dbu)
[01/06 12:15:07    339s] (I)       Row Height          :  3200  (dbu)
[01/06 12:15:07    339s] (I)       GCell Width         :  3200  (dbu)
[01/06 12:15:07    339s] (I)       GCell Height        :  3200  (dbu)
[01/06 12:15:07    339s] (I)       grid                :   182   180     8
[01/06 12:15:07    339s] (I)       vertical capacity   :     0  3200     0  3200     0  3200     0  3200
[01/06 12:15:07    339s] (I)       horizontal capacity :     0     0  3200     0  3200     0  3200     0
[01/06 12:15:07    339s] (I)       Default wire width  :   160   200   200   200   200   200   400   400
[01/06 12:15:07    339s] (I)       Default wire space  :   160   200   200   200   200   200   400   400
[01/06 12:15:07    339s] (I)       Default pitch size  :   320   400   400   400   400   400   800   800
[01/06 12:15:07    339s] (I)       First Track Coord   :     0   200   200   200   200   200   400   400
[01/06 12:15:07    339s] (I)       Num tracks per GCell: 10.00  8.00  8.00  8.00  8.00  8.00  4.00  4.00
[01/06 12:15:07    339s] (I)       Total num of tracks :     0  1452  1436  1452  1436  1452   718   726
[01/06 12:15:07    339s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[01/06 12:15:07    339s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[01/06 12:15:07    339s] (I)       --------------------------------------------------------
[01/06 12:15:07    339s] 
[01/06 12:15:07    339s] [NR-eGR] ============ Routing rule table ============
[01/06 12:15:07    339s] [NR-eGR] Rule id 0. Nets 14171 
[01/06 12:15:07    339s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[01/06 12:15:07    339s] [NR-eGR] Pitch:  L1=320  L2=400  L3=400  L4=400  L5=400  L6=400  L7=800  L8=800
[01/06 12:15:07    339s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[01/06 12:15:07    339s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[01/06 12:15:07    339s] [NR-eGR] ========================================
[01/06 12:15:07    339s] [NR-eGR] 
[01/06 12:15:07    339s] (I)       After initializing earlyGlobalRoute syMemory usage = 1466.7 MB
[01/06 12:15:07    339s] (I)       Loading and dumping file time : 0.13 seconds
[01/06 12:15:07    339s] (I)       ============= Initialization =============
[01/06 12:15:07    339s] (I)       totalPins=51259  totalGlobalPin=49028 (95.65%)
[01/06 12:15:07    339s] (I)       total 2D Cap : 1497348 = (618832 H, 878516 V)
[01/06 12:15:07    339s] [NR-eGR] Layer group 1: route 14171 net(s) in layer range [2, 8]
[01/06 12:15:07    339s] (I)       ============  Phase 1a Route ============
[01/06 12:15:07    339s] (I)       Phase 1a runs 0.04 seconds
[01/06 12:15:07    339s] (I)       Usage: 123929 = (59419 H, 64510 V) = (9.60% H, 7.34% V) = (1.901e+05um H, 2.064e+05um V)
[01/06 12:15:07    339s] (I)       
[01/06 12:15:07    339s] (I)       ============  Phase 1b Route ============
[01/06 12:15:07    339s] (I)       Usage: 123929 = (59419 H, 64510 V) = (9.60% H, 7.34% V) = (1.901e+05um H, 2.064e+05um V)
[01/06 12:15:07    339s] (I)       
[01/06 12:15:07    339s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.965728e+05um
[01/06 12:15:07    339s] (I)       ============  Phase 1c Route ============
[01/06 12:15:07    339s] (I)       Usage: 123929 = (59419 H, 64510 V) = (9.60% H, 7.34% V) = (1.901e+05um H, 2.064e+05um V)
[01/06 12:15:07    339s] (I)       
[01/06 12:15:07    339s] (I)       ============  Phase 1d Route ============
[01/06 12:15:07    339s] (I)       Usage: 123929 = (59419 H, 64510 V) = (9.60% H, 7.34% V) = (1.901e+05um H, 2.064e+05um V)
[01/06 12:15:07    339s] (I)       
[01/06 12:15:07    339s] (I)       ============  Phase 1e Route ============
[01/06 12:15:07    339s] (I)       Phase 1e runs 0.00 seconds
[01/06 12:15:07    339s] (I)       Usage: 123929 = (59419 H, 64510 V) = (9.60% H, 7.34% V) = (1.901e+05um H, 2.064e+05um V)
[01/06 12:15:07    339s] (I)       
[01/06 12:15:07    339s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.965728e+05um
[01/06 12:15:07    339s] [NR-eGR] 
[01/06 12:15:07    339s] (I)       ============  Phase 1l Route ============
[01/06 12:15:07    339s] (I)       Phase 1l runs 0.04 seconds
[01/06 12:15:07    339s] (I)       
[01/06 12:15:07    339s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[01/06 12:15:07    339s] [NR-eGR]                OverCon         OverCon         OverCon            
[01/06 12:15:07    339s] [NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[01/06 12:15:07    339s] [NR-eGR] Layer            (1-2)           (3-4)           (5-5)    OverCon 
[01/06 12:15:07    339s] [NR-eGR] ------------------------------------------------------------------
[01/06 12:15:07    339s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[01/06 12:15:07    339s] [NR-eGR] Layer2      21( 0.06%)       1( 0.00%)       0( 0.00%)   ( 0.07%) 
[01/06 12:15:07    339s] [NR-eGR] Layer3     226( 0.73%)      18( 0.06%)       0( 0.00%)   ( 0.78%) 
[01/06 12:15:07    339s] [NR-eGR] Layer4      17( 0.05%)       3( 0.01%)       0( 0.00%)   ( 0.06%) 
[01/06 12:15:07    339s] [NR-eGR] Layer5       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[01/06 12:15:07    339s] [NR-eGR] Layer6       0( 0.00%)       1( 0.00%)       0( 0.00%)   ( 0.00%) 
[01/06 12:15:07    339s] [NR-eGR] Layer7       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[01/06 12:15:07    339s] [NR-eGR] Layer8       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[01/06 12:15:07    339s] [NR-eGR] ------------------------------------------------------------------
[01/06 12:15:08    339s] [NR-eGR] Total      264( 0.12%)      23( 0.01%)       0( 0.00%)   ( 0.13%) 
[01/06 12:15:08    339s] [NR-eGR] 
[01/06 12:15:08    339s] (I)       Total Global Routing Runtime: 0.17 seconds
[01/06 12:15:08    339s] (I)       total 2D Cap : 1497702 = (618832 H, 878870 V)
[01/06 12:15:08    339s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[01/06 12:15:08    339s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[01/06 12:15:08    339s] (I)       ============= track Assignment ============
[01/06 12:15:08    339s] (I)       extract Global 3D Wires
[01/06 12:15:08    339s] (I)       Extract Global WL : time=0.00
[01/06 12:15:08    339s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[01/06 12:15:08    339s] (I)       Initialization real time=0.00 seconds
[01/06 12:15:08    339s] (I)       Run Multi-thread track assignment
[01/06 12:15:08    339s] (I)       merging nets...
[01/06 12:15:08    339s] (I)       merging nets done
[01/06 12:15:08    339s] (I)       Kernel real time=0.29 seconds
[01/06 12:15:08    339s] (I)       End Greedy Track Assignment
[01/06 12:15:08    339s] [NR-eGR] --------------------------------------------------------------------------
[01/06 12:15:08    339s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 51199
[01/06 12:15:08    339s] [NR-eGR] Layer2(metal2)(V) length: 1.478306e+05um, number of vias: 72111
[01/06 12:15:08    339s] [NR-eGR] Layer3(metal3)(H) length: 1.585610e+05um, number of vias: 7825
[01/06 12:15:08    339s] [NR-eGR] Layer4(metal4)(V) length: 6.086472e+04um, number of vias: 4462
[01/06 12:15:08    339s] [NR-eGR] Layer5(metal5)(H) length: 3.526837e+04um, number of vias: 725
[01/06 12:15:08    339s] [NR-eGR] Layer6(metal6)(V) length: 8.760797e+03um, number of vias: 143
[01/06 12:15:08    339s] [NR-eGR] Layer7(metal7)(H) length: 1.503400e+03um, number of vias: 113
[01/06 12:15:08    339s] [NR-eGR] Layer8(metal8)(V) length: 3.592000e+02um, number of vias: 0
[01/06 12:15:08    339s] [NR-eGR] Total length: 4.131481e+05um, number of vias: 136578
[01/06 12:15:08    339s] [NR-eGR] --------------------------------------------------------------------------
[01/06 12:15:08    339s] [NR-eGR] Total clock nets wire length: 1.679219e+04um 
[01/06 12:15:08    339s] [NR-eGR] --------------------------------------------------------------------------
[01/06 12:15:08    339s] [NR-eGR] End Peak syMemory usage = 1452.3 MB
[01/06 12:15:08    339s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.76 seconds
[01/06 12:15:08    339s] Extraction called for design 'FFT' of instances=23644 and nets=14285 using extraction engine 'preRoute' .
[01/06 12:15:08    339s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/06 12:15:08    339s] Type 'man IMPEXT-3530' for more detail.
[01/06 12:15:08    339s] PreRoute RC Extraction called for design FFT.
[01/06 12:15:08    339s] RC Extraction called in multi-corner(2) mode.
[01/06 12:15:08    339s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[01/06 12:15:08    339s] Type 'man IMPEXT-6197' for more detail.
[01/06 12:15:08    339s] RCMode: PreRoute
[01/06 12:15:08    339s]       RC Corner Indexes            0       1   
[01/06 12:15:08    339s] Capacitance Scaling Factor   : 1.00000 1.00000 
[01/06 12:15:08    339s] Resistance Scaling Factor    : 1.00000 1.00000 
[01/06 12:15:08    339s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[01/06 12:15:08    339s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[01/06 12:15:08    339s] Shrink Factor                : 1.00000
[01/06 12:15:08    339s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/06 12:15:08    339s] Updating RC grid for preRoute extraction ...
[01/06 12:15:08    339s] Initializing multi-corner resistance tables ...
[01/06 12:15:09    340s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1452.340M)
[01/06 12:15:09    340s] Compute RC Scale Done ...
[01/06 12:15:09    340s] [hotspot] +------------+---------------+---------------+
[01/06 12:15:09    340s] [hotspot] |            |   max hotspot | total hotspot |
[01/06 12:15:09    340s] [hotspot] +------------+---------------+---------------+
[01/06 12:15:09    340s] [hotspot] | normalized |          0.00 |          0.00 |
[01/06 12:15:09    340s] [hotspot] +------------+---------------+---------------+
[01/06 12:15:09    340s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/06 12:15:09    340s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/06 12:15:09    340s] #################################################################################
[01/06 12:15:09    340s] # Design Stage: PreRoute
[01/06 12:15:09    340s] # Design Name: FFT
[01/06 12:15:09    340s] # Design Mode: 90nm
[01/06 12:15:09    340s] # Analysis Mode: MMMC Non-OCV 
[01/06 12:15:09    340s] # Parasitics Mode: No SPEF/RCDB
[01/06 12:15:09    340s] # Signoff Settings: SI Off 
[01/06 12:15:09    340s] #################################################################################
[01/06 12:15:10    341s] AAE_INFO: 1 threads acquired from CTE.
[01/06 12:15:10    341s] Calculate delays in BcWc mode...
[01/06 12:15:10    341s] Topological Sorting (REAL = 0:00:00.0, MEM = 1505.6M, InitMEM = 1505.6M)
[01/06 12:15:10    341s] Start delay calculation (fullDC) (1 T). (MEM=1505.57)
[01/06 12:15:11    341s] End AAE Lib Interpolated Model. (MEM=1521.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/06 12:15:14    344s] Total number of fetched objects 16168
[01/06 12:15:15    344s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[01/06 12:15:15    344s] End delay calculation. (MEM=1521.91 CPU=0:00:02.9 REAL=0:00:04.0)
[01/06 12:15:15    344s] End delay calculation (fullDC). (MEM=1521.91 CPU=0:00:03.1 REAL=0:00:05.0)
[01/06 12:15:15    344s] *** CDM Built up (cpu=0:00:03.8  real=0:00:06.0  mem= 1521.9M) ***
[01/06 12:15:16    345s] Begin: GigaOpt postEco DRV Optimization
[01/06 12:15:16    345s] Info: 1 clock net  excluded from IPO operation.
[01/06 12:15:16    345s] PhyDesignGrid: maxLocalDensity 0.98
[01/06 12:15:16    345s] ### Creating PhyDesignMc. totSessionCpu=0:05:45 mem=1521.9M
[01/06 12:15:16    345s] Core basic site is core
[01/06 12:15:16    345s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/06 12:15:16    345s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:45 mem=1521.9M
[01/06 12:15:16    345s] 
[01/06 12:15:16    345s] #optDebug: {2, 1.000, 0.8500} {3, 0.833, 0.8500} {4, 0.667, 0.8500} {5, 0.500, 0.8390} {6, 0.167, 0.4651} {7, 0.167, 0.4651} {8, 0.083, 0.3895} 
[01/06 12:15:16    345s] ### Creating LA Mngr. totSessionCpu=0:05:45 mem=1521.9M
[01/06 12:15:16    345s] ### Creating LA Mngr, finished. totSessionCpu=0:05:45 mem=1521.9M
[01/06 12:15:20    347s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/06 12:15:20    347s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[01/06 12:15:20    347s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/06 12:15:20    347s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[01/06 12:15:20    347s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/06 12:15:20    348s] Info: violation cost 0.028479 (cap = 0.028479, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/06 12:15:20    348s] |     0|     0|     0.00|     1|     1|    -0.00|     0|     0|     0|     0|    -0.03|    -0.56|       0|       0|       0|  88.57|          |         |
[01/06 12:15:21    348s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/06 12:15:21    348s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.03|    -0.56|       0|       0|       1|  88.57| 0:00:01.0|  1598.2M|
[01/06 12:15:21    348s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/06 12:15:21    348s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.03|    -0.56|       0|       0|       0|  88.57| 0:00:00.0|  1598.2M|
[01/06 12:15:21    348s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/06 12:15:21    348s] **** Begin NDR-Layer Usage Statistics ****
[01/06 12:15:21    348s] 0 Ndr or Layer constraints added by optimization 
[01/06 12:15:21    348s] **** End NDR-Layer Usage Statistics ****
[01/06 12:15:21    348s] 
[01/06 12:15:21    348s] *** Finish DRV Fixing (cpu=0:00:01.2 real=0:00:02.0 mem=1598.2M) ***
[01/06 12:15:21    348s] 
[01/06 12:15:22    348s] *** Starting refinePlace (0:05:49 mem=1614.2M) ***
[01/06 12:15:22    349s] Total net bbox length = 3.150e+05 (1.516e+05 1.634e+05) (ext = 4.082e+03)
[01/06 12:15:22    349s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/06 12:15:22    349s] Starting refinePlace ...
[01/06 12:15:22    349s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/06 12:15:22    349s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1614.2MB) @(0:05:49 - 0:05:49).
[01/06 12:15:22    349s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/06 12:15:22    349s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1614.2MB
[01/06 12:15:22    349s] Statistics of distance of Instance movement in refine placement:
[01/06 12:15:22    349s]   maximum (X+Y) =         0.00 um
[01/06 12:15:22    349s]   mean    (X+Y) =         0.00 um
[01/06 12:15:22    349s] Summary Report:
[01/06 12:15:22    349s] Instances move: 0 (out of 12848 movable)
[01/06 12:15:22    349s] Instances flipped: 0
[01/06 12:15:22    349s] Mean displacement: 0.00 um
[01/06 12:15:22    349s] Max displacement: 0.00 um 
[01/06 12:15:22    349s] Total instances moved : 0
[01/06 12:15:22    349s] Total net bbox length = 3.150e+05 (1.516e+05 1.634e+05) (ext = 4.082e+03)
[01/06 12:15:22    349s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1614.2MB
[01/06 12:15:22    349s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=1614.2MB) @(0:05:49 - 0:05:49).
[01/06 12:15:22    349s] *** Finished refinePlace (0:05:49 mem=1614.2M) ***
[01/06 12:15:22    349s] *** maximum move = 0.00 um ***
[01/06 12:15:23    349s] *** Finished re-routing un-routed nets (1614.2M) ***
[01/06 12:15:23    349s] 
[01/06 12:15:23    349s] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:02.0 mem=1614.2M) ***
[01/06 12:15:23    349s] End: GigaOpt postEco DRV Optimization
[01/06 12:15:23    349s] GigaOpt: WNS changes after routing: 0.001 -> -0.025 (bump = 0.026)
[01/06 12:15:23    349s] Begin: GigaOpt postEco optimization
[01/06 12:15:24    349s] Info: 1 clock net  excluded from IPO operation.
[01/06 12:15:24    349s] PhyDesignGrid: maxLocalDensity 1.00
[01/06 12:15:24    349s] ### Creating PhyDesignMc. totSessionCpu=0:05:50 mem=1579.1M
[01/06 12:15:24    350s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:50 mem=1579.1M
[01/06 12:15:24    350s] 
[01/06 12:15:24    350s] #optDebug: {2, 1.000, 0.8500} {3, 0.833, 0.8500} {4, 0.667, 0.8500} {5, 0.500, 0.8500} {6, 0.167, 0.8500} {7, 0.167, 0.8500} {8, 0.083, 0.8500} 
[01/06 12:15:24    350s] ### Creating LA Mngr. totSessionCpu=0:05:50 mem=1579.1M
[01/06 12:15:24    350s] ### Creating LA Mngr, finished. totSessionCpu=0:05:50 mem=1579.1M
[01/06 12:15:30    355s] *info: 1 clock net excluded
[01/06 12:15:30    355s] *info: 2 special nets excluded.
[01/06 12:15:30    355s] *info: 114 no-driver nets excluded.
[01/06 12:15:33    357s] Effort level <high> specified for reg2reg path_group
[01/06 12:15:34    359s] PathGroup :  reg2reg  TargetSlack : 0 
[01/06 12:15:35    359s] ** GigaOpt Optimizer WNS Slack -0.026 TNS Slack -0.563 Density 88.57
[01/06 12:15:35    359s] Optimizer WNS Pass 0
[01/06 12:15:35    360s] Active Path Group: reg2reg  
[01/06 12:15:35    360s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+--------------------------------+
[01/06 12:15:35    360s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|           End Point            |
[01/06 12:15:35    360s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+--------------------------------+
[01/06 12:15:35    360s] |  -0.026|   -0.026|  -0.563|   -0.563|    88.57%|   0:00:00.0| 1614.2M|        SS|  reg2reg| clk_r_REG366_S14/D             |
[01/06 12:15:40    364s] |   0.000|    0.004|   0.000|    0.000|    88.57%|   0:00:05.0| 1631.8M|        SS|       NA| NA                             |
[01/06 12:15:40    364s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+--------------------------------+
[01/06 12:15:40    364s] 
[01/06 12:15:40    364s] *** Finish Core Optimize Step (cpu=0:00:04.2 real=0:00:05.0 mem=1631.8M) ***
[01/06 12:15:40    364s] 
[01/06 12:15:40    364s] *** Finished Optimize Step Cumulative (cpu=0:00:04.3 real=0:00:05.0 mem=1631.8M) ***
[01/06 12:15:40    364s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 88.57
[01/06 12:15:41    364s] *** Starting refinePlace (0:06:05 mem=1631.8M) ***
[01/06 12:15:41    364s] Total net bbox length = 3.150e+05 (1.516e+05 1.634e+05) (ext = 4.082e+03)
[01/06 12:15:41    364s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/06 12:15:41    364s] Starting refinePlace ...
[01/06 12:15:42    365s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/06 12:15:42    365s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:01.0, mem=1631.8MB) @(0:06:05 - 0:06:05).
[01/06 12:15:42    365s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/06 12:15:42    365s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1631.8MB
[01/06 12:15:42    365s] Statistics of distance of Instance movement in refine placement:
[01/06 12:15:42    365s]   maximum (X+Y) =         0.00 um
[01/06 12:15:42    365s]   mean    (X+Y) =         0.00 um
[01/06 12:15:42    365s] Summary Report:
[01/06 12:15:42    365s] Instances move: 0 (out of 12850 movable)
[01/06 12:15:42    365s] Instances flipped: 0
[01/06 12:15:42    365s] Mean displacement: 0.00 um
[01/06 12:15:42    365s] Max displacement: 0.00 um 
[01/06 12:15:42    365s] Total instances moved : 0
[01/06 12:15:42    365s] Total net bbox length = 3.150e+05 (1.516e+05 1.634e+05) (ext = 4.082e+03)
[01/06 12:15:42    365s] Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1631.8MB
[01/06 12:15:42    365s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:01.0, mem=1631.8MB) @(0:06:05 - 0:06:05).
[01/06 12:15:42    365s] *** Finished refinePlace (0:06:05 mem=1631.8M) ***
[01/06 12:15:42    365s] *** maximum move = 0.00 um ***
[01/06 12:15:42    365s] *** Finished re-routing un-routed nets (1631.8M) ***
[01/06 12:15:42    365s] 
[01/06 12:15:42    365s] *** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=1631.8M) ***
[01/06 12:15:43    365s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 88.58
[01/06 12:15:43    365s] **** Begin NDR-Layer Usage Statistics ****
[01/06 12:15:43    365s] 0 Ndr or Layer constraints added by optimization 
[01/06 12:15:43    365s] **** End NDR-Layer Usage Statistics ****
[01/06 12:15:43    365s] 
[01/06 12:15:43    365s] *** Finish pre-CTS Setup Fixing (cpu=0:00:07.8 real=0:00:10.0 mem=1631.8M) ***
[01/06 12:15:43    365s] 
[01/06 12:15:43    365s] End: GigaOpt postEco optimization
[01/06 12:15:43    365s] **INFO: Flow update: Design timing is met.
[01/06 12:15:43    365s] **INFO: Flow update: Design timing is met.
[01/06 12:15:43    365s] *** Steiner Routed Nets: 0.035%; Threshold: 100; Threshold for Hold: 100
[01/06 12:15:43    365s] Start to check current routing status for nets...
[01/06 12:15:44    365s] All nets are already routed correctly.
[01/06 12:15:44    365s] End to check current routing status for nets (mem=1596.7M)
[01/06 12:15:44    366s] 
[01/06 12:15:44    366s] Active setup views:
[01/06 12:15:44    366s]  SS
[01/06 12:15:44    366s]   Dominating endpoints: 0
[01/06 12:15:44    366s]   Dominating TNS: -0.000
[01/06 12:15:44    366s] 
[01/06 12:15:44    366s] Extraction called for design 'FFT' of instances=23646 and nets=14287 using extraction engine 'preRoute' .
[01/06 12:15:44    366s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/06 12:15:44    366s] Type 'man IMPEXT-3530' for more detail.
[01/06 12:15:44    366s] PreRoute RC Extraction called for design FFT.
[01/06 12:15:44    366s] RC Extraction called in multi-corner(2) mode.
[01/06 12:15:44    366s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[01/06 12:15:44    366s] Type 'man IMPEXT-6197' for more detail.
[01/06 12:15:44    366s] RCMode: PreRoute
[01/06 12:15:44    366s]       RC Corner Indexes            0       1   
[01/06 12:15:44    366s] Capacitance Scaling Factor   : 1.00000 1.00000 
[01/06 12:15:44    366s] Resistance Scaling Factor    : 1.00000 1.00000 
[01/06 12:15:44    366s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[01/06 12:15:44    366s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[01/06 12:15:44    366s] Shrink Factor                : 1.00000
[01/06 12:15:44    366s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/06 12:15:45    366s] Initializing multi-corner resistance tables ...
[01/06 12:15:45    366s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1582.363M)
[01/06 12:15:45    366s] Skewing Data Summary (End_of_FINAL)
[01/06 12:15:46    367s] --------------------------------------------------
[01/06 12:15:46    367s]  Total skewed count:0
[01/06 12:15:46    367s] --------------------------------------------------
[01/06 12:15:46    367s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[01/06 12:15:46    367s] [PSP]     Started earlyGlobalRoute kernel
[01/06 12:15:46    367s] [PSP]     Initial Peak syMemory usage = 1582.4 MB
[01/06 12:15:46    367s] (I)       Reading DB...
[01/06 12:15:46    367s] (I)       before initializing RouteDB syMemory usage = 1582.4 MB
[01/06 12:15:46    367s] (I)       congestionReportName   : 
[01/06 12:15:46    367s] (I)       layerRangeFor2DCongestion : 
[01/06 12:15:46    367s] (I)       buildTerm2TermWires    : 0
[01/06 12:15:46    367s] (I)       doTrackAssignment      : 1
[01/06 12:15:46    367s] (I)       dumpBookshelfFiles     : 0
[01/06 12:15:46    367s] (I)       numThreads             : 1
[01/06 12:15:46    367s] (I)       bufferingAwareRouting  : false
[01/06 12:15:46    367s] [NR-eGR] honorMsvRouteConstraint: false
[01/06 12:15:46    367s] (I)       honorPin               : false
[01/06 12:15:46    367s] (I)       honorPinGuide          : true
[01/06 12:15:47    367s] (I)       honorPartition         : false
[01/06 12:15:47    367s] (I)       allowPartitionCrossover: false
[01/06 12:15:47    367s] (I)       honorSingleEntry       : true
[01/06 12:15:47    367s] (I)       honorSingleEntryStrong : true
[01/06 12:15:47    367s] (I)       handleViaSpacingRule   : false
[01/06 12:15:47    367s] (I)       handleEolSpacingRule   : false
[01/06 12:15:47    367s] (I)       PDConstraint           : none
[01/06 12:15:47    367s] (I)       expBetterNDRHandling   : false
[01/06 12:15:47    367s] [NR-eGR] honorClockSpecNDR      : 0
[01/06 12:15:47    367s] (I)       routingEffortLevel     : 3
[01/06 12:15:47    367s] (I)       effortLevel            : standard
[01/06 12:15:47    367s] [NR-eGR] minRouteLayer          : 2
[01/06 12:15:47    367s] [NR-eGR] maxRouteLayer          : 127
[01/06 12:15:47    367s] (I)       relaxedTopLayerCeiling : 127
[01/06 12:15:47    367s] (I)       relaxedBottomLayerFloor: 2
[01/06 12:15:47    367s] (I)       numRowsPerGCell        : 1
[01/06 12:15:47    367s] (I)       speedUpLargeDesign     : 0
[01/06 12:15:47    367s] (I)       multiThreadingTA       : 1
[01/06 12:15:47    367s] (I)       blkAwareLayerSwitching : 1
[01/06 12:15:47    367s] (I)       optimizationMode       : false
[01/06 12:15:47    367s] (I)       routeSecondPG          : false
[01/06 12:15:47    367s] (I)       scenicRatioForLayerRelax: 0.00
[01/06 12:15:47    367s] (I)       detourLimitForLayerRelax: 0.00
[01/06 12:15:47    367s] (I)       punchThroughDistance   : 500.00
[01/06 12:15:47    367s] (I)       scenicBound            : 1.15
[01/06 12:15:47    367s] (I)       maxScenicToAvoidBlk    : 100.00
[01/06 12:15:47    367s] (I)       source-to-sink ratio   : 0.00
[01/06 12:15:47    367s] (I)       targetCongestionRatioH : 1.00
[01/06 12:15:47    367s] (I)       targetCongestionRatioV : 1.00
[01/06 12:15:47    367s] (I)       layerCongestionRatio   : 0.70
[01/06 12:15:47    367s] (I)       m1CongestionRatio      : 0.10
[01/06 12:15:47    367s] (I)       m2m3CongestionRatio    : 0.70
[01/06 12:15:47    367s] (I)       localRouteEffort       : 1.00
[01/06 12:15:47    367s] (I)       numSitesBlockedByOneVia: 8.00
[01/06 12:15:47    367s] (I)       supplyScaleFactorH     : 1.00
[01/06 12:15:47    367s] (I)       supplyScaleFactorV     : 1.00
[01/06 12:15:47    367s] (I)       highlight3DOverflowFactor: 0.00
[01/06 12:15:47    367s] (I)       doubleCutViaModelingRatio: 0.00
[01/06 12:15:47    367s] (I)       routeVias              : 
[01/06 12:15:47    367s] (I)       readTROption           : true
[01/06 12:15:47    367s] (I)       extraSpacingFactor     : 1.00
[01/06 12:15:47    367s] [NR-eGR] numTracksPerClockWire  : 0
[01/06 12:15:47    367s] (I)       routeSelectedNetsOnly  : false
[01/06 12:15:47    367s] (I)       clkNetUseMaxDemand     : false
[01/06 12:15:47    367s] (I)       extraDemandForClocks   : 0
[01/06 12:15:47    367s] (I)       steinerRemoveLayers    : false
[01/06 12:15:47    367s] (I)       demoteLayerScenicScale : 1.00
[01/06 12:15:47    367s] (I)       nonpreferLayerCostScale : 100.00
[01/06 12:15:47    367s] (I)       similarTopologyRoutingFast : false
[01/06 12:15:47    367s] (I)       spanningTreeRefinement : false
[01/06 12:15:47    367s] (I)       spanningTreeRefinementAlpha : 0.50
[01/06 12:15:47    367s] (I)       starting read tracks
[01/06 12:15:47    367s] (I)       build grid graph
[01/06 12:15:47    367s] (I)       build grid graph start
[01/06 12:15:47    367s] [NR-eGR] Layer1 has no routable track
[01/06 12:15:47    367s] [NR-eGR] Layer2 has single uniform track structure
[01/06 12:15:47    367s] [NR-eGR] Layer3 has single uniform track structure
[01/06 12:15:47    367s] [NR-eGR] Layer4 has single uniform track structure
[01/06 12:15:47    367s] [NR-eGR] Layer5 has single uniform track structure
[01/06 12:15:47    367s] [NR-eGR] Layer6 has single uniform track structure
[01/06 12:15:47    367s] [NR-eGR] Layer7 has single uniform track structure
[01/06 12:15:47    367s] [NR-eGR] Layer8 has single uniform track structure
[01/06 12:15:47    367s] (I)       build grid graph end
[01/06 12:15:47    367s] (I)       numViaLayers=8
[01/06 12:15:47    367s] (I)       Reading via VIA12_VV for layer: 0 
[01/06 12:15:47    367s] (I)       Reading via VIA23_VH for layer: 1 
[01/06 12:15:47    367s] (I)       Reading via VIA34_VH for layer: 2 
[01/06 12:15:47    367s] (I)       Reading via VIA45_VH for layer: 3 
[01/06 12:15:47    367s] (I)       Reading via VIA56_VH for layer: 4 
[01/06 12:15:47    367s] (I)       Reading via VIA67_Def for layer: 5 
[01/06 12:15:47    367s] (I)       Reading via VIA78_Def for layer: 6 
[01/06 12:15:47    367s] (I)       end build via table
[01/06 12:15:47    367s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=1936 numBumpBlks=0 numBoundaryFakeBlks=0
[01/06 12:15:47    367s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[01/06 12:15:47    367s] (I)       readDataFromPlaceDB
[01/06 12:15:47    367s] (I)       Read net information..
[01/06 12:15:47    367s] [NR-eGR] Read numTotalNets=14173  numIgnoredNets=0
[01/06 12:15:47    367s] (I)       Read testcase time = 0.000 seconds
[01/06 12:15:47    367s] 
[01/06 12:15:47    367s] (I)       read default dcut vias
[01/06 12:15:47    367s] (I)       Reading via VIA12_DC_RIGHT for layer: 0 
[01/06 12:15:47    367s] (I)       Reading via VIA23_DC_RIGHT for layer: 1 
[01/06 12:15:47    367s] (I)       Reading via VIA34_DC_RIGHT for layer: 2 
[01/06 12:15:47    367s] (I)       Reading via VIA45_DC_RIGHT for layer: 3 
[01/06 12:15:47    367s] (I)       Reading via VIA56_DC_RIGHT for layer: 4 
[01/06 12:15:47    367s] (I)       Reading via VIA67_DC_RIGHT for layer: 5 
[01/06 12:15:47    367s] (I)       Reading via VIA78_DC_RIGHT for layer: 6 
[01/06 12:15:47    367s] (I)       build grid graph start
[01/06 12:15:47    367s] (I)       build grid graph end
[01/06 12:15:47    367s] (I)       Model blockage into capacity
[01/06 12:15:47    367s] (I)       Read numBlocks=1936  numPreroutedWires=0  numCapScreens=0
[01/06 12:15:47    367s] (I)       blocked area on Layer1 : 0  (0.00%)
[01/06 12:15:47    367s] (I)       blocked area on Layer2 : 2961302400  (0.89%)
[01/06 12:15:47    367s] (I)       blocked area on Layer3 : 47535539200  (14.25%)
[01/06 12:15:47    367s] (I)       blocked area on Layer4 : 45127840000  (13.53%)
[01/06 12:15:47    367s] (I)       blocked area on Layer5 : 0  (0.00%)
[01/06 12:15:47    367s] (I)       blocked area on Layer6 : 0  (0.00%)
[01/06 12:15:47    367s] (I)       blocked area on Layer7 : 0  (0.00%)
[01/06 12:15:47    367s] (I)       blocked area on Layer8 : 0  (0.00%)
[01/06 12:15:47    367s] (I)       Modeling time = 0.010 seconds
[01/06 12:15:47    367s] 
[01/06 12:15:47    367s] (I)       Number of ignored nets = 0
[01/06 12:15:47    367s] (I)       Number of fixed nets = 0.  Ignored: Yes
[01/06 12:15:47    367s] (I)       Number of clock nets = 1.  Ignored: No
[01/06 12:15:47    367s] (I)       Number of analog nets = 0.  Ignored: Yes
[01/06 12:15:47    367s] (I)       Number of special nets = 0.  Ignored: Yes
[01/06 12:15:47    367s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[01/06 12:15:47    367s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[01/06 12:15:47    367s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[01/06 12:15:47    367s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[01/06 12:15:47    367s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/06 12:15:47    367s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/06 12:15:47    367s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1582.4 MB
[01/06 12:15:47    367s] (I)       Ndr track 0 does not exist
[01/06 12:15:47    367s] (I)       Layer1  viaCost=300.00
[01/06 12:15:47    367s] (I)       Layer2  viaCost=100.00
[01/06 12:15:47    367s] (I)       Layer3  viaCost=100.00
[01/06 12:15:47    367s] (I)       Layer4  viaCost=100.00
[01/06 12:15:47    367s] (I)       Layer5  viaCost=100.00
[01/06 12:15:47    367s] (I)       Layer6  viaCost=200.00
[01/06 12:15:47    367s] (I)       Layer7  viaCost=100.00
[01/06 12:15:47    367s] (I)       ---------------------Grid Graph Info--------------------
[01/06 12:15:47    367s] (I)       routing area        :  (0, 0) - (580800, 574400)
[01/06 12:15:47    367s] (I)       core area           :  (20000, 20000) - (560800, 554400)
[01/06 12:15:47    367s] (I)       Site Width          :   400  (dbu)
[01/06 12:15:47    367s] (I)       Row Height          :  3200  (dbu)
[01/06 12:15:47    367s] (I)       GCell Width         :  3200  (dbu)
[01/06 12:15:47    367s] (I)       GCell Height        :  3200  (dbu)
[01/06 12:15:47    367s] (I)       grid                :   182   180     8
[01/06 12:15:47    367s] (I)       vertical capacity   :     0  3200     0  3200     0  3200     0  3200
[01/06 12:15:47    367s] (I)       horizontal capacity :     0     0  3200     0  3200     0  3200     0
[01/06 12:15:47    367s] (I)       Default wire width  :   160   200   200   200   200   200   400   400
[01/06 12:15:47    367s] (I)       Default wire space  :   160   200   200   200   200   200   400   400
[01/06 12:15:47    367s] (I)       Default pitch size  :   320   400   400   400   400   400   800   800
[01/06 12:15:47    367s] (I)       First Track Coord   :     0   200   200   200   200   200   400   400
[01/06 12:15:47    367s] (I)       Num tracks per GCell: 10.00  8.00  8.00  8.00  8.00  8.00  4.00  4.00
[01/06 12:15:47    367s] (I)       Total num of tracks :     0  1452  1436  1452  1436  1452   718   726
[01/06 12:15:47    367s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[01/06 12:15:47    367s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[01/06 12:15:47    367s] (I)       --------------------------------------------------------
[01/06 12:15:47    367s] 
[01/06 12:15:47    367s] [NR-eGR] ============ Routing rule table ============
[01/06 12:15:47    367s] [NR-eGR] Rule id 0. Nets 14173 
[01/06 12:15:47    367s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[01/06 12:15:47    367s] [NR-eGR] Pitch:  L1=320  L2=400  L3=400  L4=400  L5=400  L6=400  L7=800  L8=800
[01/06 12:15:47    367s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[01/06 12:15:47    367s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[01/06 12:15:47    367s] [NR-eGR] ========================================
[01/06 12:15:47    367s] [NR-eGR] 
[01/06 12:15:47    367s] (I)       After initializing earlyGlobalRoute syMemory usage = 1582.4 MB
[01/06 12:15:47    367s] (I)       Loading and dumping file time : 0.18 seconds
[01/06 12:15:47    367s] (I)       ============= Initialization =============
[01/06 12:15:47    367s] (I)       totalPins=51263  totalGlobalPin=49032 (95.65%)
[01/06 12:15:47    367s] (I)       total 2D Cap : 1497348 = (618832 H, 878516 V)
[01/06 12:15:47    367s] [NR-eGR] Layer group 1: route 14173 net(s) in layer range [2, 8]
[01/06 12:15:47    367s] (I)       ============  Phase 1a Route ============
[01/06 12:15:47    367s] (I)       Phase 1a runs 0.05 seconds
[01/06 12:15:47    367s] (I)       Usage: 123959 = (59466 H, 64493 V) = (9.61% H, 7.34% V) = (1.903e+05um H, 2.064e+05um V)
[01/06 12:15:47    367s] (I)       
[01/06 12:15:47    367s] (I)       ============  Phase 1b Route ============
[01/06 12:15:47    367s] (I)       Usage: 123959 = (59466 H, 64493 V) = (9.61% H, 7.34% V) = (1.903e+05um H, 2.064e+05um V)
[01/06 12:15:47    367s] (I)       
[01/06 12:15:47    367s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.966688e+05um
[01/06 12:15:47    367s] (I)       ============  Phase 1c Route ============
[01/06 12:15:47    367s] (I)       Usage: 123959 = (59466 H, 64493 V) = (9.61% H, 7.34% V) = (1.903e+05um H, 2.064e+05um V)
[01/06 12:15:47    367s] (I)       
[01/06 12:15:47    367s] (I)       ============  Phase 1d Route ============
[01/06 12:15:47    367s] (I)       Usage: 123959 = (59466 H, 64493 V) = (9.61% H, 7.34% V) = (1.903e+05um H, 2.064e+05um V)
[01/06 12:15:47    367s] (I)       
[01/06 12:15:47    367s] (I)       ============  Phase 1e Route ============
[01/06 12:15:47    367s] (I)       Phase 1e runs 0.00 seconds
[01/06 12:15:47    367s] (I)       Usage: 123959 = (59466 H, 64493 V) = (9.61% H, 7.34% V) = (1.903e+05um H, 2.064e+05um V)
[01/06 12:15:47    367s] (I)       
[01/06 12:15:47    367s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.966688e+05um
[01/06 12:15:47    367s] [NR-eGR] 
[01/06 12:15:47    367s] (I)       ============  Phase 1l Route ============
[01/06 12:15:47    367s] (I)       Phase 1l runs 0.05 seconds
[01/06 12:15:47    367s] (I)       
[01/06 12:15:47    367s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[01/06 12:15:47    367s] [NR-eGR]                OverCon         OverCon         OverCon            
[01/06 12:15:47    367s] [NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[01/06 12:15:47    367s] [NR-eGR] Layer            (1-2)           (3-4)           (5-5)    OverCon 
[01/06 12:15:47    367s] [NR-eGR] ------------------------------------------------------------------
[01/06 12:15:47    367s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[01/06 12:15:47    367s] [NR-eGR] Layer2      20( 0.06%)       1( 0.00%)       0( 0.00%)   ( 0.06%) 
[01/06 12:15:47    367s] [NR-eGR] Layer3     237( 0.76%)      16( 0.05%)       0( 0.00%)   ( 0.81%) 
[01/06 12:15:47    367s] [NR-eGR] Layer4      19( 0.06%)       3( 0.01%)       0( 0.00%)   ( 0.07%) 
[01/06 12:15:47    367s] [NR-eGR] Layer5       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[01/06 12:15:47    367s] [NR-eGR] Layer6       0( 0.00%)       1( 0.00%)       0( 0.00%)   ( 0.00%) 
[01/06 12:15:47    367s] [NR-eGR] Layer7       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[01/06 12:15:47    367s] [NR-eGR] Layer8       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[01/06 12:15:47    367s] [NR-eGR] ------------------------------------------------------------------
[01/06 12:15:47    367s] [NR-eGR] Total      276( 0.12%)      21( 0.01%)       0( 0.00%)   ( 0.13%) 
[01/06 12:15:47    367s] [NR-eGR] 
[01/06 12:15:47    367s] (I)       Total Global Routing Runtime: 0.21 seconds
[01/06 12:15:47    367s] (I)       total 2D Cap : 1497702 = (618832 H, 878870 V)
[01/06 12:15:47    367s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[01/06 12:15:47    367s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[01/06 12:15:47    367s] [NR-eGR] End Peak syMemory usage = 1582.4 MB
[01/06 12:15:47    367s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.41 seconds
[01/06 12:15:47    367s] [hotspot] +------------+---------------+---------------+
[01/06 12:15:47    367s] [hotspot] |            |   max hotspot | total hotspot |
[01/06 12:15:47    367s] [hotspot] +------------+---------------+---------------+
[01/06 12:15:47    367s] [hotspot] | normalized |          0.00 |          0.00 |
[01/06 12:15:47    367s] [hotspot] +------------+---------------+---------------+
[01/06 12:15:47    367s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/06 12:15:47    367s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/06 12:15:47    368s] #################################################################################
[01/06 12:15:47    368s] # Design Stage: PreRoute
[01/06 12:15:47    368s] # Design Name: FFT
[01/06 12:15:47    368s] # Design Mode: 90nm
[01/06 12:15:47    368s] # Analysis Mode: MMMC Non-OCV 
[01/06 12:15:47    368s] # Parasitics Mode: No SPEF/RCDB
[01/06 12:15:47    368s] # Signoff Settings: SI Off 
[01/06 12:15:47    368s] #################################################################################
[01/06 12:15:48    368s] AAE_INFO: 1 threads acquired from CTE.
[01/06 12:15:48    368s] Calculate delays in BcWc mode...
[01/06 12:15:48    368s] Topological Sorting (REAL = 0:00:00.0, MEM = 1578.4M, InitMEM = 1578.4M)
[01/06 12:15:48    368s] Start delay calculation (fullDC) (1 T). (MEM=1578.36)
[01/06 12:15:48    368s] End AAE Lib Interpolated Model. (MEM=1594.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/06 12:15:52    371s] Total number of fetched objects 16170
[01/06 12:15:52    371s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/06 12:15:52    371s] End delay calculation. (MEM=1594.7 CPU=0:00:03.3 REAL=0:00:04.0)
[01/06 12:15:52    371s] End delay calculation (fullDC). (MEM=1594.7 CPU=0:00:03.6 REAL=0:00:04.0)
[01/06 12:15:52    371s] *** CDM Built up (cpu=0:00:03.8  real=0:00:05.0  mem= 1594.7M) ***
[01/06 12:15:53    372s] *** Done Building Timing Graph (cpu=0:00:04.6 real=0:00:06.0 totSessionCpu=0:06:13 mem=1594.7M)
[01/06 12:15:53    372s] Reported timing to dir ./timingReports
[01/06 12:15:54    372s] **optDesign ... cpu = 0:03:14, real = 0:04:09, mem = 809.3M, totSessionCpu=0:06:13 **
[01/06 12:15:55    374s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 SS 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.004  |  0.004  |  0.559  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6932   |  4482   |  2450   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.938%
       (88.583% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:03:15, real = 0:04:11, mem = 806.9M, totSessionCpu=0:06:14 **
[01/06 12:15:55    374s] Deleting Cell Server ...
[01/06 12:15:55    374s] Deleting Lib Analyzer.
[01/06 12:15:56    374s] *** Finished optDesign ***
[01/06 12:15:56    374s] 
[01/06 12:15:56    374s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:03:26 real=  0:04:25)
[01/06 12:15:56    374s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:09.7 real=0:00:11.5)
[01/06 12:15:56    374s] 	OPT_RUNTIME:            reclaim (count =  3): (cpu=0:00:28.4 real=0:00:37.0)
[01/06 12:15:56    374s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:14.5 real=0:00:19.8)
[01/06 12:15:56    374s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=  0:01:11 real=  0:01:25)
[01/06 12:15:56    374s] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=0:00:25.3 real=0:00:34.3)
[01/06 12:15:56    374s] Info: pop threads available for lower-level modules during optimization.
[01/06 12:15:56    374s] <CMD> saveDesign ./saving/FFT_Placed.enc
[01/06 12:15:56    374s] #% Begin save design ... (date=01/06 12:15:56, mem=801.9M)
[01/06 12:15:57    374s] % Begin Save netlist data ... (date=01/06 12:15:57, mem=792.7M)
[01/06 12:15:57    374s] Writing Binary DB to ./saving/FFT_Placed.enc.dat/FFT.v.bin in single-threaded mode...
[01/06 12:15:57    374s] % End Save netlist data ... (date=01/06 12:15:57, total cpu=0:00:00.1, real=0:00:00.0, peak res=792.8M, current mem=792.8M)
[01/06 12:15:57    374s] % Begin Save AAE data ... (date=01/06 12:15:57, mem=792.8M)
[01/06 12:15:58    374s] Saving AAE Data ...
[01/06 12:15:58    374s] % End Save AAE data ... (date=01/06 12:15:58, total cpu=0:00:00.1, real=0:00:01.0, peak res=792.8M, current mem=792.2M)
[01/06 12:15:59    375s] % Begin Save clock tree data ... (date=01/06 12:15:59, mem=796.3M)
[01/06 12:15:59    375s] % End Save clock tree data ... (date=01/06 12:15:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=796.3M, current mem=793.5M)
[01/06 12:15:59    375s] Saving preference file ./saving/FFT_Placed.enc.dat/gui.pref.tcl ...
[01/06 12:15:59    375s] Saving mode setting ...
[01/06 12:16:00    375s] Saving global file ...
[01/06 12:16:01    375s] % Begin Save floorplan data ... (date=01/06 12:16:01, mem=786.8M)
[01/06 12:16:01    375s] Saving floorplan file ...
[01/06 12:16:01    375s] % End Save floorplan data ... (date=01/06 12:16:01, total cpu=0:00:00.2, real=0:00:00.0, peak res=787.2M, current mem=787.2M)
[01/06 12:16:01    375s] Saving Drc markers ...
[01/06 12:16:01    375s] ... No Drc file written since there is no markers found.
[01/06 12:16:01    375s] % Begin Save placement data ... (date=01/06 12:16:01, mem=787.3M)
[01/06 12:16:01    375s] ** Saving stdCellPlacement_binary (version# 1) ...
[01/06 12:16:01    375s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1471.2M) ***
[01/06 12:16:01    375s] % End Save placement data ... (date=01/06 12:16:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=787.3M, current mem=786.7M)
[01/06 12:16:01    375s] % Begin Save routing data ... (date=01/06 12:16:01, mem=786.7M)
[01/06 12:16:01    376s] Saving route file ...
[01/06 12:16:02    376s] *** Completed saveRoute (cpu=0:00:00.3 real=0:00:01.0 mem=1471.2M) ***
[01/06 12:16:02    376s] % End Save routing data ... (date=01/06 12:16:02, total cpu=0:00:00.3, real=0:00:01.0, peak res=787.4M, current mem=787.4M)
[01/06 12:16:02    376s] Saving property file ./saving/FFT_Placed.enc.dat/FFT.prop
[01/06 12:16:03    376s] *** Completed saveProperty (cpu=0:00:00.1 real=0:00:01.0 mem=1471.2M) ***
[01/06 12:16:03    376s] % Begin Save power constraints data ... (date=01/06 12:16:03, mem=787.8M)
[01/06 12:16:03    376s] % End Save power constraints data ... (date=01/06 12:16:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=787.8M, current mem=787.8M)
[01/06 12:16:03    376s] Saving rc congestion map ./saving/FFT_Placed.enc.dat/FFT.congmap.gz ...
[01/06 12:16:06    376s] Generated self-contained design FFT_Placed.enc.dat
[01/06 12:16:06    376s] #% End save design ... (date=01/06 12:16:06, total cpu=0:00:02.5, real=0:00:10.0, peak res=801.9M, current mem=720.0M)
[01/06 12:16:06    376s] *** Message Summary: 0 warning(s), 0 error(s)
[01/06 12:16:06    376s] 
[01/06 12:16:06    376s] <CMD> timeDesign -preCTS -idealClock -drvReports -outDir ./reports/postplace_timing
[01/06 12:16:07    377s] Start to check current routing status for nets...
[01/06 12:16:07    377s] All nets are already routed correctly.
[01/06 12:16:07    377s] End to check current routing status for nets (mem=1426.1M)
[01/06 12:16:07    377s] Effort level <high> specified for reg2reg path_group
[01/06 12:16:09    379s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 SS 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.004  |  0.004  |  0.559  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6932   |  4482   |  2450   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.938%
       (88.583% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./reports/postplace_timing
[01/06 12:16:09    379s] Total CPU time: 2.16 sec
[01/06 12:16:09    379s] Total Real time: 3.0 sec
[01/06 12:16:09    379s] Total Memory Usage: 1426.125 Mbytes
[01/06 12:16:09    379s] <CMD> timeDesign -preCTS -idealClock -hold -outDir ./reports/postplace_timing
[01/06 12:16:10    379s] Start to check current routing status for nets...
[01/06 12:16:10    379s] All nets are already routed correctly.
[01/06 12:16:10    379s] End to check current routing status for nets (mem=1405.8M)
[01/06 12:16:10    379s] Effort level <high> specified for reg2reg path_group
[01/06 12:16:12    380s] #################################################################################
[01/06 12:16:12    380s] # Design Stage: PreRoute
[01/06 12:16:12    380s] # Design Name: FFT
[01/06 12:16:12    380s] # Design Mode: 90nm
[01/06 12:16:12    380s] # Analysis Mode: MMMC Non-OCV 
[01/06 12:16:12    380s] # Parasitics Mode: No SPEF/RCDB
[01/06 12:16:12    380s] # Signoff Settings: SI Off 
[01/06 12:16:12    380s] #################################################################################
[01/06 12:16:12    380s] AAE_INFO: 1 threads acquired from CTE.
[01/06 12:16:12    380s] Calculate delays in BcWc mode...
[01/06 12:16:12    380s] Topological Sorting (REAL = 0:00:00.0, MEM = 1411.8M, InitMEM = 1411.8M)
[01/06 12:16:12    380s] Start delay calculation (fullDC) (1 T). (MEM=1411.8)
[01/06 12:16:12    380s] *** Calculating scaling factor for FF libraries using the default operating condition of each library.
[01/06 12:16:13    380s] End AAE Lib Interpolated Model. (MEM=1428.13 CPU Time=0:00:00.0, Real Time=0:00:01.0)
[01/06 12:16:17    384s] Total number of fetched objects 16170
[01/06 12:16:17    384s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/06 12:16:17    384s] End delay calculation. (MEM=1485.36 CPU=0:00:03.3 REAL=0:00:04.0)
[01/06 12:16:17    384s] End delay calculation (fullDC). (MEM=1485.36 CPU=0:00:03.6 REAL=0:00:05.0)
[01/06 12:16:17    384s] *** CDM Built up (cpu=0:00:03.7  real=0:00:05.0  mem= 1485.4M) ***
[01/06 12:16:17    384s] *** Done Building Timing Graph (cpu=0:00:04.2 real=0:00:05.0 totSessionCpu=0:06:25 mem=1485.4M)
[01/06 12:16:18    384s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 FF 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.016  |  0.016  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4482   |  4482   |    0    |
+--------------------+---------+---------+---------+

Density: 69.938%
       (88.583% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./reports/postplace_timing
[01/06 12:16:18    385s] Total CPU time: 6.02 sec
[01/06 12:16:18    385s] Total Real time: 9.0 sec
[01/06 12:16:18    385s] Total Memory Usage: 1405.769531 Mbytes
[01/06 12:17:15    388s] <CMD> setDesignMode -process 130
[01/06 12:17:16    388s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[01/06 12:17:16    388s] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[01/06 12:17:16    388s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[01/06 12:17:16    388s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[01/06 12:17:16    388s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[01/06 12:17:16    388s] Updating process node dependent CCOpt properties for the 130nm process node.
[01/06 12:18:13    391s] <CMD> fit
[01/06 12:18:27    391s] **WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[01/06 12:18:53    393s] <CMD> set_ccopt_property target_max_trans 0.08
[01/06 12:18:53    393s] <CMD> set_ccopt_property target_skew 0.5
[01/06 12:19:20    394s] <CMD> create_ccopt_clock_tree -name clk -source clk
[01/06 12:19:20    394s] Creating Cell Server ...(0, 0, 0, 0)
[01/06 12:19:21    394s] Summary for sequential cells identification: 
[01/06 12:19:21    394s]   Identified SBFF number: 88
[01/06 12:19:21    394s]   Identified MBFF number: 0
[01/06 12:19:21    394s]   Identified SB Latch number: 0
[01/06 12:19:21    394s]   Identified MB Latch number: 0
[01/06 12:19:21    394s]   Not identified SBFF number: 4
[01/06 12:19:21    394s]   Not identified MBFF number: 0
[01/06 12:19:21    394s]   Not identified SB Latch number: 0
[01/06 12:19:21    394s]   Not identified MB Latch number: 0
[01/06 12:19:21    394s]   Number of sequential cells which are not FFs: 26
[01/06 12:19:21    394s] Creating Cell Server, finished. 
[01/06 12:19:21    394s] 
[01/06 12:19:21    394s] 
[01/06 12:19:21    394s]  View SS  Weighted 0 StdDelay unweighted 28.80, weightedFactor 1.000 
[01/06 12:19:21    394s]   
[01/06 12:19:21    394s]  View FF  Weighted 0 StdDelay unweighted 12.60, weightedFactor 1.000 
[01/06 12:19:21    394s]   Extracting original clock gating for clk...
[01/06 12:19:21    395s]   clock_tree clk contains 2392 sinks and 0 clock gates.
[01/06 12:19:21    395s]   Extraction for clk complete.
[01/06 12:19:21    395s] Extracting original clock gating for clk done.
[01/06 12:19:23    395s] <CMD> ccopt_design
[01/06 12:19:23    395s] #% Begin ccopt_design (date=01/06 12:19:23, mem=675.6M)
[01/06 12:19:23    395s] Runtime...
[01/06 12:19:23    395s] (ccopt_design): CTS Engine: ccopt. Used Spec: pre-existing CCOPT spec.
[01/06 12:19:24    395s] Preferred extra space for top nets is 0
[01/06 12:19:24    395s] Preferred extra space for trunk nets is 1
[01/06 12:19:24    395s] Preferred extra space for leaf nets is 1
[01/06 12:19:24    395s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[01/06 12:19:24    395s] Set place::cacheFPlanSiteMark to 1
[01/06 12:19:24    395s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[01/06 12:19:24    395s] Using CCOpt effort standard.
[01/06 12:19:24    395s] CCOpt::Phase::Initialization...
[01/06 12:19:24    395s] Check Prerequisites...
[01/06 12:19:24    395s] Leaving CCOpt scope - CheckPlace...
[01/06 12:19:24    395s] #spOpts: N=130 
[01/06 12:19:24    395s] Core basic site is core
[01/06 12:19:24    395s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/06 12:19:24    395s] Begin checking placement ... (start mem=1407.8M, init mem=1407.8M)
[01/06 12:19:24    395s] *info: Placed = 23646          (Fixed = 334)
[01/06 12:19:24    395s] *info: Unplaced = 0           
[01/06 12:19:24    395s] Placement Density:88.58%(254493/287293)
[01/06 12:19:24    395s] Placement Density (including fixed std cells):88.65%(256204/289004)
[01/06 12:19:24    395s] Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1407.8M)
[01/06 12:19:24    395s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.2 real=0:00:00.7)
[01/06 12:19:24    395s] Validating CTS configuration...
[01/06 12:19:25    395s] Non-default CCOpt properties:
[01/06 12:19:25    395s] preferred_extra_space is set for at least one key
[01/06 12:19:25    395s] route_type is set for at least one key
[01/06 12:19:25    395s] target_max_trans is set for at least one key
[01/06 12:19:25    395s] target_skew is set for at least one key
[01/06 12:19:25    395s] useful_skew_ideal_mode_max_allowed_delay: 1 (default: auto)
[01/06 12:19:25    395s] Using cell based legalization.
[01/06 12:19:25    395s] #spOpts: N=130 
[01/06 12:19:25    395s] Core basic site is core
[01/06 12:19:25    395s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/06 12:19:25    395s] Route type trimming info:
[01/06 12:19:25    395s]   No route type modifications were made.
[01/06 12:19:25    395s] Clock tree balancer configuration for clock_tree clk:
[01/06 12:19:25    395s] Non-default CCOpt properties for clock tree clk:
[01/06 12:19:25    395s]   route_type (leaf): default_route_type_leaf (default: default)
[01/06 12:19:25    395s]   route_type (trunk): default_route_type_nonleaf (default: default)
[01/06 12:19:25    395s]   route_type (top): default_route_type_nonleaf (default: default)
[01/06 12:19:25    395s] Library Trimming...
[01/06 12:19:25    395s] (I)       Initializing Steiner engine. 
[01/06 12:19:25    395s] (I)       Reading DB...
[01/06 12:19:25    395s] (I)       Number of ignored instance 0
[01/06 12:19:25    395s] (I)       numMoveCells=23312, numMacros=0  numPads=60  numMultiRowHeightInsts=0
[01/06 12:19:25    395s] (I)       Identified Clock instances: Flop 2392, Clock buffer/inverter 0, Gate 0
[01/06 12:19:25    395s] (I)       before initializing RouteDB syMemory usage = 1415.3 MB
[01/06 12:19:25    395s] (I)       congestionReportName   : 
[01/06 12:19:25    395s] (I)       layerRangeFor2DCongestion : 
[01/06 12:19:25    395s] (I)       buildTerm2TermWires    : 1
[01/06 12:19:25    395s] (I)       doTrackAssignment      : 0
[01/06 12:19:25    395s] (I)       dumpBookshelfFiles     : 0
[01/06 12:19:25    395s] (I)       numThreads             : 1
[01/06 12:19:25    395s] (I)       bufferingAwareRouting  : true
[01/06 12:19:25    395s] [NR-eGR] honorMsvRouteConstraint: false
[01/06 12:19:25    395s] (I)       honorPin               : false
[01/06 12:19:25    395s] (I)       honorPinGuide          : true
[01/06 12:19:25    395s] (I)       honorPartition         : false
[01/06 12:19:25    395s] (I)       allowPartitionCrossover: false
[01/06 12:19:25    395s] (I)       honorSingleEntry       : true
[01/06 12:19:25    395s] (I)       honorSingleEntryStrong : true
[01/06 12:19:25    395s] (I)       handleViaSpacingRule   : false
[01/06 12:19:25    395s] (I)       handleEolSpacingRule   : true
[01/06 12:19:25    395s] (I)       PDConstraint           : none
[01/06 12:19:25    395s] (I)       expBetterNDRHandling   : true
[01/06 12:19:25    395s] [NR-eGR] honorClockSpecNDR      : 0
[01/06 12:19:25    395s] (I)       routingEffortLevel     : 3
[01/06 12:19:25    395s] (I)       effortLevel            : standard
[01/06 12:19:25    395s] [NR-eGR] minRouteLayer          : 2
[01/06 12:19:25    395s] [NR-eGR] maxRouteLayer          : 127
[01/06 12:19:25    395s] (I)       relaxedTopLayerCeiling : 127
[01/06 12:19:25    395s] (I)       relaxedBottomLayerFloor: 2
[01/06 12:19:25    395s] (I)       numRowsPerGCell        : 1
[01/06 12:19:25    395s] (I)       speedUpLargeDesign     : 0
[01/06 12:19:25    395s] (I)       multiThreadingTA       : 1
[01/06 12:19:25    395s] (I)       blkAwareLayerSwitching : 1
[01/06 12:19:25    395s] (I)       optimizationMode       : false
[01/06 12:19:25    395s] (I)       routeSecondPG          : false
[01/06 12:19:25    395s] (I)       scenicRatioForLayerRelax: 0.00
[01/06 12:19:25    395s] (I)       detourLimitForLayerRelax: 0.00
[01/06 12:19:25    395s] (I)       punchThroughDistance   : 2147483647.00
[01/06 12:19:25    395s] (I)       scenicBound            : 1.15
[01/06 12:19:25    395s] (I)       maxScenicToAvoidBlk    : 100.00
[01/06 12:19:25    395s] (I)       source-to-sink ratio   : 0.30
[01/06 12:19:25    395s] (I)       targetCongestionRatioH : 1.00
[01/06 12:19:25    395s] (I)       targetCongestionRatioV : 1.00
[01/06 12:19:25    395s] (I)       layerCongestionRatio   : 1.00
[01/06 12:19:25    395s] (I)       m1CongestionRatio      : 0.10
[01/06 12:19:25    395s] (I)       m2m3CongestionRatio    : 0.70
[01/06 12:19:25    395s] (I)       localRouteEffort       : 1.00
[01/06 12:19:25    395s] (I)       numSitesBlockedByOneVia: 8.00
[01/06 12:19:25    395s] (I)       supplyScaleFactorH     : 1.00
[01/06 12:19:25    395s] (I)       supplyScaleFactorV     : 1.00
[01/06 12:19:25    395s] (I)       highlight3DOverflowFactor: 0.00
[01/06 12:19:25    395s] (I)       doubleCutViaModelingRatio: 0.00
[01/06 12:19:25    395s] (I)       routeVias              : 
[01/06 12:19:25    395s] (I)       readTROption           : true
[01/06 12:19:25    395s] (I)       extraSpacingFactor     : 1.00
[01/06 12:19:25    395s] [NR-eGR] numTracksPerClockWire  : 0
[01/06 12:19:25    395s] (I)       routeSelectedNetsOnly  : false
[01/06 12:19:25    395s] (I)       clkNetUseMaxDemand     : false
[01/06 12:19:25    395s] (I)       extraDemandForClocks   : 0
[01/06 12:19:25    395s] (I)       steinerRemoveLayers    : false
[01/06 12:19:25    395s] (I)       demoteLayerScenicScale : 1.00
[01/06 12:19:25    395s] (I)       nonpreferLayerCostScale : 100.00
[01/06 12:19:25    395s] (I)       similarTopologyRoutingFast : true
[01/06 12:19:25    395s] (I)       spanningTreeRefinement : false
[01/06 12:19:25    395s] (I)       spanningTreeRefinementAlpha : 0.50
[01/06 12:19:25    395s] (I)       starting read tracks
[01/06 12:19:25    395s] (I)       build grid graph
[01/06 12:19:25    395s] (I)       build grid graph start
[01/06 12:19:25    395s] [NR-eGR] Layer1 has no routable track
[01/06 12:19:25    395s] [NR-eGR] Layer2 has single uniform track structure
[01/06 12:19:25    395s] [NR-eGR] Layer3 has single uniform track structure
[01/06 12:19:25    395s] [NR-eGR] Layer4 has single uniform track structure
[01/06 12:19:25    395s] [NR-eGR] Layer5 has single uniform track structure
[01/06 12:19:25    395s] [NR-eGR] Layer6 has single uniform track structure
[01/06 12:19:25    395s] [NR-eGR] Layer7 has single uniform track structure
[01/06 12:19:25    395s] [NR-eGR] Layer8 has single uniform track structure
[01/06 12:19:25    395s] (I)       build grid graph end
[01/06 12:19:25    395s] (I)       numViaLayers=8
[01/06 12:19:25    395s] (I)       Reading via VIA12_VV for layer: 0 
[01/06 12:19:25    395s] (I)       Reading via VIA23_VH for layer: 1 
[01/06 12:19:25    395s] (I)       Reading via VIA34_VH for layer: 2 
[01/06 12:19:25    395s] (I)       Reading via VIA45_VH for layer: 3 
[01/06 12:19:25    395s] (I)       Reading via VIA56_VH for layer: 4 
[01/06 12:19:25    395s] (I)       Reading via VIA67_Def for layer: 5 
[01/06 12:19:25    395s] (I)       Reading via VIA78_Def for layer: 6 
[01/06 12:19:25    395s] (I)       end build via table
[01/06 12:19:25    395s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=1936 numBumpBlks=0 numBoundaryFakeBlks=0
[01/06 12:19:25    395s] (I)       readDataFromPlaceDB
[01/06 12:19:25    395s] (I)       Read net information..
[01/06 12:19:25    395s] [NR-eGR] Read numTotalNets=0  numIgnoredNets=0
[01/06 12:19:25    395s] (I)       Read testcase time = 0.000 seconds
[01/06 12:19:25    395s] 
[01/06 12:19:25    395s] (I)       read default dcut vias
[01/06 12:19:25    395s] (I)       Reading via VIA12_DC_RIGHT for layer: 0 
[01/06 12:19:25    395s] (I)       Reading via VIA23_DC_RIGHT for layer: 1 
[01/06 12:19:25    395s] (I)       Reading via VIA34_DC_RIGHT for layer: 2 
[01/06 12:19:25    395s] (I)       Reading via VIA45_DC_RIGHT for layer: 3 
[01/06 12:19:25    395s] (I)       Reading via VIA56_DC_RIGHT for layer: 4 
[01/06 12:19:25    395s] (I)       Reading via VIA67_DC_RIGHT for layer: 5 
[01/06 12:19:25    395s] (I)       Reading via VIA78_DC_RIGHT for layer: 6 
[01/06 12:19:25    395s] (I)       build grid graph start
[01/06 12:19:25    395s] (I)       build grid graph end
[01/06 12:19:25    395s] (I)       Model blockage into capacity
[01/06 12:19:25    395s] (I)       Read numBlocks=1936  numPreroutedWires=0  numCapScreens=0
[01/06 12:19:25    395s] (I)       blocked area on Layer1 : 0  (0.00%)
[01/06 12:19:25    395s] (I)       blocked area on Layer2 : 3063907200  (0.92%)
[01/06 12:19:25    395s] (I)       blocked area on Layer3 : 49072563200  (14.71%)
[01/06 12:19:25    395s] (I)       blocked area on Layer4 : 46697504000  (14.00%)
[01/06 12:19:25    395s] (I)       blocked area on Layer5 : 0  (0.00%)
[01/06 12:19:25    395s] (I)       blocked area on Layer6 : 0  (0.00%)
[01/06 12:19:25    395s] (I)       blocked area on Layer7 : 0  (0.00%)
[01/06 12:19:25    395s] (I)       blocked area on Layer8 : 0  (0.00%)
[01/06 12:19:25    395s] (I)       Modeling time = 0.010 seconds
[01/06 12:19:25    395s] 
[01/06 12:19:25    395s] (I)       Moved 0 terms for better access 
[01/06 12:19:25    395s] (I)       Number of ignored nets = 0
[01/06 12:19:25    395s] (I)       Number of fixed nets = 0.  Ignored: Yes
[01/06 12:19:25    395s] (I)       Number of clock nets = 0.  Ignored: No
[01/06 12:19:25    395s] (I)       Number of analog nets = 0.  Ignored: Yes
[01/06 12:19:25    395s] (I)       Number of special nets = 0.  Ignored: Yes
[01/06 12:19:25    395s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[01/06 12:19:25    395s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[01/06 12:19:25    395s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[01/06 12:19:25    395s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[01/06 12:19:25    395s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/06 12:19:25    395s] (I)       Constructing bin map
[01/06 12:19:25    395s] (I)       Initialize bin information with width=6400 height=6400
[01/06 12:19:25    395s] (I)       Done constructing bin map
[01/06 12:19:25    395s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1415.3 MB
[01/06 12:19:25    395s] (I)       Ndr track 0 does not exist
[01/06 12:19:25    395s] (I)       Layer1  viaCost=300.00
[01/06 12:19:25    395s] (I)       Layer2  viaCost=100.00
[01/06 12:19:25    395s] (I)       Layer3  viaCost=100.00
[01/06 12:19:25    395s] (I)       Layer4  viaCost=100.00
[01/06 12:19:25    395s] (I)       Layer5  viaCost=100.00
[01/06 12:19:25    395s] (I)       Layer6  viaCost=200.00
[01/06 12:19:25    395s] (I)       Layer7  viaCost=100.00
[01/06 12:19:25    395s] (I)       ---------------------Grid Graph Info--------------------
[01/06 12:19:25    395s] (I)       routing area        :  (0, 0) - (580800, 574400)
[01/06 12:19:25    395s] (I)       core area           :  (20000, 20000) - (560800, 554400)
[01/06 12:19:25    395s] (I)       Site Width          :   400  (dbu)
[01/06 12:19:25    395s] (I)       Row Height          :  3200  (dbu)
[01/06 12:19:25    395s] (I)       GCell Width         :  3200  (dbu)
[01/06 12:19:25    395s] (I)       GCell Height        :  3200  (dbu)
[01/06 12:19:25    395s] (I)       grid                :   182   180     8
[01/06 12:19:25    395s] (I)       vertical capacity   :     0  3200     0  3200     0  3200     0  3200
[01/06 12:19:25    395s] (I)       horizontal capacity :     0     0  3200     0  3200     0  3200     0
[01/06 12:19:25    395s] (I)       Default wire width  :   160   200   200   200   200   200   400   400
[01/06 12:19:25    395s] (I)       Default wire space  :   160   200   200   200   200   200   400   400
[01/06 12:19:25    395s] (I)       Default pitch size  :   320   400   400   400   400   400   800   800
[01/06 12:19:25    395s] (I)       First Track Coord   :     0   200   200   200   200   200   400   400
[01/06 12:19:25    395s] (I)       Num tracks per GCell: 10.00  8.00  8.00  8.00  8.00  8.00  4.00  4.00
[01/06 12:19:25    395s] (I)       Total num of tracks :     0  1452  1436  1452  1436  1452   718   726
[01/06 12:19:25    395s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[01/06 12:19:25    395s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[01/06 12:19:25    395s] (I)       --------------------------------------------------------
[01/06 12:19:25    395s] 
[01/06 12:19:25    395s] [NR-eGR] ============ Routing rule table ============
[01/06 12:19:25    395s] [NR-eGR] Rule id 0. Nets 0 
[01/06 12:19:25    395s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[01/06 12:19:25    395s] [NR-eGR] Pitch:  L1=320  L2=400  L3=400  L4=400  L5=400  L6=400  L7=800  L8=800
[01/06 12:19:25    395s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[01/06 12:19:25    395s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[01/06 12:19:25    395s] [NR-eGR] ========================================
[01/06 12:19:25    395s] [NR-eGR] 
[01/06 12:19:25    395s] (I)       After initializing earlyGlobalRoute syMemory usage = 1415.3 MB
[01/06 12:19:25    395s] (I)       Loading and dumping file time : 0.09 seconds
[01/06 12:19:25    395s] (I)       total 2D Cap : 1497340 = (618824 H, 878516 V)
[01/06 12:19:25    395s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[01/06 12:19:25    395s] End AAE Lib Interpolated Model. (MEM=1415.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/06 12:19:25    396s]   Library trimming buffers in power domain auto-default and half-corner SS:setup.late removed 2 of 10 cells
[01/06 12:19:25    396s] Original list had 10 cells:
[01/06 12:19:25    396s] BUFCKQHD BUFCKNHD BUFCKMHD BUFCKLHD BUFCKKHD BUFCKJHD BUFCKIHD BUFCKHHD BUFCKGHD BUFCKEHD 
[01/06 12:19:25    396s] New trimmed list has 8 cells:
[01/06 12:19:25    396s] BUFCKQHD BUFCKNHD BUFCKMHD BUFCKLHD BUFCKJHD BUFCKIHD BUFCKHHD BUFCKEHD 
[01/06 12:19:26    396s]   Library trimming inverters in power domain auto-default and half-corner SS:setup.late removed 0 of 10 cells
[01/06 12:19:26    396s] Original list had 10 cells:
[01/06 12:19:26    396s] INVCKQHD INVCKNHD INVCKMHD INVCKLHD INVCKKHD INVCKJHD INVCKIHD INVCKHHD INVCKGHD INVCKDHD 
[01/06 12:19:26    396s] Library trimming was not able to trim any cells:
[01/06 12:19:26    396s] INVCKQHD INVCKNHD INVCKMHD INVCKLHD INVCKKHD INVCKJHD INVCKIHD INVCKHHD INVCKGHD INVCKDHD 
[01/06 12:19:26    396s]   For power domain auto-default:
[01/06 12:19:26    396s]     Buffers:     {BUFCKQHD BUFCKNHD BUFCKMHD BUFCKLHD BUFCKJHD BUFCKIHD BUFCKHHD BUFCKEHD}
[01/06 12:19:26    396s]     Inverters:   INVCKQHD INVCKNHD INVCKMHD INVCKLHD INVCKKHD INVCKJHD INVCKIHD INVCKHHD INVCKGHD INVCKDHD 
[01/06 12:19:26    396s]     Clock gates: GCKETKHD GCKETHHD GCKETEHD GCKETCHD 
[01/06 12:19:26    396s]     Unblocked area available for placement of any clock cells in power_domain auto-default: 333611.520um^2
[01/06 12:19:26    396s]   Top Routing info:
[01/06 12:19:26    396s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[01/06 12:19:26    396s]     Unshielded; Mask Constraint: 0; Source: route_type.
[01/06 12:19:26    396s]   Trunk Routing info:
[01/06 12:19:26    396s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[01/06 12:19:26    396s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[01/06 12:19:26    396s]   Leaf Routing info:
[01/06 12:19:26    396s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
[01/06 12:19:26    396s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[01/06 12:19:26    396s] **ERROR: (IMPCCOPT-1209):	Non-leaf slew time target of 0.080ns is too low on both rising and falling edges. The largest clock gate is unable to drive the largest buffer or inverter in power_domain auto-default. To adhere to the given slope target, you will need to select a stronger clock gate, increase the slew target to at least 0.124ns or remove these driver cells from the CTS cell lists: BUFCKQHD INVCKNHD INVCKQHD.
Type 'man IMPCCOPT-1209' for more detail.
[01/06 12:19:26    396s]   For timing_corner SS:setup, late:
[01/06 12:19:26    396s]     Slew time target (leaf):    0.080ns (Too low; min: 0.160ns)
[01/06 12:19:26    396s]     Slew time target (trunk):   0.080ns (Too low; min: 0.160ns)
[01/06 12:19:26    396s]     Slew time target (top):     0.080ns (Note: no nets are considered top nets in this clock tree)
[01/06 12:19:26    396s]     Buffer unit delay for power domain auto-default:   0.087ns
[01/06 12:19:26    396s]     Buffer max distance for power domain auto-default: 431.220um
[01/06 12:19:26    396s]   Fastest wire driving cells and distances for power domain auto-default:
[01/06 12:19:26    396s]     Buffer    : {lib_cell:BUFCKQHD, fastest_considered_half_corner=SS:setup.late, optimalDrivingDistance=431.220um, saturatedSlew=0.074ns, speed=4138.388um per ns, cellArea=115.765um^2 per 1000um}
[01/06 12:19:27    396s]     Inverter  : {lib_cell:INVCKQHD, fastest_considered_half_corner=SS:setup.late, optimalDrivingDistance=314.286um, saturatedSlew=0.073ns, speed=6180.649um per ns, cellArea=105.891um^2 per 1000um}
[01/06 12:19:27    396s]     Clock gate: {lib_cell:GCKETKHD, fastest_considered_half_corner=SS:setup.late, optimalDrivingDistance=56.666um, saturatedSlew=0.077ns, speed=420.683um per ns, cellArea=587.301um^2 per 1000um}
[01/06 12:19:27    396s] Library Trimming done.
[01/06 12:19:27    396s] **ERROR: (IMPCCOPT-1013):	The target_max_trans is too low for at least one clock tree, net type and timing corner. Search the log for the string 'Too low;' to find the minimum acceptable targets for each combination. CTS will now terminate.
Type 'man IMPCCOPT-1013' for more detail.
[01/06 12:19:27    396s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[01/06 12:19:27    396s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[01/06 12:19:27    396s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[01/06 12:19:27    396s] Primary reporting skew group is skew_group clk with 2392 clock sinks.
[01/06 12:19:27    396s] 
[01/06 12:19:27    396s] Via Selection for Estimated Routes (rule default):
[01/06 12:19:27    396s] 
[01/06 12:19:27    396s] -----------------------------------------------------------------------
[01/06 12:19:27    396s] Layer    Via Cell               Res.     Cap.     RC       Top of Stack
[01/06 12:19:27    396s] Range                           (Ohm)    (fF)     (fs)     Only
[01/06 12:19:27    396s] -----------------------------------------------------------------------
[01/06 12:19:27    396s] M1-M2    VIA12_VV               1.500    0.000    0.000    false
[01/06 12:19:27    396s] M2-M3    VIA23_VH               1.500    0.000    0.000    false
[01/06 12:19:27    396s] M2-M3    VIA23_stack_HAMMER1    1.500    0.000    0.000    true
[01/06 12:19:27    396s] M3-M4    VIA34_VH               1.500    0.000    0.000    false
[01/06 12:19:27    396s] M3-M4    VIA34_stack_HAMMER1    1.500    0.000    0.000    true
[01/06 12:19:27    396s] M4-M5    VIA45_VH               1.500    0.000    0.000    false
[01/06 12:19:27    396s] M4-M5    VIA45_stack_HAMMER1    1.500    0.000    0.000    true
[01/06 12:19:27    396s] M5-M6    VIA56_VH               1.500    0.000    0.000    false
[01/06 12:19:27    396s] M5-M6    VIA56_stack_HAMMER1    1.500    0.000    0.000    true
[01/06 12:19:27    396s] M6-M7    VIA67_Def              0.600    0.000    0.000    false
[01/06 12:19:27    396s] M6-M7    VIA67_stack_Def        0.600    0.000    0.000    true
[01/06 12:19:27    396s] M7-M8    VIA78_Def              0.600    0.000    0.000    false
[01/06 12:19:27    396s] M7-M8    VIA78_stack_HAMMER1    0.600    0.000    0.000    true
[01/06 12:19:27    396s] -----------------------------------------------------------------------
[01/06 12:19:27    396s] 
[01/06 12:19:27    396s] No ideal or dont_touch nets found in the clock tree
[01/06 12:19:27    396s] **ERROR: (IMPCCOPT-3092):	Couldn't load external LP solver library. Error returned:
  libCDSCoinUtils.so: cannot open shared object file: No such file or directory
  libCoinUtils.so: cannot open shared object file: No such file or directory
  libCDSClp.so: cannot open shared object file: No such file or directory
  libClp.so: cannot open shared object file: No such file or directory.
Failed to load LP libraries; retrying...
[01/06 12:19:28    396s] **ERROR: (IMPCCOPT-3092):	Couldn't load external LP solver library. Error returned:
  libCDSCoinUtils.so: cannot open shared object file: No such file or directory
  libCoinUtils.so: cannot open shared object file: No such file or directory
  libCDSClp.so: cannot open shared object file: No such file or directory
  libClp.so: cannot open shared object file: No such file or directory.
Failed to load LP libraries; retrying...
[01/06 12:19:29    396s] **ERROR: (IMPCCOPT-3092):	Couldn't load external LP solver library. Error returned:
  libCDSCoinUtils.so: cannot open shared object file: No such file or directory
  libCoinUtils.so: cannot open shared object file: No such file or directory
  libCDSClp.so: cannot open shared object file: No such file or directory
  libClp.so: cannot open shared object file: No such file or directory.
Unable to load LP libraries
[01/06 12:19:29    396s] Validating CTS configuration done. (took cpu=0:00:01.3 real=0:00:04.7)
[01/06 12:19:29    396s] Check Prerequisites done. (took cpu=0:00:01.6 real=0:00:05.3)
[01/06 12:19:29    396s] CCOpt::Phase::Initialization done. (took cpu=0:00:01.6 real=0:00:05.3)
[01/06 12:19:29    396s] **ERROR: (IMPCCOPT-2196):	Cannot run ccopt_design because the command prerequisites were not met. Review the previous error messages for more details about the failure.
[01/06 12:19:29    396s] Set place::cacheFPlanSiteMark to 0
[01/06 12:19:29    396s] 
[01/06 12:19:29    396s] *** Summary of all messages that are not suppressed in this session:
[01/06 12:19:29    396s] Severity  ID               Count  Summary                                  
[01/06 12:19:29    396s] ERROR     IMPCCOPT-3092        3  Couldn't load external LP solver library...
[01/06 12:19:29    396s] WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
[01/06 12:19:29    396s] ERROR     IMPCCOPT-2196        1  Cannot run ccopt_design because the comm...
[01/06 12:19:29    396s] ERROR     IMPCCOPT-1209        1  Non-leaf slew time target of %s%s is too...
[01/06 12:19:29    396s] ERROR     IMPCCOPT-1013        1  The target_max_trans is too low for at l...
[01/06 12:19:29    396s] *** Message Summary: 3 warning(s), 6 error(s)
[01/06 12:19:29    396s] 
[01/06 12:19:29    396s] #% End ccopt_design (date=01/06 12:19:29, total cpu=0:00:01.8, real=0:00:06.0, peak res=689.7M, current mem=689.7M)
[01/06 12:19:29    396s] 
[01/06 12:20:03    398s] **WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[01/06 12:20:03    398s] **WARN: (IMPCK-1101):	mode option -opt is no longer supported in CCOpt engine.
[01/06 12:20:04    398s] <CMD> clockDesign -specFile ./Clock.ctstch
[01/06 12:20:05    398s] **ERROR: (IMPSE-25):	You are using a Limited Access feature that requires special setup before you can use it. Please contact Cadence support for more information on how to access this feature.
<CMD> ctd_win -id ctd_window
[01/06 12:20:26    399s] End AAE Lib Interpolated Model. (MEM=1472.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/06 12:20:59    403s] <CMD> clockDesign -specFile ./Clock.ctstch
[01/06 12:20:59    403s] **ERROR: (IMPSE-25):	You are using a Limited Access feature that requires special setup before you can use it. Please contact Cadence support for more information on how to access this feature.
<CMD> ccopt_design
[01/06 12:21:09    404s] #% Begin ccopt_design (date=01/06 12:21:09, mem=681.6M)
[01/06 12:21:09    404s] (ccopt_design): CTS Engine: ccopt. Used Spec: pre-existing CCOPT spec.
[01/06 12:21:10    404s] Not setting up route_type 'default_route_type_nonleaf' from CTS mode settings, as it has already been done
[01/06 12:21:10    404s] Not setting up route_type 'default_route_type_leaf' from CTS mode settings, as it has already been done
[01/06 12:21:10    404s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[01/06 12:21:10    404s] Set place::cacheFPlanSiteMark to 1
[01/06 12:21:10    404s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[01/06 12:21:10    404s] Using CCOpt effort standard.
[01/06 12:21:10    404s] CCOpt::Phase::Initialization...
[01/06 12:21:10    404s] Check Prerequisites...
[01/06 12:21:10    404s] Leaving CCOpt scope - CheckPlace...
[01/06 12:21:10    404s] #spOpts: N=130 
[01/06 12:21:10    404s] Core basic site is core
[01/06 12:21:10    404s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/06 12:21:10    404s] Begin checking placement ... (start mem=1472.5M, init mem=1472.5M)
[01/06 12:21:10    404s] *info: Placed = 23646          (Fixed = 334)
[01/06 12:21:10    404s] *info: Unplaced = 0           
[01/06 12:21:10    404s] Placement Density:88.58%(254493/287293)
[01/06 12:21:10    404s] Placement Density (including fixed std cells):88.65%(256204/289004)
[01/06 12:21:10    404s] Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1472.5M)
[01/06 12:21:10    404s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.2 real=0:00:00.5)
[01/06 12:21:10    404s] Validating CTS configuration...
[01/06 12:21:10    404s] Non-default CCOpt properties:
[01/06 12:21:10    404s] fast_path_multiple: 1 (default: false)
[01/06 12:21:10    404s] preferred_extra_space is set for at least one key
[01/06 12:21:10    404s] route_type is set for at least one key
[01/06 12:21:10    404s] target_max_trans is set for at least one key
[01/06 12:21:10    404s] target_skew is set for at least one key
[01/06 12:21:10    404s] useful_skew_ideal_mode_max_allowed_delay: 1 (default: auto)
[01/06 12:21:10    404s] Using cell based legalization.
[01/06 12:21:10    404s] #spOpts: N=130 
[01/06 12:21:10    404s] Core basic site is core
[01/06 12:21:10    404s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/06 12:21:10    404s] Route type trimming info:
[01/06 12:21:10    404s]   No route type modifications were made.
[01/06 12:21:10    404s] Clock tree balancer configuration for clock_tree clk:
[01/06 12:21:10    404s] Non-default CCOpt properties for clock tree clk:
[01/06 12:21:10    404s]   route_type (leaf): default_route_type_leaf (default: default)
[01/06 12:21:10    404s]   route_type (trunk): default_route_type_nonleaf (default: default)
[01/06 12:21:10    404s]   route_type (top): default_route_type_nonleaf (default: default)
[01/06 12:21:10    404s] Library Trimming...
[01/06 12:21:10    404s] (I)       Initializing Steiner engine. 
[01/06 12:21:10    404s] (I)       Reading DB...
[01/06 12:21:11    404s] (I)       Number of ignored instance 0
[01/06 12:21:11    404s] (I)       numMoveCells=23312, numMacros=0  numPads=60  numMultiRowHeightInsts=0
[01/06 12:21:11    404s] (I)       Identified Clock instances: Flop 2392, Clock buffer/inverter 0, Gate 0
[01/06 12:21:11    404s] (I)       before initializing RouteDB syMemory usage = 1472.5 MB
[01/06 12:21:11    404s] (I)       congestionReportName   : 
[01/06 12:21:11    404s] (I)       layerRangeFor2DCongestion : 
[01/06 12:21:11    404s] (I)       buildTerm2TermWires    : 1
[01/06 12:21:11    404s] (I)       doTrackAssignment      : 0
[01/06 12:21:11    404s] (I)       dumpBookshelfFiles     : 0
[01/06 12:21:11    404s] (I)       numThreads             : 1
[01/06 12:21:11    404s] (I)       bufferingAwareRouting  : true
[01/06 12:21:11    404s] [NR-eGR] honorMsvRouteConstraint: false
[01/06 12:21:11    404s] (I)       honorPin               : false
[01/06 12:21:11    404s] (I)       honorPinGuide          : true
[01/06 12:21:11    404s] (I)       honorPartition         : false
[01/06 12:21:11    404s] (I)       allowPartitionCrossover: false
[01/06 12:21:11    404s] (I)       honorSingleEntry       : true
[01/06 12:21:11    404s] (I)       honorSingleEntryStrong : true
[01/06 12:21:11    404s] (I)       handleViaSpacingRule   : false
[01/06 12:21:11    404s] (I)       handleEolSpacingRule   : true
[01/06 12:21:11    404s] (I)       PDConstraint           : none
[01/06 12:21:11    404s] (I)       expBetterNDRHandling   : true
[01/06 12:21:11    404s] [NR-eGR] honorClockSpecNDR      : 0
[01/06 12:21:11    404s] (I)       routingEffortLevel     : 3
[01/06 12:21:11    404s] (I)       effortLevel            : standard
[01/06 12:21:11    404s] [NR-eGR] minRouteLayer          : 2
[01/06 12:21:11    404s] [NR-eGR] maxRouteLayer          : 127
[01/06 12:21:11    404s] (I)       relaxedTopLayerCeiling : 127
[01/06 12:21:11    404s] (I)       relaxedBottomLayerFloor: 2
[01/06 12:21:11    404s] (I)       numRowsPerGCell        : 1
[01/06 12:21:11    404s] (I)       speedUpLargeDesign     : 0
[01/06 12:21:11    404s] (I)       multiThreadingTA       : 1
[01/06 12:21:11    404s] (I)       blkAwareLayerSwitching : 1
[01/06 12:21:11    404s] (I)       optimizationMode       : false
[01/06 12:21:11    404s] (I)       routeSecondPG          : false
[01/06 12:21:11    404s] (I)       scenicRatioForLayerRelax: 0.00
[01/06 12:21:11    404s] (I)       detourLimitForLayerRelax: 0.00
[01/06 12:21:11    404s] (I)       punchThroughDistance   : 2147483647.00
[01/06 12:21:11    404s] (I)       scenicBound            : 1.15
[01/06 12:21:11    404s] (I)       maxScenicToAvoidBlk    : 100.00
[01/06 12:21:11    404s] (I)       source-to-sink ratio   : 0.30
[01/06 12:21:11    404s] (I)       targetCongestionRatioH : 1.00
[01/06 12:21:11    404s] (I)       targetCongestionRatioV : 1.00
[01/06 12:21:11    404s] (I)       layerCongestionRatio   : 1.00
[01/06 12:21:11    404s] (I)       m1CongestionRatio      : 0.10
[01/06 12:21:11    404s] (I)       m2m3CongestionRatio    : 0.70
[01/06 12:21:11    404s] (I)       localRouteEffort       : 1.00
[01/06 12:21:11    404s] (I)       numSitesBlockedByOneVia: 8.00
[01/06 12:21:11    404s] (I)       supplyScaleFactorH     : 1.00
[01/06 12:21:11    404s] (I)       supplyScaleFactorV     : 1.00
[01/06 12:21:11    404s] (I)       highlight3DOverflowFactor: 0.00
[01/06 12:21:11    404s] (I)       doubleCutViaModelingRatio: 0.00
[01/06 12:21:11    404s] (I)       routeVias              : 
[01/06 12:21:11    404s] (I)       readTROption           : true
[01/06 12:21:11    404s] (I)       extraSpacingFactor     : 1.00
[01/06 12:21:11    404s] [NR-eGR] numTracksPerClockWire  : 0
[01/06 12:21:11    404s] (I)       routeSelectedNetsOnly  : false
[01/06 12:21:11    404s] (I)       clkNetUseMaxDemand     : false
[01/06 12:21:11    404s] (I)       extraDemandForClocks   : 0
[01/06 12:21:11    404s] (I)       steinerRemoveLayers    : false
[01/06 12:21:11    404s] (I)       demoteLayerScenicScale : 1.00
[01/06 12:21:11    404s] (I)       nonpreferLayerCostScale : 100.00
[01/06 12:21:11    404s] (I)       similarTopologyRoutingFast : true
[01/06 12:21:11    404s] (I)       spanningTreeRefinement : false
[01/06 12:21:11    404s] (I)       spanningTreeRefinementAlpha : 0.50
[01/06 12:21:11    404s] (I)       starting read tracks
[01/06 12:21:11    404s] (I)       build grid graph
[01/06 12:21:11    404s] (I)       build grid graph start
[01/06 12:21:11    404s] [NR-eGR] Layer1 has no routable track
[01/06 12:21:11    404s] [NR-eGR] Layer2 has single uniform track structure
[01/06 12:21:11    404s] [NR-eGR] Layer3 has single uniform track structure
[01/06 12:21:11    404s] [NR-eGR] Layer4 has single uniform track structure
[01/06 12:21:11    404s] [NR-eGR] Layer5 has single uniform track structure
[01/06 12:21:11    404s] [NR-eGR] Layer6 has single uniform track structure
[01/06 12:21:11    404s] [NR-eGR] Layer7 has single uniform track structure
[01/06 12:21:11    404s] [NR-eGR] Layer8 has single uniform track structure
[01/06 12:21:11    404s] (I)       build grid graph end
[01/06 12:21:11    404s] (I)       numViaLayers=8
[01/06 12:21:11    404s] (I)       Reading via VIA12_VV for layer: 0 
[01/06 12:21:11    404s] (I)       Reading via VIA23_VH for layer: 1 
[01/06 12:21:11    404s] (I)       Reading via VIA34_VH for layer: 2 
[01/06 12:21:11    404s] (I)       Reading via VIA45_VH for layer: 3 
[01/06 12:21:11    404s] (I)       Reading via VIA56_VH for layer: 4 
[01/06 12:21:11    404s] (I)       Reading via VIA67_Def for layer: 5 
[01/06 12:21:11    404s] (I)       Reading via VIA78_Def for layer: 6 
[01/06 12:21:11    404s] (I)       end build via table
[01/06 12:21:11    404s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=1936 numBumpBlks=0 numBoundaryFakeBlks=0
[01/06 12:21:11    404s] (I)       readDataFromPlaceDB
[01/06 12:21:11    404s] (I)       Read net information..
[01/06 12:21:11    404s] [NR-eGR] Read numTotalNets=0  numIgnoredNets=0
[01/06 12:21:11    404s] (I)       Read testcase time = 0.000 seconds
[01/06 12:21:11    404s] 
[01/06 12:21:11    404s] (I)       read default dcut vias
[01/06 12:21:11    404s] (I)       Reading via VIA12_DC_RIGHT for layer: 0 
[01/06 12:21:11    404s] (I)       Reading via VIA23_DC_RIGHT for layer: 1 
[01/06 12:21:11    404s] (I)       Reading via VIA34_DC_RIGHT for layer: 2 
[01/06 12:21:11    404s] (I)       Reading via VIA45_DC_RIGHT for layer: 3 
[01/06 12:21:11    404s] (I)       Reading via VIA56_DC_RIGHT for layer: 4 
[01/06 12:21:11    404s] (I)       Reading via VIA67_DC_RIGHT for layer: 5 
[01/06 12:21:11    404s] (I)       Reading via VIA78_DC_RIGHT for layer: 6 
[01/06 12:21:11    404s] (I)       build grid graph start
[01/06 12:21:11    404s] (I)       build grid graph end
[01/06 12:21:11    404s] (I)       Model blockage into capacity
[01/06 12:21:11    404s] (I)       Read numBlocks=1936  numPreroutedWires=0  numCapScreens=0
[01/06 12:21:11    404s] (I)       blocked area on Layer1 : 0  (0.00%)
[01/06 12:21:11    404s] (I)       blocked area on Layer2 : 3063907200  (0.92%)
[01/06 12:21:11    404s] (I)       blocked area on Layer3 : 49072563200  (14.71%)
[01/06 12:21:11    404s] (I)       blocked area on Layer4 : 46697504000  (14.00%)
[01/06 12:21:11    404s] (I)       blocked area on Layer5 : 0  (0.00%)
[01/06 12:21:11    404s] (I)       blocked area on Layer6 : 0  (0.00%)
[01/06 12:21:11    404s] (I)       blocked area on Layer7 : 0  (0.00%)
[01/06 12:21:11    404s] (I)       blocked area on Layer8 : 0  (0.00%)
[01/06 12:21:11    404s] (I)       Modeling time = 0.010 seconds
[01/06 12:21:11    404s] 
[01/06 12:21:11    404s] (I)       Moved 0 terms for better access 
[01/06 12:21:11    404s] (I)       Number of ignored nets = 0
[01/06 12:21:11    404s] (I)       Number of fixed nets = 0.  Ignored: Yes
[01/06 12:21:11    404s] (I)       Number of clock nets = 0.  Ignored: No
[01/06 12:21:11    404s] (I)       Number of analog nets = 0.  Ignored: Yes
[01/06 12:21:11    404s] (I)       Number of special nets = 0.  Ignored: Yes
[01/06 12:21:11    404s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[01/06 12:21:11    404s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[01/06 12:21:11    404s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[01/06 12:21:11    404s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[01/06 12:21:11    404s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/06 12:21:11    404s] (I)       Constructing bin map
[01/06 12:21:11    404s] (I)       Initialize bin information with width=6400 height=6400
[01/06 12:21:11    404s] (I)       Done constructing bin map
[01/06 12:21:11    404s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1472.5 MB
[01/06 12:21:11    404s] (I)       Ndr track 0 does not exist
[01/06 12:21:11    404s] (I)       Layer1  viaCost=300.00
[01/06 12:21:11    404s] (I)       Layer2  viaCost=100.00
[01/06 12:21:11    404s] (I)       Layer3  viaCost=100.00
[01/06 12:21:11    404s] (I)       Layer4  viaCost=100.00
[01/06 12:21:11    404s] (I)       Layer5  viaCost=100.00
[01/06 12:21:11    404s] (I)       Layer6  viaCost=200.00
[01/06 12:21:11    404s] (I)       Layer7  viaCost=100.00
[01/06 12:21:11    404s] (I)       ---------------------Grid Graph Info--------------------
[01/06 12:21:11    404s] (I)       routing area        :  (0, 0) - (580800, 574400)
[01/06 12:21:11    404s] (I)       core area           :  (20000, 20000) - (560800, 554400)
[01/06 12:21:11    404s] (I)       Site Width          :   400  (dbu)
[01/06 12:21:11    404s] (I)       Row Height          :  3200  (dbu)
[01/06 12:21:11    404s] (I)       GCell Width         :  3200  (dbu)
[01/06 12:21:11    404s] (I)       GCell Height        :  3200  (dbu)
[01/06 12:21:11    404s] (I)       grid                :   182   180     8
[01/06 12:21:11    404s] (I)       vertical capacity   :     0  3200     0  3200     0  3200     0  3200
[01/06 12:21:11    404s] (I)       horizontal capacity :     0     0  3200     0  3200     0  3200     0
[01/06 12:21:11    404s] (I)       Default wire width  :   160   200   200   200   200   200   400   400
[01/06 12:21:11    404s] (I)       Default wire space  :   160   200   200   200   200   200   400   400
[01/06 12:21:11    404s] (I)       Default pitch size  :   320   400   400   400   400   400   800   800
[01/06 12:21:11    404s] (I)       First Track Coord   :     0   200   200   200   200   200   400   400
[01/06 12:21:11    404s] (I)       Num tracks per GCell: 10.00  8.00  8.00  8.00  8.00  8.00  4.00  4.00
[01/06 12:21:11    404s] (I)       Total num of tracks :     0  1452  1436  1452  1436  1452   718   726
[01/06 12:21:11    404s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[01/06 12:21:11    404s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[01/06 12:21:11    404s] (I)       --------------------------------------------------------
[01/06 12:21:11    404s] 
[01/06 12:21:11    404s] [NR-eGR] ============ Routing rule table ============
[01/06 12:21:11    404s] [NR-eGR] Rule id 0. Nets 0 
[01/06 12:21:11    404s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[01/06 12:21:11    404s] [NR-eGR] Pitch:  L1=320  L2=400  L3=400  L4=400  L5=400  L6=400  L7=800  L8=800
[01/06 12:21:11    404s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[01/06 12:21:11    404s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[01/06 12:21:11    404s] [NR-eGR] ========================================
[01/06 12:21:11    404s] [NR-eGR] 
[01/06 12:21:11    404s] (I)       After initializing earlyGlobalRoute syMemory usage = 1472.5 MB
[01/06 12:21:11    404s] (I)       Loading and dumping file time : 0.10 seconds
[01/06 12:21:11    404s] (I)       total 2D Cap : 1497340 = (618824 H, 878516 V)
[01/06 12:21:11    404s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[01/06 12:21:11    404s] End AAE Lib Interpolated Model. (MEM=1472.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/06 12:21:11    404s]   Library trimming buffers in power domain auto-default and half-corner SS:setup.late removed 2 of 10 cells
[01/06 12:21:11    404s] Original list had 10 cells:
[01/06 12:21:11    404s] BUFCKQHD BUFCKNHD BUFCKMHD BUFCKLHD BUFCKKHD BUFCKJHD BUFCKIHD BUFCKHHD BUFCKGHD BUFCKEHD 
[01/06 12:21:11    404s] New trimmed list has 8 cells:
[01/06 12:21:11    404s] BUFCKQHD BUFCKNHD BUFCKMHD BUFCKLHD BUFCKJHD BUFCKIHD BUFCKHHD BUFCKEHD 
[01/06 12:21:11    404s]   Library trimming inverters in power domain auto-default and half-corner SS:setup.late removed 0 of 10 cells
[01/06 12:21:11    404s] Original list had 10 cells:
[01/06 12:21:11    404s] INVCKQHD INVCKNHD INVCKMHD INVCKLHD INVCKKHD INVCKJHD INVCKIHD INVCKHHD INVCKGHD INVCKDHD 
[01/06 12:21:11    404s] Library trimming was not able to trim any cells:
[01/06 12:21:11    404s] INVCKQHD INVCKNHD INVCKMHD INVCKLHD INVCKKHD INVCKJHD INVCKIHD INVCKHHD INVCKGHD INVCKDHD 
[01/06 12:21:11    404s]   For power domain auto-default:
[01/06 12:21:11    404s]     Buffers:     {BUFCKQHD BUFCKNHD BUFCKMHD BUFCKLHD BUFCKJHD BUFCKIHD BUFCKHHD BUFCKEHD}
[01/06 12:21:11    404s]     Inverters:   INVCKQHD INVCKNHD INVCKMHD INVCKLHD INVCKKHD INVCKJHD INVCKIHD INVCKHHD INVCKGHD INVCKDHD 
[01/06 12:21:11    404s]     Clock gates: GCKETKHD GCKETHHD GCKETEHD GCKETCHD 
[01/06 12:21:11    404s]     Unblocked area available for placement of any clock cells in power_domain auto-default: 333611.520um^2
[01/06 12:21:11    404s]   Top Routing info:
[01/06 12:21:11    404s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[01/06 12:21:11    404s]     Unshielded; Mask Constraint: 0; Source: route_type.
[01/06 12:21:11    404s]   Trunk Routing info:
[01/06 12:21:11    404s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[01/06 12:21:11    404s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[01/06 12:21:11    404s]   Leaf Routing info:
[01/06 12:21:11    404s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
[01/06 12:21:11    404s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[01/06 12:21:11    404s] **ERROR: (IMPCCOPT-1209):	Non-leaf slew time target of 0.080ns is too low on both rising and falling edges. The largest clock gate is unable to drive the largest buffer or inverter in power_domain auto-default. To adhere to the given slope target, you will need to select a stronger clock gate, increase the slew target to at least 0.124ns or remove these driver cells from the CTS cell lists: BUFCKQHD INVCKNHD INVCKQHD.
Type 'man IMPCCOPT-1209' for more detail.
[01/06 12:21:11    404s]   For timing_corner SS:setup, late:
[01/06 12:21:11    404s]     Slew time target (leaf):    0.080ns (Too low; min: 0.160ns)
[01/06 12:21:11    404s]     Slew time target (trunk):   0.080ns (Too low; min: 0.160ns)
[01/06 12:21:11    404s]     Slew time target (top):     0.080ns (Note: no nets are considered top nets in this clock tree)
[01/06 12:21:11    404s]     Buffer unit delay for power domain auto-default:   0.087ns
[01/06 12:21:11    404s]     Buffer max distance for power domain auto-default: 431.220um
[01/06 12:21:11    404s]   Fastest wire driving cells and distances for power domain auto-default:
[01/06 12:21:12    405s]     Buffer    : {lib_cell:BUFCKQHD, fastest_considered_half_corner=SS:setup.late, optimalDrivingDistance=431.220um, saturatedSlew=0.074ns, speed=4138.388um per ns, cellArea=115.765um^2 per 1000um}
[01/06 12:21:12    405s]     Inverter  : {lib_cell:INVCKQHD, fastest_considered_half_corner=SS:setup.late, optimalDrivingDistance=314.286um, saturatedSlew=0.073ns, speed=6180.649um per ns, cellArea=105.891um^2 per 1000um}
[01/06 12:21:12    405s]     Clock gate: {lib_cell:GCKETKHD, fastest_considered_half_corner=SS:setup.late, optimalDrivingDistance=56.666um, saturatedSlew=0.077ns, speed=420.683um per ns, cellArea=587.301um^2 per 1000um}
[01/06 12:21:12    405s] Library Trimming done.
[01/06 12:21:12    405s] **ERROR: (IMPCCOPT-1013):	The target_max_trans is too low for at least one clock tree, net type and timing corner. Search the log for the string 'Too low;' to find the minimum acceptable targets for each combination. CTS will now terminate.
Type 'man IMPCCOPT-1013' for more detail.
[01/06 12:21:12    405s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[01/06 12:21:12    405s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[01/06 12:21:12    405s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[01/06 12:21:12    405s] Primary reporting skew group is skew_group clk with 2392 clock sinks.
[01/06 12:21:12    405s] 
[01/06 12:21:12    405s] Via Selection for Estimated Routes (rule default):
[01/06 12:21:12    405s] 
[01/06 12:21:12    405s] -----------------------------------------------------------------------
[01/06 12:21:12    405s] Layer    Via Cell               Res.     Cap.     RC       Top of Stack
[01/06 12:21:12    405s] Range                           (Ohm)    (fF)     (fs)     Only
[01/06 12:21:12    405s] -----------------------------------------------------------------------
[01/06 12:21:12    405s] M1-M2    VIA12_VV               1.500    0.000    0.000    false
[01/06 12:21:12    405s] M2-M3    VIA23_VH               1.500    0.000    0.000    false
[01/06 12:21:12    405s] M2-M3    VIA23_stack_HAMMER1    1.500    0.000    0.000    true
[01/06 12:21:12    405s] M3-M4    VIA34_VH               1.500    0.000    0.000    false
[01/06 12:21:12    405s] M3-M4    VIA34_stack_HAMMER1    1.500    0.000    0.000    true
[01/06 12:21:12    405s] M4-M5    VIA45_VH               1.500    0.000    0.000    false
[01/06 12:21:12    405s] M4-M5    VIA45_stack_HAMMER1    1.500    0.000    0.000    true
[01/06 12:21:12    405s] M5-M6    VIA56_VH               1.500    0.000    0.000    false
[01/06 12:21:12    405s] M5-M6    VIA56_stack_HAMMER1    1.500    0.000    0.000    true
[01/06 12:21:12    405s] M6-M7    VIA67_Def              0.600    0.000    0.000    false
[01/06 12:21:12    405s] M6-M7    VIA67_stack_Def        0.600    0.000    0.000    true
[01/06 12:21:12    405s] M7-M8    VIA78_Def              0.600    0.000    0.000    false
[01/06 12:21:12    405s] M7-M8    VIA78_stack_HAMMER1    0.600    0.000    0.000    true
[01/06 12:21:12    405s] -----------------------------------------------------------------------
[01/06 12:21:12    405s] 
[01/06 12:21:12    405s] No ideal or dont_touch nets found in the clock tree
[01/06 12:21:12    405s] Validating CTS configuration done. (took cpu=0:00:01.1 real=0:00:02.1)
[01/06 12:21:12    405s] Check Prerequisites done. (took cpu=0:00:01.4 real=0:00:02.7)
[01/06 12:21:12    405s] CCOpt::Phase::Initialization done. (took cpu=0:00:01.4 real=0:00:02.7)
[01/06 12:21:12    405s] **ERROR: (IMPCCOPT-2196):	Cannot run ccopt_design because the command prerequisites were not met. Review the previous error messages for more details about the failure.
[01/06 12:21:12    405s] Set place::cacheFPlanSiteMark to 0
[01/06 12:21:13    405s] 
[01/06 12:21:13    405s] *** Summary of all messages that are not suppressed in this session:
[01/06 12:21:13    405s] Severity  ID               Count  Summary                                  
[01/06 12:21:13    405s] WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
[01/06 12:21:13    405s] ERROR     IMPCCOPT-2196        1  Cannot run ccopt_design because the comm...
[01/06 12:21:13    405s] ERROR     IMPCCOPT-1209        1  Non-leaf slew time target of %s%s is too...
[01/06 12:21:13    405s] ERROR     IMPCCOPT-1013        1  The target_max_trans is too low for at l...
[01/06 12:21:13    405s] *** Message Summary: 3 warning(s), 3 error(s)
[01/06 12:21:13    405s] 
[01/06 12:21:13    405s] #% End ccopt_design (date=01/06 12:21:13, total cpu=0:00:01.5, real=0:00:04.0, peak res=682.5M, current mem=682.5M)
[01/06 12:21:13    405s] 
[01/06 12:21:39    406s] <CMD> set_ccopt_property target_max_trans 0.08
[01/06 12:21:40    406s] <CMD> set_ccopt_property target_skew 0.5
[01/06 12:22:00    407s] <CMD> create_ccopt_clock_tree -name MY_CLK -source clk
[01/06 12:22:00    407s] **WARN: (IMPCCOPT-4298):	Replacing clock tree clk with clock tree MY_CLK, as they have the same source pin clk.
[01/06 12:22:00    407s] Un-defining clock tree clk.
[01/06 12:22:00    407s] Extracting original clock gating for MY_CLK...
[01/06 12:22:00    407s]   clock_tree MY_CLK contains 2392 sinks and 0 clock gates.
[01/06 12:22:00    407s]   Extraction for MY_CLK complete.
[01/06 12:22:00    407s] Extracting original clock gating for MY_CLK done.
[01/06 12:22:02    408s] <CMD> ccopt_design
[01/06 12:22:02    408s] #% Begin ccopt_design (date=01/06 12:22:02, mem=682.7M)
[01/06 12:22:02    408s] (ccopt_design): CTS Engine: ccopt. Used Spec: pre-existing CCOPT spec.
[01/06 12:22:02    408s] Not setting up route_type 'default_route_type_nonleaf' from CTS mode settings, as it has already been done
[01/06 12:22:02    408s] Not setting up route_type 'default_route_type_leaf' from CTS mode settings, as it has already been done
[01/06 12:22:02    408s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[01/06 12:22:02    408s] Set place::cacheFPlanSiteMark to 1
[01/06 12:22:02    408s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[01/06 12:22:02    408s] Using CCOpt effort standard.
[01/06 12:22:02    408s] CCOpt::Phase::Initialization...
[01/06 12:22:02    408s] Check Prerequisites...
[01/06 12:22:02    408s] Leaving CCOpt scope - CheckPlace...
[01/06 12:22:02    408s] #spOpts: N=130 
[01/06 12:22:02    408s] Core basic site is core
[01/06 12:22:02    408s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/06 12:22:02    408s] Begin checking placement ... (start mem=1472.5M, init mem=1472.5M)
[01/06 12:22:02    408s] *info: Placed = 23646          (Fixed = 334)
[01/06 12:22:02    408s] *info: Unplaced = 0           
[01/06 12:22:02    408s] Placement Density:88.58%(254493/287293)
[01/06 12:22:02    408s] Placement Density (including fixed std cells):88.65%(256204/289004)
[01/06 12:22:02    408s] Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.1; mem=1472.5M)
[01/06 12:22:02    408s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.3)
[01/06 12:22:02    408s] Validating CTS configuration...
[01/06 12:22:02    408s] Non-default CCOpt properties:
[01/06 12:22:02    408s] fast_path_multiple: 1 (default: false)
[01/06 12:22:02    408s] preferred_extra_space is set for at least one key
[01/06 12:22:02    408s] route_type is set for at least one key
[01/06 12:22:02    408s] target_max_trans is set for at least one key
[01/06 12:22:02    408s] target_skew is set for at least one key
[01/06 12:22:02    408s] useful_skew_ideal_mode_max_allowed_delay: 1 (default: auto)
[01/06 12:22:02    408s] Using cell based legalization.
[01/06 12:22:02    408s] #spOpts: N=130 
[01/06 12:22:02    408s] Core basic site is core
[01/06 12:22:02    408s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/06 12:22:02    408s] Route type trimming info:
[01/06 12:22:02    408s]   No route type modifications were made.
[01/06 12:22:02    408s] Clock tree balancer configuration for clock_tree MY_CLK:
[01/06 12:22:02    408s] Non-default CCOpt properties for clock tree MY_CLK:
[01/06 12:22:02    408s]   route_type (leaf): default_route_type_leaf (default: default)
[01/06 12:22:02    408s]   route_type (trunk): default_route_type_nonleaf (default: default)
[01/06 12:22:02    408s]   route_type (top): default_route_type_nonleaf (default: default)
[01/06 12:22:02    408s] Library Trimming...
[01/06 12:22:02    408s] (I)       Initializing Steiner engine. 
[01/06 12:22:02    408s] (I)       Reading DB...
[01/06 12:22:02    408s] (I)       Number of ignored instance 0
[01/06 12:22:02    408s] (I)       numMoveCells=23312, numMacros=0  numPads=60  numMultiRowHeightInsts=0
[01/06 12:22:03    408s] (I)       Identified Clock instances: Flop 2392, Clock buffer/inverter 0, Gate 0
[01/06 12:22:03    408s] (I)       before initializing RouteDB syMemory usage = 1472.5 MB
[01/06 12:22:03    408s] (I)       congestionReportName   : 
[01/06 12:22:03    408s] (I)       layerRangeFor2DCongestion : 
[01/06 12:22:03    408s] (I)       buildTerm2TermWires    : 1
[01/06 12:22:03    408s] (I)       doTrackAssignment      : 0
[01/06 12:22:03    408s] (I)       dumpBookshelfFiles     : 0
[01/06 12:22:03    408s] (I)       numThreads             : 1
[01/06 12:22:03    408s] (I)       bufferingAwareRouting  : true
[01/06 12:22:03    408s] [NR-eGR] honorMsvRouteConstraint: false
[01/06 12:22:03    408s] (I)       honorPin               : false
[01/06 12:22:03    408s] (I)       honorPinGuide          : true
[01/06 12:22:03    408s] (I)       honorPartition         : false
[01/06 12:22:03    408s] (I)       allowPartitionCrossover: false
[01/06 12:22:03    408s] (I)       honorSingleEntry       : true
[01/06 12:22:03    408s] (I)       honorSingleEntryStrong : true
[01/06 12:22:03    408s] (I)       handleViaSpacingRule   : false
[01/06 12:22:03    408s] (I)       handleEolSpacingRule   : true
[01/06 12:22:03    408s] (I)       PDConstraint           : none
[01/06 12:22:03    408s] (I)       expBetterNDRHandling   : true
[01/06 12:22:03    408s] [NR-eGR] honorClockSpecNDR      : 0
[01/06 12:22:03    408s] (I)       routingEffortLevel     : 3
[01/06 12:22:03    408s] (I)       effortLevel            : standard
[01/06 12:22:03    408s] [NR-eGR] minRouteLayer          : 2
[01/06 12:22:03    408s] [NR-eGR] maxRouteLayer          : 127
[01/06 12:22:03    408s] (I)       relaxedTopLayerCeiling : 127
[01/06 12:22:03    408s] (I)       relaxedBottomLayerFloor: 2
[01/06 12:22:03    408s] (I)       numRowsPerGCell        : 1
[01/06 12:22:03    408s] (I)       speedUpLargeDesign     : 0
[01/06 12:22:03    408s] (I)       multiThreadingTA       : 1
[01/06 12:22:03    408s] (I)       blkAwareLayerSwitching : 1
[01/06 12:22:03    408s] (I)       optimizationMode       : false
[01/06 12:22:03    408s] (I)       routeSecondPG          : false
[01/06 12:22:03    408s] (I)       scenicRatioForLayerRelax: 0.00
[01/06 12:22:03    408s] (I)       detourLimitForLayerRelax: 0.00
[01/06 12:22:03    408s] (I)       punchThroughDistance   : 2147483647.00
[01/06 12:22:03    408s] (I)       scenicBound            : 1.15
[01/06 12:22:03    408s] (I)       maxScenicToAvoidBlk    : 100.00
[01/06 12:22:03    408s] (I)       source-to-sink ratio   : 0.30
[01/06 12:22:03    408s] (I)       targetCongestionRatioH : 1.00
[01/06 12:22:03    408s] (I)       targetCongestionRatioV : 1.00
[01/06 12:22:03    408s] (I)       layerCongestionRatio   : 1.00
[01/06 12:22:03    408s] (I)       m1CongestionRatio      : 0.10
[01/06 12:22:03    408s] (I)       m2m3CongestionRatio    : 0.70
[01/06 12:22:03    408s] (I)       localRouteEffort       : 1.00
[01/06 12:22:03    408s] (I)       numSitesBlockedByOneVia: 8.00
[01/06 12:22:03    408s] (I)       supplyScaleFactorH     : 1.00
[01/06 12:22:03    408s] (I)       supplyScaleFactorV     : 1.00
[01/06 12:22:03    408s] (I)       highlight3DOverflowFactor: 0.00
[01/06 12:22:03    408s] (I)       doubleCutViaModelingRatio: 0.00
[01/06 12:22:03    408s] (I)       routeVias              : 
[01/06 12:22:03    408s] (I)       readTROption           : true
[01/06 12:22:03    408s] (I)       extraSpacingFactor     : 1.00
[01/06 12:22:03    408s] [NR-eGR] numTracksPerClockWire  : 0
[01/06 12:22:03    408s] (I)       routeSelectedNetsOnly  : false
[01/06 12:22:03    408s] (I)       clkNetUseMaxDemand     : false
[01/06 12:22:03    408s] (I)       extraDemandForClocks   : 0
[01/06 12:22:03    408s] (I)       steinerRemoveLayers    : false
[01/06 12:22:03    408s] (I)       demoteLayerScenicScale : 1.00
[01/06 12:22:03    408s] (I)       nonpreferLayerCostScale : 100.00
[01/06 12:22:03    408s] (I)       similarTopologyRoutingFast : true
[01/06 12:22:03    408s] (I)       spanningTreeRefinement : false
[01/06 12:22:03    408s] (I)       spanningTreeRefinementAlpha : 0.50
[01/06 12:22:03    408s] (I)       starting read tracks
[01/06 12:22:03    408s] (I)       build grid graph
[01/06 12:22:03    408s] (I)       build grid graph start
[01/06 12:22:03    408s] [NR-eGR] Layer1 has no routable track
[01/06 12:22:03    408s] [NR-eGR] Layer2 has single uniform track structure
[01/06 12:22:03    408s] [NR-eGR] Layer3 has single uniform track structure
[01/06 12:22:03    408s] [NR-eGR] Layer4 has single uniform track structure
[01/06 12:22:03    408s] [NR-eGR] Layer5 has single uniform track structure
[01/06 12:22:03    408s] [NR-eGR] Layer6 has single uniform track structure
[01/06 12:22:03    408s] [NR-eGR] Layer7 has single uniform track structure
[01/06 12:22:03    408s] [NR-eGR] Layer8 has single uniform track structure
[01/06 12:22:03    408s] (I)       build grid graph end
[01/06 12:22:03    408s] (I)       numViaLayers=8
[01/06 12:22:03    408s] (I)       Reading via VIA12_VV for layer: 0 
[01/06 12:22:03    408s] (I)       Reading via VIA23_VH for layer: 1 
[01/06 12:22:03    408s] (I)       Reading via VIA34_VH for layer: 2 
[01/06 12:22:03    408s] (I)       Reading via VIA45_VH for layer: 3 
[01/06 12:22:03    408s] (I)       Reading via VIA56_VH for layer: 4 
[01/06 12:22:03    408s] (I)       Reading via VIA67_Def for layer: 5 
[01/06 12:22:03    408s] (I)       Reading via VIA78_Def for layer: 6 
[01/06 12:22:03    408s] (I)       end build via table
[01/06 12:22:03    408s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=1936 numBumpBlks=0 numBoundaryFakeBlks=0
[01/06 12:22:03    408s] (I)       readDataFromPlaceDB
[01/06 12:22:03    408s] (I)       Read net information..
[01/06 12:22:03    408s] [NR-eGR] Read numTotalNets=0  numIgnoredNets=0
[01/06 12:22:03    408s] (I)       Read testcase time = 0.000 seconds
[01/06 12:22:03    408s] 
[01/06 12:22:03    408s] (I)       read default dcut vias
[01/06 12:22:03    408s] (I)       Reading via VIA12_DC_RIGHT for layer: 0 
[01/06 12:22:03    408s] (I)       Reading via VIA23_DC_RIGHT for layer: 1 
[01/06 12:22:03    408s] (I)       Reading via VIA34_DC_RIGHT for layer: 2 
[01/06 12:22:03    408s] (I)       Reading via VIA45_DC_RIGHT for layer: 3 
[01/06 12:22:03    408s] (I)       Reading via VIA56_DC_RIGHT for layer: 4 
[01/06 12:22:03    408s] (I)       Reading via VIA67_DC_RIGHT for layer: 5 
[01/06 12:22:03    408s] (I)       Reading via VIA78_DC_RIGHT for layer: 6 
[01/06 12:22:03    408s] (I)       build grid graph start
[01/06 12:22:03    408s] (I)       build grid graph end
[01/06 12:22:03    408s] (I)       Model blockage into capacity
[01/06 12:22:03    408s] (I)       Read numBlocks=1936  numPreroutedWires=0  numCapScreens=0
[01/06 12:22:03    408s] (I)       blocked area on Layer1 : 0  (0.00%)
[01/06 12:22:03    408s] (I)       blocked area on Layer2 : 3063907200  (0.92%)
[01/06 12:22:03    408s] (I)       blocked area on Layer3 : 49072563200  (14.71%)
[01/06 12:22:03    408s] (I)       blocked area on Layer4 : 46697504000  (14.00%)
[01/06 12:22:03    408s] (I)       blocked area on Layer5 : 0  (0.00%)
[01/06 12:22:03    408s] (I)       blocked area on Layer6 : 0  (0.00%)
[01/06 12:22:03    408s] (I)       blocked area on Layer7 : 0  (0.00%)
[01/06 12:22:03    408s] (I)       blocked area on Layer8 : 0  (0.00%)
[01/06 12:22:03    408s] (I)       Modeling time = 0.020 seconds
[01/06 12:22:03    408s] 
[01/06 12:22:03    408s] (I)       Moved 0 terms for better access 
[01/06 12:22:03    408s] (I)       Number of ignored nets = 0
[01/06 12:22:03    408s] (I)       Number of fixed nets = 0.  Ignored: Yes
[01/06 12:22:03    408s] (I)       Number of clock nets = 0.  Ignored: No
[01/06 12:22:03    408s] (I)       Number of analog nets = 0.  Ignored: Yes
[01/06 12:22:03    408s] (I)       Number of special nets = 0.  Ignored: Yes
[01/06 12:22:03    408s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[01/06 12:22:03    408s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[01/06 12:22:03    408s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[01/06 12:22:03    408s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[01/06 12:22:03    408s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/06 12:22:03    408s] (I)       Constructing bin map
[01/06 12:22:03    408s] (I)       Initialize bin information with width=6400 height=6400
[01/06 12:22:03    408s] (I)       Done constructing bin map
[01/06 12:22:03    408s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1472.5 MB
[01/06 12:22:03    408s] (I)       Ndr track 0 does not exist
[01/06 12:22:03    408s] (I)       Layer1  viaCost=300.00
[01/06 12:22:03    408s] (I)       Layer2  viaCost=100.00
[01/06 12:22:03    408s] (I)       Layer3  viaCost=100.00
[01/06 12:22:03    408s] (I)       Layer4  viaCost=100.00
[01/06 12:22:03    408s] (I)       Layer5  viaCost=100.00
[01/06 12:22:03    408s] (I)       Layer6  viaCost=200.00
[01/06 12:22:03    408s] (I)       Layer7  viaCost=100.00
[01/06 12:22:03    408s] (I)       ---------------------Grid Graph Info--------------------
[01/06 12:22:03    408s] (I)       routing area        :  (0, 0) - (580800, 574400)
[01/06 12:22:03    408s] (I)       core area           :  (20000, 20000) - (560800, 554400)
[01/06 12:22:03    408s] (I)       Site Width          :   400  (dbu)
[01/06 12:22:03    408s] (I)       Row Height          :  3200  (dbu)
[01/06 12:22:03    408s] (I)       GCell Width         :  3200  (dbu)
[01/06 12:22:03    408s] (I)       GCell Height        :  3200  (dbu)
[01/06 12:22:03    408s] (I)       grid                :   182   180     8
[01/06 12:22:03    408s] (I)       vertical capacity   :     0  3200     0  3200     0  3200     0  3200
[01/06 12:22:03    408s] (I)       horizontal capacity :     0     0  3200     0  3200     0  3200     0
[01/06 12:22:03    408s] (I)       Default wire width  :   160   200   200   200   200   200   400   400
[01/06 12:22:03    408s] (I)       Default wire space  :   160   200   200   200   200   200   400   400
[01/06 12:22:03    408s] (I)       Default pitch size  :   320   400   400   400   400   400   800   800
[01/06 12:22:03    408s] (I)       First Track Coord   :     0   200   200   200   200   200   400   400
[01/06 12:22:03    408s] (I)       Num tracks per GCell: 10.00  8.00  8.00  8.00  8.00  8.00  4.00  4.00
[01/06 12:22:03    408s] (I)       Total num of tracks :     0  1452  1436  1452  1436  1452   718   726
[01/06 12:22:03    408s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[01/06 12:22:03    408s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[01/06 12:22:03    408s] (I)       --------------------------------------------------------
[01/06 12:22:03    408s] 
[01/06 12:22:03    408s] [NR-eGR] ============ Routing rule table ============
[01/06 12:22:03    408s] [NR-eGR] Rule id 0. Nets 0 
[01/06 12:22:03    408s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[01/06 12:22:03    408s] [NR-eGR] Pitch:  L1=320  L2=400  L3=400  L4=400  L5=400  L6=400  L7=800  L8=800
[01/06 12:22:03    408s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[01/06 12:22:03    408s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[01/06 12:22:03    408s] [NR-eGR] ========================================
[01/06 12:22:03    408s] [NR-eGR] 
[01/06 12:22:03    408s] (I)       After initializing earlyGlobalRoute syMemory usage = 1472.5 MB
[01/06 12:22:03    408s] (I)       Loading and dumping file time : 0.05 seconds
[01/06 12:22:03    408s] (I)       total 2D Cap : 1497340 = (618824 H, 878516 V)
[01/06 12:22:03    408s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[01/06 12:22:03    408s] End AAE Lib Interpolated Model. (MEM=1472.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/06 12:22:03    408s]   Library trimming buffers in power domain auto-default and half-corner SS:setup.late removed 2 of 10 cells
[01/06 12:22:03    408s] Original list had 10 cells:
[01/06 12:22:03    408s] BUFCKQHD BUFCKNHD BUFCKMHD BUFCKLHD BUFCKKHD BUFCKJHD BUFCKIHD BUFCKHHD BUFCKGHD BUFCKEHD 
[01/06 12:22:03    408s] New trimmed list has 8 cells:
[01/06 12:22:03    408s] BUFCKQHD BUFCKNHD BUFCKMHD BUFCKLHD BUFCKJHD BUFCKIHD BUFCKHHD BUFCKEHD 
[01/06 12:22:03    408s]   Library trimming inverters in power domain auto-default and half-corner SS:setup.late removed 0 of 10 cells
[01/06 12:22:03    408s] Original list had 10 cells:
[01/06 12:22:03    408s] INVCKQHD INVCKNHD INVCKMHD INVCKLHD INVCKKHD INVCKJHD INVCKIHD INVCKHHD INVCKGHD INVCKDHD 
[01/06 12:22:03    408s] Library trimming was not able to trim any cells:
[01/06 12:22:03    408s] INVCKQHD INVCKNHD INVCKMHD INVCKLHD INVCKKHD INVCKJHD INVCKIHD INVCKHHD INVCKGHD INVCKDHD 
[01/06 12:22:03    408s]   For power domain auto-default:
[01/06 12:22:03    408s]     Buffers:     {BUFCKQHD BUFCKNHD BUFCKMHD BUFCKLHD BUFCKJHD BUFCKIHD BUFCKHHD BUFCKEHD}
[01/06 12:22:03    408s]     Inverters:   INVCKQHD INVCKNHD INVCKMHD INVCKLHD INVCKKHD INVCKJHD INVCKIHD INVCKHHD INVCKGHD INVCKDHD 
[01/06 12:22:03    408s]     Clock gates: GCKETKHD GCKETHHD GCKETEHD GCKETCHD 
[01/06 12:22:03    408s]     Unblocked area available for placement of any clock cells in power_domain auto-default: 333611.520um^2
[01/06 12:22:03    408s]   Top Routing info:
[01/06 12:22:03    408s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[01/06 12:22:03    408s]     Unshielded; Mask Constraint: 0; Source: route_type.
[01/06 12:22:03    408s]   Trunk Routing info:
[01/06 12:22:03    408s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[01/06 12:22:03    408s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[01/06 12:22:03    408s]   Leaf Routing info:
[01/06 12:22:03    408s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
[01/06 12:22:03    408s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[01/06 12:22:03    408s] **ERROR: (IMPCCOPT-1209):	Non-leaf slew time target of 0.080ns is too low on both rising and falling edges. The largest clock gate is unable to drive the largest buffer or inverter in power_domain auto-default. To adhere to the given slope target, you will need to select a stronger clock gate, increase the slew target to at least 0.124ns or remove these driver cells from the CTS cell lists: BUFCKQHD INVCKNHD INVCKQHD.
Type 'man IMPCCOPT-1209' for more detail.
[01/06 12:22:03    408s]   For timing_corner SS:setup, late:
[01/06 12:22:03    408s]     Slew time target (leaf):    0.080ns (Too low; min: 0.160ns)
[01/06 12:22:03    408s]     Slew time target (trunk):   0.080ns (Too low; min: 0.160ns)
[01/06 12:22:03    408s]     Slew time target (top):     0.080ns (Note: no nets are considered top nets in this clock tree)
[01/06 12:22:03    408s]     Buffer unit delay for power domain auto-default:   0.087ns
[01/06 12:22:03    408s]     Buffer max distance for power domain auto-default: 431.220um
[01/06 12:22:03    408s]   Fastest wire driving cells and distances for power domain auto-default:
[01/06 12:22:03    408s]     Buffer    : {lib_cell:BUFCKQHD, fastest_considered_half_corner=SS:setup.late, optimalDrivingDistance=431.220um, saturatedSlew=0.074ns, speed=4138.388um per ns, cellArea=115.765um^2 per 1000um}
[01/06 12:22:04    409s]     Inverter  : {lib_cell:INVCKQHD, fastest_considered_half_corner=SS:setup.late, optimalDrivingDistance=314.286um, saturatedSlew=0.073ns, speed=6180.649um per ns, cellArea=105.891um^2 per 1000um}
[01/06 12:22:04    409s]     Clock gate: {lib_cell:GCKETKHD, fastest_considered_half_corner=SS:setup.late, optimalDrivingDistance=56.666um, saturatedSlew=0.077ns, speed=420.683um per ns, cellArea=587.301um^2 per 1000um}
[01/06 12:22:04    409s] Library Trimming done.
[01/06 12:22:04    409s] **ERROR: (IMPCCOPT-1013):	The target_max_trans is too low for at least one clock tree, net type and timing corner. Search the log for the string 'Too low;' to find the minimum acceptable targets for each combination. CTS will now terminate.
Type 'man IMPCCOPT-1013' for more detail.
[01/06 12:22:04    409s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree MY_CLK: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[01/06 12:22:04    409s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree MY_CLK: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[01/06 12:22:04    409s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree MY_CLK: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[01/06 12:22:04    409s] Primary reporting skew group is skew_group MY_CLK with 2392 clock sinks.
[01/06 12:22:04    409s] 
[01/06 12:22:04    409s] Via Selection for Estimated Routes (rule default):
[01/06 12:22:04    409s] 
[01/06 12:22:04    409s] -----------------------------------------------------------------------
[01/06 12:22:04    409s] Layer    Via Cell               Res.     Cap.     RC       Top of Stack
[01/06 12:22:04    409s] Range                           (Ohm)    (fF)     (fs)     Only
[01/06 12:22:04    409s] -----------------------------------------------------------------------
[01/06 12:22:04    409s] M1-M2    VIA12_VV               1.500    0.000    0.000    false
[01/06 12:22:04    409s] M2-M3    VIA23_VH               1.500    0.000    0.000    false
[01/06 12:22:04    409s] M2-M3    VIA23_stack_HAMMER1    1.500    0.000    0.000    true
[01/06 12:22:04    409s] M3-M4    VIA34_VH               1.500    0.000    0.000    false
[01/06 12:22:04    409s] M3-M4    VIA34_stack_HAMMER1    1.500    0.000    0.000    true
[01/06 12:22:04    409s] M4-M5    VIA45_VH               1.500    0.000    0.000    false
[01/06 12:22:04    409s] M4-M5    VIA45_stack_HAMMER1    1.500    0.000    0.000    true
[01/06 12:22:04    409s] M5-M6    VIA56_VH               1.500    0.000    0.000    false
[01/06 12:22:04    409s] M5-M6    VIA56_stack_HAMMER1    1.500    0.000    0.000    true
[01/06 12:22:04    409s] M6-M7    VIA67_Def              0.600    0.000    0.000    false
[01/06 12:22:04    409s] M6-M7    VIA67_stack_Def        0.600    0.000    0.000    true
[01/06 12:22:04    409s] M7-M8    VIA78_Def              0.600    0.000    0.000    false
[01/06 12:22:04    409s] M7-M8    VIA78_stack_HAMMER1    0.600    0.000    0.000    true
[01/06 12:22:04    409s] -----------------------------------------------------------------------
[01/06 12:22:04    409s] 
[01/06 12:22:04    409s] No ideal or dont_touch nets found in the clock tree
[01/06 12:22:04    409s] Validating CTS configuration done. (took cpu=0:00:00.9 real=0:00:01.6)
[01/06 12:22:04    409s] Check Prerequisites done. (took cpu=0:00:01.0 real=0:00:01.9)
[01/06 12:22:04    409s] CCOpt::Phase::Initialization done. (took cpu=0:00:01.0 real=0:00:01.9)
[01/06 12:22:04    409s] **ERROR: (IMPCCOPT-2196):	Cannot run ccopt_design because the command prerequisites were not met. Review the previous error messages for more details about the failure.
[01/06 12:22:04    409s] Set place::cacheFPlanSiteMark to 0
[01/06 12:22:04    409s] 
[01/06 12:22:04    409s] *** Summary of all messages that are not suppressed in this session:
[01/06 12:22:04    409s] Severity  ID               Count  Summary                                  
[01/06 12:22:04    409s] WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
[01/06 12:22:04    409s] ERROR     IMPCCOPT-2196        1  Cannot run ccopt_design because the comm...
[01/06 12:22:04    409s] ERROR     IMPCCOPT-1209        1  Non-leaf slew time target of %s%s is too...
[01/06 12:22:04    409s] ERROR     IMPCCOPT-1013        1  The target_max_trans is too low for at l...
[01/06 12:22:04    409s] *** Message Summary: 3 warning(s), 3 error(s)
[01/06 12:22:04    409s] 
[01/06 12:22:04    409s] #% End ccopt_design (date=01/06 12:22:04, total cpu=0:00:01.1, real=0:00:02.0, peak res=682.7M, current mem=682.7M)
[01/06 12:22:04    409s] 
[01/06 12:23:07    412s] <CMD> setDrawView place
[01/06 12:23:11    412s] <CMD> fit
[01/06 12:23:14    412s] <CMD> zoomBox 38.673 554.517 105.617 530.674
[01/06 12:23:15    413s] <CMD> zoomBox 58.559 549.857 63.462 542.068
[01/06 12:23:16    413s] <CMD> zoomBox 57.500 546.590 59.275 545.324
[01/06 12:23:17    413s] <CMD> fit
[01/06 12:23:18    413s] <CMD> zoomBox 242.256 362.856 421.078 261.064
[01/06 12:23:19    413s] <CMD> fit
[01/06 12:23:34    414s] <CMD> timeDesign -postCTS
[01/06 12:23:35    414s] Start to check current routing status for nets...
[01/06 12:23:35    414s] All nets are already routed correctly.
[01/06 12:23:35    414s] End to check current routing status for nets (mem=1405.8M)
[01/06 12:23:35    414s] Effort level <high> specified for reg2reg path_group
[01/06 12:23:36    415s] #################################################################################
[01/06 12:23:36    415s] # Design Stage: PreRoute
[01/06 12:23:36    415s] # Design Name: FFT
[01/06 12:23:36    415s] # Design Mode: 130nm
[01/06 12:23:36    415s] # Analysis Mode: MMMC Non-OCV 
[01/06 12:23:36    415s] # Parasitics Mode: No SPEF/RCDB
[01/06 12:23:36    415s] # Signoff Settings: SI Off 
[01/06 12:23:36    415s] #################################################################################
[01/06 12:23:36    415s] AAE_INFO: 1 threads acquired from CTE.
[01/06 12:23:36    415s] Calculate delays in BcWc mode...
[01/06 12:23:36    415s] Topological Sorting (REAL = 0:00:00.0, MEM = 1413.6M, InitMEM = 1413.6M)
[01/06 12:23:36    415s] Start delay calculation (fullDC) (1 T). (MEM=1413.55)
[01/06 12:23:36    415s] *** Calculating scaling factor for SS libraries using the default operating condition of each library.
[01/06 12:23:36    415s] End AAE Lib Interpolated Model. (MEM=1429.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/06 12:23:39    418s] Total number of fetched objects 16170
[01/06 12:23:39    418s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/06 12:23:39    418s] End delay calculation. (MEM=1487.12 CPU=0:00:02.6 REAL=0:00:03.0)
[01/06 12:23:39    418s] End delay calculation (fullDC). (MEM=1487.12 CPU=0:00:02.7 REAL=0:00:03.0)
[01/06 12:23:39    418s] *** CDM Built up (cpu=0:00:02.8  real=0:00:03.0  mem= 1487.1M) ***
[01/06 12:23:40    418s] *** Done Building Timing Graph (cpu=0:00:03.4 real=0:00:04.0 totSessionCpu=0:06:59 mem=1487.1M)
[01/06 12:23:41    419s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 SS 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.004  |  0.004  |  0.559  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6932   |  4482   |  2450   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.938%
       (88.583% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[01/06 12:23:41    419s] Total CPU time: 5.43 sec
[01/06 12:23:41    419s] Total Real time: 7.0 sec
[01/06 12:23:41    419s] Total Memory Usage: 1427.882812 Mbytes
[01/06 12:23:41    419s] <CMD> optDesign -postCTS
[01/06 12:23:41    419s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[01/06 12:23:41    419s] #spOpts: N=130 
[01/06 12:23:41    419s] Core basic site is core
[01/06 12:23:42    419s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/06 12:23:42    420s] #spOpts: N=130 mergeVia=F 
[01/06 12:23:42    420s] GigaOpt running with 1 threads.
[01/06 12:23:42    420s] Info: 1 threads available for lower-level modules during optimization.
[01/06 12:23:42    420s] #spOpts: N=130 mergeVia=F 
[01/06 12:23:42    420s] 
[01/06 12:23:42    420s] Creating Lib Analyzer ...
[01/06 12:23:42    420s] Total number of usable buffers from Lib Analyzer: 22 ( BUFEHD BUFDHD BUFCKEHD BUFCHD BUFHHD BUFGHD BUFIHD BUFCKHHD BUFCKGHD BUFJHD BUFCKIHD BUFKHD BUFCKJHD BUFLHD BUFMHD BUFCKLHD BUFCKKHD BUFNHD BUFCKMHD BUFCKNHD BUFQHD BUFCKQHD)
[01/06 12:23:42    420s] Total number of usable inverters from Lib Analyzer: 21 ( INVDHD INVCKDHD INVCHD INVGHD INVCKGHD INVHHD INVCKHHD INVJHD INVIHD INVCKIHD INVCKJHD INVKHD INVCKKHD INVLHD INVCKLHD INVMHD INVCKMHD INVNHD INVCKNHD INVCKQHD INVQHD)
[01/06 12:23:42    420s] Total number of usable delay cells from Lib Analyzer: 4 ( DELDKHD DELCKHD DELBKHD DELAKHD)
[01/06 12:23:42    420s] 
[01/06 12:23:47    423s] Creating Lib Analyzer, finished. 
[01/06 12:23:47    424s] Effort level <high> specified for reg2reg path_group
[01/06 12:23:48    424s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[01/06 12:23:48    424s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[01/06 12:23:48    424s] 			Cell CKLDHD is dont_touch but not dont_use
[01/06 12:23:48    424s] 			Cell CKLDHD is dont_touch but not dont_use
[01/06 12:23:48    424s] 			Cell BHD1HD is dont_touch but not dont_use
[01/06 12:23:48    424s] 			Cell BHD1HD is dont_touch but not dont_use
[01/06 12:23:48    424s] 	...
[01/06 12:23:48    424s] 	Reporting only the 20 first cells found...
[01/06 12:23:48    424s] 
[01/06 12:23:48    424s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 705.2M, totSessionCpu=0:07:05 **
[01/06 12:23:48    424s] *** optDesign -postCTS ***
[01/06 12:23:48    424s] DRC Margin: user margin 0.0; extra margin 0.2
[01/06 12:23:48    424s] Hold Target Slack: user slack 0
[01/06 12:23:48    424s] Setup Target Slack: user slack 0; extra slack 0.1
[01/06 12:23:48    424s] setUsefulSkewMode -ecoRoute false
[01/06 12:23:48    424s] Deleting Cell Server ...
[01/06 12:23:48    424s] Deleting Lib Analyzer.
[01/06 12:23:48    424s] Multi-VT timing optimization disabled based on library information.
[01/06 12:23:48    424s] Creating Cell Server ...(0, 0, 0, 0)
[01/06 12:23:48    425s] Summary for sequential cells identification: 
[01/06 12:23:48    425s]   Identified SBFF number: 88
[01/06 12:23:48    425s]   Identified MBFF number: 0
[01/06 12:23:48    425s]   Identified SB Latch number: 0
[01/06 12:23:48    425s]   Identified MB Latch number: 0
[01/06 12:23:48    425s]   Not identified SBFF number: 4
[01/06 12:23:48    425s]   Not identified MBFF number: 0
[01/06 12:23:48    425s]   Not identified SB Latch number: 0
[01/06 12:23:48    425s]   Not identified MB Latch number: 0
[01/06 12:23:48    425s]   Number of sequential cells which are not FFs: 26
[01/06 12:23:48    425s] Creating Cell Server, finished. 
[01/06 12:23:48    425s] 
[01/06 12:23:48    425s] 
[01/06 12:23:48    425s]  View SS  Weighted 0 StdDelay unweighted 28.80, weightedFactor 1.000 
[01/06 12:23:48    425s]   
[01/06 12:23:48    425s]  View FF  Weighted 0 StdDelay unweighted 12.60, weightedFactor 1.000 
[01/06 12:23:48    425s]   Deleting Cell Server ...
[01/06 12:23:48    425s] Start to check current routing status for nets...
[01/06 12:23:48    425s] All nets are already routed correctly.
[01/06 12:23:48    425s] End to check current routing status for nets (mem=1435.9M)
[01/06 12:23:49    425s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 SS 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.004  |  0.004  |  0.559  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6932   |  4482   |  2450   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.938%
       (88.583% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 697.0M, totSessionCpu=0:07:06 **
[01/06 12:23:49    425s] ** INFO : this run is activating low effort ccoptDesign flow
[01/06 12:23:49    425s] PhyDesignGrid: maxLocalDensity 0.98
[01/06 12:23:49    425s] ### Creating PhyDesignMc. totSessionCpu=0:07:06 mem=1427.9M
[01/06 12:23:49    425s] #spOpts: N=130 mergeVia=F 
[01/06 12:23:50    425s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:06 mem=1427.9M
[01/06 12:23:50    426s] *** Starting optimizing excluded clock nets MEM= 1427.9M) ***
[01/06 12:23:50    426s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1427.9M) ***
[01/06 12:23:50    426s] *** Starting optimizing excluded clock nets MEM= 1427.9M) ***
[01/06 12:23:50    426s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1427.9M) ***
[01/06 12:23:51    426s] Info: Done creating the CCOpt slew target map.
[01/06 12:23:52    427s] *** Timing NOT met, worst failing slack is 0.004
[01/06 12:23:52    427s] *** Check timing (0:00:00.0)
[01/06 12:23:52    427s] **INFO: Flow update: Design timing is met.
[01/06 12:23:52    427s] Creating Cell Server ...(0, 0, 0, 0)
[01/06 12:23:52    427s] Summary for sequential cells identification: 
[01/06 12:23:52    427s]   Identified SBFF number: 88
[01/06 12:23:52    427s]   Identified MBFF number: 0
[01/06 12:23:52    427s]   Identified SB Latch number: 0
[01/06 12:23:52    427s]   Identified MB Latch number: 0
[01/06 12:23:52    427s]   Not identified SBFF number: 4
[01/06 12:23:52    427s]   Not identified MBFF number: 0
[01/06 12:23:52    427s]   Not identified SB Latch number: 0
[01/06 12:23:52    427s]   Not identified MB Latch number: 0
[01/06 12:23:52    427s]   Number of sequential cells which are not FFs: 26
[01/06 12:23:52    427s] Creating Cell Server, finished. 
[01/06 12:23:52    427s] 
[01/06 12:23:52    427s] 
[01/06 12:23:52    427s]  View SS  Weighted 0 StdDelay unweighted 28.80, weightedFactor 1.000 
[01/06 12:23:52    427s]   
[01/06 12:23:52    427s]  View FF  Weighted 0 StdDelay unweighted 12.60, weightedFactor 1.000 
[01/06 12:23:52    427s]   **INFO: Flow update: Design timing is met.
[01/06 12:23:52    427s] **INFO: Flow update: Design timing is met.
[01/06 12:23:52    427s] Info: 1 clock net  excluded from IPO operation.
[01/06 12:23:52    427s] ### Creating LA Mngr. totSessionCpu=0:07:07 mem=1427.9M
[01/06 12:23:57    430s] ### Creating LA Mngr, finished. totSessionCpu=0:07:11 mem=1433.9M
[01/06 12:23:57    430s] Begin: Area Reclaim Optimization
[01/06 12:23:57    430s] 
[01/06 12:23:57    430s] Creating Lib Analyzer ...
[01/06 12:23:57    430s] Total number of usable buffers from Lib Analyzer: 20 ( BUFEHD BUFDHD BUFCKEHD BUFCHD BUFHHD BUFGHD BUFIHD BUFCKHHD BUFCKGHD BUFJHD BUFCKIHD BUFKHD BUFCKJHD BUFLHD BUFMHD BUFCKKHD BUFNHD BUFCKMHD BUFCKNHD BUFQHD)
[01/06 12:23:57    430s] Total number of usable inverters from Lib Analyzer: 20 ( INVDHD INVCKDHD INVCHD INVGHD INVCKGHD INVHHD INVCKHHD INVJHD INVCKIHD INVCKJHD INVKHD INVCKKHD INVLHD INVCKLHD INVMHD INVCKMHD INVNHD INVCKNHD INVCKQHD INVQHD)
[01/06 12:23:57    430s] Total number of usable delay cells from Lib Analyzer: 4 ( DELDKHD DELCKHD DELBKHD DELAKHD)
[01/06 12:23:57    430s] 
[01/06 12:24:01    434s] Creating Lib Analyzer, finished. 
[01/06 12:24:01    434s] PhyDesignGrid: maxLocalDensity 0.98
[01/06 12:24:01    434s] ### Creating PhyDesignMc. totSessionCpu=0:07:14 mem=1591.4M
[01/06 12:24:01    434s] #spOpts: N=130 
[01/06 12:24:01    434s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:14 mem=1591.4M
[01/06 12:24:01    434s] ### Creating LA Mngr. totSessionCpu=0:07:14 mem=1591.4M
[01/06 12:24:01    434s] ### Creating LA Mngr, finished. totSessionCpu=0:07:14 mem=1591.4M
[01/06 12:24:01    434s] 
[01/06 12:24:01    434s] #optDebug: {2, 1.000, 0.8500} {3, 0.833, 0.8500} {4, 0.667, 0.8500} {5, 0.500, 0.8500} {6, 0.167, 0.5814} {7, 0.167, 0.5814} {8, 0.083, 0.4869} 
[01/06 12:24:01    434s] ### Creating LA Mngr. totSessionCpu=0:07:15 mem=1716.4M
[01/06 12:24:01    434s] ### Creating LA Mngr, finished. totSessionCpu=0:07:15 mem=1716.4M
[01/06 12:24:01    434s] Usable buffer cells for single buffer setup transform:
[01/06 12:24:01    434s] BUFEHD BUFDHD BUFCKEHD BUFCHD BUFHHD BUFGHD BUFIHD BUFCKHHD BUFCKGHD BUFJHD BUFCKIHD BUFKHD BUFCKJHD BUFLHD BUFMHD BUFCKKHD BUFNHD BUFCKMHD BUFCKNHD BUFQHD 
[01/06 12:24:01    434s] Number of usable buffer cells above: 20
[01/06 12:24:02    435s] Reclaim Optimization WNS Slack 0.004  TNS Slack 0.000 Density 88.58
[01/06 12:24:02    435s] +----------+---------+--------+--------+------------+--------+
[01/06 12:24:02    435s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/06 12:24:02    435s] +----------+---------+--------+--------+------------+--------+
[01/06 12:24:02    435s] |    88.58%|        -|   0.004|   0.000|   0:00:00.0| 1716.4M|
[01/06 12:24:04    436s] |    88.58%|        1|   0.004|   0.000|   0:00:02.0| 1716.4M|
[01/06 12:24:04    436s] |    88.58%|        1|   0.004|   0.000|   0:00:00.0| 1716.4M|
[01/06 12:24:04    436s] #optDebug: <stH: 3.2000 MiSeL: 35.6400>
[01/06 12:24:04    437s] |    88.58%|        0|   0.004|   0.000|   0:00:00.0| 1716.4M|
[01/06 12:24:05    437s] |    88.58%|        0|   0.004|   0.000|   0:00:01.0| 1716.4M|
[01/06 12:24:07    438s] |    88.57%|        7|   0.004|   0.000|   0:00:02.0| 1716.4M|
[01/06 12:24:07    438s] |    88.57%|        1|   0.004|   0.000|   0:00:00.0| 1716.4M|
[01/06 12:24:07    438s] |    88.57%|        0|   0.004|   0.000|   0:00:00.0| 1716.4M|
[01/06 12:24:07    438s] #optDebug: <stH: 3.2000 MiSeL: 35.6400>
[01/06 12:24:07    438s] |    88.57%|        0|   0.004|   0.000|   0:00:00.0| 1716.4M|
[01/06 12:24:07    438s] +----------+---------+--------+--------+------------+--------+
[01/06 12:24:08    438s] Reclaim Optimization End WNS Slack 0.004  TNS Slack 0.000 Density 88.57
[01/06 12:24:08    438s] 
[01/06 12:24:08    438s] ** Summary: Restruct = 2 Buffer Deletion = 0 Declone = 0 Resize = 7 **
[01/06 12:24:08    438s] --------------------------------------------------------------
[01/06 12:24:08    438s] |                                   | Total     | Sequential |
[01/06 12:24:08    438s] --------------------------------------------------------------
[01/06 12:24:08    438s] | Num insts resized                 |       6  |       1    |
[01/06 12:24:08    438s] | Num insts undone                  |       1  |       0    |
[01/06 12:24:08    438s] | Num insts Downsized               |       6  |       1    |
[01/06 12:24:08    438s] | Num insts Samesized               |       0  |       0    |
[01/06 12:24:08    438s] | Num insts Upsized                 |       0  |       0    |
[01/06 12:24:08    438s] | Num multiple commits+uncommits    |       1  |       -    |
[01/06 12:24:08    438s] --------------------------------------------------------------
[01/06 12:24:08    438s] **** Begin NDR-Layer Usage Statistics ****
[01/06 12:24:08    438s] 0 Ndr or Layer constraints added by optimization 
[01/06 12:24:08    438s] **** End NDR-Layer Usage Statistics ****
[01/06 12:24:08    438s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:07.9) (real = 0:00:11.0) **
[01/06 12:24:08    439s] *** Starting refinePlace (0:07:19 mem=1716.4M) ***
[01/06 12:24:08    439s] Total net bbox length = 3.150e+05 (1.516e+05 1.634e+05) (ext = 4.082e+03)
[01/06 12:24:08    439s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/06 12:24:08    439s] Starting refinePlace ...
[01/06 12:24:09    439s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/06 12:24:09    439s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:01.0, mem=1716.4MB) @(0:07:19 - 0:07:19).
[01/06 12:24:09    439s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/06 12:24:09    439s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1716.4MB
[01/06 12:24:09    439s] Statistics of distance of Instance movement in refine placement:
[01/06 12:24:09    439s]   maximum (X+Y) =         0.00 um
[01/06 12:24:09    439s]   mean    (X+Y) =         0.00 um
[01/06 12:24:09    439s] Total instances flipped for legalization: 1
[01/06 12:24:09    439s] Summary Report:
[01/06 12:24:09    439s] Instances move: 0 (out of 12850 movable)
[01/06 12:24:09    439s] Instances flipped: 1
[01/06 12:24:09    439s] Mean displacement: 0.00 um
[01/06 12:24:09    439s] Max displacement: 0.00 um 
[01/06 12:24:09    439s] Total instances moved : 0
[01/06 12:24:09    439s] Total net bbox length = 3.150e+05 (1.516e+05 1.634e+05) (ext = 4.082e+03)
[01/06 12:24:09    439s] Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1716.4MB
[01/06 12:24:09    439s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:01.0, mem=1716.4MB) @(0:07:19 - 0:07:19).
[01/06 12:24:09    439s] *** Finished refinePlace (0:07:19 mem=1716.4M) ***
[01/06 12:24:09    439s] *** maximum move = 0.00 um ***
[01/06 12:24:09    439s] *** Finished re-routing un-routed nets (1716.4M) ***
[01/06 12:24:09    439s] 
[01/06 12:24:09    439s] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=1716.4M) ***
[01/06 12:24:10    439s] *** Finished Area Reclaim Optimization (cpu=0:00:09, real=0:00:13, mem=1501.77M, totSessionCpu=0:07:20).
[01/06 12:24:10    440s] ### Creating LA Mngr. totSessionCpu=0:07:20 mem=1501.8M
[01/06 12:24:10    440s] ### Creating LA Mngr, finished. totSessionCpu=0:07:20 mem=1501.8M
[01/06 12:24:10    440s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[01/06 12:24:10    440s] [PSP]     Started earlyGlobalRoute kernel
[01/06 12:24:10    440s] [PSP]     Initial Peak syMemory usage = 1501.8 MB
[01/06 12:24:10    440s] (I)       Reading DB...
[01/06 12:24:11    440s] (I)       before initializing RouteDB syMemory usage = 1513.5 MB
[01/06 12:24:11    440s] (I)       congestionReportName   : 
[01/06 12:24:11    440s] (I)       layerRangeFor2DCongestion : 
[01/06 12:24:11    440s] (I)       buildTerm2TermWires    : 1
[01/06 12:24:11    440s] (I)       doTrackAssignment      : 1
[01/06 12:24:11    440s] (I)       dumpBookshelfFiles     : 0
[01/06 12:24:11    440s] (I)       numThreads             : 1
[01/06 12:24:11    440s] (I)       bufferingAwareRouting  : false
[01/06 12:24:11    440s] [NR-eGR] honorMsvRouteConstraint: false
[01/06 12:24:11    440s] (I)       honorPin               : false
[01/06 12:24:11    440s] (I)       honorPinGuide          : true
[01/06 12:24:11    440s] (I)       honorPartition         : false
[01/06 12:24:11    440s] (I)       allowPartitionCrossover: false
[01/06 12:24:11    440s] (I)       honorSingleEntry       : true
[01/06 12:24:11    440s] (I)       honorSingleEntryStrong : true
[01/06 12:24:11    440s] (I)       handleViaSpacingRule   : false
[01/06 12:24:11    440s] (I)       handleEolSpacingRule   : false
[01/06 12:24:11    440s] (I)       PDConstraint           : none
[01/06 12:24:11    440s] (I)       expBetterNDRHandling   : false
[01/06 12:24:11    440s] [NR-eGR] honorClockSpecNDR      : 0
[01/06 12:24:11    440s] (I)       routingEffortLevel     : 3
[01/06 12:24:11    440s] (I)       effortLevel            : standard
[01/06 12:24:11    440s] [NR-eGR] minRouteLayer          : 2
[01/06 12:24:11    440s] [NR-eGR] maxRouteLayer          : 127
[01/06 12:24:11    440s] (I)       relaxedTopLayerCeiling : 127
[01/06 12:24:11    440s] (I)       relaxedBottomLayerFloor: 2
[01/06 12:24:11    440s] (I)       numRowsPerGCell        : 1
[01/06 12:24:11    440s] (I)       speedUpLargeDesign     : 0
[01/06 12:24:11    440s] (I)       multiThreadingTA       : 1
[01/06 12:24:11    440s] (I)       blkAwareLayerSwitching : 1
[01/06 12:24:11    440s] (I)       optimizationMode       : false
[01/06 12:24:11    440s] (I)       routeSecondPG          : false
[01/06 12:24:11    440s] (I)       scenicRatioForLayerRelax: 0.00
[01/06 12:24:11    440s] (I)       detourLimitForLayerRelax: 0.00
[01/06 12:24:11    440s] (I)       punchThroughDistance   : 500.00
[01/06 12:24:11    440s] (I)       scenicBound            : 1.15
[01/06 12:24:11    440s] (I)       maxScenicToAvoidBlk    : 100.00
[01/06 12:24:11    440s] (I)       source-to-sink ratio   : 0.00
[01/06 12:24:11    440s] (I)       targetCongestionRatioH : 1.00
[01/06 12:24:11    440s] (I)       targetCongestionRatioV : 1.00
[01/06 12:24:11    440s] (I)       layerCongestionRatio   : 0.70
[01/06 12:24:11    440s] (I)       m1CongestionRatio      : 0.10
[01/06 12:24:11    440s] (I)       m2m3CongestionRatio    : 0.70
[01/06 12:24:11    440s] (I)       localRouteEffort       : 1.00
[01/06 12:24:11    440s] (I)       numSitesBlockedByOneVia: 8.00
[01/06 12:24:11    440s] (I)       supplyScaleFactorH     : 1.00
[01/06 12:24:11    440s] (I)       supplyScaleFactorV     : 1.00
[01/06 12:24:11    440s] (I)       highlight3DOverflowFactor: 0.00
[01/06 12:24:11    440s] (I)       doubleCutViaModelingRatio: 0.00
[01/06 12:24:11    440s] (I)       routeVias              : 
[01/06 12:24:11    440s] (I)       readTROption           : true
[01/06 12:24:11    440s] (I)       extraSpacingFactor     : 1.00
[01/06 12:24:11    440s] [NR-eGR] numTracksPerClockWire  : 0
[01/06 12:24:11    440s] (I)       routeSelectedNetsOnly  : false
[01/06 12:24:11    440s] (I)       clkNetUseMaxDemand     : false
[01/06 12:24:11    440s] (I)       extraDemandForClocks   : 0
[01/06 12:24:11    440s] (I)       steinerRemoveLayers    : false
[01/06 12:24:11    440s] (I)       demoteLayerScenicScale : 1.00
[01/06 12:24:11    440s] (I)       nonpreferLayerCostScale : 100.00
[01/06 12:24:11    440s] (I)       similarTopologyRoutingFast : false
[01/06 12:24:11    440s] (I)       spanningTreeRefinement : false
[01/06 12:24:11    440s] (I)       spanningTreeRefinementAlpha : 0.50
[01/06 12:24:11    440s] (I)       starting read tracks
[01/06 12:24:11    440s] (I)       build grid graph
[01/06 12:24:11    440s] (I)       build grid graph start
[01/06 12:24:11    440s] [NR-eGR] Layer1 has no routable track
[01/06 12:24:11    440s] [NR-eGR] Layer2 has single uniform track structure
[01/06 12:24:11    440s] [NR-eGR] Layer3 has single uniform track structure
[01/06 12:24:11    440s] [NR-eGR] Layer4 has single uniform track structure
[01/06 12:24:11    440s] [NR-eGR] Layer5 has single uniform track structure
[01/06 12:24:11    440s] [NR-eGR] Layer6 has single uniform track structure
[01/06 12:24:11    440s] [NR-eGR] Layer7 has single uniform track structure
[01/06 12:24:11    440s] [NR-eGR] Layer8 has single uniform track structure
[01/06 12:24:11    440s] (I)       build grid graph end
[01/06 12:24:11    440s] (I)       numViaLayers=8
[01/06 12:24:11    440s] (I)       Reading via VIA12_VV for layer: 0 
[01/06 12:24:11    440s] (I)       Reading via VIA23_VH for layer: 1 
[01/06 12:24:11    440s] (I)       Reading via VIA34_VH for layer: 2 
[01/06 12:24:11    440s] (I)       Reading via VIA45_VH for layer: 3 
[01/06 12:24:11    440s] (I)       Reading via VIA56_VH for layer: 4 
[01/06 12:24:11    440s] (I)       Reading via VIA67_Def for layer: 5 
[01/06 12:24:11    440s] (I)       Reading via VIA78_Def for layer: 6 
[01/06 12:24:11    440s] (I)       end build via table
[01/06 12:24:11    440s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=1936 numBumpBlks=0 numBoundaryFakeBlks=0
[01/06 12:24:11    440s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[01/06 12:24:11    440s] (I)       readDataFromPlaceDB
[01/06 12:24:11    440s] (I)       Read net information..
[01/06 12:24:11    440s] [NR-eGR] Read numTotalNets=14173  numIgnoredNets=0
[01/06 12:24:11    440s] (I)       Read testcase time = 0.010 seconds
[01/06 12:24:11    440s] 
[01/06 12:24:11    440s] (I)       read default dcut vias
[01/06 12:24:11    440s] (I)       Reading via VIA12_DC_RIGHT for layer: 0 
[01/06 12:24:11    440s] (I)       Reading via VIA23_DC_RIGHT for layer: 1 
[01/06 12:24:11    440s] (I)       Reading via VIA34_DC_RIGHT for layer: 2 
[01/06 12:24:11    440s] (I)       Reading via VIA45_DC_RIGHT for layer: 3 
[01/06 12:24:11    440s] (I)       Reading via VIA56_DC_RIGHT for layer: 4 
[01/06 12:24:11    440s] (I)       Reading via VIA67_DC_RIGHT for layer: 5 
[01/06 12:24:11    440s] (I)       Reading via VIA78_DC_RIGHT for layer: 6 
[01/06 12:24:11    440s] (I)       build grid graph start
[01/06 12:24:11    440s] (I)       build grid graph end
[01/06 12:24:11    440s] (I)       Model blockage into capacity
[01/06 12:24:11    440s] (I)       Read numBlocks=1936  numPreroutedWires=0  numCapScreens=0
[01/06 12:24:11    440s] (I)       blocked area on Layer1 : 0  (0.00%)
[01/06 12:24:11    440s] (I)       blocked area on Layer2 : 2961302400  (0.89%)
[01/06 12:24:11    440s] (I)       blocked area on Layer3 : 47535539200  (14.25%)
[01/06 12:24:11    440s] (I)       blocked area on Layer4 : 45127840000  (13.53%)
[01/06 12:24:11    440s] (I)       blocked area on Layer5 : 0  (0.00%)
[01/06 12:24:11    440s] (I)       blocked area on Layer6 : 0  (0.00%)
[01/06 12:24:11    440s] (I)       blocked area on Layer7 : 0  (0.00%)
[01/06 12:24:11    440s] (I)       blocked area on Layer8 : 0  (0.00%)
[01/06 12:24:11    440s] (I)       Modeling time = 0.000 seconds
[01/06 12:24:11    440s] 
[01/06 12:24:11    440s] (I)       Number of ignored nets = 0
[01/06 12:24:11    440s] (I)       Number of fixed nets = 0.  Ignored: Yes
[01/06 12:24:11    440s] (I)       Number of clock nets = 1.  Ignored: No
[01/06 12:24:11    440s] (I)       Number of analog nets = 0.  Ignored: Yes
[01/06 12:24:11    440s] (I)       Number of special nets = 0.  Ignored: Yes
[01/06 12:24:11    440s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[01/06 12:24:11    440s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[01/06 12:24:11    440s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[01/06 12:24:11    440s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[01/06 12:24:11    440s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/06 12:24:11    440s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/06 12:24:11    440s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1515.8 MB
[01/06 12:24:11    440s] (I)       Ndr track 0 does not exist
[01/06 12:24:11    440s] (I)       Layer1  viaCost=300.00
[01/06 12:24:11    440s] (I)       Layer2  viaCost=100.00
[01/06 12:24:11    440s] (I)       Layer3  viaCost=100.00
[01/06 12:24:11    440s] (I)       Layer4  viaCost=100.00
[01/06 12:24:11    440s] (I)       Layer5  viaCost=100.00
[01/06 12:24:11    440s] (I)       Layer6  viaCost=200.00
[01/06 12:24:11    440s] (I)       Layer7  viaCost=100.00
[01/06 12:24:11    440s] (I)       ---------------------Grid Graph Info--------------------
[01/06 12:24:11    440s] (I)       routing area        :  (0, 0) - (580800, 574400)
[01/06 12:24:11    440s] (I)       core area           :  (20000, 20000) - (560800, 554400)
[01/06 12:24:11    440s] (I)       Site Width          :   400  (dbu)
[01/06 12:24:11    440s] (I)       Row Height          :  3200  (dbu)
[01/06 12:24:11    440s] (I)       GCell Width         :  3200  (dbu)
[01/06 12:24:11    440s] (I)       GCell Height        :  3200  (dbu)
[01/06 12:24:11    440s] (I)       grid                :   182   180     8
[01/06 12:24:11    440s] (I)       vertical capacity   :     0  3200     0  3200     0  3200     0  3200
[01/06 12:24:11    440s] (I)       horizontal capacity :     0     0  3200     0  3200     0  3200     0
[01/06 12:24:11    440s] (I)       Default wire width  :   160   200   200   200   200   200   400   400
[01/06 12:24:11    440s] (I)       Default wire space  :   160   200   200   200   200   200   400   400
[01/06 12:24:11    440s] (I)       Default pitch size  :   320   400   400   400   400   400   800   800
[01/06 12:24:11    440s] (I)       First Track Coord   :     0   200   200   200   200   200   400   400
[01/06 12:24:11    440s] (I)       Num tracks per GCell: 10.00  8.00  8.00  8.00  8.00  8.00  4.00  4.00
[01/06 12:24:11    440s] (I)       Total num of tracks :     0  1452  1436  1452  1436  1452   718   726
[01/06 12:24:11    440s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[01/06 12:24:11    440s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[01/06 12:24:11    440s] (I)       --------------------------------------------------------
[01/06 12:24:11    440s] 
[01/06 12:24:11    440s] [NR-eGR] ============ Routing rule table ============
[01/06 12:24:11    440s] [NR-eGR] Rule id 0. Nets 14173 
[01/06 12:24:11    440s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[01/06 12:24:11    440s] [NR-eGR] Pitch:  L1=320  L2=400  L3=400  L4=400  L5=400  L6=400  L7=800  L8=800
[01/06 12:24:11    440s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[01/06 12:24:11    440s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[01/06 12:24:11    440s] [NR-eGR] ========================================
[01/06 12:24:11    440s] [NR-eGR] 
[01/06 12:24:11    440s] (I)       After initializing earlyGlobalRoute syMemory usage = 1517.1 MB
[01/06 12:24:11    440s] (I)       Loading and dumping file time : 0.16 seconds
[01/06 12:24:11    440s] (I)       ============= Initialization =============
[01/06 12:24:11    440s] (I)       totalPins=51259  totalGlobalPin=49030 (95.65%)
[01/06 12:24:11    440s] (I)       total 2D Cap : 1497348 = (618832 H, 878516 V)
[01/06 12:24:11    440s] [NR-eGR] Layer group 1: route 14173 net(s) in layer range [2, 8]
[01/06 12:24:11    440s] (I)       ============  Phase 1a Route ============
[01/06 12:24:11    440s] (I)       Phase 1a runs 0.04 seconds
[01/06 12:24:11    440s] (I)       Usage: 123941 = (59421 H, 64520 V) = (9.60% H, 7.34% V) = (1.901e+05um H, 2.065e+05um V)
[01/06 12:24:11    440s] (I)       
[01/06 12:24:11    440s] (I)       ============  Phase 1b Route ============
[01/06 12:24:11    440s] (I)       Usage: 123941 = (59421 H, 64520 V) = (9.60% H, 7.34% V) = (1.901e+05um H, 2.065e+05um V)
[01/06 12:24:11    440s] (I)       
[01/06 12:24:11    440s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.966112e+05um
[01/06 12:24:11    440s] (I)       ============  Phase 1c Route ============
[01/06 12:24:11    440s] (I)       Usage: 123941 = (59421 H, 64520 V) = (9.60% H, 7.34% V) = (1.901e+05um H, 2.065e+05um V)
[01/06 12:24:11    440s] (I)       
[01/06 12:24:11    440s] (I)       ============  Phase 1d Route ============
[01/06 12:24:11    440s] (I)       Usage: 123941 = (59421 H, 64520 V) = (9.60% H, 7.34% V) = (1.901e+05um H, 2.065e+05um V)
[01/06 12:24:11    440s] (I)       
[01/06 12:24:11    440s] (I)       ============  Phase 1e Route ============
[01/06 12:24:11    440s] (I)       Phase 1e runs 0.00 seconds
[01/06 12:24:11    440s] (I)       Usage: 123941 = (59421 H, 64520 V) = (9.60% H, 7.34% V) = (1.901e+05um H, 2.065e+05um V)
[01/06 12:24:11    440s] (I)       
[01/06 12:24:11    440s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.966112e+05um
[01/06 12:24:11    440s] [NR-eGR] 
[01/06 12:24:11    440s] (I)       ============  Phase 1l Route ============
[01/06 12:24:11    440s] (I)       Phase 1l runs 0.05 seconds
[01/06 12:24:11    440s] (I)       
[01/06 12:24:11    440s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[01/06 12:24:11    440s] [NR-eGR]                OverCon         OverCon         OverCon            
[01/06 12:24:11    440s] [NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[01/06 12:24:11    440s] [NR-eGR] Layer            (1-2)           (3-4)           (5-5)    OverCon 
[01/06 12:24:11    440s] [NR-eGR] ------------------------------------------------------------------
[01/06 12:24:11    440s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[01/06 12:24:11    440s] [NR-eGR] Layer2      19( 0.06%)       1( 0.00%)       0( 0.00%)   ( 0.06%) 
[01/06 12:24:11    440s] [NR-eGR] Layer3     232( 0.74%)      18( 0.06%)       0( 0.00%)   ( 0.80%) 
[01/06 12:24:11    440s] [NR-eGR] Layer4      19( 0.06%)       3( 0.01%)       0( 0.00%)   ( 0.07%) 
[01/06 12:24:11    440s] [NR-eGR] Layer5       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[01/06 12:24:11    440s] [NR-eGR] Layer6       0( 0.00%)       1( 0.00%)       0( 0.00%)   ( 0.00%) 
[01/06 12:24:11    440s] [NR-eGR] Layer7       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[01/06 12:24:11    440s] [NR-eGR] Layer8       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[01/06 12:24:11    440s] [NR-eGR] ------------------------------------------------------------------
[01/06 12:24:11    440s] [NR-eGR] Total      270( 0.12%)      23( 0.01%)       0( 0.00%)   ( 0.13%) 
[01/06 12:24:11    440s] [NR-eGR] 
[01/06 12:24:11    440s] (I)       Total Global Routing Runtime: 0.16 seconds
[01/06 12:24:11    440s] (I)       total 2D Cap : 1497702 = (618832 H, 878870 V)
[01/06 12:24:11    440s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[01/06 12:24:11    440s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[01/06 12:24:11    440s] (I)       ============= track Assignment ============
[01/06 12:24:11    440s] (I)       extract Global 3D Wires
[01/06 12:24:11    440s] (I)       Extract Global WL : time=0.00
[01/06 12:24:11    440s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[01/06 12:24:11    440s] (I)       Initialization real time=0.00 seconds
[01/06 12:24:11    440s] (I)       Run Multi-thread track assignment
[01/06 12:24:12    440s] (I)       merging nets...
[01/06 12:24:12    440s] (I)       merging nets done
[01/06 12:24:12    440s] (I)       Kernel real time=0.39 seconds
[01/06 12:24:12    440s] (I)       End Greedy Track Assignment
[01/06 12:24:12    440s] [NR-eGR] --------------------------------------------------------------------------
[01/06 12:24:12    440s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 51199
[01/06 12:24:12    440s] [NR-eGR] Layer2(metal2)(V) length: 1.478140e+05um, number of vias: 72092
[01/06 12:24:12    440s] [NR-eGR] Layer3(metal3)(H) length: 1.588500e+05um, number of vias: 7827
[01/06 12:24:12    440s] [NR-eGR] Layer4(metal4)(V) length: 6.048712e+04um, number of vias: 4475
[01/06 12:24:12    440s] [NR-eGR] Layer5(metal5)(H) length: 3.499077e+04um, number of vias: 755
[01/06 12:24:12    440s] [NR-eGR] Layer6(metal6)(V) length: 9.155197e+03um, number of vias: 144
[01/06 12:24:12    440s] [NR-eGR] Layer7(metal7)(H) length: 1.505200e+03um, number of vias: 114
[01/06 12:24:12    440s] [NR-eGR] Layer8(metal8)(V) length: 3.592000e+02um, number of vias: 0
[01/06 12:24:12    440s] [NR-eGR] Total length: 4.131615e+05um, number of vias: 136606
[01/06 12:24:12    440s] [NR-eGR] --------------------------------------------------------------------------
[01/06 12:24:12    440s] [NR-eGR] Total clock nets wire length: 1.677459e+04um 
[01/06 12:24:12    440s] [NR-eGR] --------------------------------------------------------------------------
[01/06 12:24:12    440s] [NR-eGR] End Peak syMemory usage = 1502.8 MB
[01/06 12:24:12    440s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.86 seconds
[01/06 12:24:12    440s] Extraction called for design 'FFT' of instances=23646 and nets=14287 using extraction engine 'preRoute' .
[01/06 12:24:12    440s] PreRoute RC Extraction called for design FFT.
[01/06 12:24:12    440s] RC Extraction called in multi-corner(2) mode.
[01/06 12:24:12    440s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[01/06 12:24:12    440s] Type 'man IMPEXT-6197' for more detail.
[01/06 12:24:12    440s] RCMode: PreRoute
[01/06 12:24:12    441s]       RC Corner Indexes            0       1   
[01/06 12:24:12    441s] Capacitance Scaling Factor   : 1.00000 1.00000 
[01/06 12:24:12    441s] Resistance Scaling Factor    : 1.00000 1.00000 
[01/06 12:24:12    441s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[01/06 12:24:12    441s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[01/06 12:24:12    441s] Shrink Factor                : 1.00000
[01/06 12:24:12    441s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/06 12:24:12    441s] Updating RC grid for preRoute extraction ...
[01/06 12:24:12    441s] Initializing multi-corner resistance tables ...
[01/06 12:24:13    441s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1502.777M)
[01/06 12:24:14    441s] Compute RC Scale Done ...
[01/06 12:24:14    441s] [hotspot] +------------+---------------+---------------+
[01/06 12:24:14    441s] [hotspot] |            |   max hotspot | total hotspot |
[01/06 12:24:14    441s] [hotspot] +------------+---------------+---------------+
[01/06 12:24:14    441s] [hotspot] | normalized |          0.00 |          0.00 |
[01/06 12:24:14    441s] [hotspot] +------------+---------------+---------------+
[01/06 12:24:14    441s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/06 12:24:14    441s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/06 12:24:14    441s] #################################################################################
[01/06 12:24:14    441s] # Design Stage: PreRoute
[01/06 12:24:14    441s] # Design Name: FFT
[01/06 12:24:14    441s] # Design Mode: 130nm
[01/06 12:24:14    441s] # Analysis Mode: MMMC Non-OCV 
[01/06 12:24:14    441s] # Parasitics Mode: No SPEF/RCDB
[01/06 12:24:14    441s] # Signoff Settings: SI Off 
[01/06 12:24:14    441s] #################################################################################
[01/06 12:24:15    442s] AAE_INFO: 1 threads acquired from CTE.
[01/06 12:24:15    442s] Calculate delays in BcWc mode...
[01/06 12:24:15    442s] Topological Sorting (REAL = 0:00:00.0, MEM = 1558.0M, InitMEM = 1558.0M)
[01/06 12:24:15    442s] Start delay calculation (fullDC) (1 T). (MEM=1558.01)
[01/06 12:24:16    442s] End AAE Lib Interpolated Model. (MEM=1574.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/06 12:24:19    445s] Total number of fetched objects 16170
[01/06 12:24:19    445s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/06 12:24:19    445s] End delay calculation. (MEM=1574.34 CPU=0:00:02.8 REAL=0:00:03.0)
[01/06 12:24:19    445s] End delay calculation (fullDC). (MEM=1574.34 CPU=0:00:03.1 REAL=0:00:04.0)
[01/06 12:24:19    445s] *** CDM Built up (cpu=0:00:03.9  real=0:00:05.0  mem= 1574.3M) ***
[01/06 12:24:20    446s] Begin: GigaOpt postEco DRV Optimization
[01/06 12:24:20    446s] Info: 1 clock net  excluded from IPO operation.
[01/06 12:24:20    446s] PhyDesignGrid: maxLocalDensity 0.98
[01/06 12:24:20    446s] ### Creating PhyDesignMc. totSessionCpu=0:07:26 mem=1574.3M
[01/06 12:24:20    446s] #spOpts: N=130 
[01/06 12:24:21    446s] Core basic site is core
[01/06 12:24:21    446s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/06 12:24:21    446s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:27 mem=1574.4M
[01/06 12:24:21    446s] 
[01/06 12:24:21    446s] #optDebug: {2, 1.000, 0.8500} {3, 0.833, 0.8500} {4, 0.667, 0.8500} {5, 0.500, 0.8390} {6, 0.167, 0.4651} {7, 0.167, 0.4651} {8, 0.083, 0.3895} 
[01/06 12:24:21    446s] ### Creating LA Mngr. totSessionCpu=0:07:27 mem=1574.4M
[01/06 12:24:21    446s] ### Creating LA Mngr, finished. totSessionCpu=0:07:27 mem=1574.4M
[01/06 12:24:24    449s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/06 12:24:24    449s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[01/06 12:24:24    449s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/06 12:24:24    449s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[01/06 12:24:24    449s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/06 12:24:25    449s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/06 12:24:25    449s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.00|    -0.00|       0|       0|       0|  88.57|          |         |
[01/06 12:24:25    449s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/06 12:24:25    449s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.00|    -0.00|       0|       0|       0|  88.57| 0:00:00.0|  1650.7M|
[01/06 12:24:25    449s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/06 12:24:25    449s] **** Begin NDR-Layer Usage Statistics ****
[01/06 12:24:25    449s] 0 Ndr or Layer constraints added by optimization 
[01/06 12:24:25    449s] **** End NDR-Layer Usage Statistics ****
[01/06 12:24:25    449s] 
[01/06 12:24:25    449s] *** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=1650.7M) ***
[01/06 12:24:25    449s] 
[01/06 12:24:25    449s] End: GigaOpt postEco DRV Optimization
[01/06 12:24:25    450s] GigaOpt: WNS changes after routing: 0.004 -> -0.002 (bump = 0.006)
[01/06 12:24:25    450s] Begin: GigaOpt postEco optimization
[01/06 12:24:25    450s] Info: 1 clock net  excluded from IPO operation.
[01/06 12:24:25    450s] PhyDesignGrid: maxLocalDensity 1.00
[01/06 12:24:25    450s] ### Creating PhyDesignMc. totSessionCpu=0:07:30 mem=1631.6M
[01/06 12:24:25    450s] #spOpts: N=130 mergeVia=F 
[01/06 12:24:26    450s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:30 mem=1631.6M
[01/06 12:24:26    450s] 
[01/06 12:24:26    450s] #optDebug: {2, 1.000, 0.8500} {3, 0.833, 0.8500} {4, 0.667, 0.8500} {5, 0.500, 0.8500} {6, 0.167, 0.8500} {7, 0.167, 0.8500} {8, 0.083, 0.8500} 
[01/06 12:24:26    450s] ### Creating LA Mngr. totSessionCpu=0:07:30 mem=1631.6M
[01/06 12:24:26    450s] ### Creating LA Mngr, finished. totSessionCpu=0:07:30 mem=1631.6M
[01/06 12:24:33    456s] *info: 1 clock net excluded
[01/06 12:24:33    456s] *info: 2 special nets excluded.
[01/06 12:24:33    456s] *info: 114 no-driver nets excluded.
[01/06 12:24:35    458s] PathGroup :  reg2reg  TargetSlack : 0 
[01/06 12:24:35    458s] ** GigaOpt Optimizer WNS Slack -0.002 TNS Slack -0.002 Density 88.57
[01/06 12:24:35    458s] Optimizer WNS Pass 0
[01/06 12:24:36    458s] Active Path Group: reg2reg  
[01/06 12:24:36    458s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+--------------------------------+
[01/06 12:24:36    458s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|           End Point            |
[01/06 12:24:36    458s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+--------------------------------+
[01/06 12:24:36    458s] |  -0.002|   -0.002|  -0.002|   -0.002|    88.57%|   0:00:00.0| 1666.7M|        SS|  reg2reg| clk_r_REG194_S14/D             |
[01/06 12:24:37    459s] |   0.000|    0.002|   0.000|    0.000|    88.57%|   0:00:01.0| 1707.8M|        SS|       NA| NA                             |
[01/06 12:24:37    459s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+--------------------------------+
[01/06 12:24:37    459s] 
[01/06 12:24:37    459s] *** Finish Core Optimize Step (cpu=0:00:00.7 real=0:00:01.0 mem=1707.8M) ***
[01/06 12:24:37    459s] 
[01/06 12:24:37    459s] *** Finished Optimize Step Cumulative (cpu=0:00:00.7 real=0:00:01.0 mem=1707.8M) ***
[01/06 12:24:37    459s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 88.57
[01/06 12:24:37    459s] *** Starting refinePlace (0:07:40 mem=1707.8M) ***
[01/06 12:24:37    459s] Total net bbox length = 3.150e+05 (1.516e+05 1.634e+05) (ext = 4.082e+03)
[01/06 12:24:37    459s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/06 12:24:37    459s] Starting refinePlace ...
[01/06 12:24:38    460s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/06 12:24:38    460s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:01.0, mem=1707.8MB) @(0:07:40 - 0:07:40).
[01/06 12:24:38    460s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/06 12:24:38    460s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1707.8MB
[01/06 12:24:38    460s] Statistics of distance of Instance movement in refine placement:
[01/06 12:24:38    460s]   maximum (X+Y) =         0.00 um
[01/06 12:24:38    460s]   mean    (X+Y) =         0.00 um
[01/06 12:24:38    460s] Summary Report:
[01/06 12:24:38    460s] Instances move: 0 (out of 12850 movable)
[01/06 12:24:38    460s] Instances flipped: 0
[01/06 12:24:38    460s] Mean displacement: 0.00 um
[01/06 12:24:38    460s] Max displacement: 0.00 um 
[01/06 12:24:38    460s] Total instances moved : 0
[01/06 12:24:38    460s] Total net bbox length = 3.150e+05 (1.516e+05 1.634e+05) (ext = 4.082e+03)
[01/06 12:24:38    460s] Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1707.8MB
[01/06 12:24:38    460s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:01.0, mem=1707.8MB) @(0:07:40 - 0:07:40).
[01/06 12:24:38    460s] *** Finished refinePlace (0:07:40 mem=1707.8M) ***
[01/06 12:24:38    460s] *** maximum move = 0.00 um ***
[01/06 12:24:38    460s] *** Finished re-routing un-routed nets (1707.8M) ***
[01/06 12:24:38    460s] 
[01/06 12:24:38    460s] *** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1707.8M) ***
[01/06 12:24:38    460s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 88.57
[01/06 12:24:38    460s] **** Begin NDR-Layer Usage Statistics ****
[01/06 12:24:38    460s] 0 Ndr or Layer constraints added by optimization 
[01/06 12:24:38    460s] **** End NDR-Layer Usage Statistics ****
[01/06 12:24:38    460s] 
[01/06 12:24:38    460s] *** Finish post-CTS Setup Fixing (cpu=0:00:02.1 real=0:00:03.0 mem=1707.8M) ***
[01/06 12:24:38    460s] 
[01/06 12:24:39    460s] End: GigaOpt postEco optimization
[01/06 12:24:39    460s] **INFO: Flow update: Design timing is met.
[01/06 12:24:39    460s] **INFO: Flow update: Design timing is met.
[01/06 12:24:39    460s] *** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
[01/06 12:24:39    460s] ### Creating LA Mngr. totSessionCpu=0:07:41 mem=1672.8M
[01/06 12:24:39    460s] ### Creating LA Mngr, finished. totSessionCpu=0:07:41 mem=1672.8M
[01/06 12:24:39    460s] Re-routed 0 nets
[01/06 12:24:39    460s] 
[01/06 12:24:39    460s] Active setup views:
[01/06 12:24:39    460s]  SS
[01/06 12:24:39    460s]   Dominating endpoints: 0
[01/06 12:24:39    460s]   Dominating TNS: -0.000
[01/06 12:24:39    460s] 
[01/06 12:24:39    460s] Extraction called for design 'FFT' of instances=23646 and nets=14287 using extraction engine 'preRoute' .
[01/06 12:24:39    460s] PreRoute RC Extraction called for design FFT.
[01/06 12:24:39    460s] RC Extraction called in multi-corner(2) mode.
[01/06 12:24:39    460s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[01/06 12:24:39    460s] Type 'man IMPEXT-6197' for more detail.
[01/06 12:24:39    460s] RCMode: PreRoute
[01/06 12:24:39    460s]       RC Corner Indexes            0       1   
[01/06 12:24:39    460s] Capacitance Scaling Factor   : 1.00000 1.00000 
[01/06 12:24:39    460s] Resistance Scaling Factor    : 1.00000 1.00000 
[01/06 12:24:39    460s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[01/06 12:24:39    460s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[01/06 12:24:39    460s] Shrink Factor                : 1.00000
[01/06 12:24:39    460s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/06 12:24:39    460s] Initializing multi-corner resistance tables ...
[01/06 12:24:39    460s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1658.418M)
[01/06 12:24:39    461s] #################################################################################
[01/06 12:24:39    461s] # Design Stage: PreRoute
[01/06 12:24:39    461s] # Design Name: FFT
[01/06 12:24:39    461s] # Design Mode: 130nm
[01/06 12:24:39    461s] # Analysis Mode: MMMC Non-OCV 
[01/06 12:24:39    461s] # Parasitics Mode: No SPEF/RCDB
[01/06 12:24:39    461s] # Signoff Settings: SI Off 
[01/06 12:24:39    461s] #################################################################################
[01/06 12:24:40    461s] AAE_INFO: 1 threads acquired from CTE.
[01/06 12:24:40    461s] Calculate delays in BcWc mode...
[01/06 12:24:40    461s] Topological Sorting (REAL = 0:00:00.0, MEM = 1656.4M, InitMEM = 1656.4M)
[01/06 12:24:40    461s] Start delay calculation (fullDC) (1 T). (MEM=1656.42)
[01/06 12:24:41    461s] End AAE Lib Interpolated Model. (MEM=1672.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/06 12:24:44    464s] Total number of fetched objects 16170
[01/06 12:24:44    464s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/06 12:24:44    464s] End delay calculation. (MEM=1672.75 CPU=0:00:02.9 REAL=0:00:03.0)
[01/06 12:24:44    464s] End delay calculation (fullDC). (MEM=1672.75 CPU=0:00:03.1 REAL=0:00:04.0)
[01/06 12:24:44    464s] *** CDM Built up (cpu=0:00:03.9  real=0:00:05.0  mem= 1672.8M) ***
[01/06 12:24:45    465s] *** Done Building Timing Graph (cpu=0:00:04.4 real=0:00:06.0 totSessionCpu=0:07:45 mem=1672.8M)
[01/06 12:24:45    465s] Reported timing to dir ./timingReports
[01/06 12:24:45    465s] **optDesign ... cpu = 0:00:41, real = 0:00:57, mem = 723.8M, totSessionCpu=0:07:45 **
[01/06 12:24:47    466s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 SS 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  0.560  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6932   |  4482   |  2450   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.929%
       (88.574% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:42, real = 0:00:59, mem = 722.6M, totSessionCpu=0:07:47 **
[01/06 12:24:47    466s] Deleting Cell Server ...
[01/06 12:24:47    466s] Deleting Lib Analyzer.
[01/06 12:24:47    466s] *** Finished optDesign ***
[01/06 12:24:47    466s] 
[01/06 12:24:47    466s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:50.0 real=  0:01:10)
[01/06 12:24:47    466s] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:12.6 real=0:00:17.7)
[01/06 12:24:47    466s] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=0:00:18.9 real=0:00:25.0)
[01/06 12:24:47    466s] Info: pop threads available for lower-level modules during optimization.
[01/06 12:24:47    466s] Info: Destroy the CCOpt slew target map.
[01/06 12:24:55    467s] invalid command name "postCTStimeDesign"
[01/06 12:25:32    469s] <CMD> routeDesign -globalDetail
[01/06 12:25:32    469s] #% Begin routeDesign (date=01/06 12:25:32, mem=716.6M)
[01/06 12:25:32    469s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 714.63 (MB), peak = 942.21 (MB)
[01/06 12:25:32    469s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[01/06 12:25:32    469s] #SS has no qx tech file defined
[01/06 12:25:32    469s] #No active RC corner or QRC tech file is missing.
[01/06 12:25:32    469s] #**INFO: setDesignMode -flowEffort standard
[01/06 12:25:32    469s] #**INFO: mulit-cut via swapping is disabled by user.
[01/06 12:25:32    469s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[01/06 12:25:32    469s] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[01/06 12:25:32    469s] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[01/06 12:25:32    469s] #spOpts: N=130 
[01/06 12:25:32    469s] Core basic site is core
[01/06 12:25:32    469s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/06 12:25:32    469s] Begin checking placement ... (start mem=1516.5M, init mem=1516.5M)
[01/06 12:25:33    469s] *info: Placed = 23646          (Fixed = 334)
[01/06 12:25:33    469s] *info: Unplaced = 0           
[01/06 12:25:33    469s] Placement Density:88.57%(254468/287293)
[01/06 12:25:33    469s] Placement Density (including fixed std cells):88.64%(256178/289004)
[01/06 12:25:33    469s] Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1516.5M)
[01/06 12:25:33    469s] #**INFO: auto set of routeWithTimingDriven to true
[01/06 12:25:33    469s] #**INFO: auto set of routeWithSiDriven to true
[01/06 12:25:33    470s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[01/06 12:25:33    470s] 
[01/06 12:25:33    470s] changeUseClockNetStatus Option :  -noFixedNetWires 
[01/06 12:25:33    470s] *** Changed status on (0) nets in Clock.
[01/06 12:25:33    470s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1516.5M) ***
[01/06 12:25:33    470s] % Begin globalDetailRoute (date=01/06 12:25:33, mem=698.4M)
[01/06 12:25:34    470s] 
[01/06 12:25:34    470s] globalDetailRoute
[01/06 12:25:34    470s] 
[01/06 12:25:34    470s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[01/06 12:25:34    470s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[01/06 12:25:34    470s] #setNanoRouteMode -routeWithSiDriven true
[01/06 12:25:34    470s] #setNanoRouteMode -routeWithTimingDriven true
[01/06 12:25:34    470s] #Start globalDetailRoute on Thu Jan  6 12:25:34 2022
[01/06 12:25:34    470s] #
[01/06 12:25:35    470s] #Generating timing data, please wait...
[01/06 12:25:35    470s] #14173 total nets, 0 already routed, 0 will ignore in trialRoute
[01/06 12:25:35    470s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[01/06 12:25:36    470s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[01/06 12:25:36    471s] #Dump tif for version 2.1
[01/06 12:25:38    471s] End AAE Lib Interpolated Model. (MEM=1481.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/06 12:25:41    474s] Total number of fetched objects 16170
[01/06 12:25:41    474s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/06 12:25:41    474s] End delay calculation. (MEM=1538.98 CPU=0:00:02.8 REAL=0:00:03.0)
[01/06 12:25:45    476s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[01/06 12:25:45    476s] #Generating timing data took: cpu time = 00:00:06, elapsed time = 00:00:08, memory = 683.37 (MB), peak = 942.21 (MB)
[01/06 12:25:45    476s] #Done generating timing data.
[01/06 12:25:45    477s] ### Net info: total nets: 14287
[01/06 12:25:45    477s] ### Net info: dirty nets: 0
[01/06 12:25:45    477s] ### Net info: marked as disconnected nets: 0
[01/06 12:25:45    477s] ### Net info: fully routed nets: 0
[01/06 12:25:45    477s] ### Net info: trivial (single pin) nets: 0
[01/06 12:25:45    477s] ### Net info: unrouted nets: 14287
[01/06 12:25:45    477s] ### Net info: re-extraction nets: 0
[01/06 12:25:45    477s] ### Net info: ignored nets: 0
[01/06 12:25:45    477s] ### Net info: skip routing nets: 0
[01/06 12:25:45    477s] ### import route signature (0) = 1681055598
[01/06 12:25:45    477s] #Start reading timing information from file .timing_file_22636.tif.gz ...
[01/06 12:25:46    477s] #Read in timing information for 60 ports, 12850 instances from timing file .timing_file_22636.tif.gz.
[01/06 12:25:46    477s] #NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
[01/06 12:25:46    477s] #RTESIG:78da85ce3f0bc230108761673fc59176a860eb5d9a34c92ab8aa88ba960ae91f282d24e9
[01/06 12:25:46    477s] #       f7b7e25ada5b7f0f2f17c5efcb0318a98c28f5a8b124b83e48a1e2947292f244aa9ca7d7
[01/06 12:25:46    477s] #       99eda3f8767fe68480907443b08d754798bc75e06d08ddd01cfea42872a8abde5b483ee3
[01/06 12:25:46    477s] #       d82f1a2305709d69fc1d24753f5661111212dfac11a102d6764dcb20f1c1cdcbb2cb8d80
[01/06 12:25:46    477s] #       e0a6d596900498e1f667429bed98e12b66f705c2866fb2
[01/06 12:25:46    477s] #
[01/06 12:25:46    477s] #RTESIG:78da85ce3f0bc230108761673fc59176a860eb5d9a34c92ab8aa88ba960ae91f282d24e9
[01/06 12:25:46    477s] #       f7b7e25ada5b7f0f2f17c5efcb0318a98c28f5a8b124b83e48a1e2947292f244aa9ca7d7
[01/06 12:25:46    477s] #       99eda3f8767fe68480907443b08d754798bc75e06d08ddd01cfea42872a8abde5b483ee3
[01/06 12:25:46    477s] #       d82f1a2305709d69fc1d24753f5661111212dfac11a102d6764dcb20f1c1cdcbb2cb8d80
[01/06 12:25:46    477s] #       e0a6d596900498e1f667429bed98e12b66f705c2866fb2
[01/06 12:25:46    477s] #
[01/06 12:25:46    477s] #Start routing data preparation on Thu Jan  6 12:25:46 2022
[01/06 12:25:46    477s] #
[01/06 12:25:46    477s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.160.
[01/06 12:25:46    477s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.200.
[01/06 12:25:46    477s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.160.
[01/06 12:25:46    477s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.200.
[01/06 12:25:46    477s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.200.
[01/06 12:25:46    477s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.200.
[01/06 12:25:46    477s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.200.
[01/06 12:25:46    477s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.200.
[01/06 12:25:46    477s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.200.
[01/06 12:25:46    477s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.200.
[01/06 12:25:46    477s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.200.
[01/06 12:25:46    477s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.200.
[01/06 12:25:46    477s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.200.
[01/06 12:25:46    477s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.200.
[01/06 12:25:46    477s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.200.
[01/06 12:25:46    477s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.200.
[01/06 12:25:46    477s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.200.
[01/06 12:25:46    477s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.200.
[01/06 12:25:46    477s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.200.
[01/06 12:25:46    477s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.200.
[01/06 12:25:46    477s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.200.
[01/06 12:25:46    477s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.400.
[01/06 12:25:46    477s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.200.
[01/06 12:25:46    477s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.400.
[01/06 12:25:46    477s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.400.
[01/06 12:25:46    477s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.400.
[01/06 12:25:46    477s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.400.
[01/06 12:25:46    477s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.400.
[01/06 12:25:46    477s] #Minimum voltage of a net in the design = 0.000.
[01/06 12:25:46    477s] #Maximum voltage of a net in the design = 1.320.
[01/06 12:25:46    477s] #Voltage range [0.000 - 0.000] has 1 net.
[01/06 12:25:46    477s] #Voltage range [1.080 - 1.320] has 1 net.
[01/06 12:25:46    477s] #Voltage range [0.000 - 1.320] has 14285 nets.
[01/06 12:25:50    480s] # metal1       H   Track-Pitch = 0.400    Line-2-Via Pitch = 0.340
[01/06 12:25:50    480s] # metal2       V   Track-Pitch = 0.400    Line-2-Via Pitch = 0.400
[01/06 12:25:50    480s] # metal3       H   Track-Pitch = 0.400    Line-2-Via Pitch = 0.400
[01/06 12:25:50    480s] # metal4       V   Track-Pitch = 0.400    Line-2-Via Pitch = 0.400
[01/06 12:25:50    480s] # metal5       H   Track-Pitch = 0.400    Line-2-Via Pitch = 0.400
[01/06 12:25:50    480s] # metal6       V   Track-Pitch = 0.400    Line-2-Via Pitch = 0.400
[01/06 12:25:50    480s] # metal7       H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[01/06 12:25:50    480s] # metal8       V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[01/06 12:25:50    480s] #Regenerating Ggrids automatically.
[01/06 12:25:50    480s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.400.
[01/06 12:25:50    480s] #Using automatically generated G-grids.
[01/06 12:25:50    480s] #Done routing data preparation.
[01/06 12:25:50    480s] #cpu time = 00:00:03, elapsed time = 00:00:05, memory = 661.44 (MB), peak = 942.21 (MB)
[01/06 12:25:50    480s] #Merging special wires...
[01/06 12:25:51    481s] #
[01/06 12:25:51    481s] #Finished routing data preparation on Thu Jan  6 12:25:51 2022
[01/06 12:25:51    481s] #
[01/06 12:25:51    481s] #Cpu time = 00:00:04
[01/06 12:25:51    481s] #Elapsed time = 00:00:05
[01/06 12:25:51    481s] #Increased memory = 18.77 (MB)
[01/06 12:25:51    481s] #Total memory = 661.89 (MB)
[01/06 12:25:51    481s] #Peak memory = 942.21 (MB)
[01/06 12:25:51    481s] #
[01/06 12:25:51    481s] #
[01/06 12:25:51    481s] #Start global routing on Thu Jan  6 12:25:51 2022
[01/06 12:25:51    481s] #
[01/06 12:25:51    481s] #Number of eco nets is 0
[01/06 12:25:51    481s] #
[01/06 12:25:51    481s] #Start global routing data preparation on Thu Jan  6 12:25:51 2022
[01/06 12:25:51    481s] #
[01/06 12:25:51    481s] #Start routing resource analysis on Thu Jan  6 12:25:51 2022
[01/06 12:25:51    481s] #
[01/06 12:25:51    481s] #Routing resource analysis is done on Thu Jan  6 12:25:51 2022
[01/06 12:25:51    481s] #
[01/06 12:25:51    481s] #  Resource Analysis:
[01/06 12:25:51    481s] #
[01/06 12:25:51    481s] #               Routing  #Avail      #Track     #Total     %Gcell
[01/06 12:25:51    481s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[01/06 12:25:51    481s] #  --------------------------------------------------------------
[01/06 12:25:51    481s] #  metal1         H        1436           0        9312    67.15%
[01/06 12:25:51    481s] #  metal2         V        1452           0        9312     0.00%
[01/06 12:25:51    481s] #  metal3         H        1251         185        9312     0.00%
[01/06 12:25:51    481s] #  metal4         V        1267         185        9312     0.00%
[01/06 12:25:51    481s] #  metal5         H        1436           0        9312     0.00%
[01/06 12:25:51    481s] #  metal6         V        1452           0        9312     0.00%
[01/06 12:25:51    481s] #  metal7         H         718           0        9312     0.00%
[01/06 12:25:51    481s] #  metal8         V         726           0        9312     0.00%
[01/06 12:25:51    481s] #  --------------------------------------------------------------
[01/06 12:25:51    481s] #  Total                   9739       3.19%       74496     8.39%
[01/06 12:25:51    481s] #
[01/06 12:25:51    481s] #
[01/06 12:25:51    481s] #
[01/06 12:25:51    481s] #
[01/06 12:25:51    481s] #Global routing data preparation is done on Thu Jan  6 12:25:51 2022
[01/06 12:25:51    481s] #
[01/06 12:25:51    481s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 663.43 (MB), peak = 942.21 (MB)
[01/06 12:25:51    481s] #
[01/06 12:25:51    481s] #cpu time = 00:00:00, elapsed time = 00:00:01, memory = 663.70 (MB), peak = 942.21 (MB)
[01/06 12:25:51    481s] #
[01/06 12:25:51    481s] #start global routing iteration 1...
[01/06 12:25:52    481s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 671.04 (MB), peak = 942.21 (MB)
[01/06 12:25:52    481s] #
[01/06 12:25:52    481s] #start global routing iteration 2...
[01/06 12:25:57    486s] #cpu time = 00:00:05, elapsed time = 00:00:06, memory = 714.85 (MB), peak = 942.21 (MB)
[01/06 12:25:57    486s] #
[01/06 12:25:57    486s] #start global routing iteration 3...
[01/06 12:26:03    492s] #cpu time = 00:00:05, elapsed time = 00:00:06, memory = 721.18 (MB), peak = 942.21 (MB)
[01/06 12:26:03    492s] #
[01/06 12:26:03    492s] #
[01/06 12:26:03    492s] #Total number of trivial nets (e.g. < 2 pins) = 114 (skipped).
[01/06 12:26:03    492s] #Total number of routable nets = 14173.
[01/06 12:26:03    492s] #Total number of nets in the design = 14287.
[01/06 12:26:03    492s] #
[01/06 12:26:03    492s] #14173 routable nets have only global wires.
[01/06 12:26:03    492s] #
[01/06 12:26:03    492s] #Routed nets constraints summary:
[01/06 12:26:03    492s] #-----------------------------
[01/06 12:26:03    492s] #        Rules   Unconstrained  
[01/06 12:26:03    492s] #-----------------------------
[01/06 12:26:03    492s] #      Default           14173  
[01/06 12:26:03    492s] #-----------------------------
[01/06 12:26:03    492s] #        Total           14173  
[01/06 12:26:03    492s] #-----------------------------
[01/06 12:26:03    492s] #
[01/06 12:26:03    492s] #Routing constraints summary of the whole design:
[01/06 12:26:03    492s] #-----------------------------
[01/06 12:26:03    492s] #        Rules   Unconstrained  
[01/06 12:26:03    492s] #-----------------------------
[01/06 12:26:03    492s] #      Default           14173  
[01/06 12:26:03    492s] #-----------------------------
[01/06 12:26:03    492s] #        Total           14173  
[01/06 12:26:03    492s] #-----------------------------
[01/06 12:26:03    492s] #
[01/06 12:26:03    492s] #
[01/06 12:26:03    492s] #  Congestion Analysis: (blocked Gcells are excluded)
[01/06 12:26:03    492s] #
[01/06 12:26:03    492s] #                 OverCon       OverCon       OverCon          
[01/06 12:26:03    492s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[01/06 12:26:03    492s] #     Layer           (1)           (2)           (3)   OverCon
[01/06 12:26:03    492s] #  ------------------------------------------------------------
[01/06 12:26:03    492s] #  metal1        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[01/06 12:26:03    492s] #  metal2       29(0.31%)      9(0.10%)      4(0.04%)   (0.45%)
[01/06 12:26:03    492s] #  metal3       11(0.12%)      3(0.03%)      0(0.00%)   (0.15%)
[01/06 12:26:03    492s] #  metal4        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[01/06 12:26:03    492s] #  metal5        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[01/06 12:26:03    492s] #  metal6        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[01/06 12:26:03    492s] #  metal7        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[01/06 12:26:03    492s] #  metal8        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[01/06 12:26:03    492s] #  ------------------------------------------------------------
[01/06 12:26:03    492s] #     Total     40(0.06%)     12(0.02%)      4(0.01%)   (0.08%)
[01/06 12:26:03    492s] #
[01/06 12:26:03    492s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
[01/06 12:26:03    492s] #  Overflow after GR: 0.04% H + 0.11% V
[01/06 12:26:03    492s] #
[01/06 12:26:04    492s] [hotspot] +------------+---------------+---------------+
[01/06 12:26:04    492s] [hotspot] |            |   max hotspot | total hotspot |
[01/06 12:26:04    492s] [hotspot] +------------+---------------+---------------+
[01/06 12:26:04    492s] [hotspot] | normalized |          0.00 |          0.00 |
[01/06 12:26:04    492s] [hotspot] +------------+---------------+---------------+
[01/06 12:26:04    492s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/06 12:26:04    492s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/06 12:26:04    492s] #Complete Global Routing.
[01/06 12:26:04    492s] #Total wire length = 402082 um.
[01/06 12:26:04    492s] #Total half perimeter of net bounding box = 345043 um.
[01/06 12:26:04    492s] #Total wire length on LAYER metal1 = 522 um.
[01/06 12:26:04    492s] #Total wire length on LAYER metal2 = 145614 um.
[01/06 12:26:04    492s] #Total wire length on LAYER metal3 = 141989 um.
[01/06 12:26:04    492s] #Total wire length on LAYER metal4 = 76704 um.
[01/06 12:26:04    492s] #Total wire length on LAYER metal5 = 35969 um.
[01/06 12:26:04    492s] #Total wire length on LAYER metal6 = 1218 um.
[01/06 12:26:04    492s] #Total wire length on LAYER metal7 = 66 um.
[01/06 12:26:04    492s] #Total wire length on LAYER metal8 = 0 um.
[01/06 12:26:04    492s] #Total number of vias = 80075
[01/06 12:26:04    492s] #Up-Via Summary (total 80075):
[01/06 12:26:04    492s] #           
[01/06 12:26:04    492s] #-----------------------
[01/06 12:26:04    492s] # metal1          47922
[01/06 12:26:04    492s] # metal2          26080
[01/06 12:26:04    492s] # metal3           4612
[01/06 12:26:04    492s] # metal4           1413
[01/06 12:26:04    492s] # metal5             47
[01/06 12:26:04    492s] # metal6              1
[01/06 12:26:04    492s] #-----------------------
[01/06 12:26:04    492s] #                 80075 
[01/06 12:26:04    492s] #
[01/06 12:26:04    492s] #Max overcon = 3 tracks.
[01/06 12:26:04    492s] #Total overcon = 0.08%.
[01/06 12:26:04    492s] #Worst layer Gcell overcon rate = 0.15%.
[01/06 12:26:04    492s] #
[01/06 12:26:04    492s] #Global routing statistics:
[01/06 12:26:04    492s] #Cpu time = 00:00:11
[01/06 12:26:04    492s] #Elapsed time = 00:00:13
[01/06 12:26:04    492s] #Increased memory = 57.53 (MB)
[01/06 12:26:04    492s] #Total memory = 719.57 (MB)
[01/06 12:26:04    492s] #Peak memory = 942.21 (MB)
[01/06 12:26:04    492s] #
[01/06 12:26:04    492s] #Finished global routing on Thu Jan  6 12:26:04 2022
[01/06 12:26:04    492s] #
[01/06 12:26:04    492s] #
[01/06 12:26:04    492s] ### route signature (4) =  502833022
[01/06 12:26:04    492s] ### violation signature (2) = 1905142130
[01/06 12:26:04    492s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 689.86 (MB), peak = 942.21 (MB)
[01/06 12:26:04    492s] #Start Track Assignment.
[01/06 12:26:06    494s] #Done with 19186 horizontal wires in 1 hboxes and 23984 vertical wires in 1 hboxes.
[01/06 12:26:08    496s] #Done with 4325 horizontal wires in 1 hboxes and 4858 vertical wires in 1 hboxes.
[01/06 12:26:09    496s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[01/06 12:26:09    496s] #
[01/06 12:26:09    496s] #Track assignment summary:
[01/06 12:26:09    496s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[01/06 12:26:09    496s] #------------------------------------------------------------------------
[01/06 12:26:09    496s] # metal1       508.96 	  5.82%  	  0.00% 	  5.82%
[01/06 12:26:09    496s] # metal2    143943.67 	  0.05%  	  0.00% 	  0.00%
[01/06 12:26:09    496s] # metal3    138272.26 	  0.09%  	  0.00% 	  0.00%
[01/06 12:26:09    496s] # metal4     76532.60 	  0.01%  	  0.00% 	  0.00%
[01/06 12:26:09    496s] # metal5     36140.23 	  0.00%  	  0.00% 	  0.00%
[01/06 12:26:09    496s] # metal6      1222.80 	  0.00%  	  0.00% 	  0.00%
[01/06 12:26:09    496s] # metal7        66.41 	  0.00%  	  0.00% 	  0.00%
[01/06 12:26:09    496s] # metal8         0.00 	  0.00%  	  0.00% 	  0.00%
[01/06 12:26:09    496s] #------------------------------------------------------------------------
[01/06 12:26:09    496s] # All      396686.93  	  0.06% 	  0.00% 	  0.00%
[01/06 12:26:09    496s] #Complete Track Assignment.
[01/06 12:26:09    496s] #Total wire length = 425721 um.
[01/06 12:26:09    496s] #Total half perimeter of net bounding box = 345043 um.
[01/06 12:26:09    496s] #Total wire length on LAYER metal1 = 19251 um.
[01/06 12:26:09    496s] #Total wire length on LAYER metal2 = 144273 um.
[01/06 12:26:09    496s] #Total wire length on LAYER metal3 = 147026 um.
[01/06 12:26:09    496s] #Total wire length on LAYER metal4 = 77320 um.
[01/06 12:26:09    496s] #Total wire length on LAYER metal5 = 36542 um.
[01/06 12:26:09    496s] #Total wire length on LAYER metal6 = 1240 um.
[01/06 12:26:09    496s] #Total wire length on LAYER metal7 = 68 um.
[01/06 12:26:09    496s] #Total wire length on LAYER metal8 = 0 um.
[01/06 12:26:09    496s] #Total number of vias = 80075
[01/06 12:26:09    496s] #Up-Via Summary (total 80075):
[01/06 12:26:09    496s] #           
[01/06 12:26:09    496s] #-----------------------
[01/06 12:26:09    496s] # metal1          47922
[01/06 12:26:09    496s] # metal2          26080
[01/06 12:26:09    496s] # metal3           4612
[01/06 12:26:09    496s] # metal4           1413
[01/06 12:26:09    496s] # metal5             47
[01/06 12:26:09    496s] # metal6              1
[01/06 12:26:09    496s] #-----------------------
[01/06 12:26:09    496s] #                 80075 
[01/06 12:26:09    496s] #
[01/06 12:26:09    496s] ### route signature (8) = 1241233892
[01/06 12:26:09    496s] ### violation signature (6) = 1905142130
[01/06 12:26:09    496s] #cpu time = 00:00:04, elapsed time = 00:00:05, memory = 701.21 (MB), peak = 942.21 (MB)
[01/06 12:26:09    496s] #
[01/06 12:26:09    496s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[01/06 12:26:09    496s] #Cpu time = 00:00:19
[01/06 12:26:09    496s] #Elapsed time = 00:00:23
[01/06 12:26:09    496s] #Increased memory = 58.42 (MB)
[01/06 12:26:09    496s] #Total memory = 701.46 (MB)
[01/06 12:26:09    496s] #Peak memory = 942.21 (MB)
[01/06 12:26:09    496s] ### max drc and si pitch = 2500 (   2.500 um) MT-safe pitch = 2400 (   2.400 um) patch pitch = 5400 (   5.400 um)
[01/06 12:26:10    497s] #
[01/06 12:26:10    497s] #Start Detail Routing..
[01/06 12:26:10    497s] #start initial detail routing ...
[01/06 12:28:02    598s] #   number of violations = 55
[01/06 12:28:02    598s] #
[01/06 12:28:02    598s] #    By Layer and Type :
[01/06 12:28:02    598s] #	         MetSpc    Short   Totals
[01/06 12:28:02    598s] #	metal1        0        0        0
[01/06 12:28:02    598s] #	metal2        5       50       55
[01/06 12:28:02    598s] #	Totals        5       50       55
[01/06 12:28:02    598s] #cpu time = 00:01:41, elapsed time = 00:01:52, memory = 716.25 (MB), peak = 942.21 (MB)
[01/06 12:28:02    598s] #start 1st optimization iteration ...
[01/06 12:28:05    600s] #   number of violations = 8
[01/06 12:28:05    600s] #
[01/06 12:28:05    600s] #    By Layer and Type :
[01/06 12:28:05    600s] #	          Short   Totals
[01/06 12:28:05    600s] #	metal1        0        0
[01/06 12:28:05    600s] #	metal2        8        8
[01/06 12:28:05    600s] #	Totals        8        8
[01/06 12:28:05    600s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 720.71 (MB), peak = 942.21 (MB)
[01/06 12:28:05    600s] #start 2nd optimization iteration ...
[01/06 12:28:06    601s] #   number of violations = 3
[01/06 12:28:06    601s] #
[01/06 12:28:06    601s] #    By Layer and Type :
[01/06 12:28:06    601s] #	         MetSpc    Short   Totals
[01/06 12:28:06    601s] #	metal1        0        0        0
[01/06 12:28:06    601s] #	metal2        1        2        3
[01/06 12:28:06    601s] #	Totals        1        2        3
[01/06 12:28:06    601s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 720.71 (MB), peak = 942.21 (MB)
[01/06 12:28:06    601s] #start 3rd optimization iteration ...
[01/06 12:28:06    601s] #   number of violations = 1
[01/06 12:28:06    601s] #
[01/06 12:28:06    601s] #    By Layer and Type :
[01/06 12:28:06    601s] #	          Short   Totals
[01/06 12:28:06    601s] #	metal1        0        0
[01/06 12:28:06    601s] #	metal2        1        1
[01/06 12:28:06    601s] #	Totals        1        1
[01/06 12:28:06    601s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 720.73 (MB), peak = 942.21 (MB)
[01/06 12:28:06    601s] #start 4th optimization iteration ...
[01/06 12:28:06    601s] #   number of violations = 2
[01/06 12:28:06    601s] #
[01/06 12:28:06    601s] #    By Layer and Type :
[01/06 12:28:06    601s] #	         MetSpc    Short   Totals
[01/06 12:28:06    601s] #	metal1        0        0        0
[01/06 12:28:06    601s] #	metal2        1        1        2
[01/06 12:28:06    601s] #	Totals        1        1        2
[01/06 12:28:06    601s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 720.73 (MB), peak = 942.21 (MB)
[01/06 12:28:06    601s] #start 5th optimization iteration ...
[01/06 12:28:07    601s] #   number of violations = 0
[01/06 12:28:07    601s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 720.73 (MB), peak = 942.21 (MB)
[01/06 12:28:07    601s] #Complete Detail Routing.
[01/06 12:28:07    601s] #Total wire length = 421575 um.
[01/06 12:28:07    601s] #Total half perimeter of net bounding box = 345043 um.
[01/06 12:28:07    601s] #Total wire length on LAYER metal1 = 8436 um.
[01/06 12:28:07    601s] #Total wire length on LAYER metal2 = 146944 um.
[01/06 12:28:07    601s] #Total wire length on LAYER metal3 = 139593 um.
[01/06 12:28:07    601s] #Total wire length on LAYER metal4 = 88309 um.
[01/06 12:28:07    601s] #Total wire length on LAYER metal5 = 36827 um.
[01/06 12:28:07    601s] #Total wire length on LAYER metal6 = 1397 um.
[01/06 12:28:07    601s] #Total wire length on LAYER metal7 = 70 um.
[01/06 12:28:07    601s] #Total wire length on LAYER metal8 = 0 um.
[01/06 12:28:07    601s] #Total number of vias = 92944
[01/06 12:28:07    601s] #Up-Via Summary (total 92944):
[01/06 12:28:07    601s] #           
[01/06 12:28:07    601s] #-----------------------
[01/06 12:28:07    601s] # metal1          50280
[01/06 12:28:07    601s] # metal2          33210
[01/06 12:28:07    601s] # metal3           7536
[01/06 12:28:07    601s] # metal4           1852
[01/06 12:28:07    601s] # metal5             65
[01/06 12:28:07    601s] # metal6              1
[01/06 12:28:07    601s] #-----------------------
[01/06 12:28:07    601s] #                 92944 
[01/06 12:28:07    601s] #
[01/06 12:28:07    601s] #Total number of DRC violations = 0
[01/06 12:28:07    601s] ### route signature (23) = 1287688018
[01/06 12:28:07    601s] ### violation signature (21) = 1905142130
[01/06 12:28:07    601s] #Cpu time = 00:01:45
[01/06 12:28:07    601s] #Elapsed time = 00:01:58
[01/06 12:28:07    601s] #Increased memory = -16.43 (MB)
[01/06 12:28:07    601s] #Total memory = 685.05 (MB)
[01/06 12:28:07    601s] #Peak memory = 942.21 (MB)
[01/06 12:28:07    602s] #
[01/06 12:28:07    602s] #start routing for process antenna violation fix ...
[01/06 12:28:07    602s] ### max drc and si pitch = 2500 (   2.500 um) MT-safe pitch = 2400 (   2.400 um) patch pitch = 5400 (   5.400 um)
[01/06 12:28:09    603s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 686.86 (MB), peak = 942.21 (MB)
[01/06 12:28:09    603s] #
[01/06 12:28:09    603s] #Total wire length = 421575 um.
[01/06 12:28:09    603s] #Total half perimeter of net bounding box = 345043 um.
[01/06 12:28:09    603s] #Total wire length on LAYER metal1 = 8436 um.
[01/06 12:28:09    603s] #Total wire length on LAYER metal2 = 146944 um.
[01/06 12:28:09    603s] #Total wire length on LAYER metal3 = 139593 um.
[01/06 12:28:09    603s] #Total wire length on LAYER metal4 = 88309 um.
[01/06 12:28:09    603s] #Total wire length on LAYER metal5 = 36827 um.
[01/06 12:28:09    603s] #Total wire length on LAYER metal6 = 1397 um.
[01/06 12:28:09    603s] #Total wire length on LAYER metal7 = 70 um.
[01/06 12:28:09    603s] #Total wire length on LAYER metal8 = 0 um.
[01/06 12:28:09    603s] #Total number of vias = 92944
[01/06 12:28:09    603s] #Up-Via Summary (total 92944):
[01/06 12:28:09    603s] #           
[01/06 12:28:09    603s] #-----------------------
[01/06 12:28:09    603s] # metal1          50280
[01/06 12:28:09    603s] # metal2          33210
[01/06 12:28:09    603s] # metal3           7536
[01/06 12:28:09    603s] # metal4           1852
[01/06 12:28:09    603s] # metal5             65
[01/06 12:28:09    603s] # metal6              1
[01/06 12:28:09    603s] #-----------------------
[01/06 12:28:09    603s] #                 92944 
[01/06 12:28:09    603s] #
[01/06 12:28:09    603s] #Total number of DRC violations = 0
[01/06 12:28:09    603s] #Total number of net violated process antenna rule = 0
[01/06 12:28:09    603s] #
[01/06 12:28:09    603s] ### route signature (26) = 1287688018
[01/06 12:28:09    603s] ### violation signature (24) = 1905142130
[01/06 12:28:10    604s] #
[01/06 12:28:10    604s] #Total wire length = 421575 um.
[01/06 12:28:10    604s] #Total half perimeter of net bounding box = 345043 um.
[01/06 12:28:10    604s] #Total wire length on LAYER metal1 = 8436 um.
[01/06 12:28:10    604s] #Total wire length on LAYER metal2 = 146944 um.
[01/06 12:28:10    604s] #Total wire length on LAYER metal3 = 139593 um.
[01/06 12:28:10    604s] #Total wire length on LAYER metal4 = 88309 um.
[01/06 12:28:10    604s] #Total wire length on LAYER metal5 = 36827 um.
[01/06 12:28:10    604s] #Total wire length on LAYER metal6 = 1397 um.
[01/06 12:28:10    604s] #Total wire length on LAYER metal7 = 70 um.
[01/06 12:28:10    604s] #Total wire length on LAYER metal8 = 0 um.
[01/06 12:28:10    604s] #Total number of vias = 92944
[01/06 12:28:10    604s] #Up-Via Summary (total 92944):
[01/06 12:28:10    604s] #           
[01/06 12:28:10    604s] #-----------------------
[01/06 12:28:10    604s] # metal1          50280
[01/06 12:28:10    604s] # metal2          33210
[01/06 12:28:10    604s] # metal3           7536
[01/06 12:28:10    604s] # metal4           1852
[01/06 12:28:10    604s] # metal5             65
[01/06 12:28:10    604s] # metal6              1
[01/06 12:28:10    604s] #-----------------------
[01/06 12:28:10    604s] #                 92944 
[01/06 12:28:10    604s] #
[01/06 12:28:10    604s] #Total number of DRC violations = 0
[01/06 12:28:10    604s] #Total number of net violated process antenna rule = 0
[01/06 12:28:10    604s] #
[01/06 12:28:11    605s] ### max drc and si pitch = 2500 (   2.500 um) MT-safe pitch = 2400 (   2.400 um) patch pitch = 5400 (   5.400 um)
[01/06 12:28:13    606s] #
[01/06 12:28:13    606s] #Start Post Route wire spreading..
[01/06 12:28:13    606s] ### max drc and si pitch = 2500 (   2.500 um) MT-safe pitch = 2400 (   2.400 um) patch pitch = 5400 (   5.400 um)
[01/06 12:28:13    606s] #
[01/06 12:28:13    606s] #Start DRC checking..
[01/06 12:28:23    615s] #   number of violations = 0
[01/06 12:28:23    615s] #cpu time = 00:00:08, elapsed time = 00:00:09, memory = 709.30 (MB), peak = 942.21 (MB)
[01/06 12:28:23    615s] #CELL_VIEW FFT,init has no DRC violation.
[01/06 12:28:23    615s] #Total number of DRC violations = 0
[01/06 12:28:23    615s] #Total number of net violated process antenna rule = 0
[01/06 12:28:23    615s] ### route signature (32) =  187652129
[01/06 12:28:23    615s] ### violation signature (30) = 1905142130
[01/06 12:28:23    615s] #
[01/06 12:28:23    615s] #Start data preparation for wire spreading...
[01/06 12:28:23    615s] #
[01/06 12:28:23    615s] #Data preparation is done on Thu Jan  6 12:28:23 2022
[01/06 12:28:23    615s] #
[01/06 12:28:24    616s] #
[01/06 12:28:24    616s] #Start Post Route Wire Spread.
[01/06 12:28:26    617s] #Done with 3103 horizontal wires in 2 hboxes and 2975 vertical wires in 2 hboxes.
[01/06 12:28:26    617s] #Complete Post Route Wire Spread.
[01/06 12:28:26    617s] #
[01/06 12:28:26    617s] #Total wire length = 425614 um.
[01/06 12:28:26    617s] #Total half perimeter of net bounding box = 345043 um.
[01/06 12:28:26    617s] #Total wire length on LAYER metal1 = 8448 um.
[01/06 12:28:26    617s] #Total wire length on LAYER metal2 = 147776 um.
[01/06 12:28:26    617s] #Total wire length on LAYER metal3 = 141356 um.
[01/06 12:28:26    617s] #Total wire length on LAYER metal4 = 89481 um.
[01/06 12:28:26    617s] #Total wire length on LAYER metal5 = 37085 um.
[01/06 12:28:26    617s] #Total wire length on LAYER metal6 = 1398 um.
[01/06 12:28:26    617s] #Total wire length on LAYER metal7 = 70 um.
[01/06 12:28:26    617s] #Total wire length on LAYER metal8 = 0 um.
[01/06 12:28:26    617s] #Total number of vias = 92944
[01/06 12:28:26    617s] #Up-Via Summary (total 92944):
[01/06 12:28:26    617s] #           
[01/06 12:28:26    617s] #-----------------------
[01/06 12:28:26    617s] # metal1          50280
[01/06 12:28:26    617s] # metal2          33210
[01/06 12:28:26    617s] # metal3           7536
[01/06 12:28:26    617s] # metal4           1852
[01/06 12:28:26    617s] # metal5             65
[01/06 12:28:26    617s] # metal6              1
[01/06 12:28:26    617s] #-----------------------
[01/06 12:28:26    617s] #                 92944 
[01/06 12:28:26    617s] #
[01/06 12:28:26    617s] ### route signature (35) = 1921200080
[01/06 12:28:26    617s] ### violation signature (33) = 1905142130
[01/06 12:28:26    617s] ### max drc and si pitch = 2500 (   2.500 um) MT-safe pitch = 2400 (   2.400 um) patch pitch = 5400 (   5.400 um)
[01/06 12:28:26    617s] #
[01/06 12:28:26    617s] #Start DRC checking..
[01/06 12:28:35    625s] #   number of violations = 0
[01/06 12:28:35    625s] #cpu time = 00:00:08, elapsed time = 00:00:09, memory = 719.52 (MB), peak = 942.21 (MB)
[01/06 12:28:35    625s] #CELL_VIEW FFT,init has no DRC violation.
[01/06 12:28:35    625s] #Total number of DRC violations = 0
[01/06 12:28:35    625s] #Total number of net violated process antenna rule = 0
[01/06 12:28:35    625s] ### route signature (40) = 1996453224
[01/06 12:28:35    625s] ### violation signature (38) = 1905142130
[01/06 12:28:36    626s] #   number of violations = 0
[01/06 12:28:36    626s] #cpu time = 00:00:11, elapsed time = 00:00:13, memory = 689.93 (MB), peak = 942.21 (MB)
[01/06 12:28:36    626s] #CELL_VIEW FFT,init has no DRC violation.
[01/06 12:28:36    626s] #Total number of DRC violations = 0
[01/06 12:28:36    626s] #Total number of net violated process antenna rule = 0
[01/06 12:28:36    626s] #Post Route wire spread is done.
[01/06 12:28:36    626s] #Total wire length = 425614 um.
[01/06 12:28:36    626s] #Total half perimeter of net bounding box = 345043 um.
[01/06 12:28:36    626s] #Total wire length on LAYER metal1 = 8448 um.
[01/06 12:28:36    626s] #Total wire length on LAYER metal2 = 147776 um.
[01/06 12:28:36    626s] #Total wire length on LAYER metal3 = 141356 um.
[01/06 12:28:36    626s] #Total wire length on LAYER metal4 = 89481 um.
[01/06 12:28:36    626s] #Total wire length on LAYER metal5 = 37085 um.
[01/06 12:28:36    626s] #Total wire length on LAYER metal6 = 1398 um.
[01/06 12:28:36    626s] #Total wire length on LAYER metal7 = 70 um.
[01/06 12:28:36    626s] #Total wire length on LAYER metal8 = 0 um.
[01/06 12:28:36    626s] #Total number of vias = 92944
[01/06 12:28:36    626s] #Up-Via Summary (total 92944):
[01/06 12:28:36    626s] #           
[01/06 12:28:36    626s] #-----------------------
[01/06 12:28:36    626s] # metal1          50280
[01/06 12:28:36    626s] # metal2          33210
[01/06 12:28:36    626s] # metal3           7536
[01/06 12:28:36    626s] # metal4           1852
[01/06 12:28:36    626s] # metal5             65
[01/06 12:28:36    626s] # metal6              1
[01/06 12:28:36    626s] #-----------------------
[01/06 12:28:36    626s] #                 92944 
[01/06 12:28:36    626s] #
[01/06 12:28:36    626s] ### route signature (42) = 1996453224
[01/06 12:28:36    626s] ### violation signature (40) = 1905142130
[01/06 12:28:36    626s] #detailRoute Statistics:
[01/06 12:28:36    626s] #Cpu time = 00:02:10
[01/06 12:28:36    626s] #Elapsed time = 00:02:27
[01/06 12:28:36    626s] #Increased memory = -13.54 (MB)
[01/06 12:28:36    626s] #Total memory = 687.94 (MB)
[01/06 12:28:36    626s] #Peak memory = 942.21 (MB)
[01/06 12:28:36    626s] ### export route signature (43) = 1996453224
[01/06 12:28:37    627s] ### export violation signature (41) = 1905142130
[01/06 12:28:37    627s] #
[01/06 12:28:37    627s] #globalDetailRoute statistics:
[01/06 12:28:37    627s] #Cpu time = 00:02:37
[01/06 12:28:37    627s] #Elapsed time = 00:03:03
[01/06 12:28:37    627s] #Increased memory = -24.33 (MB)
[01/06 12:28:37    627s] #Total memory = 674.06 (MB)
[01/06 12:28:37    627s] #Peak memory = 942.21 (MB)
[01/06 12:28:37    627s] #Number of warnings = 28
[01/06 12:28:37    627s] #Total number of warnings = 29
[01/06 12:28:37    627s] #Number of fails = 0
[01/06 12:28:37    627s] #Total number of fails = 0
[01/06 12:28:37    627s] #Complete globalDetailRoute on Thu Jan  6 12:28:37 2022
[01/06 12:28:37    627s] #
[01/06 12:28:37    627s] % End globalDetailRoute (date=01/06 12:28:37, total cpu=0:02:37, real=0:03:04, peak res=732.6M, current mem=674.1M)
[01/06 12:28:37    627s] #routeDesign: cpu time = 00:02:37, elapsed time = 00:03:05, memory = 674.11 (MB), peak = 942.21 (MB)
[01/06 12:28:37    627s] 
[01/06 12:28:37    627s] *** Summary of all messages that are not suppressed in this session:
[01/06 12:28:37    627s] Severity  ID               Count  Summary                                  
[01/06 12:28:37    627s] WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
[01/06 12:28:37    627s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[01/06 12:28:37    627s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[01/06 12:28:37    627s] *** Message Summary: 3 warning(s), 0 error(s)
[01/06 12:28:37    627s] 
[01/06 12:28:37    627s] ### 
[01/06 12:28:37    627s] ###   Scalability Statistics
[01/06 12:28:37    627s] ### 
[01/06 12:28:37    627s] ### ------------------------+----------------+----------------+----------------+
[01/06 12:28:37    627s] ###   routeDesign           |        cpu time|    elapsed time|     scalability|
[01/06 12:28:37    627s] ### ------------------------+----------------+----------------+----------------+
[01/06 12:28:37    627s] ###   Data Preparation      |        00:00:03|        00:00:05|             0.8|
[01/06 12:28:37    627s] ###   Global Routing        |        00:00:11|        00:00:13|             0.9|
[01/06 12:28:37    627s] ###   Track Assignment      |        00:00:04|        00:00:05|             0.8|
[01/06 12:28:37    627s] ###   Detail Routing        |        00:01:45|        00:01:58|             0.9|
[01/06 12:28:37    627s] ###   Antenna Fixing        |        00:00:02|        00:00:03|             0.8|
[01/06 12:28:37    627s] ###   Total                 |        00:02:38|        00:03:05|             0.9|
[01/06 12:28:37    627s] ### ------------------------+----------------+----------------+----------------+
[01/06 12:28:37    627s] ### 
[01/06 12:28:37    627s] #% End routeDesign (date=01/06 12:28:37, total cpu=0:02:38, real=0:03:05, peak res=732.6M, current mem=674.2M)
[01/06 12:28:38    627s] **ERROR: (IMPSYT-6000):	No Object Selected.
[01/06 12:29:51    643s] <CMD> zoomBox 28.585 273.903 183.565 201.457
[01/06 12:29:53    643s] <CMD> fit
[01/06 12:30:03    644s] <CMD> timeDesign -postRoute
[01/06 12:30:03    644s] Switching SI Aware to true by default in postroute mode   
[01/06 12:30:03    644s] 
[01/06 12:30:03    644s] **ERROR: (IMPOPT-7027):	The analysis mode needs to be set to 'OCV' in post route stage for post route timing & optimization. To avoid this message & allow post route steps to proceed set 'setAnalysisMode -analysisType onChipVariation'. It is also recommended to set '-cppr both' alongside this to remove clock re-convergence pessimism for both setup and hold modes.
[01/06 12:30:03    644s] 
[01/06 12:30:13    645s] <CMD> optDesign hold-postRoute
[01/06 12:30:13    645s] 
[01/06 12:30:13    645s] Usage: optDesign [-help] [-drv] [-excludeNets <fileName>] [-expandedViews] [-idealClock] [-incr] [-noEcoRoute] [-outDir <directoryName>] [-postCTS] [-postRoute] [-preCTS]
[01/06 12:30:13    645s]                  [-prefix <fileNamePrefix>] [-selectedNets <fileName>] [-selectedTerms <fileName>] [-setup] [-targeted] [-useSDF] [-useTransitionFiles] [ -hold  [-holdVioData <fileName>] ]
[01/06 12:30:13    645s] 
[01/06 12:30:13    645s] **ERROR: (IMPTCM-48):	"hold-postRoute" is not a legal option for command "optDesign". Either the current option or an option prior to it is not specified correctly.

[01/06 12:30:14    645s] Usage: optDesign [-help] [-drv] [-excludeNets <fileName>] [-expandedViews] [-idealClock] [-incr] [-noEcoRoute] [-outDir <directoryName>] [-postCTS] [-postRoute] [-preCTS]
[01/06 12:30:14    645s]                  [-prefix <fileNamePrefix>] [-selectedNets <fileName>] [-selectedTerms <fileName>] [-setup] [-targeted] [-useSDF] [-useTransitionFiles] [ -hold  [-holdVioData <fileName>] ]
[01/06 12:30:14    645s] 
[01/06 12:30:14    645s] -help                        # Prints out the command usage
[01/06 12:30:14    645s] -drv                         # DRV Fixing option  (bool, optional)
[01/06 12:30:14    645s] -excludeNets <fileName>      # List of Nets NOT to optimize  (string, optional)
[01/06 12:30:14    645s] -expandedViews               # expandedViews option  (bool, optional)
[01/06 12:30:14    645s] -hold                        # Hold Fixing option  (bool, optional)
[01/06 12:30:14    645s] -holdVioData <fileName>      # Dump remaining hold violations data (string, optional)
[01/06 12:30:14    645s] -idealClock                  # Ideal Clock option  (bool, optional)
[01/06 12:30:14    645s] -incr                        # Incremental optimization  (bool, optional)
[01/06 12:30:14    645s] -noEcoRoute                  # No Eco Route with -postRoute  (bool, optional)
[01/06 12:30:14    645s] -outDir <directoryName>      # Directory for report files  (string, optional)
[01/06 12:30:14    645s] -postCTS                     # postCTS option  (bool, optional)
[01/06 12:30:14    645s] -postRoute                   # postRoute option  (bool, optional)
[01/06 12:30:14    645s] -preCTS                      # preCTS option  (bool, optional)
[01/06 12:30:14    645s] -prefix <fileNamePrefix>     # File Name Prefix option  (string, optional)
[01/06 12:30:14    645s] -selectedNets <fileName>     # List of Nets to optimize  (string, optional)
[01/06 12:30:14    645s] -selectedTerms <fileName>    # List of Terms to optimize  (string, optional)
[01/06 12:30:14    645s] -setup                       # Setup/DRV Fixing option  (bool, optional)
[01/06 12:30:14    645s] -targeted                    # Target based optmization option (bool, optional)
[01/06 12:30:14    645s] -useSDF                      # Use SDF with -postRoute option  (bool, optional)
[01/06 12:30:14    645s] -useTransitionFiles          # Fix max_tran from external file (bool, optional)
[01/06 12:30:14    645s] 
[01/06 12:30:14    645s] 
[01/06 12:30:14    645s] **ERROR: (IMPSYC-194):	Incorrect usage for command 'optDesign'.

[01/06 12:30:14    645s] <CMD> timeDesign -postRoute
[01/06 12:30:14    645s] 
[01/06 12:30:14    645s] **ERROR: (IMPOPT-7027):	The analysis mode needs to be set to 'OCV' in post route stage for post route timing & optimization. To avoid this message & allow post route steps to proceed set 'setAnalysisMode -analysisType onChipVariation'. It is also recommended to set '-cppr both' alongside this to remove clock re-convergence pessimism for both setup and hold modes.
[01/06 12:30:14    645s] 
[01/06 12:30:19    645s] ambiguous command name "report_ti": report_timing report_timing_derate
[01/06 12:30:40    646s] <CMD> timeDesign -postRoute -drvReports -outDir ./reports/route_timing
[01/06 12:30:40    646s] 
[01/06 12:30:40    646s] **ERROR: (IMPOPT-7027):	The analysis mode needs to be set to 'OCV' in post route stage for post route timing & optimization. To avoid this message & allow post route steps to proceed set 'setAnalysisMode -analysisType onChipVariation'. It is also recommended to set '-cppr both' alongside this to remove clock re-convergence pessimism for both setup and hold modes.
[01/06 12:30:40    646s] 
[01/06 12:30:40    646s] <CMD> timeDesign -postRoute -hold -outDir ./reports/route_timing
[01/06 12:30:40    646s] 
[01/06 12:30:40    646s] **ERROR: (IMPOPT-7027):	The analysis mode needs to be set to 'OCV' in post route stage for post route timing & optimization. To avoid this message & allow post route steps to proceed set 'setAnalysisMode -analysisType onChipVariation'. It is also recommended to set '-cppr both' alongside this to remove clock re-convergence pessimism for both setup and hold modes.
[01/06 12:30:40    646s] 
[01/06 12:30:55    647s] <CMD> optDesign -postRoute
[01/06 12:30:56    647s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[01/06 12:30:56    647s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[01/06 12:30:56    647s] #spOpts: N=130 
[01/06 12:30:56    647s] Core basic site is core
[01/06 12:30:56    647s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/06 12:30:57    648s] Creating Cell Server ...(0, 0, 0, 0)
[01/06 12:30:57    648s] Summary for sequential cells identification: 
[01/06 12:30:57    648s]   Identified SBFF number: 88
[01/06 12:30:57    648s]   Identified MBFF number: 0
[01/06 12:30:57    648s]   Identified SB Latch number: 0
[01/06 12:30:57    648s]   Identified MB Latch number: 0
[01/06 12:30:57    648s]   Not identified SBFF number: 4
[01/06 12:30:57    648s]   Not identified MBFF number: 0
[01/06 12:30:57    648s]   Not identified SB Latch number: 0
[01/06 12:30:57    648s]   Not identified MB Latch number: 0
[01/06 12:30:57    648s]   Number of sequential cells which are not FFs: 26
[01/06 12:30:57    648s] Creating Cell Server, finished. 
[01/06 12:30:57    648s] 
[01/06 12:30:57    648s] #spOpts: N=130 mergeVia=F 
[01/06 12:30:57    648s] GigaOpt running with 1 threads.
[01/06 12:30:57    648s] Info: 1 threads available for lower-level modules during optimization.
[01/06 12:30:57    648s] #spOpts: N=130 mergeVia=F 
[01/06 12:30:57    648s] 
[01/06 12:30:57    648s] Creating Lib Analyzer ...
[01/06 12:30:57    648s] 
[01/06 12:30:57    648s]  View SS  Weighted 0 StdDelay unweighted 28.80, weightedFactor 1.000 
[01/06 12:30:57    648s]   
[01/06 12:30:57    648s]  View FF  Weighted 0 StdDelay unweighted 12.60, weightedFactor 1.000 
[01/06 12:30:57    648s]   **WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
[01/06 12:30:57    648s] Type 'man IMPOPT-7077' for more detail.
[01/06 12:30:57    648s] Total number of usable buffers from Lib Analyzer: 22 ( BUFEHD BUFDHD BUFCKEHD BUFCHD BUFHHD BUFGHD BUFIHD BUFCKHHD BUFCKGHD BUFJHD BUFCKIHD BUFKHD BUFCKJHD BUFLHD BUFMHD BUFCKLHD BUFCKKHD BUFNHD BUFCKMHD BUFCKNHD BUFQHD BUFCKQHD)
[01/06 12:30:57    648s] Total number of usable inverters from Lib Analyzer: 21 ( INVDHD INVCKDHD INVCHD INVGHD INVCKGHD INVHHD INVCKHHD INVJHD INVIHD INVCKIHD INVCKJHD INVKHD INVCKKHD INVLHD INVCKLHD INVMHD INVCKMHD INVNHD INVCKNHD INVCKQHD INVQHD)
[01/06 12:30:57    648s] Total number of usable delay cells from Lib Analyzer: 4 ( DELDKHD DELCKHD DELBKHD DELAKHD)
[01/06 12:30:57    648s] 
[01/06 12:31:01    651s] Creating Lib Analyzer, finished. 
[01/06 12:31:02    652s] Effort level <high> specified for reg2reg path_group
[01/06 12:31:02    652s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[01/06 12:31:02    652s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[01/06 12:31:02    652s] 			Cell CKLDHD is dont_touch but not dont_use
[01/06 12:31:02    652s] 			Cell CKLDHD is dont_touch but not dont_use
[01/06 12:31:02    652s] 			Cell BHD1HD is dont_touch but not dont_use
[01/06 12:31:02    652s] 			Cell BHD1HD is dont_touch but not dont_use
[01/06 12:31:02    652s] 	...
[01/06 12:31:02    652s] 	Reporting only the 20 first cells found...
[01/06 12:31:02    652s] 
[01/06 12:31:02    652s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 672.5M, totSessionCpu=0:10:52 **
[01/06 12:31:02    652s] #Created 416 library cell signatures
[01/06 12:31:02    652s] #Created 14287 NETS and 0 SPECIALNETS signatures
[01/06 12:31:02    652s] #Created 23646 instance signatures
[01/06 12:31:02    652s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 672.93 (MB), peak = 942.21 (MB)
[01/06 12:31:02    652s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 673.18 (MB), peak = 942.21 (MB)
[01/06 12:31:02    652s] #spOpts: N=130 
[01/06 12:31:02    652s] Begin checking placement ... (start mem=1514.7M, init mem=1514.7M)
[01/06 12:31:02    652s] *info: Placed = 23646          (Fixed = 334)
[01/06 12:31:02    652s] *info: Unplaced = 0           
[01/06 12:31:02    652s] Placement Density:88.57%(254468/287293)
[01/06 12:31:02    652s] Placement Density (including fixed std cells):88.64%(256178/289004)
[01/06 12:31:02    652s] Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.1; mem=1514.7M)
[01/06 12:31:03    652s] 
[01/06 12:31:03    652s] **ERROR: (IMPOPT-6080):	AAE-SI Optimization can only be turned on when the timing analysis mode is set to OCV.
[01/06 12:31:03    652s] 
[01/06 12:31:03    652s] 
[01/06 12:31:03    652s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:04.4 real=0:00:05.5)
[01/06 12:31:03    652s] Info: pop threads available for lower-level modules during optimization.
[01/06 12:31:03    652s] Deleting Lib Analyzer.
[01/06 12:31:03    652s] Info: Destroy the CCOpt slew target map.
[01/06 12:31:03    652s] 0
[01/06 12:31:03    652s] <CMD> optDesign -postRoute -hold
[01/06 12:31:03    652s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[01/06 12:31:03    652s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[01/06 12:31:03    652s] GigaOpt running with 1 threads.
[01/06 12:31:03    652s] Info: 1 threads available for lower-level modules during optimization.
[01/06 12:31:03    652s] #spOpts: N=130 
[01/06 12:31:03    652s] Core basic site is core
[01/06 12:31:03    652s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/06 12:31:03    652s] #spOpts: N=130 mergeVia=F 
[01/06 12:31:03    652s] #spOpts: N=130 mergeVia=F 
[01/06 12:31:03    653s] 
[01/06 12:31:03    653s] Creating Lib Analyzer ...
[01/06 12:31:04    653s] Total number of usable buffers from Lib Analyzer: 22 ( BUFEHD BUFDHD BUFCKEHD BUFCHD BUFHHD BUFGHD BUFIHD BUFCKHHD BUFCKGHD BUFJHD BUFCKIHD BUFKHD BUFCKJHD BUFLHD BUFMHD BUFCKLHD BUFCKKHD BUFNHD BUFCKMHD BUFCKNHD BUFQHD BUFCKQHD)
[01/06 12:31:04    653s] Total number of usable inverters from Lib Analyzer: 21 ( INVDHD INVCKDHD INVCHD INVGHD INVCKGHD INVHHD INVCKHHD INVJHD INVIHD INVCKIHD INVCKJHD INVKHD INVCKKHD INVLHD INVCKLHD INVMHD INVCKMHD INVNHD INVCKNHD INVCKQHD INVQHD)
[01/06 12:31:04    653s] Total number of usable delay cells from Lib Analyzer: 4 ( DELDKHD DELCKHD DELBKHD DELAKHD)
[01/06 12:31:04    653s] 
[01/06 12:31:08    656s] Creating Lib Analyzer, finished. 
[01/06 12:31:08    656s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[01/06 12:31:08    656s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[01/06 12:31:08    656s] 			Cell CKLDHD is dont_touch but not dont_use
[01/06 12:31:08    656s] 			Cell CKLDHD is dont_touch but not dont_use
[01/06 12:31:08    656s] 			Cell BHD1HD is dont_touch but not dont_use
[01/06 12:31:08    656s] 			Cell BHD1HD is dont_touch but not dont_use
[01/06 12:31:08    656s] 	...
[01/06 12:31:08    656s] 	Reporting only the 20 first cells found...
[01/06 12:31:08    656s] 
[01/06 12:31:08    656s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 670.2M, totSessionCpu=0:10:57 **
[01/06 12:31:08    656s] #spOpts: N=130 
[01/06 12:31:08    656s] Begin checking placement ... (start mem=1514.7M, init mem=1514.7M)
[01/06 12:31:09    656s] *info: Placed = 23646          (Fixed = 334)
[01/06 12:31:09    656s] *info: Unplaced = 0           
[01/06 12:31:09    656s] Placement Density:88.57%(254468/287293)
[01/06 12:31:09    656s] Placement Density (including fixed std cells):88.64%(256178/289004)
[01/06 12:31:09    656s] Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.1; mem=1514.7M)
[01/06 12:31:09    656s] 
[01/06 12:31:09    656s] **ERROR: (IMPOPT-6080):	AAE-SI Optimization can only be turned on when the timing analysis mode is set to OCV.
[01/06 12:31:09    656s] 
[01/06 12:31:09    656s] 
[01/06 12:31:09    656s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:03.7 real=0:00:05.2)
[01/06 12:31:09    656s] Info: pop threads available for lower-level modules during optimization.
[01/06 12:31:09    656s] Deleting Lib Analyzer.
[01/06 12:31:09    656s] Info: Destroy the CCOpt slew target map.
[01/06 12:31:09    656s] 
[01/06 12:31:09    656s] <CMD> saveDesign ./saving/FFT_route.enc
[01/06 12:31:09    656s] #% Begin save design ... (date=01/06 12:31:09, mem=670.2M)
[01/06 12:31:09    657s] % Begin Save netlist data ... (date=01/06 12:31:09, mem=670.2M)
[01/06 12:31:09    657s] Writing Binary DB to ./saving/FFT_route.enc.dat/FFT.v.bin in single-threaded mode...
[01/06 12:31:10    657s] % End Save netlist data ... (date=01/06 12:31:10, total cpu=0:00:00.1, real=0:00:01.0, peak res=670.4M, current mem=670.4M)
[01/06 12:31:10    657s] % Begin Save AAE data ... (date=01/06 12:31:10, mem=670.4M)
[01/06 12:31:10    657s] Saving AAE Data ...
[01/06 12:31:10    657s] % End Save AAE data ... (date=01/06 12:31:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=670.4M, current mem=670.4M)
[01/06 12:31:10    657s] % Begin Save clock tree data ... (date=01/06 12:31:10, mem=671.8M)
[01/06 12:31:10    657s] % End Save clock tree data ... (date=01/06 12:31:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=671.8M, current mem=671.8M)
[01/06 12:31:10    657s] Saving preference file ./saving/FFT_route.enc.dat/gui.pref.tcl ...
[01/06 12:31:10    657s] Saving mode setting ...
[01/06 12:31:10    657s] Saving global file ...
[01/06 12:31:11    657s] % Begin Save floorplan data ... (date=01/06 12:31:11, mem=669.6M)
[01/06 12:31:11    657s] Saving floorplan file ...
[01/06 12:31:11    657s] % End Save floorplan data ... (date=01/06 12:31:11, total cpu=0:00:00.2, real=0:00:00.0, peak res=669.6M, current mem=667.5M)
[01/06 12:31:11    657s] Saving Drc markers ...
[01/06 12:31:11    657s] ... No Drc file written since there is no markers found.
[01/06 12:31:11    657s] % Begin Save placement data ... (date=01/06 12:31:11, mem=667.5M)
[01/06 12:31:11    657s] ** Saving stdCellPlacement_binary (version# 1) ...
[01/06 12:31:11    657s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1518.7M) ***
[01/06 12:31:11    657s] % End Save placement data ... (date=01/06 12:31:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=668.2M, current mem=668.2M)
[01/06 12:31:11    657s] % Begin Save routing data ... (date=01/06 12:31:11, mem=668.2M)
[01/06 12:31:11    657s] Saving route file ...
[01/06 12:31:12    658s] *** Completed saveRoute (cpu=0:00:00.2 real=0:00:01.0 mem=1518.7M) ***
[01/06 12:31:12    658s] % End Save routing data ... (date=01/06 12:31:12, total cpu=0:00:00.3, real=0:00:01.0, peak res=669.1M, current mem=669.1M)
[01/06 12:31:12    658s] Saving property file ./saving/FFT_route.enc.dat/FFT.prop
[01/06 12:31:12    658s] *** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=1518.7M) ***
[01/06 12:31:12    658s] #Saving pin access info...
[01/06 12:31:12    658s] #
[01/06 12:31:12    658s] % Begin Save power constraints data ... (date=01/06 12:31:12, mem=669.3M)
[01/06 12:31:13    658s] % End Save power constraints data ... (date=01/06 12:31:13, total cpu=0:00:00.0, real=0:00:01.0, peak res=669.3M, current mem=668.7M)
[01/06 12:31:13    658s] Generated self-contained design FFT_route.enc.dat
[01/06 12:31:13    658s] #% End save design ... (date=01/06 12:31:13, total cpu=0:00:01.6, real=0:00:04.0, peak res=671.8M, current mem=656.7M)
[01/06 12:31:13    658s] *** Message Summary: 0 warning(s), 0 error(s)
[01/06 12:31:13    658s] 
[01/06 12:31:13    658s] <CMD> timeDesign -postRoute -drvReports -outDir ./reports/postroute_timing
[01/06 12:31:13    658s] 
[01/06 12:31:13    658s] **ERROR: (IMPOPT-7027):	The analysis mode needs to be set to 'OCV' in post route stage for post route timing & optimization. To avoid this message & allow post route steps to proceed set 'setAnalysisMode -analysisType onChipVariation'. It is also recommended to set '-cppr both' alongside this to remove clock re-convergence pessimism for both setup and hold modes.
[01/06 12:31:13    658s] 
[01/06 12:31:13    658s] <CMD> timeDesign -postRoute -hold -outDir ./reports/postroute_timing
[01/06 12:31:13    658s] 
[01/06 12:31:13    658s] **ERROR: (IMPOPT-7027):	The analysis mode needs to be set to 'OCV' in post route stage for post route timing & optimization. To avoid this message & allow post route steps to proceed set 'setAnalysisMode -analysisType onChipVariation'. It is also recommended to set '-cppr both' alongside this to remove clock re-convergence pessimism for both setup and hold modes.
[01/06 12:31:13    658s] 
[01/06 12:31:55    660s] <CMD> verify_drc -report reports/FFT.drc
[01/06 12:31:55    660s] #-report reports/FFT.drc                 # string, default="", user setting
[01/06 12:31:55    660s]  *** Starting Verify DRC (MEM: 1511.7) ***
[01/06 12:31:55    660s] 
[01/06 12:31:55    661s]   VERIFY DRC ...... Starting Verification
[01/06 12:31:55    661s]   VERIFY DRC ...... Initializing
[01/06 12:31:55    661s]   VERIFY DRC ...... Deleting Existing Violations
[01/06 12:31:55    661s]   VERIFY DRC ...... Creating Sub-Areas
[01/06 12:31:55    661s]   VERIFY DRC ...... Using new threading
[01/06 12:31:55    661s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 145.920 145.920} 1 of 16
[01/06 12:31:56    661s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[01/06 12:31:56    661s]   VERIFY DRC ...... Sub-Area: {145.920 0.000 291.840 145.920} 2 of 16
[01/06 12:31:56    661s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[01/06 12:31:56    661s]   VERIFY DRC ...... Sub-Area: {291.840 0.000 437.760 145.920} 3 of 16
[01/06 12:31:57    661s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[01/06 12:31:57    661s]   VERIFY DRC ...... Sub-Area: {437.760 0.000 580.800 145.920} 4 of 16
[01/06 12:31:57    662s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[01/06 12:31:57    662s]   VERIFY DRC ...... Sub-Area: {0.000 145.920 145.920 291.840} 5 of 16
[01/06 12:31:57    662s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[01/06 12:31:57    662s]   VERIFY DRC ...... Sub-Area: {145.920 145.920 291.840 291.840} 6 of 16
[01/06 12:31:58    662s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[01/06 12:31:58    662s]   VERIFY DRC ...... Sub-Area: {291.840 145.920 437.760 291.840} 7 of 16
[01/06 12:31:58    663s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[01/06 12:31:58    663s]   VERIFY DRC ...... Sub-Area: {437.760 145.920 580.800 291.840} 8 of 16
[01/06 12:31:59    663s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[01/06 12:31:59    663s]   VERIFY DRC ...... Sub-Area: {0.000 291.840 145.920 437.760} 9 of 16
[01/06 12:31:59    663s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[01/06 12:31:59    663s]   VERIFY DRC ...... Sub-Area: {145.920 291.840 291.840 437.760} 10 of 16
[01/06 12:32:00    663s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[01/06 12:32:00    663s]   VERIFY DRC ...... Sub-Area: {291.840 291.840 437.760 437.760} 11 of 16
[01/06 12:32:00    664s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[01/06 12:32:00    664s]   VERIFY DRC ...... Sub-Area: {437.760 291.840 580.800 437.760} 12 of 16
[01/06 12:32:01    664s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[01/06 12:32:01    664s]   VERIFY DRC ...... Sub-Area: {0.000 437.760 145.920 574.400} 13 of 16
[01/06 12:32:01    664s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[01/06 12:32:01    664s]   VERIFY DRC ...... Sub-Area: {145.920 437.760 291.840 574.400} 14 of 16
[01/06 12:32:01    665s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[01/06 12:32:01    665s]   VERIFY DRC ...... Sub-Area: {291.840 437.760 437.760 574.400} 15 of 16
[01/06 12:32:02    665s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[01/06 12:32:02    665s]   VERIFY DRC ...... Sub-Area: {437.760 437.760 580.800 574.400} 16 of 16
[01/06 12:32:02    665s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[01/06 12:32:02    665s] 
[01/06 12:32:02    665s]   Verification Complete : 0 Viols.
[01/06 12:32:02    665s] 
[01/06 12:32:02    665s]  *** End Verify DRC (CPU: 0:00:04.5  ELAPSED TIME: 7.00  MEM: 1.0M) ***
[01/06 12:32:02    665s] 
[01/06 12:32:06    665s] <CMD> verify_connectivity -report reports/FFT.connect
[01/06 12:32:06    665s] VERIFY_CONNECTIVITY use new engine.
[01/06 12:32:06    665s] 
[01/06 12:32:06    665s] ******** Start: VERIFY CONNECTIVITY ********
[01/06 12:32:06    665s] Start Time: Thu Jan  6 12:32:06 2022
[01/06 12:32:06    665s] 
[01/06 12:32:06    665s] Design Name: FFT
[01/06 12:32:06    665s] Database Units: 1000
[01/06 12:32:06    665s] Design Boundary: (0.0000, 0.0000) (580.8000, 574.4000)
[01/06 12:32:06    665s] Error Limit = 1000; Warning Limit = 50
[01/06 12:32:06    665s] Check all nets
[01/06 12:32:06    666s] **** 12:32:06 **** Processed 5000 nets.
[01/06 12:32:06    666s] **** 12:32:06 **** Processed 10000 nets.
[01/06 12:32:07    666s] 
[01/06 12:32:07    666s] Begin Summary 
[01/06 12:32:07    666s]   Found no problems or warnings.
[01/06 12:32:07    666s] End Summary
[01/06 12:32:07    666s] 
[01/06 12:32:07    666s] End Time: Thu Jan  6 12:32:07 2022
[01/06 12:32:07    666s] Time Elapsed: 0:00:01.0
[01/06 12:32:07    666s] 
[01/06 12:32:07    666s] ******** End: VERIFY CONNECTIVITY ********
[01/06 12:32:07    666s]   Verification Complete : 0 Viols.  0 Wrngs.
[01/06 12:32:07    666s]   (CPU Time: 0:00:01.1  MEM: 0.000M)
[01/06 12:32:07    666s] 
[01/06 12:33:03    669s] <CMD> extractRC -outfile ./FFT_rc
[01/06 12:33:03    669s] Extraction called for design 'FFT' of instances=23646 and nets=14287 using extraction engine 'postRoute' at effort level 'low' .
[01/06 12:33:03    669s] PostRoute (effortLevel low) RC Extraction called for design FFT.
[01/06 12:33:03    669s] RC Extraction called in multi-corner(2) mode.
[01/06 12:33:03    669s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[01/06 12:33:03    669s] Type 'man IMPEXT-6197' for more detail.
[01/06 12:33:03    669s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[01/06 12:33:03    669s] * Layer Id             : 1 - M1
[01/06 12:33:03    669s]       Thickness        : 0.29
[01/06 12:33:03    669s]       Min Width        : 0.16
[01/06 12:33:03    669s]       Layer Dielectric : 4.1
[01/06 12:33:03    669s] * Layer Id             : 2 - M2
[01/06 12:33:03    669s]       Thickness        : 0.32
[01/06 12:33:03    669s]       Min Width        : 0.2
[01/06 12:33:03    669s]       Layer Dielectric : 4.1
[01/06 12:33:03    669s] * Layer Id             : 3 - M3
[01/06 12:33:03    669s]       Thickness        : 0.32
[01/06 12:33:03    669s]       Min Width        : 0.2
[01/06 12:33:03    669s]       Layer Dielectric : 4.1
[01/06 12:33:03    669s] * Layer Id             : 4 - M4
[01/06 12:33:03    669s]       Thickness        : 0.32
[01/06 12:33:03    669s]       Min Width        : 0.2
[01/06 12:33:03    669s]       Layer Dielectric : 4.1
[01/06 12:33:03    669s] * Layer Id             : 5 - M5
[01/06 12:33:03    669s]       Thickness        : 0.32
[01/06 12:33:03    669s]       Min Width        : 0.2
[01/06 12:33:03    669s]       Layer Dielectric : 4.1
[01/06 12:33:03    669s] * Layer Id             : 6 - M6
[01/06 12:33:03    669s]       Thickness        : 0.32
[01/06 12:33:03    669s]       Min Width        : 0.2
[01/06 12:33:03    669s]       Layer Dielectric : 4.1
[01/06 12:33:03    669s] * Layer Id             : 7 - M7
[01/06 12:33:03    669s]       Thickness        : 0.8
[01/06 12:33:03    669s]       Min Width        : 0.4
[01/06 12:33:03    669s]       Layer Dielectric : 4.1
[01/06 12:33:03    669s] * Layer Id             : 8 - M8
[01/06 12:33:03    669s]       Thickness        : 0.8
[01/06 12:33:03    669s]       Min Width        : 0.4
[01/06 12:33:03    669s]       Layer Dielectric : 4.1
[01/06 12:33:03    669s] extractDetailRC Option : -outfile /tmp/innovus_temp_22636_localhost.localdomain_abdelhay_ali_MwDCcT/FFT_22636_tU1Tvi.rcdb.d  -basic
[01/06 12:33:03    669s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[01/06 12:33:03    669s]       RC Corner Indexes            0       1   
[01/06 12:33:03    669s] Capacitance Scaling Factor   : 1.00000 1.00000 
[01/06 12:33:03    669s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[01/06 12:33:03    669s] Resistance Scaling Factor    : 1.00000 1.00000 
[01/06 12:33:03    669s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[01/06 12:33:03    669s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[01/06 12:33:03    669s] Shrink Factor                : 1.00000
[01/06 12:33:04    669s] Initializing multi-corner resistance tables ...
[01/06 12:33:04    669s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1512.8M)
[01/06 12:33:04    670s] Creating parasitic data file '/tmp/innovus_temp_22636_localhost.localdomain_abdelhay_ali_MwDCcT/FFT_22636_tU1Tvi.rcdb.d' for storing RC.
[01/06 12:33:04    670s] Extracted 10.0008% (CPU Time= 0:00:00.3  MEM= 1573.8M)
[01/06 12:33:04    670s] Extracted 20.0009% (CPU Time= 0:00:00.4  MEM= 1573.8M)
[01/06 12:33:05    670s] Extracted 30.0009% (CPU Time= 0:00:00.5  MEM= 1573.8M)
[01/06 12:33:05    670s] Extracted 40.001% (CPU Time= 0:00:00.7  MEM= 1573.8M)
[01/06 12:33:05    670s] Extracted 50.0011% (CPU Time= 0:00:00.8  MEM= 1573.8M)
[01/06 12:33:05    670s] Extracted 60.0011% (CPU Time= 0:00:00.9  MEM= 1573.8M)
[01/06 12:33:06    670s] Extracted 70.0012% (CPU Time= 0:00:01.1  MEM= 1577.8M)
[01/06 12:33:06    671s] Extracted 80.0013% (CPU Time= 0:00:01.5  MEM= 1577.8M)
[01/06 12:33:06    671s] Extracted 90.0014% (CPU Time= 0:00:01.6  MEM= 1577.8M)
[01/06 12:33:07    671s] Extracted 100% (CPU Time= 0:00:01.9  MEM= 1577.8M)
[01/06 12:33:07    671s] Number of Extracted Resistors     : 239928
[01/06 12:33:07    671s] Number of Extracted Ground Cap.   : 247523
[01/06 12:33:07    671s] Number of Extracted Coupling Cap. : 530468
[01/06 12:33:07    671s] Opening parasitic data file '/tmp/innovus_temp_22636_localhost.localdomain_abdelhay_ali_MwDCcT/FFT_22636_tU1Tvi.rcdb.d' for reading.
[01/06 12:33:07    671s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
[01/06 12:33:07    671s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1538.8M)
[01/06 12:33:07    671s] Creating parasitic data file '/tmp/innovus_temp_22636_localhost.localdomain_abdelhay_ali_MwDCcT/FFT_22636_tU1Tvi.rcdb_Filter.rcdb.d' for storing RC.
[01/06 12:33:08    672s] Closing parasitic data file '/tmp/innovus_temp_22636_localhost.localdomain_abdelhay_ali_MwDCcT/FFT_22636_tU1Tvi.rcdb.d'. 14173 times net's RC data read were performed.
[01/06 12:33:08    672s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1546.781M)
[01/06 12:33:08    672s] Opening parasitic data file '/tmp/innovus_temp_22636_localhost.localdomain_abdelhay_ali_MwDCcT/FFT_22636_tU1Tvi.rcdb.d' for reading.
[01/06 12:33:08    672s] processing rcdb (/tmp/innovus_temp_22636_localhost.localdomain_abdelhay_ali_MwDCcT/FFT_22636_tU1Tvi.rcdb.d) for hinst (top) of cell (FFT);
[01/06 12:33:08    672s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=1546.781M)
[01/06 12:33:08    672s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.7  Real Time: 0:00:05.0  MEM: 1546.781M)
[01/06 12:33:08    672s] <CMD> write_sdf FFT.sdf
[01/06 12:33:09    672s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
[01/06 12:33:09    672s] Starting SI iteration 1 using Infinite Timing Windows
[01/06 12:33:09    672s] #################################################################################
[01/06 12:33:09    672s] # Design Stage: PostRoute
[01/06 12:33:09    672s] # Design Name: FFT
[01/06 12:33:09    672s] # Design Mode: 130nm
[01/06 12:33:09    672s] # Analysis Mode: MMMC Non-OCV 
[01/06 12:33:09    672s] # Parasitics Mode: SPEF/RCDB
[01/06 12:33:09    672s] # Signoff Settings: SI On 
[01/06 12:33:09    672s] #################################################################################
[01/06 12:33:10    673s] AAE_INFO: 1 threads acquired from CTE.
[01/06 12:33:10    673s] Setting infinite Tws ...
[01/06 12:33:10    673s] First Iteration Infinite Tw... 
[01/06 12:33:10    673s] Topological Sorting (REAL = 0:00:00.0, MEM = 1544.8M, InitMEM = 1544.8M)
[01/06 12:33:10    673s] Start delay calculation (fullDC) (1 T). (MEM=1544.78)
[01/06 12:33:10    673s] Initializing multi-corner resistance tables ...
[01/06 12:33:11    674s] End AAE Lib Interpolated Model. (MEM=1561.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/06 12:33:11    674s] Opening parasitic data file '/tmp/innovus_temp_22636_localhost.localdomain_abdelhay_ali_MwDCcT/FFT_22636_tU1Tvi.rcdb.d' for reading.
[01/06 12:33:11    674s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1561.1M)
[01/06 12:33:11    674s] AAE_INFO: 1 threads acquired from CTE.
[01/06 12:33:11    674s] Opening parasitic data file '/tmp/innovus_temp_22636_localhost.localdomain_abdelhay_ali_MwDCcT/FFT_22636_tU1Tvi.rcdb.d' for reading.
[01/06 12:33:11    674s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1570.7M)
[01/06 12:33:11    674s] AAE_INFO: 1 threads acquired from CTE.
[01/06 12:33:11    674s] Opening parasitic data file '/tmp/innovus_temp_22636_localhost.localdomain_abdelhay_ali_MwDCcT/FFT_22636_tU1Tvi.rcdb.d' for reading.
[01/06 12:33:11    674s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1570.7M)
[01/06 12:33:11    674s] AAE_INFO: 1 threads acquired from CTE.
[01/06 12:33:16    678s] Total number of fetched objects 16170
[01/06 12:33:16    678s] AAE_INFO-618: Total number of nets in the design is 14287,  100.0 percent of the nets selected for SI analysis
[01/06 12:33:16    678s] Opening parasitic data file '/tmp/innovus_temp_22636_localhost.localdomain_abdelhay_ali_MwDCcT/FFT_22636_tU1Tvi.rcdb.d' for reading.
[01/06 12:33:16    678s] Closing parasitic data file '/tmp/innovus_temp_22636_localhost.localdomain_abdelhay_ali_MwDCcT/FFT_22636_tU1Tvi.rcdb.d'. 14172 times net's RC data read were performed.
[01/06 12:33:16    678s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1603.9M)
[01/06 12:33:16    678s] AAE_INFO: 1 threads acquired from CTE.
[01/06 12:33:21    682s] Total number of fetched objects 16170
[01/06 12:33:21    682s] AAE_INFO-618: Total number of nets in the design is 14287,  100.0 percent of the nets selected for SI analysis
[01/06 12:33:21    682s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/06 12:33:21    682s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/06 12:33:21    682s] End delay calculation. (MEM=1627.9 CPU=0:00:08.0 REAL=0:00:10.0)
[01/06 12:33:21    682s] End delay calculation (fullDC). (MEM=1627.9 CPU=0:00:08.8 REAL=0:00:11.0)
[01/06 12:33:21    682s] *** CDM Built up (cpu=0:00:09.7  real=0:00:12.0  mem= 1627.9M) ***
[01/06 12:33:23    683s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1627.9M)
[01/06 12:33:23    683s] Add other clocks and setupCteToAAEClockMapping during iter 1
[01/06 12:33:23    683s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1627.9M)
[01/06 12:33:23    683s] Starting SI iteration 2
[01/06 12:33:23    683s] AAE_INFO: 1 threads acquired from CTE.
[01/06 12:33:23    683s] Start delay calculation (fullDC) (1 T). (MEM=1627.9)
[01/06 12:33:23    683s] End AAE Lib Interpolated Model. (MEM=1627.9 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/06 12:33:23    683s] Opening parasitic data file '/tmp/innovus_temp_22636_localhost.localdomain_abdelhay_ali_MwDCcT/FFT_22636_tU1Tvi.rcdb.d' for reading.
[01/06 12:33:23    683s] Closing parasitic data file '/tmp/innovus_temp_22636_localhost.localdomain_abdelhay_ali_MwDCcT/FFT_22636_tU1Tvi.rcdb.d'. 14172 times net's RC data read were performed.
[01/06 12:33:23    683s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1627.9M)
[01/06 12:33:23    683s] AAE_INFO: 1 threads acquired from CTE.
[01/06 12:33:24    684s] Total number of fetched objects 16170
[01/06 12:33:24    684s] AAE_INFO-618: Total number of nets in the design is 14287,  1.3 percent of the nets selected for SI analysis
[01/06 12:33:24    684s] Opening parasitic data file '/tmp/innovus_temp_22636_localhost.localdomain_abdelhay_ali_MwDCcT/FFT_22636_tU1Tvi.rcdb.d' for reading.
[01/06 12:33:24    684s] Closing parasitic data file '/tmp/innovus_temp_22636_localhost.localdomain_abdelhay_ali_MwDCcT/FFT_22636_tU1Tvi.rcdb.d'. 232 times net's RC data read were performed.
[01/06 12:33:24    684s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1603.9M)
[01/06 12:33:24    684s] AAE_INFO: 1 threads acquired from CTE.
[01/06 12:33:24    684s] Glitch Analysis: View FF -- Total Number of Nets Skipped = 0. 
[01/06 12:33:24    684s] Glitch Analysis: View FF -- Total Number of Nets Analyzed = 16170. 
[01/06 12:33:24    684s] Total number of fetched objects 16170
[01/06 12:33:24    684s] AAE_INFO-618: Total number of nets in the design is 14287,  0.3 percent of the nets selected for SI analysis
[01/06 12:33:24    684s] End delay calculation. (MEM=1595.89 CPU=0:00:00.6 REAL=0:00:01.0)
[01/06 12:33:24    684s] End delay calculation (fullDC). (MEM=1595.89 CPU=0:00:00.6 REAL=0:00:01.0)
[01/06 12:33:24    684s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 1595.9M) ***
[01/06 12:33:26    685s] <CMD> saveNetlist ./FFT.v -includePowerGround
[01/06 12:33:26    685s] Writing Netlist "./FFT.v" ...
[01/06 12:33:26    685s] Pwr name (VCC).
[01/06 12:33:26    685s] Gnd name (GND).
[01/06 12:33:26    685s] 1 Pwr names and 1 Gnd names.
[01/06 12:33:26    686s] Creating all pg connections for top cell (FFT).
[01/06 12:33:26    686s] <CMD> report_power -leakage -outfile FFT.pwr
[01/06 12:33:27    686s] 
[01/06 12:33:27    686s] Power Net Detected:
[01/06 12:33:27    686s]     Voltage	    Name
[01/06 12:33:27    686s]     0.00V	    GND
[01/06 12:33:27    686s]     1.08V	    VCC
[01/06 12:33:28    686s] Starting SI iteration 1 using Infinite Timing Windows
[01/06 12:33:28    686s] #################################################################################
[01/06 12:33:28    686s] # Design Stage: PostRoute
[01/06 12:33:28    686s] # Design Name: FFT
[01/06 12:33:28    686s] # Design Mode: 130nm
[01/06 12:33:28    686s] # Analysis Mode: MMMC Non-OCV 
[01/06 12:33:28    686s] # Parasitics Mode: SPEF/RCDB
[01/06 12:33:28    686s] # Signoff Settings: SI On 
[01/06 12:33:28    686s] #################################################################################
[01/06 12:33:29    687s] AAE_INFO: 1 threads acquired from CTE.
[01/06 12:33:29    687s] Setting infinite Tws ...
[01/06 12:33:29    687s] First Iteration Infinite Tw... 
[01/06 12:33:29    687s] Calculate delays in BcWc mode...
[01/06 12:33:29    687s] Topological Sorting (REAL = 0:00:00.0, MEM = 1579.5M, InitMEM = 1579.5M)
[01/06 12:33:29    687s] Start delay calculation (fullDC) (1 T). (MEM=1579.54)
[01/06 12:33:29    687s] End AAE Lib Interpolated Model. (MEM=1595.87 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/06 12:33:29    687s] Opening parasitic data file '/tmp/innovus_temp_22636_localhost.localdomain_abdelhay_ali_MwDCcT/FFT_22636_tU1Tvi.rcdb.d' for reading.
[01/06 12:33:29    687s] Closing parasitic data file '/tmp/innovus_temp_22636_localhost.localdomain_abdelhay_ali_MwDCcT/FFT_22636_tU1Tvi.rcdb.d'. 56 times net's RC data read were performed.
[01/06 12:33:29    687s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1603.9M)
[01/06 12:33:29    687s] AAE_INFO: 1 threads acquired from CTE.
[01/06 12:33:34    691s] Total number of fetched objects 16170
[01/06 12:33:34    691s] AAE_INFO-618: Total number of nets in the design is 14287,  100.0 percent of the nets selected for SI analysis
[01/06 12:33:34    691s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/06 12:33:34    691s] End delay calculation. (MEM=1627.88 CPU=0:00:03.6 REAL=0:00:04.0)
[01/06 12:33:34    691s] End delay calculation (fullDC). (MEM=1627.88 CPU=0:00:04.1 REAL=0:00:05.0)
[01/06 12:33:34    691s] *** CDM Built up (cpu=0:00:04.8  real=0:00:06.0  mem= 1627.9M) ***
[01/06 12:33:35    692s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1627.9M)
[01/06 12:33:35    692s] Add other clocks and setupCteToAAEClockMapping during iter 1
[01/06 12:33:35    692s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1627.9M)
[01/06 12:33:35    692s] Starting SI iteration 2
[01/06 12:33:35    692s] AAE_INFO: 1 threads acquired from CTE.
[01/06 12:33:35    692s] Calculate delays in BcWc mode...
[01/06 12:33:35    692s] Start delay calculation (fullDC) (1 T). (MEM=1627.88)
[01/06 12:33:35    692s] End AAE Lib Interpolated Model. (MEM=1627.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/06 12:33:36    692s] Total number of fetched objects 16170
[01/06 12:33:36    692s] AAE_INFO-618: Total number of nets in the design is 14287,  1.3 percent of the nets selected for SI analysis
[01/06 12:33:36    692s] End delay calculation. (MEM=1595.87 CPU=0:00:00.3 REAL=0:00:01.0)
[01/06 12:33:36    692s] End delay calculation (fullDC). (MEM=1595.87 CPU=0:00:00.4 REAL=0:00:01.0)
[01/06 12:33:36    692s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 1595.9M) ***
[01/06 12:33:36    692s] 
[01/06 12:33:36    692s] Begin Power Analysis
[01/06 12:33:36    692s] 
[01/06 12:33:36    692s]     0.00V	    GND
[01/06 12:33:36    692s]     1.08V	    VCC
[01/06 12:33:36    692s] Begin Processing Timing Library for Power Calculation
[01/06 12:33:36    692s] 
[01/06 12:33:37    692s] Begin Processing Timing Library for Power Calculation
[01/06 12:33:37    692s] 
[01/06 12:33:37    692s] 
[01/06 12:33:37    692s] 
[01/06 12:33:37    692s] Begin Processing Power Net/Grid for Power Calculation
[01/06 12:33:37    692s] 
[01/06 12:33:37    692s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=746.84MB/746.84MB)
[01/06 12:33:37    692s] 
[01/06 12:33:37    692s] Begin Processing Timing Window Data for Power Calculation
[01/06 12:33:37    692s] 
[01/06 12:33:37    693s] clk(100MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=744.22MB/744.22MB)
[01/06 12:33:37    693s] 
[01/06 12:33:37    693s] Begin Processing User Attributes
[01/06 12:33:37    693s] 
[01/06 12:33:37    693s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=744.30MB/744.30MB)
[01/06 12:33:37    693s] 
[01/06 12:33:37    693s] Begin Processing Signal Activity
[01/06 12:33:37    693s] 
[01/06 12:33:39    693s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:01, mem(process/total)=745.61MB/745.61MB)
[01/06 12:33:39    693s] 
[01/06 12:33:39    693s] Begin Power Computation
[01/06 12:33:39    693s] 
[01/06 12:33:39    693s]       ----------------------------------------------------------
[01/06 12:33:39    693s]       # of cell(s) missing both power/leakage table: 0
[01/06 12:33:39    693s]       # of cell(s) missing power table: 1
[01/06 12:33:39    693s]       # of cell(s) missing leakage table: 0
[01/06 12:33:39    693s]       # of MSMV cell(s) missing power_level: 0
[01/06 12:33:39    693s]       ----------------------------------------------------------
[01/06 12:33:39    693s] CellName                                  Missing Table(s)
[01/06 12:33:39    693s] TIE1DHD                                   internal power, 
[01/06 12:33:39    693s] 
[01/06 12:33:39    693s] 
[01/06 12:33:40    694s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=745.78MB/745.78MB)
[01/06 12:33:40    694s] 
[01/06 12:33:40    694s] Begin Processing User Attributes
[01/06 12:33:40    694s] 
[01/06 12:33:40    694s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=745.78MB/745.78MB)
[01/06 12:33:40    694s] 
[01/06 12:33:40    694s] Ended Power Analysis: (cpu=0:00:01, real=0:00:03, mem(process/total)=745.83MB/745.83MB)
[01/06 12:33:40    694s] 
[01/06 12:33:43    694s] <CMD> saveDesign ./saving/FFT.enc1
[01/06 12:33:43    694s] The in-memory database contained RC information but was not saved. To save 
[01/06 12:33:43    694s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[01/06 12:33:43    694s] so it should only be saved when it is really desired.
[01/06 12:33:43    694s] #% Begin save design ... (date=01/06 12:33:43, mem=743.9M)
[01/06 12:33:44    695s] % Begin Save netlist data ... (date=01/06 12:33:44, mem=727.6M)
[01/06 12:33:44    695s] Writing Binary DB to ./saving/FFT.enc1.dat/FFT.v.bin in single-threaded mode...
[01/06 12:33:44    695s] % End Save netlist data ... (date=01/06 12:33:44, total cpu=0:00:00.1, real=0:00:00.0, peak res=728.0M, current mem=728.0M)
[01/06 12:33:44    695s] % Begin Save AAE data ... (date=01/06 12:33:44, mem=728.1M)
[01/06 12:33:44    695s] Saving AAE Data ...
[01/06 12:33:45    695s] % End Save AAE data ... (date=01/06 12:33:44, total cpu=0:00:00.0, real=0:00:01.0, peak res=728.1M, current mem=727.9M)
[01/06 12:33:45    695s] % Begin Save clock tree data ... (date=01/06 12:33:45, mem=727.0M)
[01/06 12:33:45    695s] % End Save clock tree data ... (date=01/06 12:33:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=727.0M, current mem=727.0M)
[01/06 12:33:45    695s] Saving preference file ./saving/FFT.enc1.dat/gui.pref.tcl ...
[01/06 12:33:45    695s] Saving mode setting ...
[01/06 12:33:45    695s] Saving global file ...
[01/06 12:33:46    695s] % Begin Save floorplan data ... (date=01/06 12:33:46, mem=719.5M)
[01/06 12:33:46    695s] Saving floorplan file ...
[01/06 12:33:46    695s] % End Save floorplan data ... (date=01/06 12:33:46, total cpu=0:00:00.1, real=0:00:00.0, peak res=719.5M, current mem=719.3M)
[01/06 12:33:46    695s] Saving Drc markers ...
[01/06 12:33:46    695s] ... No Drc file written since there is no markers found.
[01/06 12:33:46    696s] % Begin Save placement data ... (date=01/06 12:33:46, mem=719.4M)
[01/06 12:33:46    696s] ** Saving stdCellPlacement_binary (version# 1) ...
[01/06 12:33:46    696s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1595.9M) ***
[01/06 12:33:46    696s] % End Save placement data ... (date=01/06 12:33:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=719.5M, current mem=719.5M)
[01/06 12:33:46    696s] % Begin Save routing data ... (date=01/06 12:33:46, mem=718.5M)
[01/06 12:33:46    696s] Saving route file ...
[01/06 12:33:47    696s] *** Completed saveRoute (cpu=0:00:00.3 real=0:00:01.0 mem=1595.9M) ***
[01/06 12:33:47    696s] % End Save routing data ... (date=01/06 12:33:47, total cpu=0:00:00.3, real=0:00:01.0, peak res=718.5M, current mem=718.3M)
[01/06 12:33:48    696s] Saving property file ./saving/FFT.enc1.dat/FFT.prop
[01/06 12:33:48    696s] *** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=1595.9M) ***
[01/06 12:33:48    696s] #Saving pin access info...
[01/06 12:33:48    696s] #
[01/06 12:33:48    696s] % Begin Save power constraints data ... (date=01/06 12:33:48, mem=717.5M)
[01/06 12:33:48    696s] % End Save power constraints data ... (date=01/06 12:33:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=717.6M, current mem=717.6M)
[01/06 12:33:48    696s] Generated self-contained design FFT.enc1.dat
[01/06 12:33:48    696s] #% End save design ... (date=01/06 12:33:48, total cpu=0:00:02.0, real=0:00:05.0, peak res=743.9M, current mem=676.5M)
[01/06 12:33:48    696s] *** Message Summary: 0 warning(s), 0 error(s)
[01/06 12:33:48    696s] 
[01/06 12:34:56    700s] <CMD> streamOut FFT_CHIP.gds -mapFile streamOut.map -libName DesignLib -units 1000 -mode ALL
[01/06 12:34:56    700s] Parse map file...
[01/06 12:34:56    700s] Writing GDSII file ...
[01/06 12:34:56    700s] 	****** db unit per micron = 1000 ******
[01/06 12:34:56    700s] 	****** output gds2 file unit per micron = 1000 ******
[01/06 12:34:56    700s] 	****** unit scaling factor = 1 ******
[01/06 12:34:56    700s] Output for instance
[01/06 12:34:56    700s] Output for bump
[01/06 12:34:56    700s] Output for physical terminals
[01/06 12:34:56    700s] Output for logical terminals
[01/06 12:34:56    700s] Output for regular nets
[01/06 12:34:57    701s] Output for special nets and metal fills
[01/06 12:34:57    701s] Output for via structure generation
[01/06 12:34:57    701s] Statistics for GDS generated (version 3)
[01/06 12:34:57    701s] ----------------------------------------
[01/06 12:34:57    701s] Stream Out Layer Mapping Information:
[01/06 12:34:57    701s] GDS Layer Number          GDS Layer Name
[01/06 12:34:57    701s] ----------------------------------------
[01/06 12:34:57    701s]     163                             COMP
[01/06 12:34:57    701s]     164                          DIEAREA
[01/06 12:34:57    701s]     1                             metal1
[01/06 12:34:57    701s]     2                             metal1
[01/06 12:34:57    701s]     3                             metal1
[01/06 12:34:57    701s]     4                             metal1
[01/06 12:34:57    701s]     7                             metal1
[01/06 12:34:57    701s]     5                             metal1
[01/06 12:34:57    701s]     6                             metal1
[01/06 12:34:57    701s]     8                             metal1
[01/06 12:34:57    701s]     9                             metal1
[01/06 12:34:57    701s]     10                            metal1
[01/06 12:34:57    701s]     15                               via
[01/06 12:34:57    701s]     16                               via
[01/06 12:34:57    701s]     19                               via
[01/06 12:34:57    701s]     17                               via
[01/06 12:34:57    701s]     18                               via
[01/06 12:34:57    701s]     20                               via
[01/06 12:34:57    701s]     21                               via
[01/06 12:34:57    701s]     22                            metal2
[01/06 12:34:57    701s]     23                            metal2
[01/06 12:34:57    701s]     24                            metal2
[01/06 12:34:57    701s]     25                            metal2
[01/06 12:34:57    701s]     28                            metal2
[01/06 12:34:57    701s]     26                            metal2
[01/06 12:34:57    701s]     27                            metal2
[01/06 12:34:57    701s]     29                            metal2
[01/06 12:34:57    701s]     30                            metal2
[01/06 12:34:57    701s]     31                            metal2
[01/06 12:34:57    701s]     36                              via2
[01/06 12:34:57    701s]     37                              via2
[01/06 12:34:57    701s]     40                              via2
[01/06 12:34:57    701s]     38                              via2
[01/06 12:34:57    701s]     39                              via2
[01/06 12:34:57    701s]     41                              via2
[01/06 12:34:57    701s]     42                              via2
[01/06 12:34:57    701s]     43                            metal3
[01/06 12:34:57    701s]     44                            metal3
[01/06 12:34:57    701s]     45                            metal3
[01/06 12:34:57    701s]     46                            metal3
[01/06 12:34:57    701s]     49                            metal3
[01/06 12:34:57    701s]     47                            metal3
[01/06 12:34:57    701s]     48                            metal3
[01/06 12:34:57    701s]     50                            metal3
[01/06 12:34:57    701s]     51                            metal3
[01/06 12:34:57    701s]     52                            metal3
[01/06 12:34:57    701s]     57                              via3
[01/06 12:34:57    701s]     58                              via3
[01/06 12:34:57    701s]     61                              via3
[01/06 12:34:57    701s]     59                              via3
[01/06 12:34:57    701s]     60                              via3
[01/06 12:34:57    701s]     62                              via3
[01/06 12:34:57    701s]     63                              via3
[01/06 12:34:57    701s]     64                            metal4
[01/06 12:34:57    701s]     65                            metal4
[01/06 12:34:57    701s]     66                            metal4
[01/06 12:34:57    701s]     67                            metal4
[01/06 12:34:57    701s]     70                            metal4
[01/06 12:34:57    701s]     68                            metal4
[01/06 12:34:57    701s]     69                            metal4
[01/06 12:34:57    701s]     71                            metal4
[01/06 12:34:57    701s]     72                            metal4
[01/06 12:34:57    701s]     73                            metal4
[01/06 12:34:57    701s]     78                              via4
[01/06 12:34:57    701s]     79                              via4
[01/06 12:34:57    701s]     82                              via4
[01/06 12:34:57    701s]     80                              via4
[01/06 12:34:57    701s]     81                              via4
[01/06 12:34:57    701s]     83                              via4
[01/06 12:34:57    701s]     84                              via4
[01/06 12:34:57    701s]     85                            metal5
[01/06 12:34:57    701s]     86                            metal5
[01/06 12:34:57    701s]     87                            metal5
[01/06 12:34:57    701s]     88                            metal5
[01/06 12:34:57    701s]     91                            metal5
[01/06 12:34:57    701s]     89                            metal5
[01/06 12:34:57    701s]     90                            metal5
[01/06 12:34:57    701s]     92                            metal5
[01/06 12:34:57    701s]     93                            metal5
[01/06 12:34:57    701s]     94                            metal5
[01/06 12:34:57    701s]     99                              via5
[01/06 12:34:57    701s]     100                             via5
[01/06 12:34:57    701s]     103                             via5
[01/06 12:34:57    701s]     101                             via5
[01/06 12:34:57    701s]     102                             via5
[01/06 12:34:57    701s]     104                             via5
[01/06 12:34:57    701s]     105                             via5
[01/06 12:34:57    701s]     106                           metal6
[01/06 12:34:57    701s]     107                           metal6
[01/06 12:34:57    701s]     108                           metal6
[01/06 12:34:57    701s]     109                           metal6
[01/06 12:34:57    701s]     112                           metal6
[01/06 12:34:57    701s]     110                           metal6
[01/06 12:34:57    701s]     111                           metal6
[01/06 12:34:57    701s]     113                           metal6
[01/06 12:34:57    701s]     114                           metal6
[01/06 12:34:57    701s]     115                           metal6
[01/06 12:34:57    701s]     120                             via6
[01/06 12:34:57    701s]     121                             via6
[01/06 12:34:57    701s]     124                             via6
[01/06 12:34:57    701s]     122                             via6
[01/06 12:34:57    701s]     123                             via6
[01/06 12:34:57    701s]     125                             via6
[01/06 12:34:57    701s]     126                             via6
[01/06 12:34:57    701s]     127                           metal7
[01/06 12:34:57    701s]     128                           metal7
[01/06 12:34:57    701s]     129                           metal7
[01/06 12:34:57    701s]     130                           metal7
[01/06 12:34:57    701s]     133                           metal7
[01/06 12:34:57    701s]     131                           metal7
[01/06 12:34:57    701s]     132                           metal7
[01/06 12:34:57    701s]     134                           metal7
[01/06 12:34:57    701s]     135                           metal7
[01/06 12:34:57    701s]     136                           metal7
[01/06 12:34:57    701s]     141                             via7
[01/06 12:34:57    701s]     142                             via7
[01/06 12:34:57    701s]     145                             via7
[01/06 12:34:57    701s]     143                             via7
[01/06 12:34:57    701s]     144                             via7
[01/06 12:34:57    701s]     146                             via7
[01/06 12:34:57    701s]     147                             via7
[01/06 12:34:57    701s]     148                           metal8
[01/06 12:34:57    701s]     149                           metal8
[01/06 12:34:57    701s]     150                           metal8
[01/06 12:34:57    701s]     151                           metal8
[01/06 12:34:57    701s]     154                           metal8
[01/06 12:34:57    701s]     152                           metal8
[01/06 12:34:57    701s]     153                           metal8
[01/06 12:34:57    701s]     155                           metal8
[01/06 12:34:57    701s]     156                           metal8
[01/06 12:34:57    701s]     157                           metal8
[01/06 12:34:57    701s]     11                            metal1
[01/06 12:34:57    701s]     12                            metal1
[01/06 12:34:57    701s]     13                            metal1
[01/06 12:34:57    701s]     14                            metal1
[01/06 12:34:57    701s]     32                            metal2
[01/06 12:34:57    701s]     33                            metal2
[01/06 12:34:57    701s]     34                            metal2
[01/06 12:34:57    701s]     35                            metal2
[01/06 12:34:57    701s]     53                            metal3
[01/06 12:34:57    701s]     54                            metal3
[01/06 12:34:57    701s]     55                            metal3
[01/06 12:34:57    701s]     56                            metal3
[01/06 12:34:57    701s]     74                            metal4
[01/06 12:34:57    701s]     75                            metal4
[01/06 12:34:57    701s]     76                            metal4
[01/06 12:34:57    701s]     77                            metal4
[01/06 12:34:57    701s]     95                            metal5
[01/06 12:34:57    701s]     96                            metal5
[01/06 12:34:57    701s]     97                            metal5
[01/06 12:34:57    701s]     98                            metal5
[01/06 12:34:57    701s]     116                           metal6
[01/06 12:34:57    701s]     117                           metal6
[01/06 12:34:57    701s]     118                           metal6
[01/06 12:34:57    701s]     119                           metal6
[01/06 12:34:57    701s]     137                           metal7
[01/06 12:34:57    701s]     138                           metal7
[01/06 12:34:57    701s]     139                           metal7
[01/06 12:34:57    701s]     140                           metal7
[01/06 12:34:57    701s]     158                           metal8
[01/06 12:34:57    701s]     159                           metal8
[01/06 12:34:57    701s]     160                           metal8
[01/06 12:34:57    701s]     161                           metal8
[01/06 12:34:57    701s] 
[01/06 12:34:57    701s] 
[01/06 12:34:57    701s] Stream Out Information Processed for GDS version 3:
[01/06 12:34:57    701s] Units: 1000 DBU
[01/06 12:34:57    701s] 
[01/06 12:34:57    701s] Object                             Count
[01/06 12:34:57    701s] ----------------------------------------
[01/06 12:34:57    701s] Instances                          23646
[01/06 12:34:57    701s] 
[01/06 12:34:57    701s] Ports/Pins                            60
[01/06 12:34:57    701s]     metal layer metal2                26
[01/06 12:34:57    701s]     metal layer metal3                28
[01/06 12:34:57    701s]     metal layer metal4                 1
[01/06 12:34:57    701s]     metal layer metal5                 4
[01/06 12:34:57    701s]     metal layer metal7                 1
[01/06 12:34:57    701s] 
[01/06 12:34:57    701s] Nets                              146687
[01/06 12:34:57    701s]     metal layer metal1              6676
[01/06 12:34:57    701s]     metal layer metal2             84995
[01/06 12:34:57    701s]     metal layer metal3             40372
[01/06 12:34:57    701s]     metal layer metal4             12122
[01/06 12:34:57    701s]     metal layer metal5              2483
[01/06 12:34:57    701s]     metal layer metal6                38
[01/06 12:34:57    701s]     metal layer metal7                 1
[01/06 12:34:57    701s] 
[01/06 12:34:57    701s]     Via Instances                  92944
[01/06 12:34:57    701s] 
[01/06 12:34:57    701s] Special Nets                         564
[01/06 12:34:57    701s]     metal layer metal1               528
[01/06 12:34:57    701s]     metal layer metal2                 2
[01/06 12:34:57    701s]     metal layer metal3                18
[01/06 12:34:57    701s]     metal layer metal4                16
[01/06 12:34:57    701s] 
[01/06 12:34:57    701s]     Via Instances                   1118
[01/06 12:34:57    701s] 
[01/06 12:34:57    701s] Metal Fills                            0
[01/06 12:34:57    701s] 
[01/06 12:34:57    701s]     Via Instances                      0
[01/06 12:34:57    701s] 
[01/06 12:34:57    701s] Metal FillOPCs                         0
[01/06 12:34:57    701s] 
[01/06 12:34:57    701s]     Via Instances                      0
[01/06 12:34:57    701s] 
[01/06 12:34:57    701s] Text                               14235
[01/06 12:34:57    701s]     metal layer metal1              1920
[01/06 12:34:57    701s]     metal layer metal2              9015
[01/06 12:34:57    701s]     metal layer metal3              2842
[01/06 12:34:57    701s]     metal layer metal4               365
[01/06 12:34:57    701s]     metal layer metal5                86
[01/06 12:34:57    701s]     metal layer metal6                 6
[01/06 12:34:57    701s]     metal layer metal7                 1
[01/06 12:34:57    701s] 
[01/06 12:34:57    701s] 
[01/06 12:34:57    701s] Blockages                              0
[01/06 12:34:57    701s] 
[01/06 12:34:57    701s] 
[01/06 12:34:57    701s] Custom Text                            0
[01/06 12:34:57    701s] 
[01/06 12:34:57    701s] 
[01/06 12:34:57    701s] Custom Box                             0
[01/06 12:34:57    701s] 
[01/06 12:34:57    701s] Trim Metal                             0
[01/06 12:34:57    701s] 
[01/06 12:34:57    701s] ######Streamout is finished!
[01/06 12:35:51    703s] <CMD> streamOut ./FFT.gds -units 100 -mapFile /home/abdelhay_ali/Desktop/Abdelazeem/FFT_Processor/UMC130nm/dfii/streamOut.map
[01/06 12:35:51    703s] Parse map file...
[01/06 12:35:51    703s] **WARN: (IMPOGDS-392):	Unknown layer contact 
[01/06 12:35:51    703s] **WARN: (IMPOGDS-392):	Unknown layer via4a 
[01/06 12:35:51    703s] **WARN: (IMPOGDS-392):	Unknown layer via4b 
[01/06 12:35:51    703s] **WARN: (IMPOGDS-392):	Unknown layer via5a 
[01/06 12:35:51    703s] **WARN: (IMPOGDS-392):	Unknown layer via5b 
[01/06 12:35:51    703s] **WARN: (IMPOGDS-392):	Unknown layer via6b 
[01/06 12:35:51    703s] **WARN: (IMPOGDS-392):	Unknown layer via7b 
[01/06 12:35:51    703s] **WARN: (IMPOGDS-392):	Unknown layer tmv 
[01/06 12:35:51    703s] **WARN: (IMPOGDS-392):	Unknown layer alpad 
[01/06 12:35:51    703s] **WARN: (IMPOGDS-392):	Unknown layer alpad 
[01/06 12:35:51    703s] **WARN: (IMPOGDS-392):	Unknown layer alpad 
[01/06 12:35:51    703s] **WARN: (IMPOGDS-392):	Unknown layer alpad 
[01/06 12:35:51    703s] **WARN: (IMPOGDS-392):	Unknown layer alpad 
[01/06 12:35:51    703s] Writing GDSII file ...
[01/06 12:35:51    703s] 	****** db unit per micron = 1000 ******
[01/06 12:35:51    703s] 	****** output gds2 file unit per micron = 100 ******
[01/06 12:35:51    703s] 	****** unit scaling factor = 0.1 ******
[01/06 12:35:51    703s] **WARN: (IMPOGDS-250):	Specified unit is smaller than the one in db. You may have rounding problems
[01/06 12:35:51    703s] Output for instance
[01/06 12:35:51    703s] Output for bump
[01/06 12:35:51    703s] Output for physical terminals
[01/06 12:35:51    703s] Output for logical terminals
[01/06 12:35:51    703s] Output for regular nets
[01/06 12:35:52    703s] Output for special nets and metal fills
[01/06 12:35:52    703s] Output for via structure generation
[01/06 12:35:52    703s] Statistics for GDS generated (version 3)
[01/06 12:35:52    703s] ----------------------------------------
[01/06 12:35:52    703s] Stream Out Layer Mapping Information:
[01/06 12:35:52    703s] GDS Layer Number          GDS Layer Name
[01/06 12:35:52    703s] ----------------------------------------
[01/06 12:35:52    703s]     235                          DIEAREA
[01/06 12:35:52    703s]     46                            metal1
[01/06 12:35:52    703s]     47                               via
[01/06 12:35:52    703s]     48                            metal2
[01/06 12:35:52    703s]     49                              via2
[01/06 12:35:52    703s]     50                            metal3
[01/06 12:35:52    703s]     51                              via3
[01/06 12:35:52    703s]     52                            metal4
[01/06 12:35:52    703s]     53                              via4
[01/06 12:35:52    703s]     54                            metal5
[01/06 12:35:52    703s]     55                              via5
[01/06 12:35:52    703s]     56                            metal6
[01/06 12:35:52    703s]     57                              via6
[01/06 12:35:52    703s]     58                            metal7
[01/06 12:35:52    703s]     59                              via7
[01/06 12:35:52    703s]     60                            metal8
[01/06 12:35:52    703s] 
[01/06 12:35:52    703s] 
[01/06 12:35:52    703s] Stream Out Information Processed for GDS version 3:
[01/06 12:35:52    703s] Units: 100 DBU
[01/06 12:35:52    703s] 
[01/06 12:35:52    703s] Object                             Count
[01/06 12:35:52    703s] ----------------------------------------
[01/06 12:35:52    703s] Instances                          23646
[01/06 12:35:52    703s] 
[01/06 12:35:52    703s] Ports/Pins                            60
[01/06 12:35:52    703s]     metal layer metal2                26
[01/06 12:35:52    703s]     metal layer metal3                28
[01/06 12:35:52    703s]     metal layer metal4                 1
[01/06 12:35:52    703s]     metal layer metal5                 4
[01/06 12:35:52    703s]     metal layer metal7                 1
[01/06 12:35:52    703s] 
[01/06 12:35:52    703s] Nets                              146687
[01/06 12:35:52    703s]     metal layer metal1              6676
[01/06 12:35:52    703s]     metal layer metal2             84995
[01/06 12:35:52    703s]     metal layer metal3             40372
[01/06 12:35:52    703s]     metal layer metal4             12122
[01/06 12:35:52    703s]     metal layer metal5              2483
[01/06 12:35:52    703s]     metal layer metal6                38
[01/06 12:35:52    703s]     metal layer metal7                 1
[01/06 12:35:52    703s] 
[01/06 12:35:52    703s]     Via Instances                  92944
[01/06 12:35:52    703s] 
[01/06 12:35:52    703s] Special Nets                         564
[01/06 12:35:52    703s]     metal layer metal1               528
[01/06 12:35:52    703s]     metal layer metal2                 2
[01/06 12:35:52    703s]     metal layer metal3                18
[01/06 12:35:52    703s]     metal layer metal4                16
[01/06 12:35:52    703s] 
[01/06 12:35:52    703s]     Via Instances                   1118
[01/06 12:35:52    703s] 
[01/06 12:35:52    703s] Metal Fills                            0
[01/06 12:35:52    703s] 
[01/06 12:35:52    703s]     Via Instances                      0
[01/06 12:35:52    703s] 
[01/06 12:35:52    703s] Metal FillOPCs                         0
[01/06 12:35:52    703s] 
[01/06 12:35:52    703s]     Via Instances                      0
[01/06 12:35:52    703s] 
[01/06 12:35:52    703s] Text                                   0
[01/06 12:35:52    703s] 
[01/06 12:35:52    703s] 
[01/06 12:35:52    703s] Blockages                              0
[01/06 12:35:52    703s] 
[01/06 12:35:52    703s] 
[01/06 12:35:52    703s] Custom Text                            0
[01/06 12:35:52    703s] 
[01/06 12:35:52    703s] 
[01/06 12:35:52    703s] Custom Box                             0
[01/06 12:35:52    703s] 
[01/06 12:35:52    703s] Trim Metal                             0
[01/06 12:35:52    703s] 
[01/06 12:35:52    703s] ######Streamout is finished!
[01/06 12:35:59    704s] <CMD> zoomBox -2.594 565.521 124.875 467.398
[01/06 12:36:01    704s] <CMD> zoomBox 24.469 542.450 78.871 510.834
[01/06 12:36:03    704s] <CMD> fit
[01/06 12:36:21    706s] <CMD> get_time_unit
[01/06 12:36:21    706s] <CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all > top.mtarpt
[01/06 12:36:22    707s] <CMD> load_timing_debug_report -name default_report top.mtarpt
[01/06 12:36:22    707s] Parsing file top.mtarpt...
[01/06 12:37:04    711s] Deleting Cell Server ...
[01/06 12:37:04    711s] Creating Cell Server ...(0, 0, 0, 0)
[01/06 12:37:04    711s] <CMD> get_power_analysis_mode -leakage_power_view -quiet
[01/06 12:37:04    711s] <CMD> get_power_analysis_mode -analysis_view -quiet
[01/06 12:37:04    711s] <CMD> get_power_analysis_mode -state_dependent_leakage -quiet
[01/06 12:37:04    711s] <CMD> get_power_analysis_mode -dynamic_power_view -quiet
[01/06 12:37:04    711s] <CMD> get_power_analysis_mode -analysis_view -quiet
[01/06 12:37:04    711s] Summary for sequential cells identification: 
[01/06 12:37:04    711s]   Identified SBFF number: 88
[01/06 12:37:04    711s]   Identified MBFF number: 0
[01/06 12:37:04    711s]   Identified SB Latch number: 0
[01/06 12:37:04    711s]   Identified MB Latch number: 0
[01/06 12:37:04    711s]   Not identified SBFF number: 4
[01/06 12:37:04    711s]   Not identified MBFF number: 0
[01/06 12:37:04    711s]   Not identified SB Latch number: 0
[01/06 12:37:04    711s]   Not identified MB Latch number: 0
[01/06 12:37:04    711s]   Number of sequential cells which are not FFs: 26
[01/06 12:37:04    711s] Creating Cell Server, finished. 
[01/06 12:37:04    711s] 
[01/06 12:37:04    711s] Deleting Cell Server ...
[01/06 12:37:05    711s] Creating Cell Server ...(0, 0, 0, 0)
[01/06 12:37:05    711s] Summary for sequential cells identification: 
[01/06 12:37:05    711s]   Identified SBFF number: 88
[01/06 12:37:05    711s]   Identified MBFF number: 0
[01/06 12:37:05    711s]   Identified SB Latch number: 0
[01/06 12:37:05    711s]   Identified MB Latch number: 0
[01/06 12:37:05    711s]   Not identified SBFF number: 4
[01/06 12:37:05    711s]   Not identified MBFF number: 0
[01/06 12:37:05    711s]   Not identified SB Latch number: 0
[01/06 12:37:05    711s]   Not identified MB Latch number: 0
[01/06 12:37:05    711s]   Number of sequential cells which are not FFs: 26
[01/06 12:37:05    711s] Creating Cell Server, finished. 
[01/06 12:37:05    711s] 
[01/06 12:37:05    711s] Deleting Cell Server ...
[01/06 12:37:05    711s] Creating Cell Server ...(0, 0, 0, 0)
[01/06 12:37:05    711s] Summary for sequential cells identification: 
[01/06 12:37:05    711s]   Identified SBFF number: 88
[01/06 12:37:05    711s]   Identified MBFF number: 0
[01/06 12:37:05    711s]   Identified SB Latch number: 0
[01/06 12:37:05    711s]   Identified MB Latch number: 0
[01/06 12:37:05    711s]   Not identified SBFF number: 4
[01/06 12:37:05    711s]   Not identified MBFF number: 0
[01/06 12:37:05    711s]   Not identified SB Latch number: 0
[01/06 12:37:05    711s]   Not identified MB Latch number: 0
[01/06 12:37:05    711s]   Number of sequential cells which are not FFs: 26
[01/06 12:37:05    711s] Creating Cell Server, finished. 
[01/06 12:37:05    711s] 
[01/06 12:37:05    711s] Deleting Cell Server ...
[01/06 12:37:05    711s] Creating Cell Server ...(0, 0, 0, 0)
[01/06 12:37:05    711s] Summary for sequential cells identification: 
[01/06 12:37:05    711s]   Identified SBFF number: 88
[01/06 12:37:05    711s]   Identified MBFF number: 0
[01/06 12:37:05    711s]   Identified SB Latch number: 0
[01/06 12:37:05    711s]   Identified MB Latch number: 0
[01/06 12:37:05    711s]   Not identified SBFF number: 4
[01/06 12:37:05    711s]   Not identified MBFF number: 0
[01/06 12:37:05    711s]   Not identified SB Latch number: 0
[01/06 12:37:05    711s]   Not identified MB Latch number: 0
[01/06 12:37:05    711s]   Number of sequential cells which are not FFs: 26
[01/06 12:37:05    711s] Creating Cell Server, finished. 
[01/06 12:37:05    711s] 
[01/06 12:37:05    711s] Deleting Cell Server ...
[01/06 12:37:05    711s] Creating Cell Server ...(0, 0, 0, 0)
[01/06 12:37:05    711s] Summary for sequential cells identification: 
[01/06 12:37:05    711s]   Identified SBFF number: 88
[01/06 12:37:05    711s]   Identified MBFF number: 0
[01/06 12:37:05    711s]   Identified SB Latch number: 0
[01/06 12:37:05    711s]   Identified MB Latch number: 0
[01/06 12:37:05    711s]   Not identified SBFF number: 4
[01/06 12:37:05    711s]   Not identified MBFF number: 0
[01/06 12:37:05    711s]   Not identified SB Latch number: 0
[01/06 12:37:05    711s]   Not identified MB Latch number: 0
[01/06 12:37:05    711s]   Number of sequential cells which are not FFs: 26
[01/06 12:37:05    711s] Creating Cell Server, finished. 
[01/06 12:37:05    711s] 
[01/06 12:37:05    711s] Deleting Cell Server ...
[01/06 12:37:05    711s] Creating Cell Server ...(0, 0, 0, 0)
[01/06 12:37:05    711s] Summary for sequential cells identification: 
[01/06 12:37:05    711s]   Identified SBFF number: 88
[01/06 12:37:05    711s]   Identified MBFF number: 0
[01/06 12:37:05    711s]   Identified SB Latch number: 0
[01/06 12:37:05    711s]   Identified MB Latch number: 0
[01/06 12:37:05    711s]   Not identified SBFF number: 4
[01/06 12:37:05    711s]   Not identified MBFF number: 0
[01/06 12:37:05    711s]   Not identified SB Latch number: 0
[01/06 12:37:05    711s]   Not identified MB Latch number: 0
[01/06 12:37:05    711s]   Number of sequential cells which are not FFs: 26
[01/06 12:37:05    711s] Creating Cell Server, finished. 
[01/06 12:37:05    711s] 
[01/06 12:37:05    711s] Deleting Cell Server ...
[01/06 12:37:05    711s] Creating Cell Server ...(0, 0, 0, 0)
[01/06 12:37:05    711s] Summary for sequential cells identification: 
[01/06 12:37:05    711s]   Identified SBFF number: 88
[01/06 12:37:05    711s]   Identified MBFF number: 0
[01/06 12:37:05    711s]   Identified SB Latch number: 0
[01/06 12:37:05    711s]   Identified MB Latch number: 0
[01/06 12:37:05    711s]   Not identified SBFF number: 4
[01/06 12:37:05    711s]   Not identified MBFF number: 0
[01/06 12:37:05    711s]   Not identified SB Latch number: 0
[01/06 12:37:05    711s]   Not identified MB Latch number: 0
[01/06 12:37:05    711s]   Number of sequential cells which are not FFs: 26
[01/06 12:37:05    711s] Creating Cell Server, finished. 
[01/06 12:37:05    711s] 
[01/06 12:37:05    711s] Deleting Cell Server ...
[01/06 12:37:05    711s] Creating Cell Server ...(0, 0, 0, 0)
[01/06 12:37:05    711s] Summary for sequential cells identification: 
[01/06 12:37:05    711s]   Identified SBFF number: 88
[01/06 12:37:05    711s]   Identified MBFF number: 0
[01/06 12:37:05    711s]   Identified SB Latch number: 0
[01/06 12:37:05    711s]   Identified MB Latch number: 0
[01/06 12:37:05    711s]   Not identified SBFF number: 4
[01/06 12:37:05    711s]   Not identified MBFF number: 0
[01/06 12:37:05    711s]   Not identified SB Latch number: 0
[01/06 12:37:05    711s]   Not identified MB Latch number: 0
[01/06 12:37:05    711s]   Number of sequential cells which are not FFs: 26
[01/06 12:37:05    711s] Creating Cell Server, finished. 
[01/06 12:37:05    711s] 
[01/06 12:37:05    711s] Deleting Cell Server ...
[01/06 12:37:05    711s] Creating Cell Server ...(0, 0, 0, 0)
[01/06 12:37:05    711s] Summary for sequential cells identification: 
[01/06 12:37:05    711s]   Identified SBFF number: 88
[01/06 12:37:05    711s]   Identified MBFF number: 0
[01/06 12:37:05    711s]   Identified SB Latch number: 0
[01/06 12:37:05    711s]   Identified MB Latch number: 0
[01/06 12:37:05    711s]   Not identified SBFF number: 4
[01/06 12:37:05    711s]   Not identified MBFF number: 0
[01/06 12:37:05    711s]   Not identified SB Latch number: 0
[01/06 12:37:05    711s]   Not identified MB Latch number: 0
[01/06 12:37:05    711s]   Number of sequential cells which are not FFs: 26
[01/06 12:37:05    711s] Creating Cell Server, finished. 
[01/06 12:37:05    711s] 
[01/06 12:37:05    711s] Deleting Cell Server ...
[01/06 12:37:05    711s] Creating Cell Server ...(0, 0, 0, 0)
[01/06 12:37:05    711s] Summary for sequential cells identification: 
[01/06 12:37:05    711s]   Identified SBFF number: 88
[01/06 12:37:05    711s]   Identified MBFF number: 0
[01/06 12:37:05    711s]   Identified SB Latch number: 0
[01/06 12:37:05    711s]   Identified MB Latch number: 0
[01/06 12:37:05    711s]   Not identified SBFF number: 4
[01/06 12:37:05    711s]   Not identified MBFF number: 0
[01/06 12:37:05    711s]   Not identified SB Latch number: 0
[01/06 12:37:05    711s]   Not identified MB Latch number: 0
[01/06 12:37:05    711s]   Number of sequential cells which are not FFs: 26
[01/06 12:37:05    711s] Creating Cell Server, finished. 
[01/06 12:37:05    711s] 
[01/06 12:37:05    711s] Deleting Cell Server ...
[01/06 12:37:05    711s] Creating Cell Server ...(0, 0, 0, 0)
[01/06 12:37:05    711s] Summary for sequential cells identification: 
[01/06 12:37:05    711s]   Identified SBFF number: 88
[01/06 12:37:05    711s]   Identified MBFF number: 0
[01/06 12:37:05    711s]   Identified SB Latch number: 0
[01/06 12:37:05    711s]   Identified MB Latch number: 0
[01/06 12:37:05    711s]   Not identified SBFF number: 4
[01/06 12:37:05    711s]   Not identified MBFF number: 0
[01/06 12:37:05    711s]   Not identified SB Latch number: 0
[01/06 12:37:05    711s]   Not identified MB Latch number: 0
[01/06 12:37:05    711s]   Number of sequential cells which are not FFs: 26
[01/06 12:37:05    711s] Creating Cell Server, finished. 
[01/06 12:37:05    711s] 
[01/06 12:37:05    711s] Deleting Cell Server ...
[01/06 12:37:05    711s] Creating Cell Server ...(0, 0, 0, 0)
[01/06 12:37:05    711s] Summary for sequential cells identification: 
[01/06 12:37:05    711s]   Identified SBFF number: 88
[01/06 12:37:05    711s]   Identified MBFF number: 0
[01/06 12:37:05    711s]   Identified SB Latch number: 0
[01/06 12:37:05    711s]   Identified MB Latch number: 0
[01/06 12:37:05    711s]   Not identified SBFF number: 4
[01/06 12:37:05    711s]   Not identified MBFF number: 0
[01/06 12:37:05    711s]   Not identified SB Latch number: 0
[01/06 12:37:05    711s]   Not identified MB Latch number: 0
[01/06 12:37:05    711s]   Number of sequential cells which are not FFs: 26
[01/06 12:37:05    711s] Creating Cell Server, finished. 
[01/06 12:37:05    711s] 
[01/06 12:37:05    711s] Deleting Cell Server ...
[01/06 12:37:05    711s] Creating Cell Server ...(0, 0, 0, 0)
[01/06 12:37:05    711s] Summary for sequential cells identification: 
[01/06 12:37:05    711s]   Identified SBFF number: 88
[01/06 12:37:05    711s]   Identified MBFF number: 0
[01/06 12:37:05    711s]   Identified SB Latch number: 0
[01/06 12:37:05    711s]   Identified MB Latch number: 0
[01/06 12:37:05    711s]   Not identified SBFF number: 4
[01/06 12:37:05    711s]   Not identified MBFF number: 0
[01/06 12:37:05    711s]   Not identified SB Latch number: 0
[01/06 12:37:05    711s]   Not identified MB Latch number: 0
[01/06 12:37:05    711s]   Number of sequential cells which are not FFs: 26
[01/06 12:37:05    711s] Creating Cell Server, finished. 
[01/06 12:37:05    711s] 
[01/06 12:37:05    711s] Deleting Cell Server ...
[01/06 12:37:05    711s] Creating Cell Server ...(0, 0, 0, 0)
[01/06 12:37:05    711s] Summary for sequential cells identification: 
[01/06 12:37:05    711s]   Identified SBFF number: 88
[01/06 12:37:05    711s]   Identified MBFF number: 0
[01/06 12:37:05    711s]   Identified SB Latch number: 0
[01/06 12:37:05    711s]   Identified MB Latch number: 0
[01/06 12:37:05    711s]   Not identified SBFF number: 4
[01/06 12:37:05    711s]   Not identified MBFF number: 0
[01/06 12:37:05    711s]   Not identified SB Latch number: 0
[01/06 12:37:05    711s]   Not identified MB Latch number: 0
[01/06 12:37:05    711s]   Number of sequential cells which are not FFs: 26
[01/06 12:37:05    711s] Creating Cell Server, finished. 
[01/06 12:37:05    711s] 
[01/06 12:37:05    711s] Deleting Cell Server ...
[01/06 12:37:05    711s] Creating Cell Server ...(0, 0, 0, 0)
[01/06 12:37:05    711s] Summary for sequential cells identification: 
[01/06 12:37:05    711s]   Identified SBFF number: 88
[01/06 12:37:05    711s]   Identified MBFF number: 0
[01/06 12:37:05    711s]   Identified SB Latch number: 0
[01/06 12:37:05    711s]   Identified MB Latch number: 0
[01/06 12:37:05    711s]   Not identified SBFF number: 4
[01/06 12:37:05    711s]   Not identified MBFF number: 0
[01/06 12:37:05    711s]   Not identified SB Latch number: 0
[01/06 12:37:05    711s]   Not identified MB Latch number: 0
[01/06 12:37:05    711s]   Number of sequential cells which are not FFs: 26
[01/06 12:37:05    711s] Creating Cell Server, finished. 
[01/06 12:37:05    711s] 
[01/06 12:37:05    711s] Deleting Cell Server ...
[01/06 12:37:05    711s] Creating Cell Server ...(0, 0, 0, 0)
[01/06 12:37:05    711s] Summary for sequential cells identification: 
[01/06 12:37:05    711s]   Identified SBFF number: 88
[01/06 12:37:05    711s]   Identified MBFF number: 0
[01/06 12:37:05    711s]   Identified SB Latch number: 0
[01/06 12:37:05    711s]   Identified MB Latch number: 0
[01/06 12:37:05    711s]   Not identified SBFF number: 4
[01/06 12:37:05    711s]   Not identified MBFF number: 0
[01/06 12:37:05    711s]   Not identified SB Latch number: 0
[01/06 12:37:05    711s]   Not identified MB Latch number: 0
[01/06 12:37:05    711s]   Number of sequential cells which are not FFs: 26
[01/06 12:37:05    711s] Creating Cell Server, finished. 
[01/06 12:37:05    711s] 
[01/06 12:37:05    711s] Deleting Cell Server ...
[01/06 12:37:05    711s] Creating Cell Server ...(0, 0, 0, 0)
[01/06 12:37:05    711s] Summary for sequential cells identification: 
[01/06 12:37:05    711s]   Identified SBFF number: 88
[01/06 12:37:05    711s]   Identified MBFF number: 0
[01/06 12:37:05    711s]   Identified SB Latch number: 0
[01/06 12:37:05    711s]   Identified MB Latch number: 0
[01/06 12:37:05    711s]   Not identified SBFF number: 4
[01/06 12:37:05    711s]   Not identified MBFF number: 0
[01/06 12:37:05    711s]   Not identified SB Latch number: 0
[01/06 12:37:05    711s]   Not identified MB Latch number: 0
[01/06 12:37:05    711s]   Number of sequential cells which are not FFs: 26
[01/06 12:37:05    711s] Creating Cell Server, finished. 
[01/06 12:37:05    711s] 
[01/06 12:37:05    711s] Deleting Cell Server ...
[01/06 12:37:05    711s] Creating Cell Server ...(0, 0, 0, 0)
[01/06 12:37:05    711s] Summary for sequential cells identification: 
[01/06 12:37:05    711s]   Identified SBFF number: 88
[01/06 12:37:05    711s]   Identified MBFF number: 0
[01/06 12:37:05    711s]   Identified SB Latch number: 0
[01/06 12:37:05    711s]   Identified MB Latch number: 0
[01/06 12:37:05    711s]   Not identified SBFF number: 4
[01/06 12:37:05    711s]   Not identified MBFF number: 0
[01/06 12:37:05    711s]   Not identified SB Latch number: 0
[01/06 12:37:05    711s]   Not identified MB Latch number: 0
[01/06 12:37:05    711s]   Number of sequential cells which are not FFs: 26
[01/06 12:37:05    711s] Creating Cell Server, finished. 
[01/06 12:37:05    711s] 
[01/06 12:37:05    711s] Deleting Cell Server ...
[01/06 12:37:05    711s] Creating Cell Server ...(0, 0, 0, 0)
[01/06 12:37:05    711s] Summary for sequential cells identification: 
[01/06 12:37:05    711s]   Identified SBFF number: 88
[01/06 12:37:05    711s]   Identified MBFF number: 0
[01/06 12:37:05    711s]   Identified SB Latch number: 0
[01/06 12:37:05    711s]   Identified MB Latch number: 0
[01/06 12:37:05    711s]   Not identified SBFF number: 4
[01/06 12:37:05    711s]   Not identified MBFF number: 0
[01/06 12:37:05    711s]   Not identified SB Latch number: 0
[01/06 12:37:05    711s]   Not identified MB Latch number: 0
[01/06 12:37:05    711s]   Number of sequential cells which are not FFs: 26
[01/06 12:37:05    711s] Creating Cell Server, finished. 
[01/06 12:37:05    711s] 
[01/06 12:37:05    711s] Deleting Cell Server ...
[01/06 12:37:05    711s] Creating Cell Server ...(0, 0, 0, 0)
[01/06 12:37:05    711s] Summary for sequential cells identification: 
[01/06 12:37:05    711s]   Identified SBFF number: 88
[01/06 12:37:05    711s]   Identified MBFF number: 0
[01/06 12:37:05    711s]   Identified SB Latch number: 0
[01/06 12:37:05    711s]   Identified MB Latch number: 0
[01/06 12:37:05    711s]   Not identified SBFF number: 4
[01/06 12:37:05    711s]   Not identified MBFF number: 0
[01/06 12:37:05    711s]   Not identified SB Latch number: 0
[01/06 12:37:05    711s]   Not identified MB Latch number: 0
[01/06 12:37:05    711s]   Number of sequential cells which are not FFs: 26
[01/06 12:37:05    711s] Creating Cell Server, finished. 
[01/06 12:37:05    711s] 
[01/06 12:37:05    711s] Deleting Cell Server ...
[01/06 12:37:05    711s] Creating Cell Server ...(0, 0, 0, 0)
[01/06 12:37:05    711s] Summary for sequential cells identification: 
[01/06 12:37:05    711s]   Identified SBFF number: 88
[01/06 12:37:05    711s]   Identified MBFF number: 0
[01/06 12:37:05    711s]   Identified SB Latch number: 0
[01/06 12:37:05    711s]   Identified MB Latch number: 0
[01/06 12:37:05    711s]   Not identified SBFF number: 4
[01/06 12:37:05    711s]   Not identified MBFF number: 0
[01/06 12:37:05    711s]   Not identified SB Latch number: 0
[01/06 12:37:05    711s]   Not identified MB Latch number: 0
[01/06 12:37:05    711s]   Number of sequential cells which are not FFs: 26
[01/06 12:37:05    711s] Creating Cell Server, finished. 
[01/06 12:37:05    711s] 
[01/06 12:37:05    711s] Deleting Cell Server ...
[01/06 12:37:05    711s] Creating Cell Server ...(0, 0, 0, 0)
[01/06 12:37:05    711s] Summary for sequential cells identification: 
[01/06 12:37:05    711s]   Identified SBFF number: 88
[01/06 12:37:05    711s]   Identified MBFF number: 0
[01/06 12:37:05    711s]   Identified SB Latch number: 0
[01/06 12:37:05    711s]   Identified MB Latch number: 0
[01/06 12:37:05    711s]   Not identified SBFF number: 4
[01/06 12:37:05    711s]   Not identified MBFF number: 0
[01/06 12:37:05    711s]   Not identified SB Latch number: 0
[01/06 12:37:05    711s]   Not identified MB Latch number: 0
[01/06 12:37:05    711s]   Number of sequential cells which are not FFs: 26
[01/06 12:37:05    711s] Creating Cell Server, finished. 
[01/06 12:37:05    711s] 
[01/06 12:37:05    711s] Deleting Cell Server ...
[01/06 12:37:05    711s] Creating Cell Server ...(0, 0, 0, 0)
[01/06 12:37:05    711s] Summary for sequential cells identification: 
[01/06 12:37:05    711s]   Identified SBFF number: 88
[01/06 12:37:05    711s]   Identified MBFF number: 0
[01/06 12:37:05    711s]   Identified SB Latch number: 0
[01/06 12:37:05    711s]   Identified MB Latch number: 0
[01/06 12:37:05    711s]   Not identified SBFF number: 4
[01/06 12:37:05    711s]   Not identified MBFF number: 0
[01/06 12:37:05    711s]   Not identified SB Latch number: 0
[01/06 12:37:05    711s]   Not identified MB Latch number: 0
[01/06 12:37:05    711s]   Number of sequential cells which are not FFs: 26
[01/06 12:37:05    711s] Creating Cell Server, finished. 
[01/06 12:37:05    711s] 
[01/06 12:37:05    711s] Deleting Cell Server ...
[01/06 12:37:25    713s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[01/06 12:37:25    713s] <CMD> setDelayCalMode -engine default -siAware true
[01/06 12:37:25    713s] <CMD> optDesign -postRoute
[01/06 12:37:25    713s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[01/06 12:37:25    713s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[01/06 12:37:25    713s] #spOpts: N=130 
[01/06 12:37:25    713s] Core basic site is core
[01/06 12:37:25    713s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/06 12:37:25    713s] Creating Cell Server ...(0, 0, 0, 0)
[01/06 12:37:25    713s] Summary for sequential cells identification: 
[01/06 12:37:25    713s]   Identified SBFF number: 88
[01/06 12:37:25    713s]   Identified MBFF number: 0
[01/06 12:37:25    713s]   Identified SB Latch number: 0
[01/06 12:37:25    713s]   Identified MB Latch number: 0
[01/06 12:37:25    713s]   Not identified SBFF number: 4
[01/06 12:37:25    713s]   Not identified MBFF number: 0
[01/06 12:37:25    713s]   Not identified SB Latch number: 0
[01/06 12:37:25    713s]   Not identified MB Latch number: 0
[01/06 12:37:25    713s]   Number of sequential cells which are not FFs: 26
[01/06 12:37:25    713s] Creating Cell Server, finished. 
[01/06 12:37:25    713s] 
[01/06 12:37:25    713s] #spOpts: N=130 mergeVia=F 
[01/06 12:37:26    714s] GigaOpt running with 1 threads.
[01/06 12:37:26    714s] Info: 1 threads available for lower-level modules during optimization.
[01/06 12:37:26    714s] #spOpts: N=130 mergeVia=F 
[01/06 12:37:26    714s] 
[01/06 12:37:26    714s] Creating Lib Analyzer ...
[01/06 12:37:26    714s] 
[01/06 12:37:26    714s]  View SS  Weighted 0 StdDelay unweighted 28.80, weightedFactor 1.000 
[01/06 12:37:26    714s]   
[01/06 12:37:26    714s]  View FF  Weighted 0 StdDelay unweighted 12.60, weightedFactor 1.000 
[01/06 12:37:26    714s]   Total number of usable buffers from Lib Analyzer: 22 ( BUFEHD BUFDHD BUFCKEHD BUFCHD BUFHHD BUFGHD BUFIHD BUFCKHHD BUFCKGHD BUFJHD BUFCKIHD BUFKHD BUFCKJHD BUFLHD BUFMHD BUFCKLHD BUFCKKHD BUFNHD BUFCKMHD BUFCKNHD BUFQHD BUFCKQHD)
[01/06 12:37:26    714s] Total number of usable inverters from Lib Analyzer: 21 ( INVDHD INVCKDHD INVCHD INVGHD INVCKGHD INVHHD INVCKHHD INVJHD INVIHD INVCKIHD INVCKJHD INVKHD INVCKKHD INVLHD INVCKLHD INVMHD INVCKMHD INVNHD INVCKNHD INVCKQHD INVQHD)
[01/06 12:37:26    714s] Total number of usable delay cells from Lib Analyzer: 4 ( DELDKHD DELCKHD DELBKHD DELAKHD)
[01/06 12:37:26    714s] 
[01/06 12:37:30    717s] Creating Lib Analyzer, finished. 
[01/06 12:37:30    717s] Effort level <high> specified for reg2reg path_group
[01/06 12:37:31    718s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[01/06 12:37:31    718s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[01/06 12:37:31    718s] 			Cell CKLDHD is dont_touch but not dont_use
[01/06 12:37:31    718s] 			Cell CKLDHD is dont_touch but not dont_use
[01/06 12:37:31    718s] 			Cell BHD1HD is dont_touch but not dont_use
[01/06 12:37:31    718s] 			Cell BHD1HD is dont_touch but not dont_use
[01/06 12:37:31    718s] 	...
[01/06 12:37:31    718s] 	Reporting only the 20 first cells found...
[01/06 12:37:31    718s] 
[01/06 12:37:31    718s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 709.7M, totSessionCpu=0:11:59 **
[01/06 12:37:31    718s] #spOpts: N=130 
[01/06 12:37:31    718s] Begin checking placement ... (start mem=1544.1M, init mem=1544.1M)
[01/06 12:37:32    718s] *info: Placed = 23646          (Fixed = 334)
[01/06 12:37:32    718s] *info: Unplaced = 0           
[01/06 12:37:32    718s] Placement Density:88.57%(254468/287293)
[01/06 12:37:32    718s] Placement Density (including fixed std cells):88.64%(256178/289004)
[01/06 12:37:32    718s] Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.1; mem=1544.1M)
[01/06 12:37:32    718s] 
[01/06 12:37:32    718s] **ERROR: (IMPOPT-6080):	AAE-SI Optimization can only be turned on when the timing analysis mode is set to OCV.
[01/06 12:37:32    718s] 
[01/06 12:37:32    719s] 
[01/06 12:37:32    719s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:05.0 real=0:00:06.4)
[01/06 12:37:32    719s] Info: pop threads available for lower-level modules during optimization.
[01/06 12:37:32    719s] Deleting Lib Analyzer.
[01/06 12:37:32    719s] Info: Destroy the CCOpt slew target map.
[01/06 12:39:35    726s] <CMD> zoomBox 309.199 264.733 376.143 140.015
[01/06 12:39:36    726s] <CMD> zoomBox 322.850 206.266 348.554 174.045
[01/06 12:39:38    726s] <CMD> zoomBox 335.491 190.459 341.664 184.707
[01/06 12:39:39    726s] <CMD> fit
[01/06 12:39:47    727s] 
[01/06 12:39:47    727s] *** Memory Usage v#1 (Current mem = 1544.062M, initial mem = 179.453M) ***
[01/06 12:39:47    727s] 
[01/06 12:39:47    727s] *** Summary of all messages that are not suppressed in this session:
[01/06 12:39:47    727s] Severity  ID               Count  Summary                                  
[01/06 12:39:47    727s] WARNING   IMPLF-58           407  MACRO '%s' has been found in the databas...
[01/06 12:39:47    727s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[01/06 12:39:47    727s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[01/06 12:39:47    727s] WARNING   IMPLF-119            8  LAYER '%s' has been found in the databas...
[01/06 12:39:47    727s] ERROR     IMPSE-25             2  You are using a Limited Access feature t...
[01/06 12:39:47    727s] WARNING   IMPFP-3961          15  The techSite '%s' has no related standar...
[01/06 12:39:47    727s] WARNING   IMPTS-141            2  Cell (%s) is marked as dont_touch, but i...
[01/06 12:39:47    727s] WARNING   IMPOGDS-250          1  Specified unit is smaller than the one i...
[01/06 12:39:47    727s] WARNING   IMPOGDS-392         13  Unknown layer %s                         
[01/06 12:39:47    727s] WARNING   IMPEXT-6197          9  The Cap table file is not specified. Thi...
[01/06 12:39:47    727s] WARNING   IMPEXT-2766         16  The sheet resistance for layer %s is not...
[01/06 12:39:47    727s] WARNING   IMPEXT-2773          2  The via resistance between layers %s and...
[01/06 12:39:47    727s] WARNING   IMPEXT-2776         14  The via resistance between layers %s and...
[01/06 12:39:47    727s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[01/06 12:39:47    727s] WARNING   IMPEXT-3530          5  The process node is not set. Use the com...
[01/06 12:39:47    727s] WARNING   IMPEXT-3032          1  Because the cap table file was not provi...
[01/06 12:39:47    727s] ERROR     IMPSYT-6000          2  No Object Selected.                      
[01/06 12:39:47    727s] ERROR     IMPSYT-16272         2  Cell name is empty.                      
[01/06 12:39:47    727s] ERROR     IMPSYC-194           1  Incorrect usage for command '%s'.        
[01/06 12:39:47    727s] WARNING   IMPCK-1101           1  mode option %s is no longer supported in...
[01/06 12:39:47    727s] WARNING   IMPCK-8086           3  The command %s is obsolete and will be r...
[01/06 12:39:47    727s] WARNING   IMPVL-159          814  Pin '%s' of cell '%s' is defined in LEF ...
[01/06 12:39:47    727s] WARNING   IMPDC-1629           3  The default delay limit was set to %d. T...
[01/06 12:39:47    727s] WARNING   IMPSR-1254           2  Cannot find any block pin of net %s. Che...
[01/06 12:39:47    727s] WARNING   IMPSR-1256           2  Cannot find any CORE class pad pin of ne...
[01/06 12:39:47    727s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[01/06 12:39:47    727s] WARNING   IMPSP-5224           2  Option '%s' for command addEndCap is obs...
[01/06 12:39:47    727s] ERROR     IMPOPT-7027          6  The analysis mode needs to be set to 'OC...
[01/06 12:39:47    727s] WARNING   IMPOPT-7077          1  Some of the LEF equivalent cells have di...
[01/06 12:39:47    727s] ERROR     IMPOPT-6080          3  AAE-SI Optimization can only be turned o...
[01/06 12:39:47    727s] WARNING   IMPOPT-6118          5  The following cells have a dont_touch pr...
[01/06 12:39:47    727s] ERROR     IMPCCOPT-3092        3  Couldn't load external LP solver library...
[01/06 12:39:47    727s] WARNING   IMPCCOPT-1361        9  Routing configuration for %s nets in clo...
[01/06 12:39:47    727s] ERROR     IMPCCOPT-2196        3  Cannot run ccopt_design because the comm...
[01/06 12:39:47    727s] ERROR     IMPCCOPT-1209        3  Non-leaf slew time target of %s%s is too...
[01/06 12:39:47    727s] WARNING   IMPCCOPT-4298        1  Replacing clock tree %s with clock tree ...
[01/06 12:39:47    727s] ERROR     IMPCCOPT-1013        3  The target_max_trans is too low for at l...
[01/06 12:39:47    727s] WARNING   IMPTCM-77           24  Option "%s" for command %s is obsolete a...
[01/06 12:39:47    727s] ERROR     IMPTCM-48            1  "%s" is not a legal option for command "...
[01/06 12:39:47    727s] WARNING   TA-976               1  Path groups asserted by the group_path c...
[01/06 12:39:47    727s] WARNING   SDF-808              1  The software is currently operating in a...
[01/06 12:39:47    727s] ERROR     TCLCMD-113           1  Could not open file '%s' to write        
[01/06 12:39:47    727s] ERROR     TCLCMD-290           1  Could not find technology library '%s'   
[01/06 12:39:47    727s] WARNING   TCLCMD-1014          1  The SDC set_operating_conditions asserti...
[01/06 12:39:47    727s] WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
[01/06 12:39:47    727s] WARNING   TECHLIB-436         16  Attribute '%s' on '%s' pin '%s' of cell ...
[01/06 12:39:47    727s] *** Message Summary: 1386 warning(s), 31 error(s)
[01/06 12:39:47    727s] 
[01/06 12:39:48    727s] --- Ending "Innovus" (totcpu=0:12:08, real=0:46:00, mem=1544.1M) ---
