{
  "title": "GitHub Systemverilog Languages Daily Trending",
  "description": "Daily Trending of Systemverilog Languages in GitHub",
  "link": "https://github.com/isboyjc/github-trending-api",
  "pubDate": "Thu, 29 Jan 2026 07:37:36 GMT",
  "items": [
    {
      "title": "openhwgroup/cvw",
      "url": "https://github.com/openhwgroup/cvw",
      "description": "CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, support for A, B, C, D, F, M and Q extensions, and optional caches, BP, FPU, VM/MMU, AHB, RAMs, and peripherals.",
      "language": "SystemVerilog",
      "languageColor": "#DAE1C2",
      "stars": "483",
      "forks": "368",
      "addStars": "1",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/74973295?s=40&v=4",
          "name": "davidharrishmc",
          "url": "https://github.com/davidharrishmc"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/568353?s=40&v=4",
          "name": "rosethompson",
          "url": "https://github.com/rosethompson"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/25440394?s=40&v=4",
          "name": "jordancarlin",
          "url": "https://github.com/jordancarlin"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/51968757?s=40&v=4",
          "name": "BBracker",
          "url": "https://github.com/BBracker"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/76259960?s=40&v=4",
          "name": "kparry4",
          "url": "https://github.com/kparry4"
        }
      ]
    },
    {
      "title": "lowRISC/ibex",
      "url": "https://github.com/lowRISC/ibex",
      "description": "Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.",
      "language": "SystemVerilog",
      "languageColor": "#DAE1C2",
      "stars": "1,750",
      "forks": "682",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/471032?s=40&v=4",
          "name": "GregAC",
          "url": "https://github.com/GregAC"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/104845?s=40&v=4",
          "name": "rswarbrick",
          "url": "https://github.com/rswarbrick"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/1159506?s=40&v=4",
          "name": "Atokulus",
          "url": "https://github.com/Atokulus"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/20307557?s=40&v=4",
          "name": "vogelpi",
          "url": "https://github.com/vogelpi"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/2758621?s=40&v=4",
          "name": "atraber",
          "url": "https://github.com/atraber"
        }
      ]
    },
    {
      "title": "chipsalliance/Cores-VeeR-EL2",
      "url": "https://github.com/chipsalliance/Cores-VeeR-EL2",
      "description": "VeeR EL2 Core",
      "language": "SystemVerilog",
      "languageColor": "#DAE1C2",
      "stars": "316",
      "forks": "94",
      "addStars": "1",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/3785621?s=40&v=4",
          "name": "kgugala",
          "url": "https://github.com/kgugala"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/38781500?s=40&v=4",
          "name": "tmichalak",
          "url": "https://github.com/tmichalak"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/47315577?s=40&v=4",
          "name": "mkurc-ant",
          "url": "https://github.com/mkurc-ant"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/48583927?s=40&v=4",
          "name": "wsipak",
          "url": "https://github.com/wsipak"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/120088471?s=40&v=4",
          "name": "mczyz-antmicro",
          "url": "https://github.com/mczyz-antmicro"
        }
      ]
    },
    {
      "title": "rsd-devel/rsd",
      "url": "https://github.com/rsd-devel/rsd",
      "description": "RSD: RISC-V Out-of-Order Superscalar Processor",
      "language": "SystemVerilog",
      "languageColor": "#DAE1C2",
      "stars": "1,149",
      "forks": "114",
      "addStars": "1",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/6016305?s=40&v=4",
          "name": "shioyadan",
          "url": "https://github.com/shioyadan"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/29534103?s=40&v=4",
          "name": "reo-pon",
          "url": "https://github.com/reo-pon"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/19609323?s=40&v=4",
          "name": "mmxsrup",
          "url": "https://github.com/mmxsrup"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/7815537?s=40&v=4",
          "name": "clkbug",
          "url": "https://github.com/clkbug"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/21212?s=40&v=4",
          "name": "mithro",
          "url": "https://github.com/mithro"
        }
      ]
    },
    {
      "title": "lowRISC/opentitan",
      "url": "https://github.com/lowRISC/opentitan",
      "description": "OpenTitan: Open source silicon root of trust",
      "language": "SystemVerilog",
      "languageColor": "#DAE1C2",
      "stars": "3,117",
      "forks": "945",
      "addStars": "2",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/104845?s=40&v=4",
          "name": "rswarbrick",
          "url": "https://github.com/rswarbrick"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/41358501?s=40&v=4",
          "name": "msfschaffner",
          "url": "https://github.com/msfschaffner"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/11466553?s=40&v=4",
          "name": "cindychip",
          "url": "https://github.com/cindychip"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/5633066?s=40&v=4",
          "name": "timothytrippel",
          "url": "https://github.com/timothytrippel"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/20307557?s=40&v=4",
          "name": "vogelpi",
          "url": "https://github.com/vogelpi"
        }
      ]
    },
    {
      "title": "pulp-platform/apb",
      "url": "https://github.com/pulp-platform/apb",
      "description": "APB Logic",
      "language": "SystemVerilog",
      "languageColor": "#DAE1C2",
      "stars": "23",
      "forks": "20",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/3583291?s=40&v=4",
          "name": "andreaskurth",
          "url": "https://github.com/andreaskurth"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/7403253?s=40&v=4",
          "name": "meggiman",
          "url": "https://github.com/meggiman"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/49639136?s=40&v=4",
          "name": "paulsc96",
          "url": "https://github.com/paulsc96"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/49239695?s=40&v=4",
          "name": "WRoenninger",
          "url": "https://github.com/WRoenninger"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/199415?s=40&v=4",
          "name": "zarubaf",
          "url": "https://github.com/zarubaf"
        }
      ]
    },
    {
      "title": "pulp-platform/axi",
      "url": "https://github.com/pulp-platform/axi",
      "description": "AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication",
      "language": "SystemVerilog",
      "languageColor": "#DAE1C2",
      "stars": "1,478",
      "forks": "337",
      "addStars": "2",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/3583291?s=40&v=4",
          "name": "andreaskurth",
          "url": "https://github.com/andreaskurth"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/65011851?s=40&v=4",
          "name": "thommythomaso",
          "url": "https://github.com/thommythomaso"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/6088584?s=40&v=4",
          "name": "micprog",
          "url": "https://github.com/micprog"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/6261373?s=40&v=4",
          "name": "suehtamacv",
          "url": "https://github.com/suehtamacv"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/199415?s=40&v=4",
          "name": "zarubaf",
          "url": "https://github.com/zarubaf"
        }
      ]
    },
    {
      "title": "openhwgroup/cvfpu",
      "url": "https://github.com/openhwgroup/cvfpu",
      "description": "Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.",
      "language": "SystemVerilog",
      "languageColor": "#DAE1C2",
      "stars": "563",
      "forks": "148",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/9446837?s=40&v=4",
          "name": "michael-platzer",
          "url": "https://github.com/michael-platzer"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/199415?s=40&v=4",
          "name": "zarubaf",
          "url": "https://github.com/zarubaf"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/55843305?s=40&v=4",
          "name": "lucabertaccini",
          "url": "https://github.com/lucabertaccini"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/18549773?s=40&v=4",
          "name": "davideschiavone",
          "url": "https://github.com/davideschiavone"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/33124232?s=40&v=4",
          "name": "stmach",
          "url": "https://github.com/stmach"
        }
      ]
    },
    {
      "title": "pulp-platform/fpu_div_sqrt_mvp",
      "url": "https://github.com/pulp-platform/fpu_div_sqrt_mvp",
      "description": "[UNRELEASED] FP div/sqrt unit for transprecision",
      "language": "SystemVerilog",
      "languageColor": "#DAE1C2",
      "stars": "25",
      "forks": "17",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/33124232?s=40&v=4",
          "name": "stmach",
          "url": "https://github.com/stmach"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/199415?s=40&v=4",
          "name": "zarubaf",
          "url": "https://github.com/zarubaf"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/3583291?s=40&v=4",
          "name": "andreaskurth",
          "url": "https://github.com/andreaskurth"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/28906668?s=40&v=4",
          "name": "flaviens",
          "url": "https://github.com/flaviens"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/55843305?s=40&v=4",
          "name": "lucabertaccini",
          "url": "https://github.com/lucabertaccini"
        }
      ]
    },
    {
      "title": "pulp-platform/common_cells",
      "url": "https://github.com/pulp-platform/common_cells",
      "description": "Common SystemVerilog components",
      "language": "SystemVerilog",
      "languageColor": "#DAE1C2",
      "stars": "704",
      "forks": "189",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/199415?s=40&v=4",
          "name": "zarubaf",
          "url": "https://github.com/zarubaf"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/3583291?s=40&v=4",
          "name": "andreaskurth",
          "url": "https://github.com/andreaskurth"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/6498078?s=40&v=4",
          "name": "niwis",
          "url": "https://github.com/niwis"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/33124232?s=40&v=4",
          "name": "stmach",
          "url": "https://github.com/stmach"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/7882682?s=40&v=4",
          "name": "FrancescoConti",
          "url": "https://github.com/FrancescoConti"
        }
      ]
    },
    {
      "title": "hughperkins/VeriGPU",
      "url": "https://github.com/hughperkins/VeriGPU",
      "description": "OpenSource GPU, in Verilog, loosely based on RISC-V ISA",
      "language": "SystemVerilog",
      "languageColor": "#DAE1C2",
      "stars": "1,217",
      "forks": "133",
      "addStars": "1",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/123560?s=40&v=4",
          "name": "hughperkins",
          "url": "https://github.com/hughperkins"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/20174596?s=40&v=4",
          "name": "hpasapp",
          "url": "https://github.com/hpasapp"
        }
      ]
    },
    {
      "title": "pulp-platform/riscv-dbg",
      "url": "https://github.com/pulp-platform/riscv-dbg",
      "description": "RISC-V Debug Support for our PULP RISC-V Cores",
      "language": "SystemVerilog",
      "languageColor": "#DAE1C2",
      "stars": "291",
      "forks": "91",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/13798471?s=40&v=4",
          "name": "bluewww",
          "url": "https://github.com/bluewww"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/199415?s=40&v=4",
          "name": "zarubaf",
          "url": "https://github.com/zarubaf"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/41358501?s=40&v=4",
          "name": "msfschaffner",
          "url": "https://github.com/msfschaffner"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/3583291?s=40&v=4",
          "name": "andreaskurth",
          "url": "https://github.com/andreaskurth"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/40633348?s=40&v=4",
          "name": "Silabs-ArjanB",
          "url": "https://github.com/Silabs-ArjanB"
        }
      ]
    }
  ]
}