// Seed: 560293113
module module_0 (
    output tri1 id_0,
    input tri0 id_1,
    input supply1 id_2,
    input tri id_3,
    input wire id_4,
    input wire id_5,
    output tri1 id_6,
    input tri id_7
    , id_20, id_21,
    output wire id_8
    , id_22,
    input wire id_9,
    input wire id_10,
    output wor id_11,
    output supply1 id_12,
    input tri id_13
    , id_23,
    input wand id_14,
    input wire id_15,
    input supply1 id_16,
    input tri0 id_17,
    output tri id_18
);
  logic id_24;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input uwire id_0,
    output tri1 id_1,
    input wor id_2,
    input tri0 id_3,
    input wor id_4
    , id_11,
    output logic id_5,
    output logic id_6,
    input wor id_7,
    input supply0 id_8,
    output wand id_9
);
  initial begin : LABEL_0
    for (id_6 = -1; -1'd0; id_6 = id_8) begin : LABEL_1
      if (1 || -1'b0)
        assume (1);
        else begin : LABEL_2
          if (1) begin : LABEL_3
            id_5 <= id_3;
            id_5 <= 1;
          end
          id_5 <= "" == id_8;
        end
    end
    id_6 <= 1 > id_0;
  end
  module_0 modCall_1 (
      id_9,
      id_7,
      id_7,
      id_7,
      id_7,
      id_2,
      id_1,
      id_8,
      id_9,
      id_8,
      id_3,
      id_9,
      id_9,
      id_3,
      id_4,
      id_4,
      id_3,
      id_7,
      id_9
  );
endmodule
