Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Sat Feb 26 05:34:24 2022
| Host             : LAPTOP-IP0GL19C running 64-bit major release  (build 9200)
| Command          : report_power -file adda_hdmi_top_power_routed.rpt -pb adda_hdmi_top_power_summary_routed.pb -rpx adda_hdmi_top_power_routed.rpx
| Design           : adda_hdmi_top
| Device           : xc7z020clg400-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.499        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.387        |
| Device Static (W)        | 0.112        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 79.2         |
| Junction Temperature (C) | 30.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.016 |       11 |       --- |             --- |
| Slice Logic              |     0.002 |     5812 |       --- |             --- |
|   LUT as Logic           |     0.002 |     1815 |     53200 |            3.41 |
|   Register               |    <0.001 |     3052 |    106400 |            2.87 |
|   CARRY4                 |    <0.001 |       67 |     13300 |            0.50 |
|   LUT as Shift Register  |    <0.001 |      128 |     17400 |            0.74 |
|   LUT as Distributed RAM |    <0.001 |       24 |     17400 |            0.14 |
|   F7/F8 Muxes            |    <0.001 |        6 |     53200 |            0.01 |
|   Others                 |     0.000 |      342 |       --- |             --- |
| Signals                  |     0.002 |     4472 |       --- |             --- |
| Block RAM                |    <0.001 |        2 |       140 |            1.43 |
| MMCM                     |     0.212 |        2 |         4 |           50.00 |
| I/O                      |     0.155 |       29 |       125 |           23.20 |
| Static Power             |     0.112 |          |           |                 |
| Total                    |     0.499 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.034 |       0.026 |      0.009 |
| Vccaux    |       1.800 |     0.128 |       0.117 |      0.011 |
| Vcco33    |       3.300 |     0.047 |       0.046 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.019 |       0.000 |      0.019 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                               | Constraint (ns) |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| clk                                                                                        | clk                                                                  |            20.0 |
| clk_out1_clock                                                                             | inst_clock/inst/clk_out1                                             |            20.0 |
| clk_out1_clock                                                                             | inst_clock/inst/clk_out1_clock                                       |            20.0 |
| clk_out1_hdmi_clock_1                                                                      | inst_hdmi_clock/inst/clk_out1_hdmi_clock                             |             6.7 |
| clk_out2_clock                                                                             | inst_clock/inst/clk_out2_clock                                       |            40.0 |
| clk_out2_hdmi_clock_1                                                                      | inst_hdmi_clock/inst/clk_out2_hdmi_clock                             |             1.3 |
| clkfbout_clock                                                                             | inst_clock/inst/clkfbout_clock                                       |            20.0 |
| clkfbout_hdmi_clock_1                                                                      | inst_hdmi_clock/inst/clkfbout_hdmi_clock                             |            80.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs |            33.0 |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------+-----------+
| Name                              | Power (W) |
+-----------------------------------+-----------+
| adda_hdmi_top                     |     0.387 |
|   dbg_hub                         |     0.002 |
|     inst                          |     0.002 |
|       BSCANID.u_xsdbm_id          |     0.002 |
|   inst_ad_ila                     |     0.003 |
|     inst                          |     0.003 |
|       ila_core_inst               |     0.003 |
|   inst_clock                      |     0.106 |
|     inst                          |     0.106 |
|   inst_da_ila                     |     0.003 |
|     inst                          |     0.003 |
|       ila_core_inst               |     0.003 |
|   inst_hdmi_clock                 |     0.107 |
|     inst                          |     0.107 |
|   inst_hdmi_trans                 |     0.143 |
|     inst_encode_chn_b             |     0.001 |
|     inst_encode_chn_g             |     0.001 |
|     inst_parallel_to_serial_chn_b |     0.035 |
|     inst_parallel_to_serial_chn_g |     0.035 |
|     inst_parallel_to_serial_chn_r |     0.035 |
|     inst_parallel_to_serial_clk   |     0.035 |
|   inst_wave_mix                   |     0.003 |
|     inst_hdmi_background          |     0.002 |
+-----------------------------------+-----------+


