-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2.2 (64-bit)
-- Version: 2020.2.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity tiled_conv_store_output_tile_to_DRAM is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_fm_AWVALID : OUT STD_LOGIC;
    m_axi_fm_AWREADY : IN STD_LOGIC;
    m_axi_fm_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_fm_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_fm_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_fm_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_fm_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_fm_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_fm_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_fm_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_fm_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_fm_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_fm_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_fm_WVALID : OUT STD_LOGIC;
    m_axi_fm_WREADY : IN STD_LOGIC;
    m_axi_fm_WDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    m_axi_fm_WSTRB : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_fm_WLAST : OUT STD_LOGIC;
    m_axi_fm_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_fm_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_fm_ARVALID : OUT STD_LOGIC;
    m_axi_fm_ARREADY : IN STD_LOGIC;
    m_axi_fm_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_fm_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_fm_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_fm_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_fm_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_fm_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_fm_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_fm_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_fm_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_fm_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_fm_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_fm_RVALID : IN STD_LOGIC;
    m_axi_fm_RREADY : OUT STD_LOGIC;
    m_axi_fm_RDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    m_axi_fm_RLAST : IN STD_LOGIC;
    m_axi_fm_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_fm_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_fm_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_fm_BVALID : IN STD_LOGIC;
    m_axi_fm_BREADY : OUT STD_LOGIC;
    m_axi_fm_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_fm_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_fm_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    out_fm : IN STD_LOGIC_VECTOR (63 downto 0);
    out_fm_buf_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    out_fm_buf_V_ce0 : OUT STD_LOGIC;
    out_fm_buf_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    ti : IN STD_LOGIC_VECTOR (3 downto 0);
    tj : IN STD_LOGIC_VECTOR (4 downto 0);
    kernel_group : IN STD_LOGIC_VECTOR (3 downto 0) );
end;


architecture behav of tiled_conv_store_output_tile_to_DRAM is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv10_2E : STD_LOGIC_VECTOR (9 downto 0) := "0000101110";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv11_730 : STD_LOGIC_VECTOR (10 downto 0) := "11100110000";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv10_1CC : STD_LOGIC_VECTOR (9 downto 0) := "0111001100";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv5_14 : STD_LOGIC_VECTOR (4 downto 0) := "10100";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv8_17 : STD_LOGIC_VECTOR (7 downto 0) := "00010111";
    constant ap_const_lv25_73000 : STD_LOGIC_VECTOR (24 downto 0) := "0000001110011000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal fm_blk_n_AW : STD_LOGIC;
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal icmp_ln119_reg_714 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln119_reg_714_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal fm_blk_n_W : STD_LOGIC;
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal icmp_ln119_reg_714_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal fm_blk_n_B : STD_LOGIC;
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal icmp_ln119_reg_714_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten35_reg_193 : STD_LOGIC_VECTOR (10 downto 0);
    signal f_reg_204 : STD_LOGIC_VECTOR (2 downto 0);
    signal indvar_flatten_reg_215 : STD_LOGIC_VECTOR (9 downto 0);
    signal i_reg_226 : STD_LOGIC_VECTOR (4 downto 0);
    signal j_reg_237 : STD_LOGIC_VECTOR (4 downto 0);
    signal depth_offset_fu_252_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal depth_offset_reg_688 : STD_LOGIC_VECTOR (5 downto 0);
    signal height_offset_fu_266_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal height_offset_reg_693 : STD_LOGIC_VECTOR (8 downto 0);
    signal width_offset_reg_699 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln134_4_fu_336_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln134_4_reg_704 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln119_2_fu_342_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_io : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_io : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln119_fu_348_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln119_reg_714_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln119_reg_714_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln119_reg_714_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln119_reg_714_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln119_reg_714_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln122_fu_360_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln122_reg_718 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln122_reg_718_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln119_1_fu_366_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln119_1_reg_726 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln119_1_fu_378_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln119_1_reg_732 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln122_3_fu_389_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln134_1_fu_426_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln134_1_reg_742 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul_ln119_fu_677_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal mul_ln119_reg_747 : STD_LOGIC_VECTOR (24 downto 0);
    signal and_ln119_fu_456_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln119_reg_752 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln122_fu_473_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln122_reg_757 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln122_1_fu_481_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln122_1_reg_763 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal grp_fu_668_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1495_reg_768 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln1495_fu_493_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln1495_reg_773 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln134_5_fu_525_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln134_5_reg_778 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln125_fu_531_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal fm_addr_reg_793 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln131_fu_660_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln131_reg_799 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_flush_enable : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_condition_pp0_exit_iter1_state3 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_phi_mux_f_phi_fu_208_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_mux_i_phi_fu_230_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln1495_4_fu_585_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln130_fu_642_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal mul_ln115_fu_260_p0 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln115_fu_260_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln115_fu_260_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln_fu_276_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln116_1_fu_288_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln116_fu_284_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln116_1_fu_296_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln116_fu_300_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln134_2_mid_fu_324_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln125_1_fu_332_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal shl_ln134_1_mid_fu_316_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln119_fu_354_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln119_fu_374_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln122_1_fu_383_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln122_fu_397_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal empty_fu_401_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln134_2_fu_414_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln125_fu_422_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal shl_ln134_1_fu_406_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal icmp_ln125_fu_450_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln119_fu_445_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln119_fu_432_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_ln122_fu_468_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln122_fu_462_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln122_1_fu_496_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_mid1_fu_500_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln134_2_mid1_fu_513_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln125_2_fu_521_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal shl_ln134_1_mid1_fu_505_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_1_fu_549_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl_cast_fu_542_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1495_2_fu_556_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln119_2_fu_537_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal select_ln122_2_fu_566_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln1495_1_fu_560_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1495_3_fu_576_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1495_2_fu_579_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln134_fu_590_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_fu_598_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln134_fu_593_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp4_fu_607_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal zext_ln134_1_fu_617_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln134_2_fu_621_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln122_2_fu_572_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln134_3_fu_626_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln_fu_632_p4 : STD_LOGIC_VECTOR (62 downto 0);
    signal tmp_2_fu_652_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_668_p0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_668_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_668_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln119_fu_677_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln119_fu_677_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal grp_fu_668_p00 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_668_p20 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln115_fu_260_p00 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln119_fu_677_p00 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component tiled_conv_mul_4ns_7ns_10_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (3 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        dout : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component tiled_conv_mac_muladd_3ns_6ns_5ns_8_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (2 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        din2 : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component tiled_conv_mul_mul_6ns_20ns_25_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (5 downto 0);
        din1 : IN STD_LOGIC_VECTOR (19 downto 0);
        dout : OUT STD_LOGIC_VECTOR (24 downto 0) );
    end component;



begin
    mul_4ns_7ns_10_1_1_U192 : component tiled_conv_mul_4ns_7ns_10_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 4,
        din1_WIDTH => 7,
        dout_WIDTH => 10)
    port map (
        din0 => mul_ln115_fu_260_p0,
        din1 => mul_ln115_fu_260_p1,
        dout => mul_ln115_fu_260_p2);

    mac_muladd_3ns_6ns_5ns_8_1_1_U193 : component tiled_conv_mac_muladd_3ns_6ns_5ns_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 3,
        din1_WIDTH => 6,
        din2_WIDTH => 5,
        dout_WIDTH => 8)
    port map (
        din0 => grp_fu_668_p0,
        din1 => grp_fu_668_p1,
        din2 => grp_fu_668_p2,
        dout => grp_fu_668_p3);

    mul_mul_6ns_20ns_25_1_1_U194 : component tiled_conv_mul_mul_6ns_20ns_25_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 20,
        dout_WIDTH => 25)
    port map (
        din0 => mul_ln119_fu_677_p0,
        din1 => mul_ln119_fu_677_p1,
        dout => mul_ln119_fu_677_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_pp0_flush_enable)) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter1_state3)) then 
                        ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter0;
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    f_reg_204_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln119_reg_714 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                f_reg_204 <= select_ln119_1_reg_726;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                f_reg_204 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    i_reg_226_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln119_reg_714_pp0_iter1_reg = ap_const_lv1_0))) then 
                i_reg_226 <= select_ln122_1_reg_763;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_reg_226 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    indvar_flatten35_reg_193_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln119_fu_348_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                indvar_flatten35_reg_193 <= add_ln119_2_fu_342_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                indvar_flatten35_reg_193 <= ap_const_lv11_0;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_215_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln119_fu_348_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                indvar_flatten_reg_215 <= select_ln122_3_fu_389_p3;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                indvar_flatten_reg_215 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    j_reg_237_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln119_reg_714 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                j_reg_237 <= add_ln125_fu_531_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                j_reg_237 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln119_fu_348_p2 = ap_const_lv1_0))) then
                add_ln119_1_reg_732 <= add_ln119_1_fu_378_p2;
                icmp_ln122_reg_718 <= icmp_ln122_fu_360_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln122_reg_718 = ap_const_lv1_0))) then
                    add_ln134_1_reg_742(18 downto 8) <= add_ln134_1_fu_426_p2(18 downto 8);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                    add_ln134_4_reg_704(18 downto 8) <= add_ln134_4_fu_336_p2(18 downto 8);
                    depth_offset_reg_688(5 downto 2) <= depth_offset_fu_252_p3(5 downto 2);
                height_offset_reg_693 <= mul_ln115_fu_260_p2(9 downto 1);
                width_offset_reg_699 <= add_ln116_fu_300_p2(10 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln119_reg_714 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    add_ln134_5_reg_778(18 downto 8) <= add_ln134_5_fu_525_p2(18 downto 8);
                and_ln119_reg_752 <= and_ln119_fu_456_p2;
                mul_ln119_reg_747 <= mul_ln119_fu_677_p2;
                select_ln122_reg_757 <= select_ln122_fu_473_p3;
                trunc_ln1495_reg_773 <= trunc_ln1495_fu_493_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln119_reg_714 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln1495_reg_768 <= grp_fu_668_p3;
                select_ln122_1_reg_763 <= select_ln122_1_fu_481_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln119_reg_714_pp0_iter1_reg = ap_const_lv1_0))) then
                fm_addr_reg_793 <= sext_ln130_fu_642_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln119_reg_714 <= icmp_ln119_fu_348_p2;
                icmp_ln119_reg_714_pp0_iter1_reg <= icmp_ln119_reg_714;
                icmp_ln122_reg_718_pp0_iter1_reg <= icmp_ln122_reg_718;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                icmp_ln119_reg_714_pp0_iter2_reg <= icmp_ln119_reg_714_pp0_iter1_reg;
                icmp_ln119_reg_714_pp0_iter3_reg <= icmp_ln119_reg_714_pp0_iter2_reg;
                icmp_ln119_reg_714_pp0_iter4_reg <= icmp_ln119_reg_714_pp0_iter3_reg;
                icmp_ln119_reg_714_pp0_iter5_reg <= icmp_ln119_reg_714_pp0_iter4_reg;
                icmp_ln119_reg_714_pp0_iter6_reg <= icmp_ln119_reg_714_pp0_iter5_reg;
                icmp_ln119_reg_714_pp0_iter7_reg <= icmp_ln119_reg_714_pp0_iter6_reg;
                icmp_ln119_reg_714_pp0_iter8_reg <= icmp_ln119_reg_714_pp0_iter7_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln119_fu_348_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                select_ln119_1_reg_726 <= select_ln119_1_fu_366_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln119_reg_714_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                select_ln131_reg_799 <= select_ln131_fu_660_p3;
            end if;
        end if;
    end process;
    depth_offset_reg_688(1 downto 0) <= "00";
    add_ln134_4_reg_704(7 downto 0) <= "00000000";
    add_ln134_1_reg_742(7 downto 0) <= "00000000";
    add_ln134_5_reg_778(7 downto 0) <= "00000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp0_iter9, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter8)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) and not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    add_ln116_fu_300_p2 <= std_logic_vector(unsigned(zext_ln116_fu_284_p1) + unsigned(zext_ln116_1_fu_296_p1));
    add_ln119_1_fu_378_p2 <= std_logic_vector(unsigned(zext_ln119_fu_374_p1) + unsigned(depth_offset_reg_688));
    add_ln119_2_fu_342_p2 <= std_logic_vector(unsigned(indvar_flatten35_reg_193) + unsigned(ap_const_lv11_1));
    add_ln119_fu_354_p2 <= std_logic_vector(unsigned(ap_phi_mux_f_phi_fu_208_p4) + unsigned(ap_const_lv3_1));
    add_ln122_1_fu_383_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_215) + unsigned(ap_const_lv10_1));
    add_ln122_fu_462_p2 <= std_logic_vector(unsigned(select_ln119_fu_432_p3) + unsigned(ap_const_lv5_1));
    add_ln125_fu_531_p2 <= std_logic_vector(unsigned(select_ln122_fu_473_p3) + unsigned(ap_const_lv5_1));
    add_ln134_1_fu_426_p2 <= std_logic_vector(unsigned(zext_ln125_fu_422_p1) + unsigned(shl_ln134_1_fu_406_p3));
    add_ln134_2_fu_621_p2 <= std_logic_vector(unsigned(zext_ln134_1_fu_617_p1) + unsigned(out_fm));
    add_ln134_3_fu_626_p2 <= std_logic_vector(unsigned(add_ln134_2_fu_621_p2) + unsigned(zext_ln122_2_fu_572_p1));
    add_ln134_4_fu_336_p2 <= std_logic_vector(unsigned(zext_ln125_1_fu_332_p1) + unsigned(shl_ln134_1_mid_fu_316_p3));
    add_ln134_5_fu_525_p2 <= std_logic_vector(unsigned(zext_ln125_2_fu_521_p1) + unsigned(shl_ln134_1_mid1_fu_505_p3));
    add_ln134_fu_593_p2 <= std_logic_vector(unsigned(zext_ln134_fu_590_p1) + unsigned(width_offset_reg_699));
    add_ln1495_1_fu_560_p2 <= std_logic_vector(unsigned(p_shl_cast_fu_542_p3) + unsigned(zext_ln1495_2_fu_556_p1));
    add_ln1495_2_fu_579_p2 <= std_logic_vector(unsigned(add_ln1495_1_fu_560_p2) + unsigned(zext_ln1495_3_fu_576_p1));
    and_ln119_fu_456_p2 <= (xor_ln119_fu_445_p2 and icmp_ln125_fu_450_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state12 <= ap_CS_fsm(2);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(m_axi_fm_BVALID, ap_enable_reg_pp0_iter9, icmp_ln119_reg_714_pp0_iter8_reg)
    begin
                ap_block_pp0_stage0_01001 <= ((m_axi_fm_BVALID = ap_const_logic_0) and (icmp_ln119_reg_714_pp0_iter8_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(m_axi_fm_BVALID, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter9, icmp_ln119_reg_714_pp0_iter8_reg, ap_block_state5_io, ap_block_state6_io)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state5_io)) or ((m_axi_fm_BVALID = ap_const_logic_0) and (icmp_ln119_reg_714_pp0_iter8_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1)) or ((ap_const_boolean_1 = ap_block_state6_io) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(m_axi_fm_BVALID, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter9, icmp_ln119_reg_714_pp0_iter8_reg, ap_block_state5_io, ap_block_state6_io)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state5_io)) or ((m_axi_fm_BVALID = ap_const_logic_0) and (icmp_ln119_reg_714_pp0_iter8_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1)) or ((ap_const_boolean_1 = ap_block_state6_io) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)));
    end process;

        ap_block_state10_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state11_pp0_stage0_iter9_assign_proc : process(m_axi_fm_BVALID, icmp_ln119_reg_714_pp0_iter8_reg)
    begin
                ap_block_state11_pp0_stage0_iter9 <= ((m_axi_fm_BVALID = ap_const_logic_0) and (icmp_ln119_reg_714_pp0_iter8_reg = ap_const_lv1_0));
    end process;

        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state5_io_assign_proc : process(m_axi_fm_AWREADY, icmp_ln119_reg_714_pp0_iter2_reg)
    begin
                ap_block_state5_io <= ((icmp_ln119_reg_714_pp0_iter2_reg = ap_const_lv1_0) and (m_axi_fm_AWREADY = ap_const_logic_0));
    end process;

        ap_block_state5_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state6_io_assign_proc : process(m_axi_fm_WREADY, icmp_ln119_reg_714_pp0_iter3_reg)
    begin
                ap_block_state6_io <= ((m_axi_fm_WREADY = ap_const_logic_0) and (icmp_ln119_reg_714_pp0_iter3_reg = ap_const_lv1_0));
    end process;

        ap_block_state6_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp0_exit_iter1_state3_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_condition_pp0_exit_iter1_state3 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter1_state3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp0_flush_enable_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln119_fu_348_p2, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln119_fu_348_p2 = ap_const_lv1_1))) then 
            ap_condition_pp0_flush_enable <= ap_const_logic_1;
        else 
            ap_condition_pp0_flush_enable <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_f_phi_fu_208_p4_assign_proc : process(ap_block_pp0_stage0, icmp_ln119_reg_714, f_reg_204, ap_CS_fsm_pp0_stage0, select_ln119_1_reg_726, ap_enable_reg_pp0_iter1)
    begin
        if (((icmp_ln119_reg_714 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_f_phi_fu_208_p4 <= select_ln119_1_reg_726;
        else 
            ap_phi_mux_f_phi_fu_208_p4 <= f_reg_204;
        end if; 
    end process;


    ap_phi_mux_i_phi_fu_230_p4_assign_proc : process(ap_block_pp0_stage0, i_reg_226, icmp_ln119_reg_714_pp0_iter1_reg, select_ln122_1_reg_763, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln119_reg_714_pp0_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_i_phi_fu_230_p4 <= select_ln122_1_reg_763;
        else 
            ap_phi_mux_i_phi_fu_230_p4 <= i_reg_226;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    depth_offset_fu_252_p3 <= (kernel_group & ap_const_lv2_0);
    empty_fu_401_p2 <= std_logic_vector(unsigned(zext_ln122_fu_397_p1) + unsigned(height_offset_reg_693));

    fm_blk_n_AW_assign_proc : process(m_axi_fm_AWREADY, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, icmp_ln119_reg_714_pp0_iter2_reg)
    begin
        if (((icmp_ln119_reg_714_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            fm_blk_n_AW <= m_axi_fm_AWREADY;
        else 
            fm_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    fm_blk_n_B_assign_proc : process(m_axi_fm_BVALID, ap_block_pp0_stage0, ap_enable_reg_pp0_iter9, icmp_ln119_reg_714_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln119_reg_714_pp0_iter8_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            fm_blk_n_B <= m_axi_fm_BVALID;
        else 
            fm_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;


    fm_blk_n_W_assign_proc : process(m_axi_fm_WREADY, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, icmp_ln119_reg_714_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln119_reg_714_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            fm_blk_n_W <= m_axi_fm_WREADY;
        else 
            fm_blk_n_W <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_668_p0 <= grp_fu_668_p00(3 - 1 downto 0);
    grp_fu_668_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln119_1_reg_726),8));
    grp_fu_668_p1 <= ap_const_lv8_17(6 - 1 downto 0);
    grp_fu_668_p2 <= grp_fu_668_p20(5 - 1 downto 0);
    grp_fu_668_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln122_1_fu_481_p3),8));
    height_offset_fu_266_p4 <= mul_ln115_fu_260_p2(9 downto 1);
    icmp_ln119_fu_348_p2 <= "1" when (indvar_flatten35_reg_193 = ap_const_lv11_730) else "0";
    icmp_ln122_fu_360_p2 <= "1" when (indvar_flatten_reg_215 = ap_const_lv10_1CC) else "0";
    icmp_ln125_fu_450_p2 <= "1" when (j_reg_237 = ap_const_lv5_14) else "0";
    m_axi_fm_ARADDR <= ap_const_lv64_0;
    m_axi_fm_ARBURST <= ap_const_lv2_0;
    m_axi_fm_ARCACHE <= ap_const_lv4_0;
    m_axi_fm_ARID <= ap_const_lv1_0;
    m_axi_fm_ARLEN <= ap_const_lv32_0;
    m_axi_fm_ARLOCK <= ap_const_lv2_0;
    m_axi_fm_ARPROT <= ap_const_lv3_0;
    m_axi_fm_ARQOS <= ap_const_lv4_0;
    m_axi_fm_ARREGION <= ap_const_lv4_0;
    m_axi_fm_ARSIZE <= ap_const_lv3_0;
    m_axi_fm_ARUSER <= ap_const_lv1_0;
    m_axi_fm_ARVALID <= ap_const_logic_0;
    m_axi_fm_AWADDR <= fm_addr_reg_793;
    m_axi_fm_AWBURST <= ap_const_lv2_0;
    m_axi_fm_AWCACHE <= ap_const_lv4_0;
    m_axi_fm_AWID <= ap_const_lv1_0;
    m_axi_fm_AWLEN <= ap_const_lv32_1;
    m_axi_fm_AWLOCK <= ap_const_lv2_0;
    m_axi_fm_AWPROT <= ap_const_lv3_0;
    m_axi_fm_AWQOS <= ap_const_lv4_0;
    m_axi_fm_AWREGION <= ap_const_lv4_0;
    m_axi_fm_AWSIZE <= ap_const_lv3_0;
    m_axi_fm_AWUSER <= ap_const_lv1_0;

    m_axi_fm_AWVALID_assign_proc : process(ap_enable_reg_pp0_iter3, icmp_ln119_reg_714_pp0_iter2_reg, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln119_reg_714_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            m_axi_fm_AWVALID <= ap_const_logic_1;
        else 
            m_axi_fm_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    m_axi_fm_BREADY_assign_proc : process(ap_enable_reg_pp0_iter9, icmp_ln119_reg_714_pp0_iter8_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln119_reg_714_pp0_iter8_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            m_axi_fm_BREADY <= ap_const_logic_1;
        else 
            m_axi_fm_BREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_fm_RREADY <= ap_const_logic_0;
    m_axi_fm_WDATA <= select_ln131_reg_799;
    m_axi_fm_WID <= ap_const_lv1_0;
    m_axi_fm_WLAST <= ap_const_logic_0;
    m_axi_fm_WSTRB <= ap_const_lv2_3;
    m_axi_fm_WUSER <= ap_const_lv1_0;

    m_axi_fm_WVALID_assign_proc : process(ap_enable_reg_pp0_iter4, icmp_ln119_reg_714_pp0_iter3_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln119_reg_714_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            m_axi_fm_WVALID <= ap_const_logic_1;
        else 
            m_axi_fm_WVALID <= ap_const_logic_0;
        end if; 
    end process;

    mul_ln115_fu_260_p0 <= mul_ln115_fu_260_p00(4 - 1 downto 0);
    mul_ln115_fu_260_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ti),10));
    mul_ln115_fu_260_p1 <= ap_const_lv10_2E(7 - 1 downto 0);
    mul_ln119_fu_677_p0 <= mul_ln119_fu_677_p00(6 - 1 downto 0);
    mul_ln119_fu_677_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln119_1_reg_732),25));
    mul_ln119_fu_677_p1 <= ap_const_lv25_73000(20 - 1 downto 0);
    or_ln122_fu_468_p2 <= (icmp_ln122_reg_718 or and_ln119_fu_456_p2);
    out_fm_buf_V_address0 <= zext_ln1495_4_fu_585_p1(11 - 1 downto 0);

    out_fm_buf_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_fm_buf_V_ce0 <= ap_const_logic_1;
        else 
            out_fm_buf_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_mid1_fu_500_p2 <= std_logic_vector(unsigned(zext_ln122_1_fu_496_p1) + unsigned(height_offset_reg_693));
    p_shl_cast_fu_542_p3 <= (trunc_ln1495_reg_773 & ap_const_lv4_0);
    select_ln119_1_fu_366_p3 <= 
        add_ln119_fu_354_p2 when (icmp_ln122_fu_360_p2(0) = '1') else 
        ap_phi_mux_f_phi_fu_208_p4;
    select_ln119_2_fu_537_p3 <= 
        add_ln134_4_reg_704 when (icmp_ln122_reg_718_pp0_iter1_reg(0) = '1') else 
        add_ln134_1_reg_742;
    select_ln119_fu_432_p3 <= 
        ap_const_lv5_0 when (icmp_ln122_reg_718(0) = '1') else 
        ap_phi_mux_i_phi_fu_230_p4;
    select_ln122_1_fu_481_p3 <= 
        add_ln122_fu_462_p2 when (and_ln119_fu_456_p2(0) = '1') else 
        select_ln119_fu_432_p3;
    select_ln122_2_fu_566_p3 <= 
        add_ln134_5_reg_778 when (and_ln119_reg_752(0) = '1') else 
        select_ln119_2_fu_537_p3;
    select_ln122_3_fu_389_p3 <= 
        ap_const_lv10_1 when (icmp_ln122_fu_360_p2(0) = '1') else 
        add_ln122_1_fu_383_p2;
    select_ln122_fu_473_p3 <= 
        ap_const_lv5_0 when (or_ln122_fu_468_p2(0) = '1') else 
        j_reg_237;
    select_ln131_fu_660_p3 <= 
        ap_const_lv16_0 when (tmp_2_fu_652_p3(0) = '1') else 
        out_fm_buf_V_q0;
        sext_ln130_fu_642_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_fu_632_p4),64));

    shl_ln116_1_fu_288_p3 <= (tj & ap_const_lv3_0);
    shl_ln134_1_fu_406_p3 <= (empty_fu_401_p2 & ap_const_lv10_0);
    shl_ln134_1_mid1_fu_505_p3 <= (p_mid1_fu_500_p2 & ap_const_lv10_0);
    shl_ln134_1_mid_fu_316_p3 <= (height_offset_fu_266_p4 & ap_const_lv10_0);
    shl_ln134_2_fu_414_p3 <= (empty_fu_401_p2 & ap_const_lv8_0);
    shl_ln134_2_mid1_fu_513_p3 <= (p_mid1_fu_500_p2 & ap_const_lv8_0);
    shl_ln134_2_mid_fu_324_p3 <= (height_offset_fu_266_p4 & ap_const_lv8_0);
    shl_ln_fu_276_p3 <= (tj & ap_const_lv5_0);
    tmp4_fu_607_p4 <= ((tmp_fu_598_p4 & add_ln134_fu_593_p2) & ap_const_lv1_0);
    tmp_1_fu_549_p3 <= (add_ln1495_reg_768 & ap_const_lv2_0);
    tmp_2_fu_652_p3 <= out_fm_buf_V_q0(15 downto 15);
    tmp_fu_598_p4 <= mul_ln119_reg_747(24 downto 11);
    trunc_ln1495_fu_493_p1 <= grp_fu_668_p3(7 - 1 downto 0);
    trunc_ln_fu_632_p4 <= add_ln134_3_fu_626_p2(63 downto 1);
    xor_ln119_fu_445_p2 <= (icmp_ln122_reg_718 xor ap_const_lv1_1);
    zext_ln116_1_fu_296_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln116_1_fu_288_p3),11));
    zext_ln116_fu_284_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_276_p3),11));
    zext_ln119_fu_374_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln119_1_fu_366_p3),6));
    zext_ln122_1_fu_496_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln122_fu_462_p2),9));
    zext_ln122_2_fu_572_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln122_2_fu_566_p3),64));
    zext_ln122_fu_397_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_i_phi_fu_230_p4),9));
    zext_ln125_1_fu_332_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln134_2_mid_fu_324_p3),19));
    zext_ln125_2_fu_521_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln134_2_mid1_fu_513_p3),19));
    zext_ln125_fu_422_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln134_2_fu_414_p3),19));
    zext_ln134_1_fu_617_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp4_fu_607_p4),64));
    zext_ln134_fu_590_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln122_reg_757),10));
    zext_ln1495_2_fu_556_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_fu_549_p3),11));
    zext_ln1495_3_fu_576_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln122_reg_757),11));
    zext_ln1495_4_fu_585_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1495_2_fu_579_p2),64));
end behav;
