==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.2
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [IMPL 213-8] Exporting RTL as an IP in IP-XACT.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'HLS_SPFA/solution1/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 7670 ; free virtual = 28693
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 7670 ; free virtual = 28693
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 375.707 ; gain = 0.145 ; free physical = 7665 ; free virtual = 28688
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 375.711 ; gain = 0.148 ; free physical = 7662 ; free virtual = 28685
INFO: [XFORM 203-101] Partitioning array '_heap0' (HLS_SPFA/solution1/top.cpp:62) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_SPFA/solution1/top.cpp:138:13) to (HLS_SPFA/solution1/top.cpp:177:13) in function 'HLS_SPFA'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_SPFA/solution1/top.cpp:116:6) to (HLS_SPFA/solution1/top.cpp:130:14) in function 'HLS_SPFA'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_SPFA/solution1/top.cpp:294:9) to (HLS_SPFA/solution1/top.cpp:303:5) in function 'HLS_SPFA'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_SPFA/solution1/top.cpp:308:9) to (HLS_SPFA/solution1/top.cpp:306:24) in function 'HLS_SPFA'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'HLS_SPFA' (HLS_SPFA/solution1/top.cpp:59)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 7639 ; free virtual = 28663
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 7627 ; free virtual = 28652
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_SPFA' ...
WARNING: [SYN 201-103] Legalizing function name 'HLS_malloc<1>' to 'HLS_malloc_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'HLS_free<1>' to 'HLS_free_1_s'.
WARNING: [SYN 201-107] Renaming port name 'HLS_SPFA/map' to 'HLS_SPFA/map_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_malloc_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-31] Invalid protocol: Begin anchor missing in region 'HLS_malloc<1>'.
WARNING: [SCHED 204-31] Invalid protocol: Begin anchor missing in region 'HLS_malloc<1>'.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.06 seconds; current allocated memory: 93.153 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 93.210 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_free_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-31] Invalid protocol: Begin anchor missing in region 'HLS_free<1>'.
WARNING: [SCHED 204-31] Invalid protocol: Begin anchor missing in region 'HLS_free<1>'.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 93.300 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 93.338 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_SPFA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 94.574 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 95.534 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_malloc_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'HLS_malloc_1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 95.815 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_free_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'HLS_free_1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 96.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_SPFA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA/n' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA/map_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA/dis_output' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA/alloc_1_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA/alloc_1_free_target' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA/alloc_1_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_SPFA/alloc_1_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'HLS_SPFA' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'guard_variable_for_H' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'N_2' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'HLS_SPFA'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 98.169 MB.
INFO: [RTMG 210-278] Implementing memory 'HLS_SPFA_p_heap0_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'HLS_SPFA_in_list_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 503.562 ; gain = 128.000 ; free physical = 7604 ; free virtual = 28633
INFO: [SYSC 207-301] Generating SystemC RTL for HLS_SPFA.
INFO: [VHDL 208-304] Generating VHDL RTL for HLS_SPFA.
INFO: [VLOG 209-307] Generating Verilog RTL for HLS_SPFA.
INFO: [HLS 200-112] ==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

