Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Dec  5 15:04:36 2021
| Host         : LAPTOP-DQFVB6UC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file tic_tac_toe_control_sets_placed.rpt
| Design       : tic_tac_toe
| Device       : xc7z010
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    42 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              19 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              18 |            6 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               9 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |      Enable Signal     | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | P1_win0                | start_game_IBUF  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | P2_win0                | start_game_IBUF  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | taken_err_flag_i_1_n_0 | start_game_IBUF  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | state_reg[5]_i_1_n_0   | reset_IBUF       |                2 |              6 |         3.00 |
|  state_next[2] |                        |                  |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG |                        |                  |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG |                        | clear_leds       |                6 |             18 |         3.00 |
+----------------+------------------------+------------------+------------------+----------------+--------------+


