/*
* -------------------------------------------------------------------
* --                      Intel Proprietary
* --              Copyright (C) 2014 Intel Corporation
* --                    All Rights Reserved
* -------------------------------------------------------------------
* --           Auto-generated by /p/slx/pvesv/wfr_autogen/utils/scripts/i_csrs/i_csrs.pl 
* --  i_csrs.pl Version 1.5 last modified on Tuesday 7/29/14 09:09:34
* --   /p/slx/pvesv/wfr_autogen/utils/scripts/i_csrs/i_csrs.pl -C -S fxr_config -W=32 -a=4 -o /p/slx/pvesv/fxr_autogen/fxr /p/slx/pvesv/fxr_autogen/Fox_River/xml/300_Memory_Map.xml /p/slx/pvesv/fxr_autogen/Fox_River/xml/346_Memory_Map_Config.xml  
* --------------------------------------------------------------------
*/

#ifndef DEF_FXR_CONFIG_SW_DEF
#define DEF_FXR_CONFIG_SW_DEF

#define FXR_NUM_CONTEXTS					256
#define FXR_NUM_PIDS						4096
#define FXR_MAX_CONTEXT						255
#define FXR_TX_CONTEXT_ENTRIES					128
#define FXR_TX_CONTEXT_MAX					127
#define FXR_RX_CONTEXT_ENTRIES					16
#define FXR_RX_CONTEXT_MAX					15
#define FXR_NUM_SL						32
#define FXR_MAX_SL						31
#define FXR_DEVICE_ID						0x0
#define FXR_VENDOR_ID						0x0
#define FXR_CLASS_CODE						0x0
#define FXR_REVISION_ID						0x0
#define FXR_SUBSYSTEM_ID					0x0
#define FXR_SUB_VENDOR_ID					0x0
#define FXR_EXP_CAP_PNTR					0x0
#define FXR_MSIX_CAPABILITY_PNTR				0x80
#define FXR_MSIX_TABLE_SIZE					0x0
#define FXR_MSIX_TABLE_OFFSET					0x0
#define FXR_MSIX_TABLE_BIR					0x0
#define FXR_MSIX_PBA_OFFSET					0x0
#define FXR_MSIX_PBA_BIR					0x0
#define FXR_EXP_CAPABILITY_PNTR					0xA0
#define FXR_LTR_CAPABILITY_PNTR					0xC0
/*
* Table #4 of 346_Memory_Map_Config.xml - FXR_cfg_device_vendor_id
* Device ID and Vendor ID Registers
*/
#define FXR_CFG_DEVICE_VENDOR_ID				(FXR_CONFIG + 0x000000000000)
#define FXR_CFG_DEVICE_VENDOR_ID_RESETCSR			0x00000000ull
#define FXR_CFG_DEVICE_VENDOR_ID_DEVICE_ID_SHIFT		16
#define FXR_CFG_DEVICE_VENDOR_ID_DEVICE_ID_MASK			0xFFFFull
#define FXR_CFG_DEVICE_VENDOR_ID_DEVICE_ID_SMASK		0xFFFF0000ull
#define FXR_CFG_DEVICE_VENDOR_ID_VENDOR_ID_SHIFT		0
#define FXR_CFG_DEVICE_VENDOR_ID_VENDOR_ID_MASK			0xFFFFull
#define FXR_CFG_DEVICE_VENDOR_ID_VENDOR_ID_SMASK		0xFFFFull
/*
* Table #5 of 346_Memory_Map_Config.xml - FXR_cfg_status_command
* Status and Command registers
*/
#define FXR_CFG_STATUS_COMMAND					(FXR_CONFIG + 0x000000000010)
#define FXR_CFG_STATUS_COMMAND_RESETCSR				0x00100000ull
#define FXR_CFG_STATUS_COMMAND_PARITY_ERROR_SHIFT		31
#define FXR_CFG_STATUS_COMMAND_PARITY_ERROR_MASK		0x1ull
#define FXR_CFG_STATUS_COMMAND_PARITY_ERROR_SMASK		0x80000000ull
#define FXR_CFG_STATUS_COMMAND_SIG_SYSTEM_ERROR_SHIFT		30
#define FXR_CFG_STATUS_COMMAND_SIG_SYSTEM_ERROR_MASK		0x1ull
#define FXR_CFG_STATUS_COMMAND_SIG_SYSTEM_ERROR_SMASK		0x40000000ull
#define FXR_CFG_STATUS_COMMAND_REC_MASTER_ABORT_SHIFT		29
#define FXR_CFG_STATUS_COMMAND_REC_MASTER_ABORT_MASK		0x1ull
#define FXR_CFG_STATUS_COMMAND_REC_MASTER_ABORT_SMASK		0x20000000ull
#define FXR_CFG_STATUS_COMMAND_REC_TARGET_ABORT_SHIFT		28
#define FXR_CFG_STATUS_COMMAND_REC_TARGET_ABORT_MASK		0x1ull
#define FXR_CFG_STATUS_COMMAND_REC_TARGET_ABORT_SMASK		0x10000000ull
#define FXR_CFG_STATUS_COMMAND_SIG_TARGET_ABORT_SHIFT		27
#define FXR_CFG_STATUS_COMMAND_SIG_TARGET_ABORT_MASK		0x1ull
#define FXR_CFG_STATUS_COMMAND_SIG_TARGET_ABORT_SMASK		0x8000000ull
#define FXR_CFG_STATUS_COMMAND_DEVSEL_TIMING_SHIFT		25
#define FXR_CFG_STATUS_COMMAND_DEVSEL_TIMING_MASK		0x3ull
#define FXR_CFG_STATUS_COMMAND_DEVSEL_TIMING_SMASK		0x6000000ull
#define FXR_CFG_STATUS_COMMAND_MAS_DATA_PAR_ERR_SHIFT		24
#define FXR_CFG_STATUS_COMMAND_MAS_DATA_PAR_ERR_MASK		0x1ull
#define FXR_CFG_STATUS_COMMAND_MAS_DATA_PAR_ERR_SMASK		0x1000000ull
#define FXR_CFG_STATUS_COMMAND_FAST_B2B_TRANS_CAP_SHIFT		23
#define FXR_CFG_STATUS_COMMAND_FAST_B2B_TRANS_CAP_MASK		0x1ull
#define FXR_CFG_STATUS_COMMAND_FAST_B2B_TRANS_CAP_SMASK		0x800000ull
#define FXR_CFG_STATUS_COMMAND_IS66MHZ_CAPABLE_SHIFT		21
#define FXR_CFG_STATUS_COMMAND_IS66MHZ_CAPABLE_MASK		0x1ull
#define FXR_CFG_STATUS_COMMAND_IS66MHZ_CAPABLE_SMASK		0x200000ull
#define FXR_CFG_STATUS_COMMAND_CAPABILITIES_LIST_SHIFT		20
#define FXR_CFG_STATUS_COMMAND_CAPABILITIES_LIST_MASK		0x1ull
#define FXR_CFG_STATUS_COMMAND_CAPABILITIES_LIST_SMASK		0x100000ull
#define FXR_CFG_STATUS_COMMAND_INTERRUPT_STATUS_SHIFT		19
#define FXR_CFG_STATUS_COMMAND_INTERRUPT_STATUS_MASK		0x1ull
#define FXR_CFG_STATUS_COMMAND_INTERRUPT_STATUS_SMASK		0x80000ull
#define FXR_CFG_STATUS_COMMAND_INTERRUPT_DISABLE_SHIFT		10
#define FXR_CFG_STATUS_COMMAND_INTERRUPT_DISABLE_MASK		0x1ull
#define FXR_CFG_STATUS_COMMAND_INTERRUPT_DISABLE_SMASK		0x400ull
#define FXR_CFG_STATUS_COMMAND_FAST_B2B_TRANS_ENA_SHIFT		9
#define FXR_CFG_STATUS_COMMAND_FAST_B2B_TRANS_ENA_MASK		0x1ull
#define FXR_CFG_STATUS_COMMAND_FAST_B2B_TRANS_ENA_SMASK		0x200ull
#define FXR_CFG_STATUS_COMMAND_SERR_ENABLE_SHIFT		8
#define FXR_CFG_STATUS_COMMAND_SERR_ENABLE_MASK			0x1ull
#define FXR_CFG_STATUS_COMMAND_SERR_ENABLE_SMASK		0x100ull
#define FXR_CFG_STATUS_COMMAND_IDSEL_STEP_SHIFT			7
#define FXR_CFG_STATUS_COMMAND_IDSEL_STEP_MASK			0x1ull
#define FXR_CFG_STATUS_COMMAND_IDSEL_STEP_SMASK			0x80ull
#define FXR_CFG_STATUS_COMMAND_PARITY_ERROR_RESP_SHIFT		6
#define FXR_CFG_STATUS_COMMAND_PARITY_ERROR_RESP_MASK		0x1ull
#define FXR_CFG_STATUS_COMMAND_PARITY_ERROR_RESP_SMASK		0x40ull
#define FXR_CFG_STATUS_COMMAND_VGA_PALETTE_SNOOP_SHIFT		5
#define FXR_CFG_STATUS_COMMAND_VGA_PALETTE_SNOOP_MASK		0x1ull
#define FXR_CFG_STATUS_COMMAND_VGA_PALETTE_SNOOP_SMASK		0x20ull
#define FXR_CFG_STATUS_COMMAND_MEM_WRT_INVAL_SHIFT		4
#define FXR_CFG_STATUS_COMMAND_MEM_WRT_INVAL_MASK		0x1ull
#define FXR_CFG_STATUS_COMMAND_MEM_WRT_INVAL_SMASK		0x10ull
#define FXR_CFG_STATUS_COMMAND_SPECIAL_CYCLE_ENA_SHIFT		3
#define FXR_CFG_STATUS_COMMAND_SPECIAL_CYCLE_ENA_MASK		0x1ull
#define FXR_CFG_STATUS_COMMAND_SPECIAL_CYCLE_ENA_SMASK		0x8ull
#define FXR_CFG_STATUS_COMMAND_BUS_MASTER_ENA_SHIFT		2
#define FXR_CFG_STATUS_COMMAND_BUS_MASTER_ENA_MASK		0x1ull
#define FXR_CFG_STATUS_COMMAND_BUS_MASTER_ENA_SMASK		0x4ull
/*
* Table #6 of 346_Memory_Map_Config.xml - fxr_CFG_class_revision
* Class Code and Revision ID registers
*/
#define FXR_CFG_CLASS_REVISION					(FXR_CONFIG + 0x000000000020)
#define FXR_CFG_CLASS_REVISION_RESETCSR				0x00000000ull
#define FXR_CFG_CLASS_REVISION_CLASS_CODE_SHIFT			8
#define FXR_CFG_CLASS_REVISION_CLASS_CODE_MASK			0xFFFFFFull
#define FXR_CFG_CLASS_REVISION_CLASS_CODE_SMASK			0xFFFFFF00ull
#define FXR_CFG_CLASS_REVISION_REVISION_ID_SHIFT		0
#define FXR_CFG_CLASS_REVISION_REVISION_ID_MASK			0xFFull
#define FXR_CFG_CLASS_REVISION_REVISION_ID_SMASK		0xFFull
/*
* Table #7 of 346_Memory_Map_Config.xml - FXR_cfg_header_cacheline
* BIST, Header, Latency Timer, Cache Line Size Configuration Registers. 
* 
*/
#define FXR_CFG_HEADER_CACHELINE				(FXR_CONFIG + 0x000000000030)
#define FXR_CFG_HEADER_CACHELINE_RESETCSR			0x00800000ull
#define FXR_CFG_HEADER_CACHELINE_BIST_SHIFT			24
#define FXR_CFG_HEADER_CACHELINE_BIST_MASK			0xFFull
#define FXR_CFG_HEADER_CACHELINE_BIST_SMASK			0xFF000000ull
#define FXR_CFG_HEADER_CACHELINE_DEVICE_TYPE_SHIFT		23
#define FXR_CFG_HEADER_CACHELINE_DEVICE_TYPE_MASK		0x1ull
#define FXR_CFG_HEADER_CACHELINE_DEVICE_TYPE_SMASK		0x800000ull
#define FXR_CFG_HEADER_CACHELINE_HEADER_TYPE_SHIFT		16
#define FXR_CFG_HEADER_CACHELINE_HEADER_TYPE_MASK		0x7Full
#define FXR_CFG_HEADER_CACHELINE_HEADER_TYPE_SMASK		0x7F0000ull
#define FXR_CFG_HEADER_CACHELINE_MAS_LATENCY_TIM_SHIFT		8
#define FXR_CFG_HEADER_CACHELINE_MAS_LATENCY_TIM_MASK		0xFFull
#define FXR_CFG_HEADER_CACHELINE_MAS_LATENCY_TIM_SMASK		0xFF00ull
#define FXR_CFG_HEADER_CACHELINE_CACHE_LINE_SIZE_SHIFT		0
#define FXR_CFG_HEADER_CACHELINE_CACHE_LINE_SIZE_MASK		0xFFull
#define FXR_CFG_HEADER_CACHELINE_CACHE_LINE_SIZE_SMASK		0xFFull
/*
* Table #8 of 346_Memory_Map_Config.xml - FXR_CFG_BAR0
* Base Address Register0.
*/
#define FXR_CFG_BAR0						(FXR_CONFIG + 0x000000000040)
#define FXR_CFG_BAR0_RESETCSR					0x0000000Dull
#define FXR_CFG_BAR0_BASE_ADDR_SHIFT				4
#define FXR_CFG_BAR0_BASE_ADDR_MASK				0xFFFFFFFull
#define FXR_CFG_BAR0_BASE_ADDR_SMASK				0xFFFFFFF0ull
#define FXR_CFG_BAR0_PREFETCH_SHIFT				3
#define FXR_CFG_BAR0_PREFETCH_MASK				0x1ull
#define FXR_CFG_BAR0_PREFETCH_SMASK				0x8ull
#define FXR_CFG_BAR0_BAR_TYPE_SHIFT				1
#define FXR_CFG_BAR0_BAR_TYPE_MASK				0x3ull
#define FXR_CFG_BAR0_BAR_TYPE_SMASK				0x6ull
#define FXR_CFG_BAR0_MEM_SPACE_SHIFT				0
#define FXR_CFG_BAR0_MEM_SPACE_MASK				0x1ull
#define FXR_CFG_BAR0_MEM_SPACE_SMASK				0x1ull
/*
* Table #9 of 346_Memory_Map_Config.xml - FXR_CFG_BAR1
* Base Address Register1.
*/
#define FXR_CFG_BAR1						(FXR_CONFIG + 0x000000000050)
#define FXR_CFG_BAR1_RESETCSR					0x00000000ull
#define FXR_CFG_BAR1_BASE_ADDR_SHIFT				0
#define FXR_CFG_BAR1_BASE_ADDR_MASK				0xFFFFFFFFull
#define FXR_CFG_BAR1_BASE_ADDR_SMASK				0xFFFFFFFFull
/*
* Table #10 of 346_Memory_Map_Config.xml - FXR_CFG_SUBSYSTEM_VENDOR
* Defines the Subsystem ID and Subsystem Vendor ID. 
*/
#define FXR_CFG_SUBSYSTEM_VENDOR				(FXR_CONFIG + 0x0000000000B0)
#define FXR_CFG_SUBSYSTEM_VENDOR_RESETCSR			0x00000000ull
#define FXR_CFG_SUBSYSTEM_VENDOR_SUBSYSTEM_ID_SHIFT		16
#define FXR_CFG_SUBSYSTEM_VENDOR_SUBSYSTEM_ID_MASK		0xFFFFull
#define FXR_CFG_SUBSYSTEM_VENDOR_SUBSYSTEM_ID_SMASK		0xFFFF0000ull
#define FXR_CFG_SUBSYSTEM_VENDOR_SUB_VENDOR_ID_SHIFT		0
#define FXR_CFG_SUBSYSTEM_VENDOR_SUB_VENDOR_ID_MASK		0xFFFFull
#define FXR_CFG_SUBSYSTEM_VENDOR_SUB_VENDOR_ID_SMASK		0xFFFFull
/*
* Table #11 of 346_Memory_Map_Config.xml - FXR_CFG_EXPANSION_ROM
* Expansion ROM base address and size information.
*/
#define FXR_CFG_EXPANSION_ROM					(FXR_CONFIG + 0x0000000000C0)
#define FXR_CFG_EXPANSION_ROM_RESETCSR				0x00000000ull
#define FXR_CFG_EXPANSION_ROM_BASE_ADDR_SHIFT			11
#define FXR_CFG_EXPANSION_ROM_BASE_ADDR_MASK			0x1FFFFFull
#define FXR_CFG_EXPANSION_ROM_BASE_ADDR_SMASK			0xFFFFF800ull
#define FXR_CFG_EXPANSION_ROM_ENABLE_SHIFT			0
#define FXR_CFG_EXPANSION_ROM_ENABLE_MASK			0x1ull
#define FXR_CFG_EXPANSION_ROM_ENABLE_SMASK			0x1ull
/*
* Table #12 of 346_Memory_Map_Config.xml - FXR_CFG_CAPABILITIES
* Pointer to the first Expanded Capabilities structure.
*/
#define FXR_CFG_CAPABILITIES					(FXR_CONFIG + 0x0000000000D0)
#define FXR_CFG_CAPABILITIES_RESETCSR				0x00000000ull
#define FXR_CFG_CAPABILITIES_POINTER_SHIFT			0
#define FXR_CFG_CAPABILITIES_POINTER_MASK			0xFFull
#define FXR_CFG_CAPABILITIES_POINTER_SMASK			0xFFull
/*
* Table #13 of 346_Memory_Map_Config.xml - FXR_CFG_INTERRUPT
* Interrupt Line and Pin configuration.
*/
#define FXR_CFG_INTERRUPT					(FXR_CONFIG + 0x0000000000F0)
#define FXR_CFG_INTERRUPT_RESETCSR				0x000001FFull
#define FXR_CFG_INTERRUPT_INTERRUPT_PIN_SHIFT			8
#define FXR_CFG_INTERRUPT_INTERRUPT_PIN_MASK			0x7ull
#define FXR_CFG_INTERRUPT_INTERRUPT_PIN_SMASK			0x700ull
#define FXR_CFG_INTERRUPT_INTERRUPT_LINE_SHIFT			0
#define FXR_CFG_INTERRUPT_INTERRUPT_LINE_MASK			0xFFull
#define FXR_CFG_INTERRUPT_INTERRUPT_LINE_SMASK			0xFFull
/*
* Table #14 of 346_Memory_Map_Config.xml - FXR_CFG_MSIX_CONTROL
* MSI-X Control Register.
*/
#define FXR_CFG_MSIX_CONTROL					(FXR_CONFIG + 0x000000000200)
#define FXR_CFG_MSIX_CONTROL_RESETCSR				0x0000A011ull
#define FXR_CFG_MSIX_CONTROL_MSIX_ENABLE_SHIFT			31
#define FXR_CFG_MSIX_CONTROL_MSIX_ENABLE_MASK			0x1ull
#define FXR_CFG_MSIX_CONTROL_MSIX_ENABLE_SMASK			0x80000000ull
#define FXR_CFG_MSIX_CONTROL_FUNCTION_MASK_SHIFT		30
#define FXR_CFG_MSIX_CONTROL_FUNCTION_MASK_MASK			0x1ull
#define FXR_CFG_MSIX_CONTROL_FUNCTION_MASK_SMASK		0x40000000ull
#define FXR_CFG_MSIX_CONTROL_TABLE_SIZE_SHIFT			16
#define FXR_CFG_MSIX_CONTROL_TABLE_SIZE_MASK			0x7FFull
#define FXR_CFG_MSIX_CONTROL_TABLE_SIZE_SMASK			0x7FF0000ull
#define FXR_CFG_MSIX_CONTROL_NXT_PTR_SHIFT			8
#define FXR_CFG_MSIX_CONTROL_NXT_PTR_MASK			0xFFull
#define FXR_CFG_MSIX_CONTROL_NXT_PTR_SMASK			0xFF00ull
#define FXR_CFG_MSIX_CONTROL_CAP_ID_SHIFT			0
#define FXR_CFG_MSIX_CONTROL_CAP_ID_MASK			0xFFull
#define FXR_CFG_MSIX_CONTROL_CAP_ID_SMASK			0xFFull
/*
* Table #15 of 346_Memory_Map_Config.xml - FXR_CFG_MSIX_TABLE_OFFSET
* MSI-X Table Offset Register.
*/
#define FXR_CFG_MSIX_TABLE_OFFSET				(FXR_CONFIG + 0x000000000210)
#define FXR_CFG_MSIX_TABLE_OFFSET_RESETCSR			0x00000000ull
#define FXR_CFG_MSIX_TABLE_OFFSET_TABLE_OFFSET_SHIFT		3
#define FXR_CFG_MSIX_TABLE_OFFSET_TABLE_OFFSET_MASK		0x1FFFFFFFull
#define FXR_CFG_MSIX_TABLE_OFFSET_TABLE_OFFSET_SMASK		0xFFFFFFF8ull
#define FXR_CFG_MSIX_TABLE_OFFSET_TABLE_BIR_SHIFT		0
#define FXR_CFG_MSIX_TABLE_OFFSET_TABLE_BIR_MASK		0x7ull
#define FXR_CFG_MSIX_TABLE_OFFSET_TABLE_BIR_SMASK		0x7ull
/*
* Table #16 of 346_Memory_Map_Config.xml - FXR_CFG_MSIX_PBA_OFFSET
* MSI-X PBA Offset Register.
*/
#define FXR_CFG_MSIX_PBA_OFFSET					(FXR_CONFIG + 0x000000000220)
#define FXR_CFG_MSIX_PBA_OFFSET_RESETCSR			0x00000000ull
#define FXR_CFG_MSIX_PBA_OFFSET_PBA_OFFSET_SHIFT		3
#define FXR_CFG_MSIX_PBA_OFFSET_PBA_OFFSET_MASK			0x1FFFFFFFull
#define FXR_CFG_MSIX_PBA_OFFSET_PBA_OFFSET_SMASK		0xFFFFFFF8ull
#define FXR_CFG_MSIX_PBA_OFFSET_PBA_BIR_SHIFT			0
#define FXR_CFG_MSIX_PBA_OFFSET_PBA_BIR_MASK			0x7ull
#define FXR_CFG_MSIX_PBA_OFFSET_PBA_BIR_SMASK			0x7ull
/*
* Table #17 of 346_Memory_Map_Config.xml - FXR_CFG_EXP_CAPABILITIES
* PCI Express Capabilities Register.
*/
#define FXR_CFG_EXP_CAPABILITIES				(FXR_CONFIG + 0x000000000280)
#define FXR_CFG_EXP_CAPABILITIES_RESETCSR			0x0092C010ull
#define FXR_CFG_EXP_CAPABILITIES_INTERRUPT_MSG_SHIFT		25
#define FXR_CFG_EXP_CAPABILITIES_INTERRUPT_MSG_MASK		0x1Full
#define FXR_CFG_EXP_CAPABILITIES_INTERRUPT_MSG_SMASK		0x3E000000ull
#define FXR_CFG_EXP_CAPABILITIES_SLOT_SHIFT			24
#define FXR_CFG_EXP_CAPABILITIES_SLOT_MASK			0x1ull
#define FXR_CFG_EXP_CAPABILITIES_SLOT_SMASK			0x1000000ull
#define FXR_CFG_EXP_CAPABILITIES_DEVICE_TYPE_SHIFT		20
#define FXR_CFG_EXP_CAPABILITIES_DEVICE_TYPE_MASK		0xFull
#define FXR_CFG_EXP_CAPABILITIES_DEVICE_TYPE_SMASK		0xF00000ull
#define FXR_CFG_EXP_CAPABILITIES_CAP_VERSION_SHIFT		16
#define FXR_CFG_EXP_CAPABILITIES_CAP_VERSION_MASK		0xFull
#define FXR_CFG_EXP_CAPABILITIES_CAP_VERSION_SMASK		0xF0000ull
#define FXR_CFG_EXP_CAPABILITIES_NXT_PTR_SHIFT			8
#define FXR_CFG_EXP_CAPABILITIES_NXT_PTR_MASK			0xFFull
#define FXR_CFG_EXP_CAPABILITIES_NXT_PTR_SMASK			0xFF00ull
#define FXR_CFG_EXP_CAPABILITIES_CAP_ID_SHIFT			0
#define FXR_CFG_EXP_CAPABILITIES_CAP_ID_MASK			0xFFull
#define FXR_CFG_EXP_CAPABILITIES_CAP_ID_SMASK			0xFFull
/*
* Table #18 of 346_Memory_Map_Config.xml - FXR_CFG_DEVICE_CAPABILITIES
* Device Capabilities Register.
*/
#define FXR_CFG_DEVICE_CAPABILITIES				(FXR_CONFIG + 0x000000000290)
#define FXR_CFG_DEVICE_CAPABILITIES_RESETCSR			0x000080A0ull
#define FXR_CFG_DEVICE_CAPABILITIES_FLR_CAPABILITY_SHIFT	28
#define FXR_CFG_DEVICE_CAPABILITIES_FLR_CAPABILITY_MASK		0x1ull
#define FXR_CFG_DEVICE_CAPABILITIES_FLR_CAPABILITY_SMASK	0x10000000ull
#define FXR_CFG_DEVICE_CAPABILITIES_SLOT_PWR_SCALE_SHIFT	26
#define FXR_CFG_DEVICE_CAPABILITIES_SLOT_PWR_SCALE_MASK		0x3ull
#define FXR_CFG_DEVICE_CAPABILITIES_SLOT_PWR_SCALE_SMASK	0xC000000ull
#define FXR_CFG_DEVICE_CAPABILITIES_SLOT_PWR_VALUE_SHIFT	18
#define FXR_CFG_DEVICE_CAPABILITIES_SLOT_PWR_VALUE_MASK		0xFFull
#define FXR_CFG_DEVICE_CAPABILITIES_SLOT_PWR_VALUE_SMASK	0x3FC0000ull
#define FXR_CFG_DEVICE_CAPABILITIES_ROLE_ERROR_SHIFT		15
#define FXR_CFG_DEVICE_CAPABILITIES_ROLE_ERROR_MASK		0x1ull
#define FXR_CFG_DEVICE_CAPABILITIES_ROLE_ERROR_SMASK		0x8000ull
#define FXR_CFG_DEVICE_CAPABILITIES_L1_LATENCY_SHIFT		9
#define FXR_CFG_DEVICE_CAPABILITIES_L1_LATENCY_MASK		0x7ull
#define FXR_CFG_DEVICE_CAPABILITIES_L1_LATENCY_SMASK		0xE00ull
#define FXR_CFG_DEVICE_CAPABILITIES_L0S_LATENCY_SHIFT		6
#define FXR_CFG_DEVICE_CAPABILITIES_L0S_LATENCY_MASK		0x7ull
#define FXR_CFG_DEVICE_CAPABILITIES_L0S_LATENCY_SMASK		0x1C0ull
#define FXR_CFG_DEVICE_CAPABILITIES_EXTENDED_TAG_SHIFT		5
#define FXR_CFG_DEVICE_CAPABILITIES_EXTENDED_TAG_MASK		0x1ull
#define FXR_CFG_DEVICE_CAPABILITIES_EXTENDED_TAG_SMASK		0x20ull
#define FXR_CFG_DEVICE_CAPABILITIES_PHANTOM_FUNC_SHIFT		3
#define FXR_CFG_DEVICE_CAPABILITIES_PHANTOM_FUNC_MASK		0x3ull
#define FXR_CFG_DEVICE_CAPABILITIES_PHANTOM_FUNC_SMASK		0x18ull
#define FXR_CFG_DEVICE_CAPABILITIES_MAX_PAYLOAD_SHIFT		0
#define FXR_CFG_DEVICE_CAPABILITIES_MAX_PAYLOAD_MASK		0x7ull
#define FXR_CFG_DEVICE_CAPABILITIES_MAX_PAYLOAD_SMASK		0x7ull
/*
* Table #19 of 346_Memory_Map_Config.xml - FXR_CFG_DEVICE_STAT_CTL
* Device Status and Control Register.
*/
#define FXR_CFG_DEVICE_STAT_CTL					(FXR_CONFIG + 0x0000000002A0)
#define FXR_CFG_DEVICE_STAT_CTL_RESETCSR			0x00002910ull
#define FXR_CFG_DEVICE_STAT_CTL_TRANSACTIONS_PEND_SHIFT		21
#define FXR_CFG_DEVICE_STAT_CTL_TRANSACTIONS_PEND_MASK		0x1ull
#define FXR_CFG_DEVICE_STAT_CTL_TRANSACTIONS_PEND_SMASK		0x200000ull
#define FXR_CFG_DEVICE_STAT_CTL_AUX_POWER_SHIFT			20
#define FXR_CFG_DEVICE_STAT_CTL_AUX_POWER_MASK			0x1ull
#define FXR_CFG_DEVICE_STAT_CTL_AUX_POWER_SMASK			0x100000ull
#define FXR_CFG_DEVICE_STAT_CTL_UNSUPPORTED_ERROR_SHIFT		19
#define FXR_CFG_DEVICE_STAT_CTL_UNSUPPORTED_ERROR_MASK		0x1ull
#define FXR_CFG_DEVICE_STAT_CTL_UNSUPPORTED_ERROR_SMASK		0x80000ull
#define FXR_CFG_DEVICE_STAT_CTL_FATAL_ERROR_SHIFT		18
#define FXR_CFG_DEVICE_STAT_CTL_FATAL_ERROR_MASK		0x1ull
#define FXR_CFG_DEVICE_STAT_CTL_FATAL_ERROR_SMASK		0x40000ull
#define FXR_CFG_DEVICE_STAT_CTL_NONFATAL_ERROR_SHIFT		17
#define FXR_CFG_DEVICE_STAT_CTL_NONFATAL_ERROR_MASK		0x1ull
#define FXR_CFG_DEVICE_STAT_CTL_NONFATAL_ERROR_SMASK		0x20000ull
#define FXR_CFG_DEVICE_STAT_CTL_CORRECTABLE_ERROR_SHIFT		16
#define FXR_CFG_DEVICE_STAT_CTL_CORRECTABLE_ERROR_MASK		0x1ull
#define FXR_CFG_DEVICE_STAT_CTL_CORRECTABLE_ERROR_SMASK		0x10000ull
#define FXR_CFG_DEVICE_STAT_CTL_INITIATE_FLR_SHIFT		15
#define FXR_CFG_DEVICE_STAT_CTL_INITIATE_FLR_MASK		0x1ull
#define FXR_CFG_DEVICE_STAT_CTL_INITIATE_FLR_SMASK		0x8000ull
#define FXR_CFG_DEVICE_STAT_CTL_MAX_READ_SHIFT			12
#define FXR_CFG_DEVICE_STAT_CTL_MAX_READ_MASK			0x7ull
#define FXR_CFG_DEVICE_STAT_CTL_MAX_READ_SMASK			0x7000ull
#define FXR_CFG_DEVICE_STAT_CTL_NO_SNOOP_ENA_SHIFT		11
#define FXR_CFG_DEVICE_STAT_CTL_NO_SNOOP_ENA_MASK		0x1ull
#define FXR_CFG_DEVICE_STAT_CTL_NO_SNOOP_ENA_SMASK		0x800ull
#define FXR_CFG_DEVICE_STAT_CTL_AUX_POWER_ENA_SHIFT		10
#define FXR_CFG_DEVICE_STAT_CTL_AUX_POWER_ENA_MASK		0x1ull
#define FXR_CFG_DEVICE_STAT_CTL_AUX_POWER_ENA_SMASK		0x400ull
#define FXR_CFG_DEVICE_STAT_CTL_PHANTOM_FUNC_ENA_SHIFT		9
#define FXR_CFG_DEVICE_STAT_CTL_PHANTOM_FUNC_ENA_MASK		0x1ull
#define FXR_CFG_DEVICE_STAT_CTL_PHANTOM_FUNC_ENA_SMASK		0x200ull
#define FXR_CFG_DEVICE_STAT_CTL_EXTEDED_TAG_ENA_SHIFT		8
#define FXR_CFG_DEVICE_STAT_CTL_EXTEDED_TAG_ENA_MASK		0x1ull
#define FXR_CFG_DEVICE_STAT_CTL_EXTEDED_TAG_ENA_SMASK		0x100ull
#define FXR_CFG_DEVICE_STAT_CTL_MAX_PAYLOAD_SHIFT		5
#define FXR_CFG_DEVICE_STAT_CTL_MAX_PAYLOAD_MASK		0x7ull
#define FXR_CFG_DEVICE_STAT_CTL_MAX_PAYLOAD_SMASK		0xE0ull
#define FXR_CFG_DEVICE_STAT_CTL_RELAX_ORDER_ENA_SHIFT		4
#define FXR_CFG_DEVICE_STAT_CTL_RELAX_ORDER_ENA_MASK		0x1ull
#define FXR_CFG_DEVICE_STAT_CTL_RELAX_ORDER_ENA_SMASK		0x10ull
#define FXR_CFG_DEVICE_STAT_CTL_UNSUPPORT_REQ_ENA_SHIFT		3
#define FXR_CFG_DEVICE_STAT_CTL_UNSUPPORT_REQ_ENA_MASK		0x1ull
#define FXR_CFG_DEVICE_STAT_CTL_UNSUPPORT_REQ_ENA_SMASK		0x8ull
#define FXR_CFG_DEVICE_STAT_CTL_FATAL_ERROR_ENA_SHIFT		2
#define FXR_CFG_DEVICE_STAT_CTL_FATAL_ERROR_ENA_MASK		0x1ull
#define FXR_CFG_DEVICE_STAT_CTL_FATAL_ERROR_ENA_SMASK		0x4ull
#define FXR_CFG_DEVICE_STAT_CTL_NONFATAL_ERROR_ENA_SHIFT	1
#define FXR_CFG_DEVICE_STAT_CTL_NONFATAL_ERROR_ENA_MASK		0x1ull
#define FXR_CFG_DEVICE_STAT_CTL_NONFATAL_ERROR_ENA_SMASK	0x2ull
#define FXR_CFG_DEVICE_STAT_CTL_CORRECT_ERROR_ENA_SHIFT		0
#define FXR_CFG_DEVICE_STAT_CTL_CORRECT_ERROR_ENA_MASK		0x1ull
#define FXR_CFG_DEVICE_STAT_CTL_CORRECT_ERROR_ENA_SMASK		0x1ull
/*
* Table #21 of 346_Memory_Map_Config.xml - FXR_CFG_SNOOP_LATENCY
* Device Capabilities Register.
*/
#define FXR_CFG_SNOOP_LATENCY					(FXR_CONFIG + 0x000000000310)
#define FXR_CFG_SNOOP_LATENCY_RESETCSR				0x00000000ull
#define FXR_CFG_SNOOP_LATENCY_NOSNOOP_LAT_SCALE_SHIFT		26
#define FXR_CFG_SNOOP_LATENCY_NOSNOOP_LAT_SCALE_MASK		0x7ull
#define FXR_CFG_SNOOP_LATENCY_NOSNOOP_LAT_SCALE_SMASK		0x1C000000ull
#define FXR_CFG_SNOOP_LATENCY_NOSNOOP_LAT_VALUE_SHIFT		16
#define FXR_CFG_SNOOP_LATENCY_NOSNOOP_LAT_VALUE_MASK		0x3FFull
#define FXR_CFG_SNOOP_LATENCY_NOSNOOP_LAT_VALUE_SMASK		0x3FF0000ull
#define FXR_CFG_SNOOP_LATENCY_SNOOP_LAT_SCALE_SHIFT		10
#define FXR_CFG_SNOOP_LATENCY_SNOOP_LAT_SCALE_MASK		0x7ull
#define FXR_CFG_SNOOP_LATENCY_SNOOP_LAT_SCALE_SMASK		0x1C00ull
#define FXR_CFG_SNOOP_LATENCY_SNOOP_LAT_VALUE_SHIFT		0
#define FXR_CFG_SNOOP_LATENCY_SNOOP_LAT_VALUE_MASK		0x3FFull
#define FXR_CFG_SNOOP_LATENCY_SNOOP_LAT_VALUE_SMASK		0x3FFull

#endif 		/* DEF_FXR_CONFIG_SW_DEF */
