Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Mar 10 01:19:43 2019
| Host         : DESKTOP-U7QLGT0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file RAT_WRAPPER_timing_summary_routed.rpt -pb RAT_WRAPPER_timing_summary_routed.pb -rpx RAT_WRAPPER_timing_summary_routed.rpx -warn_on_violation
| Design       : RAT_WRAPPER
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 40 register/latch pins with no clock driven by root clock pin: KEYBD/CLK50_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: SSG_DISP/CathMod/s_clk_500_reg/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: s_clk_50_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 672 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.628        0.000                      0                   89        0.248        0.000                      0                   89        4.500        0.000                       0                    70  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.628        0.000                      0                   89        0.248        0.000                      0                   89        4.500        0.000                       0                    70  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.628ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.248ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 r_speaker_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Speaker/clockdivider/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.704ns  (logic 1.681ns (29.469%)  route 4.023ns (70.531%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.638     5.159    CLK_IBUF_BUFG
    SLICE_X3Y6           FDRE                                         r  r_speaker_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  r_speaker_reg[0]/Q
                         net (fo=18, routed)          1.677     7.293    Speaker/clockdivider/Q[0]
    SLICE_X3Y10          LUT3 (Prop_lut3_I2_O)        0.152     7.445 r  Speaker/clockdivider/SPEAKER_OBUF_inst_i_4/O
                         net (fo=2, routed)           0.591     8.035    Speaker/clockdivider/SPEAKER_OBUF_inst_i_4_n_0
    SLICE_X3Y8           LUT6 (Prop_lut6_I5_O)        0.326     8.361 r  Speaker/clockdivider/SPEAKER_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.947     9.308    Speaker/clockdivider/SPEAKER_OBUF_inst_i_3_n_0
    SLICE_X1Y10          LUT4 (Prop_lut4_I1_O)        0.124     9.432 r  Speaker/clockdivider/count1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     9.432    Speaker/clockdivider/count1_carry__0_i_5_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.833 r  Speaker/clockdivider/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.833    Speaker/clockdivider/count1
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.055 r  Speaker/clockdivider/count1_carry__1/O[0]
                         net (fo=17, routed)          0.808    10.864    Speaker/clockdivider/count1_carry__1_n_7
    SLICE_X0Y11          FDRE                                         r  Speaker/clockdivider/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.516    14.857    Speaker/clockdivider/CLK
    SLICE_X0Y11          FDRE                                         r  Speaker/clockdivider/count_reg[12]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X0Y11          FDRE (Setup_fdre_C_R)       -0.604    14.492    Speaker/clockdivider/count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -10.864    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 r_speaker_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Speaker/clockdivider/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.704ns  (logic 1.681ns (29.469%)  route 4.023ns (70.531%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.638     5.159    CLK_IBUF_BUFG
    SLICE_X3Y6           FDRE                                         r  r_speaker_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  r_speaker_reg[0]/Q
                         net (fo=18, routed)          1.677     7.293    Speaker/clockdivider/Q[0]
    SLICE_X3Y10          LUT3 (Prop_lut3_I2_O)        0.152     7.445 r  Speaker/clockdivider/SPEAKER_OBUF_inst_i_4/O
                         net (fo=2, routed)           0.591     8.035    Speaker/clockdivider/SPEAKER_OBUF_inst_i_4_n_0
    SLICE_X3Y8           LUT6 (Prop_lut6_I5_O)        0.326     8.361 r  Speaker/clockdivider/SPEAKER_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.947     9.308    Speaker/clockdivider/SPEAKER_OBUF_inst_i_3_n_0
    SLICE_X1Y10          LUT4 (Prop_lut4_I1_O)        0.124     9.432 r  Speaker/clockdivider/count1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     9.432    Speaker/clockdivider/count1_carry__0_i_5_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.833 r  Speaker/clockdivider/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.833    Speaker/clockdivider/count1
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.055 r  Speaker/clockdivider/count1_carry__1/O[0]
                         net (fo=17, routed)          0.808    10.864    Speaker/clockdivider/count1_carry__1_n_7
    SLICE_X0Y11          FDRE                                         r  Speaker/clockdivider/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.516    14.857    Speaker/clockdivider/CLK
    SLICE_X0Y11          FDRE                                         r  Speaker/clockdivider/count_reg[13]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X0Y11          FDRE (Setup_fdre_C_R)       -0.604    14.492    Speaker/clockdivider/count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -10.864    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 r_speaker_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Speaker/clockdivider/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.704ns  (logic 1.681ns (29.469%)  route 4.023ns (70.531%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.638     5.159    CLK_IBUF_BUFG
    SLICE_X3Y6           FDRE                                         r  r_speaker_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  r_speaker_reg[0]/Q
                         net (fo=18, routed)          1.677     7.293    Speaker/clockdivider/Q[0]
    SLICE_X3Y10          LUT3 (Prop_lut3_I2_O)        0.152     7.445 r  Speaker/clockdivider/SPEAKER_OBUF_inst_i_4/O
                         net (fo=2, routed)           0.591     8.035    Speaker/clockdivider/SPEAKER_OBUF_inst_i_4_n_0
    SLICE_X3Y8           LUT6 (Prop_lut6_I5_O)        0.326     8.361 r  Speaker/clockdivider/SPEAKER_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.947     9.308    Speaker/clockdivider/SPEAKER_OBUF_inst_i_3_n_0
    SLICE_X1Y10          LUT4 (Prop_lut4_I1_O)        0.124     9.432 r  Speaker/clockdivider/count1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     9.432    Speaker/clockdivider/count1_carry__0_i_5_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.833 r  Speaker/clockdivider/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.833    Speaker/clockdivider/count1
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.055 r  Speaker/clockdivider/count1_carry__1/O[0]
                         net (fo=17, routed)          0.808    10.864    Speaker/clockdivider/count1_carry__1_n_7
    SLICE_X0Y11          FDRE                                         r  Speaker/clockdivider/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.516    14.857    Speaker/clockdivider/CLK
    SLICE_X0Y11          FDRE                                         r  Speaker/clockdivider/count_reg[14]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X0Y11          FDRE (Setup_fdre_C_R)       -0.604    14.492    Speaker/clockdivider/count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -10.864    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 r_speaker_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Speaker/clockdivider/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.704ns  (logic 1.681ns (29.469%)  route 4.023ns (70.531%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.638     5.159    CLK_IBUF_BUFG
    SLICE_X3Y6           FDRE                                         r  r_speaker_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  r_speaker_reg[0]/Q
                         net (fo=18, routed)          1.677     7.293    Speaker/clockdivider/Q[0]
    SLICE_X3Y10          LUT3 (Prop_lut3_I2_O)        0.152     7.445 r  Speaker/clockdivider/SPEAKER_OBUF_inst_i_4/O
                         net (fo=2, routed)           0.591     8.035    Speaker/clockdivider/SPEAKER_OBUF_inst_i_4_n_0
    SLICE_X3Y8           LUT6 (Prop_lut6_I5_O)        0.326     8.361 r  Speaker/clockdivider/SPEAKER_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.947     9.308    Speaker/clockdivider/SPEAKER_OBUF_inst_i_3_n_0
    SLICE_X1Y10          LUT4 (Prop_lut4_I1_O)        0.124     9.432 r  Speaker/clockdivider/count1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     9.432    Speaker/clockdivider/count1_carry__0_i_5_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.833 r  Speaker/clockdivider/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.833    Speaker/clockdivider/count1
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.055 r  Speaker/clockdivider/count1_carry__1/O[0]
                         net (fo=17, routed)          0.808    10.864    Speaker/clockdivider/count1_carry__1_n_7
    SLICE_X0Y11          FDRE                                         r  Speaker/clockdivider/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.516    14.857    Speaker/clockdivider/CLK
    SLICE_X0Y11          FDRE                                         r  Speaker/clockdivider/count_reg[15]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X0Y11          FDRE (Setup_fdre_C_R)       -0.604    14.492    Speaker/clockdivider/count_reg[15]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -10.864    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.772ns  (required time - arrival time)
  Source:                 r_speaker_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Speaker/clockdivider/m_sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.198ns  (logic 1.974ns (31.849%)  route 4.224ns (68.151%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.638     5.159    CLK_IBUF_BUFG
    SLICE_X3Y6           FDRE                                         r  r_speaker_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  r_speaker_reg[0]/Q
                         net (fo=18, routed)          1.677     7.293    Speaker/clockdivider/Q[0]
    SLICE_X3Y10          LUT3 (Prop_lut3_I2_O)        0.152     7.445 r  Speaker/clockdivider/SPEAKER_OBUF_inst_i_4/O
                         net (fo=2, routed)           0.591     8.035    Speaker/clockdivider/SPEAKER_OBUF_inst_i_4_n_0
    SLICE_X3Y8           LUT6 (Prop_lut6_I5_O)        0.326     8.361 r  Speaker/clockdivider/SPEAKER_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.947     9.308    Speaker/clockdivider/SPEAKER_OBUF_inst_i_3_n_0
    SLICE_X1Y10          LUT4 (Prop_lut4_I1_O)        0.124     9.432 r  Speaker/clockdivider/count1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     9.432    Speaker/clockdivider/count1_carry__0_i_5_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.833 r  Speaker/clockdivider/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.833    Speaker/clockdivider/count1
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.055 r  Speaker/clockdivider/count1_carry__1/O[0]
                         net (fo=17, routed)          1.009    11.064    Speaker/clockdivider/count1_carry__1_n_7
    SLICE_X4Y8           LUT2 (Prop_lut2_I0_O)        0.293    11.357 r  Speaker/clockdivider/m_sclk_i_1/O
                         net (fo=1, routed)           0.000    11.357    Speaker/clockdivider/m_sclk_i_1_n_0
    SLICE_X4Y8           FDRE                                         r  Speaker/clockdivider/m_sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.516    14.857    Speaker/clockdivider/CLK
    SLICE_X4Y8           FDRE                                         r  Speaker/clockdivider/m_sclk_reg/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X4Y8           FDRE (Setup_fdre_C_D)        0.047    15.129    Speaker/clockdivider/m_sclk_reg
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                         -11.357    
  -------------------------------------------------------------------
                         slack                                  3.772    

Slack (MET) :             3.780ns  (required time - arrival time)
  Source:                 r_speaker_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Speaker/clockdivider/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.555ns  (logic 1.681ns (30.262%)  route 3.874ns (69.738%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.638     5.159    CLK_IBUF_BUFG
    SLICE_X3Y6           FDRE                                         r  r_speaker_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  r_speaker_reg[0]/Q
                         net (fo=18, routed)          1.677     7.293    Speaker/clockdivider/Q[0]
    SLICE_X3Y10          LUT3 (Prop_lut3_I2_O)        0.152     7.445 r  Speaker/clockdivider/SPEAKER_OBUF_inst_i_4/O
                         net (fo=2, routed)           0.591     8.035    Speaker/clockdivider/SPEAKER_OBUF_inst_i_4_n_0
    SLICE_X3Y8           LUT6 (Prop_lut6_I5_O)        0.326     8.361 r  Speaker/clockdivider/SPEAKER_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.947     9.308    Speaker/clockdivider/SPEAKER_OBUF_inst_i_3_n_0
    SLICE_X1Y10          LUT4 (Prop_lut4_I1_O)        0.124     9.432 r  Speaker/clockdivider/count1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     9.432    Speaker/clockdivider/count1_carry__0_i_5_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.833 r  Speaker/clockdivider/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.833    Speaker/clockdivider/count1
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.055 r  Speaker/clockdivider/count1_carry__1/O[0]
                         net (fo=17, routed)          0.659    10.714    Speaker/clockdivider/count1_carry__1_n_7
    SLICE_X0Y8           FDRE                                         r  Speaker/clockdivider/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.518    14.859    Speaker/clockdivider/CLK
    SLICE_X0Y8           FDRE                                         r  Speaker/clockdivider/count_reg[0]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X0Y8           FDRE (Setup_fdre_C_R)       -0.604    14.494    Speaker/clockdivider/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                         -10.714    
  -------------------------------------------------------------------
                         slack                                  3.780    

Slack (MET) :             3.780ns  (required time - arrival time)
  Source:                 r_speaker_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Speaker/clockdivider/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.555ns  (logic 1.681ns (30.262%)  route 3.874ns (69.738%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.638     5.159    CLK_IBUF_BUFG
    SLICE_X3Y6           FDRE                                         r  r_speaker_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  r_speaker_reg[0]/Q
                         net (fo=18, routed)          1.677     7.293    Speaker/clockdivider/Q[0]
    SLICE_X3Y10          LUT3 (Prop_lut3_I2_O)        0.152     7.445 r  Speaker/clockdivider/SPEAKER_OBUF_inst_i_4/O
                         net (fo=2, routed)           0.591     8.035    Speaker/clockdivider/SPEAKER_OBUF_inst_i_4_n_0
    SLICE_X3Y8           LUT6 (Prop_lut6_I5_O)        0.326     8.361 r  Speaker/clockdivider/SPEAKER_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.947     9.308    Speaker/clockdivider/SPEAKER_OBUF_inst_i_3_n_0
    SLICE_X1Y10          LUT4 (Prop_lut4_I1_O)        0.124     9.432 r  Speaker/clockdivider/count1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     9.432    Speaker/clockdivider/count1_carry__0_i_5_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.833 r  Speaker/clockdivider/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.833    Speaker/clockdivider/count1
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.055 r  Speaker/clockdivider/count1_carry__1/O[0]
                         net (fo=17, routed)          0.659    10.714    Speaker/clockdivider/count1_carry__1_n_7
    SLICE_X0Y8           FDRE                                         r  Speaker/clockdivider/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.518    14.859    Speaker/clockdivider/CLK
    SLICE_X0Y8           FDRE                                         r  Speaker/clockdivider/count_reg[1]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X0Y8           FDRE (Setup_fdre_C_R)       -0.604    14.494    Speaker/clockdivider/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                         -10.714    
  -------------------------------------------------------------------
                         slack                                  3.780    

Slack (MET) :             3.780ns  (required time - arrival time)
  Source:                 r_speaker_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Speaker/clockdivider/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.555ns  (logic 1.681ns (30.262%)  route 3.874ns (69.738%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.638     5.159    CLK_IBUF_BUFG
    SLICE_X3Y6           FDRE                                         r  r_speaker_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  r_speaker_reg[0]/Q
                         net (fo=18, routed)          1.677     7.293    Speaker/clockdivider/Q[0]
    SLICE_X3Y10          LUT3 (Prop_lut3_I2_O)        0.152     7.445 r  Speaker/clockdivider/SPEAKER_OBUF_inst_i_4/O
                         net (fo=2, routed)           0.591     8.035    Speaker/clockdivider/SPEAKER_OBUF_inst_i_4_n_0
    SLICE_X3Y8           LUT6 (Prop_lut6_I5_O)        0.326     8.361 r  Speaker/clockdivider/SPEAKER_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.947     9.308    Speaker/clockdivider/SPEAKER_OBUF_inst_i_3_n_0
    SLICE_X1Y10          LUT4 (Prop_lut4_I1_O)        0.124     9.432 r  Speaker/clockdivider/count1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     9.432    Speaker/clockdivider/count1_carry__0_i_5_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.833 r  Speaker/clockdivider/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.833    Speaker/clockdivider/count1
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.055 r  Speaker/clockdivider/count1_carry__1/O[0]
                         net (fo=17, routed)          0.659    10.714    Speaker/clockdivider/count1_carry__1_n_7
    SLICE_X0Y8           FDRE                                         r  Speaker/clockdivider/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.518    14.859    Speaker/clockdivider/CLK
    SLICE_X0Y8           FDRE                                         r  Speaker/clockdivider/count_reg[2]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X0Y8           FDRE (Setup_fdre_C_R)       -0.604    14.494    Speaker/clockdivider/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                         -10.714    
  -------------------------------------------------------------------
                         slack                                  3.780    

Slack (MET) :             3.780ns  (required time - arrival time)
  Source:                 r_speaker_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Speaker/clockdivider/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.555ns  (logic 1.681ns (30.262%)  route 3.874ns (69.738%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.638     5.159    CLK_IBUF_BUFG
    SLICE_X3Y6           FDRE                                         r  r_speaker_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  r_speaker_reg[0]/Q
                         net (fo=18, routed)          1.677     7.293    Speaker/clockdivider/Q[0]
    SLICE_X3Y10          LUT3 (Prop_lut3_I2_O)        0.152     7.445 r  Speaker/clockdivider/SPEAKER_OBUF_inst_i_4/O
                         net (fo=2, routed)           0.591     8.035    Speaker/clockdivider/SPEAKER_OBUF_inst_i_4_n_0
    SLICE_X3Y8           LUT6 (Prop_lut6_I5_O)        0.326     8.361 r  Speaker/clockdivider/SPEAKER_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.947     9.308    Speaker/clockdivider/SPEAKER_OBUF_inst_i_3_n_0
    SLICE_X1Y10          LUT4 (Prop_lut4_I1_O)        0.124     9.432 r  Speaker/clockdivider/count1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     9.432    Speaker/clockdivider/count1_carry__0_i_5_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.833 r  Speaker/clockdivider/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.833    Speaker/clockdivider/count1
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.055 r  Speaker/clockdivider/count1_carry__1/O[0]
                         net (fo=17, routed)          0.659    10.714    Speaker/clockdivider/count1_carry__1_n_7
    SLICE_X0Y8           FDRE                                         r  Speaker/clockdivider/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.518    14.859    Speaker/clockdivider/CLK
    SLICE_X0Y8           FDRE                                         r  Speaker/clockdivider/count_reg[3]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X0Y8           FDRE (Setup_fdre_C_R)       -0.604    14.494    Speaker/clockdivider/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                         -10.714    
  -------------------------------------------------------------------
                         slack                                  3.780    

Slack (MET) :             3.881ns  (required time - arrival time)
  Source:                 r_speaker_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Speaker/clockdivider/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.453ns  (logic 1.681ns (30.828%)  route 3.772ns (69.172%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.638     5.159    CLK_IBUF_BUFG
    SLICE_X3Y6           FDRE                                         r  r_speaker_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  r_speaker_reg[0]/Q
                         net (fo=18, routed)          1.677     7.293    Speaker/clockdivider/Q[0]
    SLICE_X3Y10          LUT3 (Prop_lut3_I2_O)        0.152     7.445 r  Speaker/clockdivider/SPEAKER_OBUF_inst_i_4/O
                         net (fo=2, routed)           0.591     8.035    Speaker/clockdivider/SPEAKER_OBUF_inst_i_4_n_0
    SLICE_X3Y8           LUT6 (Prop_lut6_I5_O)        0.326     8.361 r  Speaker/clockdivider/SPEAKER_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.947     9.308    Speaker/clockdivider/SPEAKER_OBUF_inst_i_3_n_0
    SLICE_X1Y10          LUT4 (Prop_lut4_I1_O)        0.124     9.432 r  Speaker/clockdivider/count1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     9.432    Speaker/clockdivider/count1_carry__0_i_5_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.833 r  Speaker/clockdivider/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.833    Speaker/clockdivider/count1
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.055 r  Speaker/clockdivider/count1_carry__1/O[0]
                         net (fo=17, routed)          0.557    10.612    Speaker/clockdivider/count1_carry__1_n_7
    SLICE_X0Y9           FDRE                                         r  Speaker/clockdivider/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.517    14.858    Speaker/clockdivider/CLK
    SLICE_X0Y9           FDRE                                         r  Speaker/clockdivider/count_reg[4]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X0Y9           FDRE (Setup_fdre_C_R)       -0.604    14.493    Speaker/clockdivider/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.493    
                         arrival time                         -10.612    
  -------------------------------------------------------------------
                         slack                                  3.881    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 KEYBD/intrptCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KEYBD/intrptCount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.587%)  route 0.160ns (43.413%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.591     1.474    KEYBD/CLK
    SLICE_X6Y11          FDRE                                         r  KEYBD/intrptCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  KEYBD/intrptCount_reg[1]/Q
                         net (fo=4, routed)           0.160     1.798    KEYBD/intrptCount_reg_n_0_[1]
    SLICE_X6Y11          LUT3 (Prop_lut3_I2_O)        0.045     1.843 r  KEYBD/intrptCount[1]_i_1/O
                         net (fo=1, routed)           0.000     1.843    KEYBD/intrptCount[1]_i_1_n_0
    SLICE_X6Y11          FDRE                                         r  KEYBD/intrptCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.862     1.989    KEYBD/CLK
    SLICE_X6Y11          FDRE                                         r  KEYBD/intrptCount_reg[1]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X6Y11          FDRE (Hold_fdre_C_D)         0.121     1.595    KEYBD/intrptCount_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 Speaker/clockdivider/m_sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Speaker/clockdivider/m_sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.592     1.475    Speaker/clockdivider/CLK
    SLICE_X4Y8           FDRE                                         r  Speaker/clockdivider/m_sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDRE (Prop_fdre_C_Q)         0.141     1.616 r  Speaker/clockdivider/m_sclk_reg/Q
                         net (fo=2, routed)           0.173     1.789    Speaker/clockdivider/m_sclk
    SLICE_X4Y8           LUT2 (Prop_lut2_I1_O)        0.042     1.831 r  Speaker/clockdivider/m_sclk_i_1/O
                         net (fo=1, routed)           0.000     1.831    Speaker/clockdivider/m_sclk_i_1_n_0
    SLICE_X4Y8           FDRE                                         r  Speaker/clockdivider/m_sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.863     1.990    Speaker/clockdivider/CLK
    SLICE_X4Y8           FDRE                                         r  Speaker/clockdivider/m_sclk_reg/C
                         clock pessimism             -0.515     1.475    
    SLICE_X4Y8           FDRE (Hold_fdre_C_D)         0.105     1.580    Speaker/clockdivider/m_sclk_reg
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 KEYBD/intrptCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KEYBD/FSM_sequential_StateReg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.209ns (55.095%)  route 0.170ns (44.905%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.591     1.474    KEYBD/CLK
    SLICE_X6Y11          FDRE                                         r  KEYBD/intrptCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDRE (Prop_fdre_C_Q)         0.164     1.638 f  KEYBD/intrptCount_reg[2]/Q
                         net (fo=3, routed)           0.170     1.808    KEYBD/keybd/ps2_rx_unit/intrptCount_reg[2]
    SLICE_X6Y11          LUT5 (Prop_lut5_I2_O)        0.045     1.853 r  KEYBD/keybd/ps2_rx_unit/FSM_sequential_StateReg_i_1/O
                         net (fo=1, routed)           0.000     1.853    KEYBD/keybd_n_8
    SLICE_X6Y11          FDRE                                         r  KEYBD/FSM_sequential_StateReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.862     1.989    KEYBD/CLK
    SLICE_X6Y11          FDRE                                         r  KEYBD/FSM_sequential_StateReg_reg/C
                         clock pessimism             -0.515     1.474    
    SLICE_X6Y11          FDRE (Hold_fdre_C_D)         0.120     1.594    KEYBD/FSM_sequential_StateReg_reg
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 KEYBD/intrptCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KEYBD/intrptCount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.520%)  route 0.174ns (45.480%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.591     1.474    KEYBD/CLK
    SLICE_X6Y11          FDRE                                         r  KEYBD/intrptCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  KEYBD/intrptCount_reg[2]/Q
                         net (fo=3, routed)           0.174     1.812    KEYBD/intrptCount_reg_n_0_[2]
    SLICE_X6Y11          LUT4 (Prop_lut4_I2_O)        0.045     1.857 r  KEYBD/intrptCount[2]_i_1/O
                         net (fo=1, routed)           0.000     1.857    KEYBD/intrptCount[2]_i_1_n_0
    SLICE_X6Y11          FDRE                                         r  KEYBD/intrptCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.862     1.989    KEYBD/CLK
    SLICE_X6Y11          FDRE                                         r  KEYBD/intrptCount_reg[2]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X6Y11          FDRE (Hold_fdre_C_D)         0.121     1.595    KEYBD/intrptCount_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.562     1.445    SSG_DISP/CathMod/CLK
    SLICE_X13Y14         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y14         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  SSG_DISP/CathMod/clk_div_counter_reg[11]/Q
                         net (fo=2, routed)           0.119     1.705    SSG_DISP/CathMod/clk_div_counter_reg[11]
    SLICE_X13Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  SSG_DISP/CathMod/clk_div_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    SSG_DISP/CathMod/clk_div_counter_reg[8]_i_1_n_4
    SLICE_X13Y14         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.831     1.958    SSG_DISP/CathMod/CLK
    SLICE_X13Y14         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[11]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X13Y14         FDRE (Hold_fdre_C_D)         0.105     1.550    SSG_DISP/CathMod/clk_div_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.562     1.445    SSG_DISP/CathMod/CLK
    SLICE_X13Y15         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y15         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  SSG_DISP/CathMod/clk_div_counter_reg[15]/Q
                         net (fo=2, routed)           0.119     1.705    SSG_DISP/CathMod/clk_div_counter_reg[15]
    SLICE_X13Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  SSG_DISP/CathMod/clk_div_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    SSG_DISP/CathMod/clk_div_counter_reg[12]_i_1_n_4
    SLICE_X13Y15         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.830     1.957    SSG_DISP/CathMod/CLK
    SLICE_X13Y15         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/C
                         clock pessimism             -0.512     1.445    
    SLICE_X13Y15         FDRE (Hold_fdre_C_D)         0.105     1.550    SSG_DISP/CathMod/clk_div_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.563     1.446    SSG_DISP/CathMod/CLK
    SLICE_X13Y12         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  SSG_DISP/CathMod/clk_div_counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.706    SSG_DISP/CathMod/clk_div_counter_reg[3]
    SLICE_X13Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.814    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_2_n_4
    SLICE_X13Y12         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.832     1.959    SSG_DISP/CathMod/CLK
    SLICE_X13Y12         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[3]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X13Y12         FDRE (Hold_fdre_C_D)         0.105     1.551    SSG_DISP/CathMod/clk_div_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.562     1.445    SSG_DISP/CathMod/CLK
    SLICE_X13Y13         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y13         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  SSG_DISP/CathMod/clk_div_counter_reg[7]/Q
                         net (fo=2, routed)           0.119     1.705    SSG_DISP/CathMod/clk_div_counter_reg[7]
    SLICE_X13Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  SSG_DISP/CathMod/clk_div_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    SSG_DISP/CathMod/clk_div_counter_reg[4]_i_1_n_4
    SLICE_X13Y13         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.831     1.958    SSG_DISP/CathMod/CLK
    SLICE_X13Y13         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[7]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X13Y13         FDRE (Hold_fdre_C_D)         0.105     1.550    SSG_DISP/CathMod/clk_div_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.561     1.444    SSG_DISP/CathMod/CLK
    SLICE_X13Y16         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  SSG_DISP/CathMod/clk_div_counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.704    SSG_DISP/CathMod/clk_div_counter_reg[19]
    SLICE_X13Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  SSG_DISP/CathMod/clk_div_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    SSG_DISP/CathMod/clk_div_counter_reg[16]_i_1_n_4
    SLICE_X13Y16         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.829     1.956    SSG_DISP/CathMod/CLK
    SLICE_X13Y16         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/C
                         clock pessimism             -0.512     1.444    
    SLICE_X13Y16         FDRE (Hold_fdre_C_D)         0.105     1.549    SSG_DISP/CathMod/clk_div_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.562     1.445    SSG_DISP/CathMod/CLK
    SLICE_X13Y14         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y14         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  SSG_DISP/CathMod/clk_div_counter_reg[10]/Q
                         net (fo=2, routed)           0.120     1.707    SSG_DISP/CathMod/clk_div_counter_reg[10]
    SLICE_X13Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.818 r  SSG_DISP/CathMod/clk_div_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.818    SSG_DISP/CathMod/clk_div_counter_reg[8]_i_1_n_5
    SLICE_X13Y14         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.831     1.958    SSG_DISP/CathMod/CLK
    SLICE_X13Y14         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[10]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X13Y14         FDRE (Hold_fdre_C_D)         0.105     1.550    SSG_DISP/CathMod/clk_div_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y14   SSG_DISP/CathMod/clk_div_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y14   SSG_DISP/CathMod/clk_div_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y15   SSG_DISP/CathMod/clk_div_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y13   SSG_DISP/CathMod/clk_div_counter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y13   SSG_DISP/CathMod/clk_div_counter_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y13   SSG_DISP/CathMod/clk_div_counter_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y14   SSG_DISP/CathMod/clk_div_counter_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y14   SSG_DISP/CathMod/clk_div_counter_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y9     Speaker/clockdivider/count_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y14   SSG_DISP/CathMod/clk_div_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y14   SSG_DISP/CathMod/clk_div_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y13   SSG_DISP/CathMod/clk_div_counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y13   SSG_DISP/CathMod/clk_div_counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y13   SSG_DISP/CathMod/clk_div_counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y14   SSG_DISP/CathMod/clk_div_counter_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y14   SSG_DISP/CathMod/clk_div_counter_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   KEYBD/CLK50_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y12   SSG_DISP/CathMod/clk_div_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y12   SSG_DISP/CathMod/clk_div_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     r_LEDS_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y6     r_LEDS_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y6     r_LEDS_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y6     r_LEDS_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y6     r_LEDS_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y3     r_LEDS_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y3     r_LEDS_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y3     r_LEDS_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y6     r_speaker_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y6     r_speaker_reg[1]/C



