module test_timing(
	reset,
	clk_en,
	clock,
	dataa,
	result
);

	input [31:0] dataa;
	input reset;
	//Output from DUT is wire type
	wire [31:0] result;

	reg clk_en;
	reg clock;
	
	reg [31:0] dataa_reg;
	reg [31:0] result_reg;
	wire [31:0] out;

	cordic_pipeline unit(
		.aclr(reset),
		.clk_en(clk_en),
		.clock(clock),
		.dataa(dataa_reg),
		.result(out)
	);
		
	// fixed_to_float fixed_to_float_unit( dataa_reg, out );
		
	always @(posedge clock) begin
		dataa_reg <= dataa;
		result_reg <= out;
	end
	assign result = result_reg;
		

endmodule