==PROF== Connected to process 547865 (/ceph/hpc/home/student3/HPCA/HPCA-Project/build/executable_cuda)
==PROF== Profiling "_kernel_agent": 0%
==WARNING== Backing up device memory in system memory. Kernel replay might be slow. Consider using "--replay-mode application" to avoid memory save-and-restore.
....50%....100% - 48 passes
==PROF== Profiling "_kernel_agent": 0%....50%....100% - 47 passes
==PROF== Profiling "_kernel_agent": 0%....50%....100% - 49 passes
Number of devices: 1
Device Number: 0
  Device name: NVIDIA A100-SXM4-40GB
  Memory Clock Rate (MHz): 1186
  Memory Bus Width (bits): 5120
  Peak Memory Bandwidth (GB/s): 1555.2
  Total global memory (Gbytes) 39.4
  Shared memory per block (Kbytes) 48.0
  minor-major: 0-8
  Warp-size: 32
  Concurrent kernels: yes
  Concurrent computation/communication: yes

Equality Erik     mergeLarge    : True T 0 | Partition T 0
Equality Tiled  mergeLarge    : True T 0 | Partition T 0
Equality thrust   merge         : True T 0
==PROF== Disconnected from process 547865
[547865] executable_cuda@127.0.0.1
  void thrust::cuda_cub::core::_kernel_agent<thrust::cuda_cub::__merge::MergeAgent<thrust::detail::normal_iterator<thrust::device_ptr<int>>, thrust::detail::normal_iterator<thrust::device_ptr<int>>, int *, int *, long, thrust::detail::normal_iterator<thrust::device_ptr<int>>, int *, thrust::less<int>, thrust::detail::integral_constant<bool, (bool)0>>, thrust::detail::normal_iterator<thrust::device_ptr<int>>, thrust::detail::normal_iterator<thrust::device_ptr<int>>, int *, int *, long, long, thrust::detail::normal_iterator<thrust::device_ptr<int>>, int *, thrust::less<int>, long *>(T2, T3, T4, T5, T6, T7, T8, T9, T10, T11) (150241, 1, 1)x(512, 1, 1), Context 1, Stream 7, Device 0, CC 8.0
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond         1.21
    SM Frequency            cycle/nsecond         1.09
    Elapsed Cycles                  cycle    6,301,217
    Memory Throughput                   %        89.23
    DRAM Throughput                     %        89.23
    Duration                      msecond         5.75
    L1/TEX Cache Throughput             %        75.06
    L2 Cache Throughput                 %        71.58
    SM Active Cycles                cycle 6,294,723.34
    Compute (SM) Throughput             %        55.28
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: GPU Speed Of Light Roofline Chart
    INF   The ratio of peak float (fp32) to double (fp64) performance on this device is 2:1. The kernel achieved 0% of  
          this device's fp32 peak performance and 0% of its fp64 peak performance. See the Kernel Profiling Guide       
          (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#roofline) for more details on roofline      
          analysis.                                                                                                     

    Section: PM Sampling
    ------------------------- ----------- ------------
    Metric Name               Metric Unit Metric Value
    ------------------------- ----------- ------------
    Maximum Buffer Size             Mbyte         2.10
    Dropped Samples                sample            0
    Maximum Sampling Interval       cycle       20,000
    # Pass Groups                                    4
    ------------------------- ----------- ------------

    Section: Compute Workload Analysis
    -------------------- ----------- ------------
    Metric Name          Metric Unit Metric Value
    -------------------- ----------- ------------
    Executed Ipc Active   inst/cycle         1.98
    Executed Ipc Elapsed  inst/cycle         1.98
    Issue Slots Busy               %        49.57
    Issued Ipc Active     inst/cycle         1.98
    SM Busy                        %        55.34
    -------------------- ----------- ------------

    INF   ALU is the highest-utilized pipeline (55.3%) based on active cycles, taking into account the rates of its     
          different instructions. It executes integer and logic operations. It is well-utilized, but should not be a    
          bottleneck.                                                                                                   

    Section: Memory Workload Analysis
    --------------------------- ------------ ------------
    Metric Name                  Metric Unit Metric Value
    --------------------------- ------------ ------------
    Memory Throughput           Tbyte/second         1.39
    Mem Busy                               %        74.99
    Max Bandwidth                          %        89.23
    L1/TEX Hit Rate                        %        11.68
    L2 Compression Success Rate            %            0
    L2 Compression Ratio                                0
    L2 Hit Rate                            %        65.44
    Mem Pipes Busy                         %        45.92
    --------------------------- ------------ ------------

    Section: Memory Workload Analysis Tables
    OPT   Est. Speedup: 14.8%                                                                                           
          The memory access pattern for global loads from L1TEX might not be optimal. On average, only 25.7 of the 32   
          bytes transmitted per sector are utilized by each thread. This could possibly be caused by a stride between   
          threads. Check the Source Counters section for uncoalesced global loads.                                      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 40.53%                                                                                          
          The memory access pattern for shared loads might not be optimal and causes on average a 2.2 - way bank        
          conflict across all 146628117 shared load requests.This results in 175157742 bank conflicts,  which           
          represent 53.99% of the overall 324410179 wavefronts for shared loads. Check the Source Counters section for  
          uncoalesced shared loads.                                                                                     

    Section: Scheduler Statistics
    ---------------------------- ----------- ------------
    Metric Name                  Metric Unit Metric Value
    ---------------------------- ----------- ------------
    One or More Eligible                   %        49.57
    Issued Warp Per Scheduler                        0.50
    No Eligible                            %        50.43
    Active Warps Per Scheduler          warp        15.58
    Eligible Warps Per Scheduler        warp         2.58
    ---------------------------- ----------- ------------

    OPT   Est. Local Speedup: 10.77%                                                                                    
          Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 2.0 cycles. This might leave hardware resources underutilized and may lead to     
          less optimal performance. Out of the maximum of 16 warps per scheduler, this kernel allocates an average of   
          15.58 active warps per scheduler, but only an average of 2.58 warps were eligible per cycle. Eligible warps   
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps, avoid possible load imbalances due to highly different execution durations per warp.          
          Reducing stalls indicated on the Warp State Statistics and Source Counters sections can help, too.            

    Section: Warp State Statistics
    ---------------------------------------- ----------- ------------
    Metric Name                              Metric Unit Metric Value
    ---------------------------------------- ----------- ------------
    Warp Cycles Per Issued Instruction             cycle        31.42
    Warp Cycles Per Executed Instruction           cycle        31.42
    Avg. Active Threads Per Warp                                31.48
    Avg. Not Predicated Off Threads Per Warp                    24.75
    ---------------------------------------- ----------- ------------

    OPT   Est. Speedup: 10.77%                                                                                          
          On average, each warp of this kernel spends 9.8 cycles being stalled waiting for a scoreboard dependency on a 
          L1TEX (local, global, surface, texture) operation. Find the instruction producing the data being waited upon  
          to identify the culprit. To reduce the number of cycles waiting on L1TEX data accesses verify the memory      
          access patterns are optimal for the target architecture, attempt to increase cache hit rates by increasing    
          data locality (coalescing), or by changing the cache configuration. Consider moving frequently used data to   
          shared memory. This stall type represents about 31.2% of the total average of 31.4 cycles between issuing     
          two instructions.                                                                                             
    ----- --------------------------------------------------------------------------------------------------------------
    INF   Check the Warp Stall Sampling (All Samples) table for the top stall locations in your source based on         
          sampling data. The Kernel Profiling Guide                                                                     
          (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#metrics-reference) provides more details    
          on each stall reason.                                                                                         

    Section: Instruction Statistics
    ---------------------------------------- ----------- -------------
    Metric Name                              Metric Unit  Metric Value
    ---------------------------------------- ----------- -------------
    Avg. Executed Instructions Per Scheduler        inst  3,120,004.81
    Executed Instructions                           inst 1,347,842,079
    Avg. Issued Instructions Per Scheduler          inst  3,120,103.67
    Issued Instructions                             inst 1,347,884,784
    ---------------------------------------- ----------- -------------

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   512
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                150,241
    Registers Per Thread             register/thread              32
    Shared Memory Configuration Size           Kbyte          135.17
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block           26.64
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             108
    Threads                                   thread      76,923,392
    Uses Green Context                                             0
    Waves Per SM                                              347.78
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           32
    Block Limit Registers                 block            4
    Block Limit Shared Mem                block            4
    Block Limit Warps                     block            4
    Theoretical Active Warps per SM        warp           64
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        97.45
    Achieved Active Warps Per SM           warp        62.37
    ------------------------------- ----------- ------------

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- -------------
    Metric Name                Metric Unit  Metric Value
    -------------------------- ----------- -------------
    Average DRAM Active Cycles       cycle  6,238,605.50
    Total DRAM Elapsed Cycles        cycle   279,676,416
    Average L1 Active Cycles         cycle  6,294,723.34
    Total L1 Elapsed Cycles          cycle   680,518,614
    Average L2 Active Cycles         cycle  6,037,831.83
    Total L2 Elapsed Cycles          cycle   483,378,000
    Average SM Active Cycles         cycle  6,294,723.34
    Total SM Elapsed Cycles          cycle   680,518,614
    Average SMSP Active Cycles       cycle  6,294,220.92
    Total SMSP Elapsed Cycles        cycle 2,722,074,456
    -------------------------- ----------- -------------

    Section: Source Counters
    ------------------------- ----------- ------------
    Metric Name               Metric Unit Metric Value
    ------------------------- ----------- ------------
    Branch Instructions Ratio           %         0.03
    Branch Instructions              inst   40,180,095
    Branch Efficiency                   %        86.80
    Avg. Divergent Branches                   9,549.39
    ------------------------- ----------- ------------

    OPT   Est. Speedup: 9.676%                                                                                          
          This kernel has uncoalesced global accesses resulting in a total of 27333200 excessive sectors (10% of the    
          total 282272389 sectors). Check the L2 Theoretical Sectors Global Excessive table for the primary source      
          locations. The CUDA Programming Guide                                                                         
          (https://docs.nvidia.com/cuda/cuda-c-programming-guide/index.html#device-memory-accesses) has additional      
          information on reducing uncoalesced device memory accesses.                                                   
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 44.7%                                                                                           
          This kernel has uncoalesced shared accesses resulting in a total of 169330252 excessive wavefronts (45% of    
          the total 378458626 wavefronts). Check the L1 Wavefronts Shared Excessive table for the primary source        
          locations. The CUDA Best Practices Guide                                                                      
           (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#shared-memory-in-matrix-multiplication-c
          -ab) has an example on optimizing shared memory accesses.                                                     

