<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.18.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Input/Output &mdash; Project Combine  documentation</title>
      <link rel="stylesheet" href="../../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/css/theme.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/css/custom.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script src="../../_static/jquery.js?v=5d32c60e"></script>
        <script src="../../_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
        <script src="../../_static/documentation_options.js?v=5929fcd5"></script>
        <script src="../../_static/doctools.js?v=9a2dae69"></script>
        <script src="../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="Configuration Center" href="center.html" />
    <link rel="prev" title="DSP" href="dsp.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../../index.html" class="icon icon-home">
            Project Combine
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul class="current">
<li class="toctree-l1 current"><a class="reference internal" href="../index.html">Xilinx FPGAs</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../xc2000/index.html">XC2000</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc3000/index.html">XC3000</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc3000a/index.html">XC3000A</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000/index.html">XC4000</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000a/index.html">XC4000A</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000h/index.html">XC4000H</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000e/index.html">XC4000E</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000ex/index.html">XC4000EX</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000xla/index.html">XC4000XLA</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000xv/index.html">XC4000XV</a></li>
<li class="toctree-l2"><a class="reference internal" href="../spartanxl/index.html">Spartan XL</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc5200/index.html">XC5200</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex/index.html">Virtex</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex2/index.html">Virtex 2</a></li>
<li class="toctree-l2"><a class="reference internal" href="../spartan3/index.html">Spartan 3</a></li>
<li class="toctree-l2"><a class="reference internal" href="../fpgacore/index.html">FPGAcore</a></li>
<li class="toctree-l2"><a class="reference internal" href="../spartan6/index.html">Spartan 6</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex4/index.html">Virtex 4</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="index.html">Virtex 5</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="geometry.html">Device geometry</a></li>
<li class="toctree-l3"><a class="reference internal" href="interconnect.html">Interconnect</a></li>
<li class="toctree-l3"><a class="reference internal" href="clb.html">Configurable Logic Block</a></li>
<li class="toctree-l3"><a class="reference internal" href="bram.html">Block RAM</a></li>
<li class="toctree-l3"><a class="reference internal" href="dsp.html">DSP</a></li>
<li class="toctree-l3 current"><a class="current reference internal" href="#">Input/Output</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#i-o-banks-and-special-functions">I/O banks and special functions</a></li>
<li class="toctree-l4"><a class="reference internal" href="#bitstream">Bitstream</a></li>
<li class="toctree-l4"><a class="reference internal" href="#tables">Tables</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="center.html">Configuration Center</a></li>
<li class="toctree-l3"><a class="reference internal" href="clock.html">Clock interconnect</a></li>
<li class="toctree-l3"><a class="reference internal" href="cmt.html">Clock management tile</a></li>
<li class="toctree-l3"><a class="reference internal" href="ppc.html">PowerPC cores</a></li>
<li class="toctree-l3"><a class="reference internal" href="emac.html">Ethernet MACs</a></li>
<li class="toctree-l3"><a class="reference internal" href="pcie.html">PCI Express cores</a></li>
<li class="toctree-l3"><a class="reference internal" href="gtp.html">GTP transceivers</a></li>
<li class="toctree-l3"><a class="reference internal" href="gtx.html">GTX transceivers</a></li>
<li class="toctree-l3"><a class="reference internal" href="config.html">Configuration registers</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../virtex6/index.html">Virtex 6</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex7/index.html">Virtex 7</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../siliconblue/index.html">SiliconBlue FPGAs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../xc9500/index.html">Xilinx XC9500, XC9500XL, XC9500XV CPLDs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../xpla3/index.html">Xilinx XPLA3 CPLDs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../xc2c/index.html">Xilinx Coolrunner II CPLDs</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">Project Combine</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="../index.html">Xilinx FPGAs</a></li>
          <li class="breadcrumb-item"><a href="index.html">Virtex 5</a></li>
      <li class="breadcrumb-item active">Input/Output</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../_sources/xilinx/virtex5/io.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="input-output">
<h1>Input/Output<a class="headerlink" href="#input-output" title="Link to this heading"></a></h1>
<section id="i-o-banks-and-special-functions">
<h2>I/O banks and special functions<a class="headerlink" href="#i-o-banks-and-special-functions" title="Link to this heading"></a></h2>
<p>Virtex 5 devices have up to three I/O columns:</p>
<ul class="simple">
<li><p>the left I/O column, containing only IO tiles; if the device has no transceivers on the left side, it is the leftmost column of the device; otherwise, it is somewhat to the right of the left GT column; it is always present</p></li>
<li><p>the center column, part of which contains IO tiles; the IO tiles in this column come in up to four segments:</p>
<ul>
<li><p>the lower segment (variable size, not present on all devices), between the bottom edge of the device and the lower CMTs</p></li>
<li><p>the lower middle segment (always 20 tiles high), between lower CMTs and the configuration center</p></li>
<li><p>the upper middle segment (always 20 tiles high), between the configuration center and the upper CMTs</p></li>
<li><p>the upper segment (variable size, not present on all devices), between the device and the upper CMTs and the top edge of the device</p></li>
</ul>
</li>
<li><p>the right I/O column, containing only IO tiles; it is present on all devices except for <code class="docutils literal notranslate"><span class="pre">xc5vlx20t</span></code>; if present, it is somewhat to the left of the device’s right edge</p></li>
</ul>
<p>Virtex 5 has the following banks:</p>
<ul>
<li><p>bank 0 is the configuration bank; it contains only dedicated configuration I/O pins, as follows:</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">CCLK</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">CS_B</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">DONE</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">D_OUT_BUSY</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">D_IN</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">HSWAPEN</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">INIT</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">M0</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">M1</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">M2</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">PROGRAM_B</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">RDWR_B</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">TCK</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">TDI</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">TDO</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">TMS</span></code></p></li>
</ul>
<p>bank 0 is not associated with any IO tiles</p>
</li>
<li><p>banks 1-4: middle segments of the center column; each of them consists of 10 IO tiles; they contain global clock inputs and shared configuration pins</p>
<ul class="simple">
<li><p>bank 1: immediately above configuration center</p></li>
<li><p>bank 2: immediately below configuration center</p></li>
<li><p>bank 3: above bank 1, below upper CMTs (not present on <code class="docutils literal notranslate"><span class="pre">xc5vlx20t</span></code>)</p></li>
<li><p>bank 4: below bank 2, above lower CMTs</p></li>
</ul>
</li>
<li><p>banks 5-10: lower and upper segments of the center column; each of them consists of 20 IO tiles</p>
<ul class="simple">
<li><p>banks 5, 7, 9 are the upper segment, with bank 5 being immediately above upper CMTs; bank number increases upwards</p></li>
<li><p>banks 6, 8, 10 are the lower segment, with bank 6 being immediately below lower CMTs; bank number increases downwards</p></li>
</ul>
</li>
<li><p>banks 11 and up: left and right column; each of them consists of 20 IO tiles</p>
<ul class="simple">
<li><p>banks 11, 15, 19, 23, …: left column, above the configuration center; bank number increases upwards, starting from bank 11 immediately above the configuration center row</p></li>
<li><p>banks 12, 16, 20, 24, …: right column, above the configuration center; bank number increases upwards, starting from bank 12 immediately above the configuration center row</p></li>
<li><p>banks 13, 17, 21, 25, …: left column, below the configuration center; bank number increases downwards, starting from bank 13 immediately below the configuration center row</p></li>
<li><p>banks 14, 18, 22, 26, …: right column, below the configuration center; bank number increases downwards, starting from bank 14 immediately below the configuration center row</p></li>
</ul>
</li>
</ul>
<p>All IOBs in the device are grouped into differential pairs, one pair per IO tile.  <code class="docutils literal notranslate"><span class="pre">IOB1</span></code> is the “true” pin of the pair, while <code class="docutils literal notranslate"><span class="pre">IOB0</span></code> is the “complemented” pin.  Differential input and true differential output is supported on all pins of the device.</p>
<p><code class="docutils literal notranslate"><span class="pre">IOB1</span></code> pads in the 4 rows surronding the HCLK row (that is, in rows 8-11 of every clock region) are considered “clock-capable”. They can drive <code class="docutils literal notranslate"><span class="pre">BUFIO</span></code> and <code class="docutils literal notranslate"><span class="pre">BUFR</span></code> buffers via dedicated connections. While Xilinx documentation also considers <code class="docutils literal notranslate"><span class="pre">IOB0</span></code> pads clock-capable, this only means that they can be used together with <code class="docutils literal notranslate"><span class="pre">IOB1</span></code> as a differential pair.</p>
<p>The <code class="docutils literal notranslate"><span class="pre">IOB1</span></code> pads in banks 3 and 4 are considered “global clock-capable”. They can drive <code class="docutils literal notranslate"><span class="pre">BUFGCTRL</span></code> buffers and CMT primitives via dedicated connections.  Likewise, Xilinx considers <code class="docutils literal notranslate"><span class="pre">IOB0</span></code> pads to be clock-capable, but they can only drive clocks as part of differential pair with <code class="docutils literal notranslate"><span class="pre">IOB1</span></code>.</p>
<p>The <code class="docutils literal notranslate"><span class="pre">IOB0</span></code> in rows 5 and 15 of every region is capable of being used as a VREF pad.</p>
<p>Each bank except for banks 1 and 2 has two IOBs that can be used for reference resistors in DCI operation. They are both located in the same I/O tile, with VRP located on <code class="docutils literal notranslate"><span class="pre">IOB0</span></code> and VRN located on <code class="docutils literal notranslate"><span class="pre">IOB1</span></code>. The relevant tile is located as follows:</p>
<ul class="simple">
<li><p>bank 1 and 2: VRP/VRN are not present in this bank (DCI can still be used by cascade from banks 3 and 4)</p></li>
<li><p>bank 3: row 7 of the bank (or row 7 of the region)</p></li>
<li><p>bank 4: row 2 of the bank (or row 12 of the region)</p></li>
<li><p>banks 5 and up: row 7 of the bank (or row 7 of the region)</p></li>
</ul>
<p>In parallel configuration modes, some I/O pads in banks 1-4 are borrowed for configuration use, as the parallel data pins:</p>
<ul class="simple">
<li><p>bank 4 row 6 <code class="docutils literal notranslate"><span class="pre">IOB0</span></code>: <code class="docutils literal notranslate"><span class="pre">D[8]</span></code></p></li>
<li><p>bank 4 row 6 <code class="docutils literal notranslate"><span class="pre">IOB1</span></code>: <code class="docutils literal notranslate"><span class="pre">D[9]</span></code></p></li>
<li><p>bank 4 row 7 <code class="docutils literal notranslate"><span class="pre">IOB0</span></code>: <code class="docutils literal notranslate"><span class="pre">D[10]</span></code></p></li>
<li><p>bank 4 row 7 <code class="docutils literal notranslate"><span class="pre">IOB1</span></code>: <code class="docutils literal notranslate"><span class="pre">D[11]</span></code></p></li>
<li><p>bank 4 row 8 <code class="docutils literal notranslate"><span class="pre">IOB0</span></code>: <code class="docutils literal notranslate"><span class="pre">D[12]</span></code></p></li>
<li><p>bank 4 row 8 <code class="docutils literal notranslate"><span class="pre">IOB1</span></code>: <code class="docutils literal notranslate"><span class="pre">D[13]</span></code></p></li>
<li><p>bank 4 row 9 <code class="docutils literal notranslate"><span class="pre">IOB0</span></code>: <code class="docutils literal notranslate"><span class="pre">D[14]</span></code></p></li>
<li><p>bank 4 row 9 <code class="docutils literal notranslate"><span class="pre">IOB1</span></code>: <code class="docutils literal notranslate"><span class="pre">D[15]</span></code></p></li>
<li><p>bank 2 row 0 <code class="docutils literal notranslate"><span class="pre">IOB0</span></code>: <code class="docutils literal notranslate"><span class="pre">D[0]/FS[0]</span></code></p></li>
<li><p>bank 2 row 0 <code class="docutils literal notranslate"><span class="pre">IOB1</span></code>: <code class="docutils literal notranslate"><span class="pre">D[1]/FS[1]</span></code></p></li>
<li><p>bank 2 row 1 <code class="docutils literal notranslate"><span class="pre">IOB0</span></code>: <code class="docutils literal notranslate"><span class="pre">D[2]/FS[2]</span></code></p></li>
<li><p>bank 2 row 1 <code class="docutils literal notranslate"><span class="pre">IOB1</span></code>: <code class="docutils literal notranslate"><span class="pre">D[3]</span></code></p></li>
<li><p>bank 2 row 2 <code class="docutils literal notranslate"><span class="pre">IOB0</span></code>: <code class="docutils literal notranslate"><span class="pre">D[4]</span></code></p></li>
<li><p>bank 2 row 2 <code class="docutils literal notranslate"><span class="pre">IOB1</span></code>: <code class="docutils literal notranslate"><span class="pre">D[5]</span></code></p></li>
<li><p>bank 2 row 3 <code class="docutils literal notranslate"><span class="pre">IOB0</span></code>: <code class="docutils literal notranslate"><span class="pre">D[6]</span></code></p></li>
<li><p>bank 2 row 3 <code class="docutils literal notranslate"><span class="pre">IOB1</span></code>: <code class="docutils literal notranslate"><span class="pre">D[7]</span></code></p></li>
<li><p>bank 2 row 4 <code class="docutils literal notranslate"><span class="pre">IOB0</span></code>: <code class="docutils literal notranslate"><span class="pre">CSO_B</span></code></p></li>
<li><p>bank 2 row 4 <code class="docutils literal notranslate"><span class="pre">IOB1</span></code>: <code class="docutils literal notranslate"><span class="pre">FWE_B</span></code></p></li>
<li><p>bank 2 row 5 <code class="docutils literal notranslate"><span class="pre">IOB0</span></code>: <code class="docutils literal notranslate"><span class="pre">FOE_B/MOSI</span></code></p></li>
<li><p>bank 2 row 5 <code class="docutils literal notranslate"><span class="pre">IOB1</span></code>: <code class="docutils literal notranslate"><span class="pre">FCS_B</span></code></p></li>
<li><p>bank 2 row 6 <code class="docutils literal notranslate"><span class="pre">IOB0</span></code>: <code class="docutils literal notranslate"><span class="pre">A[20]</span></code></p></li>
<li><p>bank 2 row 6 <code class="docutils literal notranslate"><span class="pre">IOB1</span></code>: <code class="docutils literal notranslate"><span class="pre">A[21]</span></code></p></li>
<li><p>bank 2 row 7 <code class="docutils literal notranslate"><span class="pre">IOB0</span></code>: <code class="docutils literal notranslate"><span class="pre">A[22]</span></code></p></li>
<li><p>bank 2 row 7 <code class="docutils literal notranslate"><span class="pre">IOB1</span></code>: <code class="docutils literal notranslate"><span class="pre">A[23]</span></code></p></li>
<li><p>bank 2 row 8 <code class="docutils literal notranslate"><span class="pre">IOB0</span></code>: <code class="docutils literal notranslate"><span class="pre">A[24]</span></code></p></li>
<li><p>bank 2 row 8 <code class="docutils literal notranslate"><span class="pre">IOB1</span></code>: <code class="docutils literal notranslate"><span class="pre">A[25]</span></code></p></li>
<li><p>bank 2 row 9 <code class="docutils literal notranslate"><span class="pre">IOB0</span></code>: <code class="docutils literal notranslate"><span class="pre">RS[0]</span></code></p></li>
<li><p>bank 2 row 9 <code class="docutils literal notranslate"><span class="pre">IOB1</span></code>: <code class="docutils literal notranslate"><span class="pre">RS[1]</span></code></p></li>
<li><p>bank 1 row 0 <code class="docutils literal notranslate"><span class="pre">IOB0</span></code>: <code class="docutils literal notranslate"><span class="pre">D[16]/A[0]</span></code></p></li>
<li><p>bank 1 row 0 <code class="docutils literal notranslate"><span class="pre">IOB1</span></code>: <code class="docutils literal notranslate"><span class="pre">D[17]/A[1]</span></code></p></li>
<li><p>bank 1 row 1 <code class="docutils literal notranslate"><span class="pre">IOB0</span></code>: <code class="docutils literal notranslate"><span class="pre">D[18]/A[2]</span></code></p></li>
<li><p>bank 1 row 1 <code class="docutils literal notranslate"><span class="pre">IOB1</span></code>: <code class="docutils literal notranslate"><span class="pre">D[19]/A[3]</span></code></p></li>
<li><p>bank 1 row 2 <code class="docutils literal notranslate"><span class="pre">IOB0</span></code>: <code class="docutils literal notranslate"><span class="pre">D[20]/A[4]</span></code></p></li>
<li><p>bank 1 row 2 <code class="docutils literal notranslate"><span class="pre">IOB1</span></code>: <code class="docutils literal notranslate"><span class="pre">D[21]/A[5]</span></code></p></li>
<li><p>bank 1 row 3 <code class="docutils literal notranslate"><span class="pre">IOB0</span></code>: <code class="docutils literal notranslate"><span class="pre">D[22]/A[6]</span></code></p></li>
<li><p>bank 1 row 3 <code class="docutils literal notranslate"><span class="pre">IOB1</span></code>: <code class="docutils literal notranslate"><span class="pre">D[23]/A[7]</span></code></p></li>
<li><p>bank 1 row 4 <code class="docutils literal notranslate"><span class="pre">IOB0</span></code>: <code class="docutils literal notranslate"><span class="pre">D[24]/A[8]</span></code></p></li>
<li><p>bank 1 row 4 <code class="docutils literal notranslate"><span class="pre">IOB1</span></code>: <code class="docutils literal notranslate"><span class="pre">D[25]/A[9]</span></code></p></li>
<li><p>bank 1 row 5 <code class="docutils literal notranslate"><span class="pre">IOB0</span></code>: <code class="docutils literal notranslate"><span class="pre">D[26]/A[10]</span></code></p></li>
<li><p>bank 1 row 5 <code class="docutils literal notranslate"><span class="pre">IOB1</span></code>: <code class="docutils literal notranslate"><span class="pre">D[27]/A[11]</span></code></p></li>
<li><p>bank 1 row 6 <code class="docutils literal notranslate"><span class="pre">IOB0</span></code>: <code class="docutils literal notranslate"><span class="pre">D[28]/A[12]</span></code></p></li>
<li><p>bank 1 row 6 <code class="docutils literal notranslate"><span class="pre">IOB1</span></code>: <code class="docutils literal notranslate"><span class="pre">D[29]/A[13]</span></code></p></li>
<li><p>bank 1 row 7 <code class="docutils literal notranslate"><span class="pre">IOB0</span></code>: <code class="docutils literal notranslate"><span class="pre">D[30]/A[14]</span></code></p></li>
<li><p>bank 1 row 7 <code class="docutils literal notranslate"><span class="pre">IOB1</span></code>: <code class="docutils literal notranslate"><span class="pre">D[31]/A[15]</span></code></p></li>
<li><p>bank 1 row 8 <code class="docutils literal notranslate"><span class="pre">IOB0</span></code>: <code class="docutils literal notranslate"><span class="pre">A[16]</span></code></p></li>
<li><p>bank 1 row 8 <code class="docutils literal notranslate"><span class="pre">IOB1</span></code>: <code class="docutils literal notranslate"><span class="pre">A[17]</span></code></p></li>
<li><p>bank 1 row 9 <code class="docutils literal notranslate"><span class="pre">IOB0</span></code>: <code class="docutils literal notranslate"><span class="pre">A[18]</span></code></p></li>
<li><p>bank 1 row 9 <code class="docutils literal notranslate"><span class="pre">IOB1</span></code>: <code class="docutils literal notranslate"><span class="pre">A[19]</span></code></p></li>
</ul>
<p>The <code class="docutils literal notranslate"><span class="pre">SYSMON</span></code> present on the device can use up to 16 IOB pairs from the left I/O column as auxiliary analog differential inputs. The <code class="docutils literal notranslate"><span class="pre">VPx</span></code> input corresponds to <code class="docutils literal notranslate"><span class="pre">IOB1</span></code> and <code class="docutils literal notranslate"><span class="pre">VNx</span></code> corresponds to <code class="docutils literal notranslate"><span class="pre">IOB0</span></code> within the same tile. The IOBs are in the following tiles, where <code class="docutils literal notranslate"><span class="pre">r</span></code> is the configuration center row:</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">VP0/VN0</span></code>: left I/O column, row <code class="docutils literal notranslate"><span class="pre">r</span> <span class="pre">-</span> <span class="pre">10</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP1/VN1</span></code>: left I/O column, row <code class="docutils literal notranslate"><span class="pre">r</span> <span class="pre">-</span> <span class="pre">9</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP2/VN2</span></code>: left I/O column, row <code class="docutils literal notranslate"><span class="pre">r</span> <span class="pre">-</span> <span class="pre">8</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP3/VN3</span></code>: left I/O column, row <code class="docutils literal notranslate"><span class="pre">r</span> <span class="pre">-</span> <span class="pre">7</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP4/VN4</span></code>: left I/O column, row <code class="docutils literal notranslate"><span class="pre">r</span> <span class="pre">-</span> <span class="pre">6</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP5/VN5</span></code>: left I/O column, row <code class="docutils literal notranslate"><span class="pre">r</span> <span class="pre">-</span> <span class="pre">4</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP6/VN6</span></code>: left I/O column, row <code class="docutils literal notranslate"><span class="pre">r</span> <span class="pre">-</span> <span class="pre">3</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP7/VN7</span></code>: left I/O column, row <code class="docutils literal notranslate"><span class="pre">r</span> <span class="pre">-</span> <span class="pre">2</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP8/VN8</span></code>: left I/O column, row <code class="docutils literal notranslate"><span class="pre">r</span> <span class="pre">-</span> <span class="pre">1</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP9/VN9</span></code>: left I/O column, row <code class="docutils literal notranslate"><span class="pre">r</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP10/VN10</span></code>: left I/O column, row <code class="docutils literal notranslate"><span class="pre">r</span> <span class="pre">+</span> <span class="pre">1</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP11/VN11</span></code>: left I/O column, row <code class="docutils literal notranslate"><span class="pre">r</span> <span class="pre">+</span> <span class="pre">2</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP12/VN12</span></code>: left I/O column, row <code class="docutils literal notranslate"><span class="pre">r</span> <span class="pre">+</span> <span class="pre">3</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP13/VN13</span></code>: left I/O column, row <code class="docutils literal notranslate"><span class="pre">r</span> <span class="pre">+</span> <span class="pre">4</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP14/VN14</span></code>: left I/O column, row <code class="docutils literal notranslate"><span class="pre">r</span> <span class="pre">+</span> <span class="pre">8</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP15/VN15</span></code>: left I/O column, row <code class="docutils literal notranslate"><span class="pre">r</span> <span class="pre">+</span> <span class="pre">9</span></code></p></li>
</ul>
</section>
<section id="bitstream">
<h2>Bitstream<a class="headerlink" href="#bitstream" title="Link to this heading"></a></h2>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="39">IO bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="38">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th><th>30</th><th>31</th><th>32</th><th>33</th><th>34</th><th>35</th><th>36</th><th>37</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-ILOGIC0:INIT_RANK3" title="~ILOGIC0:INIT_RANK3[0]">~ILOGIC0:INIT_RANK3[0]</a></td><td>-</td><td><a href="#bits-xc5v-IO-IODELAY0:DELAY_SRC" title="IODELAY0:DELAY_SRC[0]">IODELAY0:DELAY_SRC[0]</a></td><td><a href="#bits-xc5v-IO-IODELAY0:DELAY_SRC" title="IODELAY0:DELAY_SRC[3]">IODELAY0:DELAY_SRC[3]</a></td><td>-</td><td><a href="#bits-xc5v-IO-OLOGIC0:OFF_SR_SYNC" title="OLOGIC0:OFF_SR_SYNC[1]">OLOGIC0:OFF_SR_SYNC[1]</a></td><td><a href="#bits-xc5v-IO-OLOGIC0:INV.T3" title="~OLOGIC0:INV.T3">~OLOGIC0:INV.T3</a></td><td><a href="#bits-xc5v-IO-OLOGIC0:INV.T4" title="~OLOGIC0:INV.T4">~OLOGIC0:INV.T4</a></td><td>-</td><td><a href="#bits-xc5v-IO-IOB0:PDRIVE" title="IOB0:PDRIVE[1]">IOB0:PDRIVE[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-ILOGIC0:INIT_RANK1_PARTIAL" title="~ILOGIC0:INIT_RANK1_PARTIAL[0]">~ILOGIC0:INIT_RANK1_PARTIAL[0]</a></td><td><a href="#bits-xc5v-IO-ILOGIC0:INIT_RANK3" title="~ILOGIC0:INIT_RANK3[1]">~ILOGIC0:INIT_RANK3[1]</a></td><td><a href="#bits-xc5v-IO-IODELAY0:DELAY_SRC" title="IODELAY0:DELAY_SRC[1]">IODELAY0:DELAY_SRC[1]</a></td><td><a href="#bits-xc5v-IO-IOI_CLK:MUX.ICLK0" title="IOI_CLK:MUX.ICLK0[4]">IOI_CLK:MUX.ICLK0[4]</a></td><td><a href="#bits-xc5v-IO-OLOGIC0:TFF_SR_SYNC" title="OLOGIC0:TFF_SR_SYNC[0]">OLOGIC0:TFF_SR_SYNC[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-OLOGIC0:TFF_INIT" title="~OLOGIC0:TFF_INIT[2]">~OLOGIC0:TFF_INIT[2]</a></td><td>-</td><td>-</td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-ILOGIC0:INIT_BITSLIPCNT" title="~ILOGIC0:INIT_BITSLIPCNT[2]">~ILOGIC0:INIT_BITSLIPCNT[2]</a></td><td>-</td><td><a href="#bits-xc5v-IO-IOI_CLK:MUX.ICLK0" title="IOI_CLK:MUX.ICLK0[3]">IOI_CLK:MUX.ICLK0[3]</a></td><td><a href="#bits-xc5v-IO-IODELAY0:DELAYCHAIN_OSC" title="IODELAY0:DELAYCHAIN_OSC">IODELAY0:DELAYCHAIN_OSC</a></td><td><a href="#bits-xc5v-IO-OLOGIC0:INV.T1" title="~OLOGIC0:INV.T1">~OLOGIC0:INV.T1</a></td><td>-</td><td><a href="#bits-xc5v-IO-OLOGIC0:OFF_SERDES" title="OLOGIC0:OFF_SERDES[0]">OLOGIC0:OFF_SERDES[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-IOB0:NDRIVE" title="~IOB0:NDRIVE[1]">~IOB0:NDRIVE[1]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-ILOGIC0:INIT_RANK2" title="~ILOGIC0:INIT_RANK2[0]">~ILOGIC0:INIT_RANK2[0]</a></td><td><a href="#bits-xc5v-IO-IOI_CLK:MUX.ICLK0" title="IOI_CLK:MUX.ICLK0[2]">IOI_CLK:MUX.ICLK0[2]</a></td><td><a href="#bits-xc5v-IO-IODELAY0:DELAY_SRC" title="IODELAY0:DELAY_SRC[2]">IODELAY0:DELAY_SRC[2]</a></td><td><a href="#bits-xc5v-IO-IODELAY0:IDELAY_VALUE_INIT" title="IODELAY0:IDELAY_VALUE_INIT[5]">IODELAY0:IDELAY_VALUE_INIT[5]</a></td><td><a href="#bits-xc5v-IO-OLOGIC0:INV.T2" title="~OLOGIC0:INV.T2">~OLOGIC0:INV.T2</a></td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-IOB0:VR" title="IOB0:VR">IOB0:VR</a></td><td><a href="#bits-xc5v-IO-IOB0:OUTPUT_MISC" title="IOB0:OUTPUT_MISC[5]">IOB0:OUTPUT_MISC[5]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-ILOGIC0:INIT_BITSLIPCNT" title="~ILOGIC0:INIT_BITSLIPCNT[1]">~ILOGIC0:INIT_BITSLIPCNT[1]</a></td><td>-</td><td><a href="#bits-xc5v-IO-IOI_CLK:MUX.ICLK0" title="IOI_CLK:MUX.ICLK0[0]">IOI_CLK:MUX.ICLK0[0]</a></td><td><a href="#bits-xc5v-IO-IOI_CLK:MUX.ICLK0" title="IOI_CLK:MUX.ICLK0[1]">IOI_CLK:MUX.ICLK0[1]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-OLOGIC0:TFF_INIT" title="~OLOGIC0:TFF_INIT[3]">~OLOGIC0:TFF_INIT[3]</a></td><td><a href="#bits-xc5v-IO-IOB0:OUTPUT_MISC" title="IOB0:OUTPUT_MISC[4]">IOB0:OUTPUT_MISC[4]</a></td><td>-</td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-ILOGIC0:INIT_RANK2" title="~ILOGIC0:INIT_RANK2[1]">~ILOGIC0:INIT_RANK2[1]</a></td><td><a href="#bits-xc5v-IO-ILOGIC0:INIT_RANK1_PARTIAL" title="~ILOGIC0:INIT_RANK1_PARTIAL[1]">~ILOGIC0:INIT_RANK1_PARTIAL[1]</a></td><td><a href="#bits-xc5v-IO-ILOGIC0:DATA_WIDTH" title="ILOGIC0:DATA_WIDTH[0]">ILOGIC0:DATA_WIDTH[0]</a></td><td><a href="#bits-xc5v-IO-ILOGIC0:DATA_WIDTH" title="ILOGIC0:DATA_WIDTH[3]">ILOGIC0:DATA_WIDTH[3]</a></td><td><a href="#bits-xc5v-IO-IODELAY0:IDELAY_VALUE_INIT" title="IODELAY0:IDELAY_VALUE_INIT[1]">IODELAY0:IDELAY_VALUE_INIT[1]</a></td><td><a href="#bits-xc5v-IO-IODELAY0:IDELAY_TYPE" title="IODELAY0:IDELAY_TYPE[1]">IODELAY0:IDELAY_TYPE[1]</a></td><td><a href="#bits-xc5v-IO-OLOGIC0:SERDES_MODE" title="OLOGIC0:SERDES_MODE">OLOGIC0:SERDES_MODE</a></td><td><a href="#bits-xc5v-IO-OLOGIC0:OMUX" title="OLOGIC0:OMUX[1]">OLOGIC0:OMUX[1]</a></td><td><a href="#bits-xc5v-IO-IOB0:LVDS" title="IOB0:LVDS[8]">IOB0:LVDS[8]</a></td><td><a href="#bits-xc5v-IO-IOB0:DCIUPDATEMODE_ASREQUIRED" title="~IOB0:DCIUPDATEMODE_ASREQUIRED">~IOB0:DCIUPDATEMODE_ASREQUIRED</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-ILOGIC0:INV.CLKDIV" title="ILOGIC0:INV.CLKDIV">ILOGIC0:INV.CLKDIV</a></td><td>-</td><td><a href="#bits-xc5v-IO-IOI_CLK:MUX.ICLK0" title="IOI_CLK:MUX.ICLK0[5]">IOI_CLK:MUX.ICLK0[5]</a></td><td><a href="#bits-xc5v-IO-ILOGIC0:DATA_RATE" title="ILOGIC0:DATA_RATE">ILOGIC0:DATA_RATE</a></td><td>-</td><td><a href="#bits-xc5v-IO-IODELAY0:IDELAY_VALUE_INIT" title="IODELAY0:IDELAY_VALUE_INIT[3]">IODELAY0:IDELAY_VALUE_INIT[3]</a></td><td><a href="#bits-xc5v-IO-OLOGIC0:OMUX" title="OLOGIC0:OMUX[2]">OLOGIC0:OMUX[2]</a></td><td><a href="#bits-xc5v-IO-OLOGIC0:OFF_SERDES" title="OLOGIC0:OFF_SERDES[2]">OLOGIC0:OFF_SERDES[2]</a></td><td><a href="#bits-xc5v-IO-IOB0:NDRIVE" title="IOB0:NDRIVE[3]">IOB0:NDRIVE[3]</a></td><td>-</td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-ILOGIC0:INIT_RANK3" title="~ILOGIC0:INIT_RANK3[2]">~ILOGIC0:INIT_RANK3[2]</a></td><td><a href="#bits-xc5v-IO-OLOGIC0:MUX.CLK" title="OLOGIC0:MUX.CLK[0]">OLOGIC0:MUX.CLK[0]</a></td><td><a href="#bits-xc5v-IO-ILOGIC0:DATA_WIDTH" title="ILOGIC0:DATA_WIDTH[1]">ILOGIC0:DATA_WIDTH[1]</a></td><td><a href="#bits-xc5v-IO-IODELAY0:ODELAY_VALUE" title="IODELAY0:ODELAY_VALUE[0]">IODELAY0:ODELAY_VALUE[0]</a></td><td><a href="#bits-xc5v-IO-IODELAY0:IDELAY_TYPE" title="IODELAY0:IDELAY_TYPE[0]">IODELAY0:IDELAY_TYPE[0]</a></td><td><a href="#bits-xc5v-IO-OLOGIC0:TFF_INIT" title="~OLOGIC0:TFF_INIT[0]">~OLOGIC0:TFF_INIT[0]</a></td><td>-</td><td><a href="#bits-xc5v-IO-IOB0:OUTPUT_DELAY" title="IOB0:OUTPUT_DELAY">IOB0:OUTPUT_DELAY</a></td><td><a href="#bits-xc5v-IO-IOB0:DCI_MODE" title="IOB0:DCI_MODE[0]">IOB0:DCI_MODE[0]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-ILOGIC0:INIT_RANK1_PARTIAL" title="~ILOGIC0:INIT_RANK1_PARTIAL[2]">~ILOGIC0:INIT_RANK1_PARTIAL[2]</a></td><td><a href="#bits-xc5v-IO-ILOGIC0:INIT_BITSLIPCNT" title="~ILOGIC0:INIT_BITSLIPCNT[0]">~ILOGIC0:INIT_BITSLIPCNT[0]</a></td><td><a href="#bits-xc5v-IO-IODELAY0:INV.DATAIN" title="~IODELAY0:INV.DATAIN">~IODELAY0:INV.DATAIN</a></td><td><a href="#bits-xc5v-IO-ILOGIC0:DATA_WIDTH" title="ILOGIC0:DATA_WIDTH[2]">ILOGIC0:DATA_WIDTH[2]</a></td><td><a href="#bits-xc5v-IO-IODELAY0:ENABLE" title="~IODELAY0:ENABLE[0]">~IODELAY0:ENABLE[0]</a></td><td><a href="#bits-xc5v-IO-OLOGIC0:OFF_INIT_SERDES" title="~OLOGIC0:OFF_INIT_SERDES[1]">~OLOGIC0:OFF_INIT_SERDES[1]</a></td><td><a href="#bits-xc5v-IO-OLOGIC0:TFF_INIT" title="~OLOGIC0:TFF_INIT[1]">~OLOGIC0:TFF_INIT[1]</a></td><td>-</td><td><a href="#bits-xc5v-IO-IOB0:DCI_MODE" title="IOB0:DCI_MODE[1]">IOB0:DCI_MODE[1]</a></td><td><a href="#bits-xc5v-IO-IOB0:DCI_MODE" title="IOB0:DCI_MODE[2]">IOB0:DCI_MODE[2]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-OLOGIC0:MUX.CLK" title="OLOGIC0:MUX.CLK[6]">OLOGIC0:MUX.CLK[6]</a></td><td><a href="#bits-xc5v-IO-OLOGIC0:MUX.CLK" title="OLOGIC0:MUX.CLK[7]">OLOGIC0:MUX.CLK[7]</a></td><td>-</td><td><a href="#bits-xc5v-IO-IODELAY0:LEGIDELAY" title="~IODELAY0:LEGIDELAY">~IODELAY0:LEGIDELAY</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-IOB0:PDRIVE" title="~IOB0:PDRIVE[3]">~IOB0:PDRIVE[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-ILOGIC0:INIT_RANK2" title="~ILOGIC0:INIT_RANK2[3]">~ILOGIC0:INIT_RANK2[3]</a></td><td>-</td><td><a href="#bits-xc5v-IO-OLOGIC0:MUX.CLK" title="OLOGIC0:MUX.CLK[5]">OLOGIC0:MUX.CLK[5]</a></td><td><a href="#bits-xc5v-IO-OLOGIC0:MUX.CLK" title="OLOGIC0:MUX.CLK[1]">OLOGIC0:MUX.CLK[1]</a></td><td><a href="#bits-xc5v-IO-IODELAY0:IDELAY_VALUE_INIT" title="IODELAY0:IDELAY_VALUE_INIT[2]">IODELAY0:IDELAY_VALUE_INIT[2]</a></td><td>-</td><td><a href="#bits-xc5v-IO-OLOGIC0:TFF23_SRVAL" title="~OLOGIC0:TFF23_SRVAL[0]">~OLOGIC0:TFF23_SRVAL[0]</a></td><td><a href="#bits-xc5v-IO-OLOGIC0:TFF23_SRVAL" title="~OLOGIC0:TFF23_SRVAL[1]">~OLOGIC0:TFF23_SRVAL[1]</a></td><td><a href="#bits-xc5v-IO-IOB0:NDRIVE" title="~IOB0:NDRIVE[0]">~IOB0:NDRIVE[0]</a></td><td><a href="#bits-xc5v-IO-IOB0:PDRIVE" title="IOB0:PDRIVE[4]">IOB0:PDRIVE[4]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-ILOGIC0:INIT_RANK2" title="~ILOGIC0:INIT_RANK2[2]">~ILOGIC0:INIT_RANK2[2]</a></td><td><a href="#bits-xc5v-IO-ILOGIC0:INIT_RANK1_PARTIAL" title="~ILOGIC0:INIT_RANK1_PARTIAL[3]">~ILOGIC0:INIT_RANK1_PARTIAL[3]</a></td><td><a href="#bits-xc5v-IO-OLOGIC0:MUX.CLK" title="OLOGIC0:MUX.CLK[4]">OLOGIC0:MUX.CLK[4]</a></td><td><a href="#bits-xc5v-IO-IOI_CLK:MUX.ICLK0" title="IOI_CLK:MUX.ICLK0[7]">IOI_CLK:MUX.ICLK0[7]</a></td><td>-</td><td><a href="#bits-xc5v-IO-OLOGIC0:OFF_INIT_SERDES" title="~OLOGIC0:OFF_INIT_SERDES[2]">~OLOGIC0:OFF_INIT_SERDES[2]</a></td><td><a href="#bits-xc5v-IO-OLOGIC0:OFF_SERDES" title="OLOGIC0:OFF_SERDES[1]">OLOGIC0:OFF_SERDES[1]</a></td><td><a href="#bits-xc5v-IO-OLOGIC0:TMUX" title="OLOGIC0:TMUX[0]">OLOGIC0:TMUX[0]</a></td><td><a href="#bits-xc5v-IO-IOB0:NDRIVE" title="IOB0:NDRIVE[4]">IOB0:NDRIVE[4]</a></td><td><a href="#bits-xc5v-IO-IOB0:LVDS" title="IOB0:LVDS[0]">IOB0:LVDS[0]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-ILOGIC0:INIT_CE" title="~ILOGIC0:INIT_CE[1]">~ILOGIC0:INIT_CE[1]</a></td><td><a href="#bits-xc5v-IO-ILOGIC0:BITSLIP_ENABLE" title="ILOGIC0:BITSLIP_ENABLE[2]">ILOGIC0:BITSLIP_ENABLE[2]</a></td><td><a href="#bits-xc5v-IO-ILOGIC0:INV.OCLK1" title="ILOGIC0:INV.OCLK1">ILOGIC0:INV.OCLK1</a></td><td><a href="#bits-xc5v-IO-OLOGIC0:MUX.CLK" title="OLOGIC0:MUX.CLK[3]">OLOGIC0:MUX.CLK[3]</a></td><td><a href="#bits-xc5v-IO-IODELAY0:IDELAY_VALUE_CUR" title="~IODELAY0:IDELAY_VALUE_CUR[5]">~IODELAY0:IDELAY_VALUE_CUR[5]</a></td><td>-</td><td><a href="#bits-xc5v-IO-OLOGIC0:OFF_SR_SYNC" title="OLOGIC0:OFF_SR_SYNC[2]">OLOGIC0:OFF_SR_SYNC[2]</a></td><td><a href="#bits-xc5v-IO-OLOGIC0:TFF1_SRVAL" title="~OLOGIC0:TFF1_SRVAL">~OLOGIC0:TFF1_SRVAL</a></td><td><a href="#bits-xc5v-IO-IOB0:DCI_T" title="IOB0:DCI_T">IOB0:DCI_T</a></td><td>-</td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-ILOGIC0:INIT_CE" title="~ILOGIC0:INIT_CE[0]">~ILOGIC0:INIT_CE[0]</a></td><td><a href="#bits-xc5v-IO-ILOGIC0:READBACK_I" title="ILOGIC0:READBACK_I">ILOGIC0:READBACK_I</a></td><td><a href="#bits-xc5v-IO-OLOGIC0:MUX.CLK" title="OLOGIC0:MUX.CLK[2]">OLOGIC0:MUX.CLK[2]</a></td><td><a href="#bits-xc5v-IO-OLOGIC0:MUX.CLKDIV" title="OLOGIC0:MUX.CLKDIV[6]">OLOGIC0:MUX.CLKDIV[6]</a></td><td><a href="#bits-xc5v-IO-OLOGIC0:OFF_INIT_SERDES" title="~OLOGIC0:OFF_INIT_SERDES[0]">~OLOGIC0:OFF_INIT_SERDES[0]</a></td><td><a href="#bits-xc5v-IO-IODELAY0:ODELAY_VALUE" title="IODELAY0:ODELAY_VALUE[5]">IODELAY0:ODELAY_VALUE[5]</a></td><td><a href="#bits-xc5v-IO-OLOGIC0:INV.CLKDIV" title="OLOGIC0:INV.CLKDIV">OLOGIC0:INV.CLKDIV</a></td><td><a href="#bits-xc5v-IO-OLOGIC0:OFF_SERDES" title="OLOGIC0:OFF_SERDES[3]">OLOGIC0:OFF_SERDES[3]</a></td><td><a href="#bits-xc5v-IO-IOB0:LVDS" title="IOB0:LVDS[1]">IOB0:LVDS[1]</a></td><td><a href="#bits-xc5v-IO-IOB0:PDRIVE" title="IOB0:PDRIVE[2]">IOB0:PDRIVE[2]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-ILOGIC0:INIT_RANK3" title="~ILOGIC0:INIT_RANK3[3]">~ILOGIC0:INIT_RANK3[3]</a></td><td><a href="#bits-xc5v-IO-ILOGIC0:INIT_RANK1_PARTIAL" title="~ILOGIC0:INIT_RANK1_PARTIAL[4]">~ILOGIC0:INIT_RANK1_PARTIAL[4]</a></td><td><a href="#bits-xc5v-IO-ILOGIC0:INV.OCLK2" title="ILOGIC0:INV.OCLK2">ILOGIC0:INV.OCLK2</a></td><td><a href="#bits-xc5v-IO-IOI_CLK:MUX.ICLK0" title="IOI_CLK:MUX.ICLK0[8]">IOI_CLK:MUX.ICLK0[8]</a></td><td><a href="#bits-xc5v-IO-IODELAY0:HIGH_PERFORMANCE_MODE" title="IODELAY0:HIGH_PERFORMANCE_MODE">IODELAY0:HIGH_PERFORMANCE_MODE</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-IOB0:PDRIVE" title="~IOB0:PDRIVE[0]">~IOB0:PDRIVE[0]</a></td><td><a href="#bits-xc5v-IO-IOB0:NDRIVE" title="~IOB0:NDRIVE[2]">~IOB0:NDRIVE[2]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-OLOGIC0:MISR_RESET" title="OLOGIC0:MISR_RESET">OLOGIC0:MISR_RESET</a></td><td><a href="#bits-xc5v-IO-ILOGIC0:BITSLIP_ENABLE" title="ILOGIC0:BITSLIP_ENABLE[3]">ILOGIC0:BITSLIP_ENABLE[3]</a></td><td><a href="#bits-xc5v-IO-OLOGIC0:MUX.CLK" title="OLOGIC0:MUX.CLK[8]">OLOGIC0:MUX.CLK[8]</a></td><td><a href="#bits-xc5v-IO-ILOGIC0:SERDES_MODE" title="ILOGIC0:SERDES_MODE">ILOGIC0:SERDES_MODE</a></td><td><a href="#bits-xc5v-IO-OLOGIC0:OFF_INIT" title="~OLOGIC0:OFF_INIT[0]">~OLOGIC0:OFF_INIT[0]</a></td><td><a href="#bits-xc5v-IO-IODELAY0:ODELAY_VALUE" title="IODELAY0:ODELAY_VALUE[1]">IODELAY0:ODELAY_VALUE[1]</a></td><td><a href="#bits-xc5v-IO-OLOGIC0:TFF_REV_USED" title="OLOGIC0:TFF_REV_USED">OLOGIC0:TFF_REV_USED</a></td><td><a href="#bits-xc5v-IO-OLOGIC0:TFF_SR_USED" title="OLOGIC0:TFF_SR_USED">OLOGIC0:TFF_SR_USED</a></td><td><a href="#bits-xc5v-IO-IOB0:PULL" title="IOB0:PULL[1]">IOB0:PULL[1]</a></td><td><a href="#bits-xc5v-IO-IOB0:LVDS" title="IOB0:LVDS[2]">IOB0:LVDS[2]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-OLOGIC0:MISR_ENABLE" title="OLOGIC0:MISR_ENABLE">OLOGIC0:MISR_ENABLE</a></td><td><a href="#bits-xc5v-IO-OLOGIC0:MISR_CLK_SELECT" title="OLOGIC0:MISR_CLK_SELECT[1]">OLOGIC0:MISR_CLK_SELECT[1]</a></td><td><a href="#bits-xc5v-IO-ILOGIC0:TSBYPASS_MUX" title="ILOGIC0:TSBYPASS_MUX">ILOGIC0:TSBYPASS_MUX</a></td><td><a href="#bits-xc5v-IO-ILOGIC0:BITSLIP_ENABLE" title="ILOGIC0:BITSLIP_ENABLE[6]">ILOGIC0:BITSLIP_ENABLE[6]</a></td><td><a href="#bits-xc5v-IO-IODELAY0:IDELAY_VALUE_CUR" title="~IODELAY0:IDELAY_VALUE_CUR[4]">~IODELAY0:IDELAY_VALUE_CUR[4]</a></td><td><a href="#bits-xc5v-IO-IODELAY0:ENABLE" title="~IODELAY0:ENABLE[3]">~IODELAY0:ENABLE[3]</a></td><td><a href="#bits-xc5v-IO-OLOGIC0:TMUX" title="OLOGIC0:TMUX[3]">OLOGIC0:TMUX[3]</a></td><td><a href="#bits-xc5v-IO-OLOGIC0:TFF_INIT" title="~OLOGIC0:TFF_INIT[4]">~OLOGIC0:TFF_INIT[4]</a></td><td><a href="#bits-xc5v-IO-IOB0:PULL" title="IOB0:PULL[0]">IOB0:PULL[0]</a></td><td><a href="#bits-xc5v-IO-IOB0:DCI_MISC" title="IOB0:DCI_MISC[0]">IOB0:DCI_MISC[0]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-OLOGIC0:MISR_CLK_SELECT" title="OLOGIC0:MISR_CLK_SELECT[0]">OLOGIC0:MISR_CLK_SELECT[0]</a></td><td><a href="#bits-xc5v-IO-ILOGIC0:INIT_RANK2" title="~ILOGIC0:INIT_RANK2[4]">~ILOGIC0:INIT_RANK2[4]</a></td><td><a href="#bits-xc5v-IO-ILOGIC0:IFF_TSBYPASS_ENABLE" title="ILOGIC0:IFF_TSBYPASS_ENABLE">ILOGIC0:IFF_TSBYPASS_ENABLE</a></td><td><a href="#bits-xc5v-IO-ILOGIC0:IFF_DELAY_ENABLE" title="ILOGIC0:IFF_DELAY_ENABLE">ILOGIC0:IFF_DELAY_ENABLE</a></td><td><a href="#bits-xc5v-IO-IODELAY0:IDELAY_VALUE_INIT" title="IODELAY0:IDELAY_VALUE_INIT[4]">IODELAY0:IDELAY_VALUE_INIT[4]</a></td><td><a href="#bits-xc5v-IO-IODELAY0:ODELAY_VALUE" title="IODELAY0:ODELAY_VALUE[4]">IODELAY0:ODELAY_VALUE[4]</a></td><td><a href="#bits-xc5v-IO-OLOGIC0:TMUX" title="OLOGIC0:TMUX[2]">OLOGIC0:TMUX[2]</a></td><td><a href="#bits-xc5v-IO-OLOGIC0:TMUX" title="OLOGIC0:TMUX[1]">OLOGIC0:TMUX[1]</a></td><td><a href="#bits-xc5v-IO-IOB0:LVDS" title="IOB0:LVDS[3]">IOB0:LVDS[3]</a></td><td><a href="#bits-xc5v-IO-IOB0:PSLEW" title="IOB0:PSLEW[0]">IOB0:PSLEW[0]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-ILOGIC0:BITSLIP_ENABLE" title="ILOGIC0:BITSLIP_ENABLE[0]">ILOGIC0:BITSLIP_ENABLE[0]</a></td><td><a href="#bits-xc5v-IO-OLOGIC0:MISR_ENABLE_FDBK" title="OLOGIC0:MISR_ENABLE_FDBK">OLOGIC0:MISR_ENABLE_FDBK</a></td><td><a href="#bits-xc5v-IO-OLOGIC0:MUX.CLKDIV" title="OLOGIC0:MUX.CLKDIV[7]">OLOGIC0:MUX.CLKDIV[7]</a></td><td><a href="#bits-xc5v-IO-IOI_CLK:MUX.ICLK0" title="IOI_CLK:MUX.ICLK0[6]">IOI_CLK:MUX.ICLK0[6]</a></td><td><a href="#bits-xc5v-IO-IODELAY0:ENABLE" title="~IODELAY0:ENABLE[1]">~IODELAY0:ENABLE[1]</a></td><td><a href="#bits-xc5v-IO-OLOGIC0:OFF_INIT" title="~OLOGIC0:OFF_INIT[1]">~OLOGIC0:OFF_INIT[1]</a></td><td>-</td><td><a href="#bits-xc5v-IO-OLOGIC0:TMUX" title="OLOGIC0:TMUX[4]">OLOGIC0:TMUX[4]</a></td><td><a href="#bits-xc5v-IO-IOB0:LVDS" title="IOB0:LVDS[4]">IOB0:LVDS[4]</a></td><td><a href="#bits-xc5v-IO-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[0]">IOB0:IBUF_MODE[0]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-ILOGIC0:INIT_RANK2" title="~ILOGIC0:INIT_RANK2[5]">~ILOGIC0:INIT_RANK2[5]</a></td><td><a href="#bits-xc5v-IO-ILOGIC0:BITSLIP_SYNC" title="ILOGIC0:BITSLIP_SYNC">ILOGIC0:BITSLIP_SYNC</a></td><td><a href="#bits-xc5v-IO-OLOGIC0:MUX.CLKDIV" title="OLOGIC0:MUX.CLKDIV[0]">OLOGIC0:MUX.CLKDIV[0]</a></td><td><a href="#bits-xc5v-IO-OLOGIC0:MUX.CLKDIV" title="OLOGIC0:MUX.CLKDIV[1]">OLOGIC0:MUX.CLKDIV[1]</a></td><td><a href="#bits-xc5v-IO-IODELAY0:IDELAY_VALUE_CUR" title="~IODELAY0:IDELAY_VALUE_CUR[3]">~IODELAY0:IDELAY_VALUE_CUR[3]</a></td><td>-</td><td><a href="#bits-xc5v-IO-OLOGIC0:TFF_SR_SYNC" title="OLOGIC0:TFF_SR_SYNC[1]">OLOGIC0:TFF_SR_SYNC[1]</a></td><td><a href="#bits-xc5v-IO-OLOGIC0:TRISTATE_WIDTH" title="OLOGIC0:TRISTATE_WIDTH">OLOGIC0:TRISTATE_WIDTH</a></td><td><a href="#bits-xc5v-IO-IOB0:OUTPUT_ENABLE" title="IOB0:OUTPUT_ENABLE[0]">IOB0:OUTPUT_ENABLE[0]</a></td><td><a href="#bits-xc5v-IO-IOB0:PULL" title="IOB0:PULL[2]">IOB0:PULL[2]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-ILOGIC0:MUX.CLKB" title="ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB</a></td><td><a href="#bits-xc5v-IO-ILOGIC0:IFF2_INIT" title="~ILOGIC0:IFF2_INIT">~ILOGIC0:IFF2_INIT</a></td><td><a href="#bits-xc5v-IO-OLOGIC0:MUX.CLKDIV" title="OLOGIC0:MUX.CLKDIV[2]">OLOGIC0:MUX.CLKDIV[2]</a></td><td><a href="#bits-xc5v-IO-ILOGIC0:IFF_LATCH" title="~ILOGIC0:IFF_LATCH">~ILOGIC0:IFF_LATCH</a></td><td><a href="#bits-xc5v-IO-IODELAY0:ENABLE" title="~IODELAY0:ENABLE[2]">~IODELAY0:ENABLE[2]</a></td><td><a href="#bits-xc5v-IO-OLOGIC0:OFF_INIT" title="~OLOGIC0:OFF_INIT[2]">~OLOGIC0:OFF_INIT[2]</a></td><td><a href="#bits-xc5v-IO-OLOGIC0:INV.D4" title="OLOGIC0:INV.D4">OLOGIC0:INV.D4</a></td><td><a href="#bits-xc5v-IO-OLOGIC0:SERDES" title="OLOGIC0:SERDES">OLOGIC0:SERDES</a></td><td><a href="#bits-xc5v-IO-IOB0:OUTPUT_MISC" title="IOB0:OUTPUT_MISC[3]">IOB0:OUTPUT_MISC[3]</a></td><td><a href="#bits-xc5v-IO-IOB0:NSLEW" title="IOB0:NSLEW[5]">IOB0:NSLEW[5]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-ILOGIC0:MUX.CLK" title="ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK</a></td><td><a href="#bits-xc5v-IO-ILOGIC0:INIT_RANK3" title="~ILOGIC0:INIT_RANK3[4]">~ILOGIC0:INIT_RANK3[4]</a></td><td><a href="#bits-xc5v-IO-OLOGIC0:MUX.CLKDIV" title="OLOGIC0:MUX.CLKDIV[3]">OLOGIC0:MUX.CLKDIV[3]</a></td><td><a href="#bits-xc5v-IO-OLOGIC0:MUX.CLKDIV" title="OLOGIC0:MUX.CLKDIV[4]">OLOGIC0:MUX.CLKDIV[4]</a></td><td><a href="#bits-xc5v-IO-IODELAY0:IDELAY_VALUE_INIT" title="IODELAY0:IDELAY_VALUE_INIT[0]">IODELAY0:IDELAY_VALUE_INIT[0]</a></td><td><a href="#bits-xc5v-IO-IODELAY0:ODELAY_VALUE" title="IODELAY0:ODELAY_VALUE[3]">IODELAY0:ODELAY_VALUE[3]</a></td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-IOB0:LVDS" title="IOB0:LVDS[5]">IOB0:LVDS[5]</a></td><td><a href="#bits-xc5v-IO-IOB0:LVDS" title="IOB0:LVDS[6]">IOB0:LVDS[6]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-ILOGIC0:BITSLIP_ENABLE" title="ILOGIC0:BITSLIP_ENABLE[1]">ILOGIC0:BITSLIP_ENABLE[1]</a></td><td><a href="#bits-xc5v-IO-ILOGIC0:IFF2_SRVAL" title="~ILOGIC0:IFF2_SRVAL">~ILOGIC0:IFF2_SRVAL</a></td><td><a href="#bits-xc5v-IO-ILOGIC0:NUM_CE" title="ILOGIC0:NUM_CE">ILOGIC0:NUM_CE</a></td><td>-</td><td><a href="#bits-xc5v-IO-IODELAY0:IDELAY_VALUE_CUR" title="~IODELAY0:IDELAY_VALUE_CUR[2]">~IODELAY0:IDELAY_VALUE_CUR[2]</a></td><td><a href="#bits-xc5v-IO-IODELAY0:ODELAY_VALUE" title="IODELAY0:ODELAY_VALUE[2]">IODELAY0:ODELAY_VALUE[2]</a></td><td>-</td><td><a href="#bits-xc5v-IO-OLOGIC0:OFF_INIT" title="~OLOGIC0:OFF_INIT[3]">~OLOGIC0:OFF_INIT[3]</a></td><td><a href="#bits-xc5v-IO-IOB0:OUTPUT_ENABLE" title="IOB0:OUTPUT_ENABLE[1]">IOB0:OUTPUT_ENABLE[1]</a></td><td><a href="#bits-xc5v-IO-IOB0:LVDS" title="IOB0:LVDS[7]">IOB0:LVDS[7]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-ILOGIC0:SERDES" title="ILOGIC0:SERDES">ILOGIC0:SERDES</a></td><td>-</td><td><a href="#bits-xc5v-IO-OLOGIC0:MUX.CLKDIV" title="OLOGIC0:MUX.CLKDIV[5]">OLOGIC0:MUX.CLKDIV[5]</a></td><td><a href="#bits-xc5v-IO-IOB0:INV.I" title="~IOB0:INV.I">~IOB0:INV.I</a></td><td><a href="#bits-xc5v-IO-OLOGIC0:INV.D2" title="OLOGIC0:INV.D2">OLOGIC0:INV.D2</a></td><td><a href="#bits-xc5v-IO-OLOGIC0:INIT_LOADCNT" title="~OLOGIC0:INIT_LOADCNT[2]">~OLOGIC0:INIT_LOADCNT[2]</a></td><td><a href="#bits-xc5v-IO-OLOGIC0:INV.D5" title="OLOGIC0:INV.D5">OLOGIC0:INV.D5</a></td><td><a href="#bits-xc5v-IO-OLOGIC0:INV.D3" title="OLOGIC0:INV.D3">OLOGIC0:INV.D3</a></td><td><a href="#bits-xc5v-IO-IOB0:PSLEW" title="IOB0:PSLEW[1]">IOB0:PSLEW[1]</a></td><td><a href="#bits-xc5v-IO-IOB0:PSLEW" title="IOB0:PSLEW[2]">IOB0:PSLEW[2]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-ILOGIC0:IFF1_SRVAL" title="~ILOGIC0:IFF1_SRVAL">~ILOGIC0:IFF1_SRVAL</a></td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-ILOGIC0:IFF_SR_SYNC" title="ILOGIC0:IFF_SR_SYNC">ILOGIC0:IFF_SR_SYNC</a></td><td><a href="#bits-xc5v-IO-OLOGIC0:INV.D1" title="OLOGIC0:INV.D1">OLOGIC0:INV.D1</a></td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-OLOGIC0:INIT_LOADCNT" title="~OLOGIC0:INIT_LOADCNT[0]">~OLOGIC0:INIT_LOADCNT[0]</a></td><td><a href="#bits-xc5v-IO-IOB0:OUTPUT_MISC" title="IOB0:OUTPUT_MISC[0]">IOB0:OUTPUT_MISC[0]</a></td><td><a href="#bits-xc5v-IO-IOB0:OUTPUT_MISC" title="IOB0:OUTPUT_MISC[1]">IOB0:OUTPUT_MISC[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-ILOGIC0:IFF_REV_USED" title="ILOGIC0:IFF_REV_USED">ILOGIC0:IFF_REV_USED</a></td><td><a href="#bits-xc5v-IO-ILOGIC0:INTERFACE_TYPE" title="ILOGIC0:INTERFACE_TYPE">ILOGIC0:INTERFACE_TYPE</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-OLOGIC0:INV.D6" title="OLOGIC0:INV.D6">OLOGIC0:INV.D6</a></td><td><a href="#bits-xc5v-IO-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[1]">IOB0:IBUF_MODE[1]</a></td><td><a href="#bits-xc5v-IO-IOB0:OUTPUT_MISC" title="IOB0:OUTPUT_MISC[2]">IOB0:OUTPUT_MISC[2]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-ILOGIC0:IFF1_INIT" title="~ILOGIC0:IFF1_INIT">~ILOGIC0:IFF1_INIT</a></td><td><a href="#bits-xc5v-IO-ILOGIC0:BITSLIP_ENABLE" title="ILOGIC0:BITSLIP_ENABLE[4]">ILOGIC0:BITSLIP_ENABLE[4]</a></td><td>-</td><td><a href="#bits-xc5v-IO-ILOGIC0:IFF_SR_USED" title="ILOGIC0:IFF_SR_USED">ILOGIC0:IFF_SR_USED</a></td><td><a href="#bits-xc5v-IO-OLOGIC0:OFF_SR_SYNC" title="OLOGIC0:OFF_SR_SYNC[0]">OLOGIC0:OFF_SR_SYNC[0]</a></td><td><a href="#bits-xc5v-IO-OLOGIC0:DATA_WIDTH" title="OLOGIC0:DATA_WIDTH[0]">OLOGIC0:DATA_WIDTH[0]</a></td><td><a href="#bits-xc5v-IO-OLOGIC0:OFF_REV_USED" title="OLOGIC0:OFF_REV_USED">OLOGIC0:OFF_REV_USED</a></td><td><a href="#bits-xc5v-IO-OLOGIC0:OFF_SR_SYNC" title="OLOGIC0:OFF_SR_SYNC[3]">OLOGIC0:OFF_SR_SYNC[3]</a></td><td><a href="#bits-xc5v-IO-IOB0:NSLEW" title="IOB0:NSLEW[4]">IOB0:NSLEW[4]</a></td><td><a href="#bits-xc5v-IO-IOB0:DCI_MISC" title="IOB0:DCI_MISC[1]">IOB0:DCI_MISC[1]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-ILOGIC0:IFF3_INIT" title="~ILOGIC0:IFF3_INIT">~ILOGIC0:IFF3_INIT</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-OLOGIC0:DATA_WIDTH" title="OLOGIC0:DATA_WIDTH[2]">OLOGIC0:DATA_WIDTH[2]</a></td><td><a href="#bits-xc5v-IO-OLOGIC0:DATA_WIDTH" title="OLOGIC0:DATA_WIDTH[1]">OLOGIC0:DATA_WIDTH[1]</a></td><td><a href="#bits-xc5v-IO-OLOGIC0:OFF_SR_USED" title="OLOGIC0:OFF_SR_USED">OLOGIC0:OFF_SR_USED</a></td><td><a href="#bits-xc5v-IO-OLOGIC0:INIT_LOADCNT" title="~OLOGIC0:INIT_LOADCNT[1]">~OLOGIC0:INIT_LOADCNT[1]</a></td><td><a href="#bits-xc5v-IO-IOB0:NSLEW" title="IOB0:NSLEW[1]">IOB0:NSLEW[1]</a></td><td><a href="#bits-xc5v-IO-IOB0:PSLEW" title="IOB0:PSLEW[5]">IOB0:PSLEW[5]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-ILOGIC0:INIT_RANK3" title="~ILOGIC0:INIT_RANK3[5]">~ILOGIC0:INIT_RANK3[5]</a></td><td><a href="#bits-xc5v-IO-ILOGIC0:IFF3_SRVAL" title="~ILOGIC0:IFF3_SRVAL">~ILOGIC0:IFF3_SRVAL</a></td><td>-</td><td><a href="#bits-xc5v-IO-IOI_CLK:INV.ICLK0" title="~IOI_CLK:INV.ICLK0[2]">~IOI_CLK:INV.ICLK0[2]</a></td><td><a href="#bits-xc5v-IO-OLOGIC0:DATA_WIDTH" title="OLOGIC0:DATA_WIDTH[3]">OLOGIC0:DATA_WIDTH[3]</a></td><td><a href="#bits-xc5v-IO-IODELAY0:IDELAY_VALUE_CUR" title="~IODELAY0:IDELAY_VALUE_CUR[0]">~IODELAY0:IDELAY_VALUE_CUR[0]</a></td><td><a href="#bits-xc5v-IO-OLOGIC0:DATA_WIDTH" title="OLOGIC0:DATA_WIDTH[5]">OLOGIC0:DATA_WIDTH[5]</a></td><td><a href="#bits-xc5v-IO-OLOGIC0:DATA_WIDTH" title="OLOGIC0:DATA_WIDTH[4]">OLOGIC0:DATA_WIDTH[4]</a></td><td>-</td><td><a href="#bits-xc5v-IO-IOB0:NSLEW" title="IOB0:NSLEW[3]">IOB0:NSLEW[3]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-ILOGIC0:IFF4_SRVAL" title="~ILOGIC0:IFF4_SRVAL">~ILOGIC0:IFF4_SRVAL</a></td><td><a href="#bits-xc5v-IO-ILOGIC0:INIT_BITSLIPCNT" title="~ILOGIC0:INIT_BITSLIPCNT[3]">~ILOGIC0:INIT_BITSLIPCNT[3]</a></td><td><a href="#bits-xc5v-IO-IOI_CLK:INV.ICLK0" title="~IOI_CLK:INV.ICLK0[0]">~IOI_CLK:INV.ICLK0[0]</a></td><td>-</td><td><a href="#bits-xc5v-IO-OLOGIC0:DATA_WIDTH" title="OLOGIC0:DATA_WIDTH[6]">OLOGIC0:DATA_WIDTH[6]</a></td><td><a href="#bits-xc5v-IO-OLOGIC0:INIT_LOADCNT" title="~OLOGIC0:INIT_LOADCNT[3]">~OLOGIC0:INIT_LOADCNT[3]</a></td><td><a href="#bits-xc5v-IO-OLOGIC0:OMUX" title="OLOGIC0:OMUX[3]">OLOGIC0:OMUX[3]</a></td><td><a href="#bits-xc5v-IO-OLOGIC0:OMUX" title="OLOGIC0:OMUX[4]">OLOGIC0:OMUX[4]</a></td><td><a href="#bits-xc5v-IO-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[2]">IOB0:IBUF_MODE[2]</a></td><td><a href="#bits-xc5v-IO-IOB0:PSLEW" title="IOB0:PSLEW[4]">IOB0:PSLEW[4]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-ILOGIC0:DDR_CLK_EDGE" title="ILOGIC0:DDR_CLK_EDGE[1]">ILOGIC0:DDR_CLK_EDGE[1]</a></td><td><a href="#bits-xc5v-IO-ILOGIC0:BITSLIP_ENABLE" title="ILOGIC0:BITSLIP_ENABLE[5]">ILOGIC0:BITSLIP_ENABLE[5]</a></td><td><a href="#bits-xc5v-IO-IOI_CLK:INV.ICLK0" title="~IOI_CLK:INV.ICLK0[1]">~IOI_CLK:INV.ICLK0[1]</a></td><td>-</td><td><a href="#bits-xc5v-IO-OLOGIC0:DATA_WIDTH" title="OLOGIC0:DATA_WIDTH[7]">OLOGIC0:DATA_WIDTH[7]</a></td><td><a href="#bits-xc5v-IO-OLOGIC0:INV.CLK2" title="~OLOGIC0:INV.CLK2">~OLOGIC0:INV.CLK2</a></td><td><a href="#bits-xc5v-IO-OLOGIC0:OFF_SRVAL" title="~OLOGIC0:OFF_SRVAL[0]">~OLOGIC0:OFF_SRVAL[0]</a></td><td><a href="#bits-xc5v-IO-OLOGIC0:OMUX" title="OLOGIC0:OMUX[0]">OLOGIC0:OMUX[0]</a></td><td><a href="#bits-xc5v-IO-IOB0:VREF_SYSMON" title="IOB0:VREF_SYSMON">IOB0:VREF_SYSMON</a></td><td><a href="#bits-xc5v-IO-IOB0:PSLEW" title="IOB0:PSLEW[3]">IOB0:PSLEW[3]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-ILOGIC0:IFF4_INIT" title="~ILOGIC0:IFF4_INIT">~ILOGIC0:IFF4_INIT</a></td><td><a href="#bits-xc5v-IO-ILOGIC0:DDR_CLK_EDGE" title="ILOGIC0:DDR_CLK_EDGE[0]">ILOGIC0:DDR_CLK_EDGE[0]</a></td><td><a href="#bits-xc5v-IO-ILOGIC0:I_DELAY_ENABLE" title="ILOGIC0:I_DELAY_ENABLE">ILOGIC0:I_DELAY_ENABLE</a></td><td><a href="#bits-xc5v-IO-ILOGIC0:I_TSBYPASS_ENABLE" title="ILOGIC0:I_TSBYPASS_ENABLE">ILOGIC0:I_TSBYPASS_ENABLE</a></td><td><a href="#bits-xc5v-IO-IODELAY0:IDELAY_VALUE_CUR" title="~IODELAY0:IDELAY_VALUE_CUR[1]">~IODELAY0:IDELAY_VALUE_CUR[1]</a></td><td><a href="#bits-xc5v-IO-OLOGIC0:INV.CLK1" title="~OLOGIC0:INV.CLK1">~OLOGIC0:INV.CLK1</a></td><td><a href="#bits-xc5v-IO-OLOGIC0:OFF_SRVAL" title="~OLOGIC0:OFF_SRVAL[1]">~OLOGIC0:OFF_SRVAL[1]</a></td><td><a href="#bits-xc5v-IO-OLOGIC0:OFF_SRVAL" title="~OLOGIC0:OFF_SRVAL[2]">~OLOGIC0:OFF_SRVAL[2]</a></td><td><a href="#bits-xc5v-IO-IOB0:NSLEW" title="IOB0:NSLEW[0]">IOB0:NSLEW[0]</a></td><td><a href="#bits-xc5v-IO-IOB0:NSLEW" title="IOB0:NSLEW[2]">IOB0:NSLEW[2]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-ILOGIC1:IFF4_INIT" title="~ILOGIC1:IFF4_INIT">~ILOGIC1:IFF4_INIT</a></td><td><a href="#bits-xc5v-IO-ILOGIC1:DDR_CLK_EDGE" title="ILOGIC1:DDR_CLK_EDGE[0]">ILOGIC1:DDR_CLK_EDGE[0]</a></td><td><a href="#bits-xc5v-IO-ILOGIC1:I_DELAY_ENABLE" title="ILOGIC1:I_DELAY_ENABLE">ILOGIC1:I_DELAY_ENABLE</a></td><td><a href="#bits-xc5v-IO-ILOGIC1:I_TSBYPASS_ENABLE" title="ILOGIC1:I_TSBYPASS_ENABLE">ILOGIC1:I_TSBYPASS_ENABLE</a></td><td><a href="#bits-xc5v-IO-IODELAY1:IDELAY_VALUE_CUR" title="~IODELAY1:IDELAY_VALUE_CUR[1]">~IODELAY1:IDELAY_VALUE_CUR[1]</a></td><td><a href="#bits-xc5v-IO-OLOGIC1:INV.CLK1" title="~OLOGIC1:INV.CLK1">~OLOGIC1:INV.CLK1</a></td><td><a href="#bits-xc5v-IO-OLOGIC1:OFF_SRVAL" title="~OLOGIC1:OFF_SRVAL[0]">~OLOGIC1:OFF_SRVAL[0]</a></td><td><a href="#bits-xc5v-IO-OLOGIC1:OFF_SRVAL" title="~OLOGIC1:OFF_SRVAL[2]">~OLOGIC1:OFF_SRVAL[2]</a></td><td><a href="#bits-xc5v-IO-IOB1:NSLEW" title="IOB1:NSLEW[0]">IOB1:NSLEW[0]</a></td><td><a href="#bits-xc5v-IO-IOB1:NSLEW" title="IOB1:NSLEW[2]">IOB1:NSLEW[2]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-ILOGIC1:DDR_CLK_EDGE" title="ILOGIC1:DDR_CLK_EDGE[1]">ILOGIC1:DDR_CLK_EDGE[1]</a></td><td><a href="#bits-xc5v-IO-ILOGIC1:BITSLIP_ENABLE" title="ILOGIC1:BITSLIP_ENABLE[2]">ILOGIC1:BITSLIP_ENABLE[2]</a></td><td><a href="#bits-xc5v-IO-IOI_CLK:INV.ICLK1" title="~IOI_CLK:INV.ICLK1[0]">~IOI_CLK:INV.ICLK1[0]</a></td><td>-</td><td><a href="#bits-xc5v-IO-OLOGIC1:DATA_WIDTH" title="OLOGIC1:DATA_WIDTH[7]">OLOGIC1:DATA_WIDTH[7]</a></td><td><a href="#bits-xc5v-IO-OLOGIC1:INV.CLK2" title="~OLOGIC1:INV.CLK2">~OLOGIC1:INV.CLK2</a></td><td><a href="#bits-xc5v-IO-OLOGIC1:OFF_SRVAL" title="~OLOGIC1:OFF_SRVAL[1]">~OLOGIC1:OFF_SRVAL[1]</a></td><td><a href="#bits-xc5v-IO-OLOGIC1:OMUX" title="OLOGIC1:OMUX[0]">OLOGIC1:OMUX[0]</a></td><td><a href="#bits-xc5v-IO-IOB1:VREF_SYSMON" title="IOB1:VREF_SYSMON">IOB1:VREF_SYSMON</a></td><td><a href="#bits-xc5v-IO-IOB1:PSLEW" title="IOB1:PSLEW[3]">IOB1:PSLEW[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-ILOGIC1:IFF4_SRVAL" title="~ILOGIC1:IFF4_SRVAL">~ILOGIC1:IFF4_SRVAL</a></td><td><a href="#bits-xc5v-IO-ILOGIC1:INIT_BITSLIPCNT" title="~ILOGIC1:INIT_BITSLIPCNT[3]">~ILOGIC1:INIT_BITSLIPCNT[3]</a></td><td><a href="#bits-xc5v-IO-IOI_CLK:INV.ICLK1" title="~IOI_CLK:INV.ICLK1[1]">~IOI_CLK:INV.ICLK1[1]</a></td><td>-</td><td><a href="#bits-xc5v-IO-OLOGIC1:DATA_WIDTH" title="OLOGIC1:DATA_WIDTH[6]">OLOGIC1:DATA_WIDTH[6]</a></td><td><a href="#bits-xc5v-IO-OLOGIC1:INIT_LOADCNT" title="~OLOGIC1:INIT_LOADCNT[3]">~OLOGIC1:INIT_LOADCNT[3]</a></td><td><a href="#bits-xc5v-IO-OLOGIC1:OMUX" title="OLOGIC1:OMUX[3]">OLOGIC1:OMUX[3]</a></td><td><a href="#bits-xc5v-IO-OLOGIC1:OMUX" title="OLOGIC1:OMUX[4]">OLOGIC1:OMUX[4]</a></td><td><a href="#bits-xc5v-IO-IOB1:IBUF_MODE" title="IOB1:IBUF_MODE[2]">IOB1:IBUF_MODE[2]</a></td><td><a href="#bits-xc5v-IO-IOB1:PSLEW" title="IOB1:PSLEW[4]">IOB1:PSLEW[4]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-ILOGIC1:INIT_RANK3" title="~ILOGIC1:INIT_RANK3[5]">~ILOGIC1:INIT_RANK3[5]</a></td><td><a href="#bits-xc5v-IO-ILOGIC1:IFF3_SRVAL" title="~ILOGIC1:IFF3_SRVAL">~ILOGIC1:IFF3_SRVAL</a></td><td>-</td><td><a href="#bits-xc5v-IO-IOI_CLK:INV.ICLK1" title="~IOI_CLK:INV.ICLK1[2]">~IOI_CLK:INV.ICLK1[2]</a></td><td><a href="#bits-xc5v-IO-OLOGIC1:DATA_WIDTH" title="OLOGIC1:DATA_WIDTH[3]">OLOGIC1:DATA_WIDTH[3]</a></td><td><a href="#bits-xc5v-IO-IODELAY1:IDELAY_VALUE_CUR" title="~IODELAY1:IDELAY_VALUE_CUR[0]">~IODELAY1:IDELAY_VALUE_CUR[0]</a></td><td><a href="#bits-xc5v-IO-OLOGIC1:DATA_WIDTH" title="OLOGIC1:DATA_WIDTH[5]">OLOGIC1:DATA_WIDTH[5]</a></td><td><a href="#bits-xc5v-IO-OLOGIC1:DATA_WIDTH" title="OLOGIC1:DATA_WIDTH[4]">OLOGIC1:DATA_WIDTH[4]</a></td><td>-</td><td><a href="#bits-xc5v-IO-IOB1:NSLEW" title="IOB1:NSLEW[3]">IOB1:NSLEW[3]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-ILOGIC1:IFF3_INIT" title="~ILOGIC1:IFF3_INIT">~ILOGIC1:IFF3_INIT</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-OLOGIC1:DATA_WIDTH" title="OLOGIC1:DATA_WIDTH[2]">OLOGIC1:DATA_WIDTH[2]</a></td><td><a href="#bits-xc5v-IO-OLOGIC1:DATA_WIDTH" title="OLOGIC1:DATA_WIDTH[1]">OLOGIC1:DATA_WIDTH[1]</a></td><td><a href="#bits-xc5v-IO-OLOGIC1:OFF_SR_USED" title="OLOGIC1:OFF_SR_USED">OLOGIC1:OFF_SR_USED</a></td><td><a href="#bits-xc5v-IO-OLOGIC1:INIT_LOADCNT" title="~OLOGIC1:INIT_LOADCNT[1]">~OLOGIC1:INIT_LOADCNT[1]</a></td><td><a href="#bits-xc5v-IO-IOB1:NSLEW" title="IOB1:NSLEW[1]">IOB1:NSLEW[1]</a></td><td><a href="#bits-xc5v-IO-IOB1:PSLEW" title="IOB1:PSLEW[5]">IOB1:PSLEW[5]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-ILOGIC1:IFF1_INIT" title="~ILOGIC1:IFF1_INIT">~ILOGIC1:IFF1_INIT</a></td><td><a href="#bits-xc5v-IO-ILOGIC1:BITSLIP_ENABLE" title="ILOGIC1:BITSLIP_ENABLE[3]">ILOGIC1:BITSLIP_ENABLE[3]</a></td><td>-</td><td><a href="#bits-xc5v-IO-ILOGIC1:IFF_SR_USED" title="ILOGIC1:IFF_SR_USED">ILOGIC1:IFF_SR_USED</a></td><td><a href="#bits-xc5v-IO-OLOGIC1:OFF_SR_SYNC" title="OLOGIC1:OFF_SR_SYNC[0]">OLOGIC1:OFF_SR_SYNC[0]</a></td><td><a href="#bits-xc5v-IO-OLOGIC1:DATA_WIDTH" title="OLOGIC1:DATA_WIDTH[0]">OLOGIC1:DATA_WIDTH[0]</a></td><td><a href="#bits-xc5v-IO-OLOGIC1:OFF_REV_USED" title="OLOGIC1:OFF_REV_USED">OLOGIC1:OFF_REV_USED</a></td><td><a href="#bits-xc5v-IO-OLOGIC1:OFF_SR_SYNC" title="OLOGIC1:OFF_SR_SYNC[3]">OLOGIC1:OFF_SR_SYNC[3]</a></td><td><a href="#bits-xc5v-IO-IOB1:NSLEW" title="IOB1:NSLEW[4]">IOB1:NSLEW[4]</a></td><td><a href="#bits-xc5v-IO-IOB1:DCI_MISC" title="IOB1:DCI_MISC[1]">IOB1:DCI_MISC[1]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-ILOGIC1:IFF_REV_USED" title="ILOGIC1:IFF_REV_USED">ILOGIC1:IFF_REV_USED</a></td><td><a href="#bits-xc5v-IO-ILOGIC1:INTERFACE_TYPE" title="ILOGIC1:INTERFACE_TYPE">ILOGIC1:INTERFACE_TYPE</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-OLOGIC1:INV.D6" title="OLOGIC1:INV.D6">OLOGIC1:INV.D6</a></td><td><a href="#bits-xc5v-IO-IOB1:IBUF_MODE" title="IOB1:IBUF_MODE[1]">IOB1:IBUF_MODE[1]</a></td><td><a href="#bits-xc5v-IO-IOB1:OUTPUT_MISC" title="IOB1:OUTPUT_MISC[2]">IOB1:OUTPUT_MISC[2]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-ILOGIC1:IFF1_SRVAL" title="~ILOGIC1:IFF1_SRVAL">~ILOGIC1:IFF1_SRVAL</a></td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-ILOGIC1:IFF_SR_SYNC" title="ILOGIC1:IFF_SR_SYNC">ILOGIC1:IFF_SR_SYNC</a></td><td><a href="#bits-xc5v-IO-OLOGIC1:INV.D1" title="OLOGIC1:INV.D1">OLOGIC1:INV.D1</a></td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-OLOGIC1:INIT_LOADCNT" title="~OLOGIC1:INIT_LOADCNT[0]">~OLOGIC1:INIT_LOADCNT[0]</a></td><td><a href="#bits-xc5v-IO-IOB1:OUTPUT_MISC" title="IOB1:OUTPUT_MISC[0]">IOB1:OUTPUT_MISC[0]</a></td><td><a href="#bits-xc5v-IO-IOB1:OUTPUT_MISC" title="IOB1:OUTPUT_MISC[1]">IOB1:OUTPUT_MISC[1]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-ILOGIC1:SERDES" title="ILOGIC1:SERDES">ILOGIC1:SERDES</a></td><td>-</td><td><a href="#bits-xc5v-IO-OLOGIC1:MUX.CLKDIV" title="OLOGIC1:MUX.CLKDIV[5]">OLOGIC1:MUX.CLKDIV[5]</a></td><td><a href="#bits-xc5v-IO-IOB1:INV.I" title="~IOB1:INV.I">~IOB1:INV.I</a></td><td><a href="#bits-xc5v-IO-OLOGIC1:INV.D2" title="OLOGIC1:INV.D2">OLOGIC1:INV.D2</a></td><td><a href="#bits-xc5v-IO-OLOGIC1:INIT_LOADCNT" title="~OLOGIC1:INIT_LOADCNT[2]">~OLOGIC1:INIT_LOADCNT[2]</a></td><td><a href="#bits-xc5v-IO-OLOGIC1:INV.D5" title="OLOGIC1:INV.D5">OLOGIC1:INV.D5</a></td><td><a href="#bits-xc5v-IO-OLOGIC1:INV.D3" title="OLOGIC1:INV.D3">OLOGIC1:INV.D3</a></td><td><a href="#bits-xc5v-IO-IOB1:PSLEW" title="IOB1:PSLEW[1]">IOB1:PSLEW[1]</a></td><td><a href="#bits-xc5v-IO-IOB1:PSLEW" title="IOB1:PSLEW[2]">IOB1:PSLEW[2]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-ILOGIC1:BITSLIP_ENABLE" title="ILOGIC1:BITSLIP_ENABLE[0]">ILOGIC1:BITSLIP_ENABLE[0]</a></td><td><a href="#bits-xc5v-IO-ILOGIC1:IFF2_SRVAL" title="~ILOGIC1:IFF2_SRVAL">~ILOGIC1:IFF2_SRVAL</a></td><td><a href="#bits-xc5v-IO-ILOGIC1:NUM_CE" title="ILOGIC1:NUM_CE">ILOGIC1:NUM_CE</a></td><td>-</td><td><a href="#bits-xc5v-IO-IODELAY1:IDELAY_VALUE_CUR" title="~IODELAY1:IDELAY_VALUE_CUR[2]">~IODELAY1:IDELAY_VALUE_CUR[2]</a></td><td><a href="#bits-xc5v-IO-IODELAY1:ODELAY_VALUE" title="IODELAY1:ODELAY_VALUE[2]">IODELAY1:ODELAY_VALUE[2]</a></td><td>-</td><td><a href="#bits-xc5v-IO-OLOGIC1:OFF_INIT" title="~OLOGIC1:OFF_INIT[3]">~OLOGIC1:OFF_INIT[3]</a></td><td><a href="#bits-xc5v-IO-IOB1:OUTPUT_ENABLE" title="IOB1:OUTPUT_ENABLE[0]">IOB1:OUTPUT_ENABLE[0]</a></td><td><a href="#bits-xc5v-IO-IOB1:LVDS" title="IOB1:LVDS[7]">IOB1:LVDS[7]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-ILOGIC1:MUX.CLK" title="ILOGIC1:MUX.CLK">ILOGIC1:MUX.CLK</a></td><td><a href="#bits-xc5v-IO-ILOGIC1:INIT_RANK3" title="~ILOGIC1:INIT_RANK3[4]">~ILOGIC1:INIT_RANK3[4]</a></td><td><a href="#bits-xc5v-IO-OLOGIC1:MUX.CLKDIV" title="OLOGIC1:MUX.CLKDIV[3]">OLOGIC1:MUX.CLKDIV[3]</a></td><td><a href="#bits-xc5v-IO-OLOGIC1:MUX.CLKDIV" title="OLOGIC1:MUX.CLKDIV[4]">OLOGIC1:MUX.CLKDIV[4]</a></td><td><a href="#bits-xc5v-IO-IODELAY1:IDELAY_VALUE_INIT" title="IODELAY1:IDELAY_VALUE_INIT[0]">IODELAY1:IDELAY_VALUE_INIT[0]</a></td><td><a href="#bits-xc5v-IO-IODELAY1:ODELAY_VALUE" title="IODELAY1:ODELAY_VALUE[3]">IODELAY1:ODELAY_VALUE[3]</a></td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-IOB1:LVDS" title="IOB1:LVDS[5]">IOB1:LVDS[5]</a></td><td><a href="#bits-xc5v-IO-IOB1:LVDS" title="IOB1:LVDS[6]">IOB1:LVDS[6]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-ILOGIC1:MUX.CLKB" title="ILOGIC1:MUX.CLKB">ILOGIC1:MUX.CLKB</a></td><td><a href="#bits-xc5v-IO-ILOGIC1:IFF2_INIT" title="~ILOGIC1:IFF2_INIT">~ILOGIC1:IFF2_INIT</a></td><td><a href="#bits-xc5v-IO-OLOGIC1:MUX.CLKDIV" title="OLOGIC1:MUX.CLKDIV[2]">OLOGIC1:MUX.CLKDIV[2]</a></td><td><a href="#bits-xc5v-IO-ILOGIC1:IFF_LATCH" title="~ILOGIC1:IFF_LATCH">~ILOGIC1:IFF_LATCH</a></td><td><a href="#bits-xc5v-IO-IODELAY1:ENABLE" title="~IODELAY1:ENABLE[0]">~IODELAY1:ENABLE[0]</a></td><td><a href="#bits-xc5v-IO-OLOGIC1:OFF_INIT" title="~OLOGIC1:OFF_INIT[1]">~OLOGIC1:OFF_INIT[1]</a></td><td><a href="#bits-xc5v-IO-OLOGIC1:INV.D4" title="OLOGIC1:INV.D4">OLOGIC1:INV.D4</a></td><td><a href="#bits-xc5v-IO-OLOGIC1:SERDES" title="OLOGIC1:SERDES">OLOGIC1:SERDES</a></td><td><a href="#bits-xc5v-IO-IOB1:OUTPUT_MISC" title="IOB1:OUTPUT_MISC[3]">IOB1:OUTPUT_MISC[3]</a></td><td><a href="#bits-xc5v-IO-IOB1:NSLEW" title="IOB1:NSLEW[5]">IOB1:NSLEW[5]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-ILOGIC1:INIT_RANK2" title="~ILOGIC1:INIT_RANK2[5]">~ILOGIC1:INIT_RANK2[5]</a></td><td><a href="#bits-xc5v-IO-ILOGIC1:BITSLIP_SYNC" title="ILOGIC1:BITSLIP_SYNC">ILOGIC1:BITSLIP_SYNC</a></td><td><a href="#bits-xc5v-IO-OLOGIC1:MUX.CLKDIV" title="OLOGIC1:MUX.CLKDIV[0]">OLOGIC1:MUX.CLKDIV[0]</a></td><td><a href="#bits-xc5v-IO-OLOGIC1:MUX.CLKDIV" title="OLOGIC1:MUX.CLKDIV[1]">OLOGIC1:MUX.CLKDIV[1]</a></td><td><a href="#bits-xc5v-IO-IODELAY1:IDELAY_VALUE_CUR" title="~IODELAY1:IDELAY_VALUE_CUR[3]">~IODELAY1:IDELAY_VALUE_CUR[3]</a></td><td>-</td><td><a href="#bits-xc5v-IO-OLOGIC1:TFF_SR_SYNC" title="OLOGIC1:TFF_SR_SYNC[1]">OLOGIC1:TFF_SR_SYNC[1]</a></td><td><a href="#bits-xc5v-IO-OLOGIC1:TRISTATE_WIDTH" title="OLOGIC1:TRISTATE_WIDTH">OLOGIC1:TRISTATE_WIDTH</a></td><td><a href="#bits-xc5v-IO-IOB1:OUTPUT_ENABLE" title="IOB1:OUTPUT_ENABLE[1]">IOB1:OUTPUT_ENABLE[1]</a></td><td><a href="#bits-xc5v-IO-IOB1:PULL" title="IOB1:PULL[2]">IOB1:PULL[2]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-ILOGIC1:BITSLIP_ENABLE" title="ILOGIC1:BITSLIP_ENABLE[1]">ILOGIC1:BITSLIP_ENABLE[1]</a></td><td><a href="#bits-xc5v-IO-OLOGIC1:MISR_ENABLE_FDBK" title="OLOGIC1:MISR_ENABLE_FDBK">OLOGIC1:MISR_ENABLE_FDBK</a></td><td><a href="#bits-xc5v-IO-OLOGIC1:MUX.CLKDIV" title="OLOGIC1:MUX.CLKDIV[7]">OLOGIC1:MUX.CLKDIV[7]</a></td><td><a href="#bits-xc5v-IO-IOI_CLK:MUX.ICLK1" title="IOI_CLK:MUX.ICLK1[6]">IOI_CLK:MUX.ICLK1[6]</a></td><td><a href="#bits-xc5v-IO-IODELAY1:ENABLE" title="~IODELAY1:ENABLE[1]">~IODELAY1:ENABLE[1]</a></td><td><a href="#bits-xc5v-IO-OLOGIC1:OFF_INIT" title="~OLOGIC1:OFF_INIT[2]">~OLOGIC1:OFF_INIT[2]</a></td><td>-</td><td><a href="#bits-xc5v-IO-OLOGIC1:TMUX" title="OLOGIC1:TMUX[4]">OLOGIC1:TMUX[4]</a></td><td><a href="#bits-xc5v-IO-IOB1:LVDS" title="IOB1:LVDS[4]">IOB1:LVDS[4]</a></td><td><a href="#bits-xc5v-IO-IOB1:IBUF_MODE" title="IOB1:IBUF_MODE[0]">IOB1:IBUF_MODE[0]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-OLOGIC1:MISR_CLK_SELECT" title="OLOGIC1:MISR_CLK_SELECT[0]">OLOGIC1:MISR_CLK_SELECT[0]</a></td><td><a href="#bits-xc5v-IO-ILOGIC1:INIT_RANK2" title="~ILOGIC1:INIT_RANK2[4]">~ILOGIC1:INIT_RANK2[4]</a></td><td><a href="#bits-xc5v-IO-ILOGIC1:IFF_TSBYPASS_ENABLE" title="ILOGIC1:IFF_TSBYPASS_ENABLE">ILOGIC1:IFF_TSBYPASS_ENABLE</a></td><td><a href="#bits-xc5v-IO-ILOGIC1:IFF_DELAY_ENABLE" title="ILOGIC1:IFF_DELAY_ENABLE">ILOGIC1:IFF_DELAY_ENABLE</a></td><td><a href="#bits-xc5v-IO-IODELAY1:IDELAY_VALUE_INIT" title="IODELAY1:IDELAY_VALUE_INIT[4]">IODELAY1:IDELAY_VALUE_INIT[4]</a></td><td><a href="#bits-xc5v-IO-IODELAY1:ODELAY_VALUE" title="IODELAY1:ODELAY_VALUE[4]">IODELAY1:ODELAY_VALUE[4]</a></td><td><a href="#bits-xc5v-IO-OLOGIC1:TMUX" title="OLOGIC1:TMUX[2]">OLOGIC1:TMUX[2]</a></td><td><a href="#bits-xc5v-IO-OLOGIC1:TMUX" title="OLOGIC1:TMUX[1]">OLOGIC1:TMUX[1]</a></td><td><a href="#bits-xc5v-IO-IOB1:LVDS" title="IOB1:LVDS[3]">IOB1:LVDS[3]</a></td><td><a href="#bits-xc5v-IO-IOB1:PSLEW" title="IOB1:PSLEW[0]">IOB1:PSLEW[0]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-OLOGIC1:MISR_ENABLE" title="OLOGIC1:MISR_ENABLE">OLOGIC1:MISR_ENABLE</a></td><td><a href="#bits-xc5v-IO-OLOGIC1:MISR_CLK_SELECT" title="OLOGIC1:MISR_CLK_SELECT[1]">OLOGIC1:MISR_CLK_SELECT[1]</a></td><td><a href="#bits-xc5v-IO-ILOGIC1:TSBYPASS_MUX" title="ILOGIC1:TSBYPASS_MUX">ILOGIC1:TSBYPASS_MUX</a></td><td><a href="#bits-xc5v-IO-ILOGIC1:BITSLIP_ENABLE" title="ILOGIC1:BITSLIP_ENABLE[6]">ILOGIC1:BITSLIP_ENABLE[6]</a></td><td><a href="#bits-xc5v-IO-IODELAY1:IDELAY_VALUE_CUR" title="~IODELAY1:IDELAY_VALUE_CUR[4]">~IODELAY1:IDELAY_VALUE_CUR[4]</a></td><td><a href="#bits-xc5v-IO-IODELAY1:ENABLE" title="~IODELAY1:ENABLE[3]">~IODELAY1:ENABLE[3]</a></td><td><a href="#bits-xc5v-IO-OLOGIC1:TMUX" title="OLOGIC1:TMUX[3]">OLOGIC1:TMUX[3]</a></td><td><a href="#bits-xc5v-IO-OLOGIC1:TFF_INIT" title="~OLOGIC1:TFF_INIT[2]">~OLOGIC1:TFF_INIT[2]</a></td><td><a href="#bits-xc5v-IO-IOB1:PULL" title="IOB1:PULL[0]">IOB1:PULL[0]</a></td><td><a href="#bits-xc5v-IO-IOB1:DCI_MISC" title="IOB1:DCI_MISC[0]">IOB1:DCI_MISC[0]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-OLOGIC1:MISR_RESET" title="OLOGIC1:MISR_RESET">OLOGIC1:MISR_RESET</a></td><td><a href="#bits-xc5v-IO-ILOGIC1:BITSLIP_ENABLE" title="ILOGIC1:BITSLIP_ENABLE[4]">ILOGIC1:BITSLIP_ENABLE[4]</a></td><td><a href="#bits-xc5v-IO-OLOGIC1:MUX.CLK" title="OLOGIC1:MUX.CLK[8]">OLOGIC1:MUX.CLK[8]</a></td><td><a href="#bits-xc5v-IO-ILOGIC1:SERDES_MODE" title="ILOGIC1:SERDES_MODE">ILOGIC1:SERDES_MODE</a></td><td><a href="#bits-xc5v-IO-OLOGIC1:OFF_INIT" title="~OLOGIC1:OFF_INIT[0]">~OLOGIC1:OFF_INIT[0]</a></td><td><a href="#bits-xc5v-IO-IODELAY1:ODELAY_VALUE" title="IODELAY1:ODELAY_VALUE[1]">IODELAY1:ODELAY_VALUE[1]</a></td><td><a href="#bits-xc5v-IO-OLOGIC1:TFF_REV_USED" title="OLOGIC1:TFF_REV_USED">OLOGIC1:TFF_REV_USED</a></td><td><a href="#bits-xc5v-IO-OLOGIC1:TFF_SR_USED" title="OLOGIC1:TFF_SR_USED">OLOGIC1:TFF_SR_USED</a></td><td><a href="#bits-xc5v-IO-IOB1:PULL" title="IOB1:PULL[1]">IOB1:PULL[1]</a></td><td><a href="#bits-xc5v-IO-IOB1:LVDS" title="IOB1:LVDS[2]">IOB1:LVDS[2]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-ILOGIC1:INIT_RANK3" title="~ILOGIC1:INIT_RANK3[3]">~ILOGIC1:INIT_RANK3[3]</a></td><td><a href="#bits-xc5v-IO-ILOGIC1:INIT_RANK1_PARTIAL" title="~ILOGIC1:INIT_RANK1_PARTIAL[4]">~ILOGIC1:INIT_RANK1_PARTIAL[4]</a></td><td><a href="#bits-xc5v-IO-ILOGIC1:INV.OCLK2" title="ILOGIC1:INV.OCLK2">ILOGIC1:INV.OCLK2</a></td><td><a href="#bits-xc5v-IO-IOI_CLK:MUX.ICLK1" title="IOI_CLK:MUX.ICLK1[8]">IOI_CLK:MUX.ICLK1[8]</a></td><td><a href="#bits-xc5v-IO-IODELAY1:HIGH_PERFORMANCE_MODE" title="IODELAY1:HIGH_PERFORMANCE_MODE">IODELAY1:HIGH_PERFORMANCE_MODE</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-IOB1:PDRIVE" title="~IOB1:PDRIVE[0]">~IOB1:PDRIVE[0]</a></td><td><a href="#bits-xc5v-IO-IOB1:NDRIVE" title="~IOB1:NDRIVE[2]">~IOB1:NDRIVE[2]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-ILOGIC1:INIT_CE" title="~ILOGIC1:INIT_CE[0]">~ILOGIC1:INIT_CE[0]</a></td><td><a href="#bits-xc5v-IO-ILOGIC1:READBACK_I" title="ILOGIC1:READBACK_I">ILOGIC1:READBACK_I</a></td><td><a href="#bits-xc5v-IO-OLOGIC1:MUX.CLK" title="OLOGIC1:MUX.CLK[2]">OLOGIC1:MUX.CLK[2]</a></td><td><a href="#bits-xc5v-IO-OLOGIC1:MUX.CLKDIV" title="OLOGIC1:MUX.CLKDIV[6]">OLOGIC1:MUX.CLKDIV[6]</a></td><td><a href="#bits-xc5v-IO-OLOGIC1:OFF_INIT_SERDES" title="~OLOGIC1:OFF_INIT_SERDES[0]">~OLOGIC1:OFF_INIT_SERDES[0]</a></td><td><a href="#bits-xc5v-IO-IODELAY1:ODELAY_VALUE" title="IODELAY1:ODELAY_VALUE[5]">IODELAY1:ODELAY_VALUE[5]</a></td><td><a href="#bits-xc5v-IO-OLOGIC1:INV.CLKDIV" title="OLOGIC1:INV.CLKDIV">OLOGIC1:INV.CLKDIV</a></td><td><a href="#bits-xc5v-IO-OLOGIC1:OFF_SERDES" title="OLOGIC1:OFF_SERDES[2]">OLOGIC1:OFF_SERDES[2]</a></td><td><a href="#bits-xc5v-IO-IOB1:LVDS" title="IOB1:LVDS[1]">IOB1:LVDS[1]</a></td><td><a href="#bits-xc5v-IO-IOB1:PDRIVE" title="IOB1:PDRIVE[2]">IOB1:PDRIVE[2]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-ILOGIC1:INIT_CE" title="~ILOGIC1:INIT_CE[1]">~ILOGIC1:INIT_CE[1]</a></td><td><a href="#bits-xc5v-IO-ILOGIC1:BITSLIP_ENABLE" title="ILOGIC1:BITSLIP_ENABLE[5]">ILOGIC1:BITSLIP_ENABLE[5]</a></td><td><a href="#bits-xc5v-IO-ILOGIC1:INV.OCLK1" title="ILOGIC1:INV.OCLK1">ILOGIC1:INV.OCLK1</a></td><td><a href="#bits-xc5v-IO-OLOGIC1:MUX.CLK" title="OLOGIC1:MUX.CLK[3]">OLOGIC1:MUX.CLK[3]</a></td><td><a href="#bits-xc5v-IO-IODELAY1:IDELAY_VALUE_CUR" title="~IODELAY1:IDELAY_VALUE_CUR[5]">~IODELAY1:IDELAY_VALUE_CUR[5]</a></td><td>-</td><td><a href="#bits-xc5v-IO-OLOGIC1:OFF_SR_SYNC" title="OLOGIC1:OFF_SR_SYNC[2]">OLOGIC1:OFF_SR_SYNC[2]</a></td><td><a href="#bits-xc5v-IO-OLOGIC1:TFF1_SRVAL" title="~OLOGIC1:TFF1_SRVAL">~OLOGIC1:TFF1_SRVAL</a></td><td><a href="#bits-xc5v-IO-IOB1:DCI_T" title="IOB1:DCI_T">IOB1:DCI_T</a></td><td>-</td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-ILOGIC1:INIT_RANK2" title="~ILOGIC1:INIT_RANK2[2]">~ILOGIC1:INIT_RANK2[2]</a></td><td><a href="#bits-xc5v-IO-ILOGIC1:INIT_RANK1_PARTIAL" title="~ILOGIC1:INIT_RANK1_PARTIAL[3]">~ILOGIC1:INIT_RANK1_PARTIAL[3]</a></td><td><a href="#bits-xc5v-IO-OLOGIC1:MUX.CLK" title="OLOGIC1:MUX.CLK[4]">OLOGIC1:MUX.CLK[4]</a></td><td><a href="#bits-xc5v-IO-IOI_CLK:MUX.ICLK1" title="IOI_CLK:MUX.ICLK1[7]">IOI_CLK:MUX.ICLK1[7]</a></td><td>-</td><td><a href="#bits-xc5v-IO-OLOGIC1:OFF_INIT_SERDES" title="~OLOGIC1:OFF_INIT_SERDES[1]">~OLOGIC1:OFF_INIT_SERDES[1]</a></td><td><a href="#bits-xc5v-IO-OLOGIC1:OFF_SERDES" title="OLOGIC1:OFF_SERDES[0]">OLOGIC1:OFF_SERDES[0]</a></td><td><a href="#bits-xc5v-IO-OLOGIC1:TMUX" title="OLOGIC1:TMUX[0]">OLOGIC1:TMUX[0]</a></td><td><a href="#bits-xc5v-IO-IOB1:NDRIVE" title="IOB1:NDRIVE[4]">IOB1:NDRIVE[4]</a></td><td><a href="#bits-xc5v-IO-IOB1:LVDS" title="IOB1:LVDS[0]">IOB1:LVDS[0]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-ILOGIC1:INIT_RANK2" title="~ILOGIC1:INIT_RANK2[3]">~ILOGIC1:INIT_RANK2[3]</a></td><td>-</td><td><a href="#bits-xc5v-IO-OLOGIC1:MUX.CLK" title="OLOGIC1:MUX.CLK[5]">OLOGIC1:MUX.CLK[5]</a></td><td><a href="#bits-xc5v-IO-OLOGIC1:MUX.CLK" title="OLOGIC1:MUX.CLK[1]">OLOGIC1:MUX.CLK[1]</a></td><td><a href="#bits-xc5v-IO-IODELAY1:IDELAY_VALUE_INIT" title="IODELAY1:IDELAY_VALUE_INIT[2]">IODELAY1:IDELAY_VALUE_INIT[2]</a></td><td>-</td><td><a href="#bits-xc5v-IO-OLOGIC1:TFF23_SRVAL" title="~OLOGIC1:TFF23_SRVAL[0]">~OLOGIC1:TFF23_SRVAL[0]</a></td><td><a href="#bits-xc5v-IO-OLOGIC1:TFF23_SRVAL" title="~OLOGIC1:TFF23_SRVAL[1]">~OLOGIC1:TFF23_SRVAL[1]</a></td><td><a href="#bits-xc5v-IO-IOB1:NDRIVE" title="~IOB1:NDRIVE[0]">~IOB1:NDRIVE[0]</a></td><td><a href="#bits-xc5v-IO-IOB1:PDRIVE" title="IOB1:PDRIVE[4]">IOB1:PDRIVE[4]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-OLOGIC1:MUX.CLK" title="OLOGIC1:MUX.CLK[6]">OLOGIC1:MUX.CLK[6]</a></td><td><a href="#bits-xc5v-IO-OLOGIC1:MUX.CLK" title="OLOGIC1:MUX.CLK[7]">OLOGIC1:MUX.CLK[7]</a></td><td>-</td><td><a href="#bits-xc5v-IO-IODELAY1:LEGIDELAY" title="~IODELAY1:LEGIDELAY">~IODELAY1:LEGIDELAY</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-IOB1:PDRIVE" title="~IOB1:PDRIVE[3]">~IOB1:PDRIVE[3]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-ILOGIC1:INIT_RANK1_PARTIAL" title="~ILOGIC1:INIT_RANK1_PARTIAL[2]">~ILOGIC1:INIT_RANK1_PARTIAL[2]</a></td><td><a href="#bits-xc5v-IO-ILOGIC1:INIT_BITSLIPCNT" title="~ILOGIC1:INIT_BITSLIPCNT[0]">~ILOGIC1:INIT_BITSLIPCNT[0]</a></td><td><a href="#bits-xc5v-IO-IODELAY1:INV.DATAIN" title="~IODELAY1:INV.DATAIN">~IODELAY1:INV.DATAIN</a></td><td><a href="#bits-xc5v-IO-ILOGIC1:DATA_WIDTH" title="ILOGIC1:DATA_WIDTH[2]">ILOGIC1:DATA_WIDTH[2]</a></td><td><a href="#bits-xc5v-IO-IODELAY1:ENABLE" title="~IODELAY1:ENABLE[2]">~IODELAY1:ENABLE[2]</a></td><td><a href="#bits-xc5v-IO-OLOGIC1:OFF_INIT_SERDES" title="~OLOGIC1:OFF_INIT_SERDES[2]">~OLOGIC1:OFF_INIT_SERDES[2]</a></td><td><a href="#bits-xc5v-IO-OLOGIC1:TFF_INIT" title="~OLOGIC1:TFF_INIT[0]">~OLOGIC1:TFF_INIT[0]</a></td><td>-</td><td><a href="#bits-xc5v-IO-IOB1:DCI_MODE" title="IOB1:DCI_MODE[1]">IOB1:DCI_MODE[1]</a></td><td><a href="#bits-xc5v-IO-IOB1:DCI_MODE" title="IOB1:DCI_MODE[2]">IOB1:DCI_MODE[2]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-ILOGIC1:INIT_RANK3" title="~ILOGIC1:INIT_RANK3[2]">~ILOGIC1:INIT_RANK3[2]</a></td><td><a href="#bits-xc5v-IO-OLOGIC1:MUX.CLK" title="OLOGIC1:MUX.CLK[0]">OLOGIC1:MUX.CLK[0]</a></td><td><a href="#bits-xc5v-IO-ILOGIC1:DATA_WIDTH" title="ILOGIC1:DATA_WIDTH[1]">ILOGIC1:DATA_WIDTH[1]</a></td><td><a href="#bits-xc5v-IO-IODELAY1:ODELAY_VALUE" title="IODELAY1:ODELAY_VALUE[0]">IODELAY1:ODELAY_VALUE[0]</a></td><td><a href="#bits-xc5v-IO-IODELAY1:IDELAY_TYPE" title="IODELAY1:IDELAY_TYPE[0]">IODELAY1:IDELAY_TYPE[0]</a></td><td><a href="#bits-xc5v-IO-OLOGIC1:TFF_INIT" title="~OLOGIC1:TFF_INIT[1]">~OLOGIC1:TFF_INIT[1]</a></td><td>-</td><td><a href="#bits-xc5v-IO-IOB1:OUTPUT_DELAY" title="IOB1:OUTPUT_DELAY">IOB1:OUTPUT_DELAY</a></td><td><a href="#bits-xc5v-IO-IOB1:DCI_MODE" title="IOB1:DCI_MODE[0]">IOB1:DCI_MODE[0]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-ILOGIC1:INV.CLKDIV" title="ILOGIC1:INV.CLKDIV">ILOGIC1:INV.CLKDIV</a></td><td>-</td><td><a href="#bits-xc5v-IO-IOI_CLK:MUX.ICLK1" title="IOI_CLK:MUX.ICLK1[5]">IOI_CLK:MUX.ICLK1[5]</a></td><td><a href="#bits-xc5v-IO-ILOGIC1:DATA_RATE" title="ILOGIC1:DATA_RATE">ILOGIC1:DATA_RATE</a></td><td>-</td><td><a href="#bits-xc5v-IO-IODELAY1:IDELAY_VALUE_INIT" title="IODELAY1:IDELAY_VALUE_INIT[3]">IODELAY1:IDELAY_VALUE_INIT[3]</a></td><td><a href="#bits-xc5v-IO-OLOGIC1:OMUX" title="OLOGIC1:OMUX[2]">OLOGIC1:OMUX[2]</a></td><td><a href="#bits-xc5v-IO-OLOGIC1:OFF_SERDES" title="OLOGIC1:OFF_SERDES[3]">OLOGIC1:OFF_SERDES[3]</a></td><td><a href="#bits-xc5v-IO-IOB1:NDRIVE" title="IOB1:NDRIVE[3]">IOB1:NDRIVE[3]</a></td><td>-</td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-ILOGIC1:INIT_RANK2" title="~ILOGIC1:INIT_RANK2[1]">~ILOGIC1:INIT_RANK2[1]</a></td><td><a href="#bits-xc5v-IO-ILOGIC1:INIT_RANK1_PARTIAL" title="~ILOGIC1:INIT_RANK1_PARTIAL[1]">~ILOGIC1:INIT_RANK1_PARTIAL[1]</a></td><td><a href="#bits-xc5v-IO-ILOGIC1:DATA_WIDTH" title="ILOGIC1:DATA_WIDTH[0]">ILOGIC1:DATA_WIDTH[0]</a></td><td><a href="#bits-xc5v-IO-ILOGIC1:DATA_WIDTH" title="ILOGIC1:DATA_WIDTH[3]">ILOGIC1:DATA_WIDTH[3]</a></td><td><a href="#bits-xc5v-IO-IODELAY1:IDELAY_VALUE_INIT" title="IODELAY1:IDELAY_VALUE_INIT[1]">IODELAY1:IDELAY_VALUE_INIT[1]</a></td><td><a href="#bits-xc5v-IO-IODELAY1:IDELAY_TYPE" title="IODELAY1:IDELAY_TYPE[1]">IODELAY1:IDELAY_TYPE[1]</a></td><td><a href="#bits-xc5v-IO-OLOGIC1:SERDES_MODE" title="OLOGIC1:SERDES_MODE">OLOGIC1:SERDES_MODE</a></td><td><a href="#bits-xc5v-IO-OLOGIC1:OMUX" title="OLOGIC1:OMUX[1]">OLOGIC1:OMUX[1]</a></td><td><a href="#bits-xc5v-IO-IOB1:LVDS" title="IOB1:LVDS[8]">IOB1:LVDS[8]</a></td><td><a href="#bits-xc5v-IO-IOB1:DCIUPDATEMODE_ASREQUIRED" title="~IOB1:DCIUPDATEMODE_ASREQUIRED">~IOB1:DCIUPDATEMODE_ASREQUIRED</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-ILOGIC1:INIT_BITSLIPCNT" title="~ILOGIC1:INIT_BITSLIPCNT[1]">~ILOGIC1:INIT_BITSLIPCNT[1]</a></td><td>-</td><td><a href="#bits-xc5v-IO-IOI_CLK:MUX.ICLK1" title="IOI_CLK:MUX.ICLK1[0]">IOI_CLK:MUX.ICLK1[0]</a></td><td><a href="#bits-xc5v-IO-IOI_CLK:MUX.ICLK1" title="IOI_CLK:MUX.ICLK1[1]">IOI_CLK:MUX.ICLK1[1]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-OLOGIC1:TFF_INIT" title="~OLOGIC1:TFF_INIT[3]">~OLOGIC1:TFF_INIT[3]</a></td><td><a href="#bits-xc5v-IO-IOB1:OUTPUT_MISC" title="IOB1:OUTPUT_MISC[4]">IOB1:OUTPUT_MISC[4]</a></td><td>-</td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-ILOGIC1:INIT_RANK2" title="~ILOGIC1:INIT_RANK2[0]">~ILOGIC1:INIT_RANK2[0]</a></td><td><a href="#bits-xc5v-IO-IOI_CLK:MUX.ICLK1" title="IOI_CLK:MUX.ICLK1[2]">IOI_CLK:MUX.ICLK1[2]</a></td><td><a href="#bits-xc5v-IO-IODELAY1:DELAY_SRC" title="IODELAY1:DELAY_SRC[2]">IODELAY1:DELAY_SRC[2]</a></td><td><a href="#bits-xc5v-IO-IODELAY1:IDELAY_VALUE_INIT" title="IODELAY1:IDELAY_VALUE_INIT[5]">IODELAY1:IDELAY_VALUE_INIT[5]</a></td><td><a href="#bits-xc5v-IO-OLOGIC1:INV.T2" title="~OLOGIC1:INV.T2">~OLOGIC1:INV.T2</a></td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-IOB1:VR" title="IOB1:VR">IOB1:VR</a></td><td><a href="#bits-xc5v-IO-IOB1:OUTPUT_MISC" title="IOB1:OUTPUT_MISC[5]">IOB1:OUTPUT_MISC[5]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-ILOGIC1:INIT_BITSLIPCNT" title="~ILOGIC1:INIT_BITSLIPCNT[2]">~ILOGIC1:INIT_BITSLIPCNT[2]</a></td><td>-</td><td><a href="#bits-xc5v-IO-IOI_CLK:MUX.ICLK1" title="IOI_CLK:MUX.ICLK1[3]">IOI_CLK:MUX.ICLK1[3]</a></td><td><a href="#bits-xc5v-IO-IODELAY1:DELAYCHAIN_OSC" title="IODELAY1:DELAYCHAIN_OSC">IODELAY1:DELAYCHAIN_OSC</a></td><td><a href="#bits-xc5v-IO-OLOGIC1:INV.T1" title="~OLOGIC1:INV.T1">~OLOGIC1:INV.T1</a></td><td>-</td><td><a href="#bits-xc5v-IO-OLOGIC1:OFF_SERDES" title="OLOGIC1:OFF_SERDES[1]">OLOGIC1:OFF_SERDES[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-IOB1:NDRIVE" title="~IOB1:NDRIVE[1]">~IOB1:NDRIVE[1]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-ILOGIC1:INIT_RANK1_PARTIAL" title="~ILOGIC1:INIT_RANK1_PARTIAL[0]">~ILOGIC1:INIT_RANK1_PARTIAL[0]</a></td><td><a href="#bits-xc5v-IO-ILOGIC1:INIT_RANK3" title="~ILOGIC1:INIT_RANK3[1]">~ILOGIC1:INIT_RANK3[1]</a></td><td><a href="#bits-xc5v-IO-IODELAY1:DELAY_SRC" title="IODELAY1:DELAY_SRC[1]">IODELAY1:DELAY_SRC[1]</a></td><td><a href="#bits-xc5v-IO-IOI_CLK:MUX.ICLK1" title="IOI_CLK:MUX.ICLK1[4]">IOI_CLK:MUX.ICLK1[4]</a></td><td><a href="#bits-xc5v-IO-OLOGIC1:TFF_SR_SYNC" title="OLOGIC1:TFF_SR_SYNC[0]">OLOGIC1:TFF_SR_SYNC[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-OLOGIC1:TFF_INIT" title="~OLOGIC1:TFF_INIT[4]">~OLOGIC1:TFF_INIT[4]</a></td><td>-</td><td>-</td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-IO-ILOGIC1:INIT_RANK3" title="~ILOGIC1:INIT_RANK3[0]">~ILOGIC1:INIT_RANK3[0]</a></td><td>-</td><td><a href="#bits-xc5v-IO-IODELAY1:DELAY_SRC" title="IODELAY1:DELAY_SRC[0]">IODELAY1:DELAY_SRC[0]</a></td><td><a href="#bits-xc5v-IO-IODELAY1:DELAY_SRC" title="IODELAY1:DELAY_SRC[3]">IODELAY1:DELAY_SRC[3]</a></td><td>-</td><td><a href="#bits-xc5v-IO-OLOGIC1:OFF_SR_SYNC" title="OLOGIC1:OFF_SR_SYNC[1]">OLOGIC1:OFF_SR_SYNC[1]</a></td><td><a href="#bits-xc5v-IO-OLOGIC1:INV.T3" title="~OLOGIC1:INV.T3">~OLOGIC1:INV.T3</a></td><td><a href="#bits-xc5v-IO-OLOGIC1:INV.T4" title="~OLOGIC1:INV.T4">~OLOGIC1:INV.T4</a></td><td>-</td><td><a href="#bits-xc5v-IO-IOB1:PDRIVE" title="IOB1:PDRIVE[1]">IOB1:PDRIVE[1]</a></td></tr>
</table>
<div id="bits-xc5v-IO-ILOGIC0:INIT_RANK2"></div>
<div id="bits-xc5v-IO-ILOGIC0:INIT_RANK3"></div>
<div id="bits-xc5v-IO-ILOGIC1:INIT_RANK2"></div>
<div id="bits-xc5v-IO-ILOGIC1:INIT_RANK3"></div>
<div id="bits-xc5v-IO-IODELAY0:IDELAY_VALUE_CUR"></div>
<div id="bits-xc5v-IO-IODELAY1:IDELAY_VALUE_CUR"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:INIT_RANK2</th><th>[0, 28, 19]</th><th>[0, 29, 17]</th><th>[0, 28, 10]</th><th>[0, 28, 11]</th><th>[0, 28, 5]</th><th>[0, 29, 3]</th></tr>
<tr><th>ILOGIC0:INIT_RANK3</th><th>[0, 28, 28]</th><th>[0, 29, 21]</th><th>[0, 28, 14]</th><th>[0, 29, 7]</th><th>[0, 29, 1]</th><th>[0, 28, 0]</th></tr>
<tr><th>ILOGIC1:INIT_RANK2</th><th>[0, 28, 44]</th><th>[0, 29, 46]</th><th>[0, 28, 53]</th><th>[0, 28, 52]</th><th>[0, 28, 58]</th><th>[0, 29, 60]</th></tr>
<tr><th>ILOGIC1:INIT_RANK3</th><th>[0, 28, 35]</th><th>[0, 29, 42]</th><th>[0, 28, 49]</th><th>[0, 29, 56]</th><th>[0, 29, 62]</th><th>[0, 28, 63]</th></tr>
<tr><th>IODELAY0:IDELAY_VALUE_CUR</th><th>[0, 32, 12]</th><th>[0, 32, 16]</th><th>[0, 32, 19]</th><th>[0, 32, 22]</th><th>[0, 32, 31]</th><th>[0, 33, 28]</th></tr>
<tr><th>IODELAY1:IDELAY_VALUE_CUR</th><th>[0, 32, 51]</th><th>[0, 32, 47]</th><th>[0, 32, 44]</th><th>[0, 32, 41]</th><th>[0, 32, 32]</th><th>[0, 33, 35]</th></tr>
<tr><td>Inverted</td><td>~[5]</td><td>~[4]</td><td>~[3]</td><td>~[2]</td><td>~[1]</td><td>~[0]</td></tr>
</table>
<div id="bits-xc5v-IO-ILOGIC0:INIT_RANK1_PARTIAL"></div>
<div id="bits-xc5v-IO-ILOGIC1:INIT_RANK1_PARTIAL"></div>
<div id="bits-xc5v-IO-OLOGIC0:TFF_INIT"></div>
<div id="bits-xc5v-IO-OLOGIC1:TFF_INIT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:INIT_RANK1_PARTIAL</th><th>[0, 29, 14]</th><th>[0, 29, 11]</th><th>[0, 28, 8]</th><th>[0, 29, 5]</th><th>[0, 28, 1]</th></tr>
<tr><th>ILOGIC1:INIT_RANK1_PARTIAL</th><th>[0, 29, 49]</th><th>[0, 29, 52]</th><th>[0, 28, 55]</th><th>[0, 29, 58]</th><th>[0, 28, 62]</th></tr>
<tr><th>OLOGIC0:TFF_INIT</th><th>[0, 35, 16]</th><th>[0, 35, 4]</th><th>[0, 35, 1]</th><th>[0, 34, 8]</th><th>[0, 34, 7]</th></tr>
<tr><th>OLOGIC1:TFF_INIT</th><th>[0, 35, 62]</th><th>[0, 35, 59]</th><th>[0, 35, 47]</th><th>[0, 34, 56]</th><th>[0, 34, 55]</th></tr>
<tr><td>Inverted</td><td>~[4]</td><td>~[3]</td><td>~[2]</td><td>~[1]</td><td>~[0]</td></tr>
</table>
<div id="bits-xc5v-IO-ILOGIC0:BITSLIP_SYNC"></div>
<div id="bits-xc5v-IO-ILOGIC0:IFF_DELAY_ENABLE"></div>
<div id="bits-xc5v-IO-ILOGIC0:IFF_REV_USED"></div>
<div id="bits-xc5v-IO-ILOGIC0:IFF_SR_SYNC"></div>
<div id="bits-xc5v-IO-ILOGIC0:IFF_SR_USED"></div>
<div id="bits-xc5v-IO-ILOGIC0:IFF_TSBYPASS_ENABLE"></div>
<div id="bits-xc5v-IO-ILOGIC0:INV.CLKDIV"></div>
<div id="bits-xc5v-IO-ILOGIC0:INV.OCLK1"></div>
<div id="bits-xc5v-IO-ILOGIC0:INV.OCLK2"></div>
<div id="bits-xc5v-IO-ILOGIC0:I_DELAY_ENABLE"></div>
<div id="bits-xc5v-IO-ILOGIC0:I_TSBYPASS_ENABLE"></div>
<div id="bits-xc5v-IO-ILOGIC0:READBACK_I"></div>
<div id="bits-xc5v-IO-ILOGIC0:SERDES"></div>
<div id="bits-xc5v-IO-ILOGIC1:BITSLIP_SYNC"></div>
<div id="bits-xc5v-IO-ILOGIC1:IFF_DELAY_ENABLE"></div>
<div id="bits-xc5v-IO-ILOGIC1:IFF_REV_USED"></div>
<div id="bits-xc5v-IO-ILOGIC1:IFF_SR_SYNC"></div>
<div id="bits-xc5v-IO-ILOGIC1:IFF_SR_USED"></div>
<div id="bits-xc5v-IO-ILOGIC1:IFF_TSBYPASS_ENABLE"></div>
<div id="bits-xc5v-IO-ILOGIC1:INV.CLKDIV"></div>
<div id="bits-xc5v-IO-ILOGIC1:INV.OCLK1"></div>
<div id="bits-xc5v-IO-ILOGIC1:INV.OCLK2"></div>
<div id="bits-xc5v-IO-ILOGIC1:I_DELAY_ENABLE"></div>
<div id="bits-xc5v-IO-ILOGIC1:I_TSBYPASS_ENABLE"></div>
<div id="bits-xc5v-IO-ILOGIC1:READBACK_I"></div>
<div id="bits-xc5v-IO-ILOGIC1:SERDES"></div>
<div id="bits-xc5v-IO-IOB0:DCI_T"></div>
<div id="bits-xc5v-IO-IOB0:OUTPUT_DELAY"></div>
<div id="bits-xc5v-IO-IOB0:VR"></div>
<div id="bits-xc5v-IO-IOB0:VREF_SYSMON"></div>
<div id="bits-xc5v-IO-IOB1:DCI_T"></div>
<div id="bits-xc5v-IO-IOB1:OUTPUT_DELAY"></div>
<div id="bits-xc5v-IO-IOB1:VR"></div>
<div id="bits-xc5v-IO-IOB1:VREF_SYSMON"></div>
<div id="bits-xc5v-IO-IODELAY0:DELAYCHAIN_OSC"></div>
<div id="bits-xc5v-IO-IODELAY0:HIGH_PERFORMANCE_MODE"></div>
<div id="bits-xc5v-IO-IODELAY1:DELAYCHAIN_OSC"></div>
<div id="bits-xc5v-IO-IODELAY1:HIGH_PERFORMANCE_MODE"></div>
<div id="bits-xc5v-IO-OLOGIC0:INV.CLKDIV"></div>
<div id="bits-xc5v-IO-OLOGIC0:INV.D1"></div>
<div id="bits-xc5v-IO-OLOGIC0:INV.D2"></div>
<div id="bits-xc5v-IO-OLOGIC0:INV.D3"></div>
<div id="bits-xc5v-IO-OLOGIC0:INV.D4"></div>
<div id="bits-xc5v-IO-OLOGIC0:INV.D5"></div>
<div id="bits-xc5v-IO-OLOGIC0:INV.D6"></div>
<div id="bits-xc5v-IO-OLOGIC0:MISR_ENABLE"></div>
<div id="bits-xc5v-IO-OLOGIC0:MISR_ENABLE_FDBK"></div>
<div id="bits-xc5v-IO-OLOGIC0:MISR_RESET"></div>
<div id="bits-xc5v-IO-OLOGIC0:OFF_REV_USED"></div>
<div id="bits-xc5v-IO-OLOGIC0:OFF_SR_USED"></div>
<div id="bits-xc5v-IO-OLOGIC0:SERDES"></div>
<div id="bits-xc5v-IO-OLOGIC0:TFF_REV_USED"></div>
<div id="bits-xc5v-IO-OLOGIC0:TFF_SR_USED"></div>
<div id="bits-xc5v-IO-OLOGIC1:INV.CLKDIV"></div>
<div id="bits-xc5v-IO-OLOGIC1:INV.D1"></div>
<div id="bits-xc5v-IO-OLOGIC1:INV.D2"></div>
<div id="bits-xc5v-IO-OLOGIC1:INV.D3"></div>
<div id="bits-xc5v-IO-OLOGIC1:INV.D4"></div>
<div id="bits-xc5v-IO-OLOGIC1:INV.D5"></div>
<div id="bits-xc5v-IO-OLOGIC1:INV.D6"></div>
<div id="bits-xc5v-IO-OLOGIC1:MISR_ENABLE"></div>
<div id="bits-xc5v-IO-OLOGIC1:MISR_ENABLE_FDBK"></div>
<div id="bits-xc5v-IO-OLOGIC1:MISR_RESET"></div>
<div id="bits-xc5v-IO-OLOGIC1:OFF_REV_USED"></div>
<div id="bits-xc5v-IO-OLOGIC1:OFF_SR_USED"></div>
<div id="bits-xc5v-IO-OLOGIC1:SERDES"></div>
<div id="bits-xc5v-IO-OLOGIC1:TFF_REV_USED"></div>
<div id="bits-xc5v-IO-OLOGIC1:TFF_SR_USED"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:BITSLIP_SYNC</th><th>[0, 29, 19]</th></tr>
<tr><th>ILOGIC0:IFF_DELAY_ENABLE</th><th>[0, 31, 17]</th></tr>
<tr><th>ILOGIC0:IFF_REV_USED</th><th>[0, 30, 25]</th></tr>
<tr><th>ILOGIC0:IFF_SR_SYNC</th><th>[0, 31, 24]</th></tr>
<tr><th>ILOGIC0:IFF_SR_USED</th><th>[0, 31, 26]</th></tr>
<tr><th>ILOGIC0:IFF_TSBYPASS_ENABLE</th><th>[0, 30, 17]</th></tr>
<tr><th>ILOGIC0:INV.CLKDIV</th><th>[0, 28, 6]</th></tr>
<tr><th>ILOGIC0:INV.OCLK1</th><th>[0, 30, 12]</th></tr>
<tr><th>ILOGIC0:INV.OCLK2</th><th>[0, 30, 14]</th></tr>
<tr><th>ILOGIC0:I_DELAY_ENABLE</th><th>[0, 30, 31]</th></tr>
<tr><th>ILOGIC0:I_TSBYPASS_ENABLE</th><th>[0, 31, 31]</th></tr>
<tr><th>ILOGIC0:READBACK_I</th><th>[0, 29, 13]</th></tr>
<tr><th>ILOGIC0:SERDES</th><th>[0, 28, 23]</th></tr>
<tr><th>ILOGIC1:BITSLIP_SYNC</th><th>[0, 29, 44]</th></tr>
<tr><th>ILOGIC1:IFF_DELAY_ENABLE</th><th>[0, 31, 46]</th></tr>
<tr><th>ILOGIC1:IFF_REV_USED</th><th>[0, 30, 38]</th></tr>
<tr><th>ILOGIC1:IFF_SR_SYNC</th><th>[0, 31, 39]</th></tr>
<tr><th>ILOGIC1:IFF_SR_USED</th><th>[0, 31, 37]</th></tr>
<tr><th>ILOGIC1:IFF_TSBYPASS_ENABLE</th><th>[0, 30, 46]</th></tr>
<tr><th>ILOGIC1:INV.CLKDIV</th><th>[0, 28, 57]</th></tr>
<tr><th>ILOGIC1:INV.OCLK1</th><th>[0, 30, 51]</th></tr>
<tr><th>ILOGIC1:INV.OCLK2</th><th>[0, 30, 49]</th></tr>
<tr><th>ILOGIC1:I_DELAY_ENABLE</th><th>[0, 30, 32]</th></tr>
<tr><th>ILOGIC1:I_TSBYPASS_ENABLE</th><th>[0, 31, 32]</th></tr>
<tr><th>ILOGIC1:READBACK_I</th><th>[0, 29, 50]</th></tr>
<tr><th>ILOGIC1:SERDES</th><th>[0, 28, 40]</th></tr>
<tr><th>IOB0:DCI_T</th><th>[0, 36, 12]</th></tr>
<tr><th>IOB0:OUTPUT_DELAY</th><th>[0, 36, 7]</th></tr>
<tr><th>IOB0:VR</th><th>[0, 36, 3]</th></tr>
<tr><th>IOB0:VREF_SYSMON</th><th>[0, 36, 30]</th></tr>
<tr><th>IOB1:DCI_T</th><th>[0, 36, 51]</th></tr>
<tr><th>IOB1:OUTPUT_DELAY</th><th>[0, 36, 56]</th></tr>
<tr><th>IOB1:VR</th><th>[0, 36, 60]</th></tr>
<tr><th>IOB1:VREF_SYSMON</th><th>[0, 36, 33]</th></tr>
<tr><th>IODELAY0:DELAYCHAIN_OSC</th><th>[0, 31, 2]</th></tr>
<tr><th>IODELAY0:HIGH_PERFORMANCE_MODE</th><th>[0, 32, 14]</th></tr>
<tr><th>IODELAY1:DELAYCHAIN_OSC</th><th>[0, 31, 61]</th></tr>
<tr><th>IODELAY1:HIGH_PERFORMANCE_MODE</th><th>[0, 32, 49]</th></tr>
<tr><th>OLOGIC0:INV.CLKDIV</th><th>[0, 34, 13]</th></tr>
<tr><th>OLOGIC0:INV.D1</th><th>[0, 32, 24]</th></tr>
<tr><th>OLOGIC0:INV.D2</th><th>[0, 32, 23]</th></tr>
<tr><th>OLOGIC0:INV.D3</th><th>[0, 35, 23]</th></tr>
<tr><th>OLOGIC0:INV.D4</th><th>[0, 34, 20]</th></tr>
<tr><th>OLOGIC0:INV.D5</th><th>[0, 34, 23]</th></tr>
<tr><th>OLOGIC0:INV.D6</th><th>[0, 35, 25]</th></tr>
<tr><th>OLOGIC0:MISR_ENABLE</th><th>[0, 28, 16]</th></tr>
<tr><th>OLOGIC0:MISR_ENABLE_FDBK</th><th>[0, 29, 18]</th></tr>
<tr><th>OLOGIC0:MISR_RESET</th><th>[0, 28, 15]</th></tr>
<tr><th>OLOGIC0:OFF_REV_USED</th><th>[0, 34, 26]</th></tr>
<tr><th>OLOGIC0:OFF_SR_USED</th><th>[0, 34, 27]</th></tr>
<tr><th>OLOGIC0:SERDES</th><th>[0, 35, 20]</th></tr>
<tr><th>OLOGIC0:TFF_REV_USED</th><th>[0, 34, 15]</th></tr>
<tr><th>OLOGIC0:TFF_SR_USED</th><th>[0, 35, 15]</th></tr>
<tr><th>OLOGIC1:INV.CLKDIV</th><th>[0, 34, 50]</th></tr>
<tr><th>OLOGIC1:INV.D1</th><th>[0, 32, 39]</th></tr>
<tr><th>OLOGIC1:INV.D2</th><th>[0, 32, 40]</th></tr>
<tr><th>OLOGIC1:INV.D3</th><th>[0, 35, 40]</th></tr>
<tr><th>OLOGIC1:INV.D4</th><th>[0, 34, 43]</th></tr>
<tr><th>OLOGIC1:INV.D5</th><th>[0, 34, 40]</th></tr>
<tr><th>OLOGIC1:INV.D6</th><th>[0, 35, 38]</th></tr>
<tr><th>OLOGIC1:MISR_ENABLE</th><th>[0, 28, 47]</th></tr>
<tr><th>OLOGIC1:MISR_ENABLE_FDBK</th><th>[0, 29, 45]</th></tr>
<tr><th>OLOGIC1:MISR_RESET</th><th>[0, 28, 48]</th></tr>
<tr><th>OLOGIC1:OFF_REV_USED</th><th>[0, 34, 37]</th></tr>
<tr><th>OLOGIC1:OFF_SR_USED</th><th>[0, 34, 36]</th></tr>
<tr><th>OLOGIC1:SERDES</th><th>[0, 35, 43]</th></tr>
<tr><th>OLOGIC1:TFF_REV_USED</th><th>[0, 34, 48]</th></tr>
<tr><th>OLOGIC1:TFF_SR_USED</th><th>[0, 35, 48]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc5v-IO-ILOGIC0:INIT_CE"></div>
<div id="bits-xc5v-IO-ILOGIC1:INIT_CE"></div>
<div id="bits-xc5v-IO-OLOGIC0:TFF23_SRVAL"></div>
<div id="bits-xc5v-IO-OLOGIC1:TFF23_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:INIT_CE</th><th>[0, 28, 12]</th><th>[0, 28, 13]</th></tr>
<tr><th>ILOGIC1:INIT_CE</th><th>[0, 28, 51]</th><th>[0, 28, 50]</th></tr>
<tr><th>OLOGIC0:TFF23_SRVAL</th><th>[0, 35, 10]</th><th>[0, 34, 10]</th></tr>
<tr><th>OLOGIC1:TFF23_SRVAL</th><th>[0, 35, 53]</th><th>[0, 34, 53]</th></tr>
<tr><td>Inverted</td><td>~[1]</td><td>~[0]</td></tr>
</table>
<div id="bits-xc5v-IO-OLOGIC0:MISR_CLK_SELECT"></div>
<div id="bits-xc5v-IO-OLOGIC1:MISR_CLK_SELECT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC0:MISR_CLK_SELECT</th><th>[0, 29, 16]</th><th>[0, 28, 17]</th></tr>
<tr><th>OLOGIC1:MISR_CLK_SELECT</th><th>[0, 29, 47]</th><th>[0, 28, 46]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td></tr>
<tr><td>CLK1</td><td>0</td><td>1</td></tr>
<tr><td>CLK2</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc5v-IO-ILOGIC0:BITSLIP_ENABLE"></div>
<div id="bits-xc5v-IO-ILOGIC1:BITSLIP_ENABLE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:BITSLIP_ENABLE</th><th>[0, 31, 16]</th><th>[0, 29, 30]</th><th>[0, 29, 26]</th><th>[0, 29, 15]</th><th>[0, 29, 12]</th><th>[0, 28, 22]</th><th>[0, 28, 18]</th></tr>
<tr><th>ILOGIC1:BITSLIP_ENABLE</th><th>[0, 31, 47]</th><th>[0, 29, 51]</th><th>[0, 29, 48]</th><th>[0, 29, 37]</th><th>[0, 29, 33]</th><th>[0, 28, 45]</th><th>[0, 28, 41]</th></tr>
<tr><td>Non-inverted</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc5v-IO-ILOGIC0:MUX.CLK"></div>
<div id="bits-xc5v-IO-ILOGIC0:MUX.CLKB"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:MUX.CLK</th><th>[0, 28, 21]</th></tr>
<tr><th>ILOGIC0:MUX.CLKB</th><th>[0, 28, 20]</th></tr>
<tr><td>ICLK0</td><td>0</td></tr>
<tr><td>ICLK1</td><td>1</td></tr>
</table>
<div id="bits-xc5v-IO-ILOGIC0:IFF1_INIT"></div>
<div id="bits-xc5v-IO-ILOGIC0:IFF1_SRVAL"></div>
<div id="bits-xc5v-IO-ILOGIC0:IFF2_INIT"></div>
<div id="bits-xc5v-IO-ILOGIC0:IFF2_SRVAL"></div>
<div id="bits-xc5v-IO-ILOGIC0:IFF3_INIT"></div>
<div id="bits-xc5v-IO-ILOGIC0:IFF3_SRVAL"></div>
<div id="bits-xc5v-IO-ILOGIC0:IFF4_INIT"></div>
<div id="bits-xc5v-IO-ILOGIC0:IFF4_SRVAL"></div>
<div id="bits-xc5v-IO-ILOGIC0:IFF_LATCH"></div>
<div id="bits-xc5v-IO-ILOGIC1:IFF1_INIT"></div>
<div id="bits-xc5v-IO-ILOGIC1:IFF1_SRVAL"></div>
<div id="bits-xc5v-IO-ILOGIC1:IFF2_INIT"></div>
<div id="bits-xc5v-IO-ILOGIC1:IFF2_SRVAL"></div>
<div id="bits-xc5v-IO-ILOGIC1:IFF3_INIT"></div>
<div id="bits-xc5v-IO-ILOGIC1:IFF3_SRVAL"></div>
<div id="bits-xc5v-IO-ILOGIC1:IFF4_INIT"></div>
<div id="bits-xc5v-IO-ILOGIC1:IFF4_SRVAL"></div>
<div id="bits-xc5v-IO-ILOGIC1:IFF_LATCH"></div>
<div id="bits-xc5v-IO-IOB0:DCIUPDATEMODE_ASREQUIRED"></div>
<div id="bits-xc5v-IO-IOB0:INV.I"></div>
<div id="bits-xc5v-IO-IOB1:DCIUPDATEMODE_ASREQUIRED"></div>
<div id="bits-xc5v-IO-IOB1:INV.I"></div>
<div id="bits-xc5v-IO-IODELAY0:INV.DATAIN"></div>
<div id="bits-xc5v-IO-IODELAY0:LEGIDELAY"></div>
<div id="bits-xc5v-IO-IODELAY1:INV.DATAIN"></div>
<div id="bits-xc5v-IO-IODELAY1:LEGIDELAY"></div>
<div id="bits-xc5v-IO-OLOGIC0:INV.CLK1"></div>
<div id="bits-xc5v-IO-OLOGIC0:INV.CLK2"></div>
<div id="bits-xc5v-IO-OLOGIC0:INV.T1"></div>
<div id="bits-xc5v-IO-OLOGIC0:INV.T2"></div>
<div id="bits-xc5v-IO-OLOGIC0:INV.T3"></div>
<div id="bits-xc5v-IO-OLOGIC0:INV.T4"></div>
<div id="bits-xc5v-IO-OLOGIC0:TFF1_SRVAL"></div>
<div id="bits-xc5v-IO-OLOGIC1:INV.CLK1"></div>
<div id="bits-xc5v-IO-OLOGIC1:INV.CLK2"></div>
<div id="bits-xc5v-IO-OLOGIC1:INV.T1"></div>
<div id="bits-xc5v-IO-OLOGIC1:INV.T2"></div>
<div id="bits-xc5v-IO-OLOGIC1:INV.T3"></div>
<div id="bits-xc5v-IO-OLOGIC1:INV.T4"></div>
<div id="bits-xc5v-IO-OLOGIC1:TFF1_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:IFF1_INIT</th><th>[0, 28, 26]</th></tr>
<tr><th>ILOGIC0:IFF1_SRVAL</th><th>[0, 28, 24]</th></tr>
<tr><th>ILOGIC0:IFF2_INIT</th><th>[0, 29, 20]</th></tr>
<tr><th>ILOGIC0:IFF2_SRVAL</th><th>[0, 29, 22]</th></tr>
<tr><th>ILOGIC0:IFF3_INIT</th><th>[0, 28, 27]</th></tr>
<tr><th>ILOGIC0:IFF3_SRVAL</th><th>[0, 29, 28]</th></tr>
<tr><th>ILOGIC0:IFF4_INIT</th><th>[0, 28, 31]</th></tr>
<tr><th>ILOGIC0:IFF4_SRVAL</th><th>[0, 28, 29]</th></tr>
<tr><th>ILOGIC0:IFF_LATCH</th><th>[0, 31, 20]</th></tr>
<tr><th>ILOGIC1:IFF1_INIT</th><th>[0, 28, 37]</th></tr>
<tr><th>ILOGIC1:IFF1_SRVAL</th><th>[0, 28, 39]</th></tr>
<tr><th>ILOGIC1:IFF2_INIT</th><th>[0, 29, 43]</th></tr>
<tr><th>ILOGIC1:IFF2_SRVAL</th><th>[0, 29, 41]</th></tr>
<tr><th>ILOGIC1:IFF3_INIT</th><th>[0, 28, 36]</th></tr>
<tr><th>ILOGIC1:IFF3_SRVAL</th><th>[0, 29, 35]</th></tr>
<tr><th>ILOGIC1:IFF4_INIT</th><th>[0, 28, 32]</th></tr>
<tr><th>ILOGIC1:IFF4_SRVAL</th><th>[0, 28, 34]</th></tr>
<tr><th>ILOGIC1:IFF_LATCH</th><th>[0, 31, 43]</th></tr>
<tr><th>IOB0:DCIUPDATEMODE_ASREQUIRED</th><th>[0, 37, 5]</th></tr>
<tr><th>IOB0:INV.I</th><th>[0, 31, 23]</th></tr>
<tr><th>IOB1:DCIUPDATEMODE_ASREQUIRED</th><th>[0, 37, 58]</th></tr>
<tr><th>IOB1:INV.I</th><th>[0, 31, 40]</th></tr>
<tr><th>IODELAY0:INV.DATAIN</th><th>[0, 30, 8]</th></tr>
<tr><th>IODELAY0:LEGIDELAY</th><th>[0, 33, 9]</th></tr>
<tr><th>IODELAY1:INV.DATAIN</th><th>[0, 30, 55]</th></tr>
<tr><th>IODELAY1:LEGIDELAY</th><th>[0, 33, 54]</th></tr>
<tr><th>OLOGIC0:INV.CLK1</th><th>[0, 33, 31]</th></tr>
<tr><th>OLOGIC0:INV.CLK2</th><th>[0, 33, 30]</th></tr>
<tr><th>OLOGIC0:INV.T1</th><th>[0, 32, 2]</th></tr>
<tr><th>OLOGIC0:INV.T2</th><th>[0, 33, 3]</th></tr>
<tr><th>OLOGIC0:INV.T3</th><th>[0, 34, 0]</th></tr>
<tr><th>OLOGIC0:INV.T4</th><th>[0, 35, 0]</th></tr>
<tr><th>OLOGIC0:TFF1_SRVAL</th><th>[0, 35, 12]</th></tr>
<tr><th>OLOGIC1:INV.CLK1</th><th>[0, 33, 32]</th></tr>
<tr><th>OLOGIC1:INV.CLK2</th><th>[0, 33, 33]</th></tr>
<tr><th>OLOGIC1:INV.T1</th><th>[0, 32, 61]</th></tr>
<tr><th>OLOGIC1:INV.T2</th><th>[0, 33, 60]</th></tr>
<tr><th>OLOGIC1:INV.T3</th><th>[0, 34, 63]</th></tr>
<tr><th>OLOGIC1:INV.T4</th><th>[0, 35, 63]</th></tr>
<tr><th>OLOGIC1:TFF1_SRVAL</th><th>[0, 35, 51]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc5v-IO-ILOGIC1:MUX.CLK"></div>
<div id="bits-xc5v-IO-ILOGIC1:MUX.CLKB"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC1:MUX.CLK</th><th>[0, 28, 42]</th></tr>
<tr><th>ILOGIC1:MUX.CLKB</th><th>[0, 28, 43]</th></tr>
<tr><td>ICLK1</td><td>0</td></tr>
<tr><td>ICLK0</td><td>1</td></tr>
</table>
<div id="bits-xc5v-IO-ILOGIC0:INIT_BITSLIPCNT"></div>
<div id="bits-xc5v-IO-ILOGIC1:INIT_BITSLIPCNT"></div>
<div id="bits-xc5v-IO-IODELAY0:ENABLE"></div>
<div id="bits-xc5v-IO-IODELAY1:ENABLE"></div>
<div id="bits-xc5v-IO-OLOGIC0:INIT_LOADCNT"></div>
<div id="bits-xc5v-IO-OLOGIC0:OFF_INIT"></div>
<div id="bits-xc5v-IO-OLOGIC1:INIT_LOADCNT"></div>
<div id="bits-xc5v-IO-OLOGIC1:OFF_INIT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:INIT_BITSLIPCNT</th><th>[0, 29, 29]</th><th>[0, 28, 2]</th><th>[0, 28, 4]</th><th>[0, 29, 8]</th></tr>
<tr><th>ILOGIC1:INIT_BITSLIPCNT</th><th>[0, 29, 34]</th><th>[0, 28, 61]</th><th>[0, 28, 59]</th><th>[0, 29, 55]</th></tr>
<tr><th>IODELAY0:ENABLE</th><th>[0, 33, 16]</th><th>[0, 32, 20]</th><th>[0, 32, 18]</th><th>[0, 32, 8]</th></tr>
<tr><th>IODELAY1:ENABLE</th><th>[0, 33, 47]</th><th>[0, 32, 55]</th><th>[0, 32, 45]</th><th>[0, 32, 43]</th></tr>
<tr><th>OLOGIC0:INIT_LOADCNT</th><th>[0, 33, 29]</th><th>[0, 33, 23]</th><th>[0, 35, 27]</th><th>[0, 35, 24]</th></tr>
<tr><th>OLOGIC0:OFF_INIT</th><th>[0, 35, 22]</th><th>[0, 33, 20]</th><th>[0, 33, 18]</th><th>[0, 32, 15]</th></tr>
<tr><th>OLOGIC1:INIT_LOADCNT</th><th>[0, 33, 34]</th><th>[0, 33, 40]</th><th>[0, 35, 36]</th><th>[0, 35, 39]</th></tr>
<tr><th>OLOGIC1:OFF_INIT</th><th>[0, 35, 41]</th><th>[0, 33, 45]</th><th>[0, 33, 43]</th><th>[0, 32, 48]</th></tr>
<tr><td>Inverted</td><td>~[3]</td><td>~[2]</td><td>~[1]</td><td>~[0]</td></tr>
</table>
<div id="bits-xc5v-IO-ILOGIC0:DDR_CLK_EDGE"></div>
<div id="bits-xc5v-IO-ILOGIC1:DDR_CLK_EDGE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:DDR_CLK_EDGE</th><th>[0, 28, 30]</th><th>[0, 29, 31]</th></tr>
<tr><th>ILOGIC1:DDR_CLK_EDGE</th><th>[0, 28, 33]</th><th>[0, 29, 32]</th></tr>
<tr><td>SAME_EDGE_PIPELINED</td><td>0</td><td>0</td></tr>
<tr><td>OPPOSITE_EDGE</td><td>0</td><td>1</td></tr>
<tr><td>SAME_EDGE</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc5v-IO-IODELAY0:DELAY_SRC"></div>
<div id="bits-xc5v-IO-IODELAY1:DELAY_SRC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IODELAY0:DELAY_SRC</th><th>[0, 31, 0]</th><th>[0, 31, 3]</th><th>[0, 30, 1]</th><th>[0, 30, 0]</th></tr>
<tr><th>IODELAY1:DELAY_SRC</th><th>[0, 31, 63]</th><th>[0, 31, 60]</th><th>[0, 30, 62]</th><th>[0, 30, 63]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>I</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>IO</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>O</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>DATAIN</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc5v-IO-IOI_CLK:MUX.ICLK0"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI_CLK:MUX.ICLK0</th><th>[0, 31, 14]</th><th>[0, 31, 11]</th><th>[0, 31, 18]</th><th>[0, 30, 6]</th><th>[0, 31, 1]</th><th>[0, 30, 2]</th><th>[0, 30, 3]</th><th>[0, 31, 4]</th><th>[0, 30, 4]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK4</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>HCLK8</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>RCLK2</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>IOCLK2</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK5</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>HCLK9</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>RCLK3</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>IOCLK3</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK2</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK6</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>RCLK0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>IOCLK0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CKINT0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK3</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK7</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>RCLK1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>IOCLK1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CKINT1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc5v-IO-ILOGIC0:DATA_WIDTH"></div>
<div id="bits-xc5v-IO-ILOGIC1:DATA_WIDTH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:DATA_WIDTH</th><th>[0, 31, 5]</th><th>[0, 31, 8]</th><th>[0, 31, 7]</th><th>[0, 30, 5]</th></tr>
<tr><th>ILOGIC1:DATA_WIDTH</th><th>[0, 31, 58]</th><th>[0, 31, 55]</th><th>[0, 31, 56]</th><th>[0, 30, 58]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>3</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>4</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>5</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>6</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>7</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>8</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>10</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc5v-IO-OLOGIC0:MUX.CLK"></div>
<div id="bits-xc5v-IO-OLOGIC1:MUX.CLK"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC0:MUX.CLK</th><th>[0, 30, 15]</th><th>[0, 31, 9]</th><th>[0, 30, 9]</th><th>[0, 30, 10]</th><th>[0, 30, 11]</th><th>[0, 31, 12]</th><th>[0, 30, 13]</th><th>[0, 31, 10]</th><th>[0, 30, 7]</th></tr>
<tr><th>OLOGIC1:MUX.CLK</th><th>[0, 30, 48]</th><th>[0, 31, 54]</th><th>[0, 30, 54]</th><th>[0, 30, 53]</th><th>[0, 30, 52]</th><th>[0, 31, 51]</th><th>[0, 30, 50]</th><th>[0, 31, 53]</th><th>[0, 30, 56]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK4</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>HCLK8</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>RCLK2</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>IOCLK2</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK5</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>HCLK9</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>RCLK3</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>IOCLK3</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK2</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK6</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>RCLK0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>IOCLK0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CKINT</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK3</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK7</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>RCLK1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>IOCLK1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc5v-IO-ILOGIC0:TSBYPASS_MUX"></div>
<div id="bits-xc5v-IO-ILOGIC1:TSBYPASS_MUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:TSBYPASS_MUX</th><th>[0, 30, 16]</th></tr>
<tr><th>ILOGIC1:TSBYPASS_MUX</th><th>[0, 30, 47]</th></tr>
<tr><td>T</td><td>0</td></tr>
<tr><td>GND</td><td>1</td></tr>
</table>
<div id="bits-xc5v-IO-OLOGIC0:MUX.CLKDIV"></div>
<div id="bits-xc5v-IO-OLOGIC1:MUX.CLKDIV"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC0:MUX.CLKDIV</th><th>[0, 30, 18]</th><th>[0, 31, 13]</th><th>[0, 30, 23]</th><th>[0, 31, 21]</th><th>[0, 30, 21]</th><th>[0, 30, 20]</th><th>[0, 31, 19]</th><th>[0, 30, 19]</th></tr>
<tr><th>OLOGIC1:MUX.CLKDIV</th><th>[0, 30, 45]</th><th>[0, 31, 50]</th><th>[0, 30, 40]</th><th>[0, 31, 42]</th><th>[0, 30, 42]</th><th>[0, 30, 43]</th><th>[0, 31, 44]</th><th>[0, 30, 44]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK4</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>HCLK8</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>RCLK2</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK5</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>HCLK9</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>RCLK3</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK2</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK6</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>RCLK0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>CKINT</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK3</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK7</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>RCLK1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc5v-IO-ILOGIC0:NUM_CE"></div>
<div id="bits-xc5v-IO-ILOGIC1:NUM_CE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:NUM_CE</th><th>[0, 30, 22]</th></tr>
<tr><th>ILOGIC1:NUM_CE</th><th>[0, 30, 41]</th></tr>
<tr><td>1</td><td>0</td></tr>
<tr><td>2</td><td>1</td></tr>
</table>
<div id="bits-xc5v-IO-IOI_CLK:INV.ICLK0"></div>
<div id="bits-xc5v-IO-IOI_CLK:INV.ICLK1"></div>
<div id="bits-xc5v-IO-OLOGIC0:OFF_INIT_SERDES"></div>
<div id="bits-xc5v-IO-OLOGIC0:OFF_SRVAL"></div>
<div id="bits-xc5v-IO-OLOGIC1:OFF_INIT_SERDES"></div>
<div id="bits-xc5v-IO-OLOGIC1:OFF_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI_CLK:INV.ICLK0</th><th>[0, 31, 28]</th><th>[0, 30, 30]</th><th>[0, 30, 29]</th></tr>
<tr><th>IOI_CLK:INV.ICLK1</th><th>[0, 31, 35]</th><th>[0, 30, 34]</th><th>[0, 30, 33]</th></tr>
<tr><th>OLOGIC0:OFF_INIT_SERDES</th><th>[0, 33, 11]</th><th>[0, 33, 8]</th><th>[0, 32, 13]</th></tr>
<tr><th>OLOGIC0:OFF_SRVAL</th><th>[0, 35, 31]</th><th>[0, 34, 31]</th><th>[0, 34, 30]</th></tr>
<tr><th>OLOGIC1:OFF_INIT_SERDES</th><th>[0, 33, 55]</th><th>[0, 33, 52]</th><th>[0, 32, 50]</th></tr>
<tr><th>OLOGIC1:OFF_SRVAL</th><th>[0, 35, 32]</th><th>[0, 34, 33]</th><th>[0, 34, 32]</th></tr>
<tr><td>Inverted</td><td>~[2]</td><td>~[1]</td><td>~[0]</td></tr>
</table>
<div id="bits-xc5v-IO-IOI_CLK:MUX.ICLK1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI_CLK:MUX.ICLK1</th><th>[0, 31, 49]</th><th>[0, 31, 52]</th><th>[0, 31, 45]</th><th>[0, 30, 57]</th><th>[0, 31, 62]</th><th>[0, 30, 61]</th><th>[0, 30, 60]</th><th>[0, 31, 59]</th><th>[0, 30, 59]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK4</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>HCLK8</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>RCLK2</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>IOCLK2</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK5</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>HCLK9</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>RCLK3</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>IOCLK3</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK2</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK6</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>RCLK0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>IOCLK0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CKINT1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK3</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK7</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>RCLK1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>IOCLK1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CKINT0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc5v-IO-ILOGIC0:DATA_RATE"></div>
<div id="bits-xc5v-IO-ILOGIC1:DATA_RATE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:DATA_RATE</th><th>[0, 31, 6]</th></tr>
<tr><th>ILOGIC1:DATA_RATE</th><th>[0, 31, 57]</th></tr>
<tr><td>DDR</td><td>0</td></tr>
<tr><td>SDR</td><td>1</td></tr>
</table>
<div id="bits-xc5v-IO-ILOGIC0:SERDES_MODE"></div>
<div id="bits-xc5v-IO-ILOGIC1:SERDES_MODE"></div>
<div id="bits-xc5v-IO-OLOGIC0:SERDES_MODE"></div>
<div id="bits-xc5v-IO-OLOGIC1:SERDES_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:SERDES_MODE</th><th>[0, 31, 15]</th></tr>
<tr><th>ILOGIC1:SERDES_MODE</th><th>[0, 31, 48]</th></tr>
<tr><th>OLOGIC0:SERDES_MODE</th><th>[0, 34, 5]</th></tr>
<tr><th>OLOGIC1:SERDES_MODE</th><th>[0, 34, 58]</th></tr>
<tr><td>MASTER</td><td>0</td></tr>
<tr><td>SLAVE</td><td>1</td></tr>
</table>
<div id="bits-xc5v-IO-ILOGIC0:INTERFACE_TYPE"></div>
<div id="bits-xc5v-IO-ILOGIC1:INTERFACE_TYPE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:INTERFACE_TYPE</th><th>[0, 31, 25]</th></tr>
<tr><th>ILOGIC1:INTERFACE_TYPE</th><th>[0, 31, 38]</th></tr>
<tr><td>MEMORY</td><td>0</td></tr>
<tr><td>NETWORKING</td><td>1</td></tr>
</table>
<div id="bits-xc5v-IO-IOB0:DCI_MISC"></div>
<div id="bits-xc5v-IO-IOB0:OUTPUT_ENABLE"></div>
<div id="bits-xc5v-IO-IOB1:DCI_MISC"></div>
<div id="bits-xc5v-IO-IOB1:OUTPUT_ENABLE"></div>
<div id="bits-xc5v-IO-OLOGIC0:TFF_SR_SYNC"></div>
<div id="bits-xc5v-IO-OLOGIC1:TFF_SR_SYNC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:DCI_MISC</th><th>[0, 37, 26]</th><th>[0, 37, 16]</th></tr>
<tr><th>IOB0:OUTPUT_ENABLE</th><th>[0, 36, 22]</th><th>[0, 36, 19]</th></tr>
<tr><th>IOB1:DCI_MISC</th><th>[0, 37, 37]</th><th>[0, 37, 47]</th></tr>
<tr><th>IOB1:OUTPUT_ENABLE</th><th>[0, 36, 44]</th><th>[0, 36, 41]</th></tr>
<tr><th>OLOGIC0:TFF_SR_SYNC</th><th>[0, 34, 19]</th><th>[0, 32, 1]</th></tr>
<tr><th>OLOGIC1:TFF_SR_SYNC</th><th>[0, 34, 44]</th><th>[0, 32, 62]</th></tr>
<tr><td>Non-inverted</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc5v-IO-IOB0:NSLEW"></div>
<div id="bits-xc5v-IO-IOB0:OUTPUT_MISC"></div>
<div id="bits-xc5v-IO-IOB0:PSLEW"></div>
<div id="bits-xc5v-IO-IOB1:NSLEW"></div>
<div id="bits-xc5v-IO-IOB1:OUTPUT_MISC"></div>
<div id="bits-xc5v-IO-IOB1:PSLEW"></div>
<div id="bits-xc5v-IO-IODELAY0:IDELAY_VALUE_INIT"></div>
<div id="bits-xc5v-IO-IODELAY0:ODELAY_VALUE"></div>
<div id="bits-xc5v-IO-IODELAY1:IDELAY_VALUE_INIT"></div>
<div id="bits-xc5v-IO-IODELAY1:ODELAY_VALUE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:NSLEW</th><th>[0, 37, 20]</th><th>[0, 36, 26]</th><th>[0, 37, 28]</th><th>[0, 37, 31]</th><th>[0, 36, 27]</th><th>[0, 36, 31]</th></tr>
<tr><th>IOB0:OUTPUT_MISC</th><th>[0, 37, 3]</th><th>[0, 36, 4]</th><th>[0, 36, 20]</th><th>[0, 37, 25]</th><th>[0, 37, 24]</th><th>[0, 36, 24]</th></tr>
<tr><th>IOB0:PSLEW</th><th>[0, 37, 27]</th><th>[0, 37, 29]</th><th>[0, 37, 30]</th><th>[0, 37, 23]</th><th>[0, 36, 23]</th><th>[0, 37, 17]</th></tr>
<tr><th>IOB1:NSLEW</th><th>[0, 37, 43]</th><th>[0, 36, 37]</th><th>[0, 37, 35]</th><th>[0, 37, 32]</th><th>[0, 36, 36]</th><th>[0, 36, 32]</th></tr>
<tr><th>IOB1:OUTPUT_MISC</th><th>[0, 37, 60]</th><th>[0, 36, 59]</th><th>[0, 36, 43]</th><th>[0, 37, 38]</th><th>[0, 37, 39]</th><th>[0, 36, 39]</th></tr>
<tr><th>IOB1:PSLEW</th><th>[0, 37, 36]</th><th>[0, 37, 34]</th><th>[0, 37, 33]</th><th>[0, 37, 40]</th><th>[0, 36, 40]</th><th>[0, 37, 46]</th></tr>
<tr><th>IODELAY0:IDELAY_VALUE_INIT</th><th>[0, 32, 3]</th><th>[0, 32, 17]</th><th>[0, 33, 6]</th><th>[0, 32, 10]</th><th>[0, 32, 5]</th><th>[0, 32, 21]</th></tr>
<tr><th>IODELAY0:ODELAY_VALUE</th><th>[0, 33, 13]</th><th>[0, 33, 17]</th><th>[0, 33, 21]</th><th>[0, 33, 22]</th><th>[0, 33, 15]</th><th>[0, 32, 7]</th></tr>
<tr><th>IODELAY1:IDELAY_VALUE_INIT</th><th>[0, 32, 60]</th><th>[0, 32, 46]</th><th>[0, 33, 57]</th><th>[0, 32, 53]</th><th>[0, 32, 58]</th><th>[0, 32, 42]</th></tr>
<tr><th>IODELAY1:ODELAY_VALUE</th><th>[0, 33, 50]</th><th>[0, 33, 46]</th><th>[0, 33, 42]</th><th>[0, 33, 41]</th><th>[0, 33, 48]</th><th>[0, 32, 56]</th></tr>
<tr><td>Non-inverted</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc5v-IO-OLOGIC0:OFF_SERDES"></div>
<div id="bits-xc5v-IO-OLOGIC0:OFF_SR_SYNC"></div>
<div id="bits-xc5v-IO-OLOGIC1:OFF_SERDES"></div>
<div id="bits-xc5v-IO-OLOGIC1:OFF_SR_SYNC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC0:OFF_SERDES</th><th>[0, 35, 13]</th><th>[0, 35, 6]</th><th>[0, 34, 11]</th><th>[0, 34, 2]</th></tr>
<tr><th>OLOGIC0:OFF_SR_SYNC</th><th>[0, 35, 26]</th><th>[0, 34, 12]</th><th>[0, 33, 0]</th><th>[0, 32, 26]</th></tr>
<tr><th>OLOGIC1:OFF_SERDES</th><th>[0, 35, 57]</th><th>[0, 35, 50]</th><th>[0, 34, 61]</th><th>[0, 34, 52]</th></tr>
<tr><th>OLOGIC1:OFF_SR_SYNC</th><th>[0, 35, 37]</th><th>[0, 34, 51]</th><th>[0, 33, 63]</th><th>[0, 32, 37]</th></tr>
<tr><td>Non-inverted</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc5v-IO-IODELAY0:IDELAY_TYPE"></div>
<div id="bits-xc5v-IO-IODELAY1:IDELAY_TYPE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IODELAY0:IDELAY_TYPE</th><th>[0, 33, 5]</th><th>[0, 33, 7]</th></tr>
<tr><th>IODELAY1:IDELAY_TYPE</th><th>[0, 33, 58]</th><th>[0, 33, 56]</th></tr>
<tr><td>FIXED</td><td>0</td><td>0</td></tr>
<tr><td>VARIABLE</td><td>0</td><td>1</td></tr>
<tr><td>DEFAULT</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc5v-IO-OLOGIC0:DATA_WIDTH"></div>
<div id="bits-xc5v-IO-OLOGIC1:DATA_WIDTH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC0:DATA_WIDTH</th><th>[0, 32, 30]</th><th>[0, 32, 29]</th><th>[0, 34, 28]</th><th>[0, 35, 28]</th><th>[0, 32, 28]</th><th>[0, 32, 27]</th><th>[0, 33, 27]</th><th>[0, 33, 26]</th></tr>
<tr><th>OLOGIC1:DATA_WIDTH</th><th>[0, 32, 33]</th><th>[0, 32, 34]</th><th>[0, 34, 35]</th><th>[0, 35, 35]</th><th>[0, 32, 35]</th><th>[0, 32, 36]</th><th>[0, 33, 36]</th><th>[0, 33, 37]</th></tr>
<tr><td>2</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>3</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>4</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>5</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>6</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>7</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>8</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>10</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc5v-IO-OLOGIC0:TMUX"></div>
<div id="bits-xc5v-IO-OLOGIC1:TMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC0:TMUX</th><th>[0, 35, 18]</th><th>[0, 34, 16]</th><th>[0, 34, 17]</th><th>[0, 35, 17]</th><th>[0, 35, 11]</th></tr>
<tr><th>OLOGIC1:TMUX</th><th>[0, 35, 45]</th><th>[0, 34, 47]</th><th>[0, 34, 46]</th><th>[0, 35, 46]</th><th>[0, 35, 52]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>T1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DDR</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>SERDES_DDR</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>FF</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LATCH</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc5v-IO-OLOGIC0:TRISTATE_WIDTH"></div>
<div id="bits-xc5v-IO-OLOGIC1:TRISTATE_WIDTH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC0:TRISTATE_WIDTH</th><th>[0, 35, 19]</th></tr>
<tr><th>OLOGIC1:TRISTATE_WIDTH</th><th>[0, 35, 44]</th></tr>
<tr><td>1</td><td>0</td></tr>
<tr><td>4</td><td>1</td></tr>
</table>
<div id="bits-xc5v-IO-OLOGIC0:OMUX"></div>
<div id="bits-xc5v-IO-OLOGIC1:OMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC0:OMUX</th><th>[0, 35, 29]</th><th>[0, 34, 29]</th><th>[0, 34, 6]</th><th>[0, 35, 5]</th><th>[0, 35, 30]</th></tr>
<tr><th>OLOGIC1:OMUX</th><th>[0, 35, 34]</th><th>[0, 34, 34]</th><th>[0, 34, 57]</th><th>[0, 35, 58]</th><th>[0, 35, 33]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>D1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>SERDES_SDR</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>SERDES_DDR</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>FF</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DDR</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LATCH</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc5v-IO-IOB0:NDRIVE"></div>
<div id="bits-xc5v-IO-IOB1:NDRIVE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:NDRIVE</th><th>[0, 36, 11]</th><th>[0, 36, 6]</th><th>[0, 37, 14]</th><th>[0, 37, 2]</th><th>[0, 36, 10]</th></tr>
<tr><th>IOB1:NDRIVE</th><th>[0, 36, 52]</th><th>[0, 36, 57]</th><th>[0, 37, 49]</th><th>[0, 37, 61]</th><th>[0, 36, 53]</th></tr>
<tr><td>Mixed inversion</td><td>[4]</td><td>[3]</td><td>~[2]</td><td>~[1]</td><td>~[0]</td></tr>
</table>
<div id="bits-xc5v-IO-IOB0:PDRIVE"></div>
<div id="bits-xc5v-IO-IOB1:PDRIVE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:PDRIVE</th><th>[0, 37, 10]</th><th>[0, 37, 9]</th><th>[0, 37, 13]</th><th>[0, 37, 0]</th><th>[0, 36, 14]</th></tr>
<tr><th>IOB1:PDRIVE</th><th>[0, 37, 53]</th><th>[0, 37, 54]</th><th>[0, 37, 50]</th><th>[0, 37, 63]</th><th>[0, 36, 49]</th></tr>
<tr><td>Mixed inversion</td><td>[4]</td><td>~[3]</td><td>[2]</td><td>[1]</td><td>~[0]</td></tr>
</table>
<div id="bits-xc5v-IO-IOB0:PULL"></div>
<div id="bits-xc5v-IO-IOB1:PULL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:PULL</th><th>[0, 37, 19]</th><th>[0, 36, 15]</th><th>[0, 36, 16]</th></tr>
<tr><th>IOB1:PULL</th><th>[0, 37, 44]</th><th>[0, 36, 48]</th><th>[0, 36, 47]</th></tr>
<tr><td>PULLDOWN</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>PULLUP</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>KEEPER</td><td>1</td><td>0</td><td>1</td></tr>
</table>
<div id="bits-xc5v-IO-IOB0:DCI_MODE"></div>
<div id="bits-xc5v-IO-IOB1:DCI_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:DCI_MODE</th><th>[0, 37, 8]</th><th>[0, 36, 8]</th><th>[0, 37, 7]</th></tr>
<tr><th>IOB1:DCI_MODE</th><th>[0, 37, 55]</th><th>[0, 36, 55]</th><th>[0, 37, 56]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>OUTPUT</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>OUTPUT_HALF</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>TERM_VCC</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>TERM_SPLIT</td><td>1</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc5v-IO-IOB0:LVDS"></div>
<div id="bits-xc5v-IO-IOB1:LVDS"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:LVDS</th><th>[0, 36, 5]</th><th>[0, 37, 22]</th><th>[0, 37, 21]</th><th>[0, 36, 21]</th><th>[0, 36, 18]</th><th>[0, 36, 17]</th><th>[0, 37, 15]</th><th>[0, 36, 13]</th><th>[0, 37, 11]</th></tr>
<tr><th>IOB1:LVDS</th><th>[0, 36, 58]</th><th>[0, 37, 41]</th><th>[0, 37, 42]</th><th>[0, 36, 42]</th><th>[0, 36, 45]</th><th>[0, 36, 46]</th><th>[0, 37, 48]</th><th>[0, 36, 50]</th><th>[0, 37, 52]</th></tr>
<tr><td>Non-inverted</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc5v-IO-IOB0:IBUF_MODE"></div>
<div id="bits-xc5v-IO-IOB1:IBUF_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:IBUF_MODE</th><th>[0, 36, 29]</th><th>[0, 36, 25]</th><th>[0, 37, 18]</th></tr>
<tr><th>IOB1:IBUF_MODE</th><th>[0, 36, 34]</th><th>[0, 36, 38]</th><th>[0, 37, 45]</th></tr>
<tr><td>OFF</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>VREF</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DIFF</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>CMOS</td><td>1</td><td>1</td><td>1</td></tr>
</table>
</section>
<section id="tables">
<h2>Tables<a class="headerlink" href="#tables" title="Link to this heading"></a></h2>
<table class="docutils align-default">
<tr><th rowspan="2">Name</th><th colspan="5">IOSTD:PDRIVE</th><th colspan="5">IOSTD:NDRIVE</th></tr>
<tr><th>[4]</th><th>[3]</th><th>[2]</th><th>[1]</th><th>[0]</th><th>[4]</th><th>[3]</th><th>[2]</th><th>[1]</th><th>[0]</th></tr>
<tr><td>BLVDS_25</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>GTL</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>GTLP</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>GTLP_DCI</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>GTL_DCI</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>HSTL_I</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>HSTL_II</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>HSTL_III</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>HSTL_III_18</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>HSTL_III_DCI</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>HSTL_III_DCI_18</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>HSTL_II_18</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>HSTL_II_DCI</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>HSTL_II_DCI_18</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>HSTL_II_T_DCI</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>HSTL_II_T_DCI_18</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>HSTL_IV</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>HSTL_IV_18</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>HSTL_IV_DCI</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>HSTL_IV_DCI_18</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>HSTL_I_12</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>HSTL_I_18</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>HSTL_I_DCI</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>HSTL_I_DCI_18</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS12.2</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS12.4</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS12.6</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS12.8</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS15.12</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS15.16</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS15.2</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS15.4</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS15.6</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS15.8</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS18.12</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS18.16</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS18.2</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS18.4</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS18.6</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS18.8</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS25.12</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS25.16</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS25.2</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS25.24</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS25.4</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS25.6</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS25.8</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS33.12</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS33.16</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS33.2</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS33.24</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS33.4</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS33.6</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS33.8</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>LVPECL_25</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>LVTTL.12</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVTTL.16</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVTTL.2</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVTTL.24</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVTTL.4</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>LVTTL.6</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVTTL.8</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>OFF</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>PCI33_3</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>PCI66_3</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>PCIX</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>SSTL18_I</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>SSTL18_II</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>SSTL18_II_DCI</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>SSTL18_II_T_DCI</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>SSTL18_I_DCI</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>SSTL2_I</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>SSTL2_II</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>SSTL2_II_DCI</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>SSTL2_II_T_DCI</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>SSTL2_I_DCI</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>VR</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<table class="docutils align-default">
<tr><th rowspan="2">Name</th><th colspan="6">IOSTD:PSLEW</th><th colspan="6">IOSTD:NSLEW</th></tr>
<tr><th>[5]</th><th>[4]</th><th>[3]</th><th>[2]</th><th>[1]</th><th>[0]</th><th>[5]</th><th>[4]</th><th>[3]</th><th>[2]</th><th>[1]</th><th>[0]</th></tr>
<tr><td>BLVDS_25</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>GTL</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>GTLP</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>GTLP_DCI</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>GTL_DCI</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>HSLVDCI_15</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>HSLVDCI_18</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HSLVDCI_25</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>HSLVDCI_33</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>HSTL_I</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>HSTL_II</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>HSTL_III</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_III_18</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_III_DCI</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HSTL_III_DCI_18</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HSTL_II_18</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>HSTL_II_DCI</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HSTL_II_DCI_18</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>HSTL_II_T_DCI</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>HSTL_II_T_DCI_18</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>HSTL_IV</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>HSTL_IV_18</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_IV_DCI</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>HSTL_IV_DCI_18</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>HSTL_I_12</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>HSTL_I_18</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>HSTL_I_DCI</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>HSTL_I_DCI_18</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS12.2.FAST</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS12.2.SLOW</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS12.4.FAST</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS12.4.SLOW</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS12.6.FAST</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS12.6.SLOW</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS12.8.FAST</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS12.8.SLOW</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS15.12.FAST</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS15.12.SLOW</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS15.16.FAST</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS15.16.SLOW</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS15.2.FAST</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS15.2.SLOW</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS15.4.FAST</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS15.4.SLOW</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS15.6.FAST</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS15.6.SLOW</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS15.8.FAST</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS15.8.SLOW</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS18.12.FAST</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS18.12.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS18.16.FAST</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS18.16.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS18.2.FAST</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS18.2.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS18.4.FAST</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS18.4.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS18.6.FAST</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS18.6.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS18.8.FAST</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS18.8.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS25.12.FAST</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS25.12.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS25.16.FAST</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS25.16.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS25.2.FAST</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS25.2.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS25.24.FAST</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS25.24.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS25.4.FAST</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS25.4.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS25.6.FAST</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS25.6.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS25.8.FAST</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS25.8.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS33.12.FAST</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS33.12.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS33.16.FAST</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS33.16.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS33.2.FAST</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS33.2.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS33.24.FAST</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS33.24.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS33.4.FAST</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS33.4.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS33.6.FAST</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS33.6.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS33.8.FAST</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS33.8.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVDCI_15</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVDCI_18</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVDCI_25</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVDCI_33</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVDCI_DV2_15</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>LVDCI_DV2_18</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVDCI_DV2_25</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>LVPECL_25</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVTTL.12.FAST</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVTTL.12.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>LVTTL.16.FAST</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVTTL.16.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>LVTTL.2.FAST</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVTTL.2.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVTTL.24.FAST</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVTTL.24.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVTTL.4.FAST</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVTTL.4.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>LVTTL.6.FAST</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVTTL.6.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVTTL.8.FAST</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVTTL.8.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>OFF</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>PCI33_3</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>PCI66_3</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>PCIX</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>SSTL18_I</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>SSTL18_II</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>SSTL18_II_DCI</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>SSTL18_II_T_DCI</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>SSTL18_I_DCI</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>SSTL2_I</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>SSTL2_II</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>SSTL2_II_DCI</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>SSTL2_II_T_DCI</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>SSTL2_I_DCI</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>VR</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<table class="docutils align-default">
<tr><th rowspan="2">Name</th><th colspan="6">IOSTD:OUTPUT_MISC</th></tr>
<tr><th>[5]</th><th>[4]</th><th>[3]</th><th>[2]</th><th>[1]</th><th>[0]</th></tr>
<tr><td>BLVDS_25</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>GTL</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>GTLP</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>GTLP_DCI</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>GTL_DCI</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HSLVDCI_15</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HSLVDCI_18</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HSLVDCI_25</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HSLVDCI_33</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_I</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_II</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_III</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_III_18</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_III_DCI</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_III_DCI_18</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_II_18</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_II_DCI</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_II_DCI_18</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_II_T_DCI</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_II_T_DCI_18</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_IV</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_IV_18</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_IV_DCI</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_IV_DCI_18</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>HSTL_I_12</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_I_18</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_I_DCI</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_I_DCI_18</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS12</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS15</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS18</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS25</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS33</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVDCI_15</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVDCI_18</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVDCI_25</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVDCI_33</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVDCI_DV2_15</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVDCI_DV2_18</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVDCI_DV2_25</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVPECL_25</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVTTL</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>OFF</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>PCI33_3</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>PCI66_3</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>PCIX</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>SSTL18_I</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>SSTL18_II</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>SSTL18_II_DCI</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>SSTL18_II_T_DCI</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>SSTL18_I_DCI</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>SSTL2_I</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>SSTL2_II</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>SSTL2_II_DCI</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>SSTL2_II_T_DCI</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>SSTL2_I_DCI</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<table class="docutils align-default">
<tr><th rowspan="2">Name</th><th colspan="9">IOSTD:LVDS_T</th><th colspan="9">IOSTD:LVDS_C</th></tr>
<tr><th>[8]</th><th>[7]</th><th>[6]</th><th>[5]</th><th>[4]</th><th>[3]</th><th>[2]</th><th>[1]</th><th>[0]</th><th>[8]</th><th>[7]</th><th>[6]</th><th>[5]</th><th>[4]</th><th>[3]</th><th>[2]</th><th>[1]</th><th>[0]</th></tr>
<tr><td>OFF</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>OUTPUT_HT_25</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>OUTPUT_LVDSEXT_25</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>OUTPUT_LVDS_25</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>OUTPUT_RSDS_25</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>TERM_HT_25</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>TERM_LVDSEXT_25</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>TERM_LVDS_25</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>TERM_RSDS_25</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
</table>
<table class="docutils align-default">
<tr><th rowspan="2">Device</th><th colspan="6">IODELAY:DEFAULT_IDELAY_VALUE</th></tr>
<tr><th>[5]</th><th>[4]</th><th>[3]</th><th>[2]</th><th>[1]</th><th>[0]</th></tr>
<tr><td>xc5vfx100t</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>xc5vfx130t</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>xc5vfx200t</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>xc5vfx30t</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>xc5vfx70t</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>xc5vlx110</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>xc5vlx110t</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>xc5vlx155</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>xc5vlx155t</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>xc5vlx20t</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>xc5vlx220</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>xc5vlx220t</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>xc5vlx30</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>xc5vlx30t</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>xc5vlx330</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>xc5vlx330t</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>xc5vlx50</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>xc5vlx50t</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>xc5vlx85</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>xc5vlx85t</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>xc5vsx240t</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>xc5vsx35t</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>xc5vsx50t</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>xc5vsx95t</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>xc5vtx150t</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>xc5vtx240t</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>xq5vfx100t</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>xq5vfx130t</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>xq5vfx200t</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>xq5vfx70t</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>xq5vlx110</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>xq5vlx110t</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>xq5vlx155t</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>xq5vlx220t</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>xq5vlx30t</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>xq5vlx330t</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>xq5vlx85</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>xq5vsx240t</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>xq5vsx50t</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>xq5vsx95t</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
</table>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="dsp.html" class="btn btn-neutral float-left" title="DSP" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="center.html" class="btn btn-neutral float-right" title="Configuration Center" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2023, Wanda.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>