 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 10
        -transition_time
Design : sub_16bit
Version: T-2022.03-SP2
Date   : Mon May 12 23:43:42 2025
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: b[0] (input port)
  Endpoint: overflow (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sub_16bit          5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  b[0] (in)                                0.00      0.00       0.00 r
  b[0] (net)                     3                   0.00       0.00 r
  sub_8_U149/ZN (INV_X1)                   0.00      0.02       0.02 f
  sub_8_n224 (net)               1                   0.00       0.02 f
  sub_8_U141/ZN (NAND2_X1)                 0.01      0.02       0.04 r
  sub_8_n223 (net)               1                   0.00       0.04 r
  sub_8_U140/ZN (NAND2_X1)                 0.01      0.03       0.07 f
  sub_8_n203 (net)               2                   0.00       0.07 f
  sub_8_U267/ZN (NAND4_X1)                 0.01      0.03       0.11 r
  sub_8_n201 (net)               1                   0.00       0.11 r
  sub_8_U195/ZN (AND2_X1)                  0.01      0.04       0.15 r
  sub_8_n86 (net)                1                   0.00       0.15 r
  sub_8_U15/ZN (NAND3_X1)                  0.01      0.03       0.17 f
  sub_8_n8 (net)                 1                   0.00       0.17 f
  sub_8_U14/ZN (AND2_X1)                   0.01      0.04       0.21 f
  sub_8_n192 (net)               1                   0.00       0.21 f
  sub_8_U208/ZN (NOR2_X1)                  0.02      0.03       0.24 r
  sub_8_n184 (net)               1                   0.00       0.24 r
  sub_8_U246/ZN (NAND2_X1)                 0.01      0.03       0.27 f
  sub_8_n181 (net)               1                   0.00       0.27 f
  sub_8_U245/ZN (XNOR2_X1)                 0.01      0.06       0.33 f
  diff[15] (net)                 2                   0.00       0.33 f
  U4/Z (XOR2_X1)                           0.01      0.07       0.40 f
  overflow (net)                 1                   0.00       0.40 f
  overflow (out)                           0.01      0.00       0.40 f
  data arrival time                                             0.40

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.40
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.30


  Startpoint: b[1] (input port)
  Endpoint: diff[7] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sub_16bit          5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  b[1] (in)                                0.00      0.00       0.00 r
  b[1] (net)                     4                   0.00       0.00 r
  sub_8_U44/Z (BUF_X2)                     0.01      0.04       0.04 r
  sub_8_n31 (net)                4                   0.00       0.04 r
  sub_8_U144/ZN (NOR2_X1)                  0.01      0.03       0.07 f
  sub_8_n264 (net)               1                   0.00       0.07 f
  sub_8_U228/ZN (OAI21_X1)                 0.02      0.04       0.11 r
  sub_8_n263 (net)               1                   0.00       0.11 r
  sub_8_U230/ZN (NOR2_X1)                  0.01      0.02       0.13 f
  sub_8_n262 (net)               1                   0.00       0.13 f
  sub_8_U212/ZN (NOR2_X1)                  0.03      0.04       0.17 r
  sub_8_n257 (net)               2                   0.00       0.17 r
  sub_8_U108/ZN (NAND2_X1)                 0.01      0.04       0.21 f
  sub_8_n117 (net)               2                   0.00       0.21 f
  sub_8_U264/ZN (NAND2_X1)                 0.01      0.03       0.24 r
  sub_8_n116 (net)               1                   0.00       0.24 r
  sub_8_U251/ZN (OAI211_X1)                0.01      0.04       0.28 f
  sub_8_n112 (net)               1                   0.00       0.28 f
  sub_8_U270/ZN (INV_X1)                   0.01      0.03       0.31 r
  sub_8_n108 (net)               2                   0.00       0.31 r
  sub_8_U244/ZN (OAI21_X1)                 0.01      0.03       0.34 f
  sub_8_n104 (net)               1                   0.00       0.34 f
  sub_8_U243/ZN (XNOR2_X1)                 0.01      0.05       0.40 f
  diff[7] (net)                  1                   0.00       0.40 f
  diff[7] (out)                            0.01      0.00       0.40 f
  data arrival time                                             0.40

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.40
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.30


  Startpoint: b[1] (input port)
  Endpoint: diff[9] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sub_16bit          5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  b[1] (in)                                0.00      0.00       0.00 f
  b[1] (net)                     4                   0.00       0.00 f
  sub_8_U44/Z (BUF_X2)                     0.01      0.04       0.04 f
  sub_8_n31 (net)                4                   0.00       0.04 f
  sub_8_U144/ZN (NOR2_X1)                  0.02      0.04       0.08 r
  sub_8_n264 (net)               1                   0.00       0.08 r
  sub_8_U228/ZN (OAI21_X1)                 0.01      0.03       0.11 f
  sub_8_n263 (net)               1                   0.00       0.11 f
  sub_8_U230/ZN (NOR2_X1)                  0.02      0.04       0.15 r
  sub_8_n262 (net)               1                   0.00       0.15 r
  sub_8_U212/ZN (NOR2_X1)                  0.01      0.03       0.17 f
  sub_8_n257 (net)               2                   0.00       0.17 f
  sub_8_U59/ZN (NAND2_X1)                  0.02      0.04       0.21 r
  sub_8_n44 (net)                3                   0.00       0.21 r
  sub_8_U263/ZN (NAND2_X1)                 0.01      0.03       0.25 f
  sub_8_n243 (net)               2                   0.00       0.25 f
  sub_8_U90/ZN (AND2_X1)                   0.01      0.04       0.29 f
  sub_8_n70 (net)                2                   0.00       0.29 f
  sub_8_U250/ZN (OAI21_X1)                 0.02      0.04       0.33 r
  sub_8_n95 (net)                1                   0.00       0.33 r
  sub_8_U249/ZN (XNOR2_X1)                 0.01      0.05       0.38 r
  diff[9] (net)                  1                   0.00       0.38 r
  diff[9] (out)                            0.01      0.00       0.39 r
  data arrival time                                             0.39

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.39
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.29


  Startpoint: b[1] (input port)
  Endpoint: diff[12] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sub_16bit          5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  b[1] (in)                                0.00      0.00       0.00 f
  b[1] (net)                     4                   0.00       0.00 f
  sub_8_U44/Z (BUF_X2)                     0.01      0.04       0.04 f
  sub_8_n31 (net)                4                   0.00       0.04 f
  sub_8_U144/ZN (NOR2_X1)                  0.02      0.04       0.08 r
  sub_8_n264 (net)               1                   0.00       0.08 r
  sub_8_U228/ZN (OAI21_X1)                 0.01      0.03       0.11 f
  sub_8_n263 (net)               1                   0.00       0.11 f
  sub_8_U230/ZN (NOR2_X1)                  0.02      0.04       0.15 r
  sub_8_n262 (net)               1                   0.00       0.15 r
  sub_8_U212/ZN (NOR2_X1)                  0.01      0.03       0.17 f
  sub_8_n257 (net)               2                   0.00       0.17 f
  sub_8_U59/ZN (NAND2_X1)                  0.02      0.04       0.21 r
  sub_8_n44 (net)                3                   0.00       0.21 r
  sub_8_U263/ZN (NAND2_X1)                 0.01      0.03       0.25 f
  sub_8_n243 (net)               2                   0.00       0.25 f
  sub_8_U90/ZN (AND2_X1)                   0.01      0.04       0.29 f
  sub_8_n70 (net)                2                   0.00       0.29 f
  sub_8_U255/ZN (OAI21_X1)                 0.02      0.04       0.33 r
  sub_8_n234 (net)               1                   0.00       0.33 r
  sub_8_U252/ZN (XNOR2_X1)                 0.01      0.05       0.38 r
  diff[12] (net)                 1                   0.00       0.38 r
  diff[12] (out)                           0.01      0.00       0.39 r
  data arrival time                                             0.39

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.39
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.29


  Startpoint: b[1] (input port)
  Endpoint: diff[10] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sub_16bit          5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  b[1] (in)                                0.00      0.00       0.00 r
  b[1] (net)                     4                   0.00       0.00 r
  sub_8_U44/Z (BUF_X2)                     0.01      0.04       0.04 r
  sub_8_n31 (net)                4                   0.00       0.04 r
  sub_8_U144/ZN (NOR2_X1)                  0.01      0.03       0.07 f
  sub_8_n264 (net)               1                   0.00       0.07 f
  sub_8_U228/ZN (OAI21_X1)                 0.02      0.04       0.11 r
  sub_8_n263 (net)               1                   0.00       0.11 r
  sub_8_U230/ZN (NOR2_X1)                  0.01      0.02       0.13 f
  sub_8_n262 (net)               1                   0.00       0.13 f
  sub_8_U212/ZN (NOR2_X1)                  0.03      0.04       0.17 r
  sub_8_n257 (net)               2                   0.00       0.17 r
  sub_8_U108/ZN (NAND2_X1)                 0.01      0.04       0.21 f
  sub_8_n117 (net)               2                   0.00       0.21 f
  sub_8_U262/ZN (NAND2_X1)                 0.01      0.03       0.24 r
  sub_8_n256 (net)               2                   0.00       0.24 r
  sub_8_U247/ZN (NAND2_X1)                 0.01      0.03       0.27 f
  sub_8_n251 (net)               1                   0.00       0.27 f
  sub_8_U296/ZN (NAND3_X1)                 0.01      0.03       0.30 r
  sub_8_n254 (net)               1                   0.00       0.30 r
  sub_8_U114/ZN (NAND2_X1)                 0.01      0.03       0.33 f
  sub_8_n79 (net)                1                   0.00       0.33 f
  sub_8_U30/ZN (XNOR2_X1)                  0.01      0.05       0.38 f
  diff[10] (net)                 1                   0.00       0.38 f
  diff[10] (out)                           0.01      0.00       0.38 f
  data arrival time                                             0.38

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.38
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.28


  Startpoint: a[10] (input port)
  Endpoint: diff[14] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sub_16bit          5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  a[10] (in)                               0.00      0.00       0.00 r
  a[10] (net)                    3                   0.00       0.00 r
  sub_8_U198/ZN (INV_X1)                   0.00      0.02       0.02 f
  sub_8_n253 (net)               1                   0.00       0.02 f
  sub_8_U89/ZN (NAND2_X1)                  0.02      0.04       0.06 r
  sub_8_n69 (net)                5                   0.00       0.06 r
  sub_8_U52/ZN (NAND2_X1)                  0.01      0.03       0.09 f
  sub_8_n39 (net)                1                   0.00       0.09 f
  sub_8_U85/ZN (OAI21_X1)                  0.03      0.05       0.14 r
  sub_8_n65 (net)                2                   0.00       0.14 r
  sub_8_U288/ZN (INV_X1)                   0.01      0.03       0.17 f
  sub_8_n195 (net)               2                   0.00       0.17 f
  sub_8_U112/ZN (OAI21_X1)                 0.02      0.04       0.21 r
  sub_8_n225 (net)               1                   0.00       0.21 r
  sub_8_U219/ZN (NOR2_X1)                  0.01      0.03       0.24 f
  sub_8_n214 (net)               2                   0.00       0.24 f
  sub_8_U218/ZN (NAND2_X1)                 0.01      0.03       0.27 r
  sub_8_n210 (net)               1                   0.00       0.27 r
  sub_8_U233/ZN (NAND2_X1)                 0.01      0.02       0.30 f
  sub_8_n209 (net)               1                   0.00       0.30 f
  sub_8_U101/ZN (NAND2_X1)                 0.01      0.03       0.32 r
  sub_8_n205 (net)               1                   0.00       0.32 r
  sub_8_U99/ZN (XNOR2_X1)                  0.01      0.05       0.38 r
  diff[14] (net)                 1                   0.00       0.38 r
  diff[14] (out)                           0.01      0.00       0.38 r
  data arrival time                                             0.38

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.38
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.28


  Startpoint: b[1] (input port)
  Endpoint: diff[11] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sub_16bit          5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  b[1] (in)                                0.00      0.00       0.00 f
  b[1] (net)                     4                   0.00       0.00 f
  sub_8_U44/Z (BUF_X2)                     0.01      0.04       0.04 f
  sub_8_n31 (net)                4                   0.00       0.04 f
  sub_8_U144/ZN (NOR2_X1)                  0.02      0.04       0.08 r
  sub_8_n264 (net)               1                   0.00       0.08 r
  sub_8_U228/ZN (OAI21_X1)                 0.01      0.03       0.11 f
  sub_8_n263 (net)               1                   0.00       0.11 f
  sub_8_U230/ZN (NOR2_X1)                  0.02      0.04       0.15 r
  sub_8_n262 (net)               1                   0.00       0.15 r
  sub_8_U212/ZN (NOR2_X1)                  0.01      0.03       0.17 f
  sub_8_n257 (net)               2                   0.00       0.17 f
  sub_8_U108/ZN (NAND2_X1)                 0.01      0.03       0.20 r
  sub_8_n117 (net)               2                   0.00       0.20 r
  sub_8_U262/ZN (NAND2_X1)                 0.01      0.03       0.24 f
  sub_8_n256 (net)               2                   0.00       0.24 f
  sub_8_U24/ZN (AND2_X1)                   0.01      0.04       0.27 f
  sub_8_n13 (net)                1                   0.00       0.27 f
  sub_8_U215/ZN (OAI21_X1)                 0.02      0.04       0.31 r
  sub_8_n244 (net)               1                   0.00       0.31 r
  sub_8_U214/ZN (XNOR2_X1)                 0.01      0.05       0.37 r
  diff[11] (net)                 1                   0.00       0.37 r
  diff[11] (out)                           0.01      0.00       0.37 r
  data arrival time                                             0.37

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.37
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.27


  Startpoint: b[1] (input port)
  Endpoint: diff[6] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sub_16bit          5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  b[1] (in)                                0.00      0.00       0.00 r
  b[1] (net)                     4                   0.00       0.00 r
  sub_8_U44/Z (BUF_X2)                     0.01      0.04       0.04 r
  sub_8_n31 (net)                4                   0.00       0.04 r
  sub_8_U144/ZN (NOR2_X1)                  0.01      0.03       0.07 f
  sub_8_n264 (net)               1                   0.00       0.07 f
  sub_8_U228/ZN (OAI21_X1)                 0.02      0.04       0.11 r
  sub_8_n263 (net)               1                   0.00       0.11 r
  sub_8_U230/ZN (NOR2_X1)                  0.01      0.02       0.13 f
  sub_8_n262 (net)               1                   0.00       0.13 f
  sub_8_U212/ZN (NOR2_X1)                  0.03      0.04       0.17 r
  sub_8_n257 (net)               2                   0.00       0.17 r
  sub_8_U108/ZN (NAND2_X1)                 0.01      0.04       0.21 f
  sub_8_n117 (net)               2                   0.00       0.21 f
  sub_8_U264/ZN (NAND2_X1)                 0.01      0.03       0.24 r
  sub_8_n116 (net)               1                   0.00       0.24 r
  sub_8_U251/ZN (OAI211_X1)                0.01      0.04       0.28 f
  sub_8_n112 (net)               1                   0.00       0.28 f
  sub_8_U270/ZN (INV_X1)                   0.01      0.03       0.31 r
  sub_8_n108 (net)               2                   0.00       0.31 r
  sub_8_U20/ZN (XNOR2_X1)                  0.01      0.05       0.37 r
  diff[6] (net)                  1                   0.00       0.37 r
  diff[6] (out)                            0.01      0.00       0.37 r
  data arrival time                                             0.37

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.37
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.27


  Startpoint: b[1] (input port)
  Endpoint: diff[5] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sub_16bit          5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  b[1] (in)                                0.00      0.00       0.00 r
  b[1] (net)                     4                   0.00       0.00 r
  sub_8_U44/Z (BUF_X2)                     0.01      0.04       0.04 r
  sub_8_n31 (net)                4                   0.00       0.04 r
  sub_8_U144/ZN (NOR2_X1)                  0.01      0.03       0.07 f
  sub_8_n264 (net)               1                   0.00       0.07 f
  sub_8_U228/ZN (OAI21_X1)                 0.02      0.04       0.11 r
  sub_8_n263 (net)               1                   0.00       0.11 r
  sub_8_U230/ZN (NOR2_X1)                  0.01      0.02       0.13 f
  sub_8_n262 (net)               1                   0.00       0.13 f
  sub_8_U212/ZN (NOR2_X1)                  0.03      0.04       0.17 r
  sub_8_n257 (net)               2                   0.00       0.17 r
  sub_8_U59/ZN (NAND2_X1)                  0.02      0.04       0.22 f
  sub_8_n44 (net)                3                   0.00       0.22 f
  sub_8_U261/ZN (NAND2_X1)                 0.01      0.03       0.25 r
  sub_8_n120 (net)               1                   0.00       0.25 r
  sub_8_U4/ZN (AND2_X1)                    0.01      0.04       0.29 r
  sub_8_n1 (net)                 1                   0.00       0.29 r
  sub_8_U3/ZN (XNOR2_X1)                   0.01      0.05       0.34 r
  diff[5] (net)                  1                   0.00       0.34 r
  diff[5] (out)                            0.01      0.00       0.34 r
  data arrival time                                             0.34

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.34
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.24


  Startpoint: a[6] (input port)
  Endpoint: diff[15] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sub_16bit          5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  a[6] (in)                                0.00      0.00       0.00 r
  a[6] (net)                     3                   0.00       0.00 r
  sub_8_U155/ZN (INV_X1)                   0.01      0.03       0.03 f
  sub_8_n270 (net)               3                   0.00       0.03 f
  sub_8_U162/ZN (NAND2_X1)                 0.02      0.04       0.06 r
  sub_8_n269 (net)               3                   0.00       0.06 r
  sub_8_U192/ZN (NAND4_X1)                 0.02      0.05       0.11 f
  sub_8_n171 (net)               1                   0.00       0.11 f
  sub_8_U191/ZN (NOR2_X1)                  0.01      0.04       0.15 r
  sub_8_n204 (net)               1                   0.00       0.15 r
  sub_8_U16/ZN (AND2_X1)                   0.01      0.04       0.19 r
  sub_8_n9 (net)                 1                   0.00       0.19 r
  sub_8_U14/ZN (AND2_X1)                   0.01      0.04       0.23 r
  sub_8_n192 (net)               1                   0.00       0.23 r
  sub_8_U208/ZN (NOR2_X1)                  0.01      0.02       0.25 f
  sub_8_n184 (net)               1                   0.00       0.25 f
  sub_8_U246/ZN (NAND2_X1)                 0.01      0.03       0.28 r
  sub_8_n181 (net)               1                   0.00       0.28 r
  sub_8_U245/ZN (XNOR2_X1)                 0.02      0.06       0.34 r
  diff[15] (net)                 2                   0.00       0.34 r
  diff[15] (out)                           0.02      0.00       0.34 r
  data arrival time                                             0.34

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.34
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.24


1
