{
    "nl": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-25/51-openroad-fillinsertion/ALU.nl.v",
    "pnl": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-25/51-openroad-fillinsertion/ALU.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-25/52-odb-cellfrequencytables/ALU.def",
    "lef": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-25/58-magic-writelef/ALU.lef",
    "openroad-lef": null,
    "odb": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-25/52-odb-cellfrequencytables/ALU.odb",
    "sdc": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-25/51-openroad-fillinsertion/ALU.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-25/54-openroad-stapostpnr/nom_tt_025C_1v80/ALU__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-25/54-openroad-stapostpnr/nom_ss_100C_1v60/ALU__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-25/54-openroad-stapostpnr/nom_ff_n40C_1v95/ALU__nom_ff_n40C_1v95.sdf",
        "min_tt_025C_1v80": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-25/54-openroad-stapostpnr/min_tt_025C_1v80/ALU__min_tt_025C_1v80.sdf",
        "min_ss_100C_1v60": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-25/54-openroad-stapostpnr/min_ss_100C_1v60/ALU__min_ss_100C_1v60.sdf",
        "min_ff_n40C_1v95": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-25/54-openroad-stapostpnr/min_ff_n40C_1v95/ALU__min_ff_n40C_1v95.sdf",
        "max_tt_025C_1v80": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-25/54-openroad-stapostpnr/max_tt_025C_1v80/ALU__max_tt_025C_1v80.sdf",
        "max_ss_100C_1v60": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-25/54-openroad-stapostpnr/max_ss_100C_1v60/ALU__max_ss_100C_1v60.sdf",
        "max_ff_n40C_1v95": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-25/54-openroad-stapostpnr/max_ff_n40C_1v95/ALU__max_ff_n40C_1v95.sdf"
    },
    "spef": {
        "nom_*": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-25/53-openroad-rcx/nom/ALU.nom.spef",
        "min_*": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-25/53-openroad-rcx/min/ALU.min.spef",
        "max_*": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-25/53-openroad-rcx/max/ALU.max.spef"
    },
    "lib": {
        "nom_tt_025C_1v80": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-25/54-openroad-stapostpnr/nom_tt_025C_1v80/ALU__nom_tt_025C_1v80.lib",
        "nom_ss_100C_1v60": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-25/54-openroad-stapostpnr/nom_ss_100C_1v60/ALU__nom_ss_100C_1v60.lib",
        "nom_ff_n40C_1v95": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-25/54-openroad-stapostpnr/nom_ff_n40C_1v95/ALU__nom_ff_n40C_1v95.lib",
        "min_tt_025C_1v80": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-25/54-openroad-stapostpnr/min_tt_025C_1v80/ALU__min_tt_025C_1v80.lib",
        "min_ss_100C_1v60": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-25/54-openroad-stapostpnr/min_ss_100C_1v60/ALU__min_ss_100C_1v60.lib",
        "min_ff_n40C_1v95": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-25/54-openroad-stapostpnr/min_ff_n40C_1v95/ALU__min_ff_n40C_1v95.lib",
        "max_tt_025C_1v80": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-25/54-openroad-stapostpnr/max_tt_025C_1v80/ALU__max_tt_025C_1v80.lib",
        "max_ss_100C_1v60": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-25/54-openroad-stapostpnr/max_ss_100C_1v60/ALU__max_ss_100C_1v60.lib",
        "max_ff_n40C_1v95": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-25/54-openroad-stapostpnr/max_ff_n40C_1v95/ALU__max_ff_n40C_1v95.lib"
    },
    "spice": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-25/66-magic-spiceextraction/ALU.spice",
    "mag": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-25/56-magic-streamout/ALU.mag",
    "gds": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-25/56-magic-streamout/ALU.gds",
    "mag_gds": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-25/56-magic-streamout/ALU.magic.gds",
    "klayout_gds": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-25/57-klayout-streamout/ALU.klayout.gds",
    "json_h": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-25/05-yosys-jsonheader/ALU.h.json",
    "vh": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-25/28-odb-writeverilogheader/ALU.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 3,
        "design__inferred_latch__count": 0,
        "design__instance__count": 7174,
        "design__instance__area": 48846.8,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 24,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 0.0047485362738370895,
        "power__switching__total": 0.00561713008210063,
        "power__leakage__total": 5.320905316352764e-08,
        "power__total": 0.01036571990698576,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.3098567323759584,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.28299693944810145,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 0.31638803583666797,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 8.989901522104708,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.316388,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 8.989902,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 30,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 24,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.3392135279791198,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.29562428342040625,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 0.8727878666830832,
        "timing__setup__ws__corner:nom_ss_100C_1v60": -1.4290435905768264,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": -16.47824856539752,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": -1.4290435905768264,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.872788,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 26,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": -1.429044,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 26,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 24,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.29706968281704443,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.2765074081298748,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.11135520598578981,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 12.928154912531632,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.111355,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 12.928155,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 33,
        "design__max_fanout_violation__count": 24,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": -0.29282563314078,
        "clock__skew__worst_setup": 0.2733744141769267,
        "timing__hold__ws": 0.1097176269781538,
        "timing__setup__ws": -1.7433557313433399,
        "timing__hold__tns": 0,
        "timing__setup__tns": -24.857341777393838,
        "timing__hold__wns": 0,
        "timing__setup__wns": -1.7433557313433399,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 0.109718,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 78,
        "timing__setup_r2r__ws": -1.743356,
        "timing__setup_r2r_vio__count": 78,
        "design__die__bbox": "0.0 0.0 330.455 341.175",
        "design__core__bbox": "5.52 10.88 324.76 329.12",
        "design__io": 104,
        "design__die__area": 112743,
        "design__core__area": 101595,
        "design__instance__count__stdcell": 7174,
        "design__instance__area__stdcell": 48846.8,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.4808,
        "design__instance__utilization__stdcell": 0.4808,
        "design__instance__count__class:inverter": 415,
        "design__instance__count__class:sequential_cell": 314,
        "design__instance__count__class:multi_input_combinational_cell": 4220,
        "flow__warnings__count": 1,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 7174,
        "design__instance__count__class:tap_cell": 1428,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count": 0,
        "floorplan__design__io": 102,
        "design__io__hpwl": 6159193,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 0,
        "design__instance__displacement__mean": 0,
        "design__instance__displacement__max": 0,
        "route__wirelength__estimated": 134531,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 722,
        "design__instance__count__class:clock_buffer": 27,
        "design__instance__count__class:clock_inverter": 21,
        "design__instance__count__setup_buffer": 3,
        "design__instance__count__hold_buffer": 171,
        "antenna__violating__nets": 0,
        "antenna__violating__pins": 0,
        "route__antenna_violation__count": 0,
        "antenna_diodes_count": 27,
        "design__instance__count__class:antenna_cell": 27,
        "route__net": 5765,
        "route__net__special": 2,
        "route__drc_errors__iter:1": 2860,
        "route__wirelength__iter:1": 152772,
        "route__drc_errors__iter:2": 1764,
        "route__wirelength__iter:2": 151566,
        "route__drc_errors__iter:3": 1582,
        "route__wirelength__iter:3": 151110,
        "route__drc_errors__iter:4": 277,
        "route__wirelength__iter:4": 151031,
        "route__drc_errors__iter:5": 0,
        "route__wirelength__iter:5": 151024,
        "route__drc_errors": 0,
        "route__wirelength": 151024,
        "route__vias": 41655,
        "route__vias__singlecut": 41655,
        "route__vias__multicut": 0,
        "design__disconnected_pin__count": 0,
        "design__critical_disconnected_pin__count": 0,
        "route__wirelength__max": 612.09,
        "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 22,
        "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 22,
        "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 22,
        "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 24,
        "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.3039758253370443,
        "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.27931960313078463,
        "timing__hold__ws__corner:min_tt_025C_1v80": 0.3141325066760488,
        "timing__setup__ws__corner:min_tt_025C_1v80": 9.174133712378287,
        "timing__hold__tns__corner:min_tt_025C_1v80": 0,
        "timing__setup__tns__corner:min_tt_025C_1v80": 0,
        "timing__hold__wns__corner:min_tt_025C_1v80": 0,
        "timing__setup__wns__corner:min_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.314133,
        "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 9.174133,
        "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:min_tt_025C_1v80": 22,
        "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:min_ss_100C_1v60": 24,
        "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 24,
        "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.3300841637894311,
        "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.2905450129390946,
        "timing__hold__ws__corner:min_ss_100C_1v60": 0.869553786920884,
        "timing__setup__ws__corner:min_ss_100C_1v60": -1.144854909944812,
        "timing__hold__tns__corner:min_ss_100C_1v60": 0,
        "timing__setup__tns__corner:min_ss_100C_1v60": -10.26760927564718,
        "timing__hold__wns__corner:min_ss_100C_1v60": 0,
        "timing__setup__wns__corner:min_ss_100C_1v60": -1.144854909944812,
        "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.869554,
        "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:min_ss_100C_1v60": 21,
        "timing__setup_r2r__ws__corner:min_ss_100C_1v60": -1.144855,
        "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 21,
        "timing__unannotated_net__count__corner:min_ss_100C_1v60": 22,
        "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 24,
        "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.29282563314078,
        "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.2733744141769267,
        "timing__hold__ws__corner:min_ff_n40C_1v95": 0.1097176269781538,
        "timing__setup__ws__corner:min_ff_n40C_1v95": 13.052389760679208,
        "timing__hold__tns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:min_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:min_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.109718,
        "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 13.05239,
        "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 22,
        "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 24,
        "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.31601303024391936,
        "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.28857192452392805,
        "timing__hold__ws__corner:max_tt_025C_1v80": 0.31738002013722577,
        "timing__setup__ws__corner:max_tt_025C_1v80": 8.800633360049002,
        "timing__hold__tns__corner:max_tt_025C_1v80": 0,
        "timing__setup__tns__corner:max_tt_025C_1v80": 0,
        "timing__hold__wns__corner:max_tt_025C_1v80": 0,
        "timing__setup__wns__corner:max_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.31738,
        "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 8.800633,
        "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:max_tt_025C_1v80": 22,
        "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:max_ss_100C_1v60": 33,
        "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 24,
        "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.3483519959978679,
        "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.3024426072966746,
        "timing__hold__ws__corner:max_ss_100C_1v60": 0.8756381423348146,
        "timing__setup__ws__corner:max_ss_100C_1v60": -1.7433557313433399,
        "timing__hold__tns__corner:max_ss_100C_1v60": 0,
        "timing__setup__tns__corner:max_ss_100C_1v60": -24.857341777393838,
        "timing__hold__wns__corner:max_ss_100C_1v60": 0,
        "timing__setup__wns__corner:max_ss_100C_1v60": -1.7433557313433399,
        "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.875638,
        "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:max_ss_100C_1v60": 31,
        "timing__setup_r2r__ws__corner:max_ss_100C_1v60": -1.743356,
        "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 31,
        "timing__unannotated_net__count__corner:max_ss_100C_1v60": 22,
        "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 24,
        "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.3023204272493591,
        "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.2816890966881047,
        "timing__hold__ws__corner:max_ff_n40C_1v95": 0.11183282394449151,
        "timing__setup__ws__corner:max_ff_n40C_1v95": 12.802387956566742,
        "timing__hold__tns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:max_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:max_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.111833,
        "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 12.802388,
        "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 22,
        "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count": 22,
        "timing__unannotated_net_filtered__count": 0,
        "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79942,
        "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79995,
        "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000576217,
        "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000507597,
        "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 4.66124e-05,
        "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000507597,
        "design_powergrid__voltage__worst": 0.000507597,
        "design_powergrid__voltage__worst__net:VPWR": 1.79942,
        "design_powergrid__drop__worst": 0.000576217,
        "design_powergrid__drop__worst__net:VPWR": 0.000576217,
        "design_powergrid__voltage__worst__net:VGND": 0.000507597,
        "design_powergrid__drop__worst__net:VGND": 0.000507597,
        "ir__voltage__worst": 1.8,
        "ir__drop__avg": 4.62e-05,
        "ir__drop__worst": 0.000576,
        "design__xor_difference__count": 0,
        "magic__drc_error__count": 0,
        "klayout__drc_error__count": 0,
        "magic__illegal_overlap__count": 0,
        "design__lvs_device_difference__count": 0,
        "design__lvs_net_difference__count": 0,
        "design__lvs_property_fail__count": 0,
        "design__lvs_error__count": 0,
        "design__lvs_unmatched_device__count": 0,
        "design__lvs_unmatched_net__count": 0,
        "design__lvs_unmatched_pin__count": 0
    }
}