Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Aug  4 19:06:12 2017
| Host         : DESKTOP-VK82MLB running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file IIR1stOrder_test_control_sets_placed.rpt
| Design       : IIR1stOrder_test
| Device       : xc7k160t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    58 |
| Unused register locations in slices containing registers |   313 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              94 |           35 |
| No           | No                    | Yes                    |              68 |           34 |
| No           | Yes                   | No                     |             332 |           98 |
| Yes          | No                    | No                     |             112 |           34 |
| Yes          | No                    | Yes                    |              73 |           28 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------+-------------------------------------------+------------------------------------------------------+------------------+----------------+
|                      Clock Signal                     |               Enable Signal               |                   Set/Reset Signal                   | Slice Load Count | Bel Load Count |
+-------------------------------------------------------+-------------------------------------------+------------------------------------------------------+------------------+----------------+
|  spi_clk                                              |                                           | startup_reset/rst_in                                 |                1 |              1 |
|  DAC0/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0   |                                           | DAC0/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0   |                1 |              1 |
|  spi_clk_0                                            | ADC1/LTC2195_SPI_inst/spi_sdo_out2_out    |                                                      |                1 |              1 |
|  spi_clk_0                                            | ADC1/LTC2195_SPI_inst/spi_scs_out4_out    |                                                      |                1 |              1 |
|  spi_clk_0                                            | ADC1/LTC2195_SPI_inst/spi_sck_out3_out    |                                                      |                1 |              1 |
|  DAC0/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0 |                                           | DAC0/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0 |                1 |              1 |
|  spi_clk                                              | DAC0/AD_9783_SPI_inst/spi_scs_out4_out    |                                                      |                1 |              1 |
|  spi_clk_0                                            | ADC1/LTC2195_SPI_inst/data_out[6]_i_1_n_0 | ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0    |                1 |              1 |
|  spi_clk_0                                            | ADC1/LTC2195_SPI_inst/data_out[6]_i_1_n_0 | ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0    |                1 |              1 |
|  clk_in                                               | DAC0/rst_out1_out                         |                                                      |                1 |              1 |
|  spi_clk_0                                            |                                           | ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0     |                1 |              1 |
|  spi_clk_0                                            |                                           | ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0    |                1 |              1 |
|  spi_clk                                              | DAC0/AD_9783_SPI_inst/spi_sck_out3_out    |                                                      |                1 |              1 |
|  spi_clk                                              |                                           | DAC0/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0   |                1 |              1 |
|  spi_clk                                              |                                           | DAC0/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0 |                1 |              1 |
|  spi_clk                                              |                                           | DAC0/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0     |                1 |              1 |
|  spi_clk                                              | DAC0/AD_9783_SPI_inst/data_out[9]_i_1_n_0 | DAC0/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0 |                1 |              1 |
|  spi_clk_0                                            |                                           | ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0    |                1 |              1 |
|  spi_clk                                              | DAC0/AD_9783_SPI_inst/spi_sdo_out2_out    |                                                      |                1 |              1 |
|  spi_clk_0                                            |                                           | startup_reset/rst_in                                 |                1 |              1 |
|  spi_clk                                              | DAC0/AD_9783_SPI_inst/data_out[9]_i_1_n_0 | DAC0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0   |                1 |              1 |
|  spi_clk                                              | DAC0/AD_9783_SPI_inst/data_out[9]_i_1_n_0 | DAC0/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0   |                1 |              1 |
|  DAC0/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0 |                                           | DAC0/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0 |                1 |              1 |
|  DAC0/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0     |                                           | startup_reset/rst_in                                 |                1 |              1 |
|  ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0    |                                           | ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0    |                1 |              1 |
|  ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0    |                                           | ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0    |                1 |              1 |
|  ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0    |                                           | ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0    |                1 |              1 |
|  ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0     |                                           | startup_reset/rst_in                                 |                1 |              1 |
|  DAC0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0   |                                           | DAC0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0   |                2 |              2 |
|  spi_clk_0                                            | ADC1/LTC2195_SPI_inst/data_out[6]_i_1_n_0 | ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0    |                2 |              2 |
|  spi_clk_0                                            |                                           | ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0    |                1 |              2 |
|  spi_clk                                              | DAC0/AD_9783_SPI_inst/data_out[9]_i_1_n_0 |                                                      |                2 |              2 |
|  spi_clk                                              |                                           | DAC0/AD_9783_SPI_inst/state_f[2]_i_2_n_0             |                2 |              3 |
|  spi_clk_0                                            |                                           | ADC1/LTC2195_SPI_inst/state_f[2]_i_2_n_0             |                2 |              3 |
|  new_param_deser/deser_clk_origin/clk100k             |                                           |                                                      |                2 |              3 |
|  spi_clk                                              |                                           | DAC0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0   |                2 |              3 |
|  clk_in                                               | DAC0/spi_data[15]_i_1_n_0                 |                                                      |                2 |              4 |
|  spi_clk_0                                            | ADC1/LTC2195_SPI_inst/data_out[6]_i_1_n_0 |                                                      |                2 |              4 |
|  spi_clk                                              | DAC0/AD_9783_SPI_inst/data_out[9]_i_1_n_0 | DAC0/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0 |                1 |              4 |
|  ADC1/clk_div                                         |                                           |                                                      |                1 |              4 |
|  spi_clk                                              | DAC0/AD_9783_SPI_inst/data_out[9]_i_1_n_0 | DAC0/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0 |                1 |              4 |
|  spi_clk                                              | DAC0/AD_9783_SPI_inst/data_out[9]_i_1_n_0 | DAC0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0   |                2 |              4 |
|  spi_clk                                              | DAC0/AD_9783_SPI_inst/data_out[9]_i_1_n_0 | DAC0/AD_9783_SPI_inst/state_f[2]_i_2_n_0             |                3 |              6 |
|  clk_in                                               |                                           | new_param_deser/deser_clk_origin/counter[8]_i_1_n_0  |                2 |              6 |
|  clk_in                                               | DAC0/counter_f                            | startup_reset/rst_in                                 |                3 |              8 |
|  clk_in                                               | ADC1/counter_f                            | startup_reset/rst_in                                 |                3 |              8 |
|  spi_clk_0                                            | ADC1/LTC2195_SPI_inst/data_out[6]_i_1_n_0 | ADC1/LTC2195_SPI_inst/state_f[2]_i_2_n_0             |                3 |              8 |
|  spi_clk_0                                            | ADC1/LTC2195_SPI_inst/counter_f           | startup_reset/rst_in                                 |                3 |             12 |
|  spi_clk                                              | DAC0/AD_9783_SPI_inst/counter_f           | startup_reset/rst_in                                 |                2 |             12 |
|  DAC0/clkD                                            |                                           |                                                      |                5 |             17 |
|  clk_in                                               |                                           | new_param_deser/deser_clk_origin/counter[26]_i_1_n_0 |                6 |             20 |
|  new_param_deser/deser_clk_origin/clk100k             |                                           | new_param_deser/counter                              |                5 |             20 |
|  clk_in                                               | relock_counter[0]_i_1_n_0                 |                                                      |                7 |             28 |
|  clk_in                                               | startup_reset/counter[0]_i_1__2_n_0       |                                                      |                8 |             30 |
|  clk_in                                               | relockSweep/next_val_f[33]_i_1_n_0        |                                                      |                8 |             40 |
|  clk_in                                               |                                           | startup_reset/rst_in                                 |               19 |             49 |
|  clk_in                                               |                                           |                                                      |               27 |             70 |
|  clk_in                                               |                                           | ADC1/CO[0]                                           |               75 |            276 |
+-------------------------------------------------------+-------------------------------------------+------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    28 |
| 2      |                     4 |
| 3      |                     4 |
| 4      |                     6 |
| 6      |                     2 |
| 8      |                     3 |
| 12     |                     2 |
| 16+    |                     9 |
+--------+-----------------------+


