[INFO: __initWireToVertexMapping() ] Grouping:
wire_name: temp_xout0_V_q0; wire_to_v[wire]: temp_xout0_V_U; v.name: grp_nondf_kernel_2mm_fu_114
[INFO: __initWireToVertexMapping() ] Grouping:
wire_name: grp_nondf_kernel_2mm_fu_114_xin_d0; wire_to_v[wire]: temp_xin1_V_U; v.name: grp_nondf_kernel_2mm_fu_114
[INFO: __initWireToVertexMapping() ] Grouping:
wire_name: A; wire_to_v[wire]: control_s_axi_U; v.name: kernel3_x0_entry38_U0
[INFO: __initWireToVertexMapping() ] Grouping:
wire_name: B; wire_to_v[wire]: control_s_axi_U; v.name: kernel3_x0_entry38_U0
[INFO: __initWireToVertexMapping() ] Grouping:
wire_name: m_axi_gmem_A_ARREADY; wire_to_v[wire]: gmem_A_m_axi_U; v.name: A_IO_L3_in_x0_U0
[INFO: __initWireToVertexMapping() ] Grouping:
wire_name: m_axi_gmem_A_RVALID; wire_to_v[wire]: gmem_A_m_axi_U; v.name: A_IO_L3_in_x0_U0
[INFO: __initWireToVertexMapping() ] Grouping:
wire_name: m_axi_gmem_A_RDATA; wire_to_v[wire]: gmem_A_m_axi_U; v.name: A_IO_L3_in_x0_U0
[INFO: __initWireToVertexMapping() ] Grouping:
wire_name: m_axi_gmem_A_RLAST; wire_to_v[wire]: gmem_A_m_axi_U; v.name: A_IO_L3_in_x0_U0
[INFO: __initWireToVertexMapping() ] Grouping:
wire_name: m_axi_gmem_A_RID; wire_to_v[wire]: gmem_A_m_axi_U; v.name: A_IO_L3_in_x0_U0
[INFO: __initWireToVertexMapping() ] Grouping:
wire_name: m_axi_gmem_A_RUSER; wire_to_v[wire]: gmem_A_m_axi_U; v.name: A_IO_L3_in_x0_U0
[INFO: __initWireToVertexMapping() ] Grouping:
wire_name: m_axi_gmem_A_RRESP; wire_to_v[wire]: gmem_A_m_axi_U; v.name: A_IO_L3_in_x0_U0
[INFO: __initWireToVertexMapping() ] Grouping:
wire_name: m_axi_gmem_B_ARREADY; wire_to_v[wire]: gmem_B_m_axi_U; v.name: B_IO_L3_in_x0_U0
[INFO: __initWireToVertexMapping() ] Grouping:
wire_name: m_axi_gmem_B_RVALID; wire_to_v[wire]: gmem_B_m_axi_U; v.name: B_IO_L3_in_x0_U0
[INFO: __initWireToVertexMapping() ] Grouping:
wire_name: m_axi_gmem_B_RDATA; wire_to_v[wire]: gmem_B_m_axi_U; v.name: B_IO_L3_in_x0_U0
[INFO: __initWireToVertexMapping() ] Grouping:
wire_name: m_axi_gmem_B_RLAST; wire_to_v[wire]: gmem_B_m_axi_U; v.name: B_IO_L3_in_x0_U0
[INFO: __initWireToVertexMapping() ] Grouping:
wire_name: m_axi_gmem_B_RID; wire_to_v[wire]: gmem_B_m_axi_U; v.name: B_IO_L3_in_x0_U0
[INFO: __initWireToVertexMapping() ] Grouping:
wire_name: m_axi_gmem_B_RUSER; wire_to_v[wire]: gmem_B_m_axi_U; v.name: B_IO_L3_in_x0_U0
[INFO: __initWireToVertexMapping() ] Grouping:
wire_name: m_axi_gmem_B_RRESP; wire_to_v[wire]: gmem_B_m_axi_U; v.name: B_IO_L3_in_x0_U0
[INFO: __initWireToVertexMapping() ] Grouping:
wire_name: C; wire_to_v[wire]: control_s_axi_U; v.name: kernel3_x1_entry31_U0
[INFO: __initWireToVertexMapping() ] Grouping:
wire_name: m_axi_gmem_C_AWREADY; wire_to_v[wire]: gmem_C_m_axi_U; v.name: C_drain_IO_L3_out_x1_U0
[INFO: __initWireToVertexMapping() ] Grouping:
wire_name: m_axi_gmem_C_WREADY; wire_to_v[wire]: gmem_C_m_axi_U; v.name: C_drain_IO_L3_out_x1_U0
[INFO: __initWireToVertexMapping() ] Grouping:
wire_name: m_axi_gmem_C_BVALID; wire_to_v[wire]: gmem_C_m_axi_U; v.name: C_drain_IO_L3_out_x1_U0
[INFO: __initWireToVertexMapping() ] Grouping:
wire_name: m_axi_gmem_C_BRESP; wire_to_v[wire]: gmem_C_m_axi_U; v.name: C_drain_IO_L3_out_x1_U0
[INFO: __initWireToVertexMapping() ] Grouping:
wire_name: m_axi_gmem_C_BID; wire_to_v[wire]: gmem_C_m_axi_U; v.name: C_drain_IO_L3_out_x1_U0
[INFO: __initWireToVertexMapping() ] Grouping:
wire_name: m_axi_gmem_C_BUSER; wire_to_v[wire]: gmem_C_m_axi_U; v.name: C_drain_IO_L3_out_x1_U0
[INFO:              groupIOPorts() ] Grouping by mem:
    node: temp_xout0_V_U; sub node: C_drain_IO_L3_out_x0_U0;
[INFO:              groupIOPorts() ] Grouping by mem:
    node: temp_xin1_V_U; sub node: A_IO_L3_in_x1_U0;
[INFO:              groupIOPorts() ] Grouping by mem:
    node: temp_xin1_V_U; sub node: B_IO_L3_in_x1_U0;
[INFO:                  __init__() ] ['control_s_axi_U', 'gmem_A_m_axi_U', 'gmem_B_m_axi_U', 'gmem_C_m_axi_U', 'temp_xout0_V_U', 'temp_xin1_V_U', 'grp_kernel3_x0_fu_92', 'grp_kernel3_x1_fu_106', 'grp_nondf_kernel_2mm_fu_114', 'kernel3_x0_entry38_U0', 'A_IO_L3_in_x0_U0', 'A_IO_L2_in_0_x0_U0', 'A_IO_L2_in_1_x0_U0', 'A_IO_L2_in_2_x0_U0', 'A_IO_L2_in_3_x0_U0', 'A_IO_L2_in_4_x0_U0', 'A_IO_L2_in_5_x0_U0', 'A_IO_L2_in_6_x0_U0', 'A_IO_L2_in_7_x0_U0', 'A_IO_L2_in_8_x0_U0', 'A_IO_L2_in_9_x0_U0', 'A_IO_L2_in_10_x0_U0', 'A_IO_L2_in_11_x0_U0', 'A_IO_L2_in_boundary_x0_U0', 'B_IO_L3_in_x0_U0', 'B_IO_L2_in_x0_U0', 'B_IO_L2_in_boundary_x0_U0', 'PE_wrapper_0_0_x0_U0', 'PE_wrapper_0_1_x0_U0', 'PE_wrapper_1_0_x0_U0', 'PE_wrapper_1_1_x0_U0', 'PE_wrapper_2_0_x0_U0', 'PE_wrapper_2_1_x0_U0', 'PE_wrapper_3_0_x0_U0', 'PE_wrapper_3_1_x0_U0', 'PE_wrapper_4_0_x0_U0', 'PE_wrapper_4_1_x0_U0', 'PE_wrapper_5_0_x0_U0', 'PE_wrapper_5_1_x0_U0', 'PE_wrapper_6_0_x0_U0', 'PE_wrapper_6_1_x0_U0', 'PE_wrapper_7_0_x0_U0', 'PE_wrapper_7_1_x0_U0', 'PE_wrapper_8_0_x0_U0', 'PE_wrapper_8_1_x0_U0', 'PE_wrapper_9_0_x0_U0', 'PE_wrapper_9_1_x0_U0', 'PE_wrapper_10_0_x0_U0', 'PE_wrapper_10_1_x0_U0', 'PE_wrapper_11_0_x0_U0', 'PE_wrapper_11_1_x0_U0', 'PE_wrapper_12_0_x0_U0', 'PE_wrapper_12_1_x0_U0', 'A_PE_dummy_0_x0_U0', 'A_PE_dummy_1_x0_U0', 'A_PE_dummy_2_x0_U0', 'A_PE_dummy_3_x0_U0', 'A_PE_dummy_4_x0_U0', 'A_PE_dummy_5_x0_U0', 'A_PE_dummy_6_x0_U0', 'A_PE_dummy_7_x0_U0', 'A_PE_dummy_8_x0_U0', 'A_PE_dummy_9_x0_U0', 'A_PE_dummy_10_x0_U0', 'A_PE_dummy_11_x0_U0', 'A_PE_dummy_12_x0_U0', 'B_PE_dummy_0_x0_U0', 'B_PE_dummy_1_x0_U0', 'C_drain_IO_L1_out_boundary_0_x0_U0', 'C_drain_IO_L1_out_0_x0_U0', 'C_drain_IO_L1_out_1_x0_U0', 'C_drain_IO_L1_out_2_x0_U0', 'C_drain_IO_L1_out_3_x0_U0', 'C_drain_IO_L1_out_4_x0_U0', 'C_drain_IO_L1_out_5_x0_U0', 'C_drain_IO_L1_out_6_x0_U0', 'C_drain_IO_L1_out_7_x0_U0', 'C_drain_IO_L1_out_8_x0_U0', 'C_drain_IO_L1_out_9_x0_U0', 'C_drain_IO_L1_out_10_x0_U0', 'C_drain_IO_L1_out_11_x0_U0', 'C_drain_IO_L1_out_boundary_1_x0_U0', 'C_drain_IO_L1_out_12_x0_U0', 'C_drain_IO_L1_out_13_x0_U0', 'C_drain_IO_L1_out_14_x0_U0', 'C_drain_IO_L1_out_15_x0_U0', 'C_drain_IO_L1_out_16_x0_U0', 'C_drain_IO_L1_out_17_x0_U0', 'C_drain_IO_L1_out_18_x0_U0', 'C_drain_IO_L1_out_19_x0_U0', 'C_drain_IO_L1_out_20_x0_U0', 'C_drain_IO_L1_out_21_x0_U0', 'C_drain_IO_L1_out_22_x0_U0', 'C_drain_IO_L1_out_23_x0_U0', 'C_drain_IO_L2_out_boundary_x0_U0', 'C_drain_IO_L2_out_x0_U0', 'C_drain_IO_L3_out_x0_U0', 'kernel3_x1_entry31_U0', 'kernel3_x1_entry42_U0', 'A_IO_L3_in_x1_U0', 'A_IO_L2_in_0_x1_U0', 'A_IO_L2_in_1_x1_U0', 'A_IO_L2_in_2_x1_U0', 'A_IO_L2_in_3_x1_U0', 'A_IO_L2_in_4_x1_U0', 'A_IO_L2_in_5_x1_U0', 'A_IO_L2_in_6_x1_U0', 'A_IO_L2_in_7_x1_U0', 'A_IO_L2_in_8_x1_U0', 'A_IO_L2_in_9_x1_U0', 'A_IO_L2_in_10_x1_U0', 'A_IO_L2_in_11_x1_U0', 'A_IO_L2_in_boundary_x1_U0', 'B_IO_L3_in_x1_U0', 'B_IO_L2_in_x1_U0', 'B_IO_L2_in_boundary_x1_U0', 'PE_wrapper_0_0_x1_U0', 'PE_wrapper_0_1_x1_U0', 'PE_wrapper_1_0_x1_U0', 'PE_wrapper_1_1_x1_U0', 'PE_wrapper_2_0_x1_U0', 'PE_wrapper_2_1_x1_U0', 'PE_wrapper_3_0_x1_U0', 'PE_wrapper_3_1_x1_U0', 'PE_wrapper_4_0_x1_U0', 'PE_wrapper_4_1_x1_U0', 'PE_wrapper_5_0_x1_U0', 'PE_wrapper_5_1_x1_U0', 'PE_wrapper_6_0_x1_U0', 'PE_wrapper_6_1_x1_U0', 'PE_wrapper_7_0_x1_U0', 'PE_wrapper_7_1_x1_U0', 'PE_wrapper_8_0_x1_U0', 'PE_wrapper_8_1_x1_U0', 'PE_wrapper_9_0_x1_U0', 'PE_wrapper_9_1_x1_U0', 'PE_wrapper_10_0_x1_U0', 'PE_wrapper_10_1_x1_U0', 'PE_wrapper_11_0_x1_U0', 'PE_wrapper_11_1_x1_U0', 'PE_wrapper_12_0_x1_U0', 'PE_wrapper_12_1_x1_U0', 'A_PE_dummy_0_x1_U0', 'A_PE_dummy_1_x1_U0', 'A_PE_dummy_2_x1_U0', 'A_PE_dummy_3_x1_U0', 'A_PE_dummy_4_x1_U0', 'A_PE_dummy_5_x1_U0', 'A_PE_dummy_6_x1_U0', 'A_PE_dummy_7_x1_U0', 'A_PE_dummy_8_x1_U0', 'A_PE_dummy_9_x1_U0', 'A_PE_dummy_10_x1_U0', 'A_PE_dummy_11_x1_U0', 'A_PE_dummy_12_x1_U0', 'B_PE_dummy_0_x1_U0', 'B_PE_dummy_1_x1_U0', 'C_drain_IO_L1_out_boundary_0_x1_U0', 'C_drain_IO_L1_out_0_x1_U0', 'C_drain_IO_L1_out_1_x1_U0', 'C_drain_IO_L1_out_2_x1_U0', 'C_drain_IO_L1_out_3_x1_U0', 'C_drain_IO_L1_out_4_x1_U0', 'C_drain_IO_L1_out_5_x1_U0', 'C_drain_IO_L1_out_6_x1_U0', 'C_drain_IO_L1_out_7_x1_U0', 'C_drain_IO_L1_out_8_x1_U0', 'C_drain_IO_L1_out_9_x1_U0', 'C_drain_IO_L1_out_10_x1_U0', 'C_drain_IO_L1_out_11_x1_U0', 'C_drain_IO_L1_out_boundary_1_x1_U0', 'C_drain_IO_L1_out_12_x1_U0', 'C_drain_IO_L1_out_13_x1_U0', 'C_drain_IO_L1_out_14_x1_U0', 'C_drain_IO_L1_out_15_x1_U0', 'C_drain_IO_L1_out_16_x1_U0', 'C_drain_IO_L1_out_17_x1_U0', 'C_drain_IO_L1_out_18_x1_U0', 'C_drain_IO_L1_out_19_x1_U0', 'C_drain_IO_L1_out_20_x1_U0', 'C_drain_IO_L1_out_21_x1_U0', 'C_drain_IO_L1_out_22_x1_U0', 'C_drain_IO_L1_out_23_x1_U0', 'C_drain_IO_L2_out_boundary_x1_U0', 'C_drain_IO_L2_out_x1_U0', 'C_drain_IO_L3_out_x1_U0']
[INFO:                  __init__() ] v_node.module: top_control_s_axi, v_node.name: control_s_axi_U
[INFO:                  __init__() ] v_node.module: top_gmem_A_m_axi, v_node.name: gmem_A_m_axi_U
[INFO:                  __init__() ] v_node.module: top_gmem_B_m_axi, v_node.name: gmem_B_m_axi_U
[INFO:                  __init__() ] v_node.module: top_gmem_C_m_axi, v_node.name: gmem_C_m_axi_U
[INFO:                  __init__() ] v_node.module: top_nondf_kernel_2mm_A_V, v_node.name: temp_xout0_V_U
[INFO:                  __init__() ] v_node.module: top_temp_xin1_V, v_node.name: temp_xin1_V_U
[INFO:                  __init__() ] v_node.module: top_kernel3_x0, v_node.name: grp_kernel3_x0_fu_92
[INFO:                  __init__() ] v_node.module: top_kernel3_x1, v_node.name: grp_kernel3_x1_fu_106
[INFO:                  __init__() ] v_node.module: top_nondf_kernel_2mm, v_node.name: grp_nondf_kernel_2mm_fu_114
[INFO:                  __init__() ] v_node.module: top_kernel3_x0_entry38, v_node.name: kernel3_x0_entry38_U0
[INFO:                  __init__() ] v_node.module: top_A_IO_L3_in_x0, v_node.name: A_IO_L3_in_x0_U0
[INFO:                  __init__() ] v_node.module: top_A_IO_L2_in_0_x0, v_node.name: A_IO_L2_in_0_x0_U0
[INFO:                  __init__() ] v_node.module: top_A_IO_L2_in_1_x0, v_node.name: A_IO_L2_in_1_x0_U0
[INFO:                  __init__() ] v_node.module: top_A_IO_L2_in_2_x0, v_node.name: A_IO_L2_in_2_x0_U0
[INFO:                  __init__() ] v_node.module: top_A_IO_L2_in_3_x0, v_node.name: A_IO_L2_in_3_x0_U0
[INFO:                  __init__() ] v_node.module: top_A_IO_L2_in_4_x0, v_node.name: A_IO_L2_in_4_x0_U0
[INFO:                  __init__() ] v_node.module: top_A_IO_L2_in_5_x0, v_node.name: A_IO_L2_in_5_x0_U0
[INFO:                  __init__() ] v_node.module: top_A_IO_L2_in_6_x0, v_node.name: A_IO_L2_in_6_x0_U0
[INFO:                  __init__() ] v_node.module: top_A_IO_L2_in_7_x0, v_node.name: A_IO_L2_in_7_x0_U0
[INFO:                  __init__() ] v_node.module: top_A_IO_L2_in_8_x0, v_node.name: A_IO_L2_in_8_x0_U0
[INFO:                  __init__() ] v_node.module: top_A_IO_L2_in_9_x0, v_node.name: A_IO_L2_in_9_x0_U0
[INFO:                  __init__() ] v_node.module: top_A_IO_L2_in_10_x0, v_node.name: A_IO_L2_in_10_x0_U0
[INFO:                  __init__() ] v_node.module: top_A_IO_L2_in_11_x0, v_node.name: A_IO_L2_in_11_x0_U0
[INFO:                  __init__() ] v_node.module: top_A_IO_L2_in_boundary_x0, v_node.name: A_IO_L2_in_boundary_x0_U0
[INFO:                  __init__() ] v_node.module: top_B_IO_L3_in_x0, v_node.name: B_IO_L3_in_x0_U0
[INFO:                  __init__() ] v_node.module: top_B_IO_L2_in_x0, v_node.name: B_IO_L2_in_x0_U0
[INFO:                  __init__() ] v_node.module: top_B_IO_L2_in_boundary_x0, v_node.name: B_IO_L2_in_boundary_x0_U0
[INFO:                  __init__() ] v_node.module: top_PE_wrapper_0_0_x0, v_node.name: PE_wrapper_0_0_x0_U0
[INFO:                  __init__() ] v_node.module: top_PE_wrapper_0_1_x0, v_node.name: PE_wrapper_0_1_x0_U0
[INFO:                  __init__() ] v_node.module: top_PE_wrapper_1_0_x0, v_node.name: PE_wrapper_1_0_x0_U0
[INFO:                  __init__() ] v_node.module: top_PE_wrapper_1_1_x0, v_node.name: PE_wrapper_1_1_x0_U0
[INFO:                  __init__() ] v_node.module: top_PE_wrapper_2_0_x0, v_node.name: PE_wrapper_2_0_x0_U0
[INFO:                  __init__() ] v_node.module: top_PE_wrapper_2_1_x0, v_node.name: PE_wrapper_2_1_x0_U0
[INFO:                  __init__() ] v_node.module: top_PE_wrapper_3_0_x0, v_node.name: PE_wrapper_3_0_x0_U0
[INFO:                  __init__() ] v_node.module: top_PE_wrapper_3_1_x0, v_node.name: PE_wrapper_3_1_x0_U0
[INFO:                  __init__() ] v_node.module: top_PE_wrapper_4_0_x0, v_node.name: PE_wrapper_4_0_x0_U0
[INFO:                  __init__() ] v_node.module: top_PE_wrapper_4_1_x0, v_node.name: PE_wrapper_4_1_x0_U0
[INFO:                  __init__() ] v_node.module: top_PE_wrapper_5_0_x0, v_node.name: PE_wrapper_5_0_x0_U0
[INFO:                  __init__() ] v_node.module: top_PE_wrapper_5_1_x0, v_node.name: PE_wrapper_5_1_x0_U0
[INFO:                  __init__() ] v_node.module: top_PE_wrapper_6_0_x0, v_node.name: PE_wrapper_6_0_x0_U0
[INFO:                  __init__() ] v_node.module: top_PE_wrapper_6_1_x0, v_node.name: PE_wrapper_6_1_x0_U0
[INFO:                  __init__() ] v_node.module: top_PE_wrapper_7_0_x0, v_node.name: PE_wrapper_7_0_x0_U0
[INFO:                  __init__() ] v_node.module: top_PE_wrapper_7_1_x0, v_node.name: PE_wrapper_7_1_x0_U0
[INFO:                  __init__() ] v_node.module: top_PE_wrapper_8_0_x0, v_node.name: PE_wrapper_8_0_x0_U0
[INFO:                  __init__() ] v_node.module: top_PE_wrapper_8_1_x0, v_node.name: PE_wrapper_8_1_x0_U0
[INFO:                  __init__() ] v_node.module: top_PE_wrapper_9_0_x0, v_node.name: PE_wrapper_9_0_x0_U0
[INFO:                  __init__() ] v_node.module: top_PE_wrapper_9_1_x0, v_node.name: PE_wrapper_9_1_x0_U0
[INFO:                  __init__() ] v_node.module: top_PE_wrapper_10_0_x0, v_node.name: PE_wrapper_10_0_x0_U0
[INFO:                  __init__() ] v_node.module: top_PE_wrapper_10_1_x0, v_node.name: PE_wrapper_10_1_x0_U0
[INFO:                  __init__() ] v_node.module: top_PE_wrapper_11_0_x0, v_node.name: PE_wrapper_11_0_x0_U0
[INFO:                  __init__() ] v_node.module: top_PE_wrapper_11_1_x0, v_node.name: PE_wrapper_11_1_x0_U0
[INFO:                  __init__() ] v_node.module: top_PE_wrapper_12_0_x0, v_node.name: PE_wrapper_12_0_x0_U0
[INFO:                  __init__() ] v_node.module: top_PE_wrapper_12_1_x0, v_node.name: PE_wrapper_12_1_x0_U0
[INFO:                  __init__() ] v_node.module: top_A_PE_dummy_0_x0, v_node.name: A_PE_dummy_0_x0_U0
[INFO:                  __init__() ] v_node.module: top_A_PE_dummy_1_x0, v_node.name: A_PE_dummy_1_x0_U0
[INFO:                  __init__() ] v_node.module: top_A_PE_dummy_2_x0, v_node.name: A_PE_dummy_2_x0_U0
[INFO:                  __init__() ] v_node.module: top_A_PE_dummy_3_x0, v_node.name: A_PE_dummy_3_x0_U0
[INFO:                  __init__() ] v_node.module: top_A_PE_dummy_4_x0, v_node.name: A_PE_dummy_4_x0_U0
[INFO:                  __init__() ] v_node.module: top_A_PE_dummy_5_x0, v_node.name: A_PE_dummy_5_x0_U0
[INFO:                  __init__() ] v_node.module: top_A_PE_dummy_6_x0, v_node.name: A_PE_dummy_6_x0_U0
[INFO:                  __init__() ] v_node.module: top_A_PE_dummy_7_x0, v_node.name: A_PE_dummy_7_x0_U0
[INFO:                  __init__() ] v_node.module: top_A_PE_dummy_8_x0, v_node.name: A_PE_dummy_8_x0_U0
[INFO:                  __init__() ] v_node.module: top_A_PE_dummy_9_x0, v_node.name: A_PE_dummy_9_x0_U0
[INFO:                  __init__() ] v_node.module: top_A_PE_dummy_10_x0, v_node.name: A_PE_dummy_10_x0_U0
[INFO:                  __init__() ] v_node.module: top_A_PE_dummy_11_x0, v_node.name: A_PE_dummy_11_x0_U0
[INFO:                  __init__() ] v_node.module: top_A_PE_dummy_12_x0, v_node.name: A_PE_dummy_12_x0_U0
[INFO:                  __init__() ] v_node.module: top_B_PE_dummy_0_x0, v_node.name: B_PE_dummy_0_x0_U0
[INFO:                  __init__() ] v_node.module: top_B_PE_dummy_1_x0, v_node.name: B_PE_dummy_1_x0_U0
[INFO:                  __init__() ] v_node.module: top_C_drain_IO_L1_out_boundary_0_x0, v_node.name: C_drain_IO_L1_out_boundary_0_x0_U0
[INFO:                  __init__() ] v_node.module: top_C_drain_IO_L1_out_0_x0, v_node.name: C_drain_IO_L1_out_0_x0_U0
[INFO:                  __init__() ] v_node.module: top_C_drain_IO_L1_out_1_x0, v_node.name: C_drain_IO_L1_out_1_x0_U0
[INFO:                  __init__() ] v_node.module: top_C_drain_IO_L1_out_2_x0, v_node.name: C_drain_IO_L1_out_2_x0_U0
[INFO:                  __init__() ] v_node.module: top_C_drain_IO_L1_out_3_x0, v_node.name: C_drain_IO_L1_out_3_x0_U0
[INFO:                  __init__() ] v_node.module: top_C_drain_IO_L1_out_4_x0, v_node.name: C_drain_IO_L1_out_4_x0_U0
[INFO:                  __init__() ] v_node.module: top_C_drain_IO_L1_out_5_x0, v_node.name: C_drain_IO_L1_out_5_x0_U0
[INFO:                  __init__() ] v_node.module: top_C_drain_IO_L1_out_6_x0, v_node.name: C_drain_IO_L1_out_6_x0_U0
[INFO:                  __init__() ] v_node.module: top_C_drain_IO_L1_out_7_x0, v_node.name: C_drain_IO_L1_out_7_x0_U0
[INFO:                  __init__() ] v_node.module: top_C_drain_IO_L1_out_8_x0, v_node.name: C_drain_IO_L1_out_8_x0_U0
[INFO:                  __init__() ] v_node.module: top_C_drain_IO_L1_out_9_x0, v_node.name: C_drain_IO_L1_out_9_x0_U0
[INFO:                  __init__() ] v_node.module: top_C_drain_IO_L1_out_10_x0, v_node.name: C_drain_IO_L1_out_10_x0_U0
[INFO:                  __init__() ] v_node.module: top_C_drain_IO_L1_out_11_x0, v_node.name: C_drain_IO_L1_out_11_x0_U0
[INFO:                  __init__() ] v_node.module: top_C_drain_IO_L1_out_boundary_1_x0, v_node.name: C_drain_IO_L1_out_boundary_1_x0_U0
[INFO:                  __init__() ] v_node.module: top_C_drain_IO_L1_out_12_x0, v_node.name: C_drain_IO_L1_out_12_x0_U0
[INFO:                  __init__() ] v_node.module: top_C_drain_IO_L1_out_13_x0, v_node.name: C_drain_IO_L1_out_13_x0_U0
[INFO:                  __init__() ] v_node.module: top_C_drain_IO_L1_out_14_x0, v_node.name: C_drain_IO_L1_out_14_x0_U0
[INFO:                  __init__() ] v_node.module: top_C_drain_IO_L1_out_15_x0, v_node.name: C_drain_IO_L1_out_15_x0_U0
[INFO:                  __init__() ] v_node.module: top_C_drain_IO_L1_out_16_x0, v_node.name: C_drain_IO_L1_out_16_x0_U0
[INFO:                  __init__() ] v_node.module: top_C_drain_IO_L1_out_17_x0, v_node.name: C_drain_IO_L1_out_17_x0_U0
[INFO:                  __init__() ] v_node.module: top_C_drain_IO_L1_out_18_x0, v_node.name: C_drain_IO_L1_out_18_x0_U0
[INFO:                  __init__() ] v_node.module: top_C_drain_IO_L1_out_19_x0, v_node.name: C_drain_IO_L1_out_19_x0_U0
[INFO:                  __init__() ] v_node.module: top_C_drain_IO_L1_out_20_x0, v_node.name: C_drain_IO_L1_out_20_x0_U0
[INFO:                  __init__() ] v_node.module: top_C_drain_IO_L1_out_21_x0, v_node.name: C_drain_IO_L1_out_21_x0_U0
[INFO:                  __init__() ] v_node.module: top_C_drain_IO_L1_out_22_x0, v_node.name: C_drain_IO_L1_out_22_x0_U0
[INFO:                  __init__() ] v_node.module: top_C_drain_IO_L1_out_23_x0, v_node.name: C_drain_IO_L1_out_23_x0_U0
[INFO:                  __init__() ] v_node.module: top_C_drain_IO_L2_out_boundary_x0, v_node.name: C_drain_IO_L2_out_boundary_x0_U0
[INFO:                  __init__() ] v_node.module: top_C_drain_IO_L2_out_x0, v_node.name: C_drain_IO_L2_out_x0_U0
[INFO:                  __init__() ] v_node.module: top_C_drain_IO_L3_out_x0, v_node.name: C_drain_IO_L3_out_x0_U0
[INFO:                  __init__() ] v_node.module: top_kernel3_x1_entry31, v_node.name: kernel3_x1_entry31_U0
[INFO:                  __init__() ] v_node.module: top_kernel3_x1_entry42, v_node.name: kernel3_x1_entry42_U0
[INFO:                  __init__() ] v_node.module: top_A_IO_L3_in_x1, v_node.name: A_IO_L3_in_x1_U0
[INFO:                  __init__() ] v_node.module: top_A_IO_L2_in_0_x1, v_node.name: A_IO_L2_in_0_x1_U0
[INFO:                  __init__() ] v_node.module: top_A_IO_L2_in_1_x1, v_node.name: A_IO_L2_in_1_x1_U0
[INFO:                  __init__() ] v_node.module: top_A_IO_L2_in_2_x1, v_node.name: A_IO_L2_in_2_x1_U0
[INFO:                  __init__() ] v_node.module: top_A_IO_L2_in_3_x1, v_node.name: A_IO_L2_in_3_x1_U0
[INFO:                  __init__() ] v_node.module: top_A_IO_L2_in_4_x1, v_node.name: A_IO_L2_in_4_x1_U0
[INFO:                  __init__() ] v_node.module: top_A_IO_L2_in_5_x1, v_node.name: A_IO_L2_in_5_x1_U0
[INFO:                  __init__() ] v_node.module: top_A_IO_L2_in_6_x1, v_node.name: A_IO_L2_in_6_x1_U0
[INFO:                  __init__() ] v_node.module: top_A_IO_L2_in_7_x1, v_node.name: A_IO_L2_in_7_x1_U0
[INFO:                  __init__() ] v_node.module: top_A_IO_L2_in_8_x1, v_node.name: A_IO_L2_in_8_x1_U0
[INFO:                  __init__() ] v_node.module: top_A_IO_L2_in_9_x1, v_node.name: A_IO_L2_in_9_x1_U0
[INFO:                  __init__() ] v_node.module: top_A_IO_L2_in_10_x1, v_node.name: A_IO_L2_in_10_x1_U0
[INFO:                  __init__() ] v_node.module: top_A_IO_L2_in_11_x1, v_node.name: A_IO_L2_in_11_x1_U0
[INFO:                  __init__() ] v_node.module: top_A_IO_L2_in_boundary_x1, v_node.name: A_IO_L2_in_boundary_x1_U0
[INFO:                  __init__() ] v_node.module: top_B_IO_L3_in_x1, v_node.name: B_IO_L3_in_x1_U0
[INFO:                  __init__() ] v_node.module: top_B_IO_L2_in_x1, v_node.name: B_IO_L2_in_x1_U0
[INFO:                  __init__() ] v_node.module: top_B_IO_L2_in_boundary_x1, v_node.name: B_IO_L2_in_boundary_x1_U0
[INFO:                  __init__() ] v_node.module: top_PE_wrapper_0_0_x1, v_node.name: PE_wrapper_0_0_x1_U0
[INFO:                  __init__() ] v_node.module: top_PE_wrapper_0_1_x1, v_node.name: PE_wrapper_0_1_x1_U0
[INFO:                  __init__() ] v_node.module: top_PE_wrapper_1_0_x1, v_node.name: PE_wrapper_1_0_x1_U0
[INFO:                  __init__() ] v_node.module: top_PE_wrapper_1_1_x1, v_node.name: PE_wrapper_1_1_x1_U0
[INFO:                  __init__() ] v_node.module: top_PE_wrapper_2_0_x1, v_node.name: PE_wrapper_2_0_x1_U0
[INFO:                  __init__() ] v_node.module: top_PE_wrapper_2_1_x1, v_node.name: PE_wrapper_2_1_x1_U0
[INFO:                  __init__() ] v_node.module: top_PE_wrapper_3_0_x1, v_node.name: PE_wrapper_3_0_x1_U0
[INFO:                  __init__() ] v_node.module: top_PE_wrapper_3_1_x1, v_node.name: PE_wrapper_3_1_x1_U0
[INFO:                  __init__() ] v_node.module: top_PE_wrapper_4_0_x1, v_node.name: PE_wrapper_4_0_x1_U0
[INFO:                  __init__() ] v_node.module: top_PE_wrapper_4_1_x1, v_node.name: PE_wrapper_4_1_x1_U0
[INFO:                  __init__() ] v_node.module: top_PE_wrapper_5_0_x1, v_node.name: PE_wrapper_5_0_x1_U0
[INFO:                  __init__() ] v_node.module: top_PE_wrapper_5_1_x1, v_node.name: PE_wrapper_5_1_x1_U0
[INFO:                  __init__() ] v_node.module: top_PE_wrapper_6_0_x1, v_node.name: PE_wrapper_6_0_x1_U0
[INFO:                  __init__() ] v_node.module: top_PE_wrapper_6_1_x1, v_node.name: PE_wrapper_6_1_x1_U0
[INFO:                  __init__() ] v_node.module: top_PE_wrapper_7_0_x1, v_node.name: PE_wrapper_7_0_x1_U0
[INFO:                  __init__() ] v_node.module: top_PE_wrapper_7_1_x1, v_node.name: PE_wrapper_7_1_x1_U0
[INFO:                  __init__() ] v_node.module: top_PE_wrapper_8_0_x1, v_node.name: PE_wrapper_8_0_x1_U0
[INFO:                  __init__() ] v_node.module: top_PE_wrapper_8_1_x1, v_node.name: PE_wrapper_8_1_x1_U0
[INFO:                  __init__() ] v_node.module: top_PE_wrapper_9_0_x1, v_node.name: PE_wrapper_9_0_x1_U0
[INFO:                  __init__() ] v_node.module: top_PE_wrapper_9_1_x1, v_node.name: PE_wrapper_9_1_x1_U0
[INFO:                  __init__() ] v_node.module: top_PE_wrapper_10_0_x1, v_node.name: PE_wrapper_10_0_x1_U0
[INFO:                  __init__() ] v_node.module: top_PE_wrapper_10_1_x1, v_node.name: PE_wrapper_10_1_x1_U0
[INFO:                  __init__() ] v_node.module: top_PE_wrapper_11_0_x1, v_node.name: PE_wrapper_11_0_x1_U0
[INFO:                  __init__() ] v_node.module: top_PE_wrapper_11_1_x1, v_node.name: PE_wrapper_11_1_x1_U0
[INFO:                  __init__() ] v_node.module: top_PE_wrapper_12_0_x1, v_node.name: PE_wrapper_12_0_x1_U0
[INFO:                  __init__() ] v_node.module: top_PE_wrapper_12_1_x1, v_node.name: PE_wrapper_12_1_x1_U0
[INFO:                  __init__() ] v_node.module: top_A_PE_dummy_0_x1, v_node.name: A_PE_dummy_0_x1_U0
[INFO:                  __init__() ] v_node.module: top_A_PE_dummy_1_x1, v_node.name: A_PE_dummy_1_x1_U0
[INFO:                  __init__() ] v_node.module: top_A_PE_dummy_2_x1, v_node.name: A_PE_dummy_2_x1_U0
[INFO:                  __init__() ] v_node.module: top_A_PE_dummy_3_x1, v_node.name: A_PE_dummy_3_x1_U0
[INFO:                  __init__() ] v_node.module: top_A_PE_dummy_4_x1, v_node.name: A_PE_dummy_4_x1_U0
[INFO:                  __init__() ] v_node.module: top_A_PE_dummy_5_x1, v_node.name: A_PE_dummy_5_x1_U0
[INFO:                  __init__() ] v_node.module: top_A_PE_dummy_6_x1, v_node.name: A_PE_dummy_6_x1_U0
[INFO:                  __init__() ] v_node.module: top_A_PE_dummy_7_x1, v_node.name: A_PE_dummy_7_x1_U0
[INFO:                  __init__() ] v_node.module: top_A_PE_dummy_8_x1, v_node.name: A_PE_dummy_8_x1_U0
[INFO:                  __init__() ] v_node.module: top_A_PE_dummy_9_x1, v_node.name: A_PE_dummy_9_x1_U0
[INFO:                  __init__() ] v_node.module: top_A_PE_dummy_10_x1, v_node.name: A_PE_dummy_10_x1_U0
[INFO:                  __init__() ] v_node.module: top_A_PE_dummy_11_x1, v_node.name: A_PE_dummy_11_x1_U0
[INFO:                  __init__() ] v_node.module: top_A_PE_dummy_12_x1, v_node.name: A_PE_dummy_12_x1_U0
[INFO:                  __init__() ] v_node.module: top_B_PE_dummy_0_x1, v_node.name: B_PE_dummy_0_x1_U0
[INFO:                  __init__() ] v_node.module: top_B_PE_dummy_1_x1, v_node.name: B_PE_dummy_1_x1_U0
[INFO:                  __init__() ] v_node.module: top_C_drain_IO_L1_out_boundary_0_x1, v_node.name: C_drain_IO_L1_out_boundary_0_x1_U0
[INFO:                  __init__() ] v_node.module: top_C_drain_IO_L1_out_0_x1, v_node.name: C_drain_IO_L1_out_0_x1_U0
[INFO:                  __init__() ] v_node.module: top_C_drain_IO_L1_out_1_x1, v_node.name: C_drain_IO_L1_out_1_x1_U0
[INFO:                  __init__() ] v_node.module: top_C_drain_IO_L1_out_2_x1, v_node.name: C_drain_IO_L1_out_2_x1_U0
[INFO:                  __init__() ] v_node.module: top_C_drain_IO_L1_out_3_x1, v_node.name: C_drain_IO_L1_out_3_x1_U0
[INFO:                  __init__() ] v_node.module: top_C_drain_IO_L1_out_4_x1, v_node.name: C_drain_IO_L1_out_4_x1_U0
[INFO:                  __init__() ] v_node.module: top_C_drain_IO_L1_out_5_x1, v_node.name: C_drain_IO_L1_out_5_x1_U0
[INFO:                  __init__() ] v_node.module: top_C_drain_IO_L1_out_6_x1, v_node.name: C_drain_IO_L1_out_6_x1_U0
[INFO:                  __init__() ] v_node.module: top_C_drain_IO_L1_out_7_x1, v_node.name: C_drain_IO_L1_out_7_x1_U0
[INFO:                  __init__() ] v_node.module: top_C_drain_IO_L1_out_8_x1, v_node.name: C_drain_IO_L1_out_8_x1_U0
[INFO:                  __init__() ] v_node.module: top_C_drain_IO_L1_out_9_x1, v_node.name: C_drain_IO_L1_out_9_x1_U0
[INFO:                  __init__() ] v_node.module: top_C_drain_IO_L1_out_10_x1, v_node.name: C_drain_IO_L1_out_10_x1_U0
[INFO:                  __init__() ] v_node.module: top_C_drain_IO_L1_out_11_x1, v_node.name: C_drain_IO_L1_out_11_x1_U0
[INFO:                  __init__() ] v_node.module: top_C_drain_IO_L1_out_boundary_1_x1, v_node.name: C_drain_IO_L1_out_boundary_1_x1_U0
[INFO:                  __init__() ] v_node.module: top_C_drain_IO_L1_out_12_x1, v_node.name: C_drain_IO_L1_out_12_x1_U0
[INFO:                  __init__() ] v_node.module: top_C_drain_IO_L1_out_13_x1, v_node.name: C_drain_IO_L1_out_13_x1_U0
[INFO:                  __init__() ] v_node.module: top_C_drain_IO_L1_out_14_x1, v_node.name: C_drain_IO_L1_out_14_x1_U0
[INFO:                  __init__() ] v_node.module: top_C_drain_IO_L1_out_15_x1, v_node.name: C_drain_IO_L1_out_15_x1_U0
[INFO:                  __init__() ] v_node.module: top_C_drain_IO_L1_out_16_x1, v_node.name: C_drain_IO_L1_out_16_x1_U0
[INFO:                  __init__() ] v_node.module: top_C_drain_IO_L1_out_17_x1, v_node.name: C_drain_IO_L1_out_17_x1_U0
[INFO:                  __init__() ] v_node.module: top_C_drain_IO_L1_out_18_x1, v_node.name: C_drain_IO_L1_out_18_x1_U0
[INFO:                  __init__() ] v_node.module: top_C_drain_IO_L1_out_19_x1, v_node.name: C_drain_IO_L1_out_19_x1_U0
[INFO:                  __init__() ] v_node.module: top_C_drain_IO_L1_out_20_x1, v_node.name: C_drain_IO_L1_out_20_x1_U0
[INFO:                  __init__() ] v_node.module: top_C_drain_IO_L1_out_21_x1, v_node.name: C_drain_IO_L1_out_21_x1_U0
[INFO:                  __init__() ] v_node.module: top_C_drain_IO_L1_out_22_x1, v_node.name: C_drain_IO_L1_out_22_x1_U0
[INFO:                  __init__() ] v_node.module: top_C_drain_IO_L1_out_23_x1, v_node.name: C_drain_IO_L1_out_23_x1_U0
[INFO:                  __init__() ] v_node.module: top_C_drain_IO_L2_out_boundary_x1, v_node.name: C_drain_IO_L2_out_boundary_x1_U0
[INFO:                  __init__() ] v_node.module: top_C_drain_IO_L2_out_x1, v_node.name: C_drain_IO_L2_out_x1_U0
[INFO:                  __init__() ] v_node.module: top_C_drain_IO_L3_out_x1, v_node.name: C_drain_IO_L3_out_x1_U0
[INFO:      parseUserConstraints() ] Constrain interface module gmem_A_m_axi_U to CLOCKREGION_X4Y1:CLOCKREGION_X4Y3
[INFO:      parseUserConstraints() ] Constrain interface module gmem_B_m_axi_U to CLOCKREGION_X4Y5:CLOCKREGION_X4Y7
[INFO:      parseUserConstraints() ] Constrain interface module gmem_C_m_axi_U to CLOCKREGION_X4Y9:CLOCKREGION_X4Y11
[INFO:      parseUserConstraints() ] Constrain s_axi_control gmem_C_m_axi_U to CLOCKREGION_X4Y5:CLOCKREGION_X4Y7
[INFO:                  __init__() ] user constraints: gmem_A_m_axi_U -> CR_X4Y1_To_CR_X4Y3
[INFO:                  __init__() ] user constraints: gmem_B_m_axi_U -> CR_X4Y5_To_CR_X4Y7
[INFO:                  __init__() ] user constraints: control_s_axi_U -> CR_X4Y5_To_CR_X4Y7
[INFO:                  __init__() ] user constraints: gmem_C_m_axi_U -> CR_X4Y9_To_CR_X4Y11
[INFO:                  __init__() ] user constraints: temp_xout0_V_U -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: temp_xin1_V_U -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: grp_nondf_kernel_2mm_fu_114 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: kernel3_x0_entry38_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: A_IO_L3_in_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: A_IO_L2_in_0_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: A_IO_L2_in_1_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: A_IO_L2_in_2_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: A_IO_L2_in_3_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: A_IO_L2_in_4_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: A_IO_L2_in_5_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: A_IO_L2_in_6_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: A_IO_L2_in_7_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: A_IO_L2_in_8_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: A_IO_L2_in_9_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: A_IO_L2_in_10_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: A_IO_L2_in_11_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: A_IO_L2_in_boundary_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: B_IO_L3_in_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: B_IO_L2_in_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: B_IO_L2_in_boundary_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: PE_wrapper_0_0_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: PE_wrapper_0_1_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: PE_wrapper_1_0_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: PE_wrapper_1_1_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: PE_wrapper_2_0_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: PE_wrapper_2_1_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: PE_wrapper_3_0_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: PE_wrapper_3_1_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: PE_wrapper_4_0_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: PE_wrapper_4_1_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: PE_wrapper_5_0_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: PE_wrapper_5_1_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: PE_wrapper_6_0_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: PE_wrapper_6_1_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: PE_wrapper_7_0_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: PE_wrapper_7_1_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: PE_wrapper_8_0_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: PE_wrapper_8_1_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: PE_wrapper_9_0_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: PE_wrapper_9_1_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: PE_wrapper_10_0_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: PE_wrapper_10_1_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: PE_wrapper_11_0_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: PE_wrapper_11_1_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: PE_wrapper_12_0_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: PE_wrapper_12_1_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: A_PE_dummy_0_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: A_PE_dummy_1_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: A_PE_dummy_2_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: A_PE_dummy_3_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: A_PE_dummy_4_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: A_PE_dummy_5_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: A_PE_dummy_6_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: A_PE_dummy_7_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: A_PE_dummy_8_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: A_PE_dummy_9_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: A_PE_dummy_10_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: A_PE_dummy_11_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: A_PE_dummy_12_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: B_PE_dummy_0_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: B_PE_dummy_1_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: C_drain_IO_L1_out_boundary_0_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: C_drain_IO_L1_out_0_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: C_drain_IO_L1_out_1_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: C_drain_IO_L1_out_2_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: C_drain_IO_L1_out_3_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: C_drain_IO_L1_out_4_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: C_drain_IO_L1_out_5_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: C_drain_IO_L1_out_6_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: C_drain_IO_L1_out_7_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: C_drain_IO_L1_out_8_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: C_drain_IO_L1_out_9_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: C_drain_IO_L1_out_10_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: C_drain_IO_L1_out_11_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: C_drain_IO_L1_out_boundary_1_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: C_drain_IO_L1_out_12_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: C_drain_IO_L1_out_13_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: C_drain_IO_L1_out_14_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: C_drain_IO_L1_out_15_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: C_drain_IO_L1_out_16_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: C_drain_IO_L1_out_17_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: C_drain_IO_L1_out_18_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: C_drain_IO_L1_out_19_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: C_drain_IO_L1_out_20_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: C_drain_IO_L1_out_21_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: C_drain_IO_L1_out_22_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: C_drain_IO_L1_out_23_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: C_drain_IO_L2_out_boundary_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: C_drain_IO_L2_out_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: C_drain_IO_L3_out_x0_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: kernel3_x1_entry31_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: kernel3_x1_entry42_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: A_IO_L3_in_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: A_IO_L2_in_0_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: A_IO_L2_in_1_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: A_IO_L2_in_2_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: A_IO_L2_in_3_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: A_IO_L2_in_4_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: A_IO_L2_in_5_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: A_IO_L2_in_6_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: A_IO_L2_in_7_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: A_IO_L2_in_8_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: A_IO_L2_in_9_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: A_IO_L2_in_10_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: A_IO_L2_in_11_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: A_IO_L2_in_boundary_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: B_IO_L3_in_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: B_IO_L2_in_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: B_IO_L2_in_boundary_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: PE_wrapper_0_0_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: PE_wrapper_0_1_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: PE_wrapper_1_0_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: PE_wrapper_1_1_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: PE_wrapper_2_0_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: PE_wrapper_2_1_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: PE_wrapper_3_0_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: PE_wrapper_3_1_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: PE_wrapper_4_0_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: PE_wrapper_4_1_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: PE_wrapper_5_0_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: PE_wrapper_5_1_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: PE_wrapper_6_0_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: PE_wrapper_6_1_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: PE_wrapper_7_0_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: PE_wrapper_7_1_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: PE_wrapper_8_0_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: PE_wrapper_8_1_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: PE_wrapper_9_0_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: PE_wrapper_9_1_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: PE_wrapper_10_0_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: PE_wrapper_10_1_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: PE_wrapper_11_0_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: PE_wrapper_11_1_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: PE_wrapper_12_0_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: PE_wrapper_12_1_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: A_PE_dummy_0_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: A_PE_dummy_1_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: A_PE_dummy_2_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: A_PE_dummy_3_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: A_PE_dummy_4_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: A_PE_dummy_5_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: A_PE_dummy_6_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: A_PE_dummy_7_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: A_PE_dummy_8_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: A_PE_dummy_9_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: A_PE_dummy_10_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: A_PE_dummy_11_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: A_PE_dummy_12_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: B_PE_dummy_0_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: B_PE_dummy_1_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: C_drain_IO_L1_out_boundary_0_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: C_drain_IO_L1_out_0_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: C_drain_IO_L1_out_1_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: C_drain_IO_L1_out_2_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: C_drain_IO_L1_out_3_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: C_drain_IO_L1_out_4_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: C_drain_IO_L1_out_5_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: C_drain_IO_L1_out_6_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: C_drain_IO_L1_out_7_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: C_drain_IO_L1_out_8_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: C_drain_IO_L1_out_9_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: C_drain_IO_L1_out_10_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: C_drain_IO_L1_out_11_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: C_drain_IO_L1_out_boundary_1_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: C_drain_IO_L1_out_12_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: C_drain_IO_L1_out_13_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: C_drain_IO_L1_out_14_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: C_drain_IO_L1_out_15_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: C_drain_IO_L1_out_16_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: C_drain_IO_L1_out_17_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: C_drain_IO_L1_out_18_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: C_drain_IO_L1_out_19_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: C_drain_IO_L1_out_20_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: C_drain_IO_L1_out_21_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: C_drain_IO_L1_out_22_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: C_drain_IO_L1_out_23_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: C_drain_IO_L2_out_boundary_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] user constraints: C_drain_IO_L2_out_x1_U0 -> CR_X0Y0_To_CR_X7Y7
[INFO:                  __init__() ] initial grouping constraints: temp_xin1_V_U & B_IO_L3_in_x1_U0
[INFO:                  __init__() ] initial grouping constraints: gmem_A_m_axi_U & A_IO_L3_in_x0_U0
[INFO:                  __init__() ] initial grouping constraints: temp_xin1_V_U & A_IO_L3_in_x1_U0
[INFO:                  __init__() ] initial grouping constraints: control_s_axi_U & kernel3_x1_entry31_U0
[INFO:                  __init__() ] initial grouping constraints: temp_xin1_V_U & grp_nondf_kernel_2mm_fu_114
[INFO:                  __init__() ] initial grouping constraints: gmem_B_m_axi_U & B_IO_L3_in_x0_U0
[INFO:                  __init__() ] initial grouping constraints: gmem_C_m_axi_U & C_drain_IO_L3_out_x1_U0
[INFO:                  __init__() ] initial grouping constraints: control_s_axi_U & kernel3_x0_entry38_U0
[INFO:                  __init__() ] initial grouping constraints: temp_xout0_V_U & grp_nondf_kernel_2mm_fu_114
[INFO:                  __init__() ] initial grouping constraints: temp_xout0_V_U & C_drain_IO_L3_out_x0_U0
[INFO:   __getResourceUsageLimit() ] Maximum resource usage ratio set as: 0.65
[INFO:         __twoWayPartition() ] 
Start 2-way partitioning routine, pattern-based optimzation is True
[INFO:  __addGroupingConstraints() ] apply grouping constraints
[INFO:  __addGroupingConstraints() ] [grouping] temp_xin1_V_U is grouped with B_IO_L3_in_x1_U0
[INFO:  __addGroupingConstraints() ] [grouping] gmem_A_m_axi_U is grouped with A_IO_L3_in_x0_U0
[INFO:  __addGroupingConstraints() ] [grouping] temp_xin1_V_U is grouped with A_IO_L3_in_x1_U0
[INFO:  __addGroupingConstraints() ] [grouping] control_s_axi_U is grouped with kernel3_x1_entry31_U0
[INFO:  __addGroupingConstraints() ] [grouping] temp_xin1_V_U is grouped with grp_nondf_kernel_2mm_fu_114
[INFO:  __addGroupingConstraints() ] [grouping] gmem_B_m_axi_U is grouped with B_IO_L3_in_x0_U0
[INFO:  __addGroupingConstraints() ] [grouping] gmem_C_m_axi_U is grouped with C_drain_IO_L3_out_x1_U0
[INFO:  __addGroupingConstraints() ] [grouping] control_s_axi_U is grouped with kernel3_x0_entry38_U0
[INFO:  __addGroupingConstraints() ] [grouping] temp_xout0_V_U is grouped with grp_nondf_kernel_2mm_fu_114
[INFO:  __addGroupingConstraints() ] [grouping] temp_xout0_V_U is grouped with C_drain_IO_L3_out_x0_U0
[INFO:         __twoWayPartition() ] Start ILP solver
[INFO:         __twoWayPartition() ] Optimized SLL Util: 1024, best possible: 1024
[INFO:         __twoWayPartition() ] 
Start 2-way partitioning routine, pattern-based optimzation is True
[INFO:  __addGroupingConstraints() ] apply grouping constraints
[INFO:  __addGroupingConstraints() ] [grouping] temp_xin1_V_U is grouped with B_IO_L3_in_x1_U0
[INFO:  __addGroupingConstraints() ] [grouping] gmem_A_m_axi_U is grouped with A_IO_L3_in_x0_U0
[INFO:  __addGroupingConstraints() ] [grouping] temp_xin1_V_U is grouped with A_IO_L3_in_x1_U0
[INFO:  __addGroupingConstraints() ] [grouping] control_s_axi_U is grouped with kernel3_x1_entry31_U0
[INFO:  __addGroupingConstraints() ] [grouping] temp_xin1_V_U is grouped with grp_nondf_kernel_2mm_fu_114
[INFO:  __addGroupingConstraints() ] [grouping] gmem_B_m_axi_U is grouped with B_IO_L3_in_x0_U0
[INFO:  __addGroupingConstraints() ] [grouping] gmem_C_m_axi_U is grouped with C_drain_IO_L3_out_x1_U0
[INFO:  __addGroupingConstraints() ] [grouping] control_s_axi_U is grouped with kernel3_x0_entry38_U0
[INFO:  __addGroupingConstraints() ] [grouping] temp_xout0_V_U is grouped with grp_nondf_kernel_2mm_fu_114
[INFO:  __addGroupingConstraints() ] [grouping] temp_xout0_V_U is grouped with C_drain_IO_L3_out_x0_U0
[INFO:         __twoWayPartition() ] Start ILP solver
[INFO:         __twoWayPartition() ] Optimized SLL Util: 1792, best possible: 1792
[INFO:            getIthSolution() ] CLOCKREGION_X0Y8:CLOCKREGION_X7Y11
[INFO:         __twoWayPartition() ] 
Start 2-way partitioning routine, pattern-based optimzation is True
[INFO:  __addGroupingConstraints() ] apply grouping constraints
[INFO:  __addGroupingConstraints() ] [grouping] temp_xin1_V_U is grouped with B_IO_L3_in_x1_U0
[INFO:  __addGroupingConstraints() ] [grouping] gmem_A_m_axi_U is grouped with A_IO_L3_in_x0_U0
[INFO:  __addGroupingConstraints() ] [grouping] temp_xin1_V_U is grouped with A_IO_L3_in_x1_U0
[INFO:  __addGroupingConstraints() ] [grouping] control_s_axi_U is grouped with kernel3_x1_entry31_U0
[INFO:  __addGroupingConstraints() ] [grouping] temp_xin1_V_U is grouped with grp_nondf_kernel_2mm_fu_114
[INFO:  __addGroupingConstraints() ] [grouping] gmem_B_m_axi_U is grouped with B_IO_L3_in_x0_U0
[INFO:  __addGroupingConstraints() ] [grouping] gmem_C_m_axi_U is grouped with C_drain_IO_L3_out_x1_U0
[INFO:  __addGroupingConstraints() ] [grouping] control_s_axi_U is grouped with kernel3_x0_entry38_U0
[INFO:  __addGroupingConstraints() ] [grouping] temp_xout0_V_U is grouped with grp_nondf_kernel_2mm_fu_114
[INFO:  __addGroupingConstraints() ] [grouping] temp_xout0_V_U is grouped with C_drain_IO_L3_out_x0_U0
[INFO:         __twoWayPartition() ] Start ILP solver
[INFO:         __twoWayPartition() ] Optimized SLL Util: 3840, best possible: 3840
[INFO:            getIthSolution() ] CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:            getIthSolution() ] CLOCKREGION_X0Y8:CLOCKREGION_X3Y11
[INFO:            getIthSolution() ] CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:            getIthSolution() ] CLOCKREGION_X0Y8:CLOCKREGION_X3Y11
[INFO:    coarseGrainedFloorplan() ] ["CLOCKREGION_X4Y0:CLOCKREGION_X7Y3 ['gmem_A_m_axi_U', 'A_IO_L3_in_x0_U0']", "CLOCKREGION_X0Y4:CLOCKREGION_X3Y7 ['temp_xout0_V_U', 'temp_xin1_V_U', 'grp_nondf_kernel_2mm_fu_114', 'A_IO_L2_in_2_x0_U0', 'A_IO_L2_in_3_x0_U0', 'A_IO_L2_in_4_x0_U0', 'A_IO_L2_in_5_x0_U0', 'A_IO_L2_in_6_x0_U0', 'A_IO_L2_in_7_x0_U0', 'A_IO_L2_in_8_x0_U0', 'A_IO_L2_in_9_x0_U0', 'A_IO_L2_in_10_x0_U0', 'A_IO_L2_in_11_x0_U0', 'A_IO_L2_in_boundary_x0_U0', 'PE_wrapper_2_0_x0_U0', 'PE_wrapper_2_1_x0_U0', 'PE_wrapper_3_0_x0_U0', 'PE_wrapper_3_1_x0_U0', 'PE_wrapper_4_0_x0_U0', 'PE_wrapper_4_1_x0_U0', 'PE_wrapper_5_0_x0_U0', 'PE_wrapper_5_1_x0_U0', 'PE_wrapper_6_0_x0_U0', 'PE_wrapper_6_1_x0_U0', 'PE_wrapper_7_0_x0_U0', 'PE_wrapper_7_1_x0_U0', 'PE_wrapper_8_0_x0_U0', 'PE_wrapper_8_1_x0_U0', 'PE_wrapper_9_0_x0_U0', 'PE_wrapper_9_1_x0_U0', 'PE_wrapper_10_0_x0_U0', 'PE_wrapper_10_1_x0_U0', 'PE_wrapper_11_0_x0_U0', 'PE_wrapper_11_1_x0_U0', 'PE_wrapper_12_0_x0_U0', 'PE_wrapper_12_1_x0_U0', 'A_PE_dummy_2_x0_U0', 'A_PE_dummy_3_x0_U0', 'A_PE_dummy_4_x0_U0', 'A_PE_dummy_5_x0_U0', 'A_PE_dummy_6_x0_U0', 'A_PE_dummy_7_x0_U0', 'A_PE_dummy_8_x0_U0', 'A_PE_dummy_9_x0_U0', 'A_PE_dummy_10_x0_U0', 'A_PE_dummy_11_x0_U0', 'A_PE_dummy_12_x0_U0', 'B_PE_dummy_0_x0_U0', 'B_PE_dummy_1_x0_U0', 'C_drain_IO_L1_out_boundary_0_x0_U0', 'C_drain_IO_L1_out_0_x0_U0', 'C_drain_IO_L1_out_1_x0_U0', 'C_drain_IO_L1_out_2_x0_U0', 'C_drain_IO_L1_out_3_x0_U0', 'C_drain_IO_L1_out_4_x0_U0', 'C_drain_IO_L1_out_5_x0_U0', 'C_drain_IO_L1_out_6_x0_U0', 'C_drain_IO_L1_out_7_x0_U0', 'C_drain_IO_L1_out_8_x0_U0', 'C_drain_IO_L1_out_9_x0_U0', 'C_drain_IO_L1_out_10_x0_U0', 'C_drain_IO_L1_out_11_x0_U0', 'C_drain_IO_L1_out_boundary_1_x0_U0', 'C_drain_IO_L1_out_12_x0_U0', 'C_drain_IO_L1_out_13_x0_U0', 'C_drain_IO_L1_out_14_x0_U0', 'C_drain_IO_L1_out_15_x0_U0', 'C_drain_IO_L1_out_16_x0_U0', 'C_drain_IO_L1_out_17_x0_U0', 'C_drain_IO_L1_out_18_x0_U0', 'C_drain_IO_L1_out_19_x0_U0', 'C_drain_IO_L1_out_20_x0_U0', 'C_drain_IO_L1_out_21_x0_U0', 'C_drain_IO_L1_out_22_x0_U0', 'C_drain_IO_L1_out_23_x0_U0', 'C_drain_IO_L2_out_boundary_x0_U0', 'C_drain_IO_L2_out_x0_U0', 'C_drain_IO_L3_out_x0_U0', 'A_IO_L3_in_x1_U0', 'A_IO_L2_in_0_x1_U0', 'A_IO_L2_in_1_x1_U0', 'A_IO_L2_in_2_x1_U0', 'A_IO_L2_in_3_x1_U0', 'A_IO_L2_in_4_x1_U0', 'A_IO_L2_in_5_x1_U0', 'A_IO_L2_in_6_x1_U0', 'A_IO_L2_in_7_x1_U0', 'A_IO_L2_in_8_x1_U0', 'A_IO_L2_in_9_x1_U0', 'A_IO_L2_in_10_x1_U0', 'A_IO_L2_in_11_x1_U0', 'A_IO_L2_in_boundary_x1_U0', 'B_IO_L3_in_x1_U0', 'B_IO_L2_in_x1_U0', 'B_IO_L2_in_boundary_x1_U0', 'PE_wrapper_0_0_x1_U0', 'PE_wrapper_0_1_x1_U0', 'PE_wrapper_1_0_x1_U0', 'PE_wrapper_1_1_x1_U0', 'PE_wrapper_2_0_x1_U0', 'PE_wrapper_2_1_x1_U0', 'PE_wrapper_3_0_x1_U0', 'PE_wrapper_3_1_x1_U0', 'PE_wrapper_4_0_x1_U0', 'PE_wrapper_4_1_x1_U0', 'PE_wrapper_5_0_x1_U0', 'PE_wrapper_5_1_x1_U0', 'PE_wrapper_6_0_x1_U0', 'PE_wrapper_6_1_x1_U0', 'PE_wrapper_7_0_x1_U0', 'PE_wrapper_7_1_x1_U0', 'PE_wrapper_8_0_x1_U0', 'PE_wrapper_8_1_x1_U0', 'PE_wrapper_9_0_x1_U0', 'PE_wrapper_9_1_x1_U0', 'PE_wrapper_10_0_x1_U0', 'PE_wrapper_10_1_x1_U0', 'PE_wrapper_11_0_x1_U0', 'PE_wrapper_11_1_x1_U0', 'PE_wrapper_12_0_x1_U0', 'PE_wrapper_12_1_x1_U0', 'A_PE_dummy_0_x1_U0', 'A_PE_dummy_1_x1_U0', 'A_PE_dummy_2_x1_U0', 'A_PE_dummy_3_x1_U0', 'A_PE_dummy_4_x1_U0', 'A_PE_dummy_5_x1_U0', 'A_PE_dummy_6_x1_U0', 'A_PE_dummy_7_x1_U0', 'A_PE_dummy_8_x1_U0', 'A_PE_dummy_9_x1_U0', 'A_PE_dummy_10_x1_U0', 'A_PE_dummy_11_x1_U0', 'A_PE_dummy_12_x1_U0', 'B_PE_dummy_0_x1_U0', 'B_PE_dummy_1_x1_U0', 'C_drain_IO_L1_out_boundary_0_x1_U0', 'C_drain_IO_L1_out_0_x1_U0', 'C_drain_IO_L1_out_1_x1_U0', 'C_drain_IO_L1_out_2_x1_U0', 'C_drain_IO_L1_out_3_x1_U0', 'C_drain_IO_L1_out_4_x1_U0', 'C_drain_IO_L1_out_5_x1_U0', 'C_drain_IO_L1_out_6_x1_U0', 'C_drain_IO_L1_out_7_x1_U0', 'C_drain_IO_L1_out_8_x1_U0', 'C_drain_IO_L1_out_9_x1_U0', 'C_drain_IO_L1_out_10_x1_U0', 'C_drain_IO_L1_out_11_x1_U0', 'C_drain_IO_L1_out_boundary_1_x1_U0', 'C_drain_IO_L1_out_12_x1_U0', 'C_drain_IO_L1_out_13_x1_U0', 'C_drain_IO_L1_out_14_x1_U0', 'C_drain_IO_L1_out_15_x1_U0', 'C_drain_IO_L1_out_16_x1_U0', 'C_drain_IO_L1_out_17_x1_U0', 'C_drain_IO_L1_out_18_x1_U0', 'C_drain_IO_L1_out_19_x1_U0', 'C_drain_IO_L1_out_20_x1_U0', 'C_drain_IO_L1_out_21_x1_U0', 'C_drain_IO_L1_out_22_x1_U0', 'C_drain_IO_L1_out_23_x1_U0', 'C_drain_IO_L2_out_boundary_x1_U0', 'C_drain_IO_L2_out_x1_U0']", "CLOCKREGION_X4Y4:CLOCKREGION_X7Y7 ['control_s_axi_U', 'gmem_B_m_axi_U', 'kernel3_x0_entry38_U0', 'A_IO_L2_in_0_x0_U0', 'A_IO_L2_in_1_x0_U0', 'B_IO_L3_in_x0_U0', 'B_IO_L2_in_x0_U0', 'B_IO_L2_in_boundary_x0_U0', 'PE_wrapper_0_0_x0_U0', 'PE_wrapper_0_1_x0_U0', 'PE_wrapper_1_0_x0_U0', 'PE_wrapper_1_1_x0_U0', 'A_PE_dummy_0_x0_U0', 'A_PE_dummy_1_x0_U0', 'kernel3_x1_entry31_U0', 'kernel3_x1_entry42_U0']", "CLOCKREGION_X4Y8:CLOCKREGION_X7Y11 ['gmem_C_m_axi_U', 'C_drain_IO_L3_out_x1_U0']"]
[INFO:            printFloorplan() ] Show current floorplan result:
[INFO:            printFloorplan() ] CLOCKREGION_X4Y0:CLOCKREGION_X7Y3:
[INFO:            printFloorplan() ] [BRAM]: 30 / 240 = 0.125
[INFO:            printFloorplan() ] [DSP]: 0 / 1056 = 0.0
[INFO:            printFloorplan() ] [FF]: 2597 / 240960 = 0.010777722443559097
[INFO:            printFloorplan() ] [LUT]: 2059 / 120480 = 0.017089973439575034
[INFO:            printFloorplan() ] [URAM]: 0 / 144 = 0.0
[INFO:            printFloorplan() ]   Kernel: gmem_A_m_axi_U
[INFO:            printFloorplan() ]   Kernel: A_IO_L3_in_x0_U0
[INFO:            printFloorplan() ]   FIFO: A_c_U
[INFO:            printFloorplan() ] CLOCKREGION_X0Y4:CLOCKREGION_X3Y7:
[INFO:            printFloorplan() ] [BRAM]: 488 / 768 = 0.6354166666666666
[INFO:            printFloorplan() ] [DSP]: 730 / 1536 = 0.4752604166666667
[INFO:            printFloorplan() ] [FF]: 98575 / 418560 = 0.23550984327217125
[INFO:            printFloorplan() ] [LUT]: 86231 / 209280 = 0.41203650611620796
[INFO:            printFloorplan() ] [URAM]: 0 / 128 = 0.0
[INFO:            printFloorplan() ]   Kernel: temp_xout0_V_U
[INFO:            printFloorplan() ]   Kernel: temp_xin1_V_U
[INFO:            printFloorplan() ]   Kernel: grp_nondf_kernel_2mm_fu_114
[INFO:            printFloorplan() ]   Kernel: A_IO_L2_in_2_x0_U0
[INFO:            printFloorplan() ]   Kernel: A_IO_L2_in_3_x0_U0
[INFO:            printFloorplan() ]   Kernel: A_IO_L2_in_4_x0_U0
[INFO:            printFloorplan() ]   Kernel: A_IO_L2_in_5_x0_U0
[INFO:            printFloorplan() ]   Kernel: A_IO_L2_in_6_x0_U0
[INFO:            printFloorplan() ]   Kernel: A_IO_L2_in_7_x0_U0
[INFO:            printFloorplan() ]   Kernel: A_IO_L2_in_8_x0_U0
[INFO:            printFloorplan() ]   Kernel: A_IO_L2_in_9_x0_U0
[INFO:            printFloorplan() ]   Kernel: A_IO_L2_in_10_x0_U0
[INFO:            printFloorplan() ]   Kernel: A_IO_L2_in_11_x0_U0
[INFO:            printFloorplan() ]   Kernel: A_IO_L2_in_boundary_x0_U0
[INFO:            printFloorplan() ]   Kernel: PE_wrapper_2_0_x0_U0
[INFO:            printFloorplan() ]   Kernel: PE_wrapper_2_1_x0_U0
[INFO:            printFloorplan() ]   Kernel: PE_wrapper_3_0_x0_U0
[INFO:            printFloorplan() ]   Kernel: PE_wrapper_3_1_x0_U0
[INFO:            printFloorplan() ]   Kernel: PE_wrapper_4_0_x0_U0
[INFO:            printFloorplan() ]   Kernel: PE_wrapper_4_1_x0_U0
[INFO:            printFloorplan() ]   Kernel: PE_wrapper_5_0_x0_U0
[INFO:            printFloorplan() ]   Kernel: PE_wrapper_5_1_x0_U0
[INFO:            printFloorplan() ]   Kernel: PE_wrapper_6_0_x0_U0
[INFO:            printFloorplan() ]   Kernel: PE_wrapper_6_1_x0_U0
[INFO:            printFloorplan() ]   Kernel: PE_wrapper_7_0_x0_U0
[INFO:            printFloorplan() ]   Kernel: PE_wrapper_7_1_x0_U0
[INFO:            printFloorplan() ]   Kernel: PE_wrapper_8_0_x0_U0
[INFO:            printFloorplan() ]   Kernel: PE_wrapper_8_1_x0_U0
[INFO:            printFloorplan() ]   Kernel: PE_wrapper_9_0_x0_U0
[INFO:            printFloorplan() ]   Kernel: PE_wrapper_9_1_x0_U0
[INFO:            printFloorplan() ]   Kernel: PE_wrapper_10_0_x0_U0
[INFO:            printFloorplan() ]   Kernel: PE_wrapper_10_1_x0_U0
[INFO:            printFloorplan() ]   Kernel: PE_wrapper_11_0_x0_U0
[INFO:            printFloorplan() ]   Kernel: PE_wrapper_11_1_x0_U0
[INFO:            printFloorplan() ]   Kernel: PE_wrapper_12_0_x0_U0
[INFO:            printFloorplan() ]   Kernel: PE_wrapper_12_1_x0_U0
[INFO:            printFloorplan() ]   Kernel: A_PE_dummy_2_x0_U0
[INFO:            printFloorplan() ]   Kernel: A_PE_dummy_3_x0_U0
[INFO:            printFloorplan() ]   Kernel: A_PE_dummy_4_x0_U0
[INFO:            printFloorplan() ]   Kernel: A_PE_dummy_5_x0_U0
[INFO:            printFloorplan() ]   Kernel: A_PE_dummy_6_x0_U0
[INFO:            printFloorplan() ]   Kernel: A_PE_dummy_7_x0_U0
[INFO:            printFloorplan() ]   Kernel: A_PE_dummy_8_x0_U0
[INFO:            printFloorplan() ]   Kernel: A_PE_dummy_9_x0_U0
[INFO:            printFloorplan() ]   Kernel: A_PE_dummy_10_x0_U0
[INFO:            printFloorplan() ]   Kernel: A_PE_dummy_11_x0_U0
[INFO:            printFloorplan() ]   Kernel: A_PE_dummy_12_x0_U0
[INFO:            printFloorplan() ]   Kernel: B_PE_dummy_0_x0_U0
[INFO:            printFloorplan() ]   Kernel: B_PE_dummy_1_x0_U0
[INFO:            printFloorplan() ]   Kernel: C_drain_IO_L1_out_boundary_0_x0_U0
[INFO:            printFloorplan() ]   Kernel: C_drain_IO_L1_out_0_x0_U0
[INFO:            printFloorplan() ]   Kernel: C_drain_IO_L1_out_1_x0_U0
[INFO:            printFloorplan() ]   Kernel: C_drain_IO_L1_out_2_x0_U0
[INFO:            printFloorplan() ]   Kernel: C_drain_IO_L1_out_3_x0_U0
[INFO:            printFloorplan() ]   Kernel: C_drain_IO_L1_out_4_x0_U0
[INFO:            printFloorplan() ]   Kernel: C_drain_IO_L1_out_5_x0_U0
[INFO:            printFloorplan() ]   Kernel: C_drain_IO_L1_out_6_x0_U0
[INFO:            printFloorplan() ]   Kernel: C_drain_IO_L1_out_7_x0_U0
[INFO:            printFloorplan() ]   Kernel: C_drain_IO_L1_out_8_x0_U0
[INFO:            printFloorplan() ]   Kernel: C_drain_IO_L1_out_9_x0_U0
[INFO:            printFloorplan() ]   Kernel: C_drain_IO_L1_out_10_x0_U0
[INFO:            printFloorplan() ]   Kernel: C_drain_IO_L1_out_11_x0_U0
[INFO:            printFloorplan() ]   Kernel: C_drain_IO_L1_out_boundary_1_x0_U0
[INFO:            printFloorplan() ]   Kernel: C_drain_IO_L1_out_12_x0_U0
[INFO:            printFloorplan() ]   Kernel: C_drain_IO_L1_out_13_x0_U0
[INFO:            printFloorplan() ]   Kernel: C_drain_IO_L1_out_14_x0_U0
[INFO:            printFloorplan() ]   Kernel: C_drain_IO_L1_out_15_x0_U0
[INFO:            printFloorplan() ]   Kernel: C_drain_IO_L1_out_16_x0_U0
[INFO:            printFloorplan() ]   Kernel: C_drain_IO_L1_out_17_x0_U0
[INFO:            printFloorplan() ]   Kernel: C_drain_IO_L1_out_18_x0_U0
[INFO:            printFloorplan() ]   Kernel: C_drain_IO_L1_out_19_x0_U0
[INFO:            printFloorplan() ]   Kernel: C_drain_IO_L1_out_20_x0_U0
[INFO:            printFloorplan() ]   Kernel: C_drain_IO_L1_out_21_x0_U0
[INFO:            printFloorplan() ]   Kernel: C_drain_IO_L1_out_22_x0_U0
[INFO:            printFloorplan() ]   Kernel: C_drain_IO_L1_out_23_x0_U0
[INFO:            printFloorplan() ]   Kernel: C_drain_IO_L2_out_boundary_x0_U0
[INFO:            printFloorplan() ]   Kernel: C_drain_IO_L2_out_x0_U0
[INFO:            printFloorplan() ]   Kernel: C_drain_IO_L3_out_x0_U0
[INFO:            printFloorplan() ]   Kernel: A_IO_L3_in_x1_U0
[INFO:            printFloorplan() ]   Kernel: A_IO_L2_in_0_x1_U0
[INFO:            printFloorplan() ]   Kernel: A_IO_L2_in_1_x1_U0
[INFO:            printFloorplan() ]   Kernel: A_IO_L2_in_2_x1_U0
[INFO:            printFloorplan() ]   Kernel: A_IO_L2_in_3_x1_U0
[INFO:            printFloorplan() ]   Kernel: A_IO_L2_in_4_x1_U0
[INFO:            printFloorplan() ]   Kernel: A_IO_L2_in_5_x1_U0
[INFO:            printFloorplan() ]   Kernel: A_IO_L2_in_6_x1_U0
[INFO:            printFloorplan() ]   Kernel: A_IO_L2_in_7_x1_U0
[INFO:            printFloorplan() ]   Kernel: A_IO_L2_in_8_x1_U0
[INFO:            printFloorplan() ]   Kernel: A_IO_L2_in_9_x1_U0
[INFO:            printFloorplan() ]   Kernel: A_IO_L2_in_10_x1_U0
[INFO:            printFloorplan() ]   Kernel: A_IO_L2_in_11_x1_U0
[INFO:            printFloorplan() ]   Kernel: A_IO_L2_in_boundary_x1_U0
[INFO:            printFloorplan() ]   Kernel: B_IO_L3_in_x1_U0
[INFO:            printFloorplan() ]   Kernel: B_IO_L2_in_x1_U0
[INFO:            printFloorplan() ]   Kernel: B_IO_L2_in_boundary_x1_U0
[INFO:            printFloorplan() ]   Kernel: PE_wrapper_0_0_x1_U0
[INFO:            printFloorplan() ]   Kernel: PE_wrapper_0_1_x1_U0
[INFO:            printFloorplan() ]   Kernel: PE_wrapper_1_0_x1_U0
[INFO:            printFloorplan() ]   Kernel: PE_wrapper_1_1_x1_U0
[INFO:            printFloorplan() ]   Kernel: PE_wrapper_2_0_x1_U0
[INFO:            printFloorplan() ]   Kernel: PE_wrapper_2_1_x1_U0
[INFO:            printFloorplan() ]   Kernel: PE_wrapper_3_0_x1_U0
[INFO:            printFloorplan() ]   Kernel: PE_wrapper_3_1_x1_U0
[INFO:            printFloorplan() ]   Kernel: PE_wrapper_4_0_x1_U0
[INFO:            printFloorplan() ]   Kernel: PE_wrapper_4_1_x1_U0
[INFO:            printFloorplan() ]   Kernel: PE_wrapper_5_0_x1_U0
[INFO:            printFloorplan() ]   Kernel: PE_wrapper_5_1_x1_U0
[INFO:            printFloorplan() ]   Kernel: PE_wrapper_6_0_x1_U0
[INFO:            printFloorplan() ]   Kernel: PE_wrapper_6_1_x1_U0
[INFO:            printFloorplan() ]   Kernel: PE_wrapper_7_0_x1_U0
[INFO:            printFloorplan() ]   Kernel: PE_wrapper_7_1_x1_U0
[INFO:            printFloorplan() ]   Kernel: PE_wrapper_8_0_x1_U0
[INFO:            printFloorplan() ]   Kernel: PE_wrapper_8_1_x1_U0
[INFO:            printFloorplan() ]   Kernel: PE_wrapper_9_0_x1_U0
[INFO:            printFloorplan() ]   Kernel: PE_wrapper_9_1_x1_U0
[INFO:            printFloorplan() ]   Kernel: PE_wrapper_10_0_x1_U0
[INFO:            printFloorplan() ]   Kernel: PE_wrapper_10_1_x1_U0
[INFO:            printFloorplan() ]   Kernel: PE_wrapper_11_0_x1_U0
[INFO:            printFloorplan() ]   Kernel: PE_wrapper_11_1_x1_U0
[INFO:            printFloorplan() ]   Kernel: PE_wrapper_12_0_x1_U0
[INFO:            printFloorplan() ]   Kernel: PE_wrapper_12_1_x1_U0
[INFO:            printFloorplan() ]   Kernel: A_PE_dummy_0_x1_U0
[INFO:            printFloorplan() ]   Kernel: A_PE_dummy_1_x1_U0
[INFO:            printFloorplan() ]   Kernel: A_PE_dummy_2_x1_U0
[INFO:            printFloorplan() ]   Kernel: A_PE_dummy_3_x1_U0
[INFO:            printFloorplan() ]   Kernel: A_PE_dummy_4_x1_U0
[INFO:            printFloorplan() ]   Kernel: A_PE_dummy_5_x1_U0
[INFO:            printFloorplan() ]   Kernel: A_PE_dummy_6_x1_U0
[INFO:            printFloorplan() ]   Kernel: A_PE_dummy_7_x1_U0
[INFO:            printFloorplan() ]   Kernel: A_PE_dummy_8_x1_U0
[INFO:            printFloorplan() ]   Kernel: A_PE_dummy_9_x1_U0
[INFO:            printFloorplan() ]   Kernel: A_PE_dummy_10_x1_U0
[INFO:            printFloorplan() ]   Kernel: A_PE_dummy_11_x1_U0
[INFO:            printFloorplan() ]   Kernel: A_PE_dummy_12_x1_U0
[INFO:            printFloorplan() ]   Kernel: B_PE_dummy_0_x1_U0
[INFO:            printFloorplan() ]   Kernel: B_PE_dummy_1_x1_U0
[INFO:            printFloorplan() ]   Kernel: C_drain_IO_L1_out_boundary_0_x1_U0
[INFO:            printFloorplan() ]   Kernel: C_drain_IO_L1_out_0_x1_U0
[INFO:            printFloorplan() ]   Kernel: C_drain_IO_L1_out_1_x1_U0
[INFO:            printFloorplan() ]   Kernel: C_drain_IO_L1_out_2_x1_U0
[INFO:            printFloorplan() ]   Kernel: C_drain_IO_L1_out_3_x1_U0
[INFO:            printFloorplan() ]   Kernel: C_drain_IO_L1_out_4_x1_U0
[INFO:            printFloorplan() ]   Kernel: C_drain_IO_L1_out_5_x1_U0
[INFO:            printFloorplan() ]   Kernel: C_drain_IO_L1_out_6_x1_U0
[INFO:            printFloorplan() ]   Kernel: C_drain_IO_L1_out_7_x1_U0
[INFO:            printFloorplan() ]   Kernel: C_drain_IO_L1_out_8_x1_U0
[INFO:            printFloorplan() ]   Kernel: C_drain_IO_L1_out_9_x1_U0
[INFO:            printFloorplan() ]   Kernel: C_drain_IO_L1_out_10_x1_U0
[INFO:            printFloorplan() ]   Kernel: C_drain_IO_L1_out_11_x1_U0
[INFO:            printFloorplan() ]   Kernel: C_drain_IO_L1_out_boundary_1_x1_U0
[INFO:            printFloorplan() ]   Kernel: C_drain_IO_L1_out_12_x1_U0
[INFO:            printFloorplan() ]   Kernel: C_drain_IO_L1_out_13_x1_U0
[INFO:            printFloorplan() ]   Kernel: C_drain_IO_L1_out_14_x1_U0
[INFO:            printFloorplan() ]   Kernel: C_drain_IO_L1_out_15_x1_U0
[INFO:            printFloorplan() ]   Kernel: C_drain_IO_L1_out_16_x1_U0
[INFO:            printFloorplan() ]   Kernel: C_drain_IO_L1_out_17_x1_U0
[INFO:            printFloorplan() ]   Kernel: C_drain_IO_L1_out_18_x1_U0
[INFO:            printFloorplan() ]   Kernel: C_drain_IO_L1_out_19_x1_U0
[INFO:            printFloorplan() ]   Kernel: C_drain_IO_L1_out_20_x1_U0
[INFO:            printFloorplan() ]   Kernel: C_drain_IO_L1_out_21_x1_U0
[INFO:            printFloorplan() ]   Kernel: C_drain_IO_L1_out_22_x1_U0
[INFO:            printFloorplan() ]   Kernel: C_drain_IO_L1_out_23_x1_U0
[INFO:            printFloorplan() ]   Kernel: C_drain_IO_L2_out_boundary_x1_U0
[INFO:            printFloorplan() ]   Kernel: C_drain_IO_L2_out_x1_U0
[INFO:            printFloorplan() ]   FIFO: fifo_A_PE_12_1_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_PE_4_1_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_A_IO_L2_in_8_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_A_IO_L2_in_4_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_PE_4_1_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_B_PE_6_0_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_PE_9_1_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_C_drain_IO_L1_out_0_11_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_C_drain_IO_L1_out_0_8_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_A_IO_L2_in_11_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_PE_6_0_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_C_drain_IO_L1_out_0_1_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_PE_5_1_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_PE_2_1_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_PE_12_0_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_C_drain_IO_L1_out_1_11_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_C_drain_IO_L1_out_1_5_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_PE_3_0_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_B_PE_8_1_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_PE_2_0_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_B_PE_11_0_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_C_drain_IO_L1_out_1_9_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_B_PE_5_1_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_B_PE_6_1_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_PE_2_0_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_PE_11_0_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_A_IO_L2_in_12_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_C_drain_IO_L1_out_0_5_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_C_drain_IO_L1_out_1_2_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_B_PE_11_0_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_B_PE_6_0_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_PE_0_2_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_PE_5_1_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_C_drain_IO_L1_out_1_4_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_PE_8_2_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_B_PE_4_0_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_PE_8_1_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_C_drain_IO_L1_out_0_6_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_PE_1_0_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_A_IO_L2_in_6_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_B_PE_3_0_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_B_PE_7_0_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_PE_5_2_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_B_PE_8_0_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_C_drain_IO_L1_out_0_7_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_B_PE_6_1_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_PE_3_2_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_C_drain_IO_L1_out_0_3_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_C_drain_IO_L1_out_0_0_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_B_PE_12_0_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_A_IO_L2_in_5_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_PE_4_2_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_C_drain_IO_L1_out_0_10_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_PE_5_0_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_C_drain_IO_L2_out_0_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_C_drain_IO_L1_out_0_4_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_PE_6_1_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_B_PE_9_0_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_PE_12_0_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_PE_10_2_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_PE_3_1_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_PE_8_0_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_PE_7_2_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_B_PE_5_0_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_B_PE_8_1_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_C_drain_IO_L1_out_0_2_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_C_drain_IO_L1_out_1_7_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_C_drain_IO_L1_out_0_3_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_C_drain_IO_L1_out_0_2_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_A_IO_L2_in_9_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_PE_11_0_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_B_PE_3_0_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_PE_7_1_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_C_drain_IO_L1_out_1_5_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_C_drain_IO_L1_out_0_1_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_A_IO_L2_in_4_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_PE_8_0_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_B_PE_11_1_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_C_drain_IO_L1_out_0_6_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_PE_1_2_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_B_PE_13_1_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_PE_7_1_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_B_PE_0_1_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_B_PE_9_1_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_C_drain_IO_L1_out_1_10_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_PE_9_1_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_PE_11_2_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_PE_7_0_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_PE_3_0_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_B_PE_7_1_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_B_PE_12_1_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_PE_12_0_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_PE_5_0_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_PE_5_0_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_C_drain_IO_L1_out_1_0_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_B_PE_7_1_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_PE_11_1_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_PE_6_2_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_PE_11_2_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_PE_1_1_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_PE_8_1_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_PE_11_1_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_PE_3_1_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_PE_8_0_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_C_drain_IO_L1_out_0_10_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_B_PE_11_1_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_PE_9_0_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_C_drain_IO_L2_out_1_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_B_PE_4_1_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_PE_2_2_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_B_B_IO_L2_in_0_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_A_IO_L2_in_10_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_PE_1_1_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_PE_4_1_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_C_drain_IO_L1_out_0_4_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_PE_5_1_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_PE_11_1_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_PE_7_1_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_PE_8_1_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_PE_12_2_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_PE_3_0_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_A_IO_L2_in_1_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_C_drain_IO_L1_out_1_6_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_PE_3_1_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_PE_5_0_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_A_IO_L2_in_0_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_C_drain_IO_L1_out_1_8_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_PE_9_2_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_B_PE_13_0_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_PE_4_1_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_PE_4_0_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_PE_12_1_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_PE_6_0_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_PE_10_0_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_PE_8_1_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_PE_12_2_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_A_IO_L2_in_7_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_B_PE_2_1_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_C_drain_IO_L1_out_0_12_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_C_drain_IO_L1_out_1_12_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_PE_9_2_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_PE_4_2_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_PE_12_1_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_B_PE_9_1_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_PE_7_2_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_C_drain_IO_L1_out_1_3_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_B_PE_10_1_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_PE_10_1_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_B_PE_4_0_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_PE_0_1_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_C_drain_IO_L2_out_1_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_PE_12_1_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_B_B_IO_L2_in_1_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_B_PE_12_1_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_PE_6_0_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_PE_11_0_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_PE_11_0_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_PE_4_0_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_B_PE_5_1_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_C_drain_IO_L1_out_1_9_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_PE_3_2_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_PE_7_0_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_PE_10_1_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_PE_3_0_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_PE_2_2_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_C_drain_IO_L1_out_1_0_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_A_IO_L2_in_5_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_B_PE_13_0_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_A_IO_L2_in_8_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_A_IO_L2_in_10_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_PE_9_0_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_B_PE_9_0_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_B_PE_12_0_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_B_PE_13_1_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_PE_6_1_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_C_drain_IO_L1_out_1_6_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_PE_2_0_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_PE_3_1_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_PE_8_0_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_C_drain_IO_L1_out_0_7_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_PE_10_1_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_PE_10_0_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_PE_5_2_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_C_drain_IO_L1_out_0_11_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_PE_2_1_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_PE_2_1_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_A_IO_L2_in_3_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_PE_9_1_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_PE_10_2_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_C_drain_IO_L1_out_1_1_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_PE_0_0_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_C_drain_IO_L1_out_1_3_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_PE_9_1_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_C_drain_IO_L1_out_1_12_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_PE_2_1_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_B_PE_3_1_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_B_PE_5_0_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_C_drain_IO_L1_out_1_8_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_B_PE_1_0_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_PE_9_0_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_PE_10_1_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_A_IO_L2_in_7_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_PE_7_0_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_PE_4_0_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_PE_6_1_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_B_PE_4_1_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_C_drain_IO_L1_out_1_1_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_B_PE_1_1_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_A_IO_L2_in_12_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_C_drain_IO_L1_out_0_8_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_PE_0_0_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_PE_4_0_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_PE_12_0_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_C_drain_IO_L1_out_0_5_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_B_PE_10_0_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_PE_9_0_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_B_PE_10_1_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_B_PE_10_0_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_C_drain_IO_L1_out_1_2_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_PE_7_0_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_PE_2_0_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_PE_6_2_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_B_PE_2_0_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_C_drain_IO_L1_out_0_9_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_C_drain_IO_L1_out_0_12_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_PE_10_0_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_B_PE_7_0_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_C_drain_IO_L1_out_1_11_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_A_IO_L2_in_2_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_C_drain_IO_L1_out_0_0_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_C_drain_IO_L1_out_0_9_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_B_PE_3_1_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_PE_1_0_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_C_drain_IO_L1_out_1_10_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_PE_0_1_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_PE_10_0_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_A_IO_L2_in_6_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_A_IO_L2_in_11_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_A_IO_L2_in_9_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_C_drain_IO_L1_out_1_7_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_PE_8_2_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_PE_5_1_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_A_IO_L2_in_3_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_PE_6_1_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_B_PE_8_0_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_PE_7_1_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_PE_6_0_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_B_PE_0_0_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_PE_11_1_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_C_drain_IO_L1_out_1_4_x1_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_PE_0_0_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_B_PE_2_1_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_B_PE_2_0_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_PE_1_1_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_PE_0_1_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_A_IO_L2_in_2_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_PE_1_0_x0_U
[INFO:            printFloorplan() ] CLOCKREGION_X4Y4:CLOCKREGION_X7Y7:
[INFO:            printFloorplan() ] [BRAM]: 112 / 240 = 0.4666666666666667
[INFO:            printFloorplan() ] [DSP]: 20 / 1056 = 0.01893939393939394
[INFO:            printFloorplan() ] [FF]: 10237 / 240960 = 0.04248422974767596
[INFO:            printFloorplan() ] [LUT]: 8257 / 120480 = 0.06853419654714475
[INFO:            printFloorplan() ] [URAM]: 0 / 144 = 0.0
[INFO:            printFloorplan() ]   Kernel: control_s_axi_U
[INFO:            printFloorplan() ]   Kernel: gmem_B_m_axi_U
[INFO:            printFloorplan() ]   Kernel: kernel3_x0_entry38_U0
[INFO:            printFloorplan() ]   Kernel: A_IO_L2_in_0_x0_U0
[INFO:            printFloorplan() ]   Kernel: A_IO_L2_in_1_x0_U0
[INFO:            printFloorplan() ]   Kernel: B_IO_L3_in_x0_U0
[INFO:            printFloorplan() ]   Kernel: B_IO_L2_in_x0_U0
[INFO:            printFloorplan() ]   Kernel: B_IO_L2_in_boundary_x0_U0
[INFO:            printFloorplan() ]   Kernel: PE_wrapper_0_0_x0_U0
[INFO:            printFloorplan() ]   Kernel: PE_wrapper_0_1_x0_U0
[INFO:            printFloorplan() ]   Kernel: PE_wrapper_1_0_x0_U0
[INFO:            printFloorplan() ]   Kernel: PE_wrapper_1_1_x0_U0
[INFO:            printFloorplan() ]   Kernel: A_PE_dummy_0_x0_U0
[INFO:            printFloorplan() ]   Kernel: A_PE_dummy_1_x0_U0
[INFO:            printFloorplan() ]   Kernel: kernel3_x1_entry31_U0
[INFO:            printFloorplan() ]   Kernel: kernel3_x1_entry42_U0
[INFO:            printFloorplan() ]   FIFO: fifo_B_B_IO_L2_in_0_x0_U
[INFO:            printFloorplan() ]   FIFO: B_c_U
[INFO:            printFloorplan() ]   FIFO: C_c1_U
[INFO:            printFloorplan() ]   FIFO: fifo_B_PE_1_1_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_B_PE_1_0_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_PE_1_2_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_B_B_IO_L2_in_1_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_PE_1_0_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_B_PE_0_0_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_PE_0_1_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_PE_1_1_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_A_IO_L2_in_1_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_PE_0_2_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_PE_0_0_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_B_PE_0_1_x0_U
[INFO:            printFloorplan() ]   FIFO: fifo_A_A_IO_L2_in_0_x0_U
[INFO:            printFloorplan() ] CLOCKREGION_X4Y8:CLOCKREGION_X7Y11:
[INFO:            printFloorplan() ] [BRAM]: 30 / 240 = 0.125
[INFO:            printFloorplan() ] [DSP]: 0 / 1056 = 0.0
[INFO:            printFloorplan() ] [FF]: 2162 / 240960 = 0.008972443559096946
[INFO:            printFloorplan() ] [LUT]: 2202 / 120480 = 0.018276892430278885
[INFO:            printFloorplan() ] [URAM]: 0 / 144 = 0.0
[INFO:            printFloorplan() ]   Kernel: gmem_C_m_axi_U
[INFO:            printFloorplan() ]   Kernel: C_drain_IO_L3_out_x1_U0
[INFO:            printFloorplan() ]   FIFO: fifo_C_drain_C_drain_IO_L2_out_0_x1_U
[INFO:            printFloorplan() ]   FIFO: C_c_U
[INFO:            printFloorplan() ] total wire length: 48
[INFO:            printFloorplan() ] variance of wire length: 0.7841897233201581
[INFO:            printFloorplan() ] SLR boundary 0 - 1 has 320 crossings
[INFO:            printFloorplan() ] SLR boundary 1 - 2 has 128 crossings
[INFO:            printFloorplan() ] SLR boundary 2 - 3 has 0 crossings
[INFO:            printFloorplan() ] 

Final Resource Consumption -------------------------------------
[INFO:            printFloorplan() ] Total Used Resource: {'BRAM': 660, 'DSP': 750, 'FF': 113571, 'LUT': 98749, 'URAM': 0}
[INFO:            printFloorplan() ] Total Available Resource: {'BRAM': 5376, 'DSP': 12288, 'FF': 3456000, 'LUT': 1728000, 'URAM': 1280}
[INFO:            printFloorplan() ] Total Used/Avail Ratio:
[INFO:            printFloorplan() ] BRAM: 0.122768
[INFO:            printFloorplan() ] DSP: 0.061035
[INFO:            printFloorplan() ] FF: 0.032862
[INFO:            printFloorplan() ] LUT: 0.057146
[INFO:            printFloorplan() ] URAM: 0.000000
[INFO:            printFloorplan() ] For copying to Excel: 0.122768/0.061035/0.032862/0.057146
[INFO:                  __init__() ] 
running latency balancing...
[INFO:      preprocessEmptySlots() ] Adding keys for empty slots to s2v, s2e
[INFO:                  __init__() ] Slot: CR_X4Y0_To_CR_X7Y3: Util: {'BRAM': 30, 'DSP': 0, 'FF': 2597, 'LUT': 2059, 'URAM': 0}
[INFO:                  __init__() ] Slot: CR_X0Y4_To_CR_X3Y7: Util: {'BRAM': 488, 'DSP': 730, 'FF': 98575, 'LUT': 86231, 'URAM': 0}
[INFO:                  __init__() ] Slot: CR_X4Y4_To_CR_X7Y7: Util: {'BRAM': 112, 'DSP': 20, 'FF': 10237, 'LUT': 8257, 'URAM': 0}
[INFO:                  __init__() ] Slot: CR_X4Y8_To_CR_X7Y11: Util: {'BRAM': 30, 'DSP': 0, 'FF': 2162, 'LUT': 2202, 'URAM': 0}
[INFO:                  __init__() ] Slot: CR_X0Y0_To_CR_X3Y3: Util: {'BRAM': 0, 'DSP': 0, 'FF': 0, 'LUT': 0, 'URAM': 0}
[INFO:                  __init__() ] Slot: CR_X0Y8_To_CR_X3Y11: Util: {'BRAM': 0, 'DSP': 0, 'FF': 0, 'LUT': 0, 'URAM': 0}
[INFO:                  __init__() ] Slot: CR_X0Y12_To_CR_X3Y15: Util: {'BRAM': 0, 'DSP': 0, 'FF': 0, 'LUT': 0, 'URAM': 0}
[INFO:                  __init__() ] Slot: CR_X4Y12_To_CR_X7Y15: Util: {'BRAM': 0, 'DSP': 0, 'FF': 0, 'LUT': 0, 'URAM': 0}
[INFO:                  <module>() ] DSE strategy: incrfp
[INFO:           _0_load_dse_lib() ] nondf_kernel_2mm
[INFO:           _0_load_dse_lib() ] A_IO_L3_in
[INFO:           _0_load_dse_lib() ] A_IO_L2_in
[INFO:           _0_load_dse_lib() ] A_IO_L2_in_boundary
[INFO:           _0_load_dse_lib() ] B_IO_L3_in
[INFO:           _0_load_dse_lib() ] B_IO_L2_in
[INFO:           _0_load_dse_lib() ] B_IO_L2_in_boundary
[INFO:           _0_load_dse_lib() ] PE_wrapper
[INFO:           _0_load_dse_lib() ] A_PE_dummy
[INFO:           _0_load_dse_lib() ] B_PE_dummy
[INFO:           _0_load_dse_lib() ] C_drain_IO_L1_out
[INFO:           _0_load_dse_lib() ] C_drain_IO_L1_out_boundary
[INFO:           _0_load_dse_lib() ] C_drain_IO_L2_out
[INFO:           _0_load_dse_lib() ] C_drain_IO_L2_out_boundary
[INFO:           _0_load_dse_lib() ] C_drain_IO_L3_out
[WARNING:         _1_map_top_to_lib() ] Function control_s_axi_U found no match by regex
[WARNING:         _1_map_top_to_lib() ] Function gmem_A_m_axi_U found no match by regex
[WARNING:         _1_map_top_to_lib() ] Function gmem_B_m_axi_U found no match by regex
[WARNING:         _1_map_top_to_lib() ] Function gmem_C_m_axi_U found no match by regex
[WARNING:         _1_map_top_to_lib() ] Function temp_xout0_V_U found no match by regex
[WARNING:         _1_map_top_to_lib() ] Function temp_xin1_V_U found no match by regex
[WARNING:         _1_map_top_to_lib() ] Function kernel3_x0_entry38_U0 found no match by regex
[WARNING:         _1_map_top_to_lib() ] Function kernel3_x1_entry31_U0 found no match by regex
[WARNING:         _1_map_top_to_lib() ] Function kernel3_x1_entry42_U0 found no match by regex
[INFO:         _1_map_top_to_lib() ] 
Continue...
[INFO:                       dse() ] 175
[INFO:                       dse() ] ('grp_nondf_kernel_2mm_fu_114', 'nondf_kernel_2mm')
[INFO:                       dse() ] ('A_IO_L3_in_x0_U0', 'A_IO_L3_in')
[WARNING:       _2_group_by_kernels() ] WARNING: r'_x\d+' pattern not found in floorplan.topostack[453] -- grp_nondf_kernel_2mm_fu_114
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 8933000, Resource: 0.28273809523809523
[INFO:     _3_dse_main_algorithm() ] Longest func: [4232386, {'BRAM': 2, 'DSP': 5, 'FF': 1608, 'LUT': 1037, 'URAM': 0}, 'PE_wrapper_0_0_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['PE_wrapper_0_0_x0_U0', 'PE_wrapper_0_1_x0_U0', 'PE_wrapper_10_0_x0_U0', 'PE_wrapper_10_1_x0_U0', 'PE_wrapper_11_0_x0_U0', 'PE_wrapper_11_1_x0_U0', 'PE_wrapper_12_0_x0_U0', 'PE_wrapper_12_1_x0_U0', 'PE_wrapper_1_0_x0_U0', 'PE_wrapper_1_1_x0_U0', 'PE_wrapper_2_0_x0_U0', 'PE_wrapper_2_1_x0_U0', 'PE_wrapper_3_0_x0_U0', 'PE_wrapper_3_1_x0_U0', 'PE_wrapper_4_0_x0_U0', 'PE_wrapper_4_1_x0_U0', 'PE_wrapper_5_0_x0_U0', 'PE_wrapper_5_1_x0_U0', 'PE_wrapper_6_0_x0_U0', 'PE_wrapper_6_1_x0_U0', 'PE_wrapper_7_0_x0_U0', 'PE_wrapper_7_1_x0_U0', 'PE_wrapper_8_0_x0_U0', 'PE_wrapper_8_1_x0_U0', 'PE_wrapper_9_0_x0_U0', 'PE_wrapper_9_1_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [83452, 83452, 468228]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 468228
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 4232386, Pruning Lat in lib: 4360195
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 4232386, Pruning Lat in lib: 4359298
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 4232386, Pruning Lat in lib: 4233283
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 4232386, Pruning Lat in lib: 4232386
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 4232259
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 133182 v.s. Second-longest latency: 468228
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 112, 'DSP': 20, 'FF': 10237, 'LUT': 8257, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 5, 'FF': 1608, 'LUT': 1037, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 4, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 133182, 'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 112, 'DSP': 25, 'FF': 11438, 'LUT': 8856, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 112, 'DSP': 25, 'FF': 11438, 'LUT': 8856, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 5, 'FF': 1608, 'LUT': 1037, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 4, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 133182, 'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 112, 'DSP': 30, 'FF': 12639, 'LUT': 9455, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 488, 'DSP': 730, 'FF': 98575, 'LUT': 86231, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 5, 'FF': 1608, 'LUT': 1037, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 4, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 133182, 'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 488, 'DSP': 735, 'FF': 99776, 'LUT': 86830, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 488, 'DSP': 735, 'FF': 99776, 'LUT': 86830, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 5, 'FF': 1608, 'LUT': 1037, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 4, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 133182, 'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 488, 'DSP': 740, 'FF': 100977, 'LUT': 87429, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 488, 'DSP': 740, 'FF': 100977, 'LUT': 87429, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 5, 'FF': 1608, 'LUT': 1037, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 4, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 133182, 'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 488, 'DSP': 745, 'FF': 102178, 'LUT': 88028, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 488, 'DSP': 745, 'FF': 102178, 'LUT': 88028, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 5, 'FF': 1608, 'LUT': 1037, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 4, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 133182, 'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 488, 'DSP': 750, 'FF': 103379, 'LUT': 88627, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 488, 'DSP': 750, 'FF': 103379, 'LUT': 88627, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 5, 'FF': 1608, 'LUT': 1037, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 4, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 133182, 'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 488, 'DSP': 755, 'FF': 104580, 'LUT': 89226, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 488, 'DSP': 755, 'FF': 104580, 'LUT': 89226, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 5, 'FF': 1608, 'LUT': 1037, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 4, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 133182, 'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 488, 'DSP': 760, 'FF': 105781, 'LUT': 89825, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 112, 'DSP': 30, 'FF': 12639, 'LUT': 9455, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 5, 'FF': 1608, 'LUT': 1037, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 4, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 133182, 'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 112, 'DSP': 35, 'FF': 13840, 'LUT': 10054, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 112, 'DSP': 35, 'FF': 13840, 'LUT': 10054, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 5, 'FF': 1608, 'LUT': 1037, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 4, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 133182, 'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 112, 'DSP': 40, 'FF': 15041, 'LUT': 10653, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 488, 'DSP': 760, 'FF': 105781, 'LUT': 89825, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 5, 'FF': 1608, 'LUT': 1037, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 4, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 133182, 'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 488, 'DSP': 765, 'FF': 106982, 'LUT': 90424, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 488, 'DSP': 765, 'FF': 106982, 'LUT': 90424, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 5, 'FF': 1608, 'LUT': 1037, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 4, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 133182, 'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 488, 'DSP': 770, 'FF': 108183, 'LUT': 91023, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 488, 'DSP': 770, 'FF': 108183, 'LUT': 91023, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 5, 'FF': 1608, 'LUT': 1037, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 4, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 133182, 'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 488, 'DSP': 775, 'FF': 109384, 'LUT': 91622, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 488, 'DSP': 775, 'FF': 109384, 'LUT': 91622, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 5, 'FF': 1608, 'LUT': 1037, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 4, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 133182, 'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 488, 'DSP': 780, 'FF': 110585, 'LUT': 92221, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 488, 'DSP': 780, 'FF': 110585, 'LUT': 92221, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 5, 'FF': 1608, 'LUT': 1037, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 4, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 133182, 'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 488, 'DSP': 785, 'FF': 111786, 'LUT': 92820, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 488, 'DSP': 785, 'FF': 111786, 'LUT': 92820, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 5, 'FF': 1608, 'LUT': 1037, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 4, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 133182, 'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 488, 'DSP': 790, 'FF': 112987, 'LUT': 93419, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 488, 'DSP': 790, 'FF': 112987, 'LUT': 93419, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 5, 'FF': 1608, 'LUT': 1037, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 4, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 133182, 'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 488, 'DSP': 795, 'FF': 114188, 'LUT': 94018, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 488, 'DSP': 795, 'FF': 114188, 'LUT': 94018, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 5, 'FF': 1608, 'LUT': 1037, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 4, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 133182, 'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 488, 'DSP': 800, 'FF': 115389, 'LUT': 94617, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 488, 'DSP': 800, 'FF': 115389, 'LUT': 94617, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 5, 'FF': 1608, 'LUT': 1037, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 4, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 133182, 'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 488, 'DSP': 805, 'FF': 116590, 'LUT': 95216, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 488, 'DSP': 805, 'FF': 116590, 'LUT': 95216, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 5, 'FF': 1608, 'LUT': 1037, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 4, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 133182, 'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 488, 'DSP': 810, 'FF': 117791, 'LUT': 95815, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 488, 'DSP': 810, 'FF': 117791, 'LUT': 95815, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 5, 'FF': 1608, 'LUT': 1037, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 4, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 133182, 'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 488, 'DSP': 815, 'FF': 118992, 'LUT': 96414, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 488, 'DSP': 815, 'FF': 118992, 'LUT': 96414, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 5, 'FF': 1608, 'LUT': 1037, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 4, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 133182, 'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 488, 'DSP': 820, 'FF': 120193, 'LUT': 97013, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 488, 'DSP': 820, 'FF': 120193, 'LUT': 97013, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 5, 'FF': 1608, 'LUT': 1037, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 4, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 133182, 'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 488, 'DSP': 825, 'FF': 121394, 'LUT': 97612, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 488, 'DSP': 825, 'FF': 121394, 'LUT': 97612, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 5, 'FF': 1608, 'LUT': 1037, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 4, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 133182, 'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 488, 'DSP': 830, 'FF': 122595, 'LUT': 98211, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 488, 'DSP': 830, 'FF': 122595, 'LUT': 98211, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 5, 'FF': 1608, 'LUT': 1037, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 4, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 133182, 'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 488, 'DSP': 835, 'FF': 123796, 'LUT': 98810, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 488, 'DSP': 835, 'FF': 123796, 'LUT': 98810, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 5, 'FF': 1608, 'LUT': 1037, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 4, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 133182, 'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 488, 'DSP': 840, 'FF': 124997, 'LUT': 99409, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'PE_wrapper_0_0_x0_U0': True, 'PE_wrapper_0_1_x0_U0': True, 'PE_wrapper_10_0_x0_U0': True, 'PE_wrapper_10_1_x0_U0': True, 'PE_wrapper_11_0_x0_U0': True, 'PE_wrapper_11_1_x0_U0': True, 'PE_wrapper_12_0_x0_U0': True, 'PE_wrapper_12_1_x0_U0': True, 'PE_wrapper_1_0_x0_U0': True, 'PE_wrapper_1_1_x0_U0': True, 'PE_wrapper_2_0_x0_U0': True, 'PE_wrapper_2_1_x0_U0': True, 'PE_wrapper_3_0_x0_U0': True, 'PE_wrapper_3_1_x0_U0': True, 'PE_wrapper_4_0_x0_U0': True, 'PE_wrapper_4_1_x0_U0': True, 'PE_wrapper_5_0_x0_U0': True, 'PE_wrapper_5_1_x0_U0': True, 'PE_wrapper_6_0_x0_U0': True, 'PE_wrapper_6_1_x0_U0': True, 'PE_wrapper_7_0_x0_U0': True, 'PE_wrapper_7_1_x0_U0': True, 'PE_wrapper_8_0_x0_U0': True, 'PE_wrapper_8_1_x0_U0': True, 'PE_wrapper_9_0_x0_U0': True, 'PE_wrapper_9_1_x0_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.12', '0.00', '0.01', '0.02', '0.00'] ['0.12', '0.00', '0.01', '0.02', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.64', '0.48', '0.24', '0.41', '0.00'] ['0.64', '0.55', '0.30', '0.48', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.47', '0.02', '0.04', '0.07', '0.00'] ['0.47', '0.04', '0.06', '0.09', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.00', '0.00', '0.00', '0.00', '0.00'] ['0.00', '0.00', '0.00', '0.00', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func PE_wrapper_0_0_x0_U0 of kernel 0 = 4232386
[INFO:     _3_dse_main_algorithm() ] Post: Longest func PE_wrapper_0_0_x0_U0 of kernel 0 = 133182
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 8933000, Resource: 0.28273809523809523
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 4833796, Resource: 0.28273809523809523
[INFO:     _3_dse_main_algorithm() ] Longest func: [4232386, {'BRAM': 2, 'DSP': 5, 'FF': 1608, 'LUT': 1037, 'URAM': 0}, 'PE_wrapper_0_0_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['PE_wrapper_0_0_x1_U0', 'PE_wrapper_0_1_x1_U0', 'PE_wrapper_10_0_x1_U0', 'PE_wrapper_10_1_x1_U0', 'PE_wrapper_11_0_x1_U0', 'PE_wrapper_11_1_x1_U0', 'PE_wrapper_12_0_x1_U0', 'PE_wrapper_12_1_x1_U0', 'PE_wrapper_1_0_x1_U0', 'PE_wrapper_1_1_x1_U0', 'PE_wrapper_2_0_x1_U0', 'PE_wrapper_2_1_x1_U0', 'PE_wrapper_3_0_x1_U0', 'PE_wrapper_3_1_x1_U0', 'PE_wrapper_4_0_x1_U0', 'PE_wrapper_4_1_x1_U0', 'PE_wrapper_5_0_x1_U0', 'PE_wrapper_5_1_x1_U0', 'PE_wrapper_6_0_x1_U0', 'PE_wrapper_6_1_x1_U0', 'PE_wrapper_7_0_x1_U0', 'PE_wrapper_7_1_x1_U0', 'PE_wrapper_8_0_x1_U0', 'PE_wrapper_8_1_x1_U0', 'PE_wrapper_9_0_x1_U0', 'PE_wrapper_9_1_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [133182, 83452, 468228]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 468228
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 4232259
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 133182 v.s. Second-longest latency: 468228
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 488, 'DSP': 840, 'FF': 124997, 'LUT': 99409, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 5, 'FF': 1608, 'LUT': 1037, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 4, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 133182, 'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 488, 'DSP': 845, 'FF': 126198, 'LUT': 100008, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 488, 'DSP': 845, 'FF': 126198, 'LUT': 100008, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 5, 'FF': 1608, 'LUT': 1037, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 4, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 133182, 'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 488, 'DSP': 850, 'FF': 127399, 'LUT': 100607, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 488, 'DSP': 850, 'FF': 127399, 'LUT': 100607, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 5, 'FF': 1608, 'LUT': 1037, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 4, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 133182, 'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 488, 'DSP': 855, 'FF': 128600, 'LUT': 101206, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 488, 'DSP': 855, 'FF': 128600, 'LUT': 101206, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 5, 'FF': 1608, 'LUT': 1037, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 4, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 133182, 'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 488, 'DSP': 860, 'FF': 129801, 'LUT': 101805, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 488, 'DSP': 860, 'FF': 129801, 'LUT': 101805, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 5, 'FF': 1608, 'LUT': 1037, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 4, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 133182, 'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 488, 'DSP': 865, 'FF': 131002, 'LUT': 102404, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 488, 'DSP': 865, 'FF': 131002, 'LUT': 102404, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 5, 'FF': 1608, 'LUT': 1037, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 4, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 133182, 'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 488, 'DSP': 870, 'FF': 132203, 'LUT': 103003, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 488, 'DSP': 870, 'FF': 132203, 'LUT': 103003, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 5, 'FF': 1608, 'LUT': 1037, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 4, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 133182, 'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 488, 'DSP': 875, 'FF': 133404, 'LUT': 103602, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 488, 'DSP': 875, 'FF': 133404, 'LUT': 103602, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 5, 'FF': 1608, 'LUT': 1037, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 4, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 133182, 'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 488, 'DSP': 880, 'FF': 134605, 'LUT': 104201, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 488, 'DSP': 880, 'FF': 134605, 'LUT': 104201, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 5, 'FF': 1608, 'LUT': 1037, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 4, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 133182, 'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 488, 'DSP': 885, 'FF': 135806, 'LUT': 104800, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 488, 'DSP': 885, 'FF': 135806, 'LUT': 104800, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 5, 'FF': 1608, 'LUT': 1037, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 4, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 133182, 'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 488, 'DSP': 890, 'FF': 137007, 'LUT': 105399, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 488, 'DSP': 890, 'FF': 137007, 'LUT': 105399, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 5, 'FF': 1608, 'LUT': 1037, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 4, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 133182, 'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 488, 'DSP': 895, 'FF': 138208, 'LUT': 105998, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 488, 'DSP': 895, 'FF': 138208, 'LUT': 105998, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 5, 'FF': 1608, 'LUT': 1037, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 4, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 133182, 'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 488, 'DSP': 900, 'FF': 139409, 'LUT': 106597, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 488, 'DSP': 900, 'FF': 139409, 'LUT': 106597, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 5, 'FF': 1608, 'LUT': 1037, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 4, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 133182, 'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 488, 'DSP': 905, 'FF': 140610, 'LUT': 107196, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 488, 'DSP': 905, 'FF': 140610, 'LUT': 107196, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 5, 'FF': 1608, 'LUT': 1037, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 4, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 133182, 'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 488, 'DSP': 910, 'FF': 141811, 'LUT': 107795, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 488, 'DSP': 910, 'FF': 141811, 'LUT': 107795, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 5, 'FF': 1608, 'LUT': 1037, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 4, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 133182, 'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 488, 'DSP': 915, 'FF': 143012, 'LUT': 108394, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 488, 'DSP': 915, 'FF': 143012, 'LUT': 108394, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 5, 'FF': 1608, 'LUT': 1037, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 4, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 133182, 'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 488, 'DSP': 920, 'FF': 144213, 'LUT': 108993, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 488, 'DSP': 920, 'FF': 144213, 'LUT': 108993, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 5, 'FF': 1608, 'LUT': 1037, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 4, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 133182, 'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 488, 'DSP': 925, 'FF': 145414, 'LUT': 109592, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 488, 'DSP': 925, 'FF': 145414, 'LUT': 109592, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 5, 'FF': 1608, 'LUT': 1037, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 4, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 133182, 'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 488, 'DSP': 930, 'FF': 146615, 'LUT': 110191, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 488, 'DSP': 930, 'FF': 146615, 'LUT': 110191, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 5, 'FF': 1608, 'LUT': 1037, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 4, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 133182, 'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 488, 'DSP': 935, 'FF': 147816, 'LUT': 110790, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 488, 'DSP': 935, 'FF': 147816, 'LUT': 110790, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 5, 'FF': 1608, 'LUT': 1037, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 4, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 133182, 'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 488, 'DSP': 940, 'FF': 149017, 'LUT': 111389, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 488, 'DSP': 940, 'FF': 149017, 'LUT': 111389, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 5, 'FF': 1608, 'LUT': 1037, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 4, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 133182, 'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 488, 'DSP': 945, 'FF': 150218, 'LUT': 111988, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 488, 'DSP': 945, 'FF': 150218, 'LUT': 111988, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 5, 'FF': 1608, 'LUT': 1037, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 4, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 133182, 'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 488, 'DSP': 950, 'FF': 151419, 'LUT': 112587, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 488, 'DSP': 950, 'FF': 151419, 'LUT': 112587, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 5, 'FF': 1608, 'LUT': 1037, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 4, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 133182, 'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 488, 'DSP': 955, 'FF': 152620, 'LUT': 113186, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 488, 'DSP': 955, 'FF': 152620, 'LUT': 113186, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 5, 'FF': 1608, 'LUT': 1037, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 4, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 133182, 'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 488, 'DSP': 960, 'FF': 153821, 'LUT': 113785, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 488, 'DSP': 960, 'FF': 153821, 'LUT': 113785, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 5, 'FF': 1608, 'LUT': 1037, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 4, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 133182, 'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 488, 'DSP': 965, 'FF': 155022, 'LUT': 114384, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 488, 'DSP': 965, 'FF': 155022, 'LUT': 114384, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 5, 'FF': 1608, 'LUT': 1037, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 4, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 133182, 'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 488, 'DSP': 970, 'FF': 156223, 'LUT': 114983, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'PE_wrapper_0_0_x1_U0': True, 'PE_wrapper_0_1_x1_U0': True, 'PE_wrapper_10_0_x1_U0': True, 'PE_wrapper_10_1_x1_U0': True, 'PE_wrapper_11_0_x1_U0': True, 'PE_wrapper_11_1_x1_U0': True, 'PE_wrapper_12_0_x1_U0': True, 'PE_wrapper_12_1_x1_U0': True, 'PE_wrapper_1_0_x1_U0': True, 'PE_wrapper_1_1_x1_U0': True, 'PE_wrapper_2_0_x1_U0': True, 'PE_wrapper_2_1_x1_U0': True, 'PE_wrapper_3_0_x1_U0': True, 'PE_wrapper_3_1_x1_U0': True, 'PE_wrapper_4_0_x1_U0': True, 'PE_wrapper_4_1_x1_U0': True, 'PE_wrapper_5_0_x1_U0': True, 'PE_wrapper_5_1_x1_U0': True, 'PE_wrapper_6_0_x1_U0': True, 'PE_wrapper_6_1_x1_U0': True, 'PE_wrapper_7_0_x1_U0': True, 'PE_wrapper_7_1_x1_U0': True, 'PE_wrapper_8_0_x1_U0': True, 'PE_wrapper_8_1_x1_U0': True, 'PE_wrapper_9_0_x1_U0': True, 'PE_wrapper_9_1_x1_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.12', '0.00', '0.01', '0.02', '0.00'] ['0.12', '0.00', '0.01', '0.02', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.64', '0.55', '0.30', '0.48', '0.00'] ['0.64', '0.63', '0.37', '0.55', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.47', '0.04', '0.06', '0.09', '0.00'] ['0.47', '0.04', '0.06', '0.09', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.00', '0.00', '0.00', '0.00', '0.00'] ['0.00', '0.00', '0.00', '0.00', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func PE_wrapper_0_0_x1_U0 of kernel 1 = 4232386
[INFO:     _3_dse_main_algorithm() ] Post: Longest func PE_wrapper_0_0_x1_U0 of kernel 1 = 133182
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 4833796, Resource: 0.28273809523809523
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 734592, Resource: 0.28273809523809523
[INFO:     _3_dse_main_algorithm() ] Longest func: [468228, {'BRAM': 38, 'DSP': 490, 'FF': 3620, 'LUT': 1179, 'URAM': 0}, 'grp_nondf_kernel_2mm_fu_114']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['grp_nondf_kernel_2mm_fu_114']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [133182, 133182]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 133182
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 468228, Pruning Lat in lib: 635140
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 468228, Pruning Lat in lib: 610500
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 468228, Pruning Lat in lib: 608452
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 468228, Pruning Lat in lib: 577732
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 468228, Pruning Lat in lib: 575684
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 468228, Pruning Lat in lib: 555268
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 468228, Pruning Lat in lib: 553220
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 468228, Pruning Lat in lib: 544964
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 468228, Pruning Lat in lib: 542916
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 468228, Pruning Lat in lib: 514308
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 468228, Pruning Lat in lib: 512260
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 468228, Pruning Lat in lib: 512196
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 468228, Pruning Lat in lib: 510148
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 468228, Pruning Lat in lib: 496900
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 468228, Pruning Lat in lib: 494852
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 468228, Pruning Lat in lib: 488708
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 468228, Pruning Lat in lib: 486660
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 468228, Pruning Lat in lib: 477476
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 468228, Pruning Lat in lib: 475428
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 468228, Pruning Lat in lib: 473892
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 468228, Pruning Lat in lib: 472868
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 468228, Pruning Lat in lib: 472100
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 468228, Pruning Lat in lib: 471076
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 468228, Pruning Lat in lib: 469460
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 468228, Pruning Lat in lib: 469348
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 468228, Pruning Lat in lib: 469320
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 468228, Pruning Lat in lib: 468696
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 468228, Pruning Lat in lib: 468436
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 468228, Pruning Lat in lib: 468324
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 468228, Pruning Lat in lib: 468268
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 467272
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 132228 v.s. Second-longest latency: 133182
[INFO:                  dse_step() ] !!! Area Overflow: {'BRAM': -49.200000000000045, 'DSP': 461.5999999999999, 'FF': -113692.0, 'LUT': -20585.0, 'URAM': -63.2}
[INFO:                  dse_step() ] Total area available in CR_X0Y4_To_CR_X3Y7 is {'BRAM': 768, 'DSP': 1536, 'FF': 418560, 'LUT': 209280, 'URAM': 128}
[INFO:                  dse_step() ] Old slot util: {'BRAM': 488, 'DSP': 970, 'FF': 156223, 'LUT': 114983, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 38, 'DSP': 490, 'FF': 3620, 'LUT': 1179, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_5'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_8'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}]}, 'latency': 132228, 'BRAM': 0, 'DSP': 980, 'FF': 5769, 'LUT': 1643, 'URAM': 20}
[INFO:                  dse_step() ] Fit failure: {'grp_nondf_kernel_2mm_fu_114': False}
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.12', '0.00', '0.01', '0.02', '0.00'] ['0.12', '0.00', '0.01', '0.02', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.64', '0.63', '0.37', '0.55', '0.00'] ['0.64', '0.63', '0.37', '0.55', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.47', '0.04', '0.06', '0.09', '0.00'] ['0.47', '0.04', '0.06', '0.09', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.00', '0.00', '0.00', '0.00', '0.00'] ['0.00', '0.00', '0.00', '0.00', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 468228
[INFO:     _3_dse_main_algorithm() ] Post: Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 468228
[INFO:           defragmentation() ] Defragmentation for non-dataflow.
[INFO:           defragmentation() ] src_slot: ['CR_X0Y4_To_CR_X3Y7']
[INFO:           defragmentation() ] dst_slot: ['CR_X4Y4_To_CR_X7Y7', 'CR_X4Y0_To_CR_X7Y3', 'CR_X0Y0_To_CR_X3Y3']
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex PE_wrapper_2_0_x0_U0 to slot CLOCKREGION_X4Y4:CLOCKREGION_X7Y7
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex PE_wrapper_2_1_x0_U0 to slot CLOCKREGION_X4Y4:CLOCKREGION_X7Y7
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex PE_wrapper_3_0_x0_U0 to slot CLOCKREGION_X4Y4:CLOCKREGION_X7Y7
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex PE_wrapper_3_1_x0_U0 to slot CLOCKREGION_X4Y4:CLOCKREGION_X7Y7
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex PE_wrapper_4_0_x0_U0 to slot CLOCKREGION_X4Y4:CLOCKREGION_X7Y7
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex PE_wrapper_4_1_x0_U0 to slot CLOCKREGION_X4Y4:CLOCKREGION_X7Y7
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex PE_wrapper_5_0_x0_U0 to slot CLOCKREGION_X4Y4:CLOCKREGION_X7Y7
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex PE_wrapper_5_1_x0_U0 to slot CLOCKREGION_X4Y4:CLOCKREGION_X7Y7
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex PE_wrapper_6_0_x0_U0 to slot CLOCKREGION_X4Y4:CLOCKREGION_X7Y7
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex PE_wrapper_6_1_x0_U0 to slot CLOCKREGION_X4Y4:CLOCKREGION_X7Y7
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex PE_wrapper_7_0_x0_U0 to slot CLOCKREGION_X4Y4:CLOCKREGION_X7Y7
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex PE_wrapper_7_1_x0_U0 to slot CLOCKREGION_X4Y4:CLOCKREGION_X7Y7
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex PE_wrapper_8_0_x0_U0 to slot CLOCKREGION_X4Y4:CLOCKREGION_X7Y7
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex PE_wrapper_8_1_x0_U0 to slot CLOCKREGION_X4Y4:CLOCKREGION_X7Y7
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex PE_wrapper_9_0_x0_U0 to slot CLOCKREGION_X4Y4:CLOCKREGION_X7Y7
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex PE_wrapper_9_1_x0_U0 to slot CLOCKREGION_X4Y4:CLOCKREGION_X7Y7
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex PE_wrapper_10_0_x0_U0 to slot CLOCKREGION_X4Y4:CLOCKREGION_X7Y7
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex PE_wrapper_10_1_x0_U0 to slot CLOCKREGION_X4Y4:CLOCKREGION_X7Y7
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex PE_wrapper_11_0_x0_U0 to slot CLOCKREGION_X4Y4:CLOCKREGION_X7Y7
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex PE_wrapper_11_1_x0_U0 to slot CLOCKREGION_X4Y4:CLOCKREGION_X7Y7
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex PE_wrapper_12_0_x0_U0 to slot CLOCKREGION_X4Y4:CLOCKREGION_X7Y7
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex PE_wrapper_12_1_x0_U0 to slot CLOCKREGION_X4Y4:CLOCKREGION_X7Y7
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex PE_wrapper_0_0_x1_U0 to slot CLOCKREGION_X4Y0:CLOCKREGION_X7Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex PE_wrapper_0_1_x1_U0 to slot CLOCKREGION_X4Y0:CLOCKREGION_X7Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex PE_wrapper_1_0_x1_U0 to slot CLOCKREGION_X4Y0:CLOCKREGION_X7Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex PE_wrapper_1_1_x1_U0 to slot CLOCKREGION_X4Y0:CLOCKREGION_X7Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex PE_wrapper_2_0_x1_U0 to slot CLOCKREGION_X4Y0:CLOCKREGION_X7Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex PE_wrapper_2_1_x1_U0 to slot CLOCKREGION_X4Y0:CLOCKREGION_X7Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex PE_wrapper_3_0_x1_U0 to slot CLOCKREGION_X4Y0:CLOCKREGION_X7Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex PE_wrapper_3_1_x1_U0 to slot CLOCKREGION_X4Y0:CLOCKREGION_X7Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex PE_wrapper_4_0_x1_U0 to slot CLOCKREGION_X4Y0:CLOCKREGION_X7Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex PE_wrapper_4_1_x1_U0 to slot CLOCKREGION_X4Y0:CLOCKREGION_X7Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex PE_wrapper_5_0_x1_U0 to slot CLOCKREGION_X4Y0:CLOCKREGION_X7Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex PE_wrapper_5_1_x1_U0 to slot CLOCKREGION_X4Y0:CLOCKREGION_X7Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex PE_wrapper_6_0_x1_U0 to slot CLOCKREGION_X4Y0:CLOCKREGION_X7Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex PE_wrapper_6_1_x1_U0 to slot CLOCKREGION_X4Y0:CLOCKREGION_X7Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex PE_wrapper_7_0_x1_U0 to slot CLOCKREGION_X4Y0:CLOCKREGION_X7Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex PE_wrapper_7_1_x1_U0 to slot CLOCKREGION_X4Y0:CLOCKREGION_X7Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex PE_wrapper_8_0_x1_U0 to slot CLOCKREGION_X4Y0:CLOCKREGION_X7Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex PE_wrapper_8_1_x1_U0 to slot CLOCKREGION_X4Y0:CLOCKREGION_X7Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex PE_wrapper_9_0_x1_U0 to slot CLOCKREGION_X4Y0:CLOCKREGION_X7Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex PE_wrapper_9_1_x1_U0 to slot CLOCKREGION_X4Y0:CLOCKREGION_X7Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex PE_wrapper_10_0_x1_U0 to slot CLOCKREGION_X4Y0:CLOCKREGION_X7Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex PE_wrapper_10_1_x1_U0 to slot CLOCKREGION_X4Y0:CLOCKREGION_X7Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex PE_wrapper_11_0_x1_U0 to slot CLOCKREGION_X4Y0:CLOCKREGION_X7Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex PE_wrapper_11_1_x1_U0 to slot CLOCKREGION_X4Y0:CLOCKREGION_X7Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex PE_wrapper_12_0_x1_U0 to slot CLOCKREGION_X4Y0:CLOCKREGION_X7Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex PE_wrapper_12_1_x1_U0 to slot CLOCKREGION_X4Y0:CLOCKREGION_X7Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex C_drain_IO_L1_out_0_x0_U0 to slot CLOCKREGION_X4Y0:CLOCKREGION_X7Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex C_drain_IO_L1_out_1_x0_U0 to slot CLOCKREGION_X4Y0:CLOCKREGION_X7Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex C_drain_IO_L1_out_2_x0_U0 to slot CLOCKREGION_X4Y0:CLOCKREGION_X7Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex C_drain_IO_L1_out_3_x0_U0 to slot CLOCKREGION_X4Y0:CLOCKREGION_X7Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex C_drain_IO_L1_out_4_x0_U0 to slot CLOCKREGION_X4Y0:CLOCKREGION_X7Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex C_drain_IO_L1_out_5_x0_U0 to slot CLOCKREGION_X4Y0:CLOCKREGION_X7Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex C_drain_IO_L1_out_6_x0_U0 to slot CLOCKREGION_X4Y0:CLOCKREGION_X7Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex C_drain_IO_L1_out_7_x0_U0 to slot CLOCKREGION_X4Y0:CLOCKREGION_X7Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex C_drain_IO_L1_out_8_x0_U0 to slot CLOCKREGION_X4Y0:CLOCKREGION_X7Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex C_drain_IO_L1_out_9_x0_U0 to slot CLOCKREGION_X4Y0:CLOCKREGION_X7Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex C_drain_IO_L1_out_10_x0_U0 to slot CLOCKREGION_X4Y0:CLOCKREGION_X7Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex C_drain_IO_L1_out_11_x0_U0 to slot CLOCKREGION_X4Y0:CLOCKREGION_X7Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex C_drain_IO_L1_out_12_x0_U0 to slot CLOCKREGION_X4Y0:CLOCKREGION_X7Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex C_drain_IO_L1_out_13_x0_U0 to slot CLOCKREGION_X4Y0:CLOCKREGION_X7Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex C_drain_IO_L1_out_14_x0_U0 to slot CLOCKREGION_X4Y0:CLOCKREGION_X7Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex C_drain_IO_L1_out_15_x0_U0 to slot CLOCKREGION_X4Y0:CLOCKREGION_X7Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex C_drain_IO_L1_out_16_x0_U0 to slot CLOCKREGION_X4Y0:CLOCKREGION_X7Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex C_drain_IO_L1_out_17_x0_U0 to slot CLOCKREGION_X4Y0:CLOCKREGION_X7Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex C_drain_IO_L1_out_18_x0_U0 to slot CLOCKREGION_X4Y0:CLOCKREGION_X7Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex C_drain_IO_L1_out_19_x0_U0 to slot CLOCKREGION_X4Y0:CLOCKREGION_X7Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex C_drain_IO_L1_out_20_x0_U0 to slot CLOCKREGION_X4Y0:CLOCKREGION_X7Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex C_drain_IO_L1_out_21_x0_U0 to slot CLOCKREGION_X4Y0:CLOCKREGION_X7Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex C_drain_IO_L1_out_22_x0_U0 to slot CLOCKREGION_X4Y0:CLOCKREGION_X7Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex C_drain_IO_L1_out_23_x0_U0 to slot CLOCKREGION_X4Y0:CLOCKREGION_X7Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex C_drain_IO_L1_out_0_x1_U0 to slot CLOCKREGION_X4Y0:CLOCKREGION_X7Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex C_drain_IO_L1_out_1_x1_U0 to slot CLOCKREGION_X4Y0:CLOCKREGION_X7Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex C_drain_IO_L1_out_2_x1_U0 to slot CLOCKREGION_X4Y0:CLOCKREGION_X7Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex C_drain_IO_L1_out_3_x1_U0 to slot CLOCKREGION_X4Y0:CLOCKREGION_X7Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex C_drain_IO_L1_out_4_x1_U0 to slot CLOCKREGION_X4Y0:CLOCKREGION_X7Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex C_drain_IO_L1_out_5_x1_U0 to slot CLOCKREGION_X4Y0:CLOCKREGION_X7Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex C_drain_IO_L1_out_6_x1_U0 to slot CLOCKREGION_X4Y0:CLOCKREGION_X7Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex C_drain_IO_L1_out_7_x1_U0 to slot CLOCKREGION_X4Y0:CLOCKREGION_X7Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex C_drain_IO_L1_out_8_x1_U0 to slot CLOCKREGION_X4Y0:CLOCKREGION_X7Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex C_drain_IO_L1_out_9_x1_U0 to slot CLOCKREGION_X4Y0:CLOCKREGION_X7Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex C_drain_IO_L1_out_10_x1_U0 to slot CLOCKREGION_X4Y0:CLOCKREGION_X7Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex C_drain_IO_L1_out_11_x1_U0 to slot CLOCKREGION_X4Y0:CLOCKREGION_X7Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex C_drain_IO_L1_out_12_x1_U0 to slot CLOCKREGION_X4Y0:CLOCKREGION_X7Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex C_drain_IO_L1_out_13_x1_U0 to slot CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex C_drain_IO_L1_out_14_x1_U0 to slot CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex C_drain_IO_L1_out_15_x1_U0 to slot CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex C_drain_IO_L1_out_16_x1_U0 to slot CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex C_drain_IO_L1_out_17_x1_U0 to slot CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex C_drain_IO_L1_out_18_x1_U0 to slot CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex C_drain_IO_L1_out_19_x1_U0 to slot CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex C_drain_IO_L1_out_20_x1_U0 to slot CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex C_drain_IO_L1_out_21_x1_U0 to slot CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex C_drain_IO_L1_out_22_x1_U0 to slot CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex C_drain_IO_L1_out_23_x1_U0 to slot CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex B_IO_L2_in_x1_U0 to slot CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex C_drain_IO_L1_out_boundary_0_x0_U0 to slot CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex C_drain_IO_L1_out_boundary_1_x0_U0 to slot CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex C_drain_IO_L1_out_boundary_0_x1_U0 to slot CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex C_drain_IO_L1_out_boundary_1_x1_U0 to slot CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex B_IO_L2_in_boundary_x1_U0 to slot CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex A_IO_L2_in_2_x0_U0 to slot CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex A_IO_L2_in_3_x0_U0 to slot CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex A_IO_L2_in_4_x0_U0 to slot CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex A_IO_L2_in_5_x0_U0 to slot CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex A_IO_L2_in_6_x0_U0 to slot CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex A_IO_L2_in_7_x0_U0 to slot CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex A_IO_L2_in_8_x0_U0 to slot CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex A_IO_L2_in_9_x0_U0 to slot CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex A_IO_L2_in_10_x0_U0 to slot CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex A_IO_L2_in_11_x0_U0 to slot CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex A_IO_L2_in_0_x1_U0 to slot CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex A_IO_L2_in_1_x1_U0 to slot CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex A_IO_L2_in_2_x1_U0 to slot CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex A_IO_L2_in_3_x1_U0 to slot CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex A_IO_L2_in_4_x1_U0 to slot CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex A_IO_L2_in_5_x1_U0 to slot CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex A_IO_L2_in_6_x1_U0 to slot CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex A_IO_L2_in_7_x1_U0 to slot CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex A_IO_L2_in_8_x1_U0 to slot CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex A_IO_L2_in_9_x1_U0 to slot CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex A_IO_L2_in_10_x1_U0 to slot CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex A_IO_L2_in_11_x1_U0 to slot CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex A_IO_L2_in_boundary_x0_U0 to slot CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex A_IO_L2_in_boundary_x1_U0 to slot CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex C_drain_IO_L2_out_x0_U0 to slot CLOCKREGION_X4Y4:CLOCKREGION_X7Y7
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex C_drain_IO_L2_out_x1_U0 to slot CLOCKREGION_X4Y4:CLOCKREGION_X7Y7
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex C_drain_IO_L2_out_boundary_x0_U0 to slot CLOCKREGION_X4Y4:CLOCKREGION_X7Y7
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex C_drain_IO_L2_out_boundary_x1_U0 to slot CLOCKREGION_X4Y4:CLOCKREGION_X7Y7
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex A_PE_dummy_2_x0_U0 to slot CLOCKREGION_X4Y4:CLOCKREGION_X7Y7
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex A_PE_dummy_3_x0_U0 to slot CLOCKREGION_X4Y4:CLOCKREGION_X7Y7
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex A_PE_dummy_4_x0_U0 to slot CLOCKREGION_X4Y4:CLOCKREGION_X7Y7
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex A_PE_dummy_5_x0_U0 to slot CLOCKREGION_X4Y4:CLOCKREGION_X7Y7
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex A_PE_dummy_6_x0_U0 to slot CLOCKREGION_X4Y4:CLOCKREGION_X7Y7
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex A_PE_dummy_7_x0_U0 to slot CLOCKREGION_X4Y4:CLOCKREGION_X7Y7
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex A_PE_dummy_8_x0_U0 to slot CLOCKREGION_X4Y4:CLOCKREGION_X7Y7
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex A_PE_dummy_9_x0_U0 to slot CLOCKREGION_X4Y4:CLOCKREGION_X7Y7
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex A_PE_dummy_10_x0_U0 to slot CLOCKREGION_X4Y4:CLOCKREGION_X7Y7
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex A_PE_dummy_11_x0_U0 to slot CLOCKREGION_X4Y4:CLOCKREGION_X7Y7
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex A_PE_dummy_12_x0_U0 to slot CLOCKREGION_X4Y4:CLOCKREGION_X7Y7
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex B_PE_dummy_0_x0_U0 to slot CLOCKREGION_X4Y4:CLOCKREGION_X7Y7
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex B_PE_dummy_1_x0_U0 to slot CLOCKREGION_X4Y4:CLOCKREGION_X7Y7
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex A_PE_dummy_0_x1_U0 to slot CLOCKREGION_X4Y4:CLOCKREGION_X7Y7
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex A_PE_dummy_1_x1_U0 to slot CLOCKREGION_X4Y4:CLOCKREGION_X7Y7
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex A_PE_dummy_2_x1_U0 to slot CLOCKREGION_X4Y4:CLOCKREGION_X7Y7
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex A_PE_dummy_3_x1_U0 to slot CLOCKREGION_X4Y4:CLOCKREGION_X7Y7
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex A_PE_dummy_4_x1_U0 to slot CLOCKREGION_X4Y4:CLOCKREGION_X7Y7
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex A_PE_dummy_5_x1_U0 to slot CLOCKREGION_X4Y4:CLOCKREGION_X7Y7
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex A_PE_dummy_6_x1_U0 to slot CLOCKREGION_X4Y4:CLOCKREGION_X7Y7
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex A_PE_dummy_7_x1_U0 to slot CLOCKREGION_X4Y4:CLOCKREGION_X7Y7
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex A_PE_dummy_8_x1_U0 to slot CLOCKREGION_X4Y4:CLOCKREGION_X7Y7
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex A_PE_dummy_9_x1_U0 to slot CLOCKREGION_X4Y4:CLOCKREGION_X7Y7
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex A_PE_dummy_10_x1_U0 to slot CLOCKREGION_X4Y4:CLOCKREGION_X7Y7
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex A_PE_dummy_11_x1_U0 to slot CLOCKREGION_X4Y4:CLOCKREGION_X7Y7
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex A_PE_dummy_12_x1_U0 to slot CLOCKREGION_X4Y4:CLOCKREGION_X7Y7
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex B_PE_dummy_0_x1_U0 to slot CLOCKREGION_X4Y4:CLOCKREGION_X7Y7
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex B_PE_dummy_1_x1_U0 to slot CLOCKREGION_X4Y4:CLOCKREGION_X7Y7
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 38, 'DSP': 490, 'FF': 4683, 'LUT': 2125, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 38, 'DSP': 490, 'FF': 3620, 'LUT': 1179, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_5'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_8'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}]}, 'latency': 132228, 'BRAM': 0, 'DSP': 980, 'FF': 5769, 'LUT': 1643, 'URAM': 20}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 0, 'DSP': 980, 'FF': 6832, 'LUT': 2589, 'URAM': 20}
[INFO:                  dse_step() ] all_fit: {'grp_nondf_kernel_2mm_fu_114': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.65', '0.25', '0.35', '0.50', '0.00'] ['0.65', '0.25', '0.35', '0.50', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.05', '0.32', '0.01', '0.01', '0.00'] ['0.00', '0.64', '0.02', '0.01', '0.16']
CR_X4Y4_To_CR_X7Y7
['0.65', '0.25', '0.32', '0.43', '0.00'] ['0.65', '0.25', '0.32', '0.43', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.36', '0.00', '0.02', '0.07', '0.00'] ['0.36', '0.00', '0.02', '0.07', '0.00']
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 734592, Resource: 0.28273809523809523
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 398592, Resource: 0.28935185185185186
[INFO:     _3_dse_main_algorithm() ] Longest func: [133182, {'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}, 'PE_wrapper_0_0_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['PE_wrapper_0_0_x0_U0', 'PE_wrapper_0_1_x0_U0', 'PE_wrapper_10_0_x0_U0', 'PE_wrapper_10_1_x0_U0', 'PE_wrapper_11_0_x0_U0', 'PE_wrapper_11_1_x0_U0', 'PE_wrapper_12_0_x0_U0', 'PE_wrapper_12_1_x0_U0', 'PE_wrapper_1_0_x0_U0', 'PE_wrapper_1_1_x0_U0', 'PE_wrapper_2_0_x0_U0', 'PE_wrapper_2_1_x0_U0', 'PE_wrapper_3_0_x0_U0', 'PE_wrapper_3_1_x0_U0', 'PE_wrapper_4_0_x0_U0', 'PE_wrapper_4_1_x0_U0', 'PE_wrapper_5_0_x0_U0', 'PE_wrapper_5_1_x0_U0', 'PE_wrapper_6_0_x0_U0', 'PE_wrapper_6_1_x0_U0', 'PE_wrapper_7_0_x0_U0', 'PE_wrapper_7_1_x0_U0', 'PE_wrapper_8_0_x0_U0', 'PE_wrapper_8_1_x0_U0', 'PE_wrapper_9_0_x0_U0', 'PE_wrapper_9_1_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [83452, 83452, 132228]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 132228
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 133182, Pruning Lat in lib: 4232259
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 133182, Pruning Lat in lib: 4098051
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 133182, Pruning Lat in lib: 4097154
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 133182, Pruning Lat in lib: 3180547
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 133182, Pruning Lat in lib: 3179650
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 133182, Pruning Lat in lib: 2196610
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 133182, Pruning Lat in lib: 2196483
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 133182, Pruning Lat in lib: 133182
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 132285
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 100415 v.s. Second-longest latency: 132228
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 260, 'FF': 78131, 'LUT': 51453, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 100415, 'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 265, 'FF': 78591, 'LUT': 51741, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 265, 'FF': 78591, 'LUT': 51741, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 100415, 'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 270, 'FF': 79051, 'LUT': 52029, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 270, 'FF': 79051, 'LUT': 52029, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 100415, 'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 275, 'FF': 79511, 'LUT': 52317, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 275, 'FF': 79511, 'LUT': 52317, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 100415, 'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 280, 'FF': 79971, 'LUT': 52605, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 280, 'FF': 79971, 'LUT': 52605, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 100415, 'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 285, 'FF': 80431, 'LUT': 52893, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 285, 'FF': 80431, 'LUT': 52893, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 100415, 'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 290, 'FF': 80891, 'LUT': 53181, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 290, 'FF': 80891, 'LUT': 53181, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 100415, 'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 295, 'FF': 81351, 'LUT': 53469, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 295, 'FF': 81351, 'LUT': 53469, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 100415, 'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 300, 'FF': 81811, 'LUT': 53757, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 300, 'FF': 81811, 'LUT': 53757, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 100415, 'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 305, 'FF': 82271, 'LUT': 54045, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 305, 'FF': 82271, 'LUT': 54045, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 100415, 'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 310, 'FF': 82731, 'LUT': 54333, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 310, 'FF': 82731, 'LUT': 54333, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 100415, 'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 315, 'FF': 83191, 'LUT': 54621, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 315, 'FF': 83191, 'LUT': 54621, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 100415, 'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 320, 'FF': 83651, 'LUT': 54909, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 320, 'FF': 83651, 'LUT': 54909, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 100415, 'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 325, 'FF': 84111, 'LUT': 55197, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 325, 'FF': 84111, 'LUT': 55197, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 100415, 'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 330, 'FF': 84571, 'LUT': 55485, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 330, 'FF': 84571, 'LUT': 55485, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 100415, 'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 335, 'FF': 85031, 'LUT': 55773, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 335, 'FF': 85031, 'LUT': 55773, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 100415, 'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 340, 'FF': 85491, 'LUT': 56061, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 340, 'FF': 85491, 'LUT': 56061, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 100415, 'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 345, 'FF': 85951, 'LUT': 56349, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 345, 'FF': 85951, 'LUT': 56349, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 100415, 'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 350, 'FF': 86411, 'LUT': 56637, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 350, 'FF': 86411, 'LUT': 56637, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 100415, 'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 355, 'FF': 86871, 'LUT': 56925, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 355, 'FF': 86871, 'LUT': 56925, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 100415, 'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 360, 'FF': 87331, 'LUT': 57213, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 360, 'FF': 87331, 'LUT': 57213, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 100415, 'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 365, 'FF': 87791, 'LUT': 57501, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 365, 'FF': 87791, 'LUT': 57501, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 100415, 'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 370, 'FF': 88251, 'LUT': 57789, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 370, 'FF': 88251, 'LUT': 57789, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 100415, 'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 375, 'FF': 88711, 'LUT': 58077, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 375, 'FF': 88711, 'LUT': 58077, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 100415, 'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 380, 'FF': 89171, 'LUT': 58365, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 380, 'FF': 89171, 'LUT': 58365, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 100415, 'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 385, 'FF': 89631, 'LUT': 58653, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 385, 'FF': 89631, 'LUT': 58653, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 100415, 'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 390, 'FF': 90091, 'LUT': 58941, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'PE_wrapper_0_0_x0_U0': True, 'PE_wrapper_0_1_x0_U0': True, 'PE_wrapper_10_0_x0_U0': True, 'PE_wrapper_10_1_x0_U0': True, 'PE_wrapper_11_0_x0_U0': True, 'PE_wrapper_11_1_x0_U0': True, 'PE_wrapper_12_0_x0_U0': True, 'PE_wrapper_12_1_x0_U0': True, 'PE_wrapper_1_0_x0_U0': True, 'PE_wrapper_1_1_x0_U0': True, 'PE_wrapper_2_0_x0_U0': True, 'PE_wrapper_2_1_x0_U0': True, 'PE_wrapper_3_0_x0_U0': True, 'PE_wrapper_3_1_x0_U0': True, 'PE_wrapper_4_0_x0_U0': True, 'PE_wrapper_4_1_x0_U0': True, 'PE_wrapper_5_0_x0_U0': True, 'PE_wrapper_5_1_x0_U0': True, 'PE_wrapper_6_0_x0_U0': True, 'PE_wrapper_6_1_x0_U0': True, 'PE_wrapper_7_0_x0_U0': True, 'PE_wrapper_7_1_x0_U0': True, 'PE_wrapper_8_0_x0_U0': True, 'PE_wrapper_8_1_x0_U0': True, 'PE_wrapper_9_0_x0_U0': True, 'PE_wrapper_9_1_x0_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.65', '0.25', '0.35', '0.50', '0.00'] ['0.65', '0.25', '0.35', '0.50', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.00', '0.64', '0.02', '0.01', '0.16'] ['0.00', '0.64', '0.02', '0.01', '0.16']
CR_X4Y4_To_CR_X7Y7
['0.65', '0.25', '0.32', '0.43', '0.00'] ['0.65', '0.37', '0.37', '0.49', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.36', '0.00', '0.02', '0.07', '0.00'] ['0.36', '0.00', '0.02', '0.07', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func PE_wrapper_0_0_x0_U0 of kernel 0 = 133182
[INFO:     _3_dse_main_algorithm() ] Post: Longest func PE_wrapper_0_0_x0_U0 of kernel 0 = 100415
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 398592, Resource: 0.28935185185185186
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 365825, Resource: 0.314429012345679
[INFO:     _3_dse_main_algorithm() ] Longest func: [133182, {'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}, 'PE_wrapper_0_0_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['PE_wrapper_0_0_x1_U0', 'PE_wrapper_0_1_x1_U0', 'PE_wrapper_10_0_x1_U0', 'PE_wrapper_10_1_x1_U0', 'PE_wrapper_11_0_x1_U0', 'PE_wrapper_11_1_x1_U0', 'PE_wrapper_12_0_x1_U0', 'PE_wrapper_12_1_x1_U0', 'PE_wrapper_1_0_x1_U0', 'PE_wrapper_1_1_x1_U0', 'PE_wrapper_2_0_x1_U0', 'PE_wrapper_2_1_x1_U0', 'PE_wrapper_3_0_x1_U0', 'PE_wrapper_3_1_x1_U0', 'PE_wrapper_4_0_x1_U0', 'PE_wrapper_4_1_x1_U0', 'PE_wrapper_5_0_x1_U0', 'PE_wrapper_5_1_x1_U0', 'PE_wrapper_6_0_x1_U0', 'PE_wrapper_6_1_x1_U0', 'PE_wrapper_7_0_x1_U0', 'PE_wrapper_7_1_x1_U0', 'PE_wrapper_8_0_x1_U0', 'PE_wrapper_8_1_x1_U0', 'PE_wrapper_9_0_x1_U0', 'PE_wrapper_9_1_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [100415, 83452, 132228]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 132228
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 132285
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 100415 v.s. Second-longest latency: 132228
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 260, 'FF': 84745, 'LUT': 59876, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 100415, 'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 265, 'FF': 85205, 'LUT': 60164, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 265, 'FF': 85205, 'LUT': 60164, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 100415, 'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 270, 'FF': 85665, 'LUT': 60452, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 270, 'FF': 85665, 'LUT': 60452, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 100415, 'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 275, 'FF': 86125, 'LUT': 60740, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 275, 'FF': 86125, 'LUT': 60740, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 100415, 'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 280, 'FF': 86585, 'LUT': 61028, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 280, 'FF': 86585, 'LUT': 61028, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 100415, 'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 285, 'FF': 87045, 'LUT': 61316, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 285, 'FF': 87045, 'LUT': 61316, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 100415, 'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 290, 'FF': 87505, 'LUT': 61604, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 290, 'FF': 87505, 'LUT': 61604, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 100415, 'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 295, 'FF': 87965, 'LUT': 61892, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 295, 'FF': 87965, 'LUT': 61892, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 100415, 'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 300, 'FF': 88425, 'LUT': 62180, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 300, 'FF': 88425, 'LUT': 62180, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 100415, 'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 305, 'FF': 88885, 'LUT': 62468, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 305, 'FF': 88885, 'LUT': 62468, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 100415, 'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 310, 'FF': 89345, 'LUT': 62756, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 310, 'FF': 89345, 'LUT': 62756, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 100415, 'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 315, 'FF': 89805, 'LUT': 63044, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 315, 'FF': 89805, 'LUT': 63044, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 100415, 'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 320, 'FF': 90265, 'LUT': 63332, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 320, 'FF': 90265, 'LUT': 63332, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 100415, 'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 325, 'FF': 90725, 'LUT': 63620, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 325, 'FF': 90725, 'LUT': 63620, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 100415, 'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 330, 'FF': 91185, 'LUT': 63908, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 330, 'FF': 91185, 'LUT': 63908, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 100415, 'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 335, 'FF': 91645, 'LUT': 64196, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 335, 'FF': 91645, 'LUT': 64196, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 100415, 'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 340, 'FF': 92105, 'LUT': 64484, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 340, 'FF': 92105, 'LUT': 64484, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 100415, 'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 345, 'FF': 92565, 'LUT': 64772, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 345, 'FF': 92565, 'LUT': 64772, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 100415, 'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 350, 'FF': 93025, 'LUT': 65060, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 350, 'FF': 93025, 'LUT': 65060, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 100415, 'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 355, 'FF': 93485, 'LUT': 65348, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 355, 'FF': 93485, 'LUT': 65348, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 100415, 'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 360, 'FF': 93945, 'LUT': 65636, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 360, 'FF': 93945, 'LUT': 65636, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 100415, 'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 365, 'FF': 94405, 'LUT': 65924, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 365, 'FF': 94405, 'LUT': 65924, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 100415, 'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 370, 'FF': 94865, 'LUT': 66212, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 370, 'FF': 94865, 'LUT': 66212, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 100415, 'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 375, 'FF': 95325, 'LUT': 66500, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 375, 'FF': 95325, 'LUT': 66500, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 100415, 'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 380, 'FF': 95785, 'LUT': 66788, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 380, 'FF': 95785, 'LUT': 66788, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 100415, 'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 385, 'FF': 96245, 'LUT': 67076, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 385, 'FF': 96245, 'LUT': 67076, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 10, 'FF': 2809, 'LUT': 1636, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 100415, 'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 390, 'FF': 96705, 'LUT': 67364, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'PE_wrapper_0_0_x1_U0': True, 'PE_wrapper_0_1_x1_U0': True, 'PE_wrapper_10_0_x1_U0': True, 'PE_wrapper_10_1_x1_U0': True, 'PE_wrapper_11_0_x1_U0': True, 'PE_wrapper_11_1_x1_U0': True, 'PE_wrapper_12_0_x1_U0': True, 'PE_wrapper_12_1_x1_U0': True, 'PE_wrapper_1_0_x1_U0': True, 'PE_wrapper_1_1_x1_U0': True, 'PE_wrapper_2_0_x1_U0': True, 'PE_wrapper_2_1_x1_U0': True, 'PE_wrapper_3_0_x1_U0': True, 'PE_wrapper_3_1_x1_U0': True, 'PE_wrapper_4_0_x1_U0': True, 'PE_wrapper_4_1_x1_U0': True, 'PE_wrapper_5_0_x1_U0': True, 'PE_wrapper_5_1_x1_U0': True, 'PE_wrapper_6_0_x1_U0': True, 'PE_wrapper_6_1_x1_U0': True, 'PE_wrapper_7_0_x1_U0': True, 'PE_wrapper_7_1_x1_U0': True, 'PE_wrapper_8_0_x1_U0': True, 'PE_wrapper_8_1_x1_U0': True, 'PE_wrapper_9_0_x1_U0': True, 'PE_wrapper_9_1_x1_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.65', '0.25', '0.35', '0.50', '0.00'] ['0.65', '0.37', '0.40', '0.56', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.00', '0.64', '0.02', '0.01', '0.16'] ['0.00', '0.64', '0.02', '0.01', '0.16']
CR_X4Y4_To_CR_X7Y7
['0.65', '0.37', '0.37', '0.49', '0.00'] ['0.65', '0.37', '0.37', '0.49', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.36', '0.00', '0.02', '0.07', '0.00'] ['0.36', '0.00', '0.02', '0.07', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func PE_wrapper_0_0_x1_U0 of kernel 1 = 133182
[INFO:     _3_dse_main_algorithm() ] Post: Longest func PE_wrapper_0_0_x1_U0 of kernel 1 = 100415
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 365825, Resource: 0.314429012345679
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 333058, Resource: 0.3395061728395062
[INFO:     _3_dse_main_algorithm() ] Longest func: [132228, {'BRAM': 0, 'DSP': 980, 'FF': 5769, 'LUT': 1643, 'URAM': 20}, 'grp_nondf_kernel_2mm_fu_114']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['grp_nondf_kernel_2mm_fu_114']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [100415, 100415]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 100415
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 467272
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 466648
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 440580
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 438532
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 413892
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 411844
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 381124
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 379076
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 358660
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 356612
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 348356
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 346308
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 321732
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 319684
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 317700
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 315652
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 315588
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 313540
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 300292
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 298244
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 295044
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 292996
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 292100
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 291012
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 290052
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 288964
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 286916
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 280868
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 278820
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 277284
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 276260
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 275492
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 274468
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 272852
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 272740
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 272712
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 272088
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 271828
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 271716
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 271660
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 270664
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 270040
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 262276
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 260228
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 258244
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 256196
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 254148
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 239812
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 237764
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 235780
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 233732
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 229508
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 227460
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 225476
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 224452
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 223428
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 222404
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 207044
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 204996
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 198852
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 197764
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 196804
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 196740
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 195716
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 194820
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 194692
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 192772
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 192708
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 190660
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 187684
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 185636
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 183076
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 181444
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 181028
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 179396
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 178569
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 177882
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 177412
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 176521
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 175834
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 175364
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 174276
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 173252
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 172228
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 171204
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 169220
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 167172
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 166084
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 164996
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 164036
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 163972
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 162948
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 162020
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 161924
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 160996
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 159972
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 158436
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 157988
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 157924
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 157412
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 156644
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 156388
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 155940
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 155620
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 154404
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 154004
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 153892
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 153864
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 153380
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 153316
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 153240
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 152980
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 152868
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 152812
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 152612
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 151881
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 151816
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 151588
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 151194
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 151192
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 149972
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 149860
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 149833
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 149832
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 149208
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 149146
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 148948
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 148836
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 148780
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 148676
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 147784
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 147160
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 146628
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 142532
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 140484
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 138436
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 133316
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 132228, Pruning Lat in lib: 132228
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 131268
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 99524 v.s. Second-longest latency: 100415
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 0, 'DSP': 980, 'FF': 6832, 'LUT': 2589, 'URAM': 20}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 980, 'FF': 5769, 'LUT': 1643, 'URAM': 20}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [{'factor': 4, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_8'}], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_5'}], 'array_partition': [{'type': 2, 'factor': 4, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 2, 'factor': 4, 'dim': 1, 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}]}, 'latency': 99524, 'BRAM': 42, 'DSP': 980, 'FF': 5830, 'LUT': 1811, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 42, 'DSP': 980, 'FF': 6893, 'LUT': 2757, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'grp_nondf_kernel_2mm_fu_114': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.65', '0.37', '0.40', '0.56', '0.00'] ['0.65', '0.37', '0.40', '0.56', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.00', '0.64', '0.02', '0.01', '0.16'] ['0.05', '0.64', '0.02', '0.01', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.65', '0.37', '0.37', '0.49', '0.00'] ['0.65', '0.37', '0.37', '0.49', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.36', '0.00', '0.02', '0.07', '0.00'] ['0.36', '0.00', '0.02', '0.07', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 132228
[INFO:     _3_dse_main_algorithm() ] Post: Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 99524
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 333058, Resource: 0.3395061728395062
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 300354, Resource: 0.3395061728395062
[INFO:     _3_dse_main_algorithm() ] Longest func: [100415, {'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}, 'PE_wrapper_0_0_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['PE_wrapper_0_0_x0_U0', 'PE_wrapper_0_1_x0_U0', 'PE_wrapper_10_0_x0_U0', 'PE_wrapper_10_1_x0_U0', 'PE_wrapper_11_0_x0_U0', 'PE_wrapper_11_1_x0_U0', 'PE_wrapper_12_0_x0_U0', 'PE_wrapper_12_1_x0_U0', 'PE_wrapper_1_0_x0_U0', 'PE_wrapper_1_1_x0_U0', 'PE_wrapper_2_0_x0_U0', 'PE_wrapper_2_1_x0_U0', 'PE_wrapper_3_0_x0_U0', 'PE_wrapper_3_1_x0_U0', 'PE_wrapper_4_0_x0_U0', 'PE_wrapper_4_1_x0_U0', 'PE_wrapper_5_0_x0_U0', 'PE_wrapper_5_1_x0_U0', 'PE_wrapper_6_0_x0_U0', 'PE_wrapper_6_1_x0_U0', 'PE_wrapper_7_0_x0_U0', 'PE_wrapper_7_1_x0_U0', 'PE_wrapper_8_0_x0_U0', 'PE_wrapper_8_1_x0_U0', 'PE_wrapper_9_0_x0_U0', 'PE_wrapper_9_1_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [83452, 83452, 99524]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 99524
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 100415, Pruning Lat in lib: 132285
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 100415, Pruning Lat in lib: 100415
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 99518
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 99518 v.s. Second-longest latency: 99524
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 390, 'FF': 90091, 'LUT': 58941, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 99518, 'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 390, 'FF': 90066, 'LUT': 58895, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 390, 'FF': 90066, 'LUT': 58895, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 99518, 'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 390, 'FF': 90041, 'LUT': 58849, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 390, 'FF': 90041, 'LUT': 58849, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 99518, 'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 390, 'FF': 90016, 'LUT': 58803, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 390, 'FF': 90016, 'LUT': 58803, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 99518, 'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 390, 'FF': 89991, 'LUT': 58757, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 390, 'FF': 89991, 'LUT': 58757, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 99518, 'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 390, 'FF': 89966, 'LUT': 58711, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 390, 'FF': 89966, 'LUT': 58711, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 99518, 'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 390, 'FF': 89941, 'LUT': 58665, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 390, 'FF': 89941, 'LUT': 58665, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 99518, 'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 390, 'FF': 89916, 'LUT': 58619, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 390, 'FF': 89916, 'LUT': 58619, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 99518, 'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 390, 'FF': 89891, 'LUT': 58573, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 390, 'FF': 89891, 'LUT': 58573, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 99518, 'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 390, 'FF': 89866, 'LUT': 58527, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 390, 'FF': 89866, 'LUT': 58527, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 99518, 'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 390, 'FF': 89841, 'LUT': 58481, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 390, 'FF': 89841, 'LUT': 58481, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 99518, 'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 390, 'FF': 89816, 'LUT': 58435, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 390, 'FF': 89816, 'LUT': 58435, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 99518, 'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 390, 'FF': 89791, 'LUT': 58389, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 390, 'FF': 89791, 'LUT': 58389, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 99518, 'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 390, 'FF': 89766, 'LUT': 58343, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 390, 'FF': 89766, 'LUT': 58343, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 99518, 'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 390, 'FF': 89741, 'LUT': 58297, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 390, 'FF': 89741, 'LUT': 58297, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 99518, 'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 390, 'FF': 89716, 'LUT': 58251, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 390, 'FF': 89716, 'LUT': 58251, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 99518, 'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 390, 'FF': 89691, 'LUT': 58205, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 390, 'FF': 89691, 'LUT': 58205, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 99518, 'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 390, 'FF': 89666, 'LUT': 58159, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 390, 'FF': 89666, 'LUT': 58159, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 99518, 'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 390, 'FF': 89641, 'LUT': 58113, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 390, 'FF': 89641, 'LUT': 58113, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 99518, 'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 390, 'FF': 89616, 'LUT': 58067, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 390, 'FF': 89616, 'LUT': 58067, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 99518, 'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 390, 'FF': 89591, 'LUT': 58021, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 390, 'FF': 89591, 'LUT': 58021, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 99518, 'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 390, 'FF': 89566, 'LUT': 57975, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 390, 'FF': 89566, 'LUT': 57975, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 99518, 'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 390, 'FF': 89541, 'LUT': 57929, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 390, 'FF': 89541, 'LUT': 57929, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 99518, 'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 390, 'FF': 89516, 'LUT': 57883, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 390, 'FF': 89516, 'LUT': 57883, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 99518, 'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 390, 'FF': 89491, 'LUT': 57837, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 390, 'FF': 89491, 'LUT': 57837, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 99518, 'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 390, 'FF': 89466, 'LUT': 57791, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 390, 'FF': 89466, 'LUT': 57791, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 99518, 'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 390, 'FF': 89441, 'LUT': 57745, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'PE_wrapper_0_0_x0_U0': True, 'PE_wrapper_0_1_x0_U0': True, 'PE_wrapper_10_0_x0_U0': True, 'PE_wrapper_10_1_x0_U0': True, 'PE_wrapper_11_0_x0_U0': True, 'PE_wrapper_11_1_x0_U0': True, 'PE_wrapper_12_0_x0_U0': True, 'PE_wrapper_12_1_x0_U0': True, 'PE_wrapper_1_0_x0_U0': True, 'PE_wrapper_1_1_x0_U0': True, 'PE_wrapper_2_0_x0_U0': True, 'PE_wrapper_2_1_x0_U0': True, 'PE_wrapper_3_0_x0_U0': True, 'PE_wrapper_3_1_x0_U0': True, 'PE_wrapper_4_0_x0_U0': True, 'PE_wrapper_4_1_x0_U0': True, 'PE_wrapper_5_0_x0_U0': True, 'PE_wrapper_5_1_x0_U0': True, 'PE_wrapper_6_0_x0_U0': True, 'PE_wrapper_6_1_x0_U0': True, 'PE_wrapper_7_0_x0_U0': True, 'PE_wrapper_7_1_x0_U0': True, 'PE_wrapper_8_0_x0_U0': True, 'PE_wrapper_8_1_x0_U0': True, 'PE_wrapper_9_0_x0_U0': True, 'PE_wrapper_9_1_x0_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.65', '0.37', '0.40', '0.56', '0.00'] ['0.65', '0.37', '0.40', '0.56', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.05', '0.64', '0.02', '0.01', '0.00'] ['0.05', '0.64', '0.02', '0.01', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.65', '0.37', '0.37', '0.49', '0.00'] ['0.65', '0.37', '0.37', '0.48', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.36', '0.00', '0.02', '0.07', '0.00'] ['0.36', '0.00', '0.02', '0.07', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func PE_wrapper_0_0_x0_U0 of kernel 0 = 100415
[INFO:     _3_dse_main_algorithm() ] Post: Longest func PE_wrapper_0_0_x0_U0 of kernel 0 = 99518
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 300354, Resource: 0.3395061728395062
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 299457, Resource: 0.3395061728395062
[INFO:     _3_dse_main_algorithm() ] Longest func: [100415, {'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}, 'PE_wrapper_0_0_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['PE_wrapper_0_0_x1_U0', 'PE_wrapper_0_1_x1_U0', 'PE_wrapper_10_0_x1_U0', 'PE_wrapper_10_1_x1_U0', 'PE_wrapper_11_0_x1_U0', 'PE_wrapper_11_1_x1_U0', 'PE_wrapper_12_0_x1_U0', 'PE_wrapper_12_1_x1_U0', 'PE_wrapper_1_0_x1_U0', 'PE_wrapper_1_1_x1_U0', 'PE_wrapper_2_0_x1_U0', 'PE_wrapper_2_1_x1_U0', 'PE_wrapper_3_0_x1_U0', 'PE_wrapper_3_1_x1_U0', 'PE_wrapper_4_0_x1_U0', 'PE_wrapper_4_1_x1_U0', 'PE_wrapper_5_0_x1_U0', 'PE_wrapper_5_1_x1_U0', 'PE_wrapper_6_0_x1_U0', 'PE_wrapper_6_1_x1_U0', 'PE_wrapper_7_0_x1_U0', 'PE_wrapper_7_1_x1_U0', 'PE_wrapper_8_0_x1_U0', 'PE_wrapper_8_1_x1_U0', 'PE_wrapper_9_0_x1_U0', 'PE_wrapper_9_1_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [99518, 83452, 99524]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 99524
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 99518
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 99518 v.s. Second-longest latency: 99524
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 390, 'FF': 96705, 'LUT': 67364, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 99518, 'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 390, 'FF': 96680, 'LUT': 67318, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 390, 'FF': 96680, 'LUT': 67318, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 99518, 'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 390, 'FF': 96655, 'LUT': 67272, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 390, 'FF': 96655, 'LUT': 67272, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 99518, 'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 390, 'FF': 96630, 'LUT': 67226, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 390, 'FF': 96630, 'LUT': 67226, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 99518, 'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 390, 'FF': 96605, 'LUT': 67180, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 390, 'FF': 96605, 'LUT': 67180, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 99518, 'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 390, 'FF': 96580, 'LUT': 67134, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 390, 'FF': 96580, 'LUT': 67134, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 99518, 'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 390, 'FF': 96555, 'LUT': 67088, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 390, 'FF': 96555, 'LUT': 67088, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 99518, 'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 390, 'FF': 96530, 'LUT': 67042, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 390, 'FF': 96530, 'LUT': 67042, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 99518, 'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 390, 'FF': 96505, 'LUT': 66996, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 390, 'FF': 96505, 'LUT': 66996, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 99518, 'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 390, 'FF': 96480, 'LUT': 66950, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 390, 'FF': 96480, 'LUT': 66950, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 99518, 'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 390, 'FF': 96455, 'LUT': 66904, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 390, 'FF': 96455, 'LUT': 66904, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 99518, 'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 390, 'FF': 96430, 'LUT': 66858, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 390, 'FF': 96430, 'LUT': 66858, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 99518, 'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 390, 'FF': 96405, 'LUT': 66812, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 390, 'FF': 96405, 'LUT': 66812, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 99518, 'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 390, 'FF': 96380, 'LUT': 66766, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 390, 'FF': 96380, 'LUT': 66766, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 99518, 'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 390, 'FF': 96355, 'LUT': 66720, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 390, 'FF': 96355, 'LUT': 66720, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 99518, 'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 390, 'FF': 96330, 'LUT': 66674, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 390, 'FF': 96330, 'LUT': 66674, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 99518, 'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 390, 'FF': 96305, 'LUT': 66628, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 390, 'FF': 96305, 'LUT': 66628, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 99518, 'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 390, 'FF': 96280, 'LUT': 66582, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 390, 'FF': 96280, 'LUT': 66582, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 99518, 'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 390, 'FF': 96255, 'LUT': 66536, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 390, 'FF': 96255, 'LUT': 66536, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 99518, 'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 390, 'FF': 96230, 'LUT': 66490, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 390, 'FF': 96230, 'LUT': 66490, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 99518, 'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 390, 'FF': 96205, 'LUT': 66444, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 390, 'FF': 96205, 'LUT': 66444, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 99518, 'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 390, 'FF': 96180, 'LUT': 66398, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 390, 'FF': 96180, 'LUT': 66398, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 99518, 'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 390, 'FF': 96155, 'LUT': 66352, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 390, 'FF': 96155, 'LUT': 66352, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 99518, 'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 390, 'FF': 96130, 'LUT': 66306, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 390, 'FF': 96130, 'LUT': 66306, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 99518, 'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 390, 'FF': 96105, 'LUT': 66260, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 390, 'FF': 96105, 'LUT': 66260, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 99518, 'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 390, 'FF': 96080, 'LUT': 66214, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 390, 'FF': 96080, 'LUT': 66214, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3269, 'LUT': 1924, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 99518, 'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 390, 'FF': 96055, 'LUT': 66168, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'PE_wrapper_0_0_x1_U0': True, 'PE_wrapper_0_1_x1_U0': True, 'PE_wrapper_10_0_x1_U0': True, 'PE_wrapper_10_1_x1_U0': True, 'PE_wrapper_11_0_x1_U0': True, 'PE_wrapper_11_1_x1_U0': True, 'PE_wrapper_12_0_x1_U0': True, 'PE_wrapper_12_1_x1_U0': True, 'PE_wrapper_1_0_x1_U0': True, 'PE_wrapper_1_1_x1_U0': True, 'PE_wrapper_2_0_x1_U0': True, 'PE_wrapper_2_1_x1_U0': True, 'PE_wrapper_3_0_x1_U0': True, 'PE_wrapper_3_1_x1_U0': True, 'PE_wrapper_4_0_x1_U0': True, 'PE_wrapper_4_1_x1_U0': True, 'PE_wrapper_5_0_x1_U0': True, 'PE_wrapper_5_1_x1_U0': True, 'PE_wrapper_6_0_x1_U0': True, 'PE_wrapper_6_1_x1_U0': True, 'PE_wrapper_7_0_x1_U0': True, 'PE_wrapper_7_1_x1_U0': True, 'PE_wrapper_8_0_x1_U0': True, 'PE_wrapper_8_1_x1_U0': True, 'PE_wrapper_9_0_x1_U0': True, 'PE_wrapper_9_1_x1_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.65', '0.37', '0.40', '0.56', '0.00'] ['0.65', '0.37', '0.40', '0.55', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.05', '0.64', '0.02', '0.01', '0.00'] ['0.05', '0.64', '0.02', '0.01', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.65', '0.37', '0.37', '0.48', '0.00'] ['0.65', '0.37', '0.37', '0.48', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.36', '0.00', '0.02', '0.07', '0.00'] ['0.36', '0.00', '0.02', '0.07', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func PE_wrapper_0_0_x1_U0 of kernel 1 = 100415
[INFO:     _3_dse_main_algorithm() ] Post: Longest func PE_wrapper_0_0_x1_U0 of kernel 1 = 99518
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 299457, Resource: 0.3395061728395062
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 298560, Resource: 0.3395061728395062
[INFO:     _3_dse_main_algorithm() ] Longest func: [99524, {'BRAM': 42, 'DSP': 980, 'FF': 5830, 'LUT': 1811, 'URAM': 0}, 'grp_nondf_kernel_2mm_fu_114']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['grp_nondf_kernel_2mm_fu_114']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [99518, 99518]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 99518
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 99524, Pruning Lat in lib: 131268
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 99524, Pruning Lat in lib: 131204
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 99524, Pruning Lat in lib: 130180
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 99524, Pruning Lat in lib: 129252
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 99524, Pruning Lat in lib: 129156
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 99524, Pruning Lat in lib: 128228
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 99524, Pruning Lat in lib: 127204
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 99524, Pruning Lat in lib: 125668
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 99524, Pruning Lat in lib: 125156
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 99524, Pruning Lat in lib: 124644
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 99524, Pruning Lat in lib: 123876
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 99524, Pruning Lat in lib: 123620
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 99524, Pruning Lat in lib: 122852
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 99524, Pruning Lat in lib: 121236
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 99524, Pruning Lat in lib: 121124
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 99524, Pruning Lat in lib: 121096
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 99524, Pruning Lat in lib: 120548
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 99524, Pruning Lat in lib: 120472
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 99524, Pruning Lat in lib: 120212
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 99524, Pruning Lat in lib: 120100
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 99524, Pruning Lat in lib: 120044
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 99524, Pruning Lat in lib: 119113
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 99524, Pruning Lat in lib: 119048
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 99524, Pruning Lat in lib: 118426
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 99524, Pruning Lat in lib: 118424
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 99524, Pruning Lat in lib: 117065
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 99524, Pruning Lat in lib: 116378
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 99524, Pruning Lat in lib: 115908
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 99524, Pruning Lat in lib: 113860
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 99524, Pruning Lat in lib: 107716
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 99524, Pruning Lat in lib: 105764
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 99524, Pruning Lat in lib: 105668
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 99524, Pruning Lat in lib: 103716
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 99524, Pruning Lat in lib: 101572
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 99524, Pruning Lat in lib: 101156
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 99524, Pruning Lat in lib: 99524
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 99460
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 99460 v.s. Second-longest latency: 99518
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 42, 'DSP': 980, 'FF': 6893, 'LUT': 2757, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 42, 'DSP': 980, 'FF': 5830, 'LUT': 1811, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_5'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_8'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}]}, 'latency': 99460, 'BRAM': 0, 'DSP': 980, 'FF': 5771, 'LUT': 1661, 'URAM': 20}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 0, 'DSP': 980, 'FF': 6834, 'LUT': 2607, 'URAM': 20}
[INFO:                  dse_step() ] all_fit: {'grp_nondf_kernel_2mm_fu_114': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.65', '0.37', '0.40', '0.55', '0.00'] ['0.65', '0.37', '0.40', '0.55', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.05', '0.64', '0.02', '0.01', '0.00'] ['0.00', '0.64', '0.02', '0.01', '0.16']
CR_X4Y4_To_CR_X7Y7
['0.65', '0.37', '0.37', '0.48', '0.00'] ['0.65', '0.37', '0.37', '0.48', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.36', '0.00', '0.02', '0.07', '0.00'] ['0.36', '0.00', '0.02', '0.07', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 99524
[INFO:     _3_dse_main_algorithm() ] Post: Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 99460
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 298560, Resource: 0.3395061728395062
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 298496, Resource: 0.3395061728395062
[INFO:     _3_dse_main_algorithm() ] Longest func: [99518, {'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}, 'PE_wrapper_0_0_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['PE_wrapper_0_0_x0_U0', 'PE_wrapper_0_1_x0_U0', 'PE_wrapper_10_0_x0_U0', 'PE_wrapper_10_1_x0_U0', 'PE_wrapper_11_0_x0_U0', 'PE_wrapper_11_1_x0_U0', 'PE_wrapper_12_0_x0_U0', 'PE_wrapper_12_1_x0_U0', 'PE_wrapper_1_0_x0_U0', 'PE_wrapper_1_1_x0_U0', 'PE_wrapper_2_0_x0_U0', 'PE_wrapper_2_1_x0_U0', 'PE_wrapper_3_0_x0_U0', 'PE_wrapper_3_1_x0_U0', 'PE_wrapper_4_0_x0_U0', 'PE_wrapper_4_1_x0_U0', 'PE_wrapper_5_0_x0_U0', 'PE_wrapper_5_1_x0_U0', 'PE_wrapper_6_0_x0_U0', 'PE_wrapper_6_1_x0_U0', 'PE_wrapper_7_0_x0_U0', 'PE_wrapper_7_1_x0_U0', 'PE_wrapper_8_0_x0_U0', 'PE_wrapper_8_1_x0_U0', 'PE_wrapper_9_0_x0_U0', 'PE_wrapper_9_1_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [83452, 83452, 99460]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 99460
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 99518, Pruning Lat in lib: 99518
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 67648
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 67648 v.s. Second-longest latency: 99460
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 390, 'FF': 89441, 'LUT': 57745, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 67648, 'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 395, 'FF': 89937, 'LUT': 58069, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 395, 'FF': 89937, 'LUT': 58069, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 67648, 'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 400, 'FF': 90433, 'LUT': 58393, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 400, 'FF': 90433, 'LUT': 58393, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 67648, 'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 405, 'FF': 90929, 'LUT': 58717, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 405, 'FF': 90929, 'LUT': 58717, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 67648, 'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 410, 'FF': 91425, 'LUT': 59041, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 410, 'FF': 91425, 'LUT': 59041, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 67648, 'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 415, 'FF': 91921, 'LUT': 59365, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 415, 'FF': 91921, 'LUT': 59365, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 67648, 'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 420, 'FF': 92417, 'LUT': 59689, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 420, 'FF': 92417, 'LUT': 59689, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 67648, 'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 425, 'FF': 92913, 'LUT': 60013, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 425, 'FF': 92913, 'LUT': 60013, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 67648, 'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 430, 'FF': 93409, 'LUT': 60337, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 430, 'FF': 93409, 'LUT': 60337, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 67648, 'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 435, 'FF': 93905, 'LUT': 60661, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 435, 'FF': 93905, 'LUT': 60661, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 67648, 'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 440, 'FF': 94401, 'LUT': 60985, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 440, 'FF': 94401, 'LUT': 60985, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 67648, 'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 445, 'FF': 94897, 'LUT': 61309, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 445, 'FF': 94897, 'LUT': 61309, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 67648, 'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 450, 'FF': 95393, 'LUT': 61633, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 450, 'FF': 95393, 'LUT': 61633, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 67648, 'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 455, 'FF': 95889, 'LUT': 61957, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 455, 'FF': 95889, 'LUT': 61957, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 67648, 'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 460, 'FF': 96385, 'LUT': 62281, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 460, 'FF': 96385, 'LUT': 62281, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 67648, 'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 465, 'FF': 96881, 'LUT': 62605, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 465, 'FF': 96881, 'LUT': 62605, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 67648, 'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 470, 'FF': 97377, 'LUT': 62929, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 470, 'FF': 97377, 'LUT': 62929, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 67648, 'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 475, 'FF': 97873, 'LUT': 63253, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 475, 'FF': 97873, 'LUT': 63253, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 67648, 'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 480, 'FF': 98369, 'LUT': 63577, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 480, 'FF': 98369, 'LUT': 63577, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 67648, 'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 485, 'FF': 98865, 'LUT': 63901, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 485, 'FF': 98865, 'LUT': 63901, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 67648, 'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 490, 'FF': 99361, 'LUT': 64225, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 490, 'FF': 99361, 'LUT': 64225, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 67648, 'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 495, 'FF': 99857, 'LUT': 64549, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 495, 'FF': 99857, 'LUT': 64549, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 67648, 'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 500, 'FF': 100353, 'LUT': 64873, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 500, 'FF': 100353, 'LUT': 64873, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 67648, 'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 505, 'FF': 100849, 'LUT': 65197, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 505, 'FF': 100849, 'LUT': 65197, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 67648, 'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 510, 'FF': 101345, 'LUT': 65521, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 510, 'FF': 101345, 'LUT': 65521, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 67648, 'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 515, 'FF': 101841, 'LUT': 65845, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 515, 'FF': 101841, 'LUT': 65845, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 67648, 'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 520, 'FF': 102337, 'LUT': 66169, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'PE_wrapper_0_0_x0_U0': True, 'PE_wrapper_0_1_x0_U0': True, 'PE_wrapper_10_0_x0_U0': True, 'PE_wrapper_10_1_x0_U0': True, 'PE_wrapper_11_0_x0_U0': True, 'PE_wrapper_11_1_x0_U0': True, 'PE_wrapper_12_0_x0_U0': True, 'PE_wrapper_12_1_x0_U0': True, 'PE_wrapper_1_0_x0_U0': True, 'PE_wrapper_1_1_x0_U0': True, 'PE_wrapper_2_0_x0_U0': True, 'PE_wrapper_2_1_x0_U0': True, 'PE_wrapper_3_0_x0_U0': True, 'PE_wrapper_3_1_x0_U0': True, 'PE_wrapper_4_0_x0_U0': True, 'PE_wrapper_4_1_x0_U0': True, 'PE_wrapper_5_0_x0_U0': True, 'PE_wrapper_5_1_x0_U0': True, 'PE_wrapper_6_0_x0_U0': True, 'PE_wrapper_6_1_x0_U0': True, 'PE_wrapper_7_0_x0_U0': True, 'PE_wrapper_7_1_x0_U0': True, 'PE_wrapper_8_0_x0_U0': True, 'PE_wrapper_8_1_x0_U0': True, 'PE_wrapper_9_0_x0_U0': True, 'PE_wrapper_9_1_x0_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.65', '0.37', '0.40', '0.55', '0.00'] ['0.65', '0.37', '0.40', '0.55', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.00', '0.64', '0.02', '0.01', '0.16'] ['0.00', '0.64', '0.02', '0.01', '0.16']
CR_X4Y4_To_CR_X7Y7
['0.65', '0.37', '0.37', '0.48', '0.00'] ['0.65', '0.49', '0.42', '0.55', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.36', '0.00', '0.02', '0.07', '0.00'] ['0.36', '0.00', '0.02', '0.07', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func PE_wrapper_0_0_x0_U0 of kernel 0 = 99518
[INFO:     _3_dse_main_algorithm() ] Post: Longest func A_IO_L2_in_0_x0_U0 of kernel 0 = 83452
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 298496, Resource: 0.3395061728395062
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 282430, Resource: 0.3645833333333333
[INFO:     _3_dse_main_algorithm() ] Longest func: [99518, {'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}, 'PE_wrapper_0_0_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['PE_wrapper_0_0_x1_U0', 'PE_wrapper_0_1_x1_U0', 'PE_wrapper_10_0_x1_U0', 'PE_wrapper_10_1_x1_U0', 'PE_wrapper_11_0_x1_U0', 'PE_wrapper_11_1_x1_U0', 'PE_wrapper_12_0_x1_U0', 'PE_wrapper_12_1_x1_U0', 'PE_wrapper_1_0_x1_U0', 'PE_wrapper_1_1_x1_U0', 'PE_wrapper_2_0_x1_U0', 'PE_wrapper_2_1_x1_U0', 'PE_wrapper_3_0_x1_U0', 'PE_wrapper_3_1_x1_U0', 'PE_wrapper_4_0_x1_U0', 'PE_wrapper_4_1_x1_U0', 'PE_wrapper_5_0_x1_U0', 'PE_wrapper_5_1_x1_U0', 'PE_wrapper_6_0_x1_U0', 'PE_wrapper_6_1_x1_U0', 'PE_wrapper_7_0_x1_U0', 'PE_wrapper_7_1_x1_U0', 'PE_wrapper_8_0_x1_U0', 'PE_wrapper_8_1_x1_U0', 'PE_wrapper_9_0_x1_U0', 'PE_wrapper_9_1_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [83452, 83452, 99460]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 99460
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 67648
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 67648 v.s. Second-longest latency: 99460
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 390, 'FF': 96055, 'LUT': 66168, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 67648, 'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 395, 'FF': 96551, 'LUT': 66492, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 395, 'FF': 96551, 'LUT': 66492, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 67648, 'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 400, 'FF': 97047, 'LUT': 66816, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 400, 'FF': 97047, 'LUT': 66816, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 67648, 'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 405, 'FF': 97543, 'LUT': 67140, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 405, 'FF': 97543, 'LUT': 67140, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 67648, 'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 410, 'FF': 98039, 'LUT': 67464, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 410, 'FF': 98039, 'LUT': 67464, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 67648, 'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 415, 'FF': 98535, 'LUT': 67788, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 415, 'FF': 98535, 'LUT': 67788, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 67648, 'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 420, 'FF': 99031, 'LUT': 68112, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 420, 'FF': 99031, 'LUT': 68112, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 67648, 'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 425, 'FF': 99527, 'LUT': 68436, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 425, 'FF': 99527, 'LUT': 68436, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 67648, 'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 430, 'FF': 100023, 'LUT': 68760, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 430, 'FF': 100023, 'LUT': 68760, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 67648, 'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 435, 'FF': 100519, 'LUT': 69084, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 435, 'FF': 100519, 'LUT': 69084, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 67648, 'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 440, 'FF': 101015, 'LUT': 69408, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 440, 'FF': 101015, 'LUT': 69408, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 67648, 'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 445, 'FF': 101511, 'LUT': 69732, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 445, 'FF': 101511, 'LUT': 69732, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 67648, 'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 450, 'FF': 102007, 'LUT': 70056, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 450, 'FF': 102007, 'LUT': 70056, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 67648, 'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 455, 'FF': 102503, 'LUT': 70380, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 455, 'FF': 102503, 'LUT': 70380, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 67648, 'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 460, 'FF': 102999, 'LUT': 70704, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 460, 'FF': 102999, 'LUT': 70704, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 67648, 'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 465, 'FF': 103495, 'LUT': 71028, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 465, 'FF': 103495, 'LUT': 71028, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 67648, 'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 470, 'FF': 103991, 'LUT': 71352, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 470, 'FF': 103991, 'LUT': 71352, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 67648, 'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 475, 'FF': 104487, 'LUT': 71676, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 475, 'FF': 104487, 'LUT': 71676, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 67648, 'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 480, 'FF': 104983, 'LUT': 72000, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 480, 'FF': 104983, 'LUT': 72000, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 67648, 'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 485, 'FF': 105479, 'LUT': 72324, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 485, 'FF': 105479, 'LUT': 72324, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 67648, 'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 490, 'FF': 105975, 'LUT': 72648, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 490, 'FF': 105975, 'LUT': 72648, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 67648, 'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 495, 'FF': 106471, 'LUT': 72972, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 495, 'FF': 106471, 'LUT': 72972, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 67648, 'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 500, 'FF': 106967, 'LUT': 73296, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 500, 'FF': 106967, 'LUT': 73296, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 67648, 'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 505, 'FF': 107463, 'LUT': 73620, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 505, 'FF': 107463, 'LUT': 73620, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 67648, 'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 510, 'FF': 107959, 'LUT': 73944, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 510, 'FF': 107959, 'LUT': 73944, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 67648, 'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 515, 'FF': 108455, 'LUT': 74268, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 515, 'FF': 108455, 'LUT': 74268, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 15, 'FF': 3244, 'LUT': 1878, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 67648, 'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 520, 'FF': 108951, 'LUT': 74592, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'PE_wrapper_0_0_x1_U0': True, 'PE_wrapper_0_1_x1_U0': True, 'PE_wrapper_10_0_x1_U0': True, 'PE_wrapper_10_1_x1_U0': True, 'PE_wrapper_11_0_x1_U0': True, 'PE_wrapper_11_1_x1_U0': True, 'PE_wrapper_12_0_x1_U0': True, 'PE_wrapper_12_1_x1_U0': True, 'PE_wrapper_1_0_x1_U0': True, 'PE_wrapper_1_1_x1_U0': True, 'PE_wrapper_2_0_x1_U0': True, 'PE_wrapper_2_1_x1_U0': True, 'PE_wrapper_3_0_x1_U0': True, 'PE_wrapper_3_1_x1_U0': True, 'PE_wrapper_4_0_x1_U0': True, 'PE_wrapper_4_1_x1_U0': True, 'PE_wrapper_5_0_x1_U0': True, 'PE_wrapper_5_1_x1_U0': True, 'PE_wrapper_6_0_x1_U0': True, 'PE_wrapper_6_1_x1_U0': True, 'PE_wrapper_7_0_x1_U0': True, 'PE_wrapper_7_1_x1_U0': True, 'PE_wrapper_8_0_x1_U0': True, 'PE_wrapper_8_1_x1_U0': True, 'PE_wrapper_9_0_x1_U0': True, 'PE_wrapper_9_1_x1_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.65', '0.37', '0.40', '0.55', '0.00'] ['0.65', '0.49', '0.45', '0.62', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.00', '0.64', '0.02', '0.01', '0.16'] ['0.00', '0.64', '0.02', '0.01', '0.16']
CR_X4Y4_To_CR_X7Y7
['0.65', '0.49', '0.42', '0.55', '0.00'] ['0.65', '0.49', '0.42', '0.55', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.36', '0.00', '0.02', '0.07', '0.00'] ['0.36', '0.00', '0.02', '0.07', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func PE_wrapper_0_0_x1_U0 of kernel 1 = 99518
[INFO:     _3_dse_main_algorithm() ] Post: Longest func A_IO_L2_in_0_x1_U0 of kernel 1 = 83452
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 282430, Resource: 0.3645833333333333
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 266364, Resource: 0.3896604938271605
[INFO:     _3_dse_main_algorithm() ] Longest func: [99460, {'BRAM': 0, 'DSP': 980, 'FF': 5771, 'LUT': 1661, 'URAM': 20}, 'grp_nondf_kernel_2mm_fu_114']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['grp_nondf_kernel_2mm_fu_114']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [83452, 83452]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 83452
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 99460, Pruning Lat in lib: 99460
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 99108
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 82116 v.s. Second-longest latency: 83452
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 0, 'DSP': 980, 'FF': 6834, 'LUT': 2607, 'URAM': 20}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 980, 'FF': 5771, 'LUT': 1661, 'URAM': 20}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [{'factor': 8, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_8'}], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_5'}], 'array_partition': [{'type': 2, 'factor': 8, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 2, 'factor': 8, 'dim': 1, 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}]}, 'latency': 82116, 'BRAM': 50, 'DSP': 980, 'FF': 7470, 'LUT': 2261, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 50, 'DSP': 980, 'FF': 8533, 'LUT': 3207, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'grp_nondf_kernel_2mm_fu_114': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.65', '0.49', '0.45', '0.62', '0.00'] ['0.65', '0.49', '0.45', '0.62', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.00', '0.64', '0.02', '0.01', '0.16'] ['0.07', '0.64', '0.02', '0.02', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.65', '0.49', '0.42', '0.55', '0.00'] ['0.65', '0.49', '0.42', '0.55', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.36', '0.00', '0.02', '0.07', '0.00'] ['0.36', '0.00', '0.02', '0.07', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 99460
[INFO:     _3_dse_main_algorithm() ] Post: Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 82116
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 266364, Resource: 0.3896604938271605
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 249020, Resource: 0.3896604938271605
[INFO:     _3_dse_main_algorithm() ] Longest func: [83452, {'BRAM': 8, 'DSP': 0, 'FF': 96, 'LUT': 325, 'URAM': 0}, 'A_IO_L2_in_0_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['A_IO_L2_in_0_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [82394, 82394, 82116]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 82394
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 83452, Pruning Lat in lib: 151044
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 83452, Pruning Lat in lib: 144829
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 83452, Pruning Lat in lib: 122435
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 83452, Pruning Lat in lib: 118276
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 83452, Pruning Lat in lib: 115779
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 83452, Pruning Lat in lib: 112061
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 83452, Pruning Lat in lib: 111620
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 83452, Pruning Lat in lib: 109124
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 83452, Pruning Lat in lib: 83452
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 83011
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 79294 v.s. Second-longest latency: 82394
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 520, 'FF': 102337, 'LUT': 66169, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 8, 'DSP': 0, 'FF': 96, 'LUT': 325, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 79294, 'BRAM': 0, 'DSP': 0, 'FF': 655, 'LUT': 443, 'URAM': 4}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 148, 'DSP': 520, 'FF': 102896, 'LUT': 66287, 'URAM': 4}
[INFO:                  dse_step() ] all_fit: {'A_IO_L2_in_0_x0_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.65', '0.49', '0.45', '0.62', '0.00'] ['0.65', '0.49', '0.45', '0.62', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.07', '0.64', '0.02', '0.02', '0.00'] ['0.07', '0.64', '0.02', '0.02', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.65', '0.49', '0.42', '0.55', '0.00'] ['0.62', '0.49', '0.43', '0.55', '0.03']
CR_X0Y0_To_CR_X3Y3
['0.36', '0.00', '0.02', '0.07', '0.00'] ['0.36', '0.00', '0.02', '0.07', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func A_IO_L2_in_0_x0_U0 of kernel 0 = 83452
[INFO:     _3_dse_main_algorithm() ] Post: Longest func A_IO_L2_in_1_x0_U0 of kernel 0 = 82394
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 249020, Resource: 0.3896604938271605
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 247962, Resource: 0.3896604938271605
[INFO:     _3_dse_main_algorithm() ] Longest func: [83452, {'BRAM': 8, 'DSP': 0, 'FF': 96, 'LUT': 325, 'URAM': 0}, 'A_IO_L2_in_0_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['A_IO_L2_in_0_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [82394, 82394, 82116]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 82394
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 83011
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 79294 v.s. Second-longest latency: 82394
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 280, 'DSP': 0, 'FF': 6302, 'LUT': 14241, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 8, 'DSP': 0, 'FF': 96, 'LUT': 325, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 79294, 'BRAM': 0, 'DSP': 0, 'FF': 655, 'LUT': 443, 'URAM': 4}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 272, 'DSP': 0, 'FF': 6861, 'LUT': 14359, 'URAM': 4}
[INFO:                  dse_step() ] all_fit: {'A_IO_L2_in_0_x1_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.65', '0.49', '0.45', '0.62', '0.00'] ['0.65', '0.49', '0.45', '0.62', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.07', '0.64', '0.02', '0.02', '0.00'] ['0.07', '0.64', '0.02', '0.02', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.62', '0.49', '0.43', '0.55', '0.03'] ['0.62', '0.49', '0.43', '0.55', '0.03']
CR_X0Y0_To_CR_X3Y3
['0.36', '0.00', '0.02', '0.07', '0.00'] ['0.35', '0.00', '0.02', '0.07', '0.03']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func A_IO_L2_in_0_x1_U0 of kernel 1 = 83452
[INFO:     _3_dse_main_algorithm() ] Post: Longest func A_IO_L2_in_1_x1_U0 of kernel 1 = 82394
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 247962, Resource: 0.3896604938271605
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 246904, Resource: 0.3896604938271605
[INFO:     _3_dse_main_algorithm() ] Longest func: [82394, {'BRAM': 8, 'DSP': 0, 'FF': 92, 'LUT': 325, 'URAM': 0}, 'A_IO_L2_in_1_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['A_IO_L2_in_1_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [81336, 81336, 82116]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 82116
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 82394, Pruning Lat in lib: 83011
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 79294
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 79294 v.s. Second-longest latency: 82116
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 148, 'DSP': 520, 'FF': 102896, 'LUT': 66287, 'URAM': 4}
[INFO:                  dse_step() ] curr_util: {'BRAM': 8, 'DSP': 0, 'FF': 92, 'LUT': 325, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 79294, 'BRAM': 0, 'DSP': 0, 'FF': 655, 'LUT': 443, 'URAM': 4}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 140, 'DSP': 520, 'FF': 103459, 'LUT': 66405, 'URAM': 8}
[INFO:                  dse_step() ] all_fit: {'A_IO_L2_in_1_x0_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.65', '0.49', '0.45', '0.62', '0.00'] ['0.65', '0.49', '0.45', '0.62', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.07', '0.64', '0.02', '0.02', '0.00'] ['0.07', '0.64', '0.02', '0.02', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.62', '0.49', '0.43', '0.55', '0.03'] ['0.58', '0.49', '0.43', '0.55', '0.06']
CR_X0Y0_To_CR_X3Y3
['0.35', '0.00', '0.02', '0.07', '0.03'] ['0.35', '0.00', '0.02', '0.07', '0.03']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func A_IO_L2_in_1_x0_U0 of kernel 0 = 82394
[INFO:     _3_dse_main_algorithm() ] Post: Longest func A_IO_L2_in_2_x0_U0 of kernel 0 = 81336
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 246904, Resource: 0.3896604938271605
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 245846, Resource: 0.3896604938271605
[INFO:     _3_dse_main_algorithm() ] Longest func: [82394, {'BRAM': 8, 'DSP': 0, 'FF': 92, 'LUT': 325, 'URAM': 0}, 'A_IO_L2_in_1_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['A_IO_L2_in_1_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [81336, 81336, 82116]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 82116
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 79294
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 79294 v.s. Second-longest latency: 82116
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 272, 'DSP': 0, 'FF': 6861, 'LUT': 14359, 'URAM': 4}
[INFO:                  dse_step() ] curr_util: {'BRAM': 8, 'DSP': 0, 'FF': 92, 'LUT': 325, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 79294, 'BRAM': 0, 'DSP': 0, 'FF': 655, 'LUT': 443, 'URAM': 4}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 264, 'DSP': 0, 'FF': 7424, 'LUT': 14477, 'URAM': 8}
[INFO:                  dse_step() ] all_fit: {'A_IO_L2_in_1_x1_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.65', '0.49', '0.45', '0.62', '0.00'] ['0.65', '0.49', '0.45', '0.62', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.07', '0.64', '0.02', '0.02', '0.00'] ['0.07', '0.64', '0.02', '0.02', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.58', '0.49', '0.43', '0.55', '0.06'] ['0.58', '0.49', '0.43', '0.55', '0.06']
CR_X0Y0_To_CR_X3Y3
['0.35', '0.00', '0.02', '0.07', '0.03'] ['0.34', '0.00', '0.02', '0.07', '0.06']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func A_IO_L2_in_1_x1_U0 of kernel 1 = 82394
[INFO:     _3_dse_main_algorithm() ] Post: Longest func A_IO_L2_in_2_x1_U0 of kernel 1 = 81336
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 245846, Resource: 0.3896604938271605
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 244788, Resource: 0.3896604938271605
[INFO:     _3_dse_main_algorithm() ] Longest func: [82116, {'BRAM': 50, 'DSP': 980, 'FF': 7470, 'LUT': 2261, 'URAM': 0}, 'grp_nondf_kernel_2mm_fu_114']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['grp_nondf_kernel_2mm_fu_114']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [81336, 81336]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 81336
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 82116, Pruning Lat in lib: 99108
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 82116, Pruning Lat in lib: 97412
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 82116, Pruning Lat in lib: 96649
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 82116, Pruning Lat in lib: 96484
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 82116, Pruning Lat in lib: 95947
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 82116, Pruning Lat in lib: 95460
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 82116, Pruning Lat in lib: 94601
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 82116, Pruning Lat in lib: 94436
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 82116, Pruning Lat in lib: 93899
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 82116, Pruning Lat in lib: 92900
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 82116, Pruning Lat in lib: 92388
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 82116, Pruning Lat in lib: 91876
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 82116, Pruning Lat in lib: 91108
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 82116, Pruning Lat in lib: 90852
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 82116, Pruning Lat in lib: 90084
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 82116, Pruning Lat in lib: 88468
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 82116, Pruning Lat in lib: 88356
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 82116, Pruning Lat in lib: 88328
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 82116, Pruning Lat in lib: 87780
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 82116, Pruning Lat in lib: 87704
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 82116, Pruning Lat in lib: 87444
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 82116, Pruning Lat in lib: 87332
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 82116, Pruning Lat in lib: 87276
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 82116, Pruning Lat in lib: 86345
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 82116, Pruning Lat in lib: 86280
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 82116, Pruning Lat in lib: 85658
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 82116, Pruning Lat in lib: 85656
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 82116, Pruning Lat in lib: 84297
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 82116, Pruning Lat in lib: 84164
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 82116, Pruning Lat in lib: 83610
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 82116, Pruning Lat in lib: 82116
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 75972
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 75972 v.s. Second-longest latency: 81336
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 50, 'DSP': 980, 'FF': 8533, 'LUT': 3207, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 50, 'DSP': 980, 'FF': 7470, 'LUT': 2261, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [{'factor': 16, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_8'}], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_5'}], 'array_partition': [{'type': 2, 'factor': 16, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 2, 'factor': 16, 'dim': 1, 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}]}, 'latency': 75972, 'BRAM': 0, 'DSP': 980, 'FF': 9732, 'LUT': 3175, 'URAM': 50}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 0, 'DSP': 980, 'FF': 10795, 'LUT': 4121, 'URAM': 50}
[INFO:                  dse_step() ] all_fit: {'grp_nondf_kernel_2mm_fu_114': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.65', '0.49', '0.45', '0.62', '0.00'] ['0.65', '0.49', '0.45', '0.62', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.07', '0.64', '0.02', '0.02', '0.00'] ['0.00', '0.64', '0.03', '0.02', '0.39']
CR_X4Y4_To_CR_X7Y7
['0.58', '0.49', '0.43', '0.55', '0.06'] ['0.58', '0.49', '0.43', '0.55', '0.06']
CR_X0Y0_To_CR_X3Y3
['0.34', '0.00', '0.02', '0.07', '0.06'] ['0.34', '0.00', '0.02', '0.07', '0.06']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 82116
[INFO:     _3_dse_main_algorithm() ] Post: Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 75972
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 244788, Resource: 0.3896604938271605
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 238644, Resource: 0.3896604938271605
[INFO:     _3_dse_main_algorithm() ] Longest func: [81336, {'BRAM': 8, 'DSP': 0, 'FF': 92, 'LUT': 325, 'URAM': 0}, 'A_IO_L2_in_2_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['A_IO_L2_in_2_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [80278, 80278, 75972]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 80278
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 79294
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 79294 v.s. Second-longest latency: 80278
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 264, 'DSP': 0, 'FF': 7424, 'LUT': 14477, 'URAM': 8}
[INFO:                  dse_step() ] curr_util: {'BRAM': 8, 'DSP': 0, 'FF': 92, 'LUT': 325, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 79294, 'BRAM': 0, 'DSP': 0, 'FF': 655, 'LUT': 443, 'URAM': 4}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 256, 'DSP': 0, 'FF': 7987, 'LUT': 14595, 'URAM': 12}
[INFO:                  dse_step() ] all_fit: {'A_IO_L2_in_2_x0_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.65', '0.49', '0.45', '0.62', '0.00'] ['0.65', '0.49', '0.45', '0.62', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.00', '0.64', '0.03', '0.02', '0.39'] ['0.00', '0.64', '0.03', '0.02', '0.39']
CR_X4Y4_To_CR_X7Y7
['0.58', '0.49', '0.43', '0.55', '0.06'] ['0.58', '0.49', '0.43', '0.55', '0.06']
CR_X0Y0_To_CR_X3Y3
['0.34', '0.00', '0.02', '0.07', '0.06'] ['0.33', '0.00', '0.02', '0.07', '0.09']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func A_IO_L2_in_2_x0_U0 of kernel 0 = 81336
[INFO:     _3_dse_main_algorithm() ] Post: Longest func A_IO_L2_in_3_x0_U0 of kernel 0 = 80278
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 238644, Resource: 0.3896604938271605
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 237586, Resource: 0.3896604938271605
[INFO:     _3_dse_main_algorithm() ] Longest func: [81336, {'BRAM': 8, 'DSP': 0, 'FF': 92, 'LUT': 325, 'URAM': 0}, 'A_IO_L2_in_2_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['A_IO_L2_in_2_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [80278, 80278, 75972]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 80278
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 79294
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 79294 v.s. Second-longest latency: 80278
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 256, 'DSP': 0, 'FF': 7987, 'LUT': 14595, 'URAM': 12}
[INFO:                  dse_step() ] curr_util: {'BRAM': 8, 'DSP': 0, 'FF': 92, 'LUT': 325, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 79294, 'BRAM': 0, 'DSP': 0, 'FF': 655, 'LUT': 443, 'URAM': 4}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 248, 'DSP': 0, 'FF': 8550, 'LUT': 14713, 'URAM': 16}
[INFO:                  dse_step() ] all_fit: {'A_IO_L2_in_2_x1_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.65', '0.49', '0.45', '0.62', '0.00'] ['0.65', '0.49', '0.45', '0.62', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.00', '0.64', '0.03', '0.02', '0.39'] ['0.00', '0.64', '0.03', '0.02', '0.39']
CR_X4Y4_To_CR_X7Y7
['0.58', '0.49', '0.43', '0.55', '0.06'] ['0.58', '0.49', '0.43', '0.55', '0.06']
CR_X0Y0_To_CR_X3Y3
['0.33', '0.00', '0.02', '0.07', '0.09'] ['0.32', '0.00', '0.02', '0.07', '0.12']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func A_IO_L2_in_2_x1_U0 of kernel 1 = 81336
[INFO:     _3_dse_main_algorithm() ] Post: Longest func A_IO_L2_in_3_x1_U0 of kernel 1 = 80278
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 237586, Resource: 0.3896604938271605
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 236528, Resource: 0.3896604938271605
[INFO:     _3_dse_main_algorithm() ] Longest func: [80278, {'BRAM': 8, 'DSP': 0, 'FF': 92, 'LUT': 325, 'URAM': 0}, 'A_IO_L2_in_3_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['A_IO_L2_in_3_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [79294, 79294, 75972]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 79294
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 79294
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 79293 v.s. Second-longest latency: 79294
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 248, 'DSP': 0, 'FF': 8550, 'LUT': 14713, 'URAM': 16}
[INFO:                  dse_step() ] curr_util: {'BRAM': 8, 'DSP': 0, 'FF': 92, 'LUT': 325, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 79293, 'BRAM': 8, 'DSP': 0, 'FF': 142, 'LUT': 441, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 248, 'DSP': 0, 'FF': 8600, 'LUT': 14829, 'URAM': 16}
[INFO:                  dse_step() ] all_fit: {'A_IO_L2_in_3_x0_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.65', '0.49', '0.45', '0.62', '0.00'] ['0.65', '0.49', '0.45', '0.62', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.00', '0.64', '0.03', '0.02', '0.39'] ['0.00', '0.64', '0.03', '0.02', '0.39']
CR_X4Y4_To_CR_X7Y7
['0.58', '0.49', '0.43', '0.55', '0.06'] ['0.58', '0.49', '0.43', '0.55', '0.06']
CR_X0Y0_To_CR_X3Y3
['0.32', '0.00', '0.02', '0.07', '0.12'] ['0.32', '0.00', '0.02', '0.07', '0.12']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func A_IO_L2_in_3_x0_U0 of kernel 0 = 80278
[INFO:     _3_dse_main_algorithm() ] Post: Longest func A_IO_L2_in_0_x0_U0 of kernel 0 = 79294
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 236528, Resource: 0.3896604938271605
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 235544, Resource: 0.3896604938271605
[INFO:     _3_dse_main_algorithm() ] Longest func: [80278, {'BRAM': 8, 'DSP': 0, 'FF': 92, 'LUT': 325, 'URAM': 0}, 'A_IO_L2_in_3_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['A_IO_L2_in_3_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [79294, 79294, 75972]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 79294
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 79294
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 79293 v.s. Second-longest latency: 79294
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 248, 'DSP': 0, 'FF': 8600, 'LUT': 14829, 'URAM': 16}
[INFO:                  dse_step() ] curr_util: {'BRAM': 8, 'DSP': 0, 'FF': 92, 'LUT': 325, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 79293, 'BRAM': 8, 'DSP': 0, 'FF': 142, 'LUT': 441, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 248, 'DSP': 0, 'FF': 8650, 'LUT': 14945, 'URAM': 16}
[INFO:                  dse_step() ] all_fit: {'A_IO_L2_in_3_x1_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.65', '0.49', '0.45', '0.62', '0.00'] ['0.65', '0.49', '0.45', '0.62', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.00', '0.64', '0.03', '0.02', '0.39'] ['0.00', '0.64', '0.03', '0.02', '0.39']
CR_X4Y4_To_CR_X7Y7
['0.58', '0.49', '0.43', '0.55', '0.06'] ['0.58', '0.49', '0.43', '0.55', '0.06']
CR_X0Y0_To_CR_X3Y3
['0.32', '0.00', '0.02', '0.07', '0.12'] ['0.32', '0.00', '0.02', '0.07', '0.12']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func A_IO_L2_in_3_x1_U0 of kernel 1 = 80278
[INFO:     _3_dse_main_algorithm() ] Post: Longest func A_IO_L2_in_0_x1_U0 of kernel 1 = 79294
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 235544, Resource: 0.3896604938271605
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 234560, Resource: 0.3896604938271605
[INFO:     _3_dse_main_algorithm() ] Longest func: [79294, {'BRAM': 0, 'DSP': 0, 'FF': 655, 'LUT': 443, 'URAM': 4}, 'A_IO_L2_in_0_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['A_IO_L2_in_0_x0_U0', 'A_IO_L2_in_1_x0_U0', 'A_IO_L2_in_2_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [79293, 79293, 75972]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 79293
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 79294, Pruning Lat in lib: 79294
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 79293
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 78853 v.s. Second-longest latency: 79293
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 140, 'DSP': 520, 'FF': 103459, 'LUT': 66405, 'URAM': 8}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 655, 'LUT': 443, 'URAM': 4}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_3'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 78853, 'BRAM': 0, 'DSP': 0, 'FF': 721, 'LUT': 641, 'URAM': 4}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 140, 'DSP': 520, 'FF': 103525, 'LUT': 66603, 'URAM': 8}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 140, 'DSP': 520, 'FF': 103525, 'LUT': 66603, 'URAM': 8}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 655, 'LUT': 443, 'URAM': 4}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_3'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 78853, 'BRAM': 0, 'DSP': 0, 'FF': 721, 'LUT': 641, 'URAM': 4}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 140, 'DSP': 520, 'FF': 103591, 'LUT': 66801, 'URAM': 8}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 248, 'DSP': 0, 'FF': 8650, 'LUT': 14945, 'URAM': 16}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 655, 'LUT': 443, 'URAM': 4}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_3'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 78853, 'BRAM': 0, 'DSP': 0, 'FF': 721, 'LUT': 641, 'URAM': 4}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 248, 'DSP': 0, 'FF': 8716, 'LUT': 15143, 'URAM': 16}
[INFO:                  dse_step() ] all_fit: {'A_IO_L2_in_0_x0_U0': True, 'A_IO_L2_in_1_x0_U0': True, 'A_IO_L2_in_2_x0_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.65', '0.49', '0.45', '0.62', '0.00'] ['0.65', '0.49', '0.45', '0.62', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.00', '0.64', '0.03', '0.02', '0.39'] ['0.00', '0.64', '0.03', '0.02', '0.39']
CR_X4Y4_To_CR_X7Y7
['0.58', '0.49', '0.43', '0.55', '0.06'] ['0.58', '0.49', '0.43', '0.55', '0.06']
CR_X0Y0_To_CR_X3Y3
['0.32', '0.00', '0.02', '0.07', '0.12'] ['0.32', '0.00', '0.02', '0.07', '0.12']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func A_IO_L2_in_0_x0_U0 of kernel 0 = 79294
[INFO:     _3_dse_main_algorithm() ] Post: Longest func A_IO_L2_in_3_x0_U0 of kernel 0 = 79293
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 234560, Resource: 0.3896604938271605
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 234559, Resource: 0.3896604938271605
[INFO:     _3_dse_main_algorithm() ] Longest func: [79294, {'BRAM': 0, 'DSP': 0, 'FF': 655, 'LUT': 443, 'URAM': 4}, 'A_IO_L2_in_0_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['A_IO_L2_in_0_x1_U0', 'A_IO_L2_in_1_x1_U0', 'A_IO_L2_in_2_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [79293, 79293, 75972]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 79293
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 79293
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 78853 v.s. Second-longest latency: 79293
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 248, 'DSP': 0, 'FF': 8716, 'LUT': 15143, 'URAM': 16}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 655, 'LUT': 443, 'URAM': 4}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_3'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 78853, 'BRAM': 0, 'DSP': 0, 'FF': 721, 'LUT': 641, 'URAM': 4}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 248, 'DSP': 0, 'FF': 8782, 'LUT': 15341, 'URAM': 16}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 248, 'DSP': 0, 'FF': 8782, 'LUT': 15341, 'URAM': 16}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 655, 'LUT': 443, 'URAM': 4}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_3'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 78853, 'BRAM': 0, 'DSP': 0, 'FF': 721, 'LUT': 641, 'URAM': 4}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 248, 'DSP': 0, 'FF': 8848, 'LUT': 15539, 'URAM': 16}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 248, 'DSP': 0, 'FF': 8848, 'LUT': 15539, 'URAM': 16}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 655, 'LUT': 443, 'URAM': 4}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_3'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 78853, 'BRAM': 0, 'DSP': 0, 'FF': 721, 'LUT': 641, 'URAM': 4}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 248, 'DSP': 0, 'FF': 8914, 'LUT': 15737, 'URAM': 16}
[INFO:                  dse_step() ] all_fit: {'A_IO_L2_in_0_x1_U0': True, 'A_IO_L2_in_1_x1_U0': True, 'A_IO_L2_in_2_x1_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.65', '0.49', '0.45', '0.62', '0.00'] ['0.65', '0.49', '0.45', '0.62', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.00', '0.64', '0.03', '0.02', '0.39'] ['0.00', '0.64', '0.03', '0.02', '0.39']
CR_X4Y4_To_CR_X7Y7
['0.58', '0.49', '0.43', '0.55', '0.06'] ['0.58', '0.49', '0.43', '0.55', '0.06']
CR_X0Y0_To_CR_X3Y3
['0.32', '0.00', '0.02', '0.07', '0.12'] ['0.32', '0.00', '0.02', '0.08', '0.12']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func A_IO_L2_in_0_x1_U0 of kernel 1 = 79294
[INFO:     _3_dse_main_algorithm() ] Post: Longest func A_IO_L2_in_3_x1_U0 of kernel 1 = 79293
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 234559, Resource: 0.3896604938271605
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 234558, Resource: 0.3896604938271605
[INFO:     _3_dse_main_algorithm() ] Longest func: [79293, {'BRAM': 8, 'DSP': 0, 'FF': 142, 'LUT': 441, 'URAM': 0}, 'A_IO_L2_in_3_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['A_IO_L2_in_3_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [79220, 79220, 75972]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 79220
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 79293, Pruning Lat in lib: 79293
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 78853
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 78853 v.s. Second-longest latency: 79220
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 248, 'DSP': 0, 'FF': 8914, 'LUT': 15737, 'URAM': 16}
[INFO:                  dse_step() ] curr_util: {'BRAM': 8, 'DSP': 0, 'FF': 142, 'LUT': 441, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_3'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 78853, 'BRAM': 0, 'DSP': 0, 'FF': 721, 'LUT': 641, 'URAM': 4}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 240, 'DSP': 0, 'FF': 9493, 'LUT': 15937, 'URAM': 20}
[INFO:                  dse_step() ] all_fit: {'A_IO_L2_in_3_x0_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.65', '0.49', '0.45', '0.62', '0.00'] ['0.65', '0.49', '0.45', '0.62', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.00', '0.64', '0.03', '0.02', '0.39'] ['0.00', '0.64', '0.03', '0.02', '0.39']
CR_X4Y4_To_CR_X7Y7
['0.58', '0.49', '0.43', '0.55', '0.06'] ['0.58', '0.49', '0.43', '0.55', '0.06']
CR_X0Y0_To_CR_X3Y3
['0.32', '0.00', '0.02', '0.08', '0.12'] ['0.31', '0.00', '0.02', '0.08', '0.16']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func A_IO_L2_in_3_x0_U0 of kernel 0 = 79293
[INFO:     _3_dse_main_algorithm() ] Post: Longest func A_IO_L2_in_4_x0_U0 of kernel 0 = 79220
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 234558, Resource: 0.3896604938271605
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 234485, Resource: 0.3896604938271605
[INFO:     _3_dse_main_algorithm() ] Longest func: [79293, {'BRAM': 8, 'DSP': 0, 'FF': 142, 'LUT': 441, 'URAM': 0}, 'A_IO_L2_in_3_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['A_IO_L2_in_3_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [79220, 79220, 75972]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 79220
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 78853
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 78853 v.s. Second-longest latency: 79220
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 240, 'DSP': 0, 'FF': 9493, 'LUT': 15937, 'URAM': 20}
[INFO:                  dse_step() ] curr_util: {'BRAM': 8, 'DSP': 0, 'FF': 142, 'LUT': 441, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_3'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 78853, 'BRAM': 0, 'DSP': 0, 'FF': 721, 'LUT': 641, 'URAM': 4}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 232, 'DSP': 0, 'FF': 10072, 'LUT': 16137, 'URAM': 24}
[INFO:                  dse_step() ] all_fit: {'A_IO_L2_in_3_x1_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.65', '0.49', '0.45', '0.62', '0.00'] ['0.65', '0.49', '0.45', '0.62', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.00', '0.64', '0.03', '0.02', '0.39'] ['0.00', '0.64', '0.03', '0.02', '0.39']
CR_X4Y4_To_CR_X7Y7
['0.58', '0.49', '0.43', '0.55', '0.06'] ['0.58', '0.49', '0.43', '0.55', '0.06']
CR_X0Y0_To_CR_X3Y3
['0.31', '0.00', '0.02', '0.08', '0.16'] ['0.30', '0.00', '0.02', '0.08', '0.19']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func A_IO_L2_in_3_x1_U0 of kernel 1 = 79293
[INFO:     _3_dse_main_algorithm() ] Post: Longest func A_IO_L2_in_4_x1_U0 of kernel 1 = 79220
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 234485, Resource: 0.3896604938271605
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 234412, Resource: 0.3896604938271605
[INFO:     _3_dse_main_algorithm() ] Longest func: [79220, {'BRAM': 8, 'DSP': 0, 'FF': 92, 'LUT': 325, 'URAM': 0}, 'A_IO_L2_in_4_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['A_IO_L2_in_4_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [78853, 78853, 75972]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 78853
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 78853
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 78852 v.s. Second-longest latency: 78853
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 232, 'DSP': 0, 'FF': 10072, 'LUT': 16137, 'URAM': 24}
[INFO:                  dse_step() ] curr_util: {'BRAM': 8, 'DSP': 0, 'FF': 92, 'LUT': 325, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_3'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 78852, 'BRAM': 8, 'DSP': 0, 'FF': 187, 'LUT': 590, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 232, 'DSP': 0, 'FF': 10167, 'LUT': 16402, 'URAM': 24}
[INFO:                  dse_step() ] all_fit: {'A_IO_L2_in_4_x0_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.65', '0.49', '0.45', '0.62', '0.00'] ['0.65', '0.49', '0.45', '0.62', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.00', '0.64', '0.03', '0.02', '0.39'] ['0.00', '0.64', '0.03', '0.02', '0.39']
CR_X4Y4_To_CR_X7Y7
['0.58', '0.49', '0.43', '0.55', '0.06'] ['0.58', '0.49', '0.43', '0.55', '0.06']
CR_X0Y0_To_CR_X3Y3
['0.30', '0.00', '0.02', '0.08', '0.19'] ['0.30', '0.00', '0.02', '0.08', '0.19']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func A_IO_L2_in_4_x0_U0 of kernel 0 = 79220
[INFO:     _3_dse_main_algorithm() ] Post: Longest func A_IO_L2_in_0_x0_U0 of kernel 0 = 78853
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 234412, Resource: 0.3896604938271605
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 234045, Resource: 0.3896604938271605
[INFO:     _3_dse_main_algorithm() ] Longest func: [79220, {'BRAM': 8, 'DSP': 0, 'FF': 92, 'LUT': 325, 'URAM': 0}, 'A_IO_L2_in_4_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['A_IO_L2_in_4_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [78853, 78853, 75972]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 78853
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 78853
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 78852 v.s. Second-longest latency: 78853
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 232, 'DSP': 0, 'FF': 10167, 'LUT': 16402, 'URAM': 24}
[INFO:                  dse_step() ] curr_util: {'BRAM': 8, 'DSP': 0, 'FF': 92, 'LUT': 325, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_3'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 78852, 'BRAM': 8, 'DSP': 0, 'FF': 187, 'LUT': 590, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 232, 'DSP': 0, 'FF': 10262, 'LUT': 16667, 'URAM': 24}
[INFO:                  dse_step() ] all_fit: {'A_IO_L2_in_4_x1_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.65', '0.49', '0.45', '0.62', '0.00'] ['0.65', '0.49', '0.45', '0.62', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.00', '0.64', '0.03', '0.02', '0.39'] ['0.00', '0.64', '0.03', '0.02', '0.39']
CR_X4Y4_To_CR_X7Y7
['0.58', '0.49', '0.43', '0.55', '0.06'] ['0.58', '0.49', '0.43', '0.55', '0.06']
CR_X0Y0_To_CR_X3Y3
['0.30', '0.00', '0.02', '0.08', '0.19'] ['0.30', '0.00', '0.02', '0.08', '0.19']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func A_IO_L2_in_4_x1_U0 of kernel 1 = 79220
[INFO:     _3_dse_main_algorithm() ] Post: Longest func A_IO_L2_in_0_x1_U0 of kernel 1 = 78853
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 234045, Resource: 0.3896604938271605
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 233678, Resource: 0.3896604938271605
[INFO:     _3_dse_main_algorithm() ] Longest func: [78853, {'BRAM': 0, 'DSP': 0, 'FF': 721, 'LUT': 641, 'URAM': 4}, 'A_IO_L2_in_0_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['A_IO_L2_in_0_x0_U0', 'A_IO_L2_in_1_x0_U0', 'A_IO_L2_in_2_x0_U0', 'A_IO_L2_in_3_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [78852, 78852, 75972]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 78852
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 78853, Pruning Lat in lib: 78853
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 78852
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 76355 v.s. Second-longest latency: 78852
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 140, 'DSP': 520, 'FF': 103591, 'LUT': 66801, 'URAM': 8}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 721, 'LUT': 641, 'URAM': 4}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_3'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 76355, 'BRAM': 8, 'DSP': 0, 'FF': 111, 'LUT': 489, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 148, 'DSP': 520, 'FF': 102981, 'LUT': 66649, 'URAM': 4}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 148, 'DSP': 520, 'FF': 102981, 'LUT': 66649, 'URAM': 4}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 721, 'LUT': 641, 'URAM': 4}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_3'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 76355, 'BRAM': 8, 'DSP': 0, 'FF': 111, 'LUT': 489, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 520, 'FF': 102371, 'LUT': 66497, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 232, 'DSP': 0, 'FF': 10262, 'LUT': 16667, 'URAM': 24}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 721, 'LUT': 641, 'URAM': 4}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_3'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 76355, 'BRAM': 8, 'DSP': 0, 'FF': 111, 'LUT': 489, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 240, 'DSP': 0, 'FF': 9652, 'LUT': 16515, 'URAM': 20}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 240, 'DSP': 0, 'FF': 9652, 'LUT': 16515, 'URAM': 20}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 721, 'LUT': 641, 'URAM': 4}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_3'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 76355, 'BRAM': 8, 'DSP': 0, 'FF': 111, 'LUT': 489, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 248, 'DSP': 0, 'FF': 9042, 'LUT': 16363, 'URAM': 16}
[INFO:                  dse_step() ] all_fit: {'A_IO_L2_in_0_x0_U0': True, 'A_IO_L2_in_1_x0_U0': True, 'A_IO_L2_in_2_x0_U0': True, 'A_IO_L2_in_3_x0_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.65', '0.49', '0.45', '0.62', '0.00'] ['0.65', '0.49', '0.45', '0.62', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.00', '0.64', '0.03', '0.02', '0.39'] ['0.00', '0.64', '0.03', '0.02', '0.39']
CR_X4Y4_To_CR_X7Y7
['0.58', '0.49', '0.43', '0.55', '0.06'] ['0.65', '0.49', '0.42', '0.55', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.30', '0.00', '0.02', '0.08', '0.19'] ['0.32', '0.00', '0.02', '0.08', '0.12']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func A_IO_L2_in_0_x0_U0 of kernel 0 = 78853
[INFO:     _3_dse_main_algorithm() ] Post: Longest func A_IO_L2_in_4_x0_U0 of kernel 0 = 78852
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 233678, Resource: 0.3896604938271605
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 233677, Resource: 0.3896604938271605
[INFO:     _3_dse_main_algorithm() ] Longest func: [78853, {'BRAM': 0, 'DSP': 0, 'FF': 721, 'LUT': 641, 'URAM': 4}, 'A_IO_L2_in_0_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['A_IO_L2_in_0_x1_U0', 'A_IO_L2_in_1_x1_U0', 'A_IO_L2_in_2_x1_U0', 'A_IO_L2_in_3_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [78852, 78852, 75972]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 78852
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 78852
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 76355 v.s. Second-longest latency: 78852
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 248, 'DSP': 0, 'FF': 9042, 'LUT': 16363, 'URAM': 16}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 721, 'LUT': 641, 'URAM': 4}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_3'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 76355, 'BRAM': 8, 'DSP': 0, 'FF': 111, 'LUT': 489, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 256, 'DSP': 0, 'FF': 8432, 'LUT': 16211, 'URAM': 12}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 256, 'DSP': 0, 'FF': 8432, 'LUT': 16211, 'URAM': 12}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 721, 'LUT': 641, 'URAM': 4}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_3'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 76355, 'BRAM': 8, 'DSP': 0, 'FF': 111, 'LUT': 489, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 264, 'DSP': 0, 'FF': 7822, 'LUT': 16059, 'URAM': 8}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 264, 'DSP': 0, 'FF': 7822, 'LUT': 16059, 'URAM': 8}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 721, 'LUT': 641, 'URAM': 4}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_3'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 76355, 'BRAM': 8, 'DSP': 0, 'FF': 111, 'LUT': 489, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 272, 'DSP': 0, 'FF': 7212, 'LUT': 15907, 'URAM': 4}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 272, 'DSP': 0, 'FF': 7212, 'LUT': 15907, 'URAM': 4}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 721, 'LUT': 641, 'URAM': 4}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_3'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 76355, 'BRAM': 8, 'DSP': 0, 'FF': 111, 'LUT': 489, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 280, 'DSP': 0, 'FF': 6602, 'LUT': 15755, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'A_IO_L2_in_0_x1_U0': True, 'A_IO_L2_in_1_x1_U0': True, 'A_IO_L2_in_2_x1_U0': True, 'A_IO_L2_in_3_x1_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.65', '0.49', '0.45', '0.62', '0.00'] ['0.65', '0.49', '0.45', '0.62', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.00', '0.64', '0.03', '0.02', '0.39'] ['0.00', '0.64', '0.03', '0.02', '0.39']
CR_X4Y4_To_CR_X7Y7
['0.65', '0.49', '0.42', '0.55', '0.00'] ['0.65', '0.49', '0.42', '0.55', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.32', '0.00', '0.02', '0.08', '0.12'] ['0.36', '0.00', '0.02', '0.08', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func A_IO_L2_in_0_x1_U0 of kernel 1 = 78853
[INFO:     _3_dse_main_algorithm() ] Post: Longest func A_IO_L2_in_4_x1_U0 of kernel 1 = 78852
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 233677, Resource: 0.3896604938271605
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 233676, Resource: 0.3896604938271605
[INFO:     _3_dse_main_algorithm() ] Longest func: [78852, {'BRAM': 8, 'DSP': 0, 'FF': 187, 'LUT': 590, 'URAM': 0}, 'A_IO_L2_in_4_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['A_IO_L2_in_4_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [78162, 78162, 75972]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 78162
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 78852, Pruning Lat in lib: 78852
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 76355
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 76355 v.s. Second-longest latency: 78162
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 280, 'DSP': 0, 'FF': 6602, 'LUT': 15755, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 8, 'DSP': 0, 'FF': 187, 'LUT': 590, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_3'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 76355, 'BRAM': 8, 'DSP': 0, 'FF': 111, 'LUT': 489, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 280, 'DSP': 0, 'FF': 6526, 'LUT': 15654, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'A_IO_L2_in_4_x0_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.65', '0.49', '0.45', '0.62', '0.00'] ['0.65', '0.49', '0.45', '0.62', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.00', '0.64', '0.03', '0.02', '0.39'] ['0.00', '0.64', '0.03', '0.02', '0.39']
CR_X4Y4_To_CR_X7Y7
['0.65', '0.49', '0.42', '0.55', '0.00'] ['0.65', '0.49', '0.42', '0.55', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.36', '0.00', '0.02', '0.08', '0.00'] ['0.36', '0.00', '0.02', '0.07', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func A_IO_L2_in_4_x0_U0 of kernel 0 = 78852
[INFO:     _3_dse_main_algorithm() ] Post: Longest func A_IO_L2_in_5_x0_U0 of kernel 0 = 78162
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 233676, Resource: 0.3896604938271605
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 232986, Resource: 0.3896604938271605
[INFO:     _3_dse_main_algorithm() ] Longest func: [78852, {'BRAM': 8, 'DSP': 0, 'FF': 187, 'LUT': 590, 'URAM': 0}, 'A_IO_L2_in_4_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['A_IO_L2_in_4_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [78162, 78162, 75972]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 78162
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 76355
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 76355 v.s. Second-longest latency: 78162
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 280, 'DSP': 0, 'FF': 6526, 'LUT': 15654, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 8, 'DSP': 0, 'FF': 187, 'LUT': 590, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_3'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 76355, 'BRAM': 8, 'DSP': 0, 'FF': 111, 'LUT': 489, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 280, 'DSP': 0, 'FF': 6450, 'LUT': 15553, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'A_IO_L2_in_4_x1_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.65', '0.49', '0.45', '0.62', '0.00'] ['0.65', '0.49', '0.45', '0.62', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.00', '0.64', '0.03', '0.02', '0.39'] ['0.00', '0.64', '0.03', '0.02', '0.39']
CR_X4Y4_To_CR_X7Y7
['0.65', '0.49', '0.42', '0.55', '0.00'] ['0.65', '0.49', '0.42', '0.55', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.36', '0.00', '0.02', '0.07', '0.00'] ['0.36', '0.00', '0.02', '0.07', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func A_IO_L2_in_4_x1_U0 of kernel 1 = 78852
[INFO:     _3_dse_main_algorithm() ] Post: Longest func A_IO_L2_in_5_x1_U0 of kernel 1 = 78162
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 232986, Resource: 0.3896604938271605
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 232296, Resource: 0.3896604938271605
[INFO:     _3_dse_main_algorithm() ] Longest func: [78162, {'BRAM': 8, 'DSP': 0, 'FF': 92, 'LUT': 325, 'URAM': 0}, 'A_IO_L2_in_5_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['A_IO_L2_in_5_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [77104, 77104, 75972]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 77104
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 76355
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 76355 v.s. Second-longest latency: 77104
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 280, 'DSP': 0, 'FF': 6450, 'LUT': 15553, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 8, 'DSP': 0, 'FF': 92, 'LUT': 325, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_3'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 76355, 'BRAM': 8, 'DSP': 0, 'FF': 111, 'LUT': 489, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 280, 'DSP': 0, 'FF': 6469, 'LUT': 15717, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'A_IO_L2_in_5_x0_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.65', '0.49', '0.45', '0.62', '0.00'] ['0.65', '0.49', '0.45', '0.62', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.00', '0.64', '0.03', '0.02', '0.39'] ['0.00', '0.64', '0.03', '0.02', '0.39']
CR_X4Y4_To_CR_X7Y7
['0.65', '0.49', '0.42', '0.55', '0.00'] ['0.65', '0.49', '0.42', '0.55', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.36', '0.00', '0.02', '0.07', '0.00'] ['0.36', '0.00', '0.02', '0.08', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func A_IO_L2_in_5_x0_U0 of kernel 0 = 78162
[INFO:     _3_dse_main_algorithm() ] Post: Longest func A_IO_L2_in_6_x0_U0 of kernel 0 = 77104
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 232296, Resource: 0.3896604938271605
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 231238, Resource: 0.3896604938271605
[INFO:     _3_dse_main_algorithm() ] Longest func: [78162, {'BRAM': 8, 'DSP': 0, 'FF': 92, 'LUT': 325, 'URAM': 0}, 'A_IO_L2_in_5_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['A_IO_L2_in_5_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [77104, 77104, 75972]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 77104
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 76355
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 76355 v.s. Second-longest latency: 77104
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 280, 'DSP': 0, 'FF': 6469, 'LUT': 15717, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 8, 'DSP': 0, 'FF': 92, 'LUT': 325, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_3'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 76355, 'BRAM': 8, 'DSP': 0, 'FF': 111, 'LUT': 489, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 280, 'DSP': 0, 'FF': 6488, 'LUT': 15881, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'A_IO_L2_in_5_x1_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.65', '0.49', '0.45', '0.62', '0.00'] ['0.65', '0.49', '0.45', '0.62', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.00', '0.64', '0.03', '0.02', '0.39'] ['0.00', '0.64', '0.03', '0.02', '0.39']
CR_X4Y4_To_CR_X7Y7
['0.65', '0.49', '0.42', '0.55', '0.00'] ['0.65', '0.49', '0.42', '0.55', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.36', '0.00', '0.02', '0.08', '0.00'] ['0.36', '0.00', '0.02', '0.08', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func A_IO_L2_in_5_x1_U0 of kernel 1 = 78162
[INFO:     _3_dse_main_algorithm() ] Post: Longest func A_IO_L2_in_6_x1_U0 of kernel 1 = 77104
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 231238, Resource: 0.3896604938271605
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 230180, Resource: 0.3896604938271605
[INFO:     _3_dse_main_algorithm() ] Longest func: [77104, {'BRAM': 8, 'DSP': 0, 'FF': 92, 'LUT': 325, 'URAM': 0}, 'A_IO_L2_in_6_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['A_IO_L2_in_6_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [76355, 76355, 75972]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 76355
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 76355
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 48573 v.s. Second-longest latency: 76355
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 280, 'DSP': 0, 'FF': 6488, 'LUT': 15881, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 8, 'DSP': 0, 'FF': 92, 'LUT': 325, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 17, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 48573, 'BRAM': 8, 'DSP': 0, 'FF': 2185, 'LUT': 677, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 280, 'DSP': 0, 'FF': 8581, 'LUT': 16233, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'A_IO_L2_in_6_x0_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.65', '0.49', '0.45', '0.62', '0.00'] ['0.65', '0.49', '0.45', '0.62', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.00', '0.64', '0.03', '0.02', '0.39'] ['0.00', '0.64', '0.03', '0.02', '0.39']
CR_X4Y4_To_CR_X7Y7
['0.65', '0.49', '0.42', '0.55', '0.00'] ['0.65', '0.49', '0.42', '0.55', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.36', '0.00', '0.02', '0.08', '0.00'] ['0.36', '0.00', '0.02', '0.08', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func A_IO_L2_in_6_x0_U0 of kernel 0 = 77104
[INFO:     _3_dse_main_algorithm() ] Post: Longest func A_IO_L2_in_0_x0_U0 of kernel 0 = 76355
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 230180, Resource: 0.3896604938271605
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 229431, Resource: 0.3896604938271605
[INFO:     _3_dse_main_algorithm() ] Longest func: [77104, {'BRAM': 8, 'DSP': 0, 'FF': 92, 'LUT': 325, 'URAM': 0}, 'A_IO_L2_in_6_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['A_IO_L2_in_6_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [76355, 76355, 75972]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 76355
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 76355
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 48573 v.s. Second-longest latency: 76355
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 280, 'DSP': 0, 'FF': 8581, 'LUT': 16233, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 8, 'DSP': 0, 'FF': 92, 'LUT': 325, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 17, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 48573, 'BRAM': 8, 'DSP': 0, 'FF': 2185, 'LUT': 677, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 280, 'DSP': 0, 'FF': 10674, 'LUT': 16585, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'A_IO_L2_in_6_x1_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.65', '0.49', '0.45', '0.62', '0.00'] ['0.65', '0.49', '0.45', '0.62', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.00', '0.64', '0.03', '0.02', '0.39'] ['0.00', '0.64', '0.03', '0.02', '0.39']
CR_X4Y4_To_CR_X7Y7
['0.65', '0.49', '0.42', '0.55', '0.00'] ['0.65', '0.49', '0.42', '0.55', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.36', '0.00', '0.02', '0.08', '0.00'] ['0.36', '0.00', '0.03', '0.08', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func A_IO_L2_in_6_x1_U0 of kernel 1 = 77104
[INFO:     _3_dse_main_algorithm() ] Post: Longest func A_IO_L2_in_0_x1_U0 of kernel 1 = 76355
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 229431, Resource: 0.3896604938271605
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 228682, Resource: 0.3896604938271605
[INFO:     _3_dse_main_algorithm() ] Longest func: [76355, {'BRAM': 8, 'DSP': 0, 'FF': 111, 'LUT': 489, 'URAM': 0}, 'A_IO_L2_in_0_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['A_IO_L2_in_0_x0_U0', 'A_IO_L2_in_1_x0_U0', 'A_IO_L2_in_2_x0_U0', 'A_IO_L2_in_3_x0_U0', 'A_IO_L2_in_4_x0_U0', 'A_IO_L2_in_5_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [76046, 76046, 75972]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 76046
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 76355, Pruning Lat in lib: 76355
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 48573
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 48573 v.s. Second-longest latency: 76046
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 520, 'FF': 102371, 'LUT': 66497, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 8, 'DSP': 0, 'FF': 111, 'LUT': 489, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 17, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 48573, 'BRAM': 8, 'DSP': 0, 'FF': 2185, 'LUT': 677, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 520, 'FF': 104445, 'LUT': 66685, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 520, 'FF': 104445, 'LUT': 66685, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 8, 'DSP': 0, 'FF': 111, 'LUT': 489, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 17, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 48573, 'BRAM': 8, 'DSP': 0, 'FF': 2185, 'LUT': 677, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 520, 'FF': 106519, 'LUT': 66873, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 280, 'DSP': 0, 'FF': 10674, 'LUT': 16585, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 8, 'DSP': 0, 'FF': 111, 'LUT': 489, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 17, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 48573, 'BRAM': 8, 'DSP': 0, 'FF': 2185, 'LUT': 677, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 280, 'DSP': 0, 'FF': 12748, 'LUT': 16773, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 280, 'DSP': 0, 'FF': 12748, 'LUT': 16773, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 8, 'DSP': 0, 'FF': 111, 'LUT': 489, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 17, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 48573, 'BRAM': 8, 'DSP': 0, 'FF': 2185, 'LUT': 677, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 280, 'DSP': 0, 'FF': 14822, 'LUT': 16961, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 280, 'DSP': 0, 'FF': 14822, 'LUT': 16961, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 8, 'DSP': 0, 'FF': 111, 'LUT': 489, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 17, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 48573, 'BRAM': 8, 'DSP': 0, 'FF': 2185, 'LUT': 677, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 280, 'DSP': 0, 'FF': 16896, 'LUT': 17149, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 280, 'DSP': 0, 'FF': 16896, 'LUT': 17149, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 8, 'DSP': 0, 'FF': 111, 'LUT': 489, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 17, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 48573, 'BRAM': 8, 'DSP': 0, 'FF': 2185, 'LUT': 677, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 280, 'DSP': 0, 'FF': 18970, 'LUT': 17337, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'A_IO_L2_in_0_x0_U0': True, 'A_IO_L2_in_1_x0_U0': True, 'A_IO_L2_in_2_x0_U0': True, 'A_IO_L2_in_3_x0_U0': True, 'A_IO_L2_in_4_x0_U0': True, 'A_IO_L2_in_5_x0_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.65', '0.49', '0.45', '0.62', '0.00'] ['0.65', '0.49', '0.45', '0.62', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.00', '0.64', '0.03', '0.02', '0.39'] ['0.00', '0.64', '0.03', '0.02', '0.39']
CR_X4Y4_To_CR_X7Y7
['0.65', '0.49', '0.42', '0.55', '0.00'] ['0.65', '0.49', '0.44', '0.56', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.36', '0.00', '0.03', '0.08', '0.00'] ['0.36', '0.00', '0.05', '0.08', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func A_IO_L2_in_0_x0_U0 of kernel 0 = 76355
[INFO:     _3_dse_main_algorithm() ] Post: Longest func A_IO_L2_in_7_x0_U0 of kernel 0 = 76046
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 228682, Resource: 0.3896604938271605
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 228373, Resource: 0.3896604938271605
[INFO:     _3_dse_main_algorithm() ] Longest func: [76355, {'BRAM': 8, 'DSP': 0, 'FF': 111, 'LUT': 489, 'URAM': 0}, 'A_IO_L2_in_0_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['A_IO_L2_in_0_x1_U0', 'A_IO_L2_in_1_x1_U0', 'A_IO_L2_in_2_x1_U0', 'A_IO_L2_in_3_x1_U0', 'A_IO_L2_in_4_x1_U0', 'A_IO_L2_in_5_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [76046, 76046, 75972]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 76046
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 48573
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 48573 v.s. Second-longest latency: 76046
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 280, 'DSP': 0, 'FF': 18970, 'LUT': 17337, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 8, 'DSP': 0, 'FF': 111, 'LUT': 489, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 17, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 48573, 'BRAM': 8, 'DSP': 0, 'FF': 2185, 'LUT': 677, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 280, 'DSP': 0, 'FF': 21044, 'LUT': 17525, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 280, 'DSP': 0, 'FF': 21044, 'LUT': 17525, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 8, 'DSP': 0, 'FF': 111, 'LUT': 489, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 17, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 48573, 'BRAM': 8, 'DSP': 0, 'FF': 2185, 'LUT': 677, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 280, 'DSP': 0, 'FF': 23118, 'LUT': 17713, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 280, 'DSP': 0, 'FF': 23118, 'LUT': 17713, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 8, 'DSP': 0, 'FF': 111, 'LUT': 489, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 17, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 48573, 'BRAM': 8, 'DSP': 0, 'FF': 2185, 'LUT': 677, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 280, 'DSP': 0, 'FF': 25192, 'LUT': 17901, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 280, 'DSP': 0, 'FF': 25192, 'LUT': 17901, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 8, 'DSP': 0, 'FF': 111, 'LUT': 489, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 17, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 48573, 'BRAM': 8, 'DSP': 0, 'FF': 2185, 'LUT': 677, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 280, 'DSP': 0, 'FF': 27266, 'LUT': 18089, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 280, 'DSP': 0, 'FF': 27266, 'LUT': 18089, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 8, 'DSP': 0, 'FF': 111, 'LUT': 489, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 17, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 48573, 'BRAM': 8, 'DSP': 0, 'FF': 2185, 'LUT': 677, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 280, 'DSP': 0, 'FF': 29340, 'LUT': 18277, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 280, 'DSP': 0, 'FF': 29340, 'LUT': 18277, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 8, 'DSP': 0, 'FF': 111, 'LUT': 489, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 17, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 48573, 'BRAM': 8, 'DSP': 0, 'FF': 2185, 'LUT': 677, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 280, 'DSP': 0, 'FF': 31414, 'LUT': 18465, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'A_IO_L2_in_0_x1_U0': True, 'A_IO_L2_in_1_x1_U0': True, 'A_IO_L2_in_2_x1_U0': True, 'A_IO_L2_in_3_x1_U0': True, 'A_IO_L2_in_4_x1_U0': True, 'A_IO_L2_in_5_x1_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.65', '0.49', '0.45', '0.62', '0.00'] ['0.65', '0.49', '0.45', '0.62', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.00', '0.64', '0.03', '0.02', '0.39'] ['0.00', '0.64', '0.03', '0.02', '0.39']
CR_X4Y4_To_CR_X7Y7
['0.65', '0.49', '0.44', '0.56', '0.00'] ['0.65', '0.49', '0.44', '0.56', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.36', '0.00', '0.05', '0.08', '0.00'] ['0.36', '0.00', '0.08', '0.09', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func A_IO_L2_in_0_x1_U0 of kernel 1 = 76355
[INFO:     _3_dse_main_algorithm() ] Post: Longest func A_IO_L2_in_7_x1_U0 of kernel 1 = 76046
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 228373, Resource: 0.3896604938271605
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 228064, Resource: 0.3896604938271605
[INFO:     _3_dse_main_algorithm() ] Longest func: [76046, {'BRAM': 8, 'DSP': 0, 'FF': 92, 'LUT': 325, 'URAM': 0}, 'A_IO_L2_in_7_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['A_IO_L2_in_7_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [74988, 74988, 75972]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 75972
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 48573
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 48573 v.s. Second-longest latency: 75972
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 280, 'DSP': 0, 'FF': 31414, 'LUT': 18465, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 8, 'DSP': 0, 'FF': 92, 'LUT': 325, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 17, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 48573, 'BRAM': 8, 'DSP': 0, 'FF': 2185, 'LUT': 677, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 280, 'DSP': 0, 'FF': 33507, 'LUT': 18817, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'A_IO_L2_in_7_x0_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.65', '0.49', '0.45', '0.62', '0.00'] ['0.65', '0.49', '0.45', '0.62', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.00', '0.64', '0.03', '0.02', '0.39'] ['0.00', '0.64', '0.03', '0.02', '0.39']
CR_X4Y4_To_CR_X7Y7
['0.65', '0.49', '0.44', '0.56', '0.00'] ['0.65', '0.49', '0.44', '0.56', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.36', '0.00', '0.08', '0.09', '0.00'] ['0.36', '0.00', '0.08', '0.09', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func A_IO_L2_in_7_x0_U0 of kernel 0 = 76046
[INFO:     _3_dse_main_algorithm() ] Post: Longest func A_IO_L2_in_8_x0_U0 of kernel 0 = 74988
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 228064, Resource: 0.3896604938271605
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 227006, Resource: 0.3896604938271605
[INFO:     _3_dse_main_algorithm() ] Longest func: [76046, {'BRAM': 8, 'DSP': 0, 'FF': 92, 'LUT': 325, 'URAM': 0}, 'A_IO_L2_in_7_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['A_IO_L2_in_7_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [74988, 74988, 75972]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 75972
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 48573
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 48573 v.s. Second-longest latency: 75972
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 280, 'DSP': 0, 'FF': 33507, 'LUT': 18817, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 8, 'DSP': 0, 'FF': 92, 'LUT': 325, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 17, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 48573, 'BRAM': 8, 'DSP': 0, 'FF': 2185, 'LUT': 677, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 280, 'DSP': 0, 'FF': 35600, 'LUT': 19169, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'A_IO_L2_in_7_x1_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.65', '0.49', '0.45', '0.62', '0.00'] ['0.65', '0.49', '0.45', '0.62', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.00', '0.64', '0.03', '0.02', '0.39'] ['0.00', '0.64', '0.03', '0.02', '0.39']
CR_X4Y4_To_CR_X7Y7
['0.65', '0.49', '0.44', '0.56', '0.00'] ['0.65', '0.49', '0.44', '0.56', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.36', '0.00', '0.08', '0.09', '0.00'] ['0.36', '0.00', '0.09', '0.09', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func A_IO_L2_in_7_x1_U0 of kernel 1 = 76046
[INFO:     _3_dse_main_algorithm() ] Post: Longest func A_IO_L2_in_8_x1_U0 of kernel 1 = 74988
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 227006, Resource: 0.3896604938271605
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 225948, Resource: 0.3896604938271605
[INFO:     _3_dse_main_algorithm() ] Longest func: [75972, {'BRAM': 0, 'DSP': 980, 'FF': 9732, 'LUT': 3175, 'URAM': 50}, 'grp_nondf_kernel_2mm_fu_114']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['grp_nondf_kernel_2mm_fu_114']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [74988, 74988]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 74988
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 75972, Pruning Lat in lib: 75972
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 73924
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 73924 v.s. Second-longest latency: 74988
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 0, 'DSP': 980, 'FF': 10795, 'LUT': 4121, 'URAM': 50}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 980, 'FF': 9732, 'LUT': 3175, 'URAM': 50}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [{'factor': 16, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_8'}], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_5'}], 'array_partition': [{'type': 2, 'factor': 16, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 2, 'factor': 16, 'dim': 1, 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}]}, 'latency': 73924, 'BRAM': 66, 'DSP': 980, 'FF': 9698, 'LUT': 3165, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 66, 'DSP': 980, 'FF': 10761, 'LUT': 4111, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'grp_nondf_kernel_2mm_fu_114': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.65', '0.49', '0.45', '0.62', '0.00'] ['0.65', '0.49', '0.45', '0.62', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.00', '0.64', '0.03', '0.02', '0.39'] ['0.09', '0.64', '0.03', '0.02', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.65', '0.49', '0.44', '0.56', '0.00'] ['0.65', '0.49', '0.44', '0.56', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.36', '0.00', '0.09', '0.09', '0.00'] ['0.36', '0.00', '0.09', '0.09', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 75972
[INFO:     _3_dse_main_algorithm() ] Post: Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 73924
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 225948, Resource: 0.3896604938271605
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 223900, Resource: 0.3896604938271605
[INFO:     _3_dse_main_algorithm() ] Longest func: [74988, {'BRAM': 8, 'DSP': 0, 'FF': 92, 'LUT': 325, 'URAM': 0}, 'A_IO_L2_in_8_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['A_IO_L2_in_8_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [73930, 73930, 73924]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 73930
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 48573
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 48573 v.s. Second-longest latency: 73930
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 280, 'DSP': 0, 'FF': 35600, 'LUT': 19169, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 8, 'DSP': 0, 'FF': 92, 'LUT': 325, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 17, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 48573, 'BRAM': 8, 'DSP': 0, 'FF': 2185, 'LUT': 677, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 280, 'DSP': 0, 'FF': 37693, 'LUT': 19521, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'A_IO_L2_in_8_x0_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.65', '0.49', '0.45', '0.62', '0.00'] ['0.65', '0.49', '0.45', '0.62', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.09', '0.64', '0.03', '0.02', '0.00'] ['0.09', '0.64', '0.03', '0.02', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.65', '0.49', '0.44', '0.56', '0.00'] ['0.65', '0.49', '0.44', '0.56', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.36', '0.00', '0.09', '0.09', '0.00'] ['0.36', '0.00', '0.09', '0.09', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func A_IO_L2_in_8_x0_U0 of kernel 0 = 74988
[INFO:     _3_dse_main_algorithm() ] Post: Longest func A_IO_L2_in_9_x0_U0 of kernel 0 = 73930
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 223900, Resource: 0.3896604938271605
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 222842, Resource: 0.3896604938271605
[INFO:     _3_dse_main_algorithm() ] Longest func: [74988, {'BRAM': 8, 'DSP': 0, 'FF': 92, 'LUT': 325, 'URAM': 0}, 'A_IO_L2_in_8_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['A_IO_L2_in_8_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [73930, 73930, 73924]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 73930
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 48573
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 48573 v.s. Second-longest latency: 73930
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 280, 'DSP': 0, 'FF': 37693, 'LUT': 19521, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 8, 'DSP': 0, 'FF': 92, 'LUT': 325, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 17, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 48573, 'BRAM': 8, 'DSP': 0, 'FF': 2185, 'LUT': 677, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 280, 'DSP': 0, 'FF': 39786, 'LUT': 19873, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'A_IO_L2_in_8_x1_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.65', '0.49', '0.45', '0.62', '0.00'] ['0.65', '0.49', '0.45', '0.62', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.09', '0.64', '0.03', '0.02', '0.00'] ['0.09', '0.64', '0.03', '0.02', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.65', '0.49', '0.44', '0.56', '0.00'] ['0.65', '0.49', '0.44', '0.56', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.36', '0.00', '0.09', '0.09', '0.00'] ['0.36', '0.00', '0.10', '0.09', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func A_IO_L2_in_8_x1_U0 of kernel 1 = 74988
[INFO:     _3_dse_main_algorithm() ] Post: Longest func A_IO_L2_in_9_x1_U0 of kernel 1 = 73930
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 222842, Resource: 0.3896604938271605
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 221784, Resource: 0.3896604938271605
[INFO:     _3_dse_main_algorithm() ] Longest func: [73930, {'BRAM': 8, 'DSP': 0, 'FF': 92, 'LUT': 325, 'URAM': 0}, 'A_IO_L2_in_9_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['A_IO_L2_in_9_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [72872, 72872, 73924]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 73924
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 48573
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 48573 v.s. Second-longest latency: 73924
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 280, 'DSP': 0, 'FF': 39786, 'LUT': 19873, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 8, 'DSP': 0, 'FF': 92, 'LUT': 325, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 17, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 48573, 'BRAM': 8, 'DSP': 0, 'FF': 2185, 'LUT': 677, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 280, 'DSP': 0, 'FF': 41879, 'LUT': 20225, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'A_IO_L2_in_9_x0_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.65', '0.49', '0.45', '0.62', '0.00'] ['0.65', '0.49', '0.45', '0.62', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.09', '0.64', '0.03', '0.02', '0.00'] ['0.09', '0.64', '0.03', '0.02', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.65', '0.49', '0.44', '0.56', '0.00'] ['0.65', '0.49', '0.44', '0.56', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.36', '0.00', '0.10', '0.09', '0.00'] ['0.36', '0.00', '0.10', '0.10', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func A_IO_L2_in_9_x0_U0 of kernel 0 = 73930
[INFO:     _3_dse_main_algorithm() ] Post: Longest func A_IO_L2_in_10_x0_U0 of kernel 0 = 72872
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 221784, Resource: 0.3896604938271605
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 220726, Resource: 0.3896604938271605
[INFO:     _3_dse_main_algorithm() ] Longest func: [73930, {'BRAM': 8, 'DSP': 0, 'FF': 92, 'LUT': 325, 'URAM': 0}, 'A_IO_L2_in_9_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['A_IO_L2_in_9_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [72872, 72872, 73924]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 73924
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 48573
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 48573 v.s. Second-longest latency: 73924
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 280, 'DSP': 0, 'FF': 41879, 'LUT': 20225, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 8, 'DSP': 0, 'FF': 92, 'LUT': 325, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 17, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 48573, 'BRAM': 8, 'DSP': 0, 'FF': 2185, 'LUT': 677, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 280, 'DSP': 0, 'FF': 43972, 'LUT': 20577, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'A_IO_L2_in_9_x1_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.65', '0.49', '0.45', '0.62', '0.00'] ['0.65', '0.49', '0.45', '0.62', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.09', '0.64', '0.03', '0.02', '0.00'] ['0.09', '0.64', '0.03', '0.02', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.65', '0.49', '0.44', '0.56', '0.00'] ['0.65', '0.49', '0.44', '0.56', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.36', '0.00', '0.10', '0.10', '0.00'] ['0.36', '0.00', '0.11', '0.10', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func A_IO_L2_in_9_x1_U0 of kernel 1 = 73930
[INFO:     _3_dse_main_algorithm() ] Post: Longest func A_IO_L2_in_10_x1_U0 of kernel 1 = 72872
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 220726, Resource: 0.3896604938271605
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 219668, Resource: 0.3896604938271605
[INFO:     _3_dse_main_algorithm() ] Longest func: [73924, {'BRAM': 66, 'DSP': 980, 'FF': 9698, 'LUT': 3165, 'URAM': 0}, 'grp_nondf_kernel_2mm_fu_114']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['grp_nondf_kernel_2mm_fu_114']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [72872, 72872]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 72872
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 73924, Pruning Lat in lib: 73924
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 64804
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 64804 v.s. Second-longest latency: 72872
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 66, 'DSP': 980, 'FF': 10761, 'LUT': 4111, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 66, 'DSP': 980, 'FF': 9698, 'LUT': 3165, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [{'factor': 32, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_5'}, {'factor': 4, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_8'}], 'pipeline': [], 'array_partition': [{'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 0, 'factor': 0, 'dim': 1, 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 2, 'factor': 4, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 2, 'factor': 4, 'dim': 1, 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}]}, 'latency': 64804, 'BRAM': 0, 'DSP': 0, 'FF': 10592, 'LUT': 3708, 'URAM': 74}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 0, 'DSP': 0, 'FF': 11655, 'LUT': 4654, 'URAM': 74}
[INFO:                  dse_step() ] all_fit: {'grp_nondf_kernel_2mm_fu_114': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.65', '0.49', '0.45', '0.62', '0.00'] ['0.65', '0.49', '0.45', '0.62', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.09', '0.64', '0.03', '0.02', '0.00'] ['0.00', '0.00', '0.03', '0.02', '0.58']
CR_X4Y4_To_CR_X7Y7
['0.65', '0.49', '0.44', '0.56', '0.00'] ['0.65', '0.49', '0.44', '0.56', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.36', '0.00', '0.11', '0.10', '0.00'] ['0.36', '0.00', '0.11', '0.10', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 73924
[INFO:     _3_dse_main_algorithm() ] Post: Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 64804
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 219668, Resource: 0.3896604938271605
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 210548, Resource: 0.2638888888888889
[INFO:     _3_dse_main_algorithm() ] Longest func: [72872, {'BRAM': 8, 'DSP': 0, 'FF': 92, 'LUT': 325, 'URAM': 0}, 'A_IO_L2_in_10_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['A_IO_L2_in_10_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [71814, 71814, 64804]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 71814
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 48573
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 48573 v.s. Second-longest latency: 71814
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 280, 'DSP': 0, 'FF': 43972, 'LUT': 20577, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 8, 'DSP': 0, 'FF': 92, 'LUT': 325, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 17, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 48573, 'BRAM': 8, 'DSP': 0, 'FF': 2185, 'LUT': 677, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 280, 'DSP': 0, 'FF': 46065, 'LUT': 20929, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'A_IO_L2_in_10_x0_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.65', '0.49', '0.45', '0.62', '0.00'] ['0.65', '0.49', '0.45', '0.62', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.00', '0.00', '0.03', '0.02', '0.58'] ['0.00', '0.00', '0.03', '0.02', '0.58']
CR_X4Y4_To_CR_X7Y7
['0.65', '0.49', '0.44', '0.56', '0.00'] ['0.65', '0.49', '0.44', '0.56', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.36', '0.00', '0.11', '0.10', '0.00'] ['0.36', '0.00', '0.11', '0.10', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func A_IO_L2_in_10_x0_U0 of kernel 0 = 72872
[INFO:     _3_dse_main_algorithm() ] Post: Longest func A_IO_L2_in_11_x0_U0 of kernel 0 = 71814
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 210548, Resource: 0.2638888888888889
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 209490, Resource: 0.2638888888888889
[INFO:     _3_dse_main_algorithm() ] Longest func: [72872, {'BRAM': 8, 'DSP': 0, 'FF': 92, 'LUT': 325, 'URAM': 0}, 'A_IO_L2_in_10_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['A_IO_L2_in_10_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [71814, 71814, 64804]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 71814
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 48573
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 48573 v.s. Second-longest latency: 71814
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 280, 'DSP': 0, 'FF': 46065, 'LUT': 20929, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 8, 'DSP': 0, 'FF': 92, 'LUT': 325, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 17, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 48573, 'BRAM': 8, 'DSP': 0, 'FF': 2185, 'LUT': 677, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 280, 'DSP': 0, 'FF': 48158, 'LUT': 21281, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'A_IO_L2_in_10_x1_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.65', '0.49', '0.45', '0.62', '0.00'] ['0.65', '0.49', '0.45', '0.62', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.00', '0.00', '0.03', '0.02', '0.58'] ['0.00', '0.00', '0.03', '0.02', '0.58']
CR_X4Y4_To_CR_X7Y7
['0.65', '0.49', '0.44', '0.56', '0.00'] ['0.65', '0.49', '0.44', '0.56', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.36', '0.00', '0.11', '0.10', '0.00'] ['0.36', '0.00', '0.12', '0.10', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func A_IO_L2_in_10_x1_U0 of kernel 1 = 72872
[INFO:     _3_dse_main_algorithm() ] Post: Longest func A_IO_L2_in_11_x1_U0 of kernel 1 = 71814
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 209490, Resource: 0.2638888888888889
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 208432, Resource: 0.2638888888888889
[INFO:     _3_dse_main_algorithm() ] Longest func: [71814, {'BRAM': 8, 'DSP': 0, 'FF': 92, 'LUT': 325, 'URAM': 0}, 'A_IO_L2_in_11_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['A_IO_L2_in_11_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [70754, 70754, 64804]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 70754
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 48573
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 48573 v.s. Second-longest latency: 70754
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 280, 'DSP': 0, 'FF': 48158, 'LUT': 21281, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 8, 'DSP': 0, 'FF': 92, 'LUT': 325, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 17, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 48573, 'BRAM': 8, 'DSP': 0, 'FF': 2185, 'LUT': 677, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 280, 'DSP': 0, 'FF': 50251, 'LUT': 21633, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'A_IO_L2_in_11_x0_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.65', '0.49', '0.45', '0.62', '0.00'] ['0.65', '0.49', '0.45', '0.62', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.00', '0.00', '0.03', '0.02', '0.58'] ['0.00', '0.00', '0.03', '0.02', '0.58']
CR_X4Y4_To_CR_X7Y7
['0.65', '0.49', '0.44', '0.56', '0.00'] ['0.65', '0.49', '0.44', '0.56', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.36', '0.00', '0.12', '0.10', '0.00'] ['0.36', '0.00', '0.12', '0.10', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func A_IO_L2_in_11_x0_U0 of kernel 0 = 71814
[INFO:     _3_dse_main_algorithm() ] Post: Longest func A_IO_L2_in_boundary_x0_U0 of kernel 0 = 70754
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 208432, Resource: 0.2638888888888889
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 207372, Resource: 0.2638888888888889
[INFO:     _3_dse_main_algorithm() ] Longest func: [71814, {'BRAM': 8, 'DSP': 0, 'FF': 92, 'LUT': 325, 'URAM': 0}, 'A_IO_L2_in_11_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['A_IO_L2_in_11_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [70754, 70754, 64804]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 70754
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 48573
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 48573 v.s. Second-longest latency: 70754
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 280, 'DSP': 0, 'FF': 50251, 'LUT': 21633, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 8, 'DSP': 0, 'FF': 92, 'LUT': 325, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 17, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 48573, 'BRAM': 8, 'DSP': 0, 'FF': 2185, 'LUT': 677, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 280, 'DSP': 0, 'FF': 52344, 'LUT': 21985, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'A_IO_L2_in_11_x1_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.65', '0.49', '0.45', '0.62', '0.00'] ['0.65', '0.49', '0.45', '0.62', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.00', '0.00', '0.03', '0.02', '0.58'] ['0.00', '0.00', '0.03', '0.02', '0.58']
CR_X4Y4_To_CR_X7Y7
['0.65', '0.49', '0.44', '0.56', '0.00'] ['0.65', '0.49', '0.44', '0.56', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.36', '0.00', '0.12', '0.10', '0.00'] ['0.36', '0.00', '0.13', '0.11', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func A_IO_L2_in_11_x1_U0 of kernel 1 = 71814
[INFO:     _3_dse_main_algorithm() ] Post: Longest func A_IO_L2_in_boundary_x1_U0 of kernel 1 = 70754
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 207372, Resource: 0.2638888888888889
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 206312, Resource: 0.2638888888888889
[INFO:     _3_dse_main_algorithm() ] Longest func: [70754, {'BRAM': 8, 'DSP': 0, 'FF': 86, 'LUT': 270, 'URAM': 0}, 'A_IO_L2_in_boundary_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['A_IO_L2_in_boundary_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [67648, 67648, 64804]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 67648
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 70754, Pruning Lat in lib: 132612
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 70754, Pruning Lat in lib: 132133
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 70754, Pruning Lat in lib: 104003
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 70754, Pruning Lat in lib: 103491
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 70754, Pruning Lat in lib: 102980
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 70754, Pruning Lat in lib: 99844
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 70754, Pruning Lat in lib: 99365
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 70754, Pruning Lat in lib: 99332
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 70754, Pruning Lat in lib: 70756
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 70723
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 66598 v.s. Second-longest latency: 67648
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 280, 'DSP': 0, 'FF': 52344, 'LUT': 21985, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 8, 'DSP': 0, 'FF': 86, 'LUT': 270, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in_boundary', 'loop_label': '/A_IO_L2_in_boundary_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'A_IO_L2_in_boundary', 'array_name': 'local_A_pong'}]}, 'latency': 66598, 'BRAM': 0, 'DSP': 0, 'FF': 654, 'LUT': 412, 'URAM': 4}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 272, 'DSP': 0, 'FF': 52912, 'LUT': 22127, 'URAM': 4}
[INFO:                  dse_step() ] all_fit: {'A_IO_L2_in_boundary_x0_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.65', '0.49', '0.45', '0.62', '0.00'] ['0.65', '0.49', '0.45', '0.62', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.00', '0.00', '0.03', '0.02', '0.58'] ['0.00', '0.00', '0.03', '0.02', '0.58']
CR_X4Y4_To_CR_X7Y7
['0.65', '0.49', '0.44', '0.56', '0.00'] ['0.65', '0.49', '0.44', '0.56', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.36', '0.00', '0.13', '0.11', '0.00'] ['0.35', '0.00', '0.13', '0.11', '0.03']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func A_IO_L2_in_boundary_x0_U0 of kernel 0 = 70754
[INFO:     _3_dse_main_algorithm() ] Post: Longest func PE_wrapper_0_0_x0_U0 of kernel 0 = 67648
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 206312, Resource: 0.2638888888888889
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 203206, Resource: 0.25992063492063494
[INFO:     _3_dse_main_algorithm() ] Longest func: [70754, {'BRAM': 8, 'DSP': 0, 'FF': 86, 'LUT': 270, 'URAM': 0}, 'A_IO_L2_in_boundary_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['A_IO_L2_in_boundary_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [67648, 67648, 64804]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 67648
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 70723
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 66598 v.s. Second-longest latency: 67648
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 272, 'DSP': 0, 'FF': 52912, 'LUT': 22127, 'URAM': 4}
[INFO:                  dse_step() ] curr_util: {'BRAM': 8, 'DSP': 0, 'FF': 86, 'LUT': 270, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in_boundary', 'loop_label': '/A_IO_L2_in_boundary_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'A_IO_L2_in_boundary', 'array_name': 'local_A_pong'}]}, 'latency': 66598, 'BRAM': 0, 'DSP': 0, 'FF': 654, 'LUT': 412, 'URAM': 4}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 264, 'DSP': 0, 'FF': 53480, 'LUT': 22269, 'URAM': 8}
[INFO:                  dse_step() ] all_fit: {'A_IO_L2_in_boundary_x1_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.65', '0.49', '0.45', '0.62', '0.00'] ['0.65', '0.49', '0.45', '0.62', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.00', '0.00', '0.03', '0.02', '0.58'] ['0.00', '0.00', '0.03', '0.02', '0.58']
CR_X4Y4_To_CR_X7Y7
['0.65', '0.49', '0.44', '0.56', '0.00'] ['0.65', '0.49', '0.44', '0.56', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.35', '0.00', '0.13', '0.11', '0.03'] ['0.34', '0.00', '0.13', '0.11', '0.06']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func A_IO_L2_in_boundary_x1_U0 of kernel 1 = 70754
[INFO:     _3_dse_main_algorithm() ] Post: Longest func PE_wrapper_0_0_x1_U0 of kernel 1 = 67648
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 203206, Resource: 0.25992063492063494
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 200100, Resource: 0.25595238095238093
[INFO:     _3_dse_main_algorithm() ] Longest func: [67648, {'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}, 'PE_wrapper_0_0_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['PE_wrapper_0_0_x0_U0', 'PE_wrapper_0_1_x0_U0', 'PE_wrapper_10_0_x0_U0', 'PE_wrapper_10_1_x0_U0', 'PE_wrapper_11_0_x0_U0', 'PE_wrapper_11_1_x0_U0', 'PE_wrapper_12_0_x0_U0', 'PE_wrapper_12_1_x0_U0', 'PE_wrapper_1_0_x0_U0', 'PE_wrapper_1_1_x0_U0', 'PE_wrapper_2_0_x0_U0', 'PE_wrapper_2_1_x0_U0', 'PE_wrapper_3_0_x0_U0', 'PE_wrapper_3_1_x0_U0', 'PE_wrapper_4_0_x0_U0', 'PE_wrapper_4_1_x0_U0', 'PE_wrapper_5_0_x0_U0', 'PE_wrapper_5_1_x0_U0', 'PE_wrapper_6_0_x0_U0', 'PE_wrapper_6_1_x0_U0', 'PE_wrapper_7_0_x0_U0', 'PE_wrapper_7_1_x0_U0', 'PE_wrapper_8_0_x0_U0', 'PE_wrapper_8_1_x0_U0', 'PE_wrapper_9_0_x0_U0', 'PE_wrapper_9_1_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [66598, 66598, 64804]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 66598
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 67648, Pruning Lat in lib: 67648
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 66751
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 33984 v.s. Second-longest latency: 66598
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 520, 'FF': 106519, 'LUT': 66873, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33984, 'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 540, 'FF': 108329, 'LUT': 67663, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 540, 'FF': 108329, 'LUT': 67663, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33984, 'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 560, 'FF': 110139, 'LUT': 68453, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 560, 'FF': 110139, 'LUT': 68453, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33984, 'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 580, 'FF': 111949, 'LUT': 69243, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 580, 'FF': 111949, 'LUT': 69243, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33984, 'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 600, 'FF': 113759, 'LUT': 70033, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 600, 'FF': 113759, 'LUT': 70033, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33984, 'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 620, 'FF': 115569, 'LUT': 70823, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 620, 'FF': 115569, 'LUT': 70823, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33984, 'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 640, 'FF': 117379, 'LUT': 71613, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 640, 'FF': 117379, 'LUT': 71613, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33984, 'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 660, 'FF': 119189, 'LUT': 72403, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 660, 'FF': 119189, 'LUT': 72403, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33984, 'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 680, 'FF': 120999, 'LUT': 73193, 'URAM': 0}
[INFO:                  dse_step() ] !!! Area Overflow: {'BRAM': 0.0, 'DSP': 13.600000000000023, 'FF': -33815.0, 'LUT': -4329.0, 'URAM': -93.60000000000001}
[INFO:                  dse_step() ] Total area available in CR_X4Y4_To_CR_X7Y7 is {'BRAM': 240, 'DSP': 1056, 'FF': 240960, 'LUT': 120480, 'URAM': 144}
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 680, 'FF': 120999, 'LUT': 73193, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33984, 'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] Incremental planning PE_wrapper_1_0_x0_U0 to CLOCKREGION_X0Y4:CLOCKREGION_X3Y7
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 2, 'DSP': 40, 'FF': 17205, 'LUT': 7646, 'URAM': 74}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 154, 'DSP': 660, 'FF': 117259, 'LUT': 70991, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33984, 'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 154, 'DSP': 680, 'FF': 119069, 'LUT': 71781, 'URAM': 0}
[INFO:                  dse_step() ] !!! Area Overflow: {'BRAM': -2.0, 'DSP': 13.600000000000023, 'FF': -35745.0, 'LUT': -5741.0, 'URAM': -93.60000000000001}
[INFO:                  dse_step() ] Total area available in CR_X4Y4_To_CR_X7Y7 is {'BRAM': 240, 'DSP': 1056, 'FF': 240960, 'LUT': 120480, 'URAM': 144}
[INFO:                  dse_step() ] Old slot util: {'BRAM': 154, 'DSP': 680, 'FF': 119069, 'LUT': 71781, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33984, 'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] Incremental planning PE_wrapper_2_0_x0_U0 to CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 266, 'DSP': 40, 'FF': 59030, 'LUT': 25261, 'URAM': 8}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 152, 'DSP': 660, 'FF': 115329, 'LUT': 69579, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33984, 'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 152, 'DSP': 680, 'FF': 117139, 'LUT': 70369, 'URAM': 0}
[INFO:                  dse_step() ] !!! Area Overflow: {'BRAM': -4.0, 'DSP': 13.600000000000023, 'FF': -37675.0, 'LUT': -7153.0, 'URAM': -93.60000000000001}
[INFO:                  dse_step() ] Total area available in CR_X4Y4_To_CR_X7Y7 is {'BRAM': 240, 'DSP': 1056, 'FF': 240960, 'LUT': 120480, 'URAM': 144}
[INFO:                  dse_step() ] Old slot util: {'BRAM': 152, 'DSP': 680, 'FF': 117139, 'LUT': 70369, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33984, 'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] Incremental planning PE_wrapper_3_0_x0_U0 to CLOCKREGION_X0Y4:CLOCKREGION_X3Y7
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 4, 'DSP': 80, 'FF': 22755, 'LUT': 10638, 'URAM': 74}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 150, 'DSP': 660, 'FF': 113399, 'LUT': 68167, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33984, 'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 150, 'DSP': 680, 'FF': 115209, 'LUT': 68957, 'URAM': 0}
[INFO:                  dse_step() ] !!! Area Overflow: {'BRAM': -6.0, 'DSP': 13.600000000000023, 'FF': -39605.0, 'LUT': -8565.0, 'URAM': -93.60000000000001}
[INFO:                  dse_step() ] Total area available in CR_X4Y4_To_CR_X7Y7 is {'BRAM': 240, 'DSP': 1056, 'FF': 240960, 'LUT': 120480, 'URAM': 144}
[INFO:                  dse_step() ] Old slot util: {'BRAM': 150, 'DSP': 680, 'FF': 115209, 'LUT': 68957, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33984, 'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] Incremental planning PE_wrapper_4_0_x0_U0 to CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 268, 'DSP': 80, 'FF': 64580, 'LUT': 28253, 'URAM': 8}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 148, 'DSP': 660, 'FF': 111469, 'LUT': 66755, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33984, 'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 148, 'DSP': 680, 'FF': 113279, 'LUT': 67545, 'URAM': 0}
[INFO:                  dse_step() ] !!! Area Overflow: {'BRAM': -8.0, 'DSP': 13.600000000000023, 'FF': -41535.0, 'LUT': -9977.0, 'URAM': -93.60000000000001}
[INFO:                  dse_step() ] Total area available in CR_X4Y4_To_CR_X7Y7 is {'BRAM': 240, 'DSP': 1056, 'FF': 240960, 'LUT': 120480, 'URAM': 144}
[INFO:                  dse_step() ] Old slot util: {'BRAM': 148, 'DSP': 680, 'FF': 113279, 'LUT': 67545, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33984, 'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] Incremental planning PE_wrapper_5_0_x0_U0 to CLOCKREGION_X0Y4:CLOCKREGION_X3Y7
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 6, 'DSP': 120, 'FF': 28305, 'LUT': 13630, 'URAM': 74}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 146, 'DSP': 660, 'FF': 109539, 'LUT': 65343, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33984, 'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 146, 'DSP': 680, 'FF': 111349, 'LUT': 66133, 'URAM': 0}
[INFO:                  dse_step() ] !!! Area Overflow: {'BRAM': -10.0, 'DSP': 13.600000000000023, 'FF': -43465.0, 'LUT': -11389.0, 'URAM': -93.60000000000001}
[INFO:                  dse_step() ] Total area available in CR_X4Y4_To_CR_X7Y7 is {'BRAM': 240, 'DSP': 1056, 'FF': 240960, 'LUT': 120480, 'URAM': 144}
[INFO:                  dse_step() ] Old slot util: {'BRAM': 146, 'DSP': 680, 'FF': 111349, 'LUT': 66133, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33984, 'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] Incremental planning PE_wrapper_6_0_x0_U0 to CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 270, 'DSP': 120, 'FF': 70130, 'LUT': 31245, 'URAM': 8}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 144, 'DSP': 660, 'FF': 107609, 'LUT': 63931, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33984, 'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 144, 'DSP': 680, 'FF': 109419, 'LUT': 64721, 'URAM': 0}
[INFO:                  dse_step() ] !!! Area Overflow: {'BRAM': -12.0, 'DSP': 13.600000000000023, 'FF': -45395.0, 'LUT': -12801.0, 'URAM': -93.60000000000001}
[INFO:                  dse_step() ] Total area available in CR_X4Y4_To_CR_X7Y7 is {'BRAM': 240, 'DSP': 1056, 'FF': 240960, 'LUT': 120480, 'URAM': 144}
[INFO:                  dse_step() ] Old slot util: {'BRAM': 144, 'DSP': 680, 'FF': 109419, 'LUT': 64721, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33984, 'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] Incremental planning PE_wrapper_7_0_x0_U0 to CLOCKREGION_X0Y4:CLOCKREGION_X3Y7
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 8, 'DSP': 160, 'FF': 33855, 'LUT': 16622, 'URAM': 74}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 142, 'DSP': 660, 'FF': 105679, 'LUT': 62519, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33984, 'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 142, 'DSP': 680, 'FF': 107489, 'LUT': 63309, 'URAM': 0}
[INFO:                  dse_step() ] !!! Area Overflow: {'BRAM': -14.0, 'DSP': 13.600000000000023, 'FF': -47325.0, 'LUT': -14213.0, 'URAM': -93.60000000000001}
[INFO:                  dse_step() ] Total area available in CR_X4Y4_To_CR_X7Y7 is {'BRAM': 240, 'DSP': 1056, 'FF': 240960, 'LUT': 120480, 'URAM': 144}
[INFO:                  dse_step() ] Old slot util: {'BRAM': 142, 'DSP': 680, 'FF': 107489, 'LUT': 63309, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33984, 'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] Incremental planning PE_wrapper_8_0_x0_U0 to CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 272, 'DSP': 160, 'FF': 75680, 'LUT': 34237, 'URAM': 8}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 140, 'DSP': 660, 'FF': 103749, 'LUT': 61107, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33984, 'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 140, 'DSP': 680, 'FF': 105559, 'LUT': 61897, 'URAM': 0}
[INFO:                  dse_step() ] !!! Area Overflow: {'BRAM': -16.0, 'DSP': 13.600000000000023, 'FF': -49255.0, 'LUT': -15625.0, 'URAM': -93.60000000000001}
[INFO:                  dse_step() ] Total area available in CR_X4Y4_To_CR_X7Y7 is {'BRAM': 240, 'DSP': 1056, 'FF': 240960, 'LUT': 120480, 'URAM': 144}
[INFO:                  dse_step() ] Old slot util: {'BRAM': 140, 'DSP': 680, 'FF': 105559, 'LUT': 61897, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33984, 'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] Incremental planning PE_wrapper_9_0_x0_U0 to CLOCKREGION_X0Y4:CLOCKREGION_X3Y7
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 10, 'DSP': 200, 'FF': 39405, 'LUT': 19614, 'URAM': 74}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 138, 'DSP': 660, 'FF': 101819, 'LUT': 59695, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33984, 'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 138, 'DSP': 680, 'FF': 103629, 'LUT': 60485, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'PE_wrapper_0_0_x0_U0': True, 'PE_wrapper_0_1_x0_U0': True, 'PE_wrapper_10_0_x0_U0': True, 'PE_wrapper_10_1_x0_U0': True, 'PE_wrapper_11_0_x0_U0': True, 'PE_wrapper_11_1_x0_U0': True, 'PE_wrapper_12_0_x0_U0': True, 'PE_wrapper_12_1_x0_U0': True, 'PE_wrapper_1_0_x0_U0': True, 'PE_wrapper_1_1_x0_U0': True, 'PE_wrapper_2_0_x0_U0': True, 'PE_wrapper_2_1_x0_U0': True, 'PE_wrapper_3_0_x0_U0': True, 'PE_wrapper_3_1_x0_U0': True, 'PE_wrapper_4_0_x0_U0': True, 'PE_wrapper_4_1_x0_U0': True, 'PE_wrapper_5_0_x0_U0': True, 'PE_wrapper_5_1_x0_U0': True, 'PE_wrapper_6_0_x0_U0': True, 'PE_wrapper_6_1_x0_U0': True, 'PE_wrapper_7_0_x0_U0': True, 'PE_wrapper_7_1_x0_U0': True, 'PE_wrapper_8_0_x0_U0': True, 'PE_wrapper_8_1_x0_U0': True, 'PE_wrapper_9_0_x0_U0': True, 'PE_wrapper_9_1_x0_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.65', '0.49', '0.45', '0.62', '0.00'] ['0.65', '0.49', '0.45', '0.62', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.00', '0.00', '0.03', '0.02', '0.58'] ['0.01', '0.13', '0.09', '0.09', '0.58']
CR_X4Y4_To_CR_X7Y7
['0.65', '0.49', '0.44', '0.56', '0.00'] ['0.57', '0.64', '0.43', '0.50', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.34', '0.00', '0.13', '0.11', '0.06'] ['0.35', '0.10', '0.18', '0.16', '0.06']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func PE_wrapper_0_0_x0_U0 of kernel 0 = 67648
[INFO:     _3_dse_main_algorithm() ] Post: Longest func A_IO_L2_in_boundary_x0_U0 of kernel 0 = 66598
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex PE_wrapper_1_0_x0_U0 to slot CLOCKREGION_X0Y4:CLOCKREGION_X3Y7
[INFO:           updateFloorplan() ] Moving vertex PE_wrapper_2_0_x0_U0 to slot CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:           updateFloorplan() ] Moving vertex PE_wrapper_3_0_x0_U0 to slot CLOCKREGION_X0Y4:CLOCKREGION_X3Y7
[INFO:           updateFloorplan() ] Moving vertex PE_wrapper_4_0_x0_U0 to slot CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:           updateFloorplan() ] Moving vertex PE_wrapper_5_0_x0_U0 to slot CLOCKREGION_X0Y4:CLOCKREGION_X3Y7
[INFO:           updateFloorplan() ] Moving vertex PE_wrapper_6_0_x0_U0 to slot CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:           updateFloorplan() ] Moving vertex PE_wrapper_7_0_x0_U0 to slot CLOCKREGION_X0Y4:CLOCKREGION_X3Y7
[INFO:           updateFloorplan() ] Moving vertex PE_wrapper_8_0_x0_U0 to slot CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:           updateFloorplan() ] Moving vertex PE_wrapper_9_0_x0_U0 to slot CLOCKREGION_X0Y4:CLOCKREGION_X3Y7
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 200100, Resource: 0.25595238095238093
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 199050, Resource: 0.30092592592592593
[INFO:     _3_dse_main_algorithm() ] Longest func: [67648, {'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}, 'PE_wrapper_0_0_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['PE_wrapper_0_0_x1_U0', 'PE_wrapper_0_1_x1_U0', 'PE_wrapper_10_0_x1_U0', 'PE_wrapper_10_1_x1_U0', 'PE_wrapper_11_0_x1_U0', 'PE_wrapper_11_1_x1_U0', 'PE_wrapper_12_0_x1_U0', 'PE_wrapper_12_1_x1_U0', 'PE_wrapper_1_0_x1_U0', 'PE_wrapper_1_1_x1_U0', 'PE_wrapper_2_0_x1_U0', 'PE_wrapper_2_1_x1_U0', 'PE_wrapper_3_0_x1_U0', 'PE_wrapper_3_1_x1_U0', 'PE_wrapper_4_0_x1_U0', 'PE_wrapper_4_1_x1_U0', 'PE_wrapper_5_0_x1_U0', 'PE_wrapper_5_1_x1_U0', 'PE_wrapper_6_0_x1_U0', 'PE_wrapper_6_1_x1_U0', 'PE_wrapper_7_0_x1_U0', 'PE_wrapper_7_1_x1_U0', 'PE_wrapper_8_0_x1_U0', 'PE_wrapper_8_1_x1_U0', 'PE_wrapper_9_0_x1_U0', 'PE_wrapper_9_1_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [66598, 66598, 64804]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 66598
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 66751
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 33984 v.s. Second-longest latency: 66598
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 520, 'FF': 108951, 'LUT': 74592, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33984, 'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 540, 'FF': 110761, 'LUT': 75382, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 540, 'FF': 110761, 'LUT': 75382, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33984, 'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 560, 'FF': 112571, 'LUT': 76172, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 560, 'FF': 112571, 'LUT': 76172, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33984, 'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 580, 'FF': 114381, 'LUT': 76962, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 580, 'FF': 114381, 'LUT': 76962, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33984, 'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 600, 'FF': 116191, 'LUT': 77752, 'URAM': 0}
[INFO:                  dse_step() ] !!! Area Overflow: {'BRAM': 0.0, 'DSP': -66.39999999999998, 'FF': -38623.0, 'LUT': 230.0, 'URAM': -93.60000000000001}
[INFO:                  dse_step() ] Total area available in CR_X4Y0_To_CR_X7Y3 is {'BRAM': 240, 'DSP': 1056, 'FF': 240960, 'LUT': 120480, 'URAM': 144}
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 600, 'FF': 116191, 'LUT': 77752, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33984, 'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] Incremental planning PE_wrapper_11_0_x1_U0 to CLOCKREGION_X0Y4:CLOCKREGION_X3Y7
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 12, 'DSP': 240, 'FF': 44955, 'LUT': 22606, 'URAM': 74}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 154, 'DSP': 580, 'FF': 112451, 'LUT': 75550, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33984, 'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 154, 'DSP': 600, 'FF': 114261, 'LUT': 76340, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 154, 'DSP': 600, 'FF': 114261, 'LUT': 76340, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33984, 'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 154, 'DSP': 620, 'FF': 116071, 'LUT': 77130, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 154, 'DSP': 620, 'FF': 116071, 'LUT': 77130, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33984, 'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 154, 'DSP': 640, 'FF': 117881, 'LUT': 77920, 'URAM': 0}
[INFO:                  dse_step() ] !!! Area Overflow: {'BRAM': -2.0, 'DSP': -26.399999999999977, 'FF': -36933.0, 'LUT': 398.0, 'URAM': -93.60000000000001}
[INFO:                  dse_step() ] Total area available in CR_X4Y0_To_CR_X7Y3 is {'BRAM': 240, 'DSP': 1056, 'FF': 240960, 'LUT': 120480, 'URAM': 144}
[INFO:                  dse_step() ] Old slot util: {'BRAM': 154, 'DSP': 640, 'FF': 117881, 'LUT': 77920, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33984, 'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] Incremental planning PE_wrapper_1_0_x1_U0 to CLOCKREGION_X0Y4:CLOCKREGION_X3Y7
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 14, 'DSP': 280, 'FF': 50505, 'LUT': 25598, 'URAM': 74}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 152, 'DSP': 620, 'FF': 114141, 'LUT': 75718, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33984, 'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 152, 'DSP': 640, 'FF': 115951, 'LUT': 76508, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 152, 'DSP': 640, 'FF': 115951, 'LUT': 76508, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33984, 'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 152, 'DSP': 660, 'FF': 117761, 'LUT': 77298, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 152, 'DSP': 660, 'FF': 117761, 'LUT': 77298, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33984, 'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 152, 'DSP': 680, 'FF': 119571, 'LUT': 78088, 'URAM': 0}
[INFO:                  dse_step() ] !!! Area Overflow: {'BRAM': -4.0, 'DSP': 13.600000000000023, 'FF': -35243.0, 'LUT': 566.0, 'URAM': -93.60000000000001}
[INFO:                  dse_step() ] Total area available in CR_X4Y0_To_CR_X7Y3 is {'BRAM': 240, 'DSP': 1056, 'FF': 240960, 'LUT': 120480, 'URAM': 144}
[INFO:                  dse_step() ] Old slot util: {'BRAM': 152, 'DSP': 680, 'FF': 119571, 'LUT': 78088, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33984, 'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] Incremental planning PE_wrapper_3_0_x1_U0 to CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 274, 'DSP': 200, 'FF': 81230, 'LUT': 37229, 'URAM': 8}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 150, 'DSP': 660, 'FF': 115831, 'LUT': 75886, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33984, 'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 150, 'DSP': 680, 'FF': 117641, 'LUT': 76676, 'URAM': 0}
[INFO:                  dse_step() ] !!! Area Overflow: {'BRAM': -6.0, 'DSP': 13.600000000000023, 'FF': -37173.0, 'LUT': -846.0, 'URAM': -93.60000000000001}
[INFO:                  dse_step() ] Total area available in CR_X4Y0_To_CR_X7Y3 is {'BRAM': 240, 'DSP': 1056, 'FF': 240960, 'LUT': 120480, 'URAM': 144}
[INFO:                  dse_step() ] Old slot util: {'BRAM': 150, 'DSP': 680, 'FF': 117641, 'LUT': 76676, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33984, 'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] Incremental planning PE_wrapper_4_0_x1_U0 to CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 276, 'DSP': 240, 'FF': 86780, 'LUT': 40221, 'URAM': 8}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 148, 'DSP': 660, 'FF': 113901, 'LUT': 74474, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33984, 'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 148, 'DSP': 680, 'FF': 115711, 'LUT': 75264, 'URAM': 0}
[INFO:                  dse_step() ] !!! Area Overflow: {'BRAM': -8.0, 'DSP': 13.600000000000023, 'FF': -39103.0, 'LUT': -2258.0, 'URAM': -93.60000000000001}
[INFO:                  dse_step() ] Total area available in CR_X4Y0_To_CR_X7Y3 is {'BRAM': 240, 'DSP': 1056, 'FF': 240960, 'LUT': 120480, 'URAM': 144}
[INFO:                  dse_step() ] Old slot util: {'BRAM': 148, 'DSP': 680, 'FF': 115711, 'LUT': 75264, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33984, 'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] Incremental planning PE_wrapper_5_0_x1_U0 to CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 278, 'DSP': 280, 'FF': 92330, 'LUT': 43213, 'URAM': 8}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 146, 'DSP': 660, 'FF': 111971, 'LUT': 73062, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33984, 'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 146, 'DSP': 680, 'FF': 113781, 'LUT': 73852, 'URAM': 0}
[INFO:                  dse_step() ] !!! Area Overflow: {'BRAM': -10.0, 'DSP': 13.600000000000023, 'FF': -41033.0, 'LUT': -3670.0, 'URAM': -93.60000000000001}
[INFO:                  dse_step() ] Total area available in CR_X4Y0_To_CR_X7Y3 is {'BRAM': 240, 'DSP': 1056, 'FF': 240960, 'LUT': 120480, 'URAM': 144}
[INFO:                  dse_step() ] Old slot util: {'BRAM': 146, 'DSP': 680, 'FF': 113781, 'LUT': 73852, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33984, 'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] Incremental planning PE_wrapper_6_0_x1_U0 to CLOCKREGION_X0Y4:CLOCKREGION_X3Y7
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 16, 'DSP': 320, 'FF': 56055, 'LUT': 28590, 'URAM': 74}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 144, 'DSP': 660, 'FF': 110041, 'LUT': 71650, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33984, 'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 144, 'DSP': 680, 'FF': 111851, 'LUT': 72440, 'URAM': 0}
[INFO:                  dse_step() ] !!! Area Overflow: {'BRAM': -12.0, 'DSP': 13.600000000000023, 'FF': -42963.0, 'LUT': -5082.0, 'URAM': -93.60000000000001}
[INFO:                  dse_step() ] Total area available in CR_X4Y0_To_CR_X7Y3 is {'BRAM': 240, 'DSP': 1056, 'FF': 240960, 'LUT': 120480, 'URAM': 144}
[INFO:                  dse_step() ] Old slot util: {'BRAM': 144, 'DSP': 680, 'FF': 111851, 'LUT': 72440, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33984, 'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] Incremental planning PE_wrapper_7_0_x1_U0 to CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 280, 'DSP': 320, 'FF': 97880, 'LUT': 46205, 'URAM': 8}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 142, 'DSP': 660, 'FF': 108111, 'LUT': 70238, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33984, 'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 142, 'DSP': 680, 'FF': 109921, 'LUT': 71028, 'URAM': 0}
[INFO:                  dse_step() ] !!! Area Overflow: {'BRAM': -14.0, 'DSP': 13.600000000000023, 'FF': -44893.0, 'LUT': -6494.0, 'URAM': -93.60000000000001}
[INFO:                  dse_step() ] Total area available in CR_X4Y0_To_CR_X7Y3 is {'BRAM': 240, 'DSP': 1056, 'FF': 240960, 'LUT': 120480, 'URAM': 144}
[INFO:                  dse_step() ] Old slot util: {'BRAM': 142, 'DSP': 680, 'FF': 109921, 'LUT': 71028, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33984, 'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] Incremental planning PE_wrapper_8_0_x1_U0 to CLOCKREGION_X0Y4:CLOCKREGION_X3Y7
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 18, 'DSP': 360, 'FF': 61605, 'LUT': 31582, 'URAM': 74}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 140, 'DSP': 660, 'FF': 106181, 'LUT': 68826, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33984, 'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 140, 'DSP': 680, 'FF': 107991, 'LUT': 69616, 'URAM': 0}
[INFO:                  dse_step() ] !!! Area Overflow: {'BRAM': -16.0, 'DSP': 13.600000000000023, 'FF': -46823.0, 'LUT': -7906.0, 'URAM': -93.60000000000001}
[INFO:                  dse_step() ] Total area available in CR_X4Y0_To_CR_X7Y3 is {'BRAM': 240, 'DSP': 1056, 'FF': 240960, 'LUT': 120480, 'URAM': 144}
[INFO:                  dse_step() ] Old slot util: {'BRAM': 140, 'DSP': 680, 'FF': 107991, 'LUT': 69616, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33984, 'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] Incremental planning PE_wrapper_9_0_x1_U0 to CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 282, 'DSP': 360, 'FF': 103430, 'LUT': 49197, 'URAM': 8}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 138, 'DSP': 660, 'FF': 104251, 'LUT': 67414, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 20, 'FF': 3740, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33984, 'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 138, 'DSP': 680, 'FF': 106061, 'LUT': 68204, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'PE_wrapper_0_0_x1_U0': True, 'PE_wrapper_0_1_x1_U0': True, 'PE_wrapper_10_0_x1_U0': True, 'PE_wrapper_10_1_x1_U0': True, 'PE_wrapper_11_0_x1_U0': True, 'PE_wrapper_11_1_x1_U0': True, 'PE_wrapper_12_0_x1_U0': True, 'PE_wrapper_12_1_x1_U0': True, 'PE_wrapper_1_0_x1_U0': True, 'PE_wrapper_1_1_x1_U0': True, 'PE_wrapper_2_0_x1_U0': True, 'PE_wrapper_2_1_x1_U0': True, 'PE_wrapper_3_0_x1_U0': True, 'PE_wrapper_3_1_x1_U0': True, 'PE_wrapper_4_0_x1_U0': True, 'PE_wrapper_4_1_x1_U0': True, 'PE_wrapper_5_0_x1_U0': True, 'PE_wrapper_5_1_x1_U0': True, 'PE_wrapper_6_0_x1_U0': True, 'PE_wrapper_6_1_x1_U0': True, 'PE_wrapper_7_0_x1_U0': True, 'PE_wrapper_7_1_x1_U0': True, 'PE_wrapper_8_0_x1_U0': True, 'PE_wrapper_8_1_x1_U0': True, 'PE_wrapper_9_0_x1_U0': True, 'PE_wrapper_9_1_x1_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.65', '0.49', '0.45', '0.62', '0.00'] ['0.57', '0.64', '0.44', '0.57', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.01', '0.13', '0.09', '0.09', '0.58'] ['0.02', '0.23', '0.15', '0.15', '0.58']
CR_X4Y4_To_CR_X7Y7
['0.57', '0.64', '0.43', '0.50', '0.00'] ['0.57', '0.64', '0.43', '0.50', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.35', '0.10', '0.18', '0.16', '0.06'] ['0.37', '0.23', '0.25', '0.24', '0.06']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func PE_wrapper_0_0_x1_U0 of kernel 1 = 67648
[INFO:     _3_dse_main_algorithm() ] Post: Longest func A_IO_L2_in_boundary_x1_U0 of kernel 1 = 66598
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex PE_wrapper_11_0_x1_U0 to slot CLOCKREGION_X0Y4:CLOCKREGION_X3Y7
[INFO:           updateFloorplan() ] Moving vertex PE_wrapper_1_0_x1_U0 to slot CLOCKREGION_X0Y4:CLOCKREGION_X3Y7
[INFO:           updateFloorplan() ] Moving vertex PE_wrapper_3_0_x1_U0 to slot CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:           updateFloorplan() ] Moving vertex PE_wrapper_4_0_x1_U0 to slot CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:           updateFloorplan() ] Moving vertex PE_wrapper_5_0_x1_U0 to slot CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:           updateFloorplan() ] Moving vertex PE_wrapper_6_0_x1_U0 to slot CLOCKREGION_X0Y4:CLOCKREGION_X3Y7
[INFO:           updateFloorplan() ] Moving vertex PE_wrapper_7_0_x1_U0 to slot CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:           updateFloorplan() ] Moving vertex PE_wrapper_8_0_x1_U0 to slot CLOCKREGION_X0Y4:CLOCKREGION_X3Y7
[INFO:           updateFloorplan() ] Moving vertex PE_wrapper_9_0_x1_U0 to slot CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 199050, Resource: 0.30092592592592593
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 198000, Resource: 0.4012345679012346
[INFO:     _3_dse_main_algorithm() ] Longest func: [66598, {'BRAM': 0, 'DSP': 0, 'FF': 654, 'LUT': 412, 'URAM': 4}, 'A_IO_L2_in_boundary_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['A_IO_L2_in_boundary_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [48573, 48573, 64804]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 64804
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 66598, Pruning Lat in lib: 70723
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 66598, Pruning Lat in lib: 70211
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 66598, Pruning Lat in lib: 66598
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 66597
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 35877 v.s. Second-longest latency: 64804
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 282, 'DSP': 360, 'FF': 103430, 'LUT': 49197, 'URAM': 8}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 654, 'LUT': 412, 'URAM': 4}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 17, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in_boundary', 'loop_label': '/A_IO_L2_in_boundary_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in_boundary', 'array_name': 'local_A_pong'}]}, 'latency': 35877, 'BRAM': 8, 'DSP': 0, 'FF': 2184, 'LUT': 646, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 290, 'DSP': 360, 'FF': 104960, 'LUT': 49431, 'URAM': 4}
[INFO:                  dse_step() ] all_fit: {'A_IO_L2_in_boundary_x0_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.57', '0.64', '0.44', '0.57', '0.00'] ['0.57', '0.64', '0.44', '0.57', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.02', '0.23', '0.15', '0.15', '0.58'] ['0.02', '0.23', '0.15', '0.15', '0.58']
CR_X4Y4_To_CR_X7Y7
['0.57', '0.64', '0.43', '0.50', '0.00'] ['0.57', '0.64', '0.43', '0.50', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.37', '0.23', '0.25', '0.24', '0.06'] ['0.38', '0.23', '0.25', '0.24', '0.03']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func A_IO_L2_in_boundary_x0_U0 of kernel 0 = 66598
[INFO:     _3_dse_main_algorithm() ] Post: Longest func A_IO_L2_in_0_x0_U0 of kernel 0 = 48573
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 198000, Resource: 0.4012345679012346
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 179975, Resource: 0.4012345679012346
[INFO:     _3_dse_main_algorithm() ] Longest func: [66598, {'BRAM': 0, 'DSP': 0, 'FF': 654, 'LUT': 412, 'URAM': 4}, 'A_IO_L2_in_boundary_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['A_IO_L2_in_boundary_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [48573, 48573, 64804]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 64804
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 66597
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 35877 v.s. Second-longest latency: 64804
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 290, 'DSP': 360, 'FF': 104960, 'LUT': 49431, 'URAM': 4}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 654, 'LUT': 412, 'URAM': 4}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 17, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in_boundary', 'loop_label': '/A_IO_L2_in_boundary_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in_boundary', 'array_name': 'local_A_pong'}]}, 'latency': 35877, 'BRAM': 8, 'DSP': 0, 'FF': 2184, 'LUT': 646, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 298, 'DSP': 360, 'FF': 106490, 'LUT': 49665, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'A_IO_L2_in_boundary_x1_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.57', '0.64', '0.44', '0.57', '0.00'] ['0.57', '0.64', '0.44', '0.57', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.02', '0.23', '0.15', '0.15', '0.58'] ['0.02', '0.23', '0.15', '0.15', '0.58']
CR_X4Y4_To_CR_X7Y7
['0.57', '0.64', '0.43', '0.50', '0.00'] ['0.57', '0.64', '0.43', '0.50', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.38', '0.23', '0.25', '0.24', '0.03'] ['0.39', '0.23', '0.25', '0.24', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func A_IO_L2_in_boundary_x1_U0 of kernel 1 = 66598
[INFO:     _3_dse_main_algorithm() ] Post: Longest func A_IO_L2_in_0_x1_U0 of kernel 1 = 48573
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 179975, Resource: 0.4012345679012346
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 161950, Resource: 0.4012345679012346
[INFO:     _3_dse_main_algorithm() ] Longest func: [64804, {'BRAM': 0, 'DSP': 0, 'FF': 10592, 'LUT': 3708, 'URAM': 74}, 'grp_nondf_kernel_2mm_fu_114']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['grp_nondf_kernel_2mm_fu_114']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [48573, 48573]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 48573
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 64804, Pruning Lat in lib: 64804
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 64740
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 47396 v.s. Second-longest latency: 48573
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 18, 'DSP': 360, 'FF': 61605, 'LUT': 31582, 'URAM': 74}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 10592, 'LUT': 3708, 'URAM': 74}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [{'factor': 32, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_5'}, {'factor': 8, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_8'}], 'pipeline': [], 'array_partition': [{'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 0, 'factor': 0, 'dim': 1, 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 2, 'factor': 8, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 2, 'factor': 8, 'dim': 1, 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}]}, 'latency': 47396, 'BRAM': 0, 'DSP': 0, 'FF': 11663, 'LUT': 4153, 'URAM': 82}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 18, 'DSP': 360, 'FF': 62676, 'LUT': 32027, 'URAM': 82}
[INFO:                  dse_step() ] all_fit: {'grp_nondf_kernel_2mm_fu_114': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.57', '0.64', '0.44', '0.57', '0.00'] ['0.57', '0.64', '0.44', '0.57', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.02', '0.23', '0.15', '0.15', '0.58'] ['0.02', '0.23', '0.15', '0.15', '0.64']
CR_X4Y4_To_CR_X7Y7
['0.57', '0.64', '0.43', '0.50', '0.00'] ['0.57', '0.64', '0.43', '0.50', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.39', '0.23', '0.25', '0.24', '0.00'] ['0.39', '0.23', '0.25', '0.24', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 64804
[INFO:     _3_dse_main_algorithm() ] Post: Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 47396
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 161950, Resource: 0.4012345679012346
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 144542, Resource: 0.4012345679012346
[INFO:     _3_dse_main_algorithm() ] Longest func: [48573, {'BRAM': 8, 'DSP': 0, 'FF': 2185, 'LUT': 677, 'URAM': 0}, 'A_IO_L2_in_0_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['A_IO_L2_in_0_x0_U0', 'A_IO_L2_in_10_x0_U0', 'A_IO_L2_in_11_x0_U0', 'A_IO_L2_in_1_x0_U0', 'A_IO_L2_in_2_x0_U0', 'A_IO_L2_in_3_x0_U0', 'A_IO_L2_in_4_x0_U0', 'A_IO_L2_in_5_x0_U0', 'A_IO_L2_in_6_x0_U0', 'A_IO_L2_in_7_x0_U0', 'A_IO_L2_in_8_x0_U0', 'A_IO_L2_in_9_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [47430, 47430, 47396]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 47430
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 48573, Pruning Lat in lib: 48573
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 48132
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 46527 v.s. Second-longest latency: 47430
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 138, 'DSP': 680, 'FF': 103629, 'LUT': 60485, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 8, 'DSP': 0, 'FF': 2185, 'LUT': 677, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 46527, 'BRAM': 0, 'DSP': 0, 'FF': 681, 'LUT': 453, 'URAM': 4}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 130, 'DSP': 680, 'FF': 102125, 'LUT': 60261, 'URAM': 4}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 298, 'DSP': 360, 'FF': 106490, 'LUT': 49665, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 8, 'DSP': 0, 'FF': 2185, 'LUT': 677, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 46527, 'BRAM': 0, 'DSP': 0, 'FF': 681, 'LUT': 453, 'URAM': 4}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 290, 'DSP': 360, 'FF': 104986, 'LUT': 49441, 'URAM': 4}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 290, 'DSP': 360, 'FF': 104986, 'LUT': 49441, 'URAM': 4}
[INFO:                  dse_step() ] curr_util: {'BRAM': 8, 'DSP': 0, 'FF': 2185, 'LUT': 677, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 46527, 'BRAM': 0, 'DSP': 0, 'FF': 681, 'LUT': 453, 'URAM': 4}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 282, 'DSP': 360, 'FF': 103482, 'LUT': 49217, 'URAM': 8}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 130, 'DSP': 680, 'FF': 102125, 'LUT': 60261, 'URAM': 4}
[INFO:                  dse_step() ] curr_util: {'BRAM': 8, 'DSP': 0, 'FF': 2185, 'LUT': 677, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 46527, 'BRAM': 0, 'DSP': 0, 'FF': 681, 'LUT': 453, 'URAM': 4}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 122, 'DSP': 680, 'FF': 100621, 'LUT': 60037, 'URAM': 8}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 282, 'DSP': 360, 'FF': 103482, 'LUT': 49217, 'URAM': 8}
[INFO:                  dse_step() ] curr_util: {'BRAM': 8, 'DSP': 0, 'FF': 2185, 'LUT': 677, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 46527, 'BRAM': 0, 'DSP': 0, 'FF': 681, 'LUT': 453, 'URAM': 4}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 274, 'DSP': 360, 'FF': 101978, 'LUT': 48993, 'URAM': 12}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 274, 'DSP': 360, 'FF': 101978, 'LUT': 48993, 'URAM': 12}
[INFO:                  dse_step() ] curr_util: {'BRAM': 8, 'DSP': 0, 'FF': 2185, 'LUT': 677, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 46527, 'BRAM': 0, 'DSP': 0, 'FF': 681, 'LUT': 453, 'URAM': 4}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 266, 'DSP': 360, 'FF': 100474, 'LUT': 48769, 'URAM': 16}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 266, 'DSP': 360, 'FF': 100474, 'LUT': 48769, 'URAM': 16}
[INFO:                  dse_step() ] curr_util: {'BRAM': 8, 'DSP': 0, 'FF': 2185, 'LUT': 677, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 46527, 'BRAM': 0, 'DSP': 0, 'FF': 681, 'LUT': 453, 'URAM': 4}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 258, 'DSP': 360, 'FF': 98970, 'LUT': 48545, 'URAM': 20}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 258, 'DSP': 360, 'FF': 98970, 'LUT': 48545, 'URAM': 20}
[INFO:                  dse_step() ] curr_util: {'BRAM': 8, 'DSP': 0, 'FF': 2185, 'LUT': 677, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 46527, 'BRAM': 0, 'DSP': 0, 'FF': 681, 'LUT': 453, 'URAM': 4}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 250, 'DSP': 360, 'FF': 97466, 'LUT': 48321, 'URAM': 24}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 250, 'DSP': 360, 'FF': 97466, 'LUT': 48321, 'URAM': 24}
[INFO:                  dse_step() ] curr_util: {'BRAM': 8, 'DSP': 0, 'FF': 2185, 'LUT': 677, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 46527, 'BRAM': 0, 'DSP': 0, 'FF': 681, 'LUT': 453, 'URAM': 4}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 242, 'DSP': 360, 'FF': 95962, 'LUT': 48097, 'URAM': 28}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 242, 'DSP': 360, 'FF': 95962, 'LUT': 48097, 'URAM': 28}
[INFO:                  dse_step() ] curr_util: {'BRAM': 8, 'DSP': 0, 'FF': 2185, 'LUT': 677, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 46527, 'BRAM': 0, 'DSP': 0, 'FF': 681, 'LUT': 453, 'URAM': 4}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 234, 'DSP': 360, 'FF': 94458, 'LUT': 47873, 'URAM': 32}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 234, 'DSP': 360, 'FF': 94458, 'LUT': 47873, 'URAM': 32}
[INFO:                  dse_step() ] curr_util: {'BRAM': 8, 'DSP': 0, 'FF': 2185, 'LUT': 677, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 46527, 'BRAM': 0, 'DSP': 0, 'FF': 681, 'LUT': 453, 'URAM': 4}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 226, 'DSP': 360, 'FF': 92954, 'LUT': 47649, 'URAM': 36}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 226, 'DSP': 360, 'FF': 92954, 'LUT': 47649, 'URAM': 36}
[INFO:                  dse_step() ] curr_util: {'BRAM': 8, 'DSP': 0, 'FF': 2185, 'LUT': 677, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 46527, 'BRAM': 0, 'DSP': 0, 'FF': 681, 'LUT': 453, 'URAM': 4}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 218, 'DSP': 360, 'FF': 91450, 'LUT': 47425, 'URAM': 40}
[INFO:                  dse_step() ] all_fit: {'A_IO_L2_in_0_x0_U0': True, 'A_IO_L2_in_10_x0_U0': True, 'A_IO_L2_in_11_x0_U0': True, 'A_IO_L2_in_1_x0_U0': True, 'A_IO_L2_in_2_x0_U0': True, 'A_IO_L2_in_3_x0_U0': True, 'A_IO_L2_in_4_x0_U0': True, 'A_IO_L2_in_5_x0_U0': True, 'A_IO_L2_in_6_x0_U0': True, 'A_IO_L2_in_7_x0_U0': True, 'A_IO_L2_in_8_x0_U0': True, 'A_IO_L2_in_9_x0_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.57', '0.64', '0.44', '0.57', '0.00'] ['0.57', '0.64', '0.44', '0.57', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.02', '0.23', '0.15', '0.15', '0.64'] ['0.02', '0.23', '0.15', '0.15', '0.64']
CR_X4Y4_To_CR_X7Y7
['0.57', '0.64', '0.43', '0.50', '0.00'] ['0.51', '0.64', '0.42', '0.50', '0.06']
CR_X0Y0_To_CR_X3Y3
['0.39', '0.23', '0.25', '0.24', '0.00'] ['0.28', '0.23', '0.22', '0.23', '0.31']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func A_IO_L2_in_0_x0_U0 of kernel 0 = 48573
[INFO:     _3_dse_main_algorithm() ] Post: Longest func B_IO_L2_in_x0_U0 of kernel 0 = 47430
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 144542, Resource: 0.4012345679012346
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 143399, Resource: 0.4012345679012346
[INFO:     _3_dse_main_algorithm() ] Longest func: [48573, {'BRAM': 8, 'DSP': 0, 'FF': 2185, 'LUT': 677, 'URAM': 0}, 'A_IO_L2_in_0_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['A_IO_L2_in_0_x1_U0', 'A_IO_L2_in_10_x1_U0', 'A_IO_L2_in_11_x1_U0', 'A_IO_L2_in_1_x1_U0', 'A_IO_L2_in_2_x1_U0', 'A_IO_L2_in_3_x1_U0', 'A_IO_L2_in_4_x1_U0', 'A_IO_L2_in_5_x1_U0', 'A_IO_L2_in_6_x1_U0', 'A_IO_L2_in_7_x1_U0', 'A_IO_L2_in_8_x1_U0', 'A_IO_L2_in_9_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [47430, 47430, 47396]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 47430
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 48132
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 46527 v.s. Second-longest latency: 47430
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 218, 'DSP': 360, 'FF': 91450, 'LUT': 47425, 'URAM': 40}
[INFO:                  dse_step() ] curr_util: {'BRAM': 8, 'DSP': 0, 'FF': 2185, 'LUT': 677, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 46527, 'BRAM': 0, 'DSP': 0, 'FF': 681, 'LUT': 453, 'URAM': 4}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 210, 'DSP': 360, 'FF': 89946, 'LUT': 47201, 'URAM': 44}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 210, 'DSP': 360, 'FF': 89946, 'LUT': 47201, 'URAM': 44}
[INFO:                  dse_step() ] curr_util: {'BRAM': 8, 'DSP': 0, 'FF': 2185, 'LUT': 677, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 46527, 'BRAM': 0, 'DSP': 0, 'FF': 681, 'LUT': 453, 'URAM': 4}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 202, 'DSP': 360, 'FF': 88442, 'LUT': 46977, 'URAM': 48}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 202, 'DSP': 360, 'FF': 88442, 'LUT': 46977, 'URAM': 48}
[INFO:                  dse_step() ] curr_util: {'BRAM': 8, 'DSP': 0, 'FF': 2185, 'LUT': 677, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 46527, 'BRAM': 0, 'DSP': 0, 'FF': 681, 'LUT': 453, 'URAM': 4}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 194, 'DSP': 360, 'FF': 86938, 'LUT': 46753, 'URAM': 52}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 194, 'DSP': 360, 'FF': 86938, 'LUT': 46753, 'URAM': 52}
[INFO:                  dse_step() ] curr_util: {'BRAM': 8, 'DSP': 0, 'FF': 2185, 'LUT': 677, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 46527, 'BRAM': 0, 'DSP': 0, 'FF': 681, 'LUT': 453, 'URAM': 4}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 186, 'DSP': 360, 'FF': 85434, 'LUT': 46529, 'URAM': 56}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 186, 'DSP': 360, 'FF': 85434, 'LUT': 46529, 'URAM': 56}
[INFO:                  dse_step() ] curr_util: {'BRAM': 8, 'DSP': 0, 'FF': 2185, 'LUT': 677, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 46527, 'BRAM': 0, 'DSP': 0, 'FF': 681, 'LUT': 453, 'URAM': 4}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 178, 'DSP': 360, 'FF': 83930, 'LUT': 46305, 'URAM': 60}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 178, 'DSP': 360, 'FF': 83930, 'LUT': 46305, 'URAM': 60}
[INFO:                  dse_step() ] curr_util: {'BRAM': 8, 'DSP': 0, 'FF': 2185, 'LUT': 677, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 46527, 'BRAM': 0, 'DSP': 0, 'FF': 681, 'LUT': 453, 'URAM': 4}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 170, 'DSP': 360, 'FF': 82426, 'LUT': 46081, 'URAM': 64}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 170, 'DSP': 360, 'FF': 82426, 'LUT': 46081, 'URAM': 64}
[INFO:                  dse_step() ] curr_util: {'BRAM': 8, 'DSP': 0, 'FF': 2185, 'LUT': 677, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 46527, 'BRAM': 0, 'DSP': 0, 'FF': 681, 'LUT': 453, 'URAM': 4}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 162, 'DSP': 360, 'FF': 80922, 'LUT': 45857, 'URAM': 68}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 162, 'DSP': 360, 'FF': 80922, 'LUT': 45857, 'URAM': 68}
[INFO:                  dse_step() ] curr_util: {'BRAM': 8, 'DSP': 0, 'FF': 2185, 'LUT': 677, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 46527, 'BRAM': 0, 'DSP': 0, 'FF': 681, 'LUT': 453, 'URAM': 4}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 154, 'DSP': 360, 'FF': 79418, 'LUT': 45633, 'URAM': 72}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 154, 'DSP': 360, 'FF': 79418, 'LUT': 45633, 'URAM': 72}
[INFO:                  dse_step() ] curr_util: {'BRAM': 8, 'DSP': 0, 'FF': 2185, 'LUT': 677, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 46527, 'BRAM': 0, 'DSP': 0, 'FF': 681, 'LUT': 453, 'URAM': 4}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 146, 'DSP': 360, 'FF': 77914, 'LUT': 45409, 'URAM': 76}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 146, 'DSP': 360, 'FF': 77914, 'LUT': 45409, 'URAM': 76}
[INFO:                  dse_step() ] curr_util: {'BRAM': 8, 'DSP': 0, 'FF': 2185, 'LUT': 677, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 46527, 'BRAM': 0, 'DSP': 0, 'FF': 681, 'LUT': 453, 'URAM': 4}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 138, 'DSP': 360, 'FF': 76410, 'LUT': 45185, 'URAM': 80}
[INFO:                  dse_step() ] !!! Area Overflow: {'BRAM': -369.20000000000005, 'DSP': -638.4000000000001, 'FF': -197158.0, 'LUT': -91071.0, 'URAM': 0.7999999999999972}
[INFO:                  dse_step() ] Total area available in CR_X0Y0_To_CR_X3Y3 is {'BRAM': 768, 'DSP': 1536, 'FF': 418560, 'LUT': 209280, 'URAM': 128}
[INFO:                  dse_step() ] Old slot util: {'BRAM': 138, 'DSP': 360, 'FF': 76410, 'LUT': 45185, 'URAM': 80}
[INFO:                  dse_step() ] curr_util: {'BRAM': 8, 'DSP': 0, 'FF': 2185, 'LUT': 677, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 46527, 'BRAM': 0, 'DSP': 0, 'FF': 681, 'LUT': 453, 'URAM': 4}
[INFO:                  dse_step() ] Incremental planning A_IO_L2_in_8_x1_U0 to CLOCKREGION_X4Y0:CLOCKREGION_X7Y3
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 138, 'DSP': 680, 'FF': 106742, 'LUT': 68657, 'URAM': 4}
[INFO:                  dse_step() ] !!! Area Overflow: {'BRAM': -377.20000000000005, 'DSP': -638.4000000000001, 'FF': -199343.0, 'LUT': -91748.0, 'URAM': 0.7999999999999972}
[INFO:                  dse_step() ] Total area available in CR_X0Y0_To_CR_X3Y3 is {'BRAM': 768, 'DSP': 1536, 'FF': 418560, 'LUT': 209280, 'URAM': 128}
[INFO:                  dse_step() ] Old slot util: {'BRAM': 130, 'DSP': 360, 'FF': 74225, 'LUT': 44508, 'URAM': 80}
[INFO:                  dse_step() ] curr_util: {'BRAM': 8, 'DSP': 0, 'FF': 2185, 'LUT': 677, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 46527, 'BRAM': 0, 'DSP': 0, 'FF': 681, 'LUT': 453, 'URAM': 4}
[INFO:                  dse_step() ] Incremental planning A_IO_L2_in_9_x1_U0 to CLOCKREGION_X4Y0:CLOCKREGION_X7Y3
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 138, 'DSP': 680, 'FF': 107423, 'LUT': 69110, 'URAM': 8}
[INFO:                  dse_step() ] all_fit: {'A_IO_L2_in_0_x1_U0': True, 'A_IO_L2_in_10_x1_U0': True, 'A_IO_L2_in_11_x1_U0': True, 'A_IO_L2_in_1_x1_U0': True, 'A_IO_L2_in_2_x1_U0': True, 'A_IO_L2_in_3_x1_U0': True, 'A_IO_L2_in_4_x1_U0': True, 'A_IO_L2_in_5_x1_U0': True, 'A_IO_L2_in_6_x1_U0': True, 'A_IO_L2_in_7_x1_U0': True, 'A_IO_L2_in_8_x1_U0': True, 'A_IO_L2_in_9_x1_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.57', '0.64', '0.44', '0.57', '0.00'] ['0.57', '0.64', '0.45', '0.57', '0.06']
CR_X0Y4_To_CR_X3Y7
['0.02', '0.23', '0.15', '0.15', '0.64'] ['0.02', '0.23', '0.15', '0.15', '0.64']
CR_X4Y4_To_CR_X7Y7
['0.51', '0.64', '0.42', '0.50', '0.06'] ['0.51', '0.64', '0.42', '0.50', '0.06']
CR_X0Y0_To_CR_X3Y3
['0.28', '0.23', '0.22', '0.23', '0.31'] ['0.16', '0.23', '0.17', '0.21', '0.62']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func A_IO_L2_in_0_x1_U0 of kernel 1 = 48573
[INFO:     _3_dse_main_algorithm() ] Post: Longest func B_IO_L2_in_x1_U0 of kernel 1 = 47430
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex A_IO_L2_in_8_x1_U0 to slot CLOCKREGION_X4Y0:CLOCKREGION_X7Y3
[INFO:           updateFloorplan() ] Moving vertex A_IO_L2_in_9_x1_U0 to slot CLOCKREGION_X4Y0:CLOCKREGION_X7Y3
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 143399, Resource: 0.4012345679012346
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 142256, Resource: 0.4012345679012346
[INFO:     _3_dse_main_algorithm() ] Longest func: [47430, {'BRAM': 29, 'DSP': 0, 'FF': 351, 'LUT': 329, 'URAM': 0}, 'B_IO_L2_in_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['B_IO_L2_in_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [46527, 46527, 47396]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 47396
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 47430, Pruning Lat in lib: 143371
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 47430, Pruning Lat in lib: 139527
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 47430, Pruning Lat in lib: 110603
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 47430, Pruning Lat in lib: 106759
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 47430, Pruning Lat in lib: 106505
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 47430, Pruning Lat in lib: 73992
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 47430, Pruning Lat in lib: 73991
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 47430, Pruning Lat in lib: 73740
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 47430, Pruning Lat in lib: 73737
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 47430, Pruning Lat in lib: 51274
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 47430, Pruning Lat in lib: 47430
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 47178
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 47178 v.s. Second-longest latency: 47396
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 122, 'DSP': 680, 'FF': 100621, 'LUT': 60037, 'URAM': 8}
[INFO:                  dse_step() ] curr_util: {'BRAM': 29, 'DSP': 0, 'FF': 351, 'LUT': 329, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'B_IO_L2_in', 'loop_label': '/B_IO_L2_in_loop_3'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'B_IO_L2_in', 'array_name': 'local_B_pong'}]}, 'latency': 47178, 'BRAM': 0, 'DSP': 0, 'FF': 623, 'LUT': 395, 'URAM': 4}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 93, 'DSP': 680, 'FF': 100893, 'LUT': 60103, 'URAM': 12}
[INFO:                  dse_step() ] all_fit: {'B_IO_L2_in_x0_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.57', '0.64', '0.45', '0.57', '0.06'] ['0.57', '0.64', '0.45', '0.57', '0.06']
CR_X0Y4_To_CR_X3Y7
['0.02', '0.23', '0.15', '0.15', '0.64'] ['0.02', '0.23', '0.15', '0.15', '0.64']
CR_X4Y4_To_CR_X7Y7
['0.51', '0.64', '0.42', '0.50', '0.06'] ['0.39', '0.64', '0.42', '0.50', '0.08']
CR_X0Y0_To_CR_X3Y3
['0.16', '0.23', '0.17', '0.21', '0.62'] ['0.16', '0.23', '0.17', '0.21', '0.62']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func B_IO_L2_in_x0_U0 of kernel 0 = 47430
[INFO:     _3_dse_main_algorithm() ] Post: Longest func B_IO_L2_in_x0_U0 of kernel 0 = 47178
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 142256, Resource: 0.4012345679012346
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 142004, Resource: 0.4012345679012346
[INFO:     _3_dse_main_algorithm() ] Longest func: [47430, {'BRAM': 29, 'DSP': 0, 'FF': 351, 'LUT': 329, 'URAM': 0}, 'B_IO_L2_in_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['B_IO_L2_in_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [47178, 46527, 47396]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 47396
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 47178
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 47178 v.s. Second-longest latency: 47396
[INFO:                  dse_step() ] !!! Area Overflow: {'BRAM': -406.20000000000005, 'DSP': -638.4000000000001, 'FF': -199752.0, 'LUT': -92135.0, 'URAM': 0.7999999999999972}
[INFO:                  dse_step() ] Total area available in CR_X0Y0_To_CR_X3Y3 is {'BRAM': 768, 'DSP': 1536, 'FF': 418560, 'LUT': 209280, 'URAM': 128}
[INFO:                  dse_step() ] Old slot util: {'BRAM': 122, 'DSP': 360, 'FF': 72040, 'LUT': 43831, 'URAM': 80}
[INFO:                  dse_step() ] curr_util: {'BRAM': 29, 'DSP': 0, 'FF': 351, 'LUT': 329, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'B_IO_L2_in', 'loop_label': '/B_IO_L2_in_loop_3'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'B_IO_L2_in', 'array_name': 'local_B_pong'}]}, 'latency': 47178, 'BRAM': 0, 'DSP': 0, 'FF': 623, 'LUT': 395, 'URAM': 4}
[INFO:                  dse_step() ] Incremental planning B_IO_L2_in_x1_U0 to CLOCKREGION_X4Y0:CLOCKREGION_X7Y3
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 138, 'DSP': 680, 'FF': 108046, 'LUT': 69505, 'URAM': 12}
[INFO:                  dse_step() ] all_fit: {'B_IO_L2_in_x1_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.57', '0.64', '0.45', '0.57', '0.06'] ['0.57', '0.64', '0.45', '0.58', '0.08']
CR_X0Y4_To_CR_X3Y7
['0.02', '0.23', '0.15', '0.15', '0.64'] ['0.02', '0.23', '0.15', '0.15', '0.64']
CR_X4Y4_To_CR_X7Y7
['0.39', '0.64', '0.42', '0.50', '0.08'] ['0.39', '0.64', '0.42', '0.50', '0.08']
CR_X0Y0_To_CR_X3Y3
['0.16', '0.23', '0.17', '0.21', '0.62'] ['0.12', '0.23', '0.17', '0.21', '0.62']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func B_IO_L2_in_x1_U0 of kernel 1 = 47430
[INFO:     _3_dse_main_algorithm() ] Post: Longest func B_IO_L2_in_x1_U0 of kernel 1 = 47178
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex B_IO_L2_in_x1_U0 to slot CLOCKREGION_X4Y0:CLOCKREGION_X7Y3
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 142004, Resource: 0.4012345679012346
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 141752, Resource: 0.4012345679012346
[INFO:     _3_dse_main_algorithm() ] Longest func: [47396, {'BRAM': 0, 'DSP': 0, 'FF': 11663, 'LUT': 4153, 'URAM': 82}, 'grp_nondf_kernel_2mm_fu_114']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['grp_nondf_kernel_2mm_fu_114']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [47178, 47178]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 47178
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 47396, Pruning Lat in lib: 64740
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 47396, Pruning Lat in lib: 62756
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 47396, Pruning Lat in lib: 62692
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 47396, Pruning Lat in lib: 61156
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 47396, Pruning Lat in lib: 60132
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 47396, Pruning Lat in lib: 59620
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 47396, Pruning Lat in lib: 59364
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 47396, Pruning Lat in lib: 58340
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 47396, Pruning Lat in lib: 58084
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 47396, Pruning Lat in lib: 56724
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 47396, Pruning Lat in lib: 56612
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 47396, Pruning Lat in lib: 56584
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 47396, Pruning Lat in lib: 55960
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 47396, Pruning Lat in lib: 55700
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 47396, Pruning Lat in lib: 55689
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 47396, Pruning Lat in lib: 55588
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 47396, Pruning Lat in lib: 55532
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 47396, Pruning Lat in lib: 55012
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 47396, Pruning Lat in lib: 54987
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 47396, Pruning Lat in lib: 54536
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 47396, Pruning Lat in lib: 53912
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 47396, Pruning Lat in lib: 53641
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 47396, Pruning Lat in lib: 53577
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 47396, Pruning Lat in lib: 52939
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 47396, Pruning Lat in lib: 52890
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 47396, Pruning Lat in lib: 51529
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 47396, Pruning Lat in lib: 50842
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 47396, Pruning Lat in lib: 47396
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 45348
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 45348 v.s. Second-longest latency: 47178
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 18, 'DSP': 360, 'FF': 62676, 'LUT': 32027, 'URAM': 82}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 11663, 'LUT': 4153, 'URAM': 82}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [{'factor': 32, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_5'}, {'factor': 8, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_8'}], 'pipeline': [], 'array_partition': [{'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 0, 'factor': 0, 'dim': 1, 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 2, 'factor': 8, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 2, 'factor': 8, 'dim': 1, 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}]}, 'latency': 45348, 'BRAM': 84, 'DSP': 0, 'FF': 11629, 'LUT': 4146, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 102, 'DSP': 360, 'FF': 62642, 'LUT': 32020, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'grp_nondf_kernel_2mm_fu_114': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.57', '0.64', '0.45', '0.58', '0.08'] ['0.57', '0.64', '0.45', '0.58', '0.08']
CR_X0Y4_To_CR_X3Y7
['0.02', '0.23', '0.15', '0.15', '0.64'] ['0.13', '0.23', '0.15', '0.15', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.39', '0.64', '0.42', '0.50', '0.08'] ['0.39', '0.64', '0.42', '0.50', '0.08']
CR_X0Y0_To_CR_X3Y3
['0.12', '0.23', '0.17', '0.21', '0.62'] ['0.12', '0.23', '0.17', '0.21', '0.62']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 47396
[INFO:     _3_dse_main_algorithm() ] Post: Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 45348
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 141752, Resource: 0.4012345679012346
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 139704, Resource: 0.4012345679012346
[INFO:     _3_dse_main_algorithm() ] Longest func: [47178, {'BRAM': 0, 'DSP': 0, 'FF': 623, 'LUT': 395, 'URAM': 4}, 'B_IO_L2_in_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['B_IO_L2_in_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [46527, 46527, 45348]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 46527
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 47178, Pruning Lat in lib: 47178
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 47176
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 43082 v.s. Second-longest latency: 46527
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 93, 'DSP': 680, 'FF': 100893, 'LUT': 60103, 'URAM': 12}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 623, 'LUT': 395, 'URAM': 4}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'B_IO_L2_in', 'loop_label': '/B_IO_L2_in_loop_3'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'B_IO_L2_in', 'array_name': 'local_B_pong'}]}, 'latency': 43082, 'BRAM': 0, 'DSP': 0, 'FF': 611, 'LUT': 397, 'URAM': 4}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 93, 'DSP': 680, 'FF': 100881, 'LUT': 60105, 'URAM': 12}
[INFO:                  dse_step() ] all_fit: {'B_IO_L2_in_x0_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.57', '0.64', '0.45', '0.58', '0.08'] ['0.57', '0.64', '0.45', '0.58', '0.08']
CR_X0Y4_To_CR_X3Y7
['0.13', '0.23', '0.15', '0.15', '0.00'] ['0.13', '0.23', '0.15', '0.15', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.39', '0.64', '0.42', '0.50', '0.08'] ['0.39', '0.64', '0.42', '0.50', '0.08']
CR_X0Y0_To_CR_X3Y3
['0.12', '0.23', '0.17', '0.21', '0.62'] ['0.12', '0.23', '0.17', '0.21', '0.62']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func B_IO_L2_in_x0_U0 of kernel 0 = 47178
[INFO:     _3_dse_main_algorithm() ] Post: Longest func A_IO_L2_in_0_x0_U0 of kernel 0 = 46527
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 139704, Resource: 0.4012345679012346
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 139053, Resource: 0.4012345679012346
[INFO:     _3_dse_main_algorithm() ] Longest func: [47178, {'BRAM': 0, 'DSP': 0, 'FF': 623, 'LUT': 395, 'URAM': 4}, 'B_IO_L2_in_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['B_IO_L2_in_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [46527, 46527, 45348]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 46527
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 47176
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 43082 v.s. Second-longest latency: 46527
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 138, 'DSP': 680, 'FF': 108046, 'LUT': 69505, 'URAM': 12}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 623, 'LUT': 395, 'URAM': 4}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'B_IO_L2_in', 'loop_label': '/B_IO_L2_in_loop_3'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'B_IO_L2_in', 'array_name': 'local_B_pong'}]}, 'latency': 43082, 'BRAM': 0, 'DSP': 0, 'FF': 611, 'LUT': 397, 'URAM': 4}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 138, 'DSP': 680, 'FF': 108034, 'LUT': 69507, 'URAM': 12}
[INFO:                  dse_step() ] all_fit: {'B_IO_L2_in_x1_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.57', '0.64', '0.45', '0.58', '0.08'] ['0.57', '0.64', '0.45', '0.58', '0.08']
CR_X0Y4_To_CR_X3Y7
['0.13', '0.23', '0.15', '0.15', '0.00'] ['0.13', '0.23', '0.15', '0.15', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.39', '0.64', '0.42', '0.50', '0.08'] ['0.39', '0.64', '0.42', '0.50', '0.08']
CR_X0Y0_To_CR_X3Y3
['0.12', '0.23', '0.17', '0.21', '0.62'] ['0.12', '0.23', '0.17', '0.21', '0.62']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func B_IO_L2_in_x1_U0 of kernel 1 = 47178
[INFO:     _3_dse_main_algorithm() ] Post: Longest func A_IO_L2_in_0_x1_U0 of kernel 1 = 46527
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 139053, Resource: 0.4012345679012346
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 138402, Resource: 0.4012345679012346
[INFO:     _3_dse_main_algorithm() ] Longest func: [46527, {'BRAM': 0, 'DSP': 0, 'FF': 681, 'LUT': 453, 'URAM': 4}, 'A_IO_L2_in_0_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['A_IO_L2_in_0_x0_U0', 'A_IO_L2_in_10_x0_U0', 'A_IO_L2_in_11_x0_U0', 'A_IO_L2_in_1_x0_U0', 'A_IO_L2_in_2_x0_U0', 'A_IO_L2_in_3_x0_U0', 'A_IO_L2_in_4_x0_U0', 'A_IO_L2_in_5_x0_U0', 'A_IO_L2_in_6_x0_U0', 'A_IO_L2_in_7_x0_U0', 'A_IO_L2_in_8_x0_U0', 'A_IO_L2_in_9_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [43202, 43202, 45348]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 45348
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 46527, Pruning Lat in lib: 48132
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 46527, Pruning Lat in lib: 46527
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 46526
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 39431 v.s. Second-longest latency: 45348
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 93, 'DSP': 680, 'FF': 100881, 'LUT': 60105, 'URAM': 12}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 681, 'LUT': 453, 'URAM': 4}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 39431, 'BRAM': 0, 'DSP': 0, 'FF': 708, 'LUT': 618, 'URAM': 4}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 93, 'DSP': 680, 'FF': 100908, 'LUT': 60270, 'URAM': 12}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 93, 'DSP': 360, 'FF': 71689, 'LUT': 43502, 'URAM': 80}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 681, 'LUT': 453, 'URAM': 4}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 39431, 'BRAM': 0, 'DSP': 0, 'FF': 708, 'LUT': 618, 'URAM': 4}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 93, 'DSP': 360, 'FF': 71716, 'LUT': 43667, 'URAM': 80}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 93, 'DSP': 360, 'FF': 71716, 'LUT': 43667, 'URAM': 80}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 681, 'LUT': 453, 'URAM': 4}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 39431, 'BRAM': 0, 'DSP': 0, 'FF': 708, 'LUT': 618, 'URAM': 4}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 93, 'DSP': 360, 'FF': 71743, 'LUT': 43832, 'URAM': 80}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 93, 'DSP': 680, 'FF': 100908, 'LUT': 60270, 'URAM': 12}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 681, 'LUT': 453, 'URAM': 4}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 39431, 'BRAM': 0, 'DSP': 0, 'FF': 708, 'LUT': 618, 'URAM': 4}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 93, 'DSP': 680, 'FF': 100935, 'LUT': 60435, 'URAM': 12}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 93, 'DSP': 360, 'FF': 71743, 'LUT': 43832, 'URAM': 80}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 681, 'LUT': 453, 'URAM': 4}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 39431, 'BRAM': 0, 'DSP': 0, 'FF': 708, 'LUT': 618, 'URAM': 4}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 93, 'DSP': 360, 'FF': 71770, 'LUT': 43997, 'URAM': 80}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 93, 'DSP': 360, 'FF': 71770, 'LUT': 43997, 'URAM': 80}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 681, 'LUT': 453, 'URAM': 4}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 39431, 'BRAM': 0, 'DSP': 0, 'FF': 708, 'LUT': 618, 'URAM': 4}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 93, 'DSP': 360, 'FF': 71797, 'LUT': 44162, 'URAM': 80}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 93, 'DSP': 360, 'FF': 71797, 'LUT': 44162, 'URAM': 80}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 681, 'LUT': 453, 'URAM': 4}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 39431, 'BRAM': 0, 'DSP': 0, 'FF': 708, 'LUT': 618, 'URAM': 4}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 93, 'DSP': 360, 'FF': 71824, 'LUT': 44327, 'URAM': 80}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 93, 'DSP': 360, 'FF': 71824, 'LUT': 44327, 'URAM': 80}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 681, 'LUT': 453, 'URAM': 4}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 39431, 'BRAM': 0, 'DSP': 0, 'FF': 708, 'LUT': 618, 'URAM': 4}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 93, 'DSP': 360, 'FF': 71851, 'LUT': 44492, 'URAM': 80}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 93, 'DSP': 360, 'FF': 71851, 'LUT': 44492, 'URAM': 80}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 681, 'LUT': 453, 'URAM': 4}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 39431, 'BRAM': 0, 'DSP': 0, 'FF': 708, 'LUT': 618, 'URAM': 4}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 93, 'DSP': 360, 'FF': 71878, 'LUT': 44657, 'URAM': 80}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 93, 'DSP': 360, 'FF': 71878, 'LUT': 44657, 'URAM': 80}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 681, 'LUT': 453, 'URAM': 4}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 39431, 'BRAM': 0, 'DSP': 0, 'FF': 708, 'LUT': 618, 'URAM': 4}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 93, 'DSP': 360, 'FF': 71905, 'LUT': 44822, 'URAM': 80}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 93, 'DSP': 360, 'FF': 71905, 'LUT': 44822, 'URAM': 80}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 681, 'LUT': 453, 'URAM': 4}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 39431, 'BRAM': 0, 'DSP': 0, 'FF': 708, 'LUT': 618, 'URAM': 4}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 93, 'DSP': 360, 'FF': 71932, 'LUT': 44987, 'URAM': 80}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 93, 'DSP': 360, 'FF': 71932, 'LUT': 44987, 'URAM': 80}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 681, 'LUT': 453, 'URAM': 4}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 39431, 'BRAM': 0, 'DSP': 0, 'FF': 708, 'LUT': 618, 'URAM': 4}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 93, 'DSP': 360, 'FF': 71959, 'LUT': 45152, 'URAM': 80}
[INFO:                  dse_step() ] all_fit: {'A_IO_L2_in_0_x0_U0': True, 'A_IO_L2_in_10_x0_U0': True, 'A_IO_L2_in_11_x0_U0': True, 'A_IO_L2_in_1_x0_U0': True, 'A_IO_L2_in_2_x0_U0': True, 'A_IO_L2_in_3_x0_U0': True, 'A_IO_L2_in_4_x0_U0': True, 'A_IO_L2_in_5_x0_U0': True, 'A_IO_L2_in_6_x0_U0': True, 'A_IO_L2_in_7_x0_U0': True, 'A_IO_L2_in_8_x0_U0': True, 'A_IO_L2_in_9_x0_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.57', '0.64', '0.45', '0.58', '0.08'] ['0.57', '0.64', '0.45', '0.58', '0.08']
CR_X0Y4_To_CR_X3Y7
['0.13', '0.23', '0.15', '0.15', '0.00'] ['0.13', '0.23', '0.15', '0.15', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.39', '0.64', '0.42', '0.50', '0.08'] ['0.39', '0.64', '0.42', '0.50', '0.08']
CR_X0Y0_To_CR_X3Y3
['0.12', '0.23', '0.17', '0.21', '0.62'] ['0.12', '0.23', '0.17', '0.22', '0.62']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func A_IO_L2_in_0_x0_U0 of kernel 0 = 46527
[INFO:     _3_dse_main_algorithm() ] Post: Longest func B_IO_L2_in_boundary_x0_U0 of kernel 0 = 43202
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 138402, Resource: 0.4012345679012346
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 135077, Resource: 0.4012345679012346
[INFO:     _3_dse_main_algorithm() ] Longest func: [46527, {'BRAM': 0, 'DSP': 0, 'FF': 681, 'LUT': 453, 'URAM': 4}, 'A_IO_L2_in_0_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['A_IO_L2_in_0_x1_U0', 'A_IO_L2_in_10_x1_U0', 'A_IO_L2_in_11_x1_U0', 'A_IO_L2_in_1_x1_U0', 'A_IO_L2_in_2_x1_U0', 'A_IO_L2_in_3_x1_U0', 'A_IO_L2_in_4_x1_U0', 'A_IO_L2_in_5_x1_U0', 'A_IO_L2_in_6_x1_U0', 'A_IO_L2_in_7_x1_U0', 'A_IO_L2_in_8_x1_U0', 'A_IO_L2_in_9_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [43202, 43202, 45348]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 45348
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 46526
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 39431 v.s. Second-longest latency: 45348
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 93, 'DSP': 360, 'FF': 71959, 'LUT': 45152, 'URAM': 80}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 681, 'LUT': 453, 'URAM': 4}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 39431, 'BRAM': 0, 'DSP': 0, 'FF': 708, 'LUT': 618, 'URAM': 4}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 93, 'DSP': 360, 'FF': 71986, 'LUT': 45317, 'URAM': 80}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 93, 'DSP': 360, 'FF': 71986, 'LUT': 45317, 'URAM': 80}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 681, 'LUT': 453, 'URAM': 4}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 39431, 'BRAM': 0, 'DSP': 0, 'FF': 708, 'LUT': 618, 'URAM': 4}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 93, 'DSP': 360, 'FF': 72013, 'LUT': 45482, 'URAM': 80}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 93, 'DSP': 360, 'FF': 72013, 'LUT': 45482, 'URAM': 80}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 681, 'LUT': 453, 'URAM': 4}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 39431, 'BRAM': 0, 'DSP': 0, 'FF': 708, 'LUT': 618, 'URAM': 4}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 93, 'DSP': 360, 'FF': 72040, 'LUT': 45647, 'URAM': 80}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 93, 'DSP': 360, 'FF': 72040, 'LUT': 45647, 'URAM': 80}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 681, 'LUT': 453, 'URAM': 4}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 39431, 'BRAM': 0, 'DSP': 0, 'FF': 708, 'LUT': 618, 'URAM': 4}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 93, 'DSP': 360, 'FF': 72067, 'LUT': 45812, 'URAM': 80}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 93, 'DSP': 360, 'FF': 72067, 'LUT': 45812, 'URAM': 80}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 681, 'LUT': 453, 'URAM': 4}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 39431, 'BRAM': 0, 'DSP': 0, 'FF': 708, 'LUT': 618, 'URAM': 4}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 93, 'DSP': 360, 'FF': 72094, 'LUT': 45977, 'URAM': 80}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 93, 'DSP': 360, 'FF': 72094, 'LUT': 45977, 'URAM': 80}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 681, 'LUT': 453, 'URAM': 4}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 39431, 'BRAM': 0, 'DSP': 0, 'FF': 708, 'LUT': 618, 'URAM': 4}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 93, 'DSP': 360, 'FF': 72121, 'LUT': 46142, 'URAM': 80}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 93, 'DSP': 360, 'FF': 72121, 'LUT': 46142, 'URAM': 80}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 681, 'LUT': 453, 'URAM': 4}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 39431, 'BRAM': 0, 'DSP': 0, 'FF': 708, 'LUT': 618, 'URAM': 4}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 93, 'DSP': 360, 'FF': 72148, 'LUT': 46307, 'URAM': 80}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 93, 'DSP': 360, 'FF': 72148, 'LUT': 46307, 'URAM': 80}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 681, 'LUT': 453, 'URAM': 4}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 39431, 'BRAM': 0, 'DSP': 0, 'FF': 708, 'LUT': 618, 'URAM': 4}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 93, 'DSP': 360, 'FF': 72175, 'LUT': 46472, 'URAM': 80}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 93, 'DSP': 360, 'FF': 72175, 'LUT': 46472, 'URAM': 80}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 681, 'LUT': 453, 'URAM': 4}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 39431, 'BRAM': 0, 'DSP': 0, 'FF': 708, 'LUT': 618, 'URAM': 4}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 93, 'DSP': 360, 'FF': 72202, 'LUT': 46637, 'URAM': 80}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 93, 'DSP': 360, 'FF': 72202, 'LUT': 46637, 'URAM': 80}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 681, 'LUT': 453, 'URAM': 4}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 39431, 'BRAM': 0, 'DSP': 0, 'FF': 708, 'LUT': 618, 'URAM': 4}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 93, 'DSP': 360, 'FF': 72229, 'LUT': 46802, 'URAM': 80}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 138, 'DSP': 680, 'FF': 108034, 'LUT': 69507, 'URAM': 12}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 681, 'LUT': 453, 'URAM': 4}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 39431, 'BRAM': 0, 'DSP': 0, 'FF': 708, 'LUT': 618, 'URAM': 4}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 138, 'DSP': 680, 'FF': 108061, 'LUT': 69672, 'URAM': 12}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 138, 'DSP': 680, 'FF': 108061, 'LUT': 69672, 'URAM': 12}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 681, 'LUT': 453, 'URAM': 4}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 39431, 'BRAM': 0, 'DSP': 0, 'FF': 708, 'LUT': 618, 'URAM': 4}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 138, 'DSP': 680, 'FF': 108088, 'LUT': 69837, 'URAM': 12}
[INFO:                  dse_step() ] all_fit: {'A_IO_L2_in_0_x1_U0': True, 'A_IO_L2_in_10_x1_U0': True, 'A_IO_L2_in_11_x1_U0': True, 'A_IO_L2_in_1_x1_U0': True, 'A_IO_L2_in_2_x1_U0': True, 'A_IO_L2_in_3_x1_U0': True, 'A_IO_L2_in_4_x1_U0': True, 'A_IO_L2_in_5_x1_U0': True, 'A_IO_L2_in_6_x1_U0': True, 'A_IO_L2_in_7_x1_U0': True, 'A_IO_L2_in_8_x1_U0': True, 'A_IO_L2_in_9_x1_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.57', '0.64', '0.45', '0.58', '0.08'] ['0.57', '0.64', '0.45', '0.58', '0.08']
CR_X0Y4_To_CR_X3Y7
['0.13', '0.23', '0.15', '0.15', '0.00'] ['0.13', '0.23', '0.15', '0.15', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.39', '0.64', '0.42', '0.50', '0.08'] ['0.39', '0.64', '0.42', '0.50', '0.08']
CR_X0Y0_To_CR_X3Y3
['0.12', '0.23', '0.17', '0.22', '0.62'] ['0.12', '0.23', '0.17', '0.22', '0.62']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func A_IO_L2_in_0_x1_U0 of kernel 1 = 46527
[INFO:     _3_dse_main_algorithm() ] Post: Longest func B_IO_L2_in_boundary_x1_U0 of kernel 1 = 43202
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 135077, Resource: 0.4012345679012346
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 131752, Resource: 0.4012345679012346
[INFO:     _3_dse_main_algorithm() ] Longest func: [45348, {'BRAM': 84, 'DSP': 0, 'FF': 11629, 'LUT': 4146, 'URAM': 0}, 'grp_nondf_kernel_2mm_fu_114']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['grp_nondf_kernel_2mm_fu_114']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [43202, 43202]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 43202
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 45348, Pruning Lat in lib: 45348
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 39204
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 39204 v.s. Second-longest latency: 43202
[INFO:                  dse_step() ] !!! Area Overflow: {'BRAM': -481.20000000000005, 'DSP': -638.4000000000001, 'FF': -207201.0, 'LUT': -103104.0, 'URAM': 14.799999999999997}
[INFO:                  dse_step() ] Total area available in CR_X0Y4_To_CR_X3Y7 is {'BRAM': 768, 'DSP': 1536, 'FF': 418560, 'LUT': 209280, 'URAM': 128}
[INFO:                  dse_step() ] Old slot util: {'BRAM': 102, 'DSP': 360, 'FF': 62642, 'LUT': 32020, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 84, 'DSP': 0, 'FF': 11629, 'LUT': 4146, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [{'factor': 32, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_5'}, {'factor': 16, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_8'}], 'pipeline': [], 'array_partition': [{'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 0, 'factor': 0, 'dim': 1, 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 2, 'factor': 16, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 2, 'factor': 16, 'dim': 1, 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}]}, 'latency': 39204, 'BRAM': 0, 'DSP': 0, 'FF': 13850, 'LUT': 5054, 'URAM': 98}
[INFO:                  dse_step() ] Fit failure: {'grp_nondf_kernel_2mm_fu_114': False}
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.57', '0.64', '0.45', '0.58', '0.08'] ['0.57', '0.64', '0.45', '0.58', '0.08']
CR_X0Y4_To_CR_X3Y7
['0.13', '0.23', '0.15', '0.15', '0.00'] ['0.13', '0.23', '0.15', '0.15', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.39', '0.64', '0.42', '0.50', '0.08'] ['0.39', '0.64', '0.42', '0.50', '0.08']
CR_X0Y0_To_CR_X3Y3
['0.12', '0.23', '0.17', '0.22', '0.62'] ['0.12', '0.23', '0.17', '0.22', '0.62']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 45348
[INFO:     _3_dse_main_algorithm() ] Post: Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 45348
[INFO:           defragmentation() ] Defragmentation for non-dataflow.
[INFO:           defragmentation() ] src_slot: ['CR_X0Y4_To_CR_X3Y7']
[INFO:           defragmentation() ] dst_slot: ['CR_X4Y0_To_CR_X7Y3', 'CR_X4Y4_To_CR_X7Y7', 'CR_X0Y0_To_CR_X3Y3']
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex PE_wrapper_1_0_x0_U0 to slot CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex PE_wrapper_3_0_x0_U0 to slot CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex PE_wrapper_5_0_x0_U0 to slot CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex PE_wrapper_7_0_x0_U0 to slot CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex PE_wrapper_9_0_x0_U0 to slot CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex PE_wrapper_11_0_x1_U0 to slot CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex PE_wrapper_1_0_x1_U0 to slot CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex PE_wrapper_6_0_x1_U0 to slot CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex PE_wrapper_8_0_x1_U0 to slot CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:                  dse_step() ] !!! Area Overflow: {'BRAM': -499.20000000000005, 'DSP': -998.4000000000001, 'FF': -257151.0, 'LUT': -130032.0, 'URAM': 14.799999999999997}
[INFO:                  dse_step() ] Total area available in CR_X0Y4_To_CR_X3Y7 is {'BRAM': 768, 'DSP': 1536, 'FF': 418560, 'LUT': 209280, 'URAM': 128}
[INFO:                  dse_step() ] Old slot util: {'BRAM': 84, 'DSP': 0, 'FF': 12692, 'LUT': 5092, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 84, 'DSP': 0, 'FF': 11629, 'LUT': 4146, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [{'factor': 32, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_5'}, {'factor': 16, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_8'}], 'pipeline': [], 'array_partition': [{'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 0, 'factor': 0, 'dim': 1, 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 2, 'factor': 16, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 2, 'factor': 16, 'dim': 1, 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}]}, 'latency': 39204, 'BRAM': 0, 'DSP': 0, 'FF': 13850, 'LUT': 5054, 'URAM': 98}
[INFO:                  dse_step() ] Fit failure: {'grp_nondf_kernel_2mm_fu_114': False}
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.57', '0.64', '0.45', '0.58', '0.08'] ['0.57', '0.64', '0.45', '0.58', '0.08']
CR_X0Y4_To_CR_X3Y7
['0.11', '0.00', '0.03', '0.02', '0.00'] ['0.11', '0.00', '0.03', '0.02', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.39', '0.64', '0.42', '0.50', '0.08'] ['0.39', '0.64', '0.42', '0.50', '0.08']
CR_X0Y0_To_CR_X3Y3
['0.14', '0.47', '0.29', '0.35', '0.62'] ['0.14', '0.47', '0.29', '0.35', '0.62']
[INFO:     _3_dse_main_algorithm() ] Look-ahead list: 
[(37257, 0.593095374617737), (37156, 0.13020833333333334), (36555, 0.5965452981651376), (35209, 0.5930141437308869), (34507, 0.5964640672782875), (29065, 0.5982917622324159), (28363, 0.6012973050458715), (27017, 0.5982105313455658), (26315, 0.6012160741590215), (24900, 1.015625), (22852, 0.171875), (22340, 1.28125), (21316, 0.21354166666666666), (20548, 1.8125), (19816, 0.6179806957186544), (19524, 0.3020833333333333), (19192, 0.6175387041284404), (18820, 2.25), (17908, 1.5), (17833, 0.6086009174311927), (17796, 1.2135034403669724), (17768, 0.6178994648318042), (17740, 2.3258839831804283), (17144, 0.6174574732415902), (17131, 0.6116064602446483), (16884, 0.6570790328746178), (15892, 1.015625), (15785, 0.6085196865443425), (15208, 0.7890625), (15083, 0.6115252293577982), (14740, 2.25), (14576, 0.7890625), (14249, 0.796875), (13844, 0.6148556957186544), (13716, 1.7848886659021406), (13547, 0.796875), (13332, 1.28125), (13225, 0.6271096139143731), (13160, 0.6331183103975535), (12528, 0.6319285168195719), (12523, 0.6301151567278287), (12457, 1.328125), (12308, 0.6334623470948012), (11755, 1.328125), (11540, 1.8125), (11433, 0.6644017584097859), (10808, 1.1863364870030582), (10731, 0.6674073012232415), (10701, 1.1849818425076453), (10516, 0.670754491590214), (10172, 1.1833118310397555), (10077, 1.1845398509174312), (10014, 1.1890816131498472), (9817, 1.2219012805810399), (9706, 1.7758385894495412), (9390, 1.188639621559633), (9115, 1.2249068233944953), (9003, 1.7764430428134557), (8793, 1.2218988914373088), (8760, 1.1862552561162079), (8682, 1.775821865443425), (8653, 1.1848241590214068), (8124, 1.1832306001529052), (8091, 1.2249044342507645), (8029, 1.1843821674311927), (7979, 1.7764502102446482), (7966, 1.1889239296636085), (7876, 1.5), (7342, 1.1884819380733944), (6852, 1.2282349006116209)]
[INFO:     _3_dse_main_algorithm() ] Look-ahead
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 84, 'DSP': 0, 'FF': 12692, 'LUT': 5092, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 84, 'DSP': 0, 'FF': 11629, 'LUT': 4146, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [{'factor': 8, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_8'}], 'pipeline': [{'II': 54, 'off': 0, 'rewind': 0, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_3'}], 'array_partition': [{'type': 2, 'factor': 8, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 2, 'factor': 8, 'dim': 1, 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}]}, 'latency': 37257, 'BRAM': 0, 'DSP': 0, 'FF': 248246, 'LUT': 94948, 'URAM': 20}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 0, 'DSP': 0, 'FF': 249309, 'LUT': 95894, 'URAM': 20}
[INFO:                  dse_step() ] all_fit: {'grp_nondf_kernel_2mm_fu_114': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.57', '0.64', '0.45', '0.58', '0.08'] ['0.57', '0.64', '0.45', '0.58', '0.08']
CR_X0Y4_To_CR_X3Y7
['0.11', '0.00', '0.03', '0.02', '0.00'] ['0.00', '0.00', '0.60', '0.46', '0.16']
CR_X4Y4_To_CR_X7Y7
['0.39', '0.64', '0.42', '0.50', '0.08'] ['0.39', '0.64', '0.42', '0.50', '0.08']
CR_X0Y0_To_CR_X3Y3
['0.14', '0.47', '0.29', '0.35', '0.62'] ['0.14', '0.47', '0.29', '0.35', '0.62']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 45348
[INFO:     _3_dse_main_algorithm() ] Post: Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 37257
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 131752, Resource: 0.4012345679012346
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 123661, Resource: 0.45008642649199415
[INFO:     _3_dse_main_algorithm() ] Longest func: [43202, {'BRAM': 29, 'DSP': 0, 'FF': 345, 'LUT': 279, 'URAM': 0}, 'B_IO_L2_in_boundary_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['B_IO_L2_in_boundary_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [43082, 43082, 37257]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 43082
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 43202, Pruning Lat in lib: 137223
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 43202, Pruning Lat in lib: 135301
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 43202, Pruning Lat in lib: 104455
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 43202, Pruning Lat in lib: 102533
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 43202, Pruning Lat in lib: 102406
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 43202, Pruning Lat in lib: 69766
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 43202, Pruning Lat in lib: 69765
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 43202, Pruning Lat in lib: 69640
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 43202, Pruning Lat in lib: 69638
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 43202, Pruning Lat in lib: 45126
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 43202, Pruning Lat in lib: 43204
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 43078
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 43078 v.s. Second-longest latency: 43082
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 93, 'DSP': 680, 'FF': 100935, 'LUT': 60435, 'URAM': 12}
[INFO:                  dse_step() ] curr_util: {'BRAM': 29, 'DSP': 0, 'FF': 345, 'LUT': 279, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'B_IO_L2_in_boundary', 'loop_label': '/B_IO_L2_in_boundary_loop_3'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'B_IO_L2_in_boundary', 'array_name': 'local_B_pong'}]}, 'latency': 43078, 'BRAM': 0, 'DSP': 0, 'FF': 622, 'LUT': 364, 'URAM': 4}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 64, 'DSP': 680, 'FF': 101212, 'LUT': 60520, 'URAM': 16}
[INFO:                  dse_step() ] all_fit: {'B_IO_L2_in_boundary_x0_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.57', '0.64', '0.45', '0.58', '0.08'] ['0.57', '0.64', '0.45', '0.58', '0.08']
CR_X0Y4_To_CR_X3Y7
['0.00', '0.00', '0.60', '0.46', '0.16'] ['0.00', '0.00', '0.60', '0.46', '0.16']
CR_X4Y4_To_CR_X7Y7
['0.39', '0.64', '0.42', '0.50', '0.08'] ['0.27', '0.64', '0.42', '0.50', '0.11']
CR_X0Y0_To_CR_X3Y3
['0.14', '0.47', '0.29', '0.35', '0.62'] ['0.14', '0.47', '0.29', '0.35', '0.62']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func B_IO_L2_in_boundary_x0_U0 of kernel 0 = 43202
[INFO:     _3_dse_main_algorithm() ] Post: Longest func B_IO_L2_in_x0_U0 of kernel 0 = 43082
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 123661, Resource: 0.45008642649199415
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 123541, Resource: 0.4502153081028627
[INFO:     _3_dse_main_algorithm() ] Longest func: [43202, {'BRAM': 29, 'DSP': 0, 'FF': 345, 'LUT': 279, 'URAM': 0}, 'B_IO_L2_in_boundary_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['B_IO_L2_in_boundary_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [43082, 43082, 37257]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 43082
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 43078
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 43078 v.s. Second-longest latency: 43082
[INFO:                  dse_step() ] !!! Area Overflow: {'BRAM': -417.20000000000005, 'DSP': -278.4000000000001, 'FF': -149608.0, 'LUT': -62217.0, 'URAM': 0.7999999999999972}
[INFO:                  dse_step() ] Total area available in CR_X0Y0_To_CR_X3Y3 is {'BRAM': 768, 'DSP': 1536, 'FF': 418560, 'LUT': 209280, 'URAM': 128}
[INFO:                  dse_step() ] Old slot util: {'BRAM': 111, 'DSP': 720, 'FF': 122179, 'LUT': 73730, 'URAM': 80}
[INFO:                  dse_step() ] curr_util: {'BRAM': 29, 'DSP': 0, 'FF': 345, 'LUT': 279, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'B_IO_L2_in_boundary', 'loop_label': '/B_IO_L2_in_boundary_loop_3'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'B_IO_L2_in_boundary', 'array_name': 'local_B_pong'}]}, 'latency': 43078, 'BRAM': 0, 'DSP': 0, 'FF': 622, 'LUT': 364, 'URAM': 4}
[INFO:                  dse_step() ] Incremental planning B_IO_L2_in_boundary_x1_U0 to CLOCKREGION_X4Y0:CLOCKREGION_X7Y3
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 138, 'DSP': 680, 'FF': 108710, 'LUT': 70201, 'URAM': 16}
[INFO:                  dse_step() ] all_fit: {'B_IO_L2_in_boundary_x1_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.57', '0.64', '0.45', '0.58', '0.08'] ['0.57', '0.64', '0.45', '0.58', '0.11']
CR_X0Y4_To_CR_X3Y7
['0.00', '0.00', '0.60', '0.46', '0.16'] ['0.00', '0.00', '0.60', '0.46', '0.16']
CR_X4Y4_To_CR_X7Y7
['0.27', '0.64', '0.42', '0.50', '0.11'] ['0.27', '0.64', '0.42', '0.50', '0.11']
CR_X0Y0_To_CR_X3Y3
['0.14', '0.47', '0.29', '0.35', '0.62'] ['0.11', '0.47', '0.29', '0.35', '0.62']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func B_IO_L2_in_boundary_x1_U0 of kernel 1 = 43202
[INFO:     _3_dse_main_algorithm() ] Post: Longest func B_IO_L2_in_x1_U0 of kernel 1 = 43082
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex B_IO_L2_in_boundary_x1_U0 to slot CLOCKREGION_X4Y0:CLOCKREGION_X7Y3
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 123541, Resource: 0.4502153081028627
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 123421, Resource: 0.4503441897137312
[INFO:     _3_dse_main_algorithm() ] Longest func: [43082, {'BRAM': 0, 'DSP': 0, 'FF': 611, 'LUT': 397, 'URAM': 4}, 'B_IO_L2_in_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['B_IO_L2_in_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [43078, 43078, 37257]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 43078
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 43082, Pruning Lat in lib: 47176
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 43082, Pruning Lat in lib: 43082
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 43080
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 41225 v.s. Second-longest latency: 43078
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 64, 'DSP': 680, 'FF': 101212, 'LUT': 60520, 'URAM': 16}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 611, 'LUT': 397, 'URAM': 4}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'B_IO_L2_in', 'loop_label': '/B_IO_L2_in_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'B_IO_L2_in', 'array_name': 'local_B_pong'}]}, 'latency': 41225, 'BRAM': 0, 'DSP': 0, 'FF': 719, 'LUT': 525, 'URAM': 4}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 64, 'DSP': 680, 'FF': 101320, 'LUT': 60648, 'URAM': 16}
[INFO:                  dse_step() ] all_fit: {'B_IO_L2_in_x0_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.57', '0.64', '0.45', '0.58', '0.11'] ['0.57', '0.64', '0.45', '0.58', '0.11']
CR_X0Y4_To_CR_X3Y7
['0.00', '0.00', '0.60', '0.46', '0.16'] ['0.00', '0.00', '0.60', '0.46', '0.16']
CR_X4Y4_To_CR_X7Y7
['0.27', '0.64', '0.42', '0.50', '0.11'] ['0.27', '0.64', '0.42', '0.50', '0.11']
CR_X0Y0_To_CR_X3Y3
['0.11', '0.47', '0.29', '0.35', '0.62'] ['0.11', '0.47', '0.29', '0.35', '0.62']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func B_IO_L2_in_x0_U0 of kernel 0 = 43082
[INFO:     _3_dse_main_algorithm() ] Post: Longest func B_IO_L2_in_boundary_x0_U0 of kernel 0 = 43078
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 123421, Resource: 0.4503441897137312
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 123417, Resource: 0.4505382702571567
[INFO:     _3_dse_main_algorithm() ] Longest func: [43082, {'BRAM': 0, 'DSP': 0, 'FF': 611, 'LUT': 397, 'URAM': 4}, 'B_IO_L2_in_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['B_IO_L2_in_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [43078, 43078, 37257]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 43078
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 43080
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 41225 v.s. Second-longest latency: 43078
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 138, 'DSP': 680, 'FF': 108710, 'LUT': 70201, 'URAM': 16}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 611, 'LUT': 397, 'URAM': 4}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'B_IO_L2_in', 'loop_label': '/B_IO_L2_in_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'B_IO_L2_in', 'array_name': 'local_B_pong'}]}, 'latency': 41225, 'BRAM': 0, 'DSP': 0, 'FF': 719, 'LUT': 525, 'URAM': 4}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 138, 'DSP': 680, 'FF': 108818, 'LUT': 70329, 'URAM': 16}
[INFO:                  dse_step() ] all_fit: {'B_IO_L2_in_x1_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.57', '0.64', '0.45', '0.58', '0.11'] ['0.57', '0.64', '0.45', '0.58', '0.11']
CR_X0Y4_To_CR_X3Y7
['0.00', '0.00', '0.60', '0.46', '0.16'] ['0.00', '0.00', '0.60', '0.46', '0.16']
CR_X4Y4_To_CR_X7Y7
['0.27', '0.64', '0.42', '0.50', '0.11'] ['0.27', '0.64', '0.42', '0.50', '0.11']
CR_X0Y0_To_CR_X3Y3
['0.11', '0.47', '0.29', '0.35', '0.62'] ['0.11', '0.47', '0.29', '0.35', '0.62']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func B_IO_L2_in_x1_U0 of kernel 1 = 43082
[INFO:     _3_dse_main_algorithm() ] Post: Longest func B_IO_L2_in_boundary_x1_U0 of kernel 1 = 43078
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 123417, Resource: 0.4505382702571567
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 123413, Resource: 0.4507323508005822
[INFO:     _3_dse_main_algorithm() ] Longest func: [43078, {'BRAM': 0, 'DSP': 0, 'FF': 622, 'LUT': 364, 'URAM': 4}, 'B_IO_L2_in_boundary_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['B_IO_L2_in_boundary_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [41225, 41225, 37257]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 41225
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 43078, Pruning Lat in lib: 43078
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 43077
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 41030 v.s. Second-longest latency: 41225
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 64, 'DSP': 680, 'FF': 101320, 'LUT': 60648, 'URAM': 16}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 622, 'LUT': 364, 'URAM': 4}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'B_IO_L2_in_boundary', 'loop_label': '/B_IO_L2_in_boundary_loop_3'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'B_IO_L2_in_boundary', 'array_name': 'local_B_pong'}]}, 'latency': 41030, 'BRAM': 0, 'DSP': 0, 'FF': 610, 'LUT': 366, 'URAM': 4}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 64, 'DSP': 680, 'FF': 101308, 'LUT': 60650, 'URAM': 16}
[INFO:                  dse_step() ] all_fit: {'B_IO_L2_in_boundary_x0_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.57', '0.64', '0.45', '0.58', '0.11'] ['0.57', '0.64', '0.45', '0.58', '0.11']
CR_X0Y4_To_CR_X3Y7
['0.00', '0.00', '0.60', '0.46', '0.16'] ['0.00', '0.00', '0.60', '0.46', '0.16']
CR_X4Y4_To_CR_X7Y7
['0.27', '0.64', '0.42', '0.50', '0.11'] ['0.27', '0.64', '0.42', '0.50', '0.11']
CR_X0Y0_To_CR_X3Y3
['0.11', '0.47', '0.29', '0.35', '0.62'] ['0.11', '0.47', '0.29', '0.35', '0.62']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func B_IO_L2_in_boundary_x0_U0 of kernel 0 = 43078
[INFO:     _3_dse_main_algorithm() ] Post: Longest func B_IO_L2_in_x0_U0 of kernel 0 = 41225
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 123413, Resource: 0.4507323508005822
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 121560, Resource: 0.45073538330907326
[INFO:     _3_dse_main_algorithm() ] Longest func: [43078, {'BRAM': 0, 'DSP': 0, 'FF': 622, 'LUT': 364, 'URAM': 4}, 'B_IO_L2_in_boundary_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['B_IO_L2_in_boundary_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [41225, 41225, 37257]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 41225
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 43077
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 41030 v.s. Second-longest latency: 41225
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 138, 'DSP': 680, 'FF': 108818, 'LUT': 70329, 'URAM': 16}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 622, 'LUT': 364, 'URAM': 4}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'B_IO_L2_in_boundary', 'loop_label': '/B_IO_L2_in_boundary_loop_3'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'B_IO_L2_in_boundary', 'array_name': 'local_B_pong'}]}, 'latency': 41030, 'BRAM': 0, 'DSP': 0, 'FF': 610, 'LUT': 366, 'URAM': 4}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 138, 'DSP': 680, 'FF': 108806, 'LUT': 70331, 'URAM': 16}
[INFO:                  dse_step() ] all_fit: {'B_IO_L2_in_boundary_x1_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.57', '0.64', '0.45', '0.58', '0.11'] ['0.57', '0.64', '0.45', '0.58', '0.11']
CR_X0Y4_To_CR_X3Y7
['0.00', '0.00', '0.60', '0.46', '0.16'] ['0.00', '0.00', '0.60', '0.46', '0.16']
CR_X4Y4_To_CR_X7Y7
['0.27', '0.64', '0.42', '0.50', '0.11'] ['0.27', '0.64', '0.42', '0.50', '0.11']
CR_X0Y0_To_CR_X3Y3
['0.11', '0.47', '0.29', '0.35', '0.62'] ['0.11', '0.47', '0.29', '0.35', '0.62']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func B_IO_L2_in_boundary_x1_U0 of kernel 1 = 43078
[INFO:     _3_dse_main_algorithm() ] Post: Longest func B_IO_L2_in_x1_U0 of kernel 1 = 41225
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 121560, Resource: 0.45073538330907326
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 119707, Resource: 0.4507384158175643
[INFO:     _3_dse_main_algorithm() ] Longest func: [41225, {'BRAM': 0, 'DSP': 0, 'FF': 719, 'LUT': 525, 'URAM': 4}, 'B_IO_L2_in_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['B_IO_L2_in_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [41030, 41030, 37257]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 41030
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 41225, Pruning Lat in lib: 43080
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 41225, Pruning Lat in lib: 41225
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 41224
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 36877 v.s. Second-longest latency: 41030
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 64, 'DSP': 680, 'FF': 101308, 'LUT': 60650, 'URAM': 16}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 719, 'LUT': 525, 'URAM': 4}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'B_IO_L2_in', 'loop_label': '/B_IO_L2_in_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'B_IO_L2_in', 'loop_label': '/B_IO_L2_in_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'B_IO_L2_in', 'array_name': 'local_B_pong'}]}, 'latency': 36877, 'BRAM': 0, 'DSP': 0, 'FF': 723, 'LUT': 597, 'URAM': 4}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 64, 'DSP': 680, 'FF': 101312, 'LUT': 60722, 'URAM': 16}
[INFO:                  dse_step() ] all_fit: {'B_IO_L2_in_x0_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.57', '0.64', '0.45', '0.58', '0.11'] ['0.57', '0.64', '0.45', '0.58', '0.11']
CR_X0Y4_To_CR_X3Y7
['0.00', '0.00', '0.60', '0.46', '0.16'] ['0.00', '0.00', '0.60', '0.46', '0.16']
CR_X4Y4_To_CR_X7Y7
['0.27', '0.64', '0.42', '0.50', '0.11'] ['0.27', '0.64', '0.42', '0.50', '0.11']
CR_X0Y0_To_CR_X3Y3
['0.11', '0.47', '0.29', '0.35', '0.62'] ['0.11', '0.47', '0.29', '0.35', '0.62']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func B_IO_L2_in_x0_U0 of kernel 0 = 41225
[INFO:     _3_dse_main_algorithm() ] Post: Longest func B_IO_L2_in_boundary_x0_U0 of kernel 0 = 41030
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 119707, Resource: 0.4507384158175643
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 119512, Resource: 0.45084758612324116
[INFO:     _3_dse_main_algorithm() ] Longest func: [41225, {'BRAM': 0, 'DSP': 0, 'FF': 719, 'LUT': 525, 'URAM': 4}, 'B_IO_L2_in_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['B_IO_L2_in_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [41030, 41030, 37257]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 41030
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 41224
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 36877 v.s. Second-longest latency: 41030
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 138, 'DSP': 680, 'FF': 108806, 'LUT': 70331, 'URAM': 16}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 719, 'LUT': 525, 'URAM': 4}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'B_IO_L2_in', 'loop_label': '/B_IO_L2_in_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'B_IO_L2_in', 'loop_label': '/B_IO_L2_in_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'B_IO_L2_in', 'array_name': 'local_B_pong'}]}, 'latency': 36877, 'BRAM': 0, 'DSP': 0, 'FF': 723, 'LUT': 597, 'URAM': 4}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 138, 'DSP': 680, 'FF': 108810, 'LUT': 70403, 'URAM': 16}
[INFO:                  dse_step() ] all_fit: {'B_IO_L2_in_x1_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.57', '0.64', '0.45', '0.58', '0.11'] ['0.57', '0.64', '0.45', '0.58', '0.11']
CR_X0Y4_To_CR_X3Y7
['0.00', '0.00', '0.60', '0.46', '0.16'] ['0.00', '0.00', '0.60', '0.46', '0.16']
CR_X4Y4_To_CR_X7Y7
['0.27', '0.64', '0.42', '0.50', '0.11'] ['0.27', '0.64', '0.42', '0.50', '0.11']
CR_X0Y0_To_CR_X3Y3
['0.11', '0.47', '0.29', '0.35', '0.62'] ['0.11', '0.47', '0.29', '0.35', '0.62']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func B_IO_L2_in_x1_U0 of kernel 1 = 41225
[INFO:     _3_dse_main_algorithm() ] Post: Longest func B_IO_L2_in_boundary_x1_U0 of kernel 1 = 41030
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 119512, Resource: 0.45084758612324116
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 119317, Resource: 0.450956756428918
[INFO:     _3_dse_main_algorithm() ] Longest func: [41030, {'BRAM': 0, 'DSP': 0, 'FF': 610, 'LUT': 366, 'URAM': 4}, 'B_IO_L2_in_boundary_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['B_IO_L2_in_boundary_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [39431, 39431, 37257]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 39431
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 41030, Pruning Lat in lib: 43077
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 41030, Pruning Lat in lib: 41030
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 41029
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 36999 v.s. Second-longest latency: 39431
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 64, 'DSP': 680, 'FF': 101312, 'LUT': 60722, 'URAM': 16}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 610, 'LUT': 366, 'URAM': 4}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'B_IO_L2_in_boundary', 'loop_label': '/B_IO_L2_in_boundary_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'B_IO_L2_in_boundary', 'array_name': 'local_B_pong'}]}, 'latency': 36999, 'BRAM': 0, 'DSP': 0, 'FF': 718, 'LUT': 494, 'URAM': 4}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 64, 'DSP': 680, 'FF': 101420, 'LUT': 60850, 'URAM': 16}
[INFO:                  dse_step() ] all_fit: {'B_IO_L2_in_boundary_x0_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.57', '0.64', '0.45', '0.58', '0.11'] ['0.57', '0.64', '0.45', '0.58', '0.11']
CR_X0Y4_To_CR_X3Y7
['0.00', '0.00', '0.60', '0.46', '0.16'] ['0.00', '0.00', '0.60', '0.46', '0.16']
CR_X4Y4_To_CR_X7Y7
['0.27', '0.64', '0.42', '0.50', '0.11'] ['0.27', '0.64', '0.42', '0.51', '0.11']
CR_X0Y0_To_CR_X3Y3
['0.11', '0.47', '0.29', '0.35', '0.62'] ['0.11', '0.47', '0.29', '0.35', '0.62']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func B_IO_L2_in_boundary_x0_U0 of kernel 0 = 41030
[INFO:     _3_dse_main_algorithm() ] Post: Longest func A_IO_L2_in_0_x0_U0 of kernel 0 = 39431
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 119317, Resource: 0.450956756428918
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 117718, Resource: 0.45115083697234354
[INFO:     _3_dse_main_algorithm() ] Longest func: [41030, {'BRAM': 0, 'DSP': 0, 'FF': 610, 'LUT': 366, 'URAM': 4}, 'B_IO_L2_in_boundary_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['B_IO_L2_in_boundary_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [39431, 39431, 37257]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 39431
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 41029
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 36999 v.s. Second-longest latency: 39431
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 138, 'DSP': 680, 'FF': 108810, 'LUT': 70403, 'URAM': 16}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 610, 'LUT': 366, 'URAM': 4}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'B_IO_L2_in_boundary', 'loop_label': '/B_IO_L2_in_boundary_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'B_IO_L2_in_boundary', 'array_name': 'local_B_pong'}]}, 'latency': 36999, 'BRAM': 0, 'DSP': 0, 'FF': 718, 'LUT': 494, 'URAM': 4}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 138, 'DSP': 680, 'FF': 108918, 'LUT': 70531, 'URAM': 16}
[INFO:                  dse_step() ] all_fit: {'B_IO_L2_in_boundary_x1_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.57', '0.64', '0.45', '0.58', '0.11'] ['0.57', '0.64', '0.45', '0.59', '0.11']
CR_X0Y4_To_CR_X3Y7
['0.00', '0.00', '0.60', '0.46', '0.16'] ['0.00', '0.00', '0.60', '0.46', '0.16']
CR_X4Y4_To_CR_X7Y7
['0.27', '0.64', '0.42', '0.51', '0.11'] ['0.27', '0.64', '0.42', '0.51', '0.11']
CR_X0Y0_To_CR_X3Y3
['0.11', '0.47', '0.29', '0.35', '0.62'] ['0.11', '0.47', '0.29', '0.35', '0.62']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func B_IO_L2_in_boundary_x1_U0 of kernel 1 = 41030
[INFO:     _3_dse_main_algorithm() ] Post: Longest func A_IO_L2_in_0_x1_U0 of kernel 1 = 39431
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 117718, Resource: 0.45115083697234354
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 116119, Resource: 0.45134491751576905
[INFO:     _3_dse_main_algorithm() ] Longest func: [39431, {'BRAM': 0, 'DSP': 0, 'FF': 708, 'LUT': 618, 'URAM': 4}, 'A_IO_L2_in_0_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['A_IO_L2_in_0_x0_U0', 'A_IO_L2_in_10_x0_U0', 'A_IO_L2_in_11_x0_U0', 'A_IO_L2_in_1_x0_U0', 'A_IO_L2_in_2_x0_U0', 'A_IO_L2_in_3_x0_U0', 'A_IO_L2_in_4_x0_U0', 'A_IO_L2_in_5_x0_U0', 'A_IO_L2_in_6_x0_U0', 'A_IO_L2_in_7_x0_U0', 'A_IO_L2_in_8_x0_U0', 'A_IO_L2_in_9_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [36999, 36999, 37257]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 37257
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 39431, Pruning Lat in lib: 46526
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 39431, Pruning Lat in lib: 46525
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 39431, Pruning Lat in lib: 39431
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 39429
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 39428 v.s. Second-longest latency: 37257
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 64, 'DSP': 680, 'FF': 101420, 'LUT': 60850, 'URAM': 16}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 708, 'LUT': 618, 'URAM': 4}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_3'}, {'II': 16, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 39428, 'BRAM': 8, 'DSP': 0, 'FF': 2203, 'LUT': 880, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 72, 'DSP': 680, 'FF': 102915, 'LUT': 61112, 'URAM': 12}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 82, 'DSP': 720, 'FF': 121834, 'LUT': 73451, 'URAM': 80}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 708, 'LUT': 618, 'URAM': 4}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_3'}, {'II': 16, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 39428, 'BRAM': 8, 'DSP': 0, 'FF': 2203, 'LUT': 880, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 90, 'DSP': 720, 'FF': 123329, 'LUT': 73713, 'URAM': 76}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 90, 'DSP': 720, 'FF': 123329, 'LUT': 73713, 'URAM': 76}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 708, 'LUT': 618, 'URAM': 4}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_3'}, {'II': 16, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 39428, 'BRAM': 8, 'DSP': 0, 'FF': 2203, 'LUT': 880, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 98, 'DSP': 720, 'FF': 124824, 'LUT': 73975, 'URAM': 72}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 72, 'DSP': 680, 'FF': 102915, 'LUT': 61112, 'URAM': 12}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 708, 'LUT': 618, 'URAM': 4}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_3'}, {'II': 16, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 39428, 'BRAM': 8, 'DSP': 0, 'FF': 2203, 'LUT': 880, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 80, 'DSP': 680, 'FF': 104410, 'LUT': 61374, 'URAM': 8}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 98, 'DSP': 720, 'FF': 124824, 'LUT': 73975, 'URAM': 72}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 708, 'LUT': 618, 'URAM': 4}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_3'}, {'II': 16, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 39428, 'BRAM': 8, 'DSP': 0, 'FF': 2203, 'LUT': 880, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 106, 'DSP': 720, 'FF': 126319, 'LUT': 74237, 'URAM': 68}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 106, 'DSP': 720, 'FF': 126319, 'LUT': 74237, 'URAM': 68}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 708, 'LUT': 618, 'URAM': 4}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_3'}, {'II': 16, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 39428, 'BRAM': 8, 'DSP': 0, 'FF': 2203, 'LUT': 880, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 114, 'DSP': 720, 'FF': 127814, 'LUT': 74499, 'URAM': 64}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 114, 'DSP': 720, 'FF': 127814, 'LUT': 74499, 'URAM': 64}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 708, 'LUT': 618, 'URAM': 4}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_3'}, {'II': 16, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 39428, 'BRAM': 8, 'DSP': 0, 'FF': 2203, 'LUT': 880, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 122, 'DSP': 720, 'FF': 129309, 'LUT': 74761, 'URAM': 60}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 122, 'DSP': 720, 'FF': 129309, 'LUT': 74761, 'URAM': 60}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 708, 'LUT': 618, 'URAM': 4}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_3'}, {'II': 16, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 39428, 'BRAM': 8, 'DSP': 0, 'FF': 2203, 'LUT': 880, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 130, 'DSP': 720, 'FF': 130804, 'LUT': 75023, 'URAM': 56}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 130, 'DSP': 720, 'FF': 130804, 'LUT': 75023, 'URAM': 56}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 708, 'LUT': 618, 'URAM': 4}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_3'}, {'II': 16, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 39428, 'BRAM': 8, 'DSP': 0, 'FF': 2203, 'LUT': 880, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 138, 'DSP': 720, 'FF': 132299, 'LUT': 75285, 'URAM': 52}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 138, 'DSP': 720, 'FF': 132299, 'LUT': 75285, 'URAM': 52}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 708, 'LUT': 618, 'URAM': 4}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_3'}, {'II': 16, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 39428, 'BRAM': 8, 'DSP': 0, 'FF': 2203, 'LUT': 880, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 146, 'DSP': 720, 'FF': 133794, 'LUT': 75547, 'URAM': 48}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 146, 'DSP': 720, 'FF': 133794, 'LUT': 75547, 'URAM': 48}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 708, 'LUT': 618, 'URAM': 4}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_3'}, {'II': 16, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 39428, 'BRAM': 8, 'DSP': 0, 'FF': 2203, 'LUT': 880, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 154, 'DSP': 720, 'FF': 135289, 'LUT': 75809, 'URAM': 44}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 154, 'DSP': 720, 'FF': 135289, 'LUT': 75809, 'URAM': 44}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 708, 'LUT': 618, 'URAM': 4}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_3'}, {'II': 16, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 39428, 'BRAM': 8, 'DSP': 0, 'FF': 2203, 'LUT': 880, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 162, 'DSP': 720, 'FF': 136784, 'LUT': 76071, 'URAM': 40}
[INFO:                  dse_step() ] all_fit: {'A_IO_L2_in_0_x0_U0': True, 'A_IO_L2_in_10_x0_U0': True, 'A_IO_L2_in_11_x0_U0': True, 'A_IO_L2_in_1_x0_U0': True, 'A_IO_L2_in_2_x0_U0': True, 'A_IO_L2_in_3_x0_U0': True, 'A_IO_L2_in_4_x0_U0': True, 'A_IO_L2_in_5_x0_U0': True, 'A_IO_L2_in_6_x0_U0': True, 'A_IO_L2_in_7_x0_U0': True, 'A_IO_L2_in_8_x0_U0': True, 'A_IO_L2_in_9_x0_U0': True}
[INFO:                  dse_step() ] Already-best removal of ['A_IO_L2_in_0_x0_U0', 'A_IO_L2_in_10_x0_U0', 'A_IO_L2_in_11_x0_U0', 'A_IO_L2_in_1_x0_U0', 'A_IO_L2_in_2_x0_U0', 'A_IO_L2_in_3_x0_U0', 'A_IO_L2_in_4_x0_U0', 'A_IO_L2_in_5_x0_U0', 'A_IO_L2_in_6_x0_U0', 'A_IO_L2_in_7_x0_U0', 'A_IO_L2_in_8_x0_U0', 'A_IO_L2_in_9_x0_U0']
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.57', '0.64', '0.45', '0.59', '0.11'] ['0.57', '0.64', '0.45', '0.59', '0.11']
CR_X0Y4_To_CR_X3Y7
['0.00', '0.00', '0.60', '0.46', '0.16'] ['0.00', '0.00', '0.60', '0.46', '0.16']
CR_X4Y4_To_CR_X7Y7
['0.27', '0.64', '0.42', '0.51', '0.11'] ['0.33', '0.64', '0.43', '0.51', '0.06']
CR_X0Y0_To_CR_X3Y3
['0.11', '0.47', '0.29', '0.35', '0.62'] ['0.21', '0.47', '0.33', '0.36', '0.31']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func A_IO_L2_in_0_x0_U0 of kernel 0 = 39431
[INFO:     _3_dse_main_algorithm() ] Post: Longest func B_IO_L2_in_boundary_x0_U0 of kernel 0 = 36999
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 116119, Resource: 0.45134491751576905
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 116116, Resource: 0.45611202086365843
[INFO:     _3_dse_main_algorithm() ] Longest func: [39431, {'BRAM': 0, 'DSP': 0, 'FF': 708, 'LUT': 618, 'URAM': 4}, 'A_IO_L2_in_0_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['A_IO_L2_in_0_x1_U0', 'A_IO_L2_in_10_x1_U0', 'A_IO_L2_in_11_x1_U0', 'A_IO_L2_in_1_x1_U0', 'A_IO_L2_in_2_x1_U0', 'A_IO_L2_in_3_x1_U0', 'A_IO_L2_in_4_x1_U0', 'A_IO_L2_in_5_x1_U0', 'A_IO_L2_in_6_x1_U0', 'A_IO_L2_in_7_x1_U0', 'A_IO_L2_in_8_x1_U0', 'A_IO_L2_in_9_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [36999, 36999, 37257]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 37257
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 39429
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 39428 v.s. Second-longest latency: 37257
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 162, 'DSP': 720, 'FF': 136784, 'LUT': 76071, 'URAM': 40}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 708, 'LUT': 618, 'URAM': 4}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_3'}, {'II': 16, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 39428, 'BRAM': 8, 'DSP': 0, 'FF': 2203, 'LUT': 880, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 170, 'DSP': 720, 'FF': 138279, 'LUT': 76333, 'URAM': 36}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 170, 'DSP': 720, 'FF': 138279, 'LUT': 76333, 'URAM': 36}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 708, 'LUT': 618, 'URAM': 4}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_3'}, {'II': 16, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 39428, 'BRAM': 8, 'DSP': 0, 'FF': 2203, 'LUT': 880, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 178, 'DSP': 720, 'FF': 139774, 'LUT': 76595, 'URAM': 32}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 178, 'DSP': 720, 'FF': 139774, 'LUT': 76595, 'URAM': 32}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 708, 'LUT': 618, 'URAM': 4}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_3'}, {'II': 16, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 39428, 'BRAM': 8, 'DSP': 0, 'FF': 2203, 'LUT': 880, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 186, 'DSP': 720, 'FF': 141269, 'LUT': 76857, 'URAM': 28}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 186, 'DSP': 720, 'FF': 141269, 'LUT': 76857, 'URAM': 28}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 708, 'LUT': 618, 'URAM': 4}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_3'}, {'II': 16, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 39428, 'BRAM': 8, 'DSP': 0, 'FF': 2203, 'LUT': 880, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 194, 'DSP': 720, 'FF': 142764, 'LUT': 77119, 'URAM': 24}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 194, 'DSP': 720, 'FF': 142764, 'LUT': 77119, 'URAM': 24}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 708, 'LUT': 618, 'URAM': 4}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_3'}, {'II': 16, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 39428, 'BRAM': 8, 'DSP': 0, 'FF': 2203, 'LUT': 880, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 202, 'DSP': 720, 'FF': 144259, 'LUT': 77381, 'URAM': 20}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 202, 'DSP': 720, 'FF': 144259, 'LUT': 77381, 'URAM': 20}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 708, 'LUT': 618, 'URAM': 4}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_3'}, {'II': 16, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 39428, 'BRAM': 8, 'DSP': 0, 'FF': 2203, 'LUT': 880, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 210, 'DSP': 720, 'FF': 145754, 'LUT': 77643, 'URAM': 16}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 210, 'DSP': 720, 'FF': 145754, 'LUT': 77643, 'URAM': 16}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 708, 'LUT': 618, 'URAM': 4}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_3'}, {'II': 16, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 39428, 'BRAM': 8, 'DSP': 0, 'FF': 2203, 'LUT': 880, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 218, 'DSP': 720, 'FF': 147249, 'LUT': 77905, 'URAM': 12}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 218, 'DSP': 720, 'FF': 147249, 'LUT': 77905, 'URAM': 12}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 708, 'LUT': 618, 'URAM': 4}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_3'}, {'II': 16, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 39428, 'BRAM': 8, 'DSP': 0, 'FF': 2203, 'LUT': 880, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 226, 'DSP': 720, 'FF': 148744, 'LUT': 78167, 'URAM': 8}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 226, 'DSP': 720, 'FF': 148744, 'LUT': 78167, 'URAM': 8}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 708, 'LUT': 618, 'URAM': 4}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_3'}, {'II': 16, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 39428, 'BRAM': 8, 'DSP': 0, 'FF': 2203, 'LUT': 880, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 234, 'DSP': 720, 'FF': 150239, 'LUT': 78429, 'URAM': 4}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 234, 'DSP': 720, 'FF': 150239, 'LUT': 78429, 'URAM': 4}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 708, 'LUT': 618, 'URAM': 4}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_3'}, {'II': 16, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 39428, 'BRAM': 8, 'DSP': 0, 'FF': 2203, 'LUT': 880, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 242, 'DSP': 720, 'FF': 151734, 'LUT': 78691, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 138, 'DSP': 680, 'FF': 108918, 'LUT': 70531, 'URAM': 16}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 708, 'LUT': 618, 'URAM': 4}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_3'}, {'II': 16, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 39428, 'BRAM': 8, 'DSP': 0, 'FF': 2203, 'LUT': 880, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 146, 'DSP': 680, 'FF': 110413, 'LUT': 70793, 'URAM': 12}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 146, 'DSP': 680, 'FF': 110413, 'LUT': 70793, 'URAM': 12}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 708, 'LUT': 618, 'URAM': 4}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_3'}, {'II': 16, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in', 'loop_label': '/A_IO_L2_in_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in', 'array_name': 'local_A_pong'}]}, 'latency': 39428, 'BRAM': 8, 'DSP': 0, 'FF': 2203, 'LUT': 880, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 154, 'DSP': 680, 'FF': 111908, 'LUT': 71055, 'URAM': 8}
[INFO:                  dse_step() ] all_fit: {'A_IO_L2_in_0_x1_U0': True, 'A_IO_L2_in_10_x1_U0': True, 'A_IO_L2_in_11_x1_U0': True, 'A_IO_L2_in_1_x1_U0': True, 'A_IO_L2_in_2_x1_U0': True, 'A_IO_L2_in_3_x1_U0': True, 'A_IO_L2_in_4_x1_U0': True, 'A_IO_L2_in_5_x1_U0': True, 'A_IO_L2_in_6_x1_U0': True, 'A_IO_L2_in_7_x1_U0': True, 'A_IO_L2_in_8_x1_U0': True, 'A_IO_L2_in_9_x1_U0': True}
[INFO:                  dse_step() ] Already-best removal of ['A_IO_L2_in_0_x1_U0', 'A_IO_L2_in_10_x1_U0', 'A_IO_L2_in_11_x1_U0', 'A_IO_L2_in_1_x1_U0', 'A_IO_L2_in_2_x1_U0', 'A_IO_L2_in_3_x1_U0', 'A_IO_L2_in_4_x1_U0', 'A_IO_L2_in_5_x1_U0', 'A_IO_L2_in_6_x1_U0', 'A_IO_L2_in_7_x1_U0', 'A_IO_L2_in_8_x1_U0', 'A_IO_L2_in_9_x1_U0']
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.57', '0.64', '0.45', '0.59', '0.11'] ['0.64', '0.64', '0.46', '0.59', '0.06']
CR_X0Y4_To_CR_X3Y7
['0.00', '0.00', '0.60', '0.46', '0.16'] ['0.00', '0.00', '0.60', '0.46', '0.16']
CR_X4Y4_To_CR_X7Y7
['0.33', '0.64', '0.43', '0.51', '0.06'] ['0.33', '0.64', '0.43', '0.51', '0.06']
CR_X0Y0_To_CR_X3Y3
['0.21', '0.47', '0.33', '0.36', '0.31'] ['0.32', '0.47', '0.36', '0.38', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func A_IO_L2_in_0_x1_U0 of kernel 1 = 39431
[INFO:     _3_dse_main_algorithm() ] Post: Longest func B_IO_L2_in_boundary_x1_U0 of kernel 1 = 36999
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 116116, Resource: 0.45611202086365843
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 116113, Resource: 0.46626789180009703
[INFO:     _3_dse_main_algorithm() ] Longest func: [37257, {'BRAM': 0, 'DSP': 0, 'FF': 248246, 'LUT': 94948, 'URAM': 20}, 'grp_nondf_kernel_2mm_fu_114']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['grp_nondf_kernel_2mm_fu_114']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [36999, 36999]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 36999
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 37257, Pruning Lat in lib: 39204
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 37257, Pruning Lat in lib: 37257
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 37156
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 36555 v.s. Second-longest latency: 36999
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 0, 'DSP': 0, 'FF': 249309, 'LUT': 95894, 'URAM': 20}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 248246, 'LUT': 94948, 'URAM': 20}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [{'factor': 8, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_8'}], 'pipeline': [{'II': 32, 'off': 0, 'rewind': 0, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_3'}], 'array_partition': [{'type': 2, 'factor': 8, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 2, 'factor': 8, 'dim': 1, 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}]}, 'latency': 36555, 'BRAM': 0, 'DSP': 0, 'FF': 249690, 'LUT': 94948, 'URAM': 20}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 0, 'DSP': 0, 'FF': 250753, 'LUT': 95894, 'URAM': 20}
[INFO:                  dse_step() ] all_fit: {'grp_nondf_kernel_2mm_fu_114': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.64', '0.64', '0.46', '0.59', '0.06'] ['0.64', '0.64', '0.46', '0.59', '0.06']
CR_X0Y4_To_CR_X3Y7
['0.00', '0.00', '0.60', '0.46', '0.16'] ['0.00', '0.00', '0.60', '0.46', '0.16']
CR_X4Y4_To_CR_X7Y7
['0.33', '0.64', '0.43', '0.51', '0.06'] ['0.33', '0.64', '0.43', '0.51', '0.06']
CR_X0Y0_To_CR_X3Y3
['0.32', '0.47', '0.36', '0.38', '0.00'] ['0.32', '0.47', '0.36', '0.38', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 37257
[INFO:     _3_dse_main_algorithm() ] Post: Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 36555
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 116113, Resource: 0.46626789180009703
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 115411, Resource: 0.4673626273653566
[INFO:     _3_dse_main_algorithm() ] Longest func: [36999, {'BRAM': 0, 'DSP': 0, 'FF': 718, 'LUT': 494, 'URAM': 4}, 'B_IO_L2_in_boundary_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['B_IO_L2_in_boundary_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [36929, 36929, 36555]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 36929
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 36999, Pruning Lat in lib: 41029
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 36999, Pruning Lat in lib: 36999
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 36998
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 34825 v.s. Second-longest latency: 36929
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 80, 'DSP': 680, 'FF': 104410, 'LUT': 61374, 'URAM': 8}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 718, 'LUT': 494, 'URAM': 4}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'B_IO_L2_in_boundary', 'loop_label': '/B_IO_L2_in_boundary_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'B_IO_L2_in_boundary', 'loop_label': '/B_IO_L2_in_boundary_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'B_IO_L2_in_boundary', 'array_name': 'local_B_pong'}]}, 'latency': 34825, 'BRAM': 0, 'DSP': 0, 'FF': 722, 'LUT': 566, 'URAM': 4}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 80, 'DSP': 680, 'FF': 104414, 'LUT': 61446, 'URAM': 8}
[INFO:                  dse_step() ] all_fit: {'B_IO_L2_in_boundary_x0_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.64', '0.64', '0.46', '0.59', '0.06'] ['0.64', '0.64', '0.46', '0.59', '0.06']
CR_X0Y4_To_CR_X3Y7
['0.00', '0.00', '0.60', '0.46', '0.16'] ['0.00', '0.00', '0.60', '0.46', '0.16']
CR_X4Y4_To_CR_X7Y7
['0.33', '0.64', '0.43', '0.51', '0.06'] ['0.33', '0.64', '0.43', '0.51', '0.06']
CR_X0Y0_To_CR_X3Y3
['0.32', '0.47', '0.36', '0.38', '0.00'] ['0.32', '0.47', '0.36', '0.38', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func B_IO_L2_in_boundary_x0_U0 of kernel 0 = 36999
[INFO:     _3_dse_main_algorithm() ] Post: Longest func A_PE_dummy_0_x0_U0 of kernel 0 = 36929
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 115411, Resource: 0.4673626273653566
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 115411, Resource: 0.46736565987384765
[INFO:     _3_dse_main_algorithm() ] Longest func: [36999, {'BRAM': 0, 'DSP': 0, 'FF': 718, 'LUT': 494, 'URAM': 4}, 'B_IO_L2_in_boundary_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['B_IO_L2_in_boundary_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [36929, 36929, 36555]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 36929
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 36998
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 34825 v.s. Second-longest latency: 36929
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 154, 'DSP': 680, 'FF': 111908, 'LUT': 71055, 'URAM': 8}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 718, 'LUT': 494, 'URAM': 4}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'B_IO_L2_in_boundary', 'loop_label': '/B_IO_L2_in_boundary_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'B_IO_L2_in_boundary', 'loop_label': '/B_IO_L2_in_boundary_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'B_IO_L2_in_boundary', 'array_name': 'local_B_pong'}]}, 'latency': 34825, 'BRAM': 0, 'DSP': 0, 'FF': 722, 'LUT': 566, 'URAM': 4}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 154, 'DSP': 680, 'FF': 111912, 'LUT': 71127, 'URAM': 8}
[INFO:                  dse_step() ] all_fit: {'B_IO_L2_in_boundary_x1_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.64', '0.64', '0.46', '0.59', '0.06'] ['0.64', '0.64', '0.46', '0.59', '0.06']
CR_X0Y4_To_CR_X3Y7
['0.00', '0.00', '0.60', '0.46', '0.16'] ['0.00', '0.00', '0.60', '0.46', '0.16']
CR_X4Y4_To_CR_X7Y7
['0.33', '0.64', '0.43', '0.51', '0.06'] ['0.33', '0.64', '0.43', '0.51', '0.06']
CR_X0Y0_To_CR_X3Y3
['0.32', '0.47', '0.36', '0.38', '0.00'] ['0.32', '0.47', '0.36', '0.38', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func B_IO_L2_in_boundary_x1_U0 of kernel 1 = 36999
[INFO:     _3_dse_main_algorithm() ] Post: Longest func A_PE_dummy_0_x1_U0 of kernel 1 = 36929
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 115411, Resource: 0.46736565987384765
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 115411, Resource: 0.4673686923823387
[INFO:     _3_dse_main_algorithm() ] Longest func: [36929, {'BRAM': 0, 'DSP': 0, 'FF': 36, 'LUT': 145, 'URAM': 0}, 'A_PE_dummy_0_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['A_PE_dummy_0_x0_U0', 'A_PE_dummy_10_x0_U0', 'A_PE_dummy_11_x0_U0', 'A_PE_dummy_12_x0_U0', 'A_PE_dummy_1_x0_U0', 'A_PE_dummy_2_x0_U0', 'A_PE_dummy_3_x0_U0', 'A_PE_dummy_4_x0_U0', 'A_PE_dummy_5_x0_U0', 'A_PE_dummy_6_x0_U0', 'A_PE_dummy_7_x0_U0', 'A_PE_dummy_8_x0_U0', 'A_PE_dummy_9_x0_U0', 'B_PE_dummy_0_x0_U0', 'B_PE_dummy_1_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [36877, 36877, 36555]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 36877
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 36929, Pruning Lat in lib: 65538
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 36929, Pruning Lat in lib: 36929
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 32770
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 32770 v.s. Second-longest latency: 36877
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 80, 'DSP': 680, 'FF': 104414, 'LUT': 61446, 'URAM': 8}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 36, 'LUT': 145, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_PE_dummy', 'loop_label': '/A_PE_dummy_loop_3'}], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'latency': 32770, 'BRAM': 0, 'DSP': 0, 'FF': 25, 'LUT': 96, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 80, 'DSP': 680, 'FF': 104403, 'LUT': 61397, 'URAM': 8}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 80, 'DSP': 680, 'FF': 104403, 'LUT': 61397, 'URAM': 8}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 36, 'LUT': 145, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_PE_dummy', 'loop_label': '/A_PE_dummy_loop_3'}], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'latency': 32770, 'BRAM': 0, 'DSP': 0, 'FF': 25, 'LUT': 96, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 80, 'DSP': 680, 'FF': 104392, 'LUT': 61348, 'URAM': 8}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 80, 'DSP': 680, 'FF': 104392, 'LUT': 61348, 'URAM': 8}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 36, 'LUT': 145, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_PE_dummy', 'loop_label': '/A_PE_dummy_loop_3'}], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'latency': 32770, 'BRAM': 0, 'DSP': 0, 'FF': 25, 'LUT': 96, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 80, 'DSP': 680, 'FF': 104381, 'LUT': 61299, 'URAM': 8}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 80, 'DSP': 680, 'FF': 104381, 'LUT': 61299, 'URAM': 8}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 36, 'LUT': 145, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_PE_dummy', 'loop_label': '/A_PE_dummy_loop_3'}], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'latency': 32770, 'BRAM': 0, 'DSP': 0, 'FF': 25, 'LUT': 96, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 80, 'DSP': 680, 'FF': 104370, 'LUT': 61250, 'URAM': 8}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 80, 'DSP': 680, 'FF': 104370, 'LUT': 61250, 'URAM': 8}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 36, 'LUT': 145, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_PE_dummy', 'loop_label': '/A_PE_dummy_loop_3'}], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'latency': 32770, 'BRAM': 0, 'DSP': 0, 'FF': 25, 'LUT': 96, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 80, 'DSP': 680, 'FF': 104359, 'LUT': 61201, 'URAM': 8}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 80, 'DSP': 680, 'FF': 104359, 'LUT': 61201, 'URAM': 8}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 36, 'LUT': 145, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_PE_dummy', 'loop_label': '/A_PE_dummy_loop_3'}], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'latency': 32770, 'BRAM': 0, 'DSP': 0, 'FF': 25, 'LUT': 96, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 80, 'DSP': 680, 'FF': 104348, 'LUT': 61152, 'URAM': 8}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 80, 'DSP': 680, 'FF': 104348, 'LUT': 61152, 'URAM': 8}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 36, 'LUT': 145, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_PE_dummy', 'loop_label': '/A_PE_dummy_loop_3'}], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'latency': 32770, 'BRAM': 0, 'DSP': 0, 'FF': 25, 'LUT': 96, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 80, 'DSP': 680, 'FF': 104337, 'LUT': 61103, 'URAM': 8}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 80, 'DSP': 680, 'FF': 104337, 'LUT': 61103, 'URAM': 8}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 36, 'LUT': 145, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_PE_dummy', 'loop_label': '/A_PE_dummy_loop_3'}], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'latency': 32770, 'BRAM': 0, 'DSP': 0, 'FF': 25, 'LUT': 96, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 80, 'DSP': 680, 'FF': 104326, 'LUT': 61054, 'URAM': 8}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 80, 'DSP': 680, 'FF': 104326, 'LUT': 61054, 'URAM': 8}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 36, 'LUT': 145, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_PE_dummy', 'loop_label': '/A_PE_dummy_loop_3'}], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'latency': 32770, 'BRAM': 0, 'DSP': 0, 'FF': 25, 'LUT': 96, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 80, 'DSP': 680, 'FF': 104315, 'LUT': 61005, 'URAM': 8}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 80, 'DSP': 680, 'FF': 104315, 'LUT': 61005, 'URAM': 8}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 36, 'LUT': 145, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_PE_dummy', 'loop_label': '/A_PE_dummy_loop_3'}], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'latency': 32770, 'BRAM': 0, 'DSP': 0, 'FF': 25, 'LUT': 96, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 80, 'DSP': 680, 'FF': 104304, 'LUT': 60956, 'URAM': 8}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 80, 'DSP': 680, 'FF': 104304, 'LUT': 60956, 'URAM': 8}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 36, 'LUT': 145, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_PE_dummy', 'loop_label': '/A_PE_dummy_loop_3'}], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'latency': 32770, 'BRAM': 0, 'DSP': 0, 'FF': 25, 'LUT': 96, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 80, 'DSP': 680, 'FF': 104293, 'LUT': 60907, 'URAM': 8}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 80, 'DSP': 680, 'FF': 104293, 'LUT': 60907, 'URAM': 8}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 36, 'LUT': 145, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_PE_dummy', 'loop_label': '/A_PE_dummy_loop_3'}], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'latency': 32770, 'BRAM': 0, 'DSP': 0, 'FF': 25, 'LUT': 96, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 80, 'DSP': 680, 'FF': 104282, 'LUT': 60858, 'URAM': 8}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 80, 'DSP': 680, 'FF': 104282, 'LUT': 60858, 'URAM': 8}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 36, 'LUT': 145, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_PE_dummy', 'loop_label': '/A_PE_dummy_loop_3'}], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'latency': 32770, 'BRAM': 0, 'DSP': 0, 'FF': 25, 'LUT': 96, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 80, 'DSP': 680, 'FF': 104271, 'LUT': 60809, 'URAM': 8}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 80, 'DSP': 680, 'FF': 104271, 'LUT': 60809, 'URAM': 8}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 36, 'LUT': 145, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_PE_dummy', 'loop_label': '/A_PE_dummy_loop_3'}], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'latency': 32770, 'BRAM': 0, 'DSP': 0, 'FF': 25, 'LUT': 96, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 80, 'DSP': 680, 'FF': 104260, 'LUT': 60760, 'URAM': 8}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 80, 'DSP': 680, 'FF': 104260, 'LUT': 60760, 'URAM': 8}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 36, 'LUT': 145, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_PE_dummy', 'loop_label': '/A_PE_dummy_loop_3'}], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'latency': 32770, 'BRAM': 0, 'DSP': 0, 'FF': 25, 'LUT': 96, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 80, 'DSP': 680, 'FF': 104249, 'LUT': 60711, 'URAM': 8}
[INFO:                  dse_step() ] all_fit: {'A_PE_dummy_0_x0_U0': True, 'A_PE_dummy_10_x0_U0': True, 'A_PE_dummy_11_x0_U0': True, 'A_PE_dummy_12_x0_U0': True, 'A_PE_dummy_1_x0_U0': True, 'A_PE_dummy_2_x0_U0': True, 'A_PE_dummy_3_x0_U0': True, 'A_PE_dummy_4_x0_U0': True, 'A_PE_dummy_5_x0_U0': True, 'A_PE_dummy_6_x0_U0': True, 'A_PE_dummy_7_x0_U0': True, 'A_PE_dummy_8_x0_U0': True, 'A_PE_dummy_9_x0_U0': True, 'B_PE_dummy_0_x0_U0': True, 'B_PE_dummy_1_x0_U0': True}
[INFO:                  dse_step() ] Already-best removal of ['A_PE_dummy_0_x0_U0', 'A_PE_dummy_10_x0_U0', 'A_PE_dummy_11_x0_U0', 'A_PE_dummy_12_x0_U0', 'A_PE_dummy_1_x0_U0', 'A_PE_dummy_2_x0_U0', 'A_PE_dummy_3_x0_U0', 'A_PE_dummy_4_x0_U0', 'A_PE_dummy_5_x0_U0', 'A_PE_dummy_6_x0_U0', 'A_PE_dummy_7_x0_U0', 'A_PE_dummy_8_x0_U0', 'A_PE_dummy_9_x0_U0', 'B_PE_dummy_0_x0_U0', 'B_PE_dummy_1_x0_U0']
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.64', '0.64', '0.46', '0.59', '0.06'] ['0.64', '0.64', '0.46', '0.59', '0.06']
CR_X0Y4_To_CR_X3Y7
['0.00', '0.00', '0.60', '0.46', '0.16'] ['0.00', '0.00', '0.60', '0.46', '0.16']
CR_X4Y4_To_CR_X7Y7
['0.33', '0.64', '0.43', '0.51', '0.06'] ['0.33', '0.64', '0.43', '0.50', '0.06']
CR_X0Y0_To_CR_X3Y3
['0.32', '0.47', '0.36', '0.38', '0.00'] ['0.32', '0.47', '0.36', '0.38', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func A_PE_dummy_0_x0_U0 of kernel 0 = 36929
[INFO:     _3_dse_main_algorithm() ] Post: Longest func B_IO_L2_in_x0_U0 of kernel 0 = 36877
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 115411, Resource: 0.4673686923823387
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 115411, Resource: 0.46724360140708393
[INFO:     _3_dse_main_algorithm() ] Longest func: [36929, {'BRAM': 0, 'DSP': 0, 'FF': 36, 'LUT': 145, 'URAM': 0}, 'A_PE_dummy_0_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['A_PE_dummy_0_x1_U0', 'A_PE_dummy_10_x1_U0', 'A_PE_dummy_11_x1_U0', 'A_PE_dummy_12_x1_U0', 'A_PE_dummy_1_x1_U0', 'A_PE_dummy_2_x1_U0', 'A_PE_dummy_3_x1_U0', 'A_PE_dummy_4_x1_U0', 'A_PE_dummy_5_x1_U0', 'A_PE_dummy_6_x1_U0', 'A_PE_dummy_7_x1_U0', 'A_PE_dummy_8_x1_U0', 'A_PE_dummy_9_x1_U0', 'B_PE_dummy_0_x1_U0', 'B_PE_dummy_1_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [36877, 36877, 36555]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 36877
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 32770
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 32770 v.s. Second-longest latency: 36877
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 80, 'DSP': 680, 'FF': 104249, 'LUT': 60711, 'URAM': 8}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 36, 'LUT': 145, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_PE_dummy', 'loop_label': '/A_PE_dummy_loop_3'}], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'latency': 32770, 'BRAM': 0, 'DSP': 0, 'FF': 25, 'LUT': 96, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 80, 'DSP': 680, 'FF': 104238, 'LUT': 60662, 'URAM': 8}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 80, 'DSP': 680, 'FF': 104238, 'LUT': 60662, 'URAM': 8}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 36, 'LUT': 145, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_PE_dummy', 'loop_label': '/A_PE_dummy_loop_3'}], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'latency': 32770, 'BRAM': 0, 'DSP': 0, 'FF': 25, 'LUT': 96, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 80, 'DSP': 680, 'FF': 104227, 'LUT': 60613, 'URAM': 8}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 80, 'DSP': 680, 'FF': 104227, 'LUT': 60613, 'URAM': 8}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 36, 'LUT': 145, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_PE_dummy', 'loop_label': '/A_PE_dummy_loop_3'}], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'latency': 32770, 'BRAM': 0, 'DSP': 0, 'FF': 25, 'LUT': 96, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 80, 'DSP': 680, 'FF': 104216, 'LUT': 60564, 'URAM': 8}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 80, 'DSP': 680, 'FF': 104216, 'LUT': 60564, 'URAM': 8}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 36, 'LUT': 145, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_PE_dummy', 'loop_label': '/A_PE_dummy_loop_3'}], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'latency': 32770, 'BRAM': 0, 'DSP': 0, 'FF': 25, 'LUT': 96, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 80, 'DSP': 680, 'FF': 104205, 'LUT': 60515, 'URAM': 8}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 80, 'DSP': 680, 'FF': 104205, 'LUT': 60515, 'URAM': 8}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 36, 'LUT': 145, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_PE_dummy', 'loop_label': '/A_PE_dummy_loop_3'}], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'latency': 32770, 'BRAM': 0, 'DSP': 0, 'FF': 25, 'LUT': 96, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 80, 'DSP': 680, 'FF': 104194, 'LUT': 60466, 'URAM': 8}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 80, 'DSP': 680, 'FF': 104194, 'LUT': 60466, 'URAM': 8}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 36, 'LUT': 145, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_PE_dummy', 'loop_label': '/A_PE_dummy_loop_3'}], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'latency': 32770, 'BRAM': 0, 'DSP': 0, 'FF': 25, 'LUT': 96, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 80, 'DSP': 680, 'FF': 104183, 'LUT': 60417, 'URAM': 8}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 80, 'DSP': 680, 'FF': 104183, 'LUT': 60417, 'URAM': 8}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 36, 'LUT': 145, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_PE_dummy', 'loop_label': '/A_PE_dummy_loop_3'}], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'latency': 32770, 'BRAM': 0, 'DSP': 0, 'FF': 25, 'LUT': 96, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 80, 'DSP': 680, 'FF': 104172, 'LUT': 60368, 'URAM': 8}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 80, 'DSP': 680, 'FF': 104172, 'LUT': 60368, 'URAM': 8}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 36, 'LUT': 145, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_PE_dummy', 'loop_label': '/A_PE_dummy_loop_3'}], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'latency': 32770, 'BRAM': 0, 'DSP': 0, 'FF': 25, 'LUT': 96, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 80, 'DSP': 680, 'FF': 104161, 'LUT': 60319, 'URAM': 8}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 80, 'DSP': 680, 'FF': 104161, 'LUT': 60319, 'URAM': 8}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 36, 'LUT': 145, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_PE_dummy', 'loop_label': '/A_PE_dummy_loop_3'}], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'latency': 32770, 'BRAM': 0, 'DSP': 0, 'FF': 25, 'LUT': 96, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 80, 'DSP': 680, 'FF': 104150, 'LUT': 60270, 'URAM': 8}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 80, 'DSP': 680, 'FF': 104150, 'LUT': 60270, 'URAM': 8}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 36, 'LUT': 145, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_PE_dummy', 'loop_label': '/A_PE_dummy_loop_3'}], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'latency': 32770, 'BRAM': 0, 'DSP': 0, 'FF': 25, 'LUT': 96, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 80, 'DSP': 680, 'FF': 104139, 'LUT': 60221, 'URAM': 8}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 80, 'DSP': 680, 'FF': 104139, 'LUT': 60221, 'URAM': 8}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 36, 'LUT': 145, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_PE_dummy', 'loop_label': '/A_PE_dummy_loop_3'}], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'latency': 32770, 'BRAM': 0, 'DSP': 0, 'FF': 25, 'LUT': 96, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 80, 'DSP': 680, 'FF': 104128, 'LUT': 60172, 'URAM': 8}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 80, 'DSP': 680, 'FF': 104128, 'LUT': 60172, 'URAM': 8}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 36, 'LUT': 145, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_PE_dummy', 'loop_label': '/A_PE_dummy_loop_3'}], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'latency': 32770, 'BRAM': 0, 'DSP': 0, 'FF': 25, 'LUT': 96, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 80, 'DSP': 680, 'FF': 104117, 'LUT': 60123, 'URAM': 8}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 80, 'DSP': 680, 'FF': 104117, 'LUT': 60123, 'URAM': 8}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 36, 'LUT': 145, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_PE_dummy', 'loop_label': '/A_PE_dummy_loop_3'}], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'latency': 32770, 'BRAM': 0, 'DSP': 0, 'FF': 25, 'LUT': 96, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 80, 'DSP': 680, 'FF': 104106, 'LUT': 60074, 'URAM': 8}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 80, 'DSP': 680, 'FF': 104106, 'LUT': 60074, 'URAM': 8}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 36, 'LUT': 145, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_PE_dummy', 'loop_label': '/A_PE_dummy_loop_3'}], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'latency': 32770, 'BRAM': 0, 'DSP': 0, 'FF': 25, 'LUT': 96, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 80, 'DSP': 680, 'FF': 104095, 'LUT': 60025, 'URAM': 8}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 80, 'DSP': 680, 'FF': 104095, 'LUT': 60025, 'URAM': 8}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 36, 'LUT': 145, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_PE_dummy', 'loop_label': '/A_PE_dummy_loop_3'}], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'latency': 32770, 'BRAM': 0, 'DSP': 0, 'FF': 25, 'LUT': 96, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 80, 'DSP': 680, 'FF': 104084, 'LUT': 59976, 'URAM': 8}
[INFO:                  dse_step() ] all_fit: {'A_PE_dummy_0_x1_U0': True, 'A_PE_dummy_10_x1_U0': True, 'A_PE_dummy_11_x1_U0': True, 'A_PE_dummy_12_x1_U0': True, 'A_PE_dummy_1_x1_U0': True, 'A_PE_dummy_2_x1_U0': True, 'A_PE_dummy_3_x1_U0': True, 'A_PE_dummy_4_x1_U0': True, 'A_PE_dummy_5_x1_U0': True, 'A_PE_dummy_6_x1_U0': True, 'A_PE_dummy_7_x1_U0': True, 'A_PE_dummy_8_x1_U0': True, 'A_PE_dummy_9_x1_U0': True, 'B_PE_dummy_0_x1_U0': True, 'B_PE_dummy_1_x1_U0': True}
[INFO:                  dse_step() ] Already-best removal of ['A_PE_dummy_0_x1_U0', 'A_PE_dummy_10_x1_U0', 'A_PE_dummy_11_x1_U0', 'A_PE_dummy_12_x1_U0', 'A_PE_dummy_1_x1_U0', 'A_PE_dummy_2_x1_U0', 'A_PE_dummy_3_x1_U0', 'A_PE_dummy_4_x1_U0', 'A_PE_dummy_5_x1_U0', 'A_PE_dummy_6_x1_U0', 'A_PE_dummy_7_x1_U0', 'A_PE_dummy_8_x1_U0', 'A_PE_dummy_9_x1_U0', 'B_PE_dummy_0_x1_U0', 'B_PE_dummy_1_x1_U0']
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.64', '0.64', '0.46', '0.59', '0.06'] ['0.64', '0.64', '0.46', '0.59', '0.06']
CR_X0Y4_To_CR_X3Y7
['0.00', '0.00', '0.60', '0.46', '0.16'] ['0.00', '0.00', '0.60', '0.46', '0.16']
CR_X4Y4_To_CR_X7Y7
['0.33', '0.64', '0.43', '0.50', '0.06'] ['0.33', '0.64', '0.43', '0.50', '0.06']
CR_X0Y0_To_CR_X3Y3
['0.32', '0.47', '0.36', '0.38', '0.00'] ['0.32', '0.47', '0.36', '0.38', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func A_PE_dummy_0_x1_U0 of kernel 1 = 36929
[INFO:     _3_dse_main_algorithm() ] Post: Longest func B_IO_L2_in_x1_U0 of kernel 1 = 36877
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 115411, Resource: 0.46724360140708393
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 115411, Resource: 0.4671185104318292
[INFO:     _3_dse_main_algorithm() ] Longest func: [36877, {'BRAM': 0, 'DSP': 0, 'FF': 723, 'LUT': 597, 'URAM': 4}, 'B_IO_L2_in_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['B_IO_L2_in_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [35877, 35877, 36555]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 36555
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 36877, Pruning Lat in lib: 41224
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 36877, Pruning Lat in lib: 36877
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 36874
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 36874 v.s. Second-longest latency: 36555
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 80, 'DSP': 680, 'FF': 104084, 'LUT': 59976, 'URAM': 8}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 723, 'LUT': 597, 'URAM': 4}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'B_IO_L2_in', 'loop_label': '/B_IO_L2_in_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'B_IO_L2_in', 'loop_label': '/B_IO_L2_in_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'B_IO_L2_in', 'array_name': 'local_B_pong'}]}, 'latency': 36874, 'BRAM': 29, 'DSP': 0, 'FF': 140, 'LUT': 556, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 109, 'DSP': 680, 'FF': 103501, 'LUT': 59935, 'URAM': 4}
[INFO:                  dse_step() ] all_fit: {'B_IO_L2_in_x0_U0': True}
[INFO:                  dse_step() ] Already-best removal of ['B_IO_L2_in_x0_U0']
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.64', '0.64', '0.46', '0.59', '0.06'] ['0.64', '0.64', '0.46', '0.59', '0.06']
CR_X0Y4_To_CR_X3Y7
['0.00', '0.00', '0.60', '0.46', '0.16'] ['0.00', '0.00', '0.60', '0.46', '0.16']
CR_X4Y4_To_CR_X7Y7
['0.33', '0.64', '0.43', '0.50', '0.06'] ['0.45', '0.64', '0.43', '0.50', '0.03']
CR_X0Y0_To_CR_X3Y3
['0.32', '0.47', '0.36', '0.38', '0.00'] ['0.32', '0.47', '0.36', '0.38', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func B_IO_L2_in_x0_U0 of kernel 0 = 36877
[INFO:     _3_dse_main_algorithm() ] Post: Longest func A_IO_L2_in_boundary_x0_U0 of kernel 0 = 35877
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 115411, Resource: 0.4671185104318292
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 115411, Resource: 0.4666765223192625
[INFO:     _3_dse_main_algorithm() ] Longest func: [36877, {'BRAM': 0, 'DSP': 0, 'FF': 723, 'LUT': 597, 'URAM': 4}, 'B_IO_L2_in_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['B_IO_L2_in_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [35877, 35877, 36555]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 36555
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 36874
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 36874 v.s. Second-longest latency: 36555
[INFO:                  dse_step() ] !!! Area Overflow: {'BRAM': 27.0, 'DSP': -6.399999999999977, 'FF': -45295.0, 'LUT': -7226.0, 'URAM': -89.60000000000001}
[INFO:                  dse_step() ] Total area available in CR_X4Y0_To_CR_X7Y3 is {'BRAM': 240, 'DSP': 1056, 'FF': 240960, 'LUT': 120480, 'URAM': 144}
[INFO:                  dse_step() ] Old slot util: {'BRAM': 154, 'DSP': 680, 'FF': 111912, 'LUT': 71127, 'URAM': 8}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 723, 'LUT': 597, 'URAM': 4}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'B_IO_L2_in', 'loop_label': '/B_IO_L2_in_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'B_IO_L2_in', 'loop_label': '/B_IO_L2_in_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'B_IO_L2_in', 'array_name': 'local_B_pong'}]}, 'latency': 36874, 'BRAM': 29, 'DSP': 0, 'FF': 140, 'LUT': 556, 'URAM': 0}
[INFO:                  dse_step() ] Incremental planning B_IO_L2_in_x1_U0 to CLOCKREGION_X0Y4:CLOCKREGION_X3Y7
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 29, 'DSP': 0, 'FF': 250893, 'LUT': 96450, 'URAM': 20}
[INFO:                  dse_step() ] all_fit: {'B_IO_L2_in_x1_U0': True}
[INFO:                  dse_step() ] Already-best removal of ['B_IO_L2_in_x1_U0']
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.64', '0.64', '0.46', '0.59', '0.06'] ['0.64', '0.64', '0.46', '0.59', '0.03']
CR_X0Y4_To_CR_X3Y7
['0.00', '0.00', '0.60', '0.46', '0.16'] ['0.04', '0.00', '0.60', '0.46', '0.16']
CR_X4Y4_To_CR_X7Y7
['0.45', '0.64', '0.43', '0.50', '0.03'] ['0.45', '0.64', '0.43', '0.50', '0.03']
CR_X0Y0_To_CR_X3Y3
['0.32', '0.47', '0.36', '0.38', '0.00'] ['0.32', '0.47', '0.36', '0.38', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func B_IO_L2_in_x1_U0 of kernel 1 = 36877
[INFO:     _3_dse_main_algorithm() ] Post: Longest func A_IO_L2_in_boundary_x1_U0 of kernel 1 = 35877
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex B_IO_L2_in_x1_U0 to slot CLOCKREGION_X0Y4:CLOCKREGION_X3Y7
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 115411, Resource: 0.4666765223192625
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 115411, Resource: 0.4662345342066958
[INFO:     _3_dse_main_algorithm() ] Longest func: [36555, {'BRAM': 0, 'DSP': 0, 'FF': 249690, 'LUT': 94948, 'URAM': 20}, 'grp_nondf_kernel_2mm_fu_114']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['grp_nondf_kernel_2mm_fu_114']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [35877, 35877]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 35877
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 36555, Pruning Lat in lib: 37156
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 36555, Pruning Lat in lib: 36555
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 35209
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 35209 v.s. Second-longest latency: 35877
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 29, 'DSP': 0, 'FF': 250893, 'LUT': 96450, 'URAM': 20}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 249690, 'LUT': 94948, 'URAM': 20}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [{'factor': 8, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_8'}], 'pipeline': [{'II': 54, 'off': 0, 'rewind': 0, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_3'}], 'array_partition': [{'type': 2, 'factor': 8, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 2, 'factor': 8, 'dim': 1, 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}]}, 'latency': 35209, 'BRAM': 24, 'DSP': 0, 'FF': 248212, 'LUT': 94948, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 53, 'DSP': 0, 'FF': 249415, 'LUT': 96450, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'grp_nondf_kernel_2mm_fu_114': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.64', '0.64', '0.46', '0.59', '0.03'] ['0.64', '0.64', '0.46', '0.59', '0.03']
CR_X0Y4_To_CR_X3Y7
['0.04', '0.00', '0.60', '0.46', '0.16'] ['0.07', '0.00', '0.60', '0.46', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.45', '0.64', '0.43', '0.50', '0.03'] ['0.45', '0.64', '0.43', '0.50', '0.03']
CR_X0Y0_To_CR_X3Y3
['0.32', '0.47', '0.36', '0.38', '0.00'] ['0.32', '0.47', '0.36', '0.38', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 36555
[INFO:     _3_dse_main_algorithm() ] Post: Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 35209
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 115411, Resource: 0.4662345342066958
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 114065, Resource: 0.4651140223192625
[INFO:     _3_dse_main_algorithm() ] Longest func: [35877, {'BRAM': 8, 'DSP': 0, 'FF': 2184, 'LUT': 646, 'URAM': 0}, 'A_IO_L2_in_boundary_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['A_IO_L2_in_boundary_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [34825, 34825, 35209]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 35209
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 35877, Pruning Lat in lib: 66597
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 35877, Pruning Lat in lib: 66565
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 35877, Pruning Lat in lib: 66564
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 35877, Pruning Lat in lib: 35877
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 35844
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 33831 v.s. Second-longest latency: 35209
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 242, 'DSP': 720, 'FF': 151734, 'LUT': 78691, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 8, 'DSP': 0, 'FF': 2184, 'LUT': 646, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in_boundary', 'loop_label': '/A_IO_L2_in_boundary_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'A_IO_L2_in_boundary', 'array_name': 'local_A_pong'}]}, 'latency': 33831, 'BRAM': 0, 'DSP': 0, 'FF': 680, 'LUT': 422, 'URAM': 4}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 234, 'DSP': 720, 'FF': 150230, 'LUT': 78467, 'URAM': 4}
[INFO:                  dse_step() ] all_fit: {'A_IO_L2_in_boundary_x0_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.64', '0.64', '0.46', '0.59', '0.03'] ['0.64', '0.64', '0.46', '0.59', '0.03']
CR_X0Y4_To_CR_X3Y7
['0.07', '0.00', '0.60', '0.46', '0.00'] ['0.07', '0.00', '0.60', '0.46', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.45', '0.64', '0.43', '0.50', '0.03'] ['0.45', '0.64', '0.43', '0.50', '0.03']
CR_X0Y0_To_CR_X3Y3
['0.32', '0.47', '0.36', '0.38', '0.00'] ['0.30', '0.47', '0.36', '0.37', '0.03']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func A_IO_L2_in_boundary_x0_U0 of kernel 0 = 35877
[INFO:     _3_dse_main_algorithm() ] Post: Longest func B_IO_L2_in_boundary_x0_U0 of kernel 0 = 34825
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 114065, Resource: 0.4651140223192625
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 114065, Resource: 0.46397379912663755
[INFO:     _3_dse_main_algorithm() ] Longest func: [35877, {'BRAM': 8, 'DSP': 0, 'FF': 2184, 'LUT': 646, 'URAM': 0}, 'A_IO_L2_in_boundary_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['A_IO_L2_in_boundary_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [34825, 34825, 35209]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 35209
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 35844
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 33831 v.s. Second-longest latency: 35209
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 234, 'DSP': 720, 'FF': 150230, 'LUT': 78467, 'URAM': 4}
[INFO:                  dse_step() ] curr_util: {'BRAM': 8, 'DSP': 0, 'FF': 2184, 'LUT': 646, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in_boundary', 'loop_label': '/A_IO_L2_in_boundary_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'A_IO_L2_in_boundary', 'array_name': 'local_A_pong'}]}, 'latency': 33831, 'BRAM': 0, 'DSP': 0, 'FF': 680, 'LUT': 422, 'URAM': 4}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 226, 'DSP': 720, 'FF': 148726, 'LUT': 78243, 'URAM': 8}
[INFO:                  dse_step() ] all_fit: {'A_IO_L2_in_boundary_x1_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.64', '0.64', '0.46', '0.59', '0.03'] ['0.64', '0.64', '0.46', '0.59', '0.03']
CR_X0Y4_To_CR_X3Y7
['0.07', '0.00', '0.60', '0.46', '0.00'] ['0.07', '0.00', '0.60', '0.46', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.45', '0.64', '0.43', '0.50', '0.03'] ['0.45', '0.64', '0.43', '0.50', '0.03']
CR_X0Y0_To_CR_X3Y3
['0.30', '0.47', '0.36', '0.37', '0.03'] ['0.29', '0.47', '0.36', '0.37', '0.06']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func A_IO_L2_in_boundary_x1_U0 of kernel 1 = 35877
[INFO:     _3_dse_main_algorithm() ] Post: Longest func B_IO_L2_in_boundary_x1_U0 of kernel 1 = 34825
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 114065, Resource: 0.46397379912663755
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 114065, Resource: 0.46283357593401264
[INFO:     _3_dse_main_algorithm() ] Longest func: [35209, {'BRAM': 24, 'DSP': 0, 'FF': 248212, 'LUT': 94948, 'URAM': 0}, 'grp_nondf_kernel_2mm_fu_114']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['grp_nondf_kernel_2mm_fu_114']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [34825, 34825]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 34825
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 35209, Pruning Lat in lib: 35209
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 34507
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 34507 v.s. Second-longest latency: 34825
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 53, 'DSP': 0, 'FF': 249415, 'LUT': 96450, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 24, 'DSP': 0, 'FF': 248212, 'LUT': 94948, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [{'factor': 8, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_8'}], 'pipeline': [{'II': 32, 'off': 0, 'rewind': 0, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_3'}], 'array_partition': [{'type': 2, 'factor': 8, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 2, 'factor': 8, 'dim': 1, 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}]}, 'latency': 34507, 'BRAM': 24, 'DSP': 0, 'FF': 249656, 'LUT': 94948, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 53, 'DSP': 0, 'FF': 250859, 'LUT': 96450, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'grp_nondf_kernel_2mm_fu_114': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.64', '0.64', '0.46', '0.59', '0.03'] ['0.64', '0.64', '0.46', '0.59', '0.03']
CR_X0Y4_To_CR_X3Y7
['0.07', '0.00', '0.60', '0.46', '0.00'] ['0.07', '0.00', '0.60', '0.46', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.45', '0.64', '0.43', '0.50', '0.03'] ['0.45', '0.64', '0.43', '0.50', '0.03']
CR_X0Y0_To_CR_X3Y3
['0.29', '0.47', '0.36', '0.37', '0.06'] ['0.29', '0.47', '0.36', '0.37', '0.06']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 35209
[INFO:     _3_dse_main_algorithm() ] Post: Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 34507
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 114065, Resource: 0.46283357593401264
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 113363, Resource: 0.4639283114992722
[INFO:     _3_dse_main_algorithm() ] Longest func: [34825, {'BRAM': 0, 'DSP': 0, 'FF': 722, 'LUT': 566, 'URAM': 4}, 'B_IO_L2_in_boundary_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['B_IO_L2_in_boundary_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [33984, 33984, 34507]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 34507
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 34825, Pruning Lat in lib: 36998
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 34825, Pruning Lat in lib: 34825
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 34823
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 34823 v.s. Second-longest latency: 34507
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 109, 'DSP': 680, 'FF': 103501, 'LUT': 59935, 'URAM': 4}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 722, 'LUT': 566, 'URAM': 4}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'B_IO_L2_in_boundary', 'loop_label': '/B_IO_L2_in_boundary_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'B_IO_L2_in_boundary', 'loop_label': '/B_IO_L2_in_boundary_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'B_IO_L2_in_boundary', 'array_name': 'local_B_pong'}]}, 'latency': 34823, 'BRAM': 29, 'DSP': 0, 'FF': 139, 'LUT': 527, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 138, 'DSP': 680, 'FF': 102918, 'LUT': 59896, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'B_IO_L2_in_boundary_x0_U0': True}
[INFO:                  dse_step() ] Already-best removal of ['B_IO_L2_in_boundary_x0_U0']
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.64', '0.64', '0.46', '0.59', '0.03'] ['0.64', '0.64', '0.46', '0.59', '0.03']
CR_X0Y4_To_CR_X3Y7
['0.07', '0.00', '0.60', '0.46', '0.00'] ['0.07', '0.00', '0.60', '0.46', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.45', '0.64', '0.43', '0.50', '0.03'] ['0.57', '0.64', '0.43', '0.50', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.29', '0.47', '0.36', '0.37', '0.06'] ['0.29', '0.47', '0.36', '0.37', '0.06']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func B_IO_L2_in_boundary_x0_U0 of kernel 0 = 34825
[INFO:     _3_dse_main_algorithm() ] Post: Longest func PE_wrapper_0_0_x0_U0 of kernel 0 = 33984
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 113363, Resource: 0.4639283114992722
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 113363, Resource: 0.4634863233867055
[INFO:     _3_dse_main_algorithm() ] Longest func: [34825, {'BRAM': 0, 'DSP': 0, 'FF': 722, 'LUT': 566, 'URAM': 4}, 'B_IO_L2_in_boundary_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['B_IO_L2_in_boundary_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [33984, 33984, 34507]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 34507
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 34823
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 34823 v.s. Second-longest latency: 34507
[INFO:                  dse_step() ] !!! Area Overflow: {'BRAM': 27.0, 'DSP': -6.399999999999977, 'FF': -46018.0, 'LUT': -7821.0, 'URAM': -93.60000000000001}
[INFO:                  dse_step() ] Total area available in CR_X4Y0_To_CR_X7Y3 is {'BRAM': 240, 'DSP': 1056, 'FF': 240960, 'LUT': 120480, 'URAM': 144}
[INFO:                  dse_step() ] Old slot util: {'BRAM': 154, 'DSP': 680, 'FF': 111189, 'LUT': 70530, 'URAM': 4}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 722, 'LUT': 566, 'URAM': 4}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'B_IO_L2_in_boundary', 'loop_label': '/B_IO_L2_in_boundary_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'B_IO_L2_in_boundary', 'loop_label': '/B_IO_L2_in_boundary_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'B_IO_L2_in_boundary', 'array_name': 'local_B_pong'}]}, 'latency': 34823, 'BRAM': 29, 'DSP': 0, 'FF': 139, 'LUT': 527, 'URAM': 0}
[INFO:                  dse_step() ] Incremental planning B_IO_L2_in_boundary_x1_U0 to CLOCKREGION_X0Y4:CLOCKREGION_X3Y7
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 82, 'DSP': 0, 'FF': 250998, 'LUT': 96977, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'B_IO_L2_in_boundary_x1_U0': True}
[INFO:                  dse_step() ] Already-best removal of ['B_IO_L2_in_boundary_x1_U0']
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.64', '0.64', '0.46', '0.59', '0.03'] ['0.64', '0.64', '0.46', '0.58', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.07', '0.00', '0.60', '0.46', '0.00'] ['0.11', '0.00', '0.60', '0.46', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.57', '0.64', '0.43', '0.50', '0.00'] ['0.57', '0.64', '0.43', '0.50', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.29', '0.47', '0.36', '0.37', '0.06'] ['0.29', '0.47', '0.36', '0.37', '0.06']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func B_IO_L2_in_boundary_x1_U0 of kernel 1 = 34825
[INFO:     _3_dse_main_algorithm() ] Post: Longest func PE_wrapper_0_0_x1_U0 of kernel 1 = 33984
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex B_IO_L2_in_boundary_x1_U0 to slot CLOCKREGION_X0Y4:CLOCKREGION_X3Y7
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 113363, Resource: 0.4634863233867055
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 113363, Resource: 0.46304433527413874
[INFO:     _3_dse_main_algorithm() ] Longest func: [34507, {'BRAM': 24, 'DSP': 0, 'FF': 249656, 'LUT': 94948, 'URAM': 0}, 'grp_nondf_kernel_2mm_fu_114']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['grp_nondf_kernel_2mm_fu_114']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [33984, 33984]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 33984
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 34507, Pruning Lat in lib: 34507
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 29065
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 29065 v.s. Second-longest latency: 33984
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 82, 'DSP': 0, 'FF': 250998, 'LUT': 96977, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 24, 'DSP': 0, 'FF': 249656, 'LUT': 94948, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [{'factor': 16, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_8'}], 'pipeline': [{'II': 54, 'off': 0, 'rewind': 0, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_3'}], 'array_partition': [{'type': 2, 'factor': 16, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 2, 'factor': 16, 'dim': 1, 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}]}, 'latency': 29065, 'BRAM': 0, 'DSP': 0, 'FF': 250421, 'LUT': 95749, 'URAM': 36}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 58, 'DSP': 0, 'FF': 251763, 'LUT': 97778, 'URAM': 36}
[INFO:                  dse_step() ] all_fit: {'grp_nondf_kernel_2mm_fu_114': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.64', '0.64', '0.46', '0.58', '0.00'] ['0.64', '0.64', '0.46', '0.58', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.11', '0.00', '0.60', '0.46', '0.00'] ['0.08', '0.00', '0.60', '0.47', '0.28']
CR_X4Y4_To_CR_X7Y7
['0.57', '0.64', '0.43', '0.50', '0.00'] ['0.57', '0.64', '0.43', '0.50', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.29', '0.47', '0.36', '0.37', '0.06'] ['0.29', '0.47', '0.36', '0.37', '0.06']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 34507
[INFO:     _3_dse_main_algorithm() ] Post: Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 29065
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 113363, Resource: 0.46304433527413874
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 107921, Resource: 0.46362430252304704
[INFO:     _3_dse_main_algorithm() ] Longest func: [33984, {'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}, 'PE_wrapper_0_0_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['PE_wrapper_0_0_x0_U0', 'PE_wrapper_0_1_x0_U0', 'PE_wrapper_10_0_x0_U0', 'PE_wrapper_10_1_x0_U0', 'PE_wrapper_11_0_x0_U0', 'PE_wrapper_11_1_x0_U0', 'PE_wrapper_12_0_x0_U0', 'PE_wrapper_12_1_x0_U0', 'PE_wrapper_1_0_x0_U0', 'PE_wrapper_1_1_x0_U0', 'PE_wrapper_2_0_x0_U0', 'PE_wrapper_2_1_x0_U0', 'PE_wrapper_3_0_x0_U0', 'PE_wrapper_3_1_x0_U0', 'PE_wrapper_4_0_x0_U0', 'PE_wrapper_4_1_x0_U0', 'PE_wrapper_5_0_x0_U0', 'PE_wrapper_5_1_x0_U0', 'PE_wrapper_6_0_x0_U0', 'PE_wrapper_6_1_x0_U0', 'PE_wrapper_7_0_x0_U0', 'PE_wrapper_7_1_x0_U0', 'PE_wrapper_8_0_x0_U0', 'PE_wrapper_8_1_x0_U0', 'PE_wrapper_9_0_x0_U0', 'PE_wrapper_9_1_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [33831, 33831, 29065]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 33831
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 33984, Pruning Lat in lib: 66751
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 33984, Pruning Lat in lib: 33984
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 33857
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 33857 v.s. Second-longest latency: 33831
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 138, 'DSP': 680, 'FF': 102918, 'LUT': 59896, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33857, 'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 138, 'DSP': 680, 'FF': 102929, 'LUT': 59963, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 138, 'DSP': 680, 'FF': 102929, 'LUT': 59963, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33857, 'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 138, 'DSP': 680, 'FF': 102940, 'LUT': 60030, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 138, 'DSP': 680, 'FF': 102940, 'LUT': 60030, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33857, 'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 138, 'DSP': 680, 'FF': 102951, 'LUT': 60097, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 138, 'DSP': 680, 'FF': 102951, 'LUT': 60097, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33857, 'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 138, 'DSP': 680, 'FF': 102962, 'LUT': 60164, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 138, 'DSP': 680, 'FF': 102962, 'LUT': 60164, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33857, 'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 138, 'DSP': 680, 'FF': 102973, 'LUT': 60231, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 138, 'DSP': 680, 'FF': 102973, 'LUT': 60231, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33857, 'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 138, 'DSP': 680, 'FF': 102984, 'LUT': 60298, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 138, 'DSP': 680, 'FF': 102984, 'LUT': 60298, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33857, 'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 138, 'DSP': 680, 'FF': 102995, 'LUT': 60365, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 138, 'DSP': 680, 'FF': 102995, 'LUT': 60365, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33857, 'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 138, 'DSP': 680, 'FF': 103006, 'LUT': 60432, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 226, 'DSP': 720, 'FF': 148726, 'LUT': 78243, 'URAM': 8}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33857, 'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 226, 'DSP': 720, 'FF': 148737, 'LUT': 78310, 'URAM': 8}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 138, 'DSP': 680, 'FF': 103006, 'LUT': 60432, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33857, 'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 138, 'DSP': 680, 'FF': 103017, 'LUT': 60499, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 226, 'DSP': 720, 'FF': 148737, 'LUT': 78310, 'URAM': 8}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33857, 'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 226, 'DSP': 720, 'FF': 148748, 'LUT': 78377, 'URAM': 8}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 138, 'DSP': 680, 'FF': 103017, 'LUT': 60499, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33857, 'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 138, 'DSP': 680, 'FF': 103028, 'LUT': 60566, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 226, 'DSP': 720, 'FF': 148748, 'LUT': 78377, 'URAM': 8}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33857, 'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 226, 'DSP': 720, 'FF': 148759, 'LUT': 78444, 'URAM': 8}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 138, 'DSP': 680, 'FF': 103028, 'LUT': 60566, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33857, 'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 138, 'DSP': 680, 'FF': 103039, 'LUT': 60633, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 226, 'DSP': 720, 'FF': 148759, 'LUT': 78444, 'URAM': 8}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33857, 'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 226, 'DSP': 720, 'FF': 148770, 'LUT': 78511, 'URAM': 8}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 138, 'DSP': 680, 'FF': 103039, 'LUT': 60633, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33857, 'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 138, 'DSP': 680, 'FF': 103050, 'LUT': 60700, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 226, 'DSP': 720, 'FF': 148770, 'LUT': 78511, 'URAM': 8}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33857, 'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 226, 'DSP': 720, 'FF': 148781, 'LUT': 78578, 'URAM': 8}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 138, 'DSP': 680, 'FF': 103050, 'LUT': 60700, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33857, 'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 138, 'DSP': 680, 'FF': 103061, 'LUT': 60767, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 226, 'DSP': 720, 'FF': 148781, 'LUT': 78578, 'URAM': 8}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33857, 'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 226, 'DSP': 720, 'FF': 148792, 'LUT': 78645, 'URAM': 8}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 138, 'DSP': 680, 'FF': 103061, 'LUT': 60767, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33857, 'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 138, 'DSP': 680, 'FF': 103072, 'LUT': 60834, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 226, 'DSP': 720, 'FF': 148792, 'LUT': 78645, 'URAM': 8}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33857, 'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 226, 'DSP': 720, 'FF': 148803, 'LUT': 78712, 'URAM': 8}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 138, 'DSP': 680, 'FF': 103072, 'LUT': 60834, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33857, 'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 138, 'DSP': 680, 'FF': 103083, 'LUT': 60901, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 226, 'DSP': 720, 'FF': 148803, 'LUT': 78712, 'URAM': 8}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33857, 'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 226, 'DSP': 720, 'FF': 148814, 'LUT': 78779, 'URAM': 8}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 138, 'DSP': 680, 'FF': 103083, 'LUT': 60901, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33857, 'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 138, 'DSP': 680, 'FF': 103094, 'LUT': 60968, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 226, 'DSP': 720, 'FF': 148814, 'LUT': 78779, 'URAM': 8}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33857, 'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 226, 'DSP': 720, 'FF': 148825, 'LUT': 78846, 'URAM': 8}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 138, 'DSP': 680, 'FF': 103094, 'LUT': 60968, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33857, 'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 138, 'DSP': 680, 'FF': 103105, 'LUT': 61035, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'PE_wrapper_0_0_x0_U0': True, 'PE_wrapper_0_1_x0_U0': True, 'PE_wrapper_10_0_x0_U0': True, 'PE_wrapper_10_1_x0_U0': True, 'PE_wrapper_11_0_x0_U0': True, 'PE_wrapper_11_1_x0_U0': True, 'PE_wrapper_12_0_x0_U0': True, 'PE_wrapper_12_1_x0_U0': True, 'PE_wrapper_1_0_x0_U0': True, 'PE_wrapper_1_1_x0_U0': True, 'PE_wrapper_2_0_x0_U0': True, 'PE_wrapper_2_1_x0_U0': True, 'PE_wrapper_3_0_x0_U0': True, 'PE_wrapper_3_1_x0_U0': True, 'PE_wrapper_4_0_x0_U0': True, 'PE_wrapper_4_1_x0_U0': True, 'PE_wrapper_5_0_x0_U0': True, 'PE_wrapper_5_1_x0_U0': True, 'PE_wrapper_6_0_x0_U0': True, 'PE_wrapper_6_1_x0_U0': True, 'PE_wrapper_7_0_x0_U0': True, 'PE_wrapper_7_1_x0_U0': True, 'PE_wrapper_8_0_x0_U0': True, 'PE_wrapper_8_1_x0_U0': True, 'PE_wrapper_9_0_x0_U0': True, 'PE_wrapper_9_1_x0_U0': True}
[INFO:                  dse_step() ] Already-best removal of ['PE_wrapper_0_0_x0_U0', 'PE_wrapper_0_1_x0_U0', 'PE_wrapper_10_0_x0_U0', 'PE_wrapper_10_1_x0_U0', 'PE_wrapper_11_0_x0_U0', 'PE_wrapper_11_1_x0_U0', 'PE_wrapper_12_0_x0_U0', 'PE_wrapper_12_1_x0_U0', 'PE_wrapper_1_0_x0_U0', 'PE_wrapper_1_1_x0_U0', 'PE_wrapper_2_0_x0_U0', 'PE_wrapper_2_1_x0_U0', 'PE_wrapper_3_0_x0_U0', 'PE_wrapper_3_1_x0_U0', 'PE_wrapper_4_0_x0_U0', 'PE_wrapper_4_1_x0_U0', 'PE_wrapper_5_0_x0_U0', 'PE_wrapper_5_1_x0_U0', 'PE_wrapper_6_0_x0_U0', 'PE_wrapper_6_1_x0_U0', 'PE_wrapper_7_0_x0_U0', 'PE_wrapper_7_1_x0_U0', 'PE_wrapper_8_0_x0_U0', 'PE_wrapper_8_1_x0_U0', 'PE_wrapper_9_0_x0_U0', 'PE_wrapper_9_1_x0_U0']
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.64', '0.64', '0.46', '0.58', '0.00'] ['0.64', '0.64', '0.46', '0.58', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.08', '0.00', '0.60', '0.47', '0.28'] ['0.08', '0.00', '0.60', '0.47', '0.28']
CR_X4Y4_To_CR_X7Y7
['0.57', '0.64', '0.43', '0.50', '0.00'] ['0.57', '0.64', '0.43', '0.51', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.29', '0.47', '0.36', '0.37', '0.06'] ['0.29', '0.47', '0.36', '0.38', '0.06']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func PE_wrapper_0_0_x0_U0 of kernel 0 = 33984
[INFO:     _3_dse_main_algorithm() ] Post: Longest func A_IO_L2_in_boundary_x0_U0 of kernel 0 = 33831
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 107921, Resource: 0.46362430252304704
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 107921, Resource: 0.4638411268801553
[INFO:     _3_dse_main_algorithm() ] Longest func: [33984, {'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}, 'PE_wrapper_0_0_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['PE_wrapper_0_0_x1_U0', 'PE_wrapper_0_1_x1_U0', 'PE_wrapper_10_0_x1_U0', 'PE_wrapper_10_1_x1_U0', 'PE_wrapper_11_0_x1_U0', 'PE_wrapper_11_1_x1_U0', 'PE_wrapper_12_0_x1_U0', 'PE_wrapper_12_1_x1_U0', 'PE_wrapper_1_0_x1_U0', 'PE_wrapper_1_1_x1_U0', 'PE_wrapper_2_0_x1_U0', 'PE_wrapper_2_1_x1_U0', 'PE_wrapper_3_0_x1_U0', 'PE_wrapper_3_1_x1_U0', 'PE_wrapper_4_0_x1_U0', 'PE_wrapper_4_1_x1_U0', 'PE_wrapper_5_0_x1_U0', 'PE_wrapper_5_1_x1_U0', 'PE_wrapper_6_0_x1_U0', 'PE_wrapper_6_1_x1_U0', 'PE_wrapper_7_0_x1_U0', 'PE_wrapper_7_1_x1_U0', 'PE_wrapper_8_0_x1_U0', 'PE_wrapper_8_1_x1_U0', 'PE_wrapper_9_0_x1_U0', 'PE_wrapper_9_1_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [33831, 33831, 29065]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 33831
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 33857
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 33857 v.s. Second-longest latency: 33831
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 154, 'DSP': 680, 'FF': 110467, 'LUT': 69964, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33857, 'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 154, 'DSP': 680, 'FF': 110478, 'LUT': 70031, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 154, 'DSP': 680, 'FF': 110478, 'LUT': 70031, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33857, 'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 154, 'DSP': 680, 'FF': 110489, 'LUT': 70098, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 154, 'DSP': 680, 'FF': 110489, 'LUT': 70098, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33857, 'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 154, 'DSP': 680, 'FF': 110500, 'LUT': 70165, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 154, 'DSP': 680, 'FF': 110500, 'LUT': 70165, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33857, 'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 154, 'DSP': 680, 'FF': 110511, 'LUT': 70232, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 226, 'DSP': 720, 'FF': 148825, 'LUT': 78846, 'URAM': 8}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33857, 'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 226, 'DSP': 720, 'FF': 148836, 'LUT': 78913, 'URAM': 8}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 154, 'DSP': 680, 'FF': 110511, 'LUT': 70232, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33857, 'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 154, 'DSP': 680, 'FF': 110522, 'LUT': 70299, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 154, 'DSP': 680, 'FF': 110522, 'LUT': 70299, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33857, 'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 154, 'DSP': 680, 'FF': 110533, 'LUT': 70366, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 154, 'DSP': 680, 'FF': 110533, 'LUT': 70366, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33857, 'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 154, 'DSP': 680, 'FF': 110544, 'LUT': 70433, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 226, 'DSP': 720, 'FF': 148836, 'LUT': 78913, 'URAM': 8}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33857, 'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 226, 'DSP': 720, 'FF': 148847, 'LUT': 78980, 'URAM': 8}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 154, 'DSP': 680, 'FF': 110544, 'LUT': 70433, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33857, 'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 154, 'DSP': 680, 'FF': 110555, 'LUT': 70500, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 154, 'DSP': 680, 'FF': 110555, 'LUT': 70500, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33857, 'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 154, 'DSP': 680, 'FF': 110566, 'LUT': 70567, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 154, 'DSP': 680, 'FF': 110566, 'LUT': 70567, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33857, 'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 154, 'DSP': 680, 'FF': 110577, 'LUT': 70634, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 226, 'DSP': 720, 'FF': 148847, 'LUT': 78980, 'URAM': 8}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33857, 'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 226, 'DSP': 720, 'FF': 148858, 'LUT': 79047, 'URAM': 8}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 154, 'DSP': 680, 'FF': 110577, 'LUT': 70634, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33857, 'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 154, 'DSP': 680, 'FF': 110588, 'LUT': 70701, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 226, 'DSP': 720, 'FF': 148858, 'LUT': 79047, 'URAM': 8}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33857, 'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 226, 'DSP': 720, 'FF': 148869, 'LUT': 79114, 'URAM': 8}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 154, 'DSP': 680, 'FF': 110588, 'LUT': 70701, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33857, 'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 154, 'DSP': 680, 'FF': 110599, 'LUT': 70768, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 226, 'DSP': 720, 'FF': 148869, 'LUT': 79114, 'URAM': 8}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33857, 'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 226, 'DSP': 720, 'FF': 148880, 'LUT': 79181, 'URAM': 8}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 154, 'DSP': 680, 'FF': 110599, 'LUT': 70768, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33857, 'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 154, 'DSP': 680, 'FF': 110610, 'LUT': 70835, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 226, 'DSP': 720, 'FF': 148880, 'LUT': 79181, 'URAM': 8}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33857, 'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 226, 'DSP': 720, 'FF': 148891, 'LUT': 79248, 'URAM': 8}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 154, 'DSP': 680, 'FF': 110610, 'LUT': 70835, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33857, 'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 154, 'DSP': 680, 'FF': 110621, 'LUT': 70902, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 226, 'DSP': 720, 'FF': 148891, 'LUT': 79248, 'URAM': 8}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33857, 'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 226, 'DSP': 720, 'FF': 148902, 'LUT': 79315, 'URAM': 8}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 154, 'DSP': 680, 'FF': 110621, 'LUT': 70902, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33857, 'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 154, 'DSP': 680, 'FF': 110632, 'LUT': 70969, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 226, 'DSP': 720, 'FF': 148902, 'LUT': 79315, 'URAM': 8}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33857, 'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 226, 'DSP': 720, 'FF': 148913, 'LUT': 79382, 'URAM': 8}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 154, 'DSP': 680, 'FF': 110632, 'LUT': 70969, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33857, 'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 154, 'DSP': 680, 'FF': 110643, 'LUT': 71036, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 226, 'DSP': 720, 'FF': 148913, 'LUT': 79382, 'URAM': 8}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33857, 'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 226, 'DSP': 720, 'FF': 148924, 'LUT': 79449, 'URAM': 8}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 154, 'DSP': 680, 'FF': 110643, 'LUT': 71036, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 40, 'FF': 5550, 'LUT': 2992, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper', 'loop_label': '/PE_wrapper_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper', 'array_name': 'local_C'}]}, 'latency': 33857, 'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 154, 'DSP': 680, 'FF': 110654, 'LUT': 71103, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'PE_wrapper_0_0_x1_U0': True, 'PE_wrapper_0_1_x1_U0': True, 'PE_wrapper_10_0_x1_U0': True, 'PE_wrapper_10_1_x1_U0': True, 'PE_wrapper_11_0_x1_U0': True, 'PE_wrapper_11_1_x1_U0': True, 'PE_wrapper_12_0_x1_U0': True, 'PE_wrapper_12_1_x1_U0': True, 'PE_wrapper_1_0_x1_U0': True, 'PE_wrapper_1_1_x1_U0': True, 'PE_wrapper_2_0_x1_U0': True, 'PE_wrapper_2_1_x1_U0': True, 'PE_wrapper_3_0_x1_U0': True, 'PE_wrapper_3_1_x1_U0': True, 'PE_wrapper_4_0_x1_U0': True, 'PE_wrapper_4_1_x1_U0': True, 'PE_wrapper_5_0_x1_U0': True, 'PE_wrapper_5_1_x1_U0': True, 'PE_wrapper_6_0_x1_U0': True, 'PE_wrapper_6_1_x1_U0': True, 'PE_wrapper_7_0_x1_U0': True, 'PE_wrapper_7_1_x1_U0': True, 'PE_wrapper_8_0_x1_U0': True, 'PE_wrapper_8_1_x1_U0': True, 'PE_wrapper_9_0_x1_U0': True, 'PE_wrapper_9_1_x1_U0': True}
[INFO:                  dse_step() ] Already-best removal of ['PE_wrapper_0_0_x1_U0', 'PE_wrapper_0_1_x1_U0', 'PE_wrapper_10_0_x1_U0', 'PE_wrapper_10_1_x1_U0', 'PE_wrapper_11_0_x1_U0', 'PE_wrapper_11_1_x1_U0', 'PE_wrapper_12_0_x1_U0', 'PE_wrapper_12_1_x1_U0', 'PE_wrapper_1_0_x1_U0', 'PE_wrapper_1_1_x1_U0', 'PE_wrapper_2_0_x1_U0', 'PE_wrapper_2_1_x1_U0', 'PE_wrapper_3_0_x1_U0', 'PE_wrapper_3_1_x1_U0', 'PE_wrapper_4_0_x1_U0', 'PE_wrapper_4_1_x1_U0', 'PE_wrapper_5_0_x1_U0', 'PE_wrapper_5_1_x1_U0', 'PE_wrapper_6_0_x1_U0', 'PE_wrapper_6_1_x1_U0', 'PE_wrapper_7_0_x1_U0', 'PE_wrapper_7_1_x1_U0', 'PE_wrapper_8_0_x1_U0', 'PE_wrapper_8_1_x1_U0', 'PE_wrapper_9_0_x1_U0', 'PE_wrapper_9_1_x1_U0']
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.64', '0.64', '0.46', '0.58', '0.00'] ['0.64', '0.64', '0.46', '0.59', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.08', '0.00', '0.60', '0.47', '0.28'] ['0.08', '0.00', '0.60', '0.47', '0.28']
CR_X4Y4_To_CR_X7Y7
['0.57', '0.64', '0.43', '0.51', '0.00'] ['0.57', '0.64', '0.43', '0.51', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.29', '0.47', '0.36', '0.38', '0.06'] ['0.29', '0.47', '0.36', '0.38', '0.06']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func PE_wrapper_0_0_x1_U0 of kernel 1 = 33984
[INFO:     _3_dse_main_algorithm() ] Post: Longest func A_IO_L2_in_boundary_x1_U0 of kernel 1 = 33831
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 107921, Resource: 0.4638411268801553
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 107921, Resource: 0.46444383794274624
[INFO:     _3_dse_main_algorithm() ] Longest func: [33831, {'BRAM': 0, 'DSP': 0, 'FF': 680, 'LUT': 422, 'URAM': 4}, 'A_IO_L2_in_boundary_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['A_IO_L2_in_boundary_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [27708, 27708, 29065]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 29065
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 33831, Pruning Lat in lib: 35844
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 33831, Pruning Lat in lib: 33831
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 33830
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 33284 v.s. Second-longest latency: 29065
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 226, 'DSP': 720, 'FF': 148924, 'LUT': 79449, 'URAM': 8}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 680, 'LUT': 422, 'URAM': 4}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in_boundary', 'loop_label': '/A_IO_L2_in_boundary_loop_3'}, {'II': 16, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in_boundary', 'loop_label': '/A_IO_L2_in_boundary_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in_boundary', 'array_name': 'local_A_pong'}]}, 'latency': 33284, 'BRAM': 8, 'DSP': 0, 'FF': 2197, 'LUT': 803, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 234, 'DSP': 720, 'FF': 150441, 'LUT': 79830, 'URAM': 4}
[INFO:                  dse_step() ] all_fit: {'A_IO_L2_in_boundary_x0_U0': True}
[INFO:                  dse_step() ] Already-best removal of ['A_IO_L2_in_boundary_x0_U0']
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.64', '0.64', '0.46', '0.59', '0.00'] ['0.64', '0.64', '0.46', '0.59', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.08', '0.00', '0.60', '0.47', '0.28'] ['0.08', '0.00', '0.60', '0.47', '0.28']
CR_X4Y4_To_CR_X7Y7
['0.57', '0.64', '0.43', '0.51', '0.00'] ['0.57', '0.64', '0.43', '0.51', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.29', '0.47', '0.36', '0.38', '0.06'] ['0.30', '0.47', '0.36', '0.38', '0.03']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func A_IO_L2_in_boundary_x0_U0 of kernel 0 = 33831
[INFO:     _3_dse_main_algorithm() ] Post: Longest func C_drain_IO_L1_out_11_x0_U0 of kernel 0 = 27708
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 107921, Resource: 0.46444383794274624
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 107921, Resource: 0.46520803008248424
[INFO:     _3_dse_main_algorithm() ] Longest func: [33831, {'BRAM': 0, 'DSP': 0, 'FF': 680, 'LUT': 422, 'URAM': 4}, 'A_IO_L2_in_boundary_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['A_IO_L2_in_boundary_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [27708, 27708, 29065]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 29065
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 33830
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 33284 v.s. Second-longest latency: 29065
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 234, 'DSP': 720, 'FF': 150441, 'LUT': 79830, 'URAM': 4}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 680, 'LUT': 422, 'URAM': 4}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in_boundary', 'loop_label': '/A_IO_L2_in_boundary_loop_3'}, {'II': 16, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in_boundary', 'loop_label': '/A_IO_L2_in_boundary_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in_boundary', 'array_name': 'local_A_pong'}]}, 'latency': 33284, 'BRAM': 8, 'DSP': 0, 'FF': 2197, 'LUT': 803, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 242, 'DSP': 720, 'FF': 151958, 'LUT': 80211, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'A_IO_L2_in_boundary_x1_U0': True}
[INFO:                  dse_step() ] Already-best removal of ['A_IO_L2_in_boundary_x1_U0']
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.64', '0.64', '0.46', '0.59', '0.00'] ['0.64', '0.64', '0.46', '0.59', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.08', '0.00', '0.60', '0.47', '0.28'] ['0.08', '0.00', '0.60', '0.47', '0.28']
CR_X4Y4_To_CR_X7Y7
['0.57', '0.64', '0.43', '0.51', '0.00'] ['0.57', '0.64', '0.43', '0.51', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.30', '0.47', '0.36', '0.38', '0.03'] ['0.32', '0.47', '0.36', '0.38', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func A_IO_L2_in_boundary_x1_U0 of kernel 1 = 33831
[INFO:     _3_dse_main_algorithm() ] Post: Longest func C_drain_IO_L1_out_11_x1_U0 of kernel 1 = 27708
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 107921, Resource: 0.46520803008248424
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 107921, Resource: 0.466358108927705
[INFO:     _3_dse_main_algorithm() ] Longest func: [29065, {'BRAM': 0, 'DSP': 0, 'FF': 250421, 'LUT': 95749, 'URAM': 36}, 'grp_nondf_kernel_2mm_fu_114']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['grp_nondf_kernel_2mm_fu_114']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [27708, 27708]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 27708
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 29065, Pruning Lat in lib: 29065
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 28363
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 27017 v.s. Second-longest latency: 27708
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 58, 'DSP': 0, 'FF': 251763, 'LUT': 97778, 'URAM': 36}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 250421, 'LUT': 95749, 'URAM': 36}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [{'factor': 16, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_8'}], 'pipeline': [{'II': 54, 'off': 0, 'rewind': 0, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_3'}], 'array_partition': [{'type': 2, 'factor': 16, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 2, 'factor': 16, 'dim': 1, 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}]}, 'latency': 27017, 'BRAM': 40, 'DSP': 0, 'FF': 250387, 'LUT': 95749, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 98, 'DSP': 0, 'FF': 251729, 'LUT': 97778, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'grp_nondf_kernel_2mm_fu_114': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.64', '0.64', '0.46', '0.59', '0.00'] ['0.64', '0.64', '0.46', '0.59', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.08', '0.00', '0.60', '0.47', '0.28'] ['0.13', '0.00', '0.60', '0.47', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.57', '0.64', '0.43', '0.51', '0.00'] ['0.57', '0.64', '0.43', '0.51', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.32', '0.47', '0.36', '0.38', '0.00'] ['0.32', '0.47', '0.36', '0.38', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 29065
[INFO:     _3_dse_main_algorithm() ] Post: Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 27017
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 107921, Resource: 0.466358108927705
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 105873, Resource: 0.4663323326055313
[INFO:     _3_dse_main_algorithm() ] Longest func: [27708, {'BRAM': 2, 'DSP': 0, 'FF': 250, 'LUT': 413, 'URAM': 0}, 'C_drain_IO_L1_out_11_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['C_drain_IO_L1_out_11_x0_U0', 'C_drain_IO_L1_out_23_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [27513, 27513, 27017]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 27513
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 27708, Pruning Lat in lib: 34819
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 27708, Pruning Lat in lib: 33795
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 27708, Pruning Lat in lib: 32899
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 27708, Pruning Lat in lib: 30724
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 27708, Pruning Lat in lib: 29700
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 27708, Pruning Lat in lib: 28604
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 27708, Pruning Lat in lib: 28163
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 27580
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 27139 v.s. Second-longest latency: 27513
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 154, 'DSP': 680, 'FF': 110654, 'LUT': 71103, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 250, 'LUT': 413, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 27139, 'BRAM': 2, 'DSP': 0, 'FF': 502, 'LUT': 752, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 154, 'DSP': 680, 'FF': 110906, 'LUT': 71442, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 154, 'DSP': 680, 'FF': 110906, 'LUT': 71442, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 250, 'LUT': 413, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 27139, 'BRAM': 2, 'DSP': 0, 'FF': 502, 'LUT': 752, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 154, 'DSP': 680, 'FF': 111158, 'LUT': 71781, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'C_drain_IO_L1_out_11_x0_U0': True, 'C_drain_IO_L1_out_23_x0_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.64', '0.64', '0.46', '0.59', '0.00'] ['0.64', '0.64', '0.46', '0.60', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.13', '0.00', '0.60', '0.47', '0.00'] ['0.13', '0.00', '0.60', '0.47', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.57', '0.64', '0.43', '0.51', '0.00'] ['0.57', '0.64', '0.43', '0.51', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.32', '0.47', '0.36', '0.38', '0.00'] ['0.32', '0.47', '0.36', '0.38', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func C_drain_IO_L1_out_11_x0_U0 of kernel 0 = 27708
[INFO:     _3_dse_main_algorithm() ] Post: Longest func C_drain_IO_L2_out_x0_U0 of kernel 0 = 27513
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 105873, Resource: 0.4663323326055313
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 105873, Resource: 0.4667144286754003
[INFO:     _3_dse_main_algorithm() ] Longest func: [27708, {'BRAM': 2, 'DSP': 0, 'FF': 250, 'LUT': 413, 'URAM': 0}, 'C_drain_IO_L1_out_11_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['C_drain_IO_L1_out_11_x1_U0', 'C_drain_IO_L1_out_23_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [27513, 27513, 27017]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 27513
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 27580
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 27139 v.s. Second-longest latency: 27513
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 154, 'DSP': 680, 'FF': 111158, 'LUT': 71781, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 250, 'LUT': 413, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 27139, 'BRAM': 2, 'DSP': 0, 'FF': 502, 'LUT': 752, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 154, 'DSP': 680, 'FF': 111410, 'LUT': 72120, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 242, 'DSP': 720, 'FF': 151958, 'LUT': 80211, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 250, 'LUT': 413, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 27139, 'BRAM': 2, 'DSP': 0, 'FF': 502, 'LUT': 752, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 242, 'DSP': 720, 'FF': 152210, 'LUT': 80550, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'C_drain_IO_L1_out_11_x1_U0': True, 'C_drain_IO_L1_out_23_x1_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.64', '0.64', '0.46', '0.60', '0.00'] ['0.64', '0.64', '0.46', '0.60', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.13', '0.00', '0.60', '0.47', '0.00'] ['0.13', '0.00', '0.60', '0.47', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.57', '0.64', '0.43', '0.51', '0.00'] ['0.57', '0.64', '0.43', '0.51', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.32', '0.47', '0.36', '0.38', '0.00'] ['0.32', '0.47', '0.36', '0.38', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func C_drain_IO_L1_out_11_x1_U0 of kernel 1 = 27708
[INFO:     _3_dse_main_algorithm() ] Post: Longest func C_drain_IO_L2_out_x1_U0 of kernel 1 = 27513
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 105873, Resource: 0.4667144286754003
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 105873, Resource: 0.4676552644347404
[INFO:     _3_dse_main_algorithm() ] Longest func: [27513, {'BRAM': 0, 'DSP': 0, 'FF': 106, 'LUT': 219, 'URAM': 0}, 'C_drain_IO_L2_out_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['C_drain_IO_L2_out_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [27139, 27139, 27017]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 27139
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 27513, Pruning Lat in lib: 39943
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 27513, Pruning Lat in lib: 27513
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 26631
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 26631 v.s. Second-longest latency: 27139
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 138, 'DSP': 680, 'FF': 103105, 'LUT': 61035, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 106, 'LUT': 219, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L2_out', 'loop_label': '/C_drain_IO_L2_out_loop_4'}], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'latency': 26631, 'BRAM': 0, 'DSP': 0, 'FF': 104, 'LUT': 185, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 138, 'DSP': 680, 'FF': 103103, 'LUT': 61001, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'C_drain_IO_L2_out_x0_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.64', '0.64', '0.46', '0.60', '0.00'] ['0.64', '0.64', '0.46', '0.60', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.13', '0.00', '0.60', '0.47', '0.00'] ['0.13', '0.00', '0.60', '0.47', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.57', '0.64', '0.43', '0.51', '0.00'] ['0.57', '0.64', '0.43', '0.51', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.32', '0.47', '0.36', '0.38', '0.00'] ['0.32', '0.47', '0.36', '0.38', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func C_drain_IO_L2_out_x0_U0 of kernel 0 = 27513
[INFO:     _3_dse_main_algorithm() ] Post: Longest func C_drain_IO_L1_out_11_x0_U0 of kernel 0 = 27139
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 105873, Resource: 0.4676552644347404
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 105873, Resource: 0.467603711790393
[INFO:     _3_dse_main_algorithm() ] Longest func: [27513, {'BRAM': 0, 'DSP': 0, 'FF': 106, 'LUT': 219, 'URAM': 0}, 'C_drain_IO_L2_out_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['C_drain_IO_L2_out_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [27139, 27139, 27017]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 27139
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 26631
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 26631 v.s. Second-longest latency: 27139
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 138, 'DSP': 680, 'FF': 103103, 'LUT': 61001, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 106, 'LUT': 219, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L2_out', 'loop_label': '/C_drain_IO_L2_out_loop_4'}], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'latency': 26631, 'BRAM': 0, 'DSP': 0, 'FF': 104, 'LUT': 185, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 138, 'DSP': 680, 'FF': 103101, 'LUT': 60967, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'C_drain_IO_L2_out_x1_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.64', '0.64', '0.46', '0.60', '0.00'] ['0.64', '0.64', '0.46', '0.60', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.13', '0.00', '0.60', '0.47', '0.00'] ['0.13', '0.00', '0.60', '0.47', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.57', '0.64', '0.43', '0.51', '0.00'] ['0.57', '0.64', '0.43', '0.51', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.32', '0.47', '0.36', '0.38', '0.00'] ['0.32', '0.47', '0.36', '0.38', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func C_drain_IO_L2_out_x1_U0 of kernel 1 = 27513
[INFO:     _3_dse_main_algorithm() ] Post: Longest func C_drain_IO_L1_out_11_x1_U0 of kernel 1 = 27139
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 105873, Resource: 0.467603711790393
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 105873, Resource: 0.4675521591460456
[INFO:     _3_dse_main_algorithm() ] Longest func: [27139, {'BRAM': 2, 'DSP': 0, 'FF': 502, 'LUT': 752, 'URAM': 0}, 'C_drain_IO_L1_out_11_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['C_drain_IO_L1_out_11_x0_U0', 'C_drain_IO_L1_out_23_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [26631, 26631, 27017]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 27017
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 27139, Pruning Lat in lib: 27580
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 27139, Pruning Lat in lib: 27139
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 26684
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 26684 v.s. Second-longest latency: 27017
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 154, 'DSP': 680, 'FF': 111410, 'LUT': 72120, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 502, 'LUT': 752, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'latency': 26684, 'BRAM': 2, 'DSP': 0, 'FF': 312, 'LUT': 498, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 154, 'DSP': 680, 'FF': 111220, 'LUT': 71866, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 154, 'DSP': 680, 'FF': 111220, 'LUT': 71866, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 502, 'LUT': 752, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'latency': 26684, 'BRAM': 2, 'DSP': 0, 'FF': 312, 'LUT': 498, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 154, 'DSP': 680, 'FF': 111030, 'LUT': 71612, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'C_drain_IO_L1_out_11_x0_U0': True, 'C_drain_IO_L1_out_23_x0_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.64', '0.64', '0.46', '0.60', '0.00'] ['0.64', '0.64', '0.46', '0.59', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.13', '0.00', '0.60', '0.47', '0.00'] ['0.13', '0.00', '0.60', '0.47', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.57', '0.64', '0.43', '0.51', '0.00'] ['0.57', '0.64', '0.43', '0.51', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.32', '0.47', '0.36', '0.38', '0.00'] ['0.32', '0.47', '0.36', '0.38', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func C_drain_IO_L1_out_11_x0_U0 of kernel 0 = 27139
[INFO:     _3_dse_main_algorithm() ] Post: Longest func C_drain_IO_L1_out_11_x0_U0 of kernel 0 = 26684
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 105873, Resource: 0.4675521591460456
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 105873, Resource: 0.466805403930131
[INFO:     _3_dse_main_algorithm() ] Longest func: [27139, {'BRAM': 2, 'DSP': 0, 'FF': 502, 'LUT': 752, 'URAM': 0}, 'C_drain_IO_L1_out_11_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['C_drain_IO_L1_out_11_x1_U0', 'C_drain_IO_L1_out_23_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [26684, 26631, 27017]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 27017
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 26684
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 26684 v.s. Second-longest latency: 27017
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 154, 'DSP': 680, 'FF': 111030, 'LUT': 71612, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 502, 'LUT': 752, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'latency': 26684, 'BRAM': 2, 'DSP': 0, 'FF': 312, 'LUT': 498, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 154, 'DSP': 680, 'FF': 110840, 'LUT': 71358, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 242, 'DSP': 720, 'FF': 152210, 'LUT': 80550, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 502, 'LUT': 752, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'latency': 26684, 'BRAM': 2, 'DSP': 0, 'FF': 312, 'LUT': 498, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 242, 'DSP': 720, 'FF': 152020, 'LUT': 80296, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'C_drain_IO_L1_out_11_x1_U0': True, 'C_drain_IO_L1_out_23_x1_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.64', '0.64', '0.46', '0.59', '0.00'] ['0.64', '0.64', '0.46', '0.59', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.13', '0.00', '0.60', '0.47', '0.00'] ['0.13', '0.00', '0.60', '0.47', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.57', '0.64', '0.43', '0.51', '0.00'] ['0.57', '0.64', '0.43', '0.51', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.32', '0.47', '0.36', '0.38', '0.00'] ['0.32', '0.47', '0.36', '0.38', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func C_drain_IO_L1_out_11_x1_U0 of kernel 1 = 27139
[INFO:     _3_dse_main_algorithm() ] Post: Longest func C_drain_IO_L1_out_11_x1_U0 of kernel 1 = 26684
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 105873, Resource: 0.466805403930131
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 105873, Resource: 0.46651731562348375
[INFO:     _3_dse_main_algorithm() ] Longest func: [27017, {'BRAM': 40, 'DSP': 0, 'FF': 250387, 'LUT': 95749, 'URAM': 0}, 'grp_nondf_kernel_2mm_fu_114']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['grp_nondf_kernel_2mm_fu_114']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [26684, 26684]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 26684
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 27017, Pruning Lat in lib: 28363
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 27017, Pruning Lat in lib: 27017
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 26315
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 26315 v.s. Second-longest latency: 26684
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 98, 'DSP': 0, 'FF': 251729, 'LUT': 97778, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 40, 'DSP': 0, 'FF': 250387, 'LUT': 95749, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [{'factor': 16, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_8'}], 'pipeline': [{'II': 32, 'off': 0, 'rewind': 0, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_3'}], 'array_partition': [{'type': 2, 'factor': 16, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 2, 'factor': 16, 'dim': 1, 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}]}, 'latency': 26315, 'BRAM': 40, 'DSP': 0, 'FF': 251645, 'LUT': 95749, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 98, 'DSP': 0, 'FF': 252987, 'LUT': 97778, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'grp_nondf_kernel_2mm_fu_114': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.64', '0.64', '0.46', '0.59', '0.00'] ['0.64', '0.64', '0.46', '0.59', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.13', '0.00', '0.60', '0.47', '0.00'] ['0.13', '0.00', '0.60', '0.47', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.57', '0.64', '0.43', '0.51', '0.00'] ['0.57', '0.64', '0.43', '0.51', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.32', '0.47', '0.36', '0.38', '0.00'] ['0.32', '0.47', '0.36', '0.38', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 27017
[INFO:     _3_dse_main_algorithm() ] Post: Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 26315
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 105873, Resource: 0.46651731562348375
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 105171, Resource: 0.4674710395439107
[INFO:     _3_dse_main_algorithm() ] Longest func: [26684, {'BRAM': 2, 'DSP': 0, 'FF': 312, 'LUT': 498, 'URAM': 0}, 'C_drain_IO_L1_out_11_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['C_drain_IO_L1_out_11_x0_U0', 'C_drain_IO_L1_out_23_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [26631, 26631, 26315]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 26631
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 26684, Pruning Lat in lib: 26684
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 26243
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 26243 v.s. Second-longest latency: 26631
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 154, 'DSP': 680, 'FF': 110840, 'LUT': 71358, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 312, 'LUT': 498, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 26243, 'BRAM': 2, 'DSP': 0, 'FF': 384, 'LUT': 714, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 154, 'DSP': 680, 'FF': 110912, 'LUT': 71574, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 154, 'DSP': 680, 'FF': 110912, 'LUT': 71574, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 312, 'LUT': 498, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 26243, 'BRAM': 2, 'DSP': 0, 'FF': 384, 'LUT': 714, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 154, 'DSP': 680, 'FF': 110984, 'LUT': 71790, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'C_drain_IO_L1_out_11_x0_U0': True, 'C_drain_IO_L1_out_23_x0_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.64', '0.64', '0.46', '0.59', '0.00'] ['0.64', '0.64', '0.46', '0.60', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.13', '0.00', '0.60', '0.47', '0.00'] ['0.13', '0.00', '0.60', '0.47', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.57', '0.64', '0.43', '0.51', '0.00'] ['0.57', '0.64', '0.43', '0.51', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.32', '0.47', '0.36', '0.38', '0.00'] ['0.32', '0.47', '0.36', '0.38', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func C_drain_IO_L1_out_11_x0_U0 of kernel 0 = 26684
[INFO:     _3_dse_main_algorithm() ] Post: Longest func C_drain_IO_L2_out_x0_U0 of kernel 0 = 26631
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 105171, Resource: 0.4674710395439107
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 105171, Resource: 0.4675802098495876
[INFO:     _3_dse_main_algorithm() ] Longest func: [26684, {'BRAM': 2, 'DSP': 0, 'FF': 312, 'LUT': 498, 'URAM': 0}, 'C_drain_IO_L1_out_11_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['C_drain_IO_L1_out_11_x1_U0', 'C_drain_IO_L1_out_23_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [26631, 26631, 26315]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 26631
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 26243
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 26243 v.s. Second-longest latency: 26631
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 154, 'DSP': 680, 'FF': 110984, 'LUT': 71790, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 312, 'LUT': 498, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 26243, 'BRAM': 2, 'DSP': 0, 'FF': 384, 'LUT': 714, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 154, 'DSP': 680, 'FF': 111056, 'LUT': 72006, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 242, 'DSP': 720, 'FF': 152020, 'LUT': 80296, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 312, 'LUT': 498, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 26243, 'BRAM': 2, 'DSP': 0, 'FF': 384, 'LUT': 714, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 242, 'DSP': 720, 'FF': 152092, 'LUT': 80512, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'C_drain_IO_L1_out_11_x1_U0': True, 'C_drain_IO_L1_out_23_x1_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.64', '0.64', '0.46', '0.60', '0.00'] ['0.64', '0.64', '0.46', '0.60', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.13', '0.00', '0.60', '0.47', '0.00'] ['0.13', '0.00', '0.60', '0.47', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.57', '0.64', '0.43', '0.51', '0.00'] ['0.57', '0.64', '0.43', '0.51', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.32', '0.47', '0.36', '0.38', '0.00'] ['0.32', '0.47', '0.36', '0.38', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func C_drain_IO_L1_out_11_x1_U0 of kernel 1 = 26684
[INFO:     _3_dse_main_algorithm() ] Post: Longest func C_drain_IO_L2_out_x1_U0 of kernel 1 = 26631
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 105171, Resource: 0.4675802098495876
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 105171, Resource: 0.46768938015526446
[INFO:     _3_dse_main_algorithm() ] Longest func: [26631, {'BRAM': 0, 'DSP': 0, 'FF': 104, 'LUT': 185, 'URAM': 0}, 'C_drain_IO_L2_out_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['C_drain_IO_L2_out_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [26243, 26243, 26315]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 26315
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 26631, Pruning Lat in lib: 26631
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 13321
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 13321 v.s. Second-longest latency: 26315
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 138, 'DSP': 680, 'FF': 103101, 'LUT': 60967, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 104, 'LUT': 185, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L2_out', 'loop_label': '/C_drain_IO_L2_out_loop_4'}], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'latency': 13321, 'BRAM': 0, 'DSP': 0, 'FF': 156, 'LUT': 180, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 138, 'DSP': 680, 'FF': 103153, 'LUT': 60962, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'C_drain_IO_L2_out_x0_U0': True}
[INFO:                  dse_step() ] Already-best removal of ['C_drain_IO_L2_out_x0_U0']
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.64', '0.64', '0.46', '0.60', '0.00'] ['0.64', '0.64', '0.46', '0.60', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.13', '0.00', '0.60', '0.47', '0.00'] ['0.13', '0.00', '0.60', '0.47', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.57', '0.64', '0.43', '0.51', '0.00'] ['0.57', '0.64', '0.43', '0.51', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.32', '0.47', '0.36', '0.38', '0.00'] ['0.32', '0.47', '0.36', '0.38', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func C_drain_IO_L2_out_x0_U0 of kernel 0 = 26631
[INFO:     _3_dse_main_algorithm() ] Post: Longest func C_drain_IO_L1_out_11_x0_U0 of kernel 0 = 26243
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 105171, Resource: 0.46768938015526446
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 105171, Resource: 0.46772880276564777
[INFO:     _3_dse_main_algorithm() ] Longest func: [26631, {'BRAM': 0, 'DSP': 0, 'FF': 104, 'LUT': 185, 'URAM': 0}, 'C_drain_IO_L2_out_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['C_drain_IO_L2_out_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [26243, 26243, 26315]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 26315
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 13321
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 13321 v.s. Second-longest latency: 26315
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 138, 'DSP': 680, 'FF': 103153, 'LUT': 60962, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 104, 'LUT': 185, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L2_out', 'loop_label': '/C_drain_IO_L2_out_loop_4'}], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'latency': 13321, 'BRAM': 0, 'DSP': 0, 'FF': 156, 'LUT': 180, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 138, 'DSP': 680, 'FF': 103205, 'LUT': 60957, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'C_drain_IO_L2_out_x1_U0': True}
[INFO:                  dse_step() ] Already-best removal of ['C_drain_IO_L2_out_x1_U0']
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.64', '0.64', '0.46', '0.60', '0.00'] ['0.64', '0.64', '0.46', '0.60', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.13', '0.00', '0.60', '0.47', '0.00'] ['0.13', '0.00', '0.60', '0.47', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.57', '0.64', '0.43', '0.51', '0.00'] ['0.57', '0.64', '0.43', '0.51', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.32', '0.47', '0.36', '0.38', '0.00'] ['0.32', '0.47', '0.36', '0.38', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func C_drain_IO_L2_out_x1_U0 of kernel 1 = 26631
[INFO:     _3_dse_main_algorithm() ] Post: Longest func C_drain_IO_L1_out_11_x1_U0 of kernel 1 = 26243
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 105171, Resource: 0.46772880276564777
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 105171, Resource: 0.4677682253760311
[INFO:     _3_dse_main_algorithm() ] Longest func: [26315, {'BRAM': 40, 'DSP': 0, 'FF': 251645, 'LUT': 95749, 'URAM': 0}, 'grp_nondf_kernel_2mm_fu_114']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['grp_nondf_kernel_2mm_fu_114']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [26243, 26243]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 26243
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 26315, Pruning Lat in lib: 26315
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 24900
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 24900 v.s. Second-longest latency: 26243
[INFO:                  dse_step() ] !!! Area Overflow: {'BRAM': -441.20000000000005, 'DSP': -998.4000000000001, 'FF': -252398.0, 'LUT': -127255.0, 'URAM': 46.8}
[INFO:                  dse_step() ] Total area available in CR_X0Y4_To_CR_X3Y7 is {'BRAM': 768, 'DSP': 1536, 'FF': 418560, 'LUT': 209280, 'URAM': 128}
[INFO:                  dse_step() ] Old slot util: {'BRAM': 98, 'DSP': 0, 'FF': 252987, 'LUT': 97778, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 40, 'DSP': 0, 'FF': 251645, 'LUT': 95749, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [{'factor': 32, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_5'}, {'factor': 32, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_8'}], 'pipeline': [], 'array_partition': [{'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 0, 'factor': 0, 'dim': 1, 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 0, 'factor': 0, 'dim': 1, 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}]}, 'latency': 24900, 'BRAM': 0, 'DSP': 0, 'FF': 18324, 'LUT': 6748, 'URAM': 130}
[INFO:                  dse_step() ] Fit failure: {'grp_nondf_kernel_2mm_fu_114': False}
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.64', '0.64', '0.46', '0.60', '0.00'] ['0.64', '0.64', '0.46', '0.60', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.13', '0.00', '0.60', '0.47', '0.00'] ['0.13', '0.00', '0.60', '0.47', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.57', '0.64', '0.43', '0.51', '0.00'] ['0.57', '0.64', '0.43', '0.51', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.32', '0.47', '0.36', '0.38', '0.00'] ['0.32', '0.47', '0.36', '0.38', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 26315
[INFO:     _3_dse_main_algorithm() ] Post: Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 26315
[INFO:           defragmentation() ] Defragmentation for non-dataflow.
[INFO:           defragmentation() ] src_slot: ['CR_X0Y4_To_CR_X3Y7']
[INFO:           defragmentation() ] dst_slot: ['CR_X4Y0_To_CR_X7Y3', 'CR_X4Y4_To_CR_X7Y7', 'CR_X0Y0_To_CR_X3Y3']
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex B_IO_L2_in_x1_U0 to slot CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex B_IO_L2_in_boundary_x1_U0 to slot CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:                  dse_step() ] !!! Area Overflow: {'BRAM': -499.20000000000005, 'DSP': -998.4000000000001, 'FF': -252677.0, 'LUT': -128338.0, 'URAM': 46.8}
[INFO:                  dse_step() ] Total area available in CR_X0Y4_To_CR_X3Y7 is {'BRAM': 768, 'DSP': 1536, 'FF': 418560, 'LUT': 209280, 'URAM': 128}
[INFO:                  dse_step() ] Old slot util: {'BRAM': 40, 'DSP': 0, 'FF': 252708, 'LUT': 96695, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 40, 'DSP': 0, 'FF': 251645, 'LUT': 95749, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [{'factor': 32, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_5'}, {'factor': 32, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_8'}], 'pipeline': [], 'array_partition': [{'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 0, 'factor': 0, 'dim': 1, 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 0, 'factor': 0, 'dim': 1, 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}]}, 'latency': 24900, 'BRAM': 0, 'DSP': 0, 'FF': 18324, 'LUT': 6748, 'URAM': 130}
[INFO:                  dse_step() ] Fit failure: {'grp_nondf_kernel_2mm_fu_114': False}
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.64', '0.64', '0.46', '0.60', '0.00'] ['0.64', '0.64', '0.46', '0.60', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.05', '0.00', '0.60', '0.46', '0.00'] ['0.05', '0.00', '0.60', '0.46', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.57', '0.64', '0.43', '0.51', '0.00'] ['0.57', '0.64', '0.43', '0.51', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.39', '0.47', '0.36', '0.39', '0.00'] ['0.39', '0.47', '0.36', '0.39', '0.00']
[INFO:     _3_dse_main_algorithm() ] Look-ahead list: 
[(22852, 0.171875), (22340, 1.28125), (21316, 0.21354166666666666), (20548, 1.8125), (19816, 0.6179806957186544), (19524, 0.3020833333333333), (19192, 0.6175387041284404), (18820, 2.25), (17908, 1.5), (17833, 0.6086009174311927), (17796, 1.2135034403669724), (17768, 0.6178994648318042), (17740, 2.3258839831804283), (17144, 0.6174574732415902), (17131, 0.6116064602446483), (16884, 0.6570790328746178), (15892, 1.015625), (15785, 0.6085196865443425), (15208, 0.7890625), (15083, 0.6115252293577982), (14740, 2.25), (14576, 0.7890625), (14249, 0.796875), (13844, 0.6148556957186544), (13716, 1.7848886659021406), (13547, 0.796875), (13332, 1.28125), (13225, 0.6271096139143731), (13160, 0.6331183103975535), (12528, 0.6319285168195719), (12523, 0.6301151567278287), (12457, 1.328125), (12308, 0.6334623470948012), (11755, 1.328125), (11540, 1.8125), (11433, 0.6644017584097859), (10808, 1.1863364870030582), (10731, 0.6674073012232415), (10701, 1.1849818425076453), (10516, 0.670754491590214), (10172, 1.1833118310397555), (10077, 1.1845398509174312), (10014, 1.1890816131498472), (9817, 1.2219012805810399), (9706, 1.7758385894495412), (9390, 1.188639621559633), (9115, 1.2249068233944953), (9003, 1.7764430428134557), (8793, 1.2218988914373088), (8760, 1.1862552561162079), (8682, 1.775821865443425), (8653, 1.1848241590214068), (8124, 1.1832306001529052), (8091, 1.2249044342507645), (8029, 1.1843821674311927), (7979, 1.7764502102446482), (7966, 1.1889239296636085), (7876, 1.5), (7342, 1.1884819380733944), (6852, 1.2282349006116209)]
[INFO:     _3_dse_main_algorithm() ] Look-ahead
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 40, 'DSP': 0, 'FF': 252708, 'LUT': 96695, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 40, 'DSP': 0, 'FF': 251645, 'LUT': 95749, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [{'factor': 32, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_5'}, {'factor': 32, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_8'}], 'pipeline': [], 'array_partition': [{'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 0, 'factor': 0, 'dim': 1, 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 0, 'factor': 0, 'dim': 1, 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}]}, 'latency': 22852, 'BRAM': 132, 'DSP': 0, 'FF': 18290, 'LUT': 6745, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 132, 'DSP': 0, 'FF': 19353, 'LUT': 7691, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'grp_nondf_kernel_2mm_fu_114': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.64', '0.64', '0.46', '0.60', '0.00'] ['0.64', '0.64', '0.46', '0.60', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.05', '0.00', '0.60', '0.46', '0.00'] ['0.17', '0.00', '0.05', '0.04', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.57', '0.64', '0.43', '0.51', '0.00'] ['0.57', '0.64', '0.43', '0.51', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.39', '0.47', '0.36', '0.39', '0.00'] ['0.39', '0.47', '0.36', '0.39', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 26315
[INFO:     _3_dse_main_algorithm() ] Post: Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 22852
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 105171, Resource: 0.4677682253760311
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 101708, Resource: 0.4012345679012346
[INFO:     _3_dse_main_algorithm() ] Longest func: [26243, {'BRAM': 2, 'DSP': 0, 'FF': 384, 'LUT': 714, 'URAM': 0}, 'C_drain_IO_L1_out_11_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['C_drain_IO_L1_out_11_x0_U0', 'C_drain_IO_L1_out_23_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [26138, 26138, 22852]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 26138
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 26243, Pruning Lat in lib: 26243
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 24509
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 24509 v.s. Second-longest latency: 26138
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 154, 'DSP': 680, 'FF': 111056, 'LUT': 72006, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 384, 'LUT': 714, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 4, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 24509, 'BRAM': 0, 'DSP': 0, 'FF': 236, 'LUT': 413, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 152, 'DSP': 680, 'FF': 110908, 'LUT': 71705, 'URAM': 1}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 152, 'DSP': 680, 'FF': 110908, 'LUT': 71705, 'URAM': 1}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 384, 'LUT': 714, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 4, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 24509, 'BRAM': 0, 'DSP': 0, 'FF': 236, 'LUT': 413, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 150, 'DSP': 680, 'FF': 110760, 'LUT': 71404, 'URAM': 2}
[INFO:                  dse_step() ] all_fit: {'C_drain_IO_L1_out_11_x0_U0': True, 'C_drain_IO_L1_out_23_x0_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.64', '0.64', '0.46', '0.60', '0.00'] ['0.62', '0.64', '0.46', '0.59', '0.01']
CR_X0Y4_To_CR_X3Y7
['0.17', '0.00', '0.05', '0.04', '0.00'] ['0.17', '0.00', '0.05', '0.04', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.57', '0.64', '0.43', '0.51', '0.00'] ['0.57', '0.64', '0.43', '0.51', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.39', '0.47', '0.36', '0.39', '0.00'] ['0.39', '0.47', '0.36', '0.39', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func C_drain_IO_L1_out_11_x0_U0 of kernel 0 = 26243
[INFO:     _3_dse_main_algorithm() ] Post: Longest func C_drain_IO_L1_out_10_x0_U0 of kernel 0 = 26138
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 101708, Resource: 0.4012345679012346
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 101708, Resource: 0.4012345679012346
[INFO:     _3_dse_main_algorithm() ] Longest func: [26243, {'BRAM': 2, 'DSP': 0, 'FF': 384, 'LUT': 714, 'URAM': 0}, 'C_drain_IO_L1_out_11_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['C_drain_IO_L1_out_11_x1_U0', 'C_drain_IO_L1_out_23_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [26138, 26138, 22852]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 26138
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 24509
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 24509 v.s. Second-longest latency: 26138
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 150, 'DSP': 680, 'FF': 110760, 'LUT': 71404, 'URAM': 2}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 384, 'LUT': 714, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 4, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 24509, 'BRAM': 0, 'DSP': 0, 'FF': 236, 'LUT': 413, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 148, 'DSP': 680, 'FF': 110612, 'LUT': 71103, 'URAM': 3}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 300, 'DSP': 720, 'FF': 152371, 'LUT': 81595, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 384, 'LUT': 714, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 4, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 24509, 'BRAM': 0, 'DSP': 0, 'FF': 236, 'LUT': 413, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 298, 'DSP': 720, 'FF': 152223, 'LUT': 81294, 'URAM': 1}
[INFO:                  dse_step() ] all_fit: {'C_drain_IO_L1_out_11_x1_U0': True, 'C_drain_IO_L1_out_23_x1_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.62', '0.64', '0.46', '0.59', '0.01'] ['0.62', '0.64', '0.46', '0.59', '0.02']
CR_X0Y4_To_CR_X3Y7
['0.17', '0.00', '0.05', '0.04', '0.00'] ['0.17', '0.00', '0.05', '0.04', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.57', '0.64', '0.43', '0.51', '0.00'] ['0.57', '0.64', '0.43', '0.51', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.39', '0.47', '0.36', '0.39', '0.00'] ['0.39', '0.47', '0.36', '0.39', '0.01']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func C_drain_IO_L1_out_11_x1_U0 of kernel 1 = 26243
[INFO:     _3_dse_main_algorithm() ] Post: Longest func C_drain_IO_L1_out_10_x1_U0 of kernel 1 = 26138
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 101708, Resource: 0.4012345679012346
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 101708, Resource: 0.4012345679012346
[INFO:     _3_dse_main_algorithm() ] Longest func: [26138, {'BRAM': 2, 'DSP': 0, 'FF': 246, 'LUT': 413, 'URAM': 0}, 'C_drain_IO_L1_out_10_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['C_drain_IO_L1_out_10_x0_U0', 'C_drain_IO_L1_out_22_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [24568, 24568, 22852]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 24568
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 24509
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 24509 v.s. Second-longest latency: 24568
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 148, 'DSP': 680, 'FF': 110612, 'LUT': 71103, 'URAM': 3}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 246, 'LUT': 413, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 4, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 24509, 'BRAM': 0, 'DSP': 0, 'FF': 236, 'LUT': 413, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 146, 'DSP': 680, 'FF': 110602, 'LUT': 71103, 'URAM': 4}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 146, 'DSP': 680, 'FF': 110602, 'LUT': 71103, 'URAM': 4}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 246, 'LUT': 413, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 4, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 24509, 'BRAM': 0, 'DSP': 0, 'FF': 236, 'LUT': 413, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 144, 'DSP': 680, 'FF': 110592, 'LUT': 71103, 'URAM': 5}
[INFO:                  dse_step() ] all_fit: {'C_drain_IO_L1_out_10_x0_U0': True, 'C_drain_IO_L1_out_22_x0_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.62', '0.64', '0.46', '0.59', '0.02'] ['0.60', '0.64', '0.46', '0.59', '0.03']
CR_X0Y4_To_CR_X3Y7
['0.17', '0.00', '0.05', '0.04', '0.00'] ['0.17', '0.00', '0.05', '0.04', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.57', '0.64', '0.43', '0.51', '0.00'] ['0.57', '0.64', '0.43', '0.51', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.39', '0.47', '0.36', '0.39', '0.01'] ['0.39', '0.47', '0.36', '0.39', '0.01']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func C_drain_IO_L1_out_10_x0_U0 of kernel 0 = 26138
[INFO:     _3_dse_main_algorithm() ] Post: Longest func C_drain_IO_L1_out_21_x0_U0 of kernel 0 = 24568
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 101708, Resource: 0.4012345679012346
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 101708, Resource: 0.4012345679012346
[INFO:     _3_dse_main_algorithm() ] Longest func: [26138, {'BRAM': 2, 'DSP': 0, 'FF': 246, 'LUT': 413, 'URAM': 0}, 'C_drain_IO_L1_out_10_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['C_drain_IO_L1_out_10_x1_U0', 'C_drain_IO_L1_out_22_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [24568, 24568, 22852]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 24568
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 24509
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 24509 v.s. Second-longest latency: 24568
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 144, 'DSP': 680, 'FF': 110592, 'LUT': 71103, 'URAM': 5}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 246, 'LUT': 413, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 4, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 24509, 'BRAM': 0, 'DSP': 0, 'FF': 236, 'LUT': 413, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 142, 'DSP': 680, 'FF': 110582, 'LUT': 71103, 'URAM': 6}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 298, 'DSP': 720, 'FF': 152223, 'LUT': 81294, 'URAM': 1}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 246, 'LUT': 413, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 4, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 24509, 'BRAM': 0, 'DSP': 0, 'FF': 236, 'LUT': 413, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 296, 'DSP': 720, 'FF': 152213, 'LUT': 81294, 'URAM': 2}
[INFO:                  dse_step() ] all_fit: {'C_drain_IO_L1_out_10_x1_U0': True, 'C_drain_IO_L1_out_22_x1_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.60', '0.64', '0.46', '0.59', '0.03'] ['0.59', '0.64', '0.46', '0.59', '0.04']
CR_X0Y4_To_CR_X3Y7
['0.17', '0.00', '0.05', '0.04', '0.00'] ['0.17', '0.00', '0.05', '0.04', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.57', '0.64', '0.43', '0.51', '0.00'] ['0.57', '0.64', '0.43', '0.51', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.39', '0.47', '0.36', '0.39', '0.01'] ['0.39', '0.47', '0.36', '0.39', '0.02']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func C_drain_IO_L1_out_10_x1_U0 of kernel 1 = 26138
[INFO:     _3_dse_main_algorithm() ] Post: Longest func C_drain_IO_L1_out_21_x1_U0 of kernel 1 = 24568
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 101708, Resource: 0.4012345679012346
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 101708, Resource: 0.4012345679012346
[INFO:     _3_dse_main_algorithm() ] Longest func: [24568, {'BRAM': 2, 'DSP': 0, 'FF': 246, 'LUT': 413, 'URAM': 0}, 'C_drain_IO_L1_out_21_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['C_drain_IO_L1_out_21_x0_U0', 'C_drain_IO_L1_out_9_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [24509, 24509, 22852]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 24509
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 24509
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 23485 v.s. Second-longest latency: 24509
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 142, 'DSP': 680, 'FF': 110582, 'LUT': 71103, 'URAM': 6}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 246, 'LUT': 413, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 23485, 'BRAM': 2, 'DSP': 0, 'FF': 230, 'LUT': 413, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 142, 'DSP': 680, 'FF': 110566, 'LUT': 71103, 'URAM': 6}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 142, 'DSP': 680, 'FF': 110566, 'LUT': 71103, 'URAM': 6}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 246, 'LUT': 413, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 23485, 'BRAM': 2, 'DSP': 0, 'FF': 230, 'LUT': 413, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 142, 'DSP': 680, 'FF': 110550, 'LUT': 71103, 'URAM': 6}
[INFO:                  dse_step() ] all_fit: {'C_drain_IO_L1_out_21_x0_U0': True, 'C_drain_IO_L1_out_9_x0_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.59', '0.64', '0.46', '0.59', '0.04'] ['0.59', '0.64', '0.46', '0.59', '0.04']
CR_X0Y4_To_CR_X3Y7
['0.17', '0.00', '0.05', '0.04', '0.00'] ['0.17', '0.00', '0.05', '0.04', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.57', '0.64', '0.43', '0.51', '0.00'] ['0.57', '0.64', '0.43', '0.51', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.39', '0.47', '0.36', '0.39', '0.02'] ['0.39', '0.47', '0.36', '0.39', '0.02']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func C_drain_IO_L1_out_21_x0_U0 of kernel 0 = 24568
[INFO:     _3_dse_main_algorithm() ] Post: Longest func C_drain_IO_L1_out_10_x0_U0 of kernel 0 = 24509
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 101708, Resource: 0.4012345679012346
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 101708, Resource: 0.4012345679012346
[INFO:     _3_dse_main_algorithm() ] Longest func: [24568, {'BRAM': 2, 'DSP': 0, 'FF': 246, 'LUT': 413, 'URAM': 0}, 'C_drain_IO_L1_out_21_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['C_drain_IO_L1_out_21_x1_U0', 'C_drain_IO_L1_out_9_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [24509, 24509, 22852]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 24509
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 24509
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 23485 v.s. Second-longest latency: 24509
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 296, 'DSP': 720, 'FF': 152213, 'LUT': 81294, 'URAM': 2}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 246, 'LUT': 413, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 23485, 'BRAM': 2, 'DSP': 0, 'FF': 230, 'LUT': 413, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 296, 'DSP': 720, 'FF': 152197, 'LUT': 81294, 'URAM': 2}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 142, 'DSP': 680, 'FF': 110550, 'LUT': 71103, 'URAM': 6}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 246, 'LUT': 413, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 23485, 'BRAM': 2, 'DSP': 0, 'FF': 230, 'LUT': 413, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 142, 'DSP': 680, 'FF': 110534, 'LUT': 71103, 'URAM': 6}
[INFO:                  dse_step() ] all_fit: {'C_drain_IO_L1_out_21_x1_U0': True, 'C_drain_IO_L1_out_9_x1_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.59', '0.64', '0.46', '0.59', '0.04'] ['0.59', '0.64', '0.46', '0.59', '0.04']
CR_X0Y4_To_CR_X3Y7
['0.17', '0.00', '0.05', '0.04', '0.00'] ['0.17', '0.00', '0.05', '0.04', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.57', '0.64', '0.43', '0.51', '0.00'] ['0.57', '0.64', '0.43', '0.51', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.39', '0.47', '0.36', '0.39', '0.02'] ['0.39', '0.47', '0.36', '0.39', '0.02']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func C_drain_IO_L1_out_21_x1_U0 of kernel 1 = 24568
[INFO:     _3_dse_main_algorithm() ] Post: Longest func C_drain_IO_L1_out_10_x1_U0 of kernel 1 = 24509
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 101708, Resource: 0.4012345679012346
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 101708, Resource: 0.4012345679012346
[INFO:     _3_dse_main_algorithm() ] Longest func: [24509, {'BRAM': 0, 'DSP': 0, 'FF': 236, 'LUT': 413, 'URAM': 1}, 'C_drain_IO_L1_out_10_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['C_drain_IO_L1_out_10_x0_U0', 'C_drain_IO_L1_out_11_x0_U0', 'C_drain_IO_L1_out_22_x0_U0', 'C_drain_IO_L1_out_23_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [23485, 23622, 22852]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 23622
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 24509, Pruning Lat in lib: 24509
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 23485
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 23485 v.s. Second-longest latency: 23622
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 142, 'DSP': 680, 'FF': 110534, 'LUT': 71103, 'URAM': 6}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 236, 'LUT': 413, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 23485, 'BRAM': 2, 'DSP': 0, 'FF': 230, 'LUT': 413, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 144, 'DSP': 680, 'FF': 110528, 'LUT': 71103, 'URAM': 5}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 144, 'DSP': 680, 'FF': 110528, 'LUT': 71103, 'URAM': 5}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 236, 'LUT': 413, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 23485, 'BRAM': 2, 'DSP': 0, 'FF': 230, 'LUT': 413, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 146, 'DSP': 680, 'FF': 110522, 'LUT': 71103, 'URAM': 4}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 146, 'DSP': 680, 'FF': 110522, 'LUT': 71103, 'URAM': 4}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 236, 'LUT': 413, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 23485, 'BRAM': 2, 'DSP': 0, 'FF': 230, 'LUT': 413, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 148, 'DSP': 680, 'FF': 110516, 'LUT': 71103, 'URAM': 3}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 148, 'DSP': 680, 'FF': 110516, 'LUT': 71103, 'URAM': 3}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 236, 'LUT': 413, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 23485, 'BRAM': 2, 'DSP': 0, 'FF': 230, 'LUT': 413, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 150, 'DSP': 680, 'FF': 110510, 'LUT': 71103, 'URAM': 2}
[INFO:                  dse_step() ] all_fit: {'C_drain_IO_L1_out_10_x0_U0': True, 'C_drain_IO_L1_out_11_x0_U0': True, 'C_drain_IO_L1_out_22_x0_U0': True, 'C_drain_IO_L1_out_23_x0_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.59', '0.64', '0.46', '0.59', '0.04'] ['0.62', '0.64', '0.46', '0.59', '0.01']
CR_X0Y4_To_CR_X3Y7
['0.17', '0.00', '0.05', '0.04', '0.00'] ['0.17', '0.00', '0.05', '0.04', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.57', '0.64', '0.43', '0.51', '0.00'] ['0.57', '0.64', '0.43', '0.51', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.39', '0.47', '0.36', '0.39', '0.02'] ['0.39', '0.47', '0.36', '0.39', '0.02']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func C_drain_IO_L1_out_10_x0_U0 of kernel 0 = 24509
[INFO:     _3_dse_main_algorithm() ] Post: Longest func C_drain_IO_L1_out_10_x0_U0 of kernel 0 = 23485
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 101708, Resource: 0.4012345679012346
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 101708, Resource: 0.4012345679012346
[INFO:     _3_dse_main_algorithm() ] Longest func: [24509, {'BRAM': 0, 'DSP': 0, 'FF': 236, 'LUT': 413, 'URAM': 1}, 'C_drain_IO_L1_out_10_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['C_drain_IO_L1_out_10_x1_U0', 'C_drain_IO_L1_out_11_x1_U0', 'C_drain_IO_L1_out_22_x1_U0', 'C_drain_IO_L1_out_23_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [23485, 23622, 22852]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 23622
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 23485
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 23485 v.s. Second-longest latency: 23622
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 150, 'DSP': 680, 'FF': 110510, 'LUT': 71103, 'URAM': 2}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 236, 'LUT': 413, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 23485, 'BRAM': 2, 'DSP': 0, 'FF': 230, 'LUT': 413, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 152, 'DSP': 680, 'FF': 110504, 'LUT': 71103, 'URAM': 1}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 152, 'DSP': 680, 'FF': 110504, 'LUT': 71103, 'URAM': 1}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 236, 'LUT': 413, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 23485, 'BRAM': 2, 'DSP': 0, 'FF': 230, 'LUT': 413, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 154, 'DSP': 680, 'FF': 110498, 'LUT': 71103, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 296, 'DSP': 720, 'FF': 152197, 'LUT': 81294, 'URAM': 2}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 236, 'LUT': 413, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 23485, 'BRAM': 2, 'DSP': 0, 'FF': 230, 'LUT': 413, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 298, 'DSP': 720, 'FF': 152191, 'LUT': 81294, 'URAM': 1}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 298, 'DSP': 720, 'FF': 152191, 'LUT': 81294, 'URAM': 1}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 236, 'LUT': 413, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 23485, 'BRAM': 2, 'DSP': 0, 'FF': 230, 'LUT': 413, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 300, 'DSP': 720, 'FF': 152185, 'LUT': 81294, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'C_drain_IO_L1_out_10_x1_U0': True, 'C_drain_IO_L1_out_11_x1_U0': True, 'C_drain_IO_L1_out_22_x1_U0': True, 'C_drain_IO_L1_out_23_x1_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.62', '0.64', '0.46', '0.59', '0.01'] ['0.64', '0.64', '0.46', '0.59', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.17', '0.00', '0.05', '0.04', '0.00'] ['0.17', '0.00', '0.05', '0.04', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.57', '0.64', '0.43', '0.51', '0.00'] ['0.57', '0.64', '0.43', '0.51', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.39', '0.47', '0.36', '0.39', '0.02'] ['0.39', '0.47', '0.36', '0.39', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func C_drain_IO_L1_out_10_x1_U0 of kernel 1 = 24509
[INFO:     _3_dse_main_algorithm() ] Post: Longest func C_drain_IO_L3_out_x1_U0 of kernel 1 = 23622
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 101708, Resource: 0.4012345679012346
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 101708, Resource: 0.4012345679012346
[INFO:     _3_dse_main_algorithm() ] Longest func: [23622, {'BRAM': 0, 'DSP': 0, 'FF': 747, 'LUT': 617, 'URAM': 0}, 'C_drain_IO_L3_out_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['C_drain_IO_L3_out_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [23485, 23485, 22852]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 23485
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 23622, Pruning Lat in lib: 32771
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 23622, Pruning Lat in lib: 24580
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 22529
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 22529 v.s. Second-longest latency: 23485
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 30, 'DSP': 0, 'FF': 2162, 'LUT': 2202, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 747, 'LUT': 617, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'latency': 22529, 'BRAM': 0, 'DSP': 0, 'FF': 493, 'LUT': 249, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 30, 'DSP': 0, 'FF': 1908, 'LUT': 1834, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'C_drain_IO_L3_out_x1_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.64', '0.64', '0.46', '0.59', '0.00'] ['0.64', '0.64', '0.46', '0.59', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.17', '0.00', '0.05', '0.04', '0.00'] ['0.17', '0.00', '0.05', '0.04', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.57', '0.64', '0.43', '0.51', '0.00'] ['0.57', '0.64', '0.43', '0.51', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.39', '0.47', '0.36', '0.39', '0.00'] ['0.39', '0.47', '0.36', '0.39', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func C_drain_IO_L3_out_x1_U0 of kernel 1 = 23622
[INFO:     _3_dse_main_algorithm() ] Post: Longest func C_drain_IO_L1_out_10_x1_U0 of kernel 1 = 23485
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 101708, Resource: 0.4012345679012346
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 101708, Resource: 0.4012345679012346
[INFO:     _3_dse_main_algorithm() ] Longest func: [23485, {'BRAM': 2, 'DSP': 0, 'FF': 230, 'LUT': 413, 'URAM': 0}, 'C_drain_IO_L1_out_10_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['C_drain_IO_L1_out_10_x0_U0', 'C_drain_IO_L1_out_11_x0_U0', 'C_drain_IO_L1_out_21_x0_U0', 'C_drain_IO_L1_out_22_x0_U0', 'C_drain_IO_L1_out_23_x0_U0', 'C_drain_IO_L1_out_9_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [22998, 22998, 22852]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 22998
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 23485, Pruning Lat in lib: 23485
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 23044
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 22462 v.s. Second-longest latency: 22998
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 154, 'DSP': 680, 'FF': 110498, 'LUT': 71103, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 230, 'LUT': 413, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 22462, 'BRAM': 0, 'DSP': 0, 'FF': 243, 'LUT': 449, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 152, 'DSP': 680, 'FF': 110511, 'LUT': 71139, 'URAM': 1}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 152, 'DSP': 680, 'FF': 110511, 'LUT': 71139, 'URAM': 1}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 230, 'LUT': 413, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 22462, 'BRAM': 0, 'DSP': 0, 'FF': 243, 'LUT': 449, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 150, 'DSP': 680, 'FF': 110524, 'LUT': 71175, 'URAM': 2}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 150, 'DSP': 680, 'FF': 110524, 'LUT': 71175, 'URAM': 2}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 230, 'LUT': 413, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 22462, 'BRAM': 0, 'DSP': 0, 'FF': 243, 'LUT': 449, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 148, 'DSP': 680, 'FF': 110537, 'LUT': 71211, 'URAM': 3}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 148, 'DSP': 680, 'FF': 110537, 'LUT': 71211, 'URAM': 3}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 230, 'LUT': 413, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 22462, 'BRAM': 0, 'DSP': 0, 'FF': 243, 'LUT': 449, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 146, 'DSP': 680, 'FF': 110550, 'LUT': 71247, 'URAM': 4}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 146, 'DSP': 680, 'FF': 110550, 'LUT': 71247, 'URAM': 4}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 230, 'LUT': 413, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 22462, 'BRAM': 0, 'DSP': 0, 'FF': 243, 'LUT': 449, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 144, 'DSP': 680, 'FF': 110563, 'LUT': 71283, 'URAM': 5}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 144, 'DSP': 680, 'FF': 110563, 'LUT': 71283, 'URAM': 5}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 230, 'LUT': 413, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 22462, 'BRAM': 0, 'DSP': 0, 'FF': 243, 'LUT': 449, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 142, 'DSP': 680, 'FF': 110576, 'LUT': 71319, 'URAM': 6}
[INFO:                  dse_step() ] all_fit: {'C_drain_IO_L1_out_10_x0_U0': True, 'C_drain_IO_L1_out_11_x0_U0': True, 'C_drain_IO_L1_out_21_x0_U0': True, 'C_drain_IO_L1_out_22_x0_U0': True, 'C_drain_IO_L1_out_23_x0_U0': True, 'C_drain_IO_L1_out_9_x0_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.64', '0.64', '0.46', '0.59', '0.00'] ['0.59', '0.64', '0.46', '0.59', '0.04']
CR_X0Y4_To_CR_X3Y7
['0.17', '0.00', '0.05', '0.04', '0.00'] ['0.17', '0.00', '0.05', '0.04', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.57', '0.64', '0.43', '0.51', '0.00'] ['0.57', '0.64', '0.43', '0.51', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.39', '0.47', '0.36', '0.39', '0.00'] ['0.39', '0.47', '0.36', '0.39', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func C_drain_IO_L1_out_10_x0_U0 of kernel 0 = 23485
[INFO:     _3_dse_main_algorithm() ] Post: Longest func C_drain_IO_L1_out_20_x0_U0 of kernel 0 = 22998
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 101708, Resource: 0.4012345679012346
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 101708, Resource: 0.4012345679012346
[INFO:     _3_dse_main_algorithm() ] Longest func: [23485, {'BRAM': 2, 'DSP': 0, 'FF': 230, 'LUT': 413, 'URAM': 0}, 'C_drain_IO_L1_out_10_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['C_drain_IO_L1_out_10_x1_U0', 'C_drain_IO_L1_out_11_x1_U0', 'C_drain_IO_L1_out_21_x1_U0', 'C_drain_IO_L1_out_22_x1_U0', 'C_drain_IO_L1_out_23_x1_U0', 'C_drain_IO_L1_out_9_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [22998, 22998, 22852]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 22998
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 23044
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 22462 v.s. Second-longest latency: 22998
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 142, 'DSP': 680, 'FF': 110576, 'LUT': 71319, 'URAM': 6}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 230, 'LUT': 413, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 22462, 'BRAM': 0, 'DSP': 0, 'FF': 243, 'LUT': 449, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 140, 'DSP': 680, 'FF': 110589, 'LUT': 71355, 'URAM': 7}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 140, 'DSP': 680, 'FF': 110589, 'LUT': 71355, 'URAM': 7}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 230, 'LUT': 413, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 22462, 'BRAM': 0, 'DSP': 0, 'FF': 243, 'LUT': 449, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 138, 'DSP': 680, 'FF': 110602, 'LUT': 71391, 'URAM': 8}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 300, 'DSP': 720, 'FF': 152185, 'LUT': 81294, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 230, 'LUT': 413, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 22462, 'BRAM': 0, 'DSP': 0, 'FF': 243, 'LUT': 449, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 298, 'DSP': 720, 'FF': 152198, 'LUT': 81330, 'URAM': 1}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 298, 'DSP': 720, 'FF': 152198, 'LUT': 81330, 'URAM': 1}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 230, 'LUT': 413, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 22462, 'BRAM': 0, 'DSP': 0, 'FF': 243, 'LUT': 449, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 296, 'DSP': 720, 'FF': 152211, 'LUT': 81366, 'URAM': 2}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 296, 'DSP': 720, 'FF': 152211, 'LUT': 81366, 'URAM': 2}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 230, 'LUT': 413, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 22462, 'BRAM': 0, 'DSP': 0, 'FF': 243, 'LUT': 449, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 294, 'DSP': 720, 'FF': 152224, 'LUT': 81402, 'URAM': 3}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 138, 'DSP': 680, 'FF': 110602, 'LUT': 71391, 'URAM': 8}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 230, 'LUT': 413, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 22462, 'BRAM': 0, 'DSP': 0, 'FF': 243, 'LUT': 449, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 136, 'DSP': 680, 'FF': 110615, 'LUT': 71427, 'URAM': 9}
[INFO:                  dse_step() ] all_fit: {'C_drain_IO_L1_out_10_x1_U0': True, 'C_drain_IO_L1_out_11_x1_U0': True, 'C_drain_IO_L1_out_21_x1_U0': True, 'C_drain_IO_L1_out_22_x1_U0': True, 'C_drain_IO_L1_out_23_x1_U0': True, 'C_drain_IO_L1_out_9_x1_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.59', '0.64', '0.46', '0.59', '0.04'] ['0.57', '0.64', '0.46', '0.59', '0.06']
CR_X0Y4_To_CR_X3Y7
['0.17', '0.00', '0.05', '0.04', '0.00'] ['0.17', '0.00', '0.05', '0.04', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.57', '0.64', '0.43', '0.51', '0.00'] ['0.57', '0.64', '0.43', '0.51', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.39', '0.47', '0.36', '0.39', '0.00'] ['0.38', '0.47', '0.36', '0.39', '0.02']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func C_drain_IO_L1_out_10_x1_U0 of kernel 1 = 23485
[INFO:     _3_dse_main_algorithm() ] Post: Longest func C_drain_IO_L1_out_20_x1_U0 of kernel 1 = 22998
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 101708, Resource: 0.4012345679012346
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 101708, Resource: 0.4012345679012346
[INFO:     _3_dse_main_algorithm() ] Longest func: [22998, {'BRAM': 2, 'DSP': 0, 'FF': 246, 'LUT': 413, 'URAM': 0}, 'C_drain_IO_L1_out_20_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['C_drain_IO_L1_out_20_x0_U0', 'C_drain_IO_L1_out_8_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [22529, 22529, 22852]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 22852
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 22998, Pruning Lat in lib: 23044
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 22462
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 22462 v.s. Second-longest latency: 22852
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 136, 'DSP': 680, 'FF': 110615, 'LUT': 71427, 'URAM': 9}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 246, 'LUT': 413, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 22462, 'BRAM': 0, 'DSP': 0, 'FF': 243, 'LUT': 449, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 134, 'DSP': 680, 'FF': 110612, 'LUT': 71463, 'URAM': 10}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 134, 'DSP': 680, 'FF': 110612, 'LUT': 71463, 'URAM': 10}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 246, 'LUT': 413, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 22462, 'BRAM': 0, 'DSP': 0, 'FF': 243, 'LUT': 449, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 132, 'DSP': 680, 'FF': 110609, 'LUT': 71499, 'URAM': 11}
[INFO:                  dse_step() ] all_fit: {'C_drain_IO_L1_out_20_x0_U0': True, 'C_drain_IO_L1_out_8_x0_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.57', '0.64', '0.46', '0.59', '0.06'] ['0.55', '0.64', '0.46', '0.59', '0.08']
CR_X0Y4_To_CR_X3Y7
['0.17', '0.00', '0.05', '0.04', '0.00'] ['0.17', '0.00', '0.05', '0.04', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.57', '0.64', '0.43', '0.51', '0.00'] ['0.57', '0.64', '0.43', '0.51', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.38', '0.47', '0.36', '0.39', '0.02'] ['0.38', '0.47', '0.36', '0.39', '0.02']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func C_drain_IO_L1_out_20_x0_U0 of kernel 0 = 22998
[INFO:     _3_dse_main_algorithm() ] Post: Longest func C_drain_IO_L3_out_x0_U0 of kernel 0 = 22529
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 101708, Resource: 0.4012345679012346
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 101708, Resource: 0.4012345679012346
[INFO:     _3_dse_main_algorithm() ] Longest func: [22998, {'BRAM': 2, 'DSP': 0, 'FF': 246, 'LUT': 413, 'URAM': 0}, 'C_drain_IO_L1_out_20_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['C_drain_IO_L1_out_20_x1_U0', 'C_drain_IO_L1_out_8_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [22529, 22529, 22852]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 22852
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 22462
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 22462 v.s. Second-longest latency: 22852
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 294, 'DSP': 720, 'FF': 152224, 'LUT': 81402, 'URAM': 3}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 246, 'LUT': 413, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 22462, 'BRAM': 0, 'DSP': 0, 'FF': 243, 'LUT': 449, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 292, 'DSP': 720, 'FF': 152221, 'LUT': 81438, 'URAM': 4}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 132, 'DSP': 680, 'FF': 110609, 'LUT': 71499, 'URAM': 11}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 246, 'LUT': 413, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 22462, 'BRAM': 0, 'DSP': 0, 'FF': 243, 'LUT': 449, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 130, 'DSP': 680, 'FF': 110606, 'LUT': 71535, 'URAM': 12}
[INFO:                  dse_step() ] all_fit: {'C_drain_IO_L1_out_20_x1_U0': True, 'C_drain_IO_L1_out_8_x1_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.55', '0.64', '0.46', '0.59', '0.08'] ['0.54', '0.64', '0.46', '0.59', '0.08']
CR_X0Y4_To_CR_X3Y7
['0.17', '0.00', '0.05', '0.04', '0.00'] ['0.17', '0.00', '0.05', '0.04', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.57', '0.64', '0.43', '0.51', '0.00'] ['0.57', '0.64', '0.43', '0.51', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.38', '0.47', '0.36', '0.39', '0.02'] ['0.38', '0.47', '0.36', '0.39', '0.03']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func C_drain_IO_L1_out_20_x1_U0 of kernel 1 = 22998
[INFO:     _3_dse_main_algorithm() ] Post: Longest func C_drain_IO_L3_out_x1_U0 of kernel 1 = 22529
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 101708, Resource: 0.4012345679012346
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 101708, Resource: 0.4012345679012346
[INFO:     _3_dse_main_algorithm() ] Longest func: [22852, {'BRAM': 132, 'DSP': 0, 'FF': 18290, 'LUT': 6745, 'URAM': 0}, 'grp_nondf_kernel_2mm_fu_114']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['grp_nondf_kernel_2mm_fu_114']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [22529, 22529]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 22529
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 22852, Pruning Lat in lib: 24900
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 22852, Pruning Lat in lib: 22852
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 22340
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 22340 v.s. Second-longest latency: 22529
[INFO:                  dse_step() ] !!! Area Overflow: {'BRAM': -499.20000000000005, 'DSP': -998.4000000000001, 'FF': -244922.0, 'LUT': -125618.0, 'URAM': 80.8}
[INFO:                  dse_step() ] Total area available in CR_X0Y4_To_CR_X3Y7 is {'BRAM': 768, 'DSP': 1536, 'FF': 418560, 'LUT': 209280, 'URAM': 128}
[INFO:                  dse_step() ] Old slot util: {'BRAM': 132, 'DSP': 0, 'FF': 19353, 'LUT': 7691, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 132, 'DSP': 0, 'FF': 18290, 'LUT': 6745, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [{'factor': 32, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_5'}, {'factor': 2, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_7'}, {'factor': 32, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_8'}], 'pipeline': [], 'array_partition': [{'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 0, 'factor': 0, 'dim': 1, 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 2, 'factor': 2, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 2, 'factor': 2, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}, {'type': 2, 'factor': 2, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 0, 'factor': 0, 'dim': 1, 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}]}, 'latency': 22340, 'BRAM': 0, 'DSP': 0, 'FF': 26079, 'LUT': 9468, 'URAM': 164}
[INFO:                  dse_step() ] Fit failure: {'grp_nondf_kernel_2mm_fu_114': False}
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.54', '0.64', '0.46', '0.59', '0.08'] ['0.54', '0.64', '0.46', '0.59', '0.08']
CR_X0Y4_To_CR_X3Y7
['0.17', '0.00', '0.05', '0.04', '0.00'] ['0.17', '0.00', '0.05', '0.04', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.57', '0.64', '0.43', '0.51', '0.00'] ['0.57', '0.64', '0.43', '0.51', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.38', '0.47', '0.36', '0.39', '0.03'] ['0.38', '0.47', '0.36', '0.39', '0.03']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 22852
[INFO:     _3_dse_main_algorithm() ] Post: Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 22852
[INFO:           defragmentation() ] Defragmentation for non-dataflow.
[INFO:           defragmentation() ] src_slot: ['CR_X0Y4_To_CR_X3Y7']
[INFO:           defragmentation() ] dst_slot: ['CR_X4Y0_To_CR_X7Y3', 'CR_X4Y4_To_CR_X7Y7', 'CR_X0Y0_To_CR_X3Y3']
[INFO:     _3_dse_main_algorithm() ] Look-ahead list: 
[(21316, 0.21354166666666666), (20548, 1.8125), (19816, 0.6179806957186544), (19524, 0.3020833333333333), (19192, 0.6175387041284404), (18820, 2.25), (17908, 1.5), (17833, 0.6086009174311927), (17796, 1.2135034403669724), (17768, 0.6178994648318042), (17740, 2.3258839831804283), (17144, 0.6174574732415902), (17131, 0.6116064602446483), (16884, 0.6570790328746178), (15892, 1.015625), (15785, 0.6085196865443425), (15208, 0.7890625), (15083, 0.6115252293577982), (14740, 2.25), (14576, 0.7890625), (14249, 0.796875), (13844, 0.6148556957186544), (13716, 1.7848886659021406), (13547, 0.796875), (13332, 1.28125), (13225, 0.6271096139143731), (13160, 0.6331183103975535), (12528, 0.6319285168195719), (12523, 0.6301151567278287), (12457, 1.328125), (12308, 0.6334623470948012), (11755, 1.328125), (11540, 1.8125), (11433, 0.6644017584097859), (10808, 1.1863364870030582), (10731, 0.6674073012232415), (10701, 1.1849818425076453), (10516, 0.670754491590214), (10172, 1.1833118310397555), (10077, 1.1845398509174312), (10014, 1.1890816131498472), (9817, 1.2219012805810399), (9706, 1.7758385894495412), (9390, 1.188639621559633), (9115, 1.2249068233944953), (9003, 1.7764430428134557), (8793, 1.2218988914373088), (8760, 1.1862552561162079), (8682, 1.775821865443425), (8653, 1.1848241590214068), (8124, 1.1832306001529052), (8091, 1.2249044342507645), (8029, 1.1843821674311927), (7979, 1.7764502102446482), (7966, 1.1889239296636085), (7876, 1.5), (7342, 1.1884819380733944), (6852, 1.2282349006116209)]
[INFO:     _3_dse_main_algorithm() ] Look-ahead
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 132, 'DSP': 0, 'FF': 19353, 'LUT': 7691, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 132, 'DSP': 0, 'FF': 18290, 'LUT': 6745, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [{'factor': 32, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_5'}, {'factor': 2, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_7'}, {'factor': 32, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_8'}], 'pipeline': [], 'array_partition': [{'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 0, 'factor': 0, 'dim': 1, 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 2, 'factor': 2, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 2, 'factor': 2, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}, {'type': 2, 'factor': 2, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 0, 'factor': 0, 'dim': 1, 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}]}, 'latency': 21316, 'BRAM': 164, 'DSP': 0, 'FF': 26078, 'LUT': 9464, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 164, 'DSP': 0, 'FF': 27141, 'LUT': 10410, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'grp_nondf_kernel_2mm_fu_114': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.54', '0.64', '0.46', '0.59', '0.08'] ['0.54', '0.64', '0.46', '0.59', '0.08']
CR_X0Y4_To_CR_X3Y7
['0.17', '0.00', '0.05', '0.04', '0.00'] ['0.21', '0.00', '0.06', '0.05', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.57', '0.64', '0.43', '0.51', '0.00'] ['0.57', '0.64', '0.43', '0.51', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.38', '0.47', '0.36', '0.39', '0.03'] ['0.38', '0.47', '0.36', '0.39', '0.03']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 22852
[INFO:     _3_dse_main_algorithm() ] Post: Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 21316
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 101708, Resource: 0.4012345679012346
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 100172, Resource: 0.4012345679012346
[INFO:     _3_dse_main_algorithm() ] Longest func: [22529, {'BRAM': 0, 'DSP': 0, 'FF': 491, 'LUT': 260, 'URAM': 0}, 'C_drain_IO_L3_out_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['C_drain_IO_L3_out_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [22462, 22462, 21316]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 22462
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 22529, Pruning Lat in lib: 22529
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 16388
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 16388 v.s. Second-longest latency: 22462
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 164, 'DSP': 0, 'FF': 27141, 'LUT': 10410, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 491, 'LUT': 260, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L3_out', 'loop_label': '/C_drain_IO_L3_out_loop_2'}], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'latency': 16388, 'BRAM': 0, 'DSP': 0, 'FF': 437, 'LUT': 274, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 164, 'DSP': 0, 'FF': 27087, 'LUT': 10424, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'C_drain_IO_L3_out_x0_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.54', '0.64', '0.46', '0.59', '0.08'] ['0.54', '0.64', '0.46', '0.59', '0.08']
CR_X0Y4_To_CR_X3Y7
['0.21', '0.00', '0.06', '0.05', '0.00'] ['0.21', '0.00', '0.06', '0.05', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.57', '0.64', '0.43', '0.51', '0.00'] ['0.57', '0.64', '0.43', '0.51', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.38', '0.47', '0.36', '0.39', '0.03'] ['0.38', '0.47', '0.36', '0.39', '0.03']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func C_drain_IO_L3_out_x0_U0 of kernel 0 = 22529
[INFO:     _3_dse_main_algorithm() ] Post: Longest func C_drain_IO_L1_out_10_x0_U0 of kernel 0 = 22462
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 100172, Resource: 0.4012345679012346
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 100172, Resource: 0.4012345679012346
[INFO:     _3_dse_main_algorithm() ] Longest func: [22529, {'BRAM': 0, 'DSP': 0, 'FF': 493, 'LUT': 249, 'URAM': 0}, 'C_drain_IO_L3_out_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['C_drain_IO_L3_out_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [22462, 22462, 21316]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 22462
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 16388
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 16388 v.s. Second-longest latency: 22462
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 30, 'DSP': 0, 'FF': 1908, 'LUT': 1834, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 493, 'LUT': 249, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L3_out', 'loop_label': '/C_drain_IO_L3_out_loop_2'}], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'latency': 16388, 'BRAM': 0, 'DSP': 0, 'FF': 437, 'LUT': 274, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 30, 'DSP': 0, 'FF': 1852, 'LUT': 1859, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'C_drain_IO_L3_out_x1_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.54', '0.64', '0.46', '0.59', '0.08'] ['0.54', '0.64', '0.46', '0.59', '0.08']
CR_X0Y4_To_CR_X3Y7
['0.21', '0.00', '0.06', '0.05', '0.00'] ['0.21', '0.00', '0.06', '0.05', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.57', '0.64', '0.43', '0.51', '0.00'] ['0.57', '0.64', '0.43', '0.51', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.38', '0.47', '0.36', '0.39', '0.03'] ['0.38', '0.47', '0.36', '0.39', '0.03']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func C_drain_IO_L3_out_x1_U0 of kernel 1 = 22529
[INFO:     _3_dse_main_algorithm() ] Post: Longest func C_drain_IO_L1_out_10_x1_U0 of kernel 1 = 22462
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 100172, Resource: 0.4012345679012346
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 100172, Resource: 0.4012345679012346
[INFO:     _3_dse_main_algorithm() ] Longest func: [22462, {'BRAM': 0, 'DSP': 0, 'FF': 243, 'LUT': 449, 'URAM': 1}, 'C_drain_IO_L1_out_10_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['C_drain_IO_L1_out_10_x0_U0', 'C_drain_IO_L1_out_11_x0_U0', 'C_drain_IO_L1_out_20_x0_U0', 'C_drain_IO_L1_out_21_x0_U0', 'C_drain_IO_L1_out_22_x0_U0', 'C_drain_IO_L1_out_23_x0_U0', 'C_drain_IO_L1_out_8_x0_U0', 'C_drain_IO_L1_out_9_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [21428, 21428, 21316]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 21428
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 22462, Pruning Lat in lib: 22462
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 22461
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 20484 v.s. Second-longest latency: 21428
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 130, 'DSP': 680, 'FF': 110606, 'LUT': 71535, 'URAM': 12}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 243, 'LUT': 449, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 20484, 'BRAM': 2, 'DSP': 0, 'FF': 502, 'LUT': 745, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 132, 'DSP': 680, 'FF': 110865, 'LUT': 71831, 'URAM': 11}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 132, 'DSP': 680, 'FF': 110865, 'LUT': 71831, 'URAM': 11}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 243, 'LUT': 449, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 20484, 'BRAM': 2, 'DSP': 0, 'FF': 502, 'LUT': 745, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 134, 'DSP': 680, 'FF': 111124, 'LUT': 72127, 'URAM': 10}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 134, 'DSP': 680, 'FF': 111124, 'LUT': 72127, 'URAM': 10}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 243, 'LUT': 449, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 20484, 'BRAM': 2, 'DSP': 0, 'FF': 502, 'LUT': 745, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 136, 'DSP': 680, 'FF': 111383, 'LUT': 72423, 'URAM': 9}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 136, 'DSP': 680, 'FF': 111383, 'LUT': 72423, 'URAM': 9}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 243, 'LUT': 449, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 20484, 'BRAM': 2, 'DSP': 0, 'FF': 502, 'LUT': 745, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 138, 'DSP': 680, 'FF': 111642, 'LUT': 72719, 'URAM': 8}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 138, 'DSP': 680, 'FF': 111642, 'LUT': 72719, 'URAM': 8}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 243, 'LUT': 449, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 20484, 'BRAM': 2, 'DSP': 0, 'FF': 502, 'LUT': 745, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 140, 'DSP': 680, 'FF': 111901, 'LUT': 73015, 'URAM': 7}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 140, 'DSP': 680, 'FF': 111901, 'LUT': 73015, 'URAM': 7}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 243, 'LUT': 449, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 20484, 'BRAM': 2, 'DSP': 0, 'FF': 502, 'LUT': 745, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 142, 'DSP': 680, 'FF': 112160, 'LUT': 73311, 'URAM': 6}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 142, 'DSP': 680, 'FF': 112160, 'LUT': 73311, 'URAM': 6}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 243, 'LUT': 449, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 20484, 'BRAM': 2, 'DSP': 0, 'FF': 502, 'LUT': 745, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 144, 'DSP': 680, 'FF': 112419, 'LUT': 73607, 'URAM': 5}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 144, 'DSP': 680, 'FF': 112419, 'LUT': 73607, 'URAM': 5}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 243, 'LUT': 449, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 20484, 'BRAM': 2, 'DSP': 0, 'FF': 502, 'LUT': 745, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 146, 'DSP': 680, 'FF': 112678, 'LUT': 73903, 'URAM': 4}
[INFO:                  dse_step() ] all_fit: {'C_drain_IO_L1_out_10_x0_U0': True, 'C_drain_IO_L1_out_11_x0_U0': True, 'C_drain_IO_L1_out_20_x0_U0': True, 'C_drain_IO_L1_out_21_x0_U0': True, 'C_drain_IO_L1_out_22_x0_U0': True, 'C_drain_IO_L1_out_23_x0_U0': True, 'C_drain_IO_L1_out_8_x0_U0': True, 'C_drain_IO_L1_out_9_x0_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.54', '0.64', '0.46', '0.59', '0.08'] ['0.61', '0.64', '0.47', '0.61', '0.03']
CR_X0Y4_To_CR_X3Y7
['0.21', '0.00', '0.06', '0.05', '0.00'] ['0.21', '0.00', '0.06', '0.05', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.57', '0.64', '0.43', '0.51', '0.00'] ['0.57', '0.64', '0.43', '0.51', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.38', '0.47', '0.36', '0.39', '0.03'] ['0.38', '0.47', '0.36', '0.39', '0.03']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func C_drain_IO_L1_out_10_x0_U0 of kernel 0 = 22462
[INFO:     _3_dse_main_algorithm() ] Post: Longest func C_drain_IO_L1_out_19_x0_U0 of kernel 0 = 21428
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 100172, Resource: 0.4012345679012346
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 100172, Resource: 0.4012345679012346
[INFO:     _3_dse_main_algorithm() ] Longest func: [22462, {'BRAM': 0, 'DSP': 0, 'FF': 243, 'LUT': 449, 'URAM': 1}, 'C_drain_IO_L1_out_10_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['C_drain_IO_L1_out_10_x1_U0', 'C_drain_IO_L1_out_11_x1_U0', 'C_drain_IO_L1_out_20_x1_U0', 'C_drain_IO_L1_out_21_x1_U0', 'C_drain_IO_L1_out_22_x1_U0', 'C_drain_IO_L1_out_23_x1_U0', 'C_drain_IO_L1_out_8_x1_U0', 'C_drain_IO_L1_out_9_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [21428, 21428, 21316]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 21428
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 22461
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 20484 v.s. Second-longest latency: 21428
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 146, 'DSP': 680, 'FF': 112678, 'LUT': 73903, 'URAM': 4}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 243, 'LUT': 449, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 20484, 'BRAM': 2, 'DSP': 0, 'FF': 502, 'LUT': 745, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 148, 'DSP': 680, 'FF': 112937, 'LUT': 74199, 'URAM': 3}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 148, 'DSP': 680, 'FF': 112937, 'LUT': 74199, 'URAM': 3}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 243, 'LUT': 449, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 20484, 'BRAM': 2, 'DSP': 0, 'FF': 502, 'LUT': 745, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 150, 'DSP': 680, 'FF': 113196, 'LUT': 74495, 'URAM': 2}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 292, 'DSP': 720, 'FF': 152221, 'LUT': 81438, 'URAM': 4}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 243, 'LUT': 449, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 20484, 'BRAM': 2, 'DSP': 0, 'FF': 502, 'LUT': 745, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 294, 'DSP': 720, 'FF': 152480, 'LUT': 81734, 'URAM': 3}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 294, 'DSP': 720, 'FF': 152480, 'LUT': 81734, 'URAM': 3}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 243, 'LUT': 449, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 20484, 'BRAM': 2, 'DSP': 0, 'FF': 502, 'LUT': 745, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 296, 'DSP': 720, 'FF': 152739, 'LUT': 82030, 'URAM': 2}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 296, 'DSP': 720, 'FF': 152739, 'LUT': 82030, 'URAM': 2}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 243, 'LUT': 449, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 20484, 'BRAM': 2, 'DSP': 0, 'FF': 502, 'LUT': 745, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 298, 'DSP': 720, 'FF': 152998, 'LUT': 82326, 'URAM': 1}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 298, 'DSP': 720, 'FF': 152998, 'LUT': 82326, 'URAM': 1}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 243, 'LUT': 449, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 20484, 'BRAM': 2, 'DSP': 0, 'FF': 502, 'LUT': 745, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 300, 'DSP': 720, 'FF': 153257, 'LUT': 82622, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 150, 'DSP': 680, 'FF': 113196, 'LUT': 74495, 'URAM': 2}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 243, 'LUT': 449, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 20484, 'BRAM': 2, 'DSP': 0, 'FF': 502, 'LUT': 745, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 152, 'DSP': 680, 'FF': 113455, 'LUT': 74791, 'URAM': 1}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 152, 'DSP': 680, 'FF': 113455, 'LUT': 74791, 'URAM': 1}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 243, 'LUT': 449, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 20484, 'BRAM': 2, 'DSP': 0, 'FF': 502, 'LUT': 745, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 154, 'DSP': 680, 'FF': 113714, 'LUT': 75087, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'C_drain_IO_L1_out_10_x1_U0': True, 'C_drain_IO_L1_out_11_x1_U0': True, 'C_drain_IO_L1_out_20_x1_U0': True, 'C_drain_IO_L1_out_21_x1_U0': True, 'C_drain_IO_L1_out_22_x1_U0': True, 'C_drain_IO_L1_out_23_x1_U0': True, 'C_drain_IO_L1_out_8_x1_U0': True, 'C_drain_IO_L1_out_9_x1_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.61', '0.64', '0.47', '0.61', '0.03'] ['0.64', '0.64', '0.47', '0.62', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.21', '0.00', '0.06', '0.05', '0.00'] ['0.21', '0.00', '0.06', '0.05', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.57', '0.64', '0.43', '0.51', '0.00'] ['0.57', '0.64', '0.43', '0.51', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.38', '0.47', '0.36', '0.39', '0.03'] ['0.39', '0.47', '0.37', '0.39', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func C_drain_IO_L1_out_10_x1_U0 of kernel 1 = 22462
[INFO:     _3_dse_main_algorithm() ] Post: Longest func C_drain_IO_L1_out_19_x1_U0 of kernel 1 = 21428
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 100172, Resource: 0.4012345679012346
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 100172, Resource: 0.4012345679012346
[INFO:     _3_dse_main_algorithm() ] Longest func: [21428, {'BRAM': 2, 'DSP': 0, 'FF': 246, 'LUT': 413, 'URAM': 0}, 'C_drain_IO_L1_out_19_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['C_drain_IO_L1_out_19_x0_U0', 'C_drain_IO_L1_out_7_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [20484, 20484, 21316]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 21316
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 21428, Pruning Lat in lib: 22461
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 21428, Pruning Lat in lib: 21508
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 21428, Pruning Lat in lib: 21439
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 21428, Pruning Lat in lib: 21438
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 20484
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 20484 v.s. Second-longest latency: 21316
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 154, 'DSP': 680, 'FF': 113714, 'LUT': 75087, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 246, 'LUT': 413, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 20484, 'BRAM': 2, 'DSP': 0, 'FF': 502, 'LUT': 745, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 154, 'DSP': 680, 'FF': 113970, 'LUT': 75419, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 154, 'DSP': 680, 'FF': 113970, 'LUT': 75419, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 246, 'LUT': 413, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 20484, 'BRAM': 2, 'DSP': 0, 'FF': 502, 'LUT': 745, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 154, 'DSP': 680, 'FF': 114226, 'LUT': 75751, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'C_drain_IO_L1_out_19_x0_U0': True, 'C_drain_IO_L1_out_7_x0_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.64', '0.64', '0.47', '0.62', '0.00'] ['0.64', '0.64', '0.47', '0.63', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.21', '0.00', '0.06', '0.05', '0.00'] ['0.21', '0.00', '0.06', '0.05', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.57', '0.64', '0.43', '0.51', '0.00'] ['0.57', '0.64', '0.43', '0.51', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.39', '0.47', '0.37', '0.39', '0.00'] ['0.39', '0.47', '0.37', '0.39', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func C_drain_IO_L1_out_19_x0_U0 of kernel 0 = 21428
[INFO:     _3_dse_main_algorithm() ] Post: Longest func C_drain_IO_L1_out_10_x0_U0 of kernel 0 = 20484
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 100172, Resource: 0.4012345679012346
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 100172, Resource: 0.4012345679012346
[INFO:     _3_dse_main_algorithm() ] Longest func: [21428, {'BRAM': 2, 'DSP': 0, 'FF': 246, 'LUT': 413, 'URAM': 0}, 'C_drain_IO_L1_out_19_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['C_drain_IO_L1_out_19_x1_U0', 'C_drain_IO_L1_out_7_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [20484, 20484, 21316]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 21316
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 20484
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 20484 v.s. Second-longest latency: 21316
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 300, 'DSP': 720, 'FF': 153257, 'LUT': 82622, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 246, 'LUT': 413, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 20484, 'BRAM': 2, 'DSP': 0, 'FF': 502, 'LUT': 745, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 300, 'DSP': 720, 'FF': 153513, 'LUT': 82954, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 154, 'DSP': 680, 'FF': 114226, 'LUT': 75751, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 246, 'LUT': 413, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 20484, 'BRAM': 2, 'DSP': 0, 'FF': 502, 'LUT': 745, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 154, 'DSP': 680, 'FF': 114482, 'LUT': 76083, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'C_drain_IO_L1_out_19_x1_U0': True, 'C_drain_IO_L1_out_7_x1_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.64', '0.64', '0.47', '0.63', '0.00'] ['0.64', '0.64', '0.48', '0.63', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.21', '0.00', '0.06', '0.05', '0.00'] ['0.21', '0.00', '0.06', '0.05', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.57', '0.64', '0.43', '0.51', '0.00'] ['0.57', '0.64', '0.43', '0.51', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.39', '0.47', '0.37', '0.39', '0.00'] ['0.39', '0.47', '0.37', '0.40', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func C_drain_IO_L1_out_19_x1_U0 of kernel 1 = 21428
[INFO:     _3_dse_main_algorithm() ] Post: Longest func C_drain_IO_L1_out_10_x1_U0 of kernel 1 = 20484
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 100172, Resource: 0.4012345679012346
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 100172, Resource: 0.4012345679012346
[INFO:     _3_dse_main_algorithm() ] Longest func: [21316, {'BRAM': 164, 'DSP': 0, 'FF': 26078, 'LUT': 9464, 'URAM': 0}, 'grp_nondf_kernel_2mm_fu_114']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['grp_nondf_kernel_2mm_fu_114']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [20484, 20484]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 20484
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 21316, Pruning Lat in lib: 22340
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 21316, Pruning Lat in lib: 21316
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 20548
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 19816 v.s. Second-longest latency: 20484
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 164, 'DSP': 0, 'FF': 27087, 'LUT': 10424, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 164, 'DSP': 0, 'FF': 26078, 'LUT': 9464, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [{'factor': 32, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_5'}], 'pipeline': [{'II': 52, 'off': 0, 'rewind': 0, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_6'}], 'array_partition': [{'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 0, 'factor': 0, 'dim': 1, 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}]}, 'latency': 19816, 'BRAM': 0, 'DSP': 0, 'FF': 258662, 'LUT': 98463, 'URAM': 68}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 0, 'DSP': 0, 'FF': 259671, 'LUT': 99423, 'URAM': 68}
[INFO:                  dse_step() ] all_fit: {'grp_nondf_kernel_2mm_fu_114': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.64', '0.64', '0.48', '0.63', '0.00'] ['0.64', '0.64', '0.48', '0.63', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.21', '0.00', '0.06', '0.05', '0.00'] ['0.00', '0.00', '0.62', '0.48', '0.53']
CR_X4Y4_To_CR_X7Y7
['0.57', '0.64', '0.43', '0.51', '0.00'] ['0.57', '0.64', '0.43', '0.51', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.39', '0.47', '0.37', '0.40', '0.00'] ['0.39', '0.47', '0.37', '0.40', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 21316
[INFO:     _3_dse_main_algorithm() ] Post: Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 19816
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 100172, Resource: 0.4012345679012346
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 98672, Resource: 0.47916515041242114
[INFO:     _3_dse_main_algorithm() ] Longest func: [20484, {'BRAM': 2, 'DSP': 0, 'FF': 502, 'LUT': 745, 'URAM': 0}, 'C_drain_IO_L1_out_10_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['C_drain_IO_L1_out_10_x0_U0', 'C_drain_IO_L1_out_11_x0_U0', 'C_drain_IO_L1_out_19_x0_U0', 'C_drain_IO_L1_out_20_x0_U0', 'C_drain_IO_L1_out_21_x0_U0', 'C_drain_IO_L1_out_22_x0_U0', 'C_drain_IO_L1_out_23_x0_U0', 'C_drain_IO_L1_out_7_x0_U0', 'C_drain_IO_L1_out_8_x0_U0', 'C_drain_IO_L1_out_9_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [19858, 19858, 19816]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 19858
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 20484, Pruning Lat in lib: 20484
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 19588
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 19588 v.s. Second-longest latency: 19858
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 154, 'DSP': 680, 'FF': 114482, 'LUT': 76083, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 502, 'LUT': 745, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 19588, 'BRAM': 2, 'DSP': 0, 'FF': 384, 'LUT': 707, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 154, 'DSP': 680, 'FF': 114364, 'LUT': 76045, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 154, 'DSP': 680, 'FF': 114364, 'LUT': 76045, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 502, 'LUT': 745, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 19588, 'BRAM': 2, 'DSP': 0, 'FF': 384, 'LUT': 707, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 154, 'DSP': 680, 'FF': 114246, 'LUT': 76007, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 154, 'DSP': 680, 'FF': 114246, 'LUT': 76007, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 502, 'LUT': 745, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 19588, 'BRAM': 2, 'DSP': 0, 'FF': 384, 'LUT': 707, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 154, 'DSP': 680, 'FF': 114128, 'LUT': 75969, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 154, 'DSP': 680, 'FF': 114128, 'LUT': 75969, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 502, 'LUT': 745, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 19588, 'BRAM': 2, 'DSP': 0, 'FF': 384, 'LUT': 707, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 154, 'DSP': 680, 'FF': 114010, 'LUT': 75931, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 154, 'DSP': 680, 'FF': 114010, 'LUT': 75931, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 502, 'LUT': 745, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 19588, 'BRAM': 2, 'DSP': 0, 'FF': 384, 'LUT': 707, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 154, 'DSP': 680, 'FF': 113892, 'LUT': 75893, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 154, 'DSP': 680, 'FF': 113892, 'LUT': 75893, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 502, 'LUT': 745, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 19588, 'BRAM': 2, 'DSP': 0, 'FF': 384, 'LUT': 707, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 154, 'DSP': 680, 'FF': 113774, 'LUT': 75855, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 154, 'DSP': 680, 'FF': 113774, 'LUT': 75855, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 502, 'LUT': 745, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 19588, 'BRAM': 2, 'DSP': 0, 'FF': 384, 'LUT': 707, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 154, 'DSP': 680, 'FF': 113656, 'LUT': 75817, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 154, 'DSP': 680, 'FF': 113656, 'LUT': 75817, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 502, 'LUT': 745, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 19588, 'BRAM': 2, 'DSP': 0, 'FF': 384, 'LUT': 707, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 154, 'DSP': 680, 'FF': 113538, 'LUT': 75779, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 154, 'DSP': 680, 'FF': 113538, 'LUT': 75779, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 502, 'LUT': 745, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 19588, 'BRAM': 2, 'DSP': 0, 'FF': 384, 'LUT': 707, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 154, 'DSP': 680, 'FF': 113420, 'LUT': 75741, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 154, 'DSP': 680, 'FF': 113420, 'LUT': 75741, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 502, 'LUT': 745, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 19588, 'BRAM': 2, 'DSP': 0, 'FF': 384, 'LUT': 707, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 154, 'DSP': 680, 'FF': 113302, 'LUT': 75703, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'C_drain_IO_L1_out_10_x0_U0': True, 'C_drain_IO_L1_out_11_x0_U0': True, 'C_drain_IO_L1_out_19_x0_U0': True, 'C_drain_IO_L1_out_20_x0_U0': True, 'C_drain_IO_L1_out_21_x0_U0': True, 'C_drain_IO_L1_out_22_x0_U0': True, 'C_drain_IO_L1_out_23_x0_U0': True, 'C_drain_IO_L1_out_7_x0_U0': True, 'C_drain_IO_L1_out_8_x0_U0': True, 'C_drain_IO_L1_out_9_x0_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.64', '0.64', '0.48', '0.63', '0.00'] ['0.64', '0.64', '0.47', '0.63', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.00', '0.00', '0.62', '0.48', '0.53'] ['0.00', '0.00', '0.62', '0.48', '0.53']
CR_X4Y4_To_CR_X7Y7
['0.57', '0.64', '0.43', '0.51', '0.00'] ['0.57', '0.64', '0.43', '0.51', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.39', '0.47', '0.37', '0.40', '0.00'] ['0.39', '0.47', '0.37', '0.40', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func C_drain_IO_L1_out_10_x0_U0 of kernel 0 = 20484
[INFO:     _3_dse_main_algorithm() ] Post: Longest func C_drain_IO_L1_out_18_x0_U0 of kernel 0 = 19858
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 98672, Resource: 0.47916515041242114
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 98672, Resource: 0.4785889737991266
[INFO:     _3_dse_main_algorithm() ] Longest func: [20484, {'BRAM': 2, 'DSP': 0, 'FF': 502, 'LUT': 745, 'URAM': 0}, 'C_drain_IO_L1_out_10_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['C_drain_IO_L1_out_10_x1_U0', 'C_drain_IO_L1_out_11_x1_U0', 'C_drain_IO_L1_out_19_x1_U0', 'C_drain_IO_L1_out_20_x1_U0', 'C_drain_IO_L1_out_21_x1_U0', 'C_drain_IO_L1_out_22_x1_U0', 'C_drain_IO_L1_out_23_x1_U0', 'C_drain_IO_L1_out_7_x1_U0', 'C_drain_IO_L1_out_8_x1_U0', 'C_drain_IO_L1_out_9_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [19858, 19858, 19816]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 19858
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 19588
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 19588 v.s. Second-longest latency: 19858
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 154, 'DSP': 680, 'FF': 113302, 'LUT': 75703, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 502, 'LUT': 745, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 19588, 'BRAM': 2, 'DSP': 0, 'FF': 384, 'LUT': 707, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 154, 'DSP': 680, 'FF': 113184, 'LUT': 75665, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 154, 'DSP': 680, 'FF': 113184, 'LUT': 75665, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 502, 'LUT': 745, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 19588, 'BRAM': 2, 'DSP': 0, 'FF': 384, 'LUT': 707, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 154, 'DSP': 680, 'FF': 113066, 'LUT': 75627, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 300, 'DSP': 720, 'FF': 153513, 'LUT': 82954, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 502, 'LUT': 745, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 19588, 'BRAM': 2, 'DSP': 0, 'FF': 384, 'LUT': 707, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 300, 'DSP': 720, 'FF': 153395, 'LUT': 82916, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 300, 'DSP': 720, 'FF': 153395, 'LUT': 82916, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 502, 'LUT': 745, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 19588, 'BRAM': 2, 'DSP': 0, 'FF': 384, 'LUT': 707, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 300, 'DSP': 720, 'FF': 153277, 'LUT': 82878, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 300, 'DSP': 720, 'FF': 153277, 'LUT': 82878, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 502, 'LUT': 745, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 19588, 'BRAM': 2, 'DSP': 0, 'FF': 384, 'LUT': 707, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 300, 'DSP': 720, 'FF': 153159, 'LUT': 82840, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 300, 'DSP': 720, 'FF': 153159, 'LUT': 82840, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 502, 'LUT': 745, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 19588, 'BRAM': 2, 'DSP': 0, 'FF': 384, 'LUT': 707, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 300, 'DSP': 720, 'FF': 153041, 'LUT': 82802, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 300, 'DSP': 720, 'FF': 153041, 'LUT': 82802, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 502, 'LUT': 745, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 19588, 'BRAM': 2, 'DSP': 0, 'FF': 384, 'LUT': 707, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 300, 'DSP': 720, 'FF': 152923, 'LUT': 82764, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 154, 'DSP': 680, 'FF': 113066, 'LUT': 75627, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 502, 'LUT': 745, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 19588, 'BRAM': 2, 'DSP': 0, 'FF': 384, 'LUT': 707, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 154, 'DSP': 680, 'FF': 112948, 'LUT': 75589, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 154, 'DSP': 680, 'FF': 112948, 'LUT': 75589, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 502, 'LUT': 745, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 19588, 'BRAM': 2, 'DSP': 0, 'FF': 384, 'LUT': 707, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 154, 'DSP': 680, 'FF': 112830, 'LUT': 75551, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 154, 'DSP': 680, 'FF': 112830, 'LUT': 75551, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 502, 'LUT': 745, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 19588, 'BRAM': 2, 'DSP': 0, 'FF': 384, 'LUT': 707, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 154, 'DSP': 680, 'FF': 112712, 'LUT': 75513, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'C_drain_IO_L1_out_10_x1_U0': True, 'C_drain_IO_L1_out_11_x1_U0': True, 'C_drain_IO_L1_out_19_x1_U0': True, 'C_drain_IO_L1_out_20_x1_U0': True, 'C_drain_IO_L1_out_21_x1_U0': True, 'C_drain_IO_L1_out_22_x1_U0': True, 'C_drain_IO_L1_out_23_x1_U0': True, 'C_drain_IO_L1_out_7_x1_U0': True, 'C_drain_IO_L1_out_8_x1_U0': True, 'C_drain_IO_L1_out_9_x1_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.64', '0.64', '0.47', '0.63', '0.00'] ['0.64', '0.64', '0.47', '0.63', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.00', '0.00', '0.62', '0.48', '0.53'] ['0.00', '0.00', '0.62', '0.48', '0.53']
CR_X4Y4_To_CR_X7Y7
['0.57', '0.64', '0.43', '0.51', '0.00'] ['0.57', '0.64', '0.43', '0.51', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.39', '0.47', '0.37', '0.40', '0.00'] ['0.39', '0.47', '0.37', '0.40', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func C_drain_IO_L1_out_10_x1_U0 of kernel 1 = 20484
[INFO:     _3_dse_main_algorithm() ] Post: Longest func C_drain_IO_L1_out_18_x1_U0 of kernel 1 = 19858
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 98672, Resource: 0.4785889737991266
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 98672, Resource: 0.4780127971858321
[INFO:     _3_dse_main_algorithm() ] Longest func: [19858, {'BRAM': 2, 'DSP': 0, 'FF': 246, 'LUT': 413, 'URAM': 0}, 'C_drain_IO_L1_out_18_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['C_drain_IO_L1_out_18_x0_U0', 'C_drain_IO_L1_out_6_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [19588, 19588, 19816]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 19816
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 19588
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 19588 v.s. Second-longest latency: 19816
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 154, 'DSP': 680, 'FF': 112712, 'LUT': 75513, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 246, 'LUT': 413, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 19588, 'BRAM': 2, 'DSP': 0, 'FF': 384, 'LUT': 707, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 154, 'DSP': 680, 'FF': 112850, 'LUT': 75807, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 154, 'DSP': 680, 'FF': 112850, 'LUT': 75807, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 246, 'LUT': 413, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 19588, 'BRAM': 2, 'DSP': 0, 'FF': 384, 'LUT': 707, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 154, 'DSP': 680, 'FF': 112988, 'LUT': 76101, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'C_drain_IO_L1_out_18_x0_U0': True, 'C_drain_IO_L1_out_6_x0_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.64', '0.64', '0.47', '0.63', '0.00'] ['0.64', '0.64', '0.47', '0.63', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.00', '0.00', '0.62', '0.48', '0.53'] ['0.00', '0.00', '0.62', '0.48', '0.53']
CR_X4Y4_To_CR_X7Y7
['0.57', '0.64', '0.43', '0.51', '0.00'] ['0.57', '0.64', '0.43', '0.51', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.39', '0.47', '0.37', '0.40', '0.00'] ['0.39', '0.47', '0.37', '0.40', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func C_drain_IO_L1_out_18_x0_U0 of kernel 0 = 19858
[INFO:     _3_dse_main_algorithm() ] Post: Longest func C_drain_IO_L1_out_10_x0_U0 of kernel 0 = 19588
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 98672, Resource: 0.4780127971858321
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 98672, Resource: 0.4789043546821931
[INFO:     _3_dse_main_algorithm() ] Longest func: [19858, {'BRAM': 2, 'DSP': 0, 'FF': 246, 'LUT': 413, 'URAM': 0}, 'C_drain_IO_L1_out_18_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['C_drain_IO_L1_out_18_x1_U0', 'C_drain_IO_L1_out_6_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [19588, 19588, 19816]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 19816
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 19588
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 19588 v.s. Second-longest latency: 19816
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 300, 'DSP': 720, 'FF': 152923, 'LUT': 82764, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 246, 'LUT': 413, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 19588, 'BRAM': 2, 'DSP': 0, 'FF': 384, 'LUT': 707, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 300, 'DSP': 720, 'FF': 153061, 'LUT': 83058, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 154, 'DSP': 680, 'FF': 112988, 'LUT': 76101, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 246, 'LUT': 413, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 19588, 'BRAM': 2, 'DSP': 0, 'FF': 384, 'LUT': 707, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 154, 'DSP': 680, 'FF': 113126, 'LUT': 76395, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'C_drain_IO_L1_out_18_x1_U0': True, 'C_drain_IO_L1_out_6_x1_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.64', '0.64', '0.47', '0.63', '0.00'] ['0.64', '0.64', '0.47', '0.63', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.00', '0.00', '0.62', '0.48', '0.53'] ['0.00', '0.00', '0.62', '0.48', '0.53']
CR_X4Y4_To_CR_X7Y7
['0.57', '0.64', '0.43', '0.51', '0.00'] ['0.57', '0.64', '0.43', '0.51', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.39', '0.47', '0.37', '0.40', '0.00'] ['0.39', '0.47', '0.37', '0.40', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func C_drain_IO_L1_out_18_x1_U0 of kernel 1 = 19858
[INFO:     _3_dse_main_algorithm() ] Post: Longest func C_drain_IO_L1_out_10_x1_U0 of kernel 1 = 19588
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 98672, Resource: 0.4789043546821931
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 98672, Resource: 0.4797959121785541
[INFO:     _3_dse_main_algorithm() ] Longest func: [19816, {'BRAM': 0, 'DSP': 0, 'FF': 258662, 'LUT': 98463, 'URAM': 68}, 'grp_nondf_kernel_2mm_fu_114']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['grp_nondf_kernel_2mm_fu_114']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [19588, 19588]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 19588
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 19816, Pruning Lat in lib: 20548
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 19816, Pruning Lat in lib: 19816
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 19524
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 19524 v.s. Second-longest latency: 19588
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 0, 'DSP': 0, 'FF': 259671, 'LUT': 99423, 'URAM': 68}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 258662, 'LUT': 98463, 'URAM': 68}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [{'factor': 32, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_5'}, {'factor': 4, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_7'}, {'factor': 32, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_8'}], 'pipeline': [], 'array_partition': [{'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 0, 'factor': 0, 'dim': 1, 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 2, 'factor': 4, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 2, 'factor': 4, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}, {'type': 2, 'factor': 4, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 0, 'factor': 0, 'dim': 1, 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}]}, 'latency': 19524, 'BRAM': 232, 'DSP': 0, 'FF': 41687, 'LUT': 14874, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 232, 'DSP': 0, 'FF': 42696, 'LUT': 15834, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'grp_nondf_kernel_2mm_fu_114': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.64', '0.64', '0.47', '0.63', '0.00'] ['0.64', '0.64', '0.47', '0.63', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.00', '0.00', '0.62', '0.48', '0.53'] ['0.30', '0.00', '0.10', '0.08', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.57', '0.64', '0.43', '0.51', '0.00'] ['0.57', '0.64', '0.43', '0.51', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.39', '0.47', '0.37', '0.40', '0.00'] ['0.39', '0.47', '0.37', '0.40', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 19816
[INFO:     _3_dse_main_algorithm() ] Post: Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 19524
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 98672, Resource: 0.4797959121785541
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 98380, Resource: 0.4012345679012346
[INFO:     _3_dse_main_algorithm() ] Longest func: [19588, {'BRAM': 2, 'DSP': 0, 'FF': 384, 'LUT': 707, 'URAM': 0}, 'C_drain_IO_L1_out_10_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['C_drain_IO_L1_out_10_x0_U0', 'C_drain_IO_L1_out_11_x0_U0', 'C_drain_IO_L1_out_18_x0_U0', 'C_drain_IO_L1_out_19_x0_U0', 'C_drain_IO_L1_out_20_x0_U0', 'C_drain_IO_L1_out_21_x0_U0', 'C_drain_IO_L1_out_22_x0_U0', 'C_drain_IO_L1_out_23_x0_U0', 'C_drain_IO_L1_out_6_x0_U0', 'C_drain_IO_L1_out_7_x0_U0', 'C_drain_IO_L1_out_8_x0_U0', 'C_drain_IO_L1_out_9_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [18288, 18288, 19524]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 19524
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 19588, Pruning Lat in lib: 19588
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 15366
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 15366 v.s. Second-longest latency: 19524
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 154, 'DSP': 680, 'FF': 113126, 'LUT': 76395, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 384, 'LUT': 707, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 15366, 'BRAM': 0, 'DSP': 0, 'FF': 315, 'LUT': 659, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 152, 'DSP': 680, 'FF': 113057, 'LUT': 76347, 'URAM': 1}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 152, 'DSP': 680, 'FF': 113057, 'LUT': 76347, 'URAM': 1}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 384, 'LUT': 707, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 15366, 'BRAM': 0, 'DSP': 0, 'FF': 315, 'LUT': 659, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 150, 'DSP': 680, 'FF': 112988, 'LUT': 76299, 'URAM': 2}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 150, 'DSP': 680, 'FF': 112988, 'LUT': 76299, 'URAM': 2}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 384, 'LUT': 707, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 15366, 'BRAM': 0, 'DSP': 0, 'FF': 315, 'LUT': 659, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 148, 'DSP': 680, 'FF': 112919, 'LUT': 76251, 'URAM': 3}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 148, 'DSP': 680, 'FF': 112919, 'LUT': 76251, 'URAM': 3}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 384, 'LUT': 707, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 15366, 'BRAM': 0, 'DSP': 0, 'FF': 315, 'LUT': 659, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 146, 'DSP': 680, 'FF': 112850, 'LUT': 76203, 'URAM': 4}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 146, 'DSP': 680, 'FF': 112850, 'LUT': 76203, 'URAM': 4}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 384, 'LUT': 707, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 15366, 'BRAM': 0, 'DSP': 0, 'FF': 315, 'LUT': 659, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 144, 'DSP': 680, 'FF': 112781, 'LUT': 76155, 'URAM': 5}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 144, 'DSP': 680, 'FF': 112781, 'LUT': 76155, 'URAM': 5}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 384, 'LUT': 707, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 15366, 'BRAM': 0, 'DSP': 0, 'FF': 315, 'LUT': 659, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 142, 'DSP': 680, 'FF': 112712, 'LUT': 76107, 'URAM': 6}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 142, 'DSP': 680, 'FF': 112712, 'LUT': 76107, 'URAM': 6}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 384, 'LUT': 707, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 15366, 'BRAM': 0, 'DSP': 0, 'FF': 315, 'LUT': 659, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 140, 'DSP': 680, 'FF': 112643, 'LUT': 76059, 'URAM': 7}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 140, 'DSP': 680, 'FF': 112643, 'LUT': 76059, 'URAM': 7}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 384, 'LUT': 707, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 15366, 'BRAM': 0, 'DSP': 0, 'FF': 315, 'LUT': 659, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 138, 'DSP': 680, 'FF': 112574, 'LUT': 76011, 'URAM': 8}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 138, 'DSP': 680, 'FF': 112574, 'LUT': 76011, 'URAM': 8}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 384, 'LUT': 707, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 15366, 'BRAM': 0, 'DSP': 0, 'FF': 315, 'LUT': 659, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 136, 'DSP': 680, 'FF': 112505, 'LUT': 75963, 'URAM': 9}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 136, 'DSP': 680, 'FF': 112505, 'LUT': 75963, 'URAM': 9}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 384, 'LUT': 707, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 15366, 'BRAM': 0, 'DSP': 0, 'FF': 315, 'LUT': 659, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 134, 'DSP': 680, 'FF': 112436, 'LUT': 75915, 'URAM': 10}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 134, 'DSP': 680, 'FF': 112436, 'LUT': 75915, 'URAM': 10}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 384, 'LUT': 707, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 15366, 'BRAM': 0, 'DSP': 0, 'FF': 315, 'LUT': 659, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 132, 'DSP': 680, 'FF': 112367, 'LUT': 75867, 'URAM': 11}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 132, 'DSP': 680, 'FF': 112367, 'LUT': 75867, 'URAM': 11}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 384, 'LUT': 707, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 15366, 'BRAM': 0, 'DSP': 0, 'FF': 315, 'LUT': 659, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 130, 'DSP': 680, 'FF': 112298, 'LUT': 75819, 'URAM': 12}
[INFO:                  dse_step() ] all_fit: {'C_drain_IO_L1_out_10_x0_U0': True, 'C_drain_IO_L1_out_11_x0_U0': True, 'C_drain_IO_L1_out_18_x0_U0': True, 'C_drain_IO_L1_out_19_x0_U0': True, 'C_drain_IO_L1_out_20_x0_U0': True, 'C_drain_IO_L1_out_21_x0_U0': True, 'C_drain_IO_L1_out_22_x0_U0': True, 'C_drain_IO_L1_out_23_x0_U0': True, 'C_drain_IO_L1_out_6_x0_U0': True, 'C_drain_IO_L1_out_7_x0_U0': True, 'C_drain_IO_L1_out_8_x0_U0': True, 'C_drain_IO_L1_out_9_x0_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.64', '0.64', '0.47', '0.63', '0.00'] ['0.54', '0.64', '0.47', '0.63', '0.08']
CR_X0Y4_To_CR_X3Y7
['0.30', '0.00', '0.10', '0.08', '0.00'] ['0.30', '0.00', '0.10', '0.08', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.57', '0.64', '0.43', '0.51', '0.00'] ['0.57', '0.64', '0.43', '0.51', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.39', '0.47', '0.37', '0.40', '0.00'] ['0.39', '0.47', '0.37', '0.40', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func C_drain_IO_L1_out_10_x0_U0 of kernel 0 = 19588
[INFO:     _3_dse_main_algorithm() ] Post: Longest func C_drain_IO_L1_out_17_x0_U0 of kernel 0 = 18288
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 98380, Resource: 0.4012345679012346
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 98380, Resource: 0.4012345679012346
[INFO:     _3_dse_main_algorithm() ] Longest func: [19588, {'BRAM': 2, 'DSP': 0, 'FF': 384, 'LUT': 707, 'URAM': 0}, 'C_drain_IO_L1_out_10_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['C_drain_IO_L1_out_10_x1_U0', 'C_drain_IO_L1_out_11_x1_U0', 'C_drain_IO_L1_out_18_x1_U0', 'C_drain_IO_L1_out_19_x1_U0', 'C_drain_IO_L1_out_20_x1_U0', 'C_drain_IO_L1_out_21_x1_U0', 'C_drain_IO_L1_out_22_x1_U0', 'C_drain_IO_L1_out_23_x1_U0', 'C_drain_IO_L1_out_6_x1_U0', 'C_drain_IO_L1_out_7_x1_U0', 'C_drain_IO_L1_out_8_x1_U0', 'C_drain_IO_L1_out_9_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [18288, 18288, 19524]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 19524
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 15366
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 15366 v.s. Second-longest latency: 19524
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 130, 'DSP': 680, 'FF': 112298, 'LUT': 75819, 'URAM': 12}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 384, 'LUT': 707, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 15366, 'BRAM': 0, 'DSP': 0, 'FF': 315, 'LUT': 659, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 128, 'DSP': 680, 'FF': 112229, 'LUT': 75771, 'URAM': 13}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 128, 'DSP': 680, 'FF': 112229, 'LUT': 75771, 'URAM': 13}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 384, 'LUT': 707, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 15366, 'BRAM': 0, 'DSP': 0, 'FF': 315, 'LUT': 659, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 126, 'DSP': 680, 'FF': 112160, 'LUT': 75723, 'URAM': 14}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 300, 'DSP': 720, 'FF': 153061, 'LUT': 83058, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 384, 'LUT': 707, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 15366, 'BRAM': 0, 'DSP': 0, 'FF': 315, 'LUT': 659, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 298, 'DSP': 720, 'FF': 152992, 'LUT': 83010, 'URAM': 1}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 298, 'DSP': 720, 'FF': 152992, 'LUT': 83010, 'URAM': 1}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 384, 'LUT': 707, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 15366, 'BRAM': 0, 'DSP': 0, 'FF': 315, 'LUT': 659, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 296, 'DSP': 720, 'FF': 152923, 'LUT': 82962, 'URAM': 2}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 296, 'DSP': 720, 'FF': 152923, 'LUT': 82962, 'URAM': 2}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 384, 'LUT': 707, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 15366, 'BRAM': 0, 'DSP': 0, 'FF': 315, 'LUT': 659, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 294, 'DSP': 720, 'FF': 152854, 'LUT': 82914, 'URAM': 3}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 294, 'DSP': 720, 'FF': 152854, 'LUT': 82914, 'URAM': 3}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 384, 'LUT': 707, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 15366, 'BRAM': 0, 'DSP': 0, 'FF': 315, 'LUT': 659, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 292, 'DSP': 720, 'FF': 152785, 'LUT': 82866, 'URAM': 4}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 292, 'DSP': 720, 'FF': 152785, 'LUT': 82866, 'URAM': 4}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 384, 'LUT': 707, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 15366, 'BRAM': 0, 'DSP': 0, 'FF': 315, 'LUT': 659, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 290, 'DSP': 720, 'FF': 152716, 'LUT': 82818, 'URAM': 5}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 290, 'DSP': 720, 'FF': 152716, 'LUT': 82818, 'URAM': 5}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 384, 'LUT': 707, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 15366, 'BRAM': 0, 'DSP': 0, 'FF': 315, 'LUT': 659, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 288, 'DSP': 720, 'FF': 152647, 'LUT': 82770, 'URAM': 6}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 126, 'DSP': 680, 'FF': 112160, 'LUT': 75723, 'URAM': 14}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 384, 'LUT': 707, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 15366, 'BRAM': 0, 'DSP': 0, 'FF': 315, 'LUT': 659, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 124, 'DSP': 680, 'FF': 112091, 'LUT': 75675, 'URAM': 15}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 124, 'DSP': 680, 'FF': 112091, 'LUT': 75675, 'URAM': 15}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 384, 'LUT': 707, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 15366, 'BRAM': 0, 'DSP': 0, 'FF': 315, 'LUT': 659, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 122, 'DSP': 680, 'FF': 112022, 'LUT': 75627, 'URAM': 16}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 122, 'DSP': 680, 'FF': 112022, 'LUT': 75627, 'URAM': 16}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 384, 'LUT': 707, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 15366, 'BRAM': 0, 'DSP': 0, 'FF': 315, 'LUT': 659, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 120, 'DSP': 680, 'FF': 111953, 'LUT': 75579, 'URAM': 17}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 120, 'DSP': 680, 'FF': 111953, 'LUT': 75579, 'URAM': 17}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 384, 'LUT': 707, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 15366, 'BRAM': 0, 'DSP': 0, 'FF': 315, 'LUT': 659, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 118, 'DSP': 680, 'FF': 111884, 'LUT': 75531, 'URAM': 18}
[INFO:                  dse_step() ] all_fit: {'C_drain_IO_L1_out_10_x1_U0': True, 'C_drain_IO_L1_out_11_x1_U0': True, 'C_drain_IO_L1_out_18_x1_U0': True, 'C_drain_IO_L1_out_19_x1_U0': True, 'C_drain_IO_L1_out_20_x1_U0': True, 'C_drain_IO_L1_out_21_x1_U0': True, 'C_drain_IO_L1_out_22_x1_U0': True, 'C_drain_IO_L1_out_23_x1_U0': True, 'C_drain_IO_L1_out_6_x1_U0': True, 'C_drain_IO_L1_out_7_x1_U0': True, 'C_drain_IO_L1_out_8_x1_U0': True, 'C_drain_IO_L1_out_9_x1_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.54', '0.64', '0.47', '0.63', '0.08'] ['0.49', '0.64', '0.46', '0.63', '0.12']
CR_X0Y4_To_CR_X3Y7
['0.30', '0.00', '0.10', '0.08', '0.00'] ['0.30', '0.00', '0.10', '0.08', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.57', '0.64', '0.43', '0.51', '0.00'] ['0.57', '0.64', '0.43', '0.51', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.39', '0.47', '0.37', '0.40', '0.00'] ['0.38', '0.47', '0.36', '0.40', '0.05']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func C_drain_IO_L1_out_10_x1_U0 of kernel 1 = 19588
[INFO:     _3_dse_main_algorithm() ] Post: Longest func C_drain_IO_L1_out_17_x1_U0 of kernel 1 = 18288
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 98380, Resource: 0.4012345679012346
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 98380, Resource: 0.4012345679012346
[INFO:     _3_dse_main_algorithm() ] Longest func: [19524, {'BRAM': 232, 'DSP': 0, 'FF': 41687, 'LUT': 14874, 'URAM': 0}, 'grp_nondf_kernel_2mm_fu_114']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['grp_nondf_kernel_2mm_fu_114']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [18288, 18288]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 18288
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 19524, Pruning Lat in lib: 19524
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 19192
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 17908 v.s. Second-longest latency: 18288
[INFO:                  dse_step() ] !!! Area Overflow: {'BRAM': -499.20000000000005, 'DSP': -998.4000000000001, 'FF': 3973.0, 'LUT': -38783.0, 'URAM': 108.8}
[INFO:                  dse_step() ] Total area available in CR_X0Y4_To_CR_X3Y7 is {'BRAM': 768, 'DSP': 1536, 'FF': 418560, 'LUT': 209280, 'URAM': 128}
[INFO:                  dse_step() ] Old slot util: {'BRAM': 232, 'DSP': 0, 'FF': 42696, 'LUT': 15834, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 232, 'DSP': 0, 'FF': 41687, 'LUT': 14874, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [{'factor': 32, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_5'}, {'factor': 32, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_7'}, {'factor': 32, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_8'}], 'pipeline': [], 'array_partition': [{'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 0, 'factor': 0, 'dim': 1, 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}, {'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 0, 'factor': 0, 'dim': 1, 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}]}, 'latency': 17908, 'BRAM': 0, 'DSP': 0, 'FF': 275028, 'LUT': 96289, 'URAM': 192}
[INFO:                  dse_step() ] Fit failure: {'grp_nondf_kernel_2mm_fu_114': False}
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.49', '0.64', '0.46', '0.63', '0.12'] ['0.49', '0.64', '0.46', '0.63', '0.12']
CR_X0Y4_To_CR_X3Y7
['0.30', '0.00', '0.10', '0.08', '0.00'] ['0.30', '0.00', '0.10', '0.08', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.57', '0.64', '0.43', '0.51', '0.00'] ['0.57', '0.64', '0.43', '0.51', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.38', '0.47', '0.36', '0.40', '0.05'] ['0.38', '0.47', '0.36', '0.40', '0.05']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 19524
[INFO:     _3_dse_main_algorithm() ] Post: Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 19524
[INFO:           defragmentation() ] Defragmentation for non-dataflow.
[INFO:           defragmentation() ] src_slot: ['CR_X0Y4_To_CR_X3Y7']
[INFO:           defragmentation() ] dst_slot: ['CR_X4Y0_To_CR_X7Y3', 'CR_X4Y4_To_CR_X7Y7', 'CR_X0Y0_To_CR_X3Y3']
[INFO:     _3_dse_main_algorithm() ] Look-ahead list: 
[(17833, 0.6086009174311927), (17796, 1.2135034403669724), (17768, 0.6178994648318042), (17740, 2.3258839831804283), (17144, 0.6174574732415902), (17131, 0.6116064602446483), (16884, 0.6570790328746178), (15892, 1.015625), (15785, 0.6085196865443425), (15208, 0.7890625), (15083, 0.6115252293577982), (14740, 2.25), (14576, 0.7890625), (14249, 0.796875), (13844, 0.6148556957186544), (13716, 1.7848886659021406), (13547, 0.796875), (13332, 1.28125), (13225, 0.6271096139143731), (13160, 0.6331183103975535), (12528, 0.6319285168195719), (12523, 0.6301151567278287), (12457, 1.328125), (12308, 0.6334623470948012), (11755, 1.328125), (11540, 1.8125), (11433, 0.6644017584097859), (10808, 1.1863364870030582), (10731, 0.6674073012232415), (10701, 1.1849818425076453), (10516, 0.670754491590214), (10172, 1.1833118310397555), (10077, 1.1845398509174312), (10014, 1.1890816131498472), (9817, 1.2219012805810399), (9706, 1.7758385894495412), (9390, 1.188639621559633), (9115, 1.2249068233944953), (9003, 1.7764430428134557), (8793, 1.2218988914373088), (8760, 1.1862552561162079), (8682, 1.775821865443425), (8653, 1.1848241590214068), (8124, 1.1832306001529052), (8091, 1.2249044342507645), (8029, 1.1843821674311927), (7979, 1.7764502102446482), (7966, 1.1889239296636085), (7876, 1.5), (7342, 1.1884819380733944), (6852, 1.2282349006116209)]
[INFO:     _3_dse_main_algorithm() ] Look-ahead
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 232, 'DSP': 0, 'FF': 42696, 'LUT': 15834, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 232, 'DSP': 0, 'FF': 41687, 'LUT': 14874, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [{'factor': 32, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_8'}], 'pipeline': [{'II': 54, 'off': 0, 'rewind': 0, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_3'}], 'array_partition': [{'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 0, 'factor': 0, 'dim': 1, 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}]}, 'latency': 17833, 'BRAM': 0, 'DSP': 0, 'FF': 254736, 'LUT': 97265, 'URAM': 68}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 0, 'DSP': 0, 'FF': 255745, 'LUT': 98225, 'URAM': 68}
[INFO:                  dse_step() ] all_fit: {'grp_nondf_kernel_2mm_fu_114': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.49', '0.64', '0.46', '0.63', '0.12'] ['0.49', '0.64', '0.46', '0.63', '0.12']
CR_X0Y4_To_CR_X3Y7
['0.30', '0.00', '0.10', '0.08', '0.00'] ['0.00', '0.00', '0.61', '0.47', '0.53']
CR_X4Y4_To_CR_X7Y7
['0.57', '0.64', '0.43', '0.51', '0.00'] ['0.57', '0.64', '0.43', '0.51', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.38', '0.47', '0.36', '0.40', '0.05'] ['0.38', '0.47', '0.36', '0.40', '0.05']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 19524
[INFO:     _3_dse_main_algorithm() ] Post: Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 17833
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 98380, Resource: 0.4012345679012346
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 96689, Resource: 0.47623271470160117
[INFO:     _3_dse_main_algorithm() ] Longest func: [18288, {'BRAM': 2, 'DSP': 0, 'FF': 246, 'LUT': 413, 'URAM': 0}, 'C_drain_IO_L1_out_17_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['C_drain_IO_L1_out_17_x0_U0', 'C_drain_IO_L1_out_5_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [16718, 16718, 17833]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 17833
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 15366
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 15366 v.s. Second-longest latency: 17833
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 118, 'DSP': 680, 'FF': 111884, 'LUT': 75531, 'URAM': 18}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 246, 'LUT': 413, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 15366, 'BRAM': 0, 'DSP': 0, 'FF': 315, 'LUT': 659, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 116, 'DSP': 680, 'FF': 111953, 'LUT': 75777, 'URAM': 19}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 116, 'DSP': 680, 'FF': 111953, 'LUT': 75777, 'URAM': 19}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 246, 'LUT': 413, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 15366, 'BRAM': 0, 'DSP': 0, 'FF': 315, 'LUT': 659, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 114, 'DSP': 680, 'FF': 112022, 'LUT': 76023, 'URAM': 20}
[INFO:                  dse_step() ] all_fit: {'C_drain_IO_L1_out_17_x0_U0': True, 'C_drain_IO_L1_out_5_x0_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.49', '0.64', '0.46', '0.63', '0.12'] ['0.47', '0.64', '0.46', '0.63', '0.14']
CR_X0Y4_To_CR_X3Y7
['0.00', '0.00', '0.61', '0.47', '0.53'] ['0.00', '0.00', '0.61', '0.47', '0.53']
CR_X4Y4_To_CR_X7Y7
['0.57', '0.64', '0.43', '0.51', '0.00'] ['0.57', '0.64', '0.43', '0.51', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.38', '0.47', '0.36', '0.40', '0.05'] ['0.38', '0.47', '0.36', '0.40', '0.05']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func C_drain_IO_L1_out_17_x0_U0 of kernel 0 = 18288
[INFO:     _3_dse_main_algorithm() ] Post: Longest func C_drain_IO_L1_out_16_x0_U0 of kernel 0 = 16718
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 96689, Resource: 0.47623271470160117
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 96689, Resource: 0.47697871179039303
[INFO:     _3_dse_main_algorithm() ] Longest func: [18288, {'BRAM': 2, 'DSP': 0, 'FF': 246, 'LUT': 413, 'URAM': 0}, 'C_drain_IO_L1_out_17_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['C_drain_IO_L1_out_17_x1_U0', 'C_drain_IO_L1_out_5_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [16718, 16718, 17833]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 17833
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 15366
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 15366 v.s. Second-longest latency: 17833
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 288, 'DSP': 720, 'FF': 152647, 'LUT': 82770, 'URAM': 6}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 246, 'LUT': 413, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 15366, 'BRAM': 0, 'DSP': 0, 'FF': 315, 'LUT': 659, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 286, 'DSP': 720, 'FF': 152716, 'LUT': 83016, 'URAM': 7}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 114, 'DSP': 680, 'FF': 112022, 'LUT': 76023, 'URAM': 20}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 246, 'LUT': 413, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 15366, 'BRAM': 0, 'DSP': 0, 'FF': 315, 'LUT': 659, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 112, 'DSP': 680, 'FF': 112091, 'LUT': 76269, 'URAM': 21}
[INFO:                  dse_step() ] all_fit: {'C_drain_IO_L1_out_17_x1_U0': True, 'C_drain_IO_L1_out_5_x1_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.47', '0.64', '0.46', '0.63', '0.14'] ['0.47', '0.64', '0.47', '0.63', '0.15']
CR_X0Y4_To_CR_X3Y7
['0.00', '0.00', '0.61', '0.47', '0.53'] ['0.00', '0.00', '0.61', '0.47', '0.53']
CR_X4Y4_To_CR_X7Y7
['0.57', '0.64', '0.43', '0.51', '0.00'] ['0.57', '0.64', '0.43', '0.51', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.38', '0.47', '0.36', '0.40', '0.05'] ['0.37', '0.47', '0.36', '0.40', '0.05']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func C_drain_IO_L1_out_17_x1_U0 of kernel 1 = 18288
[INFO:     _3_dse_main_algorithm() ] Post: Longest func C_drain_IO_L1_out_16_x1_U0 of kernel 1 = 16718
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 96689, Resource: 0.47697871179039303
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 96689, Resource: 0.4777247088791849
[INFO:     _3_dse_main_algorithm() ] Longest func: [17833, {'BRAM': 0, 'DSP': 0, 'FF': 254736, 'LUT': 97265, 'URAM': 68}, 'grp_nondf_kernel_2mm_fu_114']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['grp_nondf_kernel_2mm_fu_114']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [16718, 16718]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 16718
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 17833, Pruning Lat in lib: 19192
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 17833, Pruning Lat in lib: 18820
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 17833, Pruning Lat in lib: 17908
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 17833, Pruning Lat in lib: 17833
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 17796
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 15892 v.s. Second-longest latency: 16718
[INFO:                  dse_step() ] !!! Area Overflow: {'BRAM': -499.20000000000005, 'DSP': -998.4000000000001, 'FF': -13667.0, 'LUT': -39693.0, 'URAM': 46.8}
[INFO:                  dse_step() ] Total area available in CR_X0Y4_To_CR_X3Y7 is {'BRAM': 768, 'DSP': 1536, 'FF': 418560, 'LUT': 209280, 'URAM': 128}
[INFO:                  dse_step() ] Old slot util: {'BRAM': 0, 'DSP': 0, 'FF': 255745, 'LUT': 98225, 'URAM': 68}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 254736, 'LUT': 97265, 'URAM': 68}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [{'factor': 32, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_4'}, {'factor': 32, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_5'}, {'factor': 32, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_8'}], 'pipeline': [], 'array_partition': [{'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 0, 'factor': 0, 'dim': 1, 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 0, 'factor': 0, 'dim': 1, 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}]}, 'latency': 15892, 'BRAM': 0, 'DSP': 0, 'FF': 257388, 'LUT': 95379, 'URAM': 130}
[INFO:                  dse_step() ] Fit failure: {'grp_nondf_kernel_2mm_fu_114': False}
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.47', '0.64', '0.47', '0.63', '0.15'] ['0.47', '0.64', '0.47', '0.63', '0.15']
CR_X0Y4_To_CR_X3Y7
['0.00', '0.00', '0.61', '0.47', '0.53'] ['0.00', '0.00', '0.61', '0.47', '0.53']
CR_X4Y4_To_CR_X7Y7
['0.57', '0.64', '0.43', '0.51', '0.00'] ['0.57', '0.64', '0.43', '0.51', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.37', '0.47', '0.36', '0.40', '0.05'] ['0.37', '0.47', '0.36', '0.40', '0.05']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 17833
[INFO:     _3_dse_main_algorithm() ] Post: Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 17833
[INFO:           defragmentation() ] Defragmentation for non-dataflow.
[INFO:           defragmentation() ] src_slot: ['CR_X0Y4_To_CR_X3Y7']
[INFO:           defragmentation() ] dst_slot: ['CR_X4Y0_To_CR_X7Y3', 'CR_X4Y4_To_CR_X7Y7', 'CR_X0Y0_To_CR_X3Y3']
[INFO:     _3_dse_main_algorithm() ] Look-ahead list: 
[(15785, 0.6085196865443425), (15208, 0.7890625), (15083, 0.6115252293577982), (14740, 2.25), (14576, 0.7890625), (14249, 0.796875), (13844, 0.6148556957186544), (13716, 1.7848886659021406), (13547, 0.796875), (13332, 1.28125), (13225, 0.6271096139143731), (13160, 0.6331183103975535), (12528, 0.6319285168195719), (12523, 0.6301151567278287), (12457, 1.328125), (12308, 0.6334623470948012), (11755, 1.328125), (11540, 1.8125), (11433, 0.6644017584097859), (10808, 1.1863364870030582), (10731, 0.6674073012232415), (10701, 1.1849818425076453), (10516, 0.670754491590214), (10172, 1.1833118310397555), (10077, 1.1845398509174312), (10014, 1.1890816131498472), (9817, 1.2219012805810399), (9706, 1.7758385894495412), (9390, 1.188639621559633), (9115, 1.2249068233944953), (9003, 1.7764430428134557), (8793, 1.2218988914373088), (8760, 1.1862552561162079), (8682, 1.775821865443425), (8653, 1.1848241590214068), (8124, 1.1832306001529052), (8091, 1.2249044342507645), (8029, 1.1843821674311927), (7979, 1.7764502102446482), (7966, 1.1889239296636085), (7876, 1.5), (7342, 1.1884819380733944), (6852, 1.2282349006116209)]
[INFO:     _3_dse_main_algorithm() ] Look-ahead
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 0, 'DSP': 0, 'FF': 255745, 'LUT': 98225, 'URAM': 68}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 254736, 'LUT': 97265, 'URAM': 68}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [{'factor': 32, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_8'}], 'pipeline': [{'II': 54, 'off': 0, 'rewind': 0, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_3'}], 'array_partition': [{'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 0, 'factor': 0, 'dim': 1, 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}]}, 'latency': 15785, 'BRAM': 72, 'DSP': 0, 'FF': 254702, 'LUT': 97265, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 72, 'DSP': 0, 'FF': 255711, 'LUT': 98225, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'grp_nondf_kernel_2mm_fu_114': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.47', '0.64', '0.47', '0.63', '0.15'] ['0.47', '0.64', '0.47', '0.63', '0.15']
CR_X0Y4_To_CR_X3Y7
['0.00', '0.00', '0.61', '0.47', '0.53'] ['0.09', '0.00', '0.61', '0.47', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.57', '0.64', '0.43', '0.51', '0.00'] ['0.57', '0.64', '0.43', '0.51', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.37', '0.47', '0.36', '0.40', '0.05'] ['0.37', '0.47', '0.36', '0.40', '0.05']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 17833
[INFO:     _3_dse_main_algorithm() ] Post: Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 15785
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 96689, Resource: 0.4777247088791849
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 94641, Resource: 0.4777247088791849
[INFO:     _3_dse_main_algorithm() ] Longest func: [16718, {'BRAM': 2, 'DSP': 0, 'FF': 246, 'LUT': 413, 'URAM': 0}, 'C_drain_IO_L1_out_16_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['C_drain_IO_L1_out_16_x0_U0', 'C_drain_IO_L1_out_4_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [16388, 16388, 15785]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 16388
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 15366
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 15366 v.s. Second-longest latency: 16388
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 112, 'DSP': 680, 'FF': 112091, 'LUT': 76269, 'URAM': 21}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 246, 'LUT': 413, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 15366, 'BRAM': 0, 'DSP': 0, 'FF': 315, 'LUT': 659, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 110, 'DSP': 680, 'FF': 112160, 'LUT': 76515, 'URAM': 22}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 110, 'DSP': 680, 'FF': 112160, 'LUT': 76515, 'URAM': 22}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 246, 'LUT': 413, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 15366, 'BRAM': 0, 'DSP': 0, 'FF': 315, 'LUT': 659, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 108, 'DSP': 680, 'FF': 112229, 'LUT': 76761, 'URAM': 23}
[INFO:                  dse_step() ] all_fit: {'C_drain_IO_L1_out_16_x0_U0': True, 'C_drain_IO_L1_out_4_x0_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.47', '0.64', '0.47', '0.63', '0.15'] ['0.45', '0.64', '0.47', '0.64', '0.16']
CR_X0Y4_To_CR_X3Y7
['0.09', '0.00', '0.61', '0.47', '0.00'] ['0.09', '0.00', '0.61', '0.47', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.57', '0.64', '0.43', '0.51', '0.00'] ['0.57', '0.64', '0.43', '0.51', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.37', '0.47', '0.36', '0.40', '0.05'] ['0.37', '0.47', '0.36', '0.40', '0.05']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func C_drain_IO_L1_out_16_x0_U0 of kernel 0 = 16718
[INFO:     _3_dse_main_algorithm() ] Post: Longest func C_drain_IO_L3_out_x0_U0 of kernel 0 = 16388
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 94641, Resource: 0.4777247088791849
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 94641, Resource: 0.4784707059679767
[INFO:     _3_dse_main_algorithm() ] Longest func: [16718, {'BRAM': 2, 'DSP': 0, 'FF': 246, 'LUT': 413, 'URAM': 0}, 'C_drain_IO_L1_out_16_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['C_drain_IO_L1_out_16_x1_U0', 'C_drain_IO_L1_out_4_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [16388, 16388, 15785]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 16388
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 15366
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 15366 v.s. Second-longest latency: 16388
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 286, 'DSP': 720, 'FF': 152716, 'LUT': 83016, 'URAM': 7}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 246, 'LUT': 413, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 15366, 'BRAM': 0, 'DSP': 0, 'FF': 315, 'LUT': 659, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 284, 'DSP': 720, 'FF': 152785, 'LUT': 83262, 'URAM': 8}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 108, 'DSP': 680, 'FF': 112229, 'LUT': 76761, 'URAM': 23}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 246, 'LUT': 413, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}, {'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 15366, 'BRAM': 0, 'DSP': 0, 'FF': 315, 'LUT': 659, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 106, 'DSP': 680, 'FF': 112298, 'LUT': 77007, 'URAM': 24}
[INFO:                  dse_step() ] all_fit: {'C_drain_IO_L1_out_16_x1_U0': True, 'C_drain_IO_L1_out_4_x1_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.45', '0.64', '0.47', '0.64', '0.16'] ['0.44', '0.64', '0.47', '0.64', '0.17']
CR_X0Y4_To_CR_X3Y7
['0.09', '0.00', '0.61', '0.47', '0.00'] ['0.09', '0.00', '0.61', '0.47', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.57', '0.64', '0.43', '0.51', '0.00'] ['0.57', '0.64', '0.43', '0.51', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.37', '0.47', '0.36', '0.40', '0.05'] ['0.37', '0.47', '0.37', '0.40', '0.06']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func C_drain_IO_L1_out_16_x1_U0 of kernel 1 = 16718
[INFO:     _3_dse_main_algorithm() ] Post: Longest func C_drain_IO_L3_out_x1_U0 of kernel 1 = 16388
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 94641, Resource: 0.4784707059679767
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 94641, Resource: 0.47921670305676856
[INFO:     _3_dse_main_algorithm() ] Longest func: [16388, {'BRAM': 0, 'DSP': 0, 'FF': 437, 'LUT': 274, 'URAM': 0}, 'C_drain_IO_L3_out_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['C_drain_IO_L3_out_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [15366, 15366, 15785]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 15785
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 16388, Pruning Lat in lib: 16388
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 9218
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 9218 v.s. Second-longest latency: 15785
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 72, 'DSP': 0, 'FF': 255711, 'LUT': 98225, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 437, 'LUT': 274, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 9, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L3_out', 'loop_label': '/C_drain_IO_L3_out_loop_1'}], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'latency': 9218, 'BRAM': 0, 'DSP': 0, 'FF': 484, 'LUT': 113, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 72, 'DSP': 0, 'FF': 255758, 'LUT': 98064, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'C_drain_IO_L3_out_x0_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.44', '0.64', '0.47', '0.64', '0.17'] ['0.44', '0.64', '0.47', '0.64', '0.17']
CR_X0Y4_To_CR_X3Y7
['0.09', '0.00', '0.61', '0.47', '0.00'] ['0.09', '0.00', '0.61', '0.47', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.57', '0.64', '0.43', '0.51', '0.00'] ['0.57', '0.64', '0.43', '0.51', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.37', '0.47', '0.37', '0.40', '0.06'] ['0.37', '0.47', '0.37', '0.40', '0.06']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func C_drain_IO_L3_out_x0_U0 of kernel 0 = 16388
[INFO:     _3_dse_main_algorithm() ] Post: Longest func C_drain_IO_L1_out_10_x0_U0 of kernel 0 = 15366
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 94641, Resource: 0.47921670305676856
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 94641, Resource: 0.4789725861232411
[INFO:     _3_dse_main_algorithm() ] Longest func: [16388, {'BRAM': 0, 'DSP': 0, 'FF': 437, 'LUT': 274, 'URAM': 0}, 'C_drain_IO_L3_out_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['C_drain_IO_L3_out_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [15366, 15366, 15785]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 15785
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 9218
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 9218 v.s. Second-longest latency: 15785
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 30, 'DSP': 0, 'FF': 1852, 'LUT': 1859, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 437, 'LUT': 274, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 9, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L3_out', 'loop_label': '/C_drain_IO_L3_out_loop_1'}], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'latency': 9218, 'BRAM': 0, 'DSP': 0, 'FF': 484, 'LUT': 113, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 30, 'DSP': 0, 'FF': 1899, 'LUT': 1698, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'C_drain_IO_L3_out_x1_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.44', '0.64', '0.47', '0.64', '0.17'] ['0.44', '0.64', '0.47', '0.64', '0.17']
CR_X0Y4_To_CR_X3Y7
['0.09', '0.00', '0.61', '0.47', '0.00'] ['0.09', '0.00', '0.61', '0.47', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.57', '0.64', '0.43', '0.51', '0.00'] ['0.57', '0.64', '0.43', '0.51', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.37', '0.47', '0.37', '0.40', '0.06'] ['0.37', '0.47', '0.37', '0.40', '0.06']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func C_drain_IO_L3_out_x1_U0 of kernel 1 = 16388
[INFO:     _3_dse_main_algorithm() ] Post: Longest func C_drain_IO_L1_out_10_x1_U0 of kernel 1 = 15366
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 94641, Resource: 0.4789725861232411
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 94641, Resource: 0.47872846918971373
[INFO:     _3_dse_main_algorithm() ] Longest func: [15785, {'BRAM': 72, 'DSP': 0, 'FF': 254702, 'LUT': 97265, 'URAM': 0}, 'grp_nondf_kernel_2mm_fu_114']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['grp_nondf_kernel_2mm_fu_114']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [15366, 15366]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 15366
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 15785, Pruning Lat in lib: 17796
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 15785, Pruning Lat in lib: 17768
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 15785, Pruning Lat in lib: 17740
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 15785, Pruning Lat in lib: 17144
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 15785, Pruning Lat in lib: 17131
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 15785, Pruning Lat in lib: 16884
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 15785, Pruning Lat in lib: 15892
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 15785, Pruning Lat in lib: 15785
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 15208
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 15208 v.s. Second-longest latency: 15366
[INFO:                  dse_step() ] !!! Area Overflow: {'BRAM': -499.20000000000005, 'DSP': -998.4000000000001, 'FF': -5976.0, 'LUT': -33863.0, 'URAM': 17.799999999999997}
[INFO:                  dse_step() ] Total area available in CR_X0Y4_To_CR_X3Y7 is {'BRAM': 768, 'DSP': 1536, 'FF': 418560, 'LUT': 209280, 'URAM': 128}
[INFO:                  dse_step() ] Old slot util: {'BRAM': 72, 'DSP': 0, 'FF': 255758, 'LUT': 98064, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 72, 'DSP': 0, 'FF': 254702, 'LUT': 97265, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [{'factor': 2, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_4'}, {'factor': 32, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_5'}], 'pipeline': [{'II': 52, 'off': 0, 'rewind': 0, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_6'}], 'array_partition': [{'type': 2, 'factor': 2, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 2, 'factor': 2, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 0, 'factor': 0, 'dim': 1, 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}]}, 'latency': 15208, 'BRAM': 0, 'DSP': 0, 'FF': 265032, 'LUT': 101370, 'URAM': 101}
[INFO:                  dse_step() ] Fit failure: {'grp_nondf_kernel_2mm_fu_114': False}
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.44', '0.64', '0.47', '0.64', '0.17'] ['0.44', '0.64', '0.47', '0.64', '0.17']
CR_X0Y4_To_CR_X3Y7
['0.09', '0.00', '0.61', '0.47', '0.00'] ['0.09', '0.00', '0.61', '0.47', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.57', '0.64', '0.43', '0.51', '0.00'] ['0.57', '0.64', '0.43', '0.51', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.37', '0.47', '0.37', '0.40', '0.06'] ['0.37', '0.47', '0.37', '0.40', '0.06']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 15785
[INFO:     _3_dse_main_algorithm() ] Post: Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 15785
[INFO:           defragmentation() ] Defragmentation for non-dataflow.
[INFO:           defragmentation() ] src_slot: ['CR_X0Y4_To_CR_X3Y7']
[INFO:           defragmentation() ] dst_slot: ['CR_X4Y0_To_CR_X7Y3', 'CR_X4Y4_To_CR_X7Y7', 'CR_X0Y0_To_CR_X3Y3']
[INFO:     _3_dse_main_algorithm() ] Look-ahead list: 
[(15083, 0.6115252293577982), (14740, 2.25), (14576, 0.7890625), (14249, 0.796875), (13844, 0.6148556957186544), (13716, 1.7848886659021406), (13547, 0.796875), (13332, 1.28125), (13225, 0.6271096139143731), (13160, 0.6331183103975535), (12528, 0.6319285168195719), (12523, 0.6301151567278287), (12457, 1.328125), (12308, 0.6334623470948012), (11755, 1.328125), (11540, 1.8125), (11433, 0.6644017584097859), (10808, 1.1863364870030582), (10731, 0.6674073012232415), (10701, 1.1849818425076453), (10516, 0.670754491590214), (10172, 1.1833118310397555), (10077, 1.1845398509174312), (10014, 1.1890816131498472), (9817, 1.2219012805810399), (9706, 1.7758385894495412), (9390, 1.188639621559633), (9115, 1.2249068233944953), (9003, 1.7764430428134557), (8793, 1.2218988914373088), (8760, 1.1862552561162079), (8682, 1.775821865443425), (8653, 1.1848241590214068), (8124, 1.1832306001529052), (8091, 1.2249044342507645), (8029, 1.1843821674311927), (7979, 1.7764502102446482), (7966, 1.1889239296636085), (7876, 1.5), (7342, 1.1884819380733944), (6852, 1.2282349006116209)]
[INFO:     _3_dse_main_algorithm() ] Look-ahead
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 72, 'DSP': 0, 'FF': 255758, 'LUT': 98064, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 72, 'DSP': 0, 'FF': 254702, 'LUT': 97265, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [{'factor': 32, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_8'}], 'pipeline': [{'II': 32, 'off': 0, 'rewind': 0, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_3'}], 'array_partition': [{'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 0, 'factor': 0, 'dim': 1, 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}]}, 'latency': 15083, 'BRAM': 72, 'DSP': 0, 'FF': 255960, 'LUT': 97265, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 72, 'DSP': 0, 'FF': 257016, 'LUT': 98064, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'grp_nondf_kernel_2mm_fu_114': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.44', '0.64', '0.47', '0.64', '0.17'] ['0.44', '0.64', '0.47', '0.64', '0.17']
CR_X0Y4_To_CR_X3Y7
['0.09', '0.00', '0.61', '0.47', '0.00'] ['0.09', '0.00', '0.61', '0.47', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.57', '0.64', '0.43', '0.51', '0.00'] ['0.57', '0.64', '0.43', '0.51', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.37', '0.47', '0.37', '0.40', '0.06'] ['0.37', '0.47', '0.37', '0.40', '0.06']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 15785
[INFO:     _3_dse_main_algorithm() ] Post: Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 15083
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 94641, Resource: 0.47872846918971373
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 93939, Resource: 0.47872846918971373
[INFO:     _3_dse_main_algorithm() ] Longest func: [15366, {'BRAM': 0, 'DSP': 0, 'FF': 315, 'LUT': 659, 'URAM': 1}, 'C_drain_IO_L1_out_10_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['C_drain_IO_L1_out_10_x0_U0', 'C_drain_IO_L1_out_11_x0_U0', 'C_drain_IO_L1_out_16_x0_U0', 'C_drain_IO_L1_out_17_x0_U0', 'C_drain_IO_L1_out_18_x0_U0', 'C_drain_IO_L1_out_19_x0_U0', 'C_drain_IO_L1_out_20_x0_U0', 'C_drain_IO_L1_out_21_x0_U0', 'C_drain_IO_L1_out_22_x0_U0', 'C_drain_IO_L1_out_23_x0_U0', 'C_drain_IO_L1_out_4_x0_U0', 'C_drain_IO_L1_out_5_x0_U0', 'C_drain_IO_L1_out_6_x0_U0', 'C_drain_IO_L1_out_7_x0_U0', 'C_drain_IO_L1_out_8_x0_U0', 'C_drain_IO_L1_out_9_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [15148, 15148, 15083]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 15148
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 15366, Pruning Lat in lib: 15366
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 15365
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 14853 v.s. Second-longest latency: 15148
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 106, 'DSP': 680, 'FF': 112298, 'LUT': 77007, 'URAM': 24}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 315, 'LUT': 659, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 14853, 'BRAM': 0, 'DSP': 0, 'FF': 717, 'LUT': 773, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 106, 'DSP': 680, 'FF': 112700, 'LUT': 77121, 'URAM': 24}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 106, 'DSP': 680, 'FF': 112700, 'LUT': 77121, 'URAM': 24}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 315, 'LUT': 659, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 14853, 'BRAM': 0, 'DSP': 0, 'FF': 717, 'LUT': 773, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 106, 'DSP': 680, 'FF': 113102, 'LUT': 77235, 'URAM': 24}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 106, 'DSP': 680, 'FF': 113102, 'LUT': 77235, 'URAM': 24}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 315, 'LUT': 659, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 14853, 'BRAM': 0, 'DSP': 0, 'FF': 717, 'LUT': 773, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 106, 'DSP': 680, 'FF': 113504, 'LUT': 77349, 'URAM': 24}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 106, 'DSP': 680, 'FF': 113504, 'LUT': 77349, 'URAM': 24}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 315, 'LUT': 659, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 14853, 'BRAM': 0, 'DSP': 0, 'FF': 717, 'LUT': 773, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 106, 'DSP': 680, 'FF': 113906, 'LUT': 77463, 'URAM': 24}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 106, 'DSP': 680, 'FF': 113906, 'LUT': 77463, 'URAM': 24}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 315, 'LUT': 659, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 14853, 'BRAM': 0, 'DSP': 0, 'FF': 717, 'LUT': 773, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 106, 'DSP': 680, 'FF': 114308, 'LUT': 77577, 'URAM': 24}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 106, 'DSP': 680, 'FF': 114308, 'LUT': 77577, 'URAM': 24}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 315, 'LUT': 659, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 14853, 'BRAM': 0, 'DSP': 0, 'FF': 717, 'LUT': 773, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 106, 'DSP': 680, 'FF': 114710, 'LUT': 77691, 'URAM': 24}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 106, 'DSP': 680, 'FF': 114710, 'LUT': 77691, 'URAM': 24}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 315, 'LUT': 659, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 14853, 'BRAM': 0, 'DSP': 0, 'FF': 717, 'LUT': 773, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 106, 'DSP': 680, 'FF': 115112, 'LUT': 77805, 'URAM': 24}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 106, 'DSP': 680, 'FF': 115112, 'LUT': 77805, 'URAM': 24}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 315, 'LUT': 659, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 14853, 'BRAM': 0, 'DSP': 0, 'FF': 717, 'LUT': 773, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 106, 'DSP': 680, 'FF': 115514, 'LUT': 77919, 'URAM': 24}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 106, 'DSP': 680, 'FF': 115514, 'LUT': 77919, 'URAM': 24}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 315, 'LUT': 659, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 14853, 'BRAM': 0, 'DSP': 0, 'FF': 717, 'LUT': 773, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 106, 'DSP': 680, 'FF': 115916, 'LUT': 78033, 'URAM': 24}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 106, 'DSP': 680, 'FF': 115916, 'LUT': 78033, 'URAM': 24}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 315, 'LUT': 659, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 14853, 'BRAM': 0, 'DSP': 0, 'FF': 717, 'LUT': 773, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 106, 'DSP': 680, 'FF': 116318, 'LUT': 78147, 'URAM': 24}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 106, 'DSP': 680, 'FF': 116318, 'LUT': 78147, 'URAM': 24}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 315, 'LUT': 659, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 14853, 'BRAM': 0, 'DSP': 0, 'FF': 717, 'LUT': 773, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 106, 'DSP': 680, 'FF': 116720, 'LUT': 78261, 'URAM': 24}
[INFO:                  dse_step() ] !!! Area Overflow: {'BRAM': -50.0, 'DSP': -6.399999999999977, 'FF': -39502.0, 'LUT': 63.0, 'URAM': -69.60000000000001}
[INFO:                  dse_step() ] Total area available in CR_X4Y0_To_CR_X7Y3 is {'BRAM': 240, 'DSP': 1056, 'FF': 240960, 'LUT': 120480, 'URAM': 144}
[INFO:                  dse_step() ] Old slot util: {'BRAM': 106, 'DSP': 680, 'FF': 116720, 'LUT': 78261, 'URAM': 24}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 315, 'LUT': 659, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 14853, 'BRAM': 0, 'DSP': 0, 'FF': 717, 'LUT': 773, 'URAM': 1}
[INFO:                  dse_step() ] Incremental planning C_drain_IO_L1_out_5_x0_U0 to CLOCKREGION_X4Y4:CLOCKREGION_X7Y7
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 138, 'DSP': 680, 'FF': 103922, 'LUT': 61730, 'URAM': 1}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 106, 'DSP': 680, 'FF': 116405, 'LUT': 77602, 'URAM': 23}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 315, 'LUT': 659, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 14853, 'BRAM': 0, 'DSP': 0, 'FF': 717, 'LUT': 773, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 106, 'DSP': 680, 'FF': 116807, 'LUT': 77716, 'URAM': 23}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 106, 'DSP': 680, 'FF': 116807, 'LUT': 77716, 'URAM': 23}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 315, 'LUT': 659, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 14853, 'BRAM': 0, 'DSP': 0, 'FF': 717, 'LUT': 773, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 106, 'DSP': 680, 'FF': 117209, 'LUT': 77830, 'URAM': 23}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 106, 'DSP': 680, 'FF': 117209, 'LUT': 77830, 'URAM': 23}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 315, 'LUT': 659, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 14853, 'BRAM': 0, 'DSP': 0, 'FF': 717, 'LUT': 773, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 106, 'DSP': 680, 'FF': 117611, 'LUT': 77944, 'URAM': 23}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 106, 'DSP': 680, 'FF': 117611, 'LUT': 77944, 'URAM': 23}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 315, 'LUT': 659, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 14853, 'BRAM': 0, 'DSP': 0, 'FF': 717, 'LUT': 773, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 106, 'DSP': 680, 'FF': 118013, 'LUT': 78058, 'URAM': 23}
[INFO:                  dse_step() ] all_fit: {'C_drain_IO_L1_out_10_x0_U0': True, 'C_drain_IO_L1_out_11_x0_U0': True, 'C_drain_IO_L1_out_16_x0_U0': True, 'C_drain_IO_L1_out_17_x0_U0': True, 'C_drain_IO_L1_out_18_x0_U0': True, 'C_drain_IO_L1_out_19_x0_U0': True, 'C_drain_IO_L1_out_20_x0_U0': True, 'C_drain_IO_L1_out_21_x0_U0': True, 'C_drain_IO_L1_out_22_x0_U0': True, 'C_drain_IO_L1_out_23_x0_U0': True, 'C_drain_IO_L1_out_4_x0_U0': True, 'C_drain_IO_L1_out_5_x0_U0': True, 'C_drain_IO_L1_out_6_x0_U0': True, 'C_drain_IO_L1_out_7_x0_U0': True, 'C_drain_IO_L1_out_8_x0_U0': True, 'C_drain_IO_L1_out_9_x0_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.44', '0.64', '0.47', '0.64', '0.17'] ['0.44', '0.64', '0.49', '0.65', '0.16']
CR_X0Y4_To_CR_X3Y7
['0.09', '0.00', '0.61', '0.47', '0.00'] ['0.09', '0.00', '0.61', '0.47', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.57', '0.64', '0.43', '0.51', '0.00'] ['0.57', '0.64', '0.43', '0.51', '0.01']
CR_X0Y0_To_CR_X3Y3
['0.37', '0.47', '0.37', '0.40', '0.06'] ['0.37', '0.47', '0.37', '0.40', '0.06']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func C_drain_IO_L1_out_10_x0_U0 of kernel 0 = 15366
[INFO:     _3_dse_main_algorithm() ] Post: Longest func C_drain_IO_L1_out_15_x0_U0 of kernel 0 = 15148
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex C_drain_IO_L1_out_5_x0_U0 to slot CLOCKREGION_X4Y4:CLOCKREGION_X7Y7
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 93939, Resource: 0.47872846918971373
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 93939, Resource: 0.4814941169335274
[INFO:     _3_dse_main_algorithm() ] Longest func: [15366, {'BRAM': 0, 'DSP': 0, 'FF': 315, 'LUT': 659, 'URAM': 1}, 'C_drain_IO_L1_out_10_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['C_drain_IO_L1_out_10_x1_U0', 'C_drain_IO_L1_out_11_x1_U0', 'C_drain_IO_L1_out_16_x1_U0', 'C_drain_IO_L1_out_17_x1_U0', 'C_drain_IO_L1_out_18_x1_U0', 'C_drain_IO_L1_out_19_x1_U0', 'C_drain_IO_L1_out_20_x1_U0', 'C_drain_IO_L1_out_21_x1_U0', 'C_drain_IO_L1_out_22_x1_U0', 'C_drain_IO_L1_out_23_x1_U0', 'C_drain_IO_L1_out_4_x1_U0', 'C_drain_IO_L1_out_5_x1_U0', 'C_drain_IO_L1_out_6_x1_U0', 'C_drain_IO_L1_out_7_x1_U0', 'C_drain_IO_L1_out_8_x1_U0', 'C_drain_IO_L1_out_9_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [15148, 15148, 15083]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 15148
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 15365
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 14853 v.s. Second-longest latency: 15148
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 106, 'DSP': 680, 'FF': 118013, 'LUT': 78058, 'URAM': 23}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 315, 'LUT': 659, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 14853, 'BRAM': 0, 'DSP': 0, 'FF': 717, 'LUT': 773, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 106, 'DSP': 680, 'FF': 118415, 'LUT': 78172, 'URAM': 23}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 106, 'DSP': 680, 'FF': 118415, 'LUT': 78172, 'URAM': 23}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 315, 'LUT': 659, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 14853, 'BRAM': 0, 'DSP': 0, 'FF': 717, 'LUT': 773, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 106, 'DSP': 680, 'FF': 118817, 'LUT': 78286, 'URAM': 23}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 284, 'DSP': 720, 'FF': 152785, 'LUT': 83262, 'URAM': 8}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 315, 'LUT': 659, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 14853, 'BRAM': 0, 'DSP': 0, 'FF': 717, 'LUT': 773, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 284, 'DSP': 720, 'FF': 153187, 'LUT': 83376, 'URAM': 8}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 284, 'DSP': 720, 'FF': 153187, 'LUT': 83376, 'URAM': 8}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 315, 'LUT': 659, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 14853, 'BRAM': 0, 'DSP': 0, 'FF': 717, 'LUT': 773, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 284, 'DSP': 720, 'FF': 153589, 'LUT': 83490, 'URAM': 8}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 284, 'DSP': 720, 'FF': 153589, 'LUT': 83490, 'URAM': 8}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 315, 'LUT': 659, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 14853, 'BRAM': 0, 'DSP': 0, 'FF': 717, 'LUT': 773, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 284, 'DSP': 720, 'FF': 153991, 'LUT': 83604, 'URAM': 8}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 284, 'DSP': 720, 'FF': 153991, 'LUT': 83604, 'URAM': 8}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 315, 'LUT': 659, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 14853, 'BRAM': 0, 'DSP': 0, 'FF': 717, 'LUT': 773, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 284, 'DSP': 720, 'FF': 154393, 'LUT': 83718, 'URAM': 8}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 284, 'DSP': 720, 'FF': 154393, 'LUT': 83718, 'URAM': 8}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 315, 'LUT': 659, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 14853, 'BRAM': 0, 'DSP': 0, 'FF': 717, 'LUT': 773, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 284, 'DSP': 720, 'FF': 154795, 'LUT': 83832, 'URAM': 8}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 284, 'DSP': 720, 'FF': 154795, 'LUT': 83832, 'URAM': 8}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 315, 'LUT': 659, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 14853, 'BRAM': 0, 'DSP': 0, 'FF': 717, 'LUT': 773, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 284, 'DSP': 720, 'FF': 155197, 'LUT': 83946, 'URAM': 8}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 284, 'DSP': 720, 'FF': 155197, 'LUT': 83946, 'URAM': 8}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 315, 'LUT': 659, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 14853, 'BRAM': 0, 'DSP': 0, 'FF': 717, 'LUT': 773, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 284, 'DSP': 720, 'FF': 155599, 'LUT': 84060, 'URAM': 8}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 284, 'DSP': 720, 'FF': 155599, 'LUT': 84060, 'URAM': 8}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 315, 'LUT': 659, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 14853, 'BRAM': 0, 'DSP': 0, 'FF': 717, 'LUT': 773, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 284, 'DSP': 720, 'FF': 156001, 'LUT': 84174, 'URAM': 8}
[INFO:                  dse_step() ] !!! Area Overflow: {'BRAM': -50.0, 'DSP': -6.399999999999977, 'FF': -37405.0, 'LUT': 88.0, 'URAM': -70.60000000000001}
[INFO:                  dse_step() ] Total area available in CR_X4Y0_To_CR_X7Y3 is {'BRAM': 240, 'DSP': 1056, 'FF': 240960, 'LUT': 120480, 'URAM': 144}
[INFO:                  dse_step() ] Old slot util: {'BRAM': 106, 'DSP': 680, 'FF': 118817, 'LUT': 78286, 'URAM': 23}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 315, 'LUT': 659, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 14853, 'BRAM': 0, 'DSP': 0, 'FF': 717, 'LUT': 773, 'URAM': 1}
[INFO:                  dse_step() ] Incremental planning C_drain_IO_L1_out_4_x1_U0 to CLOCKREGION_X4Y4:CLOCKREGION_X7Y7
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 138, 'DSP': 680, 'FF': 104639, 'LUT': 62503, 'URAM': 2}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 106, 'DSP': 680, 'FF': 118502, 'LUT': 77627, 'URAM': 22}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 315, 'LUT': 659, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 14853, 'BRAM': 0, 'DSP': 0, 'FF': 717, 'LUT': 773, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 106, 'DSP': 680, 'FF': 118904, 'LUT': 77741, 'URAM': 22}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 106, 'DSP': 680, 'FF': 118904, 'LUT': 77741, 'URAM': 22}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 315, 'LUT': 659, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 14853, 'BRAM': 0, 'DSP': 0, 'FF': 717, 'LUT': 773, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 106, 'DSP': 680, 'FF': 119306, 'LUT': 77855, 'URAM': 22}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 106, 'DSP': 680, 'FF': 119306, 'LUT': 77855, 'URAM': 22}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 315, 'LUT': 659, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 14853, 'BRAM': 0, 'DSP': 0, 'FF': 717, 'LUT': 773, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 106, 'DSP': 680, 'FF': 119708, 'LUT': 77969, 'URAM': 22}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 106, 'DSP': 680, 'FF': 119708, 'LUT': 77969, 'URAM': 22}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 315, 'LUT': 659, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 14853, 'BRAM': 0, 'DSP': 0, 'FF': 717, 'LUT': 773, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 106, 'DSP': 680, 'FF': 120110, 'LUT': 78083, 'URAM': 22}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 106, 'DSP': 680, 'FF': 120110, 'LUT': 78083, 'URAM': 22}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 315, 'LUT': 659, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 14853, 'BRAM': 0, 'DSP': 0, 'FF': 717, 'LUT': 773, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 106, 'DSP': 680, 'FF': 120512, 'LUT': 78197, 'URAM': 22}
[INFO:                  dse_step() ] all_fit: {'C_drain_IO_L1_out_10_x1_U0': True, 'C_drain_IO_L1_out_11_x1_U0': True, 'C_drain_IO_L1_out_16_x1_U0': True, 'C_drain_IO_L1_out_17_x1_U0': True, 'C_drain_IO_L1_out_18_x1_U0': True, 'C_drain_IO_L1_out_19_x1_U0': True, 'C_drain_IO_L1_out_20_x1_U0': True, 'C_drain_IO_L1_out_21_x1_U0': True, 'C_drain_IO_L1_out_22_x1_U0': True, 'C_drain_IO_L1_out_23_x1_U0': True, 'C_drain_IO_L1_out_4_x1_U0': True, 'C_drain_IO_L1_out_5_x1_U0': True, 'C_drain_IO_L1_out_6_x1_U0': True, 'C_drain_IO_L1_out_7_x1_U0': True, 'C_drain_IO_L1_out_8_x1_U0': True, 'C_drain_IO_L1_out_9_x1_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.44', '0.64', '0.49', '0.65', '0.16'] ['0.44', '0.64', '0.50', '0.65', '0.15']
CR_X0Y4_To_CR_X3Y7
['0.09', '0.00', '0.61', '0.47', '0.00'] ['0.09', '0.00', '0.61', '0.47', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.57', '0.64', '0.43', '0.51', '0.01'] ['0.57', '0.64', '0.43', '0.52', '0.01']
CR_X0Y0_To_CR_X3Y3
['0.37', '0.47', '0.37', '0.40', '0.06'] ['0.37', '0.47', '0.37', '0.40', '0.06']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func C_drain_IO_L1_out_10_x1_U0 of kernel 1 = 15366
[INFO:     _3_dse_main_algorithm() ] Post: Longest func C_drain_IO_L1_out_15_x1_U0 of kernel 1 = 15148
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex C_drain_IO_L1_out_4_x1_U0 to slot CLOCKREGION_X4Y4:CLOCKREGION_X7Y7
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 93939, Resource: 0.4814941169335274
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 93939, Resource: 0.4842597646773411
[INFO:     _3_dse_main_algorithm() ] Longest func: [15148, {'BRAM': 2, 'DSP': 0, 'FF': 246, 'LUT': 413, 'URAM': 0}, 'C_drain_IO_L1_out_15_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['C_drain_IO_L1_out_15_x0_U0', 'C_drain_IO_L1_out_3_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [14853, 14853, 15083]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 15083
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 15148, Pruning Lat in lib: 15365
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 14853
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 14853 v.s. Second-longest latency: 15083
[INFO:                  dse_step() ] !!! Area Overflow: {'BRAM': -52.0, 'DSP': -6.399999999999977, 'FF': -35641.0, 'LUT': 245.0, 'URAM': -70.60000000000001}
[INFO:                  dse_step() ] Total area available in CR_X4Y0_To_CR_X7Y3 is {'BRAM': 240, 'DSP': 1056, 'FF': 240960, 'LUT': 120480, 'URAM': 144}
[INFO:                  dse_step() ] Old slot util: {'BRAM': 106, 'DSP': 680, 'FF': 120512, 'LUT': 78197, 'URAM': 22}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 246, 'LUT': 413, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 14853, 'BRAM': 0, 'DSP': 0, 'FF': 717, 'LUT': 773, 'URAM': 1}
[INFO:                  dse_step() ] Incremental planning C_drain_IO_L1_out_15_x0_U0 to CLOCKREGION_X4Y4:CLOCKREGION_X7Y7
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 138, 'DSP': 680, 'FF': 105356, 'LUT': 63276, 'URAM': 3}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 104, 'DSP': 680, 'FF': 120266, 'LUT': 77784, 'URAM': 22}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 246, 'LUT': 413, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 14853, 'BRAM': 0, 'DSP': 0, 'FF': 717, 'LUT': 773, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 102, 'DSP': 680, 'FF': 120737, 'LUT': 78144, 'URAM': 23}
[INFO:                  dse_step() ] all_fit: {'C_drain_IO_L1_out_15_x0_U0': True, 'C_drain_IO_L1_out_3_x0_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.44', '0.64', '0.50', '0.65', '0.15'] ['0.42', '0.64', '0.50', '0.65', '0.16']
CR_X0Y4_To_CR_X3Y7
['0.09', '0.00', '0.61', '0.47', '0.00'] ['0.09', '0.00', '0.61', '0.47', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.57', '0.64', '0.43', '0.52', '0.01'] ['0.57', '0.64', '0.44', '0.53', '0.02']
CR_X0Y0_To_CR_X3Y3
['0.37', '0.47', '0.37', '0.40', '0.06'] ['0.37', '0.47', '0.37', '0.40', '0.06']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func C_drain_IO_L1_out_15_x0_U0 of kernel 0 = 15148
[INFO:     _3_dse_main_algorithm() ] Post: Longest func C_drain_IO_L1_out_10_x0_U0 of kernel 0 = 14853
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex C_drain_IO_L1_out_15_x0_U0 to slot CLOCKREGION_X4Y4:CLOCKREGION_X7Y7
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 93939, Resource: 0.4842597646773411
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 93939, Resource: 0.48535146773410964
[INFO:     _3_dse_main_algorithm() ] Longest func: [15148, {'BRAM': 2, 'DSP': 0, 'FF': 246, 'LUT': 413, 'URAM': 0}, 'C_drain_IO_L1_out_15_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['C_drain_IO_L1_out_15_x1_U0', 'C_drain_IO_L1_out_3_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [14853, 14853, 15083]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 15083
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 14853
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 14853 v.s. Second-longest latency: 15083
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 284, 'DSP': 720, 'FF': 156001, 'LUT': 84174, 'URAM': 8}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 246, 'LUT': 413, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 14853, 'BRAM': 0, 'DSP': 0, 'FF': 717, 'LUT': 773, 'URAM': 1}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 282, 'DSP': 720, 'FF': 156472, 'LUT': 84534, 'URAM': 9}
[INFO:                  dse_step() ] !!! Area Overflow: {'BRAM': -56.0, 'DSP': -6.399999999999977, 'FF': -35416.0, 'LUT': 192.0, 'URAM': -69.60000000000001}
[INFO:                  dse_step() ] Total area available in CR_X4Y0_To_CR_X7Y3 is {'BRAM': 240, 'DSP': 1056, 'FF': 240960, 'LUT': 120480, 'URAM': 144}
[INFO:                  dse_step() ] Old slot util: {'BRAM': 102, 'DSP': 680, 'FF': 120737, 'LUT': 78144, 'URAM': 23}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 246, 'LUT': 413, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 14853, 'BRAM': 0, 'DSP': 0, 'FF': 717, 'LUT': 773, 'URAM': 1}
[INFO:                  dse_step() ] Incremental planning C_drain_IO_L1_out_3_x1_U0 to CLOCKREGION_X4Y4:CLOCKREGION_X7Y7
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 138, 'DSP': 680, 'FF': 106073, 'LUT': 64049, 'URAM': 4}
[INFO:                  dse_step() ] all_fit: {'C_drain_IO_L1_out_15_x1_U0': True, 'C_drain_IO_L1_out_3_x1_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.42', '0.64', '0.50', '0.65', '0.16'] ['0.42', '0.64', '0.50', '0.65', '0.16']
CR_X0Y4_To_CR_X3Y7
['0.09', '0.00', '0.61', '0.47', '0.00'] ['0.09', '0.00', '0.61', '0.47', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.57', '0.64', '0.44', '0.53', '0.02'] ['0.57', '0.64', '0.44', '0.53', '0.03']
CR_X0Y0_To_CR_X3Y3
['0.37', '0.47', '0.37', '0.40', '0.06'] ['0.37', '0.47', '0.37', '0.40', '0.07']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func C_drain_IO_L1_out_15_x1_U0 of kernel 1 = 15148
[INFO:     _3_dse_main_algorithm() ] Post: Longest func C_drain_IO_L1_out_10_x1_U0 of kernel 1 = 14853
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex C_drain_IO_L1_out_3_x1_U0 to slot CLOCKREGION_X4Y4:CLOCKREGION_X7Y7
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 93939, Resource: 0.48535146773410964
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 93939, Resource: 0.48644317079087823
[INFO:     _3_dse_main_algorithm() ] Longest func: [15083, {'BRAM': 72, 'DSP': 0, 'FF': 255960, 'LUT': 97265, 'URAM': 0}, 'grp_nondf_kernel_2mm_fu_114']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['grp_nondf_kernel_2mm_fu_114']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [14853, 14853]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 14853
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 15083, Pruning Lat in lib: 15208
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 15083, Pruning Lat in lib: 15083
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 14740
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 14740 v.s. Second-longest latency: 14853
[INFO:                  dse_step() ] !!! Area Overflow: {'BRAM': -499.20000000000005, 'DSP': -998.4000000000001, 'FF': 476077.0, 'LUT': 138961.0, 'URAM': 204.8}
[INFO:                  dse_step() ] Total area available in CR_X0Y4_To_CR_X3Y7 is {'BRAM': 768, 'DSP': 1536, 'FF': 418560, 'LUT': 209280, 'URAM': 128}
[INFO:                  dse_step() ] Old slot util: {'BRAM': 72, 'DSP': 0, 'FF': 257016, 'LUT': 98064, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 72, 'DSP': 0, 'FF': 255960, 'LUT': 97265, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [{'factor': 32, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_4'}, {'factor': 32, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_5'}, {'factor': 2, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_6'}, {'factor': 32, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_7'}, {'factor': 32, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_8'}], 'pipeline': [], 'array_partition': [{'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 0, 'factor': 0, 'dim': 1, 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 2, 'factor': 2, 'dim': 1, 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 2, 'factor': 2, 'dim': 1, 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}, {'type': 2, 'factor': 2, 'dim': 1, 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}, {'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 0, 'factor': 0, 'dim': 1, 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}]}, 'latency': 14740, 'BRAM': 0, 'DSP': 0, 'FF': 747085, 'LUT': 274194, 'URAM': 288}
[INFO:                  dse_step() ] Fit failure: {'grp_nondf_kernel_2mm_fu_114': False}
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.42', '0.64', '0.50', '0.65', '0.16'] ['0.42', '0.64', '0.50', '0.65', '0.16']
CR_X0Y4_To_CR_X3Y7
['0.09', '0.00', '0.61', '0.47', '0.00'] ['0.09', '0.00', '0.61', '0.47', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.57', '0.64', '0.44', '0.53', '0.03'] ['0.57', '0.64', '0.44', '0.53', '0.03']
CR_X0Y0_To_CR_X3Y3
['0.37', '0.47', '0.37', '0.40', '0.07'] ['0.37', '0.47', '0.37', '0.40', '0.07']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 15083
[INFO:     _3_dse_main_algorithm() ] Post: Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 15083
[INFO:           defragmentation() ] Defragmentation for non-dataflow.
[INFO:           defragmentation() ] src_slot: ['CR_X0Y4_To_CR_X3Y7']
[INFO:           defragmentation() ] dst_slot: ['CR_X4Y0_To_CR_X7Y3', 'CR_X4Y4_To_CR_X7Y7', 'CR_X0Y0_To_CR_X3Y3']
[INFO:     _3_dse_main_algorithm() ] Look-ahead list: 
[(14576, 0.7890625), (14249, 0.796875), (13844, 0.6148556957186544), (13716, 1.7848886659021406), (13547, 0.796875), (13332, 1.28125), (13225, 0.6271096139143731), (13160, 0.6331183103975535), (12528, 0.6319285168195719), (12523, 0.6301151567278287), (12457, 1.328125), (12308, 0.6334623470948012), (11755, 1.328125), (11540, 1.8125), (11433, 0.6644017584097859), (10808, 1.1863364870030582), (10731, 0.6674073012232415), (10701, 1.1849818425076453), (10516, 0.670754491590214), (10172, 1.1833118310397555), (10077, 1.1845398509174312), (10014, 1.1890816131498472), (9817, 1.2219012805810399), (9706, 1.7758385894495412), (9390, 1.188639621559633), (9115, 1.2249068233944953), (9003, 1.7764430428134557), (8793, 1.2218988914373088), (8760, 1.1862552561162079), (8682, 1.775821865443425), (8653, 1.1848241590214068), (8124, 1.1832306001529052), (8091, 1.2249044342507645), (8029, 1.1843821674311927), (7979, 1.7764502102446482), (7966, 1.1889239296636085), (7876, 1.5), (7342, 1.1884819380733944), (6852, 1.2282349006116209)]
[INFO:     _3_dse_main_algorithm() ] Look-ahead
[INFO:                  dse_step() ] !!! Area Overflow: {'BRAM': -499.20000000000005, 'DSP': -998.4000000000001, 'FF': -6474.0, 'LUT': -34139.0, 'URAM': 17.799999999999997}
[INFO:                  dse_step() ] Total area available in CR_X0Y4_To_CR_X3Y7 is {'BRAM': 768, 'DSP': 1536, 'FF': 418560, 'LUT': 209280, 'URAM': 128}
[INFO:                  dse_step() ] Old slot util: {'BRAM': 72, 'DSP': 0, 'FF': 257016, 'LUT': 98064, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 72, 'DSP': 0, 'FF': 255960, 'LUT': 97265, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [{'factor': 2, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_4'}, {'factor': 32, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_5'}], 'pipeline': [{'II': 32, 'off': 0, 'rewind': 0, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_6'}], 'array_partition': [{'type': 2, 'factor': 2, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 2, 'factor': 2, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 0, 'factor': 0, 'dim': 1, 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}]}, 'latency': 14576, 'BRAM': 0, 'DSP': 0, 'FF': 264534, 'LUT': 101094, 'URAM': 101}
[INFO:                  dse_step() ] Fit failure: {'grp_nondf_kernel_2mm_fu_114': False}
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.42', '0.64', '0.50', '0.65', '0.16'] ['0.42', '0.64', '0.50', '0.65', '0.16']
CR_X0Y4_To_CR_X3Y7
['0.09', '0.00', '0.61', '0.47', '0.00'] ['0.09', '0.00', '0.61', '0.47', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.57', '0.64', '0.44', '0.53', '0.03'] ['0.57', '0.64', '0.44', '0.53', '0.03']
CR_X0Y0_To_CR_X3Y3
['0.37', '0.47', '0.37', '0.40', '0.07'] ['0.37', '0.47', '0.37', '0.40', '0.07']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 15083
[INFO:     _3_dse_main_algorithm() ] Post: Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 15083
[INFO:     _3_dse_main_algorithm() ] Look-ahead
[INFO:                  dse_step() ] !!! Area Overflow: {'BRAM': -499.20000000000005, 'DSP': -998.4000000000001, 'FF': -8524.0, 'LUT': -35252.0, 'URAM': 18.799999999999997}
[INFO:                  dse_step() ] Total area available in CR_X0Y4_To_CR_X3Y7 is {'BRAM': 768, 'DSP': 1536, 'FF': 418560, 'LUT': 209280, 'URAM': 128}
[INFO:                  dse_step() ] Old slot util: {'BRAM': 72, 'DSP': 0, 'FF': 257016, 'LUT': 98064, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 72, 'DSP': 0, 'FF': 255960, 'LUT': 97265, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [{'factor': 2, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_7'}, {'factor': 32, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_8'}], 'pipeline': [{'II': 54, 'off': 0, 'rewind': 0, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_3'}], 'array_partition': [{'type': 2, 'factor': 2, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 2, 'factor': 2, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}, {'type': 2, 'factor': 2, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 0, 'factor': 0, 'dim': 1, 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}]}, 'latency': 14249, 'BRAM': 0, 'DSP': 0, 'FF': 262484, 'LUT': 99981, 'URAM': 102}
[INFO:                  dse_step() ] Fit failure: {'grp_nondf_kernel_2mm_fu_114': False}
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.42', '0.64', '0.50', '0.65', '0.16'] ['0.42', '0.64', '0.50', '0.65', '0.16']
CR_X0Y4_To_CR_X3Y7
['0.09', '0.00', '0.61', '0.47', '0.00'] ['0.09', '0.00', '0.61', '0.47', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.57', '0.64', '0.44', '0.53', '0.03'] ['0.57', '0.64', '0.44', '0.53', '0.03']
CR_X0Y0_To_CR_X3Y3
['0.37', '0.47', '0.37', '0.40', '0.07'] ['0.37', '0.47', '0.37', '0.40', '0.07']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 15083
[INFO:     _3_dse_main_algorithm() ] Post: Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 15083
[INFO:     _3_dse_main_algorithm() ] Look-ahead
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 72, 'DSP': 0, 'FF': 257016, 'LUT': 98064, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 72, 'DSP': 0, 'FF': 255960, 'LUT': 97265, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [{'factor': 32, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_4'}, {'factor': 32, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_5'}, {'factor': 32, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_8'}], 'pipeline': [], 'array_partition': [{'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 0, 'factor': 0, 'dim': 1, 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 0, 'factor': 0, 'dim': 1, 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}]}, 'latency': 13844, 'BRAM': 132, 'DSP': 0, 'FF': 257354, 'LUT': 95371, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 132, 'DSP': 0, 'FF': 258410, 'LUT': 96170, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'grp_nondf_kernel_2mm_fu_114': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.42', '0.64', '0.50', '0.65', '0.16'] ['0.42', '0.64', '0.50', '0.65', '0.16']
CR_X0Y4_To_CR_X3Y7
['0.09', '0.00', '0.61', '0.47', '0.00'] ['0.17', '0.00', '0.62', '0.46', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.57', '0.64', '0.44', '0.53', '0.03'] ['0.57', '0.64', '0.44', '0.53', '0.03']
CR_X0Y0_To_CR_X3Y3
['0.37', '0.47', '0.37', '0.40', '0.07'] ['0.37', '0.47', '0.37', '0.40', '0.07']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 15083
[INFO:     _3_dse_main_algorithm() ] Post: Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 13844
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 93939, Resource: 0.48644317079087823
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 92700, Resource: 0.4843279961183891
[INFO:     _3_dse_main_algorithm() ] Longest func: [14853, {'BRAM': 0, 'DSP': 0, 'FF': 717, 'LUT': 773, 'URAM': 1}, 'C_drain_IO_L1_out_10_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['C_drain_IO_L1_out_10_x0_U0', 'C_drain_IO_L1_out_11_x0_U0', 'C_drain_IO_L1_out_15_x0_U0', 'C_drain_IO_L1_out_16_x0_U0', 'C_drain_IO_L1_out_17_x0_U0', 'C_drain_IO_L1_out_18_x0_U0', 'C_drain_IO_L1_out_19_x0_U0', 'C_drain_IO_L1_out_20_x0_U0', 'C_drain_IO_L1_out_21_x0_U0', 'C_drain_IO_L1_out_22_x0_U0', 'C_drain_IO_L1_out_23_x0_U0', 'C_drain_IO_L1_out_3_x0_U0', 'C_drain_IO_L1_out_4_x0_U0', 'C_drain_IO_L1_out_5_x0_U0', 'C_drain_IO_L1_out_6_x0_U0', 'C_drain_IO_L1_out_7_x0_U0', 'C_drain_IO_L1_out_8_x0_U0', 'C_drain_IO_L1_out_9_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [13755, 13755, 13844]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 13844
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 14853, Pruning Lat in lib: 14853
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 14243
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 13829 v.s. Second-longest latency: 13844
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 100, 'DSP': 680, 'FF': 120491, 'LUT': 77731, 'URAM': 23}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 717, 'LUT': 773, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 13829, 'BRAM': 2, 'DSP': 0, 'FF': 711, 'LUT': 768, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 102, 'DSP': 680, 'FF': 120485, 'LUT': 77726, 'URAM': 22}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 102, 'DSP': 680, 'FF': 120485, 'LUT': 77726, 'URAM': 22}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 717, 'LUT': 773, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 13829, 'BRAM': 2, 'DSP': 0, 'FF': 711, 'LUT': 768, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 104, 'DSP': 680, 'FF': 120479, 'LUT': 77721, 'URAM': 21}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 138, 'DSP': 680, 'FF': 106073, 'LUT': 64049, 'URAM': 4}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 717, 'LUT': 773, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 13829, 'BRAM': 2, 'DSP': 0, 'FF': 711, 'LUT': 768, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 140, 'DSP': 680, 'FF': 106067, 'LUT': 64044, 'URAM': 3}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 104, 'DSP': 680, 'FF': 120479, 'LUT': 77721, 'URAM': 21}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 717, 'LUT': 773, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 13829, 'BRAM': 2, 'DSP': 0, 'FF': 711, 'LUT': 768, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 106, 'DSP': 680, 'FF': 120473, 'LUT': 77716, 'URAM': 20}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 106, 'DSP': 680, 'FF': 120473, 'LUT': 77716, 'URAM': 20}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 717, 'LUT': 773, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 13829, 'BRAM': 2, 'DSP': 0, 'FF': 711, 'LUT': 768, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 108, 'DSP': 680, 'FF': 120467, 'LUT': 77711, 'URAM': 19}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 108, 'DSP': 680, 'FF': 120467, 'LUT': 77711, 'URAM': 19}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 717, 'LUT': 773, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 13829, 'BRAM': 2, 'DSP': 0, 'FF': 711, 'LUT': 768, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 110, 'DSP': 680, 'FF': 120461, 'LUT': 77706, 'URAM': 18}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 110, 'DSP': 680, 'FF': 120461, 'LUT': 77706, 'URAM': 18}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 717, 'LUT': 773, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 13829, 'BRAM': 2, 'DSP': 0, 'FF': 711, 'LUT': 768, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 112, 'DSP': 680, 'FF': 120455, 'LUT': 77701, 'URAM': 17}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 112, 'DSP': 680, 'FF': 120455, 'LUT': 77701, 'URAM': 17}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 717, 'LUT': 773, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 13829, 'BRAM': 2, 'DSP': 0, 'FF': 711, 'LUT': 768, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 114, 'DSP': 680, 'FF': 120449, 'LUT': 77696, 'URAM': 16}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 114, 'DSP': 680, 'FF': 120449, 'LUT': 77696, 'URAM': 16}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 717, 'LUT': 773, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 13829, 'BRAM': 2, 'DSP': 0, 'FF': 711, 'LUT': 768, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 116, 'DSP': 680, 'FF': 120443, 'LUT': 77691, 'URAM': 15}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 116, 'DSP': 680, 'FF': 120443, 'LUT': 77691, 'URAM': 15}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 717, 'LUT': 773, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 13829, 'BRAM': 2, 'DSP': 0, 'FF': 711, 'LUT': 768, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 118, 'DSP': 680, 'FF': 120437, 'LUT': 77686, 'URAM': 14}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 118, 'DSP': 680, 'FF': 120437, 'LUT': 77686, 'URAM': 14}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 717, 'LUT': 773, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 13829, 'BRAM': 2, 'DSP': 0, 'FF': 711, 'LUT': 768, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 120, 'DSP': 680, 'FF': 120431, 'LUT': 77681, 'URAM': 13}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 120, 'DSP': 680, 'FF': 120431, 'LUT': 77681, 'URAM': 13}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 717, 'LUT': 773, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 13829, 'BRAM': 2, 'DSP': 0, 'FF': 711, 'LUT': 768, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 122, 'DSP': 680, 'FF': 120425, 'LUT': 77676, 'URAM': 12}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 122, 'DSP': 680, 'FF': 120425, 'LUT': 77676, 'URAM': 12}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 717, 'LUT': 773, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 13829, 'BRAM': 2, 'DSP': 0, 'FF': 711, 'LUT': 768, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 124, 'DSP': 680, 'FF': 120419, 'LUT': 77671, 'URAM': 11}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 140, 'DSP': 680, 'FF': 106067, 'LUT': 64044, 'URAM': 3}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 717, 'LUT': 773, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 13829, 'BRAM': 2, 'DSP': 0, 'FF': 711, 'LUT': 768, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 142, 'DSP': 680, 'FF': 106061, 'LUT': 64039, 'URAM': 2}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 124, 'DSP': 680, 'FF': 120419, 'LUT': 77671, 'URAM': 11}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 717, 'LUT': 773, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 13829, 'BRAM': 2, 'DSP': 0, 'FF': 711, 'LUT': 768, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 126, 'DSP': 680, 'FF': 120413, 'LUT': 77666, 'URAM': 10}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 126, 'DSP': 680, 'FF': 120413, 'LUT': 77666, 'URAM': 10}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 717, 'LUT': 773, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 13829, 'BRAM': 2, 'DSP': 0, 'FF': 711, 'LUT': 768, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 128, 'DSP': 680, 'FF': 120407, 'LUT': 77661, 'URAM': 9}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 128, 'DSP': 680, 'FF': 120407, 'LUT': 77661, 'URAM': 9}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 717, 'LUT': 773, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 13829, 'BRAM': 2, 'DSP': 0, 'FF': 711, 'LUT': 768, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 130, 'DSP': 680, 'FF': 120401, 'LUT': 77656, 'URAM': 8}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 130, 'DSP': 680, 'FF': 120401, 'LUT': 77656, 'URAM': 8}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 717, 'LUT': 773, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 13829, 'BRAM': 2, 'DSP': 0, 'FF': 711, 'LUT': 768, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 132, 'DSP': 680, 'FF': 120395, 'LUT': 77651, 'URAM': 7}
[INFO:                  dse_step() ] all_fit: {'C_drain_IO_L1_out_10_x0_U0': True, 'C_drain_IO_L1_out_11_x0_U0': True, 'C_drain_IO_L1_out_15_x0_U0': True, 'C_drain_IO_L1_out_16_x0_U0': True, 'C_drain_IO_L1_out_17_x0_U0': True, 'C_drain_IO_L1_out_18_x0_U0': True, 'C_drain_IO_L1_out_19_x0_U0': True, 'C_drain_IO_L1_out_20_x0_U0': True, 'C_drain_IO_L1_out_21_x0_U0': True, 'C_drain_IO_L1_out_22_x0_U0': True, 'C_drain_IO_L1_out_23_x0_U0': True, 'C_drain_IO_L1_out_3_x0_U0': True, 'C_drain_IO_L1_out_4_x0_U0': True, 'C_drain_IO_L1_out_5_x0_U0': True, 'C_drain_IO_L1_out_6_x0_U0': True, 'C_drain_IO_L1_out_7_x0_U0': True, 'C_drain_IO_L1_out_8_x0_U0': True, 'C_drain_IO_L1_out_9_x0_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.42', '0.64', '0.50', '0.65', '0.16'] ['0.55', '0.64', '0.50', '0.64', '0.05']
CR_X0Y4_To_CR_X3Y7
['0.17', '0.00', '0.62', '0.46', '0.00'] ['0.17', '0.00', '0.62', '0.46', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.57', '0.64', '0.44', '0.53', '0.03'] ['0.59', '0.64', '0.44', '0.53', '0.01']
CR_X0Y0_To_CR_X3Y3
['0.37', '0.47', '0.37', '0.40', '0.07'] ['0.37', '0.47', '0.37', '0.40', '0.07']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func C_drain_IO_L1_out_10_x0_U0 of kernel 0 = 14853
[INFO:     _3_dse_main_algorithm() ] Post: Longest func C_drain_IO_L1_out_10_x0_U0 of kernel 0 = 13829
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 92700, Resource: 0.4843279961183891
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 92700, Resource: 0.4842461183891315
[INFO:     _3_dse_main_algorithm() ] Longest func: [14853, {'BRAM': 0, 'DSP': 0, 'FF': 717, 'LUT': 773, 'URAM': 1}, 'C_drain_IO_L1_out_10_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['C_drain_IO_L1_out_10_x1_U0', 'C_drain_IO_L1_out_11_x1_U0', 'C_drain_IO_L1_out_15_x1_U0', 'C_drain_IO_L1_out_16_x1_U0', 'C_drain_IO_L1_out_17_x1_U0', 'C_drain_IO_L1_out_18_x1_U0', 'C_drain_IO_L1_out_19_x1_U0', 'C_drain_IO_L1_out_20_x1_U0', 'C_drain_IO_L1_out_21_x1_U0', 'C_drain_IO_L1_out_22_x1_U0', 'C_drain_IO_L1_out_23_x1_U0', 'C_drain_IO_L1_out_3_x1_U0', 'C_drain_IO_L1_out_4_x1_U0', 'C_drain_IO_L1_out_5_x1_U0', 'C_drain_IO_L1_out_6_x1_U0', 'C_drain_IO_L1_out_7_x1_U0', 'C_drain_IO_L1_out_8_x1_U0', 'C_drain_IO_L1_out_9_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [13829, 13755, 13844]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 13844
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 14243
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 13829 v.s. Second-longest latency: 13844
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 132, 'DSP': 680, 'FF': 120395, 'LUT': 77651, 'URAM': 7}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 717, 'LUT': 773, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 13829, 'BRAM': 2, 'DSP': 0, 'FF': 711, 'LUT': 768, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 134, 'DSP': 680, 'FF': 120389, 'LUT': 77646, 'URAM': 6}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 134, 'DSP': 680, 'FF': 120389, 'LUT': 77646, 'URAM': 6}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 717, 'LUT': 773, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 13829, 'BRAM': 2, 'DSP': 0, 'FF': 711, 'LUT': 768, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 136, 'DSP': 680, 'FF': 120383, 'LUT': 77641, 'URAM': 5}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 282, 'DSP': 720, 'FF': 156472, 'LUT': 84534, 'URAM': 9}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 717, 'LUT': 773, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 13829, 'BRAM': 2, 'DSP': 0, 'FF': 711, 'LUT': 768, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 284, 'DSP': 720, 'FF': 156466, 'LUT': 84529, 'URAM': 8}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 284, 'DSP': 720, 'FF': 156466, 'LUT': 84529, 'URAM': 8}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 717, 'LUT': 773, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 13829, 'BRAM': 2, 'DSP': 0, 'FF': 711, 'LUT': 768, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 286, 'DSP': 720, 'FF': 156460, 'LUT': 84524, 'URAM': 7}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 286, 'DSP': 720, 'FF': 156460, 'LUT': 84524, 'URAM': 7}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 717, 'LUT': 773, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 13829, 'BRAM': 2, 'DSP': 0, 'FF': 711, 'LUT': 768, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 288, 'DSP': 720, 'FF': 156454, 'LUT': 84519, 'URAM': 6}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 288, 'DSP': 720, 'FF': 156454, 'LUT': 84519, 'URAM': 6}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 717, 'LUT': 773, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 13829, 'BRAM': 2, 'DSP': 0, 'FF': 711, 'LUT': 768, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 290, 'DSP': 720, 'FF': 156448, 'LUT': 84514, 'URAM': 5}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 290, 'DSP': 720, 'FF': 156448, 'LUT': 84514, 'URAM': 5}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 717, 'LUT': 773, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 13829, 'BRAM': 2, 'DSP': 0, 'FF': 711, 'LUT': 768, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 292, 'DSP': 720, 'FF': 156442, 'LUT': 84509, 'URAM': 4}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 292, 'DSP': 720, 'FF': 156442, 'LUT': 84509, 'URAM': 4}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 717, 'LUT': 773, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 13829, 'BRAM': 2, 'DSP': 0, 'FF': 711, 'LUT': 768, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 294, 'DSP': 720, 'FF': 156436, 'LUT': 84504, 'URAM': 3}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 294, 'DSP': 720, 'FF': 156436, 'LUT': 84504, 'URAM': 3}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 717, 'LUT': 773, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 13829, 'BRAM': 2, 'DSP': 0, 'FF': 711, 'LUT': 768, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 296, 'DSP': 720, 'FF': 156430, 'LUT': 84499, 'URAM': 2}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 296, 'DSP': 720, 'FF': 156430, 'LUT': 84499, 'URAM': 2}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 717, 'LUT': 773, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 13829, 'BRAM': 2, 'DSP': 0, 'FF': 711, 'LUT': 768, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 298, 'DSP': 720, 'FF': 156424, 'LUT': 84494, 'URAM': 1}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 298, 'DSP': 720, 'FF': 156424, 'LUT': 84494, 'URAM': 1}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 717, 'LUT': 773, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 13829, 'BRAM': 2, 'DSP': 0, 'FF': 711, 'LUT': 768, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 300, 'DSP': 720, 'FF': 156418, 'LUT': 84489, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 142, 'DSP': 680, 'FF': 106061, 'LUT': 64039, 'URAM': 2}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 717, 'LUT': 773, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 13829, 'BRAM': 2, 'DSP': 0, 'FF': 711, 'LUT': 768, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 144, 'DSP': 680, 'FF': 106055, 'LUT': 64034, 'URAM': 1}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 144, 'DSP': 680, 'FF': 106055, 'LUT': 64034, 'URAM': 1}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 717, 'LUT': 773, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 13829, 'BRAM': 2, 'DSP': 0, 'FF': 711, 'LUT': 768, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 146, 'DSP': 680, 'FF': 106049, 'LUT': 64029, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 136, 'DSP': 680, 'FF': 120383, 'LUT': 77641, 'URAM': 5}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 717, 'LUT': 773, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 13829, 'BRAM': 2, 'DSP': 0, 'FF': 711, 'LUT': 768, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 138, 'DSP': 680, 'FF': 120377, 'LUT': 77636, 'URAM': 4}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 138, 'DSP': 680, 'FF': 120377, 'LUT': 77636, 'URAM': 4}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 717, 'LUT': 773, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 13829, 'BRAM': 2, 'DSP': 0, 'FF': 711, 'LUT': 768, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 140, 'DSP': 680, 'FF': 120371, 'LUT': 77631, 'URAM': 3}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 140, 'DSP': 680, 'FF': 120371, 'LUT': 77631, 'URAM': 3}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 717, 'LUT': 773, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 13829, 'BRAM': 2, 'DSP': 0, 'FF': 711, 'LUT': 768, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 142, 'DSP': 680, 'FF': 120365, 'LUT': 77626, 'URAM': 2}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 142, 'DSP': 680, 'FF': 120365, 'LUT': 77626, 'URAM': 2}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 717, 'LUT': 773, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 13829, 'BRAM': 2, 'DSP': 0, 'FF': 711, 'LUT': 768, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 144, 'DSP': 680, 'FF': 120359, 'LUT': 77621, 'URAM': 1}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 144, 'DSP': 680, 'FF': 120359, 'LUT': 77621, 'URAM': 1}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 717, 'LUT': 773, 'URAM': 1}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 13829, 'BRAM': 2, 'DSP': 0, 'FF': 711, 'LUT': 768, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 146, 'DSP': 680, 'FF': 120353, 'LUT': 77616, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'C_drain_IO_L1_out_10_x1_U0': True, 'C_drain_IO_L1_out_11_x1_U0': True, 'C_drain_IO_L1_out_15_x1_U0': True, 'C_drain_IO_L1_out_16_x1_U0': True, 'C_drain_IO_L1_out_17_x1_U0': True, 'C_drain_IO_L1_out_18_x1_U0': True, 'C_drain_IO_L1_out_19_x1_U0': True, 'C_drain_IO_L1_out_20_x1_U0': True, 'C_drain_IO_L1_out_21_x1_U0': True, 'C_drain_IO_L1_out_22_x1_U0': True, 'C_drain_IO_L1_out_23_x1_U0': True, 'C_drain_IO_L1_out_3_x1_U0': True, 'C_drain_IO_L1_out_4_x1_U0': True, 'C_drain_IO_L1_out_5_x1_U0': True, 'C_drain_IO_L1_out_6_x1_U0': True, 'C_drain_IO_L1_out_7_x1_U0': True, 'C_drain_IO_L1_out_8_x1_U0': True, 'C_drain_IO_L1_out_9_x1_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.55', '0.64', '0.50', '0.64', '0.05'] ['0.61', '0.64', '0.50', '0.64', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.17', '0.00', '0.62', '0.46', '0.00'] ['0.17', '0.00', '0.62', '0.46', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.59', '0.64', '0.44', '0.53', '0.01'] ['0.61', '0.64', '0.44', '0.53', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.37', '0.47', '0.37', '0.40', '0.07'] ['0.39', '0.47', '0.37', '0.40', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func C_drain_IO_L1_out_10_x1_U0 of kernel 1 = 14853
[INFO:     _3_dse_main_algorithm() ] Post: Longest func C_drain_IO_L1_out_10_x1_U0 of kernel 1 = 13829
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 92700, Resource: 0.4842461183891315
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 92700, Resource: 0.48416424065987385
[INFO:     _3_dse_main_algorithm() ] Longest func: [13844, {'BRAM': 132, 'DSP': 0, 'FF': 257354, 'LUT': 95371, 'URAM': 0}, 'grp_nondf_kernel_2mm_fu_114']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['grp_nondf_kernel_2mm_fu_114']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [13829, 13829]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 13829
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 13844, Pruning Lat in lib: 14740
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 13844, Pruning Lat in lib: 14576
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 13844, Pruning Lat in lib: 14249
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 13844, Pruning Lat in lib: 13844
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 13716
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 13716 v.s. Second-longest latency: 13829
[INFO:                  dse_step() ] !!! Area Overflow: {'BRAM': -211.20000000000005, 'DSP': -998.4000000000001, 'FF': 476075.0, 'LUT': 138951.0, 'URAM': -83.2}
[INFO:                  dse_step() ] Total area available in CR_X0Y4_To_CR_X3Y7 is {'BRAM': 768, 'DSP': 1536, 'FF': 418560, 'LUT': 209280, 'URAM': 128}
[INFO:                  dse_step() ] Old slot util: {'BRAM': 132, 'DSP': 0, 'FF': 258410, 'LUT': 96170, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 132, 'DSP': 0, 'FF': 257354, 'LUT': 95371, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [{'factor': 32, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_4'}, {'factor': 32, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_5'}, {'factor': 2, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_6'}, {'factor': 32, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_7'}, {'factor': 32, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_8'}], 'pipeline': [], 'array_partition': [{'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 0, 'factor': 0, 'dim': 1, 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 2, 'factor': 2, 'dim': 1, 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 2, 'factor': 2, 'dim': 1, 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}, {'type': 2, 'factor': 2, 'dim': 1, 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}, {'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 0, 'factor': 0, 'dim': 1, 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}]}, 'latency': 13716, 'BRAM': 288, 'DSP': 0, 'FF': 747083, 'LUT': 274184, 'URAM': 0}
[INFO:                  dse_step() ] Fit failure: {'grp_nondf_kernel_2mm_fu_114': False}
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.61', '0.64', '0.50', '0.64', '0.00'] ['0.61', '0.64', '0.50', '0.64', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.17', '0.00', '0.62', '0.46', '0.00'] ['0.17', '0.00', '0.62', '0.46', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.61', '0.64', '0.44', '0.53', '0.00'] ['0.61', '0.64', '0.44', '0.53', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.39', '0.47', '0.37', '0.40', '0.00'] ['0.39', '0.47', '0.37', '0.40', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 13844
[INFO:     _3_dse_main_algorithm() ] Post: Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 13844
[INFO:           defragmentation() ] Defragmentation for non-dataflow.
[INFO:           defragmentation() ] src_slot: ['CR_X0Y4_To_CR_X3Y7']
[INFO:           defragmentation() ] dst_slot: ['CR_X4Y0_To_CR_X7Y3', 'CR_X4Y4_To_CR_X7Y7', 'CR_X0Y0_To_CR_X3Y3']
[INFO:     _3_dse_main_algorithm() ] Look-ahead list: 
[(13547, 0.796875), (13332, 1.28125), (13225, 0.6271096139143731), (13160, 0.6331183103975535), (12528, 0.6319285168195719), (12523, 0.6301151567278287), (12457, 1.328125), (12308, 0.6334623470948012), (11755, 1.328125), (11540, 1.8125), (11433, 0.6644017584097859), (10808, 1.1863364870030582), (10731, 0.6674073012232415), (10701, 1.1849818425076453), (10516, 0.670754491590214), (10172, 1.1833118310397555), (10077, 1.1845398509174312), (10014, 1.1890816131498472), (9817, 1.2219012805810399), (9706, 1.7758385894495412), (9390, 1.188639621559633), (9115, 1.2249068233944953), (9003, 1.7764430428134557), (8793, 1.2218988914373088), (8760, 1.1862552561162079), (8682, 1.775821865443425), (8653, 1.1848241590214068), (8124, 1.1832306001529052), (8091, 1.2249044342507645), (8029, 1.1843821674311927), (7979, 1.7764502102446482), (7966, 1.1889239296636085), (7876, 1.5), (7342, 1.1884819380733944), (6852, 1.2282349006116209)]
[INFO:     _3_dse_main_algorithm() ] Look-ahead
[INFO:                  dse_step() ] !!! Area Overflow: {'BRAM': -499.20000000000005, 'DSP': -998.4000000000001, 'FF': -7266.0, 'LUT': -35252.0, 'URAM': 18.799999999999997}
[INFO:                  dse_step() ] Total area available in CR_X0Y4_To_CR_X3Y7 is {'BRAM': 768, 'DSP': 1536, 'FF': 418560, 'LUT': 209280, 'URAM': 128}
[INFO:                  dse_step() ] Old slot util: {'BRAM': 132, 'DSP': 0, 'FF': 258410, 'LUT': 96170, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 132, 'DSP': 0, 'FF': 257354, 'LUT': 95371, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [{'factor': 2, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_7'}, {'factor': 32, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_8'}], 'pipeline': [{'II': 32, 'off': 0, 'rewind': 0, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_3'}], 'array_partition': [{'type': 2, 'factor': 2, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 2, 'factor': 2, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}, {'type': 2, 'factor': 2, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 0, 'factor': 0, 'dim': 1, 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}]}, 'latency': 13547, 'BRAM': 0, 'DSP': 0, 'FF': 263742, 'LUT': 99981, 'URAM': 102}
[INFO:                  dse_step() ] Fit failure: {'grp_nondf_kernel_2mm_fu_114': False}
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.61', '0.64', '0.50', '0.64', '0.00'] ['0.61', '0.64', '0.50', '0.64', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.17', '0.00', '0.62', '0.46', '0.00'] ['0.17', '0.00', '0.62', '0.46', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.61', '0.64', '0.44', '0.53', '0.00'] ['0.61', '0.64', '0.44', '0.53', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.39', '0.47', '0.37', '0.40', '0.00'] ['0.39', '0.47', '0.37', '0.40', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 13844
[INFO:     _3_dse_main_algorithm() ] Post: Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 13844
[INFO:     _3_dse_main_algorithm() ] Look-ahead
[INFO:                  dse_step() ] !!! Area Overflow: {'BRAM': -499.20000000000005, 'DSP': -998.4000000000001, 'FF': -5865.0, 'LUT': -37134.0, 'URAM': 80.8}
[INFO:                  dse_step() ] Total area available in CR_X0Y4_To_CR_X3Y7 is {'BRAM': 768, 'DSP': 1536, 'FF': 418560, 'LUT': 209280, 'URAM': 128}
[INFO:                  dse_step() ] Old slot util: {'BRAM': 132, 'DSP': 0, 'FF': 258410, 'LUT': 96170, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 132, 'DSP': 0, 'FF': 257354, 'LUT': 95371, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [{'factor': 32, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_4'}, {'factor': 32, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_5'}, {'factor': 2, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_7'}, {'factor': 32, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_8'}], 'pipeline': [], 'array_partition': [{'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 0, 'factor': 0, 'dim': 1, 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 2, 'factor': 2, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 2, 'factor': 2, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}, {'type': 2, 'factor': 2, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 0, 'factor': 0, 'dim': 1, 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}]}, 'latency': 13332, 'BRAM': 0, 'DSP': 0, 'FF': 265143, 'LUT': 98099, 'URAM': 164}
[INFO:                  dse_step() ] Fit failure: {'grp_nondf_kernel_2mm_fu_114': False}
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.61', '0.64', '0.50', '0.64', '0.00'] ['0.61', '0.64', '0.50', '0.64', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.17', '0.00', '0.62', '0.46', '0.00'] ['0.17', '0.00', '0.62', '0.46', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.61', '0.64', '0.44', '0.53', '0.00'] ['0.61', '0.64', '0.44', '0.53', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.39', '0.47', '0.37', '0.40', '0.00'] ['0.39', '0.47', '0.37', '0.40', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 13844
[INFO:     _3_dse_main_algorithm() ] Post: Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 13844
[INFO:     _3_dse_main_algorithm() ] Look-ahead
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 132, 'DSP': 0, 'FF': 258410, 'LUT': 96170, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 132, 'DSP': 0, 'FF': 257354, 'LUT': 95371, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [{'factor': 2, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_7'}, {'factor': 32, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_8'}], 'pipeline': [{'II': 54, 'off': 0, 'rewind': 0, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_3'}], 'array_partition': [{'type': 2, 'factor': 2, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 2, 'factor': 2, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}, {'type': 2, 'factor': 2, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 0, 'factor': 0, 'dim': 1, 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}]}, 'latency': 13225, 'BRAM': 104, 'DSP': 0, 'FF': 262483, 'LUT': 99981, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 104, 'DSP': 0, 'FF': 263539, 'LUT': 100780, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'grp_nondf_kernel_2mm_fu_114': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.61', '0.64', '0.50', '0.64', '0.00'] ['0.61', '0.64', '0.50', '0.64', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.17', '0.00', '0.62', '0.46', '0.00'] ['0.14', '0.00', '0.63', '0.48', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.61', '0.64', '0.44', '0.53', '0.00'] ['0.61', '0.64', '0.44', '0.53', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.39', '0.47', '0.37', '0.40', '0.00'] ['0.39', '0.47', '0.37', '0.40', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 13844
[INFO:     _3_dse_main_algorithm() ] Post: Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 13225
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 92700, Resource: 0.48416424065987385
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 92081, Resource: 0.4902883915574964
[INFO:     _3_dse_main_algorithm() ] Longest func: [13829, {'BRAM': 2, 'DSP': 0, 'FF': 711, 'LUT': 768, 'URAM': 0}, 'C_drain_IO_L1_out_10_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['C_drain_IO_L1_out_10_x0_U0', 'C_drain_IO_L1_out_11_x0_U0', 'C_drain_IO_L1_out_15_x0_U0', 'C_drain_IO_L1_out_16_x0_U0', 'C_drain_IO_L1_out_17_x0_U0', 'C_drain_IO_L1_out_18_x0_U0', 'C_drain_IO_L1_out_19_x0_U0', 'C_drain_IO_L1_out_20_x0_U0', 'C_drain_IO_L1_out_21_x0_U0', 'C_drain_IO_L1_out_22_x0_U0', 'C_drain_IO_L1_out_23_x0_U0', 'C_drain_IO_L1_out_3_x0_U0', 'C_drain_IO_L1_out_4_x0_U0', 'C_drain_IO_L1_out_5_x0_U0', 'C_drain_IO_L1_out_6_x0_U0', 'C_drain_IO_L1_out_7_x0_U0', 'C_drain_IO_L1_out_8_x0_U0', 'C_drain_IO_L1_out_9_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [13755, 13755, 13225]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 13755
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 13829, Pruning Lat in lib: 14243
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 13829, Pruning Lat in lib: 13829
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 13828
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 13347 v.s. Second-longest latency: 13755
[INFO:                  dse_step() ] !!! Area Overflow: {'BRAM': -10.0, 'DSP': -6.399999999999977, 'FF': -34524.0, 'LUT': 312.0, 'URAM': -93.60000000000001}
[INFO:                  dse_step() ] Total area available in CR_X4Y0_To_CR_X7Y3 is {'BRAM': 240, 'DSP': 1056, 'FF': 240960, 'LUT': 120480, 'URAM': 144}
[INFO:                  dse_step() ] Old slot util: {'BRAM': 146, 'DSP': 680, 'FF': 120353, 'LUT': 77616, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 711, 'LUT': 768, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 13347, 'BRAM': 2, 'DSP': 0, 'FF': 2458, 'LUT': 1776, 'URAM': 0}
[INFO:                  dse_step() ] Incremental planning C_drain_IO_L1_out_10_x0_U0 to CLOCKREGION_X4Y4:CLOCKREGION_X7Y7
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 148, 'DSP': 680, 'FF': 108507, 'LUT': 65805, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 144, 'DSP': 680, 'FF': 119642, 'LUT': 76848, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 711, 'LUT': 768, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 13347, 'BRAM': 2, 'DSP': 0, 'FF': 2458, 'LUT': 1776, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 144, 'DSP': 680, 'FF': 121389, 'LUT': 77856, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 148, 'DSP': 680, 'FF': 108507, 'LUT': 65805, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 711, 'LUT': 768, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 13347, 'BRAM': 2, 'DSP': 0, 'FF': 2458, 'LUT': 1776, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 148, 'DSP': 680, 'FF': 110254, 'LUT': 66813, 'URAM': 0}
[INFO:                  dse_step() ] !!! Area Overflow: {'BRAM': -12.0, 'DSP': -6.399999999999977, 'FF': -33488.0, 'LUT': 552.0, 'URAM': -93.60000000000001}
[INFO:                  dse_step() ] Total area available in CR_X4Y0_To_CR_X7Y3 is {'BRAM': 240, 'DSP': 1056, 'FF': 240960, 'LUT': 120480, 'URAM': 144}
[INFO:                  dse_step() ] Old slot util: {'BRAM': 144, 'DSP': 680, 'FF': 121389, 'LUT': 77856, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 711, 'LUT': 768, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 13347, 'BRAM': 2, 'DSP': 0, 'FF': 2458, 'LUT': 1776, 'URAM': 0}
[INFO:                  dse_step() ] Incremental planning C_drain_IO_L1_out_16_x0_U0 to CLOCKREGION_X4Y4:CLOCKREGION_X7Y7
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 150, 'DSP': 680, 'FF': 112712, 'LUT': 68589, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 142, 'DSP': 680, 'FF': 120678, 'LUT': 77088, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 711, 'LUT': 768, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 13347, 'BRAM': 2, 'DSP': 0, 'FF': 2458, 'LUT': 1776, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 142, 'DSP': 680, 'FF': 122425, 'LUT': 78096, 'URAM': 0}
[INFO:                  dse_step() ] !!! Area Overflow: {'BRAM': -14.0, 'DSP': -6.399999999999977, 'FF': -32452.0, 'LUT': 792.0, 'URAM': -93.60000000000001}
[INFO:                  dse_step() ] Total area available in CR_X4Y0_To_CR_X7Y3 is {'BRAM': 240, 'DSP': 1056, 'FF': 240960, 'LUT': 120480, 'URAM': 144}
[INFO:                  dse_step() ] Old slot util: {'BRAM': 142, 'DSP': 680, 'FF': 122425, 'LUT': 78096, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 711, 'LUT': 768, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 13347, 'BRAM': 2, 'DSP': 0, 'FF': 2458, 'LUT': 1776, 'URAM': 0}
[INFO:                  dse_step() ] Incremental planning C_drain_IO_L1_out_18_x0_U0 to CLOCKREGION_X4Y4:CLOCKREGION_X7Y7
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 152, 'DSP': 680, 'FF': 115170, 'LUT': 70365, 'URAM': 0}
[INFO:                  dse_step() ] !!! Area Overflow: {'BRAM': -16.0, 'DSP': -6.399999999999977, 'FF': -33163.0, 'LUT': 24.0, 'URAM': -93.60000000000001}
[INFO:                  dse_step() ] Total area available in CR_X4Y0_To_CR_X7Y3 is {'BRAM': 240, 'DSP': 1056, 'FF': 240960, 'LUT': 120480, 'URAM': 144}
[INFO:                  dse_step() ] Old slot util: {'BRAM': 140, 'DSP': 680, 'FF': 121714, 'LUT': 77328, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 711, 'LUT': 768, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 13347, 'BRAM': 2, 'DSP': 0, 'FF': 2458, 'LUT': 1776, 'URAM': 0}
[INFO:                  dse_step() ] Incremental planning C_drain_IO_L1_out_19_x0_U0 to CLOCKREGION_X4Y4:CLOCKREGION_X7Y7
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 154, 'DSP': 680, 'FF': 117628, 'LUT': 72141, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 138, 'DSP': 680, 'FF': 121003, 'LUT': 76560, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 711, 'LUT': 768, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 13347, 'BRAM': 2, 'DSP': 0, 'FF': 2458, 'LUT': 1776, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 138, 'DSP': 680, 'FF': 122750, 'LUT': 77568, 'URAM': 0}
[INFO:                  dse_step() ] !!! Area Overflow: {'BRAM': -18.0, 'DSP': -6.399999999999977, 'FF': -32127.0, 'LUT': 264.0, 'URAM': -93.60000000000001}
[INFO:                  dse_step() ] Total area available in CR_X4Y0_To_CR_X7Y3 is {'BRAM': 240, 'DSP': 1056, 'FF': 240960, 'LUT': 120480, 'URAM': 144}
[INFO:                  dse_step() ] Old slot util: {'BRAM': 138, 'DSP': 680, 'FF': 122750, 'LUT': 77568, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 711, 'LUT': 768, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 13347, 'BRAM': 2, 'DSP': 0, 'FF': 2458, 'LUT': 1776, 'URAM': 0}
[INFO:                  dse_step() ] Incremental planning C_drain_IO_L1_out_21_x0_U0 to CLOCKREGION_X4Y4:CLOCKREGION_X7Y7
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 680, 'FF': 120086, 'LUT': 73917, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 136, 'DSP': 680, 'FF': 122039, 'LUT': 76800, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 711, 'LUT': 768, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 13347, 'BRAM': 2, 'DSP': 0, 'FF': 2458, 'LUT': 1776, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 136, 'DSP': 680, 'FF': 123786, 'LUT': 77808, 'URAM': 0}
[INFO:                  dse_step() ] !!! Area Overflow: {'BRAM': -20.0, 'DSP': -6.399999999999977, 'FF': -31091.0, 'LUT': 504.0, 'URAM': -93.60000000000001}
[INFO:                  dse_step() ] Total area available in CR_X4Y0_To_CR_X7Y3 is {'BRAM': 240, 'DSP': 1056, 'FF': 240960, 'LUT': 120480, 'URAM': 144}
[INFO:                  dse_step() ] Old slot util: {'BRAM': 136, 'DSP': 680, 'FF': 123786, 'LUT': 77808, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 711, 'LUT': 768, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 13347, 'BRAM': 2, 'DSP': 0, 'FF': 2458, 'LUT': 1776, 'URAM': 0}
[INFO:                  dse_step() ] Incremental planning C_drain_IO_L1_out_23_x0_U0 to CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 302, 'DSP': 720, 'FF': 158876, 'LUT': 86265, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 134, 'DSP': 680, 'FF': 123075, 'LUT': 77040, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 711, 'LUT': 768, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 13347, 'BRAM': 2, 'DSP': 0, 'FF': 2458, 'LUT': 1776, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 134, 'DSP': 680, 'FF': 124822, 'LUT': 78048, 'URAM': 0}
[INFO:                  dse_step() ] !!! Area Overflow: {'BRAM': -22.0, 'DSP': -6.399999999999977, 'FF': -30055.0, 'LUT': 744.0, 'URAM': -93.60000000000001}
[INFO:                  dse_step() ] Total area available in CR_X4Y0_To_CR_X7Y3 is {'BRAM': 240, 'DSP': 1056, 'FF': 240960, 'LUT': 120480, 'URAM': 144}
[INFO:                  dse_step() ] Old slot util: {'BRAM': 134, 'DSP': 680, 'FF': 124822, 'LUT': 78048, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 711, 'LUT': 768, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 13347, 'BRAM': 2, 'DSP': 0, 'FF': 2458, 'LUT': 1776, 'URAM': 0}
[INFO:                  dse_step() ] Incremental planning C_drain_IO_L1_out_4_x0_U0 to CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 304, 'DSP': 720, 'FF': 161334, 'LUT': 88041, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 680, 'FF': 120086, 'LUT': 73917, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 711, 'LUT': 768, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 13347, 'BRAM': 2, 'DSP': 0, 'FF': 2458, 'LUT': 1776, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 680, 'FF': 121833, 'LUT': 74925, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 132, 'DSP': 680, 'FF': 124111, 'LUT': 77280, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 711, 'LUT': 768, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 13347, 'BRAM': 2, 'DSP': 0, 'FF': 2458, 'LUT': 1776, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 132, 'DSP': 680, 'FF': 125858, 'LUT': 78288, 'URAM': 0}
[INFO:                  dse_step() ] !!! Area Overflow: {'BRAM': -24.0, 'DSP': -6.399999999999977, 'FF': -29019.0, 'LUT': 984.0, 'URAM': -93.60000000000001}
[INFO:                  dse_step() ] Total area available in CR_X4Y0_To_CR_X7Y3 is {'BRAM': 240, 'DSP': 1056, 'FF': 240960, 'LUT': 120480, 'URAM': 144}
[INFO:                  dse_step() ] Old slot util: {'BRAM': 132, 'DSP': 680, 'FF': 125858, 'LUT': 78288, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 711, 'LUT': 768, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 13347, 'BRAM': 2, 'DSP': 0, 'FF': 2458, 'LUT': 1776, 'URAM': 0}
[INFO:                  dse_step() ] Incremental planning C_drain_IO_L1_out_7_x0_U0 to CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 306, 'DSP': 720, 'FF': 163792, 'LUT': 89817, 'URAM': 0}
[INFO:                  dse_step() ] !!! Area Overflow: {'BRAM': -26.0, 'DSP': -6.399999999999977, 'FF': -29730.0, 'LUT': 216.0, 'URAM': -93.60000000000001}
[INFO:                  dse_step() ] Total area available in CR_X4Y0_To_CR_X7Y3 is {'BRAM': 240, 'DSP': 1056, 'FF': 240960, 'LUT': 120480, 'URAM': 144}
[INFO:                  dse_step() ] Old slot util: {'BRAM': 130, 'DSP': 680, 'FF': 125147, 'LUT': 77520, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 711, 'LUT': 768, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 13347, 'BRAM': 2, 'DSP': 0, 'FF': 2458, 'LUT': 1776, 'URAM': 0}
[INFO:                  dse_step() ] Incremental planning C_drain_IO_L1_out_8_x0_U0 to CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 308, 'DSP': 720, 'FF': 166250, 'LUT': 91593, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 128, 'DSP': 680, 'FF': 124436, 'LUT': 76752, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 711, 'LUT': 768, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 13347, 'BRAM': 2, 'DSP': 0, 'FF': 2458, 'LUT': 1776, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 128, 'DSP': 680, 'FF': 126183, 'LUT': 77760, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'C_drain_IO_L1_out_10_x0_U0': True, 'C_drain_IO_L1_out_11_x0_U0': True, 'C_drain_IO_L1_out_15_x0_U0': True, 'C_drain_IO_L1_out_16_x0_U0': True, 'C_drain_IO_L1_out_17_x0_U0': True, 'C_drain_IO_L1_out_18_x0_U0': True, 'C_drain_IO_L1_out_19_x0_U0': True, 'C_drain_IO_L1_out_20_x0_U0': True, 'C_drain_IO_L1_out_21_x0_U0': True, 'C_drain_IO_L1_out_22_x0_U0': True, 'C_drain_IO_L1_out_23_x0_U0': True, 'C_drain_IO_L1_out_3_x0_U0': True, 'C_drain_IO_L1_out_4_x0_U0': True, 'C_drain_IO_L1_out_5_x0_U0': True, 'C_drain_IO_L1_out_6_x0_U0': True, 'C_drain_IO_L1_out_7_x0_U0': True, 'C_drain_IO_L1_out_8_x0_U0': True, 'C_drain_IO_L1_out_9_x0_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.61', '0.64', '0.50', '0.64', '0.00'] ['0.53', '0.64', '0.52', '0.65', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.14', '0.00', '0.63', '0.48', '0.00'] ['0.14', '0.00', '0.63', '0.48', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.61', '0.64', '0.44', '0.53', '0.00'] ['0.65', '0.64', '0.51', '0.62', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.39', '0.47', '0.37', '0.40', '0.00'] ['0.40', '0.47', '0.40', '0.44', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func C_drain_IO_L1_out_10_x0_U0 of kernel 0 = 13829
[INFO:     _3_dse_main_algorithm() ] Post: Longest func C_drain_IO_L2_out_boundary_x0_U0 of kernel 0 = 13755
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex C_drain_IO_L1_out_10_x0_U0 to slot CLOCKREGION_X4Y4:CLOCKREGION_X7Y7
[INFO:           updateFloorplan() ] Moving vertex C_drain_IO_L1_out_16_x0_U0 to slot CLOCKREGION_X4Y4:CLOCKREGION_X7Y7
[INFO:           updateFloorplan() ] Moving vertex C_drain_IO_L1_out_18_x0_U0 to slot CLOCKREGION_X4Y4:CLOCKREGION_X7Y7
[INFO:           updateFloorplan() ] Moving vertex C_drain_IO_L1_out_19_x0_U0 to slot CLOCKREGION_X4Y4:CLOCKREGION_X7Y7
[INFO:           updateFloorplan() ] Moving vertex C_drain_IO_L1_out_21_x0_U0 to slot CLOCKREGION_X4Y4:CLOCKREGION_X7Y7
[INFO:           updateFloorplan() ] Moving vertex C_drain_IO_L1_out_23_x0_U0 to slot CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:           updateFloorplan() ] Moving vertex C_drain_IO_L1_out_4_x0_U0 to slot CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:           updateFloorplan() ] Moving vertex C_drain_IO_L1_out_7_x0_U0 to slot CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:           updateFloorplan() ] Moving vertex C_drain_IO_L1_out_8_x0_U0 to slot CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 92081, Resource: 0.4902883915574964
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 92081, Resource: 0.517799308588064
[INFO:     _3_dse_main_algorithm() ] Longest func: [13829, {'BRAM': 2, 'DSP': 0, 'FF': 711, 'LUT': 768, 'URAM': 0}, 'C_drain_IO_L1_out_10_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['C_drain_IO_L1_out_10_x1_U0', 'C_drain_IO_L1_out_11_x1_U0', 'C_drain_IO_L1_out_15_x1_U0', 'C_drain_IO_L1_out_16_x1_U0', 'C_drain_IO_L1_out_17_x1_U0', 'C_drain_IO_L1_out_18_x1_U0', 'C_drain_IO_L1_out_19_x1_U0', 'C_drain_IO_L1_out_20_x1_U0', 'C_drain_IO_L1_out_21_x1_U0', 'C_drain_IO_L1_out_22_x1_U0', 'C_drain_IO_L1_out_23_x1_U0', 'C_drain_IO_L1_out_3_x1_U0', 'C_drain_IO_L1_out_4_x1_U0', 'C_drain_IO_L1_out_5_x1_U0', 'C_drain_IO_L1_out_6_x1_U0', 'C_drain_IO_L1_out_7_x1_U0', 'C_drain_IO_L1_out_8_x1_U0', 'C_drain_IO_L1_out_9_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [13755, 13755, 13225]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 13755
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 13828
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 13347 v.s. Second-longest latency: 13755
[INFO:                  dse_step() ] !!! Area Overflow: {'BRAM': -28.0, 'DSP': -6.399999999999977, 'FF': -28694.0, 'LUT': 456.0, 'URAM': -93.60000000000001}
[INFO:                  dse_step() ] Total area available in CR_X4Y0_To_CR_X7Y3 is {'BRAM': 240, 'DSP': 1056, 'FF': 240960, 'LUT': 120480, 'URAM': 144}
[INFO:                  dse_step() ] Old slot util: {'BRAM': 128, 'DSP': 680, 'FF': 126183, 'LUT': 77760, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 711, 'LUT': 768, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 13347, 'BRAM': 2, 'DSP': 0, 'FF': 2458, 'LUT': 1776, 'URAM': 0}
[INFO:                  dse_step() ] Incremental planning C_drain_IO_L1_out_10_x1_U0 to CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 310, 'DSP': 720, 'FF': 168708, 'LUT': 93369, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 126, 'DSP': 680, 'FF': 125472, 'LUT': 76992, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 711, 'LUT': 768, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 13347, 'BRAM': 2, 'DSP': 0, 'FF': 2458, 'LUT': 1776, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 126, 'DSP': 680, 'FF': 127219, 'LUT': 78000, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 310, 'DSP': 720, 'FF': 168708, 'LUT': 93369, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 711, 'LUT': 768, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 13347, 'BRAM': 2, 'DSP': 0, 'FF': 2458, 'LUT': 1776, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 310, 'DSP': 720, 'FF': 170455, 'LUT': 94377, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 310, 'DSP': 720, 'FF': 170455, 'LUT': 94377, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 711, 'LUT': 768, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 13347, 'BRAM': 2, 'DSP': 0, 'FF': 2458, 'LUT': 1776, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 310, 'DSP': 720, 'FF': 172202, 'LUT': 95385, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 310, 'DSP': 720, 'FF': 172202, 'LUT': 95385, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 711, 'LUT': 768, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 13347, 'BRAM': 2, 'DSP': 0, 'FF': 2458, 'LUT': 1776, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 310, 'DSP': 720, 'FF': 173949, 'LUT': 96393, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 310, 'DSP': 720, 'FF': 173949, 'LUT': 96393, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 711, 'LUT': 768, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 13347, 'BRAM': 2, 'DSP': 0, 'FF': 2458, 'LUT': 1776, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 310, 'DSP': 720, 'FF': 175696, 'LUT': 97401, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 310, 'DSP': 720, 'FF': 175696, 'LUT': 97401, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 711, 'LUT': 768, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 13347, 'BRAM': 2, 'DSP': 0, 'FF': 2458, 'LUT': 1776, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 310, 'DSP': 720, 'FF': 177443, 'LUT': 98409, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 310, 'DSP': 720, 'FF': 177443, 'LUT': 98409, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 711, 'LUT': 768, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 13347, 'BRAM': 2, 'DSP': 0, 'FF': 2458, 'LUT': 1776, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 310, 'DSP': 720, 'FF': 179190, 'LUT': 99417, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 310, 'DSP': 720, 'FF': 179190, 'LUT': 99417, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 711, 'LUT': 768, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 13347, 'BRAM': 2, 'DSP': 0, 'FF': 2458, 'LUT': 1776, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 310, 'DSP': 720, 'FF': 180937, 'LUT': 100425, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 310, 'DSP': 720, 'FF': 180937, 'LUT': 100425, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 711, 'LUT': 768, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 13347, 'BRAM': 2, 'DSP': 0, 'FF': 2458, 'LUT': 1776, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 310, 'DSP': 720, 'FF': 182684, 'LUT': 101433, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 310, 'DSP': 720, 'FF': 182684, 'LUT': 101433, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 711, 'LUT': 768, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 13347, 'BRAM': 2, 'DSP': 0, 'FF': 2458, 'LUT': 1776, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 310, 'DSP': 720, 'FF': 184431, 'LUT': 102441, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 680, 'FF': 121833, 'LUT': 74925, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 711, 'LUT': 768, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 13347, 'BRAM': 2, 'DSP': 0, 'FF': 2458, 'LUT': 1776, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 680, 'FF': 123580, 'LUT': 75933, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 680, 'FF': 123580, 'LUT': 75933, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 711, 'LUT': 768, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 13347, 'BRAM': 2, 'DSP': 0, 'FF': 2458, 'LUT': 1776, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 680, 'FF': 125327, 'LUT': 76941, 'URAM': 0}
[INFO:                  dse_step() ] !!! Area Overflow: {'BRAM': -30.0, 'DSP': -6.399999999999977, 'FF': -27658.0, 'LUT': 696.0, 'URAM': -93.60000000000001}
[INFO:                  dse_step() ] Total area available in CR_X4Y0_To_CR_X7Y3 is {'BRAM': 240, 'DSP': 1056, 'FF': 240960, 'LUT': 120480, 'URAM': 144}
[INFO:                  dse_step() ] Old slot util: {'BRAM': 126, 'DSP': 680, 'FF': 127219, 'LUT': 78000, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 711, 'LUT': 768, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 13347, 'BRAM': 2, 'DSP': 0, 'FF': 2458, 'LUT': 1776, 'URAM': 0}
[INFO:                  dse_step() ] Incremental planning C_drain_IO_L1_out_5_x1_U0 to CLOCKREGION_X0Y4:CLOCKREGION_X3Y7
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 106, 'DSP': 0, 'FF': 265997, 'LUT': 102556, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 124, 'DSP': 680, 'FF': 126508, 'LUT': 77232, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 711, 'LUT': 768, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 13347, 'BRAM': 2, 'DSP': 0, 'FF': 2458, 'LUT': 1776, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 124, 'DSP': 680, 'FF': 128255, 'LUT': 78240, 'URAM': 0}
[INFO:                  dse_step() ] !!! Area Overflow: {'BRAM': -32.0, 'DSP': -6.399999999999977, 'FF': -26622.0, 'LUT': 936.0, 'URAM': -93.60000000000001}
[INFO:                  dse_step() ] Total area available in CR_X4Y0_To_CR_X7Y3 is {'BRAM': 240, 'DSP': 1056, 'FF': 240960, 'LUT': 120480, 'URAM': 144}
[INFO:                  dse_step() ] Old slot util: {'BRAM': 124, 'DSP': 680, 'FF': 128255, 'LUT': 78240, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 711, 'LUT': 768, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 13347, 'BRAM': 2, 'DSP': 0, 'FF': 2458, 'LUT': 1776, 'URAM': 0}
[INFO:                  dse_step() ] Incremental planning C_drain_IO_L1_out_7_x1_U0 to CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 312, 'DSP': 720, 'FF': 186889, 'LUT': 104217, 'URAM': 0}
[INFO:                  dse_step() ] !!! Area Overflow: {'BRAM': -34.0, 'DSP': -6.399999999999977, 'FF': -27333.0, 'LUT': 168.0, 'URAM': -93.60000000000001}
[INFO:                  dse_step() ] Total area available in CR_X4Y0_To_CR_X7Y3 is {'BRAM': 240, 'DSP': 1056, 'FF': 240960, 'LUT': 120480, 'URAM': 144}
[INFO:                  dse_step() ] Old slot util: {'BRAM': 122, 'DSP': 680, 'FF': 127544, 'LUT': 77472, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 711, 'LUT': 768, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 13347, 'BRAM': 2, 'DSP': 0, 'FF': 2458, 'LUT': 1776, 'URAM': 0}
[INFO:                  dse_step() ] Incremental planning C_drain_IO_L1_out_8_x1_U0 to CLOCKREGION_X0Y4:CLOCKREGION_X3Y7
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 108, 'DSP': 0, 'FF': 268455, 'LUT': 104332, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 120, 'DSP': 680, 'FF': 126833, 'LUT': 76704, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 711, 'LUT': 768, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 13347, 'BRAM': 2, 'DSP': 0, 'FF': 2458, 'LUT': 1776, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 120, 'DSP': 680, 'FF': 128580, 'LUT': 77712, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'C_drain_IO_L1_out_10_x1_U0': True, 'C_drain_IO_L1_out_11_x1_U0': True, 'C_drain_IO_L1_out_15_x1_U0': True, 'C_drain_IO_L1_out_16_x1_U0': True, 'C_drain_IO_L1_out_17_x1_U0': True, 'C_drain_IO_L1_out_18_x1_U0': True, 'C_drain_IO_L1_out_19_x1_U0': True, 'C_drain_IO_L1_out_20_x1_U0': True, 'C_drain_IO_L1_out_21_x1_U0': True, 'C_drain_IO_L1_out_22_x1_U0': True, 'C_drain_IO_L1_out_23_x1_U0': True, 'C_drain_IO_L1_out_3_x1_U0': True, 'C_drain_IO_L1_out_4_x1_U0': True, 'C_drain_IO_L1_out_5_x1_U0': True, 'C_drain_IO_L1_out_6_x1_U0': True, 'C_drain_IO_L1_out_7_x1_U0': True, 'C_drain_IO_L1_out_8_x1_U0': True, 'C_drain_IO_L1_out_9_x1_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.53', '0.64', '0.52', '0.65', '0.00'] ['0.50', '0.64', '0.53', '0.65', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.14', '0.00', '0.63', '0.48', '0.00'] ['0.14', '0.00', '0.64', '0.50', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.65', '0.64', '0.51', '0.62', '0.00'] ['0.65', '0.64', '0.52', '0.64', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.40', '0.47', '0.40', '0.44', '0.00'] ['0.41', '0.47', '0.45', '0.50', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func C_drain_IO_L1_out_10_x1_U0 of kernel 1 = 13829
[INFO:     _3_dse_main_algorithm() ] Post: Longest func C_drain_IO_L2_out_boundary_x1_U0 of kernel 1 = 13755
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex C_drain_IO_L1_out_10_x1_U0 to slot CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:           updateFloorplan() ] Moving vertex C_drain_IO_L1_out_5_x1_U0 to slot CLOCKREGION_X0Y4:CLOCKREGION_X3Y7
[INFO:           updateFloorplan() ] Moving vertex C_drain_IO_L1_out_7_x1_U0 to slot CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:           updateFloorplan() ] Moving vertex C_drain_IO_L1_out_8_x1_U0 to slot CLOCKREGION_X0Y4:CLOCKREGION_X3Y7
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 92081, Resource: 0.517799308588064
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 92081, Resource: 0.5453102256186317
[INFO:     _3_dse_main_algorithm() ] Longest func: [13755, {'BRAM': 0, 'DSP': 0, 'FF': 36, 'LUT': 155, 'URAM': 0}, 'C_drain_IO_L2_out_boundary_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['C_drain_IO_L2_out_boundary_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [13578, 13578, 13225]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 13578
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 13755, Pruning Lat in lib: 13757
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 13316
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 13316 v.s. Second-longest latency: 13578
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 680, 'FF': 125327, 'LUT': 76941, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 36, 'LUT': 155, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L2_out_boundary', 'loop_label': '/C_drain_IO_L2_out_boundary_loop_4'}], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'latency': 13316, 'BRAM': 0, 'DSP': 0, 'FF': 36, 'LUT': 110, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 680, 'FF': 125327, 'LUT': 76896, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'C_drain_IO_L2_out_boundary_x0_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.50', '0.64', '0.53', '0.65', '0.00'] ['0.50', '0.64', '0.53', '0.65', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.14', '0.00', '0.64', '0.50', '0.00'] ['0.14', '0.00', '0.64', '0.50', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.65', '0.64', '0.52', '0.64', '0.00'] ['0.65', '0.64', '0.52', '0.64', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.41', '0.47', '0.45', '0.50', '0.00'] ['0.41', '0.47', '0.45', '0.50', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func C_drain_IO_L2_out_boundary_x0_U0 of kernel 0 = 13755
[INFO:     _3_dse_main_algorithm() ] Post: Longest func C_drain_IO_L1_out_14_x0_U0 of kernel 0 = 13578
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 92081, Resource: 0.5453102256186317
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 92081, Resource: 0.5452419941775837
[INFO:     _3_dse_main_algorithm() ] Longest func: [13755, {'BRAM': 0, 'DSP': 0, 'FF': 36, 'LUT': 155, 'URAM': 0}, 'C_drain_IO_L2_out_boundary_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['C_drain_IO_L2_out_boundary_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [13578, 13578, 13225]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 13578
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 13316
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 13316 v.s. Second-longest latency: 13578
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 680, 'FF': 125327, 'LUT': 76896, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 36, 'LUT': 155, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 2, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L2_out_boundary', 'loop_label': '/C_drain_IO_L2_out_boundary_loop_4'}], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'latency': 13316, 'BRAM': 0, 'DSP': 0, 'FF': 36, 'LUT': 110, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 680, 'FF': 125327, 'LUT': 76851, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'C_drain_IO_L2_out_boundary_x1_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.50', '0.64', '0.53', '0.65', '0.00'] ['0.50', '0.64', '0.53', '0.65', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.14', '0.00', '0.64', '0.50', '0.00'] ['0.14', '0.00', '0.64', '0.50', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.65', '0.64', '0.52', '0.64', '0.00'] ['0.65', '0.64', '0.52', '0.64', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.41', '0.47', '0.45', '0.50', '0.00'] ['0.41', '0.47', '0.45', '0.50', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func C_drain_IO_L2_out_boundary_x1_U0 of kernel 1 = 13755
[INFO:     _3_dse_main_algorithm() ] Post: Longest func C_drain_IO_L1_out_14_x1_U0 of kernel 1 = 13578
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 92081, Resource: 0.5452419941775837
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 92081, Resource: 0.5451737627365356
[INFO:     _3_dse_main_algorithm() ] Longest func: [13578, {'BRAM': 2, 'DSP': 0, 'FF': 246, 'LUT': 413, 'URAM': 0}, 'C_drain_IO_L1_out_14_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['C_drain_IO_L1_out_14_x0_U0', 'C_drain_IO_L1_out_2_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [13347, 13347, 13225]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 13347
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 13578, Pruning Lat in lib: 13828
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 13347
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 12933 v.s. Second-longest latency: 13347
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 120, 'DSP': 680, 'FF': 128580, 'LUT': 77712, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 246, 'LUT': 413, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 12933, 'BRAM': 2, 'DSP': 0, 'FF': 593, 'LUT': 730, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 120, 'DSP': 680, 'FF': 128927, 'LUT': 78029, 'URAM': 0}
[INFO:                  dse_step() ] !!! Area Overflow: {'BRAM': -36.0, 'DSP': -6.399999999999977, 'FF': -27350.0, 'LUT': 34.0, 'URAM': -93.60000000000001}
[INFO:                  dse_step() ] Total area available in CR_X4Y0_To_CR_X7Y3 is {'BRAM': 240, 'DSP': 1056, 'FF': 240960, 'LUT': 120480, 'URAM': 144}
[INFO:                  dse_step() ] Old slot util: {'BRAM': 120, 'DSP': 680, 'FF': 128927, 'LUT': 78029, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 246, 'LUT': 413, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 12933, 'BRAM': 2, 'DSP': 0, 'FF': 593, 'LUT': 730, 'URAM': 0}
[INFO:                  dse_step() ] Incremental planning C_drain_IO_L1_out_2_x0_U0 to CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 314, 'DSP': 720, 'FF': 187482, 'LUT': 104947, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'C_drain_IO_L1_out_14_x0_U0': True, 'C_drain_IO_L1_out_2_x0_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.50', '0.64', '0.53', '0.65', '0.00'] ['0.49', '0.64', '0.53', '0.64', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.14', '0.00', '0.64', '0.50', '0.00'] ['0.14', '0.00', '0.64', '0.50', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.65', '0.64', '0.52', '0.64', '0.00'] ['0.65', '0.64', '0.52', '0.64', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.41', '0.47', '0.45', '0.50', '0.00'] ['0.41', '0.47', '0.45', '0.50', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func C_drain_IO_L1_out_14_x0_U0 of kernel 0 = 13578
[INFO:     _3_dse_main_algorithm() ] Post: Longest func C_drain_IO_L1_out_10_x0_U0 of kernel 0 = 13347
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex C_drain_IO_L1_out_2_x0_U0 to slot CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 92081, Resource: 0.5451737627365356
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 92081, Resource: 0.5461350679281902
[INFO:     _3_dse_main_algorithm() ] Longest func: [13578, {'BRAM': 2, 'DSP': 0, 'FF': 246, 'LUT': 413, 'URAM': 0}, 'C_drain_IO_L1_out_14_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['C_drain_IO_L1_out_14_x1_U0', 'C_drain_IO_L1_out_2_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [13347, 13347, 13225]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 13347
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 13347
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 12933 v.s. Second-longest latency: 13347
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 314, 'DSP': 720, 'FF': 187482, 'LUT': 104947, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 246, 'LUT': 413, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 12933, 'BRAM': 2, 'DSP': 0, 'FF': 593, 'LUT': 730, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 314, 'DSP': 720, 'FF': 187829, 'LUT': 105264, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 118, 'DSP': 680, 'FF': 128681, 'LUT': 77616, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 246, 'LUT': 413, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 12933, 'BRAM': 2, 'DSP': 0, 'FF': 593, 'LUT': 730, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 118, 'DSP': 680, 'FF': 129028, 'LUT': 77933, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'C_drain_IO_L1_out_14_x1_U0': True, 'C_drain_IO_L1_out_2_x1_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.49', '0.64', '0.53', '0.64', '0.00'] ['0.49', '0.64', '0.54', '0.65', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.14', '0.00', '0.64', '0.50', '0.00'] ['0.14', '0.00', '0.64', '0.50', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.65', '0.64', '0.52', '0.64', '0.00'] ['0.65', '0.64', '0.52', '0.64', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.41', '0.47', '0.45', '0.50', '0.00'] ['0.41', '0.47', '0.45', '0.50', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func C_drain_IO_L1_out_14_x1_U0 of kernel 1 = 13578
[INFO:     _3_dse_main_algorithm() ] Post: Longest func C_drain_IO_L1_out_10_x1_U0 of kernel 1 = 13347
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 92081, Resource: 0.5461350679281902
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 92081, Resource: 0.5470963731198447
[INFO:     _3_dse_main_algorithm() ] Longest func: [13347, {'BRAM': 2, 'DSP': 0, 'FF': 2458, 'LUT': 1776, 'URAM': 0}, 'C_drain_IO_L1_out_10_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['C_drain_IO_L1_out_10_x0_U0', 'C_drain_IO_L1_out_11_x0_U0', 'C_drain_IO_L1_out_15_x0_U0', 'C_drain_IO_L1_out_16_x0_U0', 'C_drain_IO_L1_out_17_x0_U0', 'C_drain_IO_L1_out_18_x0_U0', 'C_drain_IO_L1_out_19_x0_U0', 'C_drain_IO_L1_out_20_x0_U0', 'C_drain_IO_L1_out_21_x0_U0', 'C_drain_IO_L1_out_22_x0_U0', 'C_drain_IO_L1_out_23_x0_U0', 'C_drain_IO_L1_out_3_x0_U0', 'C_drain_IO_L1_out_4_x0_U0', 'C_drain_IO_L1_out_5_x0_U0', 'C_drain_IO_L1_out_6_x0_U0', 'C_drain_IO_L1_out_7_x0_U0', 'C_drain_IO_L1_out_8_x0_U0', 'C_drain_IO_L1_out_9_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [13316, 13316, 13225]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 13316
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 13347, Pruning Lat in lib: 13347
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 12933
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 12933 v.s. Second-longest latency: 13316
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 680, 'FF': 125327, 'LUT': 76851, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 2458, 'LUT': 1776, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 12933, 'BRAM': 2, 'DSP': 0, 'FF': 593, 'LUT': 730, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 680, 'FF': 123462, 'LUT': 75805, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 118, 'DSP': 680, 'FF': 129028, 'LUT': 77933, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 2458, 'LUT': 1776, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 12933, 'BRAM': 2, 'DSP': 0, 'FF': 593, 'LUT': 730, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 118, 'DSP': 680, 'FF': 127163, 'LUT': 76887, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 680, 'FF': 123462, 'LUT': 75805, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 2458, 'LUT': 1776, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 12933, 'BRAM': 2, 'DSP': 0, 'FF': 593, 'LUT': 730, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 680, 'FF': 121597, 'LUT': 74759, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 680, 'FF': 121597, 'LUT': 74759, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 2458, 'LUT': 1776, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 12933, 'BRAM': 2, 'DSP': 0, 'FF': 593, 'LUT': 730, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 680, 'FF': 119732, 'LUT': 73713, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 118, 'DSP': 680, 'FF': 127163, 'LUT': 76887, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 2458, 'LUT': 1776, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 12933, 'BRAM': 2, 'DSP': 0, 'FF': 593, 'LUT': 730, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 118, 'DSP': 680, 'FF': 125298, 'LUT': 75841, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 680, 'FF': 119732, 'LUT': 73713, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 2458, 'LUT': 1776, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 12933, 'BRAM': 2, 'DSP': 0, 'FF': 593, 'LUT': 730, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 680, 'FF': 117867, 'LUT': 72667, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 680, 'FF': 117867, 'LUT': 72667, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 2458, 'LUT': 1776, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 12933, 'BRAM': 2, 'DSP': 0, 'FF': 593, 'LUT': 730, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 680, 'FF': 116002, 'LUT': 71621, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 118, 'DSP': 680, 'FF': 125298, 'LUT': 75841, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 2458, 'LUT': 1776, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 12933, 'BRAM': 2, 'DSP': 0, 'FF': 593, 'LUT': 730, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 118, 'DSP': 680, 'FF': 123433, 'LUT': 74795, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 680, 'FF': 116002, 'LUT': 71621, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 2458, 'LUT': 1776, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 12933, 'BRAM': 2, 'DSP': 0, 'FF': 593, 'LUT': 730, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 680, 'FF': 114137, 'LUT': 70575, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 118, 'DSP': 680, 'FF': 123433, 'LUT': 74795, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 2458, 'LUT': 1776, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 12933, 'BRAM': 2, 'DSP': 0, 'FF': 593, 'LUT': 730, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 118, 'DSP': 680, 'FF': 121568, 'LUT': 73749, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 314, 'DSP': 720, 'FF': 187829, 'LUT': 105264, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 2458, 'LUT': 1776, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 12933, 'BRAM': 2, 'DSP': 0, 'FF': 593, 'LUT': 730, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 314, 'DSP': 720, 'FF': 185964, 'LUT': 104218, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 118, 'DSP': 680, 'FF': 121568, 'LUT': 73749, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 2458, 'LUT': 1776, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 12933, 'BRAM': 2, 'DSP': 0, 'FF': 593, 'LUT': 730, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 118, 'DSP': 680, 'FF': 119703, 'LUT': 72703, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 314, 'DSP': 720, 'FF': 185964, 'LUT': 104218, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 2458, 'LUT': 1776, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 12933, 'BRAM': 2, 'DSP': 0, 'FF': 593, 'LUT': 730, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 314, 'DSP': 720, 'FF': 184099, 'LUT': 103172, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 680, 'FF': 114137, 'LUT': 70575, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 2458, 'LUT': 1776, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 12933, 'BRAM': 2, 'DSP': 0, 'FF': 593, 'LUT': 730, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 680, 'FF': 112272, 'LUT': 69529, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 118, 'DSP': 680, 'FF': 119703, 'LUT': 72703, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 2458, 'LUT': 1776, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 12933, 'BRAM': 2, 'DSP': 0, 'FF': 593, 'LUT': 730, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 118, 'DSP': 680, 'FF': 117838, 'LUT': 71657, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 314, 'DSP': 720, 'FF': 184099, 'LUT': 103172, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 2458, 'LUT': 1776, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 12933, 'BRAM': 2, 'DSP': 0, 'FF': 593, 'LUT': 730, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 314, 'DSP': 720, 'FF': 182234, 'LUT': 102126, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 314, 'DSP': 720, 'FF': 182234, 'LUT': 102126, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 2458, 'LUT': 1776, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 12933, 'BRAM': 2, 'DSP': 0, 'FF': 593, 'LUT': 730, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 314, 'DSP': 720, 'FF': 180369, 'LUT': 101080, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 118, 'DSP': 680, 'FF': 117838, 'LUT': 71657, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 2458, 'LUT': 1776, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 12933, 'BRAM': 2, 'DSP': 0, 'FF': 593, 'LUT': 730, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 118, 'DSP': 680, 'FF': 115973, 'LUT': 70611, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'C_drain_IO_L1_out_10_x0_U0': True, 'C_drain_IO_L1_out_11_x0_U0': True, 'C_drain_IO_L1_out_15_x0_U0': True, 'C_drain_IO_L1_out_16_x0_U0': True, 'C_drain_IO_L1_out_17_x0_U0': True, 'C_drain_IO_L1_out_18_x0_U0': True, 'C_drain_IO_L1_out_19_x0_U0': True, 'C_drain_IO_L1_out_20_x0_U0': True, 'C_drain_IO_L1_out_21_x0_U0': True, 'C_drain_IO_L1_out_22_x0_U0': True, 'C_drain_IO_L1_out_23_x0_U0': True, 'C_drain_IO_L1_out_3_x0_U0': True, 'C_drain_IO_L1_out_4_x0_U0': True, 'C_drain_IO_L1_out_5_x0_U0': True, 'C_drain_IO_L1_out_6_x0_U0': True, 'C_drain_IO_L1_out_7_x0_U0': True, 'C_drain_IO_L1_out_8_x0_U0': True, 'C_drain_IO_L1_out_9_x0_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.49', '0.64', '0.54', '0.65', '0.00'] ['0.49', '0.64', '0.48', '0.59', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.14', '0.00', '0.64', '0.50', '0.00'] ['0.14', '0.00', '0.64', '0.50', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.65', '0.64', '0.52', '0.64', '0.00'] ['0.65', '0.64', '0.47', '0.58', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.41', '0.47', '0.45', '0.50', '0.00'] ['0.41', '0.47', '0.43', '0.48', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func C_drain_IO_L1_out_10_x0_U0 of kernel 0 = 13347
[INFO:     _3_dse_main_algorithm() ] Post: Longest func C_drain_IO_L2_out_boundary_x0_U0 of kernel 0 = 13316
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 92081, Resource: 0.5470963731198447
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 92081, Resource: 0.518548338185347
[INFO:     _3_dse_main_algorithm() ] Longest func: [13347, {'BRAM': 2, 'DSP': 0, 'FF': 2458, 'LUT': 1776, 'URAM': 0}, 'C_drain_IO_L1_out_10_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['C_drain_IO_L1_out_10_x1_U0', 'C_drain_IO_L1_out_11_x1_U0', 'C_drain_IO_L1_out_15_x1_U0', 'C_drain_IO_L1_out_16_x1_U0', 'C_drain_IO_L1_out_17_x1_U0', 'C_drain_IO_L1_out_18_x1_U0', 'C_drain_IO_L1_out_19_x1_U0', 'C_drain_IO_L1_out_20_x1_U0', 'C_drain_IO_L1_out_21_x1_U0', 'C_drain_IO_L1_out_22_x1_U0', 'C_drain_IO_L1_out_23_x1_U0', 'C_drain_IO_L1_out_3_x1_U0', 'C_drain_IO_L1_out_4_x1_U0', 'C_drain_IO_L1_out_5_x1_U0', 'C_drain_IO_L1_out_6_x1_U0', 'C_drain_IO_L1_out_7_x1_U0', 'C_drain_IO_L1_out_8_x1_U0', 'C_drain_IO_L1_out_9_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [13316, 13316, 13225]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 13316
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 12933
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 12933 v.s. Second-longest latency: 13316
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 314, 'DSP': 720, 'FF': 180369, 'LUT': 101080, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 2458, 'LUT': 1776, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 12933, 'BRAM': 2, 'DSP': 0, 'FF': 593, 'LUT': 730, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 314, 'DSP': 720, 'FF': 178504, 'LUT': 100034, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 118, 'DSP': 680, 'FF': 115973, 'LUT': 70611, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 2458, 'LUT': 1776, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 12933, 'BRAM': 2, 'DSP': 0, 'FF': 593, 'LUT': 730, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 118, 'DSP': 680, 'FF': 114108, 'LUT': 69565, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 314, 'DSP': 720, 'FF': 178504, 'LUT': 100034, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 2458, 'LUT': 1776, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 12933, 'BRAM': 2, 'DSP': 0, 'FF': 593, 'LUT': 730, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 314, 'DSP': 720, 'FF': 176639, 'LUT': 98988, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 314, 'DSP': 720, 'FF': 176639, 'LUT': 98988, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 2458, 'LUT': 1776, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 12933, 'BRAM': 2, 'DSP': 0, 'FF': 593, 'LUT': 730, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 314, 'DSP': 720, 'FF': 174774, 'LUT': 97942, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 314, 'DSP': 720, 'FF': 174774, 'LUT': 97942, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 2458, 'LUT': 1776, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 12933, 'BRAM': 2, 'DSP': 0, 'FF': 593, 'LUT': 730, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 314, 'DSP': 720, 'FF': 172909, 'LUT': 96896, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 314, 'DSP': 720, 'FF': 172909, 'LUT': 96896, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 2458, 'LUT': 1776, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 12933, 'BRAM': 2, 'DSP': 0, 'FF': 593, 'LUT': 730, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 314, 'DSP': 720, 'FF': 171044, 'LUT': 95850, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 314, 'DSP': 720, 'FF': 171044, 'LUT': 95850, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 2458, 'LUT': 1776, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 12933, 'BRAM': 2, 'DSP': 0, 'FF': 593, 'LUT': 730, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 314, 'DSP': 720, 'FF': 169179, 'LUT': 94804, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 314, 'DSP': 720, 'FF': 169179, 'LUT': 94804, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 2458, 'LUT': 1776, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 12933, 'BRAM': 2, 'DSP': 0, 'FF': 593, 'LUT': 730, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 314, 'DSP': 720, 'FF': 167314, 'LUT': 93758, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 314, 'DSP': 720, 'FF': 167314, 'LUT': 93758, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 2458, 'LUT': 1776, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 12933, 'BRAM': 2, 'DSP': 0, 'FF': 593, 'LUT': 730, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 314, 'DSP': 720, 'FF': 165449, 'LUT': 92712, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 314, 'DSP': 720, 'FF': 165449, 'LUT': 92712, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 2458, 'LUT': 1776, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 12933, 'BRAM': 2, 'DSP': 0, 'FF': 593, 'LUT': 730, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 314, 'DSP': 720, 'FF': 163584, 'LUT': 91666, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 314, 'DSP': 720, 'FF': 163584, 'LUT': 91666, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 2458, 'LUT': 1776, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 12933, 'BRAM': 2, 'DSP': 0, 'FF': 593, 'LUT': 730, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 314, 'DSP': 720, 'FF': 161719, 'LUT': 90620, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 680, 'FF': 112272, 'LUT': 69529, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 2458, 'LUT': 1776, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 12933, 'BRAM': 2, 'DSP': 0, 'FF': 593, 'LUT': 730, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 680, 'FF': 110407, 'LUT': 68483, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 680, 'FF': 110407, 'LUT': 68483, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 2458, 'LUT': 1776, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 12933, 'BRAM': 2, 'DSP': 0, 'FF': 593, 'LUT': 730, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 680, 'FF': 108542, 'LUT': 67437, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 108, 'DSP': 0, 'FF': 268455, 'LUT': 104332, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 2458, 'LUT': 1776, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 12933, 'BRAM': 2, 'DSP': 0, 'FF': 593, 'LUT': 730, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 108, 'DSP': 0, 'FF': 266590, 'LUT': 103286, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 118, 'DSP': 680, 'FF': 114108, 'LUT': 69565, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 2458, 'LUT': 1776, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 12933, 'BRAM': 2, 'DSP': 0, 'FF': 593, 'LUT': 730, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 118, 'DSP': 680, 'FF': 112243, 'LUT': 68519, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 314, 'DSP': 720, 'FF': 161719, 'LUT': 90620, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 2458, 'LUT': 1776, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 12933, 'BRAM': 2, 'DSP': 0, 'FF': 593, 'LUT': 730, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 314, 'DSP': 720, 'FF': 159854, 'LUT': 89574, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 108, 'DSP': 0, 'FF': 266590, 'LUT': 103286, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 2458, 'LUT': 1776, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 12933, 'BRAM': 2, 'DSP': 0, 'FF': 593, 'LUT': 730, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 108, 'DSP': 0, 'FF': 264725, 'LUT': 102240, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 118, 'DSP': 680, 'FF': 112243, 'LUT': 68519, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 2458, 'LUT': 1776, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 12933, 'BRAM': 2, 'DSP': 0, 'FF': 593, 'LUT': 730, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 118, 'DSP': 680, 'FF': 110378, 'LUT': 67473, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'C_drain_IO_L1_out_10_x1_U0': True, 'C_drain_IO_L1_out_11_x1_U0': True, 'C_drain_IO_L1_out_15_x1_U0': True, 'C_drain_IO_L1_out_16_x1_U0': True, 'C_drain_IO_L1_out_17_x1_U0': True, 'C_drain_IO_L1_out_18_x1_U0': True, 'C_drain_IO_L1_out_19_x1_U0': True, 'C_drain_IO_L1_out_20_x1_U0': True, 'C_drain_IO_L1_out_21_x1_U0': True, 'C_drain_IO_L1_out_22_x1_U0': True, 'C_drain_IO_L1_out_23_x1_U0': True, 'C_drain_IO_L1_out_3_x1_U0': True, 'C_drain_IO_L1_out_4_x1_U0': True, 'C_drain_IO_L1_out_5_x1_U0': True, 'C_drain_IO_L1_out_6_x1_U0': True, 'C_drain_IO_L1_out_7_x1_U0': True, 'C_drain_IO_L1_out_8_x1_U0': True, 'C_drain_IO_L1_out_9_x1_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.49', '0.64', '0.48', '0.59', '0.00'] ['0.49', '0.64', '0.46', '0.56', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.14', '0.00', '0.64', '0.50', '0.00'] ['0.14', '0.00', '0.63', '0.49', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.65', '0.64', '0.47', '0.58', '0.00'] ['0.65', '0.64', '0.45', '0.56', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.41', '0.47', '0.43', '0.48', '0.00'] ['0.41', '0.47', '0.38', '0.43', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func C_drain_IO_L1_out_10_x1_U0 of kernel 1 = 13347
[INFO:     _3_dse_main_algorithm() ] Post: Longest func C_drain_IO_L2_out_boundary_x1_U0 of kernel 1 = 13316
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 92081, Resource: 0.518548338185347
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 92081, Resource: 0.4900003032508491
[INFO:     _3_dse_main_algorithm() ] Longest func: [13316, {'BRAM': 0, 'DSP': 0, 'FF': 36, 'LUT': 110, 'URAM': 0}, 'C_drain_IO_L2_out_boundary_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['C_drain_IO_L2_out_boundary_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [12933, 12933, 13225]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 13225
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 13316, Pruning Lat in lib: 13316
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 6660
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 6660 v.s. Second-longest latency: 13225
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 680, 'FF': 108542, 'LUT': 67437, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 36, 'LUT': 110, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L2_out_boundary', 'loop_label': '/C_drain_IO_L2_out_boundary_loop_4'}], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'latency': 6660, 'BRAM': 0, 'DSP': 0, 'FF': 25, 'LUT': 125, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 680, 'FF': 108531, 'LUT': 67452, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'C_drain_IO_L2_out_boundary_x0_U0': True}
[INFO:                  dse_step() ] Already-best removal of ['C_drain_IO_L2_out_boundary_x0_U0']
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.49', '0.64', '0.46', '0.56', '0.00'] ['0.49', '0.64', '0.46', '0.56', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.14', '0.00', '0.63', '0.49', '0.00'] ['0.14', '0.00', '0.63', '0.49', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.65', '0.64', '0.45', '0.56', '0.00'] ['0.65', '0.64', '0.45', '0.56', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.41', '0.47', '0.38', '0.43', '0.00'] ['0.41', '0.47', '0.38', '0.43', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func C_drain_IO_L2_out_boundary_x0_U0 of kernel 0 = 13316
[INFO:     _3_dse_main_algorithm() ] Post: Longest func C_drain_IO_L1_out_10_x0_U0 of kernel 0 = 12933
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 92081, Resource: 0.4900003032508491
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 92081, Resource: 0.49002304706453176
[INFO:     _3_dse_main_algorithm() ] Longest func: [13316, {'BRAM': 0, 'DSP': 0, 'FF': 36, 'LUT': 110, 'URAM': 0}, 'C_drain_IO_L2_out_boundary_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['C_drain_IO_L2_out_boundary_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [12933, 12933, 13225]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 13225
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 6660
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 6660 v.s. Second-longest latency: 13225
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 680, 'FF': 108531, 'LUT': 67452, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 0, 'DSP': 0, 'FF': 36, 'LUT': 110, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L2_out_boundary', 'loop_label': '/C_drain_IO_L2_out_boundary_loop_4'}], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'latency': 6660, 'BRAM': 0, 'DSP': 0, 'FF': 25, 'LUT': 125, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 680, 'FF': 108520, 'LUT': 67467, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'C_drain_IO_L2_out_boundary_x1_U0': True}
[INFO:                  dse_step() ] Already-best removal of ['C_drain_IO_L2_out_boundary_x1_U0']
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.49', '0.64', '0.46', '0.56', '0.00'] ['0.49', '0.64', '0.46', '0.56', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.14', '0.00', '0.63', '0.49', '0.00'] ['0.14', '0.00', '0.63', '0.49', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.65', '0.64', '0.45', '0.56', '0.00'] ['0.65', '0.64', '0.45', '0.56', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.41', '0.47', '0.38', '0.43', '0.00'] ['0.41', '0.47', '0.38', '0.43', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func C_drain_IO_L2_out_boundary_x1_U0 of kernel 1 = 13316
[INFO:     _3_dse_main_algorithm() ] Post: Longest func C_drain_IO_L1_out_10_x1_U0 of kernel 1 = 12933
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 92081, Resource: 0.49002304706453176
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 92081, Resource: 0.4900457908782145
[INFO:     _3_dse_main_algorithm() ] Longest func: [13225, {'BRAM': 104, 'DSP': 0, 'FF': 262483, 'LUT': 99981, 'URAM': 0}, 'grp_nondf_kernel_2mm_fu_114']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['grp_nondf_kernel_2mm_fu_114']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [12933, 12933]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 12933
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 13225, Pruning Lat in lib: 13716
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 13225, Pruning Lat in lib: 13547
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 13225, Pruning Lat in lib: 13332
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 13225, Pruning Lat in lib: 13225
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 13160
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 12528 v.s. Second-longest latency: 12933
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 108, 'DSP': 0, 'FF': 264725, 'LUT': 102240, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 104, 'DSP': 0, 'FF': 262483, 'LUT': 99981, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [{'factor': 2, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_4'}, {'factor': 32, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_5'}], 'pipeline': [{'II': 32, 'off': 0, 'rewind': 0, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_6'}], 'array_partition': [{'type': 2, 'factor': 2, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 2, 'factor': 2, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 0, 'factor': 0, 'dim': 1, 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}]}, 'latency': 12528, 'BRAM': 104, 'DSP': 0, 'FF': 264500, 'LUT': 101094, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 108, 'DSP': 0, 'FF': 266742, 'LUT': 103353, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'grp_nondf_kernel_2mm_fu_114': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.49', '0.64', '0.46', '0.56', '0.00'] ['0.49', '0.64', '0.46', '0.56', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.14', '0.00', '0.63', '0.49', '0.00'] ['0.14', '0.00', '0.64', '0.49', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.65', '0.64', '0.45', '0.56', '0.00'] ['0.65', '0.64', '0.45', '0.56', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.41', '0.47', '0.38', '0.43', '0.00'] ['0.41', '0.47', '0.38', '0.43', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 13225
[INFO:     _3_dse_main_algorithm() ] Post: Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 12528
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 92081, Resource: 0.4900457908782145
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 91384, Resource: 0.4917333818534692
[INFO:     _3_dse_main_algorithm() ] Longest func: [12933, {'BRAM': 2, 'DSP': 0, 'FF': 593, 'LUT': 730, 'URAM': 0}, 'C_drain_IO_L1_out_10_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['C_drain_IO_L1_out_10_x0_U0', 'C_drain_IO_L1_out_11_x0_U0', 'C_drain_IO_L1_out_14_x0_U0', 'C_drain_IO_L1_out_15_x0_U0', 'C_drain_IO_L1_out_16_x0_U0', 'C_drain_IO_L1_out_17_x0_U0', 'C_drain_IO_L1_out_18_x0_U0', 'C_drain_IO_L1_out_19_x0_U0', 'C_drain_IO_L1_out_20_x0_U0', 'C_drain_IO_L1_out_21_x0_U0', 'C_drain_IO_L1_out_22_x0_U0', 'C_drain_IO_L1_out_23_x0_U0', 'C_drain_IO_L1_out_2_x0_U0', 'C_drain_IO_L1_out_3_x0_U0', 'C_drain_IO_L1_out_4_x0_U0', 'C_drain_IO_L1_out_5_x0_U0', 'C_drain_IO_L1_out_6_x0_U0', 'C_drain_IO_L1_out_7_x0_U0', 'C_drain_IO_L1_out_8_x0_U0', 'C_drain_IO_L1_out_9_x0_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [12008, 12008, 12528]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 12528
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 12933, Pruning Lat in lib: 12933
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 12932
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 10148 v.s. Second-longest latency: 12528
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 680, 'FF': 108520, 'LUT': 67467, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 593, 'LUT': 730, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}, {'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 10148, 'BRAM': 2, 'DSP': 0, 'FF': 2376, 'LUT': 1693, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 680, 'FF': 110303, 'LUT': 68430, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 118, 'DSP': 680, 'FF': 110378, 'LUT': 67473, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 593, 'LUT': 730, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}, {'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 10148, 'BRAM': 2, 'DSP': 0, 'FF': 2376, 'LUT': 1693, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 118, 'DSP': 680, 'FF': 112161, 'LUT': 68436, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 118, 'DSP': 680, 'FF': 112161, 'LUT': 68436, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 593, 'LUT': 730, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}, {'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 10148, 'BRAM': 2, 'DSP': 0, 'FF': 2376, 'LUT': 1693, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 118, 'DSP': 680, 'FF': 113944, 'LUT': 69399, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 680, 'FF': 110303, 'LUT': 68430, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 593, 'LUT': 730, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}, {'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 10148, 'BRAM': 2, 'DSP': 0, 'FF': 2376, 'LUT': 1693, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 680, 'FF': 112086, 'LUT': 69393, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 680, 'FF': 112086, 'LUT': 69393, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 593, 'LUT': 730, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}, {'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 10148, 'BRAM': 2, 'DSP': 0, 'FF': 2376, 'LUT': 1693, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 680, 'FF': 113869, 'LUT': 70356, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 118, 'DSP': 680, 'FF': 113944, 'LUT': 69399, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 593, 'LUT': 730, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}, {'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 10148, 'BRAM': 2, 'DSP': 0, 'FF': 2376, 'LUT': 1693, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 118, 'DSP': 680, 'FF': 115727, 'LUT': 70362, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 680, 'FF': 113869, 'LUT': 70356, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 593, 'LUT': 730, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}, {'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 10148, 'BRAM': 2, 'DSP': 0, 'FF': 2376, 'LUT': 1693, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 680, 'FF': 115652, 'LUT': 71319, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 680, 'FF': 115652, 'LUT': 71319, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 593, 'LUT': 730, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}, {'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 10148, 'BRAM': 2, 'DSP': 0, 'FF': 2376, 'LUT': 1693, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 680, 'FF': 117435, 'LUT': 72282, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 118, 'DSP': 680, 'FF': 115727, 'LUT': 70362, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 593, 'LUT': 730, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}, {'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 10148, 'BRAM': 2, 'DSP': 0, 'FF': 2376, 'LUT': 1693, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 118, 'DSP': 680, 'FF': 117510, 'LUT': 71325, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 680, 'FF': 117435, 'LUT': 72282, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 593, 'LUT': 730, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}, {'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 10148, 'BRAM': 2, 'DSP': 0, 'FF': 2376, 'LUT': 1693, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 680, 'FF': 119218, 'LUT': 73245, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 118, 'DSP': 680, 'FF': 117510, 'LUT': 71325, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 593, 'LUT': 730, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}, {'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 10148, 'BRAM': 2, 'DSP': 0, 'FF': 2376, 'LUT': 1693, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 118, 'DSP': 680, 'FF': 119293, 'LUT': 72288, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 314, 'DSP': 720, 'FF': 159854, 'LUT': 89574, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 593, 'LUT': 730, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}, {'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 10148, 'BRAM': 2, 'DSP': 0, 'FF': 2376, 'LUT': 1693, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 314, 'DSP': 720, 'FF': 161637, 'LUT': 90537, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 314, 'DSP': 720, 'FF': 161637, 'LUT': 90537, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 593, 'LUT': 730, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}, {'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 10148, 'BRAM': 2, 'DSP': 0, 'FF': 2376, 'LUT': 1693, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 314, 'DSP': 720, 'FF': 163420, 'LUT': 91500, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 118, 'DSP': 680, 'FF': 119293, 'LUT': 72288, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 593, 'LUT': 730, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}, {'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 10148, 'BRAM': 2, 'DSP': 0, 'FF': 2376, 'LUT': 1693, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 118, 'DSP': 680, 'FF': 121076, 'LUT': 73251, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 314, 'DSP': 720, 'FF': 163420, 'LUT': 91500, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 593, 'LUT': 730, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}, {'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 10148, 'BRAM': 2, 'DSP': 0, 'FF': 2376, 'LUT': 1693, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 314, 'DSP': 720, 'FF': 165203, 'LUT': 92463, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 680, 'FF': 119218, 'LUT': 73245, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 593, 'LUT': 730, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}, {'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 10148, 'BRAM': 2, 'DSP': 0, 'FF': 2376, 'LUT': 1693, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 680, 'FF': 121001, 'LUT': 74208, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 118, 'DSP': 680, 'FF': 121076, 'LUT': 73251, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 593, 'LUT': 730, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}, {'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 10148, 'BRAM': 2, 'DSP': 0, 'FF': 2376, 'LUT': 1693, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 118, 'DSP': 680, 'FF': 122859, 'LUT': 74214, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 314, 'DSP': 720, 'FF': 165203, 'LUT': 92463, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 593, 'LUT': 730, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}, {'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 10148, 'BRAM': 2, 'DSP': 0, 'FF': 2376, 'LUT': 1693, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 314, 'DSP': 720, 'FF': 166986, 'LUT': 93426, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 314, 'DSP': 720, 'FF': 166986, 'LUT': 93426, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 593, 'LUT': 730, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}, {'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 10148, 'BRAM': 2, 'DSP': 0, 'FF': 2376, 'LUT': 1693, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 314, 'DSP': 720, 'FF': 168769, 'LUT': 94389, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 118, 'DSP': 680, 'FF': 122859, 'LUT': 74214, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 593, 'LUT': 730, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}, {'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 10148, 'BRAM': 2, 'DSP': 0, 'FF': 2376, 'LUT': 1693, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 118, 'DSP': 680, 'FF': 124642, 'LUT': 75177, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'C_drain_IO_L1_out_10_x0_U0': True, 'C_drain_IO_L1_out_11_x0_U0': True, 'C_drain_IO_L1_out_14_x0_U0': True, 'C_drain_IO_L1_out_15_x0_U0': True, 'C_drain_IO_L1_out_16_x0_U0': True, 'C_drain_IO_L1_out_17_x0_U0': True, 'C_drain_IO_L1_out_18_x0_U0': True, 'C_drain_IO_L1_out_19_x0_U0': True, 'C_drain_IO_L1_out_20_x0_U0': True, 'C_drain_IO_L1_out_21_x0_U0': True, 'C_drain_IO_L1_out_22_x0_U0': True, 'C_drain_IO_L1_out_23_x0_U0': True, 'C_drain_IO_L1_out_2_x0_U0': True, 'C_drain_IO_L1_out_3_x0_U0': True, 'C_drain_IO_L1_out_4_x0_U0': True, 'C_drain_IO_L1_out_5_x0_U0': True, 'C_drain_IO_L1_out_6_x0_U0': True, 'C_drain_IO_L1_out_7_x0_U0': True, 'C_drain_IO_L1_out_8_x0_U0': True, 'C_drain_IO_L1_out_9_x0_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.49', '0.64', '0.46', '0.56', '0.00'] ['0.49', '0.64', '0.52', '0.62', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.14', '0.00', '0.64', '0.49', '0.00'] ['0.14', '0.00', '0.64', '0.49', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.65', '0.64', '0.45', '0.56', '0.00'] ['0.65', '0.64', '0.50', '0.62', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.41', '0.47', '0.38', '0.43', '0.00'] ['0.41', '0.47', '0.40', '0.45', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func C_drain_IO_L1_out_10_x0_U0 of kernel 0 = 12933
[INFO:     _3_dse_main_algorithm() ] Post: Longest func C_drain_IO_L1_out_13_x0_U0 of kernel 0 = 12008
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 91384, Resource: 0.4917333818534692
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 91384, Resource: 0.5209364386220281
[INFO:     _3_dse_main_algorithm() ] Longest func: [12933, {'BRAM': 2, 'DSP': 0, 'FF': 593, 'LUT': 730, 'URAM': 0}, 'C_drain_IO_L1_out_10_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['C_drain_IO_L1_out_10_x1_U0', 'C_drain_IO_L1_out_11_x1_U0', 'C_drain_IO_L1_out_14_x1_U0', 'C_drain_IO_L1_out_15_x1_U0', 'C_drain_IO_L1_out_16_x1_U0', 'C_drain_IO_L1_out_17_x1_U0', 'C_drain_IO_L1_out_18_x1_U0', 'C_drain_IO_L1_out_19_x1_U0', 'C_drain_IO_L1_out_20_x1_U0', 'C_drain_IO_L1_out_21_x1_U0', 'C_drain_IO_L1_out_22_x1_U0', 'C_drain_IO_L1_out_23_x1_U0', 'C_drain_IO_L1_out_2_x1_U0', 'C_drain_IO_L1_out_3_x1_U0', 'C_drain_IO_L1_out_4_x1_U0', 'C_drain_IO_L1_out_5_x1_U0', 'C_drain_IO_L1_out_6_x1_U0', 'C_drain_IO_L1_out_7_x1_U0', 'C_drain_IO_L1_out_8_x1_U0', 'C_drain_IO_L1_out_9_x1_U0']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [12008, 12008, 12528]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 12528
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 12932
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 10148 v.s. Second-longest latency: 12528
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 314, 'DSP': 720, 'FF': 168769, 'LUT': 94389, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 593, 'LUT': 730, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}, {'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 10148, 'BRAM': 2, 'DSP': 0, 'FF': 2376, 'LUT': 1693, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 314, 'DSP': 720, 'FF': 170552, 'LUT': 95352, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 118, 'DSP': 680, 'FF': 124642, 'LUT': 75177, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 593, 'LUT': 730, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}, {'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 10148, 'BRAM': 2, 'DSP': 0, 'FF': 2376, 'LUT': 1693, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 118, 'DSP': 680, 'FF': 126425, 'LUT': 76140, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 314, 'DSP': 720, 'FF': 170552, 'LUT': 95352, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 593, 'LUT': 730, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}, {'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 10148, 'BRAM': 2, 'DSP': 0, 'FF': 2376, 'LUT': 1693, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 314, 'DSP': 720, 'FF': 172335, 'LUT': 96315, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 314, 'DSP': 720, 'FF': 172335, 'LUT': 96315, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 593, 'LUT': 730, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}, {'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 10148, 'BRAM': 2, 'DSP': 0, 'FF': 2376, 'LUT': 1693, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 314, 'DSP': 720, 'FF': 174118, 'LUT': 97278, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 314, 'DSP': 720, 'FF': 174118, 'LUT': 97278, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 593, 'LUT': 730, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}, {'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 10148, 'BRAM': 2, 'DSP': 0, 'FF': 2376, 'LUT': 1693, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 314, 'DSP': 720, 'FF': 175901, 'LUT': 98241, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 314, 'DSP': 720, 'FF': 175901, 'LUT': 98241, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 593, 'LUT': 730, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}, {'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 10148, 'BRAM': 2, 'DSP': 0, 'FF': 2376, 'LUT': 1693, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 314, 'DSP': 720, 'FF': 177684, 'LUT': 99204, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 314, 'DSP': 720, 'FF': 177684, 'LUT': 99204, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 593, 'LUT': 730, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}, {'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 10148, 'BRAM': 2, 'DSP': 0, 'FF': 2376, 'LUT': 1693, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 314, 'DSP': 720, 'FF': 179467, 'LUT': 100167, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 314, 'DSP': 720, 'FF': 179467, 'LUT': 100167, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 593, 'LUT': 730, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}, {'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 10148, 'BRAM': 2, 'DSP': 0, 'FF': 2376, 'LUT': 1693, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 314, 'DSP': 720, 'FF': 181250, 'LUT': 101130, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 314, 'DSP': 720, 'FF': 181250, 'LUT': 101130, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 593, 'LUT': 730, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}, {'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 10148, 'BRAM': 2, 'DSP': 0, 'FF': 2376, 'LUT': 1693, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 314, 'DSP': 720, 'FF': 183033, 'LUT': 102093, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 314, 'DSP': 720, 'FF': 183033, 'LUT': 102093, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 593, 'LUT': 730, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}, {'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 10148, 'BRAM': 2, 'DSP': 0, 'FF': 2376, 'LUT': 1693, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 314, 'DSP': 720, 'FF': 184816, 'LUT': 103056, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 314, 'DSP': 720, 'FF': 184816, 'LUT': 103056, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 593, 'LUT': 730, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}, {'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 10148, 'BRAM': 2, 'DSP': 0, 'FF': 2376, 'LUT': 1693, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 314, 'DSP': 720, 'FF': 186599, 'LUT': 104019, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 314, 'DSP': 720, 'FF': 186599, 'LUT': 104019, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 593, 'LUT': 730, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}, {'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 10148, 'BRAM': 2, 'DSP': 0, 'FF': 2376, 'LUT': 1693, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 314, 'DSP': 720, 'FF': 188382, 'LUT': 104982, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 118, 'DSP': 680, 'FF': 126425, 'LUT': 76140, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 593, 'LUT': 730, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}, {'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 10148, 'BRAM': 2, 'DSP': 0, 'FF': 2376, 'LUT': 1693, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 118, 'DSP': 680, 'FF': 128208, 'LUT': 77103, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 680, 'FF': 121001, 'LUT': 74208, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 593, 'LUT': 730, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}, {'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 10148, 'BRAM': 2, 'DSP': 0, 'FF': 2376, 'LUT': 1693, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 680, 'FF': 122784, 'LUT': 75171, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 156, 'DSP': 680, 'FF': 122784, 'LUT': 75171, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 593, 'LUT': 730, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}, {'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 10148, 'BRAM': 2, 'DSP': 0, 'FF': 2376, 'LUT': 1693, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 156, 'DSP': 680, 'FF': 124567, 'LUT': 76134, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 108, 'DSP': 0, 'FF': 266742, 'LUT': 103353, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 593, 'LUT': 730, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}, {'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 10148, 'BRAM': 2, 'DSP': 0, 'FF': 2376, 'LUT': 1693, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 108, 'DSP': 0, 'FF': 268525, 'LUT': 104316, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 118, 'DSP': 680, 'FF': 128208, 'LUT': 77103, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 593, 'LUT': 730, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}, {'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 10148, 'BRAM': 2, 'DSP': 0, 'FF': 2376, 'LUT': 1693, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 118, 'DSP': 680, 'FF': 129991, 'LUT': 78066, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 314, 'DSP': 720, 'FF': 188382, 'LUT': 104982, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 593, 'LUT': 730, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}, {'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 10148, 'BRAM': 2, 'DSP': 0, 'FF': 2376, 'LUT': 1693, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 314, 'DSP': 720, 'FF': 190165, 'LUT': 105945, 'URAM': 0}
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 108, 'DSP': 0, 'FF': 268525, 'LUT': 104316, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 593, 'LUT': 730, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}, {'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 10148, 'BRAM': 2, 'DSP': 0, 'FF': 2376, 'LUT': 1693, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 108, 'DSP': 0, 'FF': 270308, 'LUT': 105279, 'URAM': 0}
[INFO:                  dse_step() ] !!! Area Overflow: {'BRAM': -38.0, 'DSP': -6.399999999999977, 'FF': -24850.0, 'LUT': 717.0, 'URAM': -93.60000000000001}
[INFO:                  dse_step() ] Total area available in CR_X4Y0_To_CR_X7Y3 is {'BRAM': 240, 'DSP': 1056, 'FF': 240960, 'LUT': 120480, 'URAM': 144}
[INFO:                  dse_step() ] Old slot util: {'BRAM': 118, 'DSP': 680, 'FF': 129991, 'LUT': 78066, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 2, 'DSP': 0, 'FF': 593, 'LUT': 730, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_2'}, {'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out', 'loop_label': '/C_drain_IO_L1_out_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out', 'array_name': 'local_C'}]}, 'latency': 10148, 'BRAM': 2, 'DSP': 0, 'FF': 2376, 'LUT': 1693, 'URAM': 0}
[INFO:                  dse_step() ] Incremental planning C_drain_IO_L1_out_9_x1_U0 to CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 316, 'DSP': 720, 'FF': 192541, 'LUT': 107638, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'C_drain_IO_L1_out_10_x1_U0': True, 'C_drain_IO_L1_out_11_x1_U0': True, 'C_drain_IO_L1_out_14_x1_U0': True, 'C_drain_IO_L1_out_15_x1_U0': True, 'C_drain_IO_L1_out_16_x1_U0': True, 'C_drain_IO_L1_out_17_x1_U0': True, 'C_drain_IO_L1_out_18_x1_U0': True, 'C_drain_IO_L1_out_19_x1_U0': True, 'C_drain_IO_L1_out_20_x1_U0': True, 'C_drain_IO_L1_out_21_x1_U0': True, 'C_drain_IO_L1_out_22_x1_U0': True, 'C_drain_IO_L1_out_23_x1_U0': True, 'C_drain_IO_L1_out_2_x1_U0': True, 'C_drain_IO_L1_out_3_x1_U0': True, 'C_drain_IO_L1_out_4_x1_U0': True, 'C_drain_IO_L1_out_5_x1_U0': True, 'C_drain_IO_L1_out_6_x1_U0': True, 'C_drain_IO_L1_out_7_x1_U0': True, 'C_drain_IO_L1_out_8_x1_U0': True, 'C_drain_IO_L1_out_9_x1_U0': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.49', '0.64', '0.52', '0.62', '0.00'] ['0.48', '0.64', '0.54', '0.64', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.14', '0.00', '0.64', '0.49', '0.00'] ['0.14', '0.00', '0.65', '0.50', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.65', '0.64', '0.50', '0.62', '0.00'] ['0.65', '0.64', '0.52', '0.63', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.41', '0.47', '0.40', '0.45', '0.00'] ['0.41', '0.47', '0.46', '0.51', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func C_drain_IO_L1_out_10_x1_U0 of kernel 1 = 12933
[INFO:     _3_dse_main_algorithm() ] Post: Longest func C_drain_IO_L1_out_13_x1_U0 of kernel 1 = 12008
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex C_drain_IO_L1_out_9_x1_U0 to slot CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 91384, Resource: 0.5209364386220281
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 91384, Resource: 0.550139495390587
[INFO:     _3_dse_main_algorithm() ] Longest func: [12528, {'BRAM': 104, 'DSP': 0, 'FF': 264500, 'LUT': 101094, 'URAM': 0}, 'grp_nondf_kernel_2mm_fu_114']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['grp_nondf_kernel_2mm_fu_114']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [12008, 12008]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 12008
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 12528, Pruning Lat in lib: 13160
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 12528, Pruning Lat in lib: 12528
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 12523
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 11755 v.s. Second-longest latency: 12008
[INFO:                  dse_step() ] !!! Area Overflow: {'BRAM': -495.20000000000005, 'DSP': -998.4000000000001, 'FF': 13095.0, 'LUT': -26456.0, 'URAM': 86.8}
[INFO:                  dse_step() ] Total area available in CR_X0Y4_To_CR_X3Y7 is {'BRAM': 768, 'DSP': 1536, 'FF': 418560, 'LUT': 209280, 'URAM': 128}
[INFO:                  dse_step() ] Old slot util: {'BRAM': 108, 'DSP': 0, 'FF': 270308, 'LUT': 105279, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 104, 'DSP': 0, 'FF': 264500, 'LUT': 101094, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [{'factor': 4, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_7'}, {'factor': 32, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_8'}], 'pipeline': [{'II': 32, 'off': 0, 'rewind': 0, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_3'}], 'array_partition': [{'type': 2, 'factor': 4, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 2, 'factor': 4, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}, {'type': 2, 'factor': 4, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 0, 'factor': 0, 'dim': 1, 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}]}, 'latency': 11755, 'BRAM': 0, 'DSP': 0, 'FF': 279351, 'LUT': 105391, 'URAM': 170}
[INFO:                  dse_step() ] Fit failure: {'grp_nondf_kernel_2mm_fu_114': False}
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.48', '0.64', '0.54', '0.64', '0.00'] ['0.48', '0.64', '0.54', '0.64', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.14', '0.00', '0.65', '0.50', '0.00'] ['0.14', '0.00', '0.65', '0.50', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.65', '0.64', '0.52', '0.63', '0.00'] ['0.65', '0.64', '0.52', '0.63', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.41', '0.47', '0.46', '0.51', '0.00'] ['0.41', '0.47', '0.46', '0.51', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 12528
[INFO:     _3_dse_main_algorithm() ] Post: Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 12528
[INFO:           defragmentation() ] Defragmentation for non-dataflow.
[INFO:           defragmentation() ] src_slot: ['CR_X0Y4_To_CR_X3Y7']
[INFO:           defragmentation() ] dst_slot: ['CR_X4Y4_To_CR_X7Y7', 'CR_X4Y0_To_CR_X7Y3', 'CR_X0Y0_To_CR_X3Y3']
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex C_drain_IO_L1_out_5_x1_U0 to slot CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:      incrementalFloorplan() ] > > 1. User assigned pblock
[INFO:           updateFloorplan() ] Moving vertex C_drain_IO_L1_out_8_x1_U0 to slot CLOCKREGION_X0Y0:CLOCKREGION_X3Y3
[INFO:                  dse_step() ] !!! Area Overflow: {'BRAM': -499.20000000000005, 'DSP': -998.4000000000001, 'FF': 8343.0, 'LUT': -29842.0, 'URAM': 86.8}
[INFO:                  dse_step() ] Total area available in CR_X0Y4_To_CR_X3Y7 is {'BRAM': 768, 'DSP': 1536, 'FF': 418560, 'LUT': 209280, 'URAM': 128}
[INFO:                  dse_step() ] Old slot util: {'BRAM': 104, 'DSP': 0, 'FF': 265556, 'LUT': 101893, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 104, 'DSP': 0, 'FF': 264500, 'LUT': 101094, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [{'factor': 4, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_7'}, {'factor': 32, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_8'}], 'pipeline': [{'II': 32, 'off': 0, 'rewind': 0, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_3'}], 'array_partition': [{'type': 2, 'factor': 4, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 2, 'factor': 4, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}, {'type': 2, 'factor': 4, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 0, 'factor': 0, 'dim': 1, 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}]}, 'latency': 11755, 'BRAM': 0, 'DSP': 0, 'FF': 279351, 'LUT': 105391, 'URAM': 170}
[INFO:                  dse_step() ] Fit failure: {'grp_nondf_kernel_2mm_fu_114': False}
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.48', '0.64', '0.54', '0.64', '0.00'] ['0.48', '0.64', '0.54', '0.64', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.14', '0.00', '0.63', '0.49', '0.00'] ['0.14', '0.00', '0.63', '0.49', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.65', '0.64', '0.52', '0.63', '0.00'] ['0.65', '0.64', '0.52', '0.63', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.42', '0.47', '0.47', '0.53', '0.00'] ['0.42', '0.47', '0.47', '0.53', '0.00']
[INFO:     _3_dse_main_algorithm() ] Look-ahead list: 
[(11540, 1.8125), (11433, 0.6644017584097859), (10808, 1.1863364870030582), (10731, 0.6674073012232415), (10701, 1.1849818425076453), (10516, 0.670754491590214), (10172, 1.1833118310397555), (10077, 1.1845398509174312), (10014, 1.1890816131498472), (9817, 1.2219012805810399), (9706, 1.7758385894495412), (9390, 1.188639621559633), (9115, 1.2249068233944953), (9003, 1.7764430428134557), (8793, 1.2218988914373088), (8760, 1.1862552561162079), (8682, 1.775821865443425), (8653, 1.1848241590214068), (8124, 1.1832306001529052), (8091, 1.2249044342507645), (8029, 1.1843821674311927), (7979, 1.7764502102446482), (7966, 1.1889239296636085), (7876, 1.5), (7342, 1.1884819380733944), (6852, 1.2282349006116209)]
[INFO:     _3_dse_main_algorithm() ] Look-ahead
[INFO:                  dse_step() ] !!! Area Overflow: {'BRAM': -499.20000000000005, 'DSP': -998.4000000000001, 'FF': 9744.0, 'LUT': -31724.0, 'URAM': 148.8}
[INFO:                  dse_step() ] Total area available in CR_X0Y4_To_CR_X3Y7 is {'BRAM': 768, 'DSP': 1536, 'FF': 418560, 'LUT': 209280, 'URAM': 128}
[INFO:                  dse_step() ] Old slot util: {'BRAM': 104, 'DSP': 0, 'FF': 265556, 'LUT': 101893, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 104, 'DSP': 0, 'FF': 264500, 'LUT': 101094, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [{'factor': 32, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_4'}, {'factor': 32, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_5'}, {'factor': 4, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_7'}, {'factor': 32, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_8'}], 'pipeline': [], 'array_partition': [{'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 0, 'factor': 0, 'dim': 1, 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 2, 'factor': 4, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 2, 'factor': 4, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}, {'type': 2, 'factor': 4, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 0, 'factor': 0, 'dim': 1, 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}]}, 'latency': 11540, 'BRAM': 0, 'DSP': 0, 'FF': 280752, 'LUT': 103509, 'URAM': 232}
[INFO:                  dse_step() ] Fit failure: {'grp_nondf_kernel_2mm_fu_114': False}
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.48', '0.64', '0.54', '0.64', '0.00'] ['0.48', '0.64', '0.54', '0.64', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.14', '0.00', '0.63', '0.49', '0.00'] ['0.14', '0.00', '0.63', '0.49', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.65', '0.64', '0.52', '0.63', '0.00'] ['0.65', '0.64', '0.52', '0.63', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.42', '0.47', '0.47', '0.53', '0.00'] ['0.42', '0.47', '0.47', '0.53', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 12528
[INFO:     _3_dse_main_algorithm() ] Post: Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 12528
[INFO:     _3_dse_main_algorithm() ] Look-ahead
[INFO:                  dse_step() ] !!! Area Overflow: {'BRAM': -327.20000000000005, 'DSP': -998.4000000000001, 'FF': 7084.0, 'LUT': -29842.0, 'URAM': -83.2}
[INFO:                  dse_step() ] Total area available in CR_X0Y4_To_CR_X3Y7 is {'BRAM': 768, 'DSP': 1536, 'FF': 418560, 'LUT': 209280, 'URAM': 128}
[INFO:                  dse_step() ] Old slot util: {'BRAM': 104, 'DSP': 0, 'FF': 265556, 'LUT': 101893, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 104, 'DSP': 0, 'FF': 264500, 'LUT': 101094, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [{'factor': 4, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_7'}, {'factor': 32, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_8'}], 'pipeline': [{'II': 54, 'off': 0, 'rewind': 0, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_3'}], 'array_partition': [{'type': 2, 'factor': 4, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 2, 'factor': 4, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}, {'type': 2, 'factor': 4, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 0, 'factor': 0, 'dim': 1, 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}]}, 'latency': 11433, 'BRAM': 172, 'DSP': 0, 'FF': 278092, 'LUT': 105391, 'URAM': 0}
[INFO:                  dse_step() ] Fit failure: {'grp_nondf_kernel_2mm_fu_114': False}
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.48', '0.64', '0.54', '0.64', '0.00'] ['0.48', '0.64', '0.54', '0.64', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.14', '0.00', '0.63', '0.49', '0.00'] ['0.14', '0.00', '0.63', '0.49', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.65', '0.64', '0.52', '0.63', '0.00'] ['0.65', '0.64', '0.52', '0.63', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.42', '0.47', '0.47', '0.53', '0.00'] ['0.42', '0.47', '0.47', '0.53', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 12528
[INFO:     _3_dse_main_algorithm() ] Post: Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 12528
[INFO:     _3_dse_main_algorithm() ] Look-ahead
[INFO:                  dse_step() ] !!! Area Overflow: {'BRAM': -499.20000000000005, 'DSP': -998.4000000000001, 'FF': 225545.0, 'LUT': 52532.0, 'URAM': 15.799999999999997}
[INFO:                  dse_step() ] Total area available in CR_X0Y4_To_CR_X3Y7 is {'BRAM': 768, 'DSP': 1536, 'FF': 418560, 'LUT': 209280, 'URAM': 128}
[INFO:                  dse_step() ] Old slot util: {'BRAM': 104, 'DSP': 0, 'FF': 265556, 'LUT': 101893, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 104, 'DSP': 0, 'FF': 264500, 'LUT': 101094, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [{'factor': 32, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_4'}, {'factor': 32, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_5'}], 'pipeline': [{'II': 52, 'off': 0, 'rewind': 0, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_6'}], 'array_partition': [{'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 0, 'factor': 0, 'dim': 1, 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}]}, 'latency': 10808, 'BRAM': 0, 'DSP': 0, 'FF': 496553, 'LUT': 187765, 'URAM': 99}
[INFO:                  dse_step() ] Fit failure: {'grp_nondf_kernel_2mm_fu_114': False}
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.48', '0.64', '0.54', '0.64', '0.00'] ['0.48', '0.64', '0.54', '0.64', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.14', '0.00', '0.63', '0.49', '0.00'] ['0.14', '0.00', '0.63', '0.49', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.65', '0.64', '0.52', '0.63', '0.00'] ['0.65', '0.64', '0.52', '0.63', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.42', '0.47', '0.47', '0.53', '0.00'] ['0.42', '0.47', '0.47', '0.53', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 12528
[INFO:     _3_dse_main_algorithm() ] Post: Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 12528
[INFO:     _3_dse_main_algorithm() ] Look-back
[INFO:                  dse_step() ] Fit!
[INFO:                  dse_step() ] Old slot util: {'BRAM': 104, 'DSP': 0, 'FF': 265556, 'LUT': 101893, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 104, 'DSP': 0, 'FF': 264500, 'LUT': 101094, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [{'factor': 32, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_4'}, {'factor': 32, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_5'}, {'factor': 2, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_7'}, {'factor': 32, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_8'}], 'pipeline': [], 'array_partition': [{'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 0, 'factor': 0, 'dim': 1, 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 2, 'factor': 2, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 2, 'factor': 2, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}, {'type': 2, 'factor': 2, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 0, 'factor': 0, 'dim': 1, 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}]}, 'latency': 12308, 'BRAM': 164, 'DSP': 0, 'FF': 265142, 'LUT': 98095, 'URAM': 0}
[INFO:                  dse_step() ] Updated slot util: {'BRAM': 164, 'DSP': 0, 'FF': 266198, 'LUT': 98894, 'URAM': 0}
[INFO:                  dse_step() ] all_fit: {'grp_nondf_kernel_2mm_fu_114': True}
[INFO:                  dse_step() ] Fit success.
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.48', '0.64', '0.54', '0.64', '0.00'] ['0.48', '0.64', '0.54', '0.64', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.14', '0.00', '0.63', '0.49', '0.00'] ['0.21', '0.00', '0.64', '0.47', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.65', '0.64', '0.52', '0.63', '0.00'] ['0.65', '0.64', '0.52', '0.63', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.42', '0.47', '0.47', '0.53', '0.00'] ['0.42', '0.47', '0.47', '0.53', '0.00']
[INFO:     snapshot_lat_resource() ] Pre snapshot:
Latency: 91384, Resource: 0.550139495390587
[ERROR:     snapshot_lat_resource() ] (87, 87, 1)
[INFO:     snapshot_lat_resource() ] Post snapshot:
Latency: 91164, Resource: 0.5455922489082969
[INFO:     _3_dse_main_algorithm() ] {'control_s_axi_U': {'BRAM': 0, 'DSP': 0, 'FF': 246, 'LUT': 424, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'gmem_A_m_axi_U': {'BRAM': 30, 'DSP': 0, 'FF': 1415, 'LUT': 1585, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'gmem_B_m_axi_U': {'BRAM': 30, 'DSP': 0, 'FF': 1415, 'LUT': 1585, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'gmem_C_m_axi_U': {'BRAM': 30, 'DSP': 0, 'FF': 1415, 'LUT': 1585, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'temp_xout0_V_U': {'BRAM': 0, 'DSP': 0, 'FF': 0, 'LUT': 0, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'temp_xin1_V_U': {'BRAM': 0, 'DSP': 0, 'FF': 0, 'LUT': 0, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'grp_nondf_kernel_2mm_fu_114': {'BRAM': 164, 'DSP': 0, 'FF': 265142, 'LUT': 98095, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'kernel3_x0_entry38_U0': {'BRAM': 0, 'DSP': 0, 'FF': 2, 'LUT': 29, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'A_IO_L3_in_x0_U0': {'BRAM': 0, 'DSP': 0, 'FF': 1182, 'LUT': 474, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'A_IO_L2_in_0_x0_U0': {'BRAM': 8, 'DSP': 0, 'FF': 2203, 'LUT': 880, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'A_IO_L2_in_1_x0_U0': {'BRAM': 8, 'DSP': 0, 'FF': 2203, 'LUT': 880, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'A_IO_L2_in_2_x0_U0': {'BRAM': 8, 'DSP': 0, 'FF': 2203, 'LUT': 880, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'A_IO_L2_in_3_x0_U0': {'BRAM': 8, 'DSP': 0, 'FF': 2203, 'LUT': 880, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'A_IO_L2_in_4_x0_U0': {'BRAM': 8, 'DSP': 0, 'FF': 2203, 'LUT': 880, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'A_IO_L2_in_5_x0_U0': {'BRAM': 8, 'DSP': 0, 'FF': 2203, 'LUT': 880, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'A_IO_L2_in_6_x0_U0': {'BRAM': 8, 'DSP': 0, 'FF': 2203, 'LUT': 880, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'A_IO_L2_in_7_x0_U0': {'BRAM': 8, 'DSP': 0, 'FF': 2203, 'LUT': 880, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'A_IO_L2_in_8_x0_U0': {'BRAM': 8, 'DSP': 0, 'FF': 2203, 'LUT': 880, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'A_IO_L2_in_9_x0_U0': {'BRAM': 8, 'DSP': 0, 'FF': 2203, 'LUT': 880, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'A_IO_L2_in_10_x0_U0': {'BRAM': 8, 'DSP': 0, 'FF': 2203, 'LUT': 880, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'A_IO_L2_in_11_x0_U0': {'BRAM': 8, 'DSP': 0, 'FF': 2203, 'LUT': 880, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'A_IO_L2_in_boundary_x0_U0': {'BRAM': 8, 'DSP': 0, 'FF': 2197, 'LUT': 803, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'B_IO_L3_in_x0_U0': {'BRAM': 0, 'DSP': 0, 'FF': 1182, 'LUT': 474, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'B_IO_L2_in_x0_U0': {'BRAM': 29, 'DSP': 0, 'FF': 140, 'LUT': 556, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'B_IO_L2_in_boundary_x0_U0': {'BRAM': 29, 'DSP': 0, 'FF': 139, 'LUT': 527, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'PE_wrapper_0_0_x0_U0': {'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'PE_wrapper_0_1_x0_U0': {'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'PE_wrapper_1_0_x0_U0': {'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'PE_wrapper_1_1_x0_U0': {'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'PE_wrapper_2_0_x0_U0': {'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'PE_wrapper_2_1_x0_U0': {'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'PE_wrapper_3_0_x0_U0': {'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'PE_wrapper_3_1_x0_U0': {'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'PE_wrapper_4_0_x0_U0': {'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'PE_wrapper_4_1_x0_U0': {'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'PE_wrapper_5_0_x0_U0': {'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'PE_wrapper_5_1_x0_U0': {'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'PE_wrapper_6_0_x0_U0': {'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'PE_wrapper_6_1_x0_U0': {'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'PE_wrapper_7_0_x0_U0': {'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'PE_wrapper_7_1_x0_U0': {'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'PE_wrapper_8_0_x0_U0': {'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'PE_wrapper_8_1_x0_U0': {'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'PE_wrapper_9_0_x0_U0': {'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'PE_wrapper_9_1_x0_U0': {'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'PE_wrapper_10_0_x0_U0': {'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'PE_wrapper_10_1_x0_U0': {'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'PE_wrapper_11_0_x0_U0': {'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'PE_wrapper_11_1_x0_U0': {'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'PE_wrapper_12_0_x0_U0': {'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'PE_wrapper_12_1_x0_U0': {'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'A_PE_dummy_0_x0_U0': {'BRAM': 0, 'DSP': 0, 'FF': 25, 'LUT': 96, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'A_PE_dummy_1_x0_U0': {'BRAM': 0, 'DSP': 0, 'FF': 25, 'LUT': 96, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'A_PE_dummy_2_x0_U0': {'BRAM': 0, 'DSP': 0, 'FF': 25, 'LUT': 96, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'A_PE_dummy_3_x0_U0': {'BRAM': 0, 'DSP': 0, 'FF': 25, 'LUT': 96, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'A_PE_dummy_4_x0_U0': {'BRAM': 0, 'DSP': 0, 'FF': 25, 'LUT': 96, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'A_PE_dummy_5_x0_U0': {'BRAM': 0, 'DSP': 0, 'FF': 25, 'LUT': 96, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'A_PE_dummy_6_x0_U0': {'BRAM': 0, 'DSP': 0, 'FF': 25, 'LUT': 96, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'A_PE_dummy_7_x0_U0': {'BRAM': 0, 'DSP': 0, 'FF': 25, 'LUT': 96, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'A_PE_dummy_8_x0_U0': {'BRAM': 0, 'DSP': 0, 'FF': 25, 'LUT': 96, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'A_PE_dummy_9_x0_U0': {'BRAM': 0, 'DSP': 0, 'FF': 25, 'LUT': 96, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'A_PE_dummy_10_x0_U0': {'BRAM': 0, 'DSP': 0, 'FF': 25, 'LUT': 96, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'A_PE_dummy_11_x0_U0': {'BRAM': 0, 'DSP': 0, 'FF': 25, 'LUT': 96, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'A_PE_dummy_12_x0_U0': {'BRAM': 0, 'DSP': 0, 'FF': 25, 'LUT': 96, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'B_PE_dummy_0_x0_U0': {'BRAM': 0, 'DSP': 0, 'FF': 25, 'LUT': 96, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'B_PE_dummy_1_x0_U0': {'BRAM': 0, 'DSP': 0, 'FF': 25, 'LUT': 96, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'C_drain_IO_L1_out_boundary_0_x0_U0': {'BRAM': 2, 'DSP': 0, 'FF': 174, 'LUT': 350, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'C_drain_IO_L1_out_0_x0_U0': {'BRAM': 2, 'DSP': 0, 'FF': 246, 'LUT': 413, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'C_drain_IO_L1_out_1_x0_U0': {'BRAM': 2, 'DSP': 0, 'FF': 246, 'LUT': 413, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'C_drain_IO_L1_out_2_x0_U0': {'BRAM': 2, 'DSP': 0, 'FF': 2376, 'LUT': 1693, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'C_drain_IO_L1_out_3_x0_U0': {'BRAM': 2, 'DSP': 0, 'FF': 2376, 'LUT': 1693, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'C_drain_IO_L1_out_4_x0_U0': {'BRAM': 2, 'DSP': 0, 'FF': 2376, 'LUT': 1693, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'C_drain_IO_L1_out_5_x0_U0': {'BRAM': 2, 'DSP': 0, 'FF': 2376, 'LUT': 1693, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'C_drain_IO_L1_out_6_x0_U0': {'BRAM': 2, 'DSP': 0, 'FF': 2376, 'LUT': 1693, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'C_drain_IO_L1_out_7_x0_U0': {'BRAM': 2, 'DSP': 0, 'FF': 2376, 'LUT': 1693, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'C_drain_IO_L1_out_8_x0_U0': {'BRAM': 2, 'DSP': 0, 'FF': 2376, 'LUT': 1693, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'C_drain_IO_L1_out_9_x0_U0': {'BRAM': 2, 'DSP': 0, 'FF': 2376, 'LUT': 1693, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'C_drain_IO_L1_out_10_x0_U0': {'BRAM': 2, 'DSP': 0, 'FF': 2376, 'LUT': 1693, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'C_drain_IO_L1_out_11_x0_U0': {'BRAM': 2, 'DSP': 0, 'FF': 2376, 'LUT': 1693, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'C_drain_IO_L1_out_boundary_1_x0_U0': {'BRAM': 2, 'DSP': 0, 'FF': 174, 'LUT': 350, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'C_drain_IO_L1_out_12_x0_U0': {'BRAM': 2, 'DSP': 0, 'FF': 246, 'LUT': 413, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'C_drain_IO_L1_out_13_x0_U0': {'BRAM': 2, 'DSP': 0, 'FF': 246, 'LUT': 413, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'C_drain_IO_L1_out_14_x0_U0': {'BRAM': 2, 'DSP': 0, 'FF': 2376, 'LUT': 1693, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'C_drain_IO_L1_out_15_x0_U0': {'BRAM': 2, 'DSP': 0, 'FF': 2376, 'LUT': 1693, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'C_drain_IO_L1_out_16_x0_U0': {'BRAM': 2, 'DSP': 0, 'FF': 2376, 'LUT': 1693, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'C_drain_IO_L1_out_17_x0_U0': {'BRAM': 2, 'DSP': 0, 'FF': 2376, 'LUT': 1693, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'C_drain_IO_L1_out_18_x0_U0': {'BRAM': 2, 'DSP': 0, 'FF': 2376, 'LUT': 1693, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'C_drain_IO_L1_out_19_x0_U0': {'BRAM': 2, 'DSP': 0, 'FF': 2376, 'LUT': 1693, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'C_drain_IO_L1_out_20_x0_U0': {'BRAM': 2, 'DSP': 0, 'FF': 2376, 'LUT': 1693, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'C_drain_IO_L1_out_21_x0_U0': {'BRAM': 2, 'DSP': 0, 'FF': 2376, 'LUT': 1693, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'C_drain_IO_L1_out_22_x0_U0': {'BRAM': 2, 'DSP': 0, 'FF': 2376, 'LUT': 1693, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'C_drain_IO_L1_out_23_x0_U0': {'BRAM': 2, 'DSP': 0, 'FF': 2376, 'LUT': 1693, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'C_drain_IO_L2_out_boundary_x0_U0': {'BRAM': 0, 'DSP': 0, 'FF': 25, 'LUT': 125, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'C_drain_IO_L2_out_x0_U0': {'BRAM': 0, 'DSP': 0, 'FF': 156, 'LUT': 180, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'C_drain_IO_L3_out_x0_U0': {'BRAM': 0, 'DSP': 0, 'FF': 484, 'LUT': 113, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'kernel3_x1_entry31_U0': {'BRAM': 0, 'DSP': 0, 'FF': 2, 'LUT': 20, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'kernel3_x1_entry42_U0': {'BRAM': 0, 'DSP': 0, 'FF': 2, 'LUT': 29, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'A_IO_L3_in_x1_U0': {'BRAM': 0, 'DSP': 0, 'FF': 286, 'LUT': 343, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'A_IO_L2_in_0_x1_U0': {'BRAM': 8, 'DSP': 0, 'FF': 2203, 'LUT': 880, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'A_IO_L2_in_1_x1_U0': {'BRAM': 8, 'DSP': 0, 'FF': 2203, 'LUT': 880, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'A_IO_L2_in_2_x1_U0': {'BRAM': 8, 'DSP': 0, 'FF': 2203, 'LUT': 880, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'A_IO_L2_in_3_x1_U0': {'BRAM': 8, 'DSP': 0, 'FF': 2203, 'LUT': 880, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'A_IO_L2_in_4_x1_U0': {'BRAM': 8, 'DSP': 0, 'FF': 2203, 'LUT': 880, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'A_IO_L2_in_5_x1_U0': {'BRAM': 8, 'DSP': 0, 'FF': 2203, 'LUT': 880, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'A_IO_L2_in_6_x1_U0': {'BRAM': 8, 'DSP': 0, 'FF': 2203, 'LUT': 880, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'A_IO_L2_in_7_x1_U0': {'BRAM': 8, 'DSP': 0, 'FF': 2203, 'LUT': 880, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'A_IO_L2_in_8_x1_U0': {'BRAM': 8, 'DSP': 0, 'FF': 2203, 'LUT': 880, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'A_IO_L2_in_9_x1_U0': {'BRAM': 8, 'DSP': 0, 'FF': 2203, 'LUT': 880, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'A_IO_L2_in_10_x1_U0': {'BRAM': 8, 'DSP': 0, 'FF': 2203, 'LUT': 880, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'A_IO_L2_in_11_x1_U0': {'BRAM': 8, 'DSP': 0, 'FF': 2203, 'LUT': 880, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'A_IO_L2_in_boundary_x1_U0': {'BRAM': 8, 'DSP': 0, 'FF': 2197, 'LUT': 803, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'B_IO_L3_in_x1_U0': {'BRAM': 0, 'DSP': 0, 'FF': 286, 'LUT': 343, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'B_IO_L2_in_x1_U0': {'BRAM': 29, 'DSP': 0, 'FF': 140, 'LUT': 556, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'B_IO_L2_in_boundary_x1_U0': {'BRAM': 29, 'DSP': 0, 'FF': 139, 'LUT': 527, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'PE_wrapper_0_0_x1_U0': {'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'PE_wrapper_0_1_x1_U0': {'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'PE_wrapper_1_0_x1_U0': {'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'PE_wrapper_1_1_x1_U0': {'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'PE_wrapper_2_0_x1_U0': {'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'PE_wrapper_2_1_x1_U0': {'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'PE_wrapper_3_0_x1_U0': {'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'PE_wrapper_3_1_x1_U0': {'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'PE_wrapper_4_0_x1_U0': {'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'PE_wrapper_4_1_x1_U0': {'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'PE_wrapper_5_0_x1_U0': {'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'PE_wrapper_5_1_x1_U0': {'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'PE_wrapper_6_0_x1_U0': {'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'PE_wrapper_6_1_x1_U0': {'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'PE_wrapper_7_0_x1_U0': {'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'PE_wrapper_7_1_x1_U0': {'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'PE_wrapper_8_0_x1_U0': {'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'PE_wrapper_8_1_x1_U0': {'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'PE_wrapper_9_0_x1_U0': {'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'PE_wrapper_9_1_x1_U0': {'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'PE_wrapper_10_0_x1_U0': {'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'PE_wrapper_10_1_x1_U0': {'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'PE_wrapper_11_0_x1_U0': {'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'PE_wrapper_11_1_x1_U0': {'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'PE_wrapper_12_0_x1_U0': {'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'PE_wrapper_12_1_x1_U0': {'BRAM': 2, 'DSP': 40, 'FF': 5561, 'LUT': 3059, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'A_PE_dummy_0_x1_U0': {'BRAM': 0, 'DSP': 0, 'FF': 25, 'LUT': 96, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'A_PE_dummy_1_x1_U0': {'BRAM': 0, 'DSP': 0, 'FF': 25, 'LUT': 96, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'A_PE_dummy_2_x1_U0': {'BRAM': 0, 'DSP': 0, 'FF': 25, 'LUT': 96, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'A_PE_dummy_3_x1_U0': {'BRAM': 0, 'DSP': 0, 'FF': 25, 'LUT': 96, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'A_PE_dummy_4_x1_U0': {'BRAM': 0, 'DSP': 0, 'FF': 25, 'LUT': 96, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'A_PE_dummy_5_x1_U0': {'BRAM': 0, 'DSP': 0, 'FF': 25, 'LUT': 96, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'A_PE_dummy_6_x1_U0': {'BRAM': 0, 'DSP': 0, 'FF': 25, 'LUT': 96, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'A_PE_dummy_7_x1_U0': {'BRAM': 0, 'DSP': 0, 'FF': 25, 'LUT': 96, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'A_PE_dummy_8_x1_U0': {'BRAM': 0, 'DSP': 0, 'FF': 25, 'LUT': 96, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'A_PE_dummy_9_x1_U0': {'BRAM': 0, 'DSP': 0, 'FF': 25, 'LUT': 96, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'A_PE_dummy_10_x1_U0': {'BRAM': 0, 'DSP': 0, 'FF': 25, 'LUT': 96, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'A_PE_dummy_11_x1_U0': {'BRAM': 0, 'DSP': 0, 'FF': 25, 'LUT': 96, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'A_PE_dummy_12_x1_U0': {'BRAM': 0, 'DSP': 0, 'FF': 25, 'LUT': 96, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'B_PE_dummy_0_x1_U0': {'BRAM': 0, 'DSP': 0, 'FF': 25, 'LUT': 96, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'B_PE_dummy_1_x1_U0': {'BRAM': 0, 'DSP': 0, 'FF': 25, 'LUT': 96, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'C_drain_IO_L1_out_boundary_0_x1_U0': {'BRAM': 2, 'DSP': 0, 'FF': 174, 'LUT': 350, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'C_drain_IO_L1_out_0_x1_U0': {'BRAM': 2, 'DSP': 0, 'FF': 246, 'LUT': 413, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'C_drain_IO_L1_out_1_x1_U0': {'BRAM': 2, 'DSP': 0, 'FF': 246, 'LUT': 413, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'C_drain_IO_L1_out_2_x1_U0': {'BRAM': 2, 'DSP': 0, 'FF': 2376, 'LUT': 1693, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'C_drain_IO_L1_out_3_x1_U0': {'BRAM': 2, 'DSP': 0, 'FF': 2376, 'LUT': 1693, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'C_drain_IO_L1_out_4_x1_U0': {'BRAM': 2, 'DSP': 0, 'FF': 2376, 'LUT': 1693, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'C_drain_IO_L1_out_5_x1_U0': {'BRAM': 2, 'DSP': 0, 'FF': 2376, 'LUT': 1693, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'C_drain_IO_L1_out_6_x1_U0': {'BRAM': 2, 'DSP': 0, 'FF': 2376, 'LUT': 1693, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'C_drain_IO_L1_out_7_x1_U0': {'BRAM': 2, 'DSP': 0, 'FF': 2376, 'LUT': 1693, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'C_drain_IO_L1_out_8_x1_U0': {'BRAM': 2, 'DSP': 0, 'FF': 2376, 'LUT': 1693, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'C_drain_IO_L1_out_9_x1_U0': {'BRAM': 2, 'DSP': 0, 'FF': 2376, 'LUT': 1693, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'C_drain_IO_L1_out_10_x1_U0': {'BRAM': 2, 'DSP': 0, 'FF': 2376, 'LUT': 1693, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'C_drain_IO_L1_out_11_x1_U0': {'BRAM': 2, 'DSP': 0, 'FF': 2376, 'LUT': 1693, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'C_drain_IO_L1_out_boundary_1_x1_U0': {'BRAM': 2, 'DSP': 0, 'FF': 174, 'LUT': 350, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'C_drain_IO_L1_out_12_x1_U0': {'BRAM': 2, 'DSP': 0, 'FF': 246, 'LUT': 413, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'C_drain_IO_L1_out_13_x1_U0': {'BRAM': 2, 'DSP': 0, 'FF': 246, 'LUT': 413, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'C_drain_IO_L1_out_14_x1_U0': {'BRAM': 2, 'DSP': 0, 'FF': 2376, 'LUT': 1693, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'C_drain_IO_L1_out_15_x1_U0': {'BRAM': 2, 'DSP': 0, 'FF': 2376, 'LUT': 1693, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'C_drain_IO_L1_out_16_x1_U0': {'BRAM': 2, 'DSP': 0, 'FF': 2376, 'LUT': 1693, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'C_drain_IO_L1_out_17_x1_U0': {'BRAM': 2, 'DSP': 0, 'FF': 2376, 'LUT': 1693, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'C_drain_IO_L1_out_18_x1_U0': {'BRAM': 2, 'DSP': 0, 'FF': 2376, 'LUT': 1693, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'C_drain_IO_L1_out_19_x1_U0': {'BRAM': 2, 'DSP': 0, 'FF': 2376, 'LUT': 1693, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'C_drain_IO_L1_out_20_x1_U0': {'BRAM': 2, 'DSP': 0, 'FF': 2376, 'LUT': 1693, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'C_drain_IO_L1_out_21_x1_U0': {'BRAM': 2, 'DSP': 0, 'FF': 2376, 'LUT': 1693, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'C_drain_IO_L1_out_22_x1_U0': {'BRAM': 2, 'DSP': 0, 'FF': 2376, 'LUT': 1693, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'C_drain_IO_L1_out_23_x1_U0': {'BRAM': 2, 'DSP': 0, 'FF': 2376, 'LUT': 1693, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'C_drain_IO_L2_out_boundary_x1_U0': {'BRAM': 0, 'DSP': 0, 'FF': 25, 'LUT': 125, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'C_drain_IO_L2_out_x1_U0': {'BRAM': 0, 'DSP': 0, 'FF': 156, 'LUT': 180, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] {'C_drain_IO_L3_out_x1_U0': {'BRAM': 0, 'DSP': 0, 'FF': 484, 'LUT': 113, 'URAM': 0}}
[INFO:     _3_dse_main_algorithm() ] Longest func: [12308, {'BRAM': 164, 'DSP': 0, 'FF': 265142, 'LUT': 98095, 'URAM': 0}, 'grp_nondf_kernel_2mm_fu_114']
[INFO:     _3_dse_main_algorithm() ] Longest Function List:
		['grp_nondf_kernel_2mm_fu_114']
[INFO:     _3_dse_main_algorithm() ] Second-longest latency in each kernel: [12008, 12008]
[INFO:     _3_dse_main_algorithm() ] Second-longest latency = 12008
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 12308, Pruning Lat in lib: 12523
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 12308, Pruning Lat in lib: 12457
[INFO:     _3_dse_main_algorithm() ] Longest Lat: 12308, Pruning Lat in lib: 12308
[INFO:     _3_dse_main_algorithm() ] Stop pruning at latency: 11755
[INFO:     _3_dse_main_algorithm() ] available_design_points[-1]["latency"]: 11755 v.s. Second-longest latency: 12008
[INFO:                  dse_step() ] !!! Area Overflow: {'BRAM': -499.20000000000005, 'DSP': -998.4000000000001, 'FF': 8343.0, 'LUT': -29842.0, 'URAM': 86.8}
[INFO:                  dse_step() ] Total area available in CR_X0Y4_To_CR_X3Y7 is {'BRAM': 768, 'DSP': 1536, 'FF': 418560, 'LUT': 209280, 'URAM': 128}
[INFO:                  dse_step() ] Old slot util: {'BRAM': 164, 'DSP': 0, 'FF': 266198, 'LUT': 98894, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 164, 'DSP': 0, 'FF': 265142, 'LUT': 98095, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [{'factor': 4, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_7'}, {'factor': 32, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_8'}], 'pipeline': [{'II': 32, 'off': 0, 'rewind': 0, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_3'}], 'array_partition': [{'type': 2, 'factor': 4, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 2, 'factor': 4, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}, {'type': 2, 'factor': 4, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 0, 'factor': 0, 'dim': 1, 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}]}, 'latency': 11755, 'BRAM': 0, 'DSP': 0, 'FF': 279351, 'LUT': 105391, 'URAM': 170}
[INFO:                  dse_step() ] Fit failure: {'grp_nondf_kernel_2mm_fu_114': False}
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.48', '0.64', '0.54', '0.64', '0.00'] ['0.48', '0.64', '0.54', '0.64', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.21', '0.00', '0.64', '0.47', '0.00'] ['0.21', '0.00', '0.64', '0.47', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.65', '0.64', '0.52', '0.63', '0.00'] ['0.65', '0.64', '0.52', '0.63', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.42', '0.47', '0.47', '0.53', '0.00'] ['0.42', '0.47', '0.47', '0.53', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 12308
[INFO:     _3_dse_main_algorithm() ] Post: Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 12308
[INFO:           defragmentation() ] Defragmentation for non-dataflow.
[INFO:           defragmentation() ] src_slot: ['CR_X0Y4_To_CR_X3Y7']
[INFO:           defragmentation() ] dst_slot: ['CR_X4Y4_To_CR_X7Y7', 'CR_X4Y0_To_CR_X7Y3', 'CR_X0Y0_To_CR_X3Y3']
[INFO:     _3_dse_main_algorithm() ] Look-ahead list: 
[(11540, 1.8125), (11433, 0.6644017584097859), (10808, 1.1863364870030582), (10731, 0.6674073012232415), (10701, 1.1849818425076453), (10516, 0.670754491590214), (10172, 1.1833118310397555), (10077, 1.1845398509174312), (10014, 1.1890816131498472), (9817, 1.2219012805810399), (9706, 1.7758385894495412), (9390, 1.188639621559633), (9115, 1.2249068233944953), (9003, 1.7764430428134557), (8793, 1.2218988914373088), (8760, 1.1862552561162079), (8682, 1.775821865443425), (8653, 1.1848241590214068), (8124, 1.1832306001529052), (8091, 1.2249044342507645), (8029, 1.1843821674311927), (7979, 1.7764502102446482), (7966, 1.1889239296636085), (7876, 1.5), (7342, 1.1884819380733944), (6852, 1.2282349006116209)]
[INFO:     _3_dse_main_algorithm() ] Look-ahead
[INFO:                  dse_step() ] !!! Area Overflow: {'BRAM': -499.20000000000005, 'DSP': -998.4000000000001, 'FF': 9744.0, 'LUT': -31724.0, 'URAM': 148.8}
[INFO:                  dse_step() ] Total area available in CR_X0Y4_To_CR_X3Y7 is {'BRAM': 768, 'DSP': 1536, 'FF': 418560, 'LUT': 209280, 'URAM': 128}
[INFO:                  dse_step() ] Old slot util: {'BRAM': 164, 'DSP': 0, 'FF': 266198, 'LUT': 98894, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 164, 'DSP': 0, 'FF': 265142, 'LUT': 98095, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [{'factor': 32, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_4'}, {'factor': 32, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_5'}, {'factor': 4, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_7'}, {'factor': 32, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_8'}], 'pipeline': [], 'array_partition': [{'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 0, 'factor': 0, 'dim': 1, 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 2, 'factor': 4, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 2, 'factor': 4, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}, {'type': 2, 'factor': 4, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 0, 'factor': 0, 'dim': 1, 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}]}, 'latency': 11540, 'BRAM': 0, 'DSP': 0, 'FF': 280752, 'LUT': 103509, 'URAM': 232}
[INFO:                  dse_step() ] Fit failure: {'grp_nondf_kernel_2mm_fu_114': False}
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.48', '0.64', '0.54', '0.64', '0.00'] ['0.48', '0.64', '0.54', '0.64', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.21', '0.00', '0.64', '0.47', '0.00'] ['0.21', '0.00', '0.64', '0.47', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.65', '0.64', '0.52', '0.63', '0.00'] ['0.65', '0.64', '0.52', '0.63', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.42', '0.47', '0.47', '0.53', '0.00'] ['0.42', '0.47', '0.47', '0.53', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 12308
[INFO:     _3_dse_main_algorithm() ] Post: Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 12308
[INFO:     _3_dse_main_algorithm() ] Look-ahead
[INFO:                  dse_step() ] !!! Area Overflow: {'BRAM': -327.20000000000005, 'DSP': -998.4000000000001, 'FF': 7084.0, 'LUT': -29842.0, 'URAM': -83.2}
[INFO:                  dse_step() ] Total area available in CR_X0Y4_To_CR_X3Y7 is {'BRAM': 768, 'DSP': 1536, 'FF': 418560, 'LUT': 209280, 'URAM': 128}
[INFO:                  dse_step() ] Old slot util: {'BRAM': 164, 'DSP': 0, 'FF': 266198, 'LUT': 98894, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 164, 'DSP': 0, 'FF': 265142, 'LUT': 98095, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [{'factor': 4, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_7'}, {'factor': 32, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_8'}], 'pipeline': [{'II': 54, 'off': 0, 'rewind': 0, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_3'}], 'array_partition': [{'type': 2, 'factor': 4, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 2, 'factor': 4, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}, {'type': 2, 'factor': 4, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 0, 'factor': 0, 'dim': 1, 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}]}, 'latency': 11433, 'BRAM': 172, 'DSP': 0, 'FF': 278092, 'LUT': 105391, 'URAM': 0}
[INFO:                  dse_step() ] Fit failure: {'grp_nondf_kernel_2mm_fu_114': False}
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.48', '0.64', '0.54', '0.64', '0.00'] ['0.48', '0.64', '0.54', '0.64', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.21', '0.00', '0.64', '0.47', '0.00'] ['0.21', '0.00', '0.64', '0.47', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.65', '0.64', '0.52', '0.63', '0.00'] ['0.65', '0.64', '0.52', '0.63', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.42', '0.47', '0.47', '0.53', '0.00'] ['0.42', '0.47', '0.47', '0.53', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 12308
[INFO:     _3_dse_main_algorithm() ] Post: Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 12308
[INFO:     _3_dse_main_algorithm() ] Look-ahead
[INFO:                  dse_step() ] !!! Area Overflow: {'BRAM': -499.20000000000005, 'DSP': -998.4000000000001, 'FF': 225545.0, 'LUT': 52532.0, 'URAM': 15.799999999999997}
[INFO:                  dse_step() ] Total area available in CR_X0Y4_To_CR_X3Y7 is {'BRAM': 768, 'DSP': 1536, 'FF': 418560, 'LUT': 209280, 'URAM': 128}
[INFO:                  dse_step() ] Old slot util: {'BRAM': 164, 'DSP': 0, 'FF': 266198, 'LUT': 98894, 'URAM': 0}
[INFO:                  dse_step() ] curr_util: {'BRAM': 164, 'DSP': 0, 'FF': 265142, 'LUT': 98095, 'URAM': 0}
[INFO:                  dse_step() ] new design point: {'drctv': {'unroll': [{'factor': 32, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_4'}, {'factor': 32, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_5'}], 'pipeline': [{'II': 52, 'off': 0, 'rewind': 0, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_6'}], 'array_partition': [{'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 0, 'factor': 0, 'dim': 1, 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'uram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}]}, 'latency': 10808, 'BRAM': 0, 'DSP': 0, 'FF': 496553, 'LUT': 187765, 'URAM': 99}
[INFO:                  dse_step() ] Fit failure: {'grp_nondf_kernel_2mm_fu_114': False}
[INFO:     _3_dse_main_algorithm() ] Pre v.s. Post slot util ratio = 
CR_X4Y0_To_CR_X7Y3
['0.48', '0.64', '0.54', '0.64', '0.00'] ['0.48', '0.64', '0.54', '0.64', '0.00']
CR_X0Y4_To_CR_X3Y7
['0.21', '0.00', '0.64', '0.47', '0.00'] ['0.21', '0.00', '0.64', '0.47', '0.00']
CR_X4Y4_To_CR_X7Y7
['0.65', '0.64', '0.52', '0.63', '0.00'] ['0.65', '0.64', '0.52', '0.63', '0.00']
CR_X0Y0_To_CR_X3Y3
['0.42', '0.47', '0.47', '0.53', '0.00'] ['0.42', '0.47', '0.47', '0.53', '0.00']
[INFO:     _3_dse_main_algorithm() ] Pre : Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 12308
[INFO:     _3_dse_main_algorithm() ] Post: Longest func grp_nondf_kernel_2mm_fu_114 of kernel 2 = 12308
[INFO:     _3_dse_main_algorithm() ] Look-back
[INFO:                       dse() ] DSE + Incremental Floorplanning time: 2.3952763080596924 seconds.
[INFO:                       dse() ] [8933000, 4833796, 734592, 398592, 365825, 333058, 300354, 299457, 298560, 298496, 282430, 266364, 249020, 247962, 246904, 245846, 244788, 238644, 237586, 236528, 235544, 234560, 234559, 234558, 234485, 234412, 234045, 233678, 233677, 233676, 232986, 232296, 231238, 230180, 229431, 228682, 228373, 228064, 227006, 225948, 223900, 222842, 221784, 220726, 219668, 210548, 209490, 208432, 207372, 206312, 203206, 200100, 199050, 198000, 179975, 161950, 144542, 143399, 142256, 142004, 141752, 139704, 139053, 138402, 135077, 131752, 123661, 123541, 123421, 123417, 123413, 121560, 119707, 119512, 119317, 117718, 116119, 116116, 116113, 115411, 115411, 115411, 115411, 115411, 115411, 115411, 114065, 114065, 114065, 113363, 113363, 113363, 107921, 107921, 107921, 107921, 107921, 105873, 105873, 105873, 105873, 105873, 105873, 105873, 105171, 105171, 105171, 105171, 105171, 101708, 101708, 101708, 101708, 101708, 101708, 101708, 101708, 101708, 101708, 101708, 101708, 101708, 101708, 100172, 100172, 100172, 100172, 100172, 100172, 100172, 98672, 98672, 98672, 98672, 98672, 98380, 98380, 98380, 96689, 96689, 96689, 94641, 94641, 94641, 94641, 94641, 93939, 93939, 93939, 93939, 93939, 92700, 92700, 92700, 92081, 92081, 92081, 92081, 92081, 92081, 92081, 92081, 92081, 92081, 92081, 91384, 91384, 91384, 91164]
[INFO:                  __init__() ] 
running latency balancing...
[INFO:                       dse() ] {'grp_nondf_kernel_2mm_fu_114': {'unroll': [{'factor': 32, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_4'}, {'factor': 32, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_5'}, {'factor': 2, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_7'}, {'factor': 32, 'func_name': 'nondf_kernel_2mm', 'loop_label': '/nondf_kernel_2mm_loop_8'}], 'pipeline': [], 'array_partition': [{'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 0, 'factor': 0, 'dim': 1, 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 2, 'factor': 2, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 2, 'factor': 2, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}, {'type': 2, 'factor': 2, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 0, 'factor': 0, 'dim': 2, 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 0, 'factor': 0, 'dim': 1, 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'tmp'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'A'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'B'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'C'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_input'}, {'type': 'ram_2p', 'impl': 'bram', 'func_name': 'nondf_kernel_2mm', 'array_name': 'D_output'}]}, 'A_IO_L3_in_x0_U0': {'unroll': [], 'pipeline': [], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'A_IO_L2_in_0_x0_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in_0_x0', 'loop_label': '/A_IO_L2_in_0_x0_loop_3'}, {'II': 16, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in_0_x0', 'loop_label': '/A_IO_L2_in_0_x0_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in_0_x0', 'array_name': 'local_A_pong'}]}, 'A_IO_L2_in_1_x0_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in_1_x0', 'loop_label': '/A_IO_L2_in_1_x0_loop_3'}, {'II': 16, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in_1_x0', 'loop_label': '/A_IO_L2_in_1_x0_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in_1_x0', 'array_name': 'local_A_pong'}]}, 'A_IO_L2_in_2_x0_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in_2_x0', 'loop_label': '/A_IO_L2_in_2_x0_loop_3'}, {'II': 16, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in_2_x0', 'loop_label': '/A_IO_L2_in_2_x0_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in_2_x0', 'array_name': 'local_A_pong'}]}, 'A_IO_L2_in_3_x0_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in_3_x0', 'loop_label': '/A_IO_L2_in_3_x0_loop_3'}, {'II': 16, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in_3_x0', 'loop_label': '/A_IO_L2_in_3_x0_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in_3_x0', 'array_name': 'local_A_pong'}]}, 'A_IO_L2_in_4_x0_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in_4_x0', 'loop_label': '/A_IO_L2_in_4_x0_loop_3'}, {'II': 16, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in_4_x0', 'loop_label': '/A_IO_L2_in_4_x0_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in_4_x0', 'array_name': 'local_A_pong'}]}, 'A_IO_L2_in_5_x0_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in_5_x0', 'loop_label': '/A_IO_L2_in_5_x0_loop_3'}, {'II': 16, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in_5_x0', 'loop_label': '/A_IO_L2_in_5_x0_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in_5_x0', 'array_name': 'local_A_pong'}]}, 'A_IO_L2_in_6_x0_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in_6_x0', 'loop_label': '/A_IO_L2_in_6_x0_loop_3'}, {'II': 16, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in_6_x0', 'loop_label': '/A_IO_L2_in_6_x0_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in_6_x0', 'array_name': 'local_A_pong'}]}, 'A_IO_L2_in_7_x0_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in_7_x0', 'loop_label': '/A_IO_L2_in_7_x0_loop_3'}, {'II': 16, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in_7_x0', 'loop_label': '/A_IO_L2_in_7_x0_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in_7_x0', 'array_name': 'local_A_pong'}]}, 'A_IO_L2_in_8_x0_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in_8_x0', 'loop_label': '/A_IO_L2_in_8_x0_loop_3'}, {'II': 16, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in_8_x0', 'loop_label': '/A_IO_L2_in_8_x0_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in_8_x0', 'array_name': 'local_A_pong'}]}, 'A_IO_L2_in_9_x0_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in_9_x0', 'loop_label': '/A_IO_L2_in_9_x0_loop_3'}, {'II': 16, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in_9_x0', 'loop_label': '/A_IO_L2_in_9_x0_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in_9_x0', 'array_name': 'local_A_pong'}]}, 'A_IO_L2_in_10_x0_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in_10_x0', 'loop_label': '/A_IO_L2_in_10_x0_loop_3'}, {'II': 16, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in_10_x0', 'loop_label': '/A_IO_L2_in_10_x0_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in_10_x0', 'array_name': 'local_A_pong'}]}, 'A_IO_L2_in_11_x0_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in_11_x0', 'loop_label': '/A_IO_L2_in_11_x0_loop_3'}, {'II': 16, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in_11_x0', 'loop_label': '/A_IO_L2_in_11_x0_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in_11_x0', 'array_name': 'local_A_pong'}]}, 'A_IO_L2_in_boundary_x0_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in_boundary_x0', 'loop_label': '/A_IO_L2_in_boundary_x0_loop_3'}, {'II': 16, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in_boundary_x0', 'loop_label': '/A_IO_L2_in_boundary_x0_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in_boundary_x0', 'array_name': 'local_A_pong'}]}, 'B_IO_L3_in_x0_U0': {'unroll': [], 'pipeline': [], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'B_IO_L2_in_x0_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'B_IO_L2_in_x0', 'loop_label': '/B_IO_L2_in_x0_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'B_IO_L2_in_x0', 'loop_label': '/B_IO_L2_in_x0_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'B_IO_L2_in_x0', 'array_name': 'local_B_pong'}]}, 'B_IO_L2_in_boundary_x0_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'B_IO_L2_in_boundary_x0', 'loop_label': '/B_IO_L2_in_boundary_x0_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'B_IO_L2_in_boundary_x0', 'loop_label': '/B_IO_L2_in_boundary_x0_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'B_IO_L2_in_boundary_x0', 'array_name': 'local_B_pong'}]}, 'PE_wrapper_0_0_x0_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_0_0_x0', 'loop_label': '/PE_wrapper_0_0_x0_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_0_0_x0', 'loop_label': '/PE_wrapper_0_0_x0_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper_0_0_x0', 'array_name': 'local_C'}]}, 'PE_wrapper_0_1_x0_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_0_1_x0', 'loop_label': '/PE_wrapper_0_1_x0_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_0_1_x0', 'loop_label': '/PE_wrapper_0_1_x0_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper_0_1_x0', 'array_name': 'local_C'}]}, 'PE_wrapper_1_0_x0_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_1_0_x0', 'loop_label': '/PE_wrapper_1_0_x0_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_1_0_x0', 'loop_label': '/PE_wrapper_1_0_x0_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper_1_0_x0', 'array_name': 'local_C'}]}, 'PE_wrapper_1_1_x0_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_1_1_x0', 'loop_label': '/PE_wrapper_1_1_x0_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_1_1_x0', 'loop_label': '/PE_wrapper_1_1_x0_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper_1_1_x0', 'array_name': 'local_C'}]}, 'PE_wrapper_2_0_x0_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_2_0_x0', 'loop_label': '/PE_wrapper_2_0_x0_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_2_0_x0', 'loop_label': '/PE_wrapper_2_0_x0_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper_2_0_x0', 'array_name': 'local_C'}]}, 'PE_wrapper_2_1_x0_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_2_1_x0', 'loop_label': '/PE_wrapper_2_1_x0_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_2_1_x0', 'loop_label': '/PE_wrapper_2_1_x0_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper_2_1_x0', 'array_name': 'local_C'}]}, 'PE_wrapper_3_0_x0_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_3_0_x0', 'loop_label': '/PE_wrapper_3_0_x0_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_3_0_x0', 'loop_label': '/PE_wrapper_3_0_x0_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper_3_0_x0', 'array_name': 'local_C'}]}, 'PE_wrapper_3_1_x0_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_3_1_x0', 'loop_label': '/PE_wrapper_3_1_x0_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_3_1_x0', 'loop_label': '/PE_wrapper_3_1_x0_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper_3_1_x0', 'array_name': 'local_C'}]}, 'PE_wrapper_4_0_x0_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_4_0_x0', 'loop_label': '/PE_wrapper_4_0_x0_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_4_0_x0', 'loop_label': '/PE_wrapper_4_0_x0_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper_4_0_x0', 'array_name': 'local_C'}]}, 'PE_wrapper_4_1_x0_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_4_1_x0', 'loop_label': '/PE_wrapper_4_1_x0_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_4_1_x0', 'loop_label': '/PE_wrapper_4_1_x0_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper_4_1_x0', 'array_name': 'local_C'}]}, 'PE_wrapper_5_0_x0_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_5_0_x0', 'loop_label': '/PE_wrapper_5_0_x0_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_5_0_x0', 'loop_label': '/PE_wrapper_5_0_x0_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper_5_0_x0', 'array_name': 'local_C'}]}, 'PE_wrapper_5_1_x0_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_5_1_x0', 'loop_label': '/PE_wrapper_5_1_x0_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_5_1_x0', 'loop_label': '/PE_wrapper_5_1_x0_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper_5_1_x0', 'array_name': 'local_C'}]}, 'PE_wrapper_6_0_x0_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_6_0_x0', 'loop_label': '/PE_wrapper_6_0_x0_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_6_0_x0', 'loop_label': '/PE_wrapper_6_0_x0_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper_6_0_x0', 'array_name': 'local_C'}]}, 'PE_wrapper_6_1_x0_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_6_1_x0', 'loop_label': '/PE_wrapper_6_1_x0_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_6_1_x0', 'loop_label': '/PE_wrapper_6_1_x0_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper_6_1_x0', 'array_name': 'local_C'}]}, 'PE_wrapper_7_0_x0_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_7_0_x0', 'loop_label': '/PE_wrapper_7_0_x0_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_7_0_x0', 'loop_label': '/PE_wrapper_7_0_x0_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper_7_0_x0', 'array_name': 'local_C'}]}, 'PE_wrapper_7_1_x0_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_7_1_x0', 'loop_label': '/PE_wrapper_7_1_x0_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_7_1_x0', 'loop_label': '/PE_wrapper_7_1_x0_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper_7_1_x0', 'array_name': 'local_C'}]}, 'PE_wrapper_8_0_x0_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_8_0_x0', 'loop_label': '/PE_wrapper_8_0_x0_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_8_0_x0', 'loop_label': '/PE_wrapper_8_0_x0_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper_8_0_x0', 'array_name': 'local_C'}]}, 'PE_wrapper_8_1_x0_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_8_1_x0', 'loop_label': '/PE_wrapper_8_1_x0_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_8_1_x0', 'loop_label': '/PE_wrapper_8_1_x0_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper_8_1_x0', 'array_name': 'local_C'}]}, 'PE_wrapper_9_0_x0_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_9_0_x0', 'loop_label': '/PE_wrapper_9_0_x0_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_9_0_x0', 'loop_label': '/PE_wrapper_9_0_x0_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper_9_0_x0', 'array_name': 'local_C'}]}, 'PE_wrapper_9_1_x0_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_9_1_x0', 'loop_label': '/PE_wrapper_9_1_x0_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_9_1_x0', 'loop_label': '/PE_wrapper_9_1_x0_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper_9_1_x0', 'array_name': 'local_C'}]}, 'PE_wrapper_10_0_x0_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_10_0_x0', 'loop_label': '/PE_wrapper_10_0_x0_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_10_0_x0', 'loop_label': '/PE_wrapper_10_0_x0_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper_10_0_x0', 'array_name': 'local_C'}]}, 'PE_wrapper_10_1_x0_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_10_1_x0', 'loop_label': '/PE_wrapper_10_1_x0_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_10_1_x0', 'loop_label': '/PE_wrapper_10_1_x0_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper_10_1_x0', 'array_name': 'local_C'}]}, 'PE_wrapper_11_0_x0_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_11_0_x0', 'loop_label': '/PE_wrapper_11_0_x0_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_11_0_x0', 'loop_label': '/PE_wrapper_11_0_x0_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper_11_0_x0', 'array_name': 'local_C'}]}, 'PE_wrapper_11_1_x0_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_11_1_x0', 'loop_label': '/PE_wrapper_11_1_x0_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_11_1_x0', 'loop_label': '/PE_wrapper_11_1_x0_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper_11_1_x0', 'array_name': 'local_C'}]}, 'PE_wrapper_12_0_x0_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_12_0_x0', 'loop_label': '/PE_wrapper_12_0_x0_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_12_0_x0', 'loop_label': '/PE_wrapper_12_0_x0_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper_12_0_x0', 'array_name': 'local_C'}]}, 'PE_wrapper_12_1_x0_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_12_1_x0', 'loop_label': '/PE_wrapper_12_1_x0_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_12_1_x0', 'loop_label': '/PE_wrapper_12_1_x0_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper_12_1_x0', 'array_name': 'local_C'}]}, 'A_PE_dummy_0_x0_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_PE_dummy_0_x0', 'loop_label': '/A_PE_dummy_0_x0_loop_3'}], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'A_PE_dummy_1_x0_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_PE_dummy_1_x0', 'loop_label': '/A_PE_dummy_1_x0_loop_3'}], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'A_PE_dummy_2_x0_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_PE_dummy_2_x0', 'loop_label': '/A_PE_dummy_2_x0_loop_3'}], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'A_PE_dummy_3_x0_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_PE_dummy_3_x0', 'loop_label': '/A_PE_dummy_3_x0_loop_3'}], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'A_PE_dummy_4_x0_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_PE_dummy_4_x0', 'loop_label': '/A_PE_dummy_4_x0_loop_3'}], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'A_PE_dummy_5_x0_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_PE_dummy_5_x0', 'loop_label': '/A_PE_dummy_5_x0_loop_3'}], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'A_PE_dummy_6_x0_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_PE_dummy_6_x0', 'loop_label': '/A_PE_dummy_6_x0_loop_3'}], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'A_PE_dummy_7_x0_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_PE_dummy_7_x0', 'loop_label': '/A_PE_dummy_7_x0_loop_3'}], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'A_PE_dummy_8_x0_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_PE_dummy_8_x0', 'loop_label': '/A_PE_dummy_8_x0_loop_3'}], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'A_PE_dummy_9_x0_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_PE_dummy_9_x0', 'loop_label': '/A_PE_dummy_9_x0_loop_3'}], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'A_PE_dummy_10_x0_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_PE_dummy_10_x0', 'loop_label': '/A_PE_dummy_10_x0_loop_3'}], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'A_PE_dummy_11_x0_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_PE_dummy_11_x0', 'loop_label': '/A_PE_dummy_11_x0_loop_3'}], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'A_PE_dummy_12_x0_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_PE_dummy_12_x0', 'loop_label': '/A_PE_dummy_12_x0_loop_3'}], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'B_PE_dummy_0_x0_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'B_PE_dummy_0_x0', 'loop_label': '/A_PE_dummy_loop_3'}], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'B_PE_dummy_1_x0_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'B_PE_dummy_1_x0', 'loop_label': '/A_PE_dummy_loop_3'}], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'C_drain_IO_L1_out_boundary_0_x0_U0': {'unroll': [], 'pipeline': [], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'C_drain_IO_L1_out_0_x0_U0': {'unroll': [], 'pipeline': [], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'C_drain_IO_L1_out_1_x0_U0': {'unroll': [], 'pipeline': [], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'C_drain_IO_L1_out_2_x0_U0': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out_2_x0', 'loop_label': '/C_drain_IO_L1_out_2_x0_loop_2'}, {'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out_2_x0', 'loop_label': '/C_drain_IO_L1_out_2_x0_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out_2_x0', 'array_name': 'local_C'}]}, 'C_drain_IO_L1_out_3_x0_U0': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out_3_x0', 'loop_label': '/C_drain_IO_L1_out_3_x0_loop_2'}, {'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out_3_x0', 'loop_label': '/C_drain_IO_L1_out_3_x0_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out_3_x0', 'array_name': 'local_C'}]}, 'C_drain_IO_L1_out_4_x0_U0': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out_4_x0', 'loop_label': '/C_drain_IO_L1_out_4_x0_loop_2'}, {'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out_4_x0', 'loop_label': '/C_drain_IO_L1_out_4_x0_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out_4_x0', 'array_name': 'local_C'}]}, 'C_drain_IO_L1_out_5_x0_U0': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out_5_x0', 'loop_label': '/C_drain_IO_L1_out_5_x0_loop_2'}, {'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out_5_x0', 'loop_label': '/C_drain_IO_L1_out_5_x0_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out_5_x0', 'array_name': 'local_C'}]}, 'C_drain_IO_L1_out_6_x0_U0': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out_6_x0', 'loop_label': '/C_drain_IO_L1_out_6_x0_loop_2'}, {'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out_6_x0', 'loop_label': '/C_drain_IO_L1_out_6_x0_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out_6_x0', 'array_name': 'local_C'}]}, 'C_drain_IO_L1_out_7_x0_U0': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out_7_x0', 'loop_label': '/C_drain_IO_L1_out_7_x0_loop_2'}, {'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out_7_x0', 'loop_label': '/C_drain_IO_L1_out_7_x0_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out_7_x0', 'array_name': 'local_C'}]}, 'C_drain_IO_L1_out_8_x0_U0': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out_8_x0', 'loop_label': '/C_drain_IO_L1_out_8_x0_loop_2'}, {'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out_8_x0', 'loop_label': '/C_drain_IO_L1_out_8_x0_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out_8_x0', 'array_name': 'local_C'}]}, 'C_drain_IO_L1_out_9_x0_U0': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out_9_x0', 'loop_label': '/C_drain_IO_L1_out_9_x0_loop_2'}, {'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out_9_x0', 'loop_label': '/C_drain_IO_L1_out_9_x0_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out_9_x0', 'array_name': 'local_C'}]}, 'C_drain_IO_L1_out_10_x0_U0': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out_10_x0', 'loop_label': '/C_drain_IO_L1_out_10_x0_loop_2'}, {'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out_10_x0', 'loop_label': '/C_drain_IO_L1_out_10_x0_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out_10_x0', 'array_name': 'local_C'}]}, 'C_drain_IO_L1_out_11_x0_U0': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out_11_x0', 'loop_label': '/C_drain_IO_L1_out_11_x0_loop_2'}, {'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out_11_x0', 'loop_label': '/C_drain_IO_L1_out_11_x0_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out_11_x0', 'array_name': 'local_C'}]}, 'C_drain_IO_L1_out_boundary_1_x0_U0': {'unroll': [], 'pipeline': [], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'C_drain_IO_L1_out_12_x0_U0': {'unroll': [], 'pipeline': [], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'C_drain_IO_L1_out_13_x0_U0': {'unroll': [], 'pipeline': [], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'C_drain_IO_L1_out_14_x0_U0': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out_14_x0', 'loop_label': '/C_drain_IO_L1_out_14_x0_loop_2'}, {'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out_14_x0', 'loop_label': '/C_drain_IO_L1_out_14_x0_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out_14_x0', 'array_name': 'local_C'}]}, 'C_drain_IO_L1_out_15_x0_U0': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out_15_x0', 'loop_label': '/C_drain_IO_L1_out_15_x0_loop_2'}, {'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out_15_x0', 'loop_label': '/C_drain_IO_L1_out_15_x0_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out_15_x0', 'array_name': 'local_C'}]}, 'C_drain_IO_L1_out_16_x0_U0': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out_16_x0', 'loop_label': '/C_drain_IO_L1_out_16_x0_loop_2'}, {'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out_16_x0', 'loop_label': '/C_drain_IO_L1_out_16_x0_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out_16_x0', 'array_name': 'local_C'}]}, 'C_drain_IO_L1_out_17_x0_U0': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out_17_x0', 'loop_label': '/C_drain_IO_L1_out_17_x0_loop_2'}, {'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out_17_x0', 'loop_label': '/C_drain_IO_L1_out_17_x0_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out_17_x0', 'array_name': 'local_C'}]}, 'C_drain_IO_L1_out_18_x0_U0': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out_18_x0', 'loop_label': '/C_drain_IO_L1_out_18_x0_loop_2'}, {'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out_18_x0', 'loop_label': '/C_drain_IO_L1_out_18_x0_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out_18_x0', 'array_name': 'local_C'}]}, 'C_drain_IO_L1_out_19_x0_U0': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out_19_x0', 'loop_label': '/C_drain_IO_L1_out_19_x0_loop_2'}, {'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out_19_x0', 'loop_label': '/C_drain_IO_L1_out_19_x0_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out_19_x0', 'array_name': 'local_C'}]}, 'C_drain_IO_L1_out_20_x0_U0': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out_20_x0', 'loop_label': '/C_drain_IO_L1_out_20_x0_loop_2'}, {'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out_20_x0', 'loop_label': '/C_drain_IO_L1_out_20_x0_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out_20_x0', 'array_name': 'local_C'}]}, 'C_drain_IO_L1_out_21_x0_U0': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out_21_x0', 'loop_label': '/C_drain_IO_L1_out_21_x0_loop_2'}, {'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out_21_x0', 'loop_label': '/C_drain_IO_L1_out_21_x0_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out_21_x0', 'array_name': 'local_C'}]}, 'C_drain_IO_L1_out_22_x0_U0': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out_22_x0', 'loop_label': '/C_drain_IO_L1_out_22_x0_loop_2'}, {'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out_22_x0', 'loop_label': '/C_drain_IO_L1_out_22_x0_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out_22_x0', 'array_name': 'local_C'}]}, 'C_drain_IO_L1_out_23_x0_U0': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out_23_x0', 'loop_label': '/C_drain_IO_L1_out_23_x0_loop_2'}, {'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out_23_x0', 'loop_label': '/C_drain_IO_L1_out_23_x0_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out_23_x0', 'array_name': 'local_C'}]}, 'C_drain_IO_L2_out_boundary_x0_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L2_out_boundary_x0', 'loop_label': '/C_drain_IO_L2_out_boundary_x0_loop_4'}], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'C_drain_IO_L2_out_x0_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L2_out_x0', 'loop_label': '/C_drain_IO_L2_out_x0_loop_4'}], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'C_drain_IO_L3_out_x0_U0': {'unroll': [], 'pipeline': [{'II': 9, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L3_out_x0', 'loop_label': '/C_drain_IO_L3_out_x0_loop_1'}], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'A_IO_L3_in_x1_U0': {'unroll': [], 'pipeline': [], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'A_IO_L2_in_0_x1_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in_0_x1', 'loop_label': '/A_IO_L2_in_0_x1_loop_3'}, {'II': 16, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in_0_x1', 'loop_label': '/A_IO_L2_in_0_x1_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in_0_x1', 'array_name': 'local_A_pong'}]}, 'A_IO_L2_in_1_x1_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in_1_x1', 'loop_label': '/A_IO_L2_in_1_x1_loop_3'}, {'II': 16, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in_1_x1', 'loop_label': '/A_IO_L2_in_1_x1_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in_1_x1', 'array_name': 'local_A_pong'}]}, 'A_IO_L2_in_2_x1_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in_2_x1', 'loop_label': '/A_IO_L2_in_2_x1_loop_3'}, {'II': 16, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in_2_x1', 'loop_label': '/A_IO_L2_in_2_x1_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in_2_x1', 'array_name': 'local_A_pong'}]}, 'A_IO_L2_in_3_x1_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in_3_x1', 'loop_label': '/A_IO_L2_in_3_x1_loop_3'}, {'II': 16, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in_3_x1', 'loop_label': '/A_IO_L2_in_3_x1_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in_3_x1', 'array_name': 'local_A_pong'}]}, 'A_IO_L2_in_4_x1_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in_4_x1', 'loop_label': '/A_IO_L2_in_4_x1_loop_3'}, {'II': 16, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in_4_x1', 'loop_label': '/A_IO_L2_in_4_x1_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in_4_x1', 'array_name': 'local_A_pong'}]}, 'A_IO_L2_in_5_x1_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in_5_x1', 'loop_label': '/A_IO_L2_in_5_x1_loop_3'}, {'II': 16, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in_5_x1', 'loop_label': '/A_IO_L2_in_5_x1_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in_5_x1', 'array_name': 'local_A_pong'}]}, 'A_IO_L2_in_6_x1_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in_6_x1', 'loop_label': '/A_IO_L2_in_6_x1_loop_3'}, {'II': 16, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in_6_x1', 'loop_label': '/A_IO_L2_in_6_x1_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in_6_x1', 'array_name': 'local_A_pong'}]}, 'A_IO_L2_in_7_x1_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in_7_x1', 'loop_label': '/A_IO_L2_in_7_x1_loop_3'}, {'II': 16, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in_7_x1', 'loop_label': '/A_IO_L2_in_7_x1_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in_7_x1', 'array_name': 'local_A_pong'}]}, 'A_IO_L2_in_8_x1_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in_8_x1', 'loop_label': '/A_IO_L2_in_8_x1_loop_3'}, {'II': 16, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in_8_x1', 'loop_label': '/A_IO_L2_in_8_x1_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in_8_x1', 'array_name': 'local_A_pong'}]}, 'A_IO_L2_in_9_x1_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in_9_x1', 'loop_label': '/A_IO_L2_in_9_x1_loop_3'}, {'II': 16, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in_9_x1', 'loop_label': '/A_IO_L2_in_9_x1_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in_9_x1', 'array_name': 'local_A_pong'}]}, 'A_IO_L2_in_10_x1_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in_10_x1', 'loop_label': '/A_IO_L2_in_10_x1_loop_3'}, {'II': 16, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in_10_x1', 'loop_label': '/A_IO_L2_in_10_x1_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in_10_x1', 'array_name': 'local_A_pong'}]}, 'A_IO_L2_in_11_x1_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in_11_x1', 'loop_label': '/A_IO_L2_in_11_x1_loop_3'}, {'II': 16, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in_11_x1', 'loop_label': '/A_IO_L2_in_11_x1_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in_11_x1', 'array_name': 'local_A_pong'}]}, 'A_IO_L2_in_boundary_x1_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in_boundary_x1', 'loop_label': '/A_IO_L2_in_boundary_x1_loop_3'}, {'II': 16, 'off': 0, 'rewind': 0, 'func_name': 'A_IO_L2_in_boundary_x1', 'loop_label': '/A_IO_L2_in_boundary_x1_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'A_IO_L2_in_boundary_x1', 'array_name': 'local_A_pong'}]}, 'B_IO_L3_in_x1_U0': {'unroll': [], 'pipeline': [], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'B_IO_L2_in_x1_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'B_IO_L2_in_x1', 'loop_label': '/B_IO_L2_in_x1_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'B_IO_L2_in_x1', 'loop_label': '/B_IO_L2_in_x1_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'B_IO_L2_in_x1', 'array_name': 'local_B_pong'}]}, 'B_IO_L2_in_boundary_x1_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'B_IO_L2_in_boundary_x1', 'loop_label': '/B_IO_L2_in_boundary_x1_loop_3'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'B_IO_L2_in_boundary_x1', 'loop_label': '/B_IO_L2_in_boundary_x1_loop_6'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'B_IO_L2_in_boundary_x1', 'array_name': 'local_B_pong'}]}, 'PE_wrapper_0_0_x1_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_0_0_x1', 'loop_label': '/PE_wrapper_0_0_x1_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_0_0_x1', 'loop_label': '/PE_wrapper_0_0_x1_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper_0_0_x1', 'array_name': 'local_C'}]}, 'PE_wrapper_0_1_x1_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_0_1_x1', 'loop_label': '/PE_wrapper_0_1_x1_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_0_1_x1', 'loop_label': '/PE_wrapper_0_1_x1_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper_0_1_x1', 'array_name': 'local_C'}]}, 'PE_wrapper_1_0_x1_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_1_0_x1', 'loop_label': '/PE_wrapper_1_0_x1_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_1_0_x1', 'loop_label': '/PE_wrapper_1_0_x1_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper_1_0_x1', 'array_name': 'local_C'}]}, 'PE_wrapper_1_1_x1_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_1_1_x1', 'loop_label': '/PE_wrapper_1_1_x1_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_1_1_x1', 'loop_label': '/PE_wrapper_1_1_x1_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper_1_1_x1', 'array_name': 'local_C'}]}, 'PE_wrapper_2_0_x1_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_2_0_x1', 'loop_label': '/PE_wrapper_2_0_x1_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_2_0_x1', 'loop_label': '/PE_wrapper_2_0_x1_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper_2_0_x1', 'array_name': 'local_C'}]}, 'PE_wrapper_2_1_x1_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_2_1_x1', 'loop_label': '/PE_wrapper_2_1_x1_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_2_1_x1', 'loop_label': '/PE_wrapper_2_1_x1_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper_2_1_x1', 'array_name': 'local_C'}]}, 'PE_wrapper_3_0_x1_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_3_0_x1', 'loop_label': '/PE_wrapper_3_0_x1_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_3_0_x1', 'loop_label': '/PE_wrapper_3_0_x1_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper_3_0_x1', 'array_name': 'local_C'}]}, 'PE_wrapper_3_1_x1_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_3_1_x1', 'loop_label': '/PE_wrapper_3_1_x1_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_3_1_x1', 'loop_label': '/PE_wrapper_3_1_x1_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper_3_1_x1', 'array_name': 'local_C'}]}, 'PE_wrapper_4_0_x1_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_4_0_x1', 'loop_label': '/PE_wrapper_4_0_x1_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_4_0_x1', 'loop_label': '/PE_wrapper_4_0_x1_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper_4_0_x1', 'array_name': 'local_C'}]}, 'PE_wrapper_4_1_x1_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_4_1_x1', 'loop_label': '/PE_wrapper_4_1_x1_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_4_1_x1', 'loop_label': '/PE_wrapper_4_1_x1_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper_4_1_x1', 'array_name': 'local_C'}]}, 'PE_wrapper_5_0_x1_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_5_0_x1', 'loop_label': '/PE_wrapper_5_0_x1_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_5_0_x1', 'loop_label': '/PE_wrapper_5_0_x1_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper_5_0_x1', 'array_name': 'local_C'}]}, 'PE_wrapper_5_1_x1_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_5_1_x1', 'loop_label': '/PE_wrapper_5_1_x1_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_5_1_x1', 'loop_label': '/PE_wrapper_5_1_x1_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper_5_1_x1', 'array_name': 'local_C'}]}, 'PE_wrapper_6_0_x1_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_6_0_x1', 'loop_label': '/PE_wrapper_6_0_x1_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_6_0_x1', 'loop_label': '/PE_wrapper_6_0_x1_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper_6_0_x1', 'array_name': 'local_C'}]}, 'PE_wrapper_6_1_x1_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_6_1_x1', 'loop_label': '/PE_wrapper_6_1_x1_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_6_1_x1', 'loop_label': '/PE_wrapper_6_1_x1_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper_6_1_x1', 'array_name': 'local_C'}]}, 'PE_wrapper_7_0_x1_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_7_0_x1', 'loop_label': '/PE_wrapper_7_0_x1_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_7_0_x1', 'loop_label': '/PE_wrapper_7_0_x1_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper_7_0_x1', 'array_name': 'local_C'}]}, 'PE_wrapper_7_1_x1_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_7_1_x1', 'loop_label': '/PE_wrapper_7_1_x1_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_7_1_x1', 'loop_label': '/PE_wrapper_7_1_x1_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper_7_1_x1', 'array_name': 'local_C'}]}, 'PE_wrapper_8_0_x1_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_8_0_x1', 'loop_label': '/PE_wrapper_8_0_x1_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_8_0_x1', 'loop_label': '/PE_wrapper_8_0_x1_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper_8_0_x1', 'array_name': 'local_C'}]}, 'PE_wrapper_8_1_x1_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_8_1_x1', 'loop_label': '/PE_wrapper_8_1_x1_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_8_1_x1', 'loop_label': '/PE_wrapper_8_1_x1_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper_8_1_x1', 'array_name': 'local_C'}]}, 'PE_wrapper_9_0_x1_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_9_0_x1', 'loop_label': '/PE_wrapper_9_0_x1_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_9_0_x1', 'loop_label': '/PE_wrapper_9_0_x1_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper_9_0_x1', 'array_name': 'local_C'}]}, 'PE_wrapper_9_1_x1_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_9_1_x1', 'loop_label': '/PE_wrapper_9_1_x1_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_9_1_x1', 'loop_label': '/PE_wrapper_9_1_x1_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper_9_1_x1', 'array_name': 'local_C'}]}, 'PE_wrapper_10_0_x1_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_10_0_x1', 'loop_label': '/PE_wrapper_10_0_x1_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_10_0_x1', 'loop_label': '/PE_wrapper_10_0_x1_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper_10_0_x1', 'array_name': 'local_C'}]}, 'PE_wrapper_10_1_x1_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_10_1_x1', 'loop_label': '/PE_wrapper_10_1_x1_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_10_1_x1', 'loop_label': '/PE_wrapper_10_1_x1_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper_10_1_x1', 'array_name': 'local_C'}]}, 'PE_wrapper_11_0_x1_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_11_0_x1', 'loop_label': '/PE_wrapper_11_0_x1_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_11_0_x1', 'loop_label': '/PE_wrapper_11_0_x1_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper_11_0_x1', 'array_name': 'local_C'}]}, 'PE_wrapper_11_1_x1_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_11_1_x1', 'loop_label': '/PE_wrapper_11_1_x1_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_11_1_x1', 'loop_label': '/PE_wrapper_11_1_x1_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper_11_1_x1', 'array_name': 'local_C'}]}, 'PE_wrapper_12_0_x1_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_12_0_x1', 'loop_label': '/PE_wrapper_12_0_x1_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_12_0_x1', 'loop_label': '/PE_wrapper_12_0_x1_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper_12_0_x1', 'array_name': 'local_C'}]}, 'PE_wrapper_12_1_x1_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_12_1_x1', 'loop_label': '/PE_wrapper_12_1_x1_loop_2'}, {'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'PE_wrapper_12_1_x1', 'loop_label': '/PE_wrapper_12_1_x1_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'PE_wrapper_12_1_x1', 'array_name': 'local_C'}]}, 'A_PE_dummy_0_x1_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_PE_dummy_0_x1', 'loop_label': '/A_PE_dummy_0_x1_loop_3'}], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'A_PE_dummy_1_x1_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_PE_dummy_1_x1', 'loop_label': '/A_PE_dummy_1_x1_loop_3'}], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'A_PE_dummy_2_x1_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_PE_dummy_2_x1', 'loop_label': '/A_PE_dummy_2_x1_loop_3'}], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'A_PE_dummy_3_x1_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_PE_dummy_3_x1', 'loop_label': '/A_PE_dummy_3_x1_loop_3'}], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'A_PE_dummy_4_x1_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_PE_dummy_4_x1', 'loop_label': '/A_PE_dummy_4_x1_loop_3'}], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'A_PE_dummy_5_x1_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_PE_dummy_5_x1', 'loop_label': '/A_PE_dummy_5_x1_loop_3'}], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'A_PE_dummy_6_x1_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_PE_dummy_6_x1', 'loop_label': '/A_PE_dummy_6_x1_loop_3'}], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'A_PE_dummy_7_x1_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_PE_dummy_7_x1', 'loop_label': '/A_PE_dummy_7_x1_loop_3'}], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'A_PE_dummy_8_x1_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_PE_dummy_8_x1', 'loop_label': '/A_PE_dummy_8_x1_loop_3'}], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'A_PE_dummy_9_x1_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_PE_dummy_9_x1', 'loop_label': '/A_PE_dummy_9_x1_loop_3'}], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'A_PE_dummy_10_x1_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_PE_dummy_10_x1', 'loop_label': '/A_PE_dummy_10_x1_loop_3'}], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'A_PE_dummy_11_x1_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_PE_dummy_11_x1', 'loop_label': '/A_PE_dummy_11_x1_loop_3'}], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'A_PE_dummy_12_x1_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'A_PE_dummy_12_x1', 'loop_label': '/A_PE_dummy_12_x1_loop_3'}], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'B_PE_dummy_0_x1_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'B_PE_dummy_0_x1', 'loop_label': '/A_PE_dummy_loop_3'}], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'B_PE_dummy_1_x1_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'B_PE_dummy_1_x1', 'loop_label': '/A_PE_dummy_loop_3'}], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'C_drain_IO_L1_out_boundary_0_x1_U0': {'unroll': [], 'pipeline': [], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'C_drain_IO_L1_out_0_x1_U0': {'unroll': [], 'pipeline': [], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'C_drain_IO_L1_out_1_x1_U0': {'unroll': [], 'pipeline': [], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'C_drain_IO_L1_out_2_x1_U0': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out_2_x1', 'loop_label': '/C_drain_IO_L1_out_2_x1_loop_2'}, {'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out_2_x1', 'loop_label': '/C_drain_IO_L1_out_2_x1_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out_2_x1', 'array_name': 'local_C'}]}, 'C_drain_IO_L1_out_3_x1_U0': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out_3_x1', 'loop_label': '/C_drain_IO_L1_out_3_x1_loop_2'}, {'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out_3_x1', 'loop_label': '/C_drain_IO_L1_out_3_x1_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out_3_x1', 'array_name': 'local_C'}]}, 'C_drain_IO_L1_out_4_x1_U0': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out_4_x1', 'loop_label': '/C_drain_IO_L1_out_4_x1_loop_2'}, {'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out_4_x1', 'loop_label': '/C_drain_IO_L1_out_4_x1_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out_4_x1', 'array_name': 'local_C'}]}, 'C_drain_IO_L1_out_5_x1_U0': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out_5_x1', 'loop_label': '/C_drain_IO_L1_out_5_x1_loop_2'}, {'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out_5_x1', 'loop_label': '/C_drain_IO_L1_out_5_x1_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out_5_x1', 'array_name': 'local_C'}]}, 'C_drain_IO_L1_out_6_x1_U0': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out_6_x1', 'loop_label': '/C_drain_IO_L1_out_6_x1_loop_2'}, {'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out_6_x1', 'loop_label': '/C_drain_IO_L1_out_6_x1_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out_6_x1', 'array_name': 'local_C'}]}, 'C_drain_IO_L1_out_7_x1_U0': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out_7_x1', 'loop_label': '/C_drain_IO_L1_out_7_x1_loop_2'}, {'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out_7_x1', 'loop_label': '/C_drain_IO_L1_out_7_x1_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out_7_x1', 'array_name': 'local_C'}]}, 'C_drain_IO_L1_out_8_x1_U0': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out_8_x1', 'loop_label': '/C_drain_IO_L1_out_8_x1_loop_2'}, {'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out_8_x1', 'loop_label': '/C_drain_IO_L1_out_8_x1_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out_8_x1', 'array_name': 'local_C'}]}, 'C_drain_IO_L1_out_9_x1_U0': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out_9_x1', 'loop_label': '/C_drain_IO_L1_out_9_x1_loop_2'}, {'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out_9_x1', 'loop_label': '/C_drain_IO_L1_out_9_x1_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out_9_x1', 'array_name': 'local_C'}]}, 'C_drain_IO_L1_out_10_x1_U0': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out_10_x1', 'loop_label': '/C_drain_IO_L1_out_10_x1_loop_2'}, {'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out_10_x1', 'loop_label': '/C_drain_IO_L1_out_10_x1_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out_10_x1', 'array_name': 'local_C'}]}, 'C_drain_IO_L1_out_11_x1_U0': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out_11_x1', 'loop_label': '/C_drain_IO_L1_out_11_x1_loop_2'}, {'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out_11_x1', 'loop_label': '/C_drain_IO_L1_out_11_x1_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out_11_x1', 'array_name': 'local_C'}]}, 'C_drain_IO_L1_out_boundary_1_x1_U0': {'unroll': [], 'pipeline': [], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'C_drain_IO_L1_out_12_x1_U0': {'unroll': [], 'pipeline': [], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'C_drain_IO_L1_out_13_x1_U0': {'unroll': [], 'pipeline': [], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'C_drain_IO_L1_out_14_x1_U0': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out_14_x1', 'loop_label': '/C_drain_IO_L1_out_14_x1_loop_2'}, {'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out_14_x1', 'loop_label': '/C_drain_IO_L1_out_14_x1_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out_14_x1', 'array_name': 'local_C'}]}, 'C_drain_IO_L1_out_15_x1_U0': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out_15_x1', 'loop_label': '/C_drain_IO_L1_out_15_x1_loop_2'}, {'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out_15_x1', 'loop_label': '/C_drain_IO_L1_out_15_x1_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out_15_x1', 'array_name': 'local_C'}]}, 'C_drain_IO_L1_out_16_x1_U0': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out_16_x1', 'loop_label': '/C_drain_IO_L1_out_16_x1_loop_2'}, {'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out_16_x1', 'loop_label': '/C_drain_IO_L1_out_16_x1_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out_16_x1', 'array_name': 'local_C'}]}, 'C_drain_IO_L1_out_17_x1_U0': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out_17_x1', 'loop_label': '/C_drain_IO_L1_out_17_x1_loop_2'}, {'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out_17_x1', 'loop_label': '/C_drain_IO_L1_out_17_x1_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out_17_x1', 'array_name': 'local_C'}]}, 'C_drain_IO_L1_out_18_x1_U0': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out_18_x1', 'loop_label': '/C_drain_IO_L1_out_18_x1_loop_2'}, {'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out_18_x1', 'loop_label': '/C_drain_IO_L1_out_18_x1_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out_18_x1', 'array_name': 'local_C'}]}, 'C_drain_IO_L1_out_19_x1_U0': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out_19_x1', 'loop_label': '/C_drain_IO_L1_out_19_x1_loop_2'}, {'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out_19_x1', 'loop_label': '/C_drain_IO_L1_out_19_x1_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out_19_x1', 'array_name': 'local_C'}]}, 'C_drain_IO_L1_out_20_x1_U0': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out_20_x1', 'loop_label': '/C_drain_IO_L1_out_20_x1_loop_2'}, {'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out_20_x1', 'loop_label': '/C_drain_IO_L1_out_20_x1_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out_20_x1', 'array_name': 'local_C'}]}, 'C_drain_IO_L1_out_21_x1_U0': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out_21_x1', 'loop_label': '/C_drain_IO_L1_out_21_x1_loop_2'}, {'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out_21_x1', 'loop_label': '/C_drain_IO_L1_out_21_x1_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out_21_x1', 'array_name': 'local_C'}]}, 'C_drain_IO_L1_out_22_x1_U0': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out_22_x1', 'loop_label': '/C_drain_IO_L1_out_22_x1_loop_2'}, {'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out_22_x1', 'loop_label': '/C_drain_IO_L1_out_22_x1_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out_22_x1', 'array_name': 'local_C'}]}, 'C_drain_IO_L1_out_23_x1_U0': {'unroll': [], 'pipeline': [{'II': 3, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out_23_x1', 'loop_label': '/C_drain_IO_L1_out_23_x1_loop_2'}, {'II': 34, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L1_out_23_x1', 'loop_label': '/C_drain_IO_L1_out_23_x1_loop_5'}], 'array_partition': [], 'allocation': [], 'bind_storage': [{'type': 'ram_2p', 'impl': 'bram', 'func_name': 'C_drain_IO_L1_out_23_x1', 'array_name': 'local_C'}]}, 'C_drain_IO_L2_out_boundary_x1_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L2_out_boundary_x1', 'loop_label': '/C_drain_IO_L2_out_boundary_x1_loop_4'}], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'C_drain_IO_L2_out_x1_U0': {'unroll': [], 'pipeline': [{'II': 1, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L2_out_x1', 'loop_label': '/C_drain_IO_L2_out_x1_loop_4'}], 'array_partition': [], 'allocation': [], 'bind_storage': []}, 'C_drain_IO_L3_out_x1_U0': {'unroll': [], 'pipeline': [{'II': 9, 'off': 0, 'rewind': 0, 'func_name': 'C_drain_IO_L3_out_x1', 'loop_label': '/C_drain_IO_L3_out_x1_loop_1'}], 'array_partition': [], 'allocation': [], 'bind_storage': []}}
