<!DOCTYPE html>
<html><head><title>joekychen/linux » include › linux › mfd › tps65912.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>tps65912.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * tps65912.h  --  TI TPS6591x</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2011 Texas Instruments Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Author: Margarita Olaya &lt;magi@slimlogic.co.uk&gt;</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is free software; you can redistribute it and/or modify it</span>
<span class="cm"> *  under  the terms of the GNU General  Public License as published by the</span>
<span class="cm"> *  Free Software Foundation;  either version 2 of the License, or (at your</span>
<span class="cm"> *  option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __LINUX_MFD_TPS65912_H</span>
<span class="cp">#define __LINUX_MFD_TPS65912_H</span>

<span class="cm">/* TPS regulator type list */</span>
<span class="cp">#define REGULATOR_LDO		0</span>
<span class="cp">#define REGULATOR_DCDC		1</span>

<span class="cm">/*</span>
<span class="cm"> * List of registers for TPS65912</span>
<span class="cm"> */</span>

<span class="cp">#define TPS65912_DCDC1_CTRL		0x00</span>
<span class="cp">#define TPS65912_DCDC2_CTRL		0x01</span>
<span class="cp">#define TPS65912_DCDC3_CTRL		0x02</span>
<span class="cp">#define TPS65912_DCDC4_CTRL		0x03</span>
<span class="cp">#define TPS65912_DCDC1_OP		0x04</span>
<span class="cp">#define TPS65912_DCDC1_AVS		0x05</span>
<span class="cp">#define TPS65912_DCDC1_LIMIT		0x06</span>
<span class="cp">#define TPS65912_DCDC2_OP		0x07</span>
<span class="cp">#define TPS65912_DCDC2_AVS		0x08</span>
<span class="cp">#define TPS65912_DCDC2_LIMIT		0x09</span>
<span class="cp">#define TPS65912_DCDC3_OP		0x0A</span>
<span class="cp">#define TPS65912_DCDC3_AVS		0x0B</span>
<span class="cp">#define TPS65912_DCDC3_LIMIT		0x0C</span>
<span class="cp">#define TPS65912_DCDC4_OP		0x0D</span>
<span class="cp">#define TPS65912_DCDC4_AVS		0x0E</span>
<span class="cp">#define TPS65912_DCDC4_LIMIT		0x0F</span>
<span class="cp">#define TPS65912_LDO1_OP		0x10</span>
<span class="cp">#define TPS65912_LDO1_AVS		0x11</span>
<span class="cp">#define TPS65912_LDO1_LIMIT		0x12</span>
<span class="cp">#define TPS65912_LDO2_OP		0x13</span>
<span class="cp">#define TPS65912_LDO2_AVS		0x14</span>
<span class="cp">#define TPS65912_LDO2_LIMIT		0x15</span>
<span class="cp">#define TPS65912_LDO3_OP		0x16</span>
<span class="cp">#define TPS65912_LDO3_AVS		0x17</span>
<span class="cp">#define TPS65912_LDO3_LIMIT		0x18</span>
<span class="cp">#define TPS65912_LDO4_OP		0x19</span>
<span class="cp">#define TPS65912_LDO4_AVS		0x1A</span>
<span class="cp">#define TPS65912_LDO4_LIMIT		0x1B</span>
<span class="cp">#define TPS65912_LDO5			0x1C</span>
<span class="cp">#define TPS65912_LDO6			0x1D</span>
<span class="cp">#define TPS65912_LDO7			0x1E</span>
<span class="cp">#define TPS65912_LDO8			0x1F</span>
<span class="cp">#define TPS65912_LDO9			0x20</span>
<span class="cp">#define TPS65912_LDO10			0x21</span>
<span class="cp">#define TPS65912_THRM			0x22</span>
<span class="cp">#define TPS65912_CLK32OUT		0x23</span>
<span class="cp">#define TPS65912_DEVCTRL		0x24</span>
<span class="cp">#define TPS65912_DEVCTRL2		0x25</span>
<span class="cp">#define TPS65912_I2C_SPI_CFG		0x26</span>
<span class="cp">#define TPS65912_KEEP_ON		0x27</span>
<span class="cp">#define TPS65912_KEEP_ON2		0x28</span>
<span class="cp">#define TPS65912_SET_OFF1		0x29</span>
<span class="cp">#define TPS65912_SET_OFF2		0x2A</span>
<span class="cp">#define TPS65912_DEF_VOLT		0x2B</span>
<span class="cp">#define TPS65912_DEF_VOLT_MAPPING	0x2C</span>
<span class="cp">#define TPS65912_DISCHARGE		0x2D</span>
<span class="cp">#define TPS65912_DISCHARGE2		0x2E</span>
<span class="cp">#define TPS65912_EN1_SET1		0x2F</span>
<span class="cp">#define TPS65912_EN1_SET2		0x30</span>
<span class="cp">#define TPS65912_EN2_SET1		0x31</span>
<span class="cp">#define TPS65912_EN2_SET2		0x32</span>
<span class="cp">#define TPS65912_EN3_SET1		0x33</span>
<span class="cp">#define TPS65912_EN3_SET2		0x34</span>
<span class="cp">#define TPS65912_EN4_SET1		0x35</span>
<span class="cp">#define TPS65912_EN4_SET2		0x36</span>
<span class="cp">#define TPS65912_PGOOD			0x37</span>
<span class="cp">#define TPS65912_PGOOD2			0x38</span>
<span class="cp">#define TPS65912_INT_STS		0x39</span>
<span class="cp">#define TPS65912_INT_MSK		0x3A</span>
<span class="cp">#define TPS65912_INT_STS2		0x3B</span>
<span class="cp">#define TPS65912_INT_MSK2		0x3C</span>
<span class="cp">#define TPS65912_INT_STS3		0x3D</span>
<span class="cp">#define TPS65912_INT_MSK3		0x3E</span>
<span class="cp">#define TPS65912_INT_STS4		0x3F</span>
<span class="cp">#define TPS65912_INT_MSK4		0x40</span>
<span class="cp">#define TPS65912_GPIO1			0x41</span>
<span class="cp">#define TPS65912_GPIO2			0x42</span>
<span class="cp">#define TPS65912_GPIO3			0x43</span>
<span class="cp">#define TPS65912_GPIO4			0x44</span>
<span class="cp">#define TPS65912_GPIO5			0x45</span>
<span class="cp">#define TPS65912_VMON			0x46</span>
<span class="cp">#define TPS65912_LEDA_CTRL1		0x47</span>
<span class="cp">#define TPS65912_LEDA_CTRL2		0x48</span>
<span class="cp">#define TPS65912_LEDA_CTRL3		0x49</span>
<span class="cp">#define TPS65912_LEDA_CTRL4		0x4A</span>
<span class="cp">#define TPS65912_LEDA_CTRL5		0x4B</span>
<span class="cp">#define TPS65912_LEDA_CTRL6		0x4C</span>
<span class="cp">#define TPS65912_LEDA_CTRL7		0x4D</span>
<span class="cp">#define TPS65912_LEDA_CTRL8		0x4E</span>
<span class="cp">#define TPS65912_LEDB_CTRL1		0x4F</span>
<span class="cp">#define TPS65912_LEDB_CTRL2		0x50</span>
<span class="cp">#define TPS65912_LEDB_CTRL3		0x51</span>
<span class="cp">#define TPS65912_LEDB_CTRL4		0x52</span>
<span class="cp">#define TPS65912_LEDB_CTRL5		0x53</span>
<span class="cp">#define TPS65912_LEDB_CTRL6		0x54</span>
<span class="cp">#define TPS65912_LEDB_CTRL7		0x55</span>
<span class="cp">#define TPS65912_LEDB_CTRL8		0x56</span>
<span class="cp">#define TPS65912_LEDC_CTRL1		0x57</span>
<span class="cp">#define TPS65912_LEDC_CTRL2		0x58</span>
<span class="cp">#define TPS65912_LEDC_CTRL3		0x59</span>
<span class="cp">#define TPS65912_LEDC_CTRL4		0x5A</span>
<span class="cp">#define TPS65912_LEDC_CTRL5		0x5B</span>
<span class="cp">#define TPS65912_LEDC_CTRL6		0x5C</span>
<span class="cp">#define TPS65912_LEDC_CTRL7		0x5D</span>
<span class="cp">#define TPS65912_LEDC_CTRL8		0x5E</span>
<span class="cp">#define TPS65912_LED_RAMP_UP_TIME	0x5F</span>
<span class="cp">#define TPS65912_LED_RAMP_DOWN_TIME	0x60</span>
<span class="cp">#define TPS65912_LED_SEQ_EN		0x61</span>
<span class="cp">#define TPS65912_LOADSWITCH		0x62</span>
<span class="cp">#define TPS65912_SPARE			0x63</span>
<span class="cp">#define TPS65912_VERNUM			0x64</span>
<span class="cp">#define TPS6591X_MAX_REGISTER		0x64</span>

<span class="cm">/* IRQ Definitions */</span>
<span class="cp">#define TPS65912_IRQ_PWRHOLD_F		0</span>
<span class="cp">#define TPS65912_IRQ_VMON		1</span>
<span class="cp">#define TPS65912_IRQ_PWRON		2</span>
<span class="cp">#define TPS65912_IRQ_PWRON_LP		3</span>
<span class="cp">#define TPS65912_IRQ_PWRHOLD_R		4</span>
<span class="cp">#define TPS65912_IRQ_HOTDIE		5</span>
<span class="cp">#define TPS65912_IRQ_GPIO1_R		6</span>
<span class="cp">#define TPS65912_IRQ_GPIO1_F		7</span>
<span class="cp">#define TPS65912_IRQ_GPIO2_R		8</span>
<span class="cp">#define TPS65912_IRQ_GPIO2_F		9</span>
<span class="cp">#define TPS65912_IRQ_GPIO3_R		10</span>
<span class="cp">#define TPS65912_IRQ_GPIO3_F		11</span>
<span class="cp">#define TPS65912_IRQ_GPIO4_R		12</span>
<span class="cp">#define TPS65912_IRQ_GPIO4_F		13</span>
<span class="cp">#define TPS65912_IRQ_GPIO5_R		14</span>
<span class="cp">#define TPS65912_IRQ_GPIO5_F		15</span>
<span class="cp">#define TPS65912_IRQ_PGOOD_DCDC1	16</span>
<span class="cp">#define TPS65912_IRQ_PGOOD_DCDC2	17</span>
<span class="cp">#define TPS65912_IRQ_PGOOD_DCDC3	18</span>
<span class="cp">#define TPS65912_IRQ_PGOOD_DCDC4	19</span>
<span class="cp">#define TPS65912_IRQ_PGOOD_LDO1		20</span>
<span class="cp">#define TPS65912_IRQ_PGOOD_LDO2		21</span>
<span class="cp">#define TPS65912_IRQ_PGOOD_LDO3		22</span>
<span class="cp">#define TPS65912_IRQ_PGOOD_LDO4		23</span>
<span class="cp">#define TPS65912_IRQ_PGOOD_LDO5		24</span>
<span class="cp">#define TPS65912_IRQ_PGOOD_LDO6		25</span>
<span class="cp">#define TPS65912_IRQ_PGOOD_LDO7		26</span>
<span class="cp">#define TPS65912_IRQ_PGOOD_LD08		27</span>
<span class="cp">#define TPS65912_IRQ_PGOOD_LDO9		28</span>
<span class="cp">#define TPS65912_IRQ_PGOOD_LDO10	29</span>

<span class="cp">#define TPS65912_NUM_IRQ		30</span>

<span class="cm">/* GPIO 1 and 2 Register Definitions */</span>
<span class="cp">#define GPIO_SLEEP_MASK			0x80</span>
<span class="cp">#define GPIO_SLEEP_SHIFT		7</span>
<span class="cp">#define GPIO_DEB_MASK			0x10</span>
<span class="cp">#define GPIO_DEB_SHIFT			4</span>
<span class="cp">#define GPIO_CFG_MASK			0x04</span>
<span class="cp">#define GPIO_CFG_SHIFT			2</span>
<span class="cp">#define GPIO_STS_MASK			0x02</span>
<span class="cp">#define GPIO_STS_SHIFT			1</span>
<span class="cp">#define GPIO_SET_MASK			0x01</span>
<span class="cp">#define GPIO_SET_SHIFT			0</span>

<span class="cm">/* GPIO 3 Register Definitions */</span>
<span class="cp">#define GPIO3_SLEEP_MASK		0x80</span>
<span class="cp">#define GPIO3_SLEEP_SHIFT		7</span>
<span class="cp">#define GPIO3_SEL_MASK			0x40</span>
<span class="cp">#define GPIO3_SEL_SHIFT			6</span>
<span class="cp">#define GPIO3_ODEN_MASK			0x20</span>
<span class="cp">#define GPIO3_ODEN_SHIFT		5</span>
<span class="cp">#define GPIO3_DEB_MASK			0x10</span>
<span class="cp">#define GPIO3_DEB_SHIFT			4</span>
<span class="cp">#define GPIO3_PDEN_MASK			0x08</span>
<span class="cp">#define GPIO3_PDEN_SHIFT		3</span>
<span class="cp">#define GPIO3_CFG_MASK			0x04</span>
<span class="cp">#define GPIO3_CFG_SHIFT			2</span>
<span class="cp">#define GPIO3_STS_MASK			0x02</span>
<span class="cp">#define GPIO3_STS_SHIFT			1</span>
<span class="cp">#define GPIO3_SET_MASK			0x01</span>
<span class="cp">#define GPIO3_SET_SHIFT			0</span>

<span class="cm">/* GPIO 4 Register Definitions */</span>
<span class="cp">#define GPIO4_SLEEP_MASK		0x80</span>
<span class="cp">#define GPIO4_SLEEP_SHIFT		7</span>
<span class="cp">#define GPIO4_SEL_MASK			0x40</span>
<span class="cp">#define GPIO4_SEL_SHIFT			6</span>
<span class="cp">#define GPIO4_ODEN_MASK			0x20</span>
<span class="cp">#define GPIO4_ODEN_SHIFT		5</span>
<span class="cp">#define GPIO4_DEB_MASK			0x10</span>
<span class="cp">#define GPIO4_DEB_SHIFT			4</span>
<span class="cp">#define GPIO4_PDEN_MASK			0x08</span>
<span class="cp">#define GPIO4_PDEN_SHIFT		3</span>
<span class="cp">#define GPIO4_CFG_MASK			0x04</span>
<span class="cp">#define GPIO4_CFG_SHIFT			2</span>
<span class="cp">#define GPIO4_STS_MASK			0x02</span>
<span class="cp">#define GPIO4_STS_SHIFT			1</span>
<span class="cp">#define GPIO4_SET_MASK			0x01</span>
<span class="cp">#define GPIO4_SET_SHIFT			0</span>

<span class="cm">/* Register THERM  (0x80) register.RegisterDescription */</span>
<span class="cp">#define THERM_THERM_HD_MASK		0x20</span>
<span class="cp">#define THERM_THERM_HD_SHIFT		5</span>
<span class="cp">#define THERM_THERM_TS_MASK		0x10</span>
<span class="cp">#define THERM_THERM_TS_SHIFT		4</span>
<span class="cp">#define THERM_THERM_HDSEL_MASK		0x0C</span>
<span class="cp">#define THERM_THERM_HDSEL_SHIFT		2</span>
<span class="cp">#define THERM_RSVD1_MASK		0x02</span>
<span class="cp">#define THERM_RSVD1_SHIFT		1</span>
<span class="cp">#define THERM_THERM_STATE_MASK		0x01</span>
<span class="cp">#define THERM_THERM_STATE_SHIFT		0</span>

<span class="cm">/* Register DCDCCTRL1 register.RegisterDescription */</span>
<span class="cp">#define DCDCCTRL_VCON_ENABLE_MASK	0x80</span>
<span class="cp">#define DCDCCTRL_VCON_ENABLE_SHIFT	7</span>
<span class="cp">#define DCDCCTRL_VCON_RANGE1_MASK	0x40</span>
<span class="cp">#define DCDCCTRL_VCON_RANGE1_SHIFT	6</span>
<span class="cp">#define DCDCCTRL_VCON_RANGE0_MASK	0x20</span>
<span class="cp">#define DCDCCTRL_VCON_RANGE0_SHIFT	5</span>
<span class="cp">#define DCDCCTRL_TSTEP2_MASK		0x10</span>
<span class="cp">#define DCDCCTRL_TSTEP2_SHIFT		4</span>
<span class="cp">#define DCDCCTRL_TSTEP1_MASK		0x08</span>
<span class="cp">#define DCDCCTRL_TSTEP1_SHIFT		3</span>
<span class="cp">#define DCDCCTRL_TSTEP0_MASK		0x04</span>
<span class="cp">#define DCDCCTRL_TSTEP0_SHIFT		2</span>
<span class="cp">#define DCDCCTRL_DCDC1_MODE_MASK	0x02</span>
<span class="cp">#define DCDCCTRL_DCDC1_MODE_SHIFT	1</span>

<span class="cm">/* Register DCDCCTRL2 and DCDCCTRL3 register.RegisterDescription */</span>
<span class="cp">#define DCDCCTRL_TSTEP2_MASK		0x10</span>
<span class="cp">#define DCDCCTRL_TSTEP2_SHIFT		4</span>
<span class="cp">#define DCDCCTRL_TSTEP1_MASK		0x08</span>
<span class="cp">#define DCDCCTRL_TSTEP1_SHIFT		3</span>
<span class="cp">#define DCDCCTRL_TSTEP0_MASK		0x04</span>
<span class="cp">#define DCDCCTRL_TSTEP0_SHIFT		2</span>
<span class="cp">#define DCDCCTRL_DCDC_MODE_MASK		0x02</span>
<span class="cp">#define DCDCCTRL_DCDC_MODE_SHIFT	1</span>
<span class="cp">#define DCDCCTRL_RSVD0_MASK		0x01</span>
<span class="cp">#define DCDCCTRL_RSVD0_SHIFT		0</span>

<span class="cm">/* Register DCDCCTRL4 register.RegisterDescription */</span>
<span class="cp">#define DCDCCTRL_RAMP_TIME_MASK		0x01</span>
<span class="cp">#define DCDCCTRL_RAMP_TIME_SHIFT	0</span>

<span class="cm">/* Register DCDCx_AVS */</span>
<span class="cp">#define DCDC_AVS_ENABLE_MASK		0x80</span>
<span class="cp">#define DCDC_AVS_ENABLE_SHIFT		7</span>
<span class="cp">#define DCDC_AVS_ECO_MASK		0x40</span>
<span class="cp">#define DCDC_AVS_ECO_SHIFT		6</span>

<span class="cm">/* Register DCDCx_LIMIT */</span>
<span class="cp">#define DCDC_LIMIT_RANGE_MASK		0xC0</span>
<span class="cp">#define DCDC_LIMIT_RANGE_SHIFT		6</span>
<span class="cp">#define DCDC_LIMIT_MAX_SEL_MASK		0x3F</span>
<span class="cp">#define DCDC_LIMIT_MAX_SEL_SHIFT	0</span>

<span class="cm">/**</span>
<span class="cm"> * struct tps65912_board</span>
<span class="cm"> * Board platform dat may be used to initialize regulators.</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">tps65912_board</span> <span class="p">{</span>
	<span class="kt">int</span> <span class="n">is_dcdc1_avs</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">is_dcdc2_avs</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">is_dcdc3_avs</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">is_dcdc4_avs</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">irq</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">irq_base</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">gpio_base</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">regulator_init_data</span> <span class="o">*</span><span class="n">tps65912_pmic_init_data</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/**</span>
<span class="cm"> * struct tps65912 - tps65912 sub-driver chip access routines</span>
<span class="cm"> */</span>

<span class="k">struct</span> <span class="n">tps65912</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">;</span>
	<span class="cm">/* for read/write acces */</span>
	<span class="k">struct</span> <span class="n">mutex</span> <span class="n">io_mutex</span><span class="p">;</span>

	<span class="cm">/* For device IO interfaces: I2C or SPI */</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">control_data</span><span class="p">;</span>

	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">read</span><span class="p">)(</span><span class="k">struct</span> <span class="n">tps65912</span> <span class="o">*</span><span class="n">tps65912</span><span class="p">,</span> <span class="n">u8</span> <span class="n">reg</span><span class="p">,</span> <span class="kt">int</span> <span class="n">size</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dest</span><span class="p">);</span>
	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">write</span><span class="p">)(</span><span class="k">struct</span> <span class="n">tps65912</span> <span class="o">*</span><span class="n">tps65912</span><span class="p">,</span> <span class="n">u8</span> <span class="n">reg</span><span class="p">,</span> <span class="kt">int</span> <span class="n">size</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">src</span><span class="p">);</span>

	<span class="cm">/* Client devices */</span>
	<span class="k">struct</span> <span class="n">tps65912_pmic</span> <span class="o">*</span><span class="n">pmic</span><span class="p">;</span>

	<span class="cm">/* GPIO Handling */</span>
	<span class="k">struct</span> <span class="n">gpio_chip</span> <span class="n">gpio</span><span class="p">;</span>

	<span class="cm">/* IRQ Handling */</span>
	<span class="k">struct</span> <span class="n">mutex</span> <span class="n">irq_lock</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">chip_irq</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">irq_base</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">irq_num</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">irq_mask</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">tps65912_platform_data</span> <span class="p">{</span>
	<span class="kt">int</span> <span class="n">irq</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">irq_base</span><span class="p">;</span>
<span class="p">};</span>

<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tps_chip</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>

<span class="kt">int</span> <span class="n">tps65912_set_bits</span><span class="p">(</span><span class="k">struct</span> <span class="n">tps65912</span> <span class="o">*</span><span class="n">tps65912</span><span class="p">,</span> <span class="n">u8</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u8</span> <span class="n">mask</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">tps65912_clear_bits</span><span class="p">(</span><span class="k">struct</span> <span class="n">tps65912</span> <span class="o">*</span><span class="n">tps65912</span><span class="p">,</span> <span class="n">u8</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u8</span> <span class="n">mask</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">tps65912_reg_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">tps65912</span> <span class="o">*</span><span class="n">tps65912</span><span class="p">,</span> <span class="n">u8</span> <span class="n">reg</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">tps65912_reg_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">tps65912</span> <span class="o">*</span><span class="n">tps65912</span><span class="p">,</span> <span class="n">u8</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u8</span> <span class="n">val</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">tps65912_device_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">tps65912</span> <span class="o">*</span><span class="n">tps65912</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">tps65912_device_exit</span><span class="p">(</span><span class="k">struct</span> <span class="n">tps65912</span> <span class="o">*</span><span class="n">tps65912</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">tps65912_irq_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">tps65912</span> <span class="o">*</span><span class="n">tps65912</span><span class="p">,</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">,</span>
			<span class="k">struct</span> <span class="n">tps65912_platform_data</span> <span class="o">*</span><span class="n">pdata</span><span class="p">);</span>

<span class="cp">#endif </span><span class="cm">/*  __LINUX_MFD_TPS65912_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
