INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 13:50:40 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.141ns  (required time - arrival time)
  Source:                 buffer49/outs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.350ns period=12.700ns})
  Destination:            buffer37/dataReg_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.350ns period=12.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.700ns  (clk rise@12.700ns - clk rise@0.000ns)
  Data Path Delay:        11.330ns  (logic 2.940ns (25.949%)  route 8.390ns (74.050%))
  Logic Levels:           26  (CARRY4=7 LUT1=1 LUT3=2 LUT4=1 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 13.183 - 12.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1618, unset)         0.508     0.508    buffer49/clk
    SLICE_X31Y84         FDRE                                         r  buffer49/outs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.216     0.724 f  buffer49/outs_reg[2]/Q
                         net (fo=2, routed)           0.319     1.043    addi14/Q[1]
    SLICE_X29Y85         LUT1 (Prop_lut1_I0_O)        0.043     1.086 r  addi14/a_storeAddr[6]_INST_0_i_30/O
                         net (fo=1, routed)           0.000     1.086    addi14/a_storeAddr[6]_INST_0_i_30_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.256     1.342 r  addi14/a_storeAddr[6]_INST_0_i_21/O[2]
                         net (fo=5, routed)           0.511     1.853    shli4/result[2]
    SLICE_X28Y81         LUT4 (Prop_lut4_I3_O)        0.126     1.979 r  shli4/a_storeAddr[6]_INST_0_i_15/O
                         net (fo=1, routed)           0.420     2.399    addi22/lhs[4]
    SLICE_X27Y82         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.386     2.785 r  addi22/a_storeAddr[6]_INST_0_i_11/O[3]
                         net (fo=1, routed)           0.379     3.163    addi17/Memory_reg[0][31]_1[7]
    SLICE_X25Y82         LUT6 (Prop_lut6_I5_O)        0.120     3.283 r  addi17/a_storeAddr[6]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     3.283    addi17/a_storeAddr[6]_INST_0_i_7_n_0
    SLICE_X25Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     3.470 r  addi17/a_storeAddr[6]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.470    addi17/a_storeAddr[6]_INST_0_i_2_n_0
    SLICE_X25Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.159     3.629 r  addi17/Memory_reg[0][11]_i_1/O[1]
                         net (fo=3, routed)           0.316     3.946    buffer0/fifo/result[9]
    SLICE_X24Y79         LUT5 (Prop_lut5_I1_O)        0.119     4.065 r  buffer0/fifo/Memory[0][9]_i_1__1/O
                         net (fo=3, routed)           0.627     4.691    buffer117/fifo/D[9]
    SLICE_X14Y78         LUT3 (Prop_lut3_I1_O)        0.050     4.741 r  buffer117/fifo/dataReg[9]_i_1__4/O
                         net (fo=2, routed)           0.404     5.145    buffer44/fifo/D[9]
    SLICE_X13Y79         LUT6 (Prop_lut6_I1_O)        0.127     5.272 r  buffer44/fifo/dataReg[9]_i_1__0/O
                         net (fo=2, routed)           0.345     5.617    buffer16/control/outs_reg[31][9]
    SLICE_X13Y79         LUT3 (Prop_lut3_I0_O)        0.048     5.665 r  buffer16/control/outs[9]_i_2__1/O
                         net (fo=2, routed)           0.411     6.077    cmpi4/Memory_reg[1][0]_i_2_0[9]
    SLICE_X14Y82         LUT6 (Prop_lut6_I1_O)        0.129     6.206 r  cmpi4/Memory[1][0]_i_12/O
                         net (fo=1, routed)           0.000     6.206    cmpi4/Memory[1][0]_i_12_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     6.379 r  cmpi4/Memory_reg[1][0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.379    cmpi4/Memory_reg[1][0]_i_7_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.429 r  cmpi4/Memory_reg[1][0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.429    cmpi4/Memory_reg[1][0]_i_3_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     6.536 r  cmpi4/Memory_reg[1][0]_i_2/CO[2]
                         net (fo=7, routed)           0.500     7.035    buffer98/fifo/result[0]
    SLICE_X13Y71         LUT5 (Prop_lut5_I4_O)        0.122     7.157 f  buffer98/fifo/a_loadEn_INST_0_i_10/O
                         net (fo=1, routed)           0.306     7.463    buffer44/fifo/transmitValue_i_8__0_0
    SLICE_X11Y70         LUT6 (Prop_lut6_I1_O)        0.043     7.506 f  buffer44/fifo/a_loadEn_INST_0_i_9/O
                         net (fo=4, routed)           0.236     7.743    buffer44/fifo/a_loadEn_INST_0_i_9_n_0
    SLICE_X11Y70         LUT5 (Prop_lut5_I2_O)        0.049     7.792 r  buffer44/fifo/transmitValue_i_8__0/O
                         net (fo=1, routed)           0.389     8.181    fork28/control/generateBlocks[2].regblock/transmitValue_reg_4
    SLICE_X13Y72         LUT6 (Prop_lut6_I3_O)        0.129     8.310 r  fork28/control/generateBlocks[2].regblock/transmitValue_i_3__28/O
                         net (fo=8, routed)           0.492     8.802    fork27/control/generateBlocks[0].regblock/anyBlockStop_1
    SLICE_X24Y72         LUT6 (Prop_lut6_I3_O)        0.043     8.845 f  fork27/control/generateBlocks[0].regblock/i___0_i_2/O
                         net (fo=1, routed)           0.260     9.105    fork26/control/generateBlocks[1].regblock/outs_reg[30]
    SLICE_X28Y71         LUT6 (Prop_lut6_I4_O)        0.043     9.148 f  fork26/control/generateBlocks[1].regblock/i___0_i_1/O
                         net (fo=11, routed)          0.265     9.413    fork22/control/generateBlocks[3].regblock/transmitValue_reg_4
    SLICE_X31Y73         LUT6 (Prop_lut6_I3_O)        0.043     9.456 f  fork22/control/generateBlocks[3].regblock/join_inputs//i___0/O
                         net (fo=4, routed)           0.346     9.802    fork19/control/generateBlocks[1].regblock/addi7_result_ready
    SLICE_X38Y73         LUT6 (Prop_lut6_I2_O)        0.043     9.845 f  fork19/control/generateBlocks[1].regblock/transmitValue_i_3__21/O
                         net (fo=3, routed)           0.280    10.124    fork15/control/generateBlocks[8].regblock/transmitValue_reg_3
    SLICE_X40Y75         LUT6 (Prop_lut6_I5_O)        0.043    10.167 r  fork15/control/generateBlocks[8].regblock/transmitValue_i_2__23/O
                         net (fo=2, routed)           0.459    10.627    fork15/control/generateBlocks[7].regblock/transmitValue_reg_8
    SLICE_X32Y71         LUT6 (Prop_lut6_I5_O)        0.043    10.670 r  fork15/control/generateBlocks[7].regblock/fullReg_i_2__5/O
                         net (fo=23, routed)          0.434    11.104    buffer37/control/anyBlockStop
    SLICE_X42Y76         LUT6 (Prop_lut6_I2_O)        0.043    11.147 r  buffer37/control/dataReg[31]_i_1__0/O
                         net (fo=32, routed)          0.690    11.838    buffer37/control_n_8
    SLICE_X42Y92         FDRE                                         r  buffer37/dataReg_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.700    12.700 r  
                                                      0.000    12.700 r  clk (IN)
                         net (fo=1618, unset)         0.483    13.183    buffer37/clk
    SLICE_X42Y92         FDRE                                         r  buffer37/dataReg_reg[24]/C
                         clock pessimism              0.000    13.183    
                         clock uncertainty           -0.035    13.147    
    SLICE_X42Y92         FDRE (Setup_fdre_C_CE)      -0.169    12.978    buffer37/dataReg_reg[24]
  -------------------------------------------------------------------
                         required time                         12.978    
                         arrival time                         -11.838    
  -------------------------------------------------------------------
                         slack                                  1.141    




