Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Wed Apr 13 23:12:15 2016
| Host         : ubuntu running 64-bit Ubuntu 14.04.1 LTS
| Command      : report_control_sets -verbose -file ex4_wrapper_control_sets_placed.rpt
| Design       : ex4_wrapper
| Device       : xc7a100t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    36 |
| Minimum Number of register sites lost to control set restrictions |     9 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              31 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             514 |          167 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             534 |          163 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------------------+------------------+------------------+----------------+
|  Clock Signal  |                    Enable Signal                   | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+----------------------------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | ex4_i/IterativeSorterFSM_0/U0/counter[5]_i_1_n_0   | btnC_IBUF        |                2 |              6 |
|  clk_IBUF_BUFG | ex4_i/IterativeSorterFSM_0/U0/MyAr[27][15]_i_1_n_0 | btnC_IBUF        |                5 |             16 |
|  clk_IBUF_BUFG | ex4_i/IterativeSorterFSM_0/U0/MyAr[15][15]_i_1_n_0 | btnC_IBUF        |                5 |             16 |
|  clk_IBUF_BUFG | ex4_i/IterativeSorterFSM_0/U0/MyAr[16][15]_i_1_n_0 | btnC_IBUF        |                6 |             16 |
|  clk_IBUF_BUFG | ex4_i/IterativeSorterFSM_0/U0/MyAr[17][15]_i_1_n_0 | btnC_IBUF        |                5 |             16 |
|  clk_IBUF_BUFG | ex4_i/IterativeSorterFSM_0/U0/MyAr[18][15]_i_1_n_0 | btnC_IBUF        |                6 |             16 |
|  clk_IBUF_BUFG | ex4_i/IterativeSorterFSM_0/U0/MyAr[19][15]_i_1_n_0 | btnC_IBUF        |                5 |             16 |
|  clk_IBUF_BUFG | ex4_i/IterativeSorterFSM_0/U0/MyAr[24][15]_i_1_n_0 | btnC_IBUF        |                5 |             16 |
|  clk_IBUF_BUFG | ex4_i/IterativeSorterFSM_0/U0/MyAr[25][15]_i_1_n_0 | btnC_IBUF        |                4 |             16 |
|  clk_IBUF_BUFG | ex4_i/IterativeSorterFSM_0/U0/MyAr[26][15]_i_1_n_0 | btnC_IBUF        |                5 |             16 |
|  clk_IBUF_BUFG | ex4_i/IterativeSorterFSM_0/U0/MyAr[14][15]_i_1_n_0 | btnC_IBUF        |                5 |             16 |
|  clk_IBUF_BUFG | ex4_i/IterativeSorterFSM_0/U0/MyAr[1][15]_i_1_n_0  | btnC_IBUF        |                5 |             16 |
|  clk_IBUF_BUFG | ex4_i/IterativeSorterFSM_0/U0/MyAr[20][15]_i_1_n_0 | btnC_IBUF        |                5 |             16 |
|  clk_IBUF_BUFG | ex4_i/IterativeSorterFSM_0/U0/MyAr[21][15]_i_1_n_0 | btnC_IBUF        |                5 |             16 |
|  clk_IBUF_BUFG | ex4_i/IterativeSorterFSM_0/U0/MyAr[22][15]_i_1_n_0 | btnC_IBUF        |                5 |             16 |
|  clk_IBUF_BUFG | ex4_i/IterativeSorterFSM_0/U0/MyAr[23][15]_i_1_n_0 | btnC_IBUF        |                5 |             16 |
|  clk_IBUF_BUFG | ex4_i/IterativeSorterFSM_0/U0/MyAr[0][15]_i_1_n_0  | btnC_IBUF        |                3 |             16 |
| ~clk_IBUF_BUFG | ex4_i/ROM_Reader1_0/U0/addr_in[4]_i_1_n_0          | btnC_IBUF        |                6 |             16 |
|  clk_IBUF_BUFG | ex4_i/IterativeSorterFSM_0/U0/MyAr[5][15]_i_1_n_0  | btnC_IBUF        |                5 |             16 |
|  clk_IBUF_BUFG | ex4_i/IterativeSorterFSM_0/U0/MyAr[28][15]_i_1_n_0 | btnC_IBUF        |                5 |             16 |
|  clk_IBUF_BUFG | ex4_i/IterativeSorterFSM_0/U0/MyAr[29][15]_i_1_n_0 | btnC_IBUF        |                5 |             16 |
|  clk_IBUF_BUFG | ex4_i/IterativeSorterFSM_0/U0/MyAr[2][15]_i_1_n_0  | btnC_IBUF        |                4 |             16 |
|  clk_IBUF_BUFG | ex4_i/IterativeSorterFSM_0/U0/MyAr[30][15]_i_1_n_0 | btnC_IBUF        |                5 |             16 |
|  clk_IBUF_BUFG | ex4_i/IterativeSorterFSM_0/U0/MyAr[31][15]_i_1_n_0 | btnC_IBUF        |                2 |             16 |
|  clk_IBUF_BUFG | ex4_i/IterativeSorterFSM_0/U0/MyAr[3][15]_i_1_n_0  | btnC_IBUF        |                5 |             16 |
|  clk_IBUF_BUFG | ex4_i/IterativeSorterFSM_0/U0/MyAr[4][15]_i_1_n_0  | btnC_IBUF        |                5 |             16 |
|  clk_IBUF_BUFG | ex4_i/IterativeSorterFSM_0/U0/MyAr[6][15]_i_1_n_0  | btnC_IBUF        |                6 |             16 |
|  clk_IBUF_BUFG | ex4_i/IterativeSorterFSM_0/U0/MyAr[7][15]_i_1_n_0  | btnC_IBUF        |                5 |             16 |
|  clk_IBUF_BUFG | ex4_i/IterativeSorterFSM_0/U0/MyAr[8][15]_i_1_n_0  | btnC_IBUF        |                5 |             16 |
|  clk_IBUF_BUFG | ex4_i/IterativeSorterFSM_0/U0/MyAr[9][15]_i_1_n_0  | btnC_IBUF        |                5 |             16 |
|  clk_IBUF_BUFG | ex4_i/IterativeSorterFSM_0/U0/MyAr[10][15]_i_1_n_0 | btnC_IBUF        |                4 |             16 |
|  clk_IBUF_BUFG | ex4_i/IterativeSorterFSM_0/U0/MyAr[11][15]_i_1_n_0 | btnC_IBUF        |                5 |             16 |
|  clk_IBUF_BUFG | ex4_i/IterativeSorterFSM_0/U0/MyAr[12][15]_i_1_n_0 | btnC_IBUF        |                5 |             16 |
|  clk_IBUF_BUFG | ex4_i/IterativeSorterFSM_0/U0/MyAr[13][15]_i_1_n_0 | btnC_IBUF        |                5 |             16 |
|  clk_IBUF_BUFG |                                                    |                  |               10 |             31 |
| ~clk_IBUF_BUFG |                                                    | btnC_IBUF        |              167 |            514 |
+----------------+----------------------------------------------------+------------------+------------------+----------------+


