
RISC-V Processor Debug Log
==========================
Session: 2025-07-07 04:14:55
Log File: logs/risc_v_debug_20250707_041455.log
==========================

[04:14:55.945] INFO    | üöÄ Simple Logger Started
[04:14:55.945] SUCCESS | üñ•Ô∏è Processor initialized with logging
[04:14:55.945] INFO    | üìÇ Loading program from: src/examples/loop_test.asm
[04:14:55.947] SUCCESS | Program loaded: 13 instructions
[04:14:55.947] INFO    | ‚ñ∂Ô∏è Starting execution (max 100 cycles)
[04:14:55.947] INFO    | Cycle   0 | PC:0x0001 | 0x5101 | addi x1, x0, 1 | {'reg_changes': {'x1': '0‚Üí1'}}
[04:14:55.948] INFO    | Cycle   1 | PC:0x0002 | 0x9100 | sw x1, 0(x0)
[04:14:55.948] INFO    | Cycle   2 | PC:0x0003 | 0x5102 | addi x1, x0, 2 | {'reg_changes': {'x1': '1‚Üí2'}}
[04:14:55.948] INFO    | Cycle   3 | PC:0x0004 | 0x9100 | sw x1, 0(x0)
[04:14:55.948] INFO    | Cycle   4 | PC:0x0005 | 0x5103 | addi x1, x0, 3 | {'reg_changes': {'x1': '2‚Üí3'}}
[04:14:55.948] INFO    | Cycle   5 | PC:0x0006 | 0x9100 | sw x1, 0(x0)
[04:14:55.949] INFO    | Cycle   6 | PC:0x0007 | 0x5104 | addi x1, x0, 4 | {'reg_changes': {'x1': '3‚Üí4'}}
[04:14:55.949] INFO    | Cycle   7 | PC:0x0008 | 0x9100 | sw x1, 0(x0)
[04:14:55.949] INFO    | Cycle   8 | PC:0x0009 | 0x5105 | addi x1, x0, 5 | {'reg_changes': {'x1': '4‚Üí5'}}
[04:14:55.949] INFO    | Cycle   9 | PC:0x000A | 0x9100 | sw x1, 0(x0)
[04:14:55.949] INFO    | Cycle  10 | PC:0x000B | 0x510F | addi x1, x0, -1 | {'reg_changes': {'x1': '5‚Üí15'}}
[04:14:55.949] INFO    | Cycle  11 | PC:0x000C | 0x9100 | sw x1, 0(x0)
[04:14:55.949] INFO    | Cycle  12 | PC:0x000C | 0xF000 | halt
[04:14:55.949] SUCCESS | Program completed successfully in 13 cycles
[04:14:55.949] SUCCESS | Execution completed in 13 cycles


Session ended: 2025-07-07 04:14:55.950519
