commit 3d46da9fee6539dc117c4812ce230623db9c1df8
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 10 07:04:14 2017 -0700

    512526:[NO HSD] Update BIOS ID to V95.01 and FSP/RC IDs to 7.0.6.11
    
    ---
    

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec

commit a20bb2f850e33ecbde686a272bb5305ad91f03f6
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 9 12:01:55 2017 -0700

    512384:

Intel/CannonLakeFspPkg/Include/FspsUpd.h

commit 8d089187c48431d921279c32d57707d087205213
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 9 08:30:38 2017 -0700

    512380:[NO HSD] Update FSP/RC IDs to 7.0.6.10
    
    ---
    

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec

commit dd6dfd833a0011097653e4e7869967984dd568f5
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 9 04:08:27 2017 -0700

    512369:[1504532609] [CNVi] Move BT interface selection to Internal Only due to  BT over UART is not platform POR
    
    ---
    

Intel/CannonLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
Intel/CannonLakeFspPkg/Upd/FspsUpd.dsc

commit 1ed5d8363baf7f3aa5168a749126140c0851b6de
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 7 01:57:23 2017 -0700

    512057:Update BIOS ID to V94.2 and FSP/RC IDs to 7.0.5.51
    
    ---
    

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec

commit a84f12b63790161fa7c9bcdb3a7db1137d7b4f1e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jul 6 09:26:19 2017 -0700

    511707:Update FSP/RC IDs to 7.0.5.50
    
    ---
    

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec

commit cc502de781df04c06a4bf90bdbd588f5b9e6d086
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 5 22:26:44 2017 -0700

    511582:Back out changelist 511573 - Fixed "WhiteSpace" caused CI builds error
    
    ---
    

Intel/CannonLakeFspPkg/Include/FspmUpd.h
Intel/CannonLakeFspPkg/Include/FspsUpd.h
Intel/CannonLakeFspPkg/Include/FsptUpd.h

commit 6aed66fd0d4fdda53c7da11f8bb8548fd9e0ea79
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 5 21:44:51 2017 -0700

    511573:

Intel/CannonLakeFspPkg/Include/FspmUpd.h
Intel/CannonLakeFspPkg/Include/FspsUpd.h
Intel/CannonLakeFspPkg/Include/FsptUpd.h

commit a2cfa69805b1198b5e070829f82fc74a2d576530
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 5 19:26:21 2017 -0700

    511541:Update BIOS ID to 94.01 and  FSP/RC IDs
    
    FSP / RC Version = 7.0.5.40
    
    ---
    

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec

commit c84cf3972246b430a4042fce2f80c49c78ae738e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 5 00:29:49 2017 -0700

    511162:[1504530224] CannonLake TeamCity Catalog build random failure
    
    ---
    

Intel/CannonLakeFspPkg/FspPkgBuildOption.dsc

commit 45e6167f81b3726491a0e6ccc246b6ea468744dd
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 5 00:02:42 2017 -0700

    511148:[1805178586][Usage of PchLimits.h needs changes for easier handling of multiple projects in one source]
    
    Description:
    Cleanup of PchLimits.h and how defines from this source are used in BIOS code.
    
    ---
    

Intel/CannonLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

commit 1bc090f43bb8116a7636075064721dd8ad175c22
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 4 19:03:45 2017 -0700

    511094:[1504527158] Integrate BP1410 (official release) into 2017_CannonLake stream Patch 7:
    
    1. Clean up overrides from ClientCommonPkg, ClientSiliconPkg
    
    ---
    

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dsc

commit 9a60eae46ae2f0bf6ed7f8e597e82d5a39c1aeee
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 4 15:42:02 2017 -0700

    511075:

Intel/CannonLakeFspPkg/Include/FspsUpd.h

commit 5545577e517bc07084265029b7993fd9e45382b6
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 4 09:29:17 2017 -0700

    511049:[NO HSD] Update FSP/RC IDs
    
    FSP / RC Version = 7.0.5.30
    
    ---
    

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec

commit 77a26ab75c668db5c0e9fb484ab1bc98f00775a7
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 3 23:53:38 2017 -0700

    511002:[1504527716] ?Empty? value shown on BCT Tool for Fsp.bsf in FSP 2.4.0
    https://hsdes.intel.com/appstore/article/#/1504527716
    [Description] Merging from //ClientBIOS/2016_Kabylake, CL#510947
    
    ---
    

Intel/CannonLakeFspPkg/Upd/FspsUpd.dsc

commit 0e4b1862c936f6b3a7c85506e1bc63a631bf3d05
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 2 19:55:49 2017 -0700

    510763:[1504520480] Update IpClean to support .ACT files and macro processing for .s files.
    
    1. Added support for .act files.
    2. Added macro processing support for .s files, and define "#" to be macro prepend in .s files.
    3. Fixed .md files being decoded in wrong codec and ouput false characters.
    4. Replace all .ifdef directives into #ifdef macro preprocessor in .s files so they can be processed by GCC preprocessor and IpClean.
    5. Replace all one-line comment mark "#" in .s files into C-style "//" to unify coding style so IpClean can handle .s files easier.
    6. Added -DFSP_FLAG build option for GCC preprocessor to get FSP_FLAG definition to handle the macro.
    
    ---
    

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dsc
Intel/CannonLakeFspPkg/Library/BaseCacheAsRamLib/Ia32/CpuGcc.S

commit 2ed58d01a86975cdb798a59f39674f8aad259952
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 2 19:53:31 2017 -0700

    510761:[NO HSD] Update BIOS ID and FSP/RC IDs
    
    FSP / RC Version = 7.0.5.10
    
    ---
    

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec

commit 6f9e42e85d42f9aff38a8aac3a16d21b8f6fb945
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 2 12:02:40 2017 -0700

    510739:

Intel/CannonLakeFspPkg/Include/FspmUpd.h
Intel/CannonLakeFspPkg/Include/FspsUpd.h
Intel/CannonLakeFspPkg/Include/FsptUpd.h

commit 4394dbe94f09fd0db4625b2a1722dc31f713282c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 2 10:05:20 2017 -0700

    510735:

Intel/CannonLakeFspPkg/Include/FspmUpd.h
Intel/CannonLakeFspPkg/Include/FspsUpd.h
Intel/CannonLakeFspPkg/Include/FsptUpd.h
Intel/CannonLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

commit d3e0bc797be7f9f3bd6b2f3ee4fbcc0e606cb0d4
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jun 30 07:31:26 2017 -0700

    510500:[NO-HSD][REFACTOR] LPSS initialization and configuration
    ---
    

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dsc

commit 07578083443a22b871a857c416b5bc728406d1cb
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jun 30 02:04:45 2017 -0700

    510451:[1504525185] Split FSP UPD into separate DSC - CNL
    [description]
    As CannonLakeFspPkg.dsc has become 6000+ lines, it?s hard for developers to maintain.
    Proposal is to split UPD into separate DSC for easy maintaining.
    [solution]
    Change the names from CannonLakeFspTokenSpaceGuid, gSiPkgTokenSpaceGuid and gEfiMdePkgTokenSpaceGuid to gPlatformFspPkgTokenSpaceGuid
    Code review:
    https://fm-codecollab.intel.com/ui#review:id=197633
    ---
    

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dsc
Intel/CannonLakeFspPkg/Upd/FspmUpd.dsc
Intel/CannonLakeFspPkg/Upd/FspsUpd.dsc
Intel/CannonLakeFspPkg/Upd/FsptUpd.dsc

commit c25a82827a42f9ca568fe5ebef71e5465c88eb36
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jun 29 01:45:28 2017 -0700

    510080:[1604350401][FSP]: Dump the EfiMemoryTop & Bottom of the TempRam Usage
    https://hsdes.intel.com/appstore/article/#/1604350401
    [Description] Build a Hob for FSP Hob memory usage info and dump it in Wrapper.
    ---
    

Intel/CannonLakeFspPkg/BuildFv.cmd
Intel/CannonLakeFspPkg/BuildFv.sh
Intel/CannonLakeFspPkg/Include/HobUsageDataHob.h

commit f15c600e142818c08a8d0566c703b18d3cdbb2ec
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jun 28 02:31:38 2017 -0700

    509643:1504472067.7: Override cleanup: CannonLakeFspPkg/Override/BaseTools.
    Removed BaseTools in FspPkg/Override as it's not required anymore.
    ---
    

Intel/CannonLakeFspPkg/Override/BaseTools/Conf/build_rule.template
Intel/CannonLakeFspPkg/Override/BaseTools/Conf/tools_def.template
Intel/CannonLakeFspPkg/Override/DoxygenFspOverride.h

commit 41fd0257db9adc3124e5e9f1d0a09f1a1b809cb7
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jun 27 05:05:00 2017 -0700

    509283:

Intel/CannonLakeFspPkg/Include/FspsUpd.h

commit d551244ec6d67e4b5a8a94f5bb6a35fd943aa09e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jun 27 04:52:53 2017 -0700

    509279:[NO HSD] Update BIOS ID and FSP/RC IDs
    
    BIOS ID = V93.0
    FSP / RC Version = 7.0.4.22
    
    ---
    

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec

commit ce9a1603a1ec25237382adb7ff220c4cdc1be23f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jun 27 03:35:42 2017 -0700

    509256:[1504485028] After USB device enumeration, just provide library function "UsbPdoProgramming" for customer to callback as their feature requirement
    [Description] Take 2 on the change. Updated the documentation as it was invalid also made the functionality naming more clear
    
    ---
    

Intel/CannonLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
Intel/CannonLakeFspPkg/Upd/FspsUpd.dsc

commit adc388ba23260497a8f60e3430b2ac27e6b3ac8a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jun 26 23:21:08 2017 -0700

    509205:

Intel/CannonLakeFspPkg/Include/FspsUpd.h

commit 015bcf1a8bf22e634135d0c37ec254b05d1afc9f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jun 26 23:08:18 2017 -0700

    509203:[NO HSD] Update BIOS ID and FSP/RC IDs
    
    BIOS ID = V92.2
    FSP / RC Version = 7.0.4.21
    
    ---
    

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec

commit 028dc1baad88df271a96e6bd29dcc6e04ab5f09b
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jun 26 09:29:20 2017 -0700

    508938:[1804927292] Create common USB initialization library for sharing between CPU and PCH
    
    ---
    

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dsc
Intel/CannonLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
Intel/CannonLakeFspPkg/Upd/FspsUpd.dsc

commit 6691721de9d6dfbf2e52098454cb2e8940c184da
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jun 26 04:01:16 2017 -0700

    508902:[1604392408] CNL_PCH RC review: Config block & UPD
    
    ---
    

Intel/CannonLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
Intel/CannonLakeFspPkg/Upd/FspsUpd.dsc

commit 147167c682cb57323218d763f210240b75ce1c4a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jun 26 02:48:04 2017 -0700

    508887:[1805140226] P2SB to propagate IOSF-SB completion status from IP as RAVDM STS to CPU
    [Description] BIOS must set RCSPE in P2SB configuration space for CNP-LP and CNP-H when paired with CNL CPU (or newer). Not applicable to CFL.
    
    ---
    

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dsc

commit c7541010e80c4714b7d164ccd37bdc80d25d704c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jun 25 23:14:02 2017 -0700

    508834:[NO HSD] Update BIOS ID and FSP/RC IDs
    
    BIOS ID = V92.1
    FSP / RC Version = 7.0.4.11
    
    ---
    

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec

commit 03903827a733f7fd15f94ca6f5e1dd865ed5e15f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jun 25 12:02:40 2017 -0700

    508781:

Intel/CannonLakeFspPkg/Include/FspmUpd.h
Intel/CannonLakeFspPkg/Include/FspsUpd.h
Intel/CannonLakeFspPkg/Include/FsptUpd.h

commit 6eb457955ccb28858f8895f334f7a4ee02fe1956
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jun 25 10:06:09 2017 -0700

    508774:

Intel/CannonLakeFspPkg/Include/FspmUpd.h
Intel/CannonLakeFspPkg/Include/FspsUpd.h
Intel/CannonLakeFspPkg/Include/FsptUpd.h

commit fbe4cf81f56ebb27cd206b9daeba454979aec3dd
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jun 25 02:11:54 2017 -0700

    508754:[NO HSD] Weekly update RC/FSP version to 7.0.4.10
    
    ---
    

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec

commit feaf505d1353c50cd5953d23cb4a7ebb7546a362
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jun 23 12:36:07 2017 -0700

    508603:[No HSD]Replace PcdSet32 with PcdSet32S for setting PcdCpuMaxLogicalProcessorNumber. PcdSet32 is deprecated.
    
    ---
    

Intel/CannonLakeFspPkg/FspInit/Pei/FspInit.c

commit 689863d79fe8ce8f2fddf430e80c2d02c59c1a55
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jun 23 01:24:35 2017 -0700

    508466:[1504525185] Split FSP UPD into separate DSC - CNL
    [description]
    As CannonLakeFspPkg.dsc has become 6000+ lines, it?s hard for developers to maintain.
    Proposal is to split UPD into separate DSC for easy maintaining.
    [solution]
    Split FSP UPD into separate DSC
    
    Code Review:
    https://fm-codecollab.intel.com/ui#review:id=197044
    ---
    

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dsc
Intel/CannonLakeFspPkg/Upd/FspmUpd.dsc
Intel/CannonLakeFspPkg/Upd/FspsUpd.dsc
Intel/CannonLakeFspPkg/Upd/FsptUpd.dsc

commit e569080174024f6f537baa90d6f92ccb60ae6b6d
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jun 22 06:39:48 2017 -0700

    508065:1604350361:[FSP]: Update in Integration guide required - HPET Usage, TempRam Buffer Usage and about different FSP segment version support;
    Fixing batch file issue to retrieve correct PCD value for FSP Doxygen CHM/PDF.
    ---
    

Intel/CannonLakeFspPkg/BuildFv.cmd

commit 0e8b37eda0c118b9393627e3429512155d63ad74
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jun 22 03:28:28 2017 -0700

    508027:[1406206617][RCR] LPSS ACPI mode support was removed from Cannonlake code. Apple requires this support
    
    ---
    

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dsc

commit 4e4219191276dc68dd8c21197382d6ed8cbf5922
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jun 21 07:27:04 2017 -0700

    507634:[1805150049][CNL/ICl] PchFia library rework
            Separated FIA lib into generation specific and ip specific files. Added support for ICP-H.
    
    ---
    

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dsc

commit 0892debab451d810ac952bf95dc3f264b5a43500
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jun 21 06:02:51 2017 -0700

    507622:[1604376704] : [Add support for PEG3(0_6_0) controller in ACPI code]
    ---
    

Intel/CannonLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c

commit 392e821bfa8b3a33d16a5482d616aca4fb6d52a9
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jun 21 00:22:58 2017 -0700

    507542:[HSD-ES][1504523100][cannon_lake][CNL] ASCII check error in multiple CannonLake packages
    [description]
    ASCII check error in multiple CannonLake packages
    [Solution]
    Clean up non ASCII character
    
    Code review:
    https://fm-codecollab.intel.com/ui#review:id=196768
    
    ---
    

Intel/CannonLakeFspPkg/FspHeader/FspHeader.aslc

commit e364a578165639b37a18a4560adab4fea75a2638
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jun 19 14:00:00 2017 -0700

    506938:[CNL][ICL][1405891178] Remove double negative from setup questions "JTAG Power Gate Disabled" and "Three Strike Counter Disabled".
    
    ---
    

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dsc
Intel/CannonLakeFspPkg/Include/FspmUpd.h

commit c299eb8cb8565e426bee7908292f622b90ff937d
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jun 19 10:18:53 2017 -0700

    506802:1304857738 ICL_BIOS_CCB_REQ : Adding new BIOS setup options for HWP autonomous and PCPS  support
    
    ---
    

Intel/CannonLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c

commit 30d522a4ae57d466caaef9b8a578bda8c66abdf3
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jun 18 12:01:45 2017 -0700

    506610:

Intel/CannonLakeFspPkg/Include/FspmUpd.h
Intel/CannonLakeFspPkg/Include/FspsUpd.h
Intel/CannonLakeFspPkg/Include/FsptUpd.h

commit 4e41d31ab01178ab20e3c721c29e750ac73b1358
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jun 18 10:07:23 2017 -0700

    506604:

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dsc
Intel/CannonLakeFspPkg/Include/FspmUpd.h
Intel/CannonLakeFspPkg/Include/FspsUpd.h
Intel/CannonLakeFspPkg/Include/FsptUpd.h

commit 02e945181dae773229f1e98412bf480ed98d6294
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jun 16 10:55:54 2017 -0700

    506315:[220198708][CFL][MRC]Memory Address Decoder UEFI Driver accessible from UEFI shell
    
    Separated the Memory Address Encode/Decode Logic from MRC into Public Base Library
    Added definition of Memory Address Encode Decode Protocol
    Added publishing of Memory Address Encode Decode Protocol in SaInitDxe
    Added Null Library for CNL MRC Address Encode Decode Library
    
    ---
    

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dsc

commit 19b4a4a198ef2ae09fa029f142951190fa89aade
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jun 15 20:34:05 2017 -0700

    506147:[NO HSD] Update for CPU/Security in Si/FSP base on API review feedback.
    
    ---
    

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dsc

commit 54f488d67cc391f78e1ea193f40cdabb505d61fc
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jun 15 19:18:17 2017 -0700

    506130:

Intel/CannonLakeFspPkg/Include/FspUpd.h
Intel/CannonLakeFspPkg/Include/FspmUpd.h
Intel/CannonLakeFspPkg/Include/FspsUpd.h

commit 20007a4871ef7d6491adc81511c1f623eaff4c05
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jun 15 02:03:17 2017 -0700

    505810:Merging //ClientBIOS/2016_Kabylake, CL#505750, [1504516817] KBL: Add CleanMemory UPD in FSP to support memory clean security feature
    https://hsdes.intel.com/appstore/article/#/1504516817
    [Description] Add CleanMemory UPD in FSP
    
    ---
    

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dsc
Intel/CannonLakeFspPkg/Include/FspmUpd.h
Intel/CannonLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c

commit 4d8efff957d076d7d508c049393741411f31ec35
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jun 13 14:34:15 2017 -0700

    505188:[1604358622] [CFL-S [PM] BIOS configuration needed for PS_ON (https://hsdes.intel.com/appstore/article/#/1604358622)
    ---
    

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dsc
Intel/CannonLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

commit 6fba724400bb547043ca7dfe3128bd026dc30e55
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jun 13 01:15:04 2017 -0700

    505002:1604350361:[FSP]: Update in Integration guide required - HPET Usage, TempRam Buffer Usage and about different FSP segment version support
    
    ---
    

Intel/CannonLakeFspPkg/BuildFv.cmd

commit 3c226bb89df53996b8fe9191a45b8d6ca79e4787
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jun 12 23:18:07 2017 -0700

    504963:[1604380427][cannon_lake]Clean up IPU FW GPIO allocation implementation due to it is non-POR feature.
    
    ---
    

Intel/CannonLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
Intel/CannonLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c

commit b4a7679d3b34f1576a7e1dd032ace9a45e884c60
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jun 12 00:13:04 2017 -0700

    504558:[1805134580][Remove generic debounce API from PCH RC GPIO lib]
    
    Description:
    Remove GPIO debounce capability in PCH RC GPIO lib for every pad and allow to make such configuration only for PWRBTN pin (GPD3) through PMC policy
    
    ---
    

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dsc
Intel/CannonLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

commit 1f43697f6e1cda29535f9bc2ca9ed216e1568b51
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jun 11 23:04:06 2017 -0700

    504548:Back out changelist 504148 and 504322 which break IceLake Teamcity builds
    
    ---
    

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dsc
Intel/CannonLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

commit 59ba00eae3d1639702dceeb0a2839fa384523c71
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jun 11 12:01:52 2017 -0700

    504505:

Intel/CannonLakeFspPkg/Include/FspmUpd.h
Intel/CannonLakeFspPkg/Include/FspsUpd.h
Intel/CannonLakeFspPkg/Include/FsptUpd.h

commit dd655d0ec64709a208072f40d3a553cf2845d178
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jun 11 10:07:43 2017 -0700

    504503:

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dsc
Intel/CannonLakeFspPkg/Include/FspmUpd.h
Intel/CannonLakeFspPkg/Include/FspsUpd.h
Intel/CannonLakeFspPkg/Include/FsptUpd.h
Intel/CannonLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
Intel/CannonLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf

commit 22f03f7d9fe86c9a877bc239f2b6a854e3c48663
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jun 9 13:58:05 2017 -0700

    504322:[1604358622] [CFL-S [PM] BIOS configuration needed for PS_ON (https://hsdes.intel.com/appstore/article/#/1604358622)
    ---
    

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dsc
Intel/CannonLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

commit 9b2d9fa3e3f71523afd7e65bf30124a417b93587
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jun 7 03:53:52 2017 -0700

    503133:1406185551:[CNL FSP]Change the FSP signature from KBL to CNL
    
    ---
    

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dsc

commit 693f2d8607ebbdeced91ca5ffdfe9b0db9bfef57
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jun 7 02:56:46 2017 -0700

    503126:[ICL][NO HSD] Fix ICL clang fsp wrapper debug simics boot hang after CL#487830. Add 0x120000 to FspReserved memory.
    
    ---
    

Intel/CannonLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPchPolicyUpdatePreMem.c

commit f6d3b48a3ca4983aa143308d1d89d15c94d1b66a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jun 7 01:55:25 2017 -0700

    503110:[220190201][CNL]ASSERT in CNL Debug Performance Build with UDK2017 RC3
    https://hsdes.intel.com/appstore/article/#/220190201
    [Description] 1. FvRecovery2 and stack size is too small; 2. Override DxeCoreFpdtPerformanceLib for string size mismatched of BootOptionStr in UnicodeStrToAsciiStrS().
    *Recheck in for fixing release hang 0x7F
    ---
    

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dsc
